
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003571                       # Number of seconds simulated
sim_ticks                                  3570559998                       # Number of ticks simulated
final_tick                               533141904252                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  62913                       # Simulator instruction rate (inst/s)
host_op_rate                                    79750                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 111032                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886860                       # Number of bytes of host memory used
host_seconds                                 32157.81                       # Real time elapsed on the host
sim_insts                                  2023159358                       # Number of instructions simulated
sim_ops                                    2564591252                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       276608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       137472                       # Number of bytes read from this memory
system.physmem.bytes_read::total               424576                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10496                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       147584                       # Number of bytes written to this memory
system.physmem.bytes_written::total            147584                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2161                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1074                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3317                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1153                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1153                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1505646                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     77469081                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1433949                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     38501524                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               118910199                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1505646                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1433949                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2939595                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41333572                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41333572                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41333572                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1505646                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     77469081                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1433949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     38501524                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              160243771                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8562495                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3085641                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2532348                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206911                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1250797                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193115                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300174                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8822                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3321679                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16800989                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3085641                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493289                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3597187                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1038710                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        702551                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634919                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        93090                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8449990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.440029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4852803     57.43%     57.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          353963      4.19%     61.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335184      3.97%     65.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316169      3.74%     69.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          259936      3.08%     72.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189432      2.24%     74.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135853      1.61%     76.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209836      2.48%     78.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1796814     21.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8449990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360367                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.962160                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3477608                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       668975                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437317                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41376                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824711                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496887                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3882                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19972516                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10476                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824711                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3661504                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         310973                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        77149                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3288109                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       287541                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19369326                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           45                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        154740                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82096                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            7                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26865832                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90238168                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90238168                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10070654                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3653                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1937                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           705476                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1897319                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015414                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23367                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       414663                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18047962                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3548                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14612706                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23448                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5715575                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17451616                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          296                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8449990                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.729316                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842248                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2970394     35.15%     35.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711381     20.25%     55.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1353171     16.01%     71.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816955      9.67%     81.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       836216      9.90%     90.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379900      4.50%     95.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244397      2.89%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67236      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70340      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8449990                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64331     58.15%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21508     19.44%     77.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24785     22.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12018056     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200463      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1543953     10.57%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848640      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14612706                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.706594                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110624                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007570                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37809472                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23767307                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14239020                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14723330                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45177                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       664956                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          412                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          229                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233445                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           69                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824711                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         224857                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13542                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18051511                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84128                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1897319                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015414                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1927                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9332                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1390                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          229                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122641                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116395                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       239036                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14369658                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465778                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       243046                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300872                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018417                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            835094                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.678209                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14249582                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14239020                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9204042                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24908686                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.662952                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369511                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5813111                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206126                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7625279                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.605081                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.117227                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3034960     39.80%     39.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050065     26.89%     66.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851147     11.16%     77.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429571      5.63%     83.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450035      5.90%     89.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226223      2.97%     92.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155007      2.03%     94.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89346      1.17%     95.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338925      4.44%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7625279                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009335                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338925                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25338500                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36929862                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3984                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 112505                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.856249                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.856249                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.167884                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.167884                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64954237                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19485880                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18738067                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8562495                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3229728                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2631312                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214319                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1348781                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1256409                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          345572                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9595                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3330616                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17651810                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3229728                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1601981                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3698546                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1153990                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        484050                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1634848                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        93331                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8449790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.587607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.373479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4751244     56.23%     56.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          257174      3.04%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          269308      3.19%     62.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          425420      5.03%     67.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          200610      2.37%     69.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          284487      3.37%     73.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          191686      2.27%     75.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141194      1.67%     77.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1928667     22.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8449790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377195                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.061526                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3506706                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       438568                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3539743                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        29304                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        935468                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       547777                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1111                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21090549                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4183                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        935468                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3682830                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         103636                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       108945                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3391145                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       227758                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20335237                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        130938                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        67589                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28468984                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94820950                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94820950                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17365090                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11103885                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3491                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1783                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           598269                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1892817                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       978707                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10316                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       368152                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19054883                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3508                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15133205                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27235                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6565938                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20278258                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8449790                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.790956                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.927857                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2914476     34.49%     34.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1825491     21.60%     56.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1219034     14.43%     70.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       810337      9.59%     80.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       734608      8.69%     88.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       413044      4.89%     93.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       372625      4.41%     98.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        82167      0.97%     99.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78008      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8449790                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         113920     78.02%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16145     11.06%     89.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15949     10.92%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12630496     83.46%     83.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       201208      1.33%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1708      0.01%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1503289      9.93%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       796504      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15133205                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.767383                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             146014                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009649                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38889449                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25624444                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14702245                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15279219                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21292                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       756080                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       259054                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        935468                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          61990                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13371                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19058394                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49298                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1892817                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       978707                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1774                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         11230                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          120                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       129195                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120219                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249414                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14860682                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1402127                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       272523                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2171617                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2111505                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            769490                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.735555                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14713427                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14702245                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9649520                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27437720                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.717052                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351688                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10119612                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12460049                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6598369                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3481                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216248                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7514322                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.658173                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.173375                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2863193     38.10%     38.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2132880     28.38%     66.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       848019     11.29%     77.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       425163      5.66%     83.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       393436      5.24%     88.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       180333      2.40%     91.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       194872      2.59%     93.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       100407      1.34%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       376019      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7514322                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10119612                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12460049                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1856390                       # Number of memory references committed
system.switch_cpus1.commit.loads              1136737                       # Number of loads committed
system.switch_cpus1.commit.membars               1734                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1799122                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11224780                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       256941                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       376019                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26196552                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39053366                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3777                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 112705                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10119612                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12460049                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10119612                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846129                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846129                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.181853                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.181853                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66729568                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20387352                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19415052                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3468                       # number of misc regfile writes
system.l2.replacements                           3318                       # number of replacements
system.l2.tagsinuse                       8189.083931                       # Cycle average of tags in use
system.l2.total_refs                           822530                       # Total number of references to valid blocks.
system.l2.sampled_refs                          11508                       # Sample count of references to valid blocks.
system.l2.avg_refs                          71.474626                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            65.865103                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     37.298214                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1084.020998                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     36.056515                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    544.379279                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4095.994857                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2325.468965                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008040                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.004553                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.132327                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.004401                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.066453                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.499999                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.283871                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999644                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8185                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3430                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   11618                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2848                       # number of Writeback hits
system.l2.Writeback_hits::total                  2848                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   100                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8233                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3482                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11718                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8233                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3482                       # number of overall hits
system.l2.overall_hits::total                   11718                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2161                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1074                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3317                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2161                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1074                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3317                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2161                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1074                       # number of overall misses
system.l2.overall_misses::total                  3317                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1893902                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    105126276                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1748498                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     50682508                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       159451184                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1893902                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    105126276                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1748498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     50682508                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        159451184                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1893902                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    105126276                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1748498                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     50682508                       # number of overall miss cycles
system.l2.overall_miss_latency::total       159451184                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10346                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4504                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               14935                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2848                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2848                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               100                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10394                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4556                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                15035                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10394                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4556                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               15035                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.208873                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.238455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.222096                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.207908                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.235733                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.220619                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.207908                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.235733                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.220619                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45092.904762                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48647.050440                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 43712.450000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 47190.417132                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 48070.902623                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45092.904762                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48647.050440                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 43712.450000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 47190.417132                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 48070.902623                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45092.904762                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48647.050440                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 43712.450000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 47190.417132                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 48070.902623                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1153                       # number of writebacks
system.l2.writebacks::total                      1153                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2161                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1074                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3317                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1074                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3317                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1074                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3317                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1655323                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     92757726                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1520212                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     44481015                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    140414276                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1655323                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     92757726                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1520212                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     44481015                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    140414276                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1655323                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     92757726                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1520212                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     44481015                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    140414276                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.208873                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.238455                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.222096                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.207908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.235733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.220619                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.207908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.235733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.220619                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39412.452381                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42923.519667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38005.300000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41416.215084                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42331.708170                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39412.452381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42923.519667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38005.300000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 41416.215084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42331.708170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39412.452381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42923.519667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38005.300000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 41416.215084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42331.708170                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               576.160707                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001643556                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1715143.075342                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.358873                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.801833                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061473                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861862                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.923334                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634862                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634862                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634862                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634862                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634862                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634862                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           57                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           57                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           57                       # number of overall misses
system.cpu0.icache.overall_misses::total           57                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2938510                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2938510                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2938510                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2938510                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2938510                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2938510                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634919                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634919                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634919                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634919                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634919                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634919                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51552.807018                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51552.807018                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51552.807018                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51552.807018                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51552.807018                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51552.807018                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2205625                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2205625                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2205625                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2205625                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2205625                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2205625                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51293.604651                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51293.604651                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 51293.604651                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51293.604651                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 51293.604651                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51293.604651                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10394                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174375276                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10650                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16373.265352                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.148860                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.851140                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899019                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100981                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1130516                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1130516                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778487                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778487                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1745                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1745                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1909003                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1909003                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1909003                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1909003                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36500                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36500                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          158                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          158                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        36658                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         36658                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        36658                       # number of overall misses
system.cpu0.dcache.overall_misses::total        36658                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1114866929                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1114866929                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4298033                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4298033                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1119164962                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1119164962                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1119164962                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1119164962                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1167016                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1167016                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945661                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945661                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945661                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945661                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031276                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031276                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000203                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000203                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018841                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018841                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018841                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018841                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30544.299425                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30544.299425                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 27202.740506                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27202.740506                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30529.896939                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30529.896939                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30529.896939                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30529.896939                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1796                       # number of writebacks
system.cpu0.dcache.writebacks::total             1796                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26154                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26154                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26264                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26264                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26264                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26264                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10346                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10346                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10394                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10394                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10394                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10394                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    184941822                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    184941822                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       886674                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       886674                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    185828496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    185828496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    185828496                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    185828496                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008865                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008865                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005342                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005342                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005342                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005342                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17875.683549                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17875.683549                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 18472.375000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18472.375000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17878.439099                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17878.439099                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17878.439099                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17878.439099                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               499.918875                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004683360                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1993419.365079                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.918875                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060767                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.801152                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1634797                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1634797                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1634797                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1634797                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1634797                       # number of overall hits
system.cpu1.icache.overall_hits::total        1634797                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2507422                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2507422                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2507422                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2507422                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2507422                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2507422                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1634848                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1634848                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1634848                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1634848                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1634848                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1634848                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49165.137255                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49165.137255                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49165.137255                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49165.137255                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49165.137255                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49165.137255                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2079625                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2079625                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2079625                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2079625                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2079625                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2079625                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49514.880952                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49514.880952                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 49514.880952                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49514.880952                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 49514.880952                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49514.880952                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4556                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153823969                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4812                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              31966.743350                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.717931                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.282069                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.885617                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.114383                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1098104                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1098104                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       716003                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        716003                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1734                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1734                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1734                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1734                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1814107                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1814107                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1814107                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1814107                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11287                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11287                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11453                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11453                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11453                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11453                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    376847387                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    376847387                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5233125                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5233125                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    382080512                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    382080512                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    382080512                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    382080512                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1109391                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1109391                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       716169                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       716169                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1825560                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1825560                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1825560                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1825560                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010174                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010174                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000232                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000232                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006274                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006274                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006274                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006274                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33387.736954                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33387.736954                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 31524.849398                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31524.849398                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33360.736226                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33360.736226                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33360.736226                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33360.736226                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1052                       # number of writebacks
system.cpu1.dcache.writebacks::total             1052                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6783                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6783                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6897                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6897                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6897                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6897                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4504                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4504                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4556                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4556                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4556                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4556                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     82380876                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     82380876                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1151755                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1151755                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     83532631                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     83532631                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     83532631                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     83532631                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004060                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004060                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002496                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002496                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002496                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002496                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18290.603020                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18290.603020                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22149.134615                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22149.134615                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18334.642450                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18334.642450                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18334.642450                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18334.642450                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
