<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : intr_status0</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : intr_status0</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t.html">Register Group : Interrupt and Status Registers - ALT_NAND_STAT</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Interrupt status register for bank 0</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_TIME_OUT">ALT_NAND_STAT_INTR_STAT0_TIME_OUT</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL</a> </td></tr>
<tr>
<td align="left">[6] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_LD_COMP">ALT_NAND_STAT_INTR_STAT0_LD_COMP</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP</a> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ERASE_COMP">ALT_NAND_STAT_INTR_STAT0_ERASE_COMP</a> </td></tr>
<tr>
<td align="left">[9] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP</a> </td></tr>
<tr>
<td align="left">[10] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK</a> </td></tr>
<tr>
<td align="left">[11] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD</a> </td></tr>
<tr>
<td align="left">[12] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_INT_ACT">ALT_NAND_STAT_INTR_STAT0_INT_ACT</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_RST_COMP">ALT_NAND_STAT_INTR_STAT0_RST_COMP</a> </td></tr>
<tr>
<td align="left">[14] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC</a> </td></tr>
<tr>
<td align="left">[31:16] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ecc_uncor_err </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5de7f0965044e9d72a952185dc937a6c"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR"></a></p>
<p>Ecc logic detected uncorrectable error while reading data from flash device.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gadd9507a16cd1eab5d7cac772d16afb02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gadd9507a16cd1eab5d7cac772d16afb02">ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gadd9507a16cd1eab5d7cac772d16afb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269fad077aabfe6e11b88504d0ceaf60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga269fad077aabfe6e11b88504d0ceaf60">ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga269fad077aabfe6e11b88504d0ceaf60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab177cdb8fc8252c90b9626446a1a1b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gab177cdb8fc8252c90b9626446a1a1b1f">ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab177cdb8fc8252c90b9626446a1a1b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab162a4a9ddf0c901f192aeca5844a97a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gab162a4a9ddf0c901f192aeca5844a97a">ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gab162a4a9ddf0c901f192aeca5844a97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57a4da2c932cfe150fa1e3f34c64db07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga57a4da2c932cfe150fa1e3f34c64db07">ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga57a4da2c932cfe150fa1e3f34c64db07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf44a1be824b1925841d96a50d1afc964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gaf44a1be824b1925841d96a50d1afc964">ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf44a1be824b1925841d96a50d1afc964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76478e7cfd90bfc1582a571c20f2cc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga76478e7cfd90bfc1582a571c20f2cc75">ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga76478e7cfd90bfc1582a571c20f2cc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeefe86e9e6227c4bca3ad1d4d8c22c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gaeefe86e9e6227c4bca3ad1d4d8c22c35">ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:gaeefe86e9e6227c4bca3ad1d4d8c22c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : dma_cmd_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa4f2f70f14b32b68f3318cd0baec8c9c"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP"></a></p>
<p>Not implemented.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga12e3a725854e6d367e43c3fc65aa5048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga12e3a725854e6d367e43c3fc65aa5048">ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga12e3a725854e6d367e43c3fc65aa5048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd510c62676c68a6f7d9dc18c37f39c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gafd510c62676c68a6f7d9dc18c37f39c1">ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gafd510c62676c68a6f7d9dc18c37f39c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aecc61820dc9a199d9d70be881f01b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga2aecc61820dc9a199d9d70be881f01b3">ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2aecc61820dc9a199d9d70be881f01b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab206bfc8f1578d5bbd040593f2413ddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gab206bfc8f1578d5bbd040593f2413ddc">ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gab206bfc8f1578d5bbd040593f2413ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcbfbaf4f78bd5abd530ffaf283511ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gadcbfbaf4f78bd5abd530ffaf283511ae">ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:gadcbfbaf4f78bd5abd530ffaf283511ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b535d688bc7ae69e97902790ed7c4dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga6b535d688bc7ae69e97902790ed7c4dc">ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6b535d688bc7ae69e97902790ed7c4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac536bb7c38703b63c9f5df61cf6d51da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gac536bb7c38703b63c9f5df61cf6d51da">ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:gac536bb7c38703b63c9f5df61cf6d51da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8560c13aeea7e32b5408d9d11a51c0df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga8560c13aeea7e32b5408d9d11a51c0df">ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga8560c13aeea7e32b5408d9d11a51c0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : time_out </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp29dd61e6ba0c3a2d13a9ae62dfee4aee"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT0_TIME_OUT"></a></p>
<p>Watchdog timer has triggered in the controller due to one of the reasons like device not responding or controller state machine did not get back to idle</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gabf574991e151faa6d1aa252c2c879ed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gabf574991e151faa6d1aa252c2c879ed9">ALT_NAND_STAT_INTR_STAT0_TIME_OUT_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gabf574991e151faa6d1aa252c2c879ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09b61f589d32697953045377a447984d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga09b61f589d32697953045377a447984d">ALT_NAND_STAT_INTR_STAT0_TIME_OUT_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga09b61f589d32697953045377a447984d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf29bae2b1f6501c9a31e9ba4383711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga9cf29bae2b1f6501c9a31e9ba4383711">ALT_NAND_STAT_INTR_STAT0_TIME_OUT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9cf29bae2b1f6501c9a31e9ba4383711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga224a99fd6b6e6c693a81211c3f3b4164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga224a99fd6b6e6c693a81211c3f3b4164">ALT_NAND_STAT_INTR_STAT0_TIME_OUT_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga224a99fd6b6e6c693a81211c3f3b4164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fbeff7616e30826c8db2939ae7571ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga7fbeff7616e30826c8db2939ae7571ab">ALT_NAND_STAT_INTR_STAT0_TIME_OUT_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga7fbeff7616e30826c8db2939ae7571ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa22646b4b23af6e189b4b3c6c6d6a4e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gaa22646b4b23af6e189b4b3c6c6d6a4e9">ALT_NAND_STAT_INTR_STAT0_TIME_OUT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa22646b4b23af6e189b4b3c6c6d6a4e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69c8521084354d6bef921d228396e4d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga69c8521084354d6bef921d228396e4d7">ALT_NAND_STAT_INTR_STAT0_TIME_OUT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:ga69c8521084354d6bef921d228396e4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa15180d2ecf12701650be932f69bd7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gaa15180d2ecf12701650be932f69bd7a0">ALT_NAND_STAT_INTR_STAT0_TIME_OUT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:gaa15180d2ecf12701650be932f69bd7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : program_fail </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5a7018a0f48a492198fc944f3e5f203c"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL"></a></p>
<p>Program failure occurred in the device on issuance of a program command. err_block_addr and err_page_addr contain the block address and page address that failed program operation.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga90b6d0096b7744df35cddaa74823744b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga90b6d0096b7744df35cddaa74823744b">ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga90b6d0096b7744df35cddaa74823744b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd8a5fcf4a4295da58ad5662faadc744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gadd8a5fcf4a4295da58ad5662faadc744">ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gadd8a5fcf4a4295da58ad5662faadc744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1da2942dec0079ad02a5e56204c43c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gae1da2942dec0079ad02a5e56204c43c5">ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae1da2942dec0079ad02a5e56204c43c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67b7204bd342cda7d136cdde86a9f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gaa67b7204bd342cda7d136cdde86a9f6d">ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:gaa67b7204bd342cda7d136cdde86a9f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c2322064c396193738ec1167bfaaa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gad7c2322064c396193738ec1167bfaaa5">ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:gad7c2322064c396193738ec1167bfaaa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40fab859a9aee8a690bccb5fccc9758f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga40fab859a9aee8a690bccb5fccc9758f">ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga40fab859a9aee8a690bccb5fccc9758f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0623b9f7cd25ffd8bec786d1e5dd580a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga0623b9f7cd25ffd8bec786d1e5dd580a">ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:ga0623b9f7cd25ffd8bec786d1e5dd580a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga667e4617220bef3824ed053ccdeb4056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga667e4617220bef3824ed053ccdeb4056">ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:ga667e4617220bef3824ed053ccdeb4056"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : erase_fail </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8938f8644e3b99cae5bc4638d5889088"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL"></a></p>
<p>Erase failure occurred in the device on issuance of a erase command. err_block_addr and err_page_addr contain the block address and page address that failed erase operation.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae43e1920c2d2dac4d0e353cce4a6b440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gae43e1920c2d2dac4d0e353cce4a6b440">ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae43e1920c2d2dac4d0e353cce4a6b440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26667be7d85b4ccfca0b7895fef5dcd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga26667be7d85b4ccfca0b7895fef5dcd9">ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga26667be7d85b4ccfca0b7895fef5dcd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cfff3bd06f1901b4daef8530fd1edd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga1cfff3bd06f1901b4daef8530fd1edd8">ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1cfff3bd06f1901b4daef8530fd1edd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a5d1981d48b4d777cda9f31608a63f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gac6a5d1981d48b4d777cda9f31608a63f">ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:gac6a5d1981d48b4d777cda9f31608a63f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabccc38575e58c95e168d820a18e7e687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gabccc38575e58c95e168d820a18e7e687">ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:gabccc38575e58c95e168d820a18e7e687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1589541fd636d183c209b648fc238580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga1589541fd636d183c209b648fc238580">ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1589541fd636d183c209b648fc238580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba82d334dd0702aaecce5a8797d895a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga7ba82d334dd0702aaecce5a8797d895a">ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga7ba82d334dd0702aaecce5a8797d895a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c013a3748e1bd9ec28d4eab8e3bbd9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga4c013a3748e1bd9ec28d4eab8e3bbd9e">ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:ga4c013a3748e1bd9ec28d4eab8e3bbd9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : load_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9bd30861a731eeb523163e2f30fa915d"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT0_LD_COMP"></a></p>
<p>Device finished the last issued load command.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga11286abf7abc285f37465ea6f2abd9b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga11286abf7abc285f37465ea6f2abd9b3">ALT_NAND_STAT_INTR_STAT0_LD_COMP_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga11286abf7abc285f37465ea6f2abd9b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a4359467d9f2ab2cb0d69f9f8bdc058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga7a4359467d9f2ab2cb0d69f9f8bdc058">ALT_NAND_STAT_INTR_STAT0_LD_COMP_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga7a4359467d9f2ab2cb0d69f9f8bdc058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d1d5260d488e6b869b76246ab76d9a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga0d1d5260d488e6b869b76246ab76d9a0">ALT_NAND_STAT_INTR_STAT0_LD_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0d1d5260d488e6b869b76246ab76d9a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc45f97afe741c595634c2117fcbe64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga1bc45f97afe741c595634c2117fcbe64">ALT_NAND_STAT_INTR_STAT0_LD_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:ga1bc45f97afe741c595634c2117fcbe64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d46344b2eb978a4c6c5c861bf07ed01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga4d46344b2eb978a4c6c5c861bf07ed01">ALT_NAND_STAT_INTR_STAT0_LD_COMP_CLR_MSK</a>&#160;&#160;&#160;0xffffffbf</td></tr>
<tr class="separator:ga4d46344b2eb978a4c6c5c861bf07ed01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d2cc8387439d59b4864efd0ddcb2ac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga5d2cc8387439d59b4864efd0ddcb2ac6">ALT_NAND_STAT_INTR_STAT0_LD_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5d2cc8387439d59b4864efd0ddcb2ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa6a79e26173f666b7a6be05c67335ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gafa6a79e26173f666b7a6be05c67335ca">ALT_NAND_STAT_INTR_STAT0_LD_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td></tr>
<tr class="separator:gafa6a79e26173f666b7a6be05c67335ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f3771c1b5f258e1144662c39721bd1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga5f3771c1b5f258e1144662c39721bd1a">ALT_NAND_STAT_INTR_STAT0_LD_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td></tr>
<tr class="separator:ga5f3771c1b5f258e1144662c39721bd1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : program_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc47ade486c6f4ec3eae1899d5553c95d"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP"></a></p>
<p>Device finished the last issued program command.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4d43df3a3516061e0d58f41018b85eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga4d43df3a3516061e0d58f41018b85eef">ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP_LSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga4d43df3a3516061e0d58f41018b85eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f0c738b2b408a09f97e113b7e63335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga89f0c738b2b408a09f97e113b7e63335">ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga89f0c738b2b408a09f97e113b7e63335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0f9a088d32fad330bbce39b73a064fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gad0f9a088d32fad330bbce39b73a064fd">ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad0f9a088d32fad330bbce39b73a064fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85beab30fff9e8f0785ba9376105e8e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga85beab30fff9e8f0785ba9376105e8e7">ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:ga85beab30fff9e8f0785ba9376105e8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa686cfa0e1119ee79d5818863d10d5c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gaa686cfa0e1119ee79d5818863d10d5c1">ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP_CLR_MSK</a>&#160;&#160;&#160;0xffffff7f</td></tr>
<tr class="separator:gaa686cfa0e1119ee79d5818863d10d5c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36cfbcc752395f924019541e39911b4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga36cfbcc752395f924019541e39911b4f">ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga36cfbcc752395f924019541e39911b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4df071a93396e8a64a1b9b5e8cb0ab4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga4df071a93396e8a64a1b9b5e8cb0ab4a">ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td></tr>
<tr class="separator:ga4df071a93396e8a64a1b9b5e8cb0ab4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f30e020b28b7a9132bf1de58c9633a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga1f30e020b28b7a9132bf1de58c9633a5">ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td></tr>
<tr class="separator:ga1f30e020b28b7a9132bf1de58c9633a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : erase_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp966b7a8bd119dfb27c8fd898254ec02a"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT0_ERASE_COMP"></a></p>
<p>Device erase operation complete</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab972c60038251d1ae8c2109f9f2810b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gab972c60038251d1ae8c2109f9f2810b9">ALT_NAND_STAT_INTR_STAT0_ERASE_COMP_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gab972c60038251d1ae8c2109f9f2810b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d58436067e423e6e62a76626bf3cd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gaa6d58436067e423e6e62a76626bf3cd4">ALT_NAND_STAT_INTR_STAT0_ERASE_COMP_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaa6d58436067e423e6e62a76626bf3cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeda64d18e7d14d021082f66172664e1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gaeda64d18e7d14d021082f66172664e1b">ALT_NAND_STAT_INTR_STAT0_ERASE_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaeda64d18e7d14d021082f66172664e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa43a09d4c324ffcb9f00174978fe100b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gaa43a09d4c324ffcb9f00174978fe100b">ALT_NAND_STAT_INTR_STAT0_ERASE_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:gaa43a09d4c324ffcb9f00174978fe100b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c594fa41b9cca31788eedbdb9a525e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gaa7c594fa41b9cca31788eedbdb9a525e">ALT_NAND_STAT_INTR_STAT0_ERASE_COMP_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:gaa7c594fa41b9cca31788eedbdb9a525e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d8c931eefc0da04792463bff1fb1a8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga2d8c931eefc0da04792463bff1fb1a8b">ALT_NAND_STAT_INTR_STAT0_ERASE_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2d8c931eefc0da04792463bff1fb1a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35ea7655b3a2545892a0fe87b12ca68f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga35ea7655b3a2545892a0fe87b12ca68f">ALT_NAND_STAT_INTR_STAT0_ERASE_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:ga35ea7655b3a2545892a0fe87b12ca68f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac99de23ba8016c52d83640627e0acdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gaac99de23ba8016c52d83640627e0acdc">ALT_NAND_STAT_INTR_STAT0_ERASE_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:gaac99de23ba8016c52d83640627e0acdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : pipe_cpybck_cmd_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc5417fa6f7d76931bfd3186d697e115d"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP"></a></p>
<p>A pipeline command or a copyback bank command has completed on this particular bank</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5865dbcdc972e6e25bd45388a73572d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga5865dbcdc972e6e25bd45388a73572d0">ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP_LSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga5865dbcdc972e6e25bd45388a73572d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9977338b16a53ba00445e34c17175631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga9977338b16a53ba00445e34c17175631">ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga9977338b16a53ba00445e34c17175631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4db1c44c5d99aaa0f42e2906b5e41568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga4db1c44c5d99aaa0f42e2906b5e41568">ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4db1c44c5d99aaa0f42e2906b5e41568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb0986d1fcc21ca00b7302505c664bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gaafb0986d1fcc21ca00b7302505c664bc">ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:gaafb0986d1fcc21ca00b7302505c664bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca53ef3ed7229cb793480f1dd99f0787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gaca53ef3ed7229cb793480f1dd99f0787">ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP_CLR_MSK</a>&#160;&#160;&#160;0xfffffdff</td></tr>
<tr class="separator:gaca53ef3ed7229cb793480f1dd99f0787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c24f082eb799283ecce752c82a14173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga2c24f082eb799283ecce752c82a14173">ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2c24f082eb799283ecce752c82a14173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa88452fcbeb27781790376fa6c9cf55e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gaa88452fcbeb27781790376fa6c9cf55e">ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td></tr>
<tr class="separator:gaa88452fcbeb27781790376fa6c9cf55e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ecb8e994d85d6c5df03765b116c86f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga97ecb8e994d85d6c5df03765b116c86f">ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td></tr>
<tr class="separator:ga97ecb8e994d85d6c5df03765b116c86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : locked_blk </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4206b7fd43e28de63578e0816b8306d6"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK"></a></p>
<p>The address to program or erase operation is to a locked block and the operation failed due to this reason</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6f5ca69b0e25fd58fd31c7c027ecf3d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga6f5ca69b0e25fd58fd31c7c027ecf3d1">ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga6f5ca69b0e25fd58fd31c7c027ecf3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3970ce5fe676825da934d2682f32be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gac3970ce5fe676825da934d2682f32be4">ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK_MSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gac3970ce5fe676825da934d2682f32be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c9207ddac307974a0c18d4d1e972d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga9c9207ddac307974a0c18d4d1e972d2d">ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9c9207ddac307974a0c18d4d1e972d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga828bc80b1cd0ec356c33de7305a86f9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga828bc80b1cd0ec356c33de7305a86f9b">ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK_SET_MSK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ga828bc80b1cd0ec356c33de7305a86f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1ec188b9fe5a01a2c5ae262acbf46ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gab1ec188b9fe5a01a2c5ae262acbf46ab">ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK_CLR_MSK</a>&#160;&#160;&#160;0xfffffbff</td></tr>
<tr class="separator:gab1ec188b9fe5a01a2c5ae262acbf46ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78bff62a633402364018665b5e51a474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga78bff62a633402364018665b5e51a474">ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga78bff62a633402364018665b5e51a474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7690d3846d813d6ac8c3dab03bf17395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga7690d3846d813d6ac8c3dab03bf17395">ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td></tr>
<tr class="separator:ga7690d3846d813d6ac8c3dab03bf17395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad391898a42621a8b9cdf61dd222a6a19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gad391898a42621a8b9cdf61dd222a6a19">ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td></tr>
<tr class="separator:gad391898a42621a8b9cdf61dd222a6a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : unsup_cmd </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0be880186ed771ba398db2dfe2bc7508"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD"></a></p>
<p>An unsupported command was received. This interrupt is set when an invalid command is received, or when a command sequence is broken.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaac23c24403cd11935496e7fd432af3f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gaac23c24403cd11935496e7fd432af3f8">ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD_LSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gaac23c24403cd11935496e7fd432af3f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be51091523c4763ef3830e838b5cf35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga9be51091523c4763ef3830e838b5cf35">ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga9be51091523c4763ef3830e838b5cf35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d767db2154385bc068ceb08b8f9b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga01d767db2154385bc068ceb08b8f9b99">ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga01d767db2154385bc068ceb08b8f9b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf944a77aefa0aa1278f62acaca5340e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gaf944a77aefa0aa1278f62acaca5340e8">ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD_SET_MSK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:gaf944a77aefa0aa1278f62acaca5340e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0590f380fdcad6996046c9707608373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gac0590f380fdcad6996046c9707608373">ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD_CLR_MSK</a>&#160;&#160;&#160;0xfffff7ff</td></tr>
<tr class="separator:gac0590f380fdcad6996046c9707608373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga190bf843df36f014fb83766205af2e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga190bf843df36f014fb83766205af2e22">ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga190bf843df36f014fb83766205af2e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4f528f7355fea3671a3331564a3b9b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gab4f528f7355fea3671a3331564a3b9b7">ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td></tr>
<tr class="separator:gab4f528f7355fea3671a3331564a3b9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d9e33705557666bb95c2ebdfb91391b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga7d9e33705557666bb95c2ebdfb91391b">ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td></tr>
<tr class="separator:ga7d9e33705557666bb95c2ebdfb91391b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : INT_act </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf582ea314cecba1e1e50b169f4cac13f"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT0_INT_ACT"></a></p>
<p>R/B pin of device transitioned from low to high</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2e7440adf474ccc1d224865a0799edb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga2e7440adf474ccc1d224865a0799edb4">ALT_NAND_STAT_INTR_STAT0_INT_ACT_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga2e7440adf474ccc1d224865a0799edb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b6239ca9b7cde75bcb731b5f2862412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga1b6239ca9b7cde75bcb731b5f2862412">ALT_NAND_STAT_INTR_STAT0_INT_ACT_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga1b6239ca9b7cde75bcb731b5f2862412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f97b5f3fcf53c5c4624e381ee8b2a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga4f97b5f3fcf53c5c4624e381ee8b2a11">ALT_NAND_STAT_INTR_STAT0_INT_ACT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4f97b5f3fcf53c5c4624e381ee8b2a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e00d576f46ea11a1505a7fdb483060e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga0e00d576f46ea11a1505a7fdb483060e">ALT_NAND_STAT_INTR_STAT0_INT_ACT_SET_MSK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:ga0e00d576f46ea11a1505a7fdb483060e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02c9526fad1ad02371a361fe8cffd91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gaf02c9526fad1ad02371a361fe8cffd91">ALT_NAND_STAT_INTR_STAT0_INT_ACT_CLR_MSK</a>&#160;&#160;&#160;0xffffefff</td></tr>
<tr class="separator:gaf02c9526fad1ad02371a361fe8cffd91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a712700c26efc3b6cf2ef0368db0389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga0a712700c26efc3b6cf2ef0368db0389">ALT_NAND_STAT_INTR_STAT0_INT_ACT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga0a712700c26efc3b6cf2ef0368db0389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1177800f5273749466b6c1e51c2ebb3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga1177800f5273749466b6c1e51c2ebb3c">ALT_NAND_STAT_INTR_STAT0_INT_ACT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td></tr>
<tr class="separator:ga1177800f5273749466b6c1e51c2ebb3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c820783dce81f7fa5efc3294705be0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga9c820783dce81f7fa5efc3294705be0f">ALT_NAND_STAT_INTR_STAT0_INT_ACT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td></tr>
<tr class="separator:ga9c820783dce81f7fa5efc3294705be0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : rst_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe74b1b9fb4f3b62e3febb02dcc6c39f7"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT0_RST_COMP"></a></p>
<p>Controller has finished reset and initialization process</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga21108918bb4a9063e60f9288ed09b892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga21108918bb4a9063e60f9288ed09b892">ALT_NAND_STAT_INTR_STAT0_RST_COMP_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga21108918bb4a9063e60f9288ed09b892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59f9e31dbec06e369f7dba8391807861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga59f9e31dbec06e369f7dba8391807861">ALT_NAND_STAT_INTR_STAT0_RST_COMP_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga59f9e31dbec06e369f7dba8391807861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeefb8da9f0cd74d55c085202ab4e8f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gaaeefb8da9f0cd74d55c085202ab4e8f9">ALT_NAND_STAT_INTR_STAT0_RST_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaaeefb8da9f0cd74d55c085202ab4e8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea44a2e1b5ff6f9b02dfecd824efb64a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gaea44a2e1b5ff6f9b02dfecd824efb64a">ALT_NAND_STAT_INTR_STAT0_RST_COMP_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:gaea44a2e1b5ff6f9b02dfecd824efb64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b8e1eb21dd3dc8be56226bdb75b200d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga1b8e1eb21dd3dc8be56226bdb75b200d">ALT_NAND_STAT_INTR_STAT0_RST_COMP_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:ga1b8e1eb21dd3dc8be56226bdb75b200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7335b9cc7aeff7652fed267019f2332a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga7335b9cc7aeff7652fed267019f2332a">ALT_NAND_STAT_INTR_STAT0_RST_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7335b9cc7aeff7652fed267019f2332a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3f057d053211060b2a0cf2bfc1c5245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gac3f057d053211060b2a0cf2bfc1c5245">ALT_NAND_STAT_INTR_STAT0_RST_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:gac3f057d053211060b2a0cf2bfc1c5245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d7113516a983a175748a82702b40492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga3d7113516a983a175748a82702b40492">ALT_NAND_STAT_INTR_STAT0_RST_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:ga3d7113516a983a175748a82702b40492"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : pipe_cmd_err </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp148cc73619963e9d592b17bfb63771a0"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR"></a></p>
<p>A pipeline command sequence has been violated. This occurs when Map 01 page read/write address does not match the corresponding expected address from the pipeline commands issued earlier.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6ed3727b7d29e6adf5ed8b285d451ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga6ed3727b7d29e6adf5ed8b285d451ee0">ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga6ed3727b7d29e6adf5ed8b285d451ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae483116bb3ee397eb681db2906e18bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gae483116bb3ee397eb681db2906e18bba">ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gae483116bb3ee397eb681db2906e18bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae53557dce2d9d774e6df3c5c2f15d292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gae53557dce2d9d774e6df3c5c2f15d292">ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae53557dce2d9d774e6df3c5c2f15d292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30cbb89d52ed802926ad00b57516f76e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga30cbb89d52ed802926ad00b57516f76e">ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR_SET_MSK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:ga30cbb89d52ed802926ad00b57516f76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad47e49479810dc75da60d91e919d243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gaad47e49479810dc75da60d91e919d243">ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR_CLR_MSK</a>&#160;&#160;&#160;0xffffbfff</td></tr>
<tr class="separator:gaad47e49479810dc75da60d91e919d243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffacc1b23499e9f200056a0dab34c60e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gaffacc1b23499e9f200056a0dab34c60e">ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaffacc1b23499e9f200056a0dab34c60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60a724cd76e1cd9557afec87711f905d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga60a724cd76e1cd9557afec87711f905d">ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga60a724cd76e1cd9557afec87711f905d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14d22f8a80737bac715cea34e3df0481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga14d22f8a80737bac715cea34e3df0481">ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td></tr>
<tr class="separator:ga14d22f8a80737bac715cea34e3df0481"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : page_xfer_inc </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa86452804f078a3cd624e2b1708e6b5f"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC"></a></p>
<p>For every page of data transfer to or from the device, this bit will be set.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga8b5110bef0d878c3af2be39c6307401c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga8b5110bef0d878c3af2be39c6307401c">ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC_LSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga8b5110bef0d878c3af2be39c6307401c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee53622702a877ea0ce9998b9356151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gacee53622702a877ea0ce9998b9356151">ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gacee53622702a877ea0ce9998b9356151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefe7b2860af15e654d9f22ceda14edfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gaefe7b2860af15e654d9f22ceda14edfc">ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaefe7b2860af15e654d9f22ceda14edfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae9340bff28bba4157badb1efb2f35db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gaae9340bff28bba4157badb1efb2f35db">ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC_SET_MSK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:gaae9340bff28bba4157badb1efb2f35db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4aa52dd7d475a22191fe6607f7cc86b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gac4aa52dd7d475a22191fe6607f7cc86b">ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC_CLR_MSK</a>&#160;&#160;&#160;0xffff7fff</td></tr>
<tr class="separator:gac4aa52dd7d475a22191fe6607f7cc86b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2be7a8bdc310b59a0dae983486d24f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga2be7a8bdc310b59a0dae983486d24f82">ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2be7a8bdc310b59a0dae983486d24f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae62418a5cfb4605629ed1d9921cffbc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gae62418a5cfb4605629ed1d9921cffbc2">ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td></tr>
<tr class="separator:gae62418a5cfb4605629ed1d9921cffbc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c8d8d99d03335cfa062b7b94a4b7b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga4c8d8d99d03335cfa062b7b94a4b7b63">ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td></tr>
<tr class="separator:ga4c8d8d99d03335cfa062b7b94a4b7b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0__s">ALT_NAND_STAT_INTR_STAT0_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gafa40218c66333c0353304e649857fcbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#gafa40218c66333c0353304e649857fcbf">ALT_NAND_STAT_INTR_STAT0_OFST</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:gafa40218c66333c0353304e649857fcbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga4b37e2d4af5a7f632e0ad28e10181690"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0__s">ALT_NAND_STAT_INTR_STAT0_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga4b37e2d4af5a7f632e0ad28e10181690">ALT_NAND_STAT_INTR_STAT0_t</a></td></tr>
<tr class="separator:ga4b37e2d4af5a7f632e0ad28e10181690"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0__s" id="struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NAND_STAT_INTR_STAT0_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html">ALT_NAND_STAT_INTR_STAT0</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a16328cc8d1f9c8e0a889f6349360604a"></a>uint32_t</td>
<td class="fieldname">
ecc_uncor_err: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5e0987706164d1e30438dd54ecbb626a"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae62c3bb2c97ea6c2d067301a144bb088"></a>uint32_t</td>
<td class="fieldname">
dma_cmd_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa84bead18771583e8965e7ac7cadf61b"></a>uint32_t</td>
<td class="fieldname">
time_out: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_TIME_OUT">ALT_NAND_STAT_INTR_STAT0_TIME_OUT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a590189281f75d9250e3e10629a80d5ed"></a>uint32_t</td>
<td class="fieldname">
program_fail: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6b10d1c515dc0c20bf360c3be0e76634"></a>uint32_t</td>
<td class="fieldname">
erase_fail: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a630a26bd4300b25bc941c7a00b332336"></a>uint32_t</td>
<td class="fieldname">
load_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_LD_COMP">ALT_NAND_STAT_INTR_STAT0_LD_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac11d0e54b0d3218e8cfa5cd851ba5b31"></a>uint32_t</td>
<td class="fieldname">
program_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa2434b6f7c43b828a4777021d8246330"></a>uint32_t</td>
<td class="fieldname">
erase_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ERASE_COMP">ALT_NAND_STAT_INTR_STAT0_ERASE_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acff5dc9f44e030adeb781acb18e2da31"></a>uint32_t</td>
<td class="fieldname">
pipe_cpybck_cmd_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5836ef884fee79783edf4dec290f1257"></a>uint32_t</td>
<td class="fieldname">
locked_blk: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aba4a09243e40c5a3afaa7550b61c9e45"></a>uint32_t</td>
<td class="fieldname">
unsup_cmd: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7ad70b7425563972a6bc7637dd2df47c"></a>uint32_t</td>
<td class="fieldname">
INT_act: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_INT_ACT">ALT_NAND_STAT_INTR_STAT0_INT_ACT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3e859a628aee755dd22ade88d44e21a4"></a>uint32_t</td>
<td class="fieldname">
rst_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_RST_COMP">ALT_NAND_STAT_INTR_STAT0_RST_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acf990cb4f4b7089733fd6fe3f811dbc9"></a>uint32_t</td>
<td class="fieldname">
pipe_cmd_err: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a35896c64e724f194ffe3439f2213ff94"></a>uint32_t</td>
<td class="fieldname">
page_xfer_inc: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aed8ba5c2d4ab2db87466c5bf740a5fc2"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 16</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gadd9507a16cd1eab5d7cac772d16afb02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga269fad077aabfe6e11b88504d0ceaf60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab177cdb8fc8252c90b9626446a1a1b1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab162a4a9ddf0c901f192aeca5844a97a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga57a4da2c932cfe150fa1e3f34c64db07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf44a1be824b1925841d96a50d1afc964"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga76478e7cfd90bfc1582a571c20f2cc75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaeefe86e9e6227c4bca3ad1d4d8c22c35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT0_ECC_UNCOR_ERR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga12e3a725854e6d367e43c3fc65aa5048"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafd510c62676c68a6f7d9dc18c37f39c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2aecc61820dc9a199d9d70be881f01b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab206bfc8f1578d5bbd040593f2413ddc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadcbfbaf4f78bd5abd530ffaf283511ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6b535d688bc7ae69e97902790ed7c4dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac536bb7c38703b63c9f5df61cf6d51da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga8560c13aeea7e32b5408d9d11a51c0df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT0_DMA_CMD_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gabf574991e151faa6d1aa252c2c879ed9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_TIME_OUT_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_TIME_OUT">ALT_NAND_STAT_INTR_STAT0_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga09b61f589d32697953045377a447984d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_TIME_OUT_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_TIME_OUT">ALT_NAND_STAT_INTR_STAT0_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9cf29bae2b1f6501c9a31e9ba4383711"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_TIME_OUT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_TIME_OUT">ALT_NAND_STAT_INTR_STAT0_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga224a99fd6b6e6c693a81211c3f3b4164"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_TIME_OUT_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_TIME_OUT">ALT_NAND_STAT_INTR_STAT0_TIME_OUT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7fbeff7616e30826c8db2939ae7571ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_TIME_OUT_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_TIME_OUT">ALT_NAND_STAT_INTR_STAT0_TIME_OUT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa22646b4b23af6e189b4b3c6c6d6a4e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_TIME_OUT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_TIME_OUT">ALT_NAND_STAT_INTR_STAT0_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga69c8521084354d6bef921d228396e4d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_TIME_OUT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_TIME_OUT">ALT_NAND_STAT_INTR_STAT0_TIME_OUT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa15180d2ecf12701650be932f69bd7a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_TIME_OUT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_TIME_OUT">ALT_NAND_STAT_INTR_STAT0_TIME_OUT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga90b6d0096b7744df35cddaa74823744b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadd8a5fcf4a4295da58ad5662faadc744"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae1da2942dec0079ad02a5e56204c43c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa67b7204bd342cda7d136cdde86a9f6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad7c2322064c396193738ec1167bfaaa5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga40fab859a9aee8a690bccb5fccc9758f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0623b9f7cd25ffd8bec786d1e5dd580a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga667e4617220bef3824ed053ccdeb4056"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT0_PROGRAM_FAIL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae43e1920c2d2dac4d0e353cce4a6b440"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga26667be7d85b4ccfca0b7895fef5dcd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1cfff3bd06f1901b4daef8530fd1edd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac6a5d1981d48b4d777cda9f31608a63f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabccc38575e58c95e168d820a18e7e687"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1589541fd636d183c209b648fc238580"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7ba82d334dd0702aaecce5a8797d895a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4c013a3748e1bd9ec28d4eab8e3bbd9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT0_ERASE_FAIL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga11286abf7abc285f37465ea6f2abd9b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_LD_COMP_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_LD_COMP">ALT_NAND_STAT_INTR_STAT0_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7a4359467d9f2ab2cb0d69f9f8bdc058"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_LD_COMP_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_LD_COMP">ALT_NAND_STAT_INTR_STAT0_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0d1d5260d488e6b869b76246ab76d9a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_LD_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_LD_COMP">ALT_NAND_STAT_INTR_STAT0_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1bc45f97afe741c595634c2117fcbe64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_LD_COMP_SET_MSK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_LD_COMP">ALT_NAND_STAT_INTR_STAT0_LD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4d46344b2eb978a4c6c5c861bf07ed01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_LD_COMP_CLR_MSK&#160;&#160;&#160;0xffffffbf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_LD_COMP">ALT_NAND_STAT_INTR_STAT0_LD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5d2cc8387439d59b4864efd0ddcb2ac6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_LD_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_LD_COMP">ALT_NAND_STAT_INTR_STAT0_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafa6a79e26173f666b7a6be05c67335ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_LD_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_LD_COMP">ALT_NAND_STAT_INTR_STAT0_LD_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5f3771c1b5f258e1144662c39721bd1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_LD_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_LD_COMP">ALT_NAND_STAT_INTR_STAT0_LD_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4d43df3a3516061e0d58f41018b85eef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP_LSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga89f0c738b2b408a09f97e113b7e63335"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad0f9a088d32fad330bbce39b73a064fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga85beab30fff9e8f0785ba9376105e8e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP_SET_MSK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa686cfa0e1119ee79d5818863d10d5c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP_CLR_MSK&#160;&#160;&#160;0xffffff7f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga36cfbcc752395f924019541e39911b4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4df071a93396e8a64a1b9b5e8cb0ab4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1f30e020b28b7a9132bf1de58c9633a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT0_PROGRAM_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab972c60038251d1ae8c2109f9f2810b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_ERASE_COMP_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ERASE_COMP">ALT_NAND_STAT_INTR_STAT0_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa6d58436067e423e6e62a76626bf3cd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_ERASE_COMP_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ERASE_COMP">ALT_NAND_STAT_INTR_STAT0_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeda64d18e7d14d021082f66172664e1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_ERASE_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ERASE_COMP">ALT_NAND_STAT_INTR_STAT0_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa43a09d4c324ffcb9f00174978fe100b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_ERASE_COMP_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ERASE_COMP">ALT_NAND_STAT_INTR_STAT0_ERASE_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa7c594fa41b9cca31788eedbdb9a525e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_ERASE_COMP_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ERASE_COMP">ALT_NAND_STAT_INTR_STAT0_ERASE_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2d8c931eefc0da04792463bff1fb1a8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_ERASE_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ERASE_COMP">ALT_NAND_STAT_INTR_STAT0_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga35ea7655b3a2545892a0fe87b12ca68f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_ERASE_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ERASE_COMP">ALT_NAND_STAT_INTR_STAT0_ERASE_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaac99de23ba8016c52d83640627e0acdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_ERASE_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_ERASE_COMP">ALT_NAND_STAT_INTR_STAT0_ERASE_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5865dbcdc972e6e25bd45388a73572d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP_LSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9977338b16a53ba00445e34c17175631"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4db1c44c5d99aaa0f42e2906b5e41568"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaafb0986d1fcc21ca00b7302505c664bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP_SET_MSK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaca53ef3ed7229cb793480f1dd99f0787"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP_CLR_MSK&#160;&#160;&#160;0xfffffdff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2c24f082eb799283ecce752c82a14173"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa88452fcbeb27781790376fa6c9cf55e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga97ecb8e994d85d6c5df03765b116c86f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT0_PIPE_CPYBCK_CMD_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6f5ca69b0e25fd58fd31c7c027ecf3d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac3970ce5fe676825da934d2682f32be4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK_MSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9c9207ddac307974a0c18d4d1e972d2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga828bc80b1cd0ec356c33de7305a86f9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK_SET_MSK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab1ec188b9fe5a01a2c5ae262acbf46ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK_CLR_MSK&#160;&#160;&#160;0xfffffbff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga78bff62a633402364018665b5e51a474"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7690d3846d813d6ac8c3dab03bf17395"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad391898a42621a8b9cdf61dd222a6a19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT0_LOCKED_BLK</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaac23c24403cd11935496e7fd432af3f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD_LSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9be51091523c4763ef3830e838b5cf35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga01d767db2154385bc068ceb08b8f9b99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf944a77aefa0aa1278f62acaca5340e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD_SET_MSK&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac0590f380fdcad6996046c9707608373"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD_CLR_MSK&#160;&#160;&#160;0xfffff7ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga190bf843df36f014fb83766205af2e22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab4f528f7355fea3671a3331564a3b9b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga7d9e33705557666bb95c2ebdfb91391b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT0_UNSUP_CMD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2e7440adf474ccc1d224865a0799edb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_INT_ACT_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_INT_ACT">ALT_NAND_STAT_INTR_STAT0_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1b6239ca9b7cde75bcb731b5f2862412"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_INT_ACT_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_INT_ACT">ALT_NAND_STAT_INTR_STAT0_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4f97b5f3fcf53c5c4624e381ee8b2a11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_INT_ACT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_INT_ACT">ALT_NAND_STAT_INTR_STAT0_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0e00d576f46ea11a1505a7fdb483060e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_INT_ACT_SET_MSK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_INT_ACT">ALT_NAND_STAT_INTR_STAT0_INT_ACT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf02c9526fad1ad02371a361fe8cffd91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_INT_ACT_CLR_MSK&#160;&#160;&#160;0xffffefff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_INT_ACT">ALT_NAND_STAT_INTR_STAT0_INT_ACT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0a712700c26efc3b6cf2ef0368db0389"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_INT_ACT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_INT_ACT">ALT_NAND_STAT_INTR_STAT0_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1177800f5273749466b6c1e51c2ebb3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_INT_ACT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_INT_ACT">ALT_NAND_STAT_INTR_STAT0_INT_ACT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9c820783dce81f7fa5efc3294705be0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_INT_ACT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_INT_ACT">ALT_NAND_STAT_INTR_STAT0_INT_ACT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga21108918bb4a9063e60f9288ed09b892"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_RST_COMP_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_RST_COMP">ALT_NAND_STAT_INTR_STAT0_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga59f9e31dbec06e369f7dba8391807861"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_RST_COMP_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_RST_COMP">ALT_NAND_STAT_INTR_STAT0_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaeefb8da9f0cd74d55c085202ab4e8f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_RST_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_RST_COMP">ALT_NAND_STAT_INTR_STAT0_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaea44a2e1b5ff6f9b02dfecd824efb64a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_RST_COMP_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_RST_COMP">ALT_NAND_STAT_INTR_STAT0_RST_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1b8e1eb21dd3dc8be56226bdb75b200d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_RST_COMP_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_RST_COMP">ALT_NAND_STAT_INTR_STAT0_RST_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7335b9cc7aeff7652fed267019f2332a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_RST_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_RST_COMP">ALT_NAND_STAT_INTR_STAT0_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac3f057d053211060b2a0cf2bfc1c5245"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_RST_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_RST_COMP">ALT_NAND_STAT_INTR_STAT0_RST_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3d7113516a983a175748a82702b40492"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_RST_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_RST_COMP">ALT_NAND_STAT_INTR_STAT0_RST_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6ed3727b7d29e6adf5ed8b285d451ee0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae483116bb3ee397eb681db2906e18bba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae53557dce2d9d774e6df3c5c2f15d292"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga30cbb89d52ed802926ad00b57516f76e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR_SET_MSK&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaad47e49479810dc75da60d91e919d243"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR_CLR_MSK&#160;&#160;&#160;0xffffbfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaffacc1b23499e9f200056a0dab34c60e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga60a724cd76e1cd9557afec87711f905d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga14d22f8a80737bac715cea34e3df0481"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT0_PIPE_CMD_ERR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga8b5110bef0d878c3af2be39c6307401c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC_LSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacee53622702a877ea0ce9998b9356151"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaefe7b2860af15e654d9f22ceda14edfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaae9340bff28bba4157badb1efb2f35db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC_SET_MSK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac4aa52dd7d475a22191fe6607f7cc86b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC_CLR_MSK&#160;&#160;&#160;0xffff7fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2be7a8bdc310b59a0dae983486d24f82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae62418a5cfb4605629ed1d9921cffbc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4c8d8d99d03335cfa062b7b94a4b7b63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT0_PAGE_XFER_INC</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gafa40218c66333c0353304e649857fcbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT0_OFST&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html">ALT_NAND_STAT_INTR_STAT0</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga4b37e2d4af5a7f632e0ad28e10181690"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0__s">ALT_NAND_STAT_INTR_STAT0_s</a> <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html#ga4b37e2d4af5a7f632e0ad28e10181690">ALT_NAND_STAT_INTR_STAT0_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t0.html">ALT_NAND_STAT_INTR_STAT0</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:03 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
