module comp4b_tb;
reg [3:0]A,B;
wire G,E,L;
comp_4b dut(G,E,L,A,B);
initial begin
A=4'b0101;B=4'b0101;
#10;A=4'b0011;B=4'b1100;
#10;A=4'b1101;B=4'b1011;
#10;
$finish;
end
endmodule
