Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto d60e5e22d8424dde8b802b7f42c296dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_vgaController_behav xil_defaultlib.tb_vgaController xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.h_counter
Compiling module xil_defaultlib.v_counter
Compiling module xil_defaultlib.vga_controller
Compiling module xil_defaultlib.tb_vgaController
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_vgaController_behav
