// Seed: 4260059937
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  input id_1;
  assign id_3 = 1'd0;
  logic id_3 = id_2 ? 1 : id_2;
  always @(id_3 or posedge 1) begin
    id_3 = id_3;
  end
  logic id_4;
  assign id_3 = 1;
  assign id_3 = id_1;
  assign id_3 = id_2 * 1 ? 1'd0 * 1 : 1;
  type_6(
      1, 0, 1
  );
endmodule
