#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Nov 13 19:25:48 2022
# Process ID: 315294
# Current directory: /home/sam/Documents/project/hardware-software-co-design-of-short-time-fourier-transform
# Command line: vivado
# Log file: /home/sam/Documents/project/hardware-software-co-design-of-short-time-fourier-transform/vivado.log
# Journal file: /home/sam/Documents/project/hardware-software-co-design-of-short-time-fourier-transform/vivado.jou
# Running On: sam-HP-Pavilion-Laptop-15-eg0xxx, OS: Linux, CPU Frequency: 2400.000 MHz, CPU Physical cores: 4, Host memory: 16539 MB
#-----------------------------------------------------------
start_gui
open_project /home/sam/project/vivado/new_cwt/new_cwt.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/sam/project/vivado/new_cwt/new_cwt.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_nets cwt_0_interrupt] [get_bd_cells cwt_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:cwt:1.0 cwt_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/cwt_0/s_axi_CTRL_BUS} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins cwt_0/s_axi_CTRL_BUS]
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins cwt_0/cwtOuptutStream] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins cwt_0/dataInStream] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
save_bd_design
connect_bd_net [get_bd_pins cwt_0/interrupt] [get_bd_pins xlconcat_0/In2]
save_bd_design
regenerate_bd_layout
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
