0.6
2017.1
Apr 14 2017
19:10:27
C:/Users/aceralon/Documents/GitHub/CPU/CPU.sim/sim_1/behav/glbl.v,1492045073,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/aceralon/Documents/GitHub/CPU/CPU.srcs/sim_1/new/BasysSim.sv,1493130234,systemVerilog,,,,BasysSim,,xil_defaultlib,,,,,,
C:/Users/aceralon/Documents/GitHub/CPU/CPU.srcs/sim_1/new/SIM.sv,1493130234,systemVerilog,,,,SIM,,xil_defaultlib,,,,,,
C:/Users/aceralon/Documents/GitHub/CPU/CPU.srcs/sources_1/new/ALU.sv,1493130234,systemVerilog,,,,ALU,,xil_defaultlib,,,,,,
C:/Users/aceralon/Documents/GitHub/CPU/CPU.srcs/sources_1/new/Adder.sv,1492525004,systemVerilog,,,,Adder,,xil_defaultlib,,,,,,
C:/Users/aceralon/Documents/GitHub/CPU/CPU.srcs/sources_1/new/Basys.sv,1493130234,systemVerilog,,,,Basys,,xil_defaultlib,,,,,,
C:/Users/aceralon/Documents/GitHub/CPU/CPU.srcs/sources_1/new/CtrUnit.sv,1493164717,systemVerilog,,,,CtrUnit,,xil_defaultlib,,,,,,
C:/Users/aceralon/Documents/GitHub/CPU/CPU.srcs/sources_1/new/DataReg.sv,1492839542,systemVerilog,,,,DataReg,,xil_defaultlib,,,,,,
C:/Users/aceralon/Documents/GitHub/CPU/CPU.srcs/sources_1/new/Extender.sv,1492602060,systemVerilog,,,,Extender,,xil_defaultlib,,,,,,
C:/Users/aceralon/Documents/GitHub/CPU/CPU.srcs/sources_1/new/InsReg.sv,1493165181,systemVerilog,,,,InsReg,,xil_defaultlib,,,,,,
C:/Users/aceralon/Documents/GitHub/CPU/CPU.srcs/sources_1/new/Mux2to1.sv,1492733955,systemVerilog,,,,Mux2to1,,xil_defaultlib,,,,,,
C:/Users/aceralon/Documents/GitHub/CPU/CPU.srcs/sources_1/new/PC.sv,1493130234,systemVerilog,,,,PC,,xil_defaultlib,,,,,,
C:/Users/aceralon/Documents/GitHub/CPU/CPU.srcs/sources_1/new/Register.sv,1492838844,systemVerilog,,,,Register,,xil_defaultlib,,,,,,
C:/Users/aceralon/Documents/GitHub/CPU/CPU.srcs/sources_1/new/SCPU.sv,1493130234,systemVerilog,,,,SCPU,,xil_defaultlib,,,,,,
C:/Users/aceralon/Documents/GitHub/CPU/CPU.srcs/sources_1/new/ShifterL.sv,1492525004,systemVerilog,,,,ShifterL,,xil_defaultlib,,,,,,
C:/Users/aceralon/Documents/GitHub/CPU/CPU.srcs/sources_1/new/btnDebounce.sv,1493130234,systemVerilog,,,,btnDebounce,,xil_defaultlib,,,,,,
C:/Users/aceralon/Documents/GitHub/CPU/CPU.srcs/sources_1/new/clkDiv.sv,1493164702,systemVerilog,,,,clkDiv,,xil_defaultlib,,,,,,
C:/Users/aceralon/Documents/GitHub/CPU/CPU.srcs/sources_1/new/display.sv,1493130234,systemVerilog,,,,display,,xil_defaultlib,,,,,,
