#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue May 17 21:58:22 2022
# Process ID: 25408
# Log file: D:/zuchengyuanli/cuncuqi_s/planAhead_run_1/planAhead.log
# Journal file: D:/zuchengyuanli/cuncuqi_s/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/zuchengyuanli/cuncuqi_s/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVCMOS18 [get_ports [list {an[3]} {an[2]} {an[1]} {an[0]}]]
set_property iostandard LVCMOS18 [get_ports [list {C[1]} {C[0]}]]
set_property iostandard LVCMOS18 [get_ports [list {Mem_Addr[7]} {Mem_Addr[6]} {Mem_Addr[5]} {Mem_Addr[4]} {Mem_Addr[3]} {Mem_Addr[2]}]]
set_property iostandard LVCMOS18 [get_ports [list {seg[7]} {seg[6]} {seg[5]} {seg[4]} {seg[3]} {seg[2]} {seg[1]} {seg[0]}]]
set_property pulltype PULLDOWN [get_ports [list {C[1]} {C[0]}]]
set_property pulltype PULLDOWN [get_ports [list {Mem_Addr[7]} {Mem_Addr[6]} {Mem_Addr[5]} {Mem_Addr[4]} {Mem_Addr[3]} {Mem_Addr[2]}]]
set_property iostandard LVCMOS18 [get_ports [list Clk]]
set_property iostandard LVCMOS18 [get_ports [list clk_s]]
set_property iostandard LVCMOS18 [get_ports [list Mem_Write]]
set_property pulltype PULLDOWN [get_ports [list Clk]]
set_property pulltype PULLDOWN [get_ports [list clk_s]]
set_property pulltype PULLDOWN [get_ports [list Mem_Write]]
startgroup
set_property package_pin R4 [get_ports Clk]
endgroup
startgroup
set_property package_pin H4 [get_ports clk_s]
endgroup
set_property package_pin "" [get_ports [list  Mem_Write]]
startgroup
set_property package_pin L21 [get_ports {an[3]}]
endgroup
startgroup
set_property package_pin M22 [get_ports {an[2]}]
endgroup
startgroup
set_property package_pin M21 [get_ports {an[1]}]
endgroup
startgroup
set_property package_pin N22 [get_ports {an[0]}]
endgroup
startgroup
set_property package_pin H19 [get_ports {Mem_Addr[7]}]
endgroup
set_property package_pin "" [get_ports [list  {Mem_Addr[5]}]]
startgroup
set_property package_pin G20 [get_ports {Mem_Addr[6]}]
endgroup
startgroup
set_property package_pin J22 [get_ports {Mem_Addr[5]}]
endgroup
startgroup
set_property package_pin K22 [get_ports {Mem_Addr[4]}]
endgroup
startgroup
set_property package_pin K21 [get_ports {Mem_Addr[3]}]
endgroup
startgroup
set_property package_pin H20 [get_ports {Mem_Addr[2]}]
endgroup
set_property package_pin "" [get_ports [list  {seg[7]}]]
startgroup
set_property package_pin T3 [get_ports {C[1]}]
endgroup
startgroup
set_property package_pin U3 [get_ports {C[0]}]
endgroup
startgroup
set_property package_pin T4 [get_ports Mem_Write]
endgroup
startgroup
set_property package_pin V3 [get_ports {Mem_Addr[7]}]
endgroup
startgroup
set_property package_pin V4 [get_ports {Mem_Addr[6]}]
endgroup
startgroup
set_property package_pin W4 [get_ports {Mem_Addr[5]}]
endgroup
startgroup
set_property package_pin Y4 [get_ports {Mem_Addr[4]}]
endgroup
startgroup
set_property package_pin Y6 [get_ports {Mem_Addr[3]}]
endgroup
startgroup
set_property package_pin W7 [get_ports {Mem_Addr[2]}]
endgroup
startgroup
set_property package_pin H19 [get_ports {seg[7]}]
endgroup
startgroup
set_property package_pin G20 [get_ports {seg[6]}]
endgroup
startgroup
set_property package_pin J22 [get_ports {seg[5]}]
endgroup
startgroup
set_property package_pin K22 [get_ports {seg[4]}]
endgroup
startgroup
set_property package_pin K21 [get_ports {seg[3]}]
endgroup
startgroup
set_property package_pin H20 [get_ports {seg[2]}]
endgroup
startgroup
set_property package_pin H22 [get_ports {seg[1]}]
endgroup
startgroup
set_property package_pin J21 [get_ports {seg[0]}]
endgroup
save_constraints
