# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SV_Testbench_vhdlMemory.srcs/sources_1/imports/SoC_Lab/Single_port_RAM_VHDL.vhd" \

# Do not sort compile order
nosort
