Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Apr 30 08:54:43 2022
| Host         : blade running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file final_top_timing_summary_routed.rpt -pb final_top_timing_summary_routed.pb -rpx final_top_timing_summary_routed.rpx -warn_on_violation
| Design       : final_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.304        0.000                      0                  622        0.165        0.000                      0                  622        4.500        0.000                       0                   284  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.304        0.000                      0                  622        0.165        0.000                      0                  622        4.500        0.000                       0                   284  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 u4/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 0.978ns (19.607%)  route 4.010ns (80.393%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.556     5.077    u4/clk100_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  u4/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.533 f  u4/timer_reg[21]/Q
                         net (fo=3, routed)           0.832     6.366    u4/timer_reg_n_0_[21]
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.490 f  u4/FSM_sequential_state[0]_i_4/O
                         net (fo=3, routed)           0.619     7.109    u4/FSM_sequential_state[0]_i_4_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.233 f  u4/timer[29]_i_4/O
                         net (fo=2, routed)           0.818     8.051    u4/timer[29]_i_4_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.175 r  u4/timer[29]_i_2/O
                         net (fo=31, routed)          0.663     8.837    u4/timer
    SLICE_X8Y21          LUT4 (Prop_lut4_I3_O)        0.150     8.987 r  u4/timer[29]_i_1/O
                         net (fo=29, routed)          1.078    10.065    u4/timer[29]_i_1_n_0
    SLICE_X9Y17          FDRE                                         r  u4/timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.442    14.783    u4/clk100_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  u4/timer_reg[10]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X9Y17          FDRE (Setup_fdre_C_R)       -0.653    14.369    u4/timer_reg[10]
  -------------------------------------------------------------------
                         required time                         14.369    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 u4/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 0.978ns (19.607%)  route 4.010ns (80.393%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.556     5.077    u4/clk100_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  u4/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.533 f  u4/timer_reg[21]/Q
                         net (fo=3, routed)           0.832     6.366    u4/timer_reg_n_0_[21]
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.490 f  u4/FSM_sequential_state[0]_i_4/O
                         net (fo=3, routed)           0.619     7.109    u4/FSM_sequential_state[0]_i_4_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.233 f  u4/timer[29]_i_4/O
                         net (fo=2, routed)           0.818     8.051    u4/timer[29]_i_4_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.175 r  u4/timer[29]_i_2/O
                         net (fo=31, routed)          0.663     8.837    u4/timer
    SLICE_X8Y21          LUT4 (Prop_lut4_I3_O)        0.150     8.987 r  u4/timer[29]_i_1/O
                         net (fo=29, routed)          1.078    10.065    u4/timer[29]_i_1_n_0
    SLICE_X9Y17          FDRE                                         r  u4/timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.442    14.783    u4/clk100_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  u4/timer_reg[11]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X9Y17          FDRE (Setup_fdre_C_R)       -0.653    14.369    u4/timer_reg[11]
  -------------------------------------------------------------------
                         required time                         14.369    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 u4/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 0.978ns (19.607%)  route 4.010ns (80.393%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.556     5.077    u4/clk100_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  u4/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.533 f  u4/timer_reg[21]/Q
                         net (fo=3, routed)           0.832     6.366    u4/timer_reg_n_0_[21]
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.490 f  u4/FSM_sequential_state[0]_i_4/O
                         net (fo=3, routed)           0.619     7.109    u4/FSM_sequential_state[0]_i_4_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.233 f  u4/timer[29]_i_4/O
                         net (fo=2, routed)           0.818     8.051    u4/timer[29]_i_4_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.175 r  u4/timer[29]_i_2/O
                         net (fo=31, routed)          0.663     8.837    u4/timer
    SLICE_X8Y21          LUT4 (Prop_lut4_I3_O)        0.150     8.987 r  u4/timer[29]_i_1/O
                         net (fo=29, routed)          1.078    10.065    u4/timer[29]_i_1_n_0
    SLICE_X9Y17          FDRE                                         r  u4/timer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.442    14.783    u4/clk100_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  u4/timer_reg[12]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X9Y17          FDRE (Setup_fdre_C_R)       -0.653    14.369    u4/timer_reg[12]
  -------------------------------------------------------------------
                         required time                         14.369    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 u4/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 0.978ns (19.607%)  route 4.010ns (80.393%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.556     5.077    u4/clk100_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  u4/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.533 f  u4/timer_reg[21]/Q
                         net (fo=3, routed)           0.832     6.366    u4/timer_reg_n_0_[21]
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.490 f  u4/FSM_sequential_state[0]_i_4/O
                         net (fo=3, routed)           0.619     7.109    u4/FSM_sequential_state[0]_i_4_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.233 f  u4/timer[29]_i_4/O
                         net (fo=2, routed)           0.818     8.051    u4/timer[29]_i_4_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.175 r  u4/timer[29]_i_2/O
                         net (fo=31, routed)          0.663     8.837    u4/timer
    SLICE_X8Y21          LUT4 (Prop_lut4_I3_O)        0.150     8.987 r  u4/timer[29]_i_1/O
                         net (fo=29, routed)          1.078    10.065    u4/timer[29]_i_1_n_0
    SLICE_X9Y17          FDRE                                         r  u4/timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.442    14.783    u4/clk100_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  u4/timer_reg[9]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X9Y17          FDRE (Setup_fdre_C_R)       -0.653    14.369    u4/timer_reg[9]
  -------------------------------------------------------------------
                         required time                         14.369    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.443ns  (required time - arrival time)
  Source:                 u4/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 0.978ns (20.166%)  route 3.872ns (79.834%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.556     5.077    u4/clk100_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  u4/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.533 f  u4/timer_reg[21]/Q
                         net (fo=3, routed)           0.832     6.366    u4/timer_reg_n_0_[21]
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.490 f  u4/FSM_sequential_state[0]_i_4/O
                         net (fo=3, routed)           0.619     7.109    u4/FSM_sequential_state[0]_i_4_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.233 f  u4/timer[29]_i_4/O
                         net (fo=2, routed)           0.818     8.051    u4/timer[29]_i_4_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.175 r  u4/timer[29]_i_2/O
                         net (fo=31, routed)          0.663     8.837    u4/timer
    SLICE_X8Y21          LUT4 (Prop_lut4_I3_O)        0.150     8.987 r  u4/timer[29]_i_1/O
                         net (fo=29, routed)          0.940     9.927    u4/timer[29]_i_1_n_0
    SLICE_X9Y16          FDRE                                         r  u4/timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.443    14.784    u4/clk100_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  u4/timer_reg[5]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X9Y16          FDRE (Setup_fdre_C_R)       -0.653    14.370    u4/timer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.370    
                         arrival time                          -9.927    
  -------------------------------------------------------------------
                         slack                                  4.443    

Slack (MET) :             4.443ns  (required time - arrival time)
  Source:                 u4/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 0.978ns (20.166%)  route 3.872ns (79.834%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.556     5.077    u4/clk100_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  u4/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.533 f  u4/timer_reg[21]/Q
                         net (fo=3, routed)           0.832     6.366    u4/timer_reg_n_0_[21]
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.490 f  u4/FSM_sequential_state[0]_i_4/O
                         net (fo=3, routed)           0.619     7.109    u4/FSM_sequential_state[0]_i_4_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.233 f  u4/timer[29]_i_4/O
                         net (fo=2, routed)           0.818     8.051    u4/timer[29]_i_4_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.175 r  u4/timer[29]_i_2/O
                         net (fo=31, routed)          0.663     8.837    u4/timer
    SLICE_X8Y21          LUT4 (Prop_lut4_I3_O)        0.150     8.987 r  u4/timer[29]_i_1/O
                         net (fo=29, routed)          0.940     9.927    u4/timer[29]_i_1_n_0
    SLICE_X9Y16          FDRE                                         r  u4/timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.443    14.784    u4/clk100_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  u4/timer_reg[6]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X9Y16          FDRE (Setup_fdre_C_R)       -0.653    14.370    u4/timer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.370    
                         arrival time                          -9.927    
  -------------------------------------------------------------------
                         slack                                  4.443    

Slack (MET) :             4.443ns  (required time - arrival time)
  Source:                 u4/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 0.978ns (20.166%)  route 3.872ns (79.834%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.556     5.077    u4/clk100_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  u4/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.533 f  u4/timer_reg[21]/Q
                         net (fo=3, routed)           0.832     6.366    u4/timer_reg_n_0_[21]
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.490 f  u4/FSM_sequential_state[0]_i_4/O
                         net (fo=3, routed)           0.619     7.109    u4/FSM_sequential_state[0]_i_4_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.233 f  u4/timer[29]_i_4/O
                         net (fo=2, routed)           0.818     8.051    u4/timer[29]_i_4_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.175 r  u4/timer[29]_i_2/O
                         net (fo=31, routed)          0.663     8.837    u4/timer
    SLICE_X8Y21          LUT4 (Prop_lut4_I3_O)        0.150     8.987 r  u4/timer[29]_i_1/O
                         net (fo=29, routed)          0.940     9.927    u4/timer[29]_i_1_n_0
    SLICE_X9Y16          FDRE                                         r  u4/timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.443    14.784    u4/clk100_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  u4/timer_reg[7]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X9Y16          FDRE (Setup_fdre_C_R)       -0.653    14.370    u4/timer_reg[7]
  -------------------------------------------------------------------
                         required time                         14.370    
                         arrival time                          -9.927    
  -------------------------------------------------------------------
                         slack                                  4.443    

Slack (MET) :             4.443ns  (required time - arrival time)
  Source:                 u4/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 0.978ns (20.166%)  route 3.872ns (79.834%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.556     5.077    u4/clk100_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  u4/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.533 f  u4/timer_reg[21]/Q
                         net (fo=3, routed)           0.832     6.366    u4/timer_reg_n_0_[21]
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.490 f  u4/FSM_sequential_state[0]_i_4/O
                         net (fo=3, routed)           0.619     7.109    u4/FSM_sequential_state[0]_i_4_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.233 f  u4/timer[29]_i_4/O
                         net (fo=2, routed)           0.818     8.051    u4/timer[29]_i_4_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.175 r  u4/timer[29]_i_2/O
                         net (fo=31, routed)          0.663     8.837    u4/timer
    SLICE_X8Y21          LUT4 (Prop_lut4_I3_O)        0.150     8.987 r  u4/timer[29]_i_1/O
                         net (fo=29, routed)          0.940     9.927    u4/timer[29]_i_1_n_0
    SLICE_X9Y16          FDRE                                         r  u4/timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.443    14.784    u4/clk100_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  u4/timer_reg[8]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X9Y16          FDRE (Setup_fdre_C_R)       -0.653    14.370    u4/timer_reg[8]
  -------------------------------------------------------------------
                         required time                         14.370    
                         arrival time                          -9.927    
  -------------------------------------------------------------------
                         slack                                  4.443    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 u4/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 0.978ns (20.396%)  route 3.817ns (79.604%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.556     5.077    u4/clk100_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  u4/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.533 f  u4/timer_reg[21]/Q
                         net (fo=3, routed)           0.832     6.366    u4/timer_reg_n_0_[21]
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.490 f  u4/FSM_sequential_state[0]_i_4/O
                         net (fo=3, routed)           0.619     7.109    u4/FSM_sequential_state[0]_i_4_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.233 f  u4/timer[29]_i_4/O
                         net (fo=2, routed)           0.818     8.051    u4/timer[29]_i_4_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.175 r  u4/timer[29]_i_2/O
                         net (fo=31, routed)          0.663     8.837    u4/timer
    SLICE_X8Y21          LUT4 (Prop_lut4_I3_O)        0.150     8.987 r  u4/timer[29]_i_1/O
                         net (fo=29, routed)          0.885     9.872    u4/timer[29]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  u4/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.438    14.779    u4/clk100_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  u4/timer_reg[25]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X9Y21          FDRE (Setup_fdre_C_R)       -0.653    14.365    u4/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 u4/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 0.978ns (20.396%)  route 3.817ns (79.604%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.556     5.077    u4/clk100_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  u4/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.533 f  u4/timer_reg[21]/Q
                         net (fo=3, routed)           0.832     6.366    u4/timer_reg_n_0_[21]
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.490 f  u4/FSM_sequential_state[0]_i_4/O
                         net (fo=3, routed)           0.619     7.109    u4/FSM_sequential_state[0]_i_4_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.233 f  u4/timer[29]_i_4/O
                         net (fo=2, routed)           0.818     8.051    u4/timer[29]_i_4_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.175 r  u4/timer[29]_i_2/O
                         net (fo=31, routed)          0.663     8.837    u4/timer
    SLICE_X8Y21          LUT4 (Prop_lut4_I3_O)        0.150     8.987 r  u4/timer[29]_i_1/O
                         net (fo=29, routed)          0.885     9.872    u4/timer[29]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  u4/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.438    14.779    u4/clk100_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  u4/timer_reg[26]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X9Y21          FDRE (Setup_fdre_C_R)       -0.653    14.365    u4/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  4.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u3/servoFreqCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/servoFreqOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.291%)  route 0.129ns (47.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.558     1.441    u3/clk100_IBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  u3/servoFreqCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  u3/servoFreqCount_reg[1]/Q
                         net (fo=2, routed)           0.129     1.711    u3/servoFreqCount_reg[1]
    SLICE_X9Y30          FDRE                                         r  u3/servoFreqOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.826     1.953    u3/clk100_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  u3/servoFreqOut_reg[0]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.071     1.546    u3/servoFreqOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u3/LFreqCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/LFreqOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.888%)  route 0.061ns (27.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.558     1.441    u3/clk100_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  u3/LFreqCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164     1.605 r  u3/LFreqCount_reg[6]/Q
                         net (fo=2, routed)           0.061     1.666    u3/LFreqCount_reg[6]
    SLICE_X9Y30          FDRE                                         r  u3/LFreqOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.826     1.953    u3/clk100_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  u3/LFreqOut_reg[5]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.047     1.501    u3/LFreqOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u3/servoFreqCount_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/servoFreqOut_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.960%)  route 0.120ns (46.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.561     1.444    u3/clk100_IBUF_BUFG
    SLICE_X11Y33         FDRE                                         r  u3/servoFreqCount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  u3/servoFreqCount_reg[13]/Q
                         net (fo=2, routed)           0.120     1.705    u3/servoFreqCount_reg[13]
    SLICE_X10Y32         FDRE                                         r  u3/servoFreqOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.828     1.955    u3/clk100_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  u3/servoFreqOut_reg[12]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X10Y32         FDRE (Hold_fdre_C_D)         0.076     1.533    u3/servoFreqOut_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u3/servoFreqCount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/servoFreqOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.550%)  route 0.122ns (46.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.561     1.444    u3/clk100_IBUF_BUFG
    SLICE_X11Y33         FDRE                                         r  u3/servoFreqCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  u3/servoFreqCount_reg[12]/Q
                         net (fo=2, routed)           0.122     1.707    u3/servoFreqCount_reg[12]
    SLICE_X10Y32         FDRE                                         r  u3/servoFreqOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.828     1.955    u3/clk100_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  u3/servoFreqOut_reg[11]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X10Y32         FDRE (Hold_fdre_C_D)         0.076     1.533    u3/servoFreqOut_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u3/servoFreqCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/servoFreqOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.559     1.442    u3/clk100_IBUF_BUFG
    SLICE_X11Y31         FDRE                                         r  u3/servoFreqCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  u3/servoFreqCount_reg[7]/Q
                         net (fo=2, routed)           0.121     1.704    u3/servoFreqCount_reg[7]
    SLICE_X10Y31         FDRE                                         r  u3/servoFreqOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.827     1.954    u3/clk100_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  u3/servoFreqOut_reg[6]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X10Y31         FDRE (Hold_fdre_C_D)         0.060     1.515    u3/servoFreqOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u3/servoFreqCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/servoFreqOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.560     1.443    u3/clk100_IBUF_BUFG
    SLICE_X11Y32         FDRE                                         r  u3/servoFreqCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u3/servoFreqCount_reg[10]/Q
                         net (fo=2, routed)           0.122     1.706    u3/servoFreqCount_reg[10]
    SLICE_X10Y33         FDRE                                         r  u3/servoFreqOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.829     1.956    u3/clk100_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  u3/servoFreqOut_reg[9]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X10Y33         FDRE (Hold_fdre_C_D)         0.059     1.517    u3/servoFreqOut_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u3/RFreqCount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/RFreqOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.124%)  route 0.139ns (45.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.556     1.439    u3/clk100_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  u3/RFreqCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  u3/RFreqCount_reg[5]/Q
                         net (fo=2, routed)           0.139     1.742    u3/RFreqCount_reg[5]
    SLICE_X12Y21         FDRE                                         r  u3/RFreqOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.824     1.951    u3/clk100_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  u3/RFreqOut_reg[4]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.076     1.549    u3/RFreqOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u3/LFreqCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/LFreqOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.557     1.440    u3/clk100_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  u3/LFreqCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.604 r  u3/LFreqCount_reg[1]/Q
                         net (fo=2, routed)           0.116     1.720    u3/LFreqCount_reg[1]
    SLICE_X9Y29          FDRE                                         r  u3/LFreqOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.825     1.952    u3/clk100_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  u3/LFreqOut_reg[0]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X9Y29          FDRE (Hold_fdre_C_D)         0.070     1.523    u3/LFreqOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 u3/LFreqCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/LFreqOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.559     1.442    u3/clk100_IBUF_BUFG
    SLICE_X8Y31          FDRE                                         r  u3/LFreqCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  u3/LFreqCount_reg[8]/Q
                         net (fo=2, routed)           0.128     1.734    u3/LFreqCount_reg[8]
    SLICE_X9Y30          FDRE                                         r  u3/LFreqOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.826     1.953    u3/clk100_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  u3/LFreqOut_reg[7]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.072     1.527    u3/LFreqOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 u3/LFreqCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/LFreqOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.558     1.441    u3/clk100_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  u3/LFreqCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164     1.605 r  u3/LFreqCount_reg[4]/Q
                         net (fo=2, routed)           0.128     1.733    u3/LFreqCount_reg[4]
    SLICE_X9Y29          FDRE                                         r  u3/LFreqOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.825     1.952    u3/clk100_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  u3/LFreqOut_reg[3]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X9Y29          FDRE (Hold_fdre_C_D)         0.072     1.526    u3/LFreqOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   u0/an_temp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   u0/an_temp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   u0/an_temp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   u0/an_temp_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   u0/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   u0/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   u0/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   u0/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   u0/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u0/counter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/seg_temp_reg[5]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.438ns  (logic 3.976ns (53.452%)  route 3.462ns (46.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.552     5.073    u0/clk100_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  u0/seg_temp_reg[5]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  u0/seg_temp_reg[5]_lopt_replica_2/Q
                         net (fo=1, routed)           3.462     8.992    lopt_1
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.512 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.512    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/seg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.427ns  (logic 3.960ns (53.323%)  route 3.467ns (46.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.552     5.073    u0/clk100_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  u0/seg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  u0/seg_temp_reg[5]/Q
                         net (fo=1, routed)           3.467     8.996    seg_OBUF[0]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.500 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.500    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/seg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.335ns  (logic 4.049ns (55.209%)  route 3.285ns (44.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.549     5.070    u0/clk100_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  u0/seg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  u0/seg_temp_reg[6]/Q
                         net (fo=1, routed)           3.285     8.874    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.405 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.405    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/seg_temp_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.231ns  (logic 3.967ns (54.858%)  route 3.264ns (45.142%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.552     5.073    u0/clk100_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  u0/seg_temp_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  u0/seg_temp_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.264     8.793    lopt
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.304 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.304    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/seg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.139ns  (logic 4.054ns (56.784%)  route 3.085ns (43.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.549     5.070    u0/clk100_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  u0/seg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  u0/seg_temp_reg[3]/Q
                         net (fo=1, routed)           3.085     8.673    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.209 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.209    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.282ns  (logic 4.162ns (66.245%)  route 2.121ns (33.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.559     5.080    u2/clk100_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  u2/inTemp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.478     5.558 r  u2/inTemp_reg[3]/Q
                         net (fo=1, routed)           2.121     7.679    IN_OBUF[3]
    K2                   OBUF (Prop_obuf_I_O)         3.684    11.362 r  IN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.362    IN[3]
    K2                                                                r  IN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/servoOutTemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servoOut
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.175ns  (logic 4.055ns (65.667%)  route 2.120ns (34.333%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.551     5.072    u1/clk100_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  u1/servoOutTemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  u1/servoOutTemp_reg/Q
                         net (fo=1, routed)           2.120     7.710    servoOut_OBUF
    K17                  OBUF (Prop_obuf_I_O)         3.537    11.247 r  servoOut_OBUF_inst/O
                         net (fo=0)                   0.000    11.247    servoOut
    K17                                                               r  servoOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.102ns  (logic 4.154ns (68.079%)  route 1.948ns (31.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.559     5.080    u2/clk100_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  u2/inTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.478     5.558 r  u2/inTemp_reg[1]/Q
                         net (fo=1, routed)           1.948     7.506    IN_OBUF[1]
    J1                   OBUF (Prop_obuf_I_O)         3.676    11.182 r  IN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.182    IN[1]
    J1                                                                r  IN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.101ns  (logic 4.023ns (65.928%)  route 2.079ns (34.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.559     5.080    u2/clk100_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  u2/inTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  u2/inTemp_reg[0]/Q
                         net (fo=1, routed)           2.079     7.677    IN_OBUF[0]
    H1                   OBUF (Prop_obuf_I_O)         3.505    11.181 r  IN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.181    IN[0]
    H1                                                                r  IN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/actuatorPushTemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            actuatorPush
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.047ns  (logic 3.948ns (65.294%)  route 2.099ns (34.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.551     5.072    u4/clk100_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  u4/actuatorPushTemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  u4/actuatorPushTemp_reg/Q
                         net (fo=1, routed)           2.099     7.627    actuatorPush_OBUF
    N17                  OBUF (Prop_obuf_I_O)         3.492    11.119 r  actuatorPush_OBUF_inst/O
                         net (fo=0)                   0.000    11.119    actuatorPush
    N17                                                               r  actuatorPush (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/an_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.365ns (82.951%)  route 0.281ns (17.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.585     1.468    u0/clk100_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  u0/an_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u0/an_temp_reg[2]/Q
                         net (fo=1, routed)           0.281     1.890    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.114 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.114    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/an_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.382ns (80.829%)  route 0.328ns (19.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.585     1.468    u0/clk100_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  u0/an_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  u0/an_temp_reg[1]/Q
                         net (fo=1, routed)           0.328     1.924    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.254     3.178 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.178    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/an_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.345ns (76.488%)  route 0.413ns (23.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.585     1.468    u0/clk100_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  u0/an_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u0/an_temp_reg[0]/Q
                         net (fo=1, routed)           0.413     2.023    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.227 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.227    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/an_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.392ns (77.698%)  route 0.400ns (22.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.585     1.468    u0/clk100_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  u0/an_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  u0/an_temp_reg[3]/Q
                         net (fo=1, routed)           0.400     1.996    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.264     3.260 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.260    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/actuatorPullTemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            actuatorPull
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.379ns (74.583%)  route 0.470ns (25.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.556     1.439    u4/clk100_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  u4/actuatorPullTemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  u4/actuatorPullTemp_reg/Q
                         net (fo=1, routed)           0.470     2.073    actuatorPull_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.215     3.288 r  actuatorPull_OBUF_inst/O
                         net (fo=0)                   0.000     3.288    actuatorPull
    P18                                                               r  actuatorPull (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/actuatorPushTemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            actuatorPush
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.335ns (71.512%)  route 0.532ns (28.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.554     1.437    u4/clk100_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  u4/actuatorPushTemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  u4/actuatorPushTemp_reg/Q
                         net (fo=1, routed)           0.532     2.110    actuatorPush_OBUF
    N17                  OBUF (Prop_obuf_I_O)         1.194     3.303 r  actuatorPush_OBUF_inst/O
                         net (fo=0)                   0.000     3.303    actuatorPush
    N17                                                               r  actuatorPush (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.381ns (73.111%)  route 0.508ns (26.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.564     1.447    u2/clk100_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  u2/inTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  u2/inTemp_reg[2]/Q
                         net (fo=1, routed)           0.508     2.119    IN_OBUF[2]
    L2                   OBUF (Prop_obuf_I_O)         1.217     3.336 r  IN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.336    IN[2]
    L2                                                                r  IN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.407ns (74.300%)  route 0.487ns (25.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.564     1.447    u2/clk100_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  u2/inTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  u2/inTemp_reg[1]/Q
                         net (fo=1, routed)           0.487     2.082    IN_OBUF[1]
    J1                   OBUF (Prop_obuf_I_O)         1.259     3.341 r  IN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.341    IN[1]
    J1                                                                r  IN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.370ns (71.841%)  route 0.537ns (28.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.564     1.447    u2/clk100_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  u2/inTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  u2/inTemp_reg[0]/Q
                         net (fo=1, routed)           0.537     2.148    IN_OBUF[0]
    H1                   OBUF (Prop_obuf_I_O)         1.206     3.354 r  IN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.354    IN[0]
    H1                                                                r  IN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/servoOutTemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servoOut
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.972ns  (logic 1.402ns (71.089%)  route 0.570ns (28.911%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.554     1.437    u1/clk100_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  u1/servoOutTemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  u1/servoOutTemp_reg/Q
                         net (fo=1, routed)           0.570     2.171    servoOut_OBUF
    K17                  OBUF (Prop_obuf_I_O)         1.238     3.409 r  servoOut_OBUF_inst/O
                         net (fo=0)                   0.000     3.409    servoOut
    K17                                                               r  servoOut (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor
                            (input port)
  Destination:            u2/inTemp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.968ns  (logic 1.577ns (22.629%)  route 5.392ns (77.372%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  motor (IN)
                         net (fo=0)                   0.000     0.000    motor
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  motor_IBUF_inst/O
                         net (fo=1, routed)           4.761     6.214    u2/motor_IBUF
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.338 r  u2/inTemp[3]_i_1/O
                         net (fo=4, routed)           0.630     6.968    u2/inTemp[3]_i_1_n_0
    SLICE_X54Y93         FDRE                                         r  u2/inTemp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.442     4.783    u2/clk100_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  u2/inTemp_reg[0]/C

Slack:                    inf
  Source:                 motor
                            (input port)
  Destination:            u2/inTemp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.968ns  (logic 1.577ns (22.629%)  route 5.392ns (77.372%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  motor (IN)
                         net (fo=0)                   0.000     0.000    motor
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  motor_IBUF_inst/O
                         net (fo=1, routed)           4.761     6.214    u2/motor_IBUF
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.338 r  u2/inTemp[3]_i_1/O
                         net (fo=4, routed)           0.630     6.968    u2/inTemp[3]_i_1_n_0
    SLICE_X54Y93         FDRE                                         r  u2/inTemp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.442     4.783    u2/clk100_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  u2/inTemp_reg[1]/C

Slack:                    inf
  Source:                 motor
                            (input port)
  Destination:            u2/inTemp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.968ns  (logic 1.577ns (22.629%)  route 5.392ns (77.372%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  motor (IN)
                         net (fo=0)                   0.000     0.000    motor
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  motor_IBUF_inst/O
                         net (fo=1, routed)           4.761     6.214    u2/motor_IBUF
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.338 r  u2/inTemp[3]_i_1/O
                         net (fo=4, routed)           0.630     6.968    u2/inTemp[3]_i_1_n_0
    SLICE_X54Y93         FDRE                                         r  u2/inTemp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.442     4.783    u2/clk100_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  u2/inTemp_reg[2]/C

Slack:                    inf
  Source:                 motor
                            (input port)
  Destination:            u2/inTemp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.968ns  (logic 1.577ns (22.629%)  route 5.392ns (77.372%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  motor (IN)
                         net (fo=0)                   0.000     0.000    motor
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  motor_IBUF_inst/O
                         net (fo=1, routed)           4.761     6.214    u2/motor_IBUF
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.124     6.338 r  u2/inTemp[3]_i_1/O
                         net (fo=4, routed)           0.630     6.968    u2/inTemp[3]_i_1_n_0
    SLICE_X54Y93         FDRE                                         r  u2/inTemp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.442     4.783    u2/clk100_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  u2/inTemp_reg[3]/C

Slack:                    inf
  Source:                 infraSensor[0]
                            (input port)
  Destination:            u2/inTemp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.492ns  (logic 1.607ns (29.258%)  route 3.885ns (70.742%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  infraSensor[0] (IN)
                         net (fo=0)                   0.000     0.000    infraSensor[0]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  infraSensor_IBUF[0]_inst/O
                         net (fo=4, routed)           3.885     5.342    u2/infraSensor_IBUF[0]
    SLICE_X54Y93         LUT2 (Prop_lut2_I0_O)        0.150     5.492 r  u2/inTemp[1]_i_1/O
                         net (fo=1, routed)           0.000     5.492    u2/inTemp[1]_i_1_n_0
    SLICE_X54Y93         FDRE                                         r  u2/inTemp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.442     4.783    u2/clk100_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  u2/inTemp_reg[1]/C

Slack:                    inf
  Source:                 infraSensor[0]
                            (input port)
  Destination:            u2/inTemp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.484ns  (logic 1.609ns (29.337%)  route 3.875ns (70.663%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  infraSensor[0] (IN)
                         net (fo=0)                   0.000     0.000    infraSensor[0]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  infraSensor_IBUF[0]_inst/O
                         net (fo=4, routed)           3.875     5.332    u2/infraSensor_IBUF[0]
    SLICE_X54Y93         LUT2 (Prop_lut2_I0_O)        0.152     5.484 r  u2/inTemp[3]_i_2/O
                         net (fo=1, routed)           0.000     5.484    u2/inTemp[3]_i_2_n_0
    SLICE_X54Y93         FDRE                                         r  u2/inTemp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.442     4.783    u2/clk100_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  u2/inTemp_reg[3]/C

Slack:                    inf
  Source:                 infraSensor[0]
                            (input port)
  Destination:            u2/inTemp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.466ns  (logic 1.581ns (28.922%)  route 3.885ns (71.078%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  infraSensor[0] (IN)
                         net (fo=0)                   0.000     0.000    infraSensor[0]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  infraSensor_IBUF[0]_inst/O
                         net (fo=4, routed)           3.885     5.342    u2/infraSensor_IBUF[0]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124     5.466 r  u2/inTemp[0]_i_1/O
                         net (fo=1, routed)           0.000     5.466    u2/inTemp[0]_i_1_n_0
    SLICE_X54Y93         FDRE                                         r  u2/inTemp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.442     4.783    u2/clk100_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  u2/inTemp_reg[0]/C

Slack:                    inf
  Source:                 infraSensor[0]
                            (input port)
  Destination:            u2/inTemp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 1.581ns (28.975%)  route 3.875ns (71.025%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  infraSensor[0] (IN)
                         net (fo=0)                   0.000     0.000    infraSensor[0]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  infraSensor_IBUF[0]_inst/O
                         net (fo=4, routed)           3.875     5.332    u2/infraSensor_IBUF[0]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124     5.456 r  u2/inTemp[2]_i_1/O
                         net (fo=1, routed)           0.000     5.456    u2/inTemp[2]_i_1_n_0
    SLICE_X54Y93         FDRE                                         r  u2/inTemp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.442     4.783    u2/clk100_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  u2/inTemp_reg[2]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.319ns  (logic 1.600ns (37.046%)  route 2.719ns (62.954%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  servoPhotoT_IBUF_inst/O
                         net (fo=2, routed)           1.543     3.019    u3/servoPhotoT_IBUF
    SLICE_X7Y27          LUT6 (Prop_lut6_I3_O)        0.124     3.143 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          1.176     4.319    u3/servoFreqCount
    SLICE_X11Y33         FDRE                                         r  u3/servoFreqCount_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.444     4.785    u3/clk100_IBUF_BUFG
    SLICE_X11Y33         FDRE                                         r  u3/servoFreqCount_reg[12]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.319ns  (logic 1.600ns (37.046%)  route 2.719ns (62.954%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  servoPhotoT_IBUF_inst/O
                         net (fo=2, routed)           1.543     3.019    u3/servoPhotoT_IBUF
    SLICE_X7Y27          LUT6 (Prop_lut6_I3_O)        0.124     3.143 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          1.176     4.319    u3/servoFreqCount
    SLICE_X11Y33         FDRE                                         r  u3/servoFreqCount_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.444     4.785    u3/clk100_IBUF_BUFG
    SLICE_X11Y33         FDRE                                         r  u3/servoFreqCount_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u3/SOld_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.244ns (34.688%)  route 0.459ns (65.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  servoPhotoT_IBUF_inst/O
                         net (fo=2, routed)           0.459     0.703    u3/servoPhotoT_IBUF
    SLICE_X7Y27          FDRE                                         r  u3/SOld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.851     1.978    u3/clk100_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  u3/SOld_reg/C

Slack:                    inf
  Source:                 LPhotoT
                            (input port)
  Destination:            u3/LOld_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.210ns (28.172%)  route 0.536ns (71.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  LPhotoT (IN)
                         net (fo=0)                   0.000     0.000    LPhotoT
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  LPhotoT_IBUF_inst/O
                         net (fo=3, routed)           0.536     0.746    u3/LPhotoT_IBUF
    SLICE_X7Y27          FDRE                                         r  u3/LOld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.851     1.978    u3/clk100_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  u3/LOld_reg/C

Slack:                    inf
  Source:                 RPhotoT
                            (input port)
  Destination:            u3/ROld_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.232ns (31.126%)  route 0.514ns (68.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  RPhotoT (IN)
                         net (fo=0)                   0.000     0.000    RPhotoT
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  RPhotoT_IBUF_inst/O
                         net (fo=4, routed)           0.514     0.746    u3/RPhotoT_IBUF
    SLICE_X7Y27          FDRE                                         r  u3/ROld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.851     1.978    u3/clk100_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  u3/ROld_reg/C

Slack:                    inf
  Source:                 RPhotoT
                            (input port)
  Destination:            u3/LFreqCount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.280ns (28.836%)  route 0.691ns (71.164%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  RPhotoT (IN)
                         net (fo=0)                   0.000     0.000    RPhotoT
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  RPhotoT_IBUF_inst/O
                         net (fo=4, routed)           0.408     0.640    u3/RPhotoT_IBUF
    SLICE_X7Y27          LUT4 (Prop_lut4_I2_O)        0.048     0.688 r  u3/LFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.283     0.972    u3/LFreqCount
    SLICE_X8Y29          FDRE                                         r  u3/LFreqCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.825     1.952    u3/clk100_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  u3/LFreqCount_reg[0]/C

Slack:                    inf
  Source:                 RPhotoT
                            (input port)
  Destination:            u3/LFreqCount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.280ns (28.836%)  route 0.691ns (71.164%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  RPhotoT (IN)
                         net (fo=0)                   0.000     0.000    RPhotoT
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  RPhotoT_IBUF_inst/O
                         net (fo=4, routed)           0.408     0.640    u3/RPhotoT_IBUF
    SLICE_X7Y27          LUT4 (Prop_lut4_I2_O)        0.048     0.688 r  u3/LFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.283     0.972    u3/LFreqCount
    SLICE_X8Y29          FDRE                                         r  u3/LFreqCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.825     1.952    u3/clk100_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  u3/LFreqCount_reg[1]/C

Slack:                    inf
  Source:                 RPhotoT
                            (input port)
  Destination:            u3/LFreqCount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.280ns (28.836%)  route 0.691ns (71.164%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  RPhotoT (IN)
                         net (fo=0)                   0.000     0.000    RPhotoT
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  RPhotoT_IBUF_inst/O
                         net (fo=4, routed)           0.408     0.640    u3/RPhotoT_IBUF
    SLICE_X7Y27          LUT4 (Prop_lut4_I2_O)        0.048     0.688 r  u3/LFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.283     0.972    u3/LFreqCount
    SLICE_X8Y29          FDRE                                         r  u3/LFreqCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.825     1.952    u3/clk100_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  u3/LFreqCount_reg[2]/C

Slack:                    inf
  Source:                 RPhotoT
                            (input port)
  Destination:            u3/LFreqCount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.280ns (28.836%)  route 0.691ns (71.164%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  RPhotoT (IN)
                         net (fo=0)                   0.000     0.000    RPhotoT
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  RPhotoT_IBUF_inst/O
                         net (fo=4, routed)           0.408     0.640    u3/RPhotoT_IBUF
    SLICE_X7Y27          LUT4 (Prop_lut4_I2_O)        0.048     0.688 r  u3/LFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.283     0.972    u3/LFreqCount
    SLICE_X8Y29          FDRE                                         r  u3/LFreqCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.825     1.952    u3/clk100_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  u3/LFreqCount_reg[3]/C

Slack:                    inf
  Source:                 RPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.277ns (27.337%)  route 0.737ns (72.663%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  RPhotoT (IN)
                         net (fo=0)                   0.000     0.000    RPhotoT
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  RPhotoT_IBUF_inst/O
                         net (fo=4, routed)           0.409     0.641    u3/RPhotoT_IBUF
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.045     0.686 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.328     1.014    u3/servoFreqCount
    SLICE_X11Y30         FDRE                                         r  u3/servoFreqCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.826     1.953    u3/clk100_IBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  u3/servoFreqCount_reg[0]/C

Slack:                    inf
  Source:                 RPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.277ns (27.337%)  route 0.737ns (72.663%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  RPhotoT (IN)
                         net (fo=0)                   0.000     0.000    RPhotoT
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  RPhotoT_IBUF_inst/O
                         net (fo=4, routed)           0.409     0.641    u3/RPhotoT_IBUF
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.045     0.686 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.328     1.014    u3/servoFreqCount
    SLICE_X11Y30         FDRE                                         r  u3/servoFreqCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.826     1.953    u3/clk100_IBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  u3/servoFreqCount_reg[1]/C

Slack:                    inf
  Source:                 RPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.277ns (27.337%)  route 0.737ns (72.663%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  RPhotoT (IN)
                         net (fo=0)                   0.000     0.000    RPhotoT
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  RPhotoT_IBUF_inst/O
                         net (fo=4, routed)           0.409     0.641    u3/RPhotoT_IBUF
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.045     0.686 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.328     1.014    u3/servoFreqCount
    SLICE_X11Y30         FDRE                                         r  u3/servoFreqCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.826     1.953    u3/clk100_IBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  u3/servoFreqCount_reg[2]/C





