<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CortexM1Top</name><vendor>Actel</vendor><library>DirectCore</library><version>3.1.101</version><fileSets><fileSet fileSetId="DESIGNER_FILESET"><file fileid="0"><name>CortexM1Integration\M1AFS1500\0_01_1_0_0000_0000_1_0\layout\arm_designer.cdb</name><userFileType>unknown</userFileType></file></fileSet><fileSet fileSetId="ANY_HDL_SIMULATION_FILESET"><file fileid="1"><name>CortexM1Integration\bfm\rtl\vhdl\u\bfm_utils.vhd</name><userFileType>vhdlSource</userFileType></file><file fileid="2"><name>CortexM1Integration\bfm\rtl\vhdl\o\CortexM1BFM.vhd</name><userFileType>vhdlSource</userFileType></file><file fileid="3"><name>CortexM1Integration\bfm\rtl\vhdl\o\AhbLiteBridge.vhd</name><userFileType>vhdlSource</userFileType></file><file fileid="4"><name>CortexM1Integration\bfm\rtl\vhdl\u\CortexM1Integration_TS_fusion.vhd</name><userFileType>vhdlSource</userFileType></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="5"><name>CortexM1Integration\bfm\compiler\bfmCompile.tcl</name><userFileType>unknown</userFileType></file></fileSet><fileSet fileSetId="PRECISION_SYNTHESIS_FILESET"><file fileid="6"><name>CortexM1Integration\M1AFS1500\0_01_1_0_0000_0000_1_0\timingshell\vhdl\arm_precision.vhd</name><userFileType>vhdlSource</userFileType></file></fileSet><fileSet fileSetId="SYNPLIFY_SYNTHESIS_FILESET"><file fileid="7"><name>CortexM1Integration\M1AFS1500\0_01_1_0_0000_0000_1_0\timingshell\vhdl\arm_synplify.vhd</name><userFileType>vhdlSource</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="8"><name>rtl\vhdl\o\CortexM1Top_fusion.vhd</name><userFileType>vhdlSource</userFileType></file><file fileid="9"><name>rtl\vhdl\o\ResetSync_fusion.vhd</name><userFileType>vhdlSource</userFileType></file><file fileid="10"><name>rtl\vhdl\o\uj_jtag.vhd</name><userFileType>vhdlSource</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>DESIGNER_FILESET</fileSetRef><name>DESIGNER</name></view><view><fileSetRef>ANY_HDL_SIMULATION_FILESET</fileSetRef><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>PRECISION_SYNTHESIS_FILESET</fileSetRef><fileSetRef>SYNPLIFY_SYNTHESIS_FILESET</fileSetRef><name>SYNTHESIS</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>