
*** Running vivado
    with args -log lab4_soc_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab4_soc_wrapper.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lab4_soc_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/vivado/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/vivado/ip_repo/AxiToAudio/axitoaudio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/MYMIXER_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/Volume_Pregain'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hasing/Workspace/soc_project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'lab4_soc_auto_pc_0' generated file not found '/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_auto_pc_0/stats.txt'. Please regenerate to continue.
Command: link_design -top lab4_soc_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_FILTER_IIR_0_0/lab4_soc_FILTER_IIR_0_0.dcp' for cell 'lab4_soc_i/FILTER_IIR_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_FILTER_IIR_1_1/lab4_soc_FILTER_IIR_1_1.dcp' for cell 'lab4_soc_i/FILTER_IIR_1'
INFO: [Project 1-454] Reading design checkpoint '/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_Volume_Pregain_0_0/lab4_soc_Volume_Pregain_0_0.dcp' for cell 'lab4_soc_i/Volume_Pregain_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_Volume_Pregain_1_0/lab4_soc_Volume_Pregain_1_0.dcp' for cell 'lab4_soc_i/Volume_Pregain_1'
INFO: [Project 1-454] Reading design checkpoint '/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_ZedboardOLED_0_0/lab4_soc_ZedboardOLED_0_0.dcp' for cell 'lab4_soc_i/ZedboardOLED_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_axi_gpio_0_0/lab4_soc_axi_gpio_0_0.dcp' for cell 'lab4_soc_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_axitoaudio_0_1/lab4_soc_axitoaudio_0_1.dcp' for cell 'lab4_soc_i/axitoaudio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_mixer_0_0/lab4_soc_mixer_0_0.dcp' for cell 'lab4_soc_i/mixer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_processing_system7_0_1/lab4_soc_processing_system7_0_1.dcp' for cell 'lab4_soc_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_rst_ps7_0_100M_0/lab4_soc_rst_ps7_0_100M_0.dcp' for cell 'lab4_soc_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_xlconcat_0_0/lab4_soc_xlconcat_0_0.dcp' for cell 'lab4_soc_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_xlconstant_0_0/lab4_soc_xlconstant_0_0.dcp' for cell 'lab4_soc_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_zed_audio_0_0/lab4_soc_zed_audio_0_0.dcp' for cell 'lab4_soc_i/zed_audio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_xbar_0/lab4_soc_xbar_0.dcp' for cell 'lab4_soc_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_auto_pc_0/lab4_soc_auto_pc_0.dcp' for cell 'lab4_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 950 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_processing_system7_0_1/lab4_soc_processing_system7_0_1.xdc] for cell 'lab4_soc_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_processing_system7_0_1/lab4_soc_processing_system7_0_1.xdc] for cell 'lab4_soc_i/processing_system7_0/inst'
Parsing XDC File [/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_rst_ps7_0_100M_0/lab4_soc_rst_ps7_0_100M_0_board.xdc] for cell 'lab4_soc_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_rst_ps7_0_100M_0/lab4_soc_rst_ps7_0_100M_0_board.xdc] for cell 'lab4_soc_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_rst_ps7_0_100M_0/lab4_soc_rst_ps7_0_100M_0.xdc] for cell 'lab4_soc_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_rst_ps7_0_100M_0/lab4_soc_rst_ps7_0_100M_0.xdc] for cell 'lab4_soc_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_axi_gpio_0_0/lab4_soc_axi_gpio_0_0_board.xdc] for cell 'lab4_soc_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_axi_gpio_0_0/lab4_soc_axi_gpio_0_0_board.xdc] for cell 'lab4_soc_i/axi_gpio_0/U0'
Parsing XDC File [/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_axi_gpio_0_0/lab4_soc_axi_gpio_0_0.xdc] for cell 'lab4_soc_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/hasing/Workspace/soc_project/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_axi_gpio_0_0/lab4_soc_axi_gpio_0_0.xdc] for cell 'lab4_soc_i/axi_gpio_0/U0'
Parsing XDC File [/home/hasing/Workspace/soc_project/ip_repo/zedboard_audio/constraints/zed_audio.xdc]
Finished Parsing XDC File [/home/hasing/Workspace/soc_project/ip_repo/zedboard_audio/constraints/zed_audio.xdc]
Parsing XDC File [/home/hasing/Workspace/soc_project/vivado/ip_repo/SoC_Design/IPs/OLED/oled_constraints.xdc]
Finished Parsing XDC File [/home/hasing/Workspace/soc_project/vivado/ip_repo/SoC_Design/IPs/OLED/oled_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

31 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 1606.848 ; gain = 382.129 ; free physical = 7006 ; free virtual = 14910
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1644.855 ; gain = 38.008 ; free physical = 7000 ; free virtual = 14903
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1370fbcc1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2119.340 ; gain = 0.000 ; free physical = 6618 ; free virtual = 14522
INFO: [Opt 31-389] Phase Retarget created 9 cells and removed 40 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e6feec80

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2119.340 ; gain = 0.000 ; free physical = 6618 ; free virtual = 14522
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e43de521

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2119.340 ; gain = 0.000 ; free physical = 6616 ; free virtual = 14520
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 180 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e43de521

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2119.340 ; gain = 0.000 ; free physical = 6616 ; free virtual = 14520
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: e43de521

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2119.340 ; gain = 0.000 ; free physical = 6616 ; free virtual = 14520
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2119.340 ; gain = 0.000 ; free physical = 6615 ; free virtual = 14519
Ending Logic Optimization Task | Checksum: 10d58c0c1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2119.340 ; gain = 0.000 ; free physical = 6615 ; free virtual = 14519

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.436 | TNS=-119.335 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 4
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 2560748cf

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6570 ; free virtual = 14474
Ending Power Optimization Task | Checksum: 2560748cf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2424.570 ; gain = 305.230 ; free physical = 6590 ; free virtual = 14493
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 2424.570 ; gain = 817.723 ; free physical = 6590 ; free virtual = 14493
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6588 ; free virtual = 14494
INFO: [Common 17-1381] The checkpoint '/home/hasing/Workspace/soc_project/vivado/lab4_1.runs/impl_1/lab4_soc_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab4_soc_wrapper_drc_opted.rpt -pb lab4_soc_wrapper_drc_opted.pb -rpx lab4_soc_wrapper_drc_opted.rpx
Command: report_drc -file lab4_soc_wrapper_drc_opted.rpt -pb lab4_soc_wrapper_drc_opted.pb -rpx lab4_soc_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hasing/Workspace/soc_project/vivado/lab4_1.runs/impl_1/lab4_soc_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6580 ; free virtual = 14487
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18aa1554f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6580 ; free virtual = 14487
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6587 ; free virtual = 14494

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ae42496e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6562 ; free virtual = 14469

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13d3da89e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6513 ; free virtual = 14420

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13d3da89e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6513 ; free virtual = 14420
Phase 1 Placer Initialization | Checksum: 13d3da89e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6513 ; free virtual = 14420

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1f15a3b6d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6487 ; free virtual = 14394

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f15a3b6d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6487 ; free virtual = 14394

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d570a255

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6483 ; free virtual = 14390

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: a95136c9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6483 ; free virtual = 14390

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 144ff9911

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6483 ; free virtual = 14390

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 144ff9911

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6483 ; free virtual = 14390

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 144ff9911

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6483 ; free virtual = 14390

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 13f5abf15

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6463 ; free virtual = 14370

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 12aa43de7

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6463 ; free virtual = 14371

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 12aa43de7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6463 ; free virtual = 14371

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1241120ce

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6467 ; free virtual = 14374
Phase 3 Detail Placement | Checksum: 1241120ce

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6467 ; free virtual = 14374

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: dcb9908e

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-33] Processed net lab4_soc_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net lab4_soc_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 2 candidate nets, 0 success, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: dcb9908e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6464 ; free virtual = 14371
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.723. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 153ebca38

Time (s): cpu = 00:00:53 ; elapsed = 00:00:30 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6462 ; free virtual = 14369
Phase 4.1 Post Commit Optimization | Checksum: 153ebca38

Time (s): cpu = 00:00:53 ; elapsed = 00:00:31 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6462 ; free virtual = 14369

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 153ebca38

Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6462 ; free virtual = 14369

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 153ebca38

Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6462 ; free virtual = 14369

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 13c7dd070

Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6462 ; free virtual = 14369
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13c7dd070

Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6462 ; free virtual = 14369
Ending Placer Task | Checksum: 7f93b4f5

Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6484 ; free virtual = 14391
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6484 ; free virtual = 14391
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6450 ; free virtual = 14385
INFO: [Common 17-1381] The checkpoint '/home/hasing/Workspace/soc_project/vivado/lab4_1.runs/impl_1/lab4_soc_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6478 ; free virtual = 14391
INFO: [runtcl-4] Executing : report_io -file lab4_soc_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6465 ; free virtual = 14378
INFO: [runtcl-4] Executing : report_utilization -file lab4_soc_wrapper_utilization_placed.rpt -pb lab4_soc_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6475 ; free virtual = 14388
INFO: [runtcl-4] Executing : report_control_sets -file lab4_soc_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6474 ; free virtual = 14387
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 6f5bfc8e ConstDB: 0 ShapeSum: 1037b867 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dfee6680

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6339 ; free virtual = 14252
Post Restoration Checksum: NetGraph: 3901737d NumContArr: a6ecf303 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: dfee6680

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6348 ; free virtual = 14261

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: dfee6680

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6333 ; free virtual = 14246

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: dfee6680

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6333 ; free virtual = 14246
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 107a616b7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6315 ; free virtual = 14228
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.781 | TNS=-225.860| WHS=-2.111 | THS=-321.984|

Phase 2 Router Initialization | Checksum: fc9f574c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6309 ; free virtual = 14222

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bd19d590

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6308 ; free virtual = 14221

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2274
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.843 | TNS=-712.148| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1449ddbd7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6306 ; free virtual = 14219

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.843 | TNS=-712.081| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 129efcc32

Time (s): cpu = 00:00:51 ; elapsed = 00:00:24 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6306 ; free virtual = 14219
Phase 4 Rip-up And Reroute | Checksum: 129efcc32

Time (s): cpu = 00:00:51 ; elapsed = 00:00:24 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6306 ; free virtual = 14219

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1649079dd

Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 2424.570 ; gain = 0.000 ; free physical = 6306 ; free virtual = 14219
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.843 | TNS=-699.994| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: f533d2f2

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 2442.543 ; gain = 17.973 ; free physical = 6278 ; free virtual = 14191

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f533d2f2

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 2442.543 ; gain = 17.973 ; free physical = 6278 ; free virtual = 14191
Phase 5 Delay and Skew Optimization | Checksum: f533d2f2

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 2442.543 ; gain = 17.973 ; free physical = 6278 ; free virtual = 14191

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e146311e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 2442.543 ; gain = 17.973 ; free physical = 6279 ; free virtual = 14192
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.843 | TNS=-433.003| WHS=-0.299 | THS=-0.880 |

Phase 6.1 Hold Fix Iter | Checksum: 1990a73a8

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 2442.543 ; gain = 17.973 ; free physical = 6276 ; free virtual = 14189
WARNING: [Route 35-468] The router encountered 48 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	lab4_soc_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[40]_i_1/I0
	lab4_soc_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[41]_i_1/I0
	lab4_soc_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[42]_i_1/I0
	lab4_soc_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[43]_i_1/I0
	lab4_soc_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[44]_i_1/I0
	lab4_soc_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[45]_i_1/I0
	lab4_soc_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[46]_i_1/I0
	lab4_soc_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[47]_i_1/I0
	lab4_soc_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[50]_i_1/I0
	lab4_soc_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[51]_i_1/I0
	.. and 38 more pins.

Phase 6 Post Hold Fix | Checksum: 1757b5e15

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 2442.543 ; gain = 17.973 ; free physical = 6275 ; free virtual = 14188

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.38335 %
  Global Horizontal Routing Utilization  = 5.28085 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.
Phase 7 Route finalize | Checksum: 106fb4d9b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 2442.543 ; gain = 17.973 ; free physical = 6275 ; free virtual = 14188

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 106fb4d9b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 2442.543 ; gain = 17.973 ; free physical = 6275 ; free virtual = 14188

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 144f07d33

Time (s): cpu = 00:00:59 ; elapsed = 00:00:28 . Memory (MB): peak = 2442.543 ; gain = 17.973 ; free physical = 6274 ; free virtual = 14187

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1fff92771

Time (s): cpu = 00:01:00 ; elapsed = 00:00:29 . Memory (MB): peak = 2442.543 ; gain = 17.973 ; free physical = 6277 ; free virtual = 14190
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.843 | TNS=-441.710| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1fff92771

Time (s): cpu = 00:01:00 ; elapsed = 00:00:29 . Memory (MB): peak = 2442.543 ; gain = 17.973 ; free physical = 6277 ; free virtual = 14190
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:00 ; elapsed = 00:00:29 . Memory (MB): peak = 2442.543 ; gain = 17.973 ; free physical = 6320 ; free virtual = 14233

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 2442.547 ; gain = 17.977 ; free physical = 6320 ; free virtual = 14233
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2450.551 ; gain = 0.004 ; free physical = 6285 ; free virtual = 14234
INFO: [Common 17-1381] The checkpoint '/home/hasing/Workspace/soc_project/vivado/lab4_1.runs/impl_1/lab4_soc_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2450.555 ; gain = 8.008 ; free physical = 6315 ; free virtual = 14235
INFO: [runtcl-4] Executing : report_drc -file lab4_soc_wrapper_drc_routed.rpt -pb lab4_soc_wrapper_drc_routed.pb -rpx lab4_soc_wrapper_drc_routed.rpx
Command: report_drc -file lab4_soc_wrapper_drc_routed.rpt -pb lab4_soc_wrapper_drc_routed.pb -rpx lab4_soc_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hasing/Workspace/soc_project/vivado/lab4_1.runs/impl_1/lab4_soc_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file lab4_soc_wrapper_methodology_drc_routed.rpt -pb lab4_soc_wrapper_methodology_drc_routed.pb -rpx lab4_soc_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file lab4_soc_wrapper_methodology_drc_routed.rpt -pb lab4_soc_wrapper_methodology_drc_routed.pb -rpx lab4_soc_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/hasing/Workspace/soc_project/vivado/lab4_1.runs/impl_1/lab4_soc_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file lab4_soc_wrapper_power_routed.rpt -pb lab4_soc_wrapper_power_summary_routed.pb -rpx lab4_soc_wrapper_power_routed.rpx
Command: report_power -file lab4_soc_wrapper_power_routed.rpt -pb lab4_soc_wrapper_power_summary_routed.pb -rpx lab4_soc_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
104 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file lab4_soc_wrapper_route_status.rpt -pb lab4_soc_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file lab4_soc_wrapper_timing_summary_routed.rpt -warn_on_violation  -rpx lab4_soc_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file lab4_soc_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file lab4_soc_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force lab4_soc_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab4_soc_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2913.883 ; gain = 347.281 ; free physical = 6107 ; free virtual = 14043
INFO: [Common 17-206] Exiting Vivado at Sun May  6 14:21:24 2018...

*** Running vivado
    with args -log lab4_soc_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab4_soc_wrapper.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lab4_soc_wrapper.tcl -notrace
Command: open_checkpoint lab4_soc_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1165.055 ; gain = 0.000 ; free physical = 7135 ; free virtual = 15094
INFO: [Netlist 29-17] Analyzing 950 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hasing/Workspace/soc_project/vivado/lab4_1.runs/impl_1/.Xil/Vivado-10205-lx24/dcp3/lab4_soc_wrapper_board.xdc]
Finished Parsing XDC File [/home/hasing/Workspace/soc_project/vivado/lab4_1.runs/impl_1/.Xil/Vivado-10205-lx24/dcp3/lab4_soc_wrapper_board.xdc]
Parsing XDC File [/home/hasing/Workspace/soc_project/vivado/lab4_1.runs/impl_1/.Xil/Vivado-10205-lx24/dcp3/lab4_soc_wrapper_early.xdc]
Finished Parsing XDC File [/home/hasing/Workspace/soc_project/vivado/lab4_1.runs/impl_1/.Xil/Vivado-10205-lx24/dcp3/lab4_soc_wrapper_early.xdc]
Parsing XDC File [/home/hasing/Workspace/soc_project/vivado/lab4_1.runs/impl_1/.Xil/Vivado-10205-lx24/dcp3/lab4_soc_wrapper.xdc]
Finished Parsing XDC File [/home/hasing/Workspace/soc_project/vivado/lab4_1.runs/impl_1/.Xil/Vivado-10205-lx24/dcp3/lab4_soc_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.91 . Memory (MB): peak = 1549.805 ; gain = 27.914 ; free physical = 6697 ; free virtual = 14694
Restored from archive | CPU: 0.910000 secs | Memory: 25.157486 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.91 . Memory (MB): peak = 1549.805 ; gain = 27.914 ; free physical = 6697 ; free virtual = 14694
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  SRLC32E => SRL16E: 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.3 (64-bit) build 2018833
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 1549.805 ; gain = 384.754 ; free physical = 6738 ; free virtual = 14697
Command: write_bitstream -force lab4_soc_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab4_soc_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2082.480 ; gain = 532.676 ; free physical = 6609 ; free virtual = 14572
INFO: [Common 17-206] Exiting Vivado at Sun May  6 14:52:00 2018...
