#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23f5780 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23f5910 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x23e82d0 .functor NOT 1, L_0x2444140, C4<0>, C4<0>, C4<0>;
L_0x2443f20 .functor XOR 2, L_0x2443dc0, L_0x2443e80, C4<00>, C4<00>;
L_0x2444030 .functor XOR 2, L_0x2443f20, L_0x2443f90, C4<00>, C4<00>;
v0x243f790_0 .net *"_ivl_10", 1 0, L_0x2443f90;  1 drivers
v0x243f890_0 .net *"_ivl_12", 1 0, L_0x2444030;  1 drivers
v0x243f970_0 .net *"_ivl_2", 1 0, L_0x2442b50;  1 drivers
v0x243fa30_0 .net *"_ivl_4", 1 0, L_0x2443dc0;  1 drivers
v0x243fb10_0 .net *"_ivl_6", 1 0, L_0x2443e80;  1 drivers
v0x243fc40_0 .net *"_ivl_8", 1 0, L_0x2443f20;  1 drivers
v0x243fd20_0 .net "a", 0 0, v0x243c700_0;  1 drivers
v0x243fdc0_0 .net "b", 0 0, v0x243c7a0_0;  1 drivers
v0x243fe60_0 .net "c", 0 0, v0x243c840_0;  1 drivers
v0x243ff00_0 .var "clk", 0 0;
v0x243ffa0_0 .net "d", 0 0, v0x243c980_0;  1 drivers
v0x2440040_0 .net "out_pos_dut", 0 0, L_0x2443c40;  1 drivers
v0x24400e0_0 .net "out_pos_ref", 0 0, L_0x2441610;  1 drivers
v0x2440180_0 .net "out_sop_dut", 0 0, L_0x2442570;  1 drivers
v0x2440220_0 .net "out_sop_ref", 0 0, L_0x2416eb0;  1 drivers
v0x24402c0_0 .var/2u "stats1", 223 0;
v0x2440360_0 .var/2u "strobe", 0 0;
v0x2440400_0 .net "tb_match", 0 0, L_0x2444140;  1 drivers
v0x24404d0_0 .net "tb_mismatch", 0 0, L_0x23e82d0;  1 drivers
v0x2440570_0 .net "wavedrom_enable", 0 0, v0x243cc50_0;  1 drivers
v0x2440640_0 .net "wavedrom_title", 511 0, v0x243ccf0_0;  1 drivers
L_0x2442b50 .concat [ 1 1 0 0], L_0x2441610, L_0x2416eb0;
L_0x2443dc0 .concat [ 1 1 0 0], L_0x2441610, L_0x2416eb0;
L_0x2443e80 .concat [ 1 1 0 0], L_0x2443c40, L_0x2442570;
L_0x2443f90 .concat [ 1 1 0 0], L_0x2441610, L_0x2416eb0;
L_0x2444140 .cmp/eeq 2, L_0x2442b50, L_0x2444030;
S_0x23f5aa0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x23f5910;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x23e86b0 .functor AND 1, v0x243c840_0, v0x243c980_0, C4<1>, C4<1>;
L_0x23e8a90 .functor NOT 1, v0x243c700_0, C4<0>, C4<0>, C4<0>;
L_0x23e8e70 .functor NOT 1, v0x243c7a0_0, C4<0>, C4<0>, C4<0>;
L_0x23e90f0 .functor AND 1, L_0x23e8a90, L_0x23e8e70, C4<1>, C4<1>;
L_0x2400390 .functor AND 1, L_0x23e90f0, v0x243c840_0, C4<1>, C4<1>;
L_0x2416eb0 .functor OR 1, L_0x23e86b0, L_0x2400390, C4<0>, C4<0>;
L_0x2440a90 .functor NOT 1, v0x243c7a0_0, C4<0>, C4<0>, C4<0>;
L_0x2440b00 .functor OR 1, L_0x2440a90, v0x243c980_0, C4<0>, C4<0>;
L_0x2440c10 .functor AND 1, v0x243c840_0, L_0x2440b00, C4<1>, C4<1>;
L_0x2440cd0 .functor NOT 1, v0x243c700_0, C4<0>, C4<0>, C4<0>;
L_0x2440da0 .functor OR 1, L_0x2440cd0, v0x243c7a0_0, C4<0>, C4<0>;
L_0x2440e10 .functor AND 1, L_0x2440c10, L_0x2440da0, C4<1>, C4<1>;
L_0x2440f90 .functor NOT 1, v0x243c7a0_0, C4<0>, C4<0>, C4<0>;
L_0x2441000 .functor OR 1, L_0x2440f90, v0x243c980_0, C4<0>, C4<0>;
L_0x2440f20 .functor AND 1, v0x243c840_0, L_0x2441000, C4<1>, C4<1>;
L_0x2441190 .functor NOT 1, v0x243c700_0, C4<0>, C4<0>, C4<0>;
L_0x2441290 .functor OR 1, L_0x2441190, v0x243c980_0, C4<0>, C4<0>;
L_0x2441350 .functor AND 1, L_0x2440f20, L_0x2441290, C4<1>, C4<1>;
L_0x2441500 .functor XNOR 1, L_0x2440e10, L_0x2441350, C4<0>, C4<0>;
v0x23e7c00_0 .net *"_ivl_0", 0 0, L_0x23e86b0;  1 drivers
v0x23e8000_0 .net *"_ivl_12", 0 0, L_0x2440a90;  1 drivers
v0x23e83e0_0 .net *"_ivl_14", 0 0, L_0x2440b00;  1 drivers
v0x23e87c0_0 .net *"_ivl_16", 0 0, L_0x2440c10;  1 drivers
v0x23e8ba0_0 .net *"_ivl_18", 0 0, L_0x2440cd0;  1 drivers
v0x23e8f80_0 .net *"_ivl_2", 0 0, L_0x23e8a90;  1 drivers
v0x23e9200_0 .net *"_ivl_20", 0 0, L_0x2440da0;  1 drivers
v0x243ac70_0 .net *"_ivl_24", 0 0, L_0x2440f90;  1 drivers
v0x243ad50_0 .net *"_ivl_26", 0 0, L_0x2441000;  1 drivers
v0x243ae30_0 .net *"_ivl_28", 0 0, L_0x2440f20;  1 drivers
v0x243af10_0 .net *"_ivl_30", 0 0, L_0x2441190;  1 drivers
v0x243aff0_0 .net *"_ivl_32", 0 0, L_0x2441290;  1 drivers
v0x243b0d0_0 .net *"_ivl_36", 0 0, L_0x2441500;  1 drivers
L_0x7fdd18fe5018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x243b190_0 .net *"_ivl_38", 0 0, L_0x7fdd18fe5018;  1 drivers
v0x243b270_0 .net *"_ivl_4", 0 0, L_0x23e8e70;  1 drivers
v0x243b350_0 .net *"_ivl_6", 0 0, L_0x23e90f0;  1 drivers
v0x243b430_0 .net *"_ivl_8", 0 0, L_0x2400390;  1 drivers
v0x243b510_0 .net "a", 0 0, v0x243c700_0;  alias, 1 drivers
v0x243b5d0_0 .net "b", 0 0, v0x243c7a0_0;  alias, 1 drivers
v0x243b690_0 .net "c", 0 0, v0x243c840_0;  alias, 1 drivers
v0x243b750_0 .net "d", 0 0, v0x243c980_0;  alias, 1 drivers
v0x243b810_0 .net "out_pos", 0 0, L_0x2441610;  alias, 1 drivers
v0x243b8d0_0 .net "out_sop", 0 0, L_0x2416eb0;  alias, 1 drivers
v0x243b990_0 .net "pos0", 0 0, L_0x2440e10;  1 drivers
v0x243ba50_0 .net "pos1", 0 0, L_0x2441350;  1 drivers
L_0x2441610 .functor MUXZ 1, L_0x7fdd18fe5018, L_0x2440e10, L_0x2441500, C4<>;
S_0x243bbd0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x23f5910;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x243c700_0 .var "a", 0 0;
v0x243c7a0_0 .var "b", 0 0;
v0x243c840_0 .var "c", 0 0;
v0x243c8e0_0 .net "clk", 0 0, v0x243ff00_0;  1 drivers
v0x243c980_0 .var "d", 0 0;
v0x243ca70_0 .var/2u "fail", 0 0;
v0x243cb10_0 .var/2u "fail1", 0 0;
v0x243cbb0_0 .net "tb_match", 0 0, L_0x2444140;  alias, 1 drivers
v0x243cc50_0 .var "wavedrom_enable", 0 0;
v0x243ccf0_0 .var "wavedrom_title", 511 0;
E_0x23f40f0/0 .event negedge, v0x243c8e0_0;
E_0x23f40f0/1 .event posedge, v0x243c8e0_0;
E_0x23f40f0 .event/or E_0x23f40f0/0, E_0x23f40f0/1;
S_0x243bf00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x243bbd0;
 .timescale -12 -12;
v0x243c140_0 .var/2s "i", 31 0;
E_0x23f3f90 .event posedge, v0x243c8e0_0;
S_0x243c240 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x243bbd0;
 .timescale -12 -12;
v0x243c440_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x243c520 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x243bbd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x243ced0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x23f5910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x24417c0 .functor NOT 1, v0x243c700_0, C4<0>, C4<0>, C4<0>;
L_0x2441850 .functor NOT 1, v0x243c7a0_0, C4<0>, C4<0>, C4<0>;
L_0x24419f0 .functor AND 1, L_0x24417c0, L_0x2441850, C4<1>, C4<1>;
L_0x2441b00 .functor NOT 1, v0x243c840_0, C4<0>, C4<0>, C4<0>;
L_0x2441cb0 .functor AND 1, L_0x24419f0, L_0x2441b00, C4<1>, C4<1>;
L_0x2441dc0 .functor AND 1, L_0x2441cb0, v0x243c980_0, C4<1>, C4<1>;
L_0x2441fd0 .functor AND 1, v0x243c700_0, v0x243c7a0_0, C4<1>, C4<1>;
L_0x2442150 .functor AND 1, L_0x2441fd0, v0x243c840_0, C4<1>, C4<1>;
L_0x2442260 .functor NOT 1, v0x243c980_0, C4<0>, C4<0>, C4<0>;
L_0x24422d0 .functor AND 1, L_0x2442150, L_0x2442260, C4<1>, C4<1>;
L_0x2442440 .functor OR 1, L_0x2441dc0, L_0x24422d0, C4<0>, C4<0>;
L_0x2442500 .functor AND 1, v0x243c700_0, v0x243c7a0_0, C4<1>, C4<1>;
L_0x24425e0 .functor AND 1, L_0x2442500, v0x243c840_0, C4<1>, C4<1>;
L_0x24426a0 .functor AND 1, L_0x24425e0, v0x243c980_0, C4<1>, C4<1>;
L_0x2442570 .functor OR 1, L_0x2442440, L_0x24426a0, C4<0>, C4<0>;
L_0x24428d0 .functor NOT 1, v0x243c700_0, C4<0>, C4<0>, C4<0>;
L_0x24429d0 .functor NOT 1, v0x243c7a0_0, C4<0>, C4<0>, C4<0>;
L_0x2442a40 .functor OR 1, L_0x24428d0, L_0x24429d0, C4<0>, C4<0>;
L_0x2442bf0 .functor NOT 1, v0x243c840_0, C4<0>, C4<0>, C4<0>;
L_0x2442c60 .functor OR 1, L_0x2442a40, L_0x2442bf0, C4<0>, C4<0>;
L_0x2442e20 .functor OR 1, L_0x2442c60, v0x243c980_0, C4<0>, C4<0>;
L_0x2442ee0 .functor NOT 1, v0x243c700_0, C4<0>, C4<0>, C4<0>;
L_0x2443010 .functor NOT 1, v0x243c7a0_0, C4<0>, C4<0>, C4<0>;
L_0x2443080 .functor OR 1, L_0x2442ee0, L_0x2443010, C4<0>, C4<0>;
L_0x2443260 .functor OR 1, L_0x2443080, v0x243c840_0, C4<0>, C4<0>;
L_0x2443320 .functor NOT 1, v0x243c980_0, C4<0>, C4<0>, C4<0>;
L_0x2443470 .functor OR 1, L_0x2443260, L_0x2443320, C4<0>, C4<0>;
L_0x2443580 .functor AND 1, L_0x2442e20, L_0x2443470, C4<1>, C4<1>;
L_0x2443780 .functor NOT 1, v0x243c700_0, C4<0>, C4<0>, C4<0>;
L_0x24437f0 .functor OR 1, L_0x2443780, v0x243c7a0_0, C4<0>, C4<0>;
L_0x24439b0 .functor OR 1, L_0x24437f0, v0x243c840_0, C4<0>, C4<0>;
L_0x2443a70 .functor OR 1, L_0x24439b0, v0x243c980_0, C4<0>, C4<0>;
L_0x2443c40 .functor AND 1, L_0x2443580, L_0x2443a70, C4<1>, C4<1>;
v0x243d090_0 .net *"_ivl_0", 0 0, L_0x24417c0;  1 drivers
v0x243d170_0 .net *"_ivl_10", 0 0, L_0x2441dc0;  1 drivers
v0x243d250_0 .net *"_ivl_12", 0 0, L_0x2441fd0;  1 drivers
v0x243d340_0 .net *"_ivl_14", 0 0, L_0x2442150;  1 drivers
v0x243d420_0 .net *"_ivl_16", 0 0, L_0x2442260;  1 drivers
v0x243d550_0 .net *"_ivl_18", 0 0, L_0x24422d0;  1 drivers
v0x243d630_0 .net *"_ivl_2", 0 0, L_0x2441850;  1 drivers
v0x243d710_0 .net *"_ivl_20", 0 0, L_0x2442440;  1 drivers
v0x243d7f0_0 .net *"_ivl_22", 0 0, L_0x2442500;  1 drivers
v0x243d960_0 .net *"_ivl_24", 0 0, L_0x24425e0;  1 drivers
v0x243da40_0 .net *"_ivl_26", 0 0, L_0x24426a0;  1 drivers
v0x243db20_0 .net *"_ivl_30", 0 0, L_0x24428d0;  1 drivers
v0x243dc00_0 .net *"_ivl_32", 0 0, L_0x24429d0;  1 drivers
v0x243dce0_0 .net *"_ivl_34", 0 0, L_0x2442a40;  1 drivers
v0x243ddc0_0 .net *"_ivl_36", 0 0, L_0x2442bf0;  1 drivers
v0x243dea0_0 .net *"_ivl_38", 0 0, L_0x2442c60;  1 drivers
v0x243df80_0 .net *"_ivl_4", 0 0, L_0x24419f0;  1 drivers
v0x243e170_0 .net *"_ivl_40", 0 0, L_0x2442e20;  1 drivers
v0x243e250_0 .net *"_ivl_42", 0 0, L_0x2442ee0;  1 drivers
v0x243e330_0 .net *"_ivl_44", 0 0, L_0x2443010;  1 drivers
v0x243e410_0 .net *"_ivl_46", 0 0, L_0x2443080;  1 drivers
v0x243e4f0_0 .net *"_ivl_48", 0 0, L_0x2443260;  1 drivers
v0x243e5d0_0 .net *"_ivl_50", 0 0, L_0x2443320;  1 drivers
v0x243e6b0_0 .net *"_ivl_52", 0 0, L_0x2443470;  1 drivers
v0x243e790_0 .net *"_ivl_54", 0 0, L_0x2443580;  1 drivers
v0x243e870_0 .net *"_ivl_56", 0 0, L_0x2443780;  1 drivers
v0x243e950_0 .net *"_ivl_58", 0 0, L_0x24437f0;  1 drivers
v0x243ea30_0 .net *"_ivl_6", 0 0, L_0x2441b00;  1 drivers
v0x243eb10_0 .net *"_ivl_60", 0 0, L_0x24439b0;  1 drivers
v0x243ebf0_0 .net *"_ivl_62", 0 0, L_0x2443a70;  1 drivers
v0x243ecd0_0 .net *"_ivl_8", 0 0, L_0x2441cb0;  1 drivers
v0x243edb0_0 .net "a", 0 0, v0x243c700_0;  alias, 1 drivers
v0x243ee50_0 .net "b", 0 0, v0x243c7a0_0;  alias, 1 drivers
v0x243f150_0 .net "c", 0 0, v0x243c840_0;  alias, 1 drivers
v0x243f240_0 .net "d", 0 0, v0x243c980_0;  alias, 1 drivers
v0x243f330_0 .net "out_pos", 0 0, L_0x2443c40;  alias, 1 drivers
v0x243f3f0_0 .net "out_sop", 0 0, L_0x2442570;  alias, 1 drivers
S_0x243f570 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x23f5910;
 .timescale -12 -12;
E_0x23dd9f0 .event anyedge, v0x2440360_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2440360_0;
    %nor/r;
    %assign/vec4 v0x2440360_0, 0;
    %wait E_0x23dd9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x243bbd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x243ca70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x243cb10_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x243bbd0;
T_4 ;
    %wait E_0x23f40f0;
    %load/vec4 v0x243cbb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x243ca70_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x243bbd0;
T_5 ;
    %wait E_0x23f3f90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x243c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c7a0_0, 0;
    %assign/vec4 v0x243c700_0, 0;
    %wait E_0x23f3f90;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x243c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c7a0_0, 0;
    %assign/vec4 v0x243c700_0, 0;
    %wait E_0x23f3f90;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x243c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c7a0_0, 0;
    %assign/vec4 v0x243c700_0, 0;
    %wait E_0x23f3f90;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x243c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c7a0_0, 0;
    %assign/vec4 v0x243c700_0, 0;
    %wait E_0x23f3f90;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x243c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c7a0_0, 0;
    %assign/vec4 v0x243c700_0, 0;
    %wait E_0x23f3f90;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x243c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c7a0_0, 0;
    %assign/vec4 v0x243c700_0, 0;
    %wait E_0x23f3f90;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x243c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c7a0_0, 0;
    %assign/vec4 v0x243c700_0, 0;
    %wait E_0x23f3f90;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x243c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c7a0_0, 0;
    %assign/vec4 v0x243c700_0, 0;
    %wait E_0x23f3f90;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x243c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c7a0_0, 0;
    %assign/vec4 v0x243c700_0, 0;
    %wait E_0x23f3f90;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x243c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c7a0_0, 0;
    %assign/vec4 v0x243c700_0, 0;
    %wait E_0x23f3f90;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x243c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c7a0_0, 0;
    %assign/vec4 v0x243c700_0, 0;
    %wait E_0x23f3f90;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x243c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c7a0_0, 0;
    %assign/vec4 v0x243c700_0, 0;
    %wait E_0x23f3f90;
    %load/vec4 v0x243ca70_0;
    %store/vec4 v0x243cb10_0, 0, 1;
    %fork t_1, S_0x243bf00;
    %jmp t_0;
    .scope S_0x243bf00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x243c140_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x243c140_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x23f3f90;
    %load/vec4 v0x243c140_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x243c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c7a0_0, 0;
    %assign/vec4 v0x243c700_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x243c140_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x243c140_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x243bbd0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23f40f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x243c980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x243c7a0_0, 0;
    %assign/vec4 v0x243c700_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x243ca70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x243cb10_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x23f5910;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x243ff00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2440360_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x23f5910;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x243ff00_0;
    %inv;
    %store/vec4 v0x243ff00_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x23f5910;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x243c8e0_0, v0x24404d0_0, v0x243fd20_0, v0x243fdc0_0, v0x243fe60_0, v0x243ffa0_0, v0x2440220_0, v0x2440180_0, v0x24400e0_0, v0x2440040_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x23f5910;
T_9 ;
    %load/vec4 v0x24402c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x24402c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24402c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x24402c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x24402c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24402c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x24402c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24402c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24402c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24402c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x23f5910;
T_10 ;
    %wait E_0x23f40f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24402c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24402c0_0, 4, 32;
    %load/vec4 v0x2440400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x24402c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24402c0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24402c0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24402c0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2440220_0;
    %load/vec4 v0x2440220_0;
    %load/vec4 v0x2440180_0;
    %xor;
    %load/vec4 v0x2440220_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x24402c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24402c0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x24402c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24402c0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x24400e0_0;
    %load/vec4 v0x24400e0_0;
    %load/vec4 v0x2440040_0;
    %xor;
    %load/vec4 v0x24400e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x24402c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24402c0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x24402c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24402c0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/ece241_2013_q2/iter0/response1/top_module.sv";
