(*(SETREG R0 0x00000000)
(SETREG R1 0x00000004)
(SETREG R2 0x00000008)
(SETREG R3 0x0000000c)
(SETREG R4 0x00000010)
(SETREG R5 0x00000014)
(SETREG R6 0x00000018)
(SETREG R7 0x0000001c)
(SETREG R8 0x00000020)
(SETREG R9 0x00000024)
(SETREG R10 0x00000028)
(SETREG R11 0x0000002c)
(SETREG R12 0x00000030)
(SETREG R13 0x00000034)
(SETREG R14 0x00000038)
(SETREG PC 0x0000003c)
(SETREG R13_svc 0x00000040)
(SETREG R14_svc 0x00000044)
(SETREG CPSR 0xf0000000)
(SETREG SPSR 0x0000000f)*)

(SUB_imm R13 R13 0x0 0x04 0b1110)
(*(STR_imm R3 R13 0x000 0b1110)*)
(SUB_imm R13 R13 0x0 0x04 0b1110)
(*(STR_imm R2 R13 0x000 0b1110)*)
(SUB_imm R13 R13 0x0 0x04 0b1110)
(*(STR_imm R1 R13 0x000 0b1110)*)
(SUB_imm R13 R13 0x0 0x04 0b1110)
(*(STR_imm R0 R13 0x000 0b1110)*)

(*(MRS R3 SPSR 0b1110)*)
(ANDS_imm R1 R3 0x0 0x0f 0b1110)

(*
expect result: 

Flag:
Clear N, Z flag

Memory:
============
24 : 0
28 : 4
2c : 8
30 : c

Registers:
============
CPSR : 30000000, len 32
PC : 3c, len 32
R0 : 0, len 28
R1 : f, len 32
R10 : 28, len 32
R11 : 2c, len 32
R12 : 30, len 32
R13 : 24, len 32
R13_svc : 40, len 32
R14 : 38, len 32
R14_svc : 44, len 32
R2 : 8, len 32
R3 : f, len 32
R4 : 10, len 32
R5 : 14, len 32
R6 : 18, len 32
R7 : 1c, len 32
R8 : 20, len 32
R9 : 24, len 32
SPSR : f, len 32

*)

