<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030003658A1-20030102-D00000.TIF SYSTEM "US20030003658A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030003658A1-20030102-D00001.TIF SYSTEM "US20030003658A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030003658A1-20030102-D00002.TIF SYSTEM "US20030003658A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030003658A1-20030102-D00003.TIF SYSTEM "US20030003658A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030003658A1-20030102-D00004.TIF SYSTEM "US20030003658A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030003658A1-20030102-D00005.TIF SYSTEM "US20030003658A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030003658A1-20030102-D00006.TIF SYSTEM "US20030003658A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030003658A1-20030102-D00007.TIF SYSTEM "US20030003658A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030003658A1-20030102-D00008.TIF SYSTEM "US20030003658A1-20030102-D00008.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030003658</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10063199</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020328</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>090115840</doc-number>
</priority-application-number>
<filing-date>20010628</filing-date>
<country-code>TW</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L021/336</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>438</class>
<subclass>257000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Method of fabricating a non-volatile memory device to eliminate charge loss</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Uway</given-name>
<family-name>Tseng</family-name>
</name>
<residence>
<residence-non-us>
<city>Tai-Chung Hsien</city>
<country-code>TW</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Ching-Yu</given-name>
<family-name>Chang</family-name>
</name>
<residence>
<residence-non-us>
<city>I-Lan Hsien</city>
<country-code>TW</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Kent</given-name>
<middle-name>Kuohua</middle-name>
<family-name>Chang</family-name>
</name>
<residence>
<residence-non-us>
<city>Taipei City</city>
<country-code>TW</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>NAIPO (NORTH AMERICA INTERNATIONAL PATENT OFFICE)</name-1>
<name-2></name-2>
<address>
<address-1>P.O. BOX 506</address-1>
<city>MERRIFIELD</city>
<state>VA</state>
<postalcode>22116</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A memory device is formed on a silicon substrate. A blocking layer is thereafter formed to cover a stacked gate of the memory device. A gettering layer is formed on the blocking layer followed by planarizing of the gettering layer to a predetermined thickness. A first barrier layer is then formed on the gettering layer. A contact hole is formed to penetrate through the first barrier layer, the gettering layer and the blocking layer down to the surface of the memory device. Following that, a second barrier layer is created to cover the first barrier layer and the contact hole. Finally, portions of the second barrier layer are etched back to make a barrier spacer on the side wall of the contact hole. Therein, the first barrier layer and the barrier spacer prevent mobile atoms from vertically diffusing and laterally diffusing, respectively, into the memory device. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The present invention relates to a method of fabricating a non-volatile memory device with high data retention ability, and more particularly, to a method of fabricating a non-volatile memory device to prevent diffusion of mobile hydrogen atoms and mobile ions so as to eliminate charge loss from the memory device. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Description of the Prior Art </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> In semiconductor processing, after completion of back-end processes like metallization and planarization, the main frames of the ICs are formed on the semiconductor. These ICs, after having just completed the back-end processing are easily damaged by inadvertent collision or long-term exposure to humidity and moisture. In addition, diffusion of alkali metallic ions may affect the characteristics of the IC elements. Therefore, before performing a package process, a gettering layer or a passivation layer is required to cover the semiconductor wafer, so as to protect the underlying ICs. Gettering materials, such as phosphosilicate glass (PSG) and borophosphosilicate glass (BPSG), are most often used. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> With the increasing integration and the shrinking element size of the ICs, effects of short channel, hot carriers, and diffusion of charged impurity ions and mobile ions become more rampant. Take a non-volatile memory for example, that includes an erasable and programmable read only memory (EPROM), a flash memory and an electrically erasable programmable read only memory (EEPROM), with the data retention ability of the memory cells often decreasing at high temperature. Mobile hydrogen atoms are thought to penetrate the gettering layer and diffuse into the floating gate of the non-volatile memory, thus resulting in a charge loss within the floating gate. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> However, diffusion of the free hydrogen atoms may also bring advantages under some conditions. For example, hydrogen atoms combine the dangle bonds on the interface of the gate oxide layer and the silicon substrate, forming a Si&mdash;H covalent bond or a Si&mdash;OH bond. Since dangle bonds have been reduced, a threshold voltage of the MOS transistors may be adjusted as a result. It is unfortunate that Si&mdash;H covalent bonds or Si&mdash;OH bonds of the non-volatile memory device are easily broken by high-speed electrons injecting into the floating gate. As a result, hot carriers effects are produced, and hydrogen atoms may penetrate the gate oxide layer to diffuse into the floating gate. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> In order to prevent mobile atoms from affecting characteristics of the MOS transistors or memory cells, Mehta et al. (U.S. Pat. No. 6,071,784) provides a method of annealing the silicon nitride layer and silicon oxy-nitride layer so as to eliminate charge loss from non-volatile memory devices. Mehta et al. forms a barrier layer or an etch stop layer to cover the MOS device. Following that, high-temperature annealing at 750&deg; C. is used to remove mobile atoms from the barrier layer or the etch stop layer. A dielectric layer is then formed on the barrier layer or the etch stop layer. It is, however, a disadvantage of this process to add an extra high-temperature annealing process during the back-end process of semiconductor products, so as to alter characteristics of semiconductor elements. In addition, Mehta et al. neglects the possibility that mobile hydrogen atoms and mobile ions may diffuse from a contact hole into the semiconductor elements. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF INVENTION </heading>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> It is therefore an objective of the present invention to provide a semiconductor process to eliminate charge loss and improve the data retention ability of a non-volatile memory, without the use of a high-temperature thermal process to anneal a barrier layer within the non-volatile memory. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> It is another objective of the present invention to provide a method of fabricating a non-volatile memory device to effectively prevent diffusion of the mobile ions or the hydrogen atoms into the memory device. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> According to this invention, a memory device is formed on a silicon substrate. A blocking layer is thereafter formed to cover a stacked gate of the memory device. A gettering layer is formed on the blocking layer followed by planarizing of the gettering layer to a predetermined thickness. A first barrier layer is then formed on the gettering layer. A contact hole is formed to penetrate through the first barrier layer, the gettering layer and the blocking layer down to the surface of the memory device. Following that, a second barrier layer is formed to cover the first barrier layer and the contact hole. Finally, portions of the second barrier layer are etched back to form a barrier spacer on the side wall of the contact hole. Therein, the first barrier layer and the barrier spacer prevent mobile atoms from vertically diffusing and laterally diffusing, into the memory device. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> In brief, the present invention has advantages of:(1)effectively preventing effects of mobile atoms in the memory device, especially in the floating gate;(2)elimination of an unnecessary high-temperature annealing process; and(3)decreasing the thickness of the gettering layer so as to decrease the aspect ratio of the contact hole. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF DRAWINGS </heading>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> to <cross-reference target="DRAWINGS">FIG. 6</cross-reference> are schematic diagrams of a first embodiment of the present invention; </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is a schematic diagram of a second embodiment of the present invention; and </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is a comparative diagram of charge loss between the non-volatile memory of the present invention and the non-volatile memory of the prior art. </paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION </heading>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> to <cross-reference target="DRAWINGS">FIG. 6</cross-reference> are schematic diagrams of a first embodiment of the present invention. As shown in <cross-reference target="DRAWINGS">FIG. 1, a</cross-reference> cross-sectional view of a region <highlight><bold>10</bold></highlight> of a non-volatile memory device is enlarged. The region <highlight><bold>10</bold></highlight> is insulated by field oxide layers <highlight><bold>14</bold></highlight> and <highlight><bold>16</bold></highlight>. To emphasize the features of the present invention, other regions of the non-volatile memory device, such as a periphery region or other memory cells, are not shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> to <cross-reference target="DRAWINGS">FIG. 6</cross-reference>. Alternatively, the region <highlight><bold>10</bold></highlight> can be insulated using other electrical isolation techniques, such as shallow trench isolation (STI). </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> A first step of the present invention comprises forming a stacked gate <highlight><bold>11</bold></highlight> on a silicon substrate <highlight><bold>12</bold></highlight> within the region <highlight><bold>10</bold></highlight>. The stacked gate <highlight><bold>11</bold></highlight> comprises a floating gate <highlight><bold>18</bold></highlight>, an ONO dielectric layer <highlight><bold>20</bold></highlight> positioned on the surface of the floating gate <highlight><bold>18</bold></highlight>, and a control gate <highlight><bold>28</bold></highlight> stacked on the surface of the ONO dielectric layer <highlight><bold>20</bold></highlight>. The floating gate <highlight><bold>18</bold></highlight> functions to storage charges. A gate oxide layer <highlight><bold>32</bold></highlight> is formed underlying the floating gate <highlight><bold>18</bold></highlight>, so as to insulate the floating gate <highlight><bold>18</bold></highlight> from the silicon substrate <highlight><bold>12</bold></highlight>. A source <highlight><bold>22</bold></highlight> and a drain <highlight><bold>24</bold></highlight> are formed within the silicon substrate <highlight><bold>12</bold></highlight> at respective sides of the stacked gate <highlight><bold>11</bold></highlight>. As methods of fabricating the structure of the stacked gate <highlight><bold>11</bold></highlight> are not the main feature of the present invention and are well known by those in the art, detail steps for forming the stacked gate are not depicted. In addition to the stacked structure, other similar structure, such as a split-gate flash memory, may also be applied in the fabrication of the present invention memory device. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> Subsequently, as shown in <cross-reference target="DRAWINGS">FIG. 2, a</cross-reference> chemical vapor deposition (CVD) is performed to deposit a blocking layer <highlight><bold>40</bold></highlight> to cover the stacked gate <highlight><bold>11</bold></highlight>, the source <highlight><bold>22</bold></highlight>, the drain <highlight><bold>24</bold></highlight> and the other regions on the silicon substrate <highlight><bold>12</bold></highlight>. The blocking layer <highlight><bold>40</bold></highlight> can be formed of at least one selected from the group consisting of undoped silicate glass (USG), LP-TEOS, and PE-TEOS. A gettering layer <highlight><bold>42</bold></highlight> is then formed on the surface of the blocking layer <highlight><bold>40</bold></highlight>. The gettering layer <highlight><bold>42</bold></highlight>, having a thickness of 13K to 15K angstroms (&angst;), is formed of PSG, BPSG or other gettering dielectric materials. In a better embodiment of the present invention, PSG is preferably used to form the gettering layer <highlight><bold>42</bold></highlight>. The blocking layer <highlight><bold>40</bold></highlight> functions to prevent the impurities such as boron and phosphorus atoms in the gettering layer <highlight><bold>42</bold></highlight> from diffusing into the stacked gate <highlight><bold>11</bold></highlight>. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> The gettering layer <highlight><bold>42</bold></highlight> of PSG or BPSG is formed by atmospheric pressure CVD (APCVD) or plasma-enhanced CVD (PECVD), with a mixture of B<highlight><subscript>2</subscript></highlight>F<highlight><subscript>6</subscript></highlight>/TEB (tri-ethyl borate), PH<highlight><subscript>3</subscript></highlight>/TMPO (tri-methyl phosphate), ozone and TEOS (tetra-ethyl ortho-silicate) as reactive gases at a temperature of 400 to 550&deg; C. TEB, TMPO and TEOS gases are in liquid state under a constant pressure and room temperature. Thus, a bubbler is required using nitrogen or helium gas as a carrier gas to introduce TEB, TMPO or TEOS into a CVD reactor (not shown). </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> Still referring to <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, after the gettering layer <highlight><bold>42</bold></highlight> is deposited, a planarization process, such as chemical mechanical polishing (CMP), is performed to planarize the gettering layer <highlight><bold>42</bold></highlight>. The thickness of the planarized gettering layer <highlight><bold>42</bold></highlight> is decreased to between 7000 and 9000 angstroms approximately. In a better embodiment of the present invention for example, after the CMP process, the distance from the top of the stacked gate <highlight><bold>11</bold></highlight> to the surface of the gettering layer <highlight><bold>42</bold></highlight> ranges from 2000 to 4000 angstroms. The preferred distance is suggested as 3000 angstroms. As a result, the thickness of the gettering layer <highlight><bold>42</bold></highlight> is decreased to a minimum, so as to decrease a contact hole&ldquo;s aspect ratio formed thereafter. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> Subsequently, an oxide layer <highlight><bold>43</bold></highlight> and a barrier layer <highlight><bold>44</bold></highlight> are formed, respectively, on the surface of the gettering layer <highlight><bold>42</bold></highlight>. The oxide layer <highlight><bold>43</bold></highlight>, having a thickness of 2000 angstroms, is formed by PECVD and is used to fill the scratches, resulting from CMP, on the gettering layer <highlight><bold>42</bold></highlight>. The barrier layer <highlight><bold>44</bold></highlight> is made from silicon oxy-nitride, silicon nitride, or materials that can prevent diffusion of the mobile atoms. Alternatively, the barrier layer <highlight><bold>44</bold></highlight> can be made from photoabsorptive materials, such as an anti-reflective coating (ARC) or a dielectric anti-reflective coating (DARC). In the present invention, silicon oxy-nitride is suggested to form the barrier layer <highlight><bold>44</bold></highlight>. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> The silicon oxy-nitride layer <highlight><bold>44</bold></highlight> is formed by LPCVD or PECVD, with a mixture of silane, nitrous oxide (N<highlight><subscript>2</subscript></highlight>O) and nitrogen gas as reactive gases, at a reactive pressure of 5 to 6 Torr and a reactive temperature of betweeen 350 to 450&deg; C. Using these process parameters, the silicon oxy-nitride layer <highlight><bold>44</bold></highlight> is formed with a reflection index (RI) of 248 nm UV light ranging from 2 to 2.4 and a dielectric constant (k) ranging from 0.4 to 0.6. The thickness of the silicon oxy-nitride layer <highlight><bold>44</bold></highlight> ranges from 300 to 1000 angstroms, while a preferred thickness is suggested as 500 angstroms. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 3, a</cross-reference> photolithographic process and an etching process are sequentially performed. A contact hole <highlight><bold>50</bold></highlight>, having a width ranging from 0.2 to 0.3 micrometers is thus formed to penetrate through the barrier layer <highlight><bold>44</bold></highlight>, the oxide layer <highlight><bold>43</bold></highlight>, the gettering layer <highlight><bold>42</bold></highlight> and the blocking layer <highlight><bold>40</bold></highlight>, down to the surface of the drain <highlight><bold>24</bold></highlight>. The barrier layer <highlight><bold>44</bold></highlight>, oxide layer <highlight><bold>43</bold></highlight>, gettering layer <highlight><bold>42</bold></highlight> and blocking layer <highlight><bold>40</bold></highlight> can be etched by a single etcher with respective etching gases. Alternatively, they can be etched by different etchers. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 4, a</cross-reference> barrier layer <highlight><bold>52</bold></highlight> is deposited on the surfaces of both the barrier layer <highlight><bold>44</bold></highlight> and the contact hole <highlight><bold>50</bold></highlight>. The barrier layer <highlight><bold>52</bold></highlight> is made from silicon oxy-nitride, silicon nitride, or materials that can prevent diffusion of the mobile atoms. In the present invention, silicon oxy-nitride is preferred to form the barrier layer <highlight><bold>52</bold></highlight>. The silicon oxy-nitride layer <highlight><bold>52</bold></highlight> is formed by LPCVD or PECVD, with a mixture of silane, nitrous oxide (N<highlight><subscript>2</subscript></highlight>O) and nitrogen gas as reactive gases, at a reactive pressure of 5 to 6 Torr and a reactive temperature of between 350 and 450&deg; C. Using these process parameters, the silicon oxy-nitride layer <highlight><bold>52</bold></highlight> is formed with a reflection index (RI) of 248 nm UV light ranging from 2 to 2.4 and a dielectric constant (k) ranging from 0.4 to 0.6. The thickness of the silicon oxy-nitride layer <highlight><bold>52</bold></highlight> ranges from 100 to 350 angstroms, while a preferred thickness is suggested 200 angstroms. It is worth of note that the barrier layer <highlight><bold>44</bold></highlight> must be 10% to 50% thicker than the barrier layer <highlight><bold>52</bold></highlight>. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> AS shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, an etching back process is performed to etch the barrier layer <highlight><bold>52</bold></highlight> to expose the surface of the drain <highlight><bold>24</bold></highlight> as well as to form a barrier spacer <highlight><bold>53</bold></highlight> on each side wall of the contact hole <highlight><bold>50</bold></highlight>. The barrier spacer <highlight><bold>53</bold></highlight> is at least 100 angstroms in thickness. Following that, as shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, an adhesive layer <highlight><bold>55</bold></highlight> is formed on the surfaces of the barrier layer <highlight><bold>44</bold></highlight> and the barrier spacer <highlight><bold>53</bold></highlight>. The adhesive layer <highlight><bold>55</bold></highlight> can be a composite layer of TiN/Ti, or formed by other adhesive materials. Finally, a contact plug process is performed, using CVD to fill tungsten within the contact hole <highlight><bold>50</bold></highlight> and removing portions of tungsten outside the contact hole <highlight><bold>50</bold></highlight>, and so finish fabrication of the contact plug <highlight><bold>56</bold></highlight>. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> A method to remove tungsten outside the contact hole <highlight><bold>50</bold></highlight> is performing an etching back process to selectively remove tungsten and stop etching on the surface of the adhesive layer <highlight><bold>55</bold></highlight>. After completing the contact plug <highlight><bold>56</bold></highlight>, a metal layer (not shown) is formed to cover the entire surface of the silicon substrate <highlight><bold>12</bold></highlight>. The metal layer is then patterned, removing a portion of the metal layer and the adhesive layer <highlight><bold>55</bold></highlight> outside the contact plug <highlight><bold>56</bold></highlight> and exposing the barrier layer <highlight><bold>44</bold></highlight> outside the contact plug <highlight><bold>56</bold></highlight> to prevent diffusion of the mobile ions into the memory device. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> Furthermore, the present invention may remove tungsten outside the contact plug <highlight><bold>56</bold></highlight> by a CMP. As the CMP slurry includes sodium ions, potassium ions and other mobile ions to induce charge loss in the non-volatile memory device, the barrier layer <highlight><bold>44</bold></highlight> is used as a polishing stop layer for the CMP to prevent the mobile ions from contacting the oxide layers and prevent diffusion of the mobile ions into the memory device. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> Please refer to <cross-reference target="DRAWINGS">FIG. 7</cross-reference> of a schematic diagram of a second embodiment of the present invention. After removal of portions of tungsten to complete the contact plug <highlight><bold>56</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 6, a</cross-reference> planarization process, such as an etching back or CMP process, is selectively performed to remove the barrier layer <highlight><bold>44</bold></highlight>, the adhesive layer <highlight><bold>55</bold></highlight> and the barrier spacer <highlight><bold>53</bold></highlight> down to the surface of the oxide layer <highlight><bold>43</bold></highlight>. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> Please refer to <cross-reference target="DRAWINGS">FIG. 8</cross-reference> of a comparative diagram of charge loss between the non-volatile memory of the present invention and the non-volatile memory of the prior art. As shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, under a contact side wall sealing test, the non-volatile memory of the present invention uses the barrier spacer <highlight><bold>53</bold></highlight> to effectively reduce the charge loss, thus greatly improving the electrical performance of the non-volatile memory. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> In contrast to the prior art, the method of the present invention uses the barrier layer <highlight><bold>44</bold></highlight> to prevent vertical diffusion of mobile atoms from above the barrier layer <highlight><bold>44</bold></highlight> into the stacked gate <highlight><bold>11</bold></highlight>. In addition, the barrier spacer <highlight><bold>53</bold></highlight> prevents a lateral diffusion of mobile atoms from the contact hole <highlight><bold>50</bold></highlight> or the contact plug <highlight><bold>56</bold></highlight> into the stacked gate <highlight><bold>11</bold></highlight>. As a result, the method of the present invention can effectively prevent the mobile atoms, including free hydrogen atoms and water vapor, from diffusing into the stacked gate <highlight><bold>11</bold></highlight> to prevent a charge loss within the floating gate. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> In a brief, the present invention has the advantages of:(1)effectively preventing effects of mobile atoms in the memory device, especially in the floating gate;(2) eliminating an unnecessary high-temperature annealing process; and(3)decreasing the thickness of the gettering layer <highlight><bold>42</bold></highlight> so as to decrease the aspect ratio of the contact hole. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> Those skilled in the art will readily observe that numerous modifications and alterations of the device may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A method of fabricating a memory device on a semiconductor substrate, the surface of the semiconductor substrate comprising a stacked gate, a source and a drain positioned within the semiconductor substrate on either side of the stacked gate, the method comprising: 
<claim-text>forming a blocking layer on the semiconductor substrate to cover the stacked gate, the source and the drain; </claim-text>
<claim-text>forming a gettering layer on the blocking layer; </claim-text>
<claim-text>planarizing the gettering layer down to a predetermined thickness; </claim-text>
<claim-text>forming a first barrier layer on the gettering layer; </claim-text>
<claim-text>forming a contact hole, the contact hole penetrating through the first barrier layer, the gettering layer and the blocking layer down to the surface of the source, the drain or the stacked gate; </claim-text>
<claim-text>forming a second barrier layer to cover the first barrier layer and the contact hole; and </claim-text>
<claim-text>etching back the second barrier layer to form a barrier spacer on the side wall of the contact hole. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the first barrier layer or the second barrier layer comprises silicon oxy-nitride or silicon nitride. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein a thickness of the first barrier layer ranges from 300 to 1000 angstroms (&angst;). </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein a refraction index (RI) of 248 nm UV light on the first barrier layer or the second barrier layer ranges from 2 to 2.4. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein a dielectric constant (k) of the first barrier layer or the second barrier layer ranges from 0.4 to 0.6. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein a thickness of the second barrier layer ranges from 100 to 350 &angst;. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the stacked gate comprises a floating gate, an ONO dielectric layer positioned on the floating gate, and a control gate positioned on the ONO dielectric layer. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein a thickness of the gettering layer ranges from 13K to 15K &angst;. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the gettering layer comprises PSG or BPSG. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the predetermined thickness ranges from 7K to 9K &angst;. </claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the semiconductor substrate is a silicon substrate. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein after the second barrier layer is etched back, the method further comprises: 
<claim-text>forming an adhesive layer on the surfaces of the first barrier layer and the barrier spacer; </claim-text>
<claim-text>performing a contact plug process to fill a metal material within the contact hole; and </claim-text>
<claim-text>etching back the metal material to form a contact plug within the contact hole. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference> wherein the metal material is tungsten (W). </claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the first barrier layer is 10% to 50% thicker than the second barrier layer. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the blocking layer is at least one selected from the group consisting of undoped silicate glass (USG), LP-TEOS, and PE-TEOS. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein after the second barrier layer is etched back, the method further comprises: 
<claim-text>forming an adhesive layer on the surfaces of the first barrier layer and the barrier spacer; </claim-text>
<claim-text>performing a contact plug process to fill a metal material within the contact hole; and </claim-text>
<claim-text>etching back the metal material, the adhesive layer and the second barrier layer to form a contact plug within the contact hole. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference> wherein the metal material is tungsten (W).</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>1</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030003658A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030003658A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030003658A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030003658A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030003658A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030003658A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030003658A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030003658A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030003658A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
