

================================================================
== Vitis HLS Report for 'activation_accelerator'
================================================================
* Date:           Sun Oct 12 10:45:59 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_18_fu_257  |activation_accelerator_Pipeline_VITIS_LOOP_145_18  |    32770|    32770|  0.328 ms|  0.328 ms|   32770|   32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_17_fu_265  |activation_accelerator_Pipeline_VITIS_LOOP_145_17  |    32770|    32770|  0.328 ms|  0.328 ms|   32770|   32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_16_fu_273  |activation_accelerator_Pipeline_VITIS_LOOP_145_16  |    32770|    32770|  0.328 ms|  0.328 ms|   32770|   32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_15_fu_281  |activation_accelerator_Pipeline_VITIS_LOOP_145_15  |    32770|    32770|  0.328 ms|  0.328 ms|   32770|   32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_13_fu_289  |activation_accelerator_Pipeline_VITIS_LOOP_145_13  |    32770|    32770|  0.328 ms|  0.328 ms|   32770|   32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_14_fu_297  |activation_accelerator_Pipeline_VITIS_LOOP_145_14  |    32770|    32770|  0.328 ms|  0.328 ms|   32770|   32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_12_fu_305  |activation_accelerator_Pipeline_VITIS_LOOP_145_12  |    32770|    32770|  0.328 ms|  0.328 ms|   32770|   32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_1_fu_313   |activation_accelerator_Pipeline_VITIS_LOOP_145_1   |    32770|    32770|  0.328 ms|  0.328 ms|   32770|   32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_11_fu_321  |activation_accelerator_Pipeline_VITIS_LOOP_145_11  |    32770|    32770|  0.328 ms|  0.328 ms|   32770|   32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_465_4_fu_329   |activation_accelerator_Pipeline_VITIS_LOOP_465_4   |    32771|    32771|  0.328 ms|  0.328 ms|   32771|   32771|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_186_1_fu_338   |activation_accelerator_Pipeline_VITIS_LOOP_186_1   |    98308|    98308|  0.983 ms|  0.983 ms|   98308|   98308|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_191_2_fu_344   |activation_accelerator_Pipeline_VITIS_LOOP_191_2   |    98315|    98315|  0.983 ms|  0.983 ms|   98315|   98315|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_197_3_fu_351   |activation_accelerator_Pipeline_VITIS_LOOP_197_3   |    32784|    32784|  0.328 ms|  0.328 ms|   32784|   32784|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_171_1_fu_360   |activation_accelerator_Pipeline_VITIS_LOOP_171_1   |    98311|    98311|  0.983 ms|  0.983 ms|   98311|   98311|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_176_2_fu_366   |activation_accelerator_Pipeline_VITIS_LOOP_176_2   |    32780|    32780|  0.328 ms|  0.328 ms|   32780|   32780|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_160_1_fu_374   |activation_accelerator_Pipeline_VITIS_LOOP_160_1   |    32794|    32794|  0.328 ms|  0.328 ms|   32794|   32794|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_152_1_fu_381   |activation_accelerator_Pipeline_VITIS_LOOP_152_1   |    32791|    32791|  0.328 ms|  0.328 ms|   32791|   32791|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_380_1_fu_388   |activation_accelerator_Pipeline_VITIS_LOOP_380_1   |    32774|    32774|  0.328 ms|  0.328 ms|   32774|   32774|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_382_2_fu_395   |activation_accelerator_Pipeline_VITIS_LOOP_382_2   |    32770|    32770|  0.328 ms|  0.328 ms|   32770|   32770|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_385_3_fu_402   |activation_accelerator_Pipeline_VITIS_LOOP_385_3   |    98321|    98321|  0.983 ms|  0.983 ms|   98321|   98321|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_389_4_fu_410   |activation_accelerator_Pipeline_VITIS_LOOP_389_4   |    32780|    32780|  0.328 ms|  0.328 ms|   32780|   32780|       no|
        |grp_float_safe_softmax_fu_418                                 |float_safe_softmax                                 |   163878|   163878|  1.639 ms|  1.639 ms|  163878|  163878|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_206_1_fu_425   |activation_accelerator_Pipeline_VITIS_LOOP_206_1   |    32775|    32775|  0.328 ms|  0.328 ms|   32775|   32775|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_424_3_fu_433   |activation_accelerator_Pipeline_VITIS_LOOP_424_3   |        ?|        ?|         ?|         ?|       ?|       ?|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_411_1_fu_443   |activation_accelerator_Pipeline_VITIS_LOOP_411_1   |    32771|    32771|  0.328 ms|  0.328 ms|   32771|   32771|       no|
        |grp_activation_accelerator_Pipeline_VITIS_LOOP_414_2_fu_452   |activation_accelerator_Pipeline_VITIS_LOOP_414_2   |    32771|    32771|  0.328 ms|  0.328 ms|   32771|   32771|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      16|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       58|    21|    7400|   11453|    0|
|Memory           |      322|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|    1999|    -|
|Register         |        -|     -|     522|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      380|    21|    7922|   13468|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |      131|     1|       3|      11|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+------+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+------+-----+
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_1_fu_313   |activation_accelerator_Pipeline_VITIS_LOOP_145_1   |        0|   0|   35|    74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_11_fu_321  |activation_accelerator_Pipeline_VITIS_LOOP_145_11  |        0|   0|   35|    74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_12_fu_305  |activation_accelerator_Pipeline_VITIS_LOOP_145_12  |        0|   0|   35|    74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_13_fu_289  |activation_accelerator_Pipeline_VITIS_LOOP_145_13  |        0|   0|   35|    74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_14_fu_297  |activation_accelerator_Pipeline_VITIS_LOOP_145_14  |        0|   0|   35|    74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_15_fu_281  |activation_accelerator_Pipeline_VITIS_LOOP_145_15  |        0|   0|   35|    74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_16_fu_273  |activation_accelerator_Pipeline_VITIS_LOOP_145_16  |        0|   0|   35|    74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_17_fu_265  |activation_accelerator_Pipeline_VITIS_LOOP_145_17  |        0|   0|   35|    74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_18_fu_257  |activation_accelerator_Pipeline_VITIS_LOOP_145_18  |        0|   0|   35|    74|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_152_1_fu_381   |activation_accelerator_Pipeline_VITIS_LOOP_152_1   |        0|   0|  221|   139|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_160_1_fu_374   |activation_accelerator_Pipeline_VITIS_LOOP_160_1   |        0|   9|  906|  1290|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_171_1_fu_360   |activation_accelerator_Pipeline_VITIS_LOOP_171_1   |        0|   0|  122|   121|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_176_2_fu_366   |activation_accelerator_Pipeline_VITIS_LOOP_176_2   |        0|   0|  167|   106|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_186_1_fu_338   |activation_accelerator_Pipeline_VITIS_LOOP_186_1   |        0|   0|   87|   121|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_191_2_fu_344   |activation_accelerator_Pipeline_VITIS_LOOP_191_2   |        0|   0|  221|   231|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_197_3_fu_351   |activation_accelerator_Pipeline_VITIS_LOOP_197_3   |        0|   0|  207|   106|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_206_1_fu_425   |activation_accelerator_Pipeline_VITIS_LOOP_206_1   |        0|   0|  189|   106|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_380_1_fu_388   |activation_accelerator_Pipeline_VITIS_LOOP_380_1   |        0|   0|  203|   106|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_382_2_fu_395   |activation_accelerator_Pipeline_VITIS_LOOP_382_2   |        0|   0|  118|   186|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_385_3_fu_402   |activation_accelerator_Pipeline_VITIS_LOOP_385_3   |        0|   0|  305|   281|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_389_4_fu_410   |activation_accelerator_Pipeline_VITIS_LOOP_389_4   |        0|   0|  167|   106|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_411_1_fu_443   |activation_accelerator_Pipeline_VITIS_LOOP_411_1   |        0|   0|   69|    85|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_414_2_fu_452   |activation_accelerator_Pipeline_VITIS_LOOP_414_2   |        0|   0|   69|    85|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_424_3_fu_433   |activation_accelerator_Pipeline_VITIS_LOOP_424_3   |        0|   0|  158|   979|    0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_465_4_fu_329   |activation_accelerator_Pipeline_VITIS_LOOP_465_4   |        0|   0|   37|    85|    0|
    |control_s_axi_U                                               |control_s_axi                                      |        0|   0|  322|   552|    0|
    |faddfsub_32ns_32ns_32_4_full_dsp_1_U111                       |faddfsub_32ns_32ns_32_4_full_dsp_1                 |        0|   2|  227|   214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U116                              |fcmp_32ns_32ns_1_2_no_dsp_1                        |        0|   0|    0|     0|    0|
    |fdiv_32ns_32ns_32_9_no_dsp_1_U114                             |fdiv_32ns_32ns_32_9_no_dsp_1                       |        0|   0|    0|     0|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U115                           |fexp_32ns_32ns_32_8_full_dsp_1                     |        0|   7|  324|   905|    0|
    |grp_float_safe_softmax_fu_418                                 |float_safe_softmax                                 |       58|   0|  633|   735|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U112                            |fmul_32ns_32ns_32_3_max_dsp_1                      |        0|   3|  128|   135|    0|
    |fsqrt_32ns_32ns_32_8_no_dsp_1_U113                            |fsqrt_32ns_32ns_32_8_no_dsp_1                      |        0|   0|    0|     0|    0|
    |gmem0_m_axi_U                                                 |gmem0_m_axi                                        |        0|   0|  735|  1371|    0|
    |gmem1_m_axi_U                                                 |gmem1_m_axi                                        |        0|   0|  735|  1371|    0|
    |gmem2_m_axi_U                                                 |gmem2_m_axi                                        |        0|   0|  735|  1371|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                         |                                                   |       58|  21| 7400| 11453|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |buf0_U    |buf0_RAM_AUTO_1R1W    |       30|  0|   0|    0|  32768|   16|     1|       524288|
    |buf1_U    |buf0_RAM_AUTO_1R1W    |       30|  0|   0|    0|  32768|   16|     1|       524288|
    |buf2_U    |buf0_RAM_AUTO_1R1W    |       30|  0|   0|    0|  32768|   16|     1|       524288|
    |x_mask_U  |x_mask_RAM_AUTO_1R1W  |       58|  0|   0|    0|  32768|   32|     1|      1048576|
    |exp_x_U   |x_mask_RAM_AUTO_1R1W  |       58|  0|   0|    0|  32768|   32|     1|      1048576|
    |x_U       |x_mask_RAM_AUTO_1R1W  |       58|  0|   0|    0|  32768|   32|     1|      1048576|
    |y_U       |x_mask_RAM_AUTO_1R1W  |       58|  0|   0|    0|  32768|   32|     1|      1048576|
    +----------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total     |                      |      322|  0|   0|    0| 229376|  176|     7|      5767168|
    +----------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state33_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op169_call_state33   |       and|   0|  0|   2|           1|           1|
    |ap_block_state53_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state55_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state56_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state70_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state75_io               |        or|   0|  0|   2|           1|           1|
    |ap_block_state83_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  16|           8|           8|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  441|         84|    1|         84|
    |buf0_address0      |   54|         10|   15|        150|
    |buf0_ce0           |   54|         10|    1|         10|
    |buf0_we0           |    9|          2|    1|          2|
    |buf1_address0      |   26|          5|   15|         75|
    |buf1_ce0           |   26|          5|    1|          5|
    |buf1_we0           |    9|          2|    1|          2|
    |buf2_address0      |   54|         10|   15|        150|
    |buf2_ce0           |   54|         10|    1|         10|
    |buf2_d0            |   49|          9|   16|        144|
    |buf2_we0           |   49|          9|    1|          9|
    |exp_x_address0     |   14|          3|   15|         45|
    |exp_x_ce0          |   14|          3|    1|          3|
    |exp_x_we0          |    9|          2|    1|          2|
    |gmem0_ARADDR       |   14|          3|   64|        192|
    |gmem0_ARLEN        |   14|          3|   32|         96|
    |gmem0_ARVALID      |   14|          3|    1|          3|
    |gmem0_RREADY       |    9|          2|    1|          2|
    |gmem0_blk_n_AR     |    9|          2|    1|          2|
    |gmem1_ARADDR       |   14|          3|   64|        192|
    |gmem1_ARLEN        |   14|          3|   32|         96|
    |gmem1_ARVALID      |   14|          3|    1|          3|
    |gmem1_RREADY       |    9|          2|    1|          2|
    |gmem1_blk_n_AR     |    9|          2|    1|          2|
    |gmem2_AWADDR       |   14|          3|   64|        192|
    |gmem2_AWLEN        |   14|          3|   32|         96|
    |gmem2_AWVALID      |   14|          3|    1|          3|
    |gmem2_BREADY       |   14|          3|    1|          3|
    |gmem2_WVALID       |    9|          2|    1|          2|
    |gmem2_blk_n_AW     |    9|          2|    1|          2|
    |gmem2_blk_n_B      |    9|          2|    1|          2|
    |grp_fu_461_ce      |   49|          9|    1|          9|
    |grp_fu_461_opcode  |   54|         10|    2|         20|
    |grp_fu_461_p0      |   59|         11|   32|        352|
    |grp_fu_461_p1      |   54|         10|   32|        320|
    |grp_fu_466_ce      |   26|          5|    1|          5|
    |grp_fu_466_p0      |   43|          8|   32|        256|
    |grp_fu_466_p1      |   31|          6|   32|        192|
    |grp_fu_677_ce      |   31|          6|    1|          6|
    |grp_fu_677_p0      |   31|          6|   32|        192|
    |grp_fu_677_p1      |   31|          6|   32|        192|
    |grp_fu_681_ce      |   20|          4|    1|          4|
    |grp_fu_681_p0      |   20|          4|   32|        128|
    |grp_fu_681_p1      |   20|          4|   32|        128|
    |grp_fu_685_ce      |   14|          3|    1|          3|
    |grp_fu_685_opcode  |   14|          3|    5|         15|
    |grp_fu_685_p0      |   14|          3|   32|         96|
    |grp_fu_685_p1      |   14|          3|   32|         96|
    |x_address0         |   97|         19|   15|        285|
    |x_ce0              |   97|         19|    1|         19|
    |x_d0               |   43|          8|   32|        256|
    |x_mask_address0    |   20|          4|   15|         60|
    |x_mask_ce0         |   20|          4|    1|          4|
    |x_mask_we0         |    9|          2|    1|          2|
    |x_we0              |   43|          8|    1|          8|
    |y_address0         |   26|          5|   15|         75|
    |y_ce0              |   26|          5|    1|          5|
    |y_d0               |   14|          3|   32|         96|
    |y_we0              |   14|          3|    1|          3|
    +-------------------+-----+-----------+-----+-----------+
    |Total              | 1999|        389|  831|       4408|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                  |  83|   0|   83|          0|
    |config_r_read_reg_576                                                      |  32|   0|   32|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_11_fu_321_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_12_fu_305_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_13_fu_289_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_14_fu_297_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_15_fu_281_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_16_fu_273_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_17_fu_265_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_18_fu_257_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_145_1_fu_313_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_152_1_fu_381_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_160_1_fu_374_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_171_1_fu_360_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_176_2_fu_366_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_186_1_fu_338_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_191_2_fu_344_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_197_3_fu_351_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_206_1_fu_425_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_380_1_fu_388_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_382_2_fu_395_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_385_3_fu_402_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_389_4_fu_410_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_411_1_fu_443_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_414_2_fu_452_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_424_3_fu_433_ap_start_reg   |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_VITIS_LOOP_465_4_fu_329_ap_start_reg   |   1|   0|    1|          0|
    |grp_float_safe_softmax_fu_418_ap_start_reg                                 |   1|   0|    1|          0|
    |max_val_reg_656                                                            |  32|   0|   32|          0|
    |reg_478                                                                    |  32|   0|   32|          0|
    |reg_485                                                                    |  32|   0|   32|          0|
    |reg_490                                                                    |  32|   0|   32|          0|
    |stage_read_reg_580                                                         |  32|   0|   32|          0|
    |trunc_ln1_reg_626                                                          |  63|   0|   63|          0|
    |trunc_ln2_reg_614                                                          |  63|   0|   63|          0|
    |trunc_ln_reg_620                                                           |  63|   0|   63|          0|
    |var_reg_643                                                                |  32|   0|   32|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      | 522|   0|  522|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|                 control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                 control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                 control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|                 control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                 control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                 control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                 control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  activation_accelerator|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  activation_accelerator|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  activation_accelerator|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|                   gmem2|       pointer|
+-----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 83
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 33 75 10 34 53 56 67 70 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 33 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 33 
53 --> 54 
54 --> 55 
55 --> 33 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 33 
67 --> 68 
68 --> 69 
69 --> 33 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 33 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 33 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.44>
ST_1 : Operation 84 [1/1] (1.00ns)   --->   "%config_r_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %config_r"   --->   Operation 84 'read' 'config_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 85 [1/1] (1.00ns)   --->   "%stage_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %stage"   --->   Operation 85 'read' 'stage_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 86 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 86 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 87 [1/1] (1.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in1"   --->   Operation 87 'read' 'in1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%in0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in0"   --->   Operation 88 'read' 'in0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%var_1_loc = alloca i64 1"   --->   Operation 89 'alloca' 'var_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 90 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sum_sq_loc = alloca i64 1"   --->   Operation 91 'alloca' 'sum_sq_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sum_4_loc = alloca i64 1"   --->   Operation 92 'alloca' 'sum_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%max_val_4_loc = alloca i64 1"   --->   Operation 93 'alloca' 'max_val_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%spectopmodule_ln397 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_17" [activation_accelerator.cpp:397]   --->   Operation 94 'spectopmodule' 'spectopmodule_ln397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 32768, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem0"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 32768, void @empty_2, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem1"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 32768, void @empty_3, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_33, void @empty_5, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_6, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_7, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_6, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_33, void @empty_8, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_6, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_7, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_6, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_33, void @empty_9, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_6, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_7, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_6, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stage"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_33, void @empty_10, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_7, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %config_r"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_33, void @empty_11, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_7, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_33, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (1.23ns)   --->   "%x_mask = alloca i64 1" [activation_accelerator.cpp:379]   --->   Operation 114 'alloca' 'x_mask' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_1 : Operation 115 [1/1] (1.23ns)   --->   "%exp_x = alloca i64 1" [activation_accelerator.cpp:384]   --->   Operation 115 'alloca' 'exp_x' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 116 [1/1] (1.23ns)   --->   "%x = alloca i64 1" [activation_accelerator.cpp:408]   --->   Operation 116 'alloca' 'x' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 117 [1/1] (1.23ns)   --->   "%y = alloca i64 1" [activation_accelerator.cpp:408]   --->   Operation 117 'alloca' 'y' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 118 [1/1] (0.44ns)   --->   "%switch_ln410 = switch i32 %stage_read, void %if.end90, i32 0, void %VITIS_LOOP_411_1, i32 1, void %if.then17, i32 2, void %VITIS_LOOP_465_4" [activation_accelerator.cpp:410]   --->   Operation 118 'switch' 'switch_ln410' <Predicate = true> <Delay = 0.44>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %out_r_read, i32 1, i32 63" [activation_accelerator.cpp:465]   --->   Operation 119 'partselect' 'trunc_ln2' <Predicate = (stage_read == 2)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.44ns)   --->   "%switch_ln420 = switch i32 %config_r_read, void %if.end68, i32 0, void %for.inc.i.preheader, i32 1, void %for.inc.i31.preheader, i32 2, void %for.inc.i41.preheader, i32 3, void %for.inc.i70.preheader, i32 4, void %for.inc.i93.preheader, i32 5, void %for.inc.i118.preheader, i32 6, void %for.inc.i139.preheader" [activation_accelerator.cpp:420]   --->   Operation 120 'switch' 'switch_ln420' <Predicate = (stage_read == 1)> <Delay = 0.44>
ST_1 : Operation 121 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_18, i32 %x, i16 %buf0"   --->   Operation 121 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 122 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_17, i32 %x, i16 %buf0"   --->   Operation 122 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 123 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_16, i32 %x, i16 %buf0"   --->   Operation 123 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 124 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_15, i32 %x, i16 %buf0"   --->   Operation 124 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 125 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_13, i32 %x, i16 %buf0"   --->   Operation 125 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 126 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_14, i32 %y, i16 %buf1"   --->   Operation 126 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 127 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_12, i32 %x, i16 %buf0"   --->   Operation 127 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 128 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_1, i32 %x, i16 %buf0"   --->   Operation 128 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 129 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_11, i32 %y, i16 %buf1"   --->   Operation 129 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %in0_read, i32 1, i32 63" [activation_accelerator.cpp:411]   --->   Operation 130 'partselect' 'trunc_ln' <Predicate = (stage_read == 0)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %in1_read, i32 1, i32 63" [activation_accelerator.cpp:414]   --->   Operation 131 'partselect' 'trunc_ln1' <Predicate = (stage_read == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln465 = sext i63 %trunc_ln2" [activation_accelerator.cpp:465]   --->   Operation 132 'sext' 'sext_ln465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln465" [activation_accelerator.cpp:465]   --->   Operation 133 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (7.30ns)   --->   "%empty_48 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i64 %gmem2_addr, i32 32768" [activation_accelerator.cpp:465]   --->   Operation 134 'writereq' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 135 [2/2] (0.00ns)   --->   "%call_ln465 = call void @activation_accelerator_Pipeline_VITIS_LOOP_465_4, i16 %gmem2, i63 %trunc_ln2, i16 %buf2" [activation_accelerator.cpp:465]   --->   Operation 135 'call' 'call_ln465' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 136 [1/2] (0.00ns)   --->   "%call_ln465 = call void @activation_accelerator_Pipeline_VITIS_LOOP_465_4, i16 %gmem2, i63 %trunc_ln2, i16 %buf2" [activation_accelerator.cpp:465]   --->   Operation 136 'call' 'call_ln465' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 137 [5/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem2_addr" [activation_accelerator.cpp:469]   --->   Operation 137 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 138 [4/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem2_addr" [activation_accelerator.cpp:469]   --->   Operation 138 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 139 [3/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem2_addr" [activation_accelerator.cpp:469]   --->   Operation 139 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 140 [2/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem2_addr" [activation_accelerator.cpp:469]   --->   Operation 140 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 141 [1/5] (7.30ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem2_addr" [activation_accelerator.cpp:469]   --->   Operation 141 'writeresp' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln469 = br void %if.end90" [activation_accelerator.cpp:469]   --->   Operation 142 'br' 'br_ln469' <Predicate = true> <Delay = 0.00>

State 10 <SV = 1> <Delay = 0.00>
ST_10 : Operation 143 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_18, i32 %x, i16 %buf0"   --->   Operation 143 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 144 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_186_1, i32 %x, i32 %sum_loc"   --->   Operation 144 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 145 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_186_1, i32 %x, i32 %sum_loc"   --->   Operation 145 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 4> <Delay = 7.01>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 146 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [3/3] (7.01ns)   --->   "%mean = fmul i32 %sum_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:189]   --->   Operation 147 'fmul' 'mean' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 5> <Delay = 7.01>
ST_14 : Operation 148 [2/3] (7.01ns)   --->   "%mean = fmul i32 %sum_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:189]   --->   Operation 148 'fmul' 'mean' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 7.01>
ST_15 : Operation 149 [1/3] (7.01ns)   --->   "%mean = fmul i32 %sum_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:189]   --->   Operation 149 'fmul' 'mean' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 7> <Delay = 0.00>
ST_16 : Operation 150 [2/2] (0.00ns)   --->   "%call_ln189 = call void @activation_accelerator_Pipeline_VITIS_LOOP_191_2, i32 %x, i32 %mean, i32 %var_1_loc" [activation_accelerator.cpp:189]   --->   Operation 150 'call' 'call_ln189' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 8> <Delay = 0.00>
ST_17 : Operation 151 [1/2] (0.00ns)   --->   "%call_ln189 = call void @activation_accelerator_Pipeline_VITIS_LOOP_191_2, i32 %x, i32 %mean, i32 %var_1_loc" [activation_accelerator.cpp:189]   --->   Operation 151 'call' 'call_ln189' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 9> <Delay = 7.01>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%var_1_loc_load = load i32 %var_1_loc"   --->   Operation 152 'load' 'var_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 153 [3/3] (7.01ns)   --->   "%var = fmul i32 %var_1_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:195]   --->   Operation 153 'fmul' 'var' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 7.01>
ST_19 : Operation 154 [2/3] (7.01ns)   --->   "%var = fmul i32 %var_1_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:195]   --->   Operation 154 'fmul' 'var' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 11> <Delay = 7.01>
ST_20 : Operation 155 [1/3] (7.01ns)   --->   "%var = fmul i32 %var_1_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:195]   --->   Operation 155 'fmul' 'var' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 12> <Delay = 6.43>
ST_21 : Operation 156 [4/4] (6.43ns)   --->   "%x_assign_3 = fadd i32 %var, i32 1e-06" [activation_accelerator.cpp:196]   --->   Operation 156 'fadd' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 13> <Delay = 6.43>
ST_22 : Operation 157 [3/4] (6.43ns)   --->   "%x_assign_3 = fadd i32 %var, i32 1e-06" [activation_accelerator.cpp:196]   --->   Operation 157 'fadd' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 14> <Delay = 6.43>
ST_23 : Operation 158 [2/4] (6.43ns)   --->   "%x_assign_3 = fadd i32 %var, i32 1e-06" [activation_accelerator.cpp:196]   --->   Operation 158 'fadd' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 15> <Delay = 6.43>
ST_24 : Operation 159 [1/4] (6.43ns)   --->   "%x_assign_3 = fadd i32 %var, i32 1e-06" [activation_accelerator.cpp:196]   --->   Operation 159 'fadd' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 16> <Delay = 6.57>
ST_25 : Operation 160 [8/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 160 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 17> <Delay = 6.57>
ST_26 : Operation 161 [7/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 161 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 18> <Delay = 6.57>
ST_27 : Operation 162 [6/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 162 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 19> <Delay = 6.57>
ST_28 : Operation 163 [5/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 163 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 20> <Delay = 6.57>
ST_29 : Operation 164 [4/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 164 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 21> <Delay = 6.57>
ST_30 : Operation 165 [3/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 165 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 22> <Delay = 6.57>
ST_31 : Operation 166 [2/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 166 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 23> <Delay = 6.57>
ST_32 : Operation 167 [1/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 167 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 168 [2/2] (0.00ns)   --->   "%call_ln189 = call void @activation_accelerator_Pipeline_VITIS_LOOP_197_3, i32 %x, i32 %mean, i32 %stddev, i16 %buf2" [activation_accelerator.cpp:189]   --->   Operation 168 'call' 'call_ln189' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 24> <Delay = 0.00>
ST_33 : Operation 169 [1/2] (0.00ns)   --->   "%call_ln189 = call void @activation_accelerator_Pipeline_VITIS_LOOP_197_3, i32 %x, i32 %mean, i32 %stddev, i16 %buf2" [activation_accelerator.cpp:189]   --->   Operation 169 'call' 'call_ln189' <Predicate = (stage_read == 1 & config_r_read == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end68"   --->   Operation 170 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read == 6)> <Delay = 0.00>
ST_33 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end69"   --->   Operation 171 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0 & config_r_read != 1 & config_r_read != 2 & config_r_read != 3 & config_r_read != 4 & config_r_read != 5)> <Delay = 0.00>
ST_33 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end70"   --->   Operation 172 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0 & config_r_read != 1 & config_r_read != 2 & config_r_read != 3 & config_r_read != 4)> <Delay = 0.00>
ST_33 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end71"   --->   Operation 173 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0 & config_r_read != 1 & config_r_read != 2 & config_r_read != 3)> <Delay = 0.00>
ST_33 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end72"   --->   Operation 174 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0 & config_r_read != 1 & config_r_read != 2)> <Delay = 0.00>
ST_33 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end73"   --->   Operation 175 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0 & config_r_read != 1)> <Delay = 0.00>
ST_33 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end74"   --->   Operation 176 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0)> <Delay = 0.00>
ST_33 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln464 = br void %if.end90" [activation_accelerator.cpp:464]   --->   Operation 177 'br' 'br_ln464' <Predicate = (stage_read == 1)> <Delay = 0.00>
ST_33 : Operation 178 [1/1] (0.00ns)   --->   "%ret_ln469 = ret" [activation_accelerator.cpp:469]   --->   Operation 178 'ret' 'ret_ln469' <Predicate = true> <Delay = 0.00>

State 34 <SV = 1> <Delay = 0.00>
ST_34 : Operation 179 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_17, i32 %x, i16 %buf0"   --->   Operation 179 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 2> <Delay = 0.00>
ST_35 : Operation 180 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_171_1, i32 %x, i32 %sum_sq_loc"   --->   Operation 180 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 3> <Delay = 0.00>
ST_36 : Operation 181 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_171_1, i32 %x, i32 %sum_sq_loc"   --->   Operation 181 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 4> <Delay = 7.01>
ST_37 : Operation 182 [1/1] (0.00ns)   --->   "%sum_sq_loc_load = load i32 %sum_sq_loc"   --->   Operation 182 'load' 'sum_sq_loc_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 183 [3/3] (7.01ns)   --->   "%mean_sq = fmul i32 %sum_sq_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:174]   --->   Operation 183 'fmul' 'mean_sq' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 5> <Delay = 7.01>
ST_38 : Operation 184 [2/3] (7.01ns)   --->   "%mean_sq = fmul i32 %sum_sq_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:174]   --->   Operation 184 'fmul' 'mean_sq' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 6> <Delay = 7.01>
ST_39 : Operation 185 [1/3] (7.01ns)   --->   "%mean_sq = fmul i32 %sum_sq_loc_load, i32 3.05176e-05" [activation_accelerator.cpp:174]   --->   Operation 185 'fmul' 'mean_sq' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 7> <Delay = 6.43>
ST_40 : Operation 186 [4/4] (6.43ns)   --->   "%x_assign_2 = fadd i32 %mean_sq, i32 1e-06" [activation_accelerator.cpp:175]   --->   Operation 186 'fadd' 'x_assign_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 8> <Delay = 6.43>
ST_41 : Operation 187 [3/4] (6.43ns)   --->   "%x_assign_2 = fadd i32 %mean_sq, i32 1e-06" [activation_accelerator.cpp:175]   --->   Operation 187 'fadd' 'x_assign_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 9> <Delay = 6.43>
ST_42 : Operation 188 [2/4] (6.43ns)   --->   "%x_assign_2 = fadd i32 %mean_sq, i32 1e-06" [activation_accelerator.cpp:175]   --->   Operation 188 'fadd' 'x_assign_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 10> <Delay = 6.43>
ST_43 : Operation 189 [1/4] (6.43ns)   --->   "%x_assign_2 = fadd i32 %mean_sq, i32 1e-06" [activation_accelerator.cpp:175]   --->   Operation 189 'fadd' 'x_assign_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 11> <Delay = 6.57>
ST_44 : Operation 190 [8/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 190 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 12> <Delay = 6.57>
ST_45 : Operation 191 [7/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 191 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 13> <Delay = 6.57>
ST_46 : Operation 192 [6/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 192 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 14> <Delay = 6.57>
ST_47 : Operation 193 [5/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 193 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 15> <Delay = 6.57>
ST_48 : Operation 194 [4/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 194 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 16> <Delay = 6.57>
ST_49 : Operation 195 [3/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 195 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 17> <Delay = 6.57>
ST_50 : Operation 196 [2/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 196 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 18> <Delay = 6.57>
ST_51 : Operation 197 [1/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 197 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 198 [2/2] (0.00ns)   --->   "%call_ln13 = call void @activation_accelerator_Pipeline_VITIS_LOOP_176_2, i32 %x, i32 %rms, i16 %buf2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 198 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 19> <Delay = 0.00>
ST_52 : Operation 199 [1/2] (0.00ns)   --->   "%call_ln13 = call void @activation_accelerator_Pipeline_VITIS_LOOP_176_2, i32 %x, i32 %rms, i16 %buf2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 199 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end69"   --->   Operation 200 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 53 <SV = 1> <Delay = 0.00>
ST_53 : Operation 201 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_16, i32 %x, i16 %buf0"   --->   Operation 201 'call' 'call_ln0' <Predicate = (config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 202 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_15, i32 %x, i16 %buf0"   --->   Operation 202 'call' 'call_ln0' <Predicate = (config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 2> <Delay = 0.00>
ST_54 : Operation 203 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_160_1, i32 %x, i16 %buf2"   --->   Operation 203 'call' 'call_ln0' <Predicate = (config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 204 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_152_1, i32 %x, i16 %buf2"   --->   Operation 204 'call' 'call_ln0' <Predicate = (config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 3> <Delay = 0.00>
ST_55 : Operation 205 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_160_1, i32 %x, i16 %buf2"   --->   Operation 205 'call' 'call_ln0' <Predicate = (config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end70"   --->   Operation 206 'br' 'br_ln0' <Predicate = (config_r_read == 4)> <Delay = 0.00>
ST_55 : Operation 207 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_152_1, i32 %x, i16 %buf2"   --->   Operation 207 'call' 'call_ln0' <Predicate = (config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end71"   --->   Operation 208 'br' 'br_ln0' <Predicate = (config_r_read == 3)> <Delay = 0.00>

State 56 <SV = 1> <Delay = 0.00>
ST_56 : Operation 209 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_13, i32 %x, i16 %buf0"   --->   Operation 209 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 210 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_14, i32 %y, i16 %buf1"   --->   Operation 210 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 2> <Delay = 0.00>
ST_57 : Operation 211 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_380_1, i32 %x, i32 %y, i32 %x_mask"   --->   Operation 211 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 3> <Delay = 0.00>
ST_58 : Operation 212 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_380_1, i32 %x, i32 %y, i32 %x_mask"   --->   Operation 212 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 4> <Delay = 1.23>
ST_59 : Operation 213 [1/1] (0.00ns)   --->   "%x_mask_addr = getelementptr i32 %x_mask, i64 0, i64 0" [activation_accelerator.cpp:381]   --->   Operation 213 'getelementptr' 'x_mask_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 214 [2/2] (1.23ns)   --->   "%max_val = load i15 %x_mask_addr" [activation_accelerator.cpp:381]   --->   Operation 214 'load' 'max_val' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>

State 60 <SV = 5> <Delay = 1.23>
ST_60 : Operation 215 [1/2] (1.23ns)   --->   "%max_val = load i15 %x_mask_addr" [activation_accelerator.cpp:381]   --->   Operation 215 'load' 'max_val' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>

State 61 <SV = 6> <Delay = 0.42>
ST_61 : Operation 216 [2/2] (0.42ns)   --->   "%call_ln381 = call void @activation_accelerator_Pipeline_VITIS_LOOP_382_2, i32 %max_val, i32 %x_mask, i32 %max_val_4_loc" [activation_accelerator.cpp:381]   --->   Operation 216 'call' 'call_ln381' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 7> <Delay = 0.00>
ST_62 : Operation 217 [1/2] (0.00ns)   --->   "%call_ln381 = call void @activation_accelerator_Pipeline_VITIS_LOOP_382_2, i32 %max_val, i32 %x_mask, i32 %max_val_4_loc" [activation_accelerator.cpp:381]   --->   Operation 217 'call' 'call_ln381' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 8> <Delay = 0.00>
ST_63 : Operation 218 [1/1] (0.00ns)   --->   "%max_val_4_loc_load = load i32 %max_val_4_loc"   --->   Operation 218 'load' 'max_val_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 219 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_385_3, i32 %x, i32 %max_val_4_loc_load, i32 %exp_x, i32 %sum_4_loc"   --->   Operation 219 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 9> <Delay = 0.00>
ST_64 : Operation 220 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_385_3, i32 %x, i32 %max_val_4_loc_load, i32 %exp_x, i32 %sum_4_loc"   --->   Operation 220 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 10> <Delay = 0.00>
ST_65 : Operation 221 [1/1] (0.00ns)   --->   "%sum_4_loc_load = load i32 %sum_4_loc"   --->   Operation 221 'load' 'sum_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 222 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_389_4, i32 %exp_x, i32 %sum_4_loc_load, i16 %buf2"   --->   Operation 222 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 11> <Delay = 0.00>
ST_66 : Operation 223 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_389_4, i32 %exp_x, i32 %sum_4_loc_load, i16 %buf2"   --->   Operation 223 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end72"   --->   Operation 224 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 67 <SV = 1> <Delay = 0.00>
ST_67 : Operation 225 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_12, i32 %x, i16 %buf0"   --->   Operation 225 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 2> <Delay = 0.00>
ST_68 : Operation 226 [2/2] (0.00ns)   --->   "%call_ln431 = call void @float_safe_softmax, i32 %x, i16 %buf2" [activation_accelerator.cpp:431]   --->   Operation 226 'call' 'call_ln431' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 3> <Delay = 0.00>
ST_69 : Operation 227 [1/2] (0.00ns)   --->   "%call_ln431 = call void @float_safe_softmax, i32 %x, i16 %buf2" [activation_accelerator.cpp:431]   --->   Operation 227 'call' 'call_ln431' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln436 = br void %if.end73" [activation_accelerator.cpp:436]   --->   Operation 228 'br' 'br_ln436' <Predicate = true> <Delay = 0.00>

State 70 <SV = 1> <Delay = 0.00>
ST_70 : Operation 229 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_1, i32 %x, i16 %buf0"   --->   Operation 229 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 230 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_11, i32 %y, i16 %buf1"   --->   Operation 230 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 2> <Delay = 0.00>
ST_71 : Operation 231 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_206_1, i32 %x, i32 %y, i16 %buf2"   --->   Operation 231 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 3> <Delay = 0.00>
ST_72 : Operation 232 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_206_1, i32 %x, i32 %y, i16 %buf2"   --->   Operation 232 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 4> <Delay = 0.00>
ST_73 : Operation 233 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_424_3, i16 %buf0, i16 %buf1, i16 %buf2"   --->   Operation 233 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 5> <Delay = 0.00>
ST_74 : Operation 234 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_424_3, i16 %buf0, i16 %buf1, i16 %buf2"   --->   Operation 234 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end74"   --->   Operation 235 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 75 <SV = 1> <Delay = 7.30>
ST_75 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln411 = sext i63 %trunc_ln" [activation_accelerator.cpp:411]   --->   Operation 236 'sext' 'sext_ln411' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 237 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln411" [activation_accelerator.cpp:411]   --->   Operation 237 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 238 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 32768" [activation_accelerator.cpp:411]   --->   Operation 238 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln414 = sext i63 %trunc_ln1" [activation_accelerator.cpp:414]   --->   Operation 239 'sext' 'sext_ln414' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 240 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i16 %gmem1, i64 %sext_ln414" [activation_accelerator.cpp:414]   --->   Operation 240 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 241 [7/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 32768" [activation_accelerator.cpp:414]   --->   Operation 241 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 2> <Delay = 7.30>
ST_76 : Operation 242 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 32768" [activation_accelerator.cpp:411]   --->   Operation 242 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 243 [6/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 32768" [activation_accelerator.cpp:414]   --->   Operation 243 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 3> <Delay = 7.30>
ST_77 : Operation 244 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 32768" [activation_accelerator.cpp:411]   --->   Operation 244 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 245 [5/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 32768" [activation_accelerator.cpp:414]   --->   Operation 245 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 4> <Delay = 7.30>
ST_78 : Operation 246 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 32768" [activation_accelerator.cpp:411]   --->   Operation 246 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 247 [4/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 32768" [activation_accelerator.cpp:414]   --->   Operation 247 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 5> <Delay = 7.30>
ST_79 : Operation 248 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 32768" [activation_accelerator.cpp:411]   --->   Operation 248 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 249 [3/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 32768" [activation_accelerator.cpp:414]   --->   Operation 249 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 6> <Delay = 7.30>
ST_80 : Operation 250 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 32768" [activation_accelerator.cpp:411]   --->   Operation 250 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 251 [2/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 32768" [activation_accelerator.cpp:414]   --->   Operation 251 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 7> <Delay = 7.30>
ST_81 : Operation 252 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 32768" [activation_accelerator.cpp:411]   --->   Operation 252 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 253 [1/7] (7.30ns)   --->   "%empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem1_addr, i32 32768" [activation_accelerator.cpp:414]   --->   Operation 253 'readreq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 8> <Delay = 0.00>
ST_82 : Operation 254 [2/2] (0.00ns)   --->   "%call_ln411 = call void @activation_accelerator_Pipeline_VITIS_LOOP_411_1, i16 %gmem0, i63 %trunc_ln, i16 %buf0" [activation_accelerator.cpp:411]   --->   Operation 254 'call' 'call_ln411' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 255 [2/2] (0.00ns)   --->   "%call_ln414 = call void @activation_accelerator_Pipeline_VITIS_LOOP_414_2, i16 %gmem1, i63 %trunc_ln1, i16 %buf1" [activation_accelerator.cpp:414]   --->   Operation 255 'call' 'call_ln414' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 9> <Delay = 0.00>
ST_83 : Operation 256 [1/2] (0.00ns)   --->   "%call_ln411 = call void @activation_accelerator_Pipeline_VITIS_LOOP_411_1, i16 %gmem0, i63 %trunc_ln, i16 %buf0" [activation_accelerator.cpp:411]   --->   Operation 256 'call' 'call_ln411' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_83 : Operation 257 [1/2] (0.00ns)   --->   "%call_ln414 = call void @activation_accelerator_Pipeline_VITIS_LOOP_414_2, i16 %gmem1, i63 %trunc_ln1, i16 %buf1" [activation_accelerator.cpp:414]   --->   Operation 257 'call' 'call_ln414' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_83 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end90"   --->   Operation 258 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ config_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
config_r_read       (read         ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111]
stage_read          (read         ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111]
out_r_read          (read         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
in1_read            (read         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
in0_read            (read         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
var_1_loc           (alloca       ) [ 000000000011111111100000000000000000000000000000000000000000000000000000000000000000]
sum_loc             (alloca       ) [ 000000000011110000000000000000000000000000000000000000000000000000000000000000000000]
sum_sq_loc          (alloca       ) [ 000000000000000000000000000000000011110000000000000000000000000000000000000000000000]
sum_4_loc           (alloca       ) [ 000000000000000000000000000000000000000000000000000000001111111111000000000000000000]
max_val_4_loc       (alloca       ) [ 000000000000000000000000000000000000000000000000000000001111111100000000000000000000]
spectopmodule_ln397 (spectopmodule) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_mask              (alloca       ) [ 000000000000000000000000000000000000000000000000000000001111111000000000000000000000]
exp_x               (alloca       ) [ 000000000000000000000000000000000000000000000000000000001111111111100000000000000000]
x                   (alloca       ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111]
y                   (alloca       ) [ 000000000000000000000000000000000000000000000000000000001110000000000011100000000000]
switch_ln410        (switch       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln2           (partselect   ) [ 001110000000000000000000000000000000000000000000000000000000000000000000000000000000]
switch_ln420        (switch       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln            (partselect   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000111111111]
trunc_ln1           (partselect   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000111111111]
sext_ln465          (sext         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr          (getelementptr) [ 000111111100000000000000000000000000000000000000000000000000000000000000000000000000]
empty_48            (writereq     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln465          (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_49            (writeresp    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln469            (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_loc_load        (load         ) [ 000000000000001100000000000000000000000000000000000000000000000000000000000000000000]
mean                (fmul         ) [ 000000000000000011111111111111111100000000000000000000000000000000000000000000000000]
call_ln189          (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
var_1_loc_load      (load         ) [ 000000000000000000011000000000000000000000000000000000000000000000000000000000000000]
var                 (fmul         ) [ 000000000000000000000111100000000000000000000000000000000000000000000000000000000000]
x_assign_3          (fadd         ) [ 000000000000000000000000011111111000000000000000000000000000000000000000000000000000]
stddev              (fsqrt        ) [ 000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
call_ln189          (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln464            (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln469           (ret          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_sq_loc_load     (load         ) [ 000000000000000000000000000000000000001100000000000000000000000000000000000000000000]
mean_sq             (fmul         ) [ 000000000000000000000000000000000000000011110000000000000000000000000000000000000000]
x_assign_2          (fadd         ) [ 000000000000000000000000000000000000000000001111111100000000000000000000000000000000]
rms                 (fsqrt        ) [ 000000000000000000000000000000000000000000000000000010000000000000000000000000000000]
call_ln13           (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_mask_addr         (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000100000000000000000000000]
max_val             (load         ) [ 000000000000000000000000000000000000000000000000000000000000011000000000000000000000]
call_ln381          (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
max_val_4_loc_load  (load         ) [ 000000000000000000000000000000000000000000000000000000000000000010000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_4_loc_load      (load         ) [ 000000000000000000000000000000000000000000000000000000000000000000100000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln431          (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln436            (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln411          (sext         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem0_addr          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000011111100]
sext_ln414          (sext         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem1_addr          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000011111100]
empty               (readreq      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_47            (readreq      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln411          (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln414          (call         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stage">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="config_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buf1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buf2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_18"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_17"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_16"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_15"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_13"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_14"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_12"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_145_11"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_465_4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_186_1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_191_2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_197_3"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_171_1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_176_2"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_160_1"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_152_1"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_380_1"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_382_2"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_385_3"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_389_4"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_safe_softmax"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_206_1"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_424_3"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_411_1"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_VITIS_LOOP_414_2"/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="var_1_loc_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="var_1_loc/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sum_loc_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sum_sq_loc_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_sq_loc/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sum_4_loc_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_4_loc/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="max_val_4_loc_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val_4_loc/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="x_mask_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_mask/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="exp_x_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="x_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="y_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="config_r_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="config_r_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="stage_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="24"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="out_r_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="in1_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="in0_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in0_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_writeresp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="0" index="2" bw="17" slack="0"/>
<pin id="226" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_48/2 empty_49/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_readreq_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="0" index="2" bw="17" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/75 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_readreq_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="16" slack="0"/>
<pin id="240" dir="0" index="2" bw="17" slack="0"/>
<pin id="241" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_47/75 "/>
</bind>
</comp>

<comp id="244" class="1004" name="x_mask_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_mask_addr/59 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="15" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val/59 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_18_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="0" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="0" index="2" bw="16" slack="0"/>
<pin id="261" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_17_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="0" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="0" index="2" bw="16" slack="0"/>
<pin id="269" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_16_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="0" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="16" slack="0"/>
<pin id="277" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_15_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="0" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="16" slack="0"/>
<pin id="285" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_13_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="0" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="0" index="2" bw="16" slack="0"/>
<pin id="293" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_14_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="0" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="16" slack="0"/>
<pin id="301" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_12_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="0" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="0" index="2" bw="16" slack="0"/>
<pin id="309" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="0" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="16" slack="0"/>
<pin id="317" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_145_11_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="0" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="0" index="2" bw="16" slack="0"/>
<pin id="325" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_465_4_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="0" slack="0"/>
<pin id="331" dir="0" index="1" bw="16" slack="0"/>
<pin id="332" dir="0" index="2" bw="63" slack="2"/>
<pin id="333" dir="0" index="3" bw="16" slack="0"/>
<pin id="334" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln465/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_186_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="0" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="32" slack="2"/>
<pin id="342" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_191_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="0" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="32" slack="1"/>
<pin id="348" dir="0" index="3" bw="32" slack="7"/>
<pin id="349" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln189/16 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_197_3_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="0" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="32" slack="17"/>
<pin id="355" dir="0" index="3" bw="32" slack="0"/>
<pin id="356" dir="0" index="4" bw="16" slack="0"/>
<pin id="357" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln189/32 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_171_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="0" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="32" slack="2"/>
<pin id="364" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/35 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_176_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="0" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="32" slack="0"/>
<pin id="370" dir="0" index="3" bw="16" slack="0"/>
<pin id="371" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln13/51 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_160_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="0" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="16" slack="0"/>
<pin id="378" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/54 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_152_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="0" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="16" slack="0"/>
<pin id="385" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/54 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_380_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="0" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="392" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/57 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_382_2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="0" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="1"/>
<pin id="398" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="399" dir="0" index="3" bw="32" slack="6"/>
<pin id="400" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln381/61 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_385_3_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="0" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="32" slack="0"/>
<pin id="406" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="407" dir="0" index="4" bw="32" slack="8"/>
<pin id="408" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/63 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_389_4_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="0" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="32" slack="0"/>
<pin id="414" dir="0" index="3" bw="16" slack="0"/>
<pin id="415" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/65 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_float_safe_softmax_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="0" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="16" slack="0"/>
<pin id="422" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln431/68 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_206_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="0" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="429" dir="0" index="3" bw="16" slack="0"/>
<pin id="430" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/71 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_424_3_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="0" slack="0"/>
<pin id="435" dir="0" index="1" bw="16" slack="0"/>
<pin id="436" dir="0" index="2" bw="16" slack="0"/>
<pin id="437" dir="0" index="3" bw="16" slack="0"/>
<pin id="438" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/73 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_411_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="0" slack="0"/>
<pin id="445" dir="0" index="1" bw="16" slack="0"/>
<pin id="446" dir="0" index="2" bw="63" slack="8"/>
<pin id="447" dir="0" index="3" bw="16" slack="0"/>
<pin id="448" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln411/82 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_activation_accelerator_Pipeline_VITIS_LOOP_414_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="0" slack="0"/>
<pin id="454" dir="0" index="1" bw="16" slack="0"/>
<pin id="455" dir="0" index="2" bw="63" slack="8"/>
<pin id="456" dir="0" index="3" bw="16" slack="0"/>
<pin id="457" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln414/82 "/>
</bind>
</comp>

<comp id="461" class="1004" name="grp_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="x_assign_3/21 x_assign_2/40 sum_2/3 diff/3 var_1/10 sub22_i/3 sum_sq_1/6 add_i1/10 x_assign_4/3 sum_2/16 x_assign/3 sum_1/16 sum/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="grp_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mean/13 var/18 mean_sq/37 mul_i3/7 mul_i2/3 val/23 mul_i/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="grp_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="1"/>
<pin id="474" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsqrt(503) " fcode="fsqrt"/>
<opset="stddev/25 rms/44 "/>
</bind>
</comp>

<comp id="478" class="1005" name="reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mean mean_sq "/>
</bind>
</comp>

<comp id="485" class="1005" name="reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_3 x_assign_2 "/>
</bind>
</comp>

<comp id="490" class="1005" name="reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="1"/>
<pin id="492" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stddev rms "/>
</bind>
</comp>

<comp id="496" class="1004" name="trunc_ln2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="63" slack="0"/>
<pin id="498" dir="0" index="1" bw="64" slack="0"/>
<pin id="499" dir="0" index="2" bw="1" slack="0"/>
<pin id="500" dir="0" index="3" bw="7" slack="0"/>
<pin id="501" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="trunc_ln_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="63" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="0" index="2" bw="1" slack="0"/>
<pin id="510" dir="0" index="3" bw="7" slack="0"/>
<pin id="511" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="trunc_ln1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="63" slack="0"/>
<pin id="518" dir="0" index="1" bw="64" slack="0"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="0" index="3" bw="7" slack="0"/>
<pin id="521" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sext_ln465_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="63" slack="1"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln465/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="gmem2_addr_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="0"/>
<pin id="531" dir="0" index="1" bw="64" slack="0"/>
<pin id="532" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sum_loc_load_load_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="4"/>
<pin id="538" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/13 "/>
</bind>
</comp>

<comp id="540" class="1004" name="var_1_loc_load_load_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="9"/>
<pin id="542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="var_1_loc_load/18 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sum_sq_loc_load_load_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="4"/>
<pin id="546" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_sq_loc_load/37 "/>
</bind>
</comp>

<comp id="548" class="1004" name="max_val_4_loc_load_load_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="8"/>
<pin id="550" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_4_loc_load/63 "/>
</bind>
</comp>

<comp id="552" class="1004" name="sum_4_loc_load_load_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="10"/>
<pin id="554" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_4_loc_load/65 "/>
</bind>
</comp>

<comp id="556" class="1004" name="sext_ln411_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="63" slack="1"/>
<pin id="558" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln411/75 "/>
</bind>
</comp>

<comp id="559" class="1004" name="gmem0_addr_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="0"/>
<pin id="561" dir="0" index="1" bw="64" slack="0"/>
<pin id="562" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/75 "/>
</bind>
</comp>

<comp id="566" class="1004" name="sext_ln414_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="63" slack="1"/>
<pin id="568" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln414/75 "/>
</bind>
</comp>

<comp id="569" class="1004" name="gmem1_addr_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="64" slack="0"/>
<pin id="571" dir="0" index="1" bw="64" slack="0"/>
<pin id="572" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/75 "/>
</bind>
</comp>

<comp id="576" class="1005" name="config_r_read_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="config_r_read "/>
</bind>
</comp>

<comp id="580" class="1005" name="stage_read_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="24"/>
<pin id="582" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="stage_read "/>
</bind>
</comp>

<comp id="584" class="1005" name="var_1_loc_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="7"/>
<pin id="586" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="var_1_loc "/>
</bind>
</comp>

<comp id="590" class="1005" name="sum_loc_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="2"/>
<pin id="592" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="596" class="1005" name="sum_sq_loc_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="2"/>
<pin id="598" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sum_sq_loc "/>
</bind>
</comp>

<comp id="602" class="1005" name="sum_4_loc_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="8"/>
<pin id="604" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="sum_4_loc "/>
</bind>
</comp>

<comp id="608" class="1005" name="max_val_4_loc_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="6"/>
<pin id="610" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="max_val_4_loc "/>
</bind>
</comp>

<comp id="614" class="1005" name="trunc_ln2_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="63" slack="1"/>
<pin id="616" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="620" class="1005" name="trunc_ln_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="63" slack="1"/>
<pin id="622" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="626" class="1005" name="trunc_ln1_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="63" slack="1"/>
<pin id="628" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="632" class="1005" name="gmem2_addr_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="3"/>
<pin id="634" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="643" class="1005" name="var_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="1"/>
<pin id="645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="var "/>
</bind>
</comp>

<comp id="651" class="1005" name="x_mask_addr_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="15" slack="1"/>
<pin id="653" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="x_mask_addr "/>
</bind>
</comp>

<comp id="656" class="1005" name="max_val_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="1"/>
<pin id="658" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val "/>
</bind>
</comp>

<comp id="667" class="1005" name="gmem0_addr_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="16" slack="1"/>
<pin id="669" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="672" class="1005" name="gmem1_addr_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="16" slack="1"/>
<pin id="674" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="677" class="1004" name="grp_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="679" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="680" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="y/7 y/3 val/14 y/3 y/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="grp_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="683" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="684" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp/2 tmp_5/7 tmp/7 "/>
</bind>
</comp>

<comp id="685" class="1004" name="grp_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="687" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="688" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/2 tmp_3/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="159"><net_src comp="26" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="22" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="6" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="108" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="40" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="229"><net_src comp="112" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="235"><net_src comp="150" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="40" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="242"><net_src comp="150" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="249"><net_src comp="136" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="136" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="244" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="262"><net_src comp="90" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="184" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="16" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="270"><net_src comp="92" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="184" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="16" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="278"><net_src comp="94" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="184" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="16" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="286"><net_src comp="96" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="184" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="16" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="294"><net_src comp="98" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="184" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="16" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="302"><net_src comp="100" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="188" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="18" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="310"><net_src comp="102" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="184" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="16" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="318"><net_src comp="104" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="184" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="16" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="326"><net_src comp="106" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="188" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="18" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="335"><net_src comp="110" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="4" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="20" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="343"><net_src comp="114" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="350"><net_src comp="118" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="358"><net_src comp="124" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="20" pin="0"/><net_sink comp="351" pin=4"/></net>

<net id="365"><net_src comp="126" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="372"><net_src comp="128" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="20" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="379"><net_src comp="130" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="20" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="132" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="20" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="394"><net_src comp="134" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="401"><net_src comp="138" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="409"><net_src comp="140" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="416"><net_src comp="142" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="20" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="423"><net_src comp="144" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="20" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="431"><net_src comp="146" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="20" pin="0"/><net_sink comp="425" pin=3"/></net>

<net id="439"><net_src comp="148" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="16" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="441"><net_src comp="18" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="442"><net_src comp="20" pin="0"/><net_sink comp="433" pin=3"/></net>

<net id="449"><net_src comp="152" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="0" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="16" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="458"><net_src comp="154" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="2" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="18" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="465"><net_src comp="120" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="116" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="471" pin="2"/><net_sink comp="351" pin=3"/></net>

<net id="476"><net_src comp="122" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="471" pin="2"/><net_sink comp="366" pin=2"/></net>

<net id="481"><net_src comp="466" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="484"><net_src comp="478" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="488"><net_src comp="461" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="493"><net_src comp="471" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="351" pin=3"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="502"><net_src comp="78" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="204" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="74" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="505"><net_src comp="80" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="512"><net_src comp="78" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="216" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="74" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="80" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="522"><net_src comp="78" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="210" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="524"><net_src comp="74" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="525"><net_src comp="80" pin="0"/><net_sink comp="516" pin=3"/></net>

<net id="533"><net_src comp="4" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="535"><net_src comp="529" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="539"><net_src comp="536" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="543"><net_src comp="540" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="547"><net_src comp="544" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="551"><net_src comp="548" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="555"><net_src comp="552" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="563"><net_src comp="0" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="556" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="565"><net_src comp="559" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="573"><net_src comp="2" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="566" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="575"><net_src comp="569" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="579"><net_src comp="192" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="198" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="156" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="344" pin=3"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="593"><net_src comp="160" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="599"><net_src comp="164" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="605"><net_src comp="168" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="402" pin=4"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="611"><net_src comp="172" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="395" pin=3"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="617"><net_src comp="496" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="623"><net_src comp="506" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="629"><net_src comp="516" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="635"><net_src comp="529" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="646"><net_src comp="466" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="654"><net_src comp="244" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="659"><net_src comp="251" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="670"><net_src comp="559" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="675"><net_src comp="569" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="237" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {2 3 4 5 6 7 8 9 }
	Port: buf0 | {82 83 }
	Port: buf1 | {82 83 }
	Port: buf2 | {32 33 51 52 54 55 65 66 68 69 71 72 73 74 }
 - Input state : 
	Port: activation_accelerator : gmem0 | {75 76 77 78 79 80 81 82 83 }
	Port: activation_accelerator : gmem1 | {75 76 77 78 79 80 81 82 83 }
	Port: activation_accelerator : in0 | {1 }
	Port: activation_accelerator : in1 | {1 }
	Port: activation_accelerator : out_r | {1 }
	Port: activation_accelerator : stage | {1 }
	Port: activation_accelerator : config_r | {1 }
	Port: activation_accelerator : buf0 | {1 10 34 53 56 67 70 73 74 }
	Port: activation_accelerator : buf1 | {1 56 70 73 74 }
	Port: activation_accelerator : buf2 | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
	State 2
		gmem2_addr : 1
		empty_48 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		mean : 1
	State 14
	State 15
	State 16
	State 17
	State 18
		var : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		call_ln189 : 1
	State 33
	State 34
	State 35
	State 36
	State 37
		mean_sq : 1
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
		call_ln13 : 1
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
		max_val : 1
	State 60
	State 61
	State 62
	State 63
		call_ln0 : 1
	State 64
	State 65
		call_ln0 : 1
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
		gmem0_addr : 1
		empty : 2
		gmem1_addr : 1
		empty_47 : 2
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                        Functional Unit                       |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_145_18_fu_257 |    0    |    0    |  0.427  |    95   |    45   |    0    |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_145_17_fu_265 |    0    |    0    |  0.427  |    95   |    45   |    0    |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_145_16_fu_273 |    0    |    0    |  0.427  |    95   |    45   |    0    |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_145_15_fu_281 |    0    |    0    |  0.427  |    95   |    45   |    0    |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_145_13_fu_289 |    0    |    0    |  0.427  |    95   |    45   |    0    |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_145_14_fu_297 |    0    |    0    |  0.427  |    95   |    45   |    0    |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_145_12_fu_305 |    0    |    0    |  0.427  |    95   |    45   |    0    |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_145_1_fu_313 |    0    |    0    |  0.427  |    95   |    45   |    0    |
|          | grp_activation_accelerator_Pipeline_VITIS_LOOP_145_11_fu_321 |    0    |    0    |  0.427  |    95   |    45   |    0    |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_465_4_fu_329 |    0    |    0    |  0.427  |    64   |    45   |    0    |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_186_1_fu_338 |    0    |    2    |  0.854  |   355   |   268   |    0    |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_191_2_fu_344 |    0    |    5    |   1.33  |   579   |   417   |    0    |
|   call   |  grp_activation_accelerator_Pipeline_VITIS_LOOP_197_3_fu_351 |    0    |    2    |  0.427  |   467   |   259   |    0    |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_171_1_fu_360 |    0    |    5    |  0.854  |   515   |   403   |    0    |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_176_2_fu_366 |    0    |    0    |  0.427  |   176   |    45   |    0    |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_160_1_fu_374 |    0    |    12   |  0.854  |   951   |   1340  |    0    |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_152_1_fu_381 |    0    |    9    |  0.854  |   759   |   1205  |    0    |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_380_1_fu_388 |    0    |    3    |  0.854  |   335   |   189   |    0    |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_382_2_fu_395 |    0    |    0    |  1.281  |   128   |   157   |    0    |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_385_3_fu_402 |    0    |    9    |   1.33  |   839   |   1187  |    0    |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_389_4_fu_410 |    0    |    0    |  0.427  |   176   |    45   |    0    |
|          |                 grp_float_safe_softmax_fu_418                |    58   |    18   |  3.465  |   1805  |   2517  |    0    |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_206_1_fu_425 |    0    |    2    |  0.854  |   418   |   268   |    0    |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_424_3_fu_433 |    0    |    0    |  0.854  |   260   |   848   |    0    |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_411_1_fu_443 |    0    |    0    |    0    |    65   |    36   |    0    |
|          |  grp_activation_accelerator_Pipeline_VITIS_LOOP_414_2_fu_452 |    0    |    0    |    0    |    65   |    36   |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fexp   |                          grp_fu_681                          |    0    |    7    |    0    |   324   |   905   |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fadd   |                          grp_fu_461                          |    0    |    2    |    0    |   227   |   214   |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fmul   |                          grp_fu_466                          |    0    |    3    |    0    |   128   |   135   |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   config_r_read_read_fu_192                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    stage_read_read_fu_198                    |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |                    out_r_read_read_fu_204                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     in1_read_read_fu_210                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     in0_read_read_fu_216                     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| writeresp|                     grp_writeresp_fu_222                     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|  readreq |                      grp_readreq_fu_230                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      grp_readreq_fu_237                      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fsqrt  |                          grp_fu_471                          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                       trunc_ln2_fu_496                       |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|                        trunc_ln_fu_506                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       trunc_ln1_fu_516                       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                       sext_ln465_fu_526                      |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |                       sext_ln411_fu_556                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       sext_ln414_fu_566                      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fdiv   |                          grp_fu_677                          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fcmp   |                          grp_fu_685                          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                              |    58   |    79   |  18.935 |   9491  |  10924  |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
| buf0 |   30   |    0   |    0   |    0   |
| buf1 |   30   |    0   |    0   |    0   |
| buf2 |   30   |    0   |    0   |    0   |
| exp_x|   58   |    0   |    0   |    0   |
|   x  |   58   |    0   |    0   |    0   |
|x_mask|   58   |    0   |    0   |    0   |
|   y  |   58   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|   322  |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|config_r_read_reg_576|   32   |
|  gmem0_addr_reg_667 |   16   |
|  gmem1_addr_reg_672 |   16   |
|  gmem2_addr_reg_632 |   16   |
|max_val_4_loc_reg_608|   32   |
|   max_val_reg_656   |   32   |
|       reg_478       |   32   |
|       reg_485       |   32   |
|       reg_490       |   32   |
|  stage_read_reg_580 |   32   |
|  sum_4_loc_reg_602  |   32   |
|   sum_loc_reg_590   |   32   |
|  sum_sq_loc_reg_596 |   32   |
|  trunc_ln1_reg_626  |   63   |
|  trunc_ln2_reg_614  |   63   |
|   trunc_ln_reg_620  |   63   |
|  var_1_loc_reg_584  |   32   |
|     var_reg_643     |   32   |
| x_mask_addr_reg_651 |   15   |
+---------------------+--------+
|        Total        |   636  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                     grp_writeresp_fu_222                    |  p0  |   2  |   1  |    2   |
|                     grp_writeresp_fu_222                    |  p1  |   2  |  16  |   32   ||    9    |
|                      grp_readreq_fu_230                     |  p1  |   2  |  16  |   32   ||    9    |
|                      grp_readreq_fu_237                     |  p1  |   2  |  16  |   32   ||    9    |
|                      grp_access_fu_251                      |  p0  |   2  |  15  |   30   ||    9    |
| grp_activation_accelerator_Pipeline_VITIS_LOOP_197_3_fu_351 |  p3  |   2  |  32  |   64   ||    9    |
| grp_activation_accelerator_Pipeline_VITIS_LOOP_176_2_fu_366 |  p2  |   2  |  32  |   64   ||    9    |
|                          grp_fu_461                         |  p0  |   2  |  32  |   64   ||    9    |
|                          grp_fu_466                         |  p0  |   3  |  32  |   96   ||    14   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Total                            |      |      |      |   416  ||  3.892  ||    77   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   58   |   79   |   18   |  9491  |  10924 |    0   |
|   Memory  |   322  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   77   |    -   |
|  Register |    -   |    -   |    -   |   636  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   380  |   79   |   22   |  10127 |  11001 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
