INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/CFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/LINE_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LINE_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/MAU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/SPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/STACK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STACK
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
