// Seed: 2489293366
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    output logic id_2
);
  assign id_0 = id_1;
  logic id_3;
  type_8 id_4 (
      .id_0(id_0),
      .id_1(id_3),
      .id_2(id_3)
  );
  assign id_3 = 1;
endmodule
