# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../uart_receiver.srcs/sources_1/new/uart_receiver.vhd" \

# Do not sort compile order
nosort
