

================================================================
== Vivado HLS Report for 'max_pool2'
================================================================
* Date:           Fri Apr 14 19:33:03 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.416|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  233|  233|  233|  233|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |  232|  232|        58|          -|          -|     4|    no    |
        | + Loop 1.1          |   56|   56|        14|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1      |   12|   12|         6|          -|          -|     2|    no    |
        |   +++ Loop 1.1.1.1  |    4|    4|         2|          -|          -|     2|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    203|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     47|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     92|    -|
|Register         |        -|      -|      87|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      87|    342|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+-------+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP48E| FF| LUT| URAM|
    +------------------------+--------------------+---------+-------+---+----+-----+
    |cnn_mux_104_15_1_1_U21  |cnn_mux_104_15_1_1  |        0|      0|  0|  47|    0|
    +------------------------+--------------------+---------+-------+---+----+-----+
    |Total                   |                    |        0|      0|  0|  47|    0|
    +------------------------+--------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln1494_1_fu_453_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln1494_fu_401_p2     |     +    |      0|  0|  21|          14|          14|
    |add_ln22_1_fu_443_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln22_fu_351_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln703_fu_396_p2      |     +    |      0|  0|  22|          15|          15|
    |c_fu_421_p2              |     +    |      0|  0|  13|           2|           4|
    |pc_fu_437_p2             |     +    |      0|  0|  10|           2|           1|
    |pr_fu_345_p2             |     +    |      0|  0|  10|           2|           1|
    |r_fu_329_p2              |     +    |      0|  0|  13|           4|           2|
    |icmp_ln1494_1_fu_406_p2  |   icmp   |      0|  0|  13|          15|           1|
    |icmp_ln1494_fu_497_p2    |   icmp   |      0|  0|  13|          15|          15|
    |icmp_ln19_fu_339_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_fu_431_p2      |   icmp   |      0|  0|   9|           2|           3|
    |pool_feature_V_d0        |  select  |      0|  0|  14|           1|          14|
    |select_ln22_fu_503_p3    |  select  |      0|  0|  15|           1|          15|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 203|          91|         104|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  38|          7|    1|          7|
    |c_0_reg_237       |   9|          2|    4|          8|
    |p_Val2_s_reg_249  |   9|          2|   15|         30|
    |pc_0_reg_284      |   9|          2|    2|          4|
    |pool_1_reg_272    |   9|          2|   15|         30|
    |pr_0_reg_261      |   9|          2|    2|          4|
    |r_0_reg_225       |   9|          2|    4|          8|
    +------------------+----+-----------+-----+-----------+
    |Total             |  92|         19|   43|         91|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   6|   0|    6|          0|
    |b_V_cast_reg_517      |  15|   0|   15|          0|
    |c_0_reg_237           |   4|   0|    4|          0|
    |p_Val2_s_reg_249      |  15|   0|   15|          0|
    |pc_0_reg_284          |   2|   0|    2|          0|
    |pc_reg_564            |   2|   0|    2|          0|
    |pool_1_reg_272        |  15|   0|   15|          0|
    |pr_0_reg_261          |   2|   0|    2|          0|
    |pr_reg_546            |   2|   0|    2|          0|
    |r_0_reg_225           |   4|   0|    4|          0|
    |sext_ln703_reg_522    |  14|   0|   14|          0|
    |trunc_ln26_1_reg_530  |   2|   0|    2|          0|
    |zext_ln20_1_reg_551   |   4|   0|    8|          4|
    +----------------------+----+----+-----+-----------+
    |Total                 |  87|   0|   91|          4|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     max_pool2    | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     max_pool2    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     max_pool2    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     max_pool2    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     max_pool2    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     max_pool2    | return value |
|feature_0_V_address0     | out |    6|  ap_memory |    feature_0_V   |     array    |
|feature_0_V_ce0          | out |    1|  ap_memory |    feature_0_V   |     array    |
|feature_0_V_q0           |  in |   15|  ap_memory |    feature_0_V   |     array    |
|feature_1_V_address0     | out |    6|  ap_memory |    feature_1_V   |     array    |
|feature_1_V_ce0          | out |    1|  ap_memory |    feature_1_V   |     array    |
|feature_1_V_q0           |  in |   15|  ap_memory |    feature_1_V   |     array    |
|feature_2_V_address0     | out |    6|  ap_memory |    feature_2_V   |     array    |
|feature_2_V_ce0          | out |    1|  ap_memory |    feature_2_V   |     array    |
|feature_2_V_q0           |  in |   15|  ap_memory |    feature_2_V   |     array    |
|feature_3_V_address0     | out |    6|  ap_memory |    feature_3_V   |     array    |
|feature_3_V_ce0          | out |    1|  ap_memory |    feature_3_V   |     array    |
|feature_3_V_q0           |  in |   15|  ap_memory |    feature_3_V   |     array    |
|feature_4_V_address0     | out |    6|  ap_memory |    feature_4_V   |     array    |
|feature_4_V_ce0          | out |    1|  ap_memory |    feature_4_V   |     array    |
|feature_4_V_q0           |  in |   15|  ap_memory |    feature_4_V   |     array    |
|feature_5_V_address0     | out |    6|  ap_memory |    feature_5_V   |     array    |
|feature_5_V_ce0          | out |    1|  ap_memory |    feature_5_V   |     array    |
|feature_5_V_q0           |  in |   15|  ap_memory |    feature_5_V   |     array    |
|feature_6_V_address0     | out |    6|  ap_memory |    feature_6_V   |     array    |
|feature_6_V_ce0          | out |    1|  ap_memory |    feature_6_V   |     array    |
|feature_6_V_q0           |  in |   15|  ap_memory |    feature_6_V   |     array    |
|feature_7_V_address0     | out |    6|  ap_memory |    feature_7_V   |     array    |
|feature_7_V_ce0          | out |    1|  ap_memory |    feature_7_V   |     array    |
|feature_7_V_q0           |  in |   15|  ap_memory |    feature_7_V   |     array    |
|feature_8_V_address0     | out |    6|  ap_memory |    feature_8_V   |     array    |
|feature_8_V_ce0          | out |    1|  ap_memory |    feature_8_V   |     array    |
|feature_8_V_q0           |  in |   15|  ap_memory |    feature_8_V   |     array    |
|feature_9_V_address0     | out |    6|  ap_memory |    feature_9_V   |     array    |
|feature_9_V_ce0          | out |    1|  ap_memory |    feature_9_V   |     array    |
|feature_9_V_q0           |  in |   15|  ap_memory |    feature_9_V   |     array    |
|feature_V_offset         |  in |    4|   ap_none  | feature_V_offset |    scalar    |
|pool_feature_V_address0  | out |    8|  ap_memory |  pool_feature_V  |     array    |
|pool_feature_V_ce0       | out |    1|  ap_memory |  pool_feature_V  |     array    |
|pool_feature_V_we0       | out |    1|  ap_memory |  pool_feature_V  |     array    |
|pool_feature_V_d0        | out |   14|  ap_memory |  pool_feature_V  |     array    |
|b_V                      |  in |   10|   ap_none  |        b_V       |    scalar    |
+-------------------------+-----+-----+------------+------------------+--------------+

