# UART-Transmitter-Receiver
SystemVerilog-based UART TX/RX project with testbenches and simulation using ModelSim


## ğŸ§  Key Features

- âœ… Fully synthesizable SystemVerilog RTL
- âœ… Implements UART protocol (start bit, 8-bit data, stop bit)
- âœ… Verified via testbenches with realistic stimuli
- âœ… Loopback test confirms end-to-end data transfer

## ğŸ“Œ Tools Used

- **ModelSim** â€“ Simulation and waveform verification
- **SystemVerilog** â€“ RTL design and testbenches

## ğŸ“¸ Simulation Snapshots

Screenshots of waveform results included under `SIM/`.

## ğŸ™‹â€â™‚ï¸ Author

**Rathish S G**  
Final Year ECE Student | VLSI Enthusiast  
Currently training in Verilog, SV, UVM, and Perl

---

Feel free to use, modify, or contribute to this repo!
