vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd" \
"../../../bd/design_1/ip/design_1_microblaze_0_axi_intc_0/sim/design_1_microblaze_0_axi_intc_0.vhd" \
"../../../bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd" \
"../../../bd/design_1/ip/design_1_mii_to_rmii_0_0/sim/design_1_mii_to_rmii_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_timer_0_0/sim/design_1_axi_timer_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_ethernetlite_0_0/sim/design_1_axi_ethernetlite_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_psr_aclk1_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/sim/design_1_rst_mig_7series_0_81M_0.vhd" \
"../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" \
"../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_timer_0_1/sim/design_1_axi_timer_0_1.vhd" \
"../../../bd/design_1/ip/design_1_PmodALS_0_0/src/PmodALS_axi_quad_spi_0_0/sim/PmodALS_axi_quad_spi_0_0.vhd" \

vhdl xbip_utils_v3_0_9  \
"../../../../lab5_try2.srcs/sources_1/bd/design_1/ip/design_1_decision_ip_0_0/src/cordic_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vhdl c_reg_fd_v12_0_5  \
"../../../../lab5_try2.srcs/sources_1/bd/design_1/ip/design_1_decision_ip_0_0/src/cordic_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \

vhdl xbip_dsp48_wrapper_v3_0_4  \
"../../../../lab5_try2.srcs/sources_1/bd/design_1/ip/design_1_decision_ip_0_0/src/cordic_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vhdl xbip_pipe_v3_0_5  \
"../../../../lab5_try2.srcs/sources_1/bd/design_1/ip/design_1_decision_ip_0_0/src/cordic_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vhdl xbip_dsp48_addsub_v3_0_5  \
"../../../../lab5_try2.srcs/sources_1/bd/design_1/ip/design_1_decision_ip_0_0/src/cordic_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vhdl xbip_addsub_v3_0_5  \
"../../../../lab5_try2.srcs/sources_1/bd/design_1/ip/design_1_decision_ip_0_0/src/cordic_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \

vhdl c_addsub_v12_0_12  \
"../../../../lab5_try2.srcs/sources_1/bd/design_1/ip/design_1_decision_ip_0_0/src/cordic_0/hdl/c_addsub_v12_0_vh_rfs.vhd" \

vhdl xbip_bram18k_v3_0_5  \
"../../../../lab5_try2.srcs/sources_1/bd/design_1/ip/design_1_decision_ip_0_0/src/cordic_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vhdl mult_gen_v12_0_14  \
"../../../../lab5_try2.srcs/sources_1/bd/design_1/ip/design_1_decision_ip_0_0/src/cordic_0/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vhdl axi_utils_v2_0_5  \
"../../../../lab5_try2.srcs/sources_1/bd/design_1/ip/design_1_decision_ip_0_0/src/cordic_0/hdl/axi_utils_v2_0_vh_rfs.vhd" \

vhdl cordic_v6_0_14  \
"../../../../lab5_try2.srcs/sources_1/bd/design_1/ip/design_1_decision_ip_0_0/src/cordic_0/hdl/cordic_v6_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_decision_ip_0_0/src/cordic_0/sim/cordic_0.vhd" \

nosort
