{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712744022802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712744022807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 04:13:42 2024 " "Processing started: Wed Apr 10 04:13:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712744022807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744022807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyecto_2 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto_2 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744022807 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712744023601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712744023601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arr2bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file arr2bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arr2bits " "Found entity 1: arr2bits" {  } { { "arr2bits.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/arr2bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744030905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744030905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_vect_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_vect_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_vect_tb " "Found entity 1: alu_vect_tb" {  } { { "alu_vect_tb.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/alu_vect_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744030909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744030909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_vect.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_vect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_vect " "Found entity 1: alu_vect" {  } { { "alu_vect.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/alu_vect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744030913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744030913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllerv_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file controllerv_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controllerV_tb " "Found entity 1: controllerV_tb" {  } { { "controllerV_tb.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controllerV_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744030918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744030918 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controllerV.sv(38) " "Verilog HDL warning at controllerV.sv(38): extended using \"x\" or \"z\"" {  } { { "controllerV.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controllerV.sv" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712744030921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllerv.sv 1 1 " "Found 1 design units, including 1 entities, in source file controllerv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controllerV " "Found entity 1: controllerV" {  } { { "controllerV.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controllerV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744030922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744030922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regv_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regv_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegV_tb " "Found entity 1: RegV_tb" {  } { { "RegV_tb.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/RegV_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744030926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744030926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regv.sv 1 1 " "Found 1 design units, including 1 entities, in source file regv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegV " "Found entity 1: RegV" {  } { { "RegV.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/RegV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744030931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744030931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744030935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744030935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744030939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744030939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744030943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744030943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/testbench.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744030948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744030948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744030952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744030952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744030957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744030957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller.sv(44) " "Verilog HDL warning at controller.sv(44): extended using \"x\" or \"z\"" {  } { { "controller.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controller.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712744030960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744030962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744030962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditional.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditional.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conditional " "Found entity 1: conditional" {  } { { "conditional.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/conditional.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744030966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744030966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744030971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744030971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard " "Found entity 1: hazard" {  } { { "hazard.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/hazard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744030975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744030975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744030980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744030980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744030984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744030984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744030989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744030989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744030993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744030993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744030998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744030998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenrc.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenrc " "Found entity 1: flopenrc" {  } { { "flopenrc.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/flopenrc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744031003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744031003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floprc.sv 1 1 " "Found 1 design units, including 1 entities, in source file floprc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 floprc " "Found entity 1: floprc" {  } { { "floprc.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/floprc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744031007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744031007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744031012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744031012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744031017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744031017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eqcmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file eqcmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eqcmp " "Found entity 1: eqcmp" {  } { { "eqcmp.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/eqcmp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744031021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744031021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744031026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744031026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_alu " "Found entity 1: testbench_alu" {  } { { "testbench_alu.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/testbench_alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744031031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744031031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_conditional.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_conditional.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_conditional " "Found entity 1: testbench_conditional" {  } { { "testbench_conditional.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/testbench_conditional.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744031036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744031036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_mux2 " "Found entity 1: testbench_mux2" {  } { { "testbench_mux2.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/testbench_mux2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744031041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744031041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_mux3 " "Found entity 1: testbench_mux3" {  } { { "testbench_mux3.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/testbench_mux3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744031046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744031046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_hazard.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_hazard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_hazard " "Found entity 1: testbench_hazard" {  } { { "testbench_hazard.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/testbench_hazard.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744031050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744031050 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 testbench_ram.sv(30) " "Verilog HDL Expression warning at testbench_ram.sv(30): truncated literal to match 32 bits" {  } { { "testbench_ram.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/testbench_ram.sv" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1712744031053 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 testbench_ram.sv(34) " "Verilog HDL Expression warning at testbench_ram.sv(34): truncated literal to match 32 bits" {  } { { "testbench_ram.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/testbench_ram.sv" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1712744031054 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 testbench_ram.sv(38) " "Verilog HDL Expression warning at testbench_ram.sv(38): truncated literal to match 32 bits" {  } { { "testbench_ram.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/testbench_ram.sv" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1712744031054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ram " "Found entity 1: testbench_ram" {  } { { "testbench_ram.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/testbench_ram.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744031056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744031056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramvectorial.v 1 1 " "Found 1 design units, including 1 entities, in source file ramvectorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramvectorial " "Found entity 1: ramvectorial" {  } { { "ramvectorial.v" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/ramvectorial.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744031061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744031061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_vect_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_vect_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_vect_2 " "Found entity 1: alu_vect_2" {  } { { "alu_vect_2.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/alu_vect_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744031066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744031066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_vect_2_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_vect_2_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_vect_2_tb " "Found entity 1: alu_vect_2_tb" {  } { { "alu_vect_2_tb.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/alu_vect_2_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744031071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744031071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_regfile " "Found entity 1: testbench_regfile" {  } { { "testbench_regfile.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/testbench_regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744031076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744031076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazardv.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazardv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazardV " "Found entity 1: hazardV" {  } { { "hazardV.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/hazardV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744031081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744031081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bits2arr.sv 1 1 " "Found 1 design units, including 1 entities, in source file bits2arr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bits2arr " "Found entity 1: bits2arr" {  } { { "bits2arr.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/bits2arr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744031086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744031086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arr2bits4mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file arr2bits4mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arr2bits4mem " "Found entity 1: arr2bits4mem" {  } { { "arr2bits4mem.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/arr2bits4mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744031091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744031091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bits2arr4mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file bits2arr4mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bits2arr4mem " "Found entity 1: bits2arr4mem" {  } { { "bits2arr4mem.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/bits2arr4mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744031096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744031096 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCPlus8D testbench_regfile.sv(14) " "Verilog HDL Implicit Net warning at testbench_regfile.sv(14): created implicit net for \"PCPlus8D\"" {  } { { "testbench_regfile.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/testbench_regfile.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031096 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712744031156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:branchmux " "Elaborating entity \"mux2\" for hierarchy \"mux2:branchmux\"" {  } { { "top.sv" "branchmux" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/top.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:m_processor " "Elaborating entity \"processor\" for hierarchy \"processor:m_processor\"" {  } { { "top.sv" "m_processor" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/top.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031178 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instvecorscalar.sv 1 1 " "Using design file instvecorscalar.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instVecOrScalar " "Found entity 1: instVecOrScalar" {  } { { "instvecorscalar.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/instvecorscalar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744031212 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712744031212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instVecOrScalar processor:m_processor\|instVecOrScalar:i " "Elaborating entity \"instVecOrScalar\" for hierarchy \"processor:m_processor\|instVecOrScalar:i\"" {  } { { "processor.sv" "i" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/processor.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller processor:m_processor\|controller:c " "Elaborating entity \"controller\" for hierarchy \"processor:m_processor\|controller:c\"" {  } { { "processor.sv" "c" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/processor.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floprc processor:m_processor\|controller:c\|floprc:flushedregsE " "Elaborating entity \"floprc\" for hierarchy \"processor:m_processor\|controller:c\|floprc:flushedregsE\"" {  } { { "controller.sv" "flushedregsE" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controller.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr processor:m_processor\|controller:c\|flopr:regsE " "Elaborating entity \"flopr\" for hierarchy \"processor:m_processor\|controller:c\|flopr:regsE\"" {  } { { "controller.sv" "regsE" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controller.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr processor:m_processor\|controller:c\|flopr:condregE " "Elaborating entity \"flopr\" for hierarchy \"processor:m_processor\|controller:c\|flopr:condregE\"" {  } { { "controller.sv" "condregE" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controller.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conditional processor:m_processor\|controller:c\|conditional:Cond " "Elaborating entity \"conditional\" for hierarchy \"processor:m_processor\|controller:c\|conditional:Cond\"" {  } { { "controller.sv" "Cond" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controller.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr processor:m_processor\|controller:c\|flopr:regsW " "Elaborating entity \"flopr\" for hierarchy \"processor:m_processor\|controller:c\|flopr:regsW\"" {  } { { "controller.sv" "regsW" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controller.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controllerV processor:m_processor\|controllerV:cv " "Elaborating entity \"controllerV\" for hierarchy \"processor:m_processor\|controllerV:cv\"" {  } { { "processor.sv" "cv" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/processor.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031274 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SetCondition controllerV.sv(25) " "Verilog HDL or VHDL warning at controllerV.sv(25): object \"SetCondition\" assigned a value but never read" {  } { { "controllerV.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controllerV.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712744031274 "|top|processor:m_processor|controllerV:cv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floprc processor:m_processor\|controllerV:cv\|floprc:flushedregsE " "Elaborating entity \"floprc\" for hierarchy \"processor:m_processor\|controllerV:cv\|floprc:flushedregsE\"" {  } { { "controllerV.sv" "flushedregsE" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controllerV.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr processor:m_processor\|controllerV:cv\|flopr:regsW " "Elaborating entity \"flopr\" for hierarchy \"processor:m_processor\|controllerV:cv\|flopr:regsW\"" {  } { { "controllerV.sv" "regsW" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/controllerV.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath processor:m_processor\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"processor:m_processor\|datapath:dp\"" {  } { { "processor.sv" "dp" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/processor.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr processor:m_processor\|datapath:dp\|flopenr:pcreg " "Elaborating entity \"flopenr\" for hierarchy \"processor:m_processor\|datapath:dp\|flopenr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor:m_processor\|datapath:dp\|adder:pcadd " "Elaborating entity \"adder\" for hierarchy \"processor:m_processor\|datapath:dp\|adder:pcadd\"" {  } { { "datapath.sv" "pcadd" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenrc processor:m_processor\|datapath:dp\|flopenrc:instrreg " "Elaborating entity \"flopenrc\" for hierarchy \"processor:m_processor\|datapath:dp\|flopenrc:instrreg\"" {  } { { "datapath.sv" "instrreg" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 processor:m_processor\|datapath:dp\|mux2:ra1_mux " "Elaborating entity \"mux2\" for hierarchy \"processor:m_processor\|datapath:dp\|mux2:ra1_mux\"" {  } { { "datapath.sv" "ra1_mux" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile processor:m_processor\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"processor:m_processor\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend processor:m_processor\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"processor:m_processor\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegV processor:m_processor\|datapath:dp\|RegV:rfv " "Elaborating entity \"RegV\" for hierarchy \"processor:m_processor\|datapath:dp\|RegV:rfv\"" {  } { { "datapath.sv" "rfv" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr processor:m_processor\|datapath:dp\|flopr:rd1d_e " "Elaborating entity \"flopr\" for hierarchy \"processor:m_processor\|datapath:dp\|flopr:rd1d_e\"" {  } { { "datapath.sv" "rd1d_e" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 processor:m_processor\|datapath:dp\|mux3:byp1mux " "Elaborating entity \"mux3\" for hierarchy \"processor:m_processor\|datapath:dp\|mux3:byp1mux\"" {  } { { "datapath.sv" "byp1mux" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:m_processor\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"processor:m_processor\|datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031709 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "alu.sv(19) " "Verilog HDL Case Statement warning at alu.sv(19): case item expression covers a value already covered by a previous case item" {  } { { "alu.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/alu.sv" 19 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1712744031710 "|top|processor:m_processor|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr processor:m_processor\|datapath:dp\|flopr:rd1d_eV " "Elaborating entity \"flopr\" for hierarchy \"processor:m_processor\|datapath:dp\|flopr:rd1d_eV\"" {  } { { "datapath.sv" "rd1d_eV" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 processor:m_processor\|datapath:dp\|mux3:byp1muxV " "Elaborating entity \"mux3\" for hierarchy \"processor:m_processor\|datapath:dp\|mux3:byp1muxV\"" {  } { { "datapath.sv" "byp1muxV" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_vect_2 processor:m_processor\|datapath:dp\|alu_vect_2:aluv " "Elaborating entity \"alu_vect_2\" for hierarchy \"processor:m_processor\|datapath:dp\|alu_vect_2:aluv\"" {  } { { "datapath.sv" "aluv" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arr2bits processor:m_processor\|datapath:dp\|arr2bits:a2b_alu " "Elaborating entity \"arr2bits\" for hierarchy \"processor:m_processor\|datapath:dp\|arr2bits:a2b_alu\"" {  } { { "datapath.sv" "a2b_alu" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arr2bits4mem processor:m_processor\|datapath:dp\|arr2bits4mem:a2b_reg2 " "Elaborating entity \"arr2bits4mem\" for hierarchy \"processor:m_processor\|datapath:dp\|arr2bits4mem:a2b_reg2\"" {  } { { "datapath.sv" "a2b_reg2" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bits2arr processor:m_processor\|datapath:dp\|bits2arr:b2a " "Elaborating entity \"bits2arr\" for hierarchy \"processor:m_processor\|datapath:dp\|bits2arr:b2a\"" {  } { { "datapath.sv" "b2a" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bits2arr4mem processor:m_processor\|datapath:dp\|bits2arr4mem:b2a4m " "Elaborating entity \"bits2arr4mem\" for hierarchy \"processor:m_processor\|datapath:dp\|bits2arr4mem:b2a4m\"" {  } { { "datapath.sv" "b2a4m" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 processor:m_processor\|datapath:dp\|mux2:Result_muxV " "Elaborating entity \"mux2\" for hierarchy \"processor:m_processor\|datapath:dp\|mux2:Result_muxV\"" {  } { { "datapath.sv" "Result_muxV" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eqcmp processor:m_processor\|datapath:dp\|eqcmp:m0 " "Elaborating entity \"eqcmp\" for hierarchy \"processor:m_processor\|datapath:dp\|eqcmp:m0\"" {  } { { "datapath.sv" "m0" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744031975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard processor:m_processor\|hazard:h " "Elaborating entity \"hazard\" for hierarchy \"processor:m_processor\|hazard:h\"" {  } { { "processor.sv" "h" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/processor.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744032000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazardV processor:m_processor\|hazardV:hV " "Elaborating entity \"hazardV\" for hierarchy \"processor:m_processor\|hazardV:hV\"" {  } { { "processor.sv" "hV" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/processor.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744032008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:instructions_mem " "Elaborating entity \"imem\" for hierarchy \"imem:instructions_mem\"" {  } { { "top.sv" "instructions_mem" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/top.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744032017 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "69 0 264 imem.sv(7) " "Verilog HDL warning at imem.sv(7): number of words (69) in memory file does not match the number of elements in the address range \[0:264\]" {  } { { "imem.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/imem.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1712744032020 "|top|imem:instructions_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 imem.sv(4) " "Net \"ROM.data_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712744032025 "|top|imem:instructions_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 imem.sv(4) " "Net \"ROM.waddr_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712744032025 "|top|imem:instructions_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 imem.sv(4) " "Net \"ROM.we_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712744032025 "|top|imem:instructions_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_debug " "Elaborating entity \"ram\" for hierarchy \"ram:ram_debug\"" {  } { { "top.sv" "ram_debug" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744032041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram_debug\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram_debug\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744032134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram_debug\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram_debug\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744032145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram_debug\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram_debug\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744032145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744032145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file audio_hex_data.mif " "Parameter \"init_file\" = \"audio_hex_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744032145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744032145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744032145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744032145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 130048 " "Parameter \"numwords_a\" = \"130048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744032145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744032145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744032145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744032145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744032145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744032145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744032145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744032145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744032145 ""}  } { { "ram.v" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712744032145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i7q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i7q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i7q1 " "Found entity 1: altsyncram_i7q1" {  } { { "db/altsyncram_i7q1.tdf" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_i7q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744032202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744032202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i7q1 ram:ram_debug\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated " "Elaborating entity \"altsyncram_i7q1\" for hierarchy \"ram:ram_debug\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744032205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iph2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iph2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iph2 " "Found entity 1: altsyncram_iph2" {  } { { "db/altsyncram_iph2.tdf" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_iph2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744032295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744032295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iph2 ram:ram_debug\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|altsyncram_iph2:altsyncram1 " "Elaborating entity \"altsyncram_iph2\" for hierarchy \"ram:ram_debug\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|altsyncram_iph2:altsyncram1\"" {  } { { "db/altsyncram_i7q1.tdf" "altsyncram1" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_i7q1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744032299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_uma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_uma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_uma " "Found entity 1: decode_uma" {  } { { "db/decode_uma.tdf" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/decode_uma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744033019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744033019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_uma ram:ram_debug\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|altsyncram_iph2:altsyncram1\|decode_uma:decode4 " "Elaborating entity \"decode_uma\" for hierarchy \"ram:ram_debug\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|altsyncram_iph2:altsyncram1\|decode_uma:decode4\"" {  } { { "db/altsyncram_iph2.tdf" "decode4" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_iph2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744033024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_n2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_n2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_n2a " "Found entity 1: decode_n2a" {  } { { "db/decode_n2a.tdf" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/decode_n2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744033087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744033087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_n2a ram:ram_debug\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|altsyncram_iph2:altsyncram1\|decode_n2a:rden_decode_a " "Elaborating entity \"decode_n2a\" for hierarchy \"ram:ram_debug\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|altsyncram_iph2:altsyncram1\|decode_n2a:rden_decode_a\"" {  } { { "db/altsyncram_iph2.tdf" "rden_decode_a" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_iph2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744033091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ehb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ehb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ehb " "Found entity 1: mux_ehb" {  } { { "db/mux_ehb.tdf" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/mux_ehb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744033153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744033153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ehb ram:ram_debug\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|altsyncram_iph2:altsyncram1\|mux_ehb:mux6 " "Elaborating entity \"mux_ehb\" for hierarchy \"ram:ram_debug\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|altsyncram_iph2:altsyncram1\|mux_ehb:mux6\"" {  } { { "db/altsyncram_iph2.tdf" "mux6" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_iph2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744033158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram:ram_debug\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram:ram_debug\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_i7q1.tdf" "mgl_prim2" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_i7q1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744033768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram_debug\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram:ram_debug\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_i7q1.tdf" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_i7q1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744033783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram_debug\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram:ram_debug\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744033783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744033783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744033783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011264 " "Parameter \"NODE_NAME\" = \"1380011264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744033783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 130048 " "Parameter \"NUMWORDS\" = \"130048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744033783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744033783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744033783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 17 " "Parameter \"WIDTHAD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744033783 ""}  } { { "db/altsyncram_i7q1.tdf" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_i7q1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712744033783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ram:ram_debug\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ram:ram_debug\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744033903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ram:ram_debug\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ram:ram_debug\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744034030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram:ram_debug\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram:ram_debug\|altsyncram:altsyncram_component\|altsyncram_i7q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744034157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramvectorial ramvectorial:data_mem " "Elaborating entity \"ramvectorial\" for hierarchy \"ramvectorial:data_mem\"" {  } { { "top.sv" "data_mem" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/top.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744034223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramvectorial:data_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ramvectorial:data_mem\|altsyncram:altsyncram_component\"" {  } { { "ramvectorial.v" "altsyncram_component" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/ramvectorial.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744034245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramvectorial:data_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ramvectorial:data_mem\|altsyncram:altsyncram_component\"" {  } { { "ramvectorial.v" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/ramvectorial.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744034271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramvectorial:data_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"ramvectorial:data_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file audio_hex_data.mif " "Parameter \"init_file\" = \"audio_hex_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 130048 " "Parameter \"numwords_a\" = \"130048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8128 " "Parameter \"numwords_b\" = \"8128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744034271 ""}  } { { "ramvectorial.v" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/ramvectorial.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712744034271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_19t2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_19t2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_19t2 " "Found entity 1: altsyncram_19t2" {  } { { "db/altsyncram_19t2.tdf" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_19t2.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744034365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744034365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_19t2 ramvectorial:data_mem\|altsyncram:altsyncram_component\|altsyncram_19t2:auto_generated " "Elaborating entity \"altsyncram_19t2\" for hierarchy \"ramvectorial:data_mem\|altsyncram:altsyncram_component\|altsyncram_19t2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744034368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hkb " "Found entity 1: mux_hkb" {  } { { "db/mux_hkb.tdf" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/mux_hkb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744034738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744034738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hkb ramvectorial:data_mem\|altsyncram:altsyncram_component\|altsyncram_19t2:auto_generated\|mux_hkb:mux5 " "Elaborating entity \"mux_hkb\" for hierarchy \"ramvectorial:data_mem\|altsyncram:altsyncram_component\|altsyncram_19t2:auto_generated\|mux_hkb:mux5\"" {  } { { "db/altsyncram_19t2.tdf" "mux5" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_19t2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744034741 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712744035741 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.04.10.04:13:58 Progress: Loading sld62e5bc0b/alt_sld_fab_wrapper_hw.tcl " "2024.04.10.04:13:58 Progress: Loading sld62e5bc0b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744038797 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744040476 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744040591 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744041823 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744041921 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744042013 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744042125 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744042129 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744042129 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712744042820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld62e5bc0b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld62e5bc0b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld62e5bc0b/alt_sld_fab.v" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/ip/sld62e5bc0b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744043040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744043040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744043118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744043118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744043127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744043127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744043189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744043189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744043271 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744043271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744043271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/ip/sld62e5bc0b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744043335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744043335 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux2:branchmux\|y\[0\] " "Found clock multiplexer mux2:branchmux\|y\[0\]" {  } { { "mux2.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/mux2.sv" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1712744044666 "|top|mux2:branchmux|y[0]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1712744044666 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "processor:m_processor\|datapath:dp\|RegV:rfv\|vrf_rtl_0 " "Inferred dual-clock RAM node \"processor:m_processor\|datapath:dp\|RegV:rfv\|vrf_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1712744045366 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "processor:m_processor\|datapath:dp\|RegV:rfv\|vrf_rtl_1 " "Inferred dual-clock RAM node \"processor:m_processor\|datapath:dp\|RegV:rfv\|vrf_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1712744045369 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 265 C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/top.ram0_imem_37c714.hdl.mif " "Memory depth (512) in the design file differs from memory depth (265) in the Memory Initialization File \"C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/top.ram0_imem_37c714.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1712744045378 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/top.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/top.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1712744045382 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "processor:m_processor\|datapath:dp\|RegV:rfv\|vrf_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"processor:m_processor\|datapath:dp\|RegV:rfv\|vrf_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 512 " "Parameter WIDTH_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 512 " "Parameter WIDTH_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "processor:m_processor\|datapath:dp\|RegV:rfv\|vrf_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"processor:m_processor\|datapath:dp\|RegV:rfv\|vrf_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 512 " "Parameter WIDTH_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 512 " "Parameter WIDTH_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712744049881 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1712744049881 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1712744049881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:m_processor\|datapath:dp\|RegV:rfv\|altsyncram:vrf_rtl_0 " "Elaborated megafunction instantiation \"processor:m_processor\|datapath:dp\|RegV:rfv\|altsyncram:vrf_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744049940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:m_processor\|datapath:dp\|RegV:rfv\|altsyncram:vrf_rtl_0 " "Instantiated megafunction \"processor:m_processor\|datapath:dp\|RegV:rfv\|altsyncram:vrf_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744049940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 512 " "Parameter \"WIDTH_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744049940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744049940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744049940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 512 " "Parameter \"WIDTH_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744049940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744049940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744049940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744049940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744049940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744049940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744049940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744049940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744049940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744049940 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712744049940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hok1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hok1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hok1 " "Found entity 1: altsyncram_hok1" {  } { { "db/altsyncram_hok1.tdf" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_hok1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744050083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744050083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:m_processor\|datapath:dp\|RegV:rfv\|altsyncram:vrf_rtl_1 " "Elaborated megafunction instantiation \"processor:m_processor\|datapath:dp\|RegV:rfv\|altsyncram:vrf_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744050292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:m_processor\|datapath:dp\|RegV:rfv\|altsyncram:vrf_rtl_1 " "Instantiated megafunction \"processor:m_processor\|datapath:dp\|RegV:rfv\|altsyncram:vrf_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744050292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 512 " "Parameter \"WIDTH_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744050292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744050292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744050292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 512 " "Parameter \"WIDTH_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744050292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744050292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744050292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744050292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744050292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744050292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744050292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744050292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744050292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712744050292 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712744050292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a9j1 " "Found entity 1: altsyncram_a9j1" {  } { { "db/altsyncram_a9j1.tdf" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_a9j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712744050436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744050436 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712744052519 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744062909 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712744074652 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "processor:m_processor\|datapath:dp\|RegV:rfv\|altsyncram:vrf_rtl_1\|altsyncram_a9j1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"processor:m_processor\|datapath:dp\|RegV:rfv\|altsyncram:vrf_rtl_1\|altsyncram_a9j1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_a9j1.tdf" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_a9j1.tdf" 14438 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv" 120 0 0 } } { "processor.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/processor.sv" 69 0 0 } } { "top.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/top.sv" 26 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744074695 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "processor:m_processor\|datapath:dp\|RegV:rfv\|altsyncram:vrf_rtl_0\|altsyncram_hok1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"processor:m_processor\|datapath:dp\|RegV:rfv\|altsyncram:vrf_rtl_0\|altsyncram_hok1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_hok1.tdf" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/db/altsyncram_hok1.tdf" 14439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datapath.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/datapath.sv" 120 0 0 } } { "processor.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/processor.sv" 69 0 0 } } { "top.sv" "" { Text "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/top.sv" 26 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744074701 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/XT/Desktop/AudioSIMD-FIR/Procesador/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744075304 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712744077014 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712744077014 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11758 " "Implemented 11758 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712744077902 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712744077902 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10424 " "Implemented 10424 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712744077902 ""} { "Info" "ICUT_CUT_TM_RAMS" "1280 " "Implemented 1280 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1712744077902 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "34 " "Implemented 34 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1712744077902 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712744077902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5113 " "Peak virtual memory: 5113 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712744077952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 04:14:37 2024 " "Processing ended: Wed Apr 10 04:14:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712744077952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712744077952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712744077952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712744077952 ""}
