{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522001284871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522001284872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 25 23:38:04 2018 " "Processing started: Sun Mar 25 23:38:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522001284872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522001284872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bi2bcd -c bi2bcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off bi2bcd -c bi2bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522001284873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1522001285224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522001299104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522001299104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bi2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bi2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bi2bcd " "Found entity 1: bi2bcd" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522001299106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522001299106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bi2bcd " "Elaborating entity \"bi2bcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522001299135 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bi2bcd.v(20) " "Verilog HDL assignment warning at bi2bcd.v(20): truncated value with size 32 to match size of target (4)" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522001299137 "|bi2bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:d0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:d0\"" {  } { { "bi2bcd.v" "d0" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522001299147 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(9) " "Verilog HDL Case Statement warning at decoder.v(9): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1522001299148 "|bi2bcd|decoder:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout decoder.v(8) " "Verilog HDL Always Construct warning at decoder.v(8): inferring latch(es) for variable \"dout\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1522001299149 "|bi2bcd|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] decoder.v(8) " "Inferred latch for \"dout\[0\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522001299149 "|bi2bcd|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] decoder.v(8) " "Inferred latch for \"dout\[1\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522001299149 "|bi2bcd|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] decoder.v(8) " "Inferred latch for \"dout\[2\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522001299149 "|bi2bcd|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] decoder.v(8) " "Inferred latch for \"dout\[3\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522001299149 "|bi2bcd|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] decoder.v(8) " "Inferred latch for \"dout\[4\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522001299149 "|bi2bcd|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] decoder.v(8) " "Inferred latch for \"dout\[5\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522001299149 "|bi2bcd|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] decoder.v(8) " "Inferred latch for \"dout\[6\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522001299149 "|bi2bcd|decoder:d0"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d2\|dout\[0\] " "LATCH primitive \"decoder:d2\|dout\[0\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001299515 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d2\|dout\[2\] " "LATCH primitive \"decoder:d2\|dout\[2\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001299515 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d2\|dout\[3\] " "LATCH primitive \"decoder:d2\|dout\[3\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001299515 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d2\|dout\[4\] " "LATCH primitive \"decoder:d2\|dout\[4\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001299515 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d2\|dout\[5\] " "LATCH primitive \"decoder:d2\|dout\[5\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001299516 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d2\|dout\[6\] " "LATCH primitive \"decoder:d2\|dout\[6\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001299516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d1\|dout\[0\] " "Latch decoder:d1\|dout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[5\] " "Ports D and ENA on the latch are fed by the same signal din\[5\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001299778 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001299778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d1\|dout\[1\] " "Latch decoder:d1\|dout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[5\] " "Ports D and ENA on the latch are fed by the same signal din\[5\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001299779 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001299779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d1\|dout\[2\] " "Latch decoder:d1\|dout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[5\] " "Ports D and ENA on the latch are fed by the same signal din\[5\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001299779 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001299779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d1\|dout\[3\] " "Latch decoder:d1\|dout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[5\] " "Ports D and ENA on the latch are fed by the same signal din\[5\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001299779 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001299779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d1\|dout\[4\] " "Latch decoder:d1\|dout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[5\] " "Ports D and ENA on the latch are fed by the same signal din\[5\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001299780 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001299780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d1\|dout\[5\] " "Latch decoder:d1\|dout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[5\] " "Ports D and ENA on the latch are fed by the same signal din\[5\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001299780 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001299780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d1\|dout\[6\] " "Latch decoder:d1\|dout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[5\] " "Ports D and ENA on the latch are fed by the same signal din\[5\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001299780 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001299780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d0\|dout\[0\] " "Latch decoder:d0\|dout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[1\] " "Ports D and ENA on the latch are fed by the same signal din\[1\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001299781 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001299781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d0\|dout\[1\] " "Latch decoder:d0\|dout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[2\] " "Ports D and ENA on the latch are fed by the same signal din\[2\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001299781 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001299781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d0\|dout\[2\] " "Latch decoder:d0\|dout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[1\] " "Ports D and ENA on the latch are fed by the same signal din\[1\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001299781 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001299781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d0\|dout\[3\] " "Latch decoder:d0\|dout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[1\] " "Ports D and ENA on the latch are fed by the same signal din\[1\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001299782 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001299782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d0\|dout\[4\] " "Latch decoder:d0\|dout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[1\] " "Ports D and ENA on the latch are fed by the same signal din\[1\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001299782 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001299782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d0\|dout\[5\] " "Latch decoder:d0\|dout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[1\] " "Ports D and ENA on the latch are fed by the same signal din\[1\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001299782 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001299782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d0\|dout\[6\] " "Latch decoder:d0\|dout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[1\] " "Ports D and ENA on the latch are fed by the same signal din\[1\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001299782 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001299782 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d1\|dout\[0\] " "LATCH primitive \"decoder:d1\|dout\[0\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001300462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d1\|dout\[1\] " "LATCH primitive \"decoder:d1\|dout\[1\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001300462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d1\|dout\[2\] " "LATCH primitive \"decoder:d1\|dout\[2\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001300463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d1\|dout\[3\] " "LATCH primitive \"decoder:d1\|dout\[3\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001300463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d1\|dout\[4\] " "LATCH primitive \"decoder:d1\|dout\[4\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001300463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d1\|dout\[5\] " "LATCH primitive \"decoder:d1\|dout\[5\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001300463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d1\|dout\[6\] " "LATCH primitive \"decoder:d1\|dout\[6\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001300463 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dout2\[1\] GND " "Pin \"dout2\[1\]\" is stuck at GND" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522001300481 "|bi2bcd|dout2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1522001300481 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1522001300600 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1522001301321 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522001301321 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1522001301358 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1522001301358 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1522001301358 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1522001301358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "744 " "Peak virtual memory: 744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522001301380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 25 23:38:21 2018 " "Processing ended: Sun Mar 25 23:38:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522001301380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522001301380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522001301380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522001301380 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522001304142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522001304143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 25 23:38:23 2018 " "Processing started: Sun Mar 25 23:38:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522001304143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1522001304143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bi2bcd -c bi2bcd " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bi2bcd -c bi2bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1522001304143 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1522001304291 ""}
{ "Info" "0" "" "Project  = bi2bcd" {  } {  } 0 0 "Project  = bi2bcd" 0 0 "Fitter" 0 0 1522001304292 ""}
{ "Info" "0" "" "Revision = bi2bcd" {  } {  } 0 0 "Revision = bi2bcd" 0 0 "Fitter" 0 0 1522001304292 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1522001304384 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bi2bcd EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"bi2bcd\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1522001304503 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522001304587 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522001304587 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1522001305058 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522001305145 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522001305145 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522001305145 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522001305145 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522001305145 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522001305145 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522001305145 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522001305145 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522001305145 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1522001305145 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/" { { 0 { 0 ""} 0 163 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522001305148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/" { { 0 { 0 ""} 0 165 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522001305148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/" { { 0 { 0 ""} 0 167 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522001305148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/" { { 0 { 0 ""} 0 169 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522001305148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/" { { 0 { 0 ""} 0 171 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522001305148 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1522001305148 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1522001305150 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "29 29 " "No exact pin location assignment(s) for 29 pins of 29 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1522001306244 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1522001306502 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bi2bcd.sdc " "Synopsys Design Constraints File file not found: 'bi2bcd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1522001306503 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1522001306503 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1522001306507 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1522001306507 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1522001306508 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder:d0\|Mux7~0  " "Automatically promoted node decoder:d0\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522001306520 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/" { { 0 { 0 ""} 0 105 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522001306520 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1522001308039 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522001308039 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522001308039 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522001308041 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522001308041 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1522001308041 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1522001308041 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1522001308042 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1522001308042 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1522001308042 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1522001308042 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "29 unused 2.5V 8 21 0 " "Number of I/O pins in group: 29 (unused VREF, 2.5V VCCIO, 8 input, 21 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1522001308047 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1522001308047 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1522001308047 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522001308051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522001308051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522001308051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522001308051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522001308051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522001308051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522001308051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522001308051 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1522001308051 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1522001308051 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522001308112 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1522001308115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1522001313355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522001313497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1522001313554 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1522001314692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522001314692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1522001315099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X81_Y61 X91_Y73 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X81_Y61 to location X91_Y73" {  } { { "loc" "" { Generic "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X81_Y61 to location X91_Y73"} { { 12 { 0 ""} 81 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1522001319405 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1522001319405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522001319765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1522001319766 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1522001319766 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1522001319766 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.32 " "Total time spent on timing analysis during the Fitter is 0.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1522001319787 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522001319880 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522001320180 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522001320266 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522001320555 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522001321328 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/output_files/bi2bcd.fit.smsg " "Generated suppressed messages file D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/output_files/bi2bcd.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1522001321824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1524 " "Peak virtual memory: 1524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522001322213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 25 23:38:42 2018 " "Processing ended: Sun Mar 25 23:38:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522001322213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522001322213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522001322213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1522001322213 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1522001325071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522001325072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 25 23:38:44 2018 " "Processing started: Sun Mar 25 23:38:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522001325072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1522001325072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bi2bcd -c bi2bcd " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bi2bcd -c bi2bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1522001325072 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1522001328915 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1522001329072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522001330825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 25 23:38:50 2018 " "Processing ended: Sun Mar 25 23:38:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522001330825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522001330825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522001330825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1522001330825 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1522001331575 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1522001333704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522001333705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 25 23:38:53 2018 " "Processing started: Sun Mar 25 23:38:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522001333705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522001333705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bi2bcd -c bi2bcd " "Command: quartus_sta bi2bcd -c bi2bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522001333705 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1522001333857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1522001333989 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1522001334075 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1522001334075 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1522001334296 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bi2bcd.sdc " "Synopsys Design Constraints File file not found: 'bi2bcd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1522001334410 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1522001334411 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name din\[1\] din\[1\] " "create_clock -period 1.000 -name din\[1\] din\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1522001334411 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1522001334411 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1522001334412 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1522001334413 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1522001334414 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1522001334428 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1522001334452 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1522001334452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.342 " "Worst-case setup slack is -2.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001334463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001334463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.342             -11.512 din\[1\]  " "   -2.342             -11.512 din\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001334463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522001334463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.416 " "Worst-case hold slack is -0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001334475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001334475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.416              -0.879 din\[1\]  " "   -0.416              -0.879 din\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001334475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522001334475 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522001334486 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522001334498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001334504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001334504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 din\[1\]  " "   -3.000              -3.000 din\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001334504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522001334504 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1522001334591 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1522001334624 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1522001335373 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1522001335407 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1522001335421 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1522001335421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.366 " "Worst-case setup slack is -2.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001335428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001335428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.366             -11.903 din\[1\]  " "   -2.366             -11.903 din\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001335428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522001335428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.369 " "Worst-case hold slack is -0.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001335436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001335436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.369              -0.777 din\[1\]  " "   -0.369              -0.777 din\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001335436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522001335436 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522001335445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522001335452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001335456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001335456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 din\[1\]  " "   -3.000              -3.000 din\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001335456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522001335456 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1522001335525 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1522001335692 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1522001335694 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1522001335694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.466 " "Worst-case setup slack is -0.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001335698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001335698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.466              -1.752 din\[1\]  " "   -0.466              -1.752 din\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001335698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522001335698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.427 " "Worst-case hold slack is -0.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001335707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001335707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.427              -1.032 din\[1\]  " "   -0.427              -1.032 din\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001335707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522001335707 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522001335715 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522001335722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001335727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001335727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.257 din\[1\]  " "   -3.000              -3.257 din\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1522001335727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1522001335727 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1522001336213 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1522001336214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "839 " "Peak virtual memory: 839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522001336315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 25 23:38:56 2018 " "Processing ended: Sun Mar 25 23:38:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522001336315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522001336315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522001336315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522001336315 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522001338969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522001338970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 25 23:38:58 2018 " "Processing started: Sun Mar 25 23:38:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522001338970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522001338970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off bi2bcd -c bi2bcd " "Command: quartus_eda --read_settings_files=off --write_settings_files=off bi2bcd -c bi2bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522001338970 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bi2bcd_7_1200mv_85c_slow.vo D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/simulation/modelsim/ simulation " "Generated file bi2bcd_7_1200mv_85c_slow.vo in folder \"D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1522001339595 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bi2bcd_7_1200mv_0c_slow.vo D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/simulation/modelsim/ simulation " "Generated file bi2bcd_7_1200mv_0c_slow.vo in folder \"D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1522001339630 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bi2bcd_min_1200mv_0c_fast.vo D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/simulation/modelsim/ simulation " "Generated file bi2bcd_min_1200mv_0c_fast.vo in folder \"D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1522001339661 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bi2bcd.vo D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/simulation/modelsim/ simulation " "Generated file bi2bcd.vo in folder \"D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1522001339700 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bi2bcd_7_1200mv_85c_v_slow.sdo D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/simulation/modelsim/ simulation " "Generated file bi2bcd_7_1200mv_85c_v_slow.sdo in folder \"D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1522001339739 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bi2bcd_7_1200mv_0c_v_slow.sdo D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/simulation/modelsim/ simulation " "Generated file bi2bcd_7_1200mv_0c_v_slow.sdo in folder \"D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1522001339768 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bi2bcd_min_1200mv_0c_v_fast.sdo D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/simulation/modelsim/ simulation " "Generated file bi2bcd_min_1200mv_0c_v_fast.sdo in folder \"D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1522001339796 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bi2bcd_v.sdo D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/simulation/modelsim/ simulation " "Generated file bi2bcd_v.sdo in folder \"D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1522001339833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "646 " "Peak virtual memory: 646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522001339890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 25 23:38:59 2018 " "Processing ended: Sun Mar 25 23:38:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522001339890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522001339890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522001339890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522001339890 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus II Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522001340530 ""}
