
---------- Begin Simulation Statistics ----------
final_tick                                 1272143200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 137469                       # Simulator instruction rate (inst/s)
host_mem_usage                                4404952                       # Number of bytes of host memory used
host_op_rate                                   239086                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    17.03                       # Real time elapsed on the host
host_tick_rate                               74695386                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2341238                       # Number of instructions simulated
sim_ops                                       4071898                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001272                       # Number of seconds simulated
sim_ticks                                  1272143200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               489015                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23614                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            513491                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             275453                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          489015                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           213562                       # Number of indirect misses.
system.cpu.branchPred.lookups                  550149                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16165                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11859                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2621393                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2100543                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23686                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     386536                       # Number of branches committed
system.cpu.commit.bw_lim_events                655149                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1086                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1013415                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2341238                       # Number of instructions committed
system.cpu.commit.committedOps                4071898                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2746230                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.482723                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.705403                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1394220     50.77%     50.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       233451      8.50%     59.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       172379      6.28%     65.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       291031     10.60%     76.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       655149     23.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2746230                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     104712                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                11091                       # Number of function calls committed.
system.cpu.commit.int_insts                   4010834                       # Number of committed integer instructions.
system.cpu.commit.loads                        603964                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20455      0.50%      0.50% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3144936     77.24%     77.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              35      0.00%     77.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            36296      0.89%     78.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3019      0.07%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1296      0.03%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6308      0.15%     78.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           12355      0.30%     79.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            1506      0.04%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           14408      0.35%     79.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           9413      0.23%     79.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1233      0.03%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          573020     14.07%     93.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         193385      4.75%     98.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        30944      0.76%     99.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        23289      0.57%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4071898                       # Class of committed instruction
system.cpu.commit.refs                         820638                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2341238                       # Number of Instructions Simulated
system.cpu.committedOps                       4071898                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.358409                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.358409                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8335                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34183                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49422                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4374                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1229592                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5398076                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   348912                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1296629                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  26163                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                119371                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      714379                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2061                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      267593                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           179                       # TLB misses on write requests
system.cpu.fetch.Branches                      550149                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    316032                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2578207                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5259                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        3220591                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   98                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           16                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           505                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   52326                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.172983                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             415665                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             291618                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.012650                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3020667                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.883833                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.917404                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1460127     48.34%     48.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    85354      2.83%     51.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   103224      3.42%     54.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    89217      2.95%     57.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1282745     42.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3020667                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    176381                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    96618                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    245070400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    245070400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    245070400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    245070400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    245070400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    245070400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      7975200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      7975200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       592000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       591600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       591200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       591200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5620000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5544000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5536400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5607600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     99722800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     99645600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     99713200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     99673200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1909801600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          159692                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28452                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   432284                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.501042                       # Inst execution rate
system.cpu.iew.exec_refs                       983731                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     267585                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  743237                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                748510                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                993                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               448                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               314706                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5171476                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                716146                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             37925                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4773851                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3441                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 22570                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  26163                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 28771                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           623                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40285                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          248                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           95                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       144544                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        98031                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             95                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20200                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8252                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6396885                       # num instructions consuming a value
system.cpu.iew.wb_count                       4739902                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.581435                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3719370                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.490367                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4758314                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7413429                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4014976                       # number of integer regfile writes
system.cpu.ipc                               0.736155                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.736155                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             37272      0.77%      0.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3676057     76.40%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   60      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 39816      0.83%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4605      0.10%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1310      0.03%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7000      0.15%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                16963      0.35%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 1821      0.04%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                16982      0.35%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               10697      0.22%     79.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2307      0.05%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               678162     14.09%     93.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              224206      4.66%     98.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           48442      1.01%     99.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          46079      0.96%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4811779                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  157311                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              315902                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       152909                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             283312                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4617196                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           12346672                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4586993                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5987825                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5167592                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4811779                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                3884                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1099567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18352                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2798                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1465243                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3020667                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.592952                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.647083                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1341455     44.41%     44.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              268903      8.90%     53.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              357158     11.82%     65.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              384044     12.71%     77.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              669107     22.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3020667                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.512967                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      316119                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           329                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             10743                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            48065                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               748510                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              314706                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1904068                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    729                       # number of misc regfile writes
system.cpu.numCycles                          3180359                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  918642                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5438191                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               37                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  44942                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   415015                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  78569                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6043                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13905137                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5316694                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6977639                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1341424                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 124999                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  26163                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                299184                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1539425                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            240158                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          8445027                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20239                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                925                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    300026                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            980                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7145194                       # The number of ROB reads
system.cpu.rob.rob_writes                    10445977                       # The number of ROB writes
system.cpu.timesIdled                            1782                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        20088                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          494                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          41457                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              494                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          898                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            898                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              150                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10396                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         24913                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1272143200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12664                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1427                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8969                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1852                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1852                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12665                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        39429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        39429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  39429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      1020352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      1020352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1020352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14517                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14517    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14517                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12290939                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           31469961                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1272143200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18769                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4555                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             26035                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1209                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2599                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2599                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18770                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         9550                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        53273                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   62823                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       209088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1358528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1567616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             11713                       # Total snoops (count)
system.l2bus.snoopTraffic                       91456                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              33080                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015266                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.122611                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    32575     98.47%     98.47% # Request fanout histogram
system.l2bus.snoop_fanout::1                      505      1.53%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                33080                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            21719199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             20565733                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3924396                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1272143200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1272143200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       312022                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           312022                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       312022                       # number of overall hits
system.cpu.icache.overall_hits::total          312022                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4009                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4009                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4009                       # number of overall misses
system.cpu.icache.overall_misses::total          4009                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    181163199                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    181163199                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    181163199                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    181163199                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       316031                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       316031                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       316031                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       316031                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012685                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012685                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012685                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012685                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45189.124221                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45189.124221                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45189.124221                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45189.124221                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          175                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    29.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          739                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          739                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          739                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          739                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3270                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3270                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3270                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3270                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    146472800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    146472800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    146472800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    146472800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010347                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010347                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010347                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010347                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44792.905199                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44792.905199                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44792.905199                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44792.905199                       # average overall mshr miss latency
system.cpu.icache.replacements                   3013                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       312022                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          312022                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4009                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4009                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    181163199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    181163199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       316031                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       316031                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012685                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012685                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45189.124221                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45189.124221                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          739                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          739                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    146472800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    146472800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44792.905199                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44792.905199                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1272143200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1272143200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.839058                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              277091                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3013                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             91.965151                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.839058                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991559                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991559                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          197                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            635331                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           635331                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1272143200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1272143200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1272143200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       848064                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           848064                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       851651                       # number of overall hits
system.cpu.dcache.overall_hits::total          851651                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        37990                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          37990                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        37993                       # number of overall misses
system.cpu.dcache.overall_misses::total         37993                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1850150400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1850150400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1850150400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1850150400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       886054                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       886054                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       889644                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       889644                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042875                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042875                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042706                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042706                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48700.984470                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48700.984470                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48697.138947                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48697.138947                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        31353                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               773                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.560155                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1858                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         3128                       # number of writebacks
system.cpu.dcache.writebacks::total              3128                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24429                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24429                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24429                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24429                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        13561                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        13561                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        13563                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4536                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18099                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    632040800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    632040800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    632138000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    256015598                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    888153598                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015305                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015305                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015245                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020344                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46607.241354                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46607.241354                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46607.535206                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56440.828483                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49071.970717                       # average overall mshr miss latency
system.cpu.dcache.replacements                  17075                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       634021                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          634021                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        35353                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         35353                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1708216400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1708216400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       669374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       669374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.052815                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.052815                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48318.852714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48318.852714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        24390                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        24390                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10963                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10963                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    493499200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    493499200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016378                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016378                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45014.977652                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45014.977652                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       214043                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         214043                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2637                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2637                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    141934000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    141934000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       216680                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       216680                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012170                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012170                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53824.042473                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53824.042473                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2598                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2598                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    138541600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    138541600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011990                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011990                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 53326.250962                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53326.250962                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3587                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3587                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3590                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3590                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000836                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000836                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data        97200                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        97200                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000557                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000557                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        48600                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        48600                       # average SoftPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4536                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4536                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    256015598                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    256015598                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56440.828483                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56440.828483                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1272143200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1272143200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           984.294533                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              690314                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             17075                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.428346                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   761.758507                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   222.536025                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.743905                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.217320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.961225                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          174                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          850                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          705                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.169922                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1797387                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1797387                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1272143200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1318                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5208                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1013                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7539                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1318                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5208                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1013                       # number of overall hits
system.l2cache.overall_hits::total               7539                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1950                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          8355                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3523                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13828                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1950                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         8355                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3523                       # number of overall misses
system.l2cache.overall_misses::total            13828                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    131444400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    571790400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    244953202                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    948188002                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    131444400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    571790400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    244953202                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    948188002                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3268                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        13563                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4536                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           21367                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3268                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        13563                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4536                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          21367                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.596695                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.616014                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.776675                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.647166                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.596695                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.616014                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.776675                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.647166                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67407.384615                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68436.912029                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69529.719557                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68570.147671                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67407.384615                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68436.912029                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69529.719557                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68570.147671                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    8                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1427                       # number of writebacks
system.l2cache.writebacks::total                 1427                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           20                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             31                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           20                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            31                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1950                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         8344                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3503                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13797                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1950                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         8344                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3503                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          720                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        14517                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    115852400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    504594000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    216018423                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    836464823                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    115852400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    504594000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    216018423                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     43099279                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    879564102                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.596695                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.615203                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.772266                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.645715                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.596695                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.615203                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.772266                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.679412                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59411.487179                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60473.873442                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61666.692264                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60626.572661                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59411.487179                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60473.873442                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61666.692264                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59860.109722                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60588.558380                       # average overall mshr miss latency
system.l2cache.replacements                     10502                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         3128                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         3128                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         3128                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         3128                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          388                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          388                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          720                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          720                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     43099279                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     43099279                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59860.109722                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59860.109722                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          747                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              747                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1852                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1852                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    129140800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    129140800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2599                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2599                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.712582                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.712582                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69730.453564                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69730.453564                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1852                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1852                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    114324800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    114324800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.712582                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.712582                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61730.453564                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61730.453564                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1318                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4461                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1013                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6792                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1950                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6503                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3523                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11976                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    131444400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    442649600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    244953202                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    819047202                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3268                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10964                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4536                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18768                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.596695                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.593123                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.776675                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.638107                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67407.384615                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68068.522221                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69529.719557                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68390.714930                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data           11                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           20                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           31                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1950                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6492                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3503                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11945                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    115852400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    390269200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    216018423                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    722140023                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.596695                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.592120                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.772266                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.636456                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59411.487179                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60115.403574                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61666.692264                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60455.422604                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1272143200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1272143200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3769.671312                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  29234                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                10502                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.783660                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    15.906583                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   373.478872                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2335.056061                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   888.757231                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   156.472564                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003883                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.091181                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.570082                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.216982                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038201                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.920330                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1053                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3043                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           21                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1018                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2829                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          132                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.257080                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.742920                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               346158                       # Number of tag accesses
system.l2cache.tags.data_accesses              346158                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1272143200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          124800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          534016                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       224192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        46080                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              929088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       124800                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         124800                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        91328                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            91328                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1950                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             8344                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3503                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          720                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                14517                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1427                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1427                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           98102163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          419776641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    176231732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     36222337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              730332874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      98102163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          98102163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        71790660                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              71790660                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        71790660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          98102163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         419776641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    176231732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     36222337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             802123535                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                59805717600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 151467                       # Simulator instruction rate (inst/s)
host_mem_usage                                4411096                       # Number of bytes of host memory used
host_op_rate                                   249475                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   842.58                       # Real time elapsed on the host
host_tick_rate                               69469394                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   127623526                       # Number of instructions simulated
sim_ops                                     210203088                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058534                       # Number of seconds simulated
sim_ticks                                 58533574400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             20290287                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                196                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1674904                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          24874493                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           17521760                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        20290287                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2768527                       # Number of indirect misses.
system.cpu.branchPred.lookups                26083797                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  509335                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       144735                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 210990412                       # number of cc regfile reads
system.cpu.cc_regfile_writes                136248888                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           1674924                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   15673338                       # Number of branches committed
system.cpu.commit.bw_lim_events              36079908                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           32284                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        97562286                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            125282288                       # Number of instructions committed
system.cpu.commit.committedOps              206131190                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    120581417                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.709477                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.737204                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     52094871     43.20%     43.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     12190122     10.11%     53.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     11028112      9.15%     62.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9188404      7.62%     70.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     36079908     29.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    120581417                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    5252493                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               168352                       # Number of function calls committed.
system.cpu.commit.int_insts                 206017237                       # Number of committed integer instructions.
system.cpu.commit.loads                      31202744                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        62508      0.03%      0.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        164150838     79.63%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1573      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              219      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            546      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           16212      0.01%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             204      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             312      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1936      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           121      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        28602304     13.88%     93.55% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8061669      3.91%     97.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      2600440      1.26%     98.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2632068      1.28%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         206131190                       # Class of committed instruction
system.cpu.commit.refs                       41896481                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   125282288                       # Number of Instructions Simulated
system.cpu.committedOps                     206131190                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.168034                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.168034                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued       388974                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        17889                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified       413490                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage         96586                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles              26781735                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              374279766                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 18394608                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  94266730                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                2815007                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               3995966                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    54158452                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          5811                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    40356051                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          2753                       # TLB misses on write requests
system.cpu.fetch.Branches                    26083797                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  28252411                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     113885328                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                446040                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      216377732                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           123                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 5630014                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.178248                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           29553567                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           18031095                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.478657                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          146254046                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.685041                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.722675                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 38882022     26.59%     26.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2209649      1.51%     28.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  7377517      5.04%     33.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 15406044     10.53%     43.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 82378814     56.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            146254046                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  22066158                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 17440181                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)  14614303600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)  14614303600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)  14614303600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)  14614303200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)  14614303200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)  14614303200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       377600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       376800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       882400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       882400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       882800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       882400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      2169600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      2170000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      2171200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      2170000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)   9685238000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)   9685737200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)   9685200800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)   9684999200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total   126439960800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           79890                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1876394                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 21368442                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.198001                       # Inst execution rate
system.cpu.iew.exec_refs                     94513995                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   40346541                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                22870359                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              58925246                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4588                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4076                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             46004658                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           347156088                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              54167454                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4541988                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             321642202                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    275                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1217735                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2815007                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1122142                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          3917                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          5449416                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          180                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          935                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     27722502                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores     35310922                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            935                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       923326                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         953068                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 337512165                       # num instructions consuming a value
system.cpu.iew.wb_count                     308586378                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.605906                       # average fanout of values written-back
system.cpu.iew.wb_producers                 204500693                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.108782                       # insts written-back per cycle
system.cpu.iew.wb_sent                      319653371                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                528128600                       # number of integer regfile reads
system.cpu.int_regfile_writes               230562287                       # number of integer regfile writes
system.cpu.ipc                               0.856140                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.856140                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass          10084288      3.09%      3.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             219214552     67.21%     70.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1643      0.00%     70.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   243      0.00%     70.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2634      0.00%     70.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     70.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                6191      0.00%     70.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     70.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     70.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     70.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                17049      0.01%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  499      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  545      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3357      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                252      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             37354190     11.45%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            18842089      5.78%     87.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        18599784      5.70%     93.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite       22056874      6.76%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              326184190                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                40687863                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            81383203                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     38971111                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           81812627                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              275412039                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          718208804                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    269615267                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         406369294                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  346785802                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 326184190                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              370286                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       141024898                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            969581                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         338002                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     92338747                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     146254046                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.230258                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.757060                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            45484727     31.10%     31.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            14801662     10.12%     41.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8065725      5.51%     46.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            16356650     11.18%     57.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            61545282     42.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       146254046                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.229040                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    28252432                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            48                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           4676435                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          4893820                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             58925246                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            46004658                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               138202771                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    135                       # number of misc regfile writes
system.cpu.numCycles                        146333936                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                    200                       # Number of system calls
system.cpu.rename.BlockCycles                23994934                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             283705378                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   4333                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 20980445                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    282                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   115                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            1030186466                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              364293171                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           436628165                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  94233686                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                3072347                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                2815007                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               4224435                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                152922786                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          25707917                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        608773997                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           5539                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                380                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   8211810                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            408                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    373386009                       # The number of ROB reads
system.cpu.rob.rob_writes                   633075152                       # The number of ROB writes
system.cpu.timesIdled                           11053                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests          193                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests       749533                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          124                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests        1499062                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              124                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          747                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            747                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              197                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2523                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5049                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  58533574400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          319                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2204                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1022                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1022                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1504                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         7575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         7575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       182080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       182080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  182080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2526                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2526    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2526                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2584919                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            5458581                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  58533574400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp              390642                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        716261                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             35835                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                597                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq             358889                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp            358889                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         390642                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        78778                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2169813                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 2248591                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      1680512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     92109632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 93790144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              3164                       # Total snoops (count)
system.l2bus.snoopTraffic                       20544                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             752693                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000424                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.020582                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   752374     99.96%     99.96% # Request fanout histogram
system.l2bus.snoop_fanout::1                      319      0.04%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               752693                       # Request fanout histogram
system.l2bus.respLayer1.occupancy           867925599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.5                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy           1229118848                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            31522773                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     58533574400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  58533574400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     28223958                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28223958                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28223958                       # number of overall hits
system.cpu.icache.overall_hits::total        28223958                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        28453                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          28453                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        28453                       # number of overall misses
system.cpu.icache.overall_misses::total         28453                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    309627600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    309627600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    309627600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    309627600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28252411                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28252411                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28252411                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28252411                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001007                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 10882.072189                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 10882.072189                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 10882.072189                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 10882.072189                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          209                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.900000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst         2193                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2193                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2193                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2193                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        26260                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        26260                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        26260                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        26260                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    272941600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    272941600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    272941600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    272941600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000929                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000929                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000929                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000929                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 10393.815689                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 10393.815689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 10393.815689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 10393.815689                       # average overall mshr miss latency
system.cpu.icache.replacements                  26260                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28223958                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28223958                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        28453                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         28453                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    309627600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    309627600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28252411                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28252411                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 10882.072189                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 10882.072189                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2193                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2193                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        26260                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        26260                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    272941600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    272941600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000929                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000929                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 10393.815689                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 10393.815689                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  58533574400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  58533574400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17187286                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             26260                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            654.504417                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          150                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          56531082                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         56531082                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  58533574400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  58533574400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  58533574400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     54462906                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         54462906                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     58952759                       # number of overall hits
system.cpu.dcache.overall_hits::total        58952759                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       452467                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         452467                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       453426                       # number of overall misses
system.cpu.dcache.overall_misses::total        453426                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4837555414                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4837555414                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4837555414                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4837555414                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     54915373                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     54915373                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     59406185                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     59406185                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008239                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008239                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007633                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007633                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10691.509909                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10691.509909                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10668.897271                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10668.897271                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        24654                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          243                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4459                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     5.529042                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              2306                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks       715942                       # number of writebacks
system.cpu.dcache.writebacks::total            715942                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        30447                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        30447                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        30447                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        30447                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       422020                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       422020                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       422930                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher       300341                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       723271                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4208821414                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4208821414                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4217652614                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher   2847008397                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7064661011                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007685                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007685                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007119                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012175                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data  9973.037804                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9973.037804                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data  9972.460251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9479.253239                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9767.654186                       # average overall mshr miss latency
system.cpu.dcache.replacements                 723271                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     44120688                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44120688                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        91634                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         91634                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    952419200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    952419200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     44212322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     44212322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002073                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002073                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10393.731584                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10393.731584                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        28501                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        28501                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        63133                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        63133                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    625773200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    625773200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001428                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001428                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  9911.982640                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9911.982640                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10342218                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10342218                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       360833                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       360833                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3885136214                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3885136214                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10703051                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10703051                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033713                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033713                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 10767.131094                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10767.131094                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1946                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1946                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       358887                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       358887                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3583048214                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3583048214                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.033531                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033531                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data  9983.778220                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9983.778220                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data      4489853                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       4489853                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          959                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          959                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data      4490812                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      4490812                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000214                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000214                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          910                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          910                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      8831200                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      8831200                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000203                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000203                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data  9704.615385                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total  9704.615385                       # average SoftPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher       300341                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total       300341                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher   2847008397                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total   2847008397                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9479.253239                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9479.253239                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  58533574400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  58533574400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58881407                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            723271                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.409882                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   595.184482                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   428.815518                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.581235                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.418765                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          344                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          680                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          281                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          399                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.335938                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         119535641                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        119535641                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  58533574400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           25908                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          421684                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher       299771                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              747363                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          25908                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         421684                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher       299771                       # number of overall hits
system.l2cache.overall_hits::total             747363                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           350                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          1246                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher          570                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2166                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          350                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         1246                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher          570                       # number of overall misses
system.l2cache.overall_misses::total             2166                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     23257200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     86339600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher     39274083                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    148870883                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     23257200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     86339600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher     39274083                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    148870883                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        26258                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       422930                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher       300341                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          749529                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        26258                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       422930                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher       300341                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         749529                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.013329                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.002946                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.001898                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.002890                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.013329                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.002946                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.001898                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.002890                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66449.142857                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69293.418941                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 68901.900000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68730.786242                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66449.142857                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69293.418941                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 68901.900000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68730.786242                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            319                       # number of writebacks
system.l2cache.writebacks::total                  319                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              9                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             9                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          350                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         1245                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher          562                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2157                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          350                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         1245                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher          562                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          369                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2526                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     20457200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     76323200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher     34238091                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    131018491                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     20457200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     76323200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher     34238091                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     22180675                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    153199166                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.013329                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.002944                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.001871                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.002878                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.013329                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.002944                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.001871                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.003370                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58449.142857                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61303.775100                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60921.870107                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60741.071395                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58449.142857                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61303.775100                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60921.870107                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60110.230352                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60648.917656                       # average overall mshr miss latency
system.l2cache.replacements                      2565                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks       715942                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       715942                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks       715942                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       715942                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           82                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           82                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          369                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          369                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     22180675                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     22180675                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60110.230352                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60110.230352                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data       357865                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::.cpu.dcache.prefetcher            2                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total           357867                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1022                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1022                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     71200800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     71200800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       358887                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.dcache.prefetcher            2                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       358889                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.002848                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.002848                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69668.101761                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69668.101761                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1022                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1022                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     63024800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     63024800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.002848                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.002848                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61668.101761                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61668.101761                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        25908                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        63819                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher       299769                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       389496                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          350                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          224                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher          570                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1144                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     23257200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     15138800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher     39274083                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     77670083                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        26258                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        64043                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher       300339                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       390640                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.013329                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.003498                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.001898                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.002929                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66449.142857                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67583.928571                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 68901.900000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67893.429196                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          350                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          223                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher          562                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1135                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     20457200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     13298400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher     34238091                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     67993691                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.013329                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.003482                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.001871                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.002905                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58449.142857                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59634.080717                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60921.870107                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59906.335683                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  58533574400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  58533574400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  18335                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2565                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 7.148148                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    61.588140                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   563.360774                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2225.745795                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   729.636231                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   515.669061                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.015036                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.137539                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.543395                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.178134                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.125896                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1249                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2847                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1242                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2793                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.304932                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.695068                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             11993509                       # Number of tag accesses
system.l2cache.tags.data_accesses            11993509                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  58533574400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           22336                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           79680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher        35968                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        23616                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              161600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        22336                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          22336                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        20416                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            20416                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              349                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             1245                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher          562                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          369                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2525                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           319                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 319                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             381593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            1361270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher       614485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher       403461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                2760809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        381593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            381593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          348791                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                348791                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          348791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            381593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           1361270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher       614485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher       403461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               3109600                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                59830536800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              451198701                       # Simulator instruction rate (inst/s)
host_mem_usage                                4414168                       # Number of bytes of host memory used
host_op_rate                                743042556                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.28                       # Real time elapsed on the host
host_tick_rate                               87696203                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   127661995                       # Number of instructions simulated
sim_ops                                     210280330                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000025                       # Number of seconds simulated
sim_ticks                                    24819200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                11443                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               780                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             12287                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3134                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11443                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8309                       # Number of indirect misses.
system.cpu.branchPred.lookups                   13374                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     441                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          634                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     52537                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    27789                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               839                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      10272                       # Number of branches committed
system.cpu.commit.bw_lim_events                 15352                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           14360                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                38469                       # Number of instructions committed
system.cpu.commit.committedOps                  77242                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        44351                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.741607                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.839372                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        21417     48.29%     48.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2632      5.93%     54.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1648      3.72%     57.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3302      7.45%     65.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        15352     34.61%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        44351                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        608                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  312                       # Number of function calls committed.
system.cpu.commit.int_insts                     76851                       # Number of committed integer instructions.
system.cpu.commit.loads                         11443                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          238      0.31%      0.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            60327     78.10%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              12      0.02%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               67      0.09%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             46      0.06%     78.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.08%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              18      0.02%     78.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              29      0.04%     78.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              36      0.05%     78.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             66      0.09%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             7      0.01%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           11261     14.58%     93.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4737      6.13%     99.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          182      0.24%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          152      0.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             77242                       # Class of committed instruction
system.cpu.commit.refs                          16332                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       38469                       # Number of Instructions Simulated
system.cpu.committedOps                         77242                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.612935                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.612935                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          150                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           35                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          198                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            34                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 10479                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  97692                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11291                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     25316                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    851                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   794                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       12713                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            69                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        5543                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            11                       # TLB misses on write requests
system.cpu.fetch.Branches                       13374                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      6669                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         35165                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   265                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          51137                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           365                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1702                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.215543                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12282                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               3575                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.824152                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              48731                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.106503                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.909502                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    20916     42.92%     42.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      832      1.71%     44.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2070      4.25%     48.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1972      4.05%     52.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    22941     47.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                48731                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       770                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      477                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      4512000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      4512000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      4512000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      4512400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      4512400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      4512000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        16800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        16800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        12800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        12800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        12800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        13200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        21200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        21600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        21200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        21200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1862800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1868000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1864800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1863200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       34702000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           13317                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  992                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    10893                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.386072                       # Inst execution rate
system.cpu.iew.exec_refs                        18268                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       5538                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    5561                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 13501                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                111                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                24                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 6065                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               91589                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 12730                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1234                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 86003                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     21                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   241                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    851                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   277                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              422                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2060                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1176                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          885                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            107                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     93885                       # num instructions consuming a value
system.cpu.iew.wb_count                         85327                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.667593                       # average fanout of values written-back
system.cpu.iew.wb_producers                     62677                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.375177                       # insts written-back per cycle
system.cpu.iew.wb_sent                          85617                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   118409                       # number of integer regfile reads
system.cpu.int_regfile_writes                   68330                       # number of integer regfile writes
system.cpu.ipc                               0.619988                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.619988                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               482      0.55%      0.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 67680     77.58%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   12      0.01%     78.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    72      0.08%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  65      0.07%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.07%     78.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   20      0.02%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   55      0.06%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   42      0.05%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  76      0.09%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 20      0.02%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                12716     14.58%     93.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                5454      6.25%     99.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             245      0.28%     99.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            231      0.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  87234                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     831                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1664                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          790                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1240                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  85921                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             221878                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        84537                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            104719                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      91352                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     87234                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 237                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           14357                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               340                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            199                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        19013                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         48731                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.790113                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.668833                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               19091     39.18%     39.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                4393      9.01%     48.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                5278     10.83%     59.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                7591     15.58%     74.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               12378     25.40%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           48731                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.405912                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        6731                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            84                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                99                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              130                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                13501                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                6065                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   42607                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.numCycles                            62048                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                    8040                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 88029                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    170                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    11917                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    161                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    59                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                241778                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  95612                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              107539                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     25419                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    939                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    851                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1454                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    19534                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1009                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           133776                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1050                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 49                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1028                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             54                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       120601                       # The number of ROB reads
system.cpu.rob.rob_writes                      187630                       # The number of ROB writes
system.cpu.timesIdled                             143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          810                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           11                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1624                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               11                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          296                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           581                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     24819200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                280                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           72                       # Transaction distribution
system.membus.trans_dist::CleanEvict              224                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           279                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        22912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        22912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   22912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               285                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     285    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 285                       # Request fanout histogram
system.membus.reqLayer2.occupancy              347615                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy             614385                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     24819200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 803                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           582                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               517                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  9                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 9                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            803                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          773                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1664                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2437                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        16512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        68096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    84608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               288                       # Total snoops (count)
system.l2bus.snoopTraffic                        4608                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1101                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.010899                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.103876                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1089     98.91%     98.91% # Request fanout histogram
system.l2bus.snoop_fanout::1                       12      1.09%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1101                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              665200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1086324                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                4.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              309600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        24819200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     24819200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         6358                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             6358                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         6358                       # number of overall hits
system.cpu.icache.overall_hits::total            6358                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          311                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            311                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          311                       # number of overall misses
system.cpu.icache.overall_misses::total           311                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     14714400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14714400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     14714400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14714400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6669                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6669                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6669                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6669                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.046634                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.046634                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.046634                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.046634                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47313.183280                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47313.183280                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47313.183280                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47313.183280                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           53                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           53                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          258                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          258                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          258                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          258                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11566000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11566000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11566000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11566000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.038686                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.038686                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.038686                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.038686                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44829.457364                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44829.457364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44829.457364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44829.457364                       # average overall mshr miss latency
system.cpu.icache.replacements                    257                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         6358                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            6358                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          311                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           311                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     14714400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14714400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6669                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6669                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.046634                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.046634                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47313.183280                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47313.183280                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           53                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          258                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          258                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11566000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11566000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.038686                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.038686                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44829.457364                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44829.457364                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     24819200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     24819200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.737091                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11107748                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               514                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21610.404669                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.737091                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998973                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998973                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           80                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             13596                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            13596                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     24819200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     24819200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     24819200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        16588                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            16588                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        16588                       # number of overall hits
system.cpu.dcache.overall_hits::total           16588                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          544                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            544                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          544                       # number of overall misses
system.cpu.dcache.overall_misses::total           544                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     16894000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     16894000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     16894000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     16894000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        17132                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        17132                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        17132                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        17132                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031753                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031753                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031753                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031753                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31055.147059                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31055.147059                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 31055.147059                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31055.147059                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          484                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.230769                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 9                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          510                       # number of writebacks
system.cpu.dcache.writebacks::total               510                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          124                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          124                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          124                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          124                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          420                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          420                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          420                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          135                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          555                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     11776400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11776400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     11776400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2364691                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14141091                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024516                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024516                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024516                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032396                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28039.047619                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28039.047619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28039.047619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 17516.229630                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25479.443243                       # average overall mshr miss latency
system.cpu.dcache.replacements                    554                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        11708                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           11708                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          534                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           534                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16458000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16458000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        12242                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        12242                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.043620                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.043620                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30820.224719                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30820.224719                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          124                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          124                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          410                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          410                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11348400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11348400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033491                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033491                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 27679.024390                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27679.024390                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4880                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4880                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       436000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       436000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002045                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002045                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        43600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        43600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       428000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       428000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002045                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002045                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        42800                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        42800                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          135                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          135                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2364691                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2364691                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 17516.229630                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 17516.229630                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     24819200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     24819200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              991202                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1578                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            628.138150                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   715.536634                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   308.463366                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.698766                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.301234                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          286                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          738                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          241                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          593                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.279297                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             34818                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            34818                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     24819200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             111                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             296                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          119                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 526                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            111                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            296                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          119                       # number of overall hits
system.l2cache.overall_hits::total                526                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           147                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           123                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           16                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               286                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          147                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          123                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           16                       # number of overall misses
system.l2cache.overall_misses::total              286                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     10321200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8734800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      1239185                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     20295185                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     10321200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8734800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      1239185                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     20295185                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          258                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          419                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          135                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             812                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          258                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          419                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          135                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            812                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.569767                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.293556                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.118519                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.352217                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.569767                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.293556                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.118519                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.352217                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 70212.244898                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 71014.634146                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 77449.062500                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 70962.185315                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 70212.244898                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 71014.634146                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 77449.062500                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 70962.185315                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             72                       # number of writebacks
system.l2cache.writebacks::total                   72                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          147                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          123                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           16                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          286                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          147                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          123                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           16                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          286                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      9145200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7750800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1111185                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     18007185                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      9145200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7750800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1111185                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     18007185                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.569767                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.293556                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.118519                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.352217                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.569767                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.293556                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.118519                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.352217                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 62212.244898                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63014.634146                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 69449.062500                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 62962.185315                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 62212.244898                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63014.634146                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 69449.062500                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 62962.185315                       # average overall mshr miss latency
system.l2cache.replacements                       288                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          510                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          510                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          510                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          510                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           19                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           19                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            6                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              6                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       381600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       381600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.666667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        63600                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        63600                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       333600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       333600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        55600                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        55600                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          111                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          293                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          119                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          523                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          147                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          117                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          280                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     10321200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8353200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      1239185                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     19913585                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          258                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          410                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          135                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          803                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.569767                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.285366                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.118519                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.348692                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 70212.244898                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 71394.871795                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 77449.062500                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 71119.946429                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          147                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          117                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          280                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      9145200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7417200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1111185                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     17673585                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.569767                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.285366                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.118519                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.348692                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 62212.244898                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63394.871795                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 69449.062500                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63119.946429                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     24819200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     24819200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1494926                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4384                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs               340.995894                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    62.560421                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   600.135608                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2211.255398                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   719.145822                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   502.902752                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.015274                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.146517                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.539857                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.175573                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.122779                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1194                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2902                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1170                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          206                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2580                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.291504                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.708496                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                13272                       # Number of tag accesses
system.l2cache.tags.data_accesses               13272                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     24819200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            9408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7872                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               18304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         9408                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           9408                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         4608                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             4608                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              147                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              123                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           16                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  286                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            72                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  72                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          379061372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          317173801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     41258381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              737493553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     379061372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         379061372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       185662713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             185662713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       185662713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         379061372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         317173801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     41258381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             923156266                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
