#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec  2 09:20:10 2018
# Process ID: 21072
# Current directory: C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1804 C:\Users\andre\Documents\Fall 2018\CMPE264\IOandInterface\IOandInterface.xpr
# Log file: C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/vivado.log
# Journal file: C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 786.723 ; gain = 83.000
update_compile_order -fileset sources_1
close [ open {C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v} w ]
add_files {{C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v}}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu.v} {C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v} {C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul.v} {C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v}}
update_compile_order -fileset sources_1
set_property top fpmwrapper [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: fpmwrapper
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
WARNING: [Synth 8-2490] overwriting previous definition of module adder [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:4]
WARNING: [Synth 8-2490] overwriting previous definition of module mux2 [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 943.293 ; gain = 114.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpmwrapper' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpmadec' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmadec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fpmadec' (1#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmadec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fouronemux' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:159]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fouronemux' (2#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:159]
WARNING: [Synth 8-689] width (1) of port connection 'd2' does not match port width (32) of module 'fouronemux' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:54]
ERROR: [Synth 8-685] variable 'rd' should not be used in output port connection [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:57]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmwrapper' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 985.906 ; gain = 156.688
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 5 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: fpmwrapper
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
WARNING: [Synth 8-2490] overwriting previous definition of module adder [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:4]
WARNING: [Synth 8-2490] overwriting previous definition of module mux2 [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 985.906 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpmwrapper' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpmadec' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmadec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fpmadec' (1#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmadec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fouronemux' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:159]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fouronemux' (2#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:159]
WARNING: [Synth 8-689] width (1) of port connection 'd2' does not match port width (32) of module 'fouronemux' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:54]
ERROR: [Synth 8-685] variable 'rd' should not be used in output port connection [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:57]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmwrapper' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 989.641 ; gain = 3.734
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 5 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: fpmwrapper
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
WARNING: [Synth 8-2490] overwriting previous definition of module adder [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:4]
WARNING: [Synth 8-2490] overwriting previous definition of module mux2 [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 989.641 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpmwrapper' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpmadec' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmadec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fpmadec' (1#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmadec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fouronemux' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:159]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fouronemux' (2#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:159]
WARNING: [Synth 8-689] width (1) of port connection 'd2' does not match port width (32) of module 'fouronemux' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:54]
INFO: [Synth 8-6157] synthesizing module 'fpmreg' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fpmreg' (3#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpmreg1' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:42]
INFO: [Synth 8-6155] done synthesizing module 'fpmreg1' (4#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:42]
ERROR: [Synth 8-448] named port connection 'A' does not exist for instance 'DoneBit' of module 'fpmreg1' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:98]
ERROR: [Synth 8-448] named port connection 'B' does not exist for instance 'DoneBit' of module 'fpmreg1' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:99]
INFO: [Synth 8-6157] synthesizing module 'fpmul' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul.v:1]
INFO: [Synth 8-6157] synthesizing module 'fpmul_cu' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:1]
	Parameter S0 bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
	Parameter S6 bound to: 4'b0110 
	Parameter S7 bound to: 4'b0111 
	Parameter S8 bound to: 4'b1000 
	Parameter S9 bound to: 4'b1001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:105]
ERROR: [Synth 8-91] ambiguous clock in event control [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:68]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmul_cu' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmul' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmwrapper' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 999.129 ; gain = 9.488
---------------------------------------------------------------------------------
RTL Elaboration failed
12 Infos, 5 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: fpmwrapper
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
WARNING: [Synth 8-2490] overwriting previous definition of module adder [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:4]
WARNING: [Synth 8-2490] overwriting previous definition of module mux2 [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 999.129 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpmwrapper' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpmadec' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmadec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fpmadec' (1#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmadec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fouronemux' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:159]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fouronemux' (2#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:159]
WARNING: [Synth 8-689] width (1) of port connection 'd2' does not match port width (32) of module 'fouronemux' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:54]
INFO: [Synth 8-6157] synthesizing module 'fpmreg' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fpmreg' (3#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpmreg1' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:42]
INFO: [Synth 8-6155] done synthesizing module 'fpmreg1' (4#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:42]
INFO: [Synth 8-6157] synthesizing module 'fpmul' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul.v:1]
INFO: [Synth 8-6157] synthesizing module 'fpmul_cu' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:1]
	Parameter S0 bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
	Parameter S6 bound to: 4'b0110 
	Parameter S7 bound to: 4'b0111 
	Parameter S8 bound to: 4'b1000 
	Parameter S9 bound to: 4'b1001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:105]
ERROR: [Synth 8-91] ambiguous clock in event control [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:68]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmul_cu' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmul' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmwrapper' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 999.129 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
12 Infos, 5 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: fpmwrapper
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
WARNING: [Synth 8-2490] overwriting previous definition of module adder [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:4]
WARNING: [Synth 8-2490] overwriting previous definition of module mux2 [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 999.129 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpmwrapper' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpmadec' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmadec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fpmadec' (1#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmadec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fouronemux' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:159]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fouronemux' (2#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:159]
WARNING: [Synth 8-689] width (1) of port connection 'd2' does not match port width (32) of module 'fouronemux' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:54]
INFO: [Synth 8-6157] synthesizing module 'fpmreg' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fpmreg' (3#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpmreg1' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:42]
INFO: [Synth 8-6155] done synthesizing module 'fpmreg1' (4#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:42]
INFO: [Synth 8-6157] synthesizing module 'fpmul' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul.v:1]
INFO: [Synth 8-6157] synthesizing module 'fpmul_cu' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:1]
	Parameter S0 bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
	Parameter S6 bound to: 4'b0110 
	Parameter S7 bound to: 4'b0111 
	Parameter S8 bound to: 4'b1000 
	Parameter S9 bound to: 4'b1001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:105]
ERROR: [Synth 8-91] ambiguous clock in event control [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:68]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmul_cu' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmul' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmwrapper' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1004.516 ; gain = 5.387
---------------------------------------------------------------------------------
RTL Elaboration failed
12 Infos, 5 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: fpmwrapper
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
WARNING: [Synth 8-2490] overwriting previous definition of module adder [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:4]
WARNING: [Synth 8-2490] overwriting previous definition of module mux2 [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1004.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpmwrapper' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpmadec' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmadec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fpmadec' (1#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmadec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fouronemux' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:159]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fouronemux' (2#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:159]
WARNING: [Synth 8-689] width (1) of port connection 'd2' does not match port width (32) of module 'fouronemux' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:54]
INFO: [Synth 8-6157] synthesizing module 'fpmreg' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fpmreg' (3#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpmreg1' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:42]
INFO: [Synth 8-6155] done synthesizing module 'fpmreg1' (4#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:42]
INFO: [Synth 8-6157] synthesizing module 'fpmul' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul.v:1]
INFO: [Synth 8-6157] synthesizing module 'fpmul_cu' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:1]
	Parameter S0 bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
	Parameter S6 bound to: 4'b0110 
	Parameter S7 bound to: 4'b0111 
	Parameter S8 bound to: 4'b1000 
	Parameter S9 bound to: 4'b1001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:105]
ERROR: [Synth 8-91] ambiguous clock in event control [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:68]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmul_cu' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmul' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmwrapper' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1009.215 ; gain = 4.699
---------------------------------------------------------------------------------
RTL Elaboration failed
12 Infos, 5 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: fpmwrapper
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
WARNING: [Synth 8-2490] overwriting previous definition of module adder [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:4]
WARNING: [Synth 8-2490] overwriting previous definition of module mux2 [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1009.215 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpmwrapper' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpmadec' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmadec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fpmadec' (1#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmadec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fouronemux' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:159]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fouronemux' (2#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:159]
WARNING: [Synth 8-689] width (1) of port connection 'd2' does not match port width (32) of module 'fouronemux' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:54]
INFO: [Synth 8-6157] synthesizing module 'fpmreg' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fpmreg' (3#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpmreg1' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:42]
INFO: [Synth 8-6155] done synthesizing module 'fpmreg1' (4#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:42]
INFO: [Synth 8-6157] synthesizing module 'fpmul' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul.v:1]
INFO: [Synth 8-6157] synthesizing module 'fpmul_cu' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:1]
	Parameter S0 bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
	Parameter S6 bound to: 4'b0110 
	Parameter S7 bound to: 4'b0111 
	Parameter S8 bound to: 4'b1000 
	Parameter S9 bound to: 4'b1001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:105]
ERROR: [Synth 8-91] ambiguous clock in event control [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:68]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmul_cu' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmul' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmwrapper' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1010.434 ; gain = 1.219
---------------------------------------------------------------------------------
RTL Elaboration failed
12 Infos, 5 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: fpmwrapper
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
WARNING: [Synth 8-2490] overwriting previous definition of module adder [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:4]
WARNING: [Synth 8-2490] overwriting previous definition of module mux2 [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1010.434 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpmwrapper' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpmadec' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmadec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fpmadec' (1#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmadec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fouronemux' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:159]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fouronemux' (2#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:159]
WARNING: [Synth 8-689] width (1) of port connection 'd2' does not match port width (32) of module 'fouronemux' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:54]
INFO: [Synth 8-6157] synthesizing module 'fpmreg' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fpmreg' (3#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpmreg1' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:42]
INFO: [Synth 8-6155] done synthesizing module 'fpmreg1' (4#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:42]
INFO: [Synth 8-6157] synthesizing module 'fpmul' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul.v:1]
INFO: [Synth 8-6157] synthesizing module 'fpmul_cu' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:1]
	Parameter S0 bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
	Parameter S6 bound to: 4'b0110 
	Parameter S7 bound to: 4'b0111 
	Parameter S8 bound to: 4'b1000 
	Parameter S9 bound to: 4'b1001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:105]
ERROR: [Synth 8-91] ambiguous clock in event control [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:68]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmul_cu' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmul' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmwrapper' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1010.434 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
12 Infos, 5 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: fpmwrapper
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
WARNING: [Synth 8-2490] overwriting previous definition of module adder [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:4]
WARNING: [Synth 8-2490] overwriting previous definition of module mux2 [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1010.434 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpmwrapper' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpmadec' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmadec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fpmadec' (1#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmadec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fouronemux' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:159]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fouronemux' (2#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:159]
WARNING: [Synth 8-689] width (1) of port connection 'd2' does not match port width (32) of module 'fouronemux' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:54]
INFO: [Synth 8-6157] synthesizing module 'fpmreg' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fpmreg' (3#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpmreg1' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:42]
INFO: [Synth 8-6155] done synthesizing module 'fpmreg1' (4#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:42]
INFO: [Synth 8-6157] synthesizing module 'fpmul' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul.v:1]
INFO: [Synth 8-6157] synthesizing module 'fpmul_cu' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:1]
	Parameter S0 bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
	Parameter S6 bound to: 4'b0110 
	Parameter S7 bound to: 4'b0111 
	Parameter S8 bound to: 4'b1000 
	Parameter S9 bound to: 4'b1001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:105]
ERROR: [Synth 8-91] ambiguous clock in event control [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:68]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmul_cu' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmul' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmwrapper' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1016.418 ; gain = 5.984
---------------------------------------------------------------------------------
RTL Elaboration failed
12 Infos, 5 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: fpmwrapper
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
WARNING: [Synth 8-2490] overwriting previous definition of module adder [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:4]
WARNING: [Synth 8-2490] overwriting previous definition of module mux2 [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1016.418 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpmwrapper' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpmadec' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmadec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fpmadec' (1#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmadec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fouronemux' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:159]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fouronemux' (2#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:159]
WARNING: [Synth 8-689] width (1) of port connection 'd2' does not match port width (32) of module 'fouronemux' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:54]
INFO: [Synth 8-6157] synthesizing module 'fpmreg' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fpmreg' (3#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpmreg1' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:42]
INFO: [Synth 8-6155] done synthesizing module 'fpmreg1' (4#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmreg.v:42]
INFO: [Synth 8-6157] synthesizing module 'fpmul' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul.v:1]
INFO: [Synth 8-6157] synthesizing module 'fpmul_cu' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:1]
	Parameter S0 bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
	Parameter S6 bound to: 4'b0110 
	Parameter S7 bound to: 4'b0111 
	Parameter S8 bound to: 4'b1000 
	Parameter S9 bound to: 4'b1001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:105]
INFO: [Synth 8-6155] done synthesizing module 'fpmul_cu' (5#1) [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu_old.v:1]
ERROR: [Synth 8-448] named port connection 'Dnf' does not exist for instance 'cu' of module 'fpmul_cu' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul.v:87]
INFO: [Synth 8-6157] synthesizing module 'fpmul_dp' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:123]
	Parameter sign_width bound to: 1 - type: integer 
	Parameter exponent_width bound to: 8 - type: integer 
	Parameter exponent_width2 bound to: 10 - type: integer 
	Parameter mantissa_width bound to: 23 - type: integer 
	Parameter mantissa_width2 bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dreg_en' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:63]
	Parameter WIDTH bound to: 1 - type: integer 
ERROR: [Synth 8-6156] failed synthesizing module 'dreg_en' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:63]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmul_dp' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:123]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmul' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/FPM/fpmul.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'fpmwrapper' [C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface/IOandInterface.srcs/sources_1/new/fpmwrapper.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1016.418 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
15 Infos, 5 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  2 19:34:21 2018...
