// Seed: 3353448744
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri0 id_3,
    output tri0 id_4,
    input wand id_5,
    input wand id_6,
    input tri0 id_7,
    input tri1 id_8,
    output tri0 id_9,
    input uwire id_10,
    input tri1 id_11,
    input wire id_12,
    output tri id_13,
    input tri1 id_14,
    input tri id_15,
    input supply1 id_16
);
  always id_4 = 1 & 1;
  wire id_18, id_19;
  assign id_9 = 1;
  wire id_20;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input wor id_2,
    input tri1 id_3,
    input supply1 id_4,
    input wire id_5,
    input wire id_6,
    output tri1 id_7,
    input uwire id_8,
    input tri1 id_9,
    input supply1 id_10,
    input wor id_11,
    input wor id_12,
    output supply0 id_13,
    output tri id_14,
    output tri0 id_15,
    output tri0 id_16,
    input tri0 id_17,
    output wire id_18,
    output uwire id_19,
    input tri0 id_20
);
  assign id_18 = 1 - id_2;
  wire id_22;
  module_0(
      id_2,
      id_10,
      id_19,
      id_4,
      id_14,
      id_11,
      id_4,
      id_11,
      id_17,
      id_13,
      id_9,
      id_8,
      id_2,
      id_18,
      id_8,
      id_10,
      id_10
  );
endmodule
