From 0d24fd7ea9c8a080a66d877c191b02fc3a2d885b Mon Sep 17 00:00:00 2001
From: Roy ZANG <tie-fei.zang@freescale.com>
Date: Fri, 21 Sep 2012 04:12:52 +0000
Subject: [PATCH 071/227] T4240/PCIe: add PCIe Control/Status register define

T4240 has extra register define in its register memory map.

Signed-off-by: Roy Zang <tie-fei.zang@freescale.com>
[Kevin: Original patch taken from fsl sdk 1.3.1
QorIQ-SDK-V1.3.1-SOURCE-20121220-yocto.iso.]
Signed-off-by: Kevin Hao <kexin.hao@windriver.com>
---
 arch/powerpc/sysdev/fsl_pci.h |    7 +++++++
 1 file changed, 7 insertions(+)

diff --git a/arch/powerpc/sysdev/fsl_pci.h b/arch/powerpc/sysdev/fsl_pci.h
index 56c805c..3dc22e1 100644
--- a/arch/powerpc/sysdev/fsl_pci.h
+++ b/arch/powerpc/sysdev/fsl_pci.h
@@ -118,6 +118,13 @@ struct ccsr_pci {
 	__be32	pex_err_cap_r1;		/* 0x.e2c - PCIE error capture register 0 */
 	__be32	pex_err_cap_r2;		/* 0x.e30 - PCIE error capture register 0 */
 	__be32	pex_err_cap_r3;		/* 0x.e34 - PCIE error capture register 0 */
+	u8 res_e38[200];
+	__be32     pdb_stat;	/* 0x.f00 - PCIE Debug Status */
+	u8 res_f04[16];
+	__be32 pex_csr0;	/* 0x.f14 - PEX Control/Status register 0*/
+	__be32 pex_csr1;	/* 0x.f18 - PEX Control/Status register 1*/
+	u8 res_f1c[228];
+
 };
 
 extern int primary_phb_addr;
-- 
1.7.9.7

