#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Oct 14 18:14:11 2025
# Process ID: 21444
# Current directory: E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.runs/synth_1
# Command line: vivado.exe -log Gray1_Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Gray1_Top.tcl
# Log file: E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.runs/synth_1/Gray1_Top.vds
# Journal file: E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Gray1_Top.tcl -notrace
Command: synth_design -top Gray1_Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40252 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 925.805 ; gain = 234.250
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Gray1_Top' [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/sources_1/new/Gray1_Top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'To_Gray' [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/sources_1/new/To_Gray.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ymq74LS138' [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/sources_1/new/ymq74LS138.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ymq74LS138' (1#1) [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/sources_1/new/ymq74LS138.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'To_Gray' (2#1) [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/sources_1/new/To_Gray.sv:23]
INFO: [Synth 8-6157] synthesizing module 'x7seg' [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/sources_1/new/x7seg.sv:22]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/sources_1/new/x7seg.sv:38]
INFO: [Synth 8-226] default block is never used [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/sources_1/new/x7seg.sv:38]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/sources_1/new/x7seg.sv:52]
INFO: [Synth 8-226] default block is never used [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/sources_1/new/x7seg.sv:52]
INFO: [Synth 8-6157] synthesizing module 'hex7seg' [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/sources_1/new/hex7seg.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'hex7seg' (3#1) [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/sources_1/new/hex7seg.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'x7seg' (4#1) [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/sources_1/new/x7seg.sv:22]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/sources_1/new/Gray1_Top.sv-23.7 with 1st driver pin 'Gray1_Top:/x7/dp' [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/sources_1/new/Gray1_Top.sv:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/sources_1/new/Gray1_Top.sv-23.7 with 2nd driver pin 'VCC' [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/sources_1/new/Gray1_Top.sv:23]
CRITICAL WARNING: [Synth 8-6858] multi-driven net E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/sources_1/new/Gray1_Top.sv-23.7 is connected to at least one constant driver which has been preserved, other driver is ignored [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/sources_1/new/Gray1_Top.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Gray1_Top' (5#1) [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/sources_1/new/Gray1_Top.sv:23]
WARNING: [Synth 8-3917] design Gray1_Top has port DP driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 998.480 ; gain = 306.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 998.480 ; gain = 306.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 998.480 ; gain = 306.926
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 998.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.srcs/constrs_1/imports/BCD2Gray/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Gray1_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Gray1_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1078.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1078.121 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1078.121 ; gain = 386.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1078.121 ; gain = 386.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1078.121 ; gain = 386.566
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "a2g" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1078.121 ; gain = 386.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ymq74LS138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module hex7seg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module x7seg 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Gray1_Top has port DP driven by constant 1
WARNING: [Synth 8-3917] design Gray1_Top has port A2G[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1078.121 ; gain = 386.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1078.121 ; gain = 386.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1093.254 ; gain = 401.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1093.254 ; gain = 401.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1100.836 ; gain = 409.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1100.836 ; gain = 409.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1100.836 ; gain = 409.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1100.836 ; gain = 409.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1100.836 ; gain = 409.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1100.836 ; gain = 409.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     1|
|4     |LUT3   |     8|
|5     |LUT4   |     1|
|6     |LUT5   |     1|
|7     |MUXF7  |     1|
|8     |FDRE   |    21|
|9     |IBUF   |     5|
|10    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    65|
|2     |  x7     |x7seg  |    39|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1100.836 ; gain = 409.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1100.836 ; gain = 329.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1100.836 ; gain = 409.281
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1111.078 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1119.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 27 Warnings, 27 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1119.090 ; gain = 737.809
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1119.090 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/FDu/second1/DL/week5/BCD2Gray/BCD2Gray.runs/synth_1/Gray1_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Gray1_Top_utilization_synth.rpt -pb Gray1_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 14 18:14:35 2025...
