vendor_name = ModelSim
source_file = 1, D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/tristate.sv
source_file = 1, D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/testbench.sv
source_file = 1, D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/test_memory.sv
source_file = 1, D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/SLC3_2.sv
source_file = 1, D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/slc3.sv
source_file = 1, D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/regfile.sv
source_file = 1, D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/Reg_16.sv
source_file = 1, D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/multiplexer.sv
source_file = 1, D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/memory_contents.sv
source_file = 1, D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/Mem2IO.sv
source_file = 1, D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/lab6_toplevel.sv
source_file = 1, D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/ISDU.sv
source_file = 1, D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/HexDriver.sv
source_file = 1, D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/datapath.sv
source_file = 1, D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/BEN.sv
source_file = 1, D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/src/ALU.sv
source_file = 1, D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_test_1/db/Lab6.cbx.xml
design_name = lab6_toplevel
instance = comp, \Data[0]~output , Data[0]~output, lab6_toplevel, 1
instance = comp, \Data[1]~output , Data[1]~output, lab6_toplevel, 1
instance = comp, \Data[2]~output , Data[2]~output, lab6_toplevel, 1
instance = comp, \Data[3]~output , Data[3]~output, lab6_toplevel, 1
instance = comp, \Data[4]~output , Data[4]~output, lab6_toplevel, 1
instance = comp, \Data[5]~output , Data[5]~output, lab6_toplevel, 1
instance = comp, \Data[6]~output , Data[6]~output, lab6_toplevel, 1
instance = comp, \Data[7]~output , Data[7]~output, lab6_toplevel, 1
instance = comp, \Data[8]~output , Data[8]~output, lab6_toplevel, 1
instance = comp, \Data[9]~output , Data[9]~output, lab6_toplevel, 1
instance = comp, \Data[10]~output , Data[10]~output, lab6_toplevel, 1
instance = comp, \Data[11]~output , Data[11]~output, lab6_toplevel, 1
instance = comp, \Data[12]~output , Data[12]~output, lab6_toplevel, 1
instance = comp, \Data[13]~output , Data[13]~output, lab6_toplevel, 1
instance = comp, \Data[14]~output , Data[14]~output, lab6_toplevel, 1
instance = comp, \Data[15]~output , Data[15]~output, lab6_toplevel, 1
instance = comp, \LED[0]~output , LED[0]~output, lab6_toplevel, 1
instance = comp, \LED[1]~output , LED[1]~output, lab6_toplevel, 1
instance = comp, \LED[2]~output , LED[2]~output, lab6_toplevel, 1
instance = comp, \LED[3]~output , LED[3]~output, lab6_toplevel, 1
instance = comp, \LED[4]~output , LED[4]~output, lab6_toplevel, 1
instance = comp, \LED[5]~output , LED[5]~output, lab6_toplevel, 1
instance = comp, \LED[6]~output , LED[6]~output, lab6_toplevel, 1
instance = comp, \LED[7]~output , LED[7]~output, lab6_toplevel, 1
instance = comp, \LED[8]~output , LED[8]~output, lab6_toplevel, 1
instance = comp, \LED[9]~output , LED[9]~output, lab6_toplevel, 1
instance = comp, \LED[10]~output , LED[10]~output, lab6_toplevel, 1
instance = comp, \LED[11]~output , LED[11]~output, lab6_toplevel, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, lab6_toplevel, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, lab6_toplevel, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, lab6_toplevel, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, lab6_toplevel, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, lab6_toplevel, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, lab6_toplevel, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, lab6_toplevel, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, lab6_toplevel, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, lab6_toplevel, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, lab6_toplevel, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, lab6_toplevel, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, lab6_toplevel, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, lab6_toplevel, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, lab6_toplevel, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, lab6_toplevel, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, lab6_toplevel, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, lab6_toplevel, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, lab6_toplevel, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, lab6_toplevel, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, lab6_toplevel, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, lab6_toplevel, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, lab6_toplevel, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, lab6_toplevel, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, lab6_toplevel, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, lab6_toplevel, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, lab6_toplevel, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, lab6_toplevel, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, lab6_toplevel, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, lab6_toplevel, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, lab6_toplevel, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, lab6_toplevel, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, lab6_toplevel, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, lab6_toplevel, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, lab6_toplevel, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, lab6_toplevel, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, lab6_toplevel, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, lab6_toplevel, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, lab6_toplevel, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, lab6_toplevel, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, lab6_toplevel, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, lab6_toplevel, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, lab6_toplevel, 1
instance = comp, \HEX6[0]~output , HEX6[0]~output, lab6_toplevel, 1
instance = comp, \HEX6[1]~output , HEX6[1]~output, lab6_toplevel, 1
instance = comp, \HEX6[2]~output , HEX6[2]~output, lab6_toplevel, 1
instance = comp, \HEX6[3]~output , HEX6[3]~output, lab6_toplevel, 1
instance = comp, \HEX6[4]~output , HEX6[4]~output, lab6_toplevel, 1
instance = comp, \HEX6[5]~output , HEX6[5]~output, lab6_toplevel, 1
instance = comp, \HEX6[6]~output , HEX6[6]~output, lab6_toplevel, 1
instance = comp, \HEX7[0]~output , HEX7[0]~output, lab6_toplevel, 1
instance = comp, \HEX7[1]~output , HEX7[1]~output, lab6_toplevel, 1
instance = comp, \HEX7[2]~output , HEX7[2]~output, lab6_toplevel, 1
instance = comp, \HEX7[3]~output , HEX7[3]~output, lab6_toplevel, 1
instance = comp, \HEX7[4]~output , HEX7[4]~output, lab6_toplevel, 1
instance = comp, \HEX7[5]~output , HEX7[5]~output, lab6_toplevel, 1
instance = comp, \HEX7[6]~output , HEX7[6]~output, lab6_toplevel, 1
instance = comp, \CE~output , CE~output, lab6_toplevel, 1
instance = comp, \UB~output , UB~output, lab6_toplevel, 1
instance = comp, \LB~output , LB~output, lab6_toplevel, 1
instance = comp, \OE~output , OE~output, lab6_toplevel, 1
instance = comp, \WE~output , WE~output, lab6_toplevel, 1
instance = comp, \ADDR[0]~output , ADDR[0]~output, lab6_toplevel, 1
instance = comp, \ADDR[1]~output , ADDR[1]~output, lab6_toplevel, 1
instance = comp, \ADDR[2]~output , ADDR[2]~output, lab6_toplevel, 1
instance = comp, \ADDR[3]~output , ADDR[3]~output, lab6_toplevel, 1
instance = comp, \ADDR[4]~output , ADDR[4]~output, lab6_toplevel, 1
instance = comp, \ADDR[5]~output , ADDR[5]~output, lab6_toplevel, 1
instance = comp, \ADDR[6]~output , ADDR[6]~output, lab6_toplevel, 1
instance = comp, \ADDR[7]~output , ADDR[7]~output, lab6_toplevel, 1
instance = comp, \ADDR[8]~output , ADDR[8]~output, lab6_toplevel, 1
instance = comp, \ADDR[9]~output , ADDR[9]~output, lab6_toplevel, 1
instance = comp, \ADDR[10]~output , ADDR[10]~output, lab6_toplevel, 1
instance = comp, \ADDR[11]~output , ADDR[11]~output, lab6_toplevel, 1
instance = comp, \ADDR[12]~output , ADDR[12]~output, lab6_toplevel, 1
instance = comp, \ADDR[13]~output , ADDR[13]~output, lab6_toplevel, 1
instance = comp, \ADDR[14]~output , ADDR[14]~output, lab6_toplevel, 1
instance = comp, \ADDR[15]~output , ADDR[15]~output, lab6_toplevel, 1
instance = comp, \ADDR[16]~output , ADDR[16]~output, lab6_toplevel, 1
instance = comp, \ADDR[17]~output , ADDR[17]~output, lab6_toplevel, 1
instance = comp, \ADDR[18]~output , ADDR[18]~output, lab6_toplevel, 1
instance = comp, \ADDR[19]~output , ADDR[19]~output, lab6_toplevel, 1
instance = comp, \Clk~input , Clk~input, lab6_toplevel, 1
instance = comp, \Clk~inputclkctrl , Clk~inputclkctrl, lab6_toplevel, 1
instance = comp, \Reset~input , Reset~input, lab6_toplevel, 1
instance = comp, \Continue~input , Continue~input, lab6_toplevel, 1
instance = comp, \Run~input , Run~input, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~69 , my_slc|state_controller|State~69, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.Halted , my_slc|state_controller|State.Halted, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|GateMDR , my_slc|state_controller|GateMDR, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~57 , my_slc|state_controller|State~57, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_21 , my_slc|state_controller|State.S_21, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|ADDR1MUX~0 , my_slc|state_controller|ADDR1MUX~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~1 , my_slc|state_controller|Decoder0~1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~54 , my_slc|state_controller|State~54, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_12 , my_slc|state_controller|State.S_12, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~36 , my_slc|d0|Add0~36, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~14 , my_slc|d0|Add0~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~26 , my_slc|d0|Add0~26, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~59 , my_slc|state_controller|State~59, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_23 , my_slc|state_controller|State.S_23, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[7][6]~feeder , my_slc|d0|RegFile|Reg_Out[7][6]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~4 , my_slc|state_controller|Decoder0~4, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~60 , my_slc|state_controller|State~60, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_01 , my_slc|state_controller|State.S_01, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~6 , my_slc|state_controller|Decoder0~6, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~62 , my_slc|state_controller|State~62, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_09 , my_slc|state_controller|State.S_09, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[5][12]~6 , my_slc|d0|RegFile|Reg_Out[5][12]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[7][4]~60 , my_slc|d0|RegFile|Reg_Out[7][4]~60, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[7][4]~155 , my_slc|d0|RegFile|Reg_Out[7][4]~155, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[7][6] , my_slc|d0|RegFile|Reg_Out[7][6], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[5][6]~feeder , my_slc|d0|RegFile|Reg_Out[5][6]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[5][6] , my_slc|d0|RegFile|Reg_Out[5][6], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[4][6]~feeder , my_slc|d0|RegFile|Reg_Out[4][6]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[4][2]~41 , my_slc|d0|RegFile|Reg_Out[4][2]~41, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[4][2]~154 , my_slc|d0|RegFile|Reg_Out[4][2]~154, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[4][6] , my_slc|d0|RegFile|Reg_Out[4][6], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[6][6]~feeder , my_slc|d0|RegFile|Reg_Out[6][6]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[6][8]~22 , my_slc|d0|RegFile|Reg_Out[6][8]~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[6][8]~153 , my_slc|d0|RegFile|Reg_Out[6][8]~153, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[6][6] , my_slc|d0|RegFile|Reg_Out[6][6], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux9~0 , my_slc|d0|RegFile|Mux9~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux9~1 , my_slc|d0|RegFile|Mux9~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[3][6] , my_slc|d0|RegFile|Reg_Out[3][6], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[1][4]~98 , my_slc|d0|RegFile|Reg_Out[1][4]~98, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[0][15]~158 , my_slc|d0|RegFile|Reg_Out[0][15]~158, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[0][6] , my_slc|d0|RegFile|Reg_Out[0][6], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[1][4]~157 , my_slc|d0|RegFile|Reg_Out[1][4]~157, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[1][6] , my_slc|d0|RegFile|Reg_Out[1][6], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux9~2 , my_slc|d0|RegFile|Mux9~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[2][8]~79 , my_slc|d0|RegFile|Reg_Out[2][8]~79, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[2][8]~156 , my_slc|d0|RegFile|Reg_Out[2][8]~156, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[2][6] , my_slc|d0|RegFile|Reg_Out[2][6], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux9~3 , my_slc|d0|RegFile|Mux9~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux9~4 , my_slc|d0|RegFile|Mux9~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~17 , my_slc|d0|Add0~17, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_ADDR2|Mux9~0 , my_slc|d0|Mux_ADDR2|Mux9~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~106 , my_slc|d0|Add2~106, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~16 , my_slc|d0|Add0~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux11~3 , my_slc|d0|Tristate_Gate|Mux11~3, lab6_toplevel, 1
instance = comp, \S[4]~input , S[4]~input, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~52 , my_slc|state_controller|State~52, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_16_1 , my_slc|state_controller|State.S_16_1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~53 , my_slc|state_controller|State~53, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_16_2 , my_slc|state_controller|State.S_16_2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Mem_WE~0 , my_slc|state_controller|Mem_WE~0, lab6_toplevel, 1
instance = comp, \Data[4]~input , Data[4]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[4] , my_slc|tr0|Data_read_buffer[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[14]~feeder , my_slc|d0|Reg_MAR|Data_Out[14]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[1]~1 , my_slc|d0|Reg_MAR|Data_Out[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[14] , my_slc|d0|Reg_MAR|Data_Out[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[15] , my_slc|d0|Reg_MAR|Data_Out[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[13]~feeder , my_slc|d0|Reg_MAR|Data_Out[13]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[13] , my_slc|d0|Reg_MAR|Data_Out[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[12]~feeder , my_slc|d0|Reg_MAR|Data_Out[12]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[12] , my_slc|d0|Reg_MAR|Data_Out[12], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~3 , my_slc|memory_subsystem|Equal0~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[5]~feeder , my_slc|d0|Reg_MAR|Data_Out[5]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[5] , my_slc|d0|Reg_MAR|Data_Out[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[5][7] , my_slc|d0|RegFile|Reg_Out[5][7], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[7][7] , my_slc|d0|RegFile|Reg_Out[7][7], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[4][7]~feeder , my_slc|d0|RegFile|Reg_Out[4][7]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[4][7] , my_slc|d0|RegFile|Reg_Out[4][7], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[6][7] , my_slc|d0|RegFile|Reg_Out[6][7], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux8~0 , my_slc|d0|RegFile|Mux8~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux8~1 , my_slc|d0|RegFile|Mux8~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[2][7] , my_slc|d0|RegFile|Reg_Out[2][7], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[3][7] , my_slc|d0|RegFile|Reg_Out[3][7], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[0][7] , my_slc|d0|RegFile|Reg_Out[0][7], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[1][7]~feeder , my_slc|d0|RegFile|Reg_Out[1][7]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[1][7] , my_slc|d0|RegFile|Reg_Out[1][7], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux8~2 , my_slc|d0|RegFile|Mux8~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux8~3 , my_slc|d0|RegFile|Mux8~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux8~4 , my_slc|d0|RegFile|Mux8~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~19 , my_slc|d0|Add0~19, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_IR|Data_Out[11]~0 , my_slc|d0|Reg_IR|Data_Out[11]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_IR|Data_Out[7] , my_slc|d0|Reg_IR|Data_Out[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~107 , my_slc|d0|Add2~107, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~18 , my_slc|d0|Add0~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[6]~30 , my_slc|d0|Reg_PC|Data_Out[6]~30, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[7]~32 , my_slc|d0|Reg_PC|Data_Out[7]~32, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[10]~19 , my_slc|d0|Reg_PC|Data_Out[10]~19, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[7] , my_slc|d0|Reg_PC|Data_Out[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux8~3 , my_slc|d0|Tristate_Gate|Mux8~3, lab6_toplevel, 1
instance = comp, \S[7]~input , S[7]~input, lab6_toplevel, 1
instance = comp, \Data[7]~input , Data[7]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[7] , my_slc|tr0|Data_read_buffer[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data[7]~7 , my_slc|d0|Reg_MDR|Data[7]~7, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr32~0 , my_slc|state_controller|WideOr32~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[7]~16 , my_slc|d0|Reg_MDR|Data_Out[7]~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[7] , my_slc|d0|Reg_MDR|Data_Out[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux0~9 , my_slc|d0|Tristate_Gate|Mux0~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux9~0 , my_slc|d0|Tristate_Gate|Mux9~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux9~1 , my_slc|d0|Tristate_Gate|Mux9~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux9~2 , my_slc|d0|Tristate_Gate|Mux9~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux9~3 , my_slc|d0|Tristate_Gate|Mux9~3, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|SR2MUX~0 , my_slc|state_controller|SR2MUX~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[3][2]~feeder , my_slc|d0|RegFile|Reg_Out[3][2]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[3][2] , my_slc|d0|RegFile|Reg_Out[3][2], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[2][2]~feeder , my_slc|d0|RegFile|Reg_Out[2][2]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[2][2] , my_slc|d0|RegFile|Reg_Out[2][2], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[1][2] , my_slc|d0|RegFile|Reg_Out[1][2], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[0][2] , my_slc|d0|RegFile|Reg_Out[0][2], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux13~2 , my_slc|d0|RegFile|Mux13~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux13~3 , my_slc|d0|RegFile|Mux13~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[4][2] , my_slc|d0|RegFile|Reg_Out[4][2], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[6][2] , my_slc|d0|RegFile|Reg_Out[6][2], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[5][2] , my_slc|d0|RegFile|Reg_Out[5][2], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[7][2] , my_slc|d0|RegFile|Reg_Out[7][2], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux13~0 , my_slc|d0|RegFile|Mux13~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux13~1 , my_slc|d0|RegFile|Mux13~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux13~4 , my_slc|d0|RegFile|Mux13~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~9 , my_slc|d0|Add0~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~8 , my_slc|d0|Add0~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[2][1] , my_slc|d0|RegFile|Reg_Out[2][1], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[3][1] , my_slc|d0|RegFile|Reg_Out[3][1], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[0][1] , my_slc|d0|RegFile|Reg_Out[0][1], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[1][1] , my_slc|d0|RegFile|Reg_Out[1][1], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux14~2 , my_slc|d0|RegFile|Mux14~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux14~3 , my_slc|d0|RegFile|Mux14~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[7][1]~feeder , my_slc|d0|RegFile|Reg_Out[7][1]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[7][1] , my_slc|d0|RegFile|Reg_Out[7][1], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[5][1] , my_slc|d0|RegFile|Reg_Out[5][1], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[4][1] , my_slc|d0|RegFile|Reg_Out[4][1], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[6][1]~feeder , my_slc|d0|RegFile|Reg_Out[6][1]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[6][1] , my_slc|d0|RegFile|Reg_Out[6][1], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux14~0 , my_slc|d0|RegFile|Mux14~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux14~1 , my_slc|d0|RegFile|Mux14~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux14~4 , my_slc|d0|RegFile|Mux14~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~7 , my_slc|d0|Add0~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data[0]~0 , my_slc|d0|Reg_MAR|Data[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[7][0] , my_slc|d0|RegFile|Reg_Out[7][0], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[5][0] , my_slc|d0|RegFile|Reg_Out[5][0], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[4][0] , my_slc|d0|RegFile|Reg_Out[4][0], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[6][0] , my_slc|d0|RegFile|Reg_Out[6][0], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux15~0 , my_slc|d0|RegFile|Mux15~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux15~1 , my_slc|d0|RegFile|Mux15~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[3][0] , my_slc|d0|RegFile|Reg_Out[3][0], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[2][0] , my_slc|d0|RegFile|Reg_Out[2][0], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[0][0]~feeder , my_slc|d0|RegFile|Reg_Out[0][0]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[0][0] , my_slc|d0|RegFile|Reg_Out[0][0], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[1][0]~feeder , my_slc|d0|RegFile|Reg_Out[1][0]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[1][0] , my_slc|d0|RegFile|Reg_Out[1][0], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux15~2 , my_slc|d0|RegFile|Mux15~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux15~3 , my_slc|d0|RegFile|Mux15~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux15~4 , my_slc|d0|RegFile|Mux15~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_IR|Data_Out[0] , my_slc|d0|Reg_IR|Data_Out[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~4 , my_slc|d0|Add0~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[0]~17 , my_slc|d0|Reg_PC|Data_Out[0]~17, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[0] , my_slc|d0|Reg_PC|Data_Out[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~5 , my_slc|d0|Add0~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[1]~20 , my_slc|d0|Reg_PC|Data_Out[1]~20, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[1] , my_slc|d0|Reg_PC|Data_Out[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux14~3 , my_slc|d0|Tristate_Gate|Mux14~3, lab6_toplevel, 1
instance = comp, \S[1]~input , S[1]~input, lab6_toplevel, 1
instance = comp, \Data[1]~input , Data[1]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[1] , my_slc|tr0|Data_read_buffer[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data[1]~1 , my_slc|d0|Reg_MDR|Data[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[1] , my_slc|d0|Reg_MDR|Data_Out[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[1]~5 , my_slc|d0|Mux_SR2|out[1]~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[1]~6 , my_slc|d0|Mux_SR2|out[1]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[1]~7 , my_slc|d0|Mux_SR2|out[1]~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[1]~8 , my_slc|d0|Mux_SR2|out[1]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[1]~9 , my_slc|d0|Mux_SR2|out[1]~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|ALU|ALU_Out~13 , my_slc|d0|ALU|ALU_Out~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~21 , my_slc|d0|Add2~21, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~29 , my_slc|d0|Add2~29, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~30 , my_slc|d0|Add2~30, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~31 , my_slc|d0|Add2~31, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~32 , my_slc|d0|Add2~32, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~109 , my_slc|d0|Add2~109, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~28 , my_slc|d0|Add2~28, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[0]~0 , my_slc|d0|Mux_SR2|out[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[0]~1 , my_slc|d0|Mux_SR2|out[0]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[0]~2 , my_slc|d0|Mux_SR2|out[0]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[0]~3 , my_slc|d0|Mux_SR2|out[0]~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~22 , my_slc|d0|Add2~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~23 , my_slc|d0|Add2~23, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~24 , my_slc|d0|Add2~24, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~25 , my_slc|d0|Add2~25, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~20 , my_slc|d0|Add2~20, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~26 , my_slc|d0|Add2~26, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~33 , my_slc|d0|Add2~33, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux14~0 , my_slc|d0|Tristate_Gate|Mux14~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux14~1 , my_slc|d0|Tristate_Gate|Mux14~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux14~2 , my_slc|d0|Tristate_Gate|Mux14~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[1]~1 , my_slc|d0|Reg_MDR|Data_Out[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data[1]~1 , my_slc|d0|Reg_MAR|Data[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_IR|Data_Out[1] , my_slc|d0|Reg_IR|Data_Out[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~6 , my_slc|d0|Add0~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[2]~22 , my_slc|d0|Reg_PC|Data_Out[2]~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[2] , my_slc|d0|Reg_PC|Data_Out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux13~3 , my_slc|d0|Tristate_Gate|Mux13~3, lab6_toplevel, 1
instance = comp, \S[2]~input , S[2]~input, lab6_toplevel, 1
instance = comp, \Data[2]~input , Data[2]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[2] , my_slc|tr0|Data_read_buffer[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data[2]~2 , my_slc|d0|Reg_MDR|Data[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[2] , my_slc|d0|Reg_MDR|Data_Out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[2]~12 , my_slc|d0|Mux_SR2|out[2]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[2]~13 , my_slc|d0|Mux_SR2|out[2]~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[2]~10 , my_slc|d0|Mux_SR2|out[2]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[2]~11 , my_slc|d0|Mux_SR2|out[2]~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[2]~14 , my_slc|d0|Mux_SR2|out[2]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|ALU|ALU_Out~14 , my_slc|d0|ALU|ALU_Out~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~110 , my_slc|d0|Add2~110, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~36 , my_slc|d0|Add2~36, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~37 , my_slc|d0|Add2~37, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~35 , my_slc|d0|Add2~35, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~38 , my_slc|d0|Add2~38, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux13~0 , my_slc|d0|Tristate_Gate|Mux13~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux13~1 , my_slc|d0|Tristate_Gate|Mux13~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux13~2 , my_slc|d0|Tristate_Gate|Mux13~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[2]~2 , my_slc|d0|Reg_MDR|Data_Out[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data[2]~2 , my_slc|d0|Reg_MAR|Data[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_IR|Data_Out[2] , my_slc|d0|Reg_IR|Data_Out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[7]~37 , my_slc|d0|Mux_SR2|out[7]~37, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[7]~38 , my_slc|d0|Mux_SR2|out[7]~38, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[7]~39 , my_slc|d0|Mux_SR2|out[7]~39, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[7]~40 , my_slc|d0|Mux_SR2|out[7]~40, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[7]~41 , my_slc|d0|Mux_SR2|out[7]~41, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[7]~42 , my_slc|d0|Mux_SR2|out[7]~42, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~62 , my_slc|d0|Add2~62, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~63 , my_slc|d0|Add2~63, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~61 , my_slc|d0|Add2~61, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~113 , my_slc|d0|Add2~113, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[6]~32 , my_slc|d0|Mux_SR2|out[6]~32, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[6]~33 , my_slc|d0|Mux_SR2|out[6]~33, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[6]~34 , my_slc|d0|Mux_SR2|out[6]~34, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[6]~35 , my_slc|d0|Mux_SR2|out[6]~35, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[6]~36 , my_slc|d0|Mux_SR2|out[6]~36, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~57 , my_slc|d0|Add2~57, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~58 , my_slc|d0|Add2~58, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~56 , my_slc|d0|Add2~56, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~50 , my_slc|d0|Add2~50, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~51 , my_slc|d0|Add2~51, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[3][5]~feeder , my_slc|d0|RegFile|Reg_Out[3][5]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[3][5] , my_slc|d0|RegFile|Reg_Out[3][5], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[2][5] , my_slc|d0|RegFile|Reg_Out[2][5], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[0][5] , my_slc|d0|RegFile|Reg_Out[0][5], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[1][5] , my_slc|d0|RegFile|Reg_Out[1][5], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux10~2 , my_slc|d0|RegFile|Mux10~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux10~3 , my_slc|d0|RegFile|Mux10~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[5][5] , my_slc|d0|RegFile|Reg_Out[5][5], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[7][5] , my_slc|d0|RegFile|Reg_Out[7][5], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[4][5] , my_slc|d0|RegFile|Reg_Out[4][5], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[6][5] , my_slc|d0|RegFile|Reg_Out[6][5], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux10~0 , my_slc|d0|RegFile|Mux10~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux10~1 , my_slc|d0|RegFile|Mux10~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~52 , my_slc|d0|Add2~52, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[5]~28 , my_slc|d0|Mux_SR2|out[5]~28, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[5]~29 , my_slc|d0|Mux_SR2|out[5]~29, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[5]~26 , my_slc|d0|Mux_SR2|out[5]~26, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[5]~27 , my_slc|d0|Mux_SR2|out[5]~27, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[5]~30 , my_slc|d0|Mux_SR2|out[5]~30, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[5]~31 , my_slc|d0|Mux_SR2|out[5]~31, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~53 , my_slc|d0|Add2~53, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[3][4]~feeder , my_slc|d0|RegFile|Reg_Out[3][4]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[3][4] , my_slc|d0|RegFile|Reg_Out[3][4], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[2][4] , my_slc|d0|RegFile|Reg_Out[2][4], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[1][4]~feeder , my_slc|d0|RegFile|Reg_Out[1][4]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[1][4] , my_slc|d0|RegFile|Reg_Out[1][4], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[0][4] , my_slc|d0|RegFile|Reg_Out[0][4], lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[4]~22 , my_slc|d0|Mux_SR2|out[4]~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[4]~23 , my_slc|d0|Mux_SR2|out[4]~23, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[5][4] , my_slc|d0|RegFile|Reg_Out[5][4], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[7][4] , my_slc|d0|RegFile|Reg_Out[7][4], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[4][4]~feeder , my_slc|d0|RegFile|Reg_Out[4][4]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[4][4] , my_slc|d0|RegFile|Reg_Out[4][4], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[6][4] , my_slc|d0|RegFile|Reg_Out[6][4], lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[4]~20 , my_slc|d0|Mux_SR2|out[4]~20, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[4]~21 , my_slc|d0|Mux_SR2|out[4]~21, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[4]~24 , my_slc|d0|Mux_SR2|out[4]~24, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[4]~25 , my_slc|d0|Mux_SR2|out[4]~25, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~112 , my_slc|d0|Add2~112, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux11~2 , my_slc|d0|RegFile|Mux11~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux11~3 , my_slc|d0|RegFile|Mux11~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux11~0 , my_slc|d0|RegFile|Mux11~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux11~1 , my_slc|d0|RegFile|Mux11~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~46 , my_slc|d0|Add2~46, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~47 , my_slc|d0|Add2~47, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux11~4 , my_slc|d0|RegFile|Mux11~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~45 , my_slc|d0|Add2~45, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux12~3 , my_slc|d0|Tristate_Gate|Mux12~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[7][3]~feeder , my_slc|d0|RegFile|Reg_Out[7][3]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[7][3] , my_slc|d0|RegFile|Reg_Out[7][3], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[5][3] , my_slc|d0|RegFile|Reg_Out[5][3], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[4][3] , my_slc|d0|RegFile|Reg_Out[4][3], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[6][3] , my_slc|d0|RegFile|Reg_Out[6][3], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux12~0 , my_slc|d0|RegFile|Mux12~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux12~1 , my_slc|d0|RegFile|Mux12~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[2][3] , my_slc|d0|RegFile|Reg_Out[2][3], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[3][3] , my_slc|d0|RegFile|Reg_Out[3][3], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[0][3] , my_slc|d0|RegFile|Reg_Out[0][3], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[1][3] , my_slc|d0|RegFile|Reg_Out[1][3], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux12~2 , my_slc|d0|RegFile|Mux12~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux12~3 , my_slc|d0|RegFile|Mux12~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux12~4 , my_slc|d0|RegFile|Mux12~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~40 , my_slc|d0|Add2~40, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~43 , my_slc|d0|Add2~43, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[3]~17 , my_slc|d0|Mux_SR2|out[3]~17, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[3]~18 , my_slc|d0|Mux_SR2|out[3]~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[3]~15 , my_slc|d0|Mux_SR2|out[3]~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[3]~16 , my_slc|d0|Mux_SR2|out[3]~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[3]~19 , my_slc|d0|Mux_SR2|out[3]~19, lab6_toplevel, 1
instance = comp, \my_slc|d0|ALU|ALU_Out~15 , my_slc|d0|ALU|ALU_Out~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux12~0 , my_slc|d0|Tristate_Gate|Mux12~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux12~1 , my_slc|d0|Tristate_Gate|Mux12~1, lab6_toplevel, 1
instance = comp, \S[3]~input , S[3]~input, lab6_toplevel, 1
instance = comp, \Data[3]~input , Data[3]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[3] , my_slc|tr0|Data_read_buffer[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data[3]~3 , my_slc|d0|Reg_MDR|Data[3]~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[3] , my_slc|d0|Reg_MDR|Data_Out[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux12~2 , my_slc|d0|Tristate_Gate|Mux12~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[3]~3 , my_slc|d0|Reg_MDR|Data_Out[3]~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data[3]~3 , my_slc|d0|Reg_MAR|Data[3]~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_IR|Data_Out[3] , my_slc|d0|Reg_IR|Data_Out[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~10 , my_slc|d0|Add0~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~11 , my_slc|d0|Add0~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[3]~24 , my_slc|d0|Reg_PC|Data_Out[3]~24, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[3] , my_slc|d0|Reg_PC|Data_Out[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~111 , my_slc|d0|Add2~111, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~41 , my_slc|d0|Add2~41, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~42 , my_slc|d0|Add2~42, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~48 , my_slc|d0|Add2~48, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~54 , my_slc|d0|Add2~54, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~59 , my_slc|d0|Add2~59, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~64 , my_slc|d0|Add2~64, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux8~0 , my_slc|d0|Tristate_Gate|Mux8~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux8~1 , my_slc|d0|Tristate_Gate|Mux8~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux8~2 , my_slc|d0|Tristate_Gate|Mux8~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[7]~7 , my_slc|d0|Reg_MDR|Data_Out[7]~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data[7]~7 , my_slc|d0|Reg_MAR|Data[7]~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[7] , my_slc|d0|Reg_MAR|Data_Out[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[4]~feeder , my_slc|d0|Reg_MAR|Data_Out[4]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[4] , my_slc|d0|Reg_MAR|Data_Out[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[6]~feeder , my_slc|d0|Reg_MAR|Data_Out[6]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[6] , my_slc|d0|Reg_MAR|Data_Out[6], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~1 , my_slc|memory_subsystem|Equal0~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[9]~feeder , my_slc|d0|Reg_MAR|Data_Out[9]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[9] , my_slc|d0|Reg_MAR|Data_Out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[11]~feeder , my_slc|d0|Reg_MAR|Data_Out[11]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[11] , my_slc|d0|Reg_MAR|Data_Out[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[10]~feeder , my_slc|d0|Reg_MAR|Data_Out[10]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[10] , my_slc|d0|Reg_MAR|Data_Out[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[8]~feeder , my_slc|d0|Reg_MAR|Data_Out[8]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[8] , my_slc|d0|Reg_MAR|Data_Out[8], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~2 , my_slc|memory_subsystem|Equal0~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[3]~feeder , my_slc|d0|Reg_MAR|Data_Out[3]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[3] , my_slc|d0|Reg_MAR|Data_Out[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[2]~feeder , my_slc|d0|Reg_MAR|Data_Out[2]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[2] , my_slc|d0|Reg_MAR|Data_Out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[0] , my_slc|d0|Reg_MAR|Data_Out[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[1]~feeder , my_slc|d0|Reg_MAR|Data_Out[1]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[1] , my_slc|d0|Reg_MAR|Data_Out[1], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~0 , my_slc|memory_subsystem|Equal0~0, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~4 , my_slc|memory_subsystem|Equal0~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data[4]~4 , my_slc|d0|Reg_MDR|Data[4]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[4] , my_slc|d0|Reg_MDR|Data_Out[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux11~0 , my_slc|d0|Tristate_Gate|Mux11~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux11~1 , my_slc|d0|Tristate_Gate|Mux11~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux11~2 , my_slc|d0|Tristate_Gate|Mux11~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[4]~4 , my_slc|d0|Reg_MDR|Data_Out[4]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data[4]~4 , my_slc|d0|Reg_MAR|Data[4]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_IR|Data_Out[4] , my_slc|d0|Reg_IR|Data_Out[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~12 , my_slc|d0|Add0~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[4]~26 , my_slc|d0|Reg_PC|Data_Out[4]~26, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[4] , my_slc|d0|Reg_PC|Data_Out[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~13 , my_slc|d0|Add0~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[5]~28 , my_slc|d0|Reg_PC|Data_Out[5]~28, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[6] , my_slc|d0|Reg_PC|Data_Out[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux9~7 , my_slc|d0|Tristate_Gate|Mux9~7, lab6_toplevel, 1
instance = comp, \S[6]~input , S[6]~input, lab6_toplevel, 1
instance = comp, \Data[6]~input , Data[6]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[6] , my_slc|tr0|Data_read_buffer[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data[6]~6 , my_slc|d0|Reg_MDR|Data[6]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[6] , my_slc|d0|Reg_MDR|Data_Out[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|ALU|ALU_Out~16 , my_slc|d0|ALU|ALU_Out~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux9~4 , my_slc|d0|Tristate_Gate|Mux9~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux9~5 , my_slc|d0|Tristate_Gate|Mux9~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux9~6 , my_slc|d0|Tristate_Gate|Mux9~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[6]~6 , my_slc|d0|Reg_MDR|Data_Out[6]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data[6]~6 , my_slc|d0|Reg_MAR|Data[6]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_IR|Data_Out[6] , my_slc|d0|Reg_IR|Data_Out[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR1|out[0]~0 , my_slc|d0|Mux_SR1|out[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[7][10] , my_slc|d0|RegFile|Reg_Out[7][10], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[5][10] , my_slc|d0|RegFile|Reg_Out[5][10], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[4][10] , my_slc|d0|RegFile|Reg_Out[4][10], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[6][10] , my_slc|d0|RegFile|Reg_Out[6][10], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux5~0 , my_slc|d0|RegFile|Mux5~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux5~1 , my_slc|d0|RegFile|Mux5~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[2][10] , my_slc|d0|RegFile|Reg_Out[2][10], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[3][10] , my_slc|d0|RegFile|Reg_Out[3][10], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[0][10] , my_slc|d0|RegFile|Reg_Out[0][10], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[1][10] , my_slc|d0|RegFile|Reg_Out[1][10], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux5~2 , my_slc|d0|RegFile|Mux5~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux5~3 , my_slc|d0|RegFile|Mux5~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux5~4 , my_slc|d0|RegFile|Mux5~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~25 , my_slc|d0|Add0~25, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_ADDR2|Mux6~0 , my_slc|d0|Mux_ADDR2|Mux6~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~19 , my_slc|d0|Add2~19, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~24 , my_slc|d0|Add0~24, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~18 , my_slc|d0|Add2~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~22 , my_slc|d0|Add0~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~108 , my_slc|d0|Add2~108, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~20 , my_slc|d0|Add0~20, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[8]~34 , my_slc|d0|Reg_PC|Data_Out[8]~34, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[9]~36 , my_slc|d0|Reg_PC|Data_Out[9]~36, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[10]~38 , my_slc|d0|Reg_PC|Data_Out[10]~38, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[10] , my_slc|d0|Reg_PC|Data_Out[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux5~3 , my_slc|d0|Tristate_Gate|Mux5~3, lab6_toplevel, 1
instance = comp, \S[10]~input , S[10]~input, lab6_toplevel, 1
instance = comp, \Data[10]~input , Data[10]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[10] , my_slc|tr0|Data_read_buffer[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data[10]~10 , my_slc|d0|Reg_MDR|Data[10]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[10] , my_slc|d0|Reg_MDR|Data_Out[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[10]~57 , my_slc|d0|Mux_SR2|out[10]~57, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[10]~58 , my_slc|d0|Mux_SR2|out[10]~58, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[10]~55 , my_slc|d0|Mux_SR2|out[10]~55, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[10]~56 , my_slc|d0|Mux_SR2|out[10]~56, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[10]~59 , my_slc|d0|Mux_SR2|out[10]~59, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[10]~60 , my_slc|d0|Mux_SR2|out[10]~60, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~77 , my_slc|d0|Add2~77, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~78 , my_slc|d0|Add2~78, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~76 , my_slc|d0|Add2~76, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[1][9] , my_slc|d0|RegFile|Reg_Out[1][9], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[0][9] , my_slc|d0|RegFile|Reg_Out[0][9], lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[9]~51 , my_slc|d0|Mux_SR2|out[9]~51, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[2][9] , my_slc|d0|RegFile|Reg_Out[2][9], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[3][9] , my_slc|d0|RegFile|Reg_Out[3][9], lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[9]~52 , my_slc|d0|Mux_SR2|out[9]~52, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[7][9] , my_slc|d0|RegFile|Reg_Out[7][9], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[5][9] , my_slc|d0|RegFile|Reg_Out[5][9], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[6][9] , my_slc|d0|RegFile|Reg_Out[6][9], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[4][9] , my_slc|d0|RegFile|Reg_Out[4][9], lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[9]~49 , my_slc|d0|Mux_SR2|out[9]~49, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[9]~50 , my_slc|d0|Mux_SR2|out[9]~50, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[9]~53 , my_slc|d0|Mux_SR2|out[9]~53, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[9]~54 , my_slc|d0|Mux_SR2|out[9]~54, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~72 , my_slc|d0|Add2~72, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~73 , my_slc|d0|Add2~73, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~71 , my_slc|d0|Add2~71, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~66 , my_slc|d0|Add2~66, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[2][8] , my_slc|d0|RegFile|Reg_Out[2][8], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[1][8]~feeder , my_slc|d0|RegFile|Reg_Out[1][8]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[1][8] , my_slc|d0|RegFile|Reg_Out[1][8], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[0][8] , my_slc|d0|RegFile|Reg_Out[0][8], lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[8]~45 , my_slc|d0|Mux_SR2|out[8]~45, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[8]~46 , my_slc|d0|Mux_SR2|out[8]~46, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[5][8] , my_slc|d0|RegFile|Reg_Out[5][8], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[7][8] , my_slc|d0|RegFile|Reg_Out[7][8], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[6][8] , my_slc|d0|RegFile|Reg_Out[6][8], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[4][8]~feeder , my_slc|d0|RegFile|Reg_Out[4][8]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[4][8] , my_slc|d0|RegFile|Reg_Out[4][8], lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[8]~43 , my_slc|d0|Mux_SR2|out[8]~43, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[8]~44 , my_slc|d0|Mux_SR2|out[8]~44, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[8]~47 , my_slc|d0|Mux_SR2|out[8]~47, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[8]~48 , my_slc|d0|Mux_SR2|out[8]~48, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~67 , my_slc|d0|Add2~67, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~68 , my_slc|d0|Add2~68, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~69 , my_slc|d0|Add2~69, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~74 , my_slc|d0|Add2~74, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~79 , my_slc|d0|Add2~79, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux5~0 , my_slc|d0|Tristate_Gate|Mux5~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux5~1 , my_slc|d0|Tristate_Gate|Mux5~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux5~2 , my_slc|d0|Tristate_Gate|Mux5~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[10]~10 , my_slc|d0|Reg_MDR|Data_Out[10]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data[10]~10 , my_slc|d0|Reg_MAR|Data[10]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_IR|Data_Out[10] , my_slc|d0|Reg_IR|Data_Out[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR1|out[1]~1 , my_slc|d0|Mux_SR1|out[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux6~2 , my_slc|d0|RegFile|Mux6~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux6~3 , my_slc|d0|RegFile|Mux6~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux6~0 , my_slc|d0|RegFile|Mux6~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux6~1 , my_slc|d0|RegFile|Mux6~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux6~4 , my_slc|d0|RegFile|Mux6~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~23 , my_slc|d0|Add0~23, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[9] , my_slc|d0|Reg_PC|Data_Out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux6~3 , my_slc|d0|Tristate_Gate|Mux6~3, lab6_toplevel, 1
instance = comp, \S[9]~input , S[9]~input, lab6_toplevel, 1
instance = comp, \Data[9]~input , Data[9]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[9] , my_slc|tr0|Data_read_buffer[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data[9]~9 , my_slc|d0|Reg_MDR|Data[9]~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[9] , my_slc|d0|Reg_MDR|Data_Out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux6~0 , my_slc|d0|Tristate_Gate|Mux6~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux6~1 , my_slc|d0|Tristate_Gate|Mux6~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux6~2 , my_slc|d0|Tristate_Gate|Mux6~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[9]~9 , my_slc|d0|Reg_MDR|Data_Out[9]~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data[9]~9 , my_slc|d0|Reg_MAR|Data[9]~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_IR|Data_Out[9] , my_slc|d0|Reg_IR|Data_Out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[5][12]~152 , my_slc|d0|RegFile|Reg_Out[5][12]~152, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[5][11] , my_slc|d0|RegFile|Reg_Out[5][11], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[7][11] , my_slc|d0|RegFile|Reg_Out[7][11], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[4][11] , my_slc|d0|RegFile|Reg_Out[4][11], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[6][11] , my_slc|d0|RegFile|Reg_Out[6][11], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux4~0 , my_slc|d0|RegFile|Mux4~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux4~1 , my_slc|d0|RegFile|Mux4~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[2][11] , my_slc|d0|RegFile|Reg_Out[2][11], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[3][11] , my_slc|d0|RegFile|Reg_Out[3][11], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[0][11] , my_slc|d0|RegFile|Reg_Out[0][11], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[1][11] , my_slc|d0|RegFile|Reg_Out[1][11], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux4~2 , my_slc|d0|RegFile|Mux4~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux4~3 , my_slc|d0|RegFile|Mux4~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux4~4 , my_slc|d0|RegFile|Mux4~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~27 , my_slc|d0|Add0~27, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[11]~40 , my_slc|d0|Reg_PC|Data_Out[11]~40, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[11] , my_slc|d0|Reg_PC|Data_Out[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux4~3 , my_slc|d0|Tristate_Gate|Mux4~3, lab6_toplevel, 1
instance = comp, \S[11]~input , S[11]~input, lab6_toplevel, 1
instance = comp, \Data[11]~input , Data[11]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[11] , my_slc|tr0|Data_read_buffer[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data[11]~11 , my_slc|d0|Reg_MDR|Data[11]~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[11] , my_slc|d0|Reg_MDR|Data_Out[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[11]~61 , my_slc|d0|Mux_SR2|out[11]~61, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[11]~62 , my_slc|d0|Mux_SR2|out[11]~62, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[11]~63 , my_slc|d0|Mux_SR2|out[11]~63, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[11]~64 , my_slc|d0|Mux_SR2|out[11]~64, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[11]~65 , my_slc|d0|Mux_SR2|out[11]~65, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[11]~66 , my_slc|d0|Mux_SR2|out[11]~66, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~82 , my_slc|d0|Add2~82, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~83 , my_slc|d0|Add2~83, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~81 , my_slc|d0|Add2~81, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~84 , my_slc|d0|Add2~84, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux4~0 , my_slc|d0|Tristate_Gate|Mux4~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux4~1 , my_slc|d0|Tristate_Gate|Mux4~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux4~2 , my_slc|d0|Tristate_Gate|Mux4~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[11]~11 , my_slc|d0|Reg_MDR|Data_Out[11]~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data[11]~11 , my_slc|d0|Reg_MAR|Data[11]~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_IR|Data_Out[11] , my_slc|d0|Reg_IR|Data_Out[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[3][11]~159 , my_slc|d0|RegFile|Reg_Out[3][11]~159, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[3][8] , my_slc|d0|RegFile|Reg_Out[3][8], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux7~2 , my_slc|d0|RegFile|Mux7~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux7~3 , my_slc|d0|RegFile|Mux7~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux7~0 , my_slc|d0|RegFile|Mux7~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux7~1 , my_slc|d0|RegFile|Mux7~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux7~4 , my_slc|d0|RegFile|Mux7~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~21 , my_slc|d0|Add0~21, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[8] , my_slc|d0|Reg_PC|Data_Out[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux7~3 , my_slc|d0|Tristate_Gate|Mux7~3, lab6_toplevel, 1
instance = comp, \S[8]~input , S[8]~input, lab6_toplevel, 1
instance = comp, \Data[8]~input , Data[8]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[8] , my_slc|tr0|Data_read_buffer[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data[8]~8 , my_slc|d0|Reg_MDR|Data[8]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[8] , my_slc|d0|Reg_MDR|Data_Out[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux7~0 , my_slc|d0|Tristate_Gate|Mux7~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux7~1 , my_slc|d0|Tristate_Gate|Mux7~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux7~2 , my_slc|d0|Tristate_Gate|Mux7~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[8]~8 , my_slc|d0|Reg_MDR|Data_Out[8]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data[8]~8 , my_slc|d0|Reg_MAR|Data[8]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_IR|Data_Out[8] , my_slc|d0|Reg_IR|Data_Out[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR1|out[2]~2 , my_slc|d0|Mux_SR1|out[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux10~4 , my_slc|d0|RegFile|Mux10~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~15 , my_slc|d0|Add0~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[5] , my_slc|d0|Reg_PC|Data_Out[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux10~3 , my_slc|d0|Tristate_Gate|Mux10~3, lab6_toplevel, 1
instance = comp, \Data[5]~input , Data[5]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[5] , my_slc|tr0|Data_read_buffer[5], lab6_toplevel, 1
instance = comp, \S[5]~input , S[5]~input, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data[5]~5 , my_slc|d0|Reg_MDR|Data[5]~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[5] , my_slc|d0|Reg_MDR|Data_Out[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux10~0 , my_slc|d0|Tristate_Gate|Mux10~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux10~1 , my_slc|d0|Tristate_Gate|Mux10~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux10~2 , my_slc|d0|Tristate_Gate|Mux10~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[5]~5 , my_slc|d0|Reg_MDR|Data_Out[5]~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data[5]~5 , my_slc|d0|Reg_MAR|Data[5]~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_IR|Data_Out[5] , my_slc|d0|Reg_IR|Data_Out[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~34 , my_slc|d0|Add0~34, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[5][15] , my_slc|d0|RegFile|Reg_Out[5][15], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[7][15] , my_slc|d0|RegFile|Reg_Out[7][15], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[6][15] , my_slc|d0|RegFile|Reg_Out[6][15], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[4][15] , my_slc|d0|RegFile|Reg_Out[4][15], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux0~0 , my_slc|d0|RegFile|Mux0~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux0~1 , my_slc|d0|RegFile|Mux0~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[2][15] , my_slc|d0|RegFile|Reg_Out[2][15], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[3][15] , my_slc|d0|RegFile|Reg_Out[3][15], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[0][15] , my_slc|d0|RegFile|Reg_Out[0][15], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[1][15]~feeder , my_slc|d0|RegFile|Reg_Out[1][15]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[1][15] , my_slc|d0|RegFile|Reg_Out[1][15], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux0~2 , my_slc|d0|RegFile|Mux0~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux0~3 , my_slc|d0|RegFile|Mux0~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux0~4 , my_slc|d0|RegFile|Mux0~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~35 , my_slc|d0|Add0~35, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[7][14] , my_slc|d0|RegFile|Reg_Out[7][14], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[5][14] , my_slc|d0|RegFile|Reg_Out[5][14], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[4][14] , my_slc|d0|RegFile|Reg_Out[4][14], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[6][14] , my_slc|d0|RegFile|Reg_Out[6][14], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux1~0 , my_slc|d0|RegFile|Mux1~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux1~1 , my_slc|d0|RegFile|Mux1~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[2][14] , my_slc|d0|RegFile|Reg_Out[2][14], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[3][14]~feeder , my_slc|d0|RegFile|Reg_Out[3][14]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[3][14] , my_slc|d0|RegFile|Reg_Out[3][14], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[0][14] , my_slc|d0|RegFile|Reg_Out[0][14], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[1][14] , my_slc|d0|RegFile|Reg_Out[1][14], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux1~2 , my_slc|d0|RegFile|Mux1~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux1~3 , my_slc|d0|RegFile|Mux1~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux1~4 , my_slc|d0|RegFile|Mux1~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~33 , my_slc|d0|Add0~33, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~30 , my_slc|d0|Add0~30, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[3][12] , my_slc|d0|RegFile|Reg_Out[3][12], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[2][12] , my_slc|d0|RegFile|Reg_Out[2][12], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[0][12] , my_slc|d0|RegFile|Reg_Out[0][12], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[1][12] , my_slc|d0|RegFile|Reg_Out[1][12], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux3~2 , my_slc|d0|RegFile|Mux3~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux3~3 , my_slc|d0|RegFile|Mux3~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[7][12] , my_slc|d0|RegFile|Reg_Out[7][12], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[5][12] , my_slc|d0|RegFile|Reg_Out[5][12], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[4][12] , my_slc|d0|RegFile|Reg_Out[4][12], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[6][12] , my_slc|d0|RegFile|Reg_Out[6][12], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux3~0 , my_slc|d0|RegFile|Mux3~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux3~1 , my_slc|d0|RegFile|Mux3~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux3~4 , my_slc|d0|RegFile|Mux3~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~29 , my_slc|d0|Add0~29, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[12]~42 , my_slc|d0|Reg_PC|Data_Out[12]~42, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[12] , my_slc|d0|Reg_PC|Data_Out[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~28 , my_slc|d0|Add0~28, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[13]~44 , my_slc|d0|Reg_PC|Data_Out[13]~44, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[13] , my_slc|d0|Reg_PC|Data_Out[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[3][13] , my_slc|d0|RegFile|Reg_Out[3][13], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[2][13] , my_slc|d0|RegFile|Reg_Out[2][13], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[0][13] , my_slc|d0|RegFile|Reg_Out[0][13], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[1][13] , my_slc|d0|RegFile|Reg_Out[1][13], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux2~2 , my_slc|d0|RegFile|Mux2~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux2~3 , my_slc|d0|RegFile|Mux2~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[7][13] , my_slc|d0|RegFile|Reg_Out[7][13], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[5][13] , my_slc|d0|RegFile|Reg_Out[5][13], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[4][13] , my_slc|d0|RegFile|Reg_Out[4][13], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Reg_Out[6][13] , my_slc|d0|RegFile|Reg_Out[6][13], lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux2~0 , my_slc|d0|RegFile|Mux2~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux2~1 , my_slc|d0|RegFile|Mux2~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|RegFile|Mux2~4 , my_slc|d0|RegFile|Mux2~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~31 , my_slc|d0|Add0~31, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[14]~46 , my_slc|d0|Reg_PC|Data_Out[14]~46, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[15]~48 , my_slc|d0|Reg_PC|Data_Out[15]~48, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[15] , my_slc|d0|Reg_PC|Data_Out[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux0~8 , my_slc|d0|Tristate_Gate|Mux0~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[15]~15 , my_slc|d0|Reg_MDR|Data_Out[15]~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[15]~feeder , my_slc|d0|Reg_MDR|Data_Out[15]~feeder, lab6_toplevel, 1
instance = comp, \S[15]~input , S[15]~input, lab6_toplevel, 1
instance = comp, \Data[15]~input , Data[15]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[15] , my_slc|tr0|Data_read_buffer[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data[15]~15 , my_slc|d0|Reg_MDR|Data[15]~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[15] , my_slc|d0|Reg_MDR|Data_Out[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux0~4 , my_slc|d0|Tristate_Gate|Mux0~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux0~6 , my_slc|d0|Tristate_Gate|Mux0~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[15]~85 , my_slc|d0|Mux_SR2|out[15]~85, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[15]~86 , my_slc|d0|Mux_SR2|out[15]~86, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[15]~87 , my_slc|d0|Mux_SR2|out[15]~87, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[15]~88 , my_slc|d0|Mux_SR2|out[15]~88, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[15]~89 , my_slc|d0|Mux_SR2|out[15]~89, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[15]~90 , my_slc|d0|Mux_SR2|out[15]~90, lab6_toplevel, 1
instance = comp, \my_slc|d0|ALU|ALU_Out~19 , my_slc|d0|ALU|ALU_Out~19, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~102 , my_slc|d0|Add2~102, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~103 , my_slc|d0|Add2~103, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~101 , my_slc|d0|Add2~101, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[14]~81 , my_slc|d0|Mux_SR2|out[14]~81, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[14]~82 , my_slc|d0|Mux_SR2|out[14]~82, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[14]~79 , my_slc|d0|Mux_SR2|out[14]~79, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[14]~80 , my_slc|d0|Mux_SR2|out[14]~80, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[14]~83 , my_slc|d0|Mux_SR2|out[14]~83, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[14]~84 , my_slc|d0|Mux_SR2|out[14]~84, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~97 , my_slc|d0|Add2~97, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~98 , my_slc|d0|Add2~98, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~96 , my_slc|d0|Add2~96, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[13]~75 , my_slc|d0|Mux_SR2|out[13]~75, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[13]~76 , my_slc|d0|Mux_SR2|out[13]~76, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[13]~73 , my_slc|d0|Mux_SR2|out[13]~73, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[13]~74 , my_slc|d0|Mux_SR2|out[13]~74, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[13]~77 , my_slc|d0|Mux_SR2|out[13]~77, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[13]~78 , my_slc|d0|Mux_SR2|out[13]~78, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~92 , my_slc|d0|Add2~92, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~93 , my_slc|d0|Add2~93, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~91 , my_slc|d0|Add2~91, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~86 , my_slc|d0|Add2~86, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[12]~67 , my_slc|d0|Mux_SR2|out[12]~67, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[12]~68 , my_slc|d0|Mux_SR2|out[12]~68, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[12]~69 , my_slc|d0|Mux_SR2|out[12]~69, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[12]~70 , my_slc|d0|Mux_SR2|out[12]~70, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[12]~71 , my_slc|d0|Mux_SR2|out[12]~71, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[12]~72 , my_slc|d0|Mux_SR2|out[12]~72, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~87 , my_slc|d0|Add2~87, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~88 , my_slc|d0|Add2~88, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~89 , my_slc|d0|Add2~89, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~94 , my_slc|d0|Add2~94, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~99 , my_slc|d0|Add2~99, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add2~104 , my_slc|d0|Add2~104, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux0~5 , my_slc|d0|Tristate_Gate|Mux0~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux0~7 , my_slc|d0|Tristate_Gate|Mux0~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data[15]~15 , my_slc|d0|Reg_MAR|Data[15]~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_IR|Data_Out[15] , my_slc|d0|Reg_IR|Data_Out[15], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~2 , my_slc|state_controller|Decoder0~2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~55 , my_slc|state_controller|State~55, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_06 , my_slc|state_controller|State.S_06, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~51 , my_slc|state_controller|State~51, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_25_1 , my_slc|state_controller|State.S_25_1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~49 , my_slc|state_controller|State~49, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_25_2 , my_slc|state_controller|State.S_25_2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~64 , my_slc|state_controller|State~64, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_27 , my_slc|state_controller|State.S_27, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr34~0 , my_slc|state_controller|WideOr34~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|BEN_|Equal1~0 , my_slc|d0|BEN_|Equal1~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux1~2 , my_slc|d0|Tristate_Gate|Mux1~2, lab6_toplevel, 1
instance = comp, \S[14]~input , S[14]~input, lab6_toplevel, 1
instance = comp, \Data[14]~input , Data[14]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[14] , my_slc|tr0|Data_read_buffer[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data[14]~14 , my_slc|d0|Reg_MDR|Data[14]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[14] , my_slc|d0|Reg_MDR|Data_Out[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux1~0 , my_slc|d0|Tristate_Gate|Mux1~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|ALU|ALU_Out~18 , my_slc|d0|ALU|ALU_Out~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux1~1 , my_slc|d0|Tristate_Gate|Mux1~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux1~3 , my_slc|d0|Tristate_Gate|Mux1~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[14]~14 , my_slc|d0|Reg_MDR|Data_Out[14]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|BEN_|Equal1~1 , my_slc|d0|BEN_|Equal1~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|BEN_|p~0 , my_slc|d0|BEN_|p~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|BEN_|p~1 , my_slc|d0|BEN_|p~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|BEN_|p~2 , my_slc|d0|BEN_|p~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|BEN_|p_out , my_slc|d0|BEN_|p_out, lab6_toplevel, 1
instance = comp, \my_slc|d0|BEN_|Equal1~2 , my_slc|d0|BEN_|Equal1~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|BEN_|Equal1~3 , my_slc|d0|BEN_|Equal1~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|BEN_|Equal1~4 , my_slc|d0|BEN_|Equal1~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|BEN_|z_out , my_slc|d0|BEN_|z_out, lab6_toplevel, 1
instance = comp, \my_slc|d0|BEN_|BEN_Out~0 , my_slc|d0|BEN_|BEN_Out~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|BEN_|n_out , my_slc|d0|BEN_|n_out, lab6_toplevel, 1
instance = comp, \my_slc|d0|BEN_|BEN_Out~1 , my_slc|d0|BEN_|BEN_Out~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|BEN_|BEN_Out~2 , my_slc|d0|BEN_|BEN_Out~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|BEN_|BEN_Out , my_slc|d0|BEN_|BEN_Out, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~8 , my_slc|state_controller|Decoder0~8, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~67 , my_slc|state_controller|State~67, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_00 , my_slc|state_controller|State.S_00, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~58 , my_slc|state_controller|State~58, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_22 , my_slc|state_controller|State.S_22, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[10]~16 , my_slc|d0|Reg_PC|Data_Out[10]~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|Add0~32 , my_slc|d0|Add0~32, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_PC|Data_Out[14] , my_slc|d0|Reg_PC|Data_Out[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux1~4 , my_slc|d0|Tristate_Gate|Mux1~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data[14]~14 , my_slc|d0|Reg_MAR|Data[14]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_IR|Data_Out[14] , my_slc|d0|Reg_IR|Data_Out[14], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~3 , my_slc|state_controller|Decoder0~3, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~56 , my_slc|state_controller|State~56, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_07 , my_slc|state_controller|State.S_07, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data_Out[1]~0 , my_slc|d0|Reg_MAR|Data_Out[1]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux2~4 , my_slc|d0|Tristate_Gate|Mux2~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux2~2 , my_slc|d0|Tristate_Gate|Mux2~2, lab6_toplevel, 1
instance = comp, \S[13]~input , S[13]~input, lab6_toplevel, 1
instance = comp, \Data[13]~input , Data[13]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[13] , my_slc|tr0|Data_read_buffer[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data[13]~13 , my_slc|d0|Reg_MDR|Data[13]~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[13] , my_slc|d0|Reg_MDR|Data_Out[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux2~0 , my_slc|d0|Tristate_Gate|Mux2~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|ALU|ALU_Out~17 , my_slc|d0|ALU|ALU_Out~17, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux2~1 , my_slc|d0|Tristate_Gate|Mux2~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux2~3 , my_slc|d0|Tristate_Gate|Mux2~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[13]~13 , my_slc|d0|Reg_MDR|Data_Out[13]~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data[13]~13 , my_slc|d0|Reg_MAR|Data[13]~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_IR|Data_Out[13] , my_slc|d0|Reg_IR|Data_Out[13], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~5 , my_slc|state_controller|Decoder0~5, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~61 , my_slc|state_controller|State~61, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_05 , my_slc|state_controller|State.S_05, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr35 , my_slc|state_controller|WideOr35, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux3~3 , my_slc|d0|Tristate_Gate|Mux3~3, lab6_toplevel, 1
instance = comp, \S[12]~input , S[12]~input, lab6_toplevel, 1
instance = comp, \Data[12]~input , Data[12]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[12] , my_slc|tr0|Data_read_buffer[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data[12]~12 , my_slc|d0|Reg_MDR|Data[12]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[12] , my_slc|d0|Reg_MDR|Data_Out[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux3~0 , my_slc|d0|Tristate_Gate|Mux3~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux3~1 , my_slc|d0|Tristate_Gate|Mux3~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux3~2 , my_slc|d0|Tristate_Gate|Mux3~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[12]~12 , my_slc|d0|Reg_MDR|Data_Out[12]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MAR|Data[12]~12 , my_slc|d0|Reg_MAR|Data[12]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_IR|Data_Out[12] , my_slc|d0|Reg_IR|Data_Out[12], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~0 , my_slc|state_controller|Decoder0~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector0~0 , my_slc|state_controller|Selector0~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.PauseIR1 , my_slc|state_controller|State.PauseIR1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~68 , my_slc|state_controller|State~68, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.PauseIR2 , my_slc|state_controller|State.PauseIR2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector2~2 , my_slc|state_controller|Selector2~2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector2~1 , my_slc|state_controller|Selector2~1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr0~0 , my_slc|state_controller|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector2~0 , my_slc|state_controller|Selector2~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector2~3 , my_slc|state_controller|Selector2~3, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_18 , my_slc|state_controller|State.S_18, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~50 , my_slc|state_controller|State~50, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_33_1 , my_slc|state_controller|State.S_33_1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~48 , my_slc|state_controller|State~48, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_33_2 , my_slc|state_controller|State.S_33_2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~63 , my_slc|state_controller|State~63, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_35 , my_slc|state_controller|State.S_35, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~66 , my_slc|state_controller|State~66, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_32 , my_slc|state_controller|State.S_32, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~7 , my_slc|state_controller|Decoder0~7, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~65 , my_slc|state_controller|State~65, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_04 , my_slc|state_controller|State.S_04, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|GatePC , my_slc|state_controller|GatePC, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux15~3 , my_slc|d0|Tristate_Gate|Mux15~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|Mux_SR2|out[0]~4 , my_slc|d0|Mux_SR2|out[0]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|ALU|ALU_Out~12 , my_slc|d0|ALU|ALU_Out~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux15~0 , my_slc|d0|Tristate_Gate|Mux15~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux15~1 , my_slc|d0|Tristate_Gate|Mux15~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|Tristate_Gate|Mux15~2 , my_slc|d0|Tristate_Gate|Mux15~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[0]~0 , my_slc|d0|Reg_MDR|Data_Out[0]~0, lab6_toplevel, 1
instance = comp, \S[0]~input , S[0]~input, lab6_toplevel, 1
instance = comp, \Data[0]~input , Data[0]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[0] , my_slc|tr0|Data_read_buffer[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data[0]~0 , my_slc|d0|Reg_MDR|Data[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_MDR|Data_Out[0] , my_slc|d0|Reg_MDR|Data_Out[0], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[0]~feeder , my_slc|tr0|Data_write_buffer[0]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[0] , my_slc|tr0|Data_write_buffer[0], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[1]~feeder , my_slc|tr0|Data_write_buffer[1]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[1] , my_slc|tr0|Data_write_buffer[1], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[2]~feeder , my_slc|tr0|Data_write_buffer[2]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[2] , my_slc|tr0|Data_write_buffer[2], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[3]~feeder , my_slc|tr0|Data_write_buffer[3]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[3] , my_slc|tr0|Data_write_buffer[3], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[4]~feeder , my_slc|tr0|Data_write_buffer[4]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[4] , my_slc|tr0|Data_write_buffer[4], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[5] , my_slc|tr0|Data_write_buffer[5], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[6] , my_slc|tr0|Data_write_buffer[6], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[7]~feeder , my_slc|tr0|Data_write_buffer[7]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[7] , my_slc|tr0|Data_write_buffer[7], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[8]~feeder , my_slc|tr0|Data_write_buffer[8]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[8] , my_slc|tr0|Data_write_buffer[8], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[9]~feeder , my_slc|tr0|Data_write_buffer[9]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[9] , my_slc|tr0|Data_write_buffer[9], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[10]~feeder , my_slc|tr0|Data_write_buffer[10]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[10] , my_slc|tr0|Data_write_buffer[10], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[11] , my_slc|tr0|Data_write_buffer[11], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[12]~feeder , my_slc|tr0|Data_write_buffer[12]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[12] , my_slc|tr0|Data_write_buffer[12], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[13]~feeder , my_slc|tr0|Data_write_buffer[13]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[13] , my_slc|tr0|Data_write_buffer[13], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[14]~feeder , my_slc|tr0|Data_write_buffer[14]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[14] , my_slc|tr0|Data_write_buffer[14], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[15]~feeder , my_slc|tr0|Data_write_buffer[15]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[15] , my_slc|tr0|Data_write_buffer[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_LED|Data[0]~0 , my_slc|d0|Reg_LED|Data[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_LED|Data_Out[11]~0 , my_slc|d0|Reg_LED|Data_Out[11]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_LED|Data_Out[0] , my_slc|d0|Reg_LED|Data_Out[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_LED|Data[1]~1 , my_slc|d0|Reg_LED|Data[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_LED|Data_Out[1] , my_slc|d0|Reg_LED|Data_Out[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_LED|Data[2]~2 , my_slc|d0|Reg_LED|Data[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_LED|Data_Out[2] , my_slc|d0|Reg_LED|Data_Out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_LED|Data[3]~3 , my_slc|d0|Reg_LED|Data[3]~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_LED|Data_Out[3] , my_slc|d0|Reg_LED|Data_Out[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_LED|Data[4]~4 , my_slc|d0|Reg_LED|Data[4]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_LED|Data_Out[4] , my_slc|d0|Reg_LED|Data_Out[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_LED|Data[5]~5 , my_slc|d0|Reg_LED|Data[5]~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_LED|Data_Out[5] , my_slc|d0|Reg_LED|Data_Out[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_LED|Data[6]~6 , my_slc|d0|Reg_LED|Data[6]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_LED|Data_Out[6] , my_slc|d0|Reg_LED|Data_Out[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_LED|Data[7]~7 , my_slc|d0|Reg_LED|Data[7]~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_LED|Data_Out[7] , my_slc|d0|Reg_LED|Data_Out[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_LED|Data[8]~8 , my_slc|d0|Reg_LED|Data[8]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_LED|Data_Out[8] , my_slc|d0|Reg_LED|Data_Out[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_LED|Data[9]~9 , my_slc|d0|Reg_LED|Data[9]~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_LED|Data_Out[9] , my_slc|d0|Reg_LED|Data_Out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_LED|Data[10]~10 , my_slc|d0|Reg_LED|Data[10]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_LED|Data_Out[10] , my_slc|d0|Reg_LED|Data_Out[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_LED|Data[11]~11 , my_slc|d0|Reg_LED|Data[11]~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|Reg_LED|Data_Out[11] , my_slc|d0|Reg_LED|Data_Out[11], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~2 , my_slc|memory_subsystem|hex_data~2, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[5]~18 , my_slc|memory_subsystem|hex_data[5]~18, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[0] , my_slc|memory_subsystem|hex_data[0], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~5 , my_slc|memory_subsystem|hex_data~5, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[3] , my_slc|memory_subsystem|hex_data[3], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~3 , my_slc|memory_subsystem|hex_data~3, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[1] , my_slc|memory_subsystem|hex_data[1], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~4 , my_slc|memory_subsystem|hex_data~4, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[2] , my_slc|memory_subsystem|hex_data[2], lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr6~0 , my_slc|hex_driver0|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr5~0 , my_slc|hex_driver0|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr4~0 , my_slc|hex_driver0|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr3~0 , my_slc|hex_driver0|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr2~0 , my_slc|hex_driver0|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr1~0 , my_slc|hex_driver0|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr0~0 , my_slc|hex_driver0|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~8 , my_slc|memory_subsystem|hex_data~8, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[6] , my_slc|memory_subsystem|hex_data[6], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~7 , my_slc|memory_subsystem|hex_data~7, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[5] , my_slc|memory_subsystem|hex_data[5], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~9 , my_slc|memory_subsystem|hex_data~9, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[7] , my_slc|memory_subsystem|hex_data[7], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~6 , my_slc|memory_subsystem|hex_data~6, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[4] , my_slc|memory_subsystem|hex_data[4], lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr6~0 , my_slc|hex_driver1|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr5~0 , my_slc|hex_driver1|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr4~0 , my_slc|hex_driver1|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr3~0 , my_slc|hex_driver1|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr2~0 , my_slc|hex_driver1|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr1~0 , my_slc|hex_driver1|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr0~0 , my_slc|hex_driver1|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~12 , my_slc|memory_subsystem|hex_data~12, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[10] , my_slc|memory_subsystem|hex_data[10], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~11 , my_slc|memory_subsystem|hex_data~11, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[9] , my_slc|memory_subsystem|hex_data[9], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~13 , my_slc|memory_subsystem|hex_data~13, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[11] , my_slc|memory_subsystem|hex_data[11], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~10 , my_slc|memory_subsystem|hex_data~10, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[8] , my_slc|memory_subsystem|hex_data[8], lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr6~0 , my_slc|hex_driver2|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr5~0 , my_slc|hex_driver2|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr4~0 , my_slc|hex_driver2|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr3~0 , my_slc|hex_driver2|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr2~0 , my_slc|hex_driver2|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr1~0 , my_slc|hex_driver2|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr0~0 , my_slc|hex_driver2|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~17 , my_slc|memory_subsystem|hex_data~17, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[15] , my_slc|memory_subsystem|hex_data[15], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~15 , my_slc|memory_subsystem|hex_data~15, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[13] , my_slc|memory_subsystem|hex_data[13], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~16 , my_slc|memory_subsystem|hex_data~16, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[14] , my_slc|memory_subsystem|hex_data[14], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~14 , my_slc|memory_subsystem|hex_data~14, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[12] , my_slc|memory_subsystem|hex_data[12], lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr6~0 , my_slc|hex_driver3|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr5~0 , my_slc|hex_driver3|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr4~0 , my_slc|hex_driver3|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr3~0 , my_slc|hex_driver3|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr2~0 , my_slc|hex_driver3|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr1~0 , my_slc|hex_driver3|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr0~0 , my_slc|hex_driver3|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr6~0 , my_slc|hex_driver4|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr5~0 , my_slc|hex_driver4|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr4~0 , my_slc|hex_driver4|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr3~0 , my_slc|hex_driver4|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr2~0 , my_slc|hex_driver4|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr1~0 , my_slc|hex_driver4|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr0~0 , my_slc|hex_driver4|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr6~0 , my_slc|hex_driver5|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr5~0 , my_slc|hex_driver5|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr4~0 , my_slc|hex_driver5|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr3~0 , my_slc|hex_driver5|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr2~0 , my_slc|hex_driver5|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr1~0 , my_slc|hex_driver5|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr0~0 , my_slc|hex_driver5|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr6~0 , my_slc|hex_driver6|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr5~0 , my_slc|hex_driver6|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr4~0 , my_slc|hex_driver6|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr3~0 , my_slc|hex_driver6|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr2~0 , my_slc|hex_driver6|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr1~0 , my_slc|hex_driver6|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr0~0 , my_slc|hex_driver6|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr6~0 , my_slc|hex_driver7|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr5~0 , my_slc|hex_driver7|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr4~0 , my_slc|hex_driver7|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr3~0 , my_slc|hex_driver7|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr2~0 , my_slc|hex_driver7|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr1~0 , my_slc|hex_driver7|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr0~0 , my_slc|hex_driver7|WideOr0~0, lab6_toplevel, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
