{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528338445060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528338445076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 06 19:27:24 2018 " "Processing started: Wed Jun 06 19:27:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528338445076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528338445076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528338445076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528338445857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1528338445857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regegisterfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file regegisterfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegegisterFile.sv" "" { Text "C:/UWT/TCES330/labs/Processor/RegegisterFile.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528338479278 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegisterFile_testbench " "Found entity 2: RegisterFile_testbench" {  } { { "RegegisterFile.sv" "" { Text "C:/UWT/TCES330/labs/Processor/RegegisterFile.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528338479278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528338479278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerdualoe.v 1 1 " "Found 1 design units, including 1 entities, in source file registerdualoe.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterDualOE " "Found entity 1: RegisterDualOE" {  } { { "RegisterDualOE.v" "" { Text "C:/UWT/TCES330/labs/Processor/RegisterDualOE.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528338479278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528338479278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericdecoder2.v 1 1 " "Found 1 design units, including 1 entities, in source file genericdecoder2.v" { { "Info" "ISGN_ENTITY_NAME" "1 GenericDecoder " "Found entity 1: GenericDecoder" {  } { { "GenericDecoder2.v" "" { Text "C:/UWT/TCES330/labs/Processor/GenericDecoder2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528338479278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528338479278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "q Q Data_Path.sv(16) " "Verilog HDL Declaration information at Data_Path.sv(16): object \"q\" differs only in case from object \"Q\" in the same scope" {  } { { "Data_Path.sv" "" { Text "C:/UWT/TCES330/labs/Processor/Data_Path.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1528338479278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_path.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Path " "Found entity 1: Data_Path" {  } { { "Data_Path.sv" "" { Text "C:/UWT/TCES330/labs/Processor/Data_Path.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528338479278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528338479278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/UWT/TCES330/labs/Processor/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528338479278 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU_testbench " "Found entity 2: ALU_testbench" {  } { { "ALU.sv" "" { Text "C:/UWT/TCES330/labs/Processor/ALU.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528338479278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528338479278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.v" "" { Text "C:/UWT/TCES330/labs/Processor/Data_Memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528338479294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528338479294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16_bit_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_16_bit_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16_Bit_2_to_1 " "Found entity 1: Mux_16_Bit_2_to_1" {  } { { "Mux_16_Bit_2_to_1.v" "" { Text "C:/UWT/TCES330/labs/Processor/Mux_16_Bit_2_to_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528338479294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528338479294 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Data_Path " "Elaborating entity \"Data_Path\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528338479403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:DM " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:DM\"" {  } { { "Data_Path.sv" "DM" { Text "C:/UWT/TCES330/labs/Processor/Data_Path.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528338479403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Data_Memory:DM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Data_Memory:DM\|altsyncram:altsyncram_component\"" {  } { { "Data_Memory.v" "altsyncram_component" { Text "C:/UWT/TCES330/labs/Processor/Data_Memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528338479544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Data_Memory:DM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Data_Memory:DM\|altsyncram:altsyncram_component\"" {  } { { "Data_Memory.v" "" { Text "C:/UWT/TCES330/labs/Processor/Data_Memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528338479544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data_Memory:DM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Data_Memory:DM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528338479544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528338479544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Data_Mem_Init.mif " "Parameter \"init_file\" = \"Data_Mem_Init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528338479544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528338479544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528338479544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528338479544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528338479544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528338479544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528338479544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528338479544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528338479544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528338479544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528338479544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528338479544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528338479544 ""}  } { { "Data_Memory.v" "" { Text "C:/UWT/TCES330/labs/Processor/Data_Memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528338479544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a8i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a8i1 " "Found entity 1: altsyncram_a8i1" {  } { { "db/altsyncram_a8i1.tdf" "" { Text "C:/UWT/TCES330/labs/Processor/db/altsyncram_a8i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528338479622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528338479622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a8i1 Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated " "Elaborating entity \"altsyncram_a8i1\" for hierarchy \"Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528338479653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_16_Bit_2_to_1 Mux_16_Bit_2_to_1:MUX " "Elaborating entity \"Mux_16_Bit_2_to_1\" for hierarchy \"Mux_16_Bit_2_to_1:MUX\"" {  } { { "Data_Path.sv" "MUX" { Text "C:/UWT/TCES330/labs/Processor/Data_Path.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528338479669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Mux_16_Bit_2_to_1:MUX\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"Mux_16_Bit_2_to_1:MUX\|lpm_mux:LPM_MUX_component\"" {  } { { "Mux_16_Bit_2_to_1.v" "LPM_MUX_component" { Text "C:/UWT/TCES330/labs/Processor/Mux_16_Bit_2_to_1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528338479700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mux_16_Bit_2_to_1:MUX\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"Mux_16_Bit_2_to_1:MUX\|lpm_mux:LPM_MUX_component\"" {  } { { "Mux_16_Bit_2_to_1.v" "" { Text "C:/UWT/TCES330/labs/Processor/Mux_16_Bit_2_to_1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528338479700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mux_16_Bit_2_to_1:MUX\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"Mux_16_Bit_2_to_1:MUX\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528338479700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528338479700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528338479700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528338479700 ""}  } { { "Mux_16_Bit_2_to_1.v" "" { Text "C:/UWT/TCES330/labs/Processor/Mux_16_Bit_2_to_1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528338479700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/UWT/TCES330/labs/Processor/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528338479778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528338479778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc Mux_16_Bit_2_to_1:MUX\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"Mux_16_Bit_2_to_1:MUX\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528338479778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "Data_Path.sv" "ALU" { Text "C:/UWT/TCES330/labs/Processor/Data_Path.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528338479778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RF\"" {  } { { "Data_Path.sv" "RF" { Text "C:/UWT/TCES330/labs/Processor/Data_Path.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528338479794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GenericDecoder RegisterFile:RF\|GenericDecoder:WriteDecoder " "Elaborating entity \"GenericDecoder\" for hierarchy \"RegisterFile:RF\|GenericDecoder:WriteDecoder\"" {  } { { "RegegisterFile.sv" "WriteDecoder" { Text "C:/UWT/TCES330/labs/Processor/RegegisterFile.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528338479794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterDualOE RegisterFile:RF\|RegisterDualOE:rgen\[0\].U " "Elaborating entity \"RegisterDualOE\" for hierarchy \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\"" {  } { { "RegegisterFile.sv" "rgen\[0\].U" { Text "C:/UWT/TCES330/labs/Processor/RegegisterFile.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528338479794 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[0\] ALU:ALU\|Add0 " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[0\]\" to the node \"ALU:ALU\|Add0\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[0\] Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[0\]\" to the node \"Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[1\] ALU:ALU\|Add0 " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[1\]\" to the node \"ALU:ALU\|Add0\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[1\] Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[1\]\" to the node \"Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[2\] ALU:ALU\|Add0 " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[2\]\" to the node \"ALU:ALU\|Add0\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[2\] Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[2\]\" to the node \"Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[3\] ALU:ALU\|Add0 " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[3\]\" to the node \"ALU:ALU\|Add0\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[3\] Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[3\]\" to the node \"Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[4\] ALU:ALU\|Add0 " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[4\]\" to the node \"ALU:ALU\|Add0\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[4\] Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[4\]\" to the node \"Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[5\] ALU:ALU\|Add0 " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[5\]\" to the node \"ALU:ALU\|Add0\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[5\] Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[5\]\" to the node \"Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[6\] ALU:ALU\|Add0 " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[6\]\" to the node \"ALU:ALU\|Add0\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[6\] Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[6\]\" to the node \"Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[7\] ALU:ALU\|Add0 " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[7\]\" to the node \"ALU:ALU\|Add0\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[7\] Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[7\]\" to the node \"Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[8\] ALU:ALU\|Add0 " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[8\]\" to the node \"ALU:ALU\|Add0\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[8\] Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[8\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[8\]\" to the node \"Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[8\]\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[9\] ALU:ALU\|Add0 " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[9\]\" to the node \"ALU:ALU\|Add0\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[9\] Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[9\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[9\]\" to the node \"Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[9\]\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[10\] ALU:ALU\|Add0 " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[10\]\" to the node \"ALU:ALU\|Add0\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[10\] Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[10\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[10\]\" to the node \"Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[10\]\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[11\] ALU:ALU\|Add0 " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[11\]\" to the node \"ALU:ALU\|Add0\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[11\] Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[11\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[11\]\" to the node \"Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[11\]\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[12\] ALU:ALU\|Add0 " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[12\]\" to the node \"ALU:ALU\|Add0\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[12\] Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[12\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[12\]\" to the node \"Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[12\]\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[13\] ALU:ALU\|Add0 " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[13\]\" to the node \"ALU:ALU\|Add0\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[13\] Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[13\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[13\]\" to the node \"Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[13\]\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[14\] ALU:ALU\|Add0 " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[14\]\" to the node \"ALU:ALU\|Add0\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[14\] Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[14\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[14\]\" to the node \"Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[14\]\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[15\] ALU:ALU\|Add0 " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qb\[15\]\" to the node \"ALU:ALU\|Add0\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[15\] Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[15\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:RF\|RegisterDualOE:rgen\[0\].U\|Qa\[15\]\" to the node \"Data_Memory:DM\|altsyncram:altsyncram_component\|altsyncram_a8i1:auto_generated\|q_a\[15\]\" into an OR gate" {  } { { "registerdualoe.v" "" { Text "C:/UWT/TCES330/labs/Processor/registerdualoe.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528338481044 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1528338481044 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528338481637 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UWT/TCES330/labs/Processor/output_files/Processor.map.smsg " "Generated suppressed messages file C:/UWT/TCES330/labs/Processor/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528338482622 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528338482872 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528338482872 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "869 " "Implemented 869 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528338483153 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528338483153 ""} { "Info" "ICUT_CUT_TM_LCELLS" "777 " "Implemented 777 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528338483153 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1528338483153 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528338483153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528338483200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 06 19:28:03 2018 " "Processing ended: Wed Jun 06 19:28:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528338483200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528338483200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528338483200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528338483200 ""}
