Clock tree timing engine global stage delay update for worstDelay:setup.early...
Clock tree timing engine global stage delay update for worstDelay:setup.early done. (took cpu=0:00:00.0 real=0:00:00.1)
Clock tree timing engine global stage delay update for worstDelay:setup.late...
Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for bestDelay:hold.early...
Clock tree timing engine global stage delay update for bestDelay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for bestDelay:hold.late...
Clock tree timing engine global stage delay update for bestDelay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Skew Group Structure:
=====================

----------------------------------------------------------------------------
Skew Group               Sources    Constrained Sinks    Unconstrained Sinks
----------------------------------------------------------------------------
clk/typConstraintMode       1              77                     0
----------------------------------------------------------------------------

Skew Group Summary:
===================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner             Skew Group               ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
worstDelay:setup.early    clk/typConstraintMode        -        0.144     0.152     0.148        0.003       ignored                  -         0.008              -
worstDelay:setup.late     clk/typConstraintMode    *0.100       0.144     0.152     0.148        0.003       explicit             0.100         0.008    100% {0.144, 0.152}
bestDelay:hold.early      clk/typConstraintMode        -        0.144     0.152     0.148        0.003       ignored                  -         0.008              -
bestDelay:hold.late       clk/typConstraintMode        -        0.144     0.152     0.148        0.003       ignored                  -         0.008              -
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

---------------------------------------------------------------------------------------
Timing Corner             Skew Group               Min ID    PathID    Max ID    PathID
---------------------------------------------------------------------------------------
worstDelay:setup.early    clk/typConstraintMode    0.144       1       0.152       2
-    min clk_r_REG68_S1/CK
-    max clk_r_REG54_S5/CK
worstDelay:setup.late     clk/typConstraintMode    0.144       3       0.152       4
-    min clk_r_REG68_S1/CK
-    max clk_r_REG54_S5/CK
bestDelay:hold.early      clk/typConstraintMode    0.144       5       0.152       6
-    min clk_r_REG68_S1/CK
-    max clk_r_REG54_S5/CK
bestDelay:hold.late       clk/typConstraintMode    0.144       7       0.152       8
-    min clk_r_REG68_S1/CK
-    max clk_r_REG54_S5/CK
---------------------------------------------------------------------------------------

Timing for timing corner worstDelay:setup.early, min clock_path:
================================================================

PathID    : 1
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG68_S1/CK
Delay     : 0.144

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.095  0.016  (240.000,140.000)  -            1    
CTS_ccl_a_inv_00005/A
-     CLKINVX8TR   rise   0.000   0.000   0.095  -      (202.800,138.800)   38.400   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX8TR   fall   0.071   0.071   0.082  0.066  (202.000,138.800)    0.800      2    
CTS_ccl_a_inv_00001/A
-     CLKINVX20TR  fall   0.003   0.074   0.082  -      (132.000,131.200)   77.600   -       
CTS_ccl_a_inv_00001/Y
-     CLKINVX20TR  rise   0.068   0.142   0.080  0.138  (132.400,130.800)    0.800     41    
clk_r_REG68_S1/CK
-     DFFQX1TR     rise   0.002   0.144   0.080  -      (114.800,123.600)   24.800   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner worstDelay:setup.early, max clock_path:
================================================================

PathID    : 2
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG50_S5/CK
Delay     : 0.152

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.095  0.016  (240.000,140.000)  -            1    
CTS_ccl_a_inv_00005/A
-     CLKINVX8TR   rise   0.000   0.000   0.095  -      (202.800,138.800)   38.400   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX8TR   fall   0.071   0.071   0.082  0.066  (202.000,138.800)    0.800      2    
CTS_ccl_a_inv_00002/A
-     CLKINVX16TR  fall   0.003   0.075   0.082  -      (133.600,95.200)   112.000   -       
CTS_ccl_a_inv_00002/Y
-     CLKINVX16TR  rise   0.071   0.145   0.087  0.128  (132.800,96.400)     2.000     36    
clk_r_REG50_S5/CK
-     DFFQX1TR     rise   0.006   0.152   0.088  -      (12.400,44.400)    172.400   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner worstDelay:setup.late, min clock_path:
===============================================================

PathID    : 3
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG68_S1/CK
Delay     : 0.144

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.095  0.016  (240.000,140.000)  -            1    
CTS_ccl_a_inv_00005/A
-     CLKINVX8TR   rise   0.000   0.000   0.095  -      (202.800,138.800)   38.400   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX8TR   fall   0.071   0.072   0.082  0.066  (202.000,138.800)    0.800      2    
CTS_ccl_a_inv_00001/A
-     CLKINVX20TR  fall   0.003   0.074   0.082  -      (132.000,131.200)   77.600   -       
CTS_ccl_a_inv_00001/Y
-     CLKINVX20TR  rise   0.068   0.143   0.080  0.138  (132.400,130.800)    0.800     41    
clk_r_REG68_S1/CK
-     DFFQX1TR     rise   0.002   0.144   0.080  -      (114.800,123.600)   24.800   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner worstDelay:setup.late, max clock_path:
===============================================================

PathID    : 4
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG50_S5/CK
Delay     : 0.152

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.095  0.016  (240.000,140.000)  -            1    
CTS_ccl_a_inv_00005/A
-     CLKINVX8TR   rise   0.000   0.000   0.095  -      (202.800,138.800)   38.400   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX8TR   fall   0.071   0.072   0.082  0.066  (202.000,138.800)    0.800      2    
CTS_ccl_a_inv_00002/A
-     CLKINVX16TR  fall   0.003   0.075   0.082  -      (133.600,95.200)   112.000   -       
CTS_ccl_a_inv_00002/Y
-     CLKINVX16TR  rise   0.071   0.146   0.087  0.128  (132.800,96.400)     2.000     36    
clk_r_REG50_S5/CK
-     DFFQX1TR     rise   0.006   0.152   0.088  -      (12.400,44.400)    172.400   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner bestDelay:hold.early, min clock_path:
==============================================================

PathID    : 5
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG68_S1/CK
Delay     : 0.144

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.095  0.016  (240.000,140.000)  -            1    
CTS_ccl_a_inv_00005/A
-     CLKINVX8TR   rise   0.000   0.000   0.095  -      (202.800,138.800)   38.400   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX8TR   fall   0.071   0.071   0.082  0.066  (202.000,138.800)    0.800      2    
CTS_ccl_a_inv_00001/A
-     CLKINVX20TR  fall   0.003   0.074   0.082  -      (132.000,131.200)   77.600   -       
CTS_ccl_a_inv_00001/Y
-     CLKINVX20TR  rise   0.068   0.142   0.080  0.138  (132.400,130.800)    0.800     41    
clk_r_REG68_S1/CK
-     DFFQX1TR     rise   0.002   0.144   0.080  -      (114.800,123.600)   24.800   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner bestDelay:hold.early, max clock_path:
==============================================================

PathID    : 6
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG50_S5/CK
Delay     : 0.152

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.095  0.016  (240.000,140.000)  -            1    
CTS_ccl_a_inv_00005/A
-     CLKINVX8TR   rise   0.000   0.000   0.095  -      (202.800,138.800)   38.400   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX8TR   fall   0.071   0.071   0.082  0.066  (202.000,138.800)    0.800      2    
CTS_ccl_a_inv_00002/A
-     CLKINVX16TR  fall   0.003   0.075   0.082  -      (133.600,95.200)   112.000   -       
CTS_ccl_a_inv_00002/Y
-     CLKINVX16TR  rise   0.071   0.145   0.087  0.128  (132.800,96.400)     2.000     36    
clk_r_REG50_S5/CK
-     DFFQX1TR     rise   0.006   0.152   0.088  -      (12.400,44.400)    172.400   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner bestDelay:hold.late, min clock_path:
=============================================================

PathID    : 7
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG68_S1/CK
Delay     : 0.144

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.095  0.016  (240.000,140.000)  -            1    
CTS_ccl_a_inv_00005/A
-     CLKINVX8TR   rise   0.000   0.000   0.095  -      (202.800,138.800)   38.400   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX8TR   fall   0.071   0.072   0.082  0.066  (202.000,138.800)    0.800      2    
CTS_ccl_a_inv_00001/A
-     CLKINVX20TR  fall   0.003   0.074   0.082  -      (132.000,131.200)   77.600   -       
CTS_ccl_a_inv_00001/Y
-     CLKINVX20TR  rise   0.068   0.143   0.080  0.138  (132.400,130.800)    0.800     41    
clk_r_REG68_S1/CK
-     DFFQX1TR     rise   0.002   0.144   0.080  -      (114.800,123.600)   24.800   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner bestDelay:hold.late, max clock_path:
=============================================================

PathID    : 8
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : clk_r_REG50_S5/CK
Delay     : 0.152

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.095  0.016  (240.000,140.000)  -            1    
CTS_ccl_a_inv_00005/A
-     CLKINVX8TR   rise   0.000   0.000   0.095  -      (202.800,138.800)   38.400   -       
CTS_ccl_a_inv_00005/Y
-     CLKINVX8TR   fall   0.071   0.072   0.082  0.066  (202.000,138.800)    0.800      2    
CTS_ccl_a_inv_00002/A
-     CLKINVX16TR  fall   0.003   0.075   0.082  -      (133.600,95.200)   112.000   -       
CTS_ccl_a_inv_00002/Y
-     CLKINVX16TR  rise   0.071   0.146   0.087  0.128  (132.800,96.400)     2.000     36    
clk_r_REG50_S5/CK
-     DFFQX1TR     rise   0.006   0.152   0.088  -      (12.400,44.400)    172.400   -       
---------------------------------------------------------------------------------------------------


