[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  11311       tick       3279341       1429848       1380038       3279341 
      2  11311       tick       5274025       2410505       2391915       5274025 
      3  11311       tick       5279287       2412093       2391651       5279287 
      4  11311       tick       5281123       2411791       2395590       5281123 
      5  11311       tick       5264862       2407068       2390311       5264862 
      6  11311       tick       5273292       2411337       2392244       5273292 
      7  11311       tick       5276497       2410007       2393415       5276497 
      8  11311       tick       5264510       2408846       2387721       5264510 
      9  11311       tick       5283128       2412566       2393373       5283128 
     10  11311       tick       5266041       2405969       2381911       5266041 
     11  11311       tick       5264318       2406520       2386590       5264318 
     12  11311       tick       5274839       2408852       2390019       5274839 
     13  11311       tick       5267054       2404055       2377377       5267054 
     14  11311       tick       5267594       2409458       2390631       5267594 
     15  11311       tick       5258724       2402609       2378626       5258724 
     16  11311       tick       5251852       2404342       2384550       5251852 
     17  11311       tick       5265245       2407215       2387380       5265245 
     18  11311       tick       5275008       2409272       2385547       5275008 
     19  11311       tick       5280061       2410652       2391951       5280061 
     20  11311       exit        677800        308435        303379        677800 
