// Seed: 2388595523
module module_0 (
    output wand id_0,
    input wor id_1,
    input supply0 id_2,
    output wor id_3,
    output wor id_4,
    input wire id_5,
    output tri1 id_6
);
  always #1 begin : LABEL_0
    id_4 = id_2;
  end
  assign id_4 = 1 == id_1;
endmodule
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input tri0 id_2,
    output uwire id_3,
    input tri id_4,
    output wire id_5,
    output uwire id_6,
    output supply1 id_7,
    input tri0 id_8,
    output wor id_9,
    output wand id_10,
    input tri0 id_11,
    input tri id_12,
    output uwire id_13,
    input uwire module_1
);
  wire id_16;
  nand primCall (id_7, id_0, id_2, id_16, id_4, id_12, id_1, id_8, id_11);
  module_0 modCall_1 (
      id_6,
      id_11,
      id_4,
      id_13,
      id_9,
      id_4,
      id_7
  );
  assign modCall_1.id_1 = 0;
endmodule
