============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     10373
   Run Date =   Thu Jun 27 17:24:59 2024

   Run on =     LAPTOP-6R8AHER8
============================================================
RUN-1002 : start command "open_project LED_light.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL_150M.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_150M.v(71)
HDL-1007 : analyze verilog file ../../../src/rtl/FPGA/fpga_ed4g.sv
HDL-1007 : undeclared symbol 'lock', assumed default net type 'wire' in ../../../src/rtl/FPGA/fpga_ed4g.sv(34)
HDL-1007 : analyze verilog file ../../../src/rtl/led_phy/LED_send.sv
HDL-1007 : analyze verilog file ../../../src/rtl/led_phy/test_pattern.sv
RUN-1001 : Project manager successfully analyzed 4 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4D20EG176"
ARC-1001 : Device Initialization.
ARC-1001 : ----------------------------------------------------------------------
ARC-1001 :            OPTION            |            IO            |   SETTING   
ARC-1001 : ----------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P140/P168/P166/P165/S5  |    gpio    
ARC-1001 :             done             |           P10            |    gpio    
ARC-1001 :           program_b          |           P134           |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |     P46/P44/P47/P43      |  dedicate  
ARC-1001 : ----------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/LED_light_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../LED_light.sdc"
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "create_clock -name SYSCLK -period 40 -waveform 0 20  -add"
RUN-1102 : create_clock: clock name: SYSCLK, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_PLL_150M/pll_inst.clkc[0]} -source [get_ports {sysclk_i}] -master_clock {SYSCLK} -multiply_by 6.0000 [get_pins {u_PLL_150M/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "get_pins u_PLL_150M/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_PLL_150M/pll_inst.clkc[0] -source  -master_clock SYSCLK -multiply_by 6.0000 "
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "get_pins u_PLL_150M/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name clk_150m -source  -master_clock SYSCLK "
RUN-1105 : Rename Clock: clock u_PLL_150M/pll_inst.clkc[0] was renamed, new name is clk_150m.
RUN-1002 : start command "config_chipwatcher ../../debug_150m.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 20 trigger nets, 20 data nets.
KIT-1004 : Chipwatcher code = 1000110101101110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir E:/Anlogic/TD5.6.2/cw/ -file LED_light_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\register.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\tap.v
HDL-1007 : analyze verilog file E:/Anlogic/TD5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file LED_light_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in LED_light_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=6,BUS_DIN_NUM=20,BUS_CTRL_NUM=64,BUS_WIDTH='{32'sb0101,32'sb01011,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0101,32'sb010000,32'sb010001,32'sb010010,32'sb010011},BUS_CTRL_POS='{32'sb0,32'sb01110,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010}) in E:/Anlogic/TD5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=86) in E:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=86) in E:/Anlogic/TD5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in E:/Anlogic/TD5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=6,BUS_DIN_NUM=20,BUS_CTRL_NUM=64,BUS_WIDTH='{32'sb0101,32'sb01011,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0101,32'sb010000,32'sb010001,32'sb010010,32'sb010011},BUS_CTRL_POS='{32'sb0,32'sb01110,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010}) in E:/Anlogic/TD5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=20,BUS_CTRL_NUM=64,BUS_WIDTH='{32'sb0101,32'sb01011,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0101,32'sb010000,32'sb010001,32'sb010010,32'sb010011},BUS_CTRL_POS='{32'sb0,32'sb01110,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010}) in E:/Anlogic/TD5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0101) in E:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01011) in E:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in E:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in E:/Anlogic/TD5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "fpga_ed4g"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=6,BUS_DIN_NUM=20,BUS_CTRL_NUM=64,BUS_WIDTH='{32'sb0101,32'sb01011,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0101,32'sb010000,32'sb010001,32'sb010010,32'sb010011},BUS_CTRL_POS='{32'sb0,32'sb01110,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=86)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=86)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=6,BUS_DIN_NUM=20,BUS_CTRL_NUM=64,BUS_WIDTH='{32'sb0101,32'sb01011,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0101,32'sb010000,32'sb010001,32'sb010010,32'sb010011},BUS_CTRL_POS='{32'sb0,32'sb01110,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=20,BUS_CTRL_NUM=64,BUS_WIDTH='{32'sb0101,32'sb01011,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb0101,32'sb010000,32'sb010001,32'sb010010,32'sb010011},BUS_CTRL_POS='{32'sb0,32'sb01110,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0101)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01011)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model fpga_ed4g
SYN-1032 : 1879/24 useful/useless nets, 1129/16 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-1032 : 1640/8 useful/useless nets, 1462/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1624/16 useful/useless nets, 1450/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 323 better
SYN-1014 : Optimize round 2
SYN-1032 : 1403/30 useful/useless nets, 1229/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 3 IOs to PADs
RUN-1002 : start command "update_pll_param -module fpga_ed4g"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 4 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 16 instances.
SYN-2501 : Optimize round 1, 34 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 1783/2 useful/useless nets, 1613/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 6038, tnet num: 1783, tinst num: 1612, tnode num: 8149, tedge num: 8973.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1783 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 169 (3.82), #lev = 5 (2.07)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 169 (3.82), #lev = 5 (2.07)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 448 instances into 169 LUTs, name keeping = 73%.
SYN-1001 : Packing model "fpga_ed4g" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 292 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 92 adder to BLE ...
SYN-4008 : Packed 92 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
SYN-5055 WARNING: The kept net u_PLL_150M/clk0_out will be merged to another kept net clk_150m
SYN-5055 WARNING: The kept net u_LED_send/clk will be merged to another kept net clk_150m
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net data_in[127]
SYN-5055 WARNING: The kept net u_LED_send/data_in[127] will be merged to another kept net data_in[127]
SYN-5055 WARNING: The kept net data_in[127] will be merged to another kept net data_in[126]
SYN-5055 WARNING: The kept net u_LED_send/data_in[126] will be merged to another kept net data_in[126]
SYN-5055 WARNING: The kept net data_in[126] will be merged to another kept net data_in[125]
SYN-5055 WARNING: The kept net u_LED_send/data_in[125] will be merged to another kept net data_in[125]
SYN-5055 WARNING: The kept net data_in[125] will be merged to another kept net data_in[124]
SYN-5055 WARNING: The kept net u_LED_send/data_in[124] will be merged to another kept net data_in[124]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 1065/1 useful/useless nets, 894/0 useful/useless insts
SYN-4016 : Net clk_150m driven by BUFG (269 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (189 clock/control pins, 0 other pins).
SYN-4019 : Net sysclk_i_dup_1 is refclk of pll u_PLL_150M/pll_inst.
SYN-4020 : Net sysclk_i_dup_1 is fbclk of pll u_PLL_150M/pll_inst.
SYN-4025 : Tag rtl::Net clk_150m as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sysclk_i_dup_1 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 894 instances
RUN-0007 : 297 luts, 477 seqs, 63 mslices, 43 lslices, 3 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1065 nets
RUN-1001 : 702 nets have 2 pins
RUN-1001 : 285 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     132     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     29      
RUN-1001 :   Yes  |  No   |  Yes  |     314     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   6   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 10
PHY-3001 : Initial placement ...
PHY-3001 : design contains 892 instances, 297 luts, 477 seqs, 106 slices, 18 macros(106 instances: 63 mslices 43 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 4239, tnet num: 1063, tinst num: 892, tnode num: 5760, tedge num: 6962.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1063 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.069921s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (44.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 231467
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 892.
PHY-3001 : End clustering;  0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 204885, overlap = 11.25
PHY-3002 : Step(2): len = 182872, overlap = 11.25
PHY-3002 : Step(3): len = 165709, overlap = 11.25
PHY-3002 : Step(4): len = 146881, overlap = 11.25
PHY-3002 : Step(5): len = 131646, overlap = 11.25
PHY-3002 : Step(6): len = 121711, overlap = 11.25
PHY-3002 : Step(7): len = 109286, overlap = 11.25
PHY-3002 : Step(8): len = 95838, overlap = 11.25
PHY-3002 : Step(9): len = 89316.5, overlap = 11.25
PHY-3002 : Step(10): len = 81907.1, overlap = 6.75
PHY-3002 : Step(11): len = 72843.8, overlap = 6.75
PHY-3002 : Step(12): len = 68127.6, overlap = 6.75
PHY-3002 : Step(13): len = 63960.8, overlap = 9
PHY-3002 : Step(14): len = 53535.2, overlap = 9
PHY-3002 : Step(15): len = 50292.1, overlap = 9
PHY-3002 : Step(16): len = 46556.2, overlap = 11.25
PHY-3002 : Step(17): len = 43999.3, overlap = 11.25
PHY-3002 : Step(18): len = 38995.2, overlap = 11.25
PHY-3002 : Step(19): len = 35629.9, overlap = 11.25
PHY-3002 : Step(20): len = 33456.2, overlap = 11.25
PHY-3002 : Step(21): len = 31246.1, overlap = 11.25
PHY-3002 : Step(22): len = 29369.3, overlap = 11.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.38327e-05
PHY-3002 : Step(23): len = 29375.9, overlap = 6.75
PHY-3002 : Step(24): len = 28701.5, overlap = 2.25
PHY-3002 : Step(25): len = 28458.4, overlap = 2.25
PHY-3002 : Step(26): len = 27949.2, overlap = 4.5
PHY-3002 : Step(27): len = 27406.9, overlap = 11.25
PHY-3002 : Step(28): len = 26951.8, overlap = 9
PHY-3002 : Step(29): len = 26310.5, overlap = 9
PHY-3002 : Step(30): len = 25864.8, overlap = 4.5
PHY-3002 : Step(31): len = 25258.3, overlap = 2.25
PHY-3002 : Step(32): len = 24365, overlap = 4.5
PHY-3002 : Step(33): len = 23537.4, overlap = 11.25
PHY-3002 : Step(34): len = 22913.5, overlap = 11.3125
PHY-3002 : Step(35): len = 22412.8, overlap = 6.8125
PHY-3002 : Step(36): len = 21836.2, overlap = 6.8125
PHY-3002 : Step(37): len = 21359.9, overlap = 9.0625
PHY-3002 : Step(38): len = 20993.9, overlap = 9.0625
PHY-3002 : Step(39): len = 20464.2, overlap = 9.0625
PHY-3002 : Step(40): len = 20035.3, overlap = 6.8125
PHY-3002 : Step(41): len = 19694.9, overlap = 9.0625
PHY-3002 : Step(42): len = 19292.6, overlap = 6.75
PHY-3002 : Step(43): len = 18937.4, overlap = 6.75
PHY-3002 : Step(44): len = 18682, overlap = 9
PHY-3002 : Step(45): len = 18577.1, overlap = 9
PHY-3002 : Step(46): len = 18409, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000107665
PHY-3002 : Step(47): len = 18364.7, overlap = 2.25
PHY-3002 : Step(48): len = 18342.7, overlap = 2.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000215331
PHY-3002 : Step(49): len = 18209.6, overlap = 4.5
PHY-3002 : Step(50): len = 18209.6, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006153s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1063 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.022677s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(51): len = 18199.8, overlap = 8.65625
PHY-3002 : Step(52): len = 18185.9, overlap = 8.59375
PHY-3002 : Step(53): len = 18085, overlap = 8.71875
PHY-3002 : Step(54): len = 18124.6, overlap = 8.71875
PHY-3002 : Step(55): len = 18097.2, overlap = 8.71875
PHY-3002 : Step(56): len = 18118.5, overlap = 8.90625
PHY-3002 : Step(57): len = 18094.2, overlap = 8.875
PHY-3002 : Step(58): len = 18107, overlap = 9.0625
PHY-3002 : Step(59): len = 17974.2, overlap = 9.125
PHY-3002 : Step(60): len = 17806.1, overlap = 9.28125
PHY-3002 : Step(61): len = 17646, overlap = 9.21875
PHY-3002 : Step(62): len = 17380.2, overlap = 9.53125
PHY-3002 : Step(63): len = 17128.5, overlap = 9.0625
PHY-3002 : Step(64): len = 17012.6, overlap = 8.375
PHY-3002 : Step(65): len = 16778.7, overlap = 8.46875
PHY-3002 : Step(66): len = 16605.6, overlap = 10.4062
PHY-3002 : Step(67): len = 16511.3, overlap = 11.9062
PHY-3002 : Step(68): len = 16324.6, overlap = 11.9062
PHY-3002 : Step(69): len = 16222.2, overlap = 12.0312
PHY-3002 : Step(70): len = 16149.9, overlap = 12.2188
PHY-3002 : Step(71): len = 15942.4, overlap = 12.25
PHY-3002 : Step(72): len = 15922.1, overlap = 12.25
PHY-3002 : Step(73): len = 15788.3, overlap = 12.25
PHY-3002 : Step(74): len = 15680, overlap = 13.3125
PHY-3002 : Step(75): len = 15600.4, overlap = 13.8125
PHY-3002 : Step(76): len = 15433.6, overlap = 14.0625
PHY-3002 : Step(77): len = 15305.3, overlap = 14.6562
PHY-3002 : Step(78): len = 15227.5, overlap = 14.3125
PHY-3002 : Step(79): len = 15073.9, overlap = 13.0938
PHY-3002 : Step(80): len = 14825.7, overlap = 13.0625
PHY-3002 : Step(81): len = 14706.4, overlap = 12.7812
PHY-3002 : Step(82): len = 14675.5, overlap = 12.7812
PHY-3002 : Step(83): len = 14497.3, overlap = 12.625
PHY-3002 : Step(84): len = 14498.4, overlap = 11.9375
PHY-3002 : Step(85): len = 14453.6, overlap = 10.4688
PHY-3002 : Step(86): len = 14422.7, overlap = 11
PHY-3002 : Step(87): len = 14437.3, overlap = 16.4375
PHY-3002 : Step(88): len = 14358, overlap = 17.75
PHY-3002 : Step(89): len = 14277, overlap = 18.5
PHY-3002 : Step(90): len = 14293.9, overlap = 18.5625
PHY-3002 : Step(91): len = 14293.3, overlap = 18.4688
PHY-3002 : Step(92): len = 14310.8, overlap = 18.25
PHY-3002 : Step(93): len = 14157.3, overlap = 18.4375
PHY-3002 : Step(94): len = 14143.2, overlap = 18.2188
PHY-3002 : Step(95): len = 14153.1, overlap = 18.2188
PHY-3002 : Step(96): len = 14038.5, overlap = 18.125
PHY-3002 : Step(97): len = 14004.5, overlap = 18.125
PHY-3002 : Step(98): len = 14004.5, overlap = 18.125
PHY-3002 : Step(99): len = 13915, overlap = 18.125
PHY-3002 : Step(100): len = 13915, overlap = 18.125
PHY-3002 : Step(101): len = 13899.6, overlap = 18.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1063 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.022494s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.2879e-05
PHY-3002 : Step(102): len = 13976.9, overlap = 44.9062
PHY-3002 : Step(103): len = 13976.9, overlap = 44.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.57579e-05
PHY-3002 : Step(104): len = 14127.6, overlap = 44.625
PHY-3002 : Step(105): len = 14163.3, overlap = 44.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.03068e-05
PHY-3002 : Step(106): len = 14667.7, overlap = 43.0312
PHY-3002 : Step(107): len = 14801, overlap = 42.1875
PHY-3002 : Step(108): len = 15357.2, overlap = 39.875
PHY-3002 : Step(109): len = 15576.1, overlap = 37.8438
PHY-3002 : Step(110): len = 16309.2, overlap = 35.7188
PHY-3002 : Step(111): len = 16722.4, overlap = 33.0625
PHY-3002 : Step(112): len = 17174.2, overlap = 33.5312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000180614
PHY-3002 : Step(113): len = 17005.4, overlap = 33.2812
PHY-3002 : Step(114): len = 16992.3, overlap = 33.2812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000361227
PHY-3002 : Step(115): len = 17562.3, overlap = 27.4375
PHY-3002 : Step(116): len = 17910.5, overlap = 26.3125
PHY-3002 : Step(117): len = 18272.2, overlap = 22.5938
PHY-3002 : Step(118): len = 18601.8, overlap = 20.375
PHY-3002 : Step(119): len = 18430.5, overlap = 19.6562
PHY-3002 : Step(120): len = 18045.8, overlap = 19.8438
PHY-3002 : Step(121): len = 17973.3, overlap = 19.7188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000722455
PHY-3002 : Step(122): len = 18052.8, overlap = 18.75
PHY-3002 : Step(123): len = 18093.8, overlap = 18.625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00144491
PHY-3002 : Step(124): len = 18311, overlap = 18.625
PHY-3002 : Step(125): len = 18371.4, overlap = 18.4688
PHY-3002 : Step(126): len = 18321, overlap = 18.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00288982
PHY-3002 : Step(127): len = 18183.2, overlap = 17.75
PHY-3002 : Step(128): len = 18183.2, overlap = 17.75
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 4239, tnet num: 1063, tinst num: 892, tnode num: 5760, tedge num: 6962.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 53.28 peak overflow 2.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1065.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 19568, over cnt = 89(0%), over = 399, worst = 19
PHY-1001 : End global iterations;  0.042050s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 30.15, top5 = 13.29, top10 = 7.26, top15 = 4.85.
PHY-1001 : End incremental global routing;  0.086754s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (36.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1063 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028565s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (54.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.130711s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (35.9%)

OPT-1001 : Current memory(MB): used = 169, reserve = 131, peak = 169.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 706/1065.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 19568, over cnt = 89(0%), over = 399, worst = 19
PHY-1002 : len = 21984, over cnt = 68(0%), over = 214, worst = 19
PHY-1002 : len = 24592, over cnt = 17(0%), over = 17, worst = 1
PHY-1002 : len = 24880, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.048441s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 29.07, top5 = 15.44, top10 = 8.81, top15 = 5.89.
OPT-1001 : End congestion update;  0.086132s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (54.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1063 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.020033s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.0%)

OPT-0007 : Start: WNS 80 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 80 TNS 0 NUM_FEPS 0 with 10 cells processed and 300 slack improved
OPT-0007 : Iter 2: improved WNS 80 TNS 0 NUM_FEPS 0 with 5 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.108391s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (57.7%)

OPT-1001 : Current memory(MB): used = 171, reserve = 133, peak = 171.
OPT-1001 : End physical optimization;  0.312673s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (60.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 297 LUT to BLE ...
SYN-4008 : Packed 297 LUT and 84 SEQ to BLE.
SYN-4003 : Packing 393 remaining SEQ's ...
SYN-4005 : Packed 210 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 183 single SEQ's are left
SYN-4011 : Packing model "fpga_ed4g" (AL_USER_NORMAL) with 480/648 primitive instances ...
PHY-3001 : End packing;  0.028015s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.5%)

PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 386 instances
RUN-1001 : 186 mslices, 186 lslices, 3 pads, 5 brams, 0 dsps
RUN-1001 : There are total 983 nets
RUN-1001 : 608 nets have 2 pins
RUN-1001 : 296 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 384 instances, 372 slices, 18 macros(106 instances: 63 mslices 43 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 19568.4, Over = 27.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 3650, tnet num: 981, tinst num: 384, tnode num: 4664, tedge num: 6169.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 981 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.081994s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (19.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.54712e-05
PHY-3002 : Step(129): len = 18892.1, overlap = 29.75
PHY-3002 : Step(130): len = 18407.4, overlap = 30.25
PHY-3002 : Step(131): len = 18196.1, overlap = 29.75
PHY-3002 : Step(132): len = 18147.7, overlap = 28.5
PHY-3002 : Step(133): len = 18017.5, overlap = 28.25
PHY-3002 : Step(134): len = 18001.6, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000170942
PHY-3002 : Step(135): len = 18333, overlap = 28
PHY-3002 : Step(136): len = 18512.3, overlap = 27.75
PHY-3002 : Step(137): len = 18534.2, overlap = 27
PHY-3002 : Step(138): len = 18563.3, overlap = 25.75
PHY-3002 : Step(139): len = 18598.5, overlap = 25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000341885
PHY-3002 : Step(140): len = 18841.1, overlap = 23
PHY-3002 : Step(141): len = 19067.4, overlap = 21.5
PHY-3002 : Step(142): len = 19230.6, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.053332s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 28847.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 981 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.017558s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.019367
PHY-3002 : Step(143): len = 27519.1, overlap = 1.25
PHY-3002 : Step(144): len = 27387.7, overlap = 1.5
PHY-3002 : Step(145): len = 26696.1, overlap = 2
PHY-3002 : Step(146): len = 26086.2, overlap = 2
PHY-3002 : Step(147): len = 25457.1, overlap = 2.5
PHY-3002 : Step(148): len = 24703.5, overlap = 4
PHY-3002 : Step(149): len = 23989.4, overlap = 4.5
PHY-3002 : Step(150): len = 23293.2, overlap = 5
PHY-3002 : Step(151): len = 23013.1, overlap = 5
PHY-3002 : Step(152): len = 22701, overlap = 6.5
PHY-3002 : Step(153): len = 22234.7, overlap = 7.5
PHY-3002 : Step(154): len = 22180.8, overlap = 7.75
PHY-3002 : Step(155): len = 22135.4, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0387341
PHY-3002 : Step(156): len = 22095.2, overlap = 8
PHY-3002 : Step(157): len = 22021.6, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0774681
PHY-3002 : Step(158): len = 21994, overlap = 8
PHY-3002 : Step(159): len = 21954.2, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004927s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 24715.9, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004196s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 4 instances has been re-located, deltaX = 2, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 24835.9, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 3650, tnet num: 981, tinst num: 384, tnode num: 4664, tedge num: 6169.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 39/983.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 28672, over cnt = 86(0%), over = 129, worst = 4
PHY-1002 : len = 29432, over cnt = 26(0%), over = 28, worst = 3
PHY-1002 : len = 29688, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 29728, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 29792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.093487s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (16.7%)

PHY-1001 : Congestion index: top1 = 25.17, top5 = 16.39, top10 = 10.25, top15 = 7.06.
PHY-1001 : End incremental global routing;  0.142054s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (22.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 981 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023108s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.179713s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (34.8%)

OPT-1001 : Current memory(MB): used = 172, reserve = 135, peak = 173.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 850/983.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 29792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003039s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (514.1%)

PHY-1001 : Congestion index: top1 = 25.17, top5 = 16.39, top10 = 10.25, top15 = 7.06.
OPT-1001 : End congestion update;  0.044093s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (70.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 981 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.018194s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.9%)

OPT-0007 : Start: WNS -29 TNS -29 NUM_FEPS 1
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 377 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 384 instances, 372 slices, 18 macros(106 instances: 63 mslices 43 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Initial: Len = 24827.4, Over = 0
PHY-3001 : End spreading;  0.003444s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 24827.4, Over = 0
PHY-3001 : End incremental legalization;  0.023655s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.1%)

OPT-0007 : Iter 1: improved WNS 71 TNS 0 NUM_FEPS 0 with 1 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS 71 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.092694s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (67.4%)

OPT-1001 : Current memory(MB): used = 175, reserve = 137, peak = 175.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 981 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.018547s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 846/983.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 29776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004513s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.17, top5 = 16.39, top10 = 10.24, top15 = 7.06.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 981 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024788s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 71 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 24.862069
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 71ps with too many logic level 9 
RUN-1001 :       #2 path slack 78ps with too many logic level 9 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 377 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 384 instances, 372 slices, 18 macros(106 instances: 63 mslices 43 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Initial: Len = 24827.4, Over = 0
PHY-3001 : End spreading;  0.002946s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 24827.4, Over = 0
PHY-3001 : End incremental legalization;  0.021745s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 981 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.016808s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.0%)

OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Start: WNS 71 TNS 0 NUM_FEPS 0 
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 377 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 384 instances, 372 slices, 18 macros(106 instances: 63 mslices 43 lslices)
PHY-3001 : End incremental placement; No cells to be placed.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  HFN count with highcritlevel  |  Duplicated count  
RUN-1001 : ------------------------------------------------------------------------------------
RUN-1001 :       LSLICE       |      0      |               0                |         0          
RUN-1001 :       MSLICE       |      0      |               0                |         0          
RUN-1001 : ------------------------------------------------------------------------------------
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 850/983.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 29776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002901s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.17, top5 = 16.39, top10 = 10.24, top15 = 7.06.
PHY-1001 : End incremental global routing;  0.043833s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (35.6%)

RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 3650, tnet num: 981, tinst num: 384, tnode num: 4664, tedge num: 6169.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 981 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.093167s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (67.1%)

OPT-1001 : Current memory(MB): used = 176, reserve = 140, peak = 178.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 850/983.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 29776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002638s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.17, top5 = 16.39, top10 = 10.24, top15 = 7.06.
OPT-1001 : End congestion update;  0.043032s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (36.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 981 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.020213s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS 71 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 71 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.063712s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (24.5%)

OPT-1001 : Current memory(MB): used = 177, reserve = 140, peak = 178.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 850/983.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 29776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002565s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.17, top5 = 16.39, top10 = 10.24, top15 = 7.06.
OPT-1001 : End congestion update;  0.040166s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (38.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 981 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.017321s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS 71 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 377 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 384 instances, 372 slices, 18 macros(106 instances: 63 mslices 43 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Initial: Len = 24833.4, Over = 0
PHY-3001 : End spreading;  0.002865s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 24833.4, Over = 0
PHY-3001 : End incremental legalization;  0.023758s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Iter 1: improved WNS 95 TNS 0 NUM_FEPS 0 with 1 cells processed and 100 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 377 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 384 instances, 372 slices, 18 macros(106 instances: 63 mslices 43 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Initial: Len = 24929.4, Over = 0
PHY-3001 : End spreading;  0.003642s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 24929.4, Over = 0
PHY-3001 : End incremental legalization;  0.022343s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Iter 2: improved WNS 166 TNS 0 NUM_FEPS 0 with 1 cells processed and 100 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 377 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 384 instances, 372 slices, 18 macros(106 instances: 63 mslices 43 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Initial: Len = 24939.4, Over = 0
PHY-3001 : End spreading;  0.003683s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 24939.4, Over = 0
PHY-3001 : End incremental legalization;  0.023109s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Iter 3: improved WNS 167 TNS 0 NUM_FEPS 0 with 1 cells processed and 22 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 377 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 384 instances, 372 slices, 18 macros(106 instances: 63 mslices 43 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Initial: Len = 24935.4, Over = 0
PHY-3001 : End spreading;  0.002886s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 24935.4, Over = 0
PHY-3001 : End incremental legalization;  0.021813s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Iter 4: improved WNS 171 TNS 0 NUM_FEPS 0 with 1 cells processed and 100 slack improved
OPT-0007 : Iter 5: improved WNS 171 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 6: improved WNS 171 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.176194s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (8.9%)

OPT-1001 : Current memory(MB): used = 180, reserve = 143, peak = 180.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 981 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.017076s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 180, reserve = 143, peak = 180.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 981 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.015762s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.1%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 823/983.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 29944, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 29960, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 29992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015556s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.45, top5 = 16.46, top10 = 10.30, top15 = 7.11.
RUN-1001 : End congestion update;  0.058066s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (26.9%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.074037s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (42.2%)

OPT-1001 : Current memory(MB): used = 176, reserve = 140, peak = 180.
OPT-1001 : End physical optimization;  0.981523s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (35.0%)

RUN-1003 : finish command "place" in  4.113880s wall, 0.921875s user + 0.156250s system = 1.078125s CPU (26.2%)

RUN-1004 : used memory is 159 MB, reserved memory is 123 MB, peak memory is 180 MB
RUN-1002 : start command "export_db LED_light_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 386 instances
RUN-1001 : 186 mslices, 186 lslices, 3 pads, 5 brams, 0 dsps
RUN-1001 : There are total 983 nets
RUN-1001 : 608 nets have 2 pins
RUN-1001 : 296 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 3650, tnet num: 981, tinst num: 384, tnode num: 4664, tedge num: 6169.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 186 mslices, 186 lslices, 3 pads, 5 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 981 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 28472, over cnt = 92(0%), over = 140, worst = 4
PHY-1002 : len = 29240, over cnt = 35(0%), over = 40, worst = 2
PHY-1002 : len = 29752, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 29768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.084607s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (18.5%)

PHY-1001 : Congestion index: top1 = 25.24, top5 = 16.37, top10 = 10.23, top15 = 7.01.
PHY-1001 : End global routing;  0.128411s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (36.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 192, reserve = 154, peak = 202.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_150m will be merged with clock u_PLL_150M/clk0_buf
PHY-1001 : net sysclk_i_dup_1 will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 457, reserve = 424, peak = 457.
PHY-1001 : End build detailed router design. 3.225521s wall, 1.921875s user + 0.015625s system = 1.937500s CPU (60.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 21112, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.643348s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (58.3%)

PHY-1001 : Current memory(MB): used = 489, reserve = 457, peak = 489.
PHY-1001 : End phase 1; 0.649165s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (57.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 90% nets.
PHY-1022 : len = 129120, over cnt = 22(0%), over = 22, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 489, reserve = 457, peak = 490.
PHY-1001 : End initial routed; 0.677491s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (32.3%)

PHY-1001 : Update timing.....
PHY-1001 : 148/890(16%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -2.054   |  -4.157   |   3   
RUN-1001 :   Hold   |   0.104   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.115492s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (54.1%)

PHY-1001 : Current memory(MB): used = 490, reserve = 458, peak = 490.
PHY-1001 : End phase 2; 0.793046s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (35.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 14 pins with SWNS -2.325ns STNS -4.970ns FEP 3.
PHY-1001 : End OPT Iter 1; 0.042496s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (73.5%)

PHY-1022 : len = 129200, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.051756s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (60.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 129248, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.021749s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (71.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 129288, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.014584s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (107.1%)

PHY-1001 : Update timing.....
PHY-1001 : 153/890(17%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -2.325   |  -4.970   |   3   
RUN-1001 :   Hold   |   0.104   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.114343s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (68.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 7 feed throughs used by 7 nets
PHY-1001 : End commit to database; 0.102535s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (76.2%)

PHY-1001 : Current memory(MB): used = 504, reserve = 471, peak = 504.
PHY-1001 : End phase 3; 0.430790s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (61.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 8 pins with SWNS -1.957ns STNS -3.866ns FEP 3.
PHY-1001 : End OPT Iter 1; 0.040698s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (76.8%)

PHY-1022 : len = 129280, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End optimize timing; 0.048075s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (65.0%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.957ns, -3.866ns, 3}
PHY-1001 : Update timing.....
PHY-1001 : 152/890(17%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.957   |  -3.866   |   3   
RUN-1001 :   Hold   |   0.104   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.112129s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (111.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 10 feed throughs used by 10 nets
PHY-1001 : End commit to database; 0.117510s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (53.2%)

PHY-1001 : Current memory(MB): used = 504, reserve = 472, peak = 504.
PHY-1001 : End phase 4; 0.278203s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (78.6%)

PHY-1003 : Routed, final wirelength = 129280
PHY-1001 : Current memory(MB): used = 504, reserve = 472, peak = 504.
PHY-1001 : End export database. 0.008487s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  5.572063s wall, 3.171875s user + 0.046875s system = 3.218750s CPU (57.8%)

RUN-1003 : finish command "route" in  5.848647s wall, 3.250000s user + 0.078125s system = 3.328125s CPU (56.9%)

RUN-1004 : used memory is 462 MB, reserved memory is 430 MB, peak memory is 504 MB
RUN-1002 : start command "report_area -io_info -file LED_light_phy.area"
RUN-1001 : standard
***Report Model: fpga_ed4g Device: EG4D20EG176***

IO Statistics
#IO                         3
  #input                    1
  #output                   2
  #inout                    0

Utilization Statistics
#lut                      530   out of  19600    2.70%
#reg                      480   out of  19600    2.45%
#le                       713
  #lut only               233   out of    713   32.68%
  #reg only               183   out of    713   25.67%
  #lut&reg                297   out of    713   41.65%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   5
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        3   out of    130    2.31%
  #ireg                     0
  #oreg                     2
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet               Type               DriverType         Driver                       Fanout
#1        u_PLL_150M/clk0_buf    GCLK               pll                u_PLL_150M/pll_inst.clkc0    154
#2        config_inst_syn_9      GCLK               config             config_inst.jtck             108
#3        sysclk_i_dup_1         GCLK               io                 sysclk_i_syn_2.di            16


Detailed IO Report

    Name      Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  sysclk_i      INPUT        P63        LVCMOS25          N/A          PULLUP      NONE    
    cko        OUTPUT        P83        LVCMOS25           8            NONE       OREG    
    sdo        OUTPUT        P82        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |fpga_ed4g      |713    |424     |106     |482     |5       |0       |
|  u_LED_send                        |LED_send       |195    |139     |15      |161     |0       |0       |
|  u_PLL_150M                        |PLL_150M       |1      |1       |0       |0       |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |472    |275     |83      |288     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |472    |275     |83      |288     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |189    |87      |0       |176     |0       |0       |
|        reg_inst                    |register       |186    |84      |0       |173     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |283    |188     |83      |112     |0       |0       |
|        bus_inst                    |bus_top        |66     |44      |22      |23      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |21     |13      |8       |9       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |39     |25      |14      |8       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |110    |81      |29      |55      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       605   
    #2          2       205   
    #3          3        77   
    #4          4        14   
    #5        5-10       42   
    #6        11-50      28   
    #7       51-100      3    
    #8       101-500     1    
  Average     2.45            

RUN-1002 : start command "export_db LED_light_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 3650, tnet num: 981, tinst num: 384, tnode num: 4664, tedge num: 6169.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file LED_light_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 981 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 3 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in LED_light_phy.timing, timing summary in LED_light_phy.tsm.
RUN-1002 : start command "export_bid LED_light_inst.bid"
PRG-1000 : <!-- HMAC is: 83e78b82dd95a7703585fa7fb5b06d59a6ca26f9c5be9dbf9fb420451af65e97 -->
RUN-1002 : start command "bitgen -bit LED_light.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 384
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 983, pip num: 8796
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 10
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1110 valid insts, and 23412 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111101001000110101101110
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_light.bit.
RUN-1003 : finish command "bitgen -bit LED_light.bit" in  1.784697s wall, 10.109375s user + 0.046875s system = 10.156250s CPU (569.1%)

RUN-1004 : used memory is 471 MB, reserved memory is 440 MB, peak memory is 634 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240627_172459.log"
