Inferred ROM
------------
  1. Instance: rtlc_write_I1
    File: D:/CAD/cad_lib/ps/Write_stage_Structure/../../hdl/We_controller_entity.vhd , Net: rtlc_write
    port 1  address width: 6
    port 1  data width: 1

