<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="locker.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="locker.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="locker.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="locker.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="locker.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="locker.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="locker.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="locker.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="locker.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="locker.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="locker.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="locker.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="locker.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="locker.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="locker.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="locker.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="locker.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="locker.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="locker.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="locker.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="locker.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="locker.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="locker.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="locker_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="locker_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="locker_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="locker_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="locker_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="locker_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="locker_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="locker_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="locker_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="locker_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="locker_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="locker_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="locker_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="two_digit_ssd_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="two_digit_ssd_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="two_digit_ssd_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1495478786" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1495478786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495478786" xil_pn:in_ck="8127863251244464538" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1495478786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="locker.v"/>
      <outfile xil_pn:name="numpad_decoder.v"/>
      <outfile xil_pn:name="numpad_decoder_tb.v"/>
      <outfile xil_pn:name="test_peripherals.v"/>
      <outfile xil_pn:name="two_digit_ssd.v"/>
      <outfile xil_pn:name="two_digit_ssd_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1495478786" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8317952720277020191" xil_pn:start_ts="1495478786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495478786" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="169095022412796893" xil_pn:start_ts="1495478786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495478786" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3582311667725067228" xil_pn:start_ts="1495478786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495478786" xil_pn:in_ck="8127863251244464538" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1495478786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="locker.v"/>
      <outfile xil_pn:name="numpad_decoder.v"/>
      <outfile xil_pn:name="numpad_decoder_tb.v"/>
      <outfile xil_pn:name="test_peripherals.v"/>
      <outfile xil_pn:name="two_digit_ssd.v"/>
      <outfile xil_pn:name="two_digit_ssd_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1495478788" xil_pn:in_ck="8127863251244464538" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2774928923486097085" xil_pn:start_ts="1495478786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="two_digit_ssd_tb_beh.prj"/>
      <outfile xil_pn:name="two_digit_ssd_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1495478789" xil_pn:in_ck="3857956764110674903" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1439749729464389824" xil_pn:start_ts="1495478788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="two_digit_ssd_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1495477234" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1495477234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495477234" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2699778105994436267" xil_pn:start_ts="1495477234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495477234" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3582311667725067228" xil_pn:start_ts="1495477234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495477234" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1495477234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495477234" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7506679170831194839" xil_pn:start_ts="1495477234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495477234" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1495477234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495477234" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1721429483042762414" xil_pn:start_ts="1495477234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495478298" xil_pn:in_ck="-7110927901558387845" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3489159616513067405" xil_pn:start_ts="1495478287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="locker.lso"/>
      <outfile xil_pn:name="locker.ngc"/>
      <outfile xil_pn:name="locker.ngr"/>
      <outfile xil_pn:name="locker.prj"/>
      <outfile xil_pn:name="locker.stx"/>
      <outfile xil_pn:name="locker.syr"/>
      <outfile xil_pn:name="locker.xst"/>
      <outfile xil_pn:name="locker_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1495478396" xil_pn:in_ck="3767418097412214" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5069202361735607042" xil_pn:start_ts="1495478396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495478403" xil_pn:in_ck="-2861426347709681412" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7745715391067083131" xil_pn:start_ts="1495478396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="locker.bld"/>
      <outfile xil_pn:name="locker.ngd"/>
      <outfile xil_pn:name="locker_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1495478418" xil_pn:in_ck="-2861426347709681411" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1495478403">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="locker.pcf"/>
      <outfile xil_pn:name="locker_map.map"/>
      <outfile xil_pn:name="locker_map.mrp"/>
      <outfile xil_pn:name="locker_map.ncd"/>
      <outfile xil_pn:name="locker_map.ngm"/>
      <outfile xil_pn:name="locker_map.xrpt"/>
      <outfile xil_pn:name="locker_summary.xml"/>
      <outfile xil_pn:name="locker_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1495478435" xil_pn:in_ck="550611335400994454" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1495478418">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="locker.ncd"/>
      <outfile xil_pn:name="locker.pad"/>
      <outfile xil_pn:name="locker.par"/>
      <outfile xil_pn:name="locker.ptwx"/>
      <outfile xil_pn:name="locker.unroutes"/>
      <outfile xil_pn:name="locker.xpi"/>
      <outfile xil_pn:name="locker_pad.csv"/>
      <outfile xil_pn:name="locker_pad.txt"/>
      <outfile xil_pn:name="locker_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1495478450" xil_pn:in_ck="5172913174609027" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1495478435">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="locker.bgn"/>
      <outfile xil_pn:name="locker.bit"/>
      <outfile xil_pn:name="locker.drc"/>
      <outfile xil_pn:name="locker.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1495478457" xil_pn:in_ck="5172913174596173" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1495478450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495478435" xil_pn:in_ck="-2861426347709681543" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1495478429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="locker.twr"/>
      <outfile xil_pn:name="locker.twx"/>
    </transform>
  </transforms>

</generated_project>
