library ieee;
use ieee.numeric_std.all;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity IRQ_CONTROLLER is
generic
(
    VECTOR_SIZE : integer := 4
);
Port
(
    CLOCK : in  std_logic;
    RESET : in  std_logic;

    TRIGGER : in std_logic;
    COMMAND : in std_logic_vector(6 downto 0);

    VECTOR_INTERRUPT : out std_logic_vector(VECTOR_SIZE - 1 downto 0)
);
end entity IRQ_CONTROLLER;

architecture rtl of IRQ_CONTROLLER is

type VECTOR_TYPE is
(
    VECTOR_IDLE,
    VECTOR_0, -- 0x31
    VECTOR_1, -- 0x32
    VECTOR_2, -- 0x33
    VECTOR_3, -- 0x34
    VECTOR_DONE
);
signal vector_state: VECTOR_TYPE := VECTOR_IDLE;

signal vector : std_logic_vector(VECTOR_SIZE - 1 downto 0) := (others => '0')
signal interrupt_vector : std_logic_vector(6 downto 0) := (others => '0');

begin

    interrupt_process: process(CLOCK, RESET)
    begin
        if RESET = '1' then
            vector(0) <= '0';
            vector(1) <= '0';
            vector(2) <= '0';
            vector(3) <= '0';
            interrupt_vector <= (others => '0');
            vector_state <= VECTOR_IDLE;
        elsif rising_edge(CLOCK) then

            if TRIGGER = '1' then
                interrupt_vector <= COMMAND;
            end if;

            case vector_state is
                when VECTOR_IDLE =>
                    if interrupt_vector = "0110001" then
                        vector_state <= VECTOR_0;
                    elsif interrupt_vector = "0110010" then
                        vector_state <= VECTOR_1;
                    elsif interrupt_vector = "0110011" then
                        vector_state <= VECTOR_2;
                    elsif interrupt_vector = "0110100" then
                        vector_state <= VECTOR_3;
                    end if;

                when VECTOR_0 =>
                    vector(0) <= not vector(0);
                    vector_state <= VECTOR_DONE;

                when VECTOR_1 =>
                    vector(1) <= not vector(1);
                    vector_state <= VECTOR_DONE;

                when VECTOR_2 =>
                    vector(2) <= not vector(2);
                    vector_state <= VECTOR_DONE;

                when VECTOR_3 =>
                    vector(3) <= not vector(3);
                    vector_state <= VECTOR_DONE;

                when VECTOR_DONE =>
                    --vector(0) <= (others => '0')
                    vector_state <= VECTOR_IDLE;

                when others =>
                    vector_state <= VECTOR_IDLE;
            end case;
        end if;
    end process;

VECTOR_INTERRUPT <= vector;

end architecture rtl;
