

================================================================
== Vitis HLS Report for 'bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10'
================================================================
* Date:           Fri Dec 13 13:11:48 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.130 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      162|      162|  1.620 us|  1.620 us|  162|  162|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10  |      160|      160|         2|          1|          1|   160|       yes|
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      175|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      108|    -|
|Register             |        -|     -|       37|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       37|      283|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1027_1_fu_139_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln1027_fu_304_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln341_1_fu_277_p2      |         +|   0|  0|  19|           8|           8|
    |add_ln341_2_fu_287_p2      |         +|   0|  0|  19|           8|           8|
    |add_ln341_fu_247_p2        |         +|   0|  0|  13|           6|           6|
    |add_ln840_32_fu_215_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln840_33_fu_298_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln840_fu_157_p2        |         +|   0|  0|   9|           2|           1|
    |and_ln1027_fu_209_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_3_fu_163_p2    |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln1027_4_fu_203_p2    |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln1027_fu_133_p2      |      icmp|   0|  0|  11|           8|           8|
    |or_ln1027_fu_221_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln1027_3_fu_177_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln1027_4_fu_227_p3  |    select|   0|  0|   4|           1|           1|
    |select_ln1027_5_fu_235_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln1027_6_fu_310_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln1027_fu_169_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln1027_fu_197_p2       |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 175|          77|          61|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_bank_V_load            |   9|          2|    4|          8|
    |ap_sig_allocacmp_cc_V_load              |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    8|         16|
    |ap_sig_allocacmp_m_V_load               |   9|          2|    2|          4|
    |bank_V_fu_62                            |   9|          2|    4|          8|
    |cc_V_fu_58                              |   9|          2|    4|          8|
    |indvar_flatten13_fu_74                  |   9|          2|    8|         16|
    |indvar_flatten_fu_66                    |   9|          2|    8|         16|
    |m_V_fu_70                               |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 108|         24|   54|        108|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |bank_V_fu_62             |  4|   0|    4|          0|
    |cc_V_fu_58               |  4|   0|    4|          0|
    |indvar_flatten13_fu_74   |  8|   0|    8|          0|
    |indvar_flatten_fu_66     |  8|   0|    8|          0|
    |m_V_fu_70                |  2|   0|    2|          0|
    |zext_ln341_3_reg_381     |  8|   0|   64|         56|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 37|   0|   93|         56|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10|  return value|
|word_buffer_V_address0      |  out|    8|   ap_memory|                                                          word_buffer_V|         array|
|word_buffer_V_ce0           |  out|    1|   ap_memory|                                                          word_buffer_V|         array|
|word_buffer_V_q0            |   in|    2|   ap_memory|                                                          word_buffer_V|         array|
|old_word_buffer_V_address0  |  out|    8|   ap_memory|                                                      old_word_buffer_V|         array|
|old_word_buffer_V_ce0       |  out|    1|   ap_memory|                                                      old_word_buffer_V|         array|
|old_word_buffer_V_we0       |  out|    1|   ap_memory|                                                      old_word_buffer_V|         array|
|old_word_buffer_V_d0        |  out|    2|   ap_memory|                                                      old_word_buffer_V|         array|
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.13>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cc_V = alloca i32 1"   --->   Operation 5 'alloca' 'cc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%bank_V = alloca i32 1"   --->   Operation 6 'alloca' 'bank_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%m_V = alloca i32 1"   --->   Operation 8 'alloca' 'm_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten13"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %m_V"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %bank_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %cc_V"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc394"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i8 %indvar_flatten13"   --->   Operation 16 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.58ns)   --->   "%icmp_ln1027 = icmp_eq  i8 %indvar_flatten13_load, i8 160"   --->   Operation 18 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.70ns)   --->   "%add_ln1027_1 = add i8 %indvar_flatten13_load, i8 1"   --->   Operation 19 'add' 'add_ln1027_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %for.inc400, void %VITIS_LOOP_348_11.exitStub"   --->   Operation 20 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cc_V_load = load i4 %cc_V"   --->   Operation 21 'load' 'cc_V_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bank_V_load = load i4 %bank_V"   --->   Operation 22 'load' 'bank_V_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten"   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%m_V_load = load i2 %m_V"   --->   Operation 24 'load' 'm_V_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.43ns)   --->   "%add_ln840 = add i2 %m_V_load, i2 1"   --->   Operation 25 'add' 'add_ln840' <Predicate = (!icmp_ln1027)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.58ns)   --->   "%icmp_ln1027_3 = icmp_eq  i8 %indvar_flatten_load, i8 80"   --->   Operation 26 'icmp' 'icmp_ln1027_3' <Predicate = (!icmp_ln1027)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.35ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_3, i4 0, i4 %bank_V_load"   --->   Operation 27 'select' 'select_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.27ns)   --->   "%select_ln1027_3 = select i1 %icmp_ln1027_3, i2 %add_ln840, i2 %m_V_load"   --->   Operation 28 'select' 'select_ln1027_3' <Predicate = (!icmp_ln1027)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %select_ln1027_3, i3 0" [Accel.cpp:341]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i5 %tmp_s"   --->   Operation 30 'zext' 'zext_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln1027)   --->   "%xor_ln1027 = xor i1 %icmp_ln1027_3, i1 1"   --->   Operation 31 'xor' 'xor_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.65ns)   --->   "%icmp_ln1027_4 = icmp_eq  i4 %cc_V_load, i4 10"   --->   Operation 32 'icmp' 'icmp_ln1027_4' <Predicate = (!icmp_ln1027)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1027 = and i1 %icmp_ln1027_4, i1 %xor_ln1027"   --->   Operation 33 'and' 'and_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln840_32 = add i4 %select_ln1027, i4 1"   --->   Operation 34 'add' 'add_ln840_32' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_4)   --->   "%or_ln1027 = or i1 %and_ln1027, i1 %icmp_ln1027_3"   --->   Operation 35 'or' 'or_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln1027_4 = select i1 %or_ln1027, i4 0, i4 %cc_V_load"   --->   Operation 36 'select' 'select_ln1027_4' <Predicate = (!icmp_ln1027)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.35ns)   --->   "%select_ln1027_5 = select i1 %and_ln1027, i4 %add_ln840_32, i4 %select_ln1027"   --->   Operation 37 'select' 'select_ln1027_5' <Predicate = (!icmp_ln1027)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i4 %select_ln1027_5" [Accel.cpp:341]   --->   Operation 38 'zext' 'zext_ln341' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.70ns)   --->   "%add_ln341 = add i6 %zext_ln1027, i6 %zext_ln341" [Accel.cpp:341]   --->   Operation 39 'add' 'add_ln341' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln341 = trunc i6 %add_ln341" [Accel.cpp:341]   --->   Operation 40 'trunc' 'trunc_ln341' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln341, i3 0" [Accel.cpp:341]   --->   Operation 41 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln341, i1 0" [Accel.cpp:341]   --->   Operation 42 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln341_1 = zext i7 %tmp" [Accel.cpp:341]   --->   Operation 43 'zext' 'zext_ln341_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln341_1 = add i8 %p_shl, i8 %zext_ln341_1" [Accel.cpp:341]   --->   Operation 44 'add' 'add_ln341_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln341_2 = zext i4 %select_ln1027_4" [Accel.cpp:341]   --->   Operation 45 'zext' 'zext_ln341_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln341_2 = add i8 %add_ln341_1, i8 %zext_ln341_2" [Accel.cpp:341]   --->   Operation 46 'add' 'add_ln341_2' <Predicate = (!icmp_ln1027)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln341_3 = zext i8 %add_ln341_2" [Accel.cpp:341]   --->   Operation 47 'zext' 'zext_ln341_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%word_buffer_V_addr = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln341_3" [Accel.cpp:341]   --->   Operation 48 'getelementptr' 'word_buffer_V_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (0.59ns)   --->   "%word_buffer_V_load = load i8 %word_buffer_V_addr" [Accel.cpp:341]   --->   Operation 49 'load' 'word_buffer_V_load' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_1 : Operation 50 [1/1] (0.70ns)   --->   "%add_ln840_33 = add i4 %select_ln1027_4, i4 1"   --->   Operation 50 'add' 'add_ln840_33' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.70ns)   --->   "%add_ln1027 = add i8 %indvar_flatten_load, i8 1"   --->   Operation 51 'add' 'add_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.30ns)   --->   "%select_ln1027_6 = select i1 %icmp_ln1027_3, i8 1, i8 %add_ln1027"   --->   Operation 52 'select' 'select_ln1027_6' <Predicate = (!icmp_ln1027)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln340 = store i8 %add_ln1027_1, i8 %indvar_flatten13" [Accel.cpp:340]   --->   Operation 53 'store' 'store_ln340' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln340 = store i2 %select_ln1027_3, i2 %m_V" [Accel.cpp:340]   --->   Operation 54 'store' 'store_ln340' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln340 = store i8 %select_ln1027_6, i8 %indvar_flatten" [Accel.cpp:340]   --->   Operation 55 'store' 'store_ln340' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln340 = store i4 %select_ln1027_5, i4 %bank_V" [Accel.cpp:340]   --->   Operation 56 'store' 'store_ln340' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln340 = store i4 %add_ln840_33, i4 %cc_V" [Accel.cpp:340]   --->   Operation 57 'store' 'store_ln340' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_str"   --->   Operation 58 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 60 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_339_9_VITIS_LOOP_340_10_str"   --->   Operation 61 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 62 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%old_word_buffer_V_addr = getelementptr i2 %old_word_buffer_V, i64 0, i64 %zext_ln341_3" [Accel.cpp:341]   --->   Operation 63 'getelementptr' 'old_word_buffer_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln340 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [Accel.cpp:340]   --->   Operation 64 'specloopname' 'specloopname_ln340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/2] (0.59ns)   --->   "%word_buffer_V_load = load i8 %word_buffer_V_addr" [Accel.cpp:341]   --->   Operation 65 'load' 'word_buffer_V_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 66 [1/1] (0.59ns)   --->   "%store_ln341 = store i2 %word_buffer_V_load, i8 %old_word_buffer_V_addr" [Accel.cpp:341]   --->   Operation 66 'store' 'store_ln341' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln340 = br void %for.inc394" [Accel.cpp:340]   --->   Operation 67 'br' 'br_ln340' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ word_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ old_word_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cc_V                   (alloca           ) [ 010]
bank_V                 (alloca           ) [ 010]
indvar_flatten         (alloca           ) [ 010]
m_V                    (alloca           ) [ 010]
indvar_flatten13       (alloca           ) [ 010]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
indvar_flatten13_load  (load             ) [ 000]
specpipeline_ln0       (specpipeline     ) [ 000]
icmp_ln1027            (icmp             ) [ 010]
add_ln1027_1           (add              ) [ 000]
br_ln1027              (br               ) [ 000]
cc_V_load              (load             ) [ 000]
bank_V_load            (load             ) [ 000]
indvar_flatten_load    (load             ) [ 000]
m_V_load               (load             ) [ 000]
add_ln840              (add              ) [ 000]
icmp_ln1027_3          (icmp             ) [ 000]
select_ln1027          (select           ) [ 000]
select_ln1027_3        (select           ) [ 000]
tmp_s                  (bitconcatenate   ) [ 000]
zext_ln1027            (zext             ) [ 000]
xor_ln1027             (xor              ) [ 000]
icmp_ln1027_4          (icmp             ) [ 000]
and_ln1027             (and              ) [ 000]
add_ln840_32           (add              ) [ 000]
or_ln1027              (or               ) [ 000]
select_ln1027_4        (select           ) [ 000]
select_ln1027_5        (select           ) [ 000]
zext_ln341             (zext             ) [ 000]
add_ln341              (add              ) [ 000]
trunc_ln341            (trunc            ) [ 000]
p_shl                  (bitconcatenate   ) [ 000]
tmp                    (bitconcatenate   ) [ 000]
zext_ln341_1           (zext             ) [ 000]
add_ln341_1            (add              ) [ 000]
zext_ln341_2           (zext             ) [ 000]
add_ln341_2            (add              ) [ 000]
zext_ln341_3           (zext             ) [ 011]
word_buffer_V_addr     (getelementptr    ) [ 011]
add_ln840_33           (add              ) [ 000]
add_ln1027             (add              ) [ 000]
select_ln1027_6        (select           ) [ 000]
store_ln340            (store            ) [ 000]
store_ln340            (store            ) [ 000]
store_ln340            (store            ) [ 000]
store_ln340            (store            ) [ 000]
store_ln340            (store            ) [ 000]
specloopname_ln0       (specloopname     ) [ 000]
speclooptripcount_ln0  (speclooptripcount) [ 000]
specpipeline_ln0       (specpipeline     ) [ 000]
specloopname_ln0       (specloopname     ) [ 000]
specpipeline_ln0       (specpipeline     ) [ 000]
old_word_buffer_V_addr (getelementptr    ) [ 000]
specloopname_ln340     (specloopname     ) [ 000]
word_buffer_V_load     (load             ) [ 000]
store_ln341            (store            ) [ 000]
br_ln340               (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="word_buffer_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word_buffer_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="old_word_buffer_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="old_word_buffer_V"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_339_9_VITIS_LOOP_340_10_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="cc_V_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cc_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="bank_V_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bank_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="m_V_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_V/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="indvar_flatten13_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="word_buffer_V_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="2" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="8" slack="0"/>
<pin id="82" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_buffer_V_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="word_buffer_V_load/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="old_word_buffer_V_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="2" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="8" slack="1"/>
<pin id="95" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="old_word_buffer_V_addr/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln341_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="2" slack="0"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln341/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="8" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="2" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln0_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln0_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="4" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="4" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten13_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln1027_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln1027_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027_1/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="cc_V_load_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cc_V_load/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="bank_V_load_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bank_V_load/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="indvar_flatten_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="m_V_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="0"/>
<pin id="156" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_load/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln840_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln1027_3_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_3/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="select_ln1027_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="4" slack="0"/>
<pin id="172" dir="0" index="2" bw="4" slack="0"/>
<pin id="173" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="select_ln1027_3_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="2" slack="0"/>
<pin id="180" dir="0" index="2" bw="2" slack="0"/>
<pin id="181" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_3/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_s_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="2" slack="0"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln1027_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="xor_ln1027_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1027/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln1027_4_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="4" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_4/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="and_ln1027_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1027/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln840_32_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_32/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="or_ln1027_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1027/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="select_ln1027_4_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="4" slack="0"/>
<pin id="230" dir="0" index="2" bw="4" slack="0"/>
<pin id="231" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_4/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="select_ln1027_5_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="0"/>
<pin id="238" dir="0" index="2" bw="4" slack="0"/>
<pin id="239" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_5/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln341_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln341_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="0" index="1" bw="4" slack="0"/>
<pin id="250" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln341/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="trunc_ln341_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln341/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_shl_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="5" slack="0"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="7" slack="0"/>
<pin id="267" dir="0" index="1" bw="6" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln341_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="0"/>
<pin id="275" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341_1/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln341_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="7" slack="0"/>
<pin id="280" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln341_1/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln341_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341_2/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln341_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="4" slack="0"/>
<pin id="290" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln341_2/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln341_3_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341_3/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln840_33_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_33/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln1027_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln1027_6_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="0"/>
<pin id="313" dir="0" index="2" bw="8" slack="0"/>
<pin id="314" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_6/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln340_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln340/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln340_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="0" index="1" bw="2" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln340/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln340_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln340/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln340_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="0" index="1" bw="4" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln340/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln340_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="0"/>
<pin id="340" dir="0" index="1" bw="4" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln340/1 "/>
</bind>
</comp>

<comp id="343" class="1005" name="cc_V_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="cc_V "/>
</bind>
</comp>

<comp id="350" class="1005" name="bank_V_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="0"/>
<pin id="352" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="bank_V "/>
</bind>
</comp>

<comp id="357" class="1005" name="indvar_flatten_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="364" class="1005" name="m_V_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="2" slack="0"/>
<pin id="366" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_V "/>
</bind>
</comp>

<comp id="371" class="1005" name="indvar_flatten13_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="381" class="1005" name="zext_ln341_3_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="1"/>
<pin id="383" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln341_3 "/>
</bind>
</comp>

<comp id="386" class="1005" name="word_buffer_V_addr_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="1"/>
<pin id="388" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_buffer_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="44" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="44" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="85" pin="3"/><net_sink comp="98" pin=1"/></net>

<net id="104"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="130" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="130" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="161"><net_src comp="154" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="151" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="148" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="182"><net_src comp="163" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="157" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="154" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="177" pin="3"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="163" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="145" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="203" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="197" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="169" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="209" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="163" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="145" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="240"><net_src comp="209" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="215" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="169" pin="3"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="193" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="38" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="30" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="270"><net_src comp="40" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="247" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="42" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="276"><net_src comp="265" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="257" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="273" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="227" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="277" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="283" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="302"><net_src comp="227" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="36" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="151" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="22" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="163" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="22" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="304" pin="2"/><net_sink comp="310" pin=2"/></net>

<net id="322"><net_src comp="139" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="177" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="310" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="235" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="298" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="58" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="353"><net_src comp="62" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="360"><net_src comp="66" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="363"><net_src comp="357" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="367"><net_src comp="70" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="374"><net_src comp="74" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="377"><net_src comp="371" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="384"><net_src comp="293" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="389"><net_src comp="78" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="85" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: old_word_buffer_V | {2 }
 - Input state : 
	Port: bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 : word_buffer_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten13_load : 1
		icmp_ln1027 : 2
		add_ln1027_1 : 2
		br_ln1027 : 3
		cc_V_load : 1
		bank_V_load : 1
		indvar_flatten_load : 1
		m_V_load : 1
		add_ln840 : 2
		icmp_ln1027_3 : 2
		select_ln1027 : 3
		select_ln1027_3 : 3
		tmp_s : 4
		zext_ln1027 : 5
		xor_ln1027 : 3
		icmp_ln1027_4 : 2
		and_ln1027 : 3
		add_ln840_32 : 4
		or_ln1027 : 3
		select_ln1027_4 : 3
		select_ln1027_5 : 3
		zext_ln341 : 4
		add_ln341 : 5
		trunc_ln341 : 6
		p_shl : 7
		tmp : 6
		zext_ln341_1 : 7
		add_ln341_1 : 8
		zext_ln341_2 : 4
		add_ln341_2 : 9
		zext_ln341_3 : 10
		word_buffer_V_addr : 11
		word_buffer_V_load : 12
		add_ln840_33 : 4
		add_ln1027 : 2
		select_ln1027_6 : 3
		store_ln340 : 3
		store_ln340 : 4
		store_ln340 : 4
		store_ln340 : 4
		store_ln340 : 5
	State 2
		store_ln341 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |   add_ln1027_1_fu_139  |    0    |    15   |
|          |    add_ln840_fu_157    |    0    |    9    |
|          |   add_ln840_32_fu_215  |    0    |    12   |
|    add   |    add_ln341_fu_247    |    0    |    12   |
|          |   add_ln341_1_fu_277   |    0    |    19   |
|          |   add_ln341_2_fu_287   |    0    |    19   |
|          |   add_ln840_33_fu_298  |    0    |    12   |
|          |    add_ln1027_fu_304   |    0    |    15   |
|----------|------------------------|---------|---------|
|          |   icmp_ln1027_fu_133   |    0    |    11   |
|   icmp   |  icmp_ln1027_3_fu_163  |    0    |    11   |
|          |  icmp_ln1027_4_fu_203  |    0    |    9    |
|----------|------------------------|---------|---------|
|          |  select_ln1027_fu_169  |    0    |    4    |
|          | select_ln1027_3_fu_177 |    0    |    2    |
|  select  | select_ln1027_4_fu_227 |    0    |    4    |
|          | select_ln1027_5_fu_235 |    0    |    4    |
|          | select_ln1027_6_fu_310 |    0    |    8    |
|----------|------------------------|---------|---------|
|    xor   |    xor_ln1027_fu_197   |    0    |    2    |
|----------|------------------------|---------|---------|
|    and   |    and_ln1027_fu_209   |    0    |    2    |
|----------|------------------------|---------|---------|
|    or    |    or_ln1027_fu_221    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |      tmp_s_fu_185      |    0    |    0    |
|bitconcatenate|      p_shl_fu_257      |    0    |    0    |
|          |       tmp_fu_265       |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   zext_ln1027_fu_193   |    0    |    0    |
|          |    zext_ln341_fu_243   |    0    |    0    |
|   zext   |   zext_ln341_1_fu_273  |    0    |    0    |
|          |   zext_ln341_2_fu_283  |    0    |    0    |
|          |   zext_ln341_3_fu_293  |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln341_fu_253   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   172   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      bank_V_reg_350      |    4   |
|       cc_V_reg_343       |    4   |
| indvar_flatten13_reg_371 |    8   |
|  indvar_flatten_reg_357  |    8   |
|        m_V_reg_364       |    2   |
|word_buffer_V_addr_reg_386|    8   |
|   zext_ln341_3_reg_381   |   64   |
+--------------------------+--------+
|           Total          |   98   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_85 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   172  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   98   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   98   |   181  |
+-----------+--------+--------+--------+
