I am a fourth year PhD student at MIT CSAIL advised by Professor [Daniel Sanchez](http://people.csail.mit.edu/sanchez/) and Professor [Joel Emer](https://people.csail.mit.edu/emer/).
I work in computer architecture with a focus on accelerating irregular and sparse applications such as sparse neural networks, sparse tensor algebra, and graph analytics.

Before joining MIT, I received a bachelor's degree in Mathematics and Physics from Tsinghua University in 2019, where I worked with Professor [Leibo Liu](http://www.ime.tsinghua.edu.cn/info/1015/1023.htm).
I did a summer internship at UC Berkeley working with Professor [Kurt Keutzer](https://people.eecs.berkeley.edu/~keutzer/).
I also had industry internship at Apple.

You can access my curriculum vitae [here](misc/CV_Yifan_Yang.pdf).

# Publications

### **ISOSceles: Accelerating Sparse CNNs through Inter-Layer Pipelining**
<u>Yifan Yang</u>, Joel S. Emer, Daniel Sanchez  
in Proceedings of the 29th international symposium on High Performance Computer Architecture (HPCA-29), 2023.  
[[paper]](./papers/hpca23_isosceles.pdf) [[slides]](./slides/hpca23_isosceles_slides.pptx) [[poster]](./slides/hpca23_isosceles_poster.pdf)

### **SpZip: Architectural Support for Effective Data Compression In Irregular Applications**
<u>Yifan Yang</u>, Joel S. Emer, Daniel Sanchez  
in Proceedings of the 48th annual International Symposium on Computer Architecture (ISCA-48), 2021.  
[[paper]](./papers/isca21_spzip.pdf) [[slides]](./slides/isca21_spzip_slides.pptx) [[lightning]](./slides/isca21_spzip_lightning.pptx) [[poster]](./slides/isca21_spzip_poster.pdf)

### **GraphABCD: Scaling Out Graph Analytics with Asynchronous Block Coordinate Descent**
<u>Yifan Yang</u>, Zhaoshi Li, Yangdong Deng, Zhiwei Liu, Shouyi Yin, Shaojun Wei, Leibo Liu  
in Proceedings of the 47th annual International Symposium on Computer Architecture (ISCA-47), 2020.  
[[paper]](./papers/isca20_graphabcd.pdf) [[slides]](./slides/isca20_graphabcd_slides.pptx) [[lightning]](./slides/isca20_graphabcd_lightning.pptx)

### **Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs**
<u>Yifan Yang</u>, Qijing Huang, Bichen Wu, Tianjun Zhang, Liang Ma, Giulio Gambardella, Michaela Blott, Luciano Lavagno, Kees Vissers, John Wawrzynek, Kurt Keutzer  
in Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA), 2019.  
[[paper]](./papers/fpga19_synetgy.pdf) [[slides]](./slides/fpga19_synetgy_slides.pptx) [[code]](https://github.com/Yang-YiFan/DiracDeltaNet)

# Experience

### Summer 2022: **Platform Architecture Intern, Apple**
CPU cache subsystem performance research

### Spring 2022: **Teaching Assistant, MIT**
[6.812/6.825 Hardware Architecture for Deep Learning](http://csg.csail.mit.edu/6.825/index.html)
