Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c168212151a944bb9256479263396385 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_AXI_full_behav xil_defaultlib.tb_AXI_full xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_awaddr' [C:/Users/Administrator/Desktop/FPGADEMO/AXI_PL_WRITE_DDR3/axi_simulation_project/axi_simulation_project.srcs/sim_1/imports/Desktop/tb_AXI_full.v:146]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_araddr' [C:/Users/Administrator/Desktop/FPGADEMO/AXI_PL_WRITE_DDR3/axi_simulation_project/axi_simulation_project.srcs/sim_1/imports/Desktop/tb_AXI_full.v:172]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_full_v1_M00_AXI_default
Compiling module xil_defaultlib.axi_full_v1_S00_AXI_default
Compiling module xil_defaultlib.axi_full_v1
Compiling module xil_defaultlib.tb_AXI_full
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_AXI_full_behav
