#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Oct 28 16:34:30 2016
# Process ID: 11628
# Current directory: C:/modem/vivado/xc7k160t-IP/managed_ip_project/managed_ip_project.runs/halfband_synth_1
# Command line: vivado.exe -log halfband.vds -mode batch -messageDb vivado.pb -notrace -source halfband.tcl
# Log file: C:/modem/vivado/xc7k160t-IP/managed_ip_project/managed_ip_project.runs/halfband_synth_1/halfband.vds
# Journal file: C:/modem/vivado/xc7k160t-IP/managed_ip_project/managed_ip_project.runs/halfband_synth_1\vivado.jou
#-----------------------------------------------------------
source halfband.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'halfband' generated file not found 'c:/modem/vivado/xc7k160t-IP/halfband/halfband.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'halfband' generated file not found 'c:/modem/vivado/xc7k160t-IP/halfband/halfband_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'halfband' generated file not found 'c:/modem/vivado/xc7k160t-IP/halfband/halfband_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'halfband' generated file not found 'c:/modem/vivado/xc7k160t-IP/halfband/halfband_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'halfband' generated file not found 'c:/modem/vivado/xc7k160t-IP/halfband/halfband_sim_netlist.vhdl'. Please regenerate to continue.
Command: synth_design -top halfband -part xc7k160tfbg676-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-1223] The version limit for your license is '2016.05' and will expire in -150 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 297.797 ; gain = 126.078
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'halfband' [c:/modem/vivado/xc7k160t-IP/halfband/synth/halfband.vhd:71]
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_5' declared at 'c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2.vhd:119' bound to instance 'U0' of component 'fir_compiler_v7_2_5' [c:/modem/vivado/xc7k160t-IP/halfband/synth/halfband.vhd:194]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_5' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2.vhd:244]
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_5_viv' declared at 'c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:59610' bound to instance 'i_synth' of component 'fir_compiler_v7_2_5_viv' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2.vhd:250]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_5_viv' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:59747]
INFO: [Synth 8-3491] module 'halfband_decimation' declared at 'c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:24141' bound to instance 'i_halfband_decimation' of component 'halfband_decimation' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:59970]
INFO: [Synth 8-638] synthesizing module 'halfband_decimation' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:24259]
WARNING: [Synth 8-5639] ignoring null variable initialization [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:2884]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:24532]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:24532]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:24532]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:24565]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:24565]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:24565]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:24975]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:24977]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:24979]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:24981]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:24983]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:25033]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:25065]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave' [c:/modem/vivado/xc7k160t-IP/halfband/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2905]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at 'c:/modem/vivado/xc7k160t-IP/halfband/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2422' bound to instance 'fifo0' of component 'glb_srl_fifo' [c:/modem/vivado/xc7k160t-IP/halfband/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2938]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo' [c:/modem/vivado/xc7k160t-IP/halfband/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/halfband/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/halfband/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/halfband/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/halfband/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/halfband/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/halfband/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2522]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo' (1#1) [c:/modem/vivado/xc7k160t-IP/halfband/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2474]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave' (2#1) [c:/modem/vivado/xc7k160t-IP/halfband/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd:2905]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:25245]
INFO: [Synth 8-638] synthesizing module 'dpr_mem' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8226]
INFO: [Synth 8-256] done synthesizing module 'dpr_mem' (3#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8226]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:25532]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:25533]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:25538]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:25539]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:25540]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:25541]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:25542]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:25566]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:25751]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:26171]
INFO: [Synth 8-638] synthesizing module 'delay' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay' (4#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (4#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (4#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (4#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (4#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (4#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (4#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (4#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized7' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized7' (4#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (4#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized9' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized9' (4#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (4#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized11' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized11' (4#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (4#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized13' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized13' (4#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (4#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized15' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized15' (4#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'cntrl_delay' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10469]
INFO: [Synth 8-256] done synthesizing module 'cntrl_delay' (5#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10469]
INFO: [Synth 8-638] synthesizing module 'dpr_mem__parameterized0' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8226]
INFO: [Synth 8-256] done synthesizing module 'dpr_mem__parameterized0' (5#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8226]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized16' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized16' (5#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:5861]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:5883]
INFO: [Synth 8-638] synthesizing module 'filt_mem' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-638] synthesizing module 'sp_mem' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-256] done synthesizing module 'sp_mem' (6#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-256] done synthesizing module 'filt_mem' (7#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized0' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized0' (7#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized1' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized1' (7#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized2' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized2' (7#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized3' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized3' (7#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized4' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized0' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7942]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized0' (7#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized1' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized1' (7#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized4' (7#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized5' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized2' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized2' (7#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized3' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized3' (7#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized5' (7#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized6' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12583]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12586]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12586]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12606]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12608]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12611]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized4' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized4' (7#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized6' (7#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-638] synthesizing module 'cntrl_delay__parameterized0' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10469]
INFO: [Synth 8-256] done synthesizing module 'cntrl_delay__parameterized0' (7#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10469]
INFO: [Synth 8-638] synthesizing module 'cntrl_delay__parameterized1' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10469]
INFO: [Synth 8-256] done synthesizing module 'cntrl_delay__parameterized1' (7#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10469]
INFO: [Synth 8-638] synthesizing module 'buff' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:9468]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:9459]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized17' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized17' (7#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'buff' (8#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:9468]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized0' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:9468]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:9459]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized18' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized18' (8#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized0' (8#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:9468]
INFO: [Synth 8-638] synthesizing module 'cntrl_delay__parameterized2' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10469]
INFO: [Synth 8-256] done synthesizing module 'cntrl_delay__parameterized2' (8#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10469]
INFO: [Synth 8-638] synthesizing module 'cntrl_delay__parameterized3' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10469]
INFO: [Synth 8-256] done synthesizing module 'cntrl_delay__parameterized3' (8#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10469]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized1' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:9468]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:9459]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized19' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized19' (8#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized1' (8#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:9468]
INFO: [Synth 8-638] synthesizing module 'cntrl_delay__parameterized4' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10469]
INFO: [Synth 8-256] done synthesizing module 'cntrl_delay__parameterized4' (8#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10469]
INFO: [Synth 8-638] synthesizing module 'cntrl_delay__parameterized5' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10469]
INFO: [Synth 8-256] done synthesizing module 'cntrl_delay__parameterized5' (8#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10469]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized2' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:9468]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:9459]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized20' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized20' (8#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized2' (8#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:9468]
INFO: [Synth 8-638] synthesizing module 'cntrl_delay__parameterized6' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10469]
INFO: [Synth 8-256] done synthesizing module 'cntrl_delay__parameterized6' (8#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10469]
INFO: [Synth 8-638] synthesizing module 'cntrl_delay__parameterized7' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10469]
INFO: [Synth 8-256] done synthesizing module 'cntrl_delay__parameterized7' (8#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10469]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized3' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:9468]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:9459]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized21' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized21' (8#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized3' (8#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:9468]
INFO: [Synth 8-638] synthesizing module 'cntrl_delay__parameterized8' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10469]
INFO: [Synth 8-256] done synthesizing module 'cntrl_delay__parameterized8' (8#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10469]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized4' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:9468]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:9459]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized22' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized22' (8#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized4' (8#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:9468]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized23' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized23' (8#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:11711]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized24' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized24' (8#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized25' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized25' (8#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized26' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized26' (8#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'calc' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10932]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized27' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized27' (8#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-113] binding component instance 'i_dsp48e1' to cell 'DSP48E1' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:11153]
INFO: [Synth 8-256] done synthesizing module 'calc' (9#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10932]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add' (10#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:11711]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized28' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized28' (10#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized0' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:11711]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized29' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized29' (10#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized30' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized30' (10#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized0' (10#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:11711]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized31' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized31' (10#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized1' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:11711]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized32' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized32' (10#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized33' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized33' (10#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized1' (10#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:11711]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized34' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized34' (10#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized2' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:11711]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized35' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized35' (10#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized36' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized36' (10#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized2' (10#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:11711]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized37' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized37' (10#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized3' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:11711]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized38' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized38' (10#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized39' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized39' (10#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized3' (10#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:11711]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized7' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-506] null port 'ADDRA' ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12546]
INFO: [Synth 8-506] null port 'ADDRB' ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12551]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12578]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12583]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12586]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12586]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12593]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12606]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12608]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12611]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized5' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7822]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized5' (10#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:7836]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized7' (10#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12564]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_accum' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12082]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized40' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized40' (10#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized41' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized41' (10#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized42' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized42' (10#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized0' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10932]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized43' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized43' (10#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-113] binding component instance 'i_dsp48e1' to cell 'DSP48E1' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:11153]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized0' (10#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10932]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_accum' (11#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12082]
INFO: [Synth 8-638] synthesizing module 'rounder' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12349]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized1' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10932]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized44' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized44' (11#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-113] binding component instance 'i_dsp48e1' to cell 'DSP48E1' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:11153]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized1' (11#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:10932]
INFO: [Synth 8-256] done synthesizing module 'rounder' (12#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:12349]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized45' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized45' (12#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized46' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized46' (12#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized47' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized47' (12#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:8907]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:28189]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:28194]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:28203]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:28225]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:28343]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:28350]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:28371]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:28377]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:28388]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:28402]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:28406]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.g_paths[0].p_path_out_reg[0][fab]' and it is trimmed from '48' to '29' bits. [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:27895]
INFO: [Synth 8-256] done synthesizing module 'halfband_decimation' (13#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:24259]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_5_viv' (14#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:59747]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_5' (15#1) [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'halfband' (16#1) [c:/modem/vivado/xc7k160t-IP/halfband/synth/halfband.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 355.797 ; gain = 184.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_centre_tap_coef.i_centre_tap_coeff :WEB to constant 0 [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:27743]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 355.797 ; gain = 184.078
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tfbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/modem/vivado/xc7k160t-IP/halfband/halfband_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/modem/vivado/xc7k160t-IP/halfband/halfband_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [C:/modem/vivado/xc7k160t-IP/managed_ip_project/managed_ip_project.runs/halfband_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/modem/vivado/xc7k160t-IP/managed_ip_project/managed_ip_project.runs/halfband_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 605.645 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 605.645 ; gain = 433.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 605.645 ; gain = 433.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 605.645 ; gain = 433.926
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.base_en_px_cntrl_reg' into 'g_semi_parallel_and_smac.base_en_reg' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:25508]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.base_en_px_reg' into 'g_semi_parallel_and_smac.base_en_reg' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:25509]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.base_max_cntrl_reg' into 'g_semi_parallel_and_smac.base_max_reg' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:25511]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.base_max_px_cntrl_reg' into 'g_semi_parallel_and_smac.base_max_reg' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:25512]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.base_max_px_reg' into 'g_semi_parallel_and_smac.base_max_reg' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:25513]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.we_gen_algn_reg' and it is trimmed from '3' to '2' bits. [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:25707]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.base_max_px_algn_reg' and it is trimmed from '3' to '2' bits. [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:25735]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.base_en_px_algn_reg' and it is trimmed from '3' to '2' bits. [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:25721]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.chan_max_algn_reg' and it is trimmed from '3' to '2' bits. [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:25740]
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 605.645 ; gain = 433.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 605.645 ; gain = 433.926
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.we_buff_allign_reg' into 'g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.base_max_reg' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:25523]
INFO: [Synth 8-4471] merging register 'g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.we_flush_reg' into 'g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.we_gen_cntrl_reg' [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:25552]
INFO: [Synth 8-3936] Found unconnected internal register 'g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1]' and it is trimmed from '7' to '6' bits. [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:9021]
INFO: [Synth 8-3936] Found unconnected internal register 'g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0]' and it is trimmed from '7' to '6' bits. [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd:9021]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 605.645 ; gain = 433.926
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 605.645 ; gain = 433.926

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.we_gen_algn_reg[-1] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.chan_2nd_last_reg ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][1] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_phase_buff_read/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[0][0] ' (FDRE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_signals[8].i_delay/gen_reg.d_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/gen_dly.gen_regs.delay_bus_reg[0][0] ' (FDRE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_signals[8].i_delay/gen_reg.d_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_phase_buff_read/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0] ' (FDRE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay/gen_reg.d_reg_reg[0] ' (FDRE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_signals[4].i_delay/gen_reg.d_reg_reg[0] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_phase_buff_read/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][0] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_phase_buff_read/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_phase_buff_read/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[4][0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[4][0] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_phase_buff_read/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][0] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_phase_buff_read/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.we_gen_algn_reg[0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.base_max_reg '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_phase_buff_read/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][0] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[3] ' (FDSE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[5] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[6] ' (FDRE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[0] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[8] ' (FDRE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[0] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[9] ' (FDRE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[0] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[0] ' (FDRE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[1] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[1] ' (FDRE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[2] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_ipbuff.ipbuff_rate_enable_reg )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[17] ' (FDRE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[18] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[18] ' (FDRE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[19] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[19] ' (FDRE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[20] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[20] ' (FDRE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[21] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[21] ' (FDRE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[22] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[22] ' (FDRE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[23] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_m_data_chan_no_fifo.m_axis_data_tlast_int_reg )
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/gen_dly.gen_regs.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay/gen_reg.d_reg_reg[0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_phase_buff_read/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_phase_buff_read/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_phase_buff_read/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_phase_buff_read/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_phase_buff_read/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[4][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_phase_buff_read/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_phase_buff_read/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_phase_buff_read/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_m_data_chan_no_fifo.m_axis_data_tlast_int_reg ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[22] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[21] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[20] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[19] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[18] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[17] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_ipbuff.ipbuff_rate_enable_reg ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.we_gen_algn_reg[0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[9] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[8] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[6] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[3] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[2] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[1] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_accum_cntrl.accum_opcode_reg[0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0 /not_aempty_1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0 /aempty_1_reg)
INFO: [Synth 8-3332] Sequential element (aempty_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (not_aempty_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[1] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[2] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[3] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[4] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[5] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[6] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[7] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[8] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[9] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] )
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[10] ) is unused and will be removed from module sp_mem__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[9] ) is unused and will be removed from module sp_mem__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[8] ) is unused and will be removed from module sp_mem__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[7] ) is unused and will be removed from module sp_mem__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[6] ) is unused and will be removed from module sp_mem__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[5] ) is unused and will be removed from module sp_mem__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[4] ) is unused and will be removed from module sp_mem__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[3] ) is unused and will be removed from module sp_mem__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[2] ) is unused and will be removed from module sp_mem__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[1] ) is unused and will be removed from module sp_mem__parameterized0.
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[3] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[4] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[5] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[6] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[7] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[8] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[9] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[9] ) is unused and will be removed from module sp_mem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[8] ) is unused and will be removed from module sp_mem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[7] ) is unused and will be removed from module sp_mem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[6] ) is unused and will be removed from module sp_mem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[5] ) is unused and will be removed from module sp_mem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[4] ) is unused and will be removed from module sp_mem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[3] ) is unused and will be removed from module sp_mem__parameterized1.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[0] ) is unused and will be removed from module sp_mem__parameterized1.
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[4] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[2] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[5] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[6] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[7] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[8] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[9] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[9] ) is unused and will be removed from module sp_mem__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[8] ) is unused and will be removed from module sp_mem__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[7] ) is unused and will be removed from module sp_mem__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[6] ) is unused and will be removed from module sp_mem__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[5] ) is unused and will be removed from module sp_mem__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[3] ) is unused and will be removed from module sp_mem__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[2] ) is unused and will be removed from module sp_mem__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[0] ) is unused and will be removed from module sp_mem__parameterized2.
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[3] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[1] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[4] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[2] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[4] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[6] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[7] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[8] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[9] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[9] ) is unused and will be removed from module sp_mem__parameterized3.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[8] ) is unused and will be removed from module sp_mem__parameterized3.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[7] ) is unused and will be removed from module sp_mem__parameterized3.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[6] ) is unused and will be removed from module sp_mem__parameterized3.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[3] ) is unused and will be removed from module sp_mem__parameterized3.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[2] ) is unused and will be removed from module sp_mem__parameterized3.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[1] ) is unused and will be removed from module sp_mem__parameterized3.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[0] ) is unused and will be removed from module sp_mem__parameterized3.
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[8] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[1] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[8] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[2] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[5] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[3] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[4] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[5] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[7] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[9] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] '
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[9] ) is unused and will be removed from module sp_mem__parameterized4.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[7] ) is unused and will be removed from module sp_mem__parameterized4.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[5] ) is unused and will be removed from module sp_mem__parameterized4.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[4] ) is unused and will be removed from module sp_mem__parameterized4.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[3] ) is unused and will be removed from module sp_mem__parameterized4.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[2] ) is unused and will be removed from module sp_mem__parameterized4.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[1] ) is unused and will be removed from module sp_mem__parameterized4.
INFO: [Synth 8-3332] Sequential element (\gen_dram.gen_rom.d_out_reg[0] ) is unused and will be removed from module sp_mem__parameterized4.
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.we_gen_cntrl_reg ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.we_gen_reg '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.base_max_reg '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][1] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][0] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[4][0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[4][0] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][0] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8][0] '
INFO: [Synth 8-3886] merging instance 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8][0] ' (FDE) to 'U0/i_synth/\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][0] '
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.we_gen_cntrl_reg ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[4][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][0] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
INFO: [Synth 8-3332] Sequential element (\g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][2] ) is unused and will be removed from module fir_compiler_v7_2_5_viv.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 605.645 ; gain = 433.926
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 605.645 ; gain = 433.926

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:01:45 . Memory (MB): peak = 650.996 ; gain = 479.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:01:46 . Memory (MB): peak = 665.313 ; gain = 493.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][1] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.i_cntrl_src/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][1] cannot be supported because of smaller than expected depth of fanout-free flop chain.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:42 ; elapsed = 00:01:47 . Memory (MB): peak = 675.211 ; gain = 503.492
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:42 ; elapsed = 00:01:47 . Memory (MB): peak = 675.211 ; gain = 503.492

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:42 ; elapsed = 00:01:47 . Memory (MB): peak = 675.211 ; gain = 503.492
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:43 ; elapsed = 00:01:47 . Memory (MB): peak = 675.211 ; gain = 503.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:43 ; elapsed = 00:01:47 . Memory (MB): peak = 675.211 ; gain = 503.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:43 ; elapsed = 00:01:48 . Memory (MB): peak = 675.211 ; gain = 503.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:43 ; elapsed = 00:01:48 . Memory (MB): peak = 675.211 ; gain = 503.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:01:48 . Memory (MB): peak = 675.211 ; gain = 503.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:43 ; elapsed = 00:01:48 . Memory (MB): peak = 675.211 ; gain = 503.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     2|
|2     |DSP48E1_1 |     5|
|3     |LUT1      |     9|
|4     |LUT2      |    40|
|5     |LUT3      |   190|
|6     |LUT4      |    15|
|7     |LUT5      |     8|
|8     |LUT6      |     5|
|9     |RAM16X1D  |    18|
|10    |RAM32X1D  |    18|
|11    |SRL16E    |   100|
|12    |FDRE      |   882|
|13    |FDSE      |     7|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:01:48 . Memory (MB): peak = 675.211 ; gain = 503.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:01:35 . Memory (MB): peak = 675.211 ; gain = 209.020
Synthesis Optimization Complete : Time (s): cpu = 00:01:44 ; elapsed = 00:01:48 . Memory (MB): peak = 675.211 ; gain = 503.492
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/modem/vivado/xc7k160t-IP/halfband/halfband_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/modem/vivado/xc7k160t-IP/halfband/halfband_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [c:/modem/vivado/xc7k160t-IP/halfband/fir_compiler_v7_2_5/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 18 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
494 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 675.211 ; gain = 460.176
INFO: [Coretcl 2-1174] Renamed 83 cell refs.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 675.211 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Oct 28 16:36:23 2016...
