// Seed: 3981740308
module module_0 (
    output wire id_0,
    output tri  id_1
);
  wire id_3;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1
    , id_16,
    input supply0 id_2,
    output wor id_3
    , id_17,
    input uwire id_4,
    input wor id_5,
    input uwire id_6,
    input wor id_7,
    output tri1 id_8,
    input supply0 id_9,
    output tri1 id_10,
    input tri1 id_11[1 : 1 'b0],
    input wor id_12,
    inout supply1 id_13,
    output wor id_14
);
  assign id_17 = id_5;
  module_0 modCall_1 (
      id_3,
      id_8
  );
endmodule
