# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# File: C:\data\training\NoCSimp_stat\.csv
# Generated on: Wed May 02 14:21:12 2012

,C:/data/training/NoCSimp_stat/NoCSimp.qpf  Revision NoCSimp,C:/data/training/NoCSimp_stat/NoCSimp.qpf  Revision NocSimp2,C:/data/training/NoCSimp_stat/NoCSimp.qpf  Revision rev3,C:/data/training/NoCSimp_stat/NoCSimp.qpf  Revision rev4,C:/data/training/NoCSimp_stat/NoCSimp.qpf  Revision rev5,C:/data/training/NoCSimp_stat/NoCSimp.qpf  Revision rev6,C:/data/training/NoCSimp_stat/NoCSimp.qpf  Revision rev7,
Analysis & Synthesis,,,,,,,,
Analysis & Synthesis Status, Successful - Sat Jan 15 16:49:59 2011, Successful - Mon Jan 24 16:02:22 2011, Successful - Mon Jan 24 16:07:41 2011, Successful - Sun Jan 30 15:10:41 2011, Successful - Sun Jan 30 21:32:44 2011, Successful - Sat Mar 19 23:58:19 2011, Successful - Sun Jan 30 21:43:42 2011,
Quartus II Version, 7.2 Build 151 09/26/2007 SJ Full Version, 7.2 Build 151 09/26/2007 SJ Full Version, 7.2 Build 151 09/26/2007 SJ Full Version, 7.2 Build 151 09/26/2007 SJ Full Version, 7.2 Build 151 09/26/2007 SJ Full Version, 9.1 Build 222 10/21/2009 SJ Full Version, 7.2 Build 151 09/26/2007 SJ Full Version,
Revision Name, NoCSimp, NocSimp2, rev3, rev4, rev5, rev6, rev7,
Top-level Entity Name, NoCSimp2, NoCSimp3_m_inout, NoCSimp3_m_inout, NoCSimp3_m_inout, NoCSimp3_m_inout, NoCSimp3_sw, NoCSimp3_m_inout,
Family, Cyclone II, Cyclone II, Cyclone II, Cyclone II, Cyclone II, Cyclone II, Cyclone II,
Total logic elements, 124, 236, 236, 254, 254, 368, 254,
Total combinational functions, 124, 199, 190, 203, 197, 196, 203,
Dedicated logic registers, 62, 236, 236, 254, 254, 250, 254,
Total registers, 62, 236, 236, 254, 254, 250, 254,
Total pins, 209, 417, 417, 431, 431, 392, 431,
Total virtual pins, 0, 0, 0, 0, 0, 0, 0,
Total memory bits, 4,096, 4,096, 4,096, 1,184, 1,184, 592, 1,184,
Embedded Multiplier 9-bit elements, 0, 0, 0, 0, 0, 0, 0,
Total PLLs, 0, 0, 0, 0, 0, 0, 0,
Fitter,,,,,,,,
Fitter Status, Successful - Sat Jan 15 16:50:17 2011, Successful - Mon Jan 24 16:02:50 2011, Successful - Mon Jan 24 16:08:00 2011, Successful - Sun Jan 30 15:11:21 2011, Successful - Sun Jan 30 21:34:03 2011, Successful - Sat Mar 19 23:58:55 2011, Successful - Sun Jan 30 21:44:18 2011,
Quartus II Version, 7.2 Build 151 09/26/2007 SJ Full Version, 7.2 Build 151 09/26/2007 SJ Full Version, 7.2 Build 151 09/26/2007 SJ Full Version, 7.2 Build 151 09/26/2007 SJ Full Version, 7.2 Build 151 09/26/2007 SJ Full Version, 9.1 Build 222 10/21/2009 SJ Full Version, 7.2 Build 151 09/26/2007 SJ Full Version,
Revision Name, NoCSimp, NocSimp2, rev3, rev4, rev5, rev6, rev7,
Top-level Entity Name, NoCSimp2, NoCSimp3_m_inout, NoCSimp3_m_inout, NoCSimp3_m_inout, NoCSimp3_m_inout, NoCSimp3_sw, NoCSimp3_m_inout,
Family, Cyclone II, Cyclone II, Cyclone II, Cyclone II, Cyclone II, Cyclone II, Cyclone II,
Device, EP2C35F672C6, EP2C35F672C6, EP2C35F672C6, EP2C35F672C6, EP2C35F672C6, EP2C35F672C6, EP2C35F672C6,
Timing Models, Final, Final, Final, Final, Final, Final, Final,
Total logic elements, 156 / 33,216 ( < 1 % ), 319 / 33,216 ( < 1 % ), 310 / 33,216 ( < 1 % ), 341 / 33,216 ( 1 % ), 362 / 33,216 ( 1 % ), 366 / 33,216 ( 1 % ), 341 / 33,216 ( 1 % ),
Total combinational functions, 124 / 33,216 ( < 1 % ), 203 / 33,216 ( < 1 % ), 194 / 33,216 ( < 1 % ), 203 / 33,216 ( < 1 % ), 219 / 33,216 ( < 1 % ), 196 / 33,216 ( < 1 % ), 203 / 33,216 ( < 1 % ),
Dedicated logic registers, 62 / 33,216 ( < 1 % ), 236 / 33,216 ( < 1 % ), 236 / 33,216 ( < 1 % ), 254 / 33,216 ( < 1 % ), 257 / 33,216 ( < 1 % ), 250 / 33,216 ( < 1 % ), 254 / 33,216 ( < 1 % ),
Total registers, 62, 236, 236, 254, 257, 250, 254,
Total pins, 209 / 475 ( 44 % ), 417 / 475 ( 88 % ), 417 / 475 ( 88 % ), 431 / 475 ( 91 % ), 431 / 475 ( 91 % ), 392 / 475 ( 83 % ), 431 / 475 ( 91 % ),
Total virtual pins, 0, 0, 0, 0, 0, 0, 0,
Total memory bits, 4,096 / 483,840 ( < 1 % ), 4,096 / 483,840 ( < 1 % ), 4,096 / 483,840 ( < 1 % ), 1,184 / 483,840 ( < 1 % ), 1,184 / 483,840 ( < 1 % ), 592 / 483,840 ( < 1 % ), 1,184 / 483,840 ( < 1 % ),
Embedded Multiplier 9-bit elements, 0 / 70 ( 0 % ), 0 / 70 ( 0 % ), 0 / 70 ( 0 % ), 0 / 70 ( 0 % ), 0 / 70 ( 0 % ), 0 / 70 ( 0 % ), 0 / 70 ( 0 % ),
Total PLLs, 0 / 4 ( 0 % ), 0 / 4 ( 0 % ), 0 / 4 ( 0 % ), 0 / 4 ( 0 % ), 0 / 4 ( 0 % ), 0 / 4 ( 0 % ), 0 / 4 ( 0 % ),
Classic Timing Analyzer,,,,,,,,
 Worst-case tsu,,,,,,,,
Slack         , N/A, N/A, N/A, N/A, N/A, N/A, N/A,
Required Time , None, None, None, None, None, None, None,
Actual Time   , 5.971 ns, 8.664 ns, 9.090 ns, 8.805 ns, 9.207 ns, 8.294 ns, 8.805 ns,
From          , dataIn[12], Inr_W, Inr_W, Inr_W, Inr_W, Inr_W, Inr_W,
To            , InPort:inst1|DataFiFo[12], InPort:inst1|DataFiFo[26], InPort:inst1|DataFiFo[4], InPort:inst1|DataFiFo[13], InPort:inst1|DataFiFo[0], InPort:inst1|DataFiFo[36], InPort:inst1|DataFiFo[13],
From Clock    , --, --, --, --, --, --, --,
To Clock      , clck, clck, clck, clck, clck, clck, clck,
Failed Paths  , 0, 0, 0, 0, 0, 0, 0,
 Worst-case tco,,,,,,,,
Slack         , N/A, N/A, N/A, N/A, N/A, N/A, N/A,
Required Time , None, None, None, None, None, None, None,
Actual Time   , 11.602 ns, 9.750 ns, 10.722 ns, 9.826 ns, 9.464 ns, 8.946 ns, 9.826 ns,
From          , fifo:inst|scfifo:scfifo_component|scfifo_tg81:auto_generated|a_dpfifo_4n81:dpfifo|dpram_kj51:FIFOram|altsyncram_uql1:altsyncram2|ram_block3a0~portb_address_reg6, InPort:inst1|DataFiFo[29], fifo:inst|scfifo:scfifo_component|scfifo_ta81:auto_generated|a_dpfifo_8h81:dpfifo|altsyncram_7pf1:FIFOram|q_b[8], OutPort:inst2|dataOutW[2], OutPort:inst2|dataOutS[26], InPort:inst1|DataFiFo[31], OutPort:inst2|dataOutW[2],
To            , q[13], data[29], q[8], dataOutW[2], dataOutS[26], data[31], dataOutW[2],
From Clock    , clck, clck, clck, clck, clck, clck, clck,
To Clock      , --, --, --, --, --, --, --,
Failed Paths  , 0, 0, 0, 0, 0, 0, 0,
 Worst-case th,,,,,,,,
Slack         , N/A, N/A, N/A, N/A, N/A, N/A, N/A,
Required Time , None, None, None, None, None, None, None,
Actual Time   , 0.241 ns, -1.077 ns, -1.202 ns, -0.400 ns, 0.073 ns, 0.233 ns, -0.400 ns,
From          , reset, dataInW[16], dataInN[16], dataInL[19], Inr_L, dataInL[19], dataInL[19],
To            , InPort:inst1|Inr[1], InPort:inst1|DataFiFo[16], InPort:inst1|DataFiFo[16], InPort:inst1|DataFiFo[19], InPort:inst1|step_OTERM39, InPort:inst1|DataFiFo[19], InPort:inst1|DataFiFo[19],
From Clock    , --, --, --, --, --, --, --,
To Clock      , clck, clck, clck, clck, clck, clck, clck,
Failed Paths  , 0, 0, 0, 0, 0, 0, 0,
 Clock Setup: 'clck',,,,,,,,
Slack         , N/A, N/A, N/A, -1.113 ns, -0.758 ns, -0.026 ns, -1.113 ns,
Required Time , None, None, None, 220.02 MHz ( period = 4.545 ns ), 220.02 MHz ( period = 4.545 ns ), 180.02 MHz ( period = 5.555 ns ), 220.02 MHz ( period = 4.545 ns ),
Actual Time   , 223.02 MHz ( period = 4.484 ns ), 146.05 MHz ( period = 6.847 ns ), 145.60 MHz ( period = 6.868 ns ), 176.74 MHz ( period = 5.658 ns ), 188.57 MHz ( period = 5.303 ns ), 179.18 MHz ( period = 5.581 ns ), 176.74 MHz ( period = 5.658 ns ),
From          , InPort:inst1|Inr[0], InPort:inst1|port[0], InPort:inst1|port[0], InPort:inst1|port[0], OutPort:inst2|Outr[1]~_Duplicate_520_Duplicate, OutPort:inst2|Outr[1], InPort:inst1|port[0],
To            , InPort:inst1|DataFiFo[3], InPort:inst1|DataFiFo[26], InPort:inst1|DataFiFo[4], InPort:inst1|DataFiFo[13], InPort:inst1|DataFiFo[0], InPort:inst1|DataFiFo[36], InPort:inst1|DataFiFo[13],
From Clock    , clck, clck, clck, clck, clck, clck, clck,
To Clock      , clck, clck, clck, clck, clck, clck, clck,
Failed Paths  , 0, 0, 0, 294, 211, 4, 294,
 Total number of failed paths,,,,,,,,
Slack         , , , , , , , ,
Required Time , , , , , , , ,
Actual Time   , , , , , , , ,
From          , , , , , , , ,
To            , , , , , , , ,
From Clock    , , , , , , , ,
To Clock      , , , , , , , ,
Failed Paths  , 0, 0, 0, 294, 211, 4, 294,
 Clock Hold: 'clck',,,,,,,,
Slack         ,,,, 0.391 ns, 0.391 ns, 0.391 ns, 0.391 ns,
Required Time ,,,, 220.02 MHz ( period = 4.545 ns ), 220.02 MHz ( period = 4.545 ns ), 180.02 MHz ( period = 5.555 ns ), 220.02 MHz ( period = 4.545 ns ),
Actual Time   ,,,, N/A, N/A, N/A, N/A,
From          ,,,, OutPort:inst2|Outr[0], OutPort:inst2|Outr[0], OutPort:inst2|Outr[0], OutPort:inst2|Outr[0],
To            ,,,, OutPort:inst2|Outr[0], OutPort:inst2|Outr[0], OutPort:inst2|Outr[0], OutPort:inst2|Outr[0],
From Clock    ,,,, clck, clck, clck, clck,
To Clock      ,,,, clck, clck, clck, clck,
Failed Paths  ,,,, 0, 0, 0, 0,
TimeQuest Timing Analyzer,,,,,,,,
 Slow 1100mV 85C Model Setup 'clck',,,,,,,,
Slack,,,,,, -2.266,,
TNS  ,,,,,, -402.433,,
 Slow 1100mV 85C Model Hold 'clck',,,,,,,,
Slack,,,,,, 0.393,,
TNS  ,,,,,, 0.000,,
 Slow 1100mV 0C Model Setup 'clck',,,,,,,,
Slack,,,,,, -1.977,,
TNS  ,,,,,, -328.682,,
 Slow 1100mV 0C Model Hold 'clck',,,,,,,,
Slack,,,,,, 0.352,,
TNS  ,,,,,, 0.000,,
 Fast 1100mV 0C Model Setup 'clck',,,,,,,,
Slack,,,,,, -1.104,,
TNS  ,,,,,, -106.479,,
 Fast 1100mV 0C Model Hold 'clck',,,,,,,,
Slack,,,,,, 0.228,,
TNS  ,,,,,, 0.000,,
