# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {C:/General/Verilog Projects/riscv/instruct_set.vh}
