

================================================================
== Vitis HLS Report for 'flow_calc'
================================================================
* Date:           Fri Dec 13 11:13:00 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.541 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   446540|   446540|  4.465 ms|  4.465 ms|  446540|  446540|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- FLOW_OUTER_FLOW_INNER  |   446538|   446538|        76|          1|          1|  446464|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|       35|      490|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    18|    17302|    13352|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      104|    -|
|Register             |        -|     -|     1770|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    18|    19107|    14074|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|        2|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+------+------+-----+
    |          Instance          |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------+-----------------------+---------+----+------+------+-----+
    |mul_35s_35s_70_1_1_U130     |mul_35s_35s_70_1_1     |        0|   3|     0|    23|    0|
    |mul_35s_35s_70_1_1_U131     |mul_35s_35s_70_1_1     |        0|   3|     0|    23|    0|
    |mul_35s_35s_70_1_1_U132     |mul_35s_35s_70_1_1     |        0|   3|     0|    23|    0|
    |mul_35s_35s_70_1_1_U133     |mul_35s_35s_70_1_1     |        0|   3|     0|    23|    0|
    |mul_35s_35s_70_1_1_U134     |mul_35s_35s_70_1_1     |        0|   3|     0|    23|    0|
    |mul_35s_35s_70_1_1_U135     |mul_35s_35s_70_1_1     |        0|   3|     0|    23|    0|
    |sdiv_70ns_62s_70_74_1_U136  |sdiv_70ns_62s_70_74_1  |        0|   0|  8651|  6607|    0|
    |sdiv_70ns_62s_70_74_1_U137  |sdiv_70ns_62s_70_74_1  |        0|   0|  8651|  6607|    0|
    +----------------------------+-----------------------+---------+----+------+------+-----+
    |Total                       |                       |        0|  18| 17302| 13352|    0|
    +----------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+----+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+----+----+------------+------------+
    |add_ln361_1_fu_179_p2             |         +|   0|   0|  26|          19|           1|
    |add_ln361_fu_224_p2               |         +|   0|   0|  16|           9|           1|
    |add_ln363_fu_571_p2               |         +|   0|   0|  18|          11|           1|
    |add_ln397_fu_300_p2               |         +|   0|   0|  26|          19|          19|
    |ap_frp_data_req_tensor            |         -|   0|  35|   9|           7|           1|
    |ret_V_57_fu_489_p2                |         -|   0|   0|  77|          70|          70|
    |ret_V_58_fu_525_p2                |         -|   0|   0|  77|          70|          70|
    |ret_V_fu_453_p2                   |         -|   0|   0|  77|          70|          70|
    |and_ln367_1_fu_339_p2             |       and|   0|   0|   2|           1|           1|
    |and_ln367_2_fu_333_p2             |       and|   0|   0|   2|           1|           1|
    |and_ln367_3_fu_282_p2             |       and|   0|   0|   2|           1|           1|
    |and_ln367_fu_215_p2               |       and|   0|   0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|   0|   2|           1|           1|
    |ap_condition_1150                 |       and|   0|   0|   2|           1|           1|
    |ap_condition_1162                 |       and|   0|   0|   2|           1|           1|
    |ap_condition_1171                 |       and|   0|   0|   2|           1|           1|
    |ap_condition_frp_pvb_pf_start     |       and|   0|   0|   2|           1|           1|
    |pf_all_done                       |       and|   0|   0|   2|           1|           0|
    |icmp12_fu_270_p2                  |      icmp|   0|   0|  11|           8|           1|
    |icmp_fu_203_p2                    |      icmp|   0|   0|  11|           8|           1|
    |icmp_ln1654_fu_549_p2             |      icmp|   0|   0|  28|          62|           1|
    |icmp_ln361_fu_173_p2              |      icmp|   0|   0|  14|          19|          18|
    |icmp_ln363_fu_230_p2              |      icmp|   0|   0|  12|          11|          12|
    |icmp_ln367_1_fu_327_p2            |      icmp|   0|   0|  11|          11|          10|
    |icmp_ln367_fu_321_p2              |      icmp|   0|   0|  11|          10|           1|
    |notrhs_i_fu_209_p2                |      icmp|   0|   0|  11|           9|           8|
    |notrhs_i_mid1_fu_276_p2           |      icmp|   0|   0|  11|           9|           8|
    |select_ln361_1_fu_244_p3          |    select|   0|   0|   9|           1|           9|
    |select_ln361_2_fu_288_p3          |    select|   0|   0|   2|           1|           1|
    |select_ln361_fu_236_p3            |    select|   0|   0|  11|           1|           1|
    |ap_enable_pp0                     |       xor|   0|   0|   2|           1|           2|
    +----------------------------------+----------+----+----+----+------------+------------+
    |Total                             |          |   0|  35| 490|         436|         315|
    +----------------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_frp_data_req_tensor                      |   9|          2|    7|         14|
    |ap_phi_mux_storemerge_i_phi_fu_148_p4       |   9|          2|   18|         36|
    |ap_phi_reg_pp0_iter74_storemerge_i_reg_144  |   9|          2|   18|         36|
    |ap_sig_allocacmp_c_load                     |   9|          2|   11|         22|
    |ap_sig_allocacmp_indvar_flatten_load        |   9|          2|   19|         38|
    |ap_sig_allocacmp_r_4                        |   9|          2|    9|         18|
    |buf_V                                       |   9|          2|   18|         36|
    |buf_V_1                                     |  14|          3|   18|         54|
    |c_fu_114                                    |   9|          2|   11|         22|
    |indvar_flatten_fu_122                       |   9|          2|   19|         38|
    |r_fu_118                                    |   9|          2|    9|         18|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 104|         23|  157|        332|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |and_ln367_1_reg_689                         |   1|   0|    1|          0|
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_frp_data_req_tensor                      |   7|   0|    7|          0|
    |ap_loop_exit_ready_pp0_iter10_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter71_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter72_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter73_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter74_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg            |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter11_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter12_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter13_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter14_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter15_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter16_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter17_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter18_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter19_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter1_storemerge_i_reg_144   |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter20_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter21_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter22_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter23_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter24_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter25_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter26_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter27_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter28_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter29_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter2_storemerge_i_reg_144   |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter30_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter31_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter32_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter33_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter34_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter35_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter36_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter37_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter38_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter39_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter3_storemerge_i_reg_144   |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter40_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter41_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter42_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter43_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter44_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter45_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter46_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter47_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter48_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter49_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter4_storemerge_i_reg_144   |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter50_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter51_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter52_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter53_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter54_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter55_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter56_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter57_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter58_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter59_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter5_storemerge_i_reg_144   |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter60_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter61_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter62_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter63_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter64_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter65_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter66_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter67_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter68_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter69_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter6_storemerge_i_reg_144   |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter70_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter71_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter72_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter73_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter74_storemerge_i_reg_144  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter7_storemerge_i_reg_144   |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter8_storemerge_i_reg_144   |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter9_storemerge_i_reg_144   |  18|   0|   18|          0|
    |buf_V                                       |  18|   0|   18|          0|
    |buf_V_1                                     |  18|   0|   18|          0|
    |c_fu_114                                    |  11|   0|   11|          0|
    |icmp_ln1654_reg_703                         |   1|   0|    1|          0|
    |icmp_ln361_reg_680                          |   1|   0|    1|          0|
    |indvar_flatten_fu_122                       |  19|   0|   19|          0|
    |outputs_addr_reg_684                        |  19|   0|   19|          0|
    |pf_all_done                                 |   1|   0|    1|          0|
    |r_fu_118                                    |   9|   0|    9|          0|
    |and_ln367_1_reg_689                         |  64|  32|    1|          0|
    |icmp_ln1654_reg_703                         |  64|  32|    1|          0|
    |icmp_ln361_reg_680                          |  64|  32|    1|          0|
    |outputs_addr_reg_684                        |  64|  32|   19|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |1770| 128| 1536|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|     flow_calc|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|     flow_calc|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|     flow_calc|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|     flow_calc|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|     flow_calc|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|     flow_calc|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|     flow_calc|  return value|
|tensor_dout            |   in|  192|     ap_fifo|        tensor|       pointer|
|tensor_num_data_valid  |   in|   11|     ap_fifo|        tensor|       pointer|
|tensor_fifo_cap        |   in|   11|     ap_fifo|        tensor|       pointer|
|tensor_empty_n         |   in|    1|     ap_fifo|        tensor|       pointer|
|tensor_read            |  out|    1|     ap_fifo|        tensor|       pointer|
|outputs_address0       |  out|   19|   ap_memory|       outputs|         array|
|outputs_ce0            |  out|    1|   ap_memory|       outputs|         array|
|outputs_we0            |  out|    1|   ap_memory|       outputs|         array|
|outputs_d0             |  out|   64|   ap_memory|       outputs|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

