// Seed: 2171248967
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  tri0 id_5 = (1);
  genvar id_6;
  assign module_1.id_2 = 0;
  wire id_7 = id_2(id_1);
  wire id_8;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    output tri1 id_3,
    output supply1 id_4,
    input uwire id_5,
    input tri1 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input supply1 id_9,
    output tri1 id_10,
    input supply0 id_11,
    input wor id_12,
    input wor id_13,
    input supply0 id_14,
    output wor id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
