Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,11
design__inferred_latch__count,0
design__instance__count,12483
design__instance__area,264614
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,6
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.013589857146143913
power__switching__total,0.005596921779215336
power__leakage__total,0.000018559394447947852
power__total,0.01920533925294876
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,0.0
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.0
timing__hold__ws__corner:nom_fast_1p32V_m40C,8.053235639625592
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.424465252738393
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,6
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,0.0
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.0
timing__hold__ws__corner:nom_slow_1p08V_125C,8.40227378122766
timing__setup__ws__corner:nom_slow_1p08V_125C,11.039498516686486
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,6
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,0.0
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.0
timing__hold__ws__corner:nom_typ_1p20V_25C,8.181544562299557
timing__setup__ws__corner:nom_typ_1p20V_25C,11.28038316906288
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,6
design__max_cap_violation__count,0
clock__skew__worst_hold,0.0
clock__skew__worst_setup,0.0
timing__hold__ws,8.053235639625592
timing__setup__ws,11.039498516686486
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1724.16 313.74
design__core__bbox,2.88 3.78 1721.28 309.96
design__io,45
design__die__area,540938
design__core__area,526140
design__instance__count__stdcell,12483
design__instance__area__stdcell,264614
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.502935
design__instance__utilization__stdcell,0.502935
design__rows,81
design__rows:CoreSite,81
design__sites,289980
design__sites:CoreSite,289980
design__instance__count__class:buffer,10
design__instance__area__class:buffer,101.606
design__instance__count__class:inverter,787
design__instance__area__class:inverter,4283.8
design__instance__count__class:sequential_cell,3699
design__instance__area__class:sequential_cell,174498
design__instance__count__class:multi_input_combinational_cell,6245
design__instance__area__class:multi_input_combinational_cell,67838.6
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1556
design__instance__area__class:timing_repair_buffer,16879.4
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,341603
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,31
antenna__violating__pins,36
route__antenna_violation__count,31
antenna_diodes_count,186
design__instance__count__class:antenna_cell,186
design__instance__area__class:antenna_cell,1012.44
route__net,16015
route__net__special,2
route__drc_errors__iter:0,5562
route__wirelength__iter:0,363282
route__drc_errors__iter:1,2144
route__wirelength__iter:1,359938
route__drc_errors__iter:2,2010
route__wirelength__iter:2,359384
route__drc_errors__iter:3,206
route__wirelength__iter:3,358393
route__drc_errors__iter:4,36
route__wirelength__iter:4,358394
route__drc_errors__iter:5,12
route__wirelength__iter:5,358362
route__drc_errors__iter:6,3
route__wirelength__iter:6,358354
route__drc_errors__iter:7,0
route__wirelength__iter:7,358350
route__drc_errors,0
route__wirelength,358350
route__vias,75457
route__vias__singlecut,75457
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,1515.65
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,3559
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,3559
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,3559
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,3559
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19982
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000177309
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000210751
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000011326
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000210751
design_powergrid__voltage__worst,0.000210751
design_powergrid__voltage__worst__net:VPWR,1.19982
design_powergrid__drop__worst,0.000210751
design_powergrid__drop__worst__net:VPWR,0.000177309
design_powergrid__voltage__worst__net:VGND,0.000210751
design_powergrid__drop__worst__net:VGND,0.000210751
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000012999999999999999199967216922946278145900578238070011138916015625
ir__drop__worst,0.00017699999999999999262569050362259304165490902960300445556640625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
