Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu May 17 23:55:49 2018
| Host         : PCSTUDIO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file logicagenerale_control_sets_placed.rpt
| Design       : logicagenerale
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    39 |
| Unused register locations in slices containing registers |   147 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            6 |
|      2 |            1 |
|      3 |            1 |
|      4 |            3 |
|      6 |            1 |
|      7 |            2 |
|      9 |            1 |
|     10 |            2 |
|     11 |            1 |
|     13 |           17 |
|     14 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           13 |
| No           | No                    | Yes                    |              38 |           14 |
| No           | Yes                   | No                     |              30 |           10 |
| Yes          | No                    | No                     |              43 |           21 |
| Yes          | No                    | Yes                    |              47 |           18 |
| Yes          | Yes                   | No                     |             197 |           64 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+--------------------------------+-----------------------------------+------------------+----------------+
|           Clock Signal          |          Enable Signal         |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+---------------------------------+--------------------------------+-----------------------------------+------------------+----------------+
|  VGA/enROM_reg_i_1_n_0          |                                | VGA/enROM_reg_i_2_n_0             |                1 |              1 |
|  MOVIMENTO/writeRAM_reg_i_2_n_0 |                                |                                   |                1 |              1 |
|  VGA/vgaclock/inst/clk_out1     | VGA/vgacmd/sincH7_out          | VGA/vgacmd/vcount_reg[9]_0        |                1 |              1 |
|  ck_IBUF_BUFG                   |                                | MOVIMENTO/s_i_1_n_0               |                1 |              1 |
|  ck_IBUF_BUFG                   |                                | MOVIMENTO/r_i_1_n_0               |                1 |              1 |
|  VGA/vgaclock/inst/clk_out1     |                                |                                   |                1 |              1 |
|  ck_IBUF_BUFG                   | MOVIMENTO/u_i_2_n_0            | MOVIMENTO/u_i_1_n_0               |                1 |              2 |
| ~MOVIMENTO/RAMpresent_state[1]  |                                | MOVIMENTO/dataRAM_reg[2]_i_3_n_0  |                1 |              3 |
|  clock1hz_OBUF_BUFG             |                                |                                   |                2 |              4 |
|  clock1hz_OBUF_BUFG             |                                | VGA/vgacmd/vcount_reg[9]_0        |                3 |              4 |
|  clock1hz_OBUF_BUFG             | MOVIMENTO/eaten                | VGA/vgacmd/vcount_reg[9]_0        |                1 |              4 |
|  clock1hz_OBUF_BUFG             | MOVIMENTO/testaV[5]_i_1_n_0    | VGA/vgacmd/vcount_reg[9]_0        |                2 |              6 |
|  ck_IBUF_BUFG                   |                                |                                   |                4 |              7 |
|  clock1hz_OBUF_BUFG             | MOVIMENTO/testaH               | VGA/vgacmd/vcount_reg[9]_0        |                4 |              7 |
|  VGA/vgaclock/inst/clk_out1     | VGA/vgacmd/addressV[8]_i_1_n_0 | VGA/vgacmd/vcount_reg[9]_0        |                4 |              9 |
|  VGA/vgaclock/inst/clk_out1     | VGA/vgacmd/addressH[9]_i_1_n_0 | VGA/vgacmd/vcount_reg[9]_0        |                3 |             10 |
|  VGA/vgaclock/inst/clk_out1     | VGA/vgacmd/vcount              | VGA/vgacmd/vcount_reg[9]_0        |                3 |             10 |
|  VGA/vgaclock/inst/clk_out1     |                                | VGA/vgacmd/vcount_reg[9]_0        |                5 |             11 |
|  clock1hz_OBUF_BUFG             | rst_IBUF                       | MOVIMENTO/serpente[1][12]_i_1_n_0 |                3 |             13 |
|  VGA/enROM_reg_i_1_n_0          |                                |                                   |                5 |             13 |
|  clock1hz_OBUF_BUFG             | rst_IBUF                       | MOVIMENTO/serpente[3][12]_i_1_n_0 |                5 |             13 |
|  clock1hz_OBUF_BUFG             | rst_IBUF                       | MOVIMENTO/serpente_reg[10]0       |                4 |             13 |
|  clock1hz_OBUF_BUFG             | rst_IBUF                       | MOVIMENTO/serpente[5][12]_i_1_n_0 |                5 |             13 |
|  clock1hz_OBUF_BUFG             | rst_IBUF                       | MOVIMENTO/serpente_reg[15]0       |                4 |             13 |
|  clock1hz_OBUF_BUFG             | rst_IBUF                       | MOVIMENTO/serpente_reg[13]0       |                3 |             13 |
|  clock1hz_OBUF_BUFG             | rst_IBUF                       | MOVIMENTO/serpente_reg[9]0        |                4 |             13 |
|  clock1hz_OBUF_BUFG             | rst_IBUF                       | MOVIMENTO/serpente_reg[12]0       |                5 |             13 |
|  clock1hz_OBUF_BUFG             | rst_IBUF                       | MOVIMENTO/serpente[4][12]_i_1_n_0 |                5 |             13 |
|  clock1hz_OBUF_BUFG             | rst_IBUF                       | MOVIMENTO/serpente[7][12]_i_1_n_0 |                4 |             13 |
|  clock1hz_OBUF_BUFG             | rst_IBUF                       | MOVIMENTO/serpente_reg[11]0       |                5 |             13 |
|  clock1hz_OBUF_BUFG             | rst_IBUF                       | MOVIMENTO/serpente[6][12]_i_1_n_0 |                4 |             13 |
|  clock1hz_OBUF_BUFG             | rst_IBUF                       | MOVIMENTO/serpente[8][12]_i_1_n_0 |                4 |             13 |
|  clock1hz_OBUF_BUFG             | rst_IBUF                       | MOVIMENTO/serpente_reg[14]0       |                4 |             13 |
|  clock1hz_OBUF_BUFG             | MOVIMENTO/coda0                |                                   |               13 |             13 |
|  clock1hz_OBUF_BUFG             | rst_IBUF                       | MOVIMENTO/serpente[2][12]_i_1_n_0 |                4 |             13 |
|  clock1hz_OBUF_BUFG             | rst_IBUF                       |                                   |                4 |             14 |
|  ck_IBUF_BUFG                   | MOVIMENTO/E[0]                 |                                   |                4 |             16 |
|  ck_IBUF_BUFG                   |                                | VGA/vgacmd/vcount_reg[9]_0        |                6 |             23 |
|  ck_IBUF_BUFG                   |                                | PRESCALER/clock                   |                6 |             24 |
+---------------------------------+--------------------------------+-----------------------------------+------------------+----------------+


