
------------------------------------- Proof -------------------------------------

PRE	S0= [PIDReg]=pid                                            Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={31,rT,rA,rB,558}                      Premise(F2)
	S3= GPRegs[rA]=a                                            Premise(F3)
	S4= GPRegs[rB]=b                                            Premise(F4)
	S5= DMem[{pid,AddrSel(rA,a)+b}]={B1,B2,B3,B4}               Premise(F5)

IF	S6= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S7= PC.Out=addr                                             PC-Out(S1)
	S8= PIDReg.Out=>IMMU.PID                                    Premise(F7)
	S9= IMMU.PID=pid                                            Path(S6,S8)
	S10= PC.Out=>IMMU.IEA                                       Premise(F8)
	S11= IMMU.IEA=addr                                          Path(S7,S10)
	S12= IMMU.Addr={pid,addr}                                   IMMU-Search(S9,S11)
	S13= IMMU.Addr=>IAddrReg.In                                 Premise(F9)
	S14= IAddrReg.In={pid,addr}                                 Path(S12,S13)
	S15= CtrlPIDReg=0                                           Premise(F60)
	S16= [PIDReg]=pid                                           PIDReg-Hold(S0,S15)
	S17= CtrlPC=0                                               Premise(F62)
	S18= CtrlPCInc=0                                            Premise(F63)
	S19= PC[Out]=addr                                           PC-Hold(S1,S17,S18)
	S20= CtrlIAddrReg=1                                         Premise(F64)
	S21= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S14,S20)
	S22= CtrlIMem=0                                             Premise(F69)
	S23= IMem[{pid,addr}]={31,rT,rA,rB,558}                     IMem-Hold(S2,S22)
	S24= CtrlGPRegs=0                                           Premise(F72)
	S25= GPRegs[rA]=a                                           GPRegs-Hold(S3,S24)
	S26= GPRegs[rB]=b                                           GPRegs-Hold(S4,S24)
	S27= CtrlDMem=0                                             Premise(F83)
	S28= DMem[{pid,AddrSel(rA,a)+b}]={B1,B2,B3,B4}              DMem-Hold(S5,S27)

IMMU	S29= PC.Out=addr                                            PC-Out(S19)
	S30= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S21)
	S31= PC.Out=>ICache.IEA                                     Premise(F89)
	S32= ICache.IEA=addr                                        Path(S29,S31)
	S33= IAddrReg.Out=>IMem.RAddr                               Premise(F94)
	S34= IMem.RAddr={pid,addr}                                  Path(S30,S33)
	S35= IMem.Out={31,rT,rA,rB,558}                             IMem-Read(S34,S23)
	S36= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S34,S23)
	S37= IMem.Out=>IRMux.MemData                                Premise(F95)
	S38= IRMux.MemData={31,rT,rA,rB,558}                        Path(S35,S37)
	S39= IRMux.Out={31,rT,rA,rB,558}                            IRMux-Select(S38)
	S40= IRMux.Out=>IR.In                                       Premise(F99)
	S41= IR.In={31,rT,rA,rB,558}                                Path(S39,S40)
	S42= IMem.MEM8WordOut=>ICache.WData                         Premise(F100)
	S43= ICache.WData=IMemGet8Word({pid,addr})                  Path(S36,S42)
	S44= CtrlPIDReg=0                                           Premise(F138)
	S45= [PIDReg]=pid                                           PIDReg-Hold(S16,S44)
	S46= CtrlPC=0                                               Premise(F140)
	S47= CtrlPCInc=1                                            Premise(F141)
	S48= PC[Out]=addr+4                                         PC-Inc(S19,S46,S47)
	S49= CtrlICache=1                                           Premise(F144)
	S50= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Write(S32,S43,S49)
	S51= CtrlIR=1                                               Premise(F149)
	S52= [IR]={31,rT,rA,rB,558}                                 IR-Write(S41,S51)
	S53= CtrlGPRegs=0                                           Premise(F150)
	S54= GPRegs[rA]=a                                           GPRegs-Hold(S25,S53)
	S55= GPRegs[rB]=b                                           GPRegs-Hold(S26,S53)
	S56= CtrlDMem=0                                             Premise(F161)
	S57= DMem[{pid,AddrSel(rA,a)+b}]={B1,B2,B3,B4}              DMem-Hold(S28,S56)

ID	S58= IR.Out11_15=rA                                         IR-Out(S52)
	S59= IR.Out16_20=rB                                         IR-Out(S52)
	S60= IR.Out11_15=>GPRegs.RReg1                              Premise(F182)
	S61= GPRegs.RReg1=rA                                        Path(S58,S60)
	S62= GPRegs.Rdata1=a                                        GPRegs-Read(S61,S54)
	S63= IR.Out16_20=>GPRegs.RReg2                              Premise(F183)
	S64= GPRegs.RReg2=rB                                        Path(S59,S63)
	S65= GPRegs.Rdata2=b                                        GPRegs-Read(S64,S55)
	S66= IR.Out11_15=>AddrSelMux.Sel                            Premise(F184)
	S67= AddrSelMux.Sel=rA                                      Path(S58,S66)
	S68= GPRegs.Rdata1=>AddrSelMux.Data                         Premise(F185)
	S69= AddrSelMux.Data=a                                      Path(S62,S68)
	S70= AddrSelMux.Out=AddrSel(rA,a)                           AddrSelMux(S67,S69)
	S71= AddrSelMux.Out=>A.In                                   Premise(F186)
	S72= A.In=AddrSel(rA,a)                                     Path(S70,S71)
	S73= GPRegs.Rdata2=>B.In                                    Premise(F187)
	S74= B.In=b                                                 Path(S65,S73)
	S75= CtrlPIDReg=0                                           Premise(F216)
	S76= [PIDReg]=pid                                           PIDReg-Hold(S45,S75)
	S77= CtrlPC=0                                               Premise(F218)
	S78= CtrlPCInc=0                                            Premise(F219)
	S79= PC[Out]=addr+4                                         PC-Hold(S48,S77,S78)
	S80= CtrlICache=0                                           Premise(F222)
	S81= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S50,S80)
	S82= CtrlIR=0                                               Premise(F227)
	S83= [IR]={31,rT,rA,rB,558}                                 IR-Hold(S52,S82)
	S84= CtrlA=1                                                Premise(F229)
	S85= [A]=AddrSel(rA,a)                                      A-Write(S72,S84)
	S86= CtrlB=1                                                Premise(F230)
	S87= [B]=b                                                  B-Write(S74,S86)
	S88= CtrlDMem=0                                             Premise(F239)
	S89= DMem[{pid,AddrSel(rA,a)+b}]={B1,B2,B3,B4}              DMem-Hold(S57,S88)

EX	S90= A.Out=AddrSel(rA,a)                                    A-Out(S85)
	S91= B.Out=b                                                B-Out(S87)
	S92= A.Out=>ALU.A                                           Premise(F266)
	S93= ALU.A=AddrSel(rA,a)                                    Path(S90,S92)
	S94= B.Out=>ALU.B                                           Premise(F267)
	S95= ALU.B=b                                                Path(S91,S94)
	S96= ALU.Out=AddrSel(rA,a)+b                                ALU(S93,S95)
	S97= ALU.Out=>ALUOut.In                                     Premise(F269)
	S98= ALUOut.In=AddrSel(rA,a)+b                              Path(S96,S97)
	S99= CtrlPIDReg=0                                           Premise(F294)
	S100= [PIDReg]=pid                                          PIDReg-Hold(S76,S99)
	S101= CtrlPC=0                                              Premise(F296)
	S102= CtrlPCInc=0                                           Premise(F297)
	S103= PC[Out]=addr+4                                        PC-Hold(S79,S101,S102)
	S104= CtrlICache=0                                          Premise(F300)
	S105= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S81,S104)
	S106= CtrlIR=0                                              Premise(F305)
	S107= [IR]={31,rT,rA,rB,558}                                IR-Hold(S83,S106)
	S108= CtrlALUOut=1                                          Premise(F309)
	S109= [ALUOut]=AddrSel(rA,a)+b                              ALUOut-Write(S98,S108)
	S110= CtrlDMem=0                                            Premise(F317)
	S111= DMem[{pid,AddrSel(rA,a)+b}]={B1,B2,B3,B4}             DMem-Hold(S89,S110)

MEM	S112= PIDReg.Out=pid                                        PIDReg-Out(S100)
	S113= ALUOut.Out=AddrSel(rA,a)+b                            ALUOut-Out(S109)
	S114= PIDReg.Out=>DMMU.PID                                  Premise(F348)
	S115= DMMU.PID=pid                                          Path(S112,S114)
	S116= ALUOut.Out=>DMMU.IEA                                  Premise(F349)
	S117= DMMU.IEA=AddrSel(rA,a)+b                              Path(S113,S116)
	S118= DMMU.Addr={pid,AddrSel(rA,a)+b}                       DMMU-Search(S115,S117)
	S119= DMMU.Addr=>DAddrReg.In                                Premise(F350)
	S120= DAddrReg.In={pid,AddrSel(rA,a)+b}                     Path(S118,S119)
	S121= CtrlPC=0                                              Premise(F374)
	S122= CtrlPCInc=0                                           Premise(F375)
	S123= PC[Out]=addr+4                                        PC-Hold(S103,S121,S122)
	S124= CtrlICache=0                                          Premise(F378)
	S125= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S105,S124)
	S126= CtrlIR=0                                              Premise(F383)
	S127= [IR]={31,rT,rA,rB,558}                                IR-Hold(S107,S126)
	S128= CtrlALUOut=0                                          Premise(F387)
	S129= [ALUOut]=AddrSel(rA,a)+b                              ALUOut-Hold(S109,S128)
	S130= CtrlDAddrReg=1                                        Premise(F389)
	S131= [DAddrReg]={pid,AddrSel(rA,a)+b}                      DAddrReg-Write(S120,S130)
	S132= CtrlDMem=0                                            Premise(F395)
	S133= DMem[{pid,AddrSel(rA,a)+b}]={B1,B2,B3,B4}             DMem-Hold(S111,S132)

DMMU1	S134= CtrlPC=0                                              Premise(F452)
	S135= CtrlPCInc=0                                           Premise(F453)
	S136= PC[Out]=addr+4                                        PC-Hold(S123,S134,S135)
	S137= CtrlICache=0                                          Premise(F456)
	S138= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S125,S137)
	S139= CtrlIR=0                                              Premise(F461)
	S140= [IR]={31,rT,rA,rB,558}                                IR-Hold(S127,S139)
	S141= CtrlALUOut=0                                          Premise(F465)
	S142= [ALUOut]=AddrSel(rA,a)+b                              ALUOut-Hold(S129,S141)
	S143= CtrlDAddrReg=0                                        Premise(F467)
	S144= [DAddrReg]={pid,AddrSel(rA,a)+b}                      DAddrReg-Hold(S131,S143)
	S145= CtrlDMem=0                                            Premise(F473)
	S146= DMem[{pid,AddrSel(rA,a)+b}]={B1,B2,B3,B4}             DMem-Hold(S133,S145)

DMMU2	S147= ALUOut.Out=AddrSel(rA,a)+b                            ALUOut-Out(S142)
	S148= DAddrReg.Out={pid,AddrSel(rA,a)+b}                    DAddrReg-Out(S144)
	S149= ALUOut.Out=>DCache.IEA                                Premise(F508)
	S150= DCache.IEA=AddrSel(rA,a)+b                            Path(S147,S149)
	S151= DAddrReg.Out=>DMem.RAddr                              Premise(F520)
	S152= DMem.RAddr={pid,AddrSel(rA,a)+b}                      Path(S148,S151)
	S153= DMem.MEM8WordOut=>DCache.WData                        Premise(F521)
	S154= CtrlPC=0                                              Premise(F530)
	S155= CtrlPCInc=0                                           Premise(F531)
	S156= PC[Out]=addr+4                                        PC-Hold(S136,S154,S155)
	S157= CtrlICache=0                                          Premise(F534)
	S158= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S138,S157)
	S159= CtrlIR=0                                              Premise(F539)
	S160= [IR]={31,rT,rA,rB,558}                                IR-Hold(S140,S159)
	S161= CtrlDCache=1                                          Premise(F547)
	S162= CtrlDMem=0                                            Premise(F551)
	S163= CtrlDMem8Word=0                                       Premise(F552)
	S164= DMem.MEM8WordOut=DMemGet8Word({pid,AddrSel(rA,a)+b})  DMem-Read(S152,S146,S162,S163)
	S165= DCache.WData=DMemGet8Word({pid,AddrSel(rA,a)+b})      Path(S164,S153)
	S166= DCache[line_AddrSel(rA,a)+b]=DMemGet8Word({pid,AddrSel(rA,a)+b})DCache-Write8Word(S150,S165,S161)

WB	S167= IR.Out6_10=rT                                         IR-Out(S160)
	S168= MemDataSel.Out={16'b0,B3,B4}                          MemDataSel()
	S169= MemDataSel.Out=>GPRegs.WData                          Premise(F604)
	S170= GPRegs.WData={16'b0,B3,B4}                            Path(S168,S169)
	S171= IR.Out6_10=>GPRegs.WReg                               Premise(F605)
	S172= GPRegs.WReg=rT                                        Path(S167,S171)
	S173= CtrlPC=0                                              Premise(F608)
	S174= CtrlPCInc=0                                           Premise(F609)
	S175= PC[Out]=addr+4                                        PC-Hold(S156,S173,S174)
	S176= CtrlICache=0                                          Premise(F612)
	S177= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S158,S176)
	S178= CtrlGPRegs=1                                          Premise(F618)
	S179= GPRegs[rT]={16'b0,B3,B4}                              GPRegs-Write(S172,S170,S178)
	S180= CtrlDCache=0                                          Premise(F625)
	S181= DCache[line_AddrSel(rA,a)+b]=DMemGet8Word({pid,AddrSel(rA,a)+b})DCache-Hold(S166,S180)

POST	S175= PC[Out]=addr+4                                        PC-Hold(S156,S173,S174)
	S177= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S158,S176)
	S179= GPRegs[rT]={16'b0,B3,B4}                              GPRegs-Write(S172,S170,S178)
	S181= DCache[line_AddrSel(rA,a)+b]=DMemGet8Word({pid,AddrSel(rA,a)+b})DCache-Hold(S166,S180)

