import os, copy
import Config
from utils import CmdUtils, FileUtils, StringUtils
from Benchmark import Benchmark
from VerilogAnalyzer import SignalAnalyzer, VcdAnalyzer

class HWBenchmark(Benchmark.Benchmark):
    def __init__(self, benchmark) -> None:
        super().__init__(benchmark)

    def test(self, srcFiles=None, tbFile=None, oriFile=None):
        if oriFile == None:
            oriFile =self.bugInfoDict["orig_file"]
        if srcFiles == None:
            srcFiles = self.bugInfoDict["src_file"]
        if tbFile == None:
            tbFile = self.bugInfoDict["test_bench"]
        # simCommand = "timeout {} vcs +vcs+loopdetect -sverilog +vc -Mupdate -line -full64 {} {} -o simv -R -LDFLAGS -Wl,--no-as-needed".format(self.bugInfoDict["timeout"], tbFile, " ".join(srcFiles))
        simCommand = "iverilog -g2012 -o wave {} {}; timeout {} vvp -n wave; rm wave;".format(tbFile, oriFile, Config.TIMEOUT)
        print("simCommand: ", simCommand)
        result = CmdUtils.runCmd(simCommand, cwd=self.bugInfoDict["proj_dir"])
        file_path = self.bugInfoDict["sim_vcd"]
        directory, filename = os.path.split(file_path)
        #name, extension = os.path.splitext(filename)
        filename = "oracle_tb.vcd"
        new_file_path = os.path.join(directory, filename)
        os.rename(file_path, new_file_path)
        file_path = self.bugInfoDict["sim_output"]
        filename = "oracle_tb.txt"
        new_file_path = os.path.join(directory, filename)
        os.rename(file_path, new_file_path)

        simCommand = "iverilog -g2012 -o wave {} {}; timeout {} vvp -n wave; rm wave;".format(tbFile, " ".join(srcFiles), Config.TIMEOUT)
        # remove csrc and simv.daidir
        # FileUtils.removeDir(os.path.join(self.bugInfoDict["proj_dir"], "csrc"))
        # FileUtils.removeDir(os.path.join(self.bugInfoDict["proj_dir"], "simv.daidir"))
        result = CmdUtils.runCmd(simCommand, cwd=self.bugInfoDict["proj_dir"])
        if "syntax error" in result:
            raise SystemError("Syntax Error.")

    def validate(self, suspiciousFiles, candidatePatches):
        candidateSrcFiles = None
        for suspiciousFile, candidatePatch in zip(suspiciousFiles, candidatePatches):
            codeFilePath = os.path.join(Config.WORK_DIR, os.path.basename(suspiciousFile))
            canCodeFilePath = codeFilePath.replace(".v", "_can{}.v".format(StringUtils.genRandomString(4)))
            while(os.path.exists(canCodeFilePath)):
                canCodeFilePath = codeFilePath.replace(".v", "_can{}.v".format(StringUtils.genRandomString(4)))
            assert not os.path.exists(canCodeFilePath)
            candidateSrcFiles = copy.deepcopy(self.bugInfoDict["src_file"])
            for i, file in enumerate(candidateSrcFiles):
                if file == suspiciousFile:
                    candidateSrcFiles[i] = canCodeFilePath
            FileUtils.writeStrToFile(candidatePatch, canCodeFilePath)
        self.removeSimulationFiles()

        self.test(srcFiles=candidateSrcFiles)
        try:
            oracleSignal, simSignal = self.readSimulationOutput()
            if SignalAnalyzer.getMismatchSignal(oracleSignal, simSignal)[0] == None:
                return True, candidateSrcFiles
            return False, candidateSrcFiles
        except Exception as e:
            return False, candidateSrcFiles
