{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659755446645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659755446645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 05 22:10:46 2022 " "Processing started: Fri Aug 05 22:10:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659755446645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659755446645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flip_flop_D -c flip_flop_D " "Command: quartus_map --read_settings_files=on --write_settings_files=off flip_flop_D -c flip_flop_D" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659755446645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659755447285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659755447285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flip_flop_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_flop_D-func_ff_D " "Found design unit 1: flip_flop_D-func_ff_D" {  } { { "flip_flop_D.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_4_FFD/flip_flop_D.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659755462696 ""} { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D " "Found entity 1: flip_flop_D" {  } { { "flip_flop_D.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_4_FFD/flip_flop_D.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659755462696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659755462696 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clk flip_flop_D.vhd(24) " "VHDL error at flip_flop_D.vhd(24): object \"clk\" is used but not declared" {  } { { "flip_flop_D.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_4_FFD/flip_flop_D.vhd" 24 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1659755462741 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_OBJECT_CLASS_MISMATCH" "s signal flip_flop_D.vhd(24) " "VHDL Subprogram Call error at flip_flop_D.vhd(24): actual for formal parameter \"s\" must be a \"signal\"" {  } { { "flip_flop_D.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_4_FFD/flip_flop_D.vhd" 24 0 0 } }  } 0 10559 "VHDL Subprogram Call error at %3!s!: actual for formal parameter \"%1!s!\" must be a \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659755462742 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clk flip_flop_D.vhd(22) " "VHDL error at flip_flop_D.vhd(22): object \"clk\" is used but not declared" {  } { { "flip_flop_D.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_4_FFD/flip_flop_D.vhd" 22 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1659755462742 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659755463927 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug 05 22:11:03 2022 " "Processing ended: Fri Aug 05 22:11:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659755463927 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659755463927 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659755463927 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659755463927 ""}
