# Generated by Yosys 0.42+10 (git sha1 ef9045882, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)
autoidx 9
attribute \keep 1
attribute \hdlname "Sub"
attribute \top 1
attribute \src "Sub.sv:4.1-18.10"
module \Sub
  attribute \src "Sub.sv:10.14-10.20"
  wire width 4 $add$Sub.sv:10$2_Y
  attribute \src "Sub.sv:10.24-10.33"
  wire $eq$Sub.sv:10$3_Y
  attribute \src "Sub.sv:14.22-14.32"
  wire $eq$Sub.sv:14$8_Y
  attribute \src "Sub.sv:10.18-10.20"
  wire width 4 $not$Sub.sv:10$1_Y
  attribute \src "Sub.sv:14.27-14.32"
  wire width 4 $sub$Sub.sv:14$7_Y
  attribute \src "Sub.sv:10.24-10.47"
  wire $ternary$Sub.sv:10$4_Y
  attribute \src "Sub.sv:5.15-5.16"
  wire width 4 input 1 \a
  attribute \src "Sub.sv:6.15-6.16"
  wire width 4 input 2 \b
  attribute \src "Sub.sv:7.16-7.17"
  wire width 4 output 3 \c
  attribute \src "Sub.sv:14.5-14.33"
  wire \c_assert_EN
  attribute \src "Sub.sv:10.14-10.20"
  cell $add $add$Sub.sv:10$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B $not$Sub.sv:10$1_Y
    connect \Y $add$Sub.sv:10$2_Y
  end
  attribute \src "Sub.sv:10.14-10.48"
  cell $add $add$Sub.sv:10$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A $add$Sub.sv:10$2_Y
    connect \B $ternary$Sub.sv:10$4_Y
    connect \Y \c
  end
  attribute \src "Sub.sv:10.24-10.33"
  cell $eq $eq$Sub.sv:10$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B 2'10
    connect \Y $eq$Sub.sv:10$3_Y
  end
  attribute \src "Sub.sv:14.22-14.32"
  cell $eq $eq$Sub.sv:14$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \c
    connect \B $sub$Sub.sv:14$7_Y
    connect \Y $eq$Sub.sv:14$8_Y
  end
  attribute \src "Sub.sv:10.18-10.20"
  cell $not $not$Sub.sv:10$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \b
    connect \Y $not$Sub.sv:10$1_Y
  end
  attribute \src "Sub.sv:14.27-14.32"
  cell $sub $sub$Sub.sv:14$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y $sub$Sub.sv:14$7_Y
  end
  attribute \src "Sub.sv:10.24-10.47"
  cell $mux $ternary$Sub.sv:10$4
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $eq$Sub.sv:10$3_Y
    connect \Y $ternary$Sub.sv:10$4_Y
  end
  attribute \src "Sub.sv:14.5-14.33"
  cell $check \c_assert
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$Sub.sv:14$8_Y
    connect \ARGS { }
    connect \EN 1'1
    connect \TRG { }
  end
  connect \c_assert_EN 1'1
end
