****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 10
        -report_by design
Design : RISCV_Top
Version: O-2018.06-SP1
Date   : Thu Feb 20 02:54:11 2025
****************************************

  Startpoint: data_mem_sys/cache_contrl/valid_arr_reg[7] (falling edge-triggered flip-flop clocked by clk)
  Endpoint: data_mem_sys/cache_contrl/valid_arr_reg[7] (falling edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (fall edge)                           10.00     10.00
  clock network delay (ideal)                      0.00     10.00

  data_mem_sys/cache_contrl/valid_arr_reg[7]/CLK (DFFNARX1_HVT)
                                                   0.00     10.00 f
  data_mem_sys/cache_contrl/valid_arr_reg[7]/QN (DFFNARX1_HVT)
                                                   0.06     10.06 f ~
  data_mem_sys/cache_contrl/U179/Y (NAND2X0_HVT)   0.02     10.08 r ~
  data_mem_sys/cache_contrl/valid_arr_reg[7]/D (DFFNARX1_HVT)
                                                   0.00     10.08 r
  data arrival time                                         10.08

  clock clk (fall edge)                           10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  data_mem_sys/cache_contrl/valid_arr_reg[7]/CLK (DFFNARX1_HVT)
                                                   0.00     10.00 f
  clock uncertainty                                0.05     10.05
  library hold time                               -0.00     10.05
  data required time                                        10.05
  ------------------------------------------------------------------------
  data required time                                        10.05
  data arrival time                                        -10.08
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: data_mem_sys/cache_contrl/valid_arr_reg[22] (falling edge-triggered flip-flop clocked by clk)
  Endpoint: data_mem_sys/cache_contrl/valid_arr_reg[22] (falling edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (fall edge)                           10.00     10.00
  clock network delay (ideal)                      0.00     10.00

  data_mem_sys/cache_contrl/valid_arr_reg[22]/CLK (DFFNARX1_HVT)
                                                   0.00     10.00 f
  data_mem_sys/cache_contrl/valid_arr_reg[22]/QN (DFFNARX1_HVT)
                                                   0.06     10.06 f ~
  data_mem_sys/cache_contrl/U220/Y (NAND2X0_HVT)   0.02     10.08 r ~
  data_mem_sys/cache_contrl/valid_arr_reg[22]/D (DFFNARX1_HVT)
                                                   0.00     10.08 r
  data arrival time                                         10.08

  clock clk (fall edge)                           10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  data_mem_sys/cache_contrl/valid_arr_reg[22]/CLK (DFFNARX1_HVT)
                                                   0.00     10.00 f
  clock uncertainty                                0.05     10.05
  library hold time                               -0.00     10.05
  data required time                                        10.05
  ------------------------------------------------------------------------
  data required time                                        10.05
  data arrival time                                        -10.08
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: data_mem_sys/cache_contrl/valid_arr_reg[2] (falling edge-triggered flip-flop clocked by clk)
  Endpoint: data_mem_sys/cache_contrl/valid_arr_reg[2] (falling edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (fall edge)                           10.00     10.00
  clock network delay (ideal)                      0.00     10.00

  data_mem_sys/cache_contrl/valid_arr_reg[2]/CLK (DFFNARX1_HVT)
                                                   0.00     10.00 f
  data_mem_sys/cache_contrl/valid_arr_reg[2]/QN (DFFNARX1_HVT)
                                                   0.06     10.06 f ~
  data_mem_sys/cache_contrl/U168/Y (NAND2X0_HVT)   0.02     10.08 r ~
  data_mem_sys/cache_contrl/valid_arr_reg[2]/D (DFFNARX1_HVT)
                                                   0.00     10.08 r
  data arrival time                                         10.08

  clock clk (fall edge)                           10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  data_mem_sys/cache_contrl/valid_arr_reg[2]/CLK (DFFNARX1_HVT)
                                                   0.00     10.00 f
  clock uncertainty                                0.05     10.05
  library hold time                               -0.00     10.05
  data required time                                        10.05
  ------------------------------------------------------------------------
  data required time                                        10.05
  data arrival time                                        -10.08
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: data_mem_sys/cache_contrl/valid_arr_reg[1] (falling edge-triggered flip-flop clocked by clk)
  Endpoint: data_mem_sys/cache_contrl/valid_arr_reg[1] (falling edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (fall edge)                           10.00     10.00
  clock network delay (ideal)                      0.00     10.00

  data_mem_sys/cache_contrl/valid_arr_reg[1]/CLK (DFFNARX1_HVT)
                                                   0.00     10.00 f
  data_mem_sys/cache_contrl/valid_arr_reg[1]/QN (DFFNARX1_HVT)
                                                   0.06     10.06 f ~
  data_mem_sys/cache_contrl/U166/Y (NAND2X0_HVT)   0.02     10.08 r ~
  data_mem_sys/cache_contrl/valid_arr_reg[1]/D (DFFNARX1_HVT)
                                                   0.00     10.08 r
  data arrival time                                         10.08

  clock clk (fall edge)                           10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  data_mem_sys/cache_contrl/valid_arr_reg[1]/CLK (DFFNARX1_HVT)
                                                   0.00     10.00 f
  clock uncertainty                                0.05     10.05
  library hold time                               -0.00     10.05
  data required time                                        10.05
  ------------------------------------------------------------------------
  data required time                                        10.05
  data arrival time                                        -10.08
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: data_mem_sys/cache_contrl/valid_arr_reg[28] (falling edge-triggered flip-flop clocked by clk)
  Endpoint: data_mem_sys/cache_contrl/valid_arr_reg[28] (falling edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (fall edge)                           10.00     10.00
  clock network delay (ideal)                      0.00     10.00

  data_mem_sys/cache_contrl/valid_arr_reg[28]/CLK (DFFNARX1_HVT)
                                                   0.00     10.00 f
  data_mem_sys/cache_contrl/valid_arr_reg[28]/QN (DFFNARX1_HVT)
                                                   0.06     10.06 f ~
  data_mem_sys/cache_contrl/U155/Y (NAND2X0_HVT)   0.02     10.08 r ~
  data_mem_sys/cache_contrl/valid_arr_reg[28]/D (DFFNARX1_HVT)
                                                   0.00     10.08 r
  data arrival time                                         10.08

  clock clk (fall edge)                           10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  data_mem_sys/cache_contrl/valid_arr_reg[28]/CLK (DFFNARX1_HVT)
                                                   0.00     10.00 f
  clock uncertainty                                0.05     10.05
  library hold time                               -0.00     10.05
  data required time                                        10.05
  ------------------------------------------------------------------------
  data required time                                        10.05
  data arrival time                                        -10.08
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: data_mem_sys/cache_contrl/valid_arr_reg[27] (falling edge-triggered flip-flop clocked by clk)
  Endpoint: data_mem_sys/cache_contrl/valid_arr_reg[27] (falling edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (fall edge)                           10.00     10.00
  clock network delay (ideal)                      0.00     10.00

  data_mem_sys/cache_contrl/valid_arr_reg[27]/CLK (DFFNARX1_HVT)
                                                   0.00     10.00 f
  data_mem_sys/cache_contrl/valid_arr_reg[27]/QN (DFFNARX1_HVT)
                                                   0.06     10.06 f ~
  data_mem_sys/cache_contrl/U153/Y (NAND2X0_HVT)   0.02     10.08 r ~
  data_mem_sys/cache_contrl/valid_arr_reg[27]/D (DFFNARX1_HVT)
                                                   0.00     10.08 r
  data arrival time                                         10.08

  clock clk (fall edge)                           10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  data_mem_sys/cache_contrl/valid_arr_reg[27]/CLK (DFFNARX1_HVT)
                                                   0.00     10.00 f
  clock uncertainty                                0.05     10.05
  library hold time                               -0.00     10.05
  data required time                                        10.05
  ------------------------------------------------------------------------
  data required time                                        10.05
  data arrival time                                        -10.08
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: data_mem_sys/cache_contrl/valid_arr_reg[10] (falling edge-triggered flip-flop clocked by clk)
  Endpoint: data_mem_sys/cache_contrl/valid_arr_reg[10] (falling edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (fall edge)                           10.00     10.00
  clock network delay (ideal)                      0.00     10.00

  data_mem_sys/cache_contrl/valid_arr_reg[10]/CLK (DFFNARX1_HVT)
                                                   0.00     10.00 f
  data_mem_sys/cache_contrl/valid_arr_reg[10]/QN (DFFNARX1_HVT)
                                                   0.06     10.06 f ~
  data_mem_sys/cache_contrl/U187/Y (NAND2X0_HVT)   0.02     10.08 r ~
  data_mem_sys/cache_contrl/valid_arr_reg[10]/D (DFFNARX1_HVT)
                                                   0.00     10.08 r
  data arrival time                                         10.08

  clock clk (fall edge)                           10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  data_mem_sys/cache_contrl/valid_arr_reg[10]/CLK (DFFNARX1_HVT)
                                                   0.00     10.00 f
  clock uncertainty                                0.05     10.05
  library hold time                               -0.00     10.05
  data required time                                        10.05
  ------------------------------------------------------------------------
  data required time                                        10.05
  data arrival time                                        -10.08
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: data_mem_sys/cache_contrl/valid_arr_reg[24] (falling edge-triggered flip-flop clocked by clk)
  Endpoint: data_mem_sys/cache_contrl/valid_arr_reg[24] (falling edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (fall edge)                           10.00     10.00
  clock network delay (ideal)                      0.00     10.00

  data_mem_sys/cache_contrl/valid_arr_reg[24]/CLK (DFFNARX1_HVT)
                                                   0.00     10.00 f
  data_mem_sys/cache_contrl/valid_arr_reg[24]/QN (DFFNARX1_HVT)
                                                   0.06     10.06 f ~
  data_mem_sys/cache_contrl/U147/Y (NAND2X0_HVT)   0.02     10.08 r ~
  data_mem_sys/cache_contrl/valid_arr_reg[24]/D (DFFNARX1_HVT)
                                                   0.00     10.08 r
  data arrival time                                         10.08

  clock clk (fall edge)                           10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  data_mem_sys/cache_contrl/valid_arr_reg[24]/CLK (DFFNARX1_HVT)
                                                   0.00     10.00 f
  clock uncertainty                                0.05     10.05
  library hold time                               -0.00     10.05
  data required time                                        10.05
  ------------------------------------------------------------------------
  data required time                                        10.05
  data arrival time                                        -10.08
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: data_mem_sys/cache_contrl/valid_arr_reg[21] (falling edge-triggered flip-flop clocked by clk)
  Endpoint: data_mem_sys/cache_contrl/valid_arr_reg[21] (falling edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (fall edge)                           10.00     10.00
  clock network delay (ideal)                      0.00     10.00

  data_mem_sys/cache_contrl/valid_arr_reg[21]/CLK (DFFNARX1_HVT)
                                                   0.00     10.00 f
  data_mem_sys/cache_contrl/valid_arr_reg[21]/QN (DFFNARX1_HVT)
                                                   0.06     10.06 f ~
  data_mem_sys/cache_contrl/U216/Y (NAND2X0_HVT)   0.02     10.08 r ~
  data_mem_sys/cache_contrl/valid_arr_reg[21]/D (DFFNARX1_HVT)
                                                   0.00     10.08 r
  data arrival time                                         10.08

  clock clk (fall edge)                           10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  data_mem_sys/cache_contrl/valid_arr_reg[21]/CLK (DFFNARX1_HVT)
                                                   0.00     10.00 f
  clock uncertainty                                0.05     10.05
  library hold time                               -0.00     10.05
  data required time                                        10.05
  ------------------------------------------------------------------------
  data required time                                        10.05
  data arrival time                                        -10.08
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: data_mem_sys/cache_contrl/valid_arr_reg[25] (falling edge-triggered flip-flop clocked by clk)
  Endpoint: data_mem_sys/cache_contrl/valid_arr_reg[25] (falling edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (fall edge)                           10.00     10.00
  clock network delay (ideal)                      0.00     10.00

  data_mem_sys/cache_contrl/valid_arr_reg[25]/CLK (DFFNARX1_HVT)
                                                   0.00     10.00 f
  data_mem_sys/cache_contrl/valid_arr_reg[25]/QN (DFFNARX1_HVT)
                                                   0.06     10.06 f ~
  data_mem_sys/cache_contrl/U149/Y (NAND2X0_HVT)   0.02     10.08 r ~
  data_mem_sys/cache_contrl/valid_arr_reg[25]/D (DFFNARX1_HVT)
                                                   0.00     10.08 r
  data arrival time                                         10.08

  clock clk (fall edge)                           10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  data_mem_sys/cache_contrl/valid_arr_reg[25]/CLK (DFFNARX1_HVT)
                                                   0.00     10.00 f
  clock uncertainty                                0.05     10.05
  library hold time                               -0.00     10.05
  data required time                                        10.05
  ------------------------------------------------------------------------
  data required time                                        10.05
  data arrival time                                        -10.08
  ------------------------------------------------------------------------
  slack (MET)                                                0.03


1
