{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650471495651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650471495651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 11:18:15 2022 " "Processing started: Wed Apr 20 11:18:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650471495651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650471495651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab9Q2 -c Lab9Q2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab9Q2 -c Lab9Q2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650471495652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650471496521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650471496521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tflipflop-TFF_arch " "Found design unit 1: tflipflop-TFF_arch" {  } { { "tflipflop.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9pt2/tflipflop.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650471511958 ""} { "Info" "ISGN_ENTITY_NAME" "1 tflipflop " "Found entity 1: tflipflop" {  } { { "tflipflop.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9pt2/tflipflop.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650471511958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650471511958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9q2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab9q2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab9Q2-Behavioral " "Found design unit 1: Lab9Q2-Behavioral" {  } { { "Lab9Q2.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9pt2/Lab9Q2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650471511958 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab9Q2 " "Found entity 1: Lab9Q2" {  } { { "Lab9Q2.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9pt2/Lab9Q2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650471511958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650471511958 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab9Q2 " "Elaborating entity \"Lab9Q2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650471511990 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s1 Lab9Q2.vhd(16) " "Verilog HDL or VHDL warning at Lab9Q2.vhd(16): object \"s1\" assigned a value but never read" {  } { { "Lab9Q2.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9pt2/Lab9Q2.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650471511990 "|Lab9Q2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s2 Lab9Q2.vhd(16) " "Verilog HDL or VHDL warning at Lab9Q2.vhd(16): object \"s2\" assigned a value but never read" {  } { { "Lab9Q2.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9pt2/Lab9Q2.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650471511990 "|Lab9Q2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s3 Lab9Q2.vhd(16) " "Verilog HDL or VHDL warning at Lab9Q2.vhd(16): object \"s3\" assigned a value but never read" {  } { { "Lab9Q2.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9pt2/Lab9Q2.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650471511990 "|Lab9Q2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ns1 Lab9Q2.vhd(16) " "Verilog HDL or VHDL warning at Lab9Q2.vhd(16): object \"ns1\" assigned a value but never read" {  } { { "Lab9Q2.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9pt2/Lab9Q2.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650471511990 "|Lab9Q2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ns2 Lab9Q2.vhd(16) " "Verilog HDL or VHDL warning at Lab9Q2.vhd(16): object \"ns2\" assigned a value but never read" {  } { { "Lab9Q2.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9pt2/Lab9Q2.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650471511990 "|Lab9Q2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ns3 Lab9Q2.vhd(16) " "Verilog HDL or VHDL warning at Lab9Q2.vhd(16): object \"ns3\" assigned a value but never read" {  } { { "Lab9Q2.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9pt2/Lab9Q2.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650471511990 "|Lab9Q2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "count Lab9Q2.vhd(17) " "VHDL Signal Declaration warning at Lab9Q2.vhd(17): used implicit default value for signal \"count\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab9Q2.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9pt2/Lab9Q2.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650471511990 "|Lab9Q2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tflipflop tflipflop:uut " "Elaborating entity \"tflipflop\" for hierarchy \"tflipflop:uut\"" {  } { { "Lab9Q2.vhd" "uut" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9pt2/Lab9Q2.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650471512001 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en tflipflop.vhd(13) " "VHDL Process Statement warning at tflipflop.vhd(13): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tflipflop.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9pt2/tflipflop.vhd" 13 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650471512001 "|Lab9Q2|tflipflop:uut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en tflipflop.vhd(14) " "VHDL Process Statement warning at tflipflop.vhd(14): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tflipflop.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9pt2/tflipflop.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650471512001 "|Lab9Q2|tflipflop:uut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en tflipflop.vhd(16) " "VHDL Process Statement warning at tflipflop.vhd(16): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tflipflop.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9pt2/tflipflop.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650471512001 "|Lab9Q2|tflipflop:uut"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650471512462 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "count_out\[0\] GND " "Pin \"count_out\[0\]\" is stuck at GND" {  } { { "Lab9Q2.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9pt2/Lab9Q2.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650471512542 "|Lab9Q2|count_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count_out\[1\] GND " "Pin \"count_out\[1\]\" is stuck at GND" {  } { { "Lab9Q2.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9pt2/Lab9Q2.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650471512542 "|Lab9Q2|count_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count_out\[2\] GND " "Pin \"count_out\[2\]\" is stuck at GND" {  } { { "Lab9Q2.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9pt2/Lab9Q2.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650471512542 "|Lab9Q2|count_out[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650471512542 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650471512750 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650471512750 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Lab9Q2.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9pt2/Lab9Q2.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650471512796 "|Lab9Q2|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "resetn " "No output dependent on input pin \"resetn\"" {  } { { "Lab9Q2.vhd" "" { Text "C:/Users/Reds2/OneDrive/School/College/ECE-275/Lab9pt2/Lab9Q2.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650471512796 "|Lab9Q2|resetn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650471512796 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650471512796 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650471512796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650471512796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650471512816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 11:18:32 2022 " "Processing ended: Wed Apr 20 11:18:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650471512816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650471512816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650471512816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650471512816 ""}
