#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Nov  6 19:32:47 2022
# Process ID: 6988
# Current directory: C:/Users/12345/Desktop/APS/APS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4236 C:\Users\12345\Desktop\APS\APS\APS.xpr
# Log file: C:/Users/12345/Desktop/APS/APS/vivado.log
# Journal file: C:/Users/12345/Desktop/APS/APS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/12345/Desktop/APS/APS/APS.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/8200464.SIPC/Desktop/APS' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DcpsUptoDate
WARNING: [Project 1-231] Project 'APS.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado_miet/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
save_project_as APS_PREF_VERSION C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION -force
save_project_as: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 695.801 ; gain = 10.996
add_files -norecurse C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/decoder_riscv.sv
update_compile_order -fileset sources_1
set_property top decoder_riscv [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/tb_decoder_riscv_obf.v C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/defines_riscv.v}
update_compile_order -fileset sim_1
set_property top tb_decoder_riscv_obf [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder_riscv_obf' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/irom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_decoder_riscv_obf_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/decoder_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/tb_decoder_riscv_obf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decoder_riscv_obf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
"xelab -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_decoder_riscv_obf_behav xil_defaultlib.tb_decoder_riscv_obf xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_miet/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 780a3f72d4884027aec0f02d56888b1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_decoder_riscv_obf_behav xil_defaultlib.tb_decoder_riscv_obf xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.ALUOpsDecode
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.tb_decoder_riscv_obf
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_decoder_riscv_obf_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/xsim.dir/tb_decoder_riscv_obf_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/xsim.dir/tb_decoder_riscv_obf_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov  6 19:37:11 2022. For additional details about this file, please refer to the WebTalk help file at D:/Vivado_miet/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov  6 19:37:11 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 711.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/12345/Desktop/APS/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_decoder_riscv_obf_behav -key {Behavioral:sim_1:Functional:tb_decoder_riscv_obf} -tclbatch {tb_decoder_riscv_obf.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_decoder_riscv_obf.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Output 'illegal_instr_o' is incorrect, instruction: 0a9a9203, time: 1.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 44af4083, time: 5.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 426b0483, time: 9.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 5cbd8683, time: 17.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 6fccc683, time: 21.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 9ba90903, time: 29.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 79f18083, time: 33.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 6be68683, time: 37.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 46e69e83, time: 45.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 16fbc603, time: 53.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 89e95503, time: 69.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 996b0903, time: 81.00 ns
Output 'illegal_instr_o' is incorrect, instruction: f66dc783, time: 85.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 2c24ae03, time: 105.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 47145e83, time: 109.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 55ac1683, time: 113.00 ns
Output 'illegal_instr_o' is incorrect, instruction: b9c38503, time: 125.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 1d914003, time: 129.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 32109003, time: 133.00 ns
Output 'illegal_instr_o' is incorrect, instruction: bc22d503, time: 137.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 66664e83, time: 141.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 901f4b03, time: 145.00 ns
Output 'illegal_instr_o' is incorrect, instruction: c1dc0983, time: 149.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 5e1c0683, time: 153.00 ns
Output 'illegal_instr_o' is incorrect, instruction: d3eb2983, time: 157.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 8ba50103, time: 169.00 ns
Output 'illegal_instr_o' is incorrect, instruction: ab1f5703, time: 173.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 7ff48e83, time: 177.00 ns
Output 'illegal_instr_o' is incorrect, instruction: c2249183, time: 185.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 84b28503, time: 189.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 18a61e03, time: 197.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 9730c503, time: 205.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 6259a083, time: 209.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 45094483, time: 221.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 8132db03, time: 229.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 8a89d703, time: 237.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 3a815e03, time: 241.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 87ee9503, time: 245.00 ns
Output 'illegal_instr_o' is incorrect, instruction: ebcd0583, time: 249.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 7920c283, time: 257.00 ns
Output 'illegal_instr_o' is incorrect, instruction: f92aa783, time: 261.00 ns
Output 'illegal_instr_o' is incorrect, instruction: e6301d83, time: 265.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 83199d03, time: 269.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 55258a83, time: 277.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 1afda603, time: 293.00 ns
Output 'illegal_instr_o' is incorrect, instruction: d0aacf83, time: 297.00 ns
Output 'illegal_instr_o' is incorrect, instruction: dcd0c783, time: 301.00 ns
Output 'illegal_instr_o' is incorrect, instruction: e6b05b83, time: 309.00 ns
Output 'illegal_instr_o' is incorrect, instruction: e22b4f83, time: 313.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 3eca2e03, time: 317.00 ns
Output 'illegal_instr_o' is incorrect, instruction: e5e02d83, time: 321.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 6f1bc483, time: 325.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 57192483, time: 329.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 63fe2883, time: 341.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 9097cb03, time: 345.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 0ebf8603, time: 349.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 79769e83, time: 365.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 866d8903, time: 369.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 6cf39c83, time: 381.00 ns
Output 'illegal_instr_o' is incorrect, instruction: e9478f83, time: 385.00 ns
Output 'illegal_instr_o' is incorrect, instruction: 6c97c283, time: 393.00 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_decoder_riscv_obf_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 719.262 ; gain = 7.879
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 737.172 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov  6 19:37:38 2022...
