// Seed: 3516933730
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout reg id_10;
  module_0 modCall_1 ();
  output wire id_9;
  output wire id_8;
  output reg id_7;
  nor primCall (id_1, id_10, id_3, id_5, id_6);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_3;
  always @(negedge 1 & 1) begin : LABEL_0
    id_10 <= 1;
    id_7  <= 1;
  end
endmodule
