# rv32i-core
Risc V core implemeting rv32i base ISA in verilog
