#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001a7ad099b60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001a7ad099cf0 .scope module, "tb_sync_fifo" "tb_sync_fifo" 3 6;
 .timescale -9 -12;
P_000001a7acf76820 .param/l "DEPTH" 0 3 8, +C4<00000000000000000000000000010000>;
P_000001a7acf76858 .param/l "WIDTH" 0 3 9, +C4<00000000000000000000000000001000>;
v000001a7ad091e70_0 .var "clk", 0 0;
v000001a7ad091830_0 .net "empty", 0 0, L_000001a7ad091ab0;  1 drivers
v000001a7ad091970_0 .net "full", 0 0, L_000001a7ad091bf0;  1 drivers
v000001a7ad091330_0 .net "rd_data", 7 0, v000001a7acf76270_0;  1 drivers
v000001a7ad0911f0_0 .var "rd_en", 0 0;
v000001a7ad0913d0_0 .var "rst_n", 0 0;
v000001a7ad091510_0 .var "wr_data", 7 0;
v000001a7ad091650_0 .var "wr_en", 0 0;
E_000001a7ad089f80 .event posedge, v000001a7acf7bae0_0;
S_000001a7acf760e0 .scope module, "dut" "sync_fifo" 3 24, 4 1 0, S_000001a7ad099cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_000001a7ad0892b0 .param/l "DEPTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_000001a7ad0892e8 .param/l "WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
L_000001a7ad0a09f0 .functor NOT 1, L_000001a7ad091c90, C4<0>, C4<0>, C4<0>;
v000001a7ad088160_0 .net *"_ivl_1", 0 0, L_000001a7ad091c90;  1 drivers
v000001a7acf76a90_0 .net *"_ivl_2", 0 0, L_000001a7ad0a09f0;  1 drivers
v000001a7acf76690_0 .net *"_ivl_5", 3 0, L_000001a7ad091f10;  1 drivers
v000001a7ad087f00_0 .net *"_ivl_6", 4 0, L_000001a7ad091a10;  1 drivers
v000001a7acf7bae0_0 .net "clk", 0 0, v000001a7ad091e70_0;  1 drivers
v000001a7acf7bb80_0 .net "empty", 0 0, L_000001a7ad091ab0;  alias, 1 drivers
v000001a7ad099e80_0 .net "full", 0 0, L_000001a7ad091bf0;  alias, 1 drivers
v000001a7ad099f20 .array "mem", 15 0, 7 0;
v000001a7acf76270_0 .var "rd_data", 7 0;
v000001a7acf76310_0 .net "rd_en", 0 0, v000001a7ad0911f0_0;  1 drivers
v000001a7acf763b0_0 .var "rd_ptr", 4 0;
v000001a7ad0916f0_0 .net "rst_n", 0 0, v000001a7ad0913d0_0;  1 drivers
v000001a7ad0918d0_0 .net "wr_data", 7 0, v000001a7ad091510_0;  1 drivers
v000001a7ad091d30_0 .net "wr_en", 0 0, v000001a7ad091650_0;  1 drivers
v000001a7ad091dd0_0 .var "wr_ptr", 4 0;
E_000001a7ad08a040/0 .event negedge, v000001a7ad0916f0_0;
E_000001a7ad08a040/1 .event posedge, v000001a7acf7bae0_0;
E_000001a7ad08a040 .event/or E_000001a7ad08a040/0, E_000001a7ad08a040/1;
L_000001a7ad091c90 .part v000001a7acf763b0_0, 4, 1;
L_000001a7ad091f10 .part v000001a7acf763b0_0, 0, 4;
L_000001a7ad091a10 .concat [ 4 1 0 0], L_000001a7ad091f10, L_000001a7ad0a09f0;
L_000001a7ad091bf0 .cmp/eq 5, v000001a7ad091dd0_0, L_000001a7ad091a10;
L_000001a7ad091ab0 .cmp/eq 5, v000001a7ad091dd0_0, v000001a7acf763b0_0;
    .scope S_000001a7acf760e0;
T_0 ;
    %wait E_000001a7ad08a040;
    %load/vec4 v000001a7ad0916f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a7ad091dd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a7ad091d30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v000001a7ad099e80_0;
    %nor/r;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001a7ad0918d0_0;
    %load/vec4 v000001a7ad091dd0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a7ad099f20, 0, 4;
    %load/vec4 v000001a7ad091dd0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001a7ad091dd0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a7acf760e0;
T_1 ;
    %wait E_000001a7ad08a040;
    %load/vec4 v000001a7ad0916f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a7acf763b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a7acf76310_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v000001a7ad099e80_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001a7acf763b0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001a7ad099f20, 4;
    %assign/vec4 v000001a7acf76270_0, 0;
    %load/vec4 v000001a7acf763b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001a7acf763b0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a7ad099cf0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7ad091e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7ad0913d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7ad091650_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001a7ad091510_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7ad0911f0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_000001a7ad099cf0;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v000001a7ad091e70_0;
    %inv;
    %store/vec4 v000001a7ad091e70_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a7ad099cf0;
T_4 ;
    %vpi_call/w 3 39 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a7ad099cf0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7ad0913d0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a7ad0913d0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a7ad089f80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a7ad091650_0, 0, 1;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v000001a7ad091510_0, 0, 8;
    %vpi_call/w 3 52 "$display", "Write: %h", v000001a7ad091510_0 {0 0 0};
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %wait E_000001a7ad089f80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7ad091650_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 5, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a7ad089f80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a7ad0911f0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 63 "$display", "Read : %h", v000001a7ad091330_0 {0 0 0};
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %wait E_000001a7ad089f80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7ad0911f0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 69 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/simple_tb.sv";
    "rtl/sync_fifo.sv";
