// Seed: 666670029
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    output tri id_4
);
  assign id_4[1] = 1'h0;
  logic id_5;
  logic id_6;
  type_16(
      id_5, 1, 1'h0
  );
  logic id_7;
  logic id_8;
  tri   id_9;
  assign id_9[1] = 1;
endmodule
