Verification Notes 

This is collation of important Verification Concepts from my
```Verification of Digital Systems``` and ```Formal Verification of Digitial Designs``` courses at PESU, with some explored independently. 

Below is a High Level Structure of this work in progress repository: <last updated 27/04/2023>

|Language|Implementation|
|----|----|
|SystemVerilog|Constrainted Random Stimulus <br> Datatypes and Arrays <br> Interfaces <br> Randomization <br> Functional Coverage <br> Layered Testbench in SystemVerilog <br> SystemVerilog Assertions <br> UVM|
|Python|CocoTB Basic TB|

