# Reading C:/Program Files/Altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Tp2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\Program Files\Altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\Program Files\Altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/VictorBalbo/OneDrive/Documentos/Cefet/4/laoc2/LabAOC2/TP2 {C:/Users/VictorBalbo/OneDrive/Documentos/Cefet/4/laoc2/LabAOC2/TP2/Tp2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Processor
# -- Compiling module mux
# -- Compiling module dec3to8
# -- Compiling module ALU
# -- Compiling module regn
# -- Compiling module Counter
# -- Compiling module Tp2
# 
# Top level modules:
# 	Tp2
# 
vsim work.Tp2
# vsim work.Tp2 
# Loading work.Tp2
# Loading work.Processor
# Loading work.dec3to8
# Loading work.Counter
# Loading work.regn
# Loading work.ALU
# Loading work.mux
add wave -position end  sim:/Tp2/SW
add wave -position end  sim:/Tp2/LEDR
add wave -position end  sim:/Tp2/KEY
add wave -position end  sim:/Tp2/p/step
add wave -position end  sim:/Tp2/p/R0
add wave -position end  sim:/Tp2/p/R1
add wave -position end  sim:/Tp2/p/R2
add wave -position end  sim:/Tp2/p/R3
add wave -position end  sim:/Tp2/p/R4
add wave -position end  sim:/Tp2/p/R5
add wave -position end  sim:/Tp2/p/R6
add wave -position end  sim:/Tp2/p/R7
add wave -position end  sim:/Tp2/p/A
add wave -position end  sim:/Tp2/p/G
force -freeze {sim:/Tp2/SW[17]} 1 0
force -freeze {sim:/Tp2/KEY[1]} 1 0, 0 {50 ps} -r 100
force -freeze {sim:/Tp2/KEY[0]} 0 0
force -freeze sim:/Tp2/din 0000000001000000 0
run
run
