
TEST_STM32F769I-DISCO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002914  080001f8  080001f8  000101f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08002b0c  08002b0c  00012b0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b24  08002b24  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08002b24  08002b24  00012b24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002b2c  08002b2c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b2c  08002b2c  00012b2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b30  08002b30  00012b30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002b34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a0  2000000c  08002b40  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ac  08002b40  000200ac  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007a78  00000000  00000000  0002003a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001426  00000000  00000000  00027ab2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000006f8  00000000  00000000  00028ed8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000640  00000000  00000000  000295d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002ab6c  00000000  00000000  00029c10  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000066d7  00000000  00000000  0005477c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001048d1  00000000  00000000  0005ae53  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015f724  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001b10  00000000  00000000  0015f7a0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	2000000c 	.word	0x2000000c
 8000214:	00000000 	.word	0x00000000
 8000218:	08002af4 	.word	0x08002af4

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000010 	.word	0x20000010
 8000234:	08002af4 	.word	0x08002af4

08000238 <__aeabi_uldivmod>:
 8000238:	b953      	cbnz	r3, 8000250 <__aeabi_uldivmod+0x18>
 800023a:	b94a      	cbnz	r2, 8000250 <__aeabi_uldivmod+0x18>
 800023c:	2900      	cmp	r1, #0
 800023e:	bf08      	it	eq
 8000240:	2800      	cmpeq	r0, #0
 8000242:	bf1c      	itt	ne
 8000244:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000248:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800024c:	f000 b972 	b.w	8000534 <__aeabi_idiv0>
 8000250:	f1ad 0c08 	sub.w	ip, sp, #8
 8000254:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000258:	f000 f806 	bl	8000268 <__udivmoddi4>
 800025c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000260:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000264:	b004      	add	sp, #16
 8000266:	4770      	bx	lr

08000268 <__udivmoddi4>:
 8000268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800026c:	9e08      	ldr	r6, [sp, #32]
 800026e:	4604      	mov	r4, r0
 8000270:	4688      	mov	r8, r1
 8000272:	2b00      	cmp	r3, #0
 8000274:	d14b      	bne.n	800030e <__udivmoddi4+0xa6>
 8000276:	428a      	cmp	r2, r1
 8000278:	4615      	mov	r5, r2
 800027a:	d967      	bls.n	800034c <__udivmoddi4+0xe4>
 800027c:	fab2 f282 	clz	r2, r2
 8000280:	b14a      	cbz	r2, 8000296 <__udivmoddi4+0x2e>
 8000282:	f1c2 0720 	rsb	r7, r2, #32
 8000286:	fa01 f302 	lsl.w	r3, r1, r2
 800028a:	fa20 f707 	lsr.w	r7, r0, r7
 800028e:	4095      	lsls	r5, r2
 8000290:	ea47 0803 	orr.w	r8, r7, r3
 8000294:	4094      	lsls	r4, r2
 8000296:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800029a:	0c23      	lsrs	r3, r4, #16
 800029c:	fbb8 f7fe 	udiv	r7, r8, lr
 80002a0:	fa1f fc85 	uxth.w	ip, r5
 80002a4:	fb0e 8817 	mls	r8, lr, r7, r8
 80002a8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002ac:	fb07 f10c 	mul.w	r1, r7, ip
 80002b0:	4299      	cmp	r1, r3
 80002b2:	d909      	bls.n	80002c8 <__udivmoddi4+0x60>
 80002b4:	18eb      	adds	r3, r5, r3
 80002b6:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80002ba:	f080 811b 	bcs.w	80004f4 <__udivmoddi4+0x28c>
 80002be:	4299      	cmp	r1, r3
 80002c0:	f240 8118 	bls.w	80004f4 <__udivmoddi4+0x28c>
 80002c4:	3f02      	subs	r7, #2
 80002c6:	442b      	add	r3, r5
 80002c8:	1a5b      	subs	r3, r3, r1
 80002ca:	b2a4      	uxth	r4, r4
 80002cc:	fbb3 f0fe 	udiv	r0, r3, lr
 80002d0:	fb0e 3310 	mls	r3, lr, r0, r3
 80002d4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002d8:	fb00 fc0c 	mul.w	ip, r0, ip
 80002dc:	45a4      	cmp	ip, r4
 80002de:	d909      	bls.n	80002f4 <__udivmoddi4+0x8c>
 80002e0:	192c      	adds	r4, r5, r4
 80002e2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002e6:	f080 8107 	bcs.w	80004f8 <__udivmoddi4+0x290>
 80002ea:	45a4      	cmp	ip, r4
 80002ec:	f240 8104 	bls.w	80004f8 <__udivmoddi4+0x290>
 80002f0:	3802      	subs	r0, #2
 80002f2:	442c      	add	r4, r5
 80002f4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002f8:	eba4 040c 	sub.w	r4, r4, ip
 80002fc:	2700      	movs	r7, #0
 80002fe:	b11e      	cbz	r6, 8000308 <__udivmoddi4+0xa0>
 8000300:	40d4      	lsrs	r4, r2
 8000302:	2300      	movs	r3, #0
 8000304:	e9c6 4300 	strd	r4, r3, [r6]
 8000308:	4639      	mov	r1, r7
 800030a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0xbe>
 8000312:	2e00      	cmp	r6, #0
 8000314:	f000 80eb 	beq.w	80004ee <__udivmoddi4+0x286>
 8000318:	2700      	movs	r7, #0
 800031a:	e9c6 0100 	strd	r0, r1, [r6]
 800031e:	4638      	mov	r0, r7
 8000320:	4639      	mov	r1, r7
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f783 	clz	r7, r3
 800032a:	2f00      	cmp	r7, #0
 800032c:	d147      	bne.n	80003be <__udivmoddi4+0x156>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0xd0>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80fa 	bhi.w	800052c <__udivmoddi4+0x2c4>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0303 	sbc.w	r3, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	4698      	mov	r8, r3
 8000342:	2e00      	cmp	r6, #0
 8000344:	d0e0      	beq.n	8000308 <__udivmoddi4+0xa0>
 8000346:	e9c6 4800 	strd	r4, r8, [r6]
 800034a:	e7dd      	b.n	8000308 <__udivmoddi4+0xa0>
 800034c:	b902      	cbnz	r2, 8000350 <__udivmoddi4+0xe8>
 800034e:	deff      	udf	#255	; 0xff
 8000350:	fab2 f282 	clz	r2, r2
 8000354:	2a00      	cmp	r2, #0
 8000356:	f040 808f 	bne.w	8000478 <__udivmoddi4+0x210>
 800035a:	1b49      	subs	r1, r1, r5
 800035c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000360:	fa1f f885 	uxth.w	r8, r5
 8000364:	2701      	movs	r7, #1
 8000366:	fbb1 fcfe 	udiv	ip, r1, lr
 800036a:	0c23      	lsrs	r3, r4, #16
 800036c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb08 f10c 	mul.w	r1, r8, ip
 8000378:	4299      	cmp	r1, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x124>
 800037c:	18eb      	adds	r3, r5, r3
 800037e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x122>
 8000384:	4299      	cmp	r1, r3
 8000386:	f200 80cd 	bhi.w	8000524 <__udivmoddi4+0x2bc>
 800038a:	4684      	mov	ip, r0
 800038c:	1a59      	subs	r1, r3, r1
 800038e:	b2a3      	uxth	r3, r4
 8000390:	fbb1 f0fe 	udiv	r0, r1, lr
 8000394:	fb0e 1410 	mls	r4, lr, r0, r1
 8000398:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800039c:	fb08 f800 	mul.w	r8, r8, r0
 80003a0:	45a0      	cmp	r8, r4
 80003a2:	d907      	bls.n	80003b4 <__udivmoddi4+0x14c>
 80003a4:	192c      	adds	r4, r5, r4
 80003a6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003aa:	d202      	bcs.n	80003b2 <__udivmoddi4+0x14a>
 80003ac:	45a0      	cmp	r8, r4
 80003ae:	f200 80b6 	bhi.w	800051e <__udivmoddi4+0x2b6>
 80003b2:	4618      	mov	r0, r3
 80003b4:	eba4 0408 	sub.w	r4, r4, r8
 80003b8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003bc:	e79f      	b.n	80002fe <__udivmoddi4+0x96>
 80003be:	f1c7 0c20 	rsb	ip, r7, #32
 80003c2:	40bb      	lsls	r3, r7
 80003c4:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003c8:	ea4e 0e03 	orr.w	lr, lr, r3
 80003cc:	fa01 f407 	lsl.w	r4, r1, r7
 80003d0:	fa20 f50c 	lsr.w	r5, r0, ip
 80003d4:	fa21 f30c 	lsr.w	r3, r1, ip
 80003d8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003dc:	4325      	orrs	r5, r4
 80003de:	fbb3 f9f8 	udiv	r9, r3, r8
 80003e2:	0c2c      	lsrs	r4, r5, #16
 80003e4:	fb08 3319 	mls	r3, r8, r9, r3
 80003e8:	fa1f fa8e 	uxth.w	sl, lr
 80003ec:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003f0:	fb09 f40a 	mul.w	r4, r9, sl
 80003f4:	429c      	cmp	r4, r3
 80003f6:	fa02 f207 	lsl.w	r2, r2, r7
 80003fa:	fa00 f107 	lsl.w	r1, r0, r7
 80003fe:	d90b      	bls.n	8000418 <__udivmoddi4+0x1b0>
 8000400:	eb1e 0303 	adds.w	r3, lr, r3
 8000404:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000408:	f080 8087 	bcs.w	800051a <__udivmoddi4+0x2b2>
 800040c:	429c      	cmp	r4, r3
 800040e:	f240 8084 	bls.w	800051a <__udivmoddi4+0x2b2>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4473      	add	r3, lr
 8000418:	1b1b      	subs	r3, r3, r4
 800041a:	b2ad      	uxth	r5, r5
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3310 	mls	r3, r8, r0, r3
 8000424:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000428:	fb00 fa0a 	mul.w	sl, r0, sl
 800042c:	45a2      	cmp	sl, r4
 800042e:	d908      	bls.n	8000442 <__udivmoddi4+0x1da>
 8000430:	eb1e 0404 	adds.w	r4, lr, r4
 8000434:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000438:	d26b      	bcs.n	8000512 <__udivmoddi4+0x2aa>
 800043a:	45a2      	cmp	sl, r4
 800043c:	d969      	bls.n	8000512 <__udivmoddi4+0x2aa>
 800043e:	3802      	subs	r0, #2
 8000440:	4474      	add	r4, lr
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	fba0 8902 	umull	r8, r9, r0, r2
 800044a:	eba4 040a 	sub.w	r4, r4, sl
 800044e:	454c      	cmp	r4, r9
 8000450:	46c2      	mov	sl, r8
 8000452:	464b      	mov	r3, r9
 8000454:	d354      	bcc.n	8000500 <__udivmoddi4+0x298>
 8000456:	d051      	beq.n	80004fc <__udivmoddi4+0x294>
 8000458:	2e00      	cmp	r6, #0
 800045a:	d069      	beq.n	8000530 <__udivmoddi4+0x2c8>
 800045c:	ebb1 050a 	subs.w	r5, r1, sl
 8000460:	eb64 0403 	sbc.w	r4, r4, r3
 8000464:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000468:	40fd      	lsrs	r5, r7
 800046a:	40fc      	lsrs	r4, r7
 800046c:	ea4c 0505 	orr.w	r5, ip, r5
 8000470:	e9c6 5400 	strd	r5, r4, [r6]
 8000474:	2700      	movs	r7, #0
 8000476:	e747      	b.n	8000308 <__udivmoddi4+0xa0>
 8000478:	f1c2 0320 	rsb	r3, r2, #32
 800047c:	fa20 f703 	lsr.w	r7, r0, r3
 8000480:	4095      	lsls	r5, r2
 8000482:	fa01 f002 	lsl.w	r0, r1, r2
 8000486:	fa21 f303 	lsr.w	r3, r1, r3
 800048a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800048e:	4338      	orrs	r0, r7
 8000490:	0c01      	lsrs	r1, r0, #16
 8000492:	fbb3 f7fe 	udiv	r7, r3, lr
 8000496:	fa1f f885 	uxth.w	r8, r5
 800049a:	fb0e 3317 	mls	r3, lr, r7, r3
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb07 f308 	mul.w	r3, r7, r8
 80004a6:	428b      	cmp	r3, r1
 80004a8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ac:	d907      	bls.n	80004be <__udivmoddi4+0x256>
 80004ae:	1869      	adds	r1, r5, r1
 80004b0:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 80004b4:	d22f      	bcs.n	8000516 <__udivmoddi4+0x2ae>
 80004b6:	428b      	cmp	r3, r1
 80004b8:	d92d      	bls.n	8000516 <__udivmoddi4+0x2ae>
 80004ba:	3f02      	subs	r7, #2
 80004bc:	4429      	add	r1, r5
 80004be:	1acb      	subs	r3, r1, r3
 80004c0:	b281      	uxth	r1, r0
 80004c2:	fbb3 f0fe 	udiv	r0, r3, lr
 80004c6:	fb0e 3310 	mls	r3, lr, r0, r3
 80004ca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ce:	fb00 f308 	mul.w	r3, r0, r8
 80004d2:	428b      	cmp	r3, r1
 80004d4:	d907      	bls.n	80004e6 <__udivmoddi4+0x27e>
 80004d6:	1869      	adds	r1, r5, r1
 80004d8:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80004dc:	d217      	bcs.n	800050e <__udivmoddi4+0x2a6>
 80004de:	428b      	cmp	r3, r1
 80004e0:	d915      	bls.n	800050e <__udivmoddi4+0x2a6>
 80004e2:	3802      	subs	r0, #2
 80004e4:	4429      	add	r1, r5
 80004e6:	1ac9      	subs	r1, r1, r3
 80004e8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004ec:	e73b      	b.n	8000366 <__udivmoddi4+0xfe>
 80004ee:	4637      	mov	r7, r6
 80004f0:	4630      	mov	r0, r6
 80004f2:	e709      	b.n	8000308 <__udivmoddi4+0xa0>
 80004f4:	4607      	mov	r7, r0
 80004f6:	e6e7      	b.n	80002c8 <__udivmoddi4+0x60>
 80004f8:	4618      	mov	r0, r3
 80004fa:	e6fb      	b.n	80002f4 <__udivmoddi4+0x8c>
 80004fc:	4541      	cmp	r1, r8
 80004fe:	d2ab      	bcs.n	8000458 <__udivmoddi4+0x1f0>
 8000500:	ebb8 0a02 	subs.w	sl, r8, r2
 8000504:	eb69 020e 	sbc.w	r2, r9, lr
 8000508:	3801      	subs	r0, #1
 800050a:	4613      	mov	r3, r2
 800050c:	e7a4      	b.n	8000458 <__udivmoddi4+0x1f0>
 800050e:	4660      	mov	r0, ip
 8000510:	e7e9      	b.n	80004e6 <__udivmoddi4+0x27e>
 8000512:	4618      	mov	r0, r3
 8000514:	e795      	b.n	8000442 <__udivmoddi4+0x1da>
 8000516:	4667      	mov	r7, ip
 8000518:	e7d1      	b.n	80004be <__udivmoddi4+0x256>
 800051a:	4681      	mov	r9, r0
 800051c:	e77c      	b.n	8000418 <__udivmoddi4+0x1b0>
 800051e:	3802      	subs	r0, #2
 8000520:	442c      	add	r4, r5
 8000522:	e747      	b.n	80003b4 <__udivmoddi4+0x14c>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	442b      	add	r3, r5
 800052a:	e72f      	b.n	800038c <__udivmoddi4+0x124>
 800052c:	4638      	mov	r0, r7
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xda>
 8000530:	4637      	mov	r7, r6
 8000532:	e6e9      	b.n	8000308 <__udivmoddi4+0xa0>

08000534 <__aeabi_idiv0>:
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop

08000538 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	af00      	add	r7, sp, #0
   __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCLERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800053c:	4b08      	ldr	r3, [pc, #32]	; (8000560 <HAL_Init+0x28>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	4a07      	ldr	r2, [pc, #28]	; (8000560 <HAL_Init+0x28>)
 8000542:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000546:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000548:	2003      	movs	r0, #3
 800054a:	f000 f8f9 	bl	8000740 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800054e:	2000      	movs	r0, #0
 8000550:	f000 f808 	bl	8000564 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000554:	f002 f9b2 	bl	80028bc <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000558:	2300      	movs	r3, #0
}
 800055a:	4618      	mov	r0, r3
 800055c:	bd80      	pop	{r7, pc}
 800055e:	bf00      	nop
 8000560:	40023c00 	.word	0x40023c00

08000564 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b082      	sub	sp, #8
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800056c:	4b12      	ldr	r3, [pc, #72]	; (80005b8 <HAL_InitTick+0x54>)
 800056e:	681a      	ldr	r2, [r3, #0]
 8000570:	4b12      	ldr	r3, [pc, #72]	; (80005bc <HAL_InitTick+0x58>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	4619      	mov	r1, r3
 8000576:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800057a:	fbb3 f3f1 	udiv	r3, r3, r1
 800057e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000582:	4618      	mov	r0, r3
 8000584:	f000 f903 	bl	800078e <HAL_SYSTICK_Config>
 8000588:	4603      	mov	r3, r0
 800058a:	2b00      	cmp	r3, #0
 800058c:	d001      	beq.n	8000592 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800058e:	2301      	movs	r3, #1
 8000590:	e00e      	b.n	80005b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	2b0f      	cmp	r3, #15
 8000596:	d80a      	bhi.n	80005ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000598:	2200      	movs	r2, #0
 800059a:	6879      	ldr	r1, [r7, #4]
 800059c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80005a0:	f000 f8d9 	bl	8000756 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005a4:	4a06      	ldr	r2, [pc, #24]	; (80005c0 <HAL_InitTick+0x5c>)
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80005aa:	2300      	movs	r3, #0
 80005ac:	e000      	b.n	80005b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005ae:	2301      	movs	r3, #1
}
 80005b0:	4618      	mov	r0, r3
 80005b2:	3708      	adds	r7, #8
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	20000008 	.word	0x20000008
 80005bc:	20000004 	.word	0x20000004
 80005c0:	20000000 	.word	0x20000000

080005c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  return uwTick;
 80005c8:	4b03      	ldr	r3, [pc, #12]	; (80005d8 <HAL_GetTick+0x14>)
 80005ca:	681b      	ldr	r3, [r3, #0]
}
 80005cc:	4618      	mov	r0, r3
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	20000028 	.word	0x20000028

080005dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	f003 0307 	and.w	r3, r3, #7
 80005ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005ec:	4b0b      	ldr	r3, [pc, #44]	; (800061c <__NVIC_SetPriorityGrouping+0x40>)
 80005ee:	68db      	ldr	r3, [r3, #12]
 80005f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005f2:	68ba      	ldr	r2, [r7, #8]
 80005f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005f8:	4013      	ands	r3, r2
 80005fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000600:	68bb      	ldr	r3, [r7, #8]
 8000602:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000604:	4b06      	ldr	r3, [pc, #24]	; (8000620 <__NVIC_SetPriorityGrouping+0x44>)
 8000606:	4313      	orrs	r3, r2
 8000608:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800060a:	4a04      	ldr	r2, [pc, #16]	; (800061c <__NVIC_SetPriorityGrouping+0x40>)
 800060c:	68bb      	ldr	r3, [r7, #8]
 800060e:	60d3      	str	r3, [r2, #12]
}
 8000610:	bf00      	nop
 8000612:	3714      	adds	r7, #20
 8000614:	46bd      	mov	sp, r7
 8000616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061a:	4770      	bx	lr
 800061c:	e000ed00 	.word	0xe000ed00
 8000620:	05fa0000 	.word	0x05fa0000

08000624 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000628:	4b04      	ldr	r3, [pc, #16]	; (800063c <__NVIC_GetPriorityGrouping+0x18>)
 800062a:	68db      	ldr	r3, [r3, #12]
 800062c:	0a1b      	lsrs	r3, r3, #8
 800062e:	f003 0307 	and.w	r3, r3, #7
}
 8000632:	4618      	mov	r0, r3
 8000634:	46bd      	mov	sp, r7
 8000636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063a:	4770      	bx	lr
 800063c:	e000ed00 	.word	0xe000ed00

08000640 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000640:	b480      	push	{r7}
 8000642:	b083      	sub	sp, #12
 8000644:	af00      	add	r7, sp, #0
 8000646:	4603      	mov	r3, r0
 8000648:	6039      	str	r1, [r7, #0]
 800064a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800064c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000650:	2b00      	cmp	r3, #0
 8000652:	db0a      	blt.n	800066a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	b2da      	uxtb	r2, r3
 8000658:	490c      	ldr	r1, [pc, #48]	; (800068c <__NVIC_SetPriority+0x4c>)
 800065a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800065e:	0112      	lsls	r2, r2, #4
 8000660:	b2d2      	uxtb	r2, r2
 8000662:	440b      	add	r3, r1
 8000664:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000668:	e00a      	b.n	8000680 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800066a:	683b      	ldr	r3, [r7, #0]
 800066c:	b2da      	uxtb	r2, r3
 800066e:	4908      	ldr	r1, [pc, #32]	; (8000690 <__NVIC_SetPriority+0x50>)
 8000670:	79fb      	ldrb	r3, [r7, #7]
 8000672:	f003 030f 	and.w	r3, r3, #15
 8000676:	3b04      	subs	r3, #4
 8000678:	0112      	lsls	r2, r2, #4
 800067a:	b2d2      	uxtb	r2, r2
 800067c:	440b      	add	r3, r1
 800067e:	761a      	strb	r2, [r3, #24]
}
 8000680:	bf00      	nop
 8000682:	370c      	adds	r7, #12
 8000684:	46bd      	mov	sp, r7
 8000686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068a:	4770      	bx	lr
 800068c:	e000e100 	.word	0xe000e100
 8000690:	e000ed00 	.word	0xe000ed00

08000694 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000694:	b480      	push	{r7}
 8000696:	b089      	sub	sp, #36	; 0x24
 8000698:	af00      	add	r7, sp, #0
 800069a:	60f8      	str	r0, [r7, #12]
 800069c:	60b9      	str	r1, [r7, #8]
 800069e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	f003 0307 	and.w	r3, r3, #7
 80006a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006a8:	69fb      	ldr	r3, [r7, #28]
 80006aa:	f1c3 0307 	rsb	r3, r3, #7
 80006ae:	2b04      	cmp	r3, #4
 80006b0:	bf28      	it	cs
 80006b2:	2304      	movcs	r3, #4
 80006b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006b6:	69fb      	ldr	r3, [r7, #28]
 80006b8:	3304      	adds	r3, #4
 80006ba:	2b06      	cmp	r3, #6
 80006bc:	d902      	bls.n	80006c4 <NVIC_EncodePriority+0x30>
 80006be:	69fb      	ldr	r3, [r7, #28]
 80006c0:	3b03      	subs	r3, #3
 80006c2:	e000      	b.n	80006c6 <NVIC_EncodePriority+0x32>
 80006c4:	2300      	movs	r3, #0
 80006c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80006cc:	69bb      	ldr	r3, [r7, #24]
 80006ce:	fa02 f303 	lsl.w	r3, r2, r3
 80006d2:	43da      	mvns	r2, r3
 80006d4:	68bb      	ldr	r3, [r7, #8]
 80006d6:	401a      	ands	r2, r3
 80006d8:	697b      	ldr	r3, [r7, #20]
 80006da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006dc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80006e0:	697b      	ldr	r3, [r7, #20]
 80006e2:	fa01 f303 	lsl.w	r3, r1, r3
 80006e6:	43d9      	mvns	r1, r3
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006ec:	4313      	orrs	r3, r2
         );
}
 80006ee:	4618      	mov	r0, r3
 80006f0:	3724      	adds	r7, #36	; 0x24
 80006f2:	46bd      	mov	sp, r7
 80006f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f8:	4770      	bx	lr
	...

080006fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b082      	sub	sp, #8
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	3b01      	subs	r3, #1
 8000708:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800070c:	d301      	bcc.n	8000712 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800070e:	2301      	movs	r3, #1
 8000710:	e00f      	b.n	8000732 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000712:	4a0a      	ldr	r2, [pc, #40]	; (800073c <SysTick_Config+0x40>)
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	3b01      	subs	r3, #1
 8000718:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800071a:	210f      	movs	r1, #15
 800071c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000720:	f7ff ff8e 	bl	8000640 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000724:	4b05      	ldr	r3, [pc, #20]	; (800073c <SysTick_Config+0x40>)
 8000726:	2200      	movs	r2, #0
 8000728:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800072a:	4b04      	ldr	r3, [pc, #16]	; (800073c <SysTick_Config+0x40>)
 800072c:	2207      	movs	r2, #7
 800072e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000730:	2300      	movs	r3, #0
}
 8000732:	4618      	mov	r0, r3
 8000734:	3708      	adds	r7, #8
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	e000e010 	.word	0xe000e010

08000740 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000748:	6878      	ldr	r0, [r7, #4]
 800074a:	f7ff ff47 	bl	80005dc <__NVIC_SetPriorityGrouping>
}
 800074e:	bf00      	nop
 8000750:	3708      	adds	r7, #8
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}

08000756 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000756:	b580      	push	{r7, lr}
 8000758:	b086      	sub	sp, #24
 800075a:	af00      	add	r7, sp, #0
 800075c:	4603      	mov	r3, r0
 800075e:	60b9      	str	r1, [r7, #8]
 8000760:	607a      	str	r2, [r7, #4]
 8000762:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000764:	2300      	movs	r3, #0
 8000766:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000768:	f7ff ff5c 	bl	8000624 <__NVIC_GetPriorityGrouping>
 800076c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800076e:	687a      	ldr	r2, [r7, #4]
 8000770:	68b9      	ldr	r1, [r7, #8]
 8000772:	6978      	ldr	r0, [r7, #20]
 8000774:	f7ff ff8e 	bl	8000694 <NVIC_EncodePriority>
 8000778:	4602      	mov	r2, r0
 800077a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800077e:	4611      	mov	r1, r2
 8000780:	4618      	mov	r0, r3
 8000782:	f7ff ff5d 	bl	8000640 <__NVIC_SetPriority>
}
 8000786:	bf00      	nop
 8000788:	3718      	adds	r7, #24
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}

0800078e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800078e:	b580      	push	{r7, lr}
 8000790:	b082      	sub	sp, #8
 8000792:	af00      	add	r7, sp, #0
 8000794:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000796:	6878      	ldr	r0, [r7, #4]
 8000798:	f7ff ffb0 	bl	80006fc <SysTick_Config>
 800079c:	4603      	mov	r3, r0
}
 800079e:	4618      	mov	r0, r3
 80007a0:	3708      	adds	r7, #8
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
	...

080007a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007a8:	b480      	push	{r7}
 80007aa:	b089      	sub	sp, #36	; 0x24
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
 80007b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80007b2:	2300      	movs	r3, #0
 80007b4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80007b6:	2300      	movs	r3, #0
 80007b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80007ba:	2300      	movs	r3, #0
 80007bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80007be:	2300      	movs	r3, #0
 80007c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80007c2:	2300      	movs	r3, #0
 80007c4:	61fb      	str	r3, [r7, #28]
 80007c6:	e175      	b.n	8000ab4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80007c8:	2201      	movs	r2, #1
 80007ca:	69fb      	ldr	r3, [r7, #28]
 80007cc:	fa02 f303 	lsl.w	r3, r2, r3
 80007d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	697a      	ldr	r2, [r7, #20]
 80007d8:	4013      	ands	r3, r2
 80007da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80007dc:	693a      	ldr	r2, [r7, #16]
 80007de:	697b      	ldr	r3, [r7, #20]
 80007e0:	429a      	cmp	r2, r3
 80007e2:	f040 8164 	bne.w	8000aae <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	685b      	ldr	r3, [r3, #4]
 80007ea:	2b02      	cmp	r3, #2
 80007ec:	d003      	beq.n	80007f6 <HAL_GPIO_Init+0x4e>
 80007ee:	683b      	ldr	r3, [r7, #0]
 80007f0:	685b      	ldr	r3, [r3, #4]
 80007f2:	2b12      	cmp	r3, #18
 80007f4:	d123      	bne.n	800083e <HAL_GPIO_Init+0x96>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80007f6:	69fb      	ldr	r3, [r7, #28]
 80007f8:	08da      	lsrs	r2, r3, #3
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	3208      	adds	r2, #8
 80007fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000802:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000804:	69fb      	ldr	r3, [r7, #28]
 8000806:	f003 0307 	and.w	r3, r3, #7
 800080a:	009b      	lsls	r3, r3, #2
 800080c:	220f      	movs	r2, #15
 800080e:	fa02 f303 	lsl.w	r3, r2, r3
 8000812:	43db      	mvns	r3, r3
 8000814:	69ba      	ldr	r2, [r7, #24]
 8000816:	4013      	ands	r3, r2
 8000818:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800081a:	683b      	ldr	r3, [r7, #0]
 800081c:	691a      	ldr	r2, [r3, #16]
 800081e:	69fb      	ldr	r3, [r7, #28]
 8000820:	f003 0307 	and.w	r3, r3, #7
 8000824:	009b      	lsls	r3, r3, #2
 8000826:	fa02 f303 	lsl.w	r3, r2, r3
 800082a:	69ba      	ldr	r2, [r7, #24]
 800082c:	4313      	orrs	r3, r2
 800082e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8000830:	69fb      	ldr	r3, [r7, #28]
 8000832:	08da      	lsrs	r2, r3, #3
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	3208      	adds	r2, #8
 8000838:	69b9      	ldr	r1, [r7, #24]
 800083a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000844:	69fb      	ldr	r3, [r7, #28]
 8000846:	005b      	lsls	r3, r3, #1
 8000848:	2203      	movs	r2, #3
 800084a:	fa02 f303 	lsl.w	r3, r2, r3
 800084e:	43db      	mvns	r3, r3
 8000850:	69ba      	ldr	r2, [r7, #24]
 8000852:	4013      	ands	r3, r2
 8000854:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	685b      	ldr	r3, [r3, #4]
 800085a:	f003 0203 	and.w	r2, r3, #3
 800085e:	69fb      	ldr	r3, [r7, #28]
 8000860:	005b      	lsls	r3, r3, #1
 8000862:	fa02 f303 	lsl.w	r3, r2, r3
 8000866:	69ba      	ldr	r2, [r7, #24]
 8000868:	4313      	orrs	r3, r2
 800086a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	69ba      	ldr	r2, [r7, #24]
 8000870:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000872:	683b      	ldr	r3, [r7, #0]
 8000874:	685b      	ldr	r3, [r3, #4]
 8000876:	2b01      	cmp	r3, #1
 8000878:	d00b      	beq.n	8000892 <HAL_GPIO_Init+0xea>
 800087a:	683b      	ldr	r3, [r7, #0]
 800087c:	685b      	ldr	r3, [r3, #4]
 800087e:	2b02      	cmp	r3, #2
 8000880:	d007      	beq.n	8000892 <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000886:	2b11      	cmp	r3, #17
 8000888:	d003      	beq.n	8000892 <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	685b      	ldr	r3, [r3, #4]
 800088e:	2b12      	cmp	r3, #18
 8000890:	d130      	bne.n	80008f4 <HAL_GPIO_Init+0x14c>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	689b      	ldr	r3, [r3, #8]
 8000896:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000898:	69fb      	ldr	r3, [r7, #28]
 800089a:	005b      	lsls	r3, r3, #1
 800089c:	2203      	movs	r2, #3
 800089e:	fa02 f303 	lsl.w	r3, r2, r3
 80008a2:	43db      	mvns	r3, r3
 80008a4:	69ba      	ldr	r2, [r7, #24]
 80008a6:	4013      	ands	r3, r2
 80008a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80008aa:	683b      	ldr	r3, [r7, #0]
 80008ac:	68da      	ldr	r2, [r3, #12]
 80008ae:	69fb      	ldr	r3, [r7, #28]
 80008b0:	005b      	lsls	r3, r3, #1
 80008b2:	fa02 f303 	lsl.w	r3, r2, r3
 80008b6:	69ba      	ldr	r2, [r7, #24]
 80008b8:	4313      	orrs	r3, r2
 80008ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	69ba      	ldr	r2, [r7, #24]
 80008c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	685b      	ldr	r3, [r3, #4]
 80008c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80008c8:	2201      	movs	r2, #1
 80008ca:	69fb      	ldr	r3, [r7, #28]
 80008cc:	fa02 f303 	lsl.w	r3, r2, r3
 80008d0:	43db      	mvns	r3, r3
 80008d2:	69ba      	ldr	r2, [r7, #24]
 80008d4:	4013      	ands	r3, r2
 80008d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80008d8:	683b      	ldr	r3, [r7, #0]
 80008da:	685b      	ldr	r3, [r3, #4]
 80008dc:	091b      	lsrs	r3, r3, #4
 80008de:	f003 0201 	and.w	r2, r3, #1
 80008e2:	69fb      	ldr	r3, [r7, #28]
 80008e4:	fa02 f303 	lsl.w	r3, r2, r3
 80008e8:	69ba      	ldr	r2, [r7, #24]
 80008ea:	4313      	orrs	r3, r2
 80008ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	69ba      	ldr	r2, [r7, #24]
 80008f2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	68db      	ldr	r3, [r3, #12]
 80008f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80008fa:	69fb      	ldr	r3, [r7, #28]
 80008fc:	005b      	lsls	r3, r3, #1
 80008fe:	2203      	movs	r2, #3
 8000900:	fa02 f303 	lsl.w	r3, r2, r3
 8000904:	43db      	mvns	r3, r3
 8000906:	69ba      	ldr	r2, [r7, #24]
 8000908:	4013      	ands	r3, r2
 800090a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	689a      	ldr	r2, [r3, #8]
 8000910:	69fb      	ldr	r3, [r7, #28]
 8000912:	005b      	lsls	r3, r3, #1
 8000914:	fa02 f303 	lsl.w	r3, r2, r3
 8000918:	69ba      	ldr	r2, [r7, #24]
 800091a:	4313      	orrs	r3, r2
 800091c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	69ba      	ldr	r2, [r7, #24]
 8000922:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	685b      	ldr	r3, [r3, #4]
 8000928:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800092c:	2b00      	cmp	r3, #0
 800092e:	f000 80be 	beq.w	8000aae <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000932:	4b65      	ldr	r3, [pc, #404]	; (8000ac8 <HAL_GPIO_Init+0x320>)
 8000934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000936:	4a64      	ldr	r2, [pc, #400]	; (8000ac8 <HAL_GPIO_Init+0x320>)
 8000938:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800093c:	6453      	str	r3, [r2, #68]	; 0x44
 800093e:	4b62      	ldr	r3, [pc, #392]	; (8000ac8 <HAL_GPIO_Init+0x320>)
 8000940:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000942:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000946:	60fb      	str	r3, [r7, #12]
 8000948:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800094a:	4a60      	ldr	r2, [pc, #384]	; (8000acc <HAL_GPIO_Init+0x324>)
 800094c:	69fb      	ldr	r3, [r7, #28]
 800094e:	089b      	lsrs	r3, r3, #2
 8000950:	3302      	adds	r3, #2
 8000952:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000956:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000958:	69fb      	ldr	r3, [r7, #28]
 800095a:	f003 0303 	and.w	r3, r3, #3
 800095e:	009b      	lsls	r3, r3, #2
 8000960:	220f      	movs	r2, #15
 8000962:	fa02 f303 	lsl.w	r3, r2, r3
 8000966:	43db      	mvns	r3, r3
 8000968:	69ba      	ldr	r2, [r7, #24]
 800096a:	4013      	ands	r3, r2
 800096c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	4a57      	ldr	r2, [pc, #348]	; (8000ad0 <HAL_GPIO_Init+0x328>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d037      	beq.n	80009e6 <HAL_GPIO_Init+0x23e>
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	4a56      	ldr	r2, [pc, #344]	; (8000ad4 <HAL_GPIO_Init+0x32c>)
 800097a:	4293      	cmp	r3, r2
 800097c:	d031      	beq.n	80009e2 <HAL_GPIO_Init+0x23a>
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	4a55      	ldr	r2, [pc, #340]	; (8000ad8 <HAL_GPIO_Init+0x330>)
 8000982:	4293      	cmp	r3, r2
 8000984:	d02b      	beq.n	80009de <HAL_GPIO_Init+0x236>
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	4a54      	ldr	r2, [pc, #336]	; (8000adc <HAL_GPIO_Init+0x334>)
 800098a:	4293      	cmp	r3, r2
 800098c:	d025      	beq.n	80009da <HAL_GPIO_Init+0x232>
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	4a53      	ldr	r2, [pc, #332]	; (8000ae0 <HAL_GPIO_Init+0x338>)
 8000992:	4293      	cmp	r3, r2
 8000994:	d01f      	beq.n	80009d6 <HAL_GPIO_Init+0x22e>
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	4a52      	ldr	r2, [pc, #328]	; (8000ae4 <HAL_GPIO_Init+0x33c>)
 800099a:	4293      	cmp	r3, r2
 800099c:	d019      	beq.n	80009d2 <HAL_GPIO_Init+0x22a>
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	4a51      	ldr	r2, [pc, #324]	; (8000ae8 <HAL_GPIO_Init+0x340>)
 80009a2:	4293      	cmp	r3, r2
 80009a4:	d013      	beq.n	80009ce <HAL_GPIO_Init+0x226>
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	4a50      	ldr	r2, [pc, #320]	; (8000aec <HAL_GPIO_Init+0x344>)
 80009aa:	4293      	cmp	r3, r2
 80009ac:	d00d      	beq.n	80009ca <HAL_GPIO_Init+0x222>
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	4a4f      	ldr	r2, [pc, #316]	; (8000af0 <HAL_GPIO_Init+0x348>)
 80009b2:	4293      	cmp	r3, r2
 80009b4:	d007      	beq.n	80009c6 <HAL_GPIO_Init+0x21e>
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	4a4e      	ldr	r2, [pc, #312]	; (8000af4 <HAL_GPIO_Init+0x34c>)
 80009ba:	4293      	cmp	r3, r2
 80009bc:	d101      	bne.n	80009c2 <HAL_GPIO_Init+0x21a>
 80009be:	2309      	movs	r3, #9
 80009c0:	e012      	b.n	80009e8 <HAL_GPIO_Init+0x240>
 80009c2:	230a      	movs	r3, #10
 80009c4:	e010      	b.n	80009e8 <HAL_GPIO_Init+0x240>
 80009c6:	2308      	movs	r3, #8
 80009c8:	e00e      	b.n	80009e8 <HAL_GPIO_Init+0x240>
 80009ca:	2307      	movs	r3, #7
 80009cc:	e00c      	b.n	80009e8 <HAL_GPIO_Init+0x240>
 80009ce:	2306      	movs	r3, #6
 80009d0:	e00a      	b.n	80009e8 <HAL_GPIO_Init+0x240>
 80009d2:	2305      	movs	r3, #5
 80009d4:	e008      	b.n	80009e8 <HAL_GPIO_Init+0x240>
 80009d6:	2304      	movs	r3, #4
 80009d8:	e006      	b.n	80009e8 <HAL_GPIO_Init+0x240>
 80009da:	2303      	movs	r3, #3
 80009dc:	e004      	b.n	80009e8 <HAL_GPIO_Init+0x240>
 80009de:	2302      	movs	r3, #2
 80009e0:	e002      	b.n	80009e8 <HAL_GPIO_Init+0x240>
 80009e2:	2301      	movs	r3, #1
 80009e4:	e000      	b.n	80009e8 <HAL_GPIO_Init+0x240>
 80009e6:	2300      	movs	r3, #0
 80009e8:	69fa      	ldr	r2, [r7, #28]
 80009ea:	f002 0203 	and.w	r2, r2, #3
 80009ee:	0092      	lsls	r2, r2, #2
 80009f0:	4093      	lsls	r3, r2
 80009f2:	69ba      	ldr	r2, [r7, #24]
 80009f4:	4313      	orrs	r3, r2
 80009f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80009f8:	4934      	ldr	r1, [pc, #208]	; (8000acc <HAL_GPIO_Init+0x324>)
 80009fa:	69fb      	ldr	r3, [r7, #28]
 80009fc:	089b      	lsrs	r3, r3, #2
 80009fe:	3302      	adds	r3, #2
 8000a00:	69ba      	ldr	r2, [r7, #24]
 8000a02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a06:	4b3c      	ldr	r3, [pc, #240]	; (8000af8 <HAL_GPIO_Init+0x350>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a0c:	693b      	ldr	r3, [r7, #16]
 8000a0e:	43db      	mvns	r3, r3
 8000a10:	69ba      	ldr	r2, [r7, #24]
 8000a12:	4013      	ands	r3, r2
 8000a14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a16:	683b      	ldr	r3, [r7, #0]
 8000a18:	685b      	ldr	r3, [r3, #4]
 8000a1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d003      	beq.n	8000a2a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000a22:	69ba      	ldr	r2, [r7, #24]
 8000a24:	693b      	ldr	r3, [r7, #16]
 8000a26:	4313      	orrs	r3, r2
 8000a28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000a2a:	4a33      	ldr	r2, [pc, #204]	; (8000af8 <HAL_GPIO_Init+0x350>)
 8000a2c:	69bb      	ldr	r3, [r7, #24]
 8000a2e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000a30:	4b31      	ldr	r3, [pc, #196]	; (8000af8 <HAL_GPIO_Init+0x350>)
 8000a32:	685b      	ldr	r3, [r3, #4]
 8000a34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a36:	693b      	ldr	r3, [r7, #16]
 8000a38:	43db      	mvns	r3, r3
 8000a3a:	69ba      	ldr	r2, [r7, #24]
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	685b      	ldr	r3, [r3, #4]
 8000a44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d003      	beq.n	8000a54 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000a4c:	69ba      	ldr	r2, [r7, #24]
 8000a4e:	693b      	ldr	r3, [r7, #16]
 8000a50:	4313      	orrs	r3, r2
 8000a52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000a54:	4a28      	ldr	r2, [pc, #160]	; (8000af8 <HAL_GPIO_Init+0x350>)
 8000a56:	69bb      	ldr	r3, [r7, #24]
 8000a58:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000a5a:	4b27      	ldr	r3, [pc, #156]	; (8000af8 <HAL_GPIO_Init+0x350>)
 8000a5c:	689b      	ldr	r3, [r3, #8]
 8000a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a60:	693b      	ldr	r3, [r7, #16]
 8000a62:	43db      	mvns	r3, r3
 8000a64:	69ba      	ldr	r2, [r7, #24]
 8000a66:	4013      	ands	r3, r2
 8000a68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	685b      	ldr	r3, [r3, #4]
 8000a6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d003      	beq.n	8000a7e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8000a76:	69ba      	ldr	r2, [r7, #24]
 8000a78:	693b      	ldr	r3, [r7, #16]
 8000a7a:	4313      	orrs	r3, r2
 8000a7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000a7e:	4a1e      	ldr	r2, [pc, #120]	; (8000af8 <HAL_GPIO_Init+0x350>)
 8000a80:	69bb      	ldr	r3, [r7, #24]
 8000a82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000a84:	4b1c      	ldr	r3, [pc, #112]	; (8000af8 <HAL_GPIO_Init+0x350>)
 8000a86:	68db      	ldr	r3, [r3, #12]
 8000a88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a8a:	693b      	ldr	r3, [r7, #16]
 8000a8c:	43db      	mvns	r3, r3
 8000a8e:	69ba      	ldr	r2, [r7, #24]
 8000a90:	4013      	ands	r3, r2
 8000a92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d003      	beq.n	8000aa8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8000aa0:	69ba      	ldr	r2, [r7, #24]
 8000aa2:	693b      	ldr	r3, [r7, #16]
 8000aa4:	4313      	orrs	r3, r2
 8000aa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000aa8:	4a13      	ldr	r2, [pc, #76]	; (8000af8 <HAL_GPIO_Init+0x350>)
 8000aaa:	69bb      	ldr	r3, [r7, #24]
 8000aac:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000aae:	69fb      	ldr	r3, [r7, #28]
 8000ab0:	3301      	adds	r3, #1
 8000ab2:	61fb      	str	r3, [r7, #28]
 8000ab4:	69fb      	ldr	r3, [r7, #28]
 8000ab6:	2b0f      	cmp	r3, #15
 8000ab8:	f67f ae86 	bls.w	80007c8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8000abc:	bf00      	nop
 8000abe:	3724      	adds	r7, #36	; 0x24
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac6:	4770      	bx	lr
 8000ac8:	40023800 	.word	0x40023800
 8000acc:	40013800 	.word	0x40013800
 8000ad0:	40020000 	.word	0x40020000
 8000ad4:	40020400 	.word	0x40020400
 8000ad8:	40020800 	.word	0x40020800
 8000adc:	40020c00 	.word	0x40020c00
 8000ae0:	40021000 	.word	0x40021000
 8000ae4:	40021400 	.word	0x40021400
 8000ae8:	40021800 	.word	0x40021800
 8000aec:	40021c00 	.word	0x40021c00
 8000af0:	40022000 	.word	0x40022000
 8000af4:	40022400 	.word	0x40022400
 8000af8:	40013c00 	.word	0x40013c00

08000afc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b083      	sub	sp, #12
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
 8000b04:	460b      	mov	r3, r1
 8000b06:	807b      	strh	r3, [r7, #2]
 8000b08:	4613      	mov	r3, r2
 8000b0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b0c:	787b      	ldrb	r3, [r7, #1]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d003      	beq.n	8000b1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000b12:	887a      	ldrh	r2, [r7, #2]
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8000b18:	e003      	b.n	8000b22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8000b1a:	887b      	ldrh	r3, [r7, #2]
 8000b1c:	041a      	lsls	r2, r3, #16
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	619a      	str	r2, [r3, #24]
}
 8000b22:	bf00      	nop
 8000b24:	370c      	adds	r7, #12
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
	...

08000b30 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8000b36:	2300      	movs	r3, #0
 8000b38:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8000b3a:	4b23      	ldr	r3, [pc, #140]	; (8000bc8 <HAL_PWREx_EnableOverDrive+0x98>)
 8000b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b3e:	4a22      	ldr	r2, [pc, #136]	; (8000bc8 <HAL_PWREx_EnableOverDrive+0x98>)
 8000b40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b44:	6413      	str	r3, [r2, #64]	; 0x40
 8000b46:	4b20      	ldr	r3, [pc, #128]	; (8000bc8 <HAL_PWREx_EnableOverDrive+0x98>)
 8000b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b4e:	603b      	str	r3, [r7, #0]
 8000b50:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000b52:	4b1e      	ldr	r3, [pc, #120]	; (8000bcc <HAL_PWREx_EnableOverDrive+0x9c>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	4a1d      	ldr	r2, [pc, #116]	; (8000bcc <HAL_PWREx_EnableOverDrive+0x9c>)
 8000b58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b5c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000b5e:	f7ff fd31 	bl	80005c4 <HAL_GetTick>
 8000b62:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000b64:	e009      	b.n	8000b7a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000b66:	f7ff fd2d 	bl	80005c4 <HAL_GetTick>
 8000b6a:	4602      	mov	r2, r0
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	1ad3      	subs	r3, r2, r3
 8000b70:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000b74:	d901      	bls.n	8000b7a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8000b76:	2303      	movs	r3, #3
 8000b78:	e022      	b.n	8000bc0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000b7a:	4b14      	ldr	r3, [pc, #80]	; (8000bcc <HAL_PWREx_EnableOverDrive+0x9c>)
 8000b7c:	685b      	ldr	r3, [r3, #4]
 8000b7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b86:	d1ee      	bne.n	8000b66 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000b88:	4b10      	ldr	r3, [pc, #64]	; (8000bcc <HAL_PWREx_EnableOverDrive+0x9c>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a0f      	ldr	r2, [pc, #60]	; (8000bcc <HAL_PWREx_EnableOverDrive+0x9c>)
 8000b8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b92:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000b94:	f7ff fd16 	bl	80005c4 <HAL_GetTick>
 8000b98:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000b9a:	e009      	b.n	8000bb0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000b9c:	f7ff fd12 	bl	80005c4 <HAL_GetTick>
 8000ba0:	4602      	mov	r2, r0
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	1ad3      	subs	r3, r2, r3
 8000ba6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000baa:	d901      	bls.n	8000bb0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8000bac:	2303      	movs	r3, #3
 8000bae:	e007      	b.n	8000bc0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000bb0:	4b06      	ldr	r3, [pc, #24]	; (8000bcc <HAL_PWREx_EnableOverDrive+0x9c>)
 8000bb2:	685b      	ldr	r3, [r3, #4]
 8000bb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bb8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000bbc:	d1ee      	bne.n	8000b9c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8000bbe:	2300      	movs	r3, #0
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	3708      	adds	r7, #8
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	40023800 	.word	0x40023800
 8000bcc:	40007000 	.word	0x40007000

08000bd0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b086      	sub	sp, #24
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d101      	bne.n	8000be6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8000be2:	2301      	movs	r3, #1
 8000be4:	e25e      	b.n	80010a4 <HAL_RCC_OscConfig+0x4d4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	f003 0301 	and.w	r3, r3, #1
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	f000 8087 	beq.w	8000d02 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000bf4:	4b96      	ldr	r3, [pc, #600]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000bf6:	689b      	ldr	r3, [r3, #8]
 8000bf8:	f003 030c 	and.w	r3, r3, #12
 8000bfc:	2b04      	cmp	r3, #4
 8000bfe:	d00c      	beq.n	8000c1a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000c00:	4b93      	ldr	r3, [pc, #588]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000c02:	689b      	ldr	r3, [r3, #8]
 8000c04:	f003 030c 	and.w	r3, r3, #12
 8000c08:	2b08      	cmp	r3, #8
 8000c0a:	d112      	bne.n	8000c32 <HAL_RCC_OscConfig+0x62>
 8000c0c:	4b90      	ldr	r3, [pc, #576]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c14:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000c18:	d10b      	bne.n	8000c32 <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c1a:	4b8d      	ldr	r3, [pc, #564]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d06c      	beq.n	8000d00 <HAL_RCC_OscConfig+0x130>
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d168      	bne.n	8000d00 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8000c2e:	2301      	movs	r3, #1
 8000c30:	e238      	b.n	80010a4 <HAL_RCC_OscConfig+0x4d4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	685b      	ldr	r3, [r3, #4]
 8000c36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c3a:	d106      	bne.n	8000c4a <HAL_RCC_OscConfig+0x7a>
 8000c3c:	4b84      	ldr	r3, [pc, #528]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a83      	ldr	r2, [pc, #524]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000c42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c46:	6013      	str	r3, [r2, #0]
 8000c48:	e02e      	b.n	8000ca8 <HAL_RCC_OscConfig+0xd8>
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	685b      	ldr	r3, [r3, #4]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d10c      	bne.n	8000c6c <HAL_RCC_OscConfig+0x9c>
 8000c52:	4b7f      	ldr	r3, [pc, #508]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4a7e      	ldr	r2, [pc, #504]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000c58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c5c:	6013      	str	r3, [r2, #0]
 8000c5e:	4b7c      	ldr	r3, [pc, #496]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	4a7b      	ldr	r2, [pc, #492]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000c64:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c68:	6013      	str	r3, [r2, #0]
 8000c6a:	e01d      	b.n	8000ca8 <HAL_RCC_OscConfig+0xd8>
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	685b      	ldr	r3, [r3, #4]
 8000c70:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c74:	d10c      	bne.n	8000c90 <HAL_RCC_OscConfig+0xc0>
 8000c76:	4b76      	ldr	r3, [pc, #472]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	4a75      	ldr	r2, [pc, #468]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000c7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c80:	6013      	str	r3, [r2, #0]
 8000c82:	4b73      	ldr	r3, [pc, #460]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	4a72      	ldr	r2, [pc, #456]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000c88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c8c:	6013      	str	r3, [r2, #0]
 8000c8e:	e00b      	b.n	8000ca8 <HAL_RCC_OscConfig+0xd8>
 8000c90:	4b6f      	ldr	r3, [pc, #444]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a6e      	ldr	r2, [pc, #440]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000c96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c9a:	6013      	str	r3, [r2, #0]
 8000c9c:	4b6c      	ldr	r3, [pc, #432]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a6b      	ldr	r2, [pc, #428]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000ca2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ca6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d013      	beq.n	8000cd8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000cb0:	f7ff fc88 	bl	80005c4 <HAL_GetTick>
 8000cb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cb6:	e008      	b.n	8000cca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000cb8:	f7ff fc84 	bl	80005c4 <HAL_GetTick>
 8000cbc:	4602      	mov	r2, r0
 8000cbe:	693b      	ldr	r3, [r7, #16]
 8000cc0:	1ad3      	subs	r3, r2, r3
 8000cc2:	2b64      	cmp	r3, #100	; 0x64
 8000cc4:	d901      	bls.n	8000cca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000cc6:	2303      	movs	r3, #3
 8000cc8:	e1ec      	b.n	80010a4 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cca:	4b61      	ldr	r3, [pc, #388]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d0f0      	beq.n	8000cb8 <HAL_RCC_OscConfig+0xe8>
 8000cd6:	e014      	b.n	8000d02 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000cd8:	f7ff fc74 	bl	80005c4 <HAL_GetTick>
 8000cdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cde:	e008      	b.n	8000cf2 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ce0:	f7ff fc70 	bl	80005c4 <HAL_GetTick>
 8000ce4:	4602      	mov	r2, r0
 8000ce6:	693b      	ldr	r3, [r7, #16]
 8000ce8:	1ad3      	subs	r3, r2, r3
 8000cea:	2b64      	cmp	r3, #100	; 0x64
 8000cec:	d901      	bls.n	8000cf2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8000cee:	2303      	movs	r3, #3
 8000cf0:	e1d8      	b.n	80010a4 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cf2:	4b57      	ldr	r3, [pc, #348]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d1f0      	bne.n	8000ce0 <HAL_RCC_OscConfig+0x110>
 8000cfe:	e000      	b.n	8000d02 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f003 0302 	and.w	r3, r3, #2
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d069      	beq.n	8000de2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d0e:	4b50      	ldr	r3, [pc, #320]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000d10:	689b      	ldr	r3, [r3, #8]
 8000d12:	f003 030c 	and.w	r3, r3, #12
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d00b      	beq.n	8000d32 <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000d1a:	4b4d      	ldr	r3, [pc, #308]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000d1c:	689b      	ldr	r3, [r3, #8]
 8000d1e:	f003 030c 	and.w	r3, r3, #12
 8000d22:	2b08      	cmp	r3, #8
 8000d24:	d11c      	bne.n	8000d60 <HAL_RCC_OscConfig+0x190>
 8000d26:	4b4a      	ldr	r3, [pc, #296]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000d28:	685b      	ldr	r3, [r3, #4]
 8000d2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d116      	bne.n	8000d60 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d32:	4b47      	ldr	r3, [pc, #284]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f003 0302 	and.w	r3, r3, #2
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d005      	beq.n	8000d4a <HAL_RCC_OscConfig+0x17a>
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	68db      	ldr	r3, [r3, #12]
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d001      	beq.n	8000d4a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8000d46:	2301      	movs	r3, #1
 8000d48:	e1ac      	b.n	80010a4 <HAL_RCC_OscConfig+0x4d4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d4a:	4b41      	ldr	r3, [pc, #260]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	691b      	ldr	r3, [r3, #16]
 8000d56:	00db      	lsls	r3, r3, #3
 8000d58:	493d      	ldr	r1, [pc, #244]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000d5a:	4313      	orrs	r3, r2
 8000d5c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d5e:	e040      	b.n	8000de2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	68db      	ldr	r3, [r3, #12]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d023      	beq.n	8000db0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d68:	4b39      	ldr	r3, [pc, #228]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a38      	ldr	r2, [pc, #224]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000d6e:	f043 0301 	orr.w	r3, r3, #1
 8000d72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d74:	f7ff fc26 	bl	80005c4 <HAL_GetTick>
 8000d78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d7a:	e008      	b.n	8000d8e <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d7c:	f7ff fc22 	bl	80005c4 <HAL_GetTick>
 8000d80:	4602      	mov	r2, r0
 8000d82:	693b      	ldr	r3, [r7, #16]
 8000d84:	1ad3      	subs	r3, r2, r3
 8000d86:	2b02      	cmp	r3, #2
 8000d88:	d901      	bls.n	8000d8e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8000d8a:	2303      	movs	r3, #3
 8000d8c:	e18a      	b.n	80010a4 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d8e:	4b30      	ldr	r3, [pc, #192]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	f003 0302 	and.w	r3, r3, #2
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d0f0      	beq.n	8000d7c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d9a:	4b2d      	ldr	r3, [pc, #180]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	691b      	ldr	r3, [r3, #16]
 8000da6:	00db      	lsls	r3, r3, #3
 8000da8:	4929      	ldr	r1, [pc, #164]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000daa:	4313      	orrs	r3, r2
 8000dac:	600b      	str	r3, [r1, #0]
 8000dae:	e018      	b.n	8000de2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000db0:	4b27      	ldr	r3, [pc, #156]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a26      	ldr	r2, [pc, #152]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000db6:	f023 0301 	bic.w	r3, r3, #1
 8000dba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000dbc:	f7ff fc02 	bl	80005c4 <HAL_GetTick>
 8000dc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dc2:	e008      	b.n	8000dd6 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000dc4:	f7ff fbfe 	bl	80005c4 <HAL_GetTick>
 8000dc8:	4602      	mov	r2, r0
 8000dca:	693b      	ldr	r3, [r7, #16]
 8000dcc:	1ad3      	subs	r3, r2, r3
 8000dce:	2b02      	cmp	r3, #2
 8000dd0:	d901      	bls.n	8000dd6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8000dd2:	2303      	movs	r3, #3
 8000dd4:	e166      	b.n	80010a4 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dd6:	4b1e      	ldr	r3, [pc, #120]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	f003 0302 	and.w	r3, r3, #2
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d1f0      	bne.n	8000dc4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f003 0308 	and.w	r3, r3, #8
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d038      	beq.n	8000e60 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	695b      	ldr	r3, [r3, #20]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d019      	beq.n	8000e2a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000df6:	4b16      	ldr	r3, [pc, #88]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000df8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000dfa:	4a15      	ldr	r2, [pc, #84]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000dfc:	f043 0301 	orr.w	r3, r3, #1
 8000e00:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e02:	f7ff fbdf 	bl	80005c4 <HAL_GetTick>
 8000e06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e08:	e008      	b.n	8000e1c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e0a:	f7ff fbdb 	bl	80005c4 <HAL_GetTick>
 8000e0e:	4602      	mov	r2, r0
 8000e10:	693b      	ldr	r3, [r7, #16]
 8000e12:	1ad3      	subs	r3, r2, r3
 8000e14:	2b02      	cmp	r3, #2
 8000e16:	d901      	bls.n	8000e1c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8000e18:	2303      	movs	r3, #3
 8000e1a:	e143      	b.n	80010a4 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e1c:	4b0c      	ldr	r3, [pc, #48]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000e1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000e20:	f003 0302 	and.w	r3, r3, #2
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d0f0      	beq.n	8000e0a <HAL_RCC_OscConfig+0x23a>
 8000e28:	e01a      	b.n	8000e60 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e2a:	4b09      	ldr	r3, [pc, #36]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000e2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000e2e:	4a08      	ldr	r2, [pc, #32]	; (8000e50 <HAL_RCC_OscConfig+0x280>)
 8000e30:	f023 0301 	bic.w	r3, r3, #1
 8000e34:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e36:	f7ff fbc5 	bl	80005c4 <HAL_GetTick>
 8000e3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e3c:	e00a      	b.n	8000e54 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e3e:	f7ff fbc1 	bl	80005c4 <HAL_GetTick>
 8000e42:	4602      	mov	r2, r0
 8000e44:	693b      	ldr	r3, [r7, #16]
 8000e46:	1ad3      	subs	r3, r2, r3
 8000e48:	2b02      	cmp	r3, #2
 8000e4a:	d903      	bls.n	8000e54 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8000e4c:	2303      	movs	r3, #3
 8000e4e:	e129      	b.n	80010a4 <HAL_RCC_OscConfig+0x4d4>
 8000e50:	40023800 	.word	0x40023800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e54:	4b95      	ldr	r3, [pc, #596]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000e56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000e58:	f003 0302 	and.w	r3, r3, #2
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d1ee      	bne.n	8000e3e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f003 0304 	and.w	r3, r3, #4
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	f000 80a4 	beq.w	8000fb6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e6e:	4b8f      	ldr	r3, [pc, #572]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d10d      	bne.n	8000e96 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e7a:	4b8c      	ldr	r3, [pc, #560]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e7e:	4a8b      	ldr	r2, [pc, #556]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000e80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e84:	6413      	str	r3, [r2, #64]	; 0x40
 8000e86:	4b89      	ldr	r3, [pc, #548]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e8e:	60fb      	str	r3, [r7, #12]
 8000e90:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000e92:	2301      	movs	r3, #1
 8000e94:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000e96:	4b86      	ldr	r3, [pc, #536]	; (80010b0 <HAL_RCC_OscConfig+0x4e0>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d118      	bne.n	8000ed4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8000ea2:	4b83      	ldr	r3, [pc, #524]	; (80010b0 <HAL_RCC_OscConfig+0x4e0>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4a82      	ldr	r2, [pc, #520]	; (80010b0 <HAL_RCC_OscConfig+0x4e0>)
 8000ea8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000eac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000eae:	f7ff fb89 	bl	80005c4 <HAL_GetTick>
 8000eb2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000eb4:	e008      	b.n	8000ec8 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8000eb6:	f7ff fb85 	bl	80005c4 <HAL_GetTick>
 8000eba:	4602      	mov	r2, r0
 8000ebc:	693b      	ldr	r3, [r7, #16]
 8000ebe:	1ad3      	subs	r3, r2, r3
 8000ec0:	2b64      	cmp	r3, #100	; 0x64
 8000ec2:	d901      	bls.n	8000ec8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8000ec4:	2303      	movs	r3, #3
 8000ec6:	e0ed      	b.n	80010a4 <HAL_RCC_OscConfig+0x4d4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000ec8:	4b79      	ldr	r3, [pc, #484]	; (80010b0 <HAL_RCC_OscConfig+0x4e0>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d0f0      	beq.n	8000eb6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	689b      	ldr	r3, [r3, #8]
 8000ed8:	2b01      	cmp	r3, #1
 8000eda:	d106      	bne.n	8000eea <HAL_RCC_OscConfig+0x31a>
 8000edc:	4b73      	ldr	r3, [pc, #460]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000ede:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ee0:	4a72      	ldr	r2, [pc, #456]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000ee2:	f043 0301 	orr.w	r3, r3, #1
 8000ee6:	6713      	str	r3, [r2, #112]	; 0x70
 8000ee8:	e02d      	b.n	8000f46 <HAL_RCC_OscConfig+0x376>
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	689b      	ldr	r3, [r3, #8]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d10c      	bne.n	8000f0c <HAL_RCC_OscConfig+0x33c>
 8000ef2:	4b6e      	ldr	r3, [pc, #440]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000ef4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ef6:	4a6d      	ldr	r2, [pc, #436]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000ef8:	f023 0301 	bic.w	r3, r3, #1
 8000efc:	6713      	str	r3, [r2, #112]	; 0x70
 8000efe:	4b6b      	ldr	r3, [pc, #428]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000f00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000f02:	4a6a      	ldr	r2, [pc, #424]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000f04:	f023 0304 	bic.w	r3, r3, #4
 8000f08:	6713      	str	r3, [r2, #112]	; 0x70
 8000f0a:	e01c      	b.n	8000f46 <HAL_RCC_OscConfig+0x376>
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	689b      	ldr	r3, [r3, #8]
 8000f10:	2b05      	cmp	r3, #5
 8000f12:	d10c      	bne.n	8000f2e <HAL_RCC_OscConfig+0x35e>
 8000f14:	4b65      	ldr	r3, [pc, #404]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000f16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000f18:	4a64      	ldr	r2, [pc, #400]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000f1a:	f043 0304 	orr.w	r3, r3, #4
 8000f1e:	6713      	str	r3, [r2, #112]	; 0x70
 8000f20:	4b62      	ldr	r3, [pc, #392]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000f24:	4a61      	ldr	r2, [pc, #388]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000f26:	f043 0301 	orr.w	r3, r3, #1
 8000f2a:	6713      	str	r3, [r2, #112]	; 0x70
 8000f2c:	e00b      	b.n	8000f46 <HAL_RCC_OscConfig+0x376>
 8000f2e:	4b5f      	ldr	r3, [pc, #380]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000f30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000f32:	4a5e      	ldr	r2, [pc, #376]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000f34:	f023 0301 	bic.w	r3, r3, #1
 8000f38:	6713      	str	r3, [r2, #112]	; 0x70
 8000f3a:	4b5c      	ldr	r3, [pc, #368]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000f3e:	4a5b      	ldr	r2, [pc, #364]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000f40:	f023 0304 	bic.w	r3, r3, #4
 8000f44:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	689b      	ldr	r3, [r3, #8]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d015      	beq.n	8000f7a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f4e:	f7ff fb39 	bl	80005c4 <HAL_GetTick>
 8000f52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f54:	e00a      	b.n	8000f6c <HAL_RCC_OscConfig+0x39c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f56:	f7ff fb35 	bl	80005c4 <HAL_GetTick>
 8000f5a:	4602      	mov	r2, r0
 8000f5c:	693b      	ldr	r3, [r7, #16]
 8000f5e:	1ad3      	subs	r3, r2, r3
 8000f60:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d901      	bls.n	8000f6c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8000f68:	2303      	movs	r3, #3
 8000f6a:	e09b      	b.n	80010a4 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f6c:	4b4f      	ldr	r3, [pc, #316]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000f6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000f70:	f003 0302 	and.w	r3, r3, #2
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d0ee      	beq.n	8000f56 <HAL_RCC_OscConfig+0x386>
 8000f78:	e014      	b.n	8000fa4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f7a:	f7ff fb23 	bl	80005c4 <HAL_GetTick>
 8000f7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f80:	e00a      	b.n	8000f98 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f82:	f7ff fb1f 	bl	80005c4 <HAL_GetTick>
 8000f86:	4602      	mov	r2, r0
 8000f88:	693b      	ldr	r3, [r7, #16]
 8000f8a:	1ad3      	subs	r3, r2, r3
 8000f8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f90:	4293      	cmp	r3, r2
 8000f92:	d901      	bls.n	8000f98 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8000f94:	2303      	movs	r3, #3
 8000f96:	e085      	b.n	80010a4 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f98:	4b44      	ldr	r3, [pc, #272]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000f9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000f9c:	f003 0302 	and.w	r3, r3, #2
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d1ee      	bne.n	8000f82 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000fa4:	7dfb      	ldrb	r3, [r7, #23]
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d105      	bne.n	8000fb6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000faa:	4b40      	ldr	r3, [pc, #256]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fae:	4a3f      	ldr	r2, [pc, #252]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000fb0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000fb4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	699b      	ldr	r3, [r3, #24]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d071      	beq.n	80010a2 <HAL_RCC_OscConfig+0x4d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000fbe:	4b3b      	ldr	r3, [pc, #236]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000fc0:	689b      	ldr	r3, [r3, #8]
 8000fc2:	f003 030c 	and.w	r3, r3, #12
 8000fc6:	2b08      	cmp	r3, #8
 8000fc8:	d069      	beq.n	800109e <HAL_RCC_OscConfig+0x4ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	699b      	ldr	r3, [r3, #24]
 8000fce:	2b02      	cmp	r3, #2
 8000fd0:	d14b      	bne.n	800106a <HAL_RCC_OscConfig+0x49a>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fd2:	4b36      	ldr	r3, [pc, #216]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4a35      	ldr	r2, [pc, #212]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000fd8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000fdc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fde:	f7ff faf1 	bl	80005c4 <HAL_GetTick>
 8000fe2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000fe4:	e008      	b.n	8000ff8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fe6:	f7ff faed 	bl	80005c4 <HAL_GetTick>
 8000fea:	4602      	mov	r2, r0
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	1ad3      	subs	r3, r2, r3
 8000ff0:	2b02      	cmp	r3, #2
 8000ff2:	d901      	bls.n	8000ff8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8000ff4:	2303      	movs	r3, #3
 8000ff6:	e055      	b.n	80010a4 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000ff8:	4b2c      	ldr	r3, [pc, #176]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001000:	2b00      	cmp	r3, #0
 8001002:	d1f0      	bne.n	8000fe6 <HAL_RCC_OscConfig+0x416>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	69da      	ldr	r2, [r3, #28]
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	6a1b      	ldr	r3, [r3, #32]
 800100c:	431a      	orrs	r2, r3
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001012:	019b      	lsls	r3, r3, #6
 8001014:	431a      	orrs	r2, r3
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800101a:	085b      	lsrs	r3, r3, #1
 800101c:	3b01      	subs	r3, #1
 800101e:	041b      	lsls	r3, r3, #16
 8001020:	431a      	orrs	r2, r3
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001026:	061b      	lsls	r3, r3, #24
 8001028:	431a      	orrs	r2, r3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800102e:	071b      	lsls	r3, r3, #28
 8001030:	491e      	ldr	r1, [pc, #120]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8001032:	4313      	orrs	r3, r2
 8001034:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001036:	4b1d      	ldr	r3, [pc, #116]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4a1c      	ldr	r2, [pc, #112]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 800103c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001040:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001042:	f7ff fabf 	bl	80005c4 <HAL_GetTick>
 8001046:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001048:	e008      	b.n	800105c <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800104a:	f7ff fabb 	bl	80005c4 <HAL_GetTick>
 800104e:	4602      	mov	r2, r0
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	1ad3      	subs	r3, r2, r3
 8001054:	2b02      	cmp	r3, #2
 8001056:	d901      	bls.n	800105c <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8001058:	2303      	movs	r3, #3
 800105a:	e023      	b.n	80010a4 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800105c:	4b13      	ldr	r3, [pc, #76]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001064:	2b00      	cmp	r3, #0
 8001066:	d0f0      	beq.n	800104a <HAL_RCC_OscConfig+0x47a>
 8001068:	e01b      	b.n	80010a2 <HAL_RCC_OscConfig+0x4d2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800106a:	4b10      	ldr	r3, [pc, #64]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4a0f      	ldr	r2, [pc, #60]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8001070:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001074:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001076:	f7ff faa5 	bl	80005c4 <HAL_GetTick>
 800107a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800107c:	e008      	b.n	8001090 <HAL_RCC_OscConfig+0x4c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800107e:	f7ff faa1 	bl	80005c4 <HAL_GetTick>
 8001082:	4602      	mov	r2, r0
 8001084:	693b      	ldr	r3, [r7, #16]
 8001086:	1ad3      	subs	r3, r2, r3
 8001088:	2b02      	cmp	r3, #2
 800108a:	d901      	bls.n	8001090 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800108c:	2303      	movs	r3, #3
 800108e:	e009      	b.n	80010a4 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001090:	4b06      	ldr	r3, [pc, #24]	; (80010ac <HAL_RCC_OscConfig+0x4dc>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001098:	2b00      	cmp	r3, #0
 800109a:	d1f0      	bne.n	800107e <HAL_RCC_OscConfig+0x4ae>
 800109c:	e001      	b.n	80010a2 <HAL_RCC_OscConfig+0x4d2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800109e:	2301      	movs	r3, #1
 80010a0:	e000      	b.n	80010a4 <HAL_RCC_OscConfig+0x4d4>
    }
  }
  return HAL_OK;
 80010a2:	2300      	movs	r3, #0
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3718      	adds	r7, #24
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	40023800 	.word	0x40023800
 80010b0:	40007000 	.word	0x40007000

080010b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
 80010bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80010be:	2300      	movs	r3, #0
 80010c0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d101      	bne.n	80010cc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80010c8:	2301      	movs	r3, #1
 80010ca:	e0ce      	b.n	800126a <HAL_RCC_ClockConfig+0x1b6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80010cc:	4b69      	ldr	r3, [pc, #420]	; (8001274 <HAL_RCC_ClockConfig+0x1c0>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f003 030f 	and.w	r3, r3, #15
 80010d4:	683a      	ldr	r2, [r7, #0]
 80010d6:	429a      	cmp	r2, r3
 80010d8:	d910      	bls.n	80010fc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010da:	4b66      	ldr	r3, [pc, #408]	; (8001274 <HAL_RCC_ClockConfig+0x1c0>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f023 020f 	bic.w	r2, r3, #15
 80010e2:	4964      	ldr	r1, [pc, #400]	; (8001274 <HAL_RCC_ClockConfig+0x1c0>)
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	4313      	orrs	r3, r2
 80010e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80010ea:	4b62      	ldr	r3, [pc, #392]	; (8001274 <HAL_RCC_ClockConfig+0x1c0>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f003 030f 	and.w	r3, r3, #15
 80010f2:	683a      	ldr	r2, [r7, #0]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d001      	beq.n	80010fc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80010f8:	2301      	movs	r3, #1
 80010fa:	e0b6      	b.n	800126a <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f003 0302 	and.w	r3, r3, #2
 8001104:	2b00      	cmp	r3, #0
 8001106:	d020      	beq.n	800114a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f003 0304 	and.w	r3, r3, #4
 8001110:	2b00      	cmp	r3, #0
 8001112:	d005      	beq.n	8001120 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001114:	4b58      	ldr	r3, [pc, #352]	; (8001278 <HAL_RCC_ClockConfig+0x1c4>)
 8001116:	689b      	ldr	r3, [r3, #8]
 8001118:	4a57      	ldr	r2, [pc, #348]	; (8001278 <HAL_RCC_ClockConfig+0x1c4>)
 800111a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800111e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f003 0308 	and.w	r3, r3, #8
 8001128:	2b00      	cmp	r3, #0
 800112a:	d005      	beq.n	8001138 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800112c:	4b52      	ldr	r3, [pc, #328]	; (8001278 <HAL_RCC_ClockConfig+0x1c4>)
 800112e:	689b      	ldr	r3, [r3, #8]
 8001130:	4a51      	ldr	r2, [pc, #324]	; (8001278 <HAL_RCC_ClockConfig+0x1c4>)
 8001132:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001136:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001138:	4b4f      	ldr	r3, [pc, #316]	; (8001278 <HAL_RCC_ClockConfig+0x1c4>)
 800113a:	689b      	ldr	r3, [r3, #8]
 800113c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	494c      	ldr	r1, [pc, #304]	; (8001278 <HAL_RCC_ClockConfig+0x1c4>)
 8001146:	4313      	orrs	r3, r2
 8001148:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f003 0301 	and.w	r3, r3, #1
 8001152:	2b00      	cmp	r3, #0
 8001154:	d040      	beq.n	80011d8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	2b01      	cmp	r3, #1
 800115c:	d107      	bne.n	800116e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800115e:	4b46      	ldr	r3, [pc, #280]	; (8001278 <HAL_RCC_ClockConfig+0x1c4>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001166:	2b00      	cmp	r3, #0
 8001168:	d115      	bne.n	8001196 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800116a:	2301      	movs	r3, #1
 800116c:	e07d      	b.n	800126a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	2b02      	cmp	r3, #2
 8001174:	d107      	bne.n	8001186 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001176:	4b40      	ldr	r3, [pc, #256]	; (8001278 <HAL_RCC_ClockConfig+0x1c4>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800117e:	2b00      	cmp	r3, #0
 8001180:	d109      	bne.n	8001196 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e071      	b.n	800126a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001186:	4b3c      	ldr	r3, [pc, #240]	; (8001278 <HAL_RCC_ClockConfig+0x1c4>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f003 0302 	and.w	r3, r3, #2
 800118e:	2b00      	cmp	r3, #0
 8001190:	d101      	bne.n	8001196 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001192:	2301      	movs	r3, #1
 8001194:	e069      	b.n	800126a <HAL_RCC_ClockConfig+0x1b6>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001196:	4b38      	ldr	r3, [pc, #224]	; (8001278 <HAL_RCC_ClockConfig+0x1c4>)
 8001198:	689b      	ldr	r3, [r3, #8]
 800119a:	f023 0203 	bic.w	r2, r3, #3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	4935      	ldr	r1, [pc, #212]	; (8001278 <HAL_RCC_ClockConfig+0x1c4>)
 80011a4:	4313      	orrs	r3, r2
 80011a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80011a8:	f7ff fa0c 	bl	80005c4 <HAL_GetTick>
 80011ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011ae:	e00a      	b.n	80011c6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011b0:	f7ff fa08 	bl	80005c4 <HAL_GetTick>
 80011b4:	4602      	mov	r2, r0
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	1ad3      	subs	r3, r2, r3
 80011ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80011be:	4293      	cmp	r3, r2
 80011c0:	d901      	bls.n	80011c6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80011c2:	2303      	movs	r3, #3
 80011c4:	e051      	b.n	800126a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011c6:	4b2c      	ldr	r3, [pc, #176]	; (8001278 <HAL_RCC_ClockConfig+0x1c4>)
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	f003 020c 	and.w	r2, r3, #12
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d1eb      	bne.n	80011b0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80011d8:	4b26      	ldr	r3, [pc, #152]	; (8001274 <HAL_RCC_ClockConfig+0x1c0>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f003 030f 	and.w	r3, r3, #15
 80011e0:	683a      	ldr	r2, [r7, #0]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d210      	bcs.n	8001208 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011e6:	4b23      	ldr	r3, [pc, #140]	; (8001274 <HAL_RCC_ClockConfig+0x1c0>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f023 020f 	bic.w	r2, r3, #15
 80011ee:	4921      	ldr	r1, [pc, #132]	; (8001274 <HAL_RCC_ClockConfig+0x1c0>)
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	4313      	orrs	r3, r2
 80011f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80011f6:	4b1f      	ldr	r3, [pc, #124]	; (8001274 <HAL_RCC_ClockConfig+0x1c0>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f003 030f 	and.w	r3, r3, #15
 80011fe:	683a      	ldr	r2, [r7, #0]
 8001200:	429a      	cmp	r2, r3
 8001202:	d001      	beq.n	8001208 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001204:	2301      	movs	r3, #1
 8001206:	e030      	b.n	800126a <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f003 0304 	and.w	r3, r3, #4
 8001210:	2b00      	cmp	r3, #0
 8001212:	d008      	beq.n	8001226 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001214:	4b18      	ldr	r3, [pc, #96]	; (8001278 <HAL_RCC_ClockConfig+0x1c4>)
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	68db      	ldr	r3, [r3, #12]
 8001220:	4915      	ldr	r1, [pc, #84]	; (8001278 <HAL_RCC_ClockConfig+0x1c4>)
 8001222:	4313      	orrs	r3, r2
 8001224:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f003 0308 	and.w	r3, r3, #8
 800122e:	2b00      	cmp	r3, #0
 8001230:	d009      	beq.n	8001246 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001232:	4b11      	ldr	r3, [pc, #68]	; (8001278 <HAL_RCC_ClockConfig+0x1c4>)
 8001234:	689b      	ldr	r3, [r3, #8]
 8001236:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	691b      	ldr	r3, [r3, #16]
 800123e:	00db      	lsls	r3, r3, #3
 8001240:	490d      	ldr	r1, [pc, #52]	; (8001278 <HAL_RCC_ClockConfig+0x1c4>)
 8001242:	4313      	orrs	r3, r2
 8001244:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001246:	f000 f881 	bl	800134c <HAL_RCC_GetSysClockFreq>
 800124a:	4601      	mov	r1, r0
 800124c:	4b0a      	ldr	r3, [pc, #40]	; (8001278 <HAL_RCC_ClockConfig+0x1c4>)
 800124e:	689b      	ldr	r3, [r3, #8]
 8001250:	091b      	lsrs	r3, r3, #4
 8001252:	f003 030f 	and.w	r3, r3, #15
 8001256:	4a09      	ldr	r2, [pc, #36]	; (800127c <HAL_RCC_ClockConfig+0x1c8>)
 8001258:	5cd3      	ldrb	r3, [r2, r3]
 800125a:	fa21 f303 	lsr.w	r3, r1, r3
 800125e:	4a08      	ldr	r2, [pc, #32]	; (8001280 <HAL_RCC_ClockConfig+0x1cc>)
 8001260:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001262:	2000      	movs	r0, #0
 8001264:	f7ff f97e 	bl	8000564 <HAL_InitTick>

  return HAL_OK;
 8001268:	2300      	movs	r3, #0
}
 800126a:	4618      	mov	r0, r3
 800126c:	3710      	adds	r7, #16
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	40023c00 	.word	0x40023c00
 8001278:	40023800 	.word	0x40023800
 800127c:	08002b0c 	.word	0x08002b0c
 8001280:	20000008 	.word	0x20000008

08001284 <HAL_RCC_MCOConfig>:
  *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
  *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b08c      	sub	sp, #48	; 0x30
 8001288:	af00      	add	r7, sp, #0
 800128a:	60f8      	str	r0, [r7, #12]
 800128c:	60b9      	str	r1, [r7, #8]
 800128e:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d127      	bne.n	80012e6 <HAL_RCC_MCOConfig+0x62>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 8001296:	4b2a      	ldr	r3, [pc, #168]	; (8001340 <HAL_RCC_MCOConfig+0xbc>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129a:	4a29      	ldr	r2, [pc, #164]	; (8001340 <HAL_RCC_MCOConfig+0xbc>)
 800129c:	f043 0301 	orr.w	r3, r3, #1
 80012a0:	6313      	str	r3, [r2, #48]	; 0x30
 80012a2:	4b27      	ldr	r3, [pc, #156]	; (8001340 <HAL_RCC_MCOConfig+0xbc>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	f003 0301 	and.w	r3, r3, #1
 80012aa:	61bb      	str	r3, [r7, #24]
 80012ac:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 80012ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b4:	2302      	movs	r3, #2
 80012b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80012b8:	2303      	movs	r3, #3
 80012ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012bc:	2300      	movs	r3, #0
 80012be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80012c0:	2300      	movs	r3, #0
 80012c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80012c4:	f107 031c 	add.w	r3, r7, #28
 80012c8:	4619      	mov	r1, r3
 80012ca:	481e      	ldr	r0, [pc, #120]	; (8001344 <HAL_RCC_MCOConfig+0xc0>)
 80012cc:	f7ff fa6c 	bl	80007a8 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 80012d0:	4b1b      	ldr	r3, [pc, #108]	; (8001340 <HAL_RCC_MCOConfig+0xbc>)
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 80012d8:	68b9      	ldr	r1, [r7, #8]
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	430b      	orrs	r3, r1
 80012de:	4918      	ldr	r1, [pc, #96]	; (8001340 <HAL_RCC_MCOConfig+0xbc>)
 80012e0:	4313      	orrs	r3, r2
 80012e2:	608b      	str	r3, [r1, #8]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3)));
  }
}
 80012e4:	e027      	b.n	8001336 <HAL_RCC_MCOConfig+0xb2>
    MCO2_CLK_ENABLE();
 80012e6:	4b16      	ldr	r3, [pc, #88]	; (8001340 <HAL_RCC_MCOConfig+0xbc>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ea:	4a15      	ldr	r2, [pc, #84]	; (8001340 <HAL_RCC_MCOConfig+0xbc>)
 80012ec:	f043 0304 	orr.w	r3, r3, #4
 80012f0:	6313      	str	r3, [r2, #48]	; 0x30
 80012f2:	4b13      	ldr	r3, [pc, #76]	; (8001340 <HAL_RCC_MCOConfig+0xbc>)
 80012f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f6:	f003 0304 	and.w	r3, r3, #4
 80012fa:	617b      	str	r3, [r7, #20]
 80012fc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 80012fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001302:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001304:	2302      	movs	r3, #2
 8001306:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8001308:	2303      	movs	r3, #3
 800130a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130c:	2300      	movs	r3, #0
 800130e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001310:	2300      	movs	r3, #0
 8001312:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8001314:	f107 031c 	add.w	r3, r7, #28
 8001318:	4619      	mov	r1, r3
 800131a:	480b      	ldr	r0, [pc, #44]	; (8001348 <HAL_RCC_MCOConfig+0xc4>)
 800131c:	f7ff fa44 	bl	80007a8 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3)));
 8001320:	4b07      	ldr	r3, [pc, #28]	; (8001340 <HAL_RCC_MCOConfig+0xbc>)
 8001322:	689b      	ldr	r3, [r3, #8]
 8001324:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	00d9      	lsls	r1, r3, #3
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	430b      	orrs	r3, r1
 8001330:	4903      	ldr	r1, [pc, #12]	; (8001340 <HAL_RCC_MCOConfig+0xbc>)
 8001332:	4313      	orrs	r3, r2
 8001334:	608b      	str	r3, [r1, #8]
}
 8001336:	bf00      	nop
 8001338:	3730      	adds	r7, #48	; 0x30
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	40023800 	.word	0x40023800
 8001344:	40020000 	.word	0x40020000
 8001348:	40020800 	.word	0x40020800

0800134c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800134c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800134e:	b085      	sub	sp, #20
 8001350:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001352:	2300      	movs	r3, #0
 8001354:	607b      	str	r3, [r7, #4]
 8001356:	2300      	movs	r3, #0
 8001358:	60fb      	str	r3, [r7, #12]
 800135a:	2300      	movs	r3, #0
 800135c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 800135e:	2300      	movs	r3, #0
 8001360:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001362:	4b50      	ldr	r3, [pc, #320]	; (80014a4 <HAL_RCC_GetSysClockFreq+0x158>)
 8001364:	689b      	ldr	r3, [r3, #8]
 8001366:	f003 030c 	and.w	r3, r3, #12
 800136a:	2b04      	cmp	r3, #4
 800136c:	d007      	beq.n	800137e <HAL_RCC_GetSysClockFreq+0x32>
 800136e:	2b08      	cmp	r3, #8
 8001370:	d008      	beq.n	8001384 <HAL_RCC_GetSysClockFreq+0x38>
 8001372:	2b00      	cmp	r3, #0
 8001374:	f040 808d 	bne.w	8001492 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001378:	4b4b      	ldr	r3, [pc, #300]	; (80014a8 <HAL_RCC_GetSysClockFreq+0x15c>)
 800137a:	60bb      	str	r3, [r7, #8]
       break;
 800137c:	e08c      	b.n	8001498 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800137e:	4b4b      	ldr	r3, [pc, #300]	; (80014ac <HAL_RCC_GetSysClockFreq+0x160>)
 8001380:	60bb      	str	r3, [r7, #8]
      break;
 8001382:	e089      	b.n	8001498 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001384:	4b47      	ldr	r3, [pc, #284]	; (80014a4 <HAL_RCC_GetSysClockFreq+0x158>)
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800138c:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800138e:	4b45      	ldr	r3, [pc, #276]	; (80014a4 <HAL_RCC_GetSysClockFreq+0x158>)
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001396:	2b00      	cmp	r3, #0
 8001398:	d023      	beq.n	80013e2 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800139a:	4b42      	ldr	r3, [pc, #264]	; (80014a4 <HAL_RCC_GetSysClockFreq+0x158>)
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	099b      	lsrs	r3, r3, #6
 80013a0:	f04f 0400 	mov.w	r4, #0
 80013a4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80013a8:	f04f 0200 	mov.w	r2, #0
 80013ac:	ea03 0501 	and.w	r5, r3, r1
 80013b0:	ea04 0602 	and.w	r6, r4, r2
 80013b4:	4a3d      	ldr	r2, [pc, #244]	; (80014ac <HAL_RCC_GetSysClockFreq+0x160>)
 80013b6:	fb02 f106 	mul.w	r1, r2, r6
 80013ba:	2200      	movs	r2, #0
 80013bc:	fb02 f205 	mul.w	r2, r2, r5
 80013c0:	440a      	add	r2, r1
 80013c2:	493a      	ldr	r1, [pc, #232]	; (80014ac <HAL_RCC_GetSysClockFreq+0x160>)
 80013c4:	fba5 0101 	umull	r0, r1, r5, r1
 80013c8:	1853      	adds	r3, r2, r1
 80013ca:	4619      	mov	r1, r3
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f04f 0400 	mov.w	r4, #0
 80013d2:	461a      	mov	r2, r3
 80013d4:	4623      	mov	r3, r4
 80013d6:	f7fe ff2f 	bl	8000238 <__aeabi_uldivmod>
 80013da:	4603      	mov	r3, r0
 80013dc:	460c      	mov	r4, r1
 80013de:	60fb      	str	r3, [r7, #12]
 80013e0:	e049      	b.n	8001476 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013e2:	4b30      	ldr	r3, [pc, #192]	; (80014a4 <HAL_RCC_GetSysClockFreq+0x158>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	099b      	lsrs	r3, r3, #6
 80013e8:	f04f 0400 	mov.w	r4, #0
 80013ec:	f240 11ff 	movw	r1, #511	; 0x1ff
 80013f0:	f04f 0200 	mov.w	r2, #0
 80013f4:	ea03 0501 	and.w	r5, r3, r1
 80013f8:	ea04 0602 	and.w	r6, r4, r2
 80013fc:	4629      	mov	r1, r5
 80013fe:	4632      	mov	r2, r6
 8001400:	f04f 0300 	mov.w	r3, #0
 8001404:	f04f 0400 	mov.w	r4, #0
 8001408:	0154      	lsls	r4, r2, #5
 800140a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800140e:	014b      	lsls	r3, r1, #5
 8001410:	4619      	mov	r1, r3
 8001412:	4622      	mov	r2, r4
 8001414:	1b49      	subs	r1, r1, r5
 8001416:	eb62 0206 	sbc.w	r2, r2, r6
 800141a:	f04f 0300 	mov.w	r3, #0
 800141e:	f04f 0400 	mov.w	r4, #0
 8001422:	0194      	lsls	r4, r2, #6
 8001424:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001428:	018b      	lsls	r3, r1, #6
 800142a:	1a5b      	subs	r3, r3, r1
 800142c:	eb64 0402 	sbc.w	r4, r4, r2
 8001430:	f04f 0100 	mov.w	r1, #0
 8001434:	f04f 0200 	mov.w	r2, #0
 8001438:	00e2      	lsls	r2, r4, #3
 800143a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800143e:	00d9      	lsls	r1, r3, #3
 8001440:	460b      	mov	r3, r1
 8001442:	4614      	mov	r4, r2
 8001444:	195b      	adds	r3, r3, r5
 8001446:	eb44 0406 	adc.w	r4, r4, r6
 800144a:	f04f 0100 	mov.w	r1, #0
 800144e:	f04f 0200 	mov.w	r2, #0
 8001452:	02a2      	lsls	r2, r4, #10
 8001454:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001458:	0299      	lsls	r1, r3, #10
 800145a:	460b      	mov	r3, r1
 800145c:	4614      	mov	r4, r2
 800145e:	4618      	mov	r0, r3
 8001460:	4621      	mov	r1, r4
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	f04f 0400 	mov.w	r4, #0
 8001468:	461a      	mov	r2, r3
 800146a:	4623      	mov	r3, r4
 800146c:	f7fe fee4 	bl	8000238 <__aeabi_uldivmod>
 8001470:	4603      	mov	r3, r0
 8001472:	460c      	mov	r4, r1
 8001474:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 8001476:	4b0b      	ldr	r3, [pc, #44]	; (80014a4 <HAL_RCC_GetSysClockFreq+0x158>)
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	0c1b      	lsrs	r3, r3, #16
 800147c:	f003 0303 	and.w	r3, r3, #3
 8001480:	3301      	adds	r3, #1
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001486:	68fa      	ldr	r2, [r7, #12]
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	fbb2 f3f3 	udiv	r3, r2, r3
 800148e:	60bb      	str	r3, [r7, #8]
      break;
 8001490:	e002      	b.n	8001498 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001492:	4b05      	ldr	r3, [pc, #20]	; (80014a8 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001494:	60bb      	str	r3, [r7, #8]
      break;
 8001496:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001498:	68bb      	ldr	r3, [r7, #8]
}
 800149a:	4618      	mov	r0, r3
 800149c:	3714      	adds	r7, #20
 800149e:	46bd      	mov	sp, r7
 80014a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014a2:	bf00      	nop
 80014a4:	40023800 	.word	0x40023800
 80014a8:	00f42400 	.word	0x00f42400
 80014ac:	017d7840 	.word	0x017d7840

080014b0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014b4:	4b03      	ldr	r3, [pc, #12]	; (80014c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80014b6:	681b      	ldr	r3, [r3, #0]
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	20000008 	.word	0x20000008

080014c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80014cc:	f7ff fff0 	bl	80014b0 <HAL_RCC_GetHCLKFreq>
 80014d0:	4601      	mov	r1, r0
 80014d2:	4b05      	ldr	r3, [pc, #20]	; (80014e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	0a9b      	lsrs	r3, r3, #10
 80014d8:	f003 0307 	and.w	r3, r3, #7
 80014dc:	4a03      	ldr	r2, [pc, #12]	; (80014ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80014de:	5cd3      	ldrb	r3, [r2, r3]
 80014e0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	40023800 	.word	0x40023800
 80014ec:	08002b1c 	.word	0x08002b1c

080014f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80014f4:	f7ff ffdc 	bl	80014b0 <HAL_RCC_GetHCLKFreq>
 80014f8:	4601      	mov	r1, r0
 80014fa:	4b05      	ldr	r3, [pc, #20]	; (8001510 <HAL_RCC_GetPCLK2Freq+0x20>)
 80014fc:	689b      	ldr	r3, [r3, #8]
 80014fe:	0b5b      	lsrs	r3, r3, #13
 8001500:	f003 0307 	and.w	r3, r3, #7
 8001504:	4a03      	ldr	r2, [pc, #12]	; (8001514 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001506:	5cd3      	ldrb	r3, [r2, r3]
 8001508:	fa21 f303 	lsr.w	r3, r1, r3
}
 800150c:	4618      	mov	r0, r3
 800150e:	bd80      	pop	{r7, pc}
 8001510:	40023800 	.word	0x40023800
 8001514:	08002b1c 	.word	0x08002b1c

08001518 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b088      	sub	sp, #32
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001520:	2300      	movs	r3, #0
 8001522:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8001524:	2300      	movs	r3, #0
 8001526:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8001528:	2300      	movs	r3, #0
 800152a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800152c:	2300      	movs	r3, #0
 800152e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8001530:	2300      	movs	r3, #0
 8001532:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f003 0301 	and.w	r3, r3, #1
 800153c:	2b00      	cmp	r3, #0
 800153e:	d012      	beq.n	8001566 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001540:	4b69      	ldr	r3, [pc, #420]	; (80016e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	4a68      	ldr	r2, [pc, #416]	; (80016e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001546:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800154a:	6093      	str	r3, [r2, #8]
 800154c:	4b66      	ldr	r3, [pc, #408]	; (80016e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800154e:	689a      	ldr	r2, [r3, #8]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001554:	4964      	ldr	r1, [pc, #400]	; (80016e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001556:	4313      	orrs	r3, r2
 8001558:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800155e:	2b00      	cmp	r3, #0
 8001560:	d101      	bne.n	8001566 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8001562:	2301      	movs	r3, #1
 8001564:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800156e:	2b00      	cmp	r3, #0
 8001570:	d017      	beq.n	80015a2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001572:	4b5d      	ldr	r3, [pc, #372]	; (80016e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001574:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001578:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001580:	4959      	ldr	r1, [pc, #356]	; (80016e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001582:	4313      	orrs	r3, r2
 8001584:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800158c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001590:	d101      	bne.n	8001596 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8001592:	2301      	movs	r3, #1
 8001594:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800159a:	2b00      	cmp	r3, #0
 800159c:	d101      	bne.n	80015a2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800159e:	2301      	movs	r3, #1
 80015a0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d017      	beq.n	80015de <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80015ae:	4b4e      	ldr	r3, [pc, #312]	; (80016e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80015b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80015b4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015bc:	494a      	ldr	r1, [pc, #296]	; (80016e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80015be:	4313      	orrs	r3, r2
 80015c0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80015cc:	d101      	bne.n	80015d2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80015ce:	2301      	movs	r3, #1
 80015d0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d101      	bne.n	80015de <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80015da:	2301      	movs	r3, #1
 80015dc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80015ea:	2301      	movs	r3, #1
 80015ec:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 0320 	and.w	r3, r3, #32
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	f000 808b 	beq.w	8001712 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80015fc:	4b3a      	ldr	r3, [pc, #232]	; (80016e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80015fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001600:	4a39      	ldr	r2, [pc, #228]	; (80016e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001602:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001606:	6413      	str	r3, [r2, #64]	; 0x40
 8001608:	4b37      	ldr	r3, [pc, #220]	; (80016e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800160a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800160c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001610:	60bb      	str	r3, [r7, #8]
 8001612:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001614:	4b35      	ldr	r3, [pc, #212]	; (80016ec <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a34      	ldr	r2, [pc, #208]	; (80016ec <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800161a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800161e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001620:	f7fe ffd0 	bl	80005c4 <HAL_GetTick>
 8001624:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001626:	e008      	b.n	800163a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001628:	f7fe ffcc 	bl	80005c4 <HAL_GetTick>
 800162c:	4602      	mov	r2, r0
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	1ad3      	subs	r3, r2, r3
 8001632:	2b64      	cmp	r3, #100	; 0x64
 8001634:	d901      	bls.n	800163a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8001636:	2303      	movs	r3, #3
 8001638:	e38d      	b.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800163a:	4b2c      	ldr	r3, [pc, #176]	; (80016ec <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001642:	2b00      	cmp	r3, #0
 8001644:	d0f0      	beq.n	8001628 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001646:	4b28      	ldr	r3, [pc, #160]	; (80016e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001648:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800164a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800164e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d035      	beq.n	80016c2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800165e:	693a      	ldr	r2, [r7, #16]
 8001660:	429a      	cmp	r2, r3
 8001662:	d02e      	beq.n	80016c2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001664:	4b20      	ldr	r3, [pc, #128]	; (80016e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001666:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001668:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800166c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800166e:	4b1e      	ldr	r3, [pc, #120]	; (80016e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001670:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001672:	4a1d      	ldr	r2, [pc, #116]	; (80016e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001674:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001678:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800167a:	4b1b      	ldr	r3, [pc, #108]	; (80016e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800167c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800167e:	4a1a      	ldr	r2, [pc, #104]	; (80016e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001680:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001684:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8001686:	4a18      	ldr	r2, [pc, #96]	; (80016e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001688:	693b      	ldr	r3, [r7, #16]
 800168a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800168c:	4b16      	ldr	r3, [pc, #88]	; (80016e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800168e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001690:	f003 0301 	and.w	r3, r3, #1
 8001694:	2b01      	cmp	r3, #1
 8001696:	d114      	bne.n	80016c2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001698:	f7fe ff94 	bl	80005c4 <HAL_GetTick>
 800169c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800169e:	e00a      	b.n	80016b6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016a0:	f7fe ff90 	bl	80005c4 <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d901      	bls.n	80016b6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80016b2:	2303      	movs	r3, #3
 80016b4:	e34f      	b.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016b6:	4b0c      	ldr	r3, [pc, #48]	; (80016e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80016b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016ba:	f003 0302 	and.w	r3, r3, #2
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d0ee      	beq.n	80016a0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80016ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80016ce:	d111      	bne.n	80016f4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80016d0:	4b05      	ldr	r3, [pc, #20]	; (80016e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80016dc:	4b04      	ldr	r3, [pc, #16]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80016de:	400b      	ands	r3, r1
 80016e0:	4901      	ldr	r1, [pc, #4]	; (80016e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80016e2:	4313      	orrs	r3, r2
 80016e4:	608b      	str	r3, [r1, #8]
 80016e6:	e00b      	b.n	8001700 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80016e8:	40023800 	.word	0x40023800
 80016ec:	40007000 	.word	0x40007000
 80016f0:	0ffffcff 	.word	0x0ffffcff
 80016f4:	4bb3      	ldr	r3, [pc, #716]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	4ab2      	ldr	r2, [pc, #712]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80016fa:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80016fe:	6093      	str	r3, [r2, #8]
 8001700:	4bb0      	ldr	r3, [pc, #704]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001702:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001708:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800170c:	49ad      	ldr	r1, [pc, #692]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800170e:	4313      	orrs	r3, r2
 8001710:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f003 0310 	and.w	r3, r3, #16
 800171a:	2b00      	cmp	r3, #0
 800171c:	d010      	beq.n	8001740 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800171e:	4ba9      	ldr	r3, [pc, #676]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001720:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001724:	4aa7      	ldr	r2, [pc, #668]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001726:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800172a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800172e:	4ba5      	ldr	r3, [pc, #660]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001730:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001738:	49a2      	ldr	r1, [pc, #648]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800173a:	4313      	orrs	r3, r2
 800173c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001748:	2b00      	cmp	r3, #0
 800174a:	d00a      	beq.n	8001762 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800174c:	4b9d      	ldr	r3, [pc, #628]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800174e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001752:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800175a:	499a      	ldr	r1, [pc, #616]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800175c:	4313      	orrs	r3, r2
 800175e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800176a:	2b00      	cmp	r3, #0
 800176c:	d00a      	beq.n	8001784 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800176e:	4b95      	ldr	r3, [pc, #596]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001770:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001774:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800177c:	4991      	ldr	r1, [pc, #580]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800177e:	4313      	orrs	r3, r2
 8001780:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800178c:	2b00      	cmp	r3, #0
 800178e:	d00a      	beq.n	80017a6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001790:	4b8c      	ldr	r3, [pc, #560]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001792:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001796:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800179e:	4989      	ldr	r1, [pc, #548]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80017a0:	4313      	orrs	r3, r2
 80017a2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d00a      	beq.n	80017c8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80017b2:	4b84      	ldr	r3, [pc, #528]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80017b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017b8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017c0:	4980      	ldr	r1, [pc, #512]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80017c2:	4313      	orrs	r3, r2
 80017c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d00a      	beq.n	80017ea <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80017d4:	4b7b      	ldr	r3, [pc, #492]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80017d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017da:	f023 0203 	bic.w	r2, r3, #3
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017e2:	4978      	ldr	r1, [pc, #480]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80017e4:	4313      	orrs	r3, r2
 80017e6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d00a      	beq.n	800180c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80017f6:	4b73      	ldr	r3, [pc, #460]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80017f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017fc:	f023 020c 	bic.w	r2, r3, #12
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001804:	496f      	ldr	r1, [pc, #444]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001806:	4313      	orrs	r3, r2
 8001808:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001814:	2b00      	cmp	r3, #0
 8001816:	d00a      	beq.n	800182e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001818:	4b6a      	ldr	r3, [pc, #424]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800181a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800181e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001826:	4967      	ldr	r1, [pc, #412]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001828:	4313      	orrs	r3, r2
 800182a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001836:	2b00      	cmp	r3, #0
 8001838:	d00a      	beq.n	8001850 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800183a:	4b62      	ldr	r3, [pc, #392]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800183c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001840:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001848:	495e      	ldr	r1, [pc, #376]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800184a:	4313      	orrs	r3, r2
 800184c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001858:	2b00      	cmp	r3, #0
 800185a:	d00a      	beq.n	8001872 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800185c:	4b59      	ldr	r3, [pc, #356]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800185e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001862:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800186a:	4956      	ldr	r1, [pc, #344]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800186c:	4313      	orrs	r3, r2
 800186e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800187a:	2b00      	cmp	r3, #0
 800187c:	d00a      	beq.n	8001894 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800187e:	4b51      	ldr	r3, [pc, #324]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001880:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001884:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800188c:	494d      	ldr	r1, [pc, #308]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800188e:	4313      	orrs	r3, r2
 8001890:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800189c:	2b00      	cmp	r3, #0
 800189e:	d00a      	beq.n	80018b6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80018a0:	4b48      	ldr	r3, [pc, #288]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80018a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018a6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018ae:	4945      	ldr	r1, [pc, #276]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80018b0:	4313      	orrs	r3, r2
 80018b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d00a      	beq.n	80018d8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80018c2:	4b40      	ldr	r3, [pc, #256]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80018c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018c8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018d0:	493c      	ldr	r1, [pc, #240]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80018d2:	4313      	orrs	r3, r2
 80018d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d00a      	beq.n	80018fa <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80018e4:	4b37      	ldr	r3, [pc, #220]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80018e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018ea:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80018f2:	4934      	ldr	r1, [pc, #208]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80018f4:	4313      	orrs	r3, r2
 80018f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001902:	2b00      	cmp	r3, #0
 8001904:	d011      	beq.n	800192a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001906:	4b2f      	ldr	r3, [pc, #188]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001908:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800190c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001914:	492b      	ldr	r1, [pc, #172]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001916:	4313      	orrs	r3, r2
 8001918:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001920:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001924:	d101      	bne.n	800192a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8001926:	2301      	movs	r3, #1
 8001928:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0308 	and.w	r3, r3, #8
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8001936:	2301      	movs	r3, #1
 8001938:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001942:	2b00      	cmp	r3, #0
 8001944:	d00a      	beq.n	800195c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001946:	4b1f      	ldr	r3, [pc, #124]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001948:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800194c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001954:	491b      	ldr	r1, [pc, #108]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001956:	4313      	orrs	r3, r2
 8001958:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001964:	2b00      	cmp	r3, #0
 8001966:	d00b      	beq.n	8001980 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001968:	4b16      	ldr	r3, [pc, #88]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800196a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800196e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001978:	4912      	ldr	r1, [pc, #72]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800197a:	4313      	orrs	r3, r2
 800197c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001988:	2b00      	cmp	r3, #0
 800198a:	d00b      	beq.n	80019a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800198c:	4b0d      	ldr	r3, [pc, #52]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800198e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001992:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800199c:	4909      	ldr	r1, [pc, #36]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800199e:	4313      	orrs	r3, r2
 80019a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d00f      	beq.n	80019d0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80019b0:	4b04      	ldr	r3, [pc, #16]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80019b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80019b6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019c0:	e002      	b.n	80019c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80019c2:	bf00      	nop
 80019c4:	40023800 	.word	0x40023800
 80019c8:	4985      	ldr	r1, [pc, #532]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80019ca:	4313      	orrs	r3, r2
 80019cc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d00b      	beq.n	80019f4 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80019dc:	4b80      	ldr	r3, [pc, #512]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80019de:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80019e2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80019ec:	497c      	ldr	r1, [pc, #496]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80019ee:	4313      	orrs	r3, r2
 80019f0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	2b01      	cmp	r3, #1
 80019f8:	d005      	beq.n	8001a06 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001a02:	f040 80d6 	bne.w	8001bb2 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001a06:	4b76      	ldr	r3, [pc, #472]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a75      	ldr	r2, [pc, #468]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001a0c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001a10:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a12:	f7fe fdd7 	bl	80005c4 <HAL_GetTick>
 8001a16:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001a18:	e008      	b.n	8001a2c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001a1a:	f7fe fdd3 	bl	80005c4 <HAL_GetTick>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	2b64      	cmp	r3, #100	; 0x64
 8001a26:	d901      	bls.n	8001a2c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	e194      	b.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001a2c:	4b6c      	ldr	r3, [pc, #432]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d1f0      	bne.n	8001a1a <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f003 0301 	and.w	r3, r3, #1
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d021      	beq.n	8001a88 <HAL_RCCEx_PeriphCLKConfig+0x570>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d11d      	bne.n	8001a88 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001a4c:	4b64      	ldr	r3, [pc, #400]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001a4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001a52:	0c1b      	lsrs	r3, r3, #16
 8001a54:	f003 0303 	and.w	r3, r3, #3
 8001a58:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001a5a:	4b61      	ldr	r3, [pc, #388]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001a5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001a60:	0e1b      	lsrs	r3, r3, #24
 8001a62:	f003 030f 	and.w	r3, r3, #15
 8001a66:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	019a      	lsls	r2, r3, #6
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	041b      	lsls	r3, r3, #16
 8001a72:	431a      	orrs	r2, r3
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	061b      	lsls	r3, r3, #24
 8001a78:	431a      	orrs	r2, r3
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	689b      	ldr	r3, [r3, #8]
 8001a7e:	071b      	lsls	r3, r3, #28
 8001a80:	4957      	ldr	r1, [pc, #348]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001a82:	4313      	orrs	r3, r2
 8001a84:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d004      	beq.n	8001a9e <HAL_RCCEx_PeriphCLKConfig+0x586>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a98:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001a9c:	d00a      	beq.n	8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d02e      	beq.n	8001b08 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001ab2:	d129      	bne.n	8001b08 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001ab4:	4b4a      	ldr	r3, [pc, #296]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001ab6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001aba:	0c1b      	lsrs	r3, r3, #16
 8001abc:	f003 0303 	and.w	r3, r3, #3
 8001ac0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001ac2:	4b47      	ldr	r3, [pc, #284]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001ac4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001ac8:	0f1b      	lsrs	r3, r3, #28
 8001aca:	f003 0307 	and.w	r3, r3, #7
 8001ace:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	019a      	lsls	r2, r3, #6
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	041b      	lsls	r3, r3, #16
 8001ada:	431a      	orrs	r2, r3
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	061b      	lsls	r3, r3, #24
 8001ae2:	431a      	orrs	r2, r3
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	071b      	lsls	r3, r3, #28
 8001ae8:	493d      	ldr	r1, [pc, #244]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001aea:	4313      	orrs	r3, r2
 8001aec:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8001af0:	4b3b      	ldr	r3, [pc, #236]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001af2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001af6:	f023 021f 	bic.w	r2, r3, #31
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001afe:	3b01      	subs	r3, #1
 8001b00:	4937      	ldr	r1, [pc, #220]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001b02:	4313      	orrs	r3, r2
 8001b04:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d01d      	beq.n	8001b50 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001b14:	4b32      	ldr	r3, [pc, #200]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001b16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001b1a:	0e1b      	lsrs	r3, r3, #24
 8001b1c:	f003 030f 	and.w	r3, r3, #15
 8001b20:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001b22:	4b2f      	ldr	r3, [pc, #188]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001b24:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001b28:	0f1b      	lsrs	r3, r3, #28
 8001b2a:	f003 0307 	and.w	r3, r3, #7
 8001b2e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	019a      	lsls	r2, r3, #6
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	691b      	ldr	r3, [r3, #16]
 8001b3a:	041b      	lsls	r3, r3, #16
 8001b3c:	431a      	orrs	r2, r3
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	061b      	lsls	r3, r3, #24
 8001b42:	431a      	orrs	r2, r3
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	071b      	lsls	r3, r3, #28
 8001b48:	4925      	ldr	r1, [pc, #148]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d011      	beq.n	8001b80 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	019a      	lsls	r2, r3, #6
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	691b      	ldr	r3, [r3, #16]
 8001b66:	041b      	lsls	r3, r3, #16
 8001b68:	431a      	orrs	r2, r3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	68db      	ldr	r3, [r3, #12]
 8001b6e:	061b      	lsls	r3, r3, #24
 8001b70:	431a      	orrs	r2, r3
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	071b      	lsls	r3, r3, #28
 8001b78:	4919      	ldr	r1, [pc, #100]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001b80:	4b17      	ldr	r3, [pc, #92]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a16      	ldr	r2, [pc, #88]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001b86:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001b8a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b8c:	f7fe fd1a 	bl	80005c4 <HAL_GetTick>
 8001b90:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001b92:	e008      	b.n	8001ba6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001b94:	f7fe fd16 	bl	80005c4 <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	2b64      	cmp	r3, #100	; 0x64
 8001ba0:	d901      	bls.n	8001ba6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	e0d7      	b.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001ba6:	4b0e      	ldr	r3, [pc, #56]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d0f0      	beq.n	8001b94 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8001bb2:	69bb      	ldr	r3, [r7, #24]
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	f040 80cd 	bne.w	8001d54 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8001bba:	4b09      	ldr	r3, [pc, #36]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a08      	ldr	r2, [pc, #32]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001bc0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bc4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001bc6:	f7fe fcfd 	bl	80005c4 <HAL_GetTick>
 8001bca:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001bcc:	e00a      	b.n	8001be4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001bce:	f7fe fcf9 	bl	80005c4 <HAL_GetTick>
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	1ad3      	subs	r3, r2, r3
 8001bd8:	2b64      	cmp	r3, #100	; 0x64
 8001bda:	d903      	bls.n	8001be4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001bdc:	2303      	movs	r3, #3
 8001bde:	e0ba      	b.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8001be0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001be4:	4b5e      	ldr	r3, [pc, #376]	; (8001d60 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001bec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001bf0:	d0ed      	beq.n	8001bce <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d003      	beq.n	8001c06 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d009      	beq.n	8001c1a <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d02e      	beq.n	8001c70 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d12a      	bne.n	8001c70 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8001c1a:	4b51      	ldr	r3, [pc, #324]	; (8001d60 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8001c1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c20:	0c1b      	lsrs	r3, r3, #16
 8001c22:	f003 0303 	and.w	r3, r3, #3
 8001c26:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001c28:	4b4d      	ldr	r3, [pc, #308]	; (8001d60 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8001c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c2e:	0f1b      	lsrs	r3, r3, #28
 8001c30:	f003 0307 	and.w	r3, r3, #7
 8001c34:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	695b      	ldr	r3, [r3, #20]
 8001c3a:	019a      	lsls	r2, r3, #6
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	041b      	lsls	r3, r3, #16
 8001c40:	431a      	orrs	r2, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	699b      	ldr	r3, [r3, #24]
 8001c46:	061b      	lsls	r3, r3, #24
 8001c48:	431a      	orrs	r2, r3
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	071b      	lsls	r3, r3, #28
 8001c4e:	4944      	ldr	r1, [pc, #272]	; (8001d60 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8001c50:	4313      	orrs	r3, r2
 8001c52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001c56:	4b42      	ldr	r3, [pc, #264]	; (8001d60 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8001c58:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001c5c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c64:	3b01      	subs	r3, #1
 8001c66:	021b      	lsls	r3, r3, #8
 8001c68:	493d      	ldr	r1, [pc, #244]	; (8001d60 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d022      	beq.n	8001cc2 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001c80:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001c84:	d11d      	bne.n	8001cc2 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001c86:	4b36      	ldr	r3, [pc, #216]	; (8001d60 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8001c88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c8c:	0e1b      	lsrs	r3, r3, #24
 8001c8e:	f003 030f 	and.w	r3, r3, #15
 8001c92:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001c94:	4b32      	ldr	r3, [pc, #200]	; (8001d60 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8001c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c9a:	0f1b      	lsrs	r3, r3, #28
 8001c9c:	f003 0307 	and.w	r3, r3, #7
 8001ca0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	695b      	ldr	r3, [r3, #20]
 8001ca6:	019a      	lsls	r2, r3, #6
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6a1b      	ldr	r3, [r3, #32]
 8001cac:	041b      	lsls	r3, r3, #16
 8001cae:	431a      	orrs	r2, r3
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	061b      	lsls	r3, r3, #24
 8001cb4:	431a      	orrs	r2, r3
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	071b      	lsls	r3, r3, #28
 8001cba:	4929      	ldr	r1, [pc, #164]	; (8001d60 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f003 0308 	and.w	r3, r3, #8
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d028      	beq.n	8001d20 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001cce:	4b24      	ldr	r3, [pc, #144]	; (8001d60 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8001cd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cd4:	0e1b      	lsrs	r3, r3, #24
 8001cd6:	f003 030f 	and.w	r3, r3, #15
 8001cda:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8001cdc:	4b20      	ldr	r3, [pc, #128]	; (8001d60 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8001cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ce2:	0c1b      	lsrs	r3, r3, #16
 8001ce4:	f003 0303 	and.w	r3, r3, #3
 8001ce8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	695b      	ldr	r3, [r3, #20]
 8001cee:	019a      	lsls	r2, r3, #6
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	041b      	lsls	r3, r3, #16
 8001cf4:	431a      	orrs	r2, r3
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	061b      	lsls	r3, r3, #24
 8001cfa:	431a      	orrs	r2, r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	69db      	ldr	r3, [r3, #28]
 8001d00:	071b      	lsls	r3, r3, #28
 8001d02:	4917      	ldr	r1, [pc, #92]	; (8001d60 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8001d04:	4313      	orrs	r3, r2
 8001d06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8001d0a:	4b15      	ldr	r3, [pc, #84]	; (8001d60 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8001d0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001d10:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d18:	4911      	ldr	r1, [pc, #68]	; (8001d60 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8001d20:	4b0f      	ldr	r3, [pc, #60]	; (8001d60 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a0e      	ldr	r2, [pc, #56]	; (8001d60 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8001d26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d2a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d2c:	f7fe fc4a 	bl	80005c4 <HAL_GetTick>
 8001d30:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001d32:	e008      	b.n	8001d46 <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001d34:	f7fe fc46 	bl	80005c4 <HAL_GetTick>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	2b64      	cmp	r3, #100	; 0x64
 8001d40:	d901      	bls.n	8001d46 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001d42:	2303      	movs	r3, #3
 8001d44:	e007      	b.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001d46:	4b06      	ldr	r3, [pc, #24]	; (8001d60 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001d4e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001d52:	d1ef      	bne.n	8001d34 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8001d54:	2300      	movs	r3, #0
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3720      	adds	r7, #32
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	40023800 	.word	0x40023800

08001d64 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d101      	bne.n	8001d76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	e040      	b.n	8001df8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d106      	bne.n	8001d8c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2200      	movs	r2, #0
 8001d82:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f000 fdbc 	bl	8002904 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2224      	movs	r2, #36	; 0x24
 8001d90:	675a      	str	r2, [r3, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f022 0201 	bic.w	r2, r2, #1
 8001da0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f000 f82c 	bl	8001e00 <UART_SetConfig>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d101      	bne.n	8001db2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e022      	b.n	8001df8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d002      	beq.n	8001dc0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f000 fac4 	bl	8002348 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	685a      	ldr	r2, [r3, #4]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001dce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	689a      	ldr	r2, [r3, #8]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001dde:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	681a      	ldr	r2, [r3, #0]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f042 0201 	orr.w	r2, r2, #1
 8001dee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f000 fb4b 	bl	800248c <UART_CheckIdleState>
 8001df6:	4603      	mov	r3, r0
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	3708      	adds	r7, #8
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b088      	sub	sp, #32
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	689a      	ldr	r2, [r3, #8]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	691b      	ldr	r3, [r3, #16]
 8001e18:	431a      	orrs	r2, r3
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	695b      	ldr	r3, [r3, #20]
 8001e1e:	431a      	orrs	r2, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	69db      	ldr	r3, [r3, #28]
 8001e24:	4313      	orrs	r3, r2
 8001e26:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	4bb1      	ldr	r3, [pc, #708]	; (80020f4 <UART_SetConfig+0x2f4>)
 8001e30:	4013      	ands	r3, r2
 8001e32:	687a      	ldr	r2, [r7, #4]
 8001e34:	6812      	ldr	r2, [r2, #0]
 8001e36:	6939      	ldr	r1, [r7, #16]
 8001e38:	430b      	orrs	r3, r1
 8001e3a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	68da      	ldr	r2, [r3, #12]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	430a      	orrs	r2, r1
 8001e50:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	699b      	ldr	r3, [r3, #24]
 8001e56:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6a1b      	ldr	r3, [r3, #32]
 8001e5c:	693a      	ldr	r2, [r7, #16]
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	693a      	ldr	r2, [r7, #16]
 8001e72:	430a      	orrs	r2, r1
 8001e74:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a9f      	ldr	r2, [pc, #636]	; (80020f8 <UART_SetConfig+0x2f8>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d121      	bne.n	8001ec4 <UART_SetConfig+0xc4>
 8001e80:	4b9e      	ldr	r3, [pc, #632]	; (80020fc <UART_SetConfig+0x2fc>)
 8001e82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e86:	f003 0303 	and.w	r3, r3, #3
 8001e8a:	2b03      	cmp	r3, #3
 8001e8c:	d816      	bhi.n	8001ebc <UART_SetConfig+0xbc>
 8001e8e:	a201      	add	r2, pc, #4	; (adr r2, 8001e94 <UART_SetConfig+0x94>)
 8001e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e94:	08001ea5 	.word	0x08001ea5
 8001e98:	08001eb1 	.word	0x08001eb1
 8001e9c:	08001eab 	.word	0x08001eab
 8001ea0:	08001eb7 	.word	0x08001eb7
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	77fb      	strb	r3, [r7, #31]
 8001ea8:	e151      	b.n	800214e <UART_SetConfig+0x34e>
 8001eaa:	2302      	movs	r3, #2
 8001eac:	77fb      	strb	r3, [r7, #31]
 8001eae:	e14e      	b.n	800214e <UART_SetConfig+0x34e>
 8001eb0:	2304      	movs	r3, #4
 8001eb2:	77fb      	strb	r3, [r7, #31]
 8001eb4:	e14b      	b.n	800214e <UART_SetConfig+0x34e>
 8001eb6:	2308      	movs	r3, #8
 8001eb8:	77fb      	strb	r3, [r7, #31]
 8001eba:	e148      	b.n	800214e <UART_SetConfig+0x34e>
 8001ebc:	2310      	movs	r3, #16
 8001ebe:	77fb      	strb	r3, [r7, #31]
 8001ec0:	bf00      	nop
 8001ec2:	e144      	b.n	800214e <UART_SetConfig+0x34e>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a8d      	ldr	r2, [pc, #564]	; (8002100 <UART_SetConfig+0x300>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d134      	bne.n	8001f38 <UART_SetConfig+0x138>
 8001ece:	4b8b      	ldr	r3, [pc, #556]	; (80020fc <UART_SetConfig+0x2fc>)
 8001ed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ed4:	f003 030c 	and.w	r3, r3, #12
 8001ed8:	2b0c      	cmp	r3, #12
 8001eda:	d829      	bhi.n	8001f30 <UART_SetConfig+0x130>
 8001edc:	a201      	add	r2, pc, #4	; (adr r2, 8001ee4 <UART_SetConfig+0xe4>)
 8001ede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ee2:	bf00      	nop
 8001ee4:	08001f19 	.word	0x08001f19
 8001ee8:	08001f31 	.word	0x08001f31
 8001eec:	08001f31 	.word	0x08001f31
 8001ef0:	08001f31 	.word	0x08001f31
 8001ef4:	08001f25 	.word	0x08001f25
 8001ef8:	08001f31 	.word	0x08001f31
 8001efc:	08001f31 	.word	0x08001f31
 8001f00:	08001f31 	.word	0x08001f31
 8001f04:	08001f1f 	.word	0x08001f1f
 8001f08:	08001f31 	.word	0x08001f31
 8001f0c:	08001f31 	.word	0x08001f31
 8001f10:	08001f31 	.word	0x08001f31
 8001f14:	08001f2b 	.word	0x08001f2b
 8001f18:	2300      	movs	r3, #0
 8001f1a:	77fb      	strb	r3, [r7, #31]
 8001f1c:	e117      	b.n	800214e <UART_SetConfig+0x34e>
 8001f1e:	2302      	movs	r3, #2
 8001f20:	77fb      	strb	r3, [r7, #31]
 8001f22:	e114      	b.n	800214e <UART_SetConfig+0x34e>
 8001f24:	2304      	movs	r3, #4
 8001f26:	77fb      	strb	r3, [r7, #31]
 8001f28:	e111      	b.n	800214e <UART_SetConfig+0x34e>
 8001f2a:	2308      	movs	r3, #8
 8001f2c:	77fb      	strb	r3, [r7, #31]
 8001f2e:	e10e      	b.n	800214e <UART_SetConfig+0x34e>
 8001f30:	2310      	movs	r3, #16
 8001f32:	77fb      	strb	r3, [r7, #31]
 8001f34:	bf00      	nop
 8001f36:	e10a      	b.n	800214e <UART_SetConfig+0x34e>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a71      	ldr	r2, [pc, #452]	; (8002104 <UART_SetConfig+0x304>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d120      	bne.n	8001f84 <UART_SetConfig+0x184>
 8001f42:	4b6e      	ldr	r3, [pc, #440]	; (80020fc <UART_SetConfig+0x2fc>)
 8001f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f48:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001f4c:	2b10      	cmp	r3, #16
 8001f4e:	d00f      	beq.n	8001f70 <UART_SetConfig+0x170>
 8001f50:	2b10      	cmp	r3, #16
 8001f52:	d802      	bhi.n	8001f5a <UART_SetConfig+0x15a>
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d005      	beq.n	8001f64 <UART_SetConfig+0x164>
 8001f58:	e010      	b.n	8001f7c <UART_SetConfig+0x17c>
 8001f5a:	2b20      	cmp	r3, #32
 8001f5c:	d005      	beq.n	8001f6a <UART_SetConfig+0x16a>
 8001f5e:	2b30      	cmp	r3, #48	; 0x30
 8001f60:	d009      	beq.n	8001f76 <UART_SetConfig+0x176>
 8001f62:	e00b      	b.n	8001f7c <UART_SetConfig+0x17c>
 8001f64:	2300      	movs	r3, #0
 8001f66:	77fb      	strb	r3, [r7, #31]
 8001f68:	e0f1      	b.n	800214e <UART_SetConfig+0x34e>
 8001f6a:	2302      	movs	r3, #2
 8001f6c:	77fb      	strb	r3, [r7, #31]
 8001f6e:	e0ee      	b.n	800214e <UART_SetConfig+0x34e>
 8001f70:	2304      	movs	r3, #4
 8001f72:	77fb      	strb	r3, [r7, #31]
 8001f74:	e0eb      	b.n	800214e <UART_SetConfig+0x34e>
 8001f76:	2308      	movs	r3, #8
 8001f78:	77fb      	strb	r3, [r7, #31]
 8001f7a:	e0e8      	b.n	800214e <UART_SetConfig+0x34e>
 8001f7c:	2310      	movs	r3, #16
 8001f7e:	77fb      	strb	r3, [r7, #31]
 8001f80:	bf00      	nop
 8001f82:	e0e4      	b.n	800214e <UART_SetConfig+0x34e>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a5f      	ldr	r2, [pc, #380]	; (8002108 <UART_SetConfig+0x308>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d120      	bne.n	8001fd0 <UART_SetConfig+0x1d0>
 8001f8e:	4b5b      	ldr	r3, [pc, #364]	; (80020fc <UART_SetConfig+0x2fc>)
 8001f90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f94:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001f98:	2b40      	cmp	r3, #64	; 0x40
 8001f9a:	d00f      	beq.n	8001fbc <UART_SetConfig+0x1bc>
 8001f9c:	2b40      	cmp	r3, #64	; 0x40
 8001f9e:	d802      	bhi.n	8001fa6 <UART_SetConfig+0x1a6>
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d005      	beq.n	8001fb0 <UART_SetConfig+0x1b0>
 8001fa4:	e010      	b.n	8001fc8 <UART_SetConfig+0x1c8>
 8001fa6:	2b80      	cmp	r3, #128	; 0x80
 8001fa8:	d005      	beq.n	8001fb6 <UART_SetConfig+0x1b6>
 8001faa:	2bc0      	cmp	r3, #192	; 0xc0
 8001fac:	d009      	beq.n	8001fc2 <UART_SetConfig+0x1c2>
 8001fae:	e00b      	b.n	8001fc8 <UART_SetConfig+0x1c8>
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	77fb      	strb	r3, [r7, #31]
 8001fb4:	e0cb      	b.n	800214e <UART_SetConfig+0x34e>
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	77fb      	strb	r3, [r7, #31]
 8001fba:	e0c8      	b.n	800214e <UART_SetConfig+0x34e>
 8001fbc:	2304      	movs	r3, #4
 8001fbe:	77fb      	strb	r3, [r7, #31]
 8001fc0:	e0c5      	b.n	800214e <UART_SetConfig+0x34e>
 8001fc2:	2308      	movs	r3, #8
 8001fc4:	77fb      	strb	r3, [r7, #31]
 8001fc6:	e0c2      	b.n	800214e <UART_SetConfig+0x34e>
 8001fc8:	2310      	movs	r3, #16
 8001fca:	77fb      	strb	r3, [r7, #31]
 8001fcc:	bf00      	nop
 8001fce:	e0be      	b.n	800214e <UART_SetConfig+0x34e>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a4d      	ldr	r2, [pc, #308]	; (800210c <UART_SetConfig+0x30c>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d124      	bne.n	8002024 <UART_SetConfig+0x224>
 8001fda:	4b48      	ldr	r3, [pc, #288]	; (80020fc <UART_SetConfig+0x2fc>)
 8001fdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fe0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fe4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fe8:	d012      	beq.n	8002010 <UART_SetConfig+0x210>
 8001fea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fee:	d802      	bhi.n	8001ff6 <UART_SetConfig+0x1f6>
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d007      	beq.n	8002004 <UART_SetConfig+0x204>
 8001ff4:	e012      	b.n	800201c <UART_SetConfig+0x21c>
 8001ff6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ffa:	d006      	beq.n	800200a <UART_SetConfig+0x20a>
 8001ffc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002000:	d009      	beq.n	8002016 <UART_SetConfig+0x216>
 8002002:	e00b      	b.n	800201c <UART_SetConfig+0x21c>
 8002004:	2300      	movs	r3, #0
 8002006:	77fb      	strb	r3, [r7, #31]
 8002008:	e0a1      	b.n	800214e <UART_SetConfig+0x34e>
 800200a:	2302      	movs	r3, #2
 800200c:	77fb      	strb	r3, [r7, #31]
 800200e:	e09e      	b.n	800214e <UART_SetConfig+0x34e>
 8002010:	2304      	movs	r3, #4
 8002012:	77fb      	strb	r3, [r7, #31]
 8002014:	e09b      	b.n	800214e <UART_SetConfig+0x34e>
 8002016:	2308      	movs	r3, #8
 8002018:	77fb      	strb	r3, [r7, #31]
 800201a:	e098      	b.n	800214e <UART_SetConfig+0x34e>
 800201c:	2310      	movs	r3, #16
 800201e:	77fb      	strb	r3, [r7, #31]
 8002020:	bf00      	nop
 8002022:	e094      	b.n	800214e <UART_SetConfig+0x34e>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a39      	ldr	r2, [pc, #228]	; (8002110 <UART_SetConfig+0x310>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d124      	bne.n	8002078 <UART_SetConfig+0x278>
 800202e:	4b33      	ldr	r3, [pc, #204]	; (80020fc <UART_SetConfig+0x2fc>)
 8002030:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002034:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002038:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800203c:	d012      	beq.n	8002064 <UART_SetConfig+0x264>
 800203e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002042:	d802      	bhi.n	800204a <UART_SetConfig+0x24a>
 8002044:	2b00      	cmp	r3, #0
 8002046:	d007      	beq.n	8002058 <UART_SetConfig+0x258>
 8002048:	e012      	b.n	8002070 <UART_SetConfig+0x270>
 800204a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800204e:	d006      	beq.n	800205e <UART_SetConfig+0x25e>
 8002050:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002054:	d009      	beq.n	800206a <UART_SetConfig+0x26a>
 8002056:	e00b      	b.n	8002070 <UART_SetConfig+0x270>
 8002058:	2301      	movs	r3, #1
 800205a:	77fb      	strb	r3, [r7, #31]
 800205c:	e077      	b.n	800214e <UART_SetConfig+0x34e>
 800205e:	2302      	movs	r3, #2
 8002060:	77fb      	strb	r3, [r7, #31]
 8002062:	e074      	b.n	800214e <UART_SetConfig+0x34e>
 8002064:	2304      	movs	r3, #4
 8002066:	77fb      	strb	r3, [r7, #31]
 8002068:	e071      	b.n	800214e <UART_SetConfig+0x34e>
 800206a:	2308      	movs	r3, #8
 800206c:	77fb      	strb	r3, [r7, #31]
 800206e:	e06e      	b.n	800214e <UART_SetConfig+0x34e>
 8002070:	2310      	movs	r3, #16
 8002072:	77fb      	strb	r3, [r7, #31]
 8002074:	bf00      	nop
 8002076:	e06a      	b.n	800214e <UART_SetConfig+0x34e>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a25      	ldr	r2, [pc, #148]	; (8002114 <UART_SetConfig+0x314>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d124      	bne.n	80020cc <UART_SetConfig+0x2cc>
 8002082:	4b1e      	ldr	r3, [pc, #120]	; (80020fc <UART_SetConfig+0x2fc>)
 8002084:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002088:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800208c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002090:	d012      	beq.n	80020b8 <UART_SetConfig+0x2b8>
 8002092:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002096:	d802      	bhi.n	800209e <UART_SetConfig+0x29e>
 8002098:	2b00      	cmp	r3, #0
 800209a:	d007      	beq.n	80020ac <UART_SetConfig+0x2ac>
 800209c:	e012      	b.n	80020c4 <UART_SetConfig+0x2c4>
 800209e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80020a2:	d006      	beq.n	80020b2 <UART_SetConfig+0x2b2>
 80020a4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80020a8:	d009      	beq.n	80020be <UART_SetConfig+0x2be>
 80020aa:	e00b      	b.n	80020c4 <UART_SetConfig+0x2c4>
 80020ac:	2300      	movs	r3, #0
 80020ae:	77fb      	strb	r3, [r7, #31]
 80020b0:	e04d      	b.n	800214e <UART_SetConfig+0x34e>
 80020b2:	2302      	movs	r3, #2
 80020b4:	77fb      	strb	r3, [r7, #31]
 80020b6:	e04a      	b.n	800214e <UART_SetConfig+0x34e>
 80020b8:	2304      	movs	r3, #4
 80020ba:	77fb      	strb	r3, [r7, #31]
 80020bc:	e047      	b.n	800214e <UART_SetConfig+0x34e>
 80020be:	2308      	movs	r3, #8
 80020c0:	77fb      	strb	r3, [r7, #31]
 80020c2:	e044      	b.n	800214e <UART_SetConfig+0x34e>
 80020c4:	2310      	movs	r3, #16
 80020c6:	77fb      	strb	r3, [r7, #31]
 80020c8:	bf00      	nop
 80020ca:	e040      	b.n	800214e <UART_SetConfig+0x34e>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a11      	ldr	r2, [pc, #68]	; (8002118 <UART_SetConfig+0x318>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d139      	bne.n	800214a <UART_SetConfig+0x34a>
 80020d6:	4b09      	ldr	r3, [pc, #36]	; (80020fc <UART_SetConfig+0x2fc>)
 80020d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020dc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80020e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80020e4:	d027      	beq.n	8002136 <UART_SetConfig+0x336>
 80020e6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80020ea:	d817      	bhi.n	800211c <UART_SetConfig+0x31c>
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d01c      	beq.n	800212a <UART_SetConfig+0x32a>
 80020f0:	e027      	b.n	8002142 <UART_SetConfig+0x342>
 80020f2:	bf00      	nop
 80020f4:	efff69f3 	.word	0xefff69f3
 80020f8:	40011000 	.word	0x40011000
 80020fc:	40023800 	.word	0x40023800
 8002100:	40004400 	.word	0x40004400
 8002104:	40004800 	.word	0x40004800
 8002108:	40004c00 	.word	0x40004c00
 800210c:	40005000 	.word	0x40005000
 8002110:	40011400 	.word	0x40011400
 8002114:	40007800 	.word	0x40007800
 8002118:	40007c00 	.word	0x40007c00
 800211c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002120:	d006      	beq.n	8002130 <UART_SetConfig+0x330>
 8002122:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002126:	d009      	beq.n	800213c <UART_SetConfig+0x33c>
 8002128:	e00b      	b.n	8002142 <UART_SetConfig+0x342>
 800212a:	2300      	movs	r3, #0
 800212c:	77fb      	strb	r3, [r7, #31]
 800212e:	e00e      	b.n	800214e <UART_SetConfig+0x34e>
 8002130:	2302      	movs	r3, #2
 8002132:	77fb      	strb	r3, [r7, #31]
 8002134:	e00b      	b.n	800214e <UART_SetConfig+0x34e>
 8002136:	2304      	movs	r3, #4
 8002138:	77fb      	strb	r3, [r7, #31]
 800213a:	e008      	b.n	800214e <UART_SetConfig+0x34e>
 800213c:	2308      	movs	r3, #8
 800213e:	77fb      	strb	r3, [r7, #31]
 8002140:	e005      	b.n	800214e <UART_SetConfig+0x34e>
 8002142:	2310      	movs	r3, #16
 8002144:	77fb      	strb	r3, [r7, #31]
 8002146:	bf00      	nop
 8002148:	e001      	b.n	800214e <UART_SetConfig+0x34e>
 800214a:	2310      	movs	r3, #16
 800214c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	69db      	ldr	r3, [r3, #28]
 8002152:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002156:	d17c      	bne.n	8002252 <UART_SetConfig+0x452>
  {
    switch (clocksource)
 8002158:	7ffb      	ldrb	r3, [r7, #31]
 800215a:	2b08      	cmp	r3, #8
 800215c:	d859      	bhi.n	8002212 <UART_SetConfig+0x412>
 800215e:	a201      	add	r2, pc, #4	; (adr r2, 8002164 <UART_SetConfig+0x364>)
 8002160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002164:	08002189 	.word	0x08002189
 8002168:	080021a7 	.word	0x080021a7
 800216c:	080021c5 	.word	0x080021c5
 8002170:	08002213 	.word	0x08002213
 8002174:	080021dd 	.word	0x080021dd
 8002178:	08002213 	.word	0x08002213
 800217c:	08002213 	.word	0x08002213
 8002180:	08002213 	.word	0x08002213
 8002184:	080021fb 	.word	0x080021fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002188:	f7ff f99e 	bl	80014c8 <HAL_RCC_GetPCLK1Freq>
 800218c:	4603      	mov	r3, r0
 800218e:	005a      	lsls	r2, r3, #1
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	085b      	lsrs	r3, r3, #1
 8002196:	441a      	add	r2, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	fbb2 f3f3 	udiv	r3, r2, r3
 80021a0:	b29b      	uxth	r3, r3
 80021a2:	61bb      	str	r3, [r7, #24]
        break;
 80021a4:	e038      	b.n	8002218 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80021a6:	f7ff f9a3 	bl	80014f0 <HAL_RCC_GetPCLK2Freq>
 80021aa:	4603      	mov	r3, r0
 80021ac:	005a      	lsls	r2, r3, #1
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	085b      	lsrs	r3, r3, #1
 80021b4:	441a      	add	r2, r3
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80021be:	b29b      	uxth	r3, r3
 80021c0:	61bb      	str	r3, [r7, #24]
        break;
 80021c2:	e029      	b.n	8002218 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	085a      	lsrs	r2, r3, #1
 80021ca:	4b5d      	ldr	r3, [pc, #372]	; (8002340 <UART_SetConfig+0x540>)
 80021cc:	4413      	add	r3, r2
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	6852      	ldr	r2, [r2, #4]
 80021d2:	fbb3 f3f2 	udiv	r3, r3, r2
 80021d6:	b29b      	uxth	r3, r3
 80021d8:	61bb      	str	r3, [r7, #24]
        break;
 80021da:	e01d      	b.n	8002218 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80021dc:	f7ff f8b6 	bl	800134c <HAL_RCC_GetSysClockFreq>
 80021e0:	4603      	mov	r3, r0
 80021e2:	005a      	lsls	r2, r3, #1
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	085b      	lsrs	r3, r3, #1
 80021ea:	441a      	add	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80021f4:	b29b      	uxth	r3, r3
 80021f6:	61bb      	str	r3, [r7, #24]
        break;
 80021f8:	e00e      	b.n	8002218 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	085b      	lsrs	r3, r3, #1
 8002200:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	fbb2 f3f3 	udiv	r3, r2, r3
 800220c:	b29b      	uxth	r3, r3
 800220e:	61bb      	str	r3, [r7, #24]
        break;
 8002210:	e002      	b.n	8002218 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	75fb      	strb	r3, [r7, #23]
        break;
 8002216:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002218:	69bb      	ldr	r3, [r7, #24]
 800221a:	2b0f      	cmp	r3, #15
 800221c:	d916      	bls.n	800224c <UART_SetConfig+0x44c>
 800221e:	69bb      	ldr	r3, [r7, #24]
 8002220:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002224:	d212      	bcs.n	800224c <UART_SetConfig+0x44c>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002226:	69bb      	ldr	r3, [r7, #24]
 8002228:	b29b      	uxth	r3, r3
 800222a:	f023 030f 	bic.w	r3, r3, #15
 800222e:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002230:	69bb      	ldr	r3, [r7, #24]
 8002232:	085b      	lsrs	r3, r3, #1
 8002234:	b29b      	uxth	r3, r3
 8002236:	f003 0307 	and.w	r3, r3, #7
 800223a:	b29a      	uxth	r2, r3
 800223c:	89fb      	ldrh	r3, [r7, #14]
 800223e:	4313      	orrs	r3, r2
 8002240:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	89fa      	ldrh	r2, [r7, #14]
 8002248:	60da      	str	r2, [r3, #12]
 800224a:	e06e      	b.n	800232a <UART_SetConfig+0x52a>
    }
    else
    {
      ret = HAL_ERROR;
 800224c:	2301      	movs	r3, #1
 800224e:	75fb      	strb	r3, [r7, #23]
 8002250:	e06b      	b.n	800232a <UART_SetConfig+0x52a>
    }
  }
  else
  {
    switch (clocksource)
 8002252:	7ffb      	ldrb	r3, [r7, #31]
 8002254:	2b08      	cmp	r3, #8
 8002256:	d857      	bhi.n	8002308 <UART_SetConfig+0x508>
 8002258:	a201      	add	r2, pc, #4	; (adr r2, 8002260 <UART_SetConfig+0x460>)
 800225a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800225e:	bf00      	nop
 8002260:	08002285 	.word	0x08002285
 8002264:	080022a1 	.word	0x080022a1
 8002268:	080022bd 	.word	0x080022bd
 800226c:	08002309 	.word	0x08002309
 8002270:	080022d5 	.word	0x080022d5
 8002274:	08002309 	.word	0x08002309
 8002278:	08002309 	.word	0x08002309
 800227c:	08002309 	.word	0x08002309
 8002280:	080022f1 	.word	0x080022f1
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002284:	f7ff f920 	bl	80014c8 <HAL_RCC_GetPCLK1Freq>
 8002288:	4602      	mov	r2, r0
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	085b      	lsrs	r3, r3, #1
 8002290:	441a      	add	r2, r3
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	fbb2 f3f3 	udiv	r3, r2, r3
 800229a:	b29b      	uxth	r3, r3
 800229c:	61bb      	str	r3, [r7, #24]
        break;
 800229e:	e036      	b.n	800230e <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80022a0:	f7ff f926 	bl	80014f0 <HAL_RCC_GetPCLK2Freq>
 80022a4:	4602      	mov	r2, r0
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	085b      	lsrs	r3, r3, #1
 80022ac:	441a      	add	r2, r3
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80022b6:	b29b      	uxth	r3, r3
 80022b8:	61bb      	str	r3, [r7, #24]
        break;
 80022ba:	e028      	b.n	800230e <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	085a      	lsrs	r2, r3, #1
 80022c2:	4b20      	ldr	r3, [pc, #128]	; (8002344 <UART_SetConfig+0x544>)
 80022c4:	4413      	add	r3, r2
 80022c6:	687a      	ldr	r2, [r7, #4]
 80022c8:	6852      	ldr	r2, [r2, #4]
 80022ca:	fbb3 f3f2 	udiv	r3, r3, r2
 80022ce:	b29b      	uxth	r3, r3
 80022d0:	61bb      	str	r3, [r7, #24]
        break;
 80022d2:	e01c      	b.n	800230e <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80022d4:	f7ff f83a 	bl	800134c <HAL_RCC_GetSysClockFreq>
 80022d8:	4602      	mov	r2, r0
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	085b      	lsrs	r3, r3, #1
 80022e0:	441a      	add	r2, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ea:	b29b      	uxth	r3, r3
 80022ec:	61bb      	str	r3, [r7, #24]
        break;
 80022ee:	e00e      	b.n	800230e <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	085b      	lsrs	r3, r3, #1
 80022f6:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002302:	b29b      	uxth	r3, r3
 8002304:	61bb      	str	r3, [r7, #24]
        break;
 8002306:	e002      	b.n	800230e <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002308:	2301      	movs	r3, #1
 800230a:	75fb      	strb	r3, [r7, #23]
        break;
 800230c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800230e:	69bb      	ldr	r3, [r7, #24]
 8002310:	2b0f      	cmp	r3, #15
 8002312:	d908      	bls.n	8002326 <UART_SetConfig+0x526>
 8002314:	69bb      	ldr	r3, [r7, #24]
 8002316:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800231a:	d204      	bcs.n	8002326 <UART_SetConfig+0x526>
    {
      huart->Instance->BRR = usartdiv;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	69ba      	ldr	r2, [r7, #24]
 8002322:	60da      	str	r2, [r3, #12]
 8002324:	e001      	b.n	800232a <UART_SetConfig+0x52a>
    }
    else
    {
      ret = HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2200      	movs	r2, #0
 800232e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8002336:	7dfb      	ldrb	r3, [r7, #23]
}
 8002338:	4618      	mov	r0, r3
 800233a:	3720      	adds	r7, #32
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}
 8002340:	01e84800 	.word	0x01e84800
 8002344:	00f42400 	.word	0x00f42400

08002348 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002354:	f003 0301 	and.w	r3, r3, #1
 8002358:	2b00      	cmp	r3, #0
 800235a:	d00a      	beq.n	8002372 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	430a      	orrs	r2, r1
 8002370:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002376:	f003 0302 	and.w	r3, r3, #2
 800237a:	2b00      	cmp	r3, #0
 800237c:	d00a      	beq.n	8002394 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	430a      	orrs	r2, r1
 8002392:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002398:	f003 0304 	and.w	r3, r3, #4
 800239c:	2b00      	cmp	r3, #0
 800239e:	d00a      	beq.n	80023b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	430a      	orrs	r2, r1
 80023b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ba:	f003 0308 	and.w	r3, r3, #8
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d00a      	beq.n	80023d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	430a      	orrs	r2, r1
 80023d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023dc:	f003 0310 	and.w	r3, r3, #16
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d00a      	beq.n	80023fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	430a      	orrs	r2, r1
 80023f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023fe:	f003 0320 	and.w	r3, r3, #32
 8002402:	2b00      	cmp	r3, #0
 8002404:	d00a      	beq.n	800241c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	430a      	orrs	r2, r1
 800241a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002420:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002424:	2b00      	cmp	r3, #0
 8002426:	d01a      	beq.n	800245e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	430a      	orrs	r2, r1
 800243c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002442:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002446:	d10a      	bne.n	800245e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	430a      	orrs	r2, r1
 800245c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002462:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002466:	2b00      	cmp	r3, #0
 8002468:	d00a      	beq.n	8002480 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	430a      	orrs	r2, r1
 800247e:	605a      	str	r2, [r3, #4]
  }
}
 8002480:	bf00      	nop
 8002482:	370c      	adds	r7, #12
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr

0800248c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b086      	sub	sp, #24
 8002490:	af02      	add	r7, sp, #8
 8002492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2200      	movs	r2, #0
 8002498:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800249a:	f7fe f893 	bl	80005c4 <HAL_GetTick>
 800249e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f003 0308 	and.w	r3, r3, #8
 80024aa:	2b08      	cmp	r3, #8
 80024ac:	d10e      	bne.n	80024cc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80024ae:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80024b2:	9300      	str	r3, [sp, #0]
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2200      	movs	r2, #0
 80024b8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	f000 f814 	bl	80024ea <UART_WaitOnFlagUntilTimeout>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80024c8:	2303      	movs	r3, #3
 80024ca:	e00a      	b.n	80024e2 <UART_CheckIdleState+0x56>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2220      	movs	r2, #32
 80024d0:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2220      	movs	r2, #32
 80024d6:	679a      	str	r2, [r3, #120]	; 0x78

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2200      	movs	r2, #0
 80024dc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80024e0:	2300      	movs	r3, #0
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3710      	adds	r7, #16
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}

080024ea <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80024ea:	b580      	push	{r7, lr}
 80024ec:	b084      	sub	sp, #16
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	60f8      	str	r0, [r7, #12]
 80024f2:	60b9      	str	r1, [r7, #8]
 80024f4:	603b      	str	r3, [r7, #0]
 80024f6:	4613      	mov	r3, r2
 80024f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024fa:	e02a      	b.n	8002552 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024fc:	69bb      	ldr	r3, [r7, #24]
 80024fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002502:	d026      	beq.n	8002552 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002504:	f7fe f85e 	bl	80005c4 <HAL_GetTick>
 8002508:	4602      	mov	r2, r0
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	69ba      	ldr	r2, [r7, #24]
 8002510:	429a      	cmp	r2, r3
 8002512:	d302      	bcc.n	800251a <UART_WaitOnFlagUntilTimeout+0x30>
 8002514:	69bb      	ldr	r3, [r7, #24]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d11b      	bne.n	8002552 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002528:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	689a      	ldr	r2, [r3, #8]
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f022 0201 	bic.w	r2, r2, #1
 8002538:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2220      	movs	r2, #32
 800253e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	2220      	movs	r2, #32
 8002544:	679a      	str	r2, [r3, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2200      	movs	r2, #0
 800254a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800254e:	2303      	movs	r3, #3
 8002550:	e00f      	b.n	8002572 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	69da      	ldr	r2, [r3, #28]
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	4013      	ands	r3, r2
 800255c:	68ba      	ldr	r2, [r7, #8]
 800255e:	429a      	cmp	r2, r3
 8002560:	bf0c      	ite	eq
 8002562:	2301      	moveq	r3, #1
 8002564:	2300      	movne	r3, #0
 8002566:	b2db      	uxtb	r3, r3
 8002568:	461a      	mov	r2, r3
 800256a:	79fb      	ldrb	r3, [r7, #7]
 800256c:	429a      	cmp	r2, r3
 800256e:	d0c5      	beq.n	80024fc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002570:	2300      	movs	r3, #0
}
 8002572:	4618      	mov	r0, r3
 8002574:	3710      	adds	r7, #16
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
	...

0800257c <SCB_EnableICache>:
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002580:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002584:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8002588:	4b0b      	ldr	r3, [pc, #44]	; (80025b8 <SCB_EnableICache+0x3c>)
 800258a:	2200      	movs	r2, #0
 800258c:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8002590:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002594:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8002598:	4b07      	ldr	r3, [pc, #28]	; (80025b8 <SCB_EnableICache+0x3c>)
 800259a:	695b      	ldr	r3, [r3, #20]
 800259c:	4a06      	ldr	r2, [pc, #24]	; (80025b8 <SCB_EnableICache+0x3c>)
 800259e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025a2:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80025a4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80025a8:	f3bf 8f6f 	isb	sy
}
 80025ac:	bf00      	nop
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop
 80025b8:	e000ed00 	.word	0xe000ed00

080025bc <SCB_EnableDCache>:
{
 80025bc:	b480      	push	{r7}
 80025be:	b085      	sub	sp, #20
 80025c0:	af00      	add	r7, sp, #0
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80025c2:	4b1d      	ldr	r3, [pc, #116]	; (8002638 <SCB_EnableDCache+0x7c>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80025ca:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 80025ce:	4b1a      	ldr	r3, [pc, #104]	; (8002638 <SCB_EnableDCache+0x7c>)
 80025d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025d4:	607b      	str	r3, [r7, #4]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	0b5b      	lsrs	r3, r3, #13
 80025da:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80025de:	60fb      	str	r3, [r7, #12]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	08db      	lsrs	r3, r3, #3
 80025e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80025e8:	60bb      	str	r3, [r7, #8]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	015a      	lsls	r2, r3, #5
 80025ee:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80025f2:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80025f4:	68ba      	ldr	r2, [r7, #8]
 80025f6:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80025f8:	490f      	ldr	r1, [pc, #60]	; (8002638 <SCB_EnableDCache+0x7c>)
 80025fa:	4313      	orrs	r3, r2
 80025fc:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
      } while (ways-- != 0U);
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	1e5a      	subs	r2, r3, #1
 8002604:	60ba      	str	r2, [r7, #8]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d1ef      	bne.n	80025ea <SCB_EnableDCache+0x2e>
    } while(sets-- != 0U);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	1e5a      	subs	r2, r3, #1
 800260e:	60fa      	str	r2, [r7, #12]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d1e5      	bne.n	80025e0 <SCB_EnableDCache+0x24>
 8002614:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8002618:	4b07      	ldr	r3, [pc, #28]	; (8002638 <SCB_EnableDCache+0x7c>)
 800261a:	695b      	ldr	r3, [r3, #20]
 800261c:	4a06      	ldr	r2, [pc, #24]	; (8002638 <SCB_EnableDCache+0x7c>)
 800261e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002622:	6153      	str	r3, [r2, #20]
 8002624:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002628:	f3bf 8f6f 	isb	sy
}
 800262c:	bf00      	nop
 800262e:	3714      	adds	r7, #20
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr
 8002638:	e000ed00 	.word	0xe000ed00

0800263c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */
  

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8002640:	f7ff ff9c 	bl	800257c <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8002644:	f7ff ffba 	bl	80025bc <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002648:	f7fd ff76 	bl	8000538 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800264c:	f000 f806 	bl	800265c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002650:	f000 f8cc 	bl	80027ec <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8002654:	f000 f89a 	bl	800278c <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002658:	e7fe      	b.n	8002658 <main+0x1c>
	...

0800265c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b0b8      	sub	sp, #224	; 0xe0
 8002660:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002662:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002666:	2234      	movs	r2, #52	; 0x34
 8002668:	2100      	movs	r1, #0
 800266a:	4618      	mov	r0, r3
 800266c:	f000 fa3a 	bl	8002ae4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002670:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002674:	2200      	movs	r2, #0
 8002676:	601a      	str	r2, [r3, #0]
 8002678:	605a      	str	r2, [r3, #4]
 800267a:	609a      	str	r2, [r3, #8]
 800267c:	60da      	str	r2, [r3, #12]
 800267e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002680:	f107 0308 	add.w	r3, r7, #8
 8002684:	2290      	movs	r2, #144	; 0x90
 8002686:	2100      	movs	r1, #0
 8002688:	4618      	mov	r0, r3
 800268a:	f000 fa2b 	bl	8002ae4 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800268e:	4b3d      	ldr	r3, [pc, #244]	; (8002784 <SystemClock_Config+0x128>)
 8002690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002692:	4a3c      	ldr	r2, [pc, #240]	; (8002784 <SystemClock_Config+0x128>)
 8002694:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002698:	6413      	str	r3, [r2, #64]	; 0x40
 800269a:	4b3a      	ldr	r3, [pc, #232]	; (8002784 <SystemClock_Config+0x128>)
 800269c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800269e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026a2:	607b      	str	r3, [r7, #4]
 80026a4:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80026a6:	4b38      	ldr	r3, [pc, #224]	; (8002788 <SystemClock_Config+0x12c>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a37      	ldr	r2, [pc, #220]	; (8002788 <SystemClock_Config+0x12c>)
 80026ac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80026b0:	6013      	str	r3, [r2, #0]
 80026b2:	4b35      	ldr	r3, [pc, #212]	; (8002788 <SystemClock_Config+0x12c>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80026ba:	603b      	str	r3, [r7, #0]
 80026bc:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80026be:	2302      	movs	r3, #2
 80026c0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80026c4:	2301      	movs	r3, #1
 80026c6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80026ca:	2310      	movs	r3, #16
 80026cc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026d0:	2302      	movs	r3, #2
 80026d2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80026d6:	2300      	movs	r3, #0
 80026d8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 8;
 80026dc:	2308      	movs	r3, #8
 80026de:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 80026e2:	23d8      	movs	r3, #216	; 0xd8
 80026e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80026e8:	2302      	movs	r3, #2
 80026ea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80026ee:	2304      	movs	r3, #4
 80026f0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026f4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80026f8:	4618      	mov	r0, r3
 80026fa:	f7fe fa69 	bl	8000bd0 <HAL_RCC_OscConfig>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d001      	beq.n	8002708 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8002704:	f000 f8d2 	bl	80028ac <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002708:	f7fe fa12 	bl	8000b30 <HAL_PWREx_EnableOverDrive>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d001      	beq.n	8002716 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8002712:	f000 f8cb 	bl	80028ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002716:	230f      	movs	r3, #15
 8002718:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800271c:	2302      	movs	r3, #2
 800271e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002722:	2300      	movs	r3, #0
 8002724:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002728:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800272c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002730:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002734:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002738:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800273c:	2107      	movs	r1, #7
 800273e:	4618      	mov	r0, r3
 8002740:	f7fe fcb8 	bl	80010b4 <HAL_RCC_ClockConfig>
 8002744:	4603      	mov	r3, r0
 8002746:	2b00      	cmp	r3, #0
 8002748:	d001      	beq.n	800274e <SystemClock_Config+0xf2>
  {
    Error_Handler();
 800274a:	f000 f8af 	bl	80028ac <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_TIM|RCC_PERIPHCLK_USART1;
 800274e:	2350      	movs	r3, #80	; 0x50
 8002750:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002752:	2300      	movs	r3, #0
 8002754:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 8002756:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800275a:	643b      	str	r3, [r7, #64]	; 0x40

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800275c:	f107 0308 	add.w	r3, r7, #8
 8002760:	4618      	mov	r0, r3
 8002762:	f7fe fed9 	bl	8001518 <HAL_RCCEx_PeriphCLKConfig>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d001      	beq.n	8002770 <SystemClock_Config+0x114>
  {
    Error_Handler();
 800276c:	f000 f89e 	bl	80028ac <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 8002770:	2200      	movs	r2, #0
 8002772:	2100      	movs	r1, #0
 8002774:	2000      	movs	r0, #0
 8002776:	f7fe fd85 	bl	8001284 <HAL_RCC_MCOConfig>
}
 800277a:	bf00      	nop
 800277c:	37e0      	adds	r7, #224	; 0xe0
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	40023800 	.word	0x40023800
 8002788:	40007000 	.word	0x40007000

0800278c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002790:	4b14      	ldr	r3, [pc, #80]	; (80027e4 <MX_USART1_UART_Init+0x58>)
 8002792:	4a15      	ldr	r2, [pc, #84]	; (80027e8 <MX_USART1_UART_Init+0x5c>)
 8002794:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002796:	4b13      	ldr	r3, [pc, #76]	; (80027e4 <MX_USART1_UART_Init+0x58>)
 8002798:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800279c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800279e:	4b11      	ldr	r3, [pc, #68]	; (80027e4 <MX_USART1_UART_Init+0x58>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80027a4:	4b0f      	ldr	r3, [pc, #60]	; (80027e4 <MX_USART1_UART_Init+0x58>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80027aa:	4b0e      	ldr	r3, [pc, #56]	; (80027e4 <MX_USART1_UART_Init+0x58>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80027b0:	4b0c      	ldr	r3, [pc, #48]	; (80027e4 <MX_USART1_UART_Init+0x58>)
 80027b2:	220c      	movs	r2, #12
 80027b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027b6:	4b0b      	ldr	r3, [pc, #44]	; (80027e4 <MX_USART1_UART_Init+0x58>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80027bc:	4b09      	ldr	r3, [pc, #36]	; (80027e4 <MX_USART1_UART_Init+0x58>)
 80027be:	2200      	movs	r2, #0
 80027c0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027c2:	4b08      	ldr	r3, [pc, #32]	; (80027e4 <MX_USART1_UART_Init+0x58>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80027c8:	4b06      	ldr	r3, [pc, #24]	; (80027e4 <MX_USART1_UART_Init+0x58>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80027ce:	4805      	ldr	r0, [pc, #20]	; (80027e4 <MX_USART1_UART_Init+0x58>)
 80027d0:	f7ff fac8 	bl	8001d64 <HAL_UART_Init>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80027da:	f000 f867 	bl	80028ac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80027de:	bf00      	nop
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	2000002c 	.word	0x2000002c
 80027e8:	40011000 	.word	0x40011000

080027ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b088      	sub	sp, #32
 80027f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027f2:	f107 030c 	add.w	r3, r7, #12
 80027f6:	2200      	movs	r2, #0
 80027f8:	601a      	str	r2, [r3, #0]
 80027fa:	605a      	str	r2, [r3, #4]
 80027fc:	609a      	str	r2, [r3, #8]
 80027fe:	60da      	str	r2, [r3, #12]
 8002800:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002802:	4b27      	ldr	r3, [pc, #156]	; (80028a0 <MX_GPIO_Init+0xb4>)
 8002804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002806:	4a26      	ldr	r2, [pc, #152]	; (80028a0 <MX_GPIO_Init+0xb4>)
 8002808:	f043 0301 	orr.w	r3, r3, #1
 800280c:	6313      	str	r3, [r2, #48]	; 0x30
 800280e:	4b24      	ldr	r3, [pc, #144]	; (80028a0 <MX_GPIO_Init+0xb4>)
 8002810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002812:	f003 0301 	and.w	r3, r3, #1
 8002816:	60bb      	str	r3, [r7, #8]
 8002818:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800281a:	4b21      	ldr	r3, [pc, #132]	; (80028a0 <MX_GPIO_Init+0xb4>)
 800281c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800281e:	4a20      	ldr	r2, [pc, #128]	; (80028a0 <MX_GPIO_Init+0xb4>)
 8002820:	f043 0302 	orr.w	r3, r3, #2
 8002824:	6313      	str	r3, [r2, #48]	; 0x30
 8002826:	4b1e      	ldr	r3, [pc, #120]	; (80028a0 <MX_GPIO_Init+0xb4>)
 8002828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282a:	f003 0302 	and.w	r3, r3, #2
 800282e:	607b      	str	r3, [r7, #4]
 8002830:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8002832:	4b1b      	ldr	r3, [pc, #108]	; (80028a0 <MX_GPIO_Init+0xb4>)
 8002834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002836:	4a1a      	ldr	r2, [pc, #104]	; (80028a0 <MX_GPIO_Init+0xb4>)
 8002838:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800283c:	6313      	str	r3, [r2, #48]	; 0x30
 800283e:	4b18      	ldr	r3, [pc, #96]	; (80028a0 <MX_GPIO_Init+0xb4>)
 8002840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002842:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002846:	603b      	str	r3, [r7, #0]
 8002848:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOJ, LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 800284a:	2200      	movs	r2, #0
 800284c:	f242 0120 	movw	r1, #8224	; 0x2020
 8002850:	4814      	ldr	r0, [pc, #80]	; (80028a4 <MX_GPIO_Init+0xb8>)
 8002852:	f7fe f953 	bl	8000afc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8002856:	f242 0320 	movw	r3, #8224	; 0x2020
 800285a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800285c:	2301      	movs	r3, #1
 800285e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002860:	2300      	movs	r3, #0
 8002862:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002864:	2300      	movs	r3, #0
 8002866:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8002868:	f107 030c 	add.w	r3, r7, #12
 800286c:	4619      	mov	r1, r3
 800286e:	480d      	ldr	r0, [pc, #52]	; (80028a4 <MX_GPIO_Init+0xb8>)
 8002870:	f7fd ff9a 	bl	80007a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002874:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002878:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800287a:	2302      	movs	r3, #2
 800287c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800287e:	2300      	movs	r3, #0
 8002880:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002882:	2300      	movs	r3, #0
 8002884:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002886:	2300      	movs	r3, #0
 8002888:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800288a:	f107 030c 	add.w	r3, r7, #12
 800288e:	4619      	mov	r1, r3
 8002890:	4805      	ldr	r0, [pc, #20]	; (80028a8 <MX_GPIO_Init+0xbc>)
 8002892:	f7fd ff89 	bl	80007a8 <HAL_GPIO_Init>

}
 8002896:	bf00      	nop
 8002898:	3720      	adds	r7, #32
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
 800289e:	bf00      	nop
 80028a0:	40023800 	.word	0x40023800
 80028a4:	40022400 	.word	0x40022400
 80028a8:	40020000 	.word	0x40020000

080028ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028ac:	b480      	push	{r7}
 80028ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80028b0:	bf00      	nop
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
	...

080028bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80028c2:	4b0f      	ldr	r3, [pc, #60]	; (8002900 <HAL_MspInit+0x44>)
 80028c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c6:	4a0e      	ldr	r2, [pc, #56]	; (8002900 <HAL_MspInit+0x44>)
 80028c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028cc:	6413      	str	r3, [r2, #64]	; 0x40
 80028ce:	4b0c      	ldr	r3, [pc, #48]	; (8002900 <HAL_MspInit+0x44>)
 80028d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028d6:	607b      	str	r3, [r7, #4]
 80028d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028da:	4b09      	ldr	r3, [pc, #36]	; (8002900 <HAL_MspInit+0x44>)
 80028dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028de:	4a08      	ldr	r2, [pc, #32]	; (8002900 <HAL_MspInit+0x44>)
 80028e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028e4:	6453      	str	r3, [r2, #68]	; 0x44
 80028e6:	4b06      	ldr	r3, [pc, #24]	; (8002900 <HAL_MspInit+0x44>)
 80028e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028ee:	603b      	str	r3, [r7, #0]
 80028f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028f2:	bf00      	nop
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr
 80028fe:	bf00      	nop
 8002900:	40023800 	.word	0x40023800

08002904 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b08a      	sub	sp, #40	; 0x28
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800290c:	f107 0314 	add.w	r3, r7, #20
 8002910:	2200      	movs	r2, #0
 8002912:	601a      	str	r2, [r3, #0]
 8002914:	605a      	str	r2, [r3, #4]
 8002916:	609a      	str	r2, [r3, #8]
 8002918:	60da      	str	r2, [r3, #12]
 800291a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a17      	ldr	r2, [pc, #92]	; (8002980 <HAL_UART_MspInit+0x7c>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d127      	bne.n	8002976 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002926:	4b17      	ldr	r3, [pc, #92]	; (8002984 <HAL_UART_MspInit+0x80>)
 8002928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800292a:	4a16      	ldr	r2, [pc, #88]	; (8002984 <HAL_UART_MspInit+0x80>)
 800292c:	f043 0310 	orr.w	r3, r3, #16
 8002930:	6453      	str	r3, [r2, #68]	; 0x44
 8002932:	4b14      	ldr	r3, [pc, #80]	; (8002984 <HAL_UART_MspInit+0x80>)
 8002934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002936:	f003 0310 	and.w	r3, r3, #16
 800293a:	613b      	str	r3, [r7, #16]
 800293c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800293e:	4b11      	ldr	r3, [pc, #68]	; (8002984 <HAL_UART_MspInit+0x80>)
 8002940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002942:	4a10      	ldr	r2, [pc, #64]	; (8002984 <HAL_UART_MspInit+0x80>)
 8002944:	f043 0302 	orr.w	r3, r3, #2
 8002948:	6313      	str	r3, [r2, #48]	; 0x30
 800294a:	4b0e      	ldr	r3, [pc, #56]	; (8002984 <HAL_UART_MspInit+0x80>)
 800294c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800294e:	f003 0302 	and.w	r3, r3, #2
 8002952:	60fb      	str	r3, [r7, #12]
 8002954:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8002956:	23c0      	movs	r3, #192	; 0xc0
 8002958:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800295a:	2302      	movs	r3, #2
 800295c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800295e:	2300      	movs	r3, #0
 8002960:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002962:	2303      	movs	r3, #3
 8002964:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002966:	2307      	movs	r3, #7
 8002968:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800296a:	f107 0314 	add.w	r3, r7, #20
 800296e:	4619      	mov	r1, r3
 8002970:	4805      	ldr	r0, [pc, #20]	; (8002988 <HAL_UART_MspInit+0x84>)
 8002972:	f7fd ff19 	bl	80007a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002976:	bf00      	nop
 8002978:	3728      	adds	r7, #40	; 0x28
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	40011000 	.word	0x40011000
 8002984:	40023800 	.word	0x40023800
 8002988:	40020400 	.word	0x40020400

0800298c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800298c:	b480      	push	{r7}
 800298e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002990:	bf00      	nop
 8002992:	46bd      	mov	sp, r7
 8002994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002998:	4770      	bx	lr

0800299a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800299a:	b480      	push	{r7}
 800299c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800299e:	e7fe      	b.n	800299e <HardFault_Handler+0x4>

080029a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029a4:	e7fe      	b.n	80029a4 <MemManage_Handler+0x4>

080029a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029a6:	b480      	push	{r7}
 80029a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029aa:	e7fe      	b.n	80029aa <BusFault_Handler+0x4>

080029ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029ac:	b480      	push	{r7}
 80029ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029b0:	e7fe      	b.n	80029b0 <UsageFault_Handler+0x4>

080029b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029b2:	b480      	push	{r7}
 80029b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029b6:	bf00      	nop
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr

080029c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029c0:	b480      	push	{r7}
 80029c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029c4:	bf00      	nop
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr

080029ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029ce:	b480      	push	{r7}
 80029d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029d2:	bf00      	nop
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr

080029dc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80029e0:	4b15      	ldr	r3, [pc, #84]	; (8002a38 <SystemInit+0x5c>)
 80029e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029e6:	4a14      	ldr	r2, [pc, #80]	; (8002a38 <SystemInit+0x5c>)
 80029e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80029ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80029f0:	4b12      	ldr	r3, [pc, #72]	; (8002a3c <SystemInit+0x60>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a11      	ldr	r2, [pc, #68]	; (8002a3c <SystemInit+0x60>)
 80029f6:	f043 0301 	orr.w	r3, r3, #1
 80029fa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80029fc:	4b0f      	ldr	r3, [pc, #60]	; (8002a3c <SystemInit+0x60>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002a02:	4b0e      	ldr	r3, [pc, #56]	; (8002a3c <SystemInit+0x60>)
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	490d      	ldr	r1, [pc, #52]	; (8002a3c <SystemInit+0x60>)
 8002a08:	4b0d      	ldr	r3, [pc, #52]	; (8002a40 <SystemInit+0x64>)
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002a0e:	4b0b      	ldr	r3, [pc, #44]	; (8002a3c <SystemInit+0x60>)
 8002a10:	4a0c      	ldr	r2, [pc, #48]	; (8002a44 <SystemInit+0x68>)
 8002a12:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002a14:	4b09      	ldr	r3, [pc, #36]	; (8002a3c <SystemInit+0x60>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a08      	ldr	r2, [pc, #32]	; (8002a3c <SystemInit+0x60>)
 8002a1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a1e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002a20:	4b06      	ldr	r3, [pc, #24]	; (8002a3c <SystemInit+0x60>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002a26:	4b04      	ldr	r3, [pc, #16]	; (8002a38 <SystemInit+0x5c>)
 8002a28:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002a2c:	609a      	str	r2, [r3, #8]
#endif
}
 8002a2e:	bf00      	nop
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr
 8002a38:	e000ed00 	.word	0xe000ed00
 8002a3c:	40023800 	.word	0x40023800
 8002a40:	fef6ffff 	.word	0xfef6ffff
 8002a44:	24003010 	.word	0x24003010

08002a48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002a48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a80 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002a4c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002a4e:	e003      	b.n	8002a58 <LoopCopyDataInit>

08002a50 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002a50:	4b0c      	ldr	r3, [pc, #48]	; (8002a84 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002a52:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002a54:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002a56:	3104      	adds	r1, #4

08002a58 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002a58:	480b      	ldr	r0, [pc, #44]	; (8002a88 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002a5a:	4b0c      	ldr	r3, [pc, #48]	; (8002a8c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002a5c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002a5e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002a60:	d3f6      	bcc.n	8002a50 <CopyDataInit>
  ldr  r2, =_sbss
 8002a62:	4a0b      	ldr	r2, [pc, #44]	; (8002a90 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002a64:	e002      	b.n	8002a6c <LoopFillZerobss>

08002a66 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002a66:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002a68:	f842 3b04 	str.w	r3, [r2], #4

08002a6c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002a6c:	4b09      	ldr	r3, [pc, #36]	; (8002a94 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002a6e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002a70:	d3f9      	bcc.n	8002a66 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002a72:	f7ff ffb3 	bl	80029dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a76:	f000 f811 	bl	8002a9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a7a:	f7ff fddf 	bl	800263c <main>
  bx  lr    
 8002a7e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002a80:	2007ffff 	.word	0x2007ffff
  ldr  r3, =_sidata
 8002a84:	08002b34 	.word	0x08002b34
  ldr  r0, =_sdata
 8002a88:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002a8c:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8002a90:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8002a94:	200000ac 	.word	0x200000ac

08002a98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a98:	e7fe      	b.n	8002a98 <ADC_IRQHandler>
	...

08002a9c <__libc_init_array>:
 8002a9c:	b570      	push	{r4, r5, r6, lr}
 8002a9e:	4e0d      	ldr	r6, [pc, #52]	; (8002ad4 <__libc_init_array+0x38>)
 8002aa0:	4c0d      	ldr	r4, [pc, #52]	; (8002ad8 <__libc_init_array+0x3c>)
 8002aa2:	1ba4      	subs	r4, r4, r6
 8002aa4:	10a4      	asrs	r4, r4, #2
 8002aa6:	2500      	movs	r5, #0
 8002aa8:	42a5      	cmp	r5, r4
 8002aaa:	d109      	bne.n	8002ac0 <__libc_init_array+0x24>
 8002aac:	4e0b      	ldr	r6, [pc, #44]	; (8002adc <__libc_init_array+0x40>)
 8002aae:	4c0c      	ldr	r4, [pc, #48]	; (8002ae0 <__libc_init_array+0x44>)
 8002ab0:	f000 f820 	bl	8002af4 <_init>
 8002ab4:	1ba4      	subs	r4, r4, r6
 8002ab6:	10a4      	asrs	r4, r4, #2
 8002ab8:	2500      	movs	r5, #0
 8002aba:	42a5      	cmp	r5, r4
 8002abc:	d105      	bne.n	8002aca <__libc_init_array+0x2e>
 8002abe:	bd70      	pop	{r4, r5, r6, pc}
 8002ac0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002ac4:	4798      	blx	r3
 8002ac6:	3501      	adds	r5, #1
 8002ac8:	e7ee      	b.n	8002aa8 <__libc_init_array+0xc>
 8002aca:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002ace:	4798      	blx	r3
 8002ad0:	3501      	adds	r5, #1
 8002ad2:	e7f2      	b.n	8002aba <__libc_init_array+0x1e>
 8002ad4:	08002b2c 	.word	0x08002b2c
 8002ad8:	08002b2c 	.word	0x08002b2c
 8002adc:	08002b2c 	.word	0x08002b2c
 8002ae0:	08002b30 	.word	0x08002b30

08002ae4 <memset>:
 8002ae4:	4402      	add	r2, r0
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d100      	bne.n	8002aee <memset+0xa>
 8002aec:	4770      	bx	lr
 8002aee:	f803 1b01 	strb.w	r1, [r3], #1
 8002af2:	e7f9      	b.n	8002ae8 <memset+0x4>

08002af4 <_init>:
 8002af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002af6:	bf00      	nop
 8002af8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002afa:	bc08      	pop	{r3}
 8002afc:	469e      	mov	lr, r3
 8002afe:	4770      	bx	lr

08002b00 <_fini>:
 8002b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b02:	bf00      	nop
 8002b04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b06:	bc08      	pop	{r3}
 8002b08:	469e      	mov	lr, r3
 8002b0a:	4770      	bx	lr
