
# Messages from "go new"

Creating project directory '\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\ColourDetection'. (PRJ-1)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Branching solution 'solution.v2' at state 'new' (PRJ-2)
Branching solution 'solution.v3' at state 'new' (PRJ-2)

# Messages from "go analyze"

Front End called with arguments: -- {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\shift_class.h} {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.h} {\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp} (CIN-69)
Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
Source file analysis completed (CIN-68)
Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
Completed transformation 'analyze' on solution 'solution.v3': elapsed time 1.59 seconds, memory usage 175292kB, peak memory usage 246920kB (SOL-9)
$PROJECT_HOME/shift_class.h(54): last line of file ends without a newline (CRD-1)
$PROJECT_HOME/blur.h(45): last line of file ends without a newline (CRD-1)
          detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.h"
$PROJECT_HOME/blur.h(45): last line of file ends without a newline (CRD-1)
          detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
$PROJECT_HOME/shift_class.h(54): last line of file ends without a newline (CRD-1)
          detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"
$PROJECT_HOME/blur.cpp(143): last line of file ends without a newline (CRD-1)
          detected during compilation of secondary translation unit "\\icnas3.cc.ic.ac.uk\oh1015\MUSCA\Input Engine\ColourDetection\blur.cpp"

# Messages from "go compile"

Starting transformation 'compile' on solution 'solution.v3' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'mean_vga' specified by directive (CIN-52)
Synthesizing routine 'mean_vga' (CIN-13)
Inlining routine 'mean_vga' (CIN-14)
Inlining member function 'shift_class<ac_int<300, false>, 10>::shift_class' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator<<' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<300, false>, 10>::operator[]' on object 'regs' (CIN-64)
Optimizing block '/mean_vga' ... (CIN-4)
Inout port 'vin' is only used as an input. (OPT-10)
Inout port 'vout' is only used as an output. (OPT-11)
Loop '/mean_vga/core/RESET' iterated at most 10 times. (LOOP-2)
Loop '/mean_vga/core/SHIFT' iterated at most 10 times. (LOOP-2)
Loop '/mean_vga/core/ACC1' iterated at most 10 times. (LOOP-2)
Loop '/mean_vga/core/ACC2' iterated at most 10 times. (LOOP-2)
Loop '/mean_vga/core/FRAME' iterated at most 1 times. (LOOP-2)
Detected constant initialization of array 'r', optimizing loop 'RESET' (LOOP-12)
Detected constant initialization of array 'g', optimizing loop 'RESET' (LOOP-12)
Detected constant initialization of array 'b', optimizing loop 'RESET' (LOOP-12)
Design 'mean_vga' was read (SOL-1)
Optimizing partition '/mean_vga': (Total ops = 536, Real ops = 96, Vars = 147) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 536, Real ops = 96, Vars = 145) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 536, Real ops = 96, Vars = 145) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 536, Real ops = 96, Vars = 147) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 536, Real ops = 96, Vars = 147) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 536, Real ops = 96, Vars = 145) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 474, Real ops = 93, Vars = 122) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 436, Real ops = 93, Vars = 121) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 436, Real ops = 93, Vars = 121) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 436, Real ops = 93, Vars = 123) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 436, Real ops = 93, Vars = 123) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 406, Real ops = 93, Vars = 187) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 386, Real ops = 88, Vars = 18) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 386, Real ops = 88, Vars = 20) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 384, Real ops = 88, Vars = 20) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 388, Real ops = 88, Vars = 18) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 388, Real ops = 88, Vars = 20) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 388, Real ops = 88, Vars = 20) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 388, Real ops = 88, Vars = 18) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 388, Real ops = 88, Vars = 20) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 388, Real ops = 88, Vars = 18) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 388, Real ops = 88, Vars = 20) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 388, Real ops = 88, Vars = 20) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 388, Real ops = 88, Vars = 18) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 370, Real ops = 85, Vars = 19) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 338, Real ops = 81, Vars = 16) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 338, Real ops = 81, Vars = 14) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 338, Real ops = 81, Vars = 16) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 333, Real ops = 81, Vars = 17) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 333, Real ops = 81, Vars = 14) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 333, Real ops = 81, Vars = 16) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 333, Real ops = 81, Vars = 14) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 333, Real ops = 81, Vars = 16) (SOL-10)
Completed transformation 'compile' on solution 'mean_vga.v6': elapsed time 1.93 seconds, memory usage 178740kB, peak memory usage 246920kB (SOL-9)

# Messages from "go architect"

Starting transformation 'architect' on solution 'mean_vga.v6' (SOL-8)
Loop '/mean_vga/core/SHIFT' is being fully unrolled (10 times). (LOOP-7)
Loop '/mean_vga/core/ACC1' is being fully unrolled (10 times). (LOOP-7)
Loop '/mean_vga/core/ACC2' is being fully unrolled (10 times). (LOOP-7)
Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
Optimizing partition '/mean_vga/core': (Total ops = 1945, Real ops = 451, Vars = 14) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1398, Real ops = 341, Vars = 11) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1388, Real ops = 338, Vars = 10) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1388, Real ops = 338, Vars = 10) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1244, Real ops = 338, Vars = 307) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 548, Real ops = 68, Vars = 34) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 548, Real ops = 68, Vars = 39) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 551, Real ops = 68, Vars = 37) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 551, Real ops = 68, Vars = 34) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 551, Real ops = 68, Vars = 39) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 551, Real ops = 68, Vars = 34) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 551, Real ops = 68, Vars = 39) (SOL-10)
I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 300). (MEM-2)
I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
Optimizing partition '/mean_vga': (Total ops = 553, Real ops = 68, Vars = 39) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 553, Real ops = 68, Vars = 34) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 552, Real ops = 68, Vars = 75) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 555, Real ops = 68, Vars = 76) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 470, Real ops = 44, Vars = 16) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 470, Real ops = 44, Vars = 21) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 470, Real ops = 44, Vars = 16) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 470, Real ops = 44, Vars = 21) (SOL-10)
Design 'mean_vga' contains '377' real operations. (SOL-11)
Optimizing partition '/mean_vga/core': (Total ops = 591, Real ops = 44, Vars = 89) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 478, Real ops = 44, Vars = 24) (SOL-10)
Completed transformation 'architect' on solution 'mean_vga.v6': elapsed time 5.83 seconds, memory usage 178848kB, peak memory usage 246920kB (SOL-9)

# Messages from "go allocate"

Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
At least one feasible schedule exists. (CRAAS-9)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
Starting transformation 'allocate' on solution 'mean_vga.v6' (SOL-8)
Select qualified components for data operations ... (CRAAS-3)
Apply resource constraints on data operations ... (CRAAS-4)
Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4912.38, 0.00, 4912.38 (CRAAS-11)
Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4899.09, 0.00, 4899.09 (CRAAS-10)
Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4897.05, 0.00, 4897.05 (CRAAS-10)
Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4897.05, 0.00, 4897.05 (CRAAS-12)
Completed transformation 'allocate' on solution 'mean_vga.v6': elapsed time 2.25 seconds, memory usage 182256kB, peak memory usage 246920kB (SOL-9)

# Messages from "go schedule"

Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
Netlist written to file 'cycle.v' (NET-4)
Starting transformation 'schedule' on solution 'mean_vga.v6' (SOL-8)
Optimizing partition '/mean_vga': (Total ops = 1137, Real ops = 378, Vars = 334) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1127, Real ops = 377, Vars = 326) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1122, Real ops = 377, Vars = 321) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 841, Real ops = 371, Vars = 78) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 829, Real ops = 371, Vars = 69) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 843, Real ops = 371, Vars = 81) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 834, Real ops = 371, Vars = 74) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 829, Real ops = 371, Vars = 69) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 843, Real ops = 371, Vars = 81) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 834, Real ops = 371, Vars = 74) (SOL-10)
Completed transformation 'schedule' on solution 'mean_vga.v6': elapsed time 2.31 seconds, memory usage 191172kB, peak memory usage 246920kB (SOL-9)

# Messages from "go dpfsm"

Performing FSM extraction... (FSM-1)
Starting transformation 'dpfsm' on solution 'mean_vga.v6' (SOL-8)
Optimizing partition '/mean_vga': (Total ops = 1580, Real ops = 428, Vars = 618) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1571, Real ops = 428, Vars = 611) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1669, Real ops = 418, Vars = 79) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1660, Real ops = 418, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 847, Real ops = 410, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 838, Real ops = 410, Vars = 65) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 847, Real ops = 410, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 838, Real ops = 410, Vars = 65) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 838, Real ops = 410, Vars = 65) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 847, Real ops = 410, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 847, Real ops = 410, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 838, Real ops = 410, Vars = 65) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 847, Real ops = 410, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 838, Real ops = 410, Vars = 65) (SOL-10)
Completed transformation 'dpfsm' on solution 'mean_vga.v6': elapsed time 1.15 seconds, memory usage 191172kB, peak memory usage 246920kB (SOL-9)

# Messages from "go extract"

Netlist written to file 'schematic.nlv' (NET-4)
Starting transformation 'extract' on solution 'mean_vga.v6' (SOL-8)
Optimizing partition '/mean_vga': (Total ops = 867, Real ops = 423, Vars = 864) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 858, Real ops = 423, Vars = 857) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 847, Real ops = 410, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 838, Real ops = 410, Vars = 65) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 847, Real ops = 410, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 838, Real ops = 410, Vars = 65) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 838, Real ops = 410, Vars = 65) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 847, Real ops = 410, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 847, Real ops = 410, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 838, Real ops = 410, Vars = 65) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 847, Real ops = 410, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 838, Real ops = 410, Vars = 65) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 867, Real ops = 423, Vars = 864) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 858, Real ops = 423, Vars = 857) (SOL-10)
Reassigned operation FRAME:acc#44:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add_pipe(16,1,16,0,17,1,1,0,0,0,2,0,0,0) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,3,0,5) (ASG-1)
Reassigned operation FRAME:acc#45:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add_pipe(16,1,16,0,17,1,1,0,0,0,2,0,0,0) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,3,0,5) (ASG-1)
Reassigned operation FRAME:acc#46:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add_pipe(16,1,16,0,17,1,1,0,0,0,2,0,0,0) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,3,0,5) (ASG-1)
Netlist written to file 'rtl.v' (NET-4)
Optimizing partition '/mean_vga': (Total ops = 867, Real ops = 423, Vars = 864) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 858, Real ops = 423, Vars = 857) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 844, Real ops = 410, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 835, Real ops = 410, Vars = 65) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 844, Real ops = 410, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 835, Real ops = 410, Vars = 65) (SOL-10)
Completed transformation 'extract' on solution 'mean_vga.v6': elapsed time 13.06 seconds, memory usage 191172kB, peak memory usage 246920kB (SOL-9)
