#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 17 20:11:53 2021
# Process ID: 3840
# Current directory: C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18244 C:\Users\liang\Desktop\OrgLab\lab4\SCPU_ctrl\SCPU_ctrl.xpr
# Log file: C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/vivado.log
# Journal file: C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 1106.590 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sim_1/new/tb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ctrl
INFO: [VRFC 10-2458] undeclared symbol MIOReady, assumed default net type wire [C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sim_1/new/tb_ctrl.v:75]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
"xelab -wto eb01da77b27147069f3fadae31fe0b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ctrl_behav xil_defaultlib.tb_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb01da77b27147069f3fadae31fe0b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ctrl_behav xil_defaultlib.tb_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ImmSel' is not permitted [C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sim_1/new/tb_ctrl.v:75]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'Jump' is not permitted [C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sim_1/new/tb_ctrl.v:76]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1106.590 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ctrl_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
"xelab -wto eb01da77b27147069f3fadae31fe0b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ctrl_behav xil_defaultlib.tb_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb01da77b27147069f3fadae31fe0b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ctrl_behav xil_defaultlib.tb_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ImmSel' is not permitted [C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sim_1/new/tb_ctrl.v:75]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'Jump' is not permitted [C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sim_1/new/tb_ctrl.v:76]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1106.590 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2458] undeclared symbol Fun, assumed default net type wire [C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sim_1/new/tb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ctrl
INFO: [VRFC 10-2458] undeclared symbol MIOReady, assumed default net type wire [C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sim_1/new/tb_ctrl.v:75]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
"xelab -wto eb01da77b27147069f3fadae31fe0b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ctrl_behav xil_defaultlib.tb_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb01da77b27147069f3fadae31fe0b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ctrl_behav xil_defaultlib.tb_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.tb_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ctrl_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim/xsim.dir/tb_ctrl_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 02:25:15 . Memory (MB): peak = 116.672 ; gain = 23.691
INFO: [Common 17-206] Exiting Webtalk at Mon May 17 22:40:24 2021...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 02:25:21 . Memory (MB): peak = 1106.590 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8710' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ctrl_behav -key {Behavioral:sim_1:Functional:tb_ctrl} -tclbatch {tb_ctrl.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_ctrl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1106.590 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ctrl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 02:25:31 . Memory (MB): peak = 1106.590 ; gain = 0.000
run all
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ns
run 20 ns
run 20 ns
run 20 ns
add_bp {C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v} 59
run 20 ns
run 20 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1106.590 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ctrl_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
"xelab -wto eb01da77b27147069f3fadae31fe0b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ctrl_behav xil_defaultlib.tb_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb01da77b27147069f3fadae31fe0b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ctrl_behav xil_defaultlib.tb_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ctrl_behav -key {Behavioral:sim_1:Functional:tb_ctrl} -tclbatch {tb_ctrl.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_ctrl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ctrl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1106.590 ; gain = 0.000
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
remove_bps -file {C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v} -line 59
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sim_1/new/tb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ctrl
INFO: [VRFC 10-2458] undeclared symbol MIOReady, assumed default net type wire [C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sim_1/new/tb_ctrl.v:75]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
"xelab -wto eb01da77b27147069f3fadae31fe0b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ctrl_behav xil_defaultlib.tb_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb01da77b27147069f3fadae31fe0b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ctrl_behav xil_defaultlib.tb_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.tb_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ctrl_behav -key {Behavioral:sim_1:Functional:tb_ctrl} -tclbatch {tb_ctrl.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_ctrl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ctrl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1111.668 ; gain = 2.438
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sim_1/new/tb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ctrl
INFO: [VRFC 10-2458] undeclared symbol MIOReady, assumed default net type wire [C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sim_1/new/tb_ctrl.v:75]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
"xelab -wto eb01da77b27147069f3fadae31fe0b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ctrl_behav xil_defaultlib.tb_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb01da77b27147069f3fadae31fe0b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ctrl_behav xil_defaultlib.tb_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.tb_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ctrl_behav -key {Behavioral:sim_1:Functional:tb_ctrl} -tclbatch {tb_ctrl.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_ctrl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ctrl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.039 ; gain = 0.449
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sim_1/new/tb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ctrl
INFO: [VRFC 10-2458] undeclared symbol MIOReady, assumed default net type wire [C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sim_1/new/tb_ctrl.v:75]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
"xelab -wto eb01da77b27147069f3fadae31fe0b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ctrl_behav xil_defaultlib.tb_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb01da77b27147069f3fadae31fe0b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ctrl_behav xil_defaultlib.tb_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.tb_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ctrl_behav -key {Behavioral:sim_1:Functional:tb_ctrl} -tclbatch {tb_ctrl.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_ctrl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ctrl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1156.410 ; gain = 3.070
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sources_1/new/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sim_1/new/tb_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ctrl
INFO: [VRFC 10-2458] undeclared symbol MIOReady, assumed default net type wire [C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sim_1/new/tb_ctrl.v:75]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
"xelab -wto eb01da77b27147069f3fadae31fe0b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ctrl_behav xil_defaultlib.tb_ctrl xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto eb01da77b27147069f3fadae31fe0b21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ctrl_behav xil_defaultlib.tb_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.tb_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ctrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ctrl_behav -key {Behavioral:sim_1:Functional:tb_ctrl} -tclbatch {tb_ctrl.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_ctrl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ctrl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1156.832 ; gain = 0.422
ipx::package_project -root_dir c:/users/liang/desktop/orglab/lab4/scpu_ctrl/scpu_ctrl.srcs -vendor xilinx.com -library user -taxonomy /UserIP
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {c:/users/liang/desktop/orglab/lab4/scpu_ctrl/scpu_ctrl.srcs c:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sources_1/new} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/liang/desktop/orglab/lab4/scpu_ctrl/scpu_ctrl.srcs'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:SCPU_ctrl:1.0'. The one found in IP location 'c:/users/liang/desktop/orglab/lab4/scpu_ctrl/scpu_ctrl.srcs' will take precedence over the same IP in location c:/users/liang/desktop/orglab/lab4/scpu_ctrl/scpu_ctrl.srcs/sources_1/new
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon May 17 23:45:06 2021] Launched synth_1...
Run output will be captured here: C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.runs/synth_1/runme.log
ipx::package_project -root_dir c:/users/liang/desktop/orglab/lab4/scpu_ctrl/scpu_ctrl.srcs -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/users/liang/desktop/orglab/lab4/scpu_ctrl/scpu_ctrl.srcs
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/users/liang/desktop/orglab/lab4/scpu_ctrl/scpu_ctrl.srcs'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:SCPU_ctrl:1.0'. The one found in IP location 'c:/users/liang/desktop/orglab/lab4/scpu_ctrl/scpu_ctrl.srcs' will take precedence over the same IP in locations: 
   c:/users/liang/desktop/orglab/lab4/scpu_ctrl/scpu_ctrl.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sources_1/new
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/users/liang/desktop/orglab/lab4/scpu_ctrl/scpu_ctrl.srcs
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/users/liang/desktop/orglab/lab4/scpu_ctrl/scpu_ctrl.srcs'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:SCPU_ctrl:1.0'. The one found in IP location 'c:/users/liang/desktop/orglab/lab4/scpu_ctrl/scpu_ctrl.srcs' will take precedence over the same IP in locations: 
   c:/users/liang/desktop/orglab/lab4/scpu_ctrl/scpu_ctrl.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl/SCPU_ctrl.srcs/sources_1/new
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 17 23:47:09 2021...
