Timing Analyzer report for Janus
Tue Sep 12 20:10:05 2006
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK_24MHZ'
  6. tco
  7. tpd
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                 ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From       ; To         ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+-----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 8.237 ns                                       ; clock_by_2 ; MCLK       ; CLK_24MHZ  ; --        ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 7.004 ns                                       ; C3         ; QPWM       ; --         ; --        ; 0            ;
; Clock Setup: 'CLK_24MHZ'     ; N/A   ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clock_by_2 ; clock_by_2 ; CLK_24MHZ  ; CLK_24MHZ ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;            ;            ;            ;           ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+-----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EPM240T100C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK_24MHZ       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_24MHZ'                                                                                                                                                                      ;
+-------+------------------------------------------------+------------+------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clock_by_2 ; clock_by_2 ; CLK_24MHZ  ; CLK_24MHZ ; None                        ; None                      ; 1.485 ns                ;
+-------+------------------------------------------------+------------+------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------+
; tco                                                                 ;
+-------+--------------+------------+------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To    ; From Clock ;
+-------+--------------+------------+------------+-------+------------+
; N/A   ; None         ; 8.237 ns   ; clock_by_2 ; MCLK  ; CLK_24MHZ  ;
; N/A   ; None         ; 6.822 ns   ; clock_by_2 ; CMCLK ; CLK_24MHZ  ;
+-------+--------------+------------+------------+-------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+-----------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To      ;
+-------+-------------------+-----------------+-----------+---------+
; N/A   ; None              ; 7.004 ns        ; C3        ; QPWM    ;
; N/A   ; None              ; 6.853 ns        ; C4        ; IPWM    ;
; N/A   ; None              ; 6.817 ns        ; LRCLK     ; C7      ;
; N/A   ; None              ; 6.800 ns        ; SCLK      ; C6      ;
; N/A   ; None              ; 6.791 ns        ; C14       ; DFS1    ;
; N/A   ; None              ; 6.699 ns        ; CDOUT     ; C11     ;
; N/A   ; None              ; 6.699 ns        ; SDOUT     ; C10     ;
; N/A   ; None              ; 6.671 ns        ; C13       ; DFS0    ;
; N/A   ; None              ; 6.624 ns        ; PTT       ; C15     ;
; N/A   ; None              ; 6.390 ns        ; CLK_24MHZ ; C5      ;
; N/A   ; None              ; 6.312 ns        ; C2        ; nRST    ;
; N/A   ; None              ; 6.022 ns        ; C12       ; CDIN    ;
; N/A   ; None              ; 6.021 ns        ; C9        ; CLRCIN  ;
; N/A   ; None              ; 5.970 ns        ; C9        ; CLRCOUT ;
; N/A   ; None              ; 5.837 ns        ; C8        ; CBCLK   ;
+-------+-------------------+-----------------+-----------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Sep 12 20:10:04 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Janus -c Janus
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK_24MHZ" is an undefined clock
Info: Clock "CLK_24MHZ" Internal fmax is restricted to 304.04 MHz between source register "clock_by_2" and destination register "clock_by_2"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.485 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'clock_by_2'
            Info: 2: + IC(0.894 ns) + CELL(0.591 ns) = 1.485 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'clock_by_2'
            Info: Total cell delay = 0.591 ns ( 39.80 % )
            Info: Total interconnect delay = 0.894 ns ( 60.20 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK_24MHZ" to destination register is 3.292 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 2; CLK Node = 'CLK_24MHZ'
                Info: 2: + IC(1.242 ns) + CELL(0.918 ns) = 3.292 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'clock_by_2'
                Info: Total cell delay = 2.050 ns ( 62.27 % )
                Info: Total interconnect delay = 1.242 ns ( 37.73 % )
            Info: - Longest clock path from clock "CLK_24MHZ" to source register is 3.292 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 2; CLK Node = 'CLK_24MHZ'
                Info: 2: + IC(1.242 ns) + CELL(0.918 ns) = 3.292 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'clock_by_2'
                Info: Total cell delay = 2.050 ns ( 62.27 % )
                Info: Total interconnect delay = 1.242 ns ( 37.73 % )
        Info: + Micro clock to output delay of source is 0.376 ns
        Info: + Micro setup delay of destination is 0.333 ns
Info: tco from clock "CLK_24MHZ" to destination pin "MCLK" through register "clock_by_2" is 8.237 ns
    Info: + Longest clock path from clock "CLK_24MHZ" to source register is 3.292 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 2; CLK Node = 'CLK_24MHZ'
        Info: 2: + IC(1.242 ns) + CELL(0.918 ns) = 3.292 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'clock_by_2'
        Info: Total cell delay = 2.050 ns ( 62.27 % )
        Info: Total interconnect delay = 1.242 ns ( 37.73 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 4.569 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N2; Fanout = 3; REG Node = 'clock_by_2'
        Info: 2: + IC(2.247 ns) + CELL(2.322 ns) = 4.569 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'MCLK'
        Info: Total cell delay = 2.322 ns ( 50.82 % )
        Info: Total interconnect delay = 2.247 ns ( 49.18 % )
Info: Longest tpd from source pin "C3" to destination pin "QPWM" is 7.004 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_82; Fanout = 1; PIN Node = 'C3'
    Info: 2: + IC(3.550 ns) + CELL(2.322 ns) = 7.004 ns; Loc. = PIN_89; Fanout = 0; PIN Node = 'QPWM'
    Info: Total cell delay = 3.454 ns ( 49.31 % )
    Info: Total interconnect delay = 3.550 ns ( 50.69 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Tue Sep 12 20:10:05 2006
    Info: Elapsed time: 00:00:01


