// Seed: 3573476341
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  assign module_1.id_19 = 0;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire [-1 : 1] id_13 = id_3;
  logic id_14;
endmodule
module module_1 #(
    parameter id_1 = 32'd4
) (
    output supply1 id_0,
    input uwire _id_1,
    input supply0 id_2,
    input wand id_3,
    output wire id_4,
    input supply0 id_5,
    input tri1 id_6,
    output uwire id_7,
    output wand id_8,
    input wor id_9,
    input tri0 id_10,
    input wand id_11,
    input wire id_12,
    input uwire id_13,
    input uwire id_14,
    output supply0 id_15,
    input wire id_16,
    input tri0 id_17,
    output tri0 id_18,
    input wor id_19,
    output tri0 id_20,
    input uwire id_21,
    inout tri0 id_22
    , id_26,
    input wand id_23,
    output tri id_24
);
  logic [1  &  1 : id_1] id_27;
  and primCall (
      id_8,
      id_14,
      id_3,
      id_9,
      id_16,
      id_26,
      id_12,
      id_10,
      id_21,
      id_27,
      id_23,
      id_2,
      id_6,
      id_22,
      id_11,
      id_17,
      id_13
  );
  module_0 modCall_1 (
      id_26,
      id_27,
      id_27,
      id_26,
      id_27,
      id_26,
      id_26,
      id_26,
      id_27,
      id_26,
      id_26,
      id_26
  );
endmodule
