
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//lzmainfo_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400b20 <.init>:
  400b20:	stp	x29, x30, [sp, #-16]!
  400b24:	mov	x29, sp
  400b28:	bl	400d10 <ferror@plt+0x60>
  400b2c:	ldp	x29, x30, [sp], #16
  400b30:	ret

Disassembly of section .plt:

0000000000400b40 <exit@plt-0x20>:
  400b40:	stp	x16, x30, [sp, #-16]!
  400b44:	adrp	x16, 411000 <ferror@plt+0x10350>
  400b48:	ldr	x17, [x16, #4088]
  400b4c:	add	x16, x16, #0xff8
  400b50:	br	x17
  400b54:	nop
  400b58:	nop
  400b5c:	nop

0000000000400b60 <exit@plt>:
  400b60:	adrp	x16, 412000 <ferror@plt+0x11350>
  400b64:	ldr	x17, [x16]
  400b68:	add	x16, x16, #0x0
  400b6c:	br	x17

0000000000400b70 <fclose@plt>:
  400b70:	adrp	x16, 412000 <ferror@plt+0x11350>
  400b74:	ldr	x17, [x16, #8]
  400b78:	add	x16, x16, #0x8
  400b7c:	br	x17

0000000000400b80 <fopen@plt>:
  400b80:	adrp	x16, 412000 <ferror@plt+0x11350>
  400b84:	ldr	x17, [x16, #16]
  400b88:	add	x16, x16, #0x10
  400b8c:	br	x17

0000000000400b90 <bindtextdomain@plt>:
  400b90:	adrp	x16, 412000 <ferror@plt+0x11350>
  400b94:	ldr	x17, [x16, #24]
  400b98:	add	x16, x16, #0x18
  400b9c:	br	x17

0000000000400ba0 <__libc_start_main@plt>:
  400ba0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400ba4:	ldr	x17, [x16, #32]
  400ba8:	add	x16, x16, #0x20
  400bac:	br	x17

0000000000400bb0 <strerror@plt>:
  400bb0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400bb4:	ldr	x17, [x16, #40]
  400bb8:	add	x16, x16, #0x28
  400bbc:	br	x17

0000000000400bc0 <__gmon_start__@plt>:
  400bc0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400bc4:	ldr	x17, [x16, #48]
  400bc8:	add	x16, x16, #0x30
  400bcc:	br	x17

0000000000400bd0 <lzma_properties_decode@plt>:
  400bd0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400bd4:	ldr	x17, [x16, #56]
  400bd8:	add	x16, x16, #0x38
  400bdc:	br	x17

0000000000400be0 <abort@plt>:
  400be0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400be4:	ldr	x17, [x16, #64]
  400be8:	add	x16, x16, #0x40
  400bec:	br	x17

0000000000400bf0 <puts@plt>:
  400bf0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400bf4:	ldr	x17, [x16, #72]
  400bf8:	add	x16, x16, #0x48
  400bfc:	br	x17

0000000000400c00 <textdomain@plt>:
  400c00:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c04:	ldr	x17, [x16, #80]
  400c08:	add	x16, x16, #0x50
  400c0c:	br	x17

0000000000400c10 <getopt_long@plt>:
  400c10:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c14:	ldr	x17, [x16, #88]
  400c18:	add	x16, x16, #0x58
  400c1c:	br	x17

0000000000400c20 <strcmp@plt>:
  400c20:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c24:	ldr	x17, [x16, #96]
  400c28:	add	x16, x16, #0x60
  400c2c:	br	x17

0000000000400c30 <fread@plt>:
  400c30:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c34:	ldr	x17, [x16, #104]
  400c38:	add	x16, x16, #0x68
  400c3c:	br	x17

0000000000400c40 <free@plt>:
  400c40:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c44:	ldr	x17, [x16, #112]
  400c48:	add	x16, x16, #0x70
  400c4c:	br	x17

0000000000400c50 <dcgettext@plt>:
  400c50:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c54:	ldr	x17, [x16, #120]
  400c58:	add	x16, x16, #0x78
  400c5c:	br	x17

0000000000400c60 <printf@plt>:
  400c60:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c64:	ldr	x17, [x16, #128]
  400c68:	add	x16, x16, #0x80
  400c6c:	br	x17

0000000000400c70 <__errno_location@plt>:
  400c70:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c74:	ldr	x17, [x16, #136]
  400c78:	add	x16, x16, #0x88
  400c7c:	br	x17

0000000000400c80 <putchar@plt>:
  400c80:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c84:	ldr	x17, [x16, #144]
  400c88:	add	x16, x16, #0x90
  400c8c:	br	x17

0000000000400c90 <fprintf@plt>:
  400c90:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c94:	ldr	x17, [x16, #152]
  400c98:	add	x16, x16, #0x98
  400c9c:	br	x17

0000000000400ca0 <setlocale@plt>:
  400ca0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400ca4:	ldr	x17, [x16, #160]
  400ca8:	add	x16, x16, #0xa0
  400cac:	br	x17

0000000000400cb0 <ferror@plt>:
  400cb0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400cb4:	ldr	x17, [x16, #168]
  400cb8:	add	x16, x16, #0xa8
  400cbc:	br	x17

Disassembly of section .text:

0000000000400cc0 <.text>:
  400cc0:	mov	x29, #0x0                   	// #0
  400cc4:	mov	x30, #0x0                   	// #0
  400cc8:	mov	x5, x0
  400ccc:	ldr	x1, [sp]
  400cd0:	add	x2, sp, #0x8
  400cd4:	mov	x6, sp
  400cd8:	movz	x0, #0x0, lsl #48
  400cdc:	movk	x0, #0x0, lsl #32
  400ce0:	movk	x0, #0x40, lsl #16
  400ce4:	movk	x0, #0xdcc
  400ce8:	movz	x3, #0x0, lsl #48
  400cec:	movk	x3, #0x0, lsl #32
  400cf0:	movk	x3, #0x40, lsl #16
  400cf4:	movk	x3, #0x13a8
  400cf8:	movz	x4, #0x0, lsl #48
  400cfc:	movk	x4, #0x0, lsl #32
  400d00:	movk	x4, #0x40, lsl #16
  400d04:	movk	x4, #0x1428
  400d08:	bl	400ba0 <__libc_start_main@plt>
  400d0c:	bl	400be0 <abort@plt>
  400d10:	adrp	x0, 411000 <ferror@plt+0x10350>
  400d14:	ldr	x0, [x0, #4064]
  400d18:	cbz	x0, 400d20 <ferror@plt+0x70>
  400d1c:	b	400bc0 <__gmon_start__@plt>
  400d20:	ret
  400d24:	nop
  400d28:	adrp	x0, 412000 <ferror@plt+0x11350>
  400d2c:	add	x0, x0, #0xc0
  400d30:	adrp	x1, 412000 <ferror@plt+0x11350>
  400d34:	add	x1, x1, #0xc0
  400d38:	cmp	x1, x0
  400d3c:	b.eq	400d54 <ferror@plt+0xa4>  // b.none
  400d40:	adrp	x1, 401000 <ferror@plt+0x350>
  400d44:	ldr	x1, [x1, #1096]
  400d48:	cbz	x1, 400d54 <ferror@plt+0xa4>
  400d4c:	mov	x16, x1
  400d50:	br	x16
  400d54:	ret
  400d58:	adrp	x0, 412000 <ferror@plt+0x11350>
  400d5c:	add	x0, x0, #0xc0
  400d60:	adrp	x1, 412000 <ferror@plt+0x11350>
  400d64:	add	x1, x1, #0xc0
  400d68:	sub	x1, x1, x0
  400d6c:	lsr	x2, x1, #63
  400d70:	add	x1, x2, x1, asr #3
  400d74:	cmp	xzr, x1, asr #1
  400d78:	asr	x1, x1, #1
  400d7c:	b.eq	400d94 <ferror@plt+0xe4>  // b.none
  400d80:	adrp	x2, 401000 <ferror@plt+0x350>
  400d84:	ldr	x2, [x2, #1104]
  400d88:	cbz	x2, 400d94 <ferror@plt+0xe4>
  400d8c:	mov	x16, x2
  400d90:	br	x16
  400d94:	ret
  400d98:	stp	x29, x30, [sp, #-32]!
  400d9c:	mov	x29, sp
  400da0:	str	x19, [sp, #16]
  400da4:	adrp	x19, 412000 <ferror@plt+0x11350>
  400da8:	ldrb	w0, [x19, #232]
  400dac:	cbnz	w0, 400dbc <ferror@plt+0x10c>
  400db0:	bl	400d28 <ferror@plt+0x78>
  400db4:	mov	w0, #0x1                   	// #1
  400db8:	strb	w0, [x19, #232]
  400dbc:	ldr	x19, [sp, #16]
  400dc0:	ldp	x29, x30, [sp], #32
  400dc4:	ret
  400dc8:	b	400d58 <ferror@plt+0xa8>
  400dcc:	stp	x29, x30, [sp, #-96]!
  400dd0:	stp	x20, x19, [sp, #80]
  400dd4:	mov	w20, w0
  400dd8:	mov	x0, x1
  400ddc:	stp	x28, x27, [sp, #16]
  400de0:	stp	x26, x25, [sp, #32]
  400de4:	stp	x24, x23, [sp, #48]
  400de8:	stp	x22, x21, [sp, #64]
  400dec:	mov	x29, sp
  400df0:	mov	x19, x1
  400df4:	bl	401298 <ferror@plt+0x5e8>
  400df8:	adrp	x21, 401000 <ferror@plt+0x350>
  400dfc:	add	x21, x21, #0x54f
  400e00:	mov	w0, #0x6                   	// #6
  400e04:	mov	x1, x21
  400e08:	bl	400ca0 <setlocale@plt>
  400e0c:	adrp	x22, 401000 <ferror@plt+0x350>
  400e10:	add	x22, x22, #0x458
  400e14:	adrp	x1, 401000 <ferror@plt+0x350>
  400e18:	add	x1, x1, #0x45b
  400e1c:	mov	x0, x22
  400e20:	bl	400b90 <bindtextdomain@plt>
  400e24:	mov	x0, x22
  400e28:	bl	400c00 <textdomain@plt>
  400e2c:	adrp	x3, 401000 <ferror@plt+0x350>
  400e30:	add	x3, x3, #0x6d8
  400e34:	mov	w0, w20
  400e38:	mov	x1, x19
  400e3c:	mov	x2, x21
  400e40:	mov	x4, xzr
  400e44:	bl	400c10 <getopt_long@plt>
  400e48:	cmn	w0, #0x1
  400e4c:	b.eq	400e64 <ferror@plt+0x1b4>  // b.none
  400e50:	cmp	w0, #0x1
  400e54:	b.eq	400e60 <ferror@plt+0x1b0>  // b.none
  400e58:	cbnz	w0, 400e90 <ferror@plt+0x1e0>
  400e5c:	bl	4011d4 <ferror@plt+0x524>
  400e60:	bl	401274 <ferror@plt+0x5c4>
  400e64:	adrp	x28, 412000 <ferror@plt+0x11350>
  400e68:	ldr	w8, [x28, #208]
  400e6c:	cmp	w8, w20
  400e70:	b.ne	400e98 <ferror@plt+0x1e8>  // b.any
  400e74:	adrp	x8, 412000 <ferror@plt+0x11350>
  400e78:	ldr	x1, [x8, #224]
  400e7c:	adrp	x0, 401000 <ferror@plt+0x350>
  400e80:	add	x0, x0, #0x46d
  400e84:	bl	400f9c <ferror@plt+0x2ec>
  400e88:	and	w25, w0, #0x1
  400e8c:	b	400f8c <ferror@plt+0x2dc>
  400e90:	mov	w0, #0x1                   	// #1
  400e94:	bl	400b60 <exit@plt>
  400e98:	mov	w0, #0xa                   	// #10
  400e9c:	bl	400c80 <putchar@plt>
  400ea0:	ldr	w8, [x28, #208]
  400ea4:	adrp	x21, 401000 <ferror@plt+0x350>
  400ea8:	adrp	x23, 401000 <ferror@plt+0x350>
  400eac:	mov	w25, wzr
  400eb0:	add	x21, x21, #0x475
  400eb4:	add	x23, x23, #0x4e8
  400eb8:	adrp	x27, 412000 <ferror@plt+0x11350>
  400ebc:	adrp	x22, 412000 <ferror@plt+0x11350>
  400ec0:	ldr	x26, [x19, w8, sxtw #3]
  400ec4:	mov	x1, x21
  400ec8:	mov	x0, x26
  400ecc:	bl	400c20 <strcmp@plt>
  400ed0:	cbnz	w0, 400ef4 <ferror@plt+0x244>
  400ed4:	adrp	x8, 412000 <ferror@plt+0x11350>
  400ed8:	ldr	x1, [x8, #224]
  400edc:	adrp	x0, 401000 <ferror@plt+0x350>
  400ee0:	add	x0, x0, #0x46d
  400ee4:	bl	400f9c <ferror@plt+0x2ec>
  400ee8:	tst	w0, #0x1
  400eec:	csinc	w25, w25, wzr, eq  // eq = none
  400ef0:	b	400f78 <ferror@plt+0x2c8>
  400ef4:	mov	x0, x26
  400ef8:	mov	x1, x23
  400efc:	bl	400b80 <fopen@plt>
  400f00:	cbnz	x0, 400f4c <ferror@plt+0x29c>
  400f04:	ldrsw	x8, [x28, #208]
  400f08:	ldr	x25, [x27, #200]
  400f0c:	ldr	x26, [x22, #192]
  400f10:	mov	x24, x27
  400f14:	ldr	x27, [x19, x8, lsl #3]
  400f18:	bl	400c70 <__errno_location@plt>
  400f1c:	ldr	w0, [x0]
  400f20:	bl	400bb0 <strerror@plt>
  400f24:	adrp	x1, 401000 <ferror@plt+0x350>
  400f28:	mov	x4, x0
  400f2c:	mov	x0, x25
  400f30:	add	x1, x1, #0x477
  400f34:	mov	x2, x26
  400f38:	mov	x3, x27
  400f3c:	mov	x27, x24
  400f40:	bl	400c90 <fprintf@plt>
  400f44:	mov	w25, #0x1                   	// #1
  400f48:	b	400f78 <ferror@plt+0x2c8>
  400f4c:	ldrsw	x8, [x28, #208]
  400f50:	mov	x26, x0
  400f54:	mov	x1, x26
  400f58:	ldr	x0, [x19, x8, lsl #3]
  400f5c:	bl	400f9c <ferror@plt+0x2ec>
  400f60:	tst	w0, #0x1
  400f64:	mov	w0, #0xa                   	// #10
  400f68:	csinc	w25, w25, wzr, eq  // eq = none
  400f6c:	bl	400c80 <putchar@plt>
  400f70:	mov	x0, x26
  400f74:	bl	400b70 <fclose@plt>
  400f78:	ldr	w8, [x28, #208]
  400f7c:	add	w8, w8, #0x1
  400f80:	cmp	w8, w20
  400f84:	str	w8, [x28, #208]
  400f88:	b.lt	400ec0 <ferror@plt+0x210>  // b.tstop
  400f8c:	mov	w1, #0x1                   	// #1
  400f90:	mov	w2, #0x1                   	// #1
  400f94:	mov	w0, w25
  400f98:	bl	4012a8 <ferror@plt+0x5f8>
  400f9c:	sub	sp, sp, #0x50
  400fa0:	stp	x20, x19, [sp, #64]
  400fa4:	mov	x20, x1
  400fa8:	mov	x19, x0
  400fac:	add	x0, sp, #0x10
  400fb0:	mov	w1, #0x1                   	// #1
  400fb4:	mov	w2, #0xd                   	// #13
  400fb8:	mov	x3, x20
  400fbc:	stp	x29, x30, [sp, #32]
  400fc0:	stp	x22, x21, [sp, #48]
  400fc4:	add	x29, sp, #0x20
  400fc8:	bl	400c30 <fread@plt>
  400fcc:	cmp	x0, #0xd
  400fd0:	b.ne	401128 <ferror@plt+0x478>  // b.any
  400fd4:	adrp	x8, 401000 <ferror@plt+0x350>
  400fd8:	add	x8, x8, #0x738
  400fdc:	ldr	q0, [x8]
  400fe0:	mov	x0, sp
  400fe4:	add	x2, sp, #0x10
  400fe8:	mov	w3, #0x5                   	// #5
  400fec:	mov	x1, xzr
  400ff0:	str	q0, [sp]
  400ff4:	add	x22, sp, #0x10
  400ff8:	bl	400bd0 <lzma_properties_decode@plt>
  400ffc:	cbz	w0, 401050 <ferror@plt+0x3a0>
  401000:	adrp	x8, 412000 <ferror@plt+0x11350>
  401004:	adrp	x9, 412000 <ferror@plt+0x11350>
  401008:	cmp	w0, #0x8
  40100c:	b.ne	40117c <ferror@plt+0x4cc>  // b.any
  401010:	ldr	x20, [x8, #200]
  401014:	ldr	x21, [x9, #192]
  401018:	adrp	x1, 401000 <ferror@plt+0x350>
  40101c:	add	x1, x1, #0x5dd
  401020:	mov	w2, #0x5                   	// #5
  401024:	mov	x0, xzr
  401028:	bl	400c50 <dcgettext@plt>
  40102c:	adrp	x1, 401000 <ferror@plt+0x350>
  401030:	mov	x4, x0
  401034:	add	x1, x1, #0x477
  401038:	mov	x0, x20
  40103c:	mov	x2, x21
  401040:	mov	x3, x19
  401044:	bl	400c90 <fprintf@plt>
  401048:	mov	w0, #0x1                   	// #1
  40104c:	b	401114 <ferror@plt+0x464>
  401050:	mov	x8, xzr
  401054:	mov	x21, xzr
  401058:	add	x9, x22, #0x5
  40105c:	ldrb	w10, [x9], #1
  401060:	lsl	x10, x10, x8
  401064:	add	x8, x8, #0x8
  401068:	cmp	x8, #0x40
  40106c:	orr	x21, x10, x21
  401070:	b.ne	40105c <ferror@plt+0x3ac>  // b.any
  401074:	adrp	x8, 412000 <ferror@plt+0x11350>
  401078:	ldr	x8, [x8, #224]
  40107c:	cmp	x8, x20
  401080:	b.eq	40108c <ferror@plt+0x3dc>  // b.none
  401084:	mov	x0, x19
  401088:	bl	400bf0 <puts@plt>
  40108c:	adrp	x0, 401000 <ferror@plt+0x350>
  401090:	add	x0, x0, #0x603
  401094:	bl	400c60 <printf@plt>
  401098:	cmn	x21, #0x1
  40109c:	b.eq	4010bc <ferror@plt+0x40c>  // b.none
  4010a0:	add	x8, x21, #0x80, lsl #12
  4010a4:	adrp	x0, 401000 <ferror@plt+0x350>
  4010a8:	lsr	x1, x8, #20
  4010ac:	add	x0, x0, #0x62b
  4010b0:	mov	x2, x21
  4010b4:	bl	400c60 <printf@plt>
  4010b8:	b	4010c8 <ferror@plt+0x418>
  4010bc:	adrp	x0, 401000 <ferror@plt+0x350>
  4010c0:	add	x0, x0, #0x623
  4010c4:	bl	400c60 <printf@plt>
  4010c8:	ldr	x19, [sp, #8]
  4010cc:	mov	w2, wzr
  4010d0:	ldr	w8, [x19]
  4010d4:	add	w9, w8, #0x80, lsl #12
  4010d8:	cmp	w8, #0x2
  4010dc:	lsr	w1, w9, #20
  4010e0:	b.cc	4010f4 <ferror@plt+0x444>  // b.lo, b.ul, b.last
  4010e4:	cmp	w8, #0x3
  4010e8:	lsr	w8, w8, #1
  4010ec:	add	w2, w2, #0x1
  4010f0:	b.hi	4010e4 <ferror@plt+0x434>  // b.pmore
  4010f4:	ldp	w3, w4, [x19, #20]
  4010f8:	ldr	w5, [x19, #28]
  4010fc:	adrp	x0, 401000 <ferror@plt+0x350>
  401100:	add	x0, x0, #0x63e
  401104:	bl	400c60 <printf@plt>
  401108:	mov	x0, x19
  40110c:	bl	400c40 <free@plt>
  401110:	mov	w0, wzr
  401114:	ldp	x20, x19, [sp, #64]
  401118:	ldp	x22, x21, [sp, #48]
  40111c:	ldp	x29, x30, [sp, #32]
  401120:	add	sp, sp, #0x50
  401124:	ret
  401128:	adrp	x8, 412000 <ferror@plt+0x11350>
  40112c:	adrp	x9, 412000 <ferror@plt+0x11350>
  401130:	ldr	x22, [x8, #200]
  401134:	ldr	x21, [x9, #192]
  401138:	mov	x0, x20
  40113c:	bl	400cb0 <ferror@plt>
  401140:	cbnz	w0, 40115c <ferror@plt+0x4ac>
  401144:	adrp	x1, 401000 <ferror@plt+0x350>
  401148:	add	x1, x1, #0x5b8
  40114c:	mov	w2, #0x5                   	// #5
  401150:	mov	x0, xzr
  401154:	bl	400c50 <dcgettext@plt>
  401158:	b	401168 <ferror@plt+0x4b8>
  40115c:	bl	400c70 <__errno_location@plt>
  401160:	ldr	w0, [x0]
  401164:	bl	400bb0 <strerror@plt>
  401168:	adrp	x1, 401000 <ferror@plt+0x350>
  40116c:	mov	x4, x0
  401170:	add	x1, x1, #0x477
  401174:	mov	x0, x22
  401178:	b	40103c <ferror@plt+0x38c>
  40117c:	cmp	w0, #0x5
  401180:	b.ne	401198 <ferror@plt+0x4e8>  // b.any
  401184:	ldr	x19, [x8, #200]
  401188:	ldr	x20, [x9, #192]
  40118c:	mov	w0, #0xc                   	// #12
  401190:	bl	400bb0 <strerror@plt>
  401194:	b	4011b4 <ferror@plt+0x504>
  401198:	ldr	x19, [x8, #200]
  40119c:	ldr	x20, [x9, #192]
  4011a0:	adrp	x1, 401000 <ferror@plt+0x350>
  4011a4:	add	x1, x1, #0x5ee
  4011a8:	mov	w2, #0x5                   	// #5
  4011ac:	mov	x0, xzr
  4011b0:	bl	400c50 <dcgettext@plt>
  4011b4:	adrp	x1, 401000 <ferror@plt+0x350>
  4011b8:	mov	x3, x0
  4011bc:	add	x1, x1, #0x47b
  4011c0:	mov	x0, x19
  4011c4:	mov	x2, x20
  4011c8:	bl	400c90 <fprintf@plt>
  4011cc:	mov	w0, #0x1                   	// #1
  4011d0:	bl	400b60 <exit@plt>
  4011d4:	stp	x29, x30, [sp, #-16]!
  4011d8:	adrp	x1, 401000 <ferror@plt+0x350>
  4011dc:	add	x1, x1, #0x490
  4011e0:	mov	w2, #0x5                   	// #5
  4011e4:	mov	x0, xzr
  4011e8:	mov	x29, sp
  4011ec:	bl	400c50 <dcgettext@plt>
  4011f0:	adrp	x8, 412000 <ferror@plt+0x11350>
  4011f4:	ldr	x1, [x8, #192]
  4011f8:	bl	400c60 <printf@plt>
  4011fc:	adrp	x1, 401000 <ferror@plt+0x350>
  401200:	add	x1, x1, #0x4ea
  401204:	mov	w2, #0x5                   	// #5
  401208:	mov	x0, xzr
  40120c:	bl	400c50 <dcgettext@plt>
  401210:	bl	400c60 <printf@plt>
  401214:	mov	w0, #0xa                   	// #10
  401218:	bl	400c80 <putchar@plt>
  40121c:	adrp	x1, 401000 <ferror@plt+0x350>
  401220:	add	x1, x1, #0x522
  401224:	mov	w2, #0x5                   	// #5
  401228:	mov	x0, xzr
  40122c:	bl	400c50 <dcgettext@plt>
  401230:	adrp	x1, 401000 <ferror@plt+0x350>
  401234:	add	x1, x1, #0x550
  401238:	bl	400c60 <printf@plt>
  40123c:	adrp	x1, 401000 <ferror@plt+0x350>
  401240:	add	x1, x1, #0x569
  401244:	mov	w2, #0x5                   	// #5
  401248:	mov	x0, xzr
  40124c:	bl	400c50 <dcgettext@plt>
  401250:	adrp	x1, 401000 <ferror@plt+0x350>
  401254:	adrp	x2, 401000 <ferror@plt+0x350>
  401258:	add	x1, x1, #0x57d
  40125c:	add	x2, x2, #0x586
  401260:	bl	400c60 <printf@plt>
  401264:	mov	w1, #0x1                   	// #1
  401268:	mov	w2, #0x1                   	// #1
  40126c:	mov	w0, wzr
  401270:	bl	4012a8 <ferror@plt+0x5f8>
  401274:	stp	x29, x30, [sp, #-16]!
  401278:	adrp	x0, 401000 <ferror@plt+0x350>
  40127c:	add	x0, x0, #0x59e
  401280:	mov	x29, sp
  401284:	bl	400bf0 <puts@plt>
  401288:	mov	w1, #0x1                   	// #1
  40128c:	mov	w2, #0x1                   	// #1
  401290:	mov	w0, wzr
  401294:	bl	4012a8 <ferror@plt+0x5f8>
  401298:	ldr	x8, [x0]
  40129c:	adrp	x9, 412000 <ferror@plt+0x11350>
  4012a0:	str	x8, [x9, #192]
  4012a4:	ret
  4012a8:	stp	x29, x30, [sp, #-64]!
  4012ac:	stp	x20, x19, [sp, #48]
  4012b0:	mov	w20, w0
  4012b4:	cmp	w0, w1
  4012b8:	stp	x24, x23, [sp, #16]
  4012bc:	stp	x22, x21, [sp, #32]
  4012c0:	mov	x29, sp
  4012c4:	b.ne	4012d0 <ferror@plt+0x620>  // b.any
  4012c8:	mov	w19, w20
  4012cc:	b	40139c <ferror@plt+0x6ec>
  4012d0:	adrp	x8, 412000 <ferror@plt+0x11350>
  4012d4:	ldr	x22, [x8, #216]
  4012d8:	mov	w19, w1
  4012dc:	mov	w21, w2
  4012e0:	mov	x0, x22
  4012e4:	bl	400cb0 <ferror@plt>
  4012e8:	mov	w24, w0
  4012ec:	mov	x0, x22
  4012f0:	bl	400b70 <fclose@plt>
  4012f4:	orr	w8, w0, w24
  4012f8:	cbnz	w8, 401328 <ferror@plt+0x678>
  4012fc:	adrp	x8, 412000 <ferror@plt+0x11350>
  401300:	ldr	x21, [x8, #200]
  401304:	mov	x0, x21
  401308:	bl	400cb0 <ferror@plt>
  40130c:	mov	w22, w0
  401310:	mov	x0, x21
  401314:	bl	400b70 <fclose@plt>
  401318:	orr	w8, w0, w22
  40131c:	cmp	w8, #0x0
  401320:	csel	w19, w20, w19, eq  // eq = none
  401324:	b	40139c <ferror@plt+0x6ec>
  401328:	cbz	w21, 40139c <ferror@plt+0x6ec>
  40132c:	adrp	x8, 412000 <ferror@plt+0x11350>
  401330:	adrp	x9, 412000 <ferror@plt+0x11350>
  401334:	ldr	x21, [x8, #200]
  401338:	ldr	x20, [x9, #192]
  40133c:	adrp	x1, 401000 <ferror@plt+0x350>
  401340:	mov	w23, w0
  401344:	add	x1, x1, #0x748
  401348:	mov	w2, #0x5                   	// #5
  40134c:	mov	x0, xzr
  401350:	bl	400c50 <dcgettext@plt>
  401354:	mov	x22, x0
  401358:	cbnz	w23, 401374 <ferror@plt+0x6c4>
  40135c:	adrp	x1, 401000 <ferror@plt+0x350>
  401360:	add	x1, x1, #0x76a
  401364:	mov	w2, #0x5                   	// #5
  401368:	mov	x0, xzr
  40136c:	bl	400c50 <dcgettext@plt>
  401370:	b	401380 <ferror@plt+0x6d0>
  401374:	bl	400c70 <__errno_location@plt>
  401378:	ldr	w0, [x0]
  40137c:	bl	400bb0 <strerror@plt>
  401380:	adrp	x1, 401000 <ferror@plt+0x350>
  401384:	mov	x4, x0
  401388:	add	x1, x1, #0x477
  40138c:	mov	x0, x21
  401390:	mov	x2, x20
  401394:	mov	x3, x22
  401398:	bl	400c90 <fprintf@plt>
  40139c:	mov	w0, w19
  4013a0:	bl	400b60 <exit@plt>
  4013a4:	nop
  4013a8:	stp	x29, x30, [sp, #-64]!
  4013ac:	mov	x29, sp
  4013b0:	stp	x19, x20, [sp, #16]
  4013b4:	adrp	x20, 411000 <ferror@plt+0x10350>
  4013b8:	add	x20, x20, #0xdd0
  4013bc:	stp	x21, x22, [sp, #32]
  4013c0:	adrp	x21, 411000 <ferror@plt+0x10350>
  4013c4:	add	x21, x21, #0xdc8
  4013c8:	sub	x20, x20, x21
  4013cc:	mov	w22, w0
  4013d0:	stp	x23, x24, [sp, #48]
  4013d4:	mov	x23, x1
  4013d8:	mov	x24, x2
  4013dc:	bl	400b20 <exit@plt-0x40>
  4013e0:	cmp	xzr, x20, asr #3
  4013e4:	b.eq	401410 <ferror@plt+0x760>  // b.none
  4013e8:	asr	x20, x20, #3
  4013ec:	mov	x19, #0x0                   	// #0
  4013f0:	ldr	x3, [x21, x19, lsl #3]
  4013f4:	mov	x2, x24
  4013f8:	add	x19, x19, #0x1
  4013fc:	mov	x1, x23
  401400:	mov	w0, w22
  401404:	blr	x3
  401408:	cmp	x20, x19
  40140c:	b.ne	4013f0 <ferror@plt+0x740>  // b.any
  401410:	ldp	x19, x20, [sp, #16]
  401414:	ldp	x21, x22, [sp, #32]
  401418:	ldp	x23, x24, [sp, #48]
  40141c:	ldp	x29, x30, [sp], #64
  401420:	ret
  401424:	nop
  401428:	ret

Disassembly of section .fini:

000000000040142c <.fini>:
  40142c:	stp	x29, x30, [sp, #-16]!
  401430:	mov	x29, sp
  401434:	ldp	x29, x30, [sp], #16
  401438:	ret
