#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jul  6 09:44:35 2023
# Process ID: 5160
# Current directory: H:/FPGA/souce/13_hello/hello/hello.runs/synth_1
# Command line: vivado.exe -log hello_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hello_test.tcl
# Log file: H:/FPGA/souce/13_hello/hello/hello.runs/synth_1/hello_test.vds
# Journal file: H:/FPGA/souce/13_hello/hello/hello.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source hello_test.tcl -notrace
Command: synth_design -top hello_test -part xc7z020clg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12776
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1153.703 ; gain = 14.781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hello_test' [H:/FPGA/souce/13_hello/hello/hello.srcs/sources_1/new/hello_test.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_byte_rx' [H:/FPGA/souce/13_hello/hello/hello.srcs/sources_1/new/uart_byte_rx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_byte_rx' (1#1) [H:/FPGA/souce/13_hello/hello/hello.srcs/sources_1/new/uart_byte_rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'hello' [H:/FPGA/souce/13_hello/hello/hello.srcs/sources_1/new/hello.v:23]
	Parameter CHECK_h bound to: 5'b00001 
	Parameter CHECK_e bound to: 5'b00010 
	Parameter CHECK_l1 bound to: 5'b00100 
	Parameter CHECK_l2 bound to: 5'b01000 
	Parameter CHECK_o bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'hello' (2#1) [H:/FPGA/souce/13_hello/hello/hello.srcs/sources_1/new/hello.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hello_test' (3#1) [H:/FPGA/souce/13_hello/hello/hello.srcs/sources_1/new/hello_test.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1208.930 ; gain = 70.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1226.863 ; gain = 87.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1226.863 ; gain = 87.941
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1226.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc]
WARNING: [Vivado 12-584] No ports matched 'data_in[7]'. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in[6]'. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in[5]'. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in[4]'. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in[3]'. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in[2]'. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in[1]'. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in[0]'. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'check_ok'. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_valid'. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_valid'. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'check_ok'. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in[7]'. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in[6]'. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in[5]'. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in[4]'. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in[3]'. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in[2]'. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in[1]'. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_in[0]'. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/FPGA/souce/13_hello/hello/hello.srcs/constrs_1/new/hello.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hello_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hello_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1330.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1330.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1330.582 ; gain = 191.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1330.582 ; gain = 191.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1330.582 ; gain = 191.660
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'hello'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 CHECK_h |                            00001 |                            00001
                 CHECK_e |                            00010 |                            00010
                CHECK_l1 |                            00100 |                            00100
                CHECK_l2 |                            01000 |                            01000
                 CHECK_o |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'hello'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1330.582 ; gain = 191.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 10    
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 10    
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 4     
	   6 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 3     
	  12 Input    1 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 5     
	   6 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1330.582 ; gain = 191.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.582 ; gain = 191.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.582 ; gain = 191.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.582 ; gain = 191.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1331.633 ; gain = 192.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1331.633 ; gain = 192.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1331.633 ; gain = 192.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1331.633 ; gain = 192.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1331.633 ; gain = 192.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1331.633 ; gain = 192.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     2|
|4     |LUT2   |     7|
|5     |LUT3   |    27|
|6     |LUT4   |    10|
|7     |LUT5   |    20|
|8     |LUT6   |    51|
|9     |FDCE   |    72|
|10    |FDPE   |     2|
|11    |IBUF   |     3|
|12    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1331.633 ; gain = 192.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1331.633 ; gain = 88.992
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1331.633 ; gain = 192.711
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1343.734 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1344.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1344.684 ; gain = 205.762
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'H:/FPGA/souce/13_hello/hello/hello.runs/synth_1/hello_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hello_test_utilization_synth.rpt -pb hello_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul  6 09:45:07 2023...
