// Seed: 1281309652
module module_0 (
    output wand id_0,
    output wire id_1,
    input wor id_2,
    input supply0 id_3
);
  assign id_1 = 1;
  assign id_1 = 1;
  id_5(
      1, 1, 1
  );
endmodule
module module_1 (
    output logic id_0,
    input wire id_1,
    input tri0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input logic id_7,
    input wire id_8,
    output wor id_9
);
  wand id_11;
  assign id_0 = id_7;
  always id_0 <= #1 id_11 & id_4;
  module_0(
      id_3, id_3, id_1, id_2
  );
endmodule
