<stg><name>conv1</name>


<trans_list>

<<<<<<< HEAD
<trans id="141" from="1" to="2">
=======
<trans id="189" from="1" to="2">
>>>>>>> b41ed44 (Initial commit)
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<<<<<<< HEAD
<trans id="142" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="5" to="6">
=======
<trans id="190" from="2" to="3">
>>>>>>> b41ed44 (Initial commit)
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<<<<<<< HEAD
<trans id="160" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="8" to="9">
=======
<trans id="192" from="3" to="4">
>>>>>>> b41ed44 (Initial commit)
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<<<<<<< HEAD
<trans id="151" from="9" to="10">
=======
<trans id="193" from="4" to="5">
>>>>>>> b41ed44 (Initial commit)
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<<<<<<< HEAD
<trans id="152" from="10" to="11">
=======
<trans id="194" from="5" to="6">
>>>>>>> b41ed44 (Initial commit)
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<<<<<<< HEAD
<trans id="153" from="11" to="12">
=======
<trans id="195" from="6" to="7">
>>>>>>> b41ed44 (Initial commit)
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<<<<<<< HEAD
<trans id="154" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="15" to="7">
=======
<trans id="196" from="7" to="2">
>>>>>>> b41ed44 (Initial commit)
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<<<<<<< HEAD
=======
<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32">
<![CDATA[
entry:1 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32">
<![CDATA[
entry:3 %oc = alloca i32 1

]]></Node>
<StgValue><ssdm name="oc"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="13" op_0_bw="32">
<![CDATA[
entry:4 %indvar_flatten37 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten37"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="32">
<![CDATA[
entry:5 %w = alloca i32 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="32">
<![CDATA[
entry:6 %indvar_flatten84 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten84"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="32">
<![CDATA[
entry:7 %h = alloca i32 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

>>>>>>> b41ed44 (Initial commit)
<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %oc = alloca i32 1

]]></Node>
<StgValue><ssdm name="oc"/></StgValue>
=======
<Node id="13" bw="20" op_0_bw="32">
<![CDATA[
entry:8 %indvar_flatten143 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten143"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
=======
<Node id="14" bw="7" op_0_bw="32">
<![CDATA[
entry:9 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
=======
<Node id="15" bw="22" op_0_bw="32">
<![CDATA[
entry:10 %indvar_flatten214 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten214"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
=======
<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %acc_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc_6_loc"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="9" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:4 %store_ln11 = store i7 0, i7 %oc

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
=======
<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
entry:5 %br_ln11 = br void %VITIS_LOOP_12_2

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
=======
<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:15 %store_ln13 = store i22 0, i22 %indvar_flatten214

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:16 %store_ln13 = store i7 0, i7 %n

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:17 %store_ln13 = store i20 0, i20 %indvar_flatten143

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:18 %store_ln13 = store i8 0, i8 %h

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:19 %store_ln13 = store i16 0, i16 %indvar_flatten84

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:20 %store_ln13 = store i8 0, i8 %w

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:21 %store_ln13 = store i13 0, i13 %indvar_flatten37

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:22 %store_ln13 = store i4 0, i4 %oc

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:23 %store_ln13 = store i10 0, i10 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:24 %store_ln13 = store i5 0, i5 %y

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:25 %store_ln13 = store i5 0, i5 %x

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
entry:26 %br_ln13 = br void %VITIS_LOOP_22_7

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</operation>
</state>

<state id="2" st_id="2">

<<<<<<< HEAD
<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_12_2:0 %oc_2 = load i7 %oc

]]></Node>
<StgValue><ssdm name="oc_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_12_2:1 %zext_ln11 = zext i7 %oc_2

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="7">
<![CDATA[
VITIS_LOOP_12_2:2 %zext_ln46 = zext i7 %oc_2

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_12_2:3 %zext_ln46_3 = zext i7 %oc_2

]]></Node>
<StgValue><ssdm name="zext_ln46_3"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
VITIS_LOOP_12_2:4 %tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %oc_2, i8 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_12_2:5 %zext_ln46_4 = zext i15 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln46_4"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_12_2:6 %sub_ln46 = sub i16 %zext_ln46_4, i16 %zext_ln46_3

]]></Node>
<StgValue><ssdm name="sub_ln46"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_12_2:7 %sext_ln40 = sext i16 %sub_ln46

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_12_2:8 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %oc_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_12_2:9 %zext_ln40 = zext i10 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_12_2:10 %add_ln40 = add i11 %zext_ln40, i11 %zext_ln46

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_12_2:11 %icmp_ln11 = icmp_eq  i7 %oc_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_12_2:12 %add_ln11 = add i7 %oc_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

=======
>>>>>>> b41ed44 (Initial commit)
<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_12_2:13 %br_ln11 = br i1 %icmp_ln11, void %VITIS_LOOP_12_2.split, void %for.end71

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
=======
<Node id="33" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_22_7:0 %y_1 = load i5 %y

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<<<<<<< HEAD
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_12_2.split:2 %conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="conv1_biases_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_12_2.split:3 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
=======
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_22_7:1 %oc_2 = load i4 %oc

]]></Node>
<StgValue><ssdm name="oc_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_22_7:2 %h_1 = load i8 %h

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<<<<<<< HEAD
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0">
<![CDATA[
for.end71:0 %ret_ln50 = ret

]]></Node>
<StgValue><ssdm name="ret_ln50"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
=======
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_22_7:3 %n_1 = load i7 %n

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_12_2.split:0 %speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln11"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
=======
<Node id="37" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
VITIS_LOOP_22_7:4 %indvar_flatten214_load = load i22 %indvar_flatten214

]]></Node>
<StgValue><ssdm name="indvar_flatten214_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_12_2.split:1 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_12_2.split:3 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
=======
<Node id="38" bw="6" op_0_bw="7">
<![CDATA[
VITIS_LOOP_22_7:5 %trunc_ln13 = trunc i7 %n_1

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_12_2.split:4 %acc = bitcast i32 %conv1_biases_load

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
=======
<Node id="39" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_22_7:6 %zext_ln14 = zext i8 %h_1

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_12_2.split:5 %br_ln12 = br void %VITIS_LOOP_13_3

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_13_3:0 %y = phi i8 %add_ln12, void %for.inc66, i8 0, void %VITIS_LOOP_12_2.split

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="17" op_0_bw="8">
<![CDATA[
VITIS_LOOP_13_3:1 %zext_ln46_5 = zext i8 %y

]]></Node>
<StgValue><ssdm name="zext_ln46_5"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
=======
<Node id="40" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_22_7:7 %zext_ln18_1 = zext i4 %oc_2

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="36" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_13_3:2 %add_ln46 = add i17 %sext_ln40, i17 %zext_ln46_5

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
=======
<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_22_7:8 %empty = add i6 %zext_ln18_1, i6 %trunc_ln13

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="37" bw="22" op_0_bw="17">
<![CDATA[
VITIS_LOOP_13_3:3 %sext_ln46 = sext i17 %add_ln46

]]></Node>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="17">
<![CDATA[
VITIS_LOOP_13_3:4 %trunc_ln46 = trunc i17 %add_ln46

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_13_3:5 %p_shl2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln46, i8 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
=======
<Node id="42" bw="9" op_0_bw="5">
<![CDATA[
VITIS_LOOP_22_7:9 %zext_ln19 = zext i5 %y_1

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="40" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_13_3:6 %sub_ln46_1 = sub i22 %p_shl2, i22 %sext_ln46

]]></Node>
<StgValue><ssdm name="sub_ln46_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_13_3:7 %zext_ln12 = zext i8 %y

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
=======
<Node id="43" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_22_7:10 %empty_16 = add i9 %zext_ln19, i9 %zext_ln14

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="42" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_13_3:8 %icmp_ln12 = icmp_eq  i8 %y, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_13_3:9 %add_ln12 = add i8 %y, i8 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_3:10 %br_ln12 = br i1 %icmp_ln12, void %VITIS_LOOP_13_3.split, void %for.inc69

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_13_3.split:0 %speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln12"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_13_3.split:1 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_13_3.split:2 %br_ln13 = br void %VITIS_LOOP_17_4

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc69:0 %store_ln11 = store i7 %add_ln11, i7 %oc

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
for.inc69:1 %br_ln11 = br void %VITIS_LOOP_12_2

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_4:0 %x = phi i8 %add_ln13, void %for.inc63, i8 0, void %VITIS_LOOP_13_3.split

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="22" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_4:1 %zext_ln46_6 = zext i8 %x

]]></Node>
<StgValue><ssdm name="zext_ln46_6"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_17_4:2 %add_ln46_1 = add i22 %sub_ln46_1, i22 %zext_ln46_6

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="22">
<![CDATA[
VITIS_LOOP_17_4:3 %zext_ln46_7 = zext i22 %add_ln46_1

]]></Node>
<StgValue><ssdm name="zext_ln46_7"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_4:4 %feat1_addr = getelementptr i32 %feat1, i64 0, i64 %zext_ln46_7

]]></Node>
<StgValue><ssdm name="feat1_addr"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_4:5 %zext_ln13 = zext i8 %x

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_17_4:6 %icmp_ln13 = icmp_eq  i8 %x, i8 255
=======
<Node id="44" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_22_7:11 %icmp_ln13 = icmp_eq  i22 %indvar_flatten214_load, i22 4161600
>>>>>>> b41ed44 (Initial commit)

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="67" st_id="5" stage="1" lat="1">
=======
<operation id="47" st_id="2" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_17_4:7 %add_ln13 = add i8 %x, i8 1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
=======
<Node id="45" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_22_7:12 %add_ln13_1 = add i22 %indvar_flatten214_load, i22 1

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_4:8 %br_ln13 = br i1 %icmp_ln13, void %VITIS_LOOP_17_4.split, void %for.inc66
=======
<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_7:13 %br_ln13 = br i1 %icmp_ln13, void %for.inc92, void %for.end94
>>>>>>> b41ed44 (Initial commit)

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="69" st_id="5" stage="1" lat="1">
=======
<operation id="49" st_id="2" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_17_4.split:0 %speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln13"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
=======
<Node id="48" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc92:0 %x_load = load i5 %x

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_17_4.split:1 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
=======
<Node id="49" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc92:1 %indvar_flatten6_load = load i10 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_17_4.split:2 %br_ln18 = br void %for.body16

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
=======
<Node id="50" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc92:2 %indvar_flatten37_load = load i13 %indvar_flatten37

]]></Node>
<StgValue><ssdm name="indvar_flatten37_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc92:4 %indvar_flatten84_load = load i16 %indvar_flatten84

]]></Node>
<StgValue><ssdm name="indvar_flatten84_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
for.inc92:5 %indvar_flatten143_load = load i20 %indvar_flatten143

]]></Node>
<StgValue><ssdm name="indvar_flatten143_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc92:6 %add_ln13 = add i7 %n_1, i7 8

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc92:9 %icmp_ln14 = icmp_eq  i20 %indvar_flatten143_load, i20 520200

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc92:10 %select_ln13 = select i1 %icmp_ln14, i8 0, i8 %h_1

]]></Node>
<StgValue><ssdm name="select_ln13"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="7">
<![CDATA[
for.inc92:11 %trunc_ln13_1 = trunc i7 %add_ln13

]]></Node>
<StgValue><ssdm name="trunc_ln13_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc92:12 %select_ln13_1 = select i1 %icmp_ln14, i6 %trunc_ln13_1, i6 %trunc_ln13

]]></Node>
<StgValue><ssdm name="select_ln13_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc92:13 %select_ln13_2 = select i1 %icmp_ln14, i6 %trunc_ln13_1, i6 %empty

]]></Node>
<StgValue><ssdm name="select_ln13_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="6">
<![CDATA[
for.inc92:14 %zext_ln13 = zext i6 %select_ln13_2

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc92:15 %conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="conv1_biases_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="6">
<![CDATA[
for.inc92:16 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc92:18 %select_ln13_3 = select i1 %icmp_ln14, i9 0, i9 %empty_16

]]></Node>
<StgValue><ssdm name="select_ln13_3"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc92:19 %xor_ln13 = xor i1 %icmp_ln14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln13"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc92:20 %icmp_ln20 = icmp_eq  i5 %x_load, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc92:21 %and_ln13 = and i1 %icmp_ln20, i1 %xor_ln13

]]></Node>
<StgValue><ssdm name="and_ln13"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc92:22 %icmp_ln19 = icmp_eq  i10 %indvar_flatten6_load, i10 289

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc92:23 %and_ln13_1 = and i1 %icmp_ln19, i1 %xor_ln13

]]></Node>
<StgValue><ssdm name="and_ln13_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc92:24 %icmp_ln18 = icmp_eq  i13 %indvar_flatten37_load, i13 2312

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc92:25 %and_ln13_2 = and i1 %icmp_ln18, i1 %xor_ln13

]]></Node>
<StgValue><ssdm name="and_ln13_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc92:26 %icmp_ln15 = icmp_eq  i16 %indvar_flatten84_load, i16 34680

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc92:27 %and_ln13_3 = and i1 %icmp_ln15, i1 %xor_ln13

]]></Node>
<StgValue><ssdm name="and_ln13_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc92:28 %select_ln13_4 = select i1 %icmp_ln14, i7 %add_ln13, i7 %n_1

]]></Node>
<StgValue><ssdm name="select_ln13_4"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc92:29 %add_ln14 = add i8 %select_ln13, i8 17

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc92:31 %or_ln14 = or i1 %and_ln13_3, i1 %icmp_ln14

]]></Node>
<StgValue><ssdm name="or_ln14"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc92:33 %select_ln14_2 = select i1 %and_ln13_3, i8 %add_ln14, i8 %select_ln13

]]></Node>
<StgValue><ssdm name="select_ln14_2"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="8">
<![CDATA[
for.inc92:34 %zext_ln15 = zext i8 %select_ln14_2

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="6">
<![CDATA[
for.inc92:35 %p_cast_mid1109 = zext i6 %select_ln13_1

]]></Node>
<StgValue><ssdm name="p_cast_mid1109"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc92:36 %select_ln14_3 = select i1 %and_ln13_3, i6 %select_ln13_1, i6 %select_ln13_2

]]></Node>
<StgValue><ssdm name="select_ln14_3"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc92:37 %conv1_biases_addr_1 = getelementptr i32 %conv1_biases, i64 0, i64 %p_cast_mid1109

]]></Node>
<StgValue><ssdm name="conv1_biases_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="6">
<![CDATA[
for.inc92:38 %conv1_biases_load_1 = load i6 %conv1_biases_addr_1

]]></Node>
<StgValue><ssdm name="conv1_biases_load_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="8">
<![CDATA[
for.inc92:41 %zext_ln14_1 = zext i8 %add_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc92:42 %select_ln14_5 = select i1 %and_ln13_3, i9 %zext_ln14_1, i9 %select_ln13_3

]]></Node>
<StgValue><ssdm name="select_ln14_5"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc92:43 %xor_ln14 = xor i1 %icmp_ln15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln14"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc92:44 %or_ln14_1 = or i1 %icmp_ln14, i1 %xor_ln14

]]></Node>
<StgValue><ssdm name="or_ln14_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc92:45 %and_ln14 = and i1 %and_ln13, i1 %or_ln14_1

]]></Node>
<StgValue><ssdm name="and_ln14"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc92:46 %and_ln14_1 = and i1 %and_ln13_1, i1 %or_ln14_1

]]></Node>
<StgValue><ssdm name="and_ln14_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc92:47 %and_ln14_2 = and i1 %and_ln13_2, i1 %or_ln14_1

]]></Node>
<StgValue><ssdm name="and_ln14_2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc92:50 %or_ln15 = or i1 %and_ln14_2, i1 %and_ln13_3

]]></Node>
<StgValue><ssdm name="or_ln15"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc92:51 %or_ln15_1 = or i1 %or_ln15, i1 %icmp_ln14

]]></Node>
<StgValue><ssdm name="or_ln15_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc92:52 %select_ln15 = select i1 %or_ln15_1, i4 0, i4 %oc_2

]]></Node>
<StgValue><ssdm name="select_ln15"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc92:55 %select_ln15_2 = select i1 %and_ln14_2, i6 %select_ln13_1, i6 %select_ln14_3

]]></Node>
<StgValue><ssdm name="select_ln15_2"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc92:57 %select_ln15_4 = select i1 %and_ln14_2, i9 %zext_ln15, i9 %select_ln14_5

]]></Node>
<StgValue><ssdm name="select_ln15_4"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc92:58 %xor_ln15 = xor i1 %and_ln14_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln15"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc92:59 %and_ln15 = and i1 %and_ln14, i1 %xor_ln15

]]></Node>
<StgValue><ssdm name="and_ln15"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc92:60 %and_ln15_1 = and i1 %and_ln14_1, i1 %xor_ln15

]]></Node>
<StgValue><ssdm name="and_ln15_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc92:61 %add_ln18 = add i4 %select_ln15, i4 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc92:63 %or_ln18 = or i1 %and_ln15_1, i1 %and_ln14_2

]]></Node>
<StgValue><ssdm name="or_ln18"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc92:64 %or_ln18_2 = or i1 %or_ln18, i1 %or_ln14

]]></Node>
<StgValue><ssdm name="or_ln18_2"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc92:65 %select_ln18 = select i1 %or_ln18_2, i5 0, i5 %y_1

]]></Node>
<StgValue><ssdm name="select_ln18"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="4">
<![CDATA[
for.inc92:66 %zext_ln18 = zext i4 %add_ln18

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc92:67 %p_mid117 = add i6 %zext_ln18, i6 %select_ln13_1

]]></Node>
<StgValue><ssdm name="p_mid117"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc92:69 %select_ln18_1 = select i1 %and_ln15_1, i6 %p_mid117, i6 %select_ln15_2

]]></Node>
<StgValue><ssdm name="select_ln18_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc92:83 %select_ln18_3 = select i1 %and_ln15_1, i9 %zext_ln15, i9 %select_ln15_4

]]></Node>
<StgValue><ssdm name="select_ln18_3"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc92:84 %xor_ln18 = xor i1 %and_ln14_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc92:85 %or_ln18_1 = or i1 %and_ln14_2, i1 %xor_ln18

]]></Node>
<StgValue><ssdm name="or_ln18_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc92:86 %and_ln18 = and i1 %and_ln15, i1 %or_ln18_1

]]></Node>
<StgValue><ssdm name="and_ln18"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc92:87 %select_ln18_4 = select i1 %and_ln15_1, i4 %add_ln18, i4 %select_ln15

]]></Node>
<StgValue><ssdm name="select_ln18_4"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc92:88 %add_ln19 = add i5 %select_ln18, i5 1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc92:90 %or_ln19 = or i1 %and_ln18, i1 %and_ln15_1

]]></Node>
<StgValue><ssdm name="or_ln19"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc92:91 %or_ln19_1 = or i1 %or_ln19, i1 %or_ln15

]]></Node>
<StgValue><ssdm name="or_ln19_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc92:92 %or_ln19_2 = or i1 %or_ln19_1, i1 %icmp_ln14

]]></Node>
<StgValue><ssdm name="or_ln19_2"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc92:93 %select_ln19 = select i1 %or_ln19_2, i5 0, i5 %x_load

]]></Node>
<StgValue><ssdm name="select_ln19"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="5">
<![CDATA[
for.inc92:94 %zext_ln19_1 = zext i5 %add_ln19

]]></Node>
<StgValue><ssdm name="zext_ln19_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc92:95 %p_mid1 = add i9 %zext_ln19_1, i9 %zext_ln15

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc92:96 %select_ln19_3 = select i1 %and_ln18, i9 %p_mid1, i9 %select_ln18_3

]]></Node>
<StgValue><ssdm name="select_ln19_3"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc92:103 %select_ln19_4 = select i1 %and_ln18, i5 %add_ln19, i5 %select_ln18

]]></Node>
<StgValue><ssdm name="select_ln19_4"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc92:114 %add_ln20 = add i5 %select_ln19, i5 1

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc92:115 %add_ln19_3 = add i10 %indvar_flatten6_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln19_3"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc92:116 %select_ln19_5 = select i1 %or_ln18_2, i10 1, i10 %add_ln19_3

]]></Node>
<StgValue><ssdm name="select_ln19_5"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc92:117 %add_ln18_3 = add i13 %indvar_flatten37_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln18_3"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.inc92:118 %select_ln18_5 = select i1 %or_ln15_1, i13 1, i13 %add_ln18_3

]]></Node>
<StgValue><ssdm name="select_ln18_5"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc92:119 %add_ln15_1 = add i16 %indvar_flatten84_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln15_1"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc92:120 %select_ln15_5 = select i1 %or_ln14, i16 1, i16 %add_ln15_1

]]></Node>
<StgValue><ssdm name="select_ln15_5"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc92:121 %add_ln14_2 = add i20 %indvar_flatten143_load, i20 1

]]></Node>
<StgValue><ssdm name="add_ln14_2"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
for.inc92:122 %select_ln14_6 = select i1 %icmp_ln14, i20 1, i20 %add_ln14_2

]]></Node>
<StgValue><ssdm name="select_ln14_6"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc92:123 %store_ln20 = store i22 %add_ln13_1, i22 %indvar_flatten214

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc92:124 %store_ln20 = store i7 %select_ln13_4, i7 %n

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="20" op_1_bw="20" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc92:125 %store_ln20 = store i20 %select_ln14_6, i20 %indvar_flatten143

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc92:126 %store_ln20 = store i8 %select_ln14_2, i8 %h

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc92:127 %store_ln20 = store i16 %select_ln15_5, i16 %indvar_flatten84

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc92:129 %store_ln20 = store i13 %select_ln18_5, i13 %indvar_flatten37

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc92:130 %store_ln20 = store i4 %select_ln18_4, i4 %oc

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc92:131 %store_ln20 = store i10 %select_ln19_5, i10 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc92:132 %store_ln20 = store i5 %select_ln19_4, i5 %y

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc92:133 %store_ln20 = store i5 %add_ln20, i5 %x

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
for.inc66:0 %br_ln12 = br void %VITIS_LOOP_13_3

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
=======
<Node id="184" bw="0">
<![CDATA[
for.end94:0 %ret_ln44 = ret

]]></Node>
<StgValue><ssdm name="ret_ln44"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="138" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="6">
<![CDATA[
for.inc92:16 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln13_3" val="0"/>
<literal name="and_ln14_2" val="0"/>
<literal name="and_ln15_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
for.inc92:17 %bitcast_ln13 = bitcast i32 %conv1_biases_load

]]></Node>
<StgValue><ssdm name="bitcast_ln13"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="6">
<![CDATA[
for.inc92:38 %conv1_biases_load_1 = load i6 %conv1_biases_addr_1

]]></Node>
<StgValue><ssdm name="conv1_biases_load_1"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
for.inc92:39 %acc_mid1113 = bitcast i32 %conv1_biases_load_1

]]></Node>
<StgValue><ssdm name="acc_mid1113"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln14_2" val="0"/>
<literal name="and_ln15_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc92:40 %select_ln14_4 = select i1 %and_ln13_3, i32 %acc_mid1113, i32 %bitcast_ln13

]]></Node>
<StgValue><ssdm name="select_ln14_4"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc92:56 %select_ln15_3 = select i1 %and_ln14_2, i32 %acc_mid1113, i32 %select_ln14_4

]]></Node>
<StgValue><ssdm name="select_ln15_3"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="6">
<![CDATA[
for.inc92:68 %p_cast_mid1 = zext i6 %p_mid117

]]></Node>
<StgValue><ssdm name="p_cast_mid1"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc92:79 %conv1_biases_addr_2 = getelementptr i32 %conv1_biases, i64 0, i64 %p_cast_mid1

]]></Node>
<StgValue><ssdm name="conv1_biases_addr_2"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="6">
<![CDATA[
for.inc92:80 %conv1_biases_load_2 = load i6 %conv1_biases_addr_2

]]></Node>
<StgValue><ssdm name="conv1_biases_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc92:3 %w_load = load i8 %w

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc92:32 %select_ln14 = select i1 %or_ln14, i8 0, i8 %w_load

]]></Node>
<StgValue><ssdm name="select_ln14"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln14_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc92:48 %add_ln15 = add i8 %select_ln14, i8 17

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc92:53 %select_ln15_1 = select i1 %and_ln14_2, i8 %add_ln15, i8 %select_ln14

]]></Node>
<StgValue><ssdm name="select_ln15_1"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="6">
<![CDATA[
for.inc92:80 %conv1_biases_load_2 = load i6 %conv1_biases_addr_2

]]></Node>
<StgValue><ssdm name="conv1_biases_load_2"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln15_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
for.inc92:81 %acc_mid1 = bitcast i32 %conv1_biases_load_2

]]></Node>
<StgValue><ssdm name="acc_mid1"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc92:82 %select_ln18_2 = select i1 %and_ln15_1, i32 %acc_mid1, i32 %select_ln15_3

]]></Node>
<StgValue><ssdm name="select_ln18_2"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc92:128 %store_ln20 = store i8 %select_ln15_1, i8 %w

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="8">
<![CDATA[
for.inc92:54 %zext_ln15_1 = zext i8 %select_ln15_1

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="6">
<![CDATA[
for.inc92:70 %zext_ln36 = zext i6 %select_ln18_1

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="15" op_0_bw="6">
<![CDATA[
for.inc92:71 %zext_ln36_1 = zext i6 %select_ln18_1

]]></Node>
<StgValue><ssdm name="zext_ln36_1"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
for.inc92:72 %tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %select_ln18_1, i8 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="15" op_0_bw="14">
<![CDATA[
for.inc92:73 %zext_ln36_2 = zext i14 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln36_2"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc92:74 %sub_ln36 = sub i15 %zext_ln36_2, i15 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="sub_ln36"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="15">
<![CDATA[
for.inc92:75 %sext_ln32 = sext i15 %sub_ln36

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc92:76 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln18_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="9">
<![CDATA[
for.inc92:77 %zext_ln32 = zext i9 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc92:78 %add_ln32 = add i10 %zext_ln32, i10 %zext_ln36

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="9">
<![CDATA[
for.inc92:97 %zext_ln36_3 = zext i9 %select_ln19_3

]]></Node>
<StgValue><ssdm name="zext_ln36_3"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc92:98 %add_ln36_1 = add i16 %sext_ln32, i16 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="add_ln36_1"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="22" op_0_bw="16">
<![CDATA[
for.inc92:99 %sext_ln36 = sext i16 %add_ln36_1

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="16">
<![CDATA[
for.inc92:100 %trunc_ln36 = trunc i16 %add_ln36_1

]]></Node>
<StgValue><ssdm name="trunc_ln36"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
for.inc92:101 %p_shl = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln36, i8 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc92:102 %sub_ln36_1 = sub i22 %p_shl, i22 %sext_ln36

]]></Node>
<StgValue><ssdm name="sub_ln36_1"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="5">
<![CDATA[
for.inc92:104 %zext_ln20 = zext i5 %select_ln19

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="9" op_3_bw="10" op_4_bw="32" op_5_bw="8" op_6_bw="5" op_7_bw="32" op_8_bw="32">
<![CDATA[
for.inc92:106 %call_ln18 = call void @conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9, i32 %select_ln18_2, i9 %select_ln19_3, i10 %add_ln32, i32 %conv1_weights, i8 %select_ln15_1, i5 %select_ln19, i32 %input_ftmap, i32 %acc_6_loc

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc92:108 %add_ln36 = add i9 %zext_ln20, i9 %zext_ln15_1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="22" op_0_bw="9">
<![CDATA[
for.inc92:109 %zext_ln36_4 = zext i9 %add_ln36

]]></Node>
<StgValue><ssdm name="zext_ln36_4"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc92:110 %add_ln36_2 = add i22 %sub_ln36_1, i22 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="add_ln36_2"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</operation>
</state>

<state id="6" st_id="6">

<<<<<<< HEAD
<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
=======
<operation id="176" st_id="6" stage="1" lat="2">
<core></core>
>>>>>>> b41ed44 (Initial commit)
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="64" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.body16:0 %ky = phi i4 0, void %VITIS_LOOP_17_4.split, i4 %add_ln18, void %for.inc51

]]></Node>
<StgValue><ssdm name="ky"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body16:1 %acc_7 = phi i32 %acc, void %VITIS_LOOP_17_4.split, i32 %acc_8, void %for.inc51

]]></Node>
<StgValue><ssdm name="acc_7"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="4">
<![CDATA[
for.body16:2 %zext_ln40_1 = zext i4 %ky

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body16:3 %add_ln40_1 = add i11 %add_ln40, i11 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="11">
<![CDATA[
for.body16:4 %zext_ln40_2 = zext i11 %add_ln40_1

]]></Node>
<StgValue><ssdm name="zext_ln40_2"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="11">
<![CDATA[
for.body16:5 %trunc_ln40 = trunc i11 %add_ln40_1

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
for.body16:6 %p_shl3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40, i3 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body16:7 %add_ln40_2 = add i13 %p_shl3, i13 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="add_ln40_2"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body16:8 %icmp_ln18 = icmp_eq  i4 %ky, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body16:9 %add_ln18 = add i4 %ky, i4 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body16:10 %br_ln18 = br i1 %icmp_ln18, void %for.body16.split, void %for.inc63

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body16.split:0 %speclooptripcount_ln15 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln15"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body16.split:1 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body16.split:2 %add_ln19 = add i4 %ky, i4 12

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="4">
<![CDATA[
for.body16.split:3 %sext_ln19 = sext i4 %add_ln19

]]></Node>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body16.split:4 %add_ln19_1 = add i10 %sext_ln19, i10 %zext_ln12

]]></Node>
<StgValue><ssdm name="add_ln19_1"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.body16.split:5 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln19_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body16.split:6 %icmp_ln23 = icmp_sgt  i10 %add_ln19_1, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="4">
<![CDATA[
for.body16.split:7 %sext_ln23 = sext i4 %add_ln19

]]></Node>
<StgValue><ssdm name="sext_ln23"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body16.split:8 %add_ln23 = add i8 %sext_ln23, i8 %y

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split:9 %select_ln21 = select i1 %tmp_5, i8 0, i8 254

]]></Node>
<StgValue><ssdm name="select_ln21"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body16.split:10 %or_ln21 = or i1 %tmp_5, i1 %icmp_ln23

]]></Node>
<StgValue><ssdm name="or_ln21"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split:11 %iy = select i1 %or_ln21, i8 %select_ln21, i8 %add_ln23

]]></Node>
<StgValue><ssdm name="iy"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="8">
<![CDATA[
for.body16.split:12 %zext_ln40_3 = zext i8 %iy

]]></Node>
<StgValue><ssdm name="zext_ln40_3"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split:13 %tmp_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %iy, i8 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body16.split:14 %sub_ln40 = sub i16 %tmp_2, i16 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="sub_ln40"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
for.body16.split:15 %br_ln29 = br void %for.body25

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.inc63:0 %store_ln46 = store i32 %acc_7, i22 %feat1_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
for.inc63:1 %br_ln13 = br void %VITIS_LOOP_17_4

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
=======
<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="9" op_3_bw="10" op_4_bw="32" op_5_bw="8" op_6_bw="5" op_7_bw="32" op_8_bw="32">
<![CDATA[
for.inc92:106 %call_ln18 = call void @conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9, i32 %select_ln18_2, i9 %select_ln19_3, i10 %add_ln32, i32 %conv1_weights, i8 %select_ln15_1, i5 %select_ln19, i32 %input_ftmap, i32 %acc_6_loc

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</operation>
</state>

<state id="7" st_id="7">

<<<<<<< HEAD
<operation id="102" st_id="7" stage="1" lat="1">
=======
<operation id="177" st_id="7" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="93" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.body25:0 %kx = phi i4 0, void %for.body16.split, i4 %add_ln29, void %for.body25.split

]]></Node>
<StgValue><ssdm name="kx"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
=======
<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc92:7 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="94" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body25:1 %acc_8 = phi i32 %acc_7, void %for.body16.split, i32 %acc_6, void %for.body25.split

]]></Node>
<StgValue><ssdm name="acc_8"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
=======
<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc92:8 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4161600, i64 4161600, i64 4161600

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="95" bw="13" op_0_bw="4">
<![CDATA[
for.body25:2 %zext_ln40_4 = zext i4 %kx

]]></Node>
<StgValue><ssdm name="zext_ln40_4"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body25:3 %add_ln40_3 = add i13 %add_ln40_2, i13 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="add_ln40_3"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
=======
<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc92:30 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_14_2_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="97" bw="64" op_0_bw="13">
<![CDATA[
for.body25:4 %zext_ln40_5 = zext i13 %add_ln40_3

]]></Node>
<StgValue><ssdm name="zext_ln40_5"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
=======
<Node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc92:49 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="98" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body25:5 %conv1_weights_addr = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="conv1_weights_addr"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body25:6 %icmp_ln29 = icmp_eq  i4 %kx, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body25:7 %add_ln29 = add i4 %kx, i4 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
=======
<Node id="110" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc92:62 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body25:8 %br_ln29 = br i1 %icmp_ln29, void %for.body25.split, void %for.inc51

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body25.split:2 %add_ln30 = add i4 %kx, i4 12

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="4">
<![CDATA[
for.body25.split:3 %sext_ln30 = sext i4 %add_ln30

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body25.split:4 %add_ln30_1 = add i10 %sext_ln30, i10 %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.body25.split:5 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln30_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body25.split:6 %icmp_ln34 = icmp_sgt  i10 %add_ln30_1, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.body25.split:7 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln30_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.body25.split:8 %select_ln32 = select i1 %tmp_7, i10 0, i10 254

]]></Node>
<StgValue><ssdm name="select_ln32"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split:9 %or_ln32 = or i1 %tmp_6, i1 %icmp_ln34

]]></Node>
<StgValue><ssdm name="or_ln32"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.body25.split:10 %ix = select i1 %or_ln32, i10 %select_ln32, i10 %add_ln30_1

]]></Node>
<StgValue><ssdm name="ix"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="10">
<![CDATA[
for.body25.split:11 %sext_ln40_1 = sext i10 %ix

]]></Node>
<StgValue><ssdm name="sext_ln40_1"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body25.split:12 %add_ln40_4 = add i16 %sub_ln40, i16 %sext_ln40_1

]]></Node>
<StgValue><ssdm name="add_ln40_4"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="16">
<![CDATA[
for.body25.split:13 %zext_ln40_6 = zext i16 %add_ln40_4

]]></Node>
<StgValue><ssdm name="zext_ln40_6"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body25.split:14 %input_ftmap_addr = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_6

]]></Node>
<StgValue><ssdm name="input_ftmap_addr"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="16">
<![CDATA[
for.body25.split:15 %input_ftmap_load = load i16 %input_ftmap_addr

]]></Node>
<StgValue><ssdm name="input_ftmap_load"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="13">
<![CDATA[
for.body25.split:17 %conv1_weights_load = load i13 %conv1_weights_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_load"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
for.inc51:0 %br_ln18 = br void %for.body16

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="127" st_id="8" stage="1" lat="2">
=======
<Node id="137" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc92:89 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_19_5_VITIS_LOOP_20_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc92:105 %specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln20"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc92:107 %acc_6_loc_load = load i32 %acc_6_loc

]]></Node>
<StgValue><ssdm name="acc_6_loc_load"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="22">
<![CDATA[
for.inc92:111 %zext_ln36_5 = zext i22 %add_ln36_2

]]></Node>
<StgValue><ssdm name="zext_ln36_5"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc92:112 %feat1_addr = getelementptr i32 %feat1, i64 0, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="feat1_addr"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="118" bw="32" op_0_bw="16">
<![CDATA[
for.body25.split:15 %input_ftmap_load = load i16 %input_ftmap_addr

]]></Node>
<StgValue><ssdm name="input_ftmap_load"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="13">
<![CDATA[
for.body25.split:17 %conv1_weights_load = load i13 %conv1_weights_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="129" st_id="9" stage="1" lat="1">
=======
<Node id="161" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.inc92:113 %store_ln36 = store i32 %acc_6_loc_load, i22 %feat1_addr

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
>>>>>>> b41ed44 (Initial commit)
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
for.body25.split:16 %bitcast_ln40 = bitcast i32 %input_ftmap_load

]]></Node>
<StgValue><ssdm name="bitcast_ln40"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
for.body25.split:18 %bitcast_ln40_1 = bitcast i32 %conv1_weights_load

]]></Node>
<StgValue><ssdm name="bitcast_ln40_1"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body25.split:19 %mul = fmul i32 %bitcast_ln40, i32 %bitcast_ln40_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="132" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body25.split:19 %mul = fmul i32 %bitcast_ln40, i32 %bitcast_ln40_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="133" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body25.split:19 %mul = fmul i32 %bitcast_ln40, i32 %bitcast_ln40_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="134" st_id="12" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body25.split:20 %acc_6 = fadd i32 %acc_8, i32 %mul

]]></Node>
<StgValue><ssdm name="acc_6"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="135" st_id="13" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body25.split:20 %acc_6 = fadd i32 %acc_8, i32 %mul

]]></Node>
<StgValue><ssdm name="acc_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="136" st_id="14" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body25.split:20 %acc_6 = fadd i32 %acc_8, i32 %mul

]]></Node>
<StgValue><ssdm name="acc_6"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body25.split:0 %speclooptripcount_ln15 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln15"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body25.split:1 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body25.split:20 %acc_6 = fadd i32 %acc_8, i32 %mul

]]></Node>
<StgValue><ssdm name="acc_6"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
for.body25.split:21 %br_ln29 = br void %for.body25

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
=======
<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
for.inc92:134 %br_ln20 = br void %VITIS_LOOP_22_7

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
