#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec  5 23:47:40 2021
# Process ID: 22040
# Current directory: C:/Users/lenovo/Desktop/Project14/Project14-1-1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20584 C:\Users\lenovo\Desktop\Project14\Project14-1-1\Project-14-1-1.xpr
# Log file: C:/Users/lenovo/Desktop/Project14/Project14-1-1/vivado.log
# Journal file: C:/Users/lenovo/Desktop/Project14/Project14-1-1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lenovo/Desktop/Project14/Project14-1-1/Project-14-1-1.xpr
INFO: [Project 1-313] Project file moved from 'D:/CODES/vivado/Project-14-1-1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_2
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/lenovo/Desktop/Project14/Project14-1-1/Project-14-1-1.srcs/constrs_2/new/Syn_SinglePortRAM_xdc.xdc]
Finished Parsing XDC File [C:/Users/lenovo/Desktop/Project14/Project14-1-1/Project-14-1-1.srcs/constrs_2/new/Syn_SinglePortRAM_xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 966.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1149.215 ; gain = 402.691
reset_run synth_1
launch_runs synth_1 -jobs 16
[Mon Dec  6 00:00:02 2021] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/Project14/Project14-1-1/Project-14-1-1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec  6 00:00:27 2021] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/Project14/Project14-1-1/Project-14-1-1.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1632.156 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1632.156 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1632.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_2
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/lenovo/Desktop/Project14/Project14-1-1/Project-14-1-1.srcs/constrs_2/new/Syn_SinglePortRAM_xdc.xdc]
Finished Parsing XDC File [C:/Users/lenovo/Desktop/Project14/Project14-1-1/Project-14-1-1.srcs/constrs_2/new/Syn_SinglePortRAM_xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1954.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property top Syn_SinglePortRAM_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lenovo/Desktop/Project14/Project14-1-1/Project-14-1-1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Syn_SinglePortRAM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lenovo/Desktop/Project14/Project14-1-1/Project-14-1-1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Syn_SinglePortRAM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Project14/Project14-1-1/Project-14-1-1.srcs/sources_1/new/Syn_SinglePortRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Syn_SinglePortRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Project14/Project14-1-1/Project-14-1-1.srcs/sim_1/new/Syn_SinglePortRAM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Syn_SinglePortRAM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Project14/Project14-1-1/Project-14-1-1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/Project14/Project14-1-1/Project-14-1-1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a6b15de18ede4c8281562e65b6b233ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Syn_SinglePortRAM_tb_behav xil_defaultlib.Syn_SinglePortRAM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Syn_SinglePortRAM
Compiling module xil_defaultlib.Syn_SinglePortRAM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Syn_SinglePortRAM_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/Project14/Project14-1-1/Project-14-1-1.sim/sim_1/behav/xsim/xsim.dir/Syn_SinglePortRAM_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  6 00:04:55 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/Project14/Project14-1-1/Project-14-1-1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Syn_SinglePortRAM_tb_behav -key {Behavioral:sim_1:Functional:Syn_SinglePortRAM_tb} -tclbatch {Syn_SinglePortRAM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Syn_SinglePortRAM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Syn_SinglePortRAM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2230.816 ; gain = 34.949
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Syn_SinglePortRAM_tb/u/RAM}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lenovo/Desktop/Project14/Project14-1-1/Project-14-1-1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Syn_SinglePortRAM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lenovo/Desktop/Project14/Project14-1-1/Project-14-1-1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Syn_SinglePortRAM_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lenovo/Desktop/Project14/Project14-1-1/Project-14-1-1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/Project14/Project14-1-1/Project-14-1-1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a6b15de18ede4c8281562e65b6b233ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Syn_SinglePortRAM_tb_behav xil_defaultlib.Syn_SinglePortRAM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2230.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  6 00:08:52 2021...
