#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:23:50 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Mon Sep 16 16:52:58 2019
# Process ID: 23154
# Current directory: /home/alex/GitHub/zynq-dna/zynq-dna.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/alex/GitHub/zynq-dna/zynq-dna.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/alex/GitHub/zynq-dna/zynq-dna.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/alex/.Xilinx/Vivado/Vivado_init.tcl'
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1828.602 ; gain = 619.336 ; free physical = 5840 ; free virtual = 8643
Command: link_design -top design_1_wrapper -part xczu3eg-sbva484-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_AXI_DNA_v1_0_0_0/design_1_AXI_DNA_v1_0_0_0.dcp' for cell 'design_1_i/AXI_DNA_v1_0_0'
INFO: [Project 1-454] Reading design checkpoint '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.dcp' for cell 'design_1_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc]
WARNING: [Vivado 12-584] No ports matched 'BT_AUD_CLK'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BT_AUD_FSYNC'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BT_AUD_IN'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BT_AUD_OUT'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BT_HCI_CTS'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BT_HCI_RTS'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_C_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_C_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D0_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D0_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D1_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D1_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D2_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D2_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D3_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D3_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_C_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_C_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_D0_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_D0_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_D1_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_D1_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_CLK_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_CLK_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D0_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D0_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D1_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D1_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D2_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D2_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D3_N'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D3_P'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HSIC_DATA'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HSIC_STR'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_MCLK'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_MCLK'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FAN_PWM'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_0'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_1'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_2'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_3'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_4'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_5'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_6'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_7'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_8'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_9'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_10'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_11'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_12'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_13'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_14'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_15'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 26]]'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 65]]'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 66]]'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIO0_UART1_TX'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIO1_UART1_RX'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIO13_SD0_DAT0_R'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIO14_SD0_DAT1_R'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIO15_SD0_DAT2_R'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIO16_SD0_DAT3_R'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIO21_SD0_CMD_R'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIO22_SD0_CLK_R'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIO24_SD0_DETECT'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIO17_PS_LED3'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIO18_PS_LED2'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIO19_PS_LED1'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIO20_PS_LED0'. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/constrs_1/new/ultra96.xdc]
Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2325.230 ; gain = 65.031 ; free physical = 4998 ; free virtual = 7803
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

19 Infos, 69 Warnings, 69 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2485.309 ; gain = 656.707 ; free physical = 5000 ; free virtual = 7806
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2485.309 ; gain = 0.000 ; free physical = 4993 ; free virtual = 7800

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1df0b28cc

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2485.309 ; gain = 0.000 ; free physical = 4975 ; free virtual = 7782

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 11 inverter(s) to 886 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16925b618

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2485.309 ; gain = 0.000 ; free physical = 4982 ; free virtual = 7789
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11076890d

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2485.309 ; gain = 0.000 ; free physical = 4982 ; free virtual = 7789
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 50 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c960714e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2485.309 ; gain = 0.000 ; free physical = 4982 ; free virtual = 7789
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 597 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c960714e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2485.309 ; gain = 0.000 ; free physical = 4982 ; free virtual = 7789
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 62762dfd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2485.309 ; gain = 0.000 ; free physical = 4981 ; free virtual = 7788
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 62762dfd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2485.309 ; gain = 0.000 ; free physical = 4981 ; free virtual = 7788
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2485.309 ; gain = 0.000 ; free physical = 4981 ; free virtual = 7788
Ending Logic Optimization Task | Checksum: 62762dfd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2485.309 ; gain = 0.000 ; free physical = 4981 ; free virtual = 7788

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 62762dfd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2485.309 ; gain = 0.000 ; free physical = 4980 ; free virtual = 7788

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 62762dfd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2485.309 ; gain = 0.000 ; free physical = 4980 ; free virtual = 7788
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 69 Warnings, 69 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/zynq-dna/zynq-dna.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/alex/GitHub/zynq-dna/zynq-dna.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3206.352 ; gain = 721.043 ; free physical = 4952 ; free virtual = 7762
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3206.352 ; gain = 0.000 ; free physical = 4948 ; free virtual = 7759
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ed66ce9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3206.352 ; gain = 0.000 ; free physical = 4948 ; free virtual = 7759
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3206.352 ; gain = 0.000 ; free physical = 4948 ; free virtual = 7759

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f2da5e8a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 3626.090 ; gain = 419.738 ; free physical = 3933 ; free virtual = 6878

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d0b69495

Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 3665.133 ; gain = 458.781 ; free physical = 3894 ; free virtual = 6840

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d0b69495

Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 3665.133 ; gain = 458.781 ; free physical = 3894 ; free virtual = 6840
Phase 1 Placer Initialization | Checksum: 1d0b69495

Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 3665.133 ; gain = 458.781 ; free physical = 3894 ; free virtual = 6840

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 107d90d50

Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 3737.168 ; gain = 530.816 ; free physical = 3885 ; free virtual = 6831

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3753.176 ; gain = 0.000 ; free physical = 3864 ; free virtual = 6812

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1aa7e4671

Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 3753.176 ; gain = 546.824 ; free physical = 3864 ; free virtual = 6812
Phase 2 Global Placement | Checksum: 1923970ff

Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 3753.176 ; gain = 546.824 ; free physical = 3865 ; free virtual = 6813

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1923970ff

Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 3753.176 ; gain = 546.824 ; free physical = 3865 ; free virtual = 6813

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19cc723bf

Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 3753.176 ; gain = 546.824 ; free physical = 3864 ; free virtual = 6812

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e78505fc

Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 3753.176 ; gain = 546.824 ; free physical = 3864 ; free virtual = 6812

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e78505fc

Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 3753.176 ; gain = 546.824 ; free physical = 3864 ; free virtual = 6812

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: de942d0c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 3753.176 ; gain = 546.824 ; free physical = 3863 ; free virtual = 6812

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 10f2a5990

Time (s): cpu = 00:01:00 ; elapsed = 00:00:58 . Memory (MB): peak = 3753.176 ; gain = 546.824 ; free physical = 3861 ; free virtual = 6809

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 165475eb1

Time (s): cpu = 00:01:00 ; elapsed = 00:00:58 . Memory (MB): peak = 3753.176 ; gain = 546.824 ; free physical = 3861 ; free virtual = 6810

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 12679d367

Time (s): cpu = 00:01:00 ; elapsed = 00:00:58 . Memory (MB): peak = 3753.176 ; gain = 546.824 ; free physical = 3855 ; free virtual = 6804

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1902249ed

Time (s): cpu = 00:01:02 ; elapsed = 00:00:58 . Memory (MB): peak = 3753.176 ; gain = 546.824 ; free physical = 3860 ; free virtual = 6809

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: e4e7a805

Time (s): cpu = 00:01:02 ; elapsed = 00:00:59 . Memory (MB): peak = 3753.176 ; gain = 546.824 ; free physical = 3859 ; free virtual = 6809

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: e4e7a805

Time (s): cpu = 00:01:02 ; elapsed = 00:00:59 . Memory (MB): peak = 3753.176 ; gain = 546.824 ; free physical = 3859 ; free virtual = 6809
Phase 3 Detail Placement | Checksum: e4e7a805

Time (s): cpu = 00:01:02 ; elapsed = 00:00:59 . Memory (MB): peak = 3753.176 ; gain = 546.824 ; free physical = 3859 ; free virtual = 6809

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 161436e3b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 161436e3b

Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 3753.176 ; gain = 546.824 ; free physical = 3862 ; free virtual = 6812
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.239. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 20bd6d8fd

Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 3753.176 ; gain = 546.824 ; free physical = 3862 ; free virtual = 6812
Phase 4.1 Post Commit Optimization | Checksum: 20bd6d8fd

Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 3753.176 ; gain = 546.824 ; free physical = 3862 ; free virtual = 6812

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20bd6d8fd

Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 3753.176 ; gain = 546.824 ; free physical = 3862 ; free virtual = 6812

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 286d3ce37

Time (s): cpu = 00:01:07 ; elapsed = 00:01:01 . Memory (MB): peak = 3753.176 ; gain = 546.824 ; free physical = 3857 ; free virtual = 6806

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 19d59887e

Time (s): cpu = 00:01:07 ; elapsed = 00:01:02 . Memory (MB): peak = 3753.176 ; gain = 546.824 ; free physical = 3857 ; free virtual = 6806
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19d59887e

Time (s): cpu = 00:01:07 ; elapsed = 00:01:02 . Memory (MB): peak = 3753.176 ; gain = 546.824 ; free physical = 3857 ; free virtual = 6806
Ending Placer Task | Checksum: aea2162f

Time (s): cpu = 00:01:07 ; elapsed = 00:01:02 . Memory (MB): peak = 3753.176 ; gain = 546.824 ; free physical = 3879 ; free virtual = 6828
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 69 Warnings, 69 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:08 . Memory (MB): peak = 3753.176 ; gain = 546.824 ; free physical = 3879 ; free virtual = 6828
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3753.176 ; gain = 0.000 ; free physical = 3866 ; free virtual = 6826
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/zynq-dna/zynq-dna.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3753.176 ; gain = 0.000 ; free physical = 3862 ; free virtual = 6814
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3753.176 ; gain = 0.000 ; free physical = 3873 ; free virtual = 6825
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3753.176 ; gain = 0.000 ; free physical = 3873 ; free virtual = 6825
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3374e448 ConstDB: 0 ShapeSum: 303cad RouteDB: 7afcf53a

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 508cb50e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 4183.137 ; gain = 0.000 ; free physical = 3707 ; free virtual = 6661
Post Restoration Checksum: NetGraph: 19eccc09 NumContArr: 7e6420af Constraints: 3ded933f Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d63e7ff7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 4183.137 ; gain = 0.000 ; free physical = 3707 ; free virtual = 6662

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d63e7ff7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 4183.137 ; gain = 0.000 ; free physical = 3668 ; free virtual = 6623

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d63e7ff7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 4183.137 ; gain = 0.000 ; free physical = 3668 ; free virtual = 6623

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: e6a8f09a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 4183.137 ; gain = 0.000 ; free physical = 3619 ; free virtual = 6575

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1ea2f900d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 4183.137 ; gain = 0.000 ; free physical = 3620 ; free virtual = 6577
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.255  | TNS=0.000  | WHS=-0.051 | THS=-5.615 |

Phase 2 Router Initialization | Checksum: 1e00e08e6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 4183.137 ; gain = 0.000 ; free physical = 3623 ; free virtual = 6580

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 306aa63dc

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 4183.137 ; gain = 0.000 ; free physical = 3623 ; free virtual = 6579

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1112
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.871  | TNS=0.000  | WHS=-0.008 | THS=-0.011 |

Phase 4.1 Global Iteration 0 | Checksum: 147faacfe

Time (s): cpu = 00:00:55 ; elapsed = 00:00:26 . Memory (MB): peak = 4183.137 ; gain = 0.000 ; free physical = 3684 ; free virtual = 6640

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1fed7f721

Time (s): cpu = 00:00:55 ; elapsed = 00:00:26 . Memory (MB): peak = 4183.137 ; gain = 0.000 ; free physical = 3684 ; free virtual = 6640
Phase 4 Rip-up And Reroute | Checksum: 1fed7f721

Time (s): cpu = 00:00:55 ; elapsed = 00:00:26 . Memory (MB): peak = 4183.137 ; gain = 0.000 ; free physical = 3684 ; free virtual = 6640

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: f57cedfd

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 4183.137 ; gain = 0.000 ; free physical = 3685 ; free virtual = 6642
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.871  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: f57cedfd

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 4183.137 ; gain = 0.000 ; free physical = 3685 ; free virtual = 6642

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f57cedfd

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 4183.137 ; gain = 0.000 ; free physical = 3685 ; free virtual = 6642
Phase 5 Delay and Skew Optimization | Checksum: f57cedfd

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 4183.137 ; gain = 0.000 ; free physical = 3685 ; free virtual = 6642

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11ec139f4

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 4183.137 ; gain = 0.000 ; free physical = 3685 ; free virtual = 6641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.871  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: fd71f2bd

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 4183.137 ; gain = 0.000 ; free physical = 3685 ; free virtual = 6641
Phase 6 Post Hold Fix | Checksum: fd71f2bd

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 4183.137 ; gain = 0.000 ; free physical = 3685 ; free virtual = 6641

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.709337 %
  Global Horizontal Routing Utilization  = 0.800745 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11cfeff66

Time (s): cpu = 00:00:59 ; elapsed = 00:00:27 . Memory (MB): peak = 4183.137 ; gain = 0.000 ; free physical = 3683 ; free virtual = 6640

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11cfeff66

Time (s): cpu = 00:00:59 ; elapsed = 00:00:27 . Memory (MB): peak = 4183.137 ; gain = 0.000 ; free physical = 3683 ; free virtual = 6640

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11cfeff66

Time (s): cpu = 00:00:59 ; elapsed = 00:00:27 . Memory (MB): peak = 4183.137 ; gain = 0.000 ; free physical = 3684 ; free virtual = 6641

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.871  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11cfeff66

Time (s): cpu = 00:00:59 ; elapsed = 00:00:28 . Memory (MB): peak = 4183.137 ; gain = 0.000 ; free physical = 3685 ; free virtual = 6642
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:59 ; elapsed = 00:00:28 . Memory (MB): peak = 4183.137 ; gain = 0.000 ; free physical = 3744 ; free virtual = 6700

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 69 Warnings, 69 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:34 . Memory (MB): peak = 4183.137 ; gain = 429.961 ; free physical = 3744 ; free virtual = 6700
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.30 . Memory (MB): peak = 4183.137 ; gain = 0.000 ; free physical = 3727 ; free virtual = 6697
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/zynq-dna/zynq-dna.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/alex/GitHub/zynq-dna/zynq-dna.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4380.152 ; gain = 197.016 ; free physical = 3740 ; free virtual = 6701
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/alex/GitHub/zynq-dna/zynq-dna.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for DNA_PORTE2_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
87 Infos, 69 Warnings, 69 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4380.152 ; gain = 0.000 ; free physical = 3677 ; free virtual = 6653
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/AXI_DNA_v1_0_0/inst/AXI_DNA_v1_0_S00_AXI_inst/DNA_i/FSM_sequential_NEXT_STATE_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/AXI_DNA_v1_0_0/inst/AXI_DNA_v1_0_S00_AXI_inst/DNA_i/FSM_sequential_NEXT_STATE_reg[1]_i_2/O, cell design_1_i/AXI_DNA_v1_0_0/inst/AXI_DNA_v1_0_S00_AXI_inst/DNA_i/FSM_sequential_NEXT_STATE_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 30 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 30 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/alex/GitHub/zynq-dna/zynq-dna.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Sep 16 16:56:21 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 71 Warnings, 69 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 4380.152 ; gain = 0.000 ; free physical = 3659 ; free virtual = 6651
INFO: [Common 17-206] Exiting Vivado at Mon Sep 16 16:56:21 2019...
