

================================================================
== Vivado HLS Report for 'enqueue_dequeue_fram'
================================================================
* Date:           Thu Nov 19 12:13:04 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.502 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|      202| 10.000 ns | 2.020 us |    1|  202|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- write_to_bk   |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_be   |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_vi   |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_vo   |      200|      200|         2|          -|          -|   100|    no    |
        |- read_from_bk  |      200|      200|         2|          -|          -|   100|    no    |
        |- read_from_be  |      200|      200|         2|          -|          -|   100|    no    |
        |- read_from_vi  |      200|      200|         2|          -|          -|   100|    no    |
        |- read_from_vo  |      200|      200|         2|          -|          -|   100|    no    |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 18 2 4 6 8 10 12 14 16 
2 --> 3 18 
3 --> 2 
4 --> 5 18 
5 --> 4 
6 --> 7 18 
7 --> 6 
8 --> 9 18 
9 --> 8 
10 --> 11 18 
11 --> 10 
12 --> 13 18 
13 --> 12 
14 --> 15 18 
15 --> 14 
16 --> 17 18 
17 --> 16 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ac_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %ac)" [fyp/edca.c:45]   --->   Operation 19 'read' 'ac_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%operation_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %operation)" [fyp/edca.c:45]   --->   Operation 20 'read' 'operation_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%available_spaces_bk_s = load i3* @available_spaces_bk, align 1" [fyp/edca.c:54]   --->   Operation 21 'load' 'available_spaces_bk_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%write_pointer_bk_loa = load i2* @write_pointer_bk, align 1" [fyp/edca.c:58]   --->   Operation 22 'load' 'write_pointer_bk_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%available_spaces_be_s = load i3* @available_spaces_be, align 1" [fyp/edca.c:67]   --->   Operation 23 'load' 'available_spaces_be_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%write_pointer_be_loa = load i2* @write_pointer_be, align 1" [fyp/edca.c:71]   --->   Operation 24 'load' 'write_pointer_be_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%available_spaces_vi_s = load i3* @available_spaces_vi, align 1" [fyp/edca.c:80]   --->   Operation 25 'load' 'available_spaces_vi_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%write_pointer_vi_loa = load i2* @write_pointer_vi, align 1" [fyp/edca.c:84]   --->   Operation 26 'load' 'write_pointer_vi_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%available_spaces_vo_s = load i3* @available_spaces_vo, align 1" [fyp/edca.c:93]   --->   Operation 27 'load' 'available_spaces_vo_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%write_pointer_vo_loa = load i2* @write_pointer_vo, align 1" [fyp/edca.c:97]   --->   Operation 28 'load' 'write_pointer_vo_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %operation_read, label %13, label %1" [fyp/edca.c:52]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.93ns)   --->   "%icmp_ln53 = icmp eq i2 %ac_read, 0" [fyp/edca.c:53]   --->   Operation 30 'icmp' 'icmp_ln53' <Predicate = (!operation_read)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %2, label %4" [fyp/edca.c:53]   --->   Operation 31 'br' <Predicate = (!operation_read)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.93ns)   --->   "%icmp_ln66 = icmp eq i2 %ac_read, 1" [fyp/edca.c:66]   --->   Operation 32 'icmp' 'icmp_ln66' <Predicate = (!operation_read & !icmp_ln53)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %5, label %7" [fyp/edca.c:66]   --->   Operation 33 'br' <Predicate = (!operation_read & !icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.93ns)   --->   "%icmp_ln79 = icmp eq i2 %ac_read, -2" [fyp/edca.c:79]   --->   Operation 34 'icmp' 'icmp_ln79' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln79, label %8, label %10" [fyp/edca.c:79]   --->   Operation 35 'br' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.93ns)   --->   "%icmp_ln92 = icmp eq i2 %ac_read, -1" [fyp/edca.c:92]   --->   Operation 36 'icmp' 'icmp_ln92' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66 & !icmp_ln79)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.91ns)   --->   "br i1 %icmp_ln92, label %11, label %._crit_edge" [fyp/edca.c:92]   --->   Operation 37 'br' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66 & !icmp_ln79)> <Delay = 1.91>
ST_1 : Operation 38 [1/1] (1.18ns)   --->   "%icmp_ln93 = icmp eq i3 %available_spaces_vo_s, 0" [fyp/edca.c:93]   --->   Operation 38 'icmp' 'icmp_ln93' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66 & !icmp_ln79 & icmp_ln92)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.91ns)   --->   "br i1 %icmp_ln93, label %._crit_edge, label %.preheader4.preheader" [fyp/edca.c:93]   --->   Operation 39 'br' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66 & !icmp_ln79 & icmp_ln92)> <Delay = 1.91>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i2 %write_pointer_vo_loa to i9" [fyp/edca.c:97]   --->   Operation 40 'zext' 'zext_ln97' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66 & !icmp_ln79 & icmp_ln92 & !icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (4.37ns)   --->   "%mul_ln97 = mul i9 %zext_ln97, 100" [fyp/edca.c:97]   --->   Operation 41 'mul' 'mul_ln97' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66 & !icmp_ln79 & icmp_ln92 & !icmp_ln93)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.66ns)   --->   "br label %.preheader4" [fyp/edca.c:96]   --->   Operation 42 'br' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66 & !icmp_ln79 & icmp_ln92 & !icmp_ln93)> <Delay = 1.66>
ST_1 : Operation 43 [1/1] (1.18ns)   --->   "%icmp_ln80 = icmp eq i3 %available_spaces_vi_s, 0" [fyp/edca.c:80]   --->   Operation 43 'icmp' 'icmp_ln80' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66 & icmp_ln79)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.91ns)   --->   "br i1 %icmp_ln80, label %._crit_edge, label %.preheader5.preheader" [fyp/edca.c:80]   --->   Operation 44 'br' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66 & icmp_ln79)> <Delay = 1.91>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i2 %write_pointer_vi_loa to i9" [fyp/edca.c:84]   --->   Operation 45 'zext' 'zext_ln84' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66 & icmp_ln79 & !icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (4.37ns)   --->   "%mul_ln84 = mul i9 %zext_ln84, 100" [fyp/edca.c:84]   --->   Operation 46 'mul' 'mul_ln84' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66 & icmp_ln79 & !icmp_ln80)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.66ns)   --->   "br label %.preheader5" [fyp/edca.c:83]   --->   Operation 47 'br' <Predicate = (!operation_read & !icmp_ln53 & !icmp_ln66 & icmp_ln79 & !icmp_ln80)> <Delay = 1.66>
ST_1 : Operation 48 [1/1] (1.18ns)   --->   "%icmp_ln67 = icmp eq i3 %available_spaces_be_s, 0" [fyp/edca.c:67]   --->   Operation 48 'icmp' 'icmp_ln67' <Predicate = (!operation_read & !icmp_ln53 & icmp_ln66)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.91ns)   --->   "br i1 %icmp_ln67, label %._crit_edge, label %.preheader6.preheader" [fyp/edca.c:67]   --->   Operation 49 'br' <Predicate = (!operation_read & !icmp_ln53 & icmp_ln66)> <Delay = 1.91>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i2 %write_pointer_be_loa to i9" [fyp/edca.c:71]   --->   Operation 50 'zext' 'zext_ln71' <Predicate = (!operation_read & !icmp_ln53 & icmp_ln66 & !icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (4.37ns)   --->   "%mul_ln71 = mul i9 %zext_ln71, 100" [fyp/edca.c:71]   --->   Operation 51 'mul' 'mul_ln71' <Predicate = (!operation_read & !icmp_ln53 & icmp_ln66 & !icmp_ln67)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.66ns)   --->   "br label %.preheader6" [fyp/edca.c:70]   --->   Operation 52 'br' <Predicate = (!operation_read & !icmp_ln53 & icmp_ln66 & !icmp_ln67)> <Delay = 1.66>
ST_1 : Operation 53 [1/1] (1.18ns)   --->   "%icmp_ln54 = icmp eq i3 %available_spaces_bk_s, 0" [fyp/edca.c:54]   --->   Operation 53 'icmp' 'icmp_ln54' <Predicate = (!operation_read & icmp_ln53)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.91ns)   --->   "br i1 %icmp_ln54, label %._crit_edge, label %.preheader7.preheader" [fyp/edca.c:54]   --->   Operation 54 'br' <Predicate = (!operation_read & icmp_ln53)> <Delay = 1.91>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i2 %write_pointer_bk_loa to i9" [fyp/edca.c:58]   --->   Operation 55 'zext' 'zext_ln58' <Predicate = (!operation_read & icmp_ln53 & !icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (4.37ns)   --->   "%mul_ln58 = mul i9 %zext_ln58, 100" [fyp/edca.c:58]   --->   Operation 56 'mul' 'mul_ln58' <Predicate = (!operation_read & icmp_ln53 & !icmp_ln54)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.66ns)   --->   "br label %.preheader7" [fyp/edca.c:57]   --->   Operation 57 'br' <Predicate = (!operation_read & icmp_ln53 & !icmp_ln54)> <Delay = 1.66>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%read_pointer_bk_load = load i2* @read_pointer_bk, align 1" [fyp/edca.c:114]   --->   Operation 58 'load' 'read_pointer_bk_load' <Predicate = (operation_read)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%read_pointer_be_load = load i2* @read_pointer_be, align 1" [fyp/edca.c:127]   --->   Operation 59 'load' 'read_pointer_be_load' <Predicate = (operation_read)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%read_pointer_vi_load = load i2* @read_pointer_vi, align 1" [fyp/edca.c:140]   --->   Operation 60 'load' 'read_pointer_vi_load' <Predicate = (operation_read)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%read_pointer_vo_load = load i2* @read_pointer_vo, align 1" [fyp/edca.c:153]   --->   Operation 61 'load' 'read_pointer_vo_load' <Predicate = (operation_read)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.93ns)   --->   "%icmp_ln109 = icmp eq i2 %ac_read, 0" [fyp/edca.c:109]   --->   Operation 62 'icmp' 'icmp_ln109' <Predicate = (operation_read)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln109, label %14, label %17" [fyp/edca.c:109]   --->   Operation 63 'br' <Predicate = (operation_read)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.93ns)   --->   "%icmp_ln122 = icmp eq i2 %ac_read, 1" [fyp/edca.c:122]   --->   Operation 64 'icmp' 'icmp_ln122' <Predicate = (operation_read & !icmp_ln109)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln122, label %18, label %21" [fyp/edca.c:122]   --->   Operation 65 'br' <Predicate = (operation_read & !icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.93ns)   --->   "%icmp_ln135 = icmp eq i2 %ac_read, -2" [fyp/edca.c:135]   --->   Operation 66 'icmp' 'icmp_ln135' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln135, label %22, label %25" [fyp/edca.c:135]   --->   Operation 67 'br' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.93ns)   --->   "%icmp_ln148 = icmp eq i2 %ac_read, -1" [fyp/edca.c:148]   --->   Operation 68 'icmp' 'icmp_ln148' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122 & !icmp_ln135)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (1.91ns)   --->   "br i1 %icmp_ln148, label %26, label %._crit_edge" [fyp/edca.c:148]   --->   Operation 69 'br' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122 & !icmp_ln135)> <Delay = 1.91>
ST_1 : Operation 70 [1/1] (1.18ns)   --->   "%icmp_ln149 = icmp eq i3 %available_spaces_vo_s, -4" [fyp/edca.c:149]   --->   Operation 70 'icmp' 'icmp_ln149' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122 & !icmp_ln135 & icmp_ln148)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (1.91ns)   --->   "br i1 %icmp_ln149, label %._crit_edge, label %.preheader.preheader" [fyp/edca.c:149]   --->   Operation 71 'br' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122 & !icmp_ln135 & icmp_ln148)> <Delay = 1.91>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i2 %read_pointer_vo_load to i9" [fyp/edca.c:153]   --->   Operation 72 'zext' 'zext_ln153' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122 & !icmp_ln135 & icmp_ln148 & !icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (4.37ns)   --->   "%mul_ln153 = mul i9 %zext_ln153, 100" [fyp/edca.c:153]   --->   Operation 73 'mul' 'mul_ln153' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122 & !icmp_ln135 & icmp_ln148 & !icmp_ln149)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (1.66ns)   --->   "br label %.preheader" [fyp/edca.c:152]   --->   Operation 74 'br' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122 & !icmp_ln135 & icmp_ln148 & !icmp_ln149)> <Delay = 1.66>
ST_1 : Operation 75 [1/1] (1.18ns)   --->   "%icmp_ln136 = icmp eq i3 %available_spaces_vi_s, -4" [fyp/edca.c:136]   --->   Operation 75 'icmp' 'icmp_ln136' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122 & icmp_ln135)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (1.91ns)   --->   "br i1 %icmp_ln136, label %._crit_edge, label %.preheader1.preheader" [fyp/edca.c:136]   --->   Operation 76 'br' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122 & icmp_ln135)> <Delay = 1.91>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i2 %read_pointer_vi_load to i9" [fyp/edca.c:140]   --->   Operation 77 'zext' 'zext_ln140' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122 & icmp_ln135 & !icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (4.37ns)   --->   "%mul_ln140 = mul i9 %zext_ln140, 100" [fyp/edca.c:140]   --->   Operation 78 'mul' 'mul_ln140' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122 & icmp_ln135 & !icmp_ln136)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (1.66ns)   --->   "br label %.preheader1" [fyp/edca.c:139]   --->   Operation 79 'br' <Predicate = (operation_read & !icmp_ln109 & !icmp_ln122 & icmp_ln135 & !icmp_ln136)> <Delay = 1.66>
ST_1 : Operation 80 [1/1] (1.18ns)   --->   "%icmp_ln123 = icmp eq i3 %available_spaces_be_s, -4" [fyp/edca.c:123]   --->   Operation 80 'icmp' 'icmp_ln123' <Predicate = (operation_read & !icmp_ln109 & icmp_ln122)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (1.91ns)   --->   "br i1 %icmp_ln123, label %._crit_edge, label %.preheader2.preheader" [fyp/edca.c:123]   --->   Operation 81 'br' <Predicate = (operation_read & !icmp_ln109 & icmp_ln122)> <Delay = 1.91>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i2 %read_pointer_be_load to i9" [fyp/edca.c:127]   --->   Operation 82 'zext' 'zext_ln127' <Predicate = (operation_read & !icmp_ln109 & icmp_ln122 & !icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (4.37ns)   --->   "%mul_ln127 = mul i9 %zext_ln127, 100" [fyp/edca.c:127]   --->   Operation 83 'mul' 'mul_ln127' <Predicate = (operation_read & !icmp_ln109 & icmp_ln122 & !icmp_ln123)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (1.66ns)   --->   "br label %.preheader2" [fyp/edca.c:126]   --->   Operation 84 'br' <Predicate = (operation_read & !icmp_ln109 & icmp_ln122 & !icmp_ln123)> <Delay = 1.66>
ST_1 : Operation 85 [1/1] (1.18ns)   --->   "%icmp_ln110 = icmp eq i3 %available_spaces_bk_s, -4" [fyp/edca.c:110]   --->   Operation 85 'icmp' 'icmp_ln110' <Predicate = (operation_read & icmp_ln109)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (1.91ns)   --->   "br i1 %icmp_ln110, label %._crit_edge, label %.preheader3.preheader" [fyp/edca.c:110]   --->   Operation 86 'br' <Predicate = (operation_read & icmp_ln109)> <Delay = 1.91>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i2 %read_pointer_bk_load to i9" [fyp/edca.c:114]   --->   Operation 87 'zext' 'zext_ln114' <Predicate = (operation_read & icmp_ln109 & !icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (4.37ns)   --->   "%mul_ln114 = mul i9 %zext_ln114, 100" [fyp/edca.c:114]   --->   Operation 88 'mul' 'mul_ln114' <Predicate = (operation_read & icmp_ln109 & !icmp_ln110)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (1.66ns)   --->   "br label %.preheader3" [fyp/edca.c:113]   --->   Operation 89 'br' <Predicate = (operation_read & icmp_ln109 & !icmp_ln110)> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.34>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%vo_0 = phi i7 [ %vo_1, %12 ], [ 0, %.preheader4.preheader ]"   --->   Operation 90 'phi' 'vo_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i7 %vo_0 to i9" [fyp/edca.c:96]   --->   Operation 91 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.46ns)   --->   "%icmp_ln96 = icmp eq i7 %vo_0, -28" [fyp/edca.c:96]   --->   Operation 92 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 93 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (2.03ns)   --->   "%vo_1 = add i7 %vo_0, 1" [fyp/edca.c:96]   --->   Operation 94 'add' 'vo_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln96, label %branch4, label %12" [fyp/edca.c:96]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i7 %vo_0 to i64" [fyp/edca.c:97]   --->   Operation 96 'zext' 'zext_ln97_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%inout_frame_addr_5 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln97_1" [fyp/edca.c:97]   --->   Operation 97 'getelementptr' 'inout_frame_addr_5' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (2.22ns)   --->   "%inout_frame_load_3 = load i8* %inout_frame_addr_5, align 1" [fyp/edca.c:97]   --->   Operation 98 'load' 'inout_frame_load_3' <Predicate = (!icmp_ln96)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_2 : Operation 99 [1/1] (2.11ns)   --->   "%add_ln97 = add i9 %mul_ln97, %zext_ln96" [fyp/edca.c:97]   --->   Operation 99 'add' 'add_ln97' <Predicate = (!icmp_ln96)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (1.58ns)   --->   "%add_ln102 = add i2 %write_pointer_vo_loa, 1" [fyp/edca.c:102]   --->   Operation 100 'add' 'add_ln102' <Predicate = (icmp_ln96)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "store i2 %add_ln102, i2* @write_pointer_vo, align 1" [fyp/edca.c:102]   --->   Operation 101 'store' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.68ns)   --->   "%add_ln103 = add i3 %available_spaces_vo_s, -1" [fyp/edca.c:103]   --->   Operation 102 'add' 'add_ln103' <Predicate = (icmp_ln96)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (1.66ns)   --->   "store i3 %add_ln103, i3* @available_spaces_vo, align 1" [fyp/edca.c:103]   --->   Operation 103 'store' <Predicate = (icmp_ln96)> <Delay = 1.66>
ST_2 : Operation 104 [1/1] (1.91ns)   --->   "br label %._crit_edge" [fyp/edca.c:104]   --->   Operation 104 'br' <Predicate = (icmp_ln96)> <Delay = 1.91>

State 3 <SV = 2> <Delay = 5.48>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str6) nounwind" [fyp/edca.c:96]   --->   Operation 105 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/2] (2.22ns)   --->   "%inout_frame_load_3 = load i8* %inout_frame_addr_5, align 1" [fyp/edca.c:97]   --->   Operation 106 'load' 'inout_frame_load_3' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln97_2 = zext i9 %add_ln97 to i11" [fyp/edca.c:97]   --->   Operation 107 'zext' 'zext_ln97_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (2.12ns)   --->   "%add_ln97_1 = add i11 %zext_ln97_2, -848" [fyp/edca.c:97]   --->   Operation 108 'add' 'add_ln97_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln97_3 = zext i11 %add_ln97_1 to i64" [fyp/edca.c:97]   --->   Operation 109 'zext' 'zext_ln97_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%edca_queues_addr_7 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln97_3" [fyp/edca.c:97]   --->   Operation 110 'getelementptr' 'edca_queues_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_3, i8* %edca_queues_addr_7, align 1" [fyp/edca.c:97]   --->   Operation 111 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "br label %.preheader4" [fyp/edca.c:96]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 3.34>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%vi_0 = phi i7 [ %vi_1, %9 ], [ 0, %.preheader5.preheader ]"   --->   Operation 113 'phi' 'vi_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i7 %vi_0 to i9" [fyp/edca.c:83]   --->   Operation 114 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (1.46ns)   --->   "%icmp_ln83 = icmp eq i7 %vi_0, -28" [fyp/edca.c:83]   --->   Operation 115 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 116 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (2.03ns)   --->   "%vi_1 = add i7 %vi_0, 1" [fyp/edca.c:83]   --->   Operation 117 'add' 'vi_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln83, label %branch12, label %9" [fyp/edca.c:83]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i7 %vi_0 to i64" [fyp/edca.c:84]   --->   Operation 119 'zext' 'zext_ln84_1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%inout_frame_addr_3 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln84_1" [fyp/edca.c:84]   --->   Operation 120 'getelementptr' 'inout_frame_addr_3' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 121 [2/2] (2.22ns)   --->   "%inout_frame_load_2 = load i8* %inout_frame_addr_3, align 1" [fyp/edca.c:84]   --->   Operation 121 'load' 'inout_frame_load_2' <Predicate = (!icmp_ln83)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_4 : Operation 122 [1/1] (2.11ns)   --->   "%add_ln84 = add i9 %mul_ln84, %zext_ln83" [fyp/edca.c:84]   --->   Operation 122 'add' 'add_ln84' <Predicate = (!icmp_ln83)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (1.58ns)   --->   "%add_ln89 = add i2 %write_pointer_vi_loa, 1" [fyp/edca.c:89]   --->   Operation 123 'add' 'add_ln89' <Predicate = (icmp_ln83)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "store i2 %add_ln89, i2* @write_pointer_vi, align 1" [fyp/edca.c:89]   --->   Operation 124 'store' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (1.68ns)   --->   "%add_ln90 = add i3 %available_spaces_vi_s, -1" [fyp/edca.c:90]   --->   Operation 125 'add' 'add_ln90' <Predicate = (icmp_ln83)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (1.66ns)   --->   "store i3 %add_ln90, i3* @available_spaces_vi, align 1" [fyp/edca.c:90]   --->   Operation 126 'store' <Predicate = (icmp_ln83)> <Delay = 1.66>
ST_4 : Operation 127 [1/1] (1.91ns)   --->   "br label %._crit_edge" [fyp/edca.c:91]   --->   Operation 127 'br' <Predicate = (icmp_ln83)> <Delay = 1.91>

State 5 <SV = 2> <Delay = 5.48>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind" [fyp/edca.c:83]   --->   Operation 128 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/2] (2.22ns)   --->   "%inout_frame_load_2 = load i8* %inout_frame_addr_3, align 1" [fyp/edca.c:84]   --->   Operation 129 'load' 'inout_frame_load_2' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i9 %add_ln84 to i11" [fyp/edca.c:84]   --->   Operation 130 'zext' 'zext_ln84_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (2.12ns)   --->   "%add_ln84_1 = add i11 %zext_ln84_2, 800" [fyp/edca.c:84]   --->   Operation 131 'add' 'add_ln84_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln84_3 = zext i11 %add_ln84_1 to i64" [fyp/edca.c:84]   --->   Operation 132 'zext' 'zext_ln84_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%edca_queues_addr_5 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln84_3" [fyp/edca.c:84]   --->   Operation 133 'getelementptr' 'edca_queues_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_2, i8* %edca_queues_addr_5, align 1" [fyp/edca.c:84]   --->   Operation 134 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "br label %.preheader5" [fyp/edca.c:83]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 3.34>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%be_0 = phi i7 [ %be_1, %6 ], [ 0, %.preheader6.preheader ]"   --->   Operation 136 'phi' 'be_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i7 %be_0 to i9" [fyp/edca.c:70]   --->   Operation 137 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (1.46ns)   --->   "%icmp_ln70 = icmp eq i7 %be_0, -28" [fyp/edca.c:70]   --->   Operation 138 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 139 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (2.03ns)   --->   "%be_1 = add i7 %be_0, 1" [fyp/edca.c:70]   --->   Operation 140 'add' 'be_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %branch28, label %6" [fyp/edca.c:70]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i7 %be_0 to i64" [fyp/edca.c:71]   --->   Operation 142 'zext' 'zext_ln71_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%inout_frame_addr_1 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln71_1" [fyp/edca.c:71]   --->   Operation 143 'getelementptr' 'inout_frame_addr_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 144 [2/2] (2.22ns)   --->   "%inout_frame_load_1 = load i8* %inout_frame_addr_1, align 1" [fyp/edca.c:71]   --->   Operation 144 'load' 'inout_frame_load_1' <Predicate = (!icmp_ln70)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_6 : Operation 145 [1/1] (2.11ns)   --->   "%add_ln71 = add i9 %mul_ln71, %zext_ln70" [fyp/edca.c:71]   --->   Operation 145 'add' 'add_ln71' <Predicate = (!icmp_ln70)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (1.58ns)   --->   "%add_ln76 = add i2 %write_pointer_be_loa, 1" [fyp/edca.c:76]   --->   Operation 146 'add' 'add_ln76' <Predicate = (icmp_ln70)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "store i2 %add_ln76, i2* @write_pointer_be, align 1" [fyp/edca.c:76]   --->   Operation 147 'store' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (1.68ns)   --->   "%add_ln77 = add i3 %available_spaces_be_s, -1" [fyp/edca.c:77]   --->   Operation 148 'add' 'add_ln77' <Predicate = (icmp_ln70)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (1.66ns)   --->   "store i3 %add_ln77, i3* @available_spaces_be, align 1" [fyp/edca.c:77]   --->   Operation 149 'store' <Predicate = (icmp_ln70)> <Delay = 1.66>
ST_6 : Operation 150 [1/1] (1.91ns)   --->   "br label %._crit_edge" [fyp/edca.c:78]   --->   Operation 150 'br' <Predicate = (icmp_ln70)> <Delay = 1.91>

State 7 <SV = 2> <Delay = 5.48>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str48) nounwind" [fyp/edca.c:70]   --->   Operation 151 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/2] (2.22ns)   --->   "%inout_frame_load_1 = load i8* %inout_frame_addr_1, align 1" [fyp/edca.c:71]   --->   Operation 152 'load' 'inout_frame_load_1' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln71_2 = zext i9 %add_ln71 to i10" [fyp/edca.c:71]   --->   Operation 153 'zext' 'zext_ln71_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (2.12ns)   --->   "%add_ln71_1 = add i10 %zext_ln71_2, 400" [fyp/edca.c:71]   --->   Operation 154 'add' 'add_ln71_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln71_3 = zext i10 %add_ln71_1 to i64" [fyp/edca.c:71]   --->   Operation 155 'zext' 'zext_ln71_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%edca_queues_addr_3 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln71_3" [fyp/edca.c:71]   --->   Operation 156 'getelementptr' 'edca_queues_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_1, i8* %edca_queues_addr_3, align 1" [fyp/edca.c:71]   --->   Operation 157 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "br label %.preheader6" [fyp/edca.c:70]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 1> <Delay = 3.34>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%bk_0 = phi i7 [ %bk_1, %3 ], [ 0, %.preheader7.preheader ]"   --->   Operation 159 'phi' 'bk_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i7 %bk_0 to i9" [fyp/edca.c:57]   --->   Operation 160 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (1.46ns)   --->   "%icmp_ln57 = icmp eq i7 %bk_0, -28" [fyp/edca.c:57]   --->   Operation 161 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 162 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (2.03ns)   --->   "%bk_1 = add i7 %bk_0, 1" [fyp/edca.c:57]   --->   Operation 163 'add' 'bk_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %branch20, label %3" [fyp/edca.c:57]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i7 %bk_0 to i64" [fyp/edca.c:58]   --->   Operation 165 'zext' 'zext_ln58_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%inout_frame_addr = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln58_1" [fyp/edca.c:58]   --->   Operation 166 'getelementptr' 'inout_frame_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 167 [2/2] (2.22ns)   --->   "%inout_frame_load = load i8* %inout_frame_addr, align 1" [fyp/edca.c:58]   --->   Operation 167 'load' 'inout_frame_load' <Predicate = (!icmp_ln57)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_8 : Operation 168 [1/1] (2.11ns)   --->   "%add_ln58 = add i9 %zext_ln57, %mul_ln58" [fyp/edca.c:58]   --->   Operation 168 'add' 'add_ln58' <Predicate = (!icmp_ln57)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (1.58ns)   --->   "%add_ln63 = add i2 %write_pointer_bk_loa, 1" [fyp/edca.c:63]   --->   Operation 169 'add' 'add_ln63' <Predicate = (icmp_ln57)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "store i2 %add_ln63, i2* @write_pointer_bk, align 1" [fyp/edca.c:63]   --->   Operation 170 'store' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (1.68ns)   --->   "%add_ln64 = add i3 %available_spaces_bk_s, -1" [fyp/edca.c:64]   --->   Operation 171 'add' 'add_ln64' <Predicate = (icmp_ln57)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (1.66ns)   --->   "store i3 %add_ln64, i3* @available_spaces_bk, align 1" [fyp/edca.c:64]   --->   Operation 172 'store' <Predicate = (icmp_ln57)> <Delay = 1.66>
ST_8 : Operation 173 [1/1] (1.91ns)   --->   "br label %._crit_edge" [fyp/edca.c:65]   --->   Operation 173 'br' <Predicate = (icmp_ln57)> <Delay = 1.91>

State 9 <SV = 2> <Delay = 5.48>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str37) nounwind" [fyp/edca.c:57]   --->   Operation 174 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/2] (2.22ns)   --->   "%inout_frame_load = load i8* %inout_frame_addr, align 1" [fyp/edca.c:58]   --->   Operation 175 'load' 'inout_frame_load' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i9 %add_ln58 to i64" [fyp/edca.c:58]   --->   Operation 176 'zext' 'zext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%edca_queues_addr_1 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln58_2" [fyp/edca.c:58]   --->   Operation 177 'getelementptr' 'edca_queues_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load, i8* %edca_queues_addr_1, align 1" [fyp/edca.c:58]   --->   Operation 178 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "br label %.preheader7" [fyp/edca.c:57]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 1> <Delay = 7.50>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%vo4_0 = phi i7 [ %vo, %27 ], [ 0, %.preheader.preheader ]"   --->   Operation 180 'phi' 'vo4_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i7 %vo4_0 to i9" [fyp/edca.c:152]   --->   Operation 181 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (1.46ns)   --->   "%icmp_ln152 = icmp eq i7 %vo4_0, -28" [fyp/edca.c:152]   --->   Operation 182 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 183 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (2.03ns)   --->   "%vo = add i7 %vo4_0, 1" [fyp/edca.c:152]   --->   Operation 184 'add' 'vo' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "br i1 %icmp_ln152, label %28, label %27" [fyp/edca.c:152]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (2.11ns)   --->   "%add_ln153 = add i9 %mul_ln153, %zext_ln152" [fyp/edca.c:153]   --->   Operation 186 'add' 'add_ln153' <Predicate = (!icmp_ln152)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln153_1 = zext i9 %add_ln153 to i11" [fyp/edca.c:153]   --->   Operation 187 'zext' 'zext_ln153_1' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (2.12ns)   --->   "%add_ln153_1 = add i11 %zext_ln153_1, -848" [fyp/edca.c:153]   --->   Operation 188 'add' 'add_ln153_1' <Predicate = (!icmp_ln152)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln153_3 = zext i11 %add_ln153_1 to i64" [fyp/edca.c:153]   --->   Operation 189 'zext' 'zext_ln153_3' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%edca_queues_addr_6 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln153_3" [fyp/edca.c:153]   --->   Operation 190 'getelementptr' 'edca_queues_addr_6' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_10 : Operation 191 [2/2] (3.25ns)   --->   "%edca_queues_load_3 = load i8* %edca_queues_addr_6, align 1" [fyp/edca.c:153]   --->   Operation 191 'load' 'edca_queues_load_3' <Predicate = (!icmp_ln152)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_10 : Operation 192 [1/1] (1.58ns)   --->   "%add_ln158 = add i2 %read_pointer_vo_load, 1" [fyp/edca.c:158]   --->   Operation 192 'add' 'add_ln158' <Predicate = (icmp_ln152)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "store i2 %add_ln158, i2* @read_pointer_vo, align 1" [fyp/edca.c:158]   --->   Operation 193 'store' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (1.68ns)   --->   "%add_ln159 = add i3 %available_spaces_vo_s, 1" [fyp/edca.c:159]   --->   Operation 194 'add' 'add_ln159' <Predicate = (icmp_ln152)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [1/1] (1.66ns)   --->   "store i3 %add_ln159, i3* @available_spaces_vo, align 1" [fyp/edca.c:159]   --->   Operation 195 'store' <Predicate = (icmp_ln152)> <Delay = 1.66>
ST_10 : Operation 196 [1/1] (1.91ns)   --->   "br label %._crit_edge" [fyp/edca.c:160]   --->   Operation 196 'br' <Predicate = (icmp_ln152)> <Delay = 1.91>

State 11 <SV = 2> <Delay = 5.48>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str10) nounwind" [fyp/edca.c:152]   --->   Operation 197 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/2] (3.25ns)   --->   "%edca_queues_load_3 = load i8* %edca_queues_addr_6, align 1" [fyp/edca.c:153]   --->   Operation 198 'load' 'edca_queues_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln153_2 = zext i7 %vo4_0 to i64" [fyp/edca.c:153]   --->   Operation 199 'zext' 'zext_ln153_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%inout_frame_addr_7 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln153_2" [fyp/edca.c:153]   --->   Operation 200 'getelementptr' 'inout_frame_addr_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (2.22ns)   --->   "store i8 %edca_queues_load_3, i8* %inout_frame_addr_7, align 1" [fyp/edca.c:153]   --->   Operation 201 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "br label %.preheader" [fyp/edca.c:152]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 1> <Delay = 7.50>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%vi3_0 = phi i7 [ %vi, %23 ], [ 0, %.preheader1.preheader ]"   --->   Operation 203 'phi' 'vi3_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i7 %vi3_0 to i9" [fyp/edca.c:139]   --->   Operation 204 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (1.46ns)   --->   "%icmp_ln139 = icmp eq i7 %vi3_0, -28" [fyp/edca.c:139]   --->   Operation 205 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 206 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (2.03ns)   --->   "%vi = add i7 %vi3_0, 1" [fyp/edca.c:139]   --->   Operation 207 'add' 'vi' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "br i1 %icmp_ln139, label %24, label %23" [fyp/edca.c:139]   --->   Operation 208 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (2.11ns)   --->   "%add_ln140 = add i9 %mul_ln140, %zext_ln139" [fyp/edca.c:140]   --->   Operation 209 'add' 'add_ln140' <Predicate = (!icmp_ln139)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i9 %add_ln140 to i11" [fyp/edca.c:140]   --->   Operation 210 'zext' 'zext_ln140_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (2.12ns)   --->   "%add_ln140_1 = add i11 %zext_ln140_1, 800" [fyp/edca.c:140]   --->   Operation 211 'add' 'add_ln140_1' <Predicate = (!icmp_ln139)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i11 %add_ln140_1 to i64" [fyp/edca.c:140]   --->   Operation 212 'zext' 'zext_ln140_3' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%edca_queues_addr_4 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln140_3" [fyp/edca.c:140]   --->   Operation 213 'getelementptr' 'edca_queues_addr_4' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 214 [2/2] (3.25ns)   --->   "%edca_queues_load_2 = load i8* %edca_queues_addr_4, align 1" [fyp/edca.c:140]   --->   Operation 214 'load' 'edca_queues_load_2' <Predicate = (!icmp_ln139)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_12 : Operation 215 [1/1] (1.58ns)   --->   "%add_ln145 = add i2 %read_pointer_vi_load, 1" [fyp/edca.c:145]   --->   Operation 215 'add' 'add_ln145' <Predicate = (icmp_ln139)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "store i2 %add_ln145, i2* @read_pointer_vi, align 1" [fyp/edca.c:145]   --->   Operation 216 'store' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (1.68ns)   --->   "%add_ln146 = add i3 %available_spaces_vi_s, 1" [fyp/edca.c:146]   --->   Operation 217 'add' 'add_ln146' <Predicate = (icmp_ln139)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 218 [1/1] (1.66ns)   --->   "store i3 %add_ln146, i3* @available_spaces_vi, align 1" [fyp/edca.c:146]   --->   Operation 218 'store' <Predicate = (icmp_ln139)> <Delay = 1.66>
ST_12 : Operation 219 [1/1] (1.91ns)   --->   "br label %._crit_edge" [fyp/edca.c:147]   --->   Operation 219 'br' <Predicate = (icmp_ln139)> <Delay = 1.91>

State 13 <SV = 2> <Delay = 5.48>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str9) nounwind" [fyp/edca.c:139]   --->   Operation 220 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 221 [1/2] (3.25ns)   --->   "%edca_queues_load_2 = load i8* %edca_queues_addr_4, align 1" [fyp/edca.c:140]   --->   Operation 221 'load' 'edca_queues_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i7 %vi3_0 to i64" [fyp/edca.c:140]   --->   Operation 222 'zext' 'zext_ln140_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%inout_frame_addr_6 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln140_2" [fyp/edca.c:140]   --->   Operation 223 'getelementptr' 'inout_frame_addr_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (2.22ns)   --->   "store i8 %edca_queues_load_2, i8* %inout_frame_addr_6, align 1" [fyp/edca.c:140]   --->   Operation 224 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "br label %.preheader1" [fyp/edca.c:139]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 1> <Delay = 7.49>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%be2_0 = phi i7 [ %be, %19 ], [ 0, %.preheader2.preheader ]"   --->   Operation 226 'phi' 'be2_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i7 %be2_0 to i9" [fyp/edca.c:126]   --->   Operation 227 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (1.46ns)   --->   "%icmp_ln126 = icmp eq i7 %be2_0, -28" [fyp/edca.c:126]   --->   Operation 228 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 229 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (2.03ns)   --->   "%be = add i7 %be2_0, 1" [fyp/edca.c:126]   --->   Operation 230 'add' 'be' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "br i1 %icmp_ln126, label %20, label %19" [fyp/edca.c:126]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (2.11ns)   --->   "%add_ln127 = add i9 %mul_ln127, %zext_ln126" [fyp/edca.c:127]   --->   Operation 232 'add' 'add_ln127' <Predicate = (!icmp_ln126)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i9 %add_ln127 to i10" [fyp/edca.c:127]   --->   Operation 233 'zext' 'zext_ln127_1' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_14 : Operation 234 [1/1] (2.12ns)   --->   "%add_ln127_1 = add i10 %zext_ln127_1, 400" [fyp/edca.c:127]   --->   Operation 234 'add' 'add_ln127_1' <Predicate = (!icmp_ln126)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln127_3 = zext i10 %add_ln127_1 to i64" [fyp/edca.c:127]   --->   Operation 235 'zext' 'zext_ln127_3' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%edca_queues_addr_2 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln127_3" [fyp/edca.c:127]   --->   Operation 236 'getelementptr' 'edca_queues_addr_2' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_14 : Operation 237 [2/2] (3.25ns)   --->   "%edca_queues_load_1 = load i8* %edca_queues_addr_2, align 1" [fyp/edca.c:127]   --->   Operation 237 'load' 'edca_queues_load_1' <Predicate = (!icmp_ln126)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_14 : Operation 238 [1/1] (1.58ns)   --->   "%add_ln132 = add i2 %read_pointer_be_load, 1" [fyp/edca.c:132]   --->   Operation 238 'add' 'add_ln132' <Predicate = (icmp_ln126)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "store i2 %add_ln132, i2* @read_pointer_be, align 1" [fyp/edca.c:132]   --->   Operation 239 'store' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_14 : Operation 240 [1/1] (1.68ns)   --->   "%add_ln133 = add i3 %available_spaces_be_s, 1" [fyp/edca.c:133]   --->   Operation 240 'add' 'add_ln133' <Predicate = (icmp_ln126)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [1/1] (1.66ns)   --->   "store i3 %add_ln133, i3* @available_spaces_be, align 1" [fyp/edca.c:133]   --->   Operation 241 'store' <Predicate = (icmp_ln126)> <Delay = 1.66>
ST_14 : Operation 242 [1/1] (1.91ns)   --->   "br label %._crit_edge" [fyp/edca.c:134]   --->   Operation 242 'br' <Predicate = (icmp_ln126)> <Delay = 1.91>

State 15 <SV = 2> <Delay = 5.48>
ST_15 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str8) nounwind" [fyp/edca.c:126]   --->   Operation 243 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 244 [1/2] (3.25ns)   --->   "%edca_queues_load_1 = load i8* %edca_queues_addr_2, align 1" [fyp/edca.c:127]   --->   Operation 244 'load' 'edca_queues_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln127_2 = zext i7 %be2_0 to i64" [fyp/edca.c:127]   --->   Operation 245 'zext' 'zext_ln127_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%inout_frame_addr_4 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln127_2" [fyp/edca.c:127]   --->   Operation 246 'getelementptr' 'inout_frame_addr_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (2.22ns)   --->   "store i8 %edca_queues_load_1, i8* %inout_frame_addr_4, align 1" [fyp/edca.c:127]   --->   Operation 247 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "br label %.preheader2" [fyp/edca.c:126]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 1> <Delay = 5.37>
ST_16 : Operation 249 [1/1] (0.00ns)   --->   "%bk1_0 = phi i7 [ %bk, %15 ], [ 0, %.preheader3.preheader ]"   --->   Operation 249 'phi' 'bk1_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i7 %bk1_0 to i9" [fyp/edca.c:113]   --->   Operation 250 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 251 [1/1] (1.46ns)   --->   "%icmp_ln113 = icmp eq i7 %bk1_0, -28" [fyp/edca.c:113]   --->   Operation 251 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 252 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 252 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 253 [1/1] (2.03ns)   --->   "%bk = add i7 %bk1_0, 1" [fyp/edca.c:113]   --->   Operation 253 'add' 'bk' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 254 [1/1] (0.00ns)   --->   "br i1 %icmp_ln113, label %16, label %15" [fyp/edca.c:113]   --->   Operation 254 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 255 [1/1] (2.11ns)   --->   "%add_ln114 = add i9 %zext_ln113, %mul_ln114" [fyp/edca.c:114]   --->   Operation 255 'add' 'add_ln114' <Predicate = (!icmp_ln113)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i9 %add_ln114 to i64" [fyp/edca.c:114]   --->   Operation 256 'zext' 'zext_ln114_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_16 : Operation 257 [1/1] (0.00ns)   --->   "%edca_queues_addr = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln114_1" [fyp/edca.c:114]   --->   Operation 257 'getelementptr' 'edca_queues_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_16 : Operation 258 [2/2] (3.25ns)   --->   "%edca_queues_load = load i8* %edca_queues_addr, align 1" [fyp/edca.c:114]   --->   Operation 258 'load' 'edca_queues_load' <Predicate = (!icmp_ln113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_16 : Operation 259 [1/1] (1.58ns)   --->   "%add_ln119 = add i2 %read_pointer_bk_load, 1" [fyp/edca.c:119]   --->   Operation 259 'add' 'add_ln119' <Predicate = (icmp_ln113)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 260 [1/1] (0.00ns)   --->   "store i2 %add_ln119, i2* @read_pointer_bk, align 1" [fyp/edca.c:119]   --->   Operation 260 'store' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_16 : Operation 261 [1/1] (1.68ns)   --->   "%add_ln120 = add i3 %available_spaces_bk_s, 1" [fyp/edca.c:120]   --->   Operation 261 'add' 'add_ln120' <Predicate = (icmp_ln113)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 262 [1/1] (1.66ns)   --->   "store i3 %add_ln120, i3* @available_spaces_bk, align 1" [fyp/edca.c:120]   --->   Operation 262 'store' <Predicate = (icmp_ln113)> <Delay = 1.66>
ST_16 : Operation 263 [1/1] (1.91ns)   --->   "br label %._crit_edge" [fyp/edca.c:121]   --->   Operation 263 'br' <Predicate = (icmp_ln113)> <Delay = 1.91>

State 17 <SV = 2> <Delay = 5.48>
ST_17 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind" [fyp/edca.c:113]   --->   Operation 264 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 265 [1/2] (3.25ns)   --->   "%edca_queues_load = load i8* %edca_queues_addr, align 1" [fyp/edca.c:114]   --->   Operation 265 'load' 'edca_queues_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_17 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i7 %bk1_0 to i64" [fyp/edca.c:114]   --->   Operation 266 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 267 [1/1] (0.00ns)   --->   "%inout_frame_addr_2 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln114_2" [fyp/edca.c:114]   --->   Operation 267 'getelementptr' 'inout_frame_addr_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 268 [1/1] (2.22ns)   --->   "store i8 %edca_queues_load, i8* %inout_frame_addr_2, align 1" [fyp/edca.c:114]   --->   Operation 268 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_17 : Operation 269 [1/1] (0.00ns)   --->   "br label %.preheader3" [fyp/edca.c:113]   --->   Operation 269 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 2> <Delay = 0.00>
ST_18 : Operation 270 [1/1] (0.00ns)   --->   "%p_0 = phi i4 [ 0, %2 ], [ -2, %branch20 ], [ 1, %5 ], [ -2, %branch28 ], [ 2, %8 ], [ -2, %branch12 ], [ 3, %11 ], [ -2, %branch4 ], [ 0, %10 ], [ -6, %14 ], [ -2, %16 ], [ -5, %18 ], [ -2, %20 ], [ -4, %22 ], [ -2, %24 ], [ -3, %26 ], [ -2, %28 ], [ 0, %25 ]"   --->   Operation 270 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 271 [1/1] (0.00ns)   --->   "ret i4 %p_0"   --->   Operation 271 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ operation]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ac]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inout_frame]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ available_spaces_bk]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_bk]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ available_spaces_be]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_be]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ available_spaces_vi]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_vi]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ available_spaces_vo]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_vo]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ edca_queues]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ read_pointer_bk]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ read_pointer_be]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ read_pointer_vi]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ read_pointer_vo]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ac_read               (read             ) [ 0000000000000000000]
operation_read        (read             ) [ 0100000000000000000]
available_spaces_bk_s (load             ) [ 0000000011000000110]
write_pointer_bk_loa  (load             ) [ 0000000011000000000]
available_spaces_be_s (load             ) [ 0000001100000011000]
write_pointer_be_loa  (load             ) [ 0000001100000000000]
available_spaces_vi_s (load             ) [ 0000110000001100000]
write_pointer_vi_loa  (load             ) [ 0000110000000000000]
available_spaces_vo_s (load             ) [ 0011000000110000000]
write_pointer_vo_loa  (load             ) [ 0011000000000000000]
br_ln52               (br               ) [ 0000000000000000000]
icmp_ln53             (icmp             ) [ 0100000000000000000]
br_ln53               (br               ) [ 0000000000000000000]
icmp_ln66             (icmp             ) [ 0100000000000000000]
br_ln66               (br               ) [ 0000000000000000000]
icmp_ln79             (icmp             ) [ 0100000000000000000]
br_ln79               (br               ) [ 0000000000000000000]
icmp_ln92             (icmp             ) [ 0100000000000000000]
br_ln92               (br               ) [ 0111111111111111111]
icmp_ln93             (icmp             ) [ 0100000000000000000]
br_ln93               (br               ) [ 0111111111111111111]
zext_ln97             (zext             ) [ 0000000000000000000]
mul_ln97              (mul              ) [ 0011000000000000000]
br_ln96               (br               ) [ 0111000000000000000]
icmp_ln80             (icmp             ) [ 0100000000000000000]
br_ln80               (br               ) [ 0111111111111111111]
zext_ln84             (zext             ) [ 0000000000000000000]
mul_ln84              (mul              ) [ 0000110000000000000]
br_ln83               (br               ) [ 0100110000000000000]
icmp_ln67             (icmp             ) [ 0100000000000000000]
br_ln67               (br               ) [ 0111111111111111111]
zext_ln71             (zext             ) [ 0000000000000000000]
mul_ln71              (mul              ) [ 0000001100000000000]
br_ln70               (br               ) [ 0100001100000000000]
icmp_ln54             (icmp             ) [ 0100000000000000000]
br_ln54               (br               ) [ 0111111111111111111]
zext_ln58             (zext             ) [ 0000000000000000000]
mul_ln58              (mul              ) [ 0000000011000000000]
br_ln57               (br               ) [ 0100000011000000000]
read_pointer_bk_load  (load             ) [ 0000000000000000110]
read_pointer_be_load  (load             ) [ 0000000000000011000]
read_pointer_vi_load  (load             ) [ 0000000000001100000]
read_pointer_vo_load  (load             ) [ 0000000000110000000]
icmp_ln109            (icmp             ) [ 0100000000000000000]
br_ln109              (br               ) [ 0000000000000000000]
icmp_ln122            (icmp             ) [ 0100000000000000000]
br_ln122              (br               ) [ 0000000000000000000]
icmp_ln135            (icmp             ) [ 0100000000000000000]
br_ln135              (br               ) [ 0000000000000000000]
icmp_ln148            (icmp             ) [ 0100000000000000000]
br_ln148              (br               ) [ 0111111111111111111]
icmp_ln149            (icmp             ) [ 0100000000000000000]
br_ln149              (br               ) [ 0111111111111111111]
zext_ln153            (zext             ) [ 0000000000000000000]
mul_ln153             (mul              ) [ 0000000000110000000]
br_ln152              (br               ) [ 0100000000110000000]
icmp_ln136            (icmp             ) [ 0100000000000000000]
br_ln136              (br               ) [ 0111111111111111111]
zext_ln140            (zext             ) [ 0000000000000000000]
mul_ln140             (mul              ) [ 0000000000001100000]
br_ln139              (br               ) [ 0100000000001100000]
icmp_ln123            (icmp             ) [ 0100000000000000000]
br_ln123              (br               ) [ 0111111111111111111]
zext_ln127            (zext             ) [ 0000000000000000000]
mul_ln127             (mul              ) [ 0000000000000011000]
br_ln126              (br               ) [ 0100000000000011000]
icmp_ln110            (icmp             ) [ 0100000000000000000]
br_ln110              (br               ) [ 0111111111111111111]
zext_ln114            (zext             ) [ 0000000000000000000]
mul_ln114             (mul              ) [ 0000000000000000110]
br_ln113              (br               ) [ 0100000000000000110]
vo_0                  (phi              ) [ 0010000000000000000]
zext_ln96             (zext             ) [ 0000000000000000000]
icmp_ln96             (icmp             ) [ 0011000000000000000]
empty_37              (speclooptripcount) [ 0000000000000000000]
vo_1                  (add              ) [ 0111000000000000000]
br_ln96               (br               ) [ 0000000000000000000]
zext_ln97_1           (zext             ) [ 0000000000000000000]
inout_frame_addr_5    (getelementptr    ) [ 0001000000000000000]
add_ln97              (add              ) [ 0001000000000000000]
add_ln102             (add              ) [ 0000000000000000000]
store_ln102           (store            ) [ 0000000000000000000]
add_ln103             (add              ) [ 0000000000000000000]
store_ln103           (store            ) [ 0000000000000000000]
br_ln104              (br               ) [ 0111101010101010101]
specloopname_ln96     (specloopname     ) [ 0000000000000000000]
inout_frame_load_3    (load             ) [ 0000000000000000000]
zext_ln97_2           (zext             ) [ 0000000000000000000]
add_ln97_1            (add              ) [ 0000000000000000000]
zext_ln97_3           (zext             ) [ 0000000000000000000]
edca_queues_addr_7    (getelementptr    ) [ 0000000000000000000]
store_ln97            (store            ) [ 0000000000000000000]
br_ln96               (br               ) [ 0111000000000000000]
vi_0                  (phi              ) [ 0000100000000000000]
zext_ln83             (zext             ) [ 0000000000000000000]
icmp_ln83             (icmp             ) [ 0000110000000000000]
empty_36              (speclooptripcount) [ 0000000000000000000]
vi_1                  (add              ) [ 0100110000000000000]
br_ln83               (br               ) [ 0000000000000000000]
zext_ln84_1           (zext             ) [ 0000000000000000000]
inout_frame_addr_3    (getelementptr    ) [ 0000010000000000000]
add_ln84              (add              ) [ 0000010000000000000]
add_ln89              (add              ) [ 0000000000000000000]
store_ln89            (store            ) [ 0000000000000000000]
add_ln90              (add              ) [ 0000000000000000000]
store_ln90            (store            ) [ 0000000000000000000]
br_ln91               (br               ) [ 0110111010101010101]
specloopname_ln83     (specloopname     ) [ 0000000000000000000]
inout_frame_load_2    (load             ) [ 0000000000000000000]
zext_ln84_2           (zext             ) [ 0000000000000000000]
add_ln84_1            (add              ) [ 0000000000000000000]
zext_ln84_3           (zext             ) [ 0000000000000000000]
edca_queues_addr_5    (getelementptr    ) [ 0000000000000000000]
store_ln84            (store            ) [ 0000000000000000000]
br_ln83               (br               ) [ 0100110000000000000]
be_0                  (phi              ) [ 0000001000000000000]
zext_ln70             (zext             ) [ 0000000000000000000]
icmp_ln70             (icmp             ) [ 0000001100000000000]
empty_35              (speclooptripcount) [ 0000000000000000000]
be_1                  (add              ) [ 0100001100000000000]
br_ln70               (br               ) [ 0000000000000000000]
zext_ln71_1           (zext             ) [ 0000000000000000000]
inout_frame_addr_1    (getelementptr    ) [ 0000000100000000000]
add_ln71              (add              ) [ 0000000100000000000]
add_ln76              (add              ) [ 0000000000000000000]
store_ln76            (store            ) [ 0000000000000000000]
add_ln77              (add              ) [ 0000000000000000000]
store_ln77            (store            ) [ 0000000000000000000]
br_ln78               (br               ) [ 0110101110101010101]
specloopname_ln70     (specloopname     ) [ 0000000000000000000]
inout_frame_load_1    (load             ) [ 0000000000000000000]
zext_ln71_2           (zext             ) [ 0000000000000000000]
add_ln71_1            (add              ) [ 0000000000000000000]
zext_ln71_3           (zext             ) [ 0000000000000000000]
edca_queues_addr_3    (getelementptr    ) [ 0000000000000000000]
store_ln71            (store            ) [ 0000000000000000000]
br_ln70               (br               ) [ 0100001100000000000]
bk_0                  (phi              ) [ 0000000010000000000]
zext_ln57             (zext             ) [ 0000000000000000000]
icmp_ln57             (icmp             ) [ 0000000011000000000]
empty                 (speclooptripcount) [ 0000000000000000000]
bk_1                  (add              ) [ 0100000011000000000]
br_ln57               (br               ) [ 0000000000000000000]
zext_ln58_1           (zext             ) [ 0000000000000000000]
inout_frame_addr      (getelementptr    ) [ 0000000001000000000]
add_ln58              (add              ) [ 0000000001000000000]
add_ln63              (add              ) [ 0000000000000000000]
store_ln63            (store            ) [ 0000000000000000000]
add_ln64              (add              ) [ 0000000000000000000]
store_ln64            (store            ) [ 0000000000000000000]
br_ln65               (br               ) [ 0110101011101010101]
specloopname_ln57     (specloopname     ) [ 0000000000000000000]
inout_frame_load      (load             ) [ 0000000000000000000]
zext_ln58_2           (zext             ) [ 0000000000000000000]
edca_queues_addr_1    (getelementptr    ) [ 0000000000000000000]
store_ln58            (store            ) [ 0000000000000000000]
br_ln57               (br               ) [ 0100000011000000000]
vo4_0                 (phi              ) [ 0000000000110000000]
zext_ln152            (zext             ) [ 0000000000000000000]
icmp_ln152            (icmp             ) [ 0000000000110000000]
empty_41              (speclooptripcount) [ 0000000000000000000]
vo                    (add              ) [ 0100000000110000000]
br_ln152              (br               ) [ 0000000000000000000]
add_ln153             (add              ) [ 0000000000000000000]
zext_ln153_1          (zext             ) [ 0000000000000000000]
add_ln153_1           (add              ) [ 0000000000000000000]
zext_ln153_3          (zext             ) [ 0000000000000000000]
edca_queues_addr_6    (getelementptr    ) [ 0000000000010000000]
add_ln158             (add              ) [ 0000000000000000000]
store_ln158           (store            ) [ 0000000000000000000]
add_ln159             (add              ) [ 0000000000000000000]
store_ln159           (store            ) [ 0000000000000000000]
br_ln160              (br               ) [ 0110101010111010101]
specloopname_ln152    (specloopname     ) [ 0000000000000000000]
edca_queues_load_3    (load             ) [ 0000000000000000000]
zext_ln153_2          (zext             ) [ 0000000000000000000]
inout_frame_addr_7    (getelementptr    ) [ 0000000000000000000]
store_ln153           (store            ) [ 0000000000000000000]
br_ln152              (br               ) [ 0100000000110000000]
vi3_0                 (phi              ) [ 0000000000001100000]
zext_ln139            (zext             ) [ 0000000000000000000]
icmp_ln139            (icmp             ) [ 0000000000001100000]
empty_40              (speclooptripcount) [ 0000000000000000000]
vi                    (add              ) [ 0100000000001100000]
br_ln139              (br               ) [ 0000000000000000000]
add_ln140             (add              ) [ 0000000000000000000]
zext_ln140_1          (zext             ) [ 0000000000000000000]
add_ln140_1           (add              ) [ 0000000000000000000]
zext_ln140_3          (zext             ) [ 0000000000000000000]
edca_queues_addr_4    (getelementptr    ) [ 0000000000000100000]
add_ln145             (add              ) [ 0000000000000000000]
store_ln145           (store            ) [ 0000000000000000000]
add_ln146             (add              ) [ 0000000000000000000]
store_ln146           (store            ) [ 0000000000000000000]
br_ln147              (br               ) [ 0110101010101110101]
specloopname_ln139    (specloopname     ) [ 0000000000000000000]
edca_queues_load_2    (load             ) [ 0000000000000000000]
zext_ln140_2          (zext             ) [ 0000000000000000000]
inout_frame_addr_6    (getelementptr    ) [ 0000000000000000000]
store_ln140           (store            ) [ 0000000000000000000]
br_ln139              (br               ) [ 0100000000001100000]
be2_0                 (phi              ) [ 0000000000000011000]
zext_ln126            (zext             ) [ 0000000000000000000]
icmp_ln126            (icmp             ) [ 0000000000000011000]
empty_39              (speclooptripcount) [ 0000000000000000000]
be                    (add              ) [ 0100000000000011000]
br_ln126              (br               ) [ 0000000000000000000]
add_ln127             (add              ) [ 0000000000000000000]
zext_ln127_1          (zext             ) [ 0000000000000000000]
add_ln127_1           (add              ) [ 0000000000000000000]
zext_ln127_3          (zext             ) [ 0000000000000000000]
edca_queues_addr_2    (getelementptr    ) [ 0000000000000001000]
add_ln132             (add              ) [ 0000000000000000000]
store_ln132           (store            ) [ 0000000000000000000]
add_ln133             (add              ) [ 0000000000000000000]
store_ln133           (store            ) [ 0000000000000000000]
br_ln134              (br               ) [ 0110101010101011101]
specloopname_ln126    (specloopname     ) [ 0000000000000000000]
edca_queues_load_1    (load             ) [ 0000000000000000000]
zext_ln127_2          (zext             ) [ 0000000000000000000]
inout_frame_addr_4    (getelementptr    ) [ 0000000000000000000]
store_ln127           (store            ) [ 0000000000000000000]
br_ln126              (br               ) [ 0100000000000011000]
bk1_0                 (phi              ) [ 0000000000000000110]
zext_ln113            (zext             ) [ 0000000000000000000]
icmp_ln113            (icmp             ) [ 0000000000000000110]
empty_38              (speclooptripcount) [ 0000000000000000000]
bk                    (add              ) [ 0100000000000000110]
br_ln113              (br               ) [ 0000000000000000000]
add_ln114             (add              ) [ 0000000000000000000]
zext_ln114_1          (zext             ) [ 0000000000000000000]
edca_queues_addr      (getelementptr    ) [ 0000000000000000010]
add_ln119             (add              ) [ 0000000000000000000]
store_ln119           (store            ) [ 0000000000000000000]
add_ln120             (add              ) [ 0000000000000000000]
store_ln120           (store            ) [ 0000000000000000000]
br_ln121              (br               ) [ 0110101010101010111]
specloopname_ln113    (specloopname     ) [ 0000000000000000000]
edca_queues_load      (load             ) [ 0000000000000000000]
zext_ln114_2          (zext             ) [ 0000000000000000000]
inout_frame_addr_2    (getelementptr    ) [ 0000000000000000000]
store_ln114           (store            ) [ 0000000000000000000]
br_ln113              (br               ) [ 0100000000000000110]
p_0                   (phi              ) [ 0000000000000000001]
ret_ln0               (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="operation">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operation"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ac">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ac"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inout_frame">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout_frame"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="available_spaces_bk">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_bk"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="write_pointer_bk">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_bk"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="available_spaces_be">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_be"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="write_pointer_be">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_be"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="available_spaces_vi">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_vi"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="write_pointer_vi">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_vi"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="available_spaces_vo">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_vo"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="write_pointer_vo">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_vo"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="edca_queues">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edca_queues"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="read_pointer_bk">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_pointer_bk"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="read_pointer_be">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_pointer_be"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="read_pointer_vi">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_pointer_vi"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="read_pointer_vo">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_pointer_vo"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="ac_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="2" slack="0"/>
<pin id="110" dir="0" index="1" bw="2" slack="0"/>
<pin id="111" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ac_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="operation_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="operation_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="inout_frame_addr_5_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="7" slack="0"/>
<pin id="124" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_5/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inout_frame_load_3/2 inout_frame_load_2/4 inout_frame_load_1/6 inout_frame_load/8 store_ln153/11 store_ln140/13 store_ln127/15 store_ln114/17 "/>
</bind>
</comp>

<comp id="133" class="1004" name="edca_queues_addr_7_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="11" slack="0"/>
<pin id="137" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_queues_addr_7/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln97/3 store_ln84/5 store_ln71/7 store_ln58/9 edca_queues_load_3/10 edca_queues_load_2/12 edca_queues_load_1/14 edca_queues_load/16 "/>
</bind>
</comp>

<comp id="147" class="1004" name="inout_frame_addr_3_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="7" slack="0"/>
<pin id="151" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_3/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="edca_queues_addr_5_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="11" slack="0"/>
<pin id="159" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_queues_addr_5/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="inout_frame_addr_1_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="7" slack="0"/>
<pin id="167" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_1/6 "/>
</bind>
</comp>

<comp id="171" class="1004" name="edca_queues_addr_3_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="10" slack="0"/>
<pin id="175" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_queues_addr_3/7 "/>
</bind>
</comp>

<comp id="179" class="1004" name="inout_frame_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="7" slack="0"/>
<pin id="183" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr/8 "/>
</bind>
</comp>

<comp id="187" class="1004" name="edca_queues_addr_1_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="9" slack="0"/>
<pin id="191" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_queues_addr_1/9 "/>
</bind>
</comp>

<comp id="195" class="1004" name="edca_queues_addr_6_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="11" slack="0"/>
<pin id="199" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_queues_addr_6/10 "/>
</bind>
</comp>

<comp id="203" class="1004" name="inout_frame_addr_7_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="7" slack="0"/>
<pin id="207" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_7/11 "/>
</bind>
</comp>

<comp id="212" class="1004" name="edca_queues_addr_4_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="11" slack="0"/>
<pin id="216" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_queues_addr_4/12 "/>
</bind>
</comp>

<comp id="220" class="1004" name="inout_frame_addr_6_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="7" slack="0"/>
<pin id="224" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_6/13 "/>
</bind>
</comp>

<comp id="228" class="1004" name="edca_queues_addr_2_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="10" slack="0"/>
<pin id="232" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_queues_addr_2/14 "/>
</bind>
</comp>

<comp id="236" class="1004" name="inout_frame_addr_4_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="7" slack="0"/>
<pin id="240" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_4/15 "/>
</bind>
</comp>

<comp id="244" class="1004" name="edca_queues_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="9" slack="0"/>
<pin id="248" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_queues_addr/16 "/>
</bind>
</comp>

<comp id="252" class="1004" name="inout_frame_addr_2_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="7" slack="0"/>
<pin id="256" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_2/17 "/>
</bind>
</comp>

<comp id="260" class="1005" name="vo_0_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="1"/>
<pin id="262" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vo_0 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="vo_0_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="1" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="vo_0/2 "/>
</bind>
</comp>

<comp id="271" class="1005" name="vi_0_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="1"/>
<pin id="273" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vi_0 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="vi_0_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="1" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="vi_0/4 "/>
</bind>
</comp>

<comp id="282" class="1005" name="be_0_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="1"/>
<pin id="284" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="be_0 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="be_0_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="0"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="1" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="be_0/6 "/>
</bind>
</comp>

<comp id="293" class="1005" name="bk_0_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="1"/>
<pin id="295" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bk_0 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="bk_0_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="0"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="1" slack="1"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bk_0/8 "/>
</bind>
</comp>

<comp id="304" class="1005" name="vo4_0_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="1"/>
<pin id="306" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vo4_0 (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="vo4_0_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="0"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="1" slack="1"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="vo4_0/10 "/>
</bind>
</comp>

<comp id="316" class="1005" name="vi3_0_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="1"/>
<pin id="318" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vi3_0 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="vi3_0_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="1" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="vi3_0/12 "/>
</bind>
</comp>

<comp id="328" class="1005" name="be2_0_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="1"/>
<pin id="330" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="be2_0 (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="be2_0_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="0"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="1" slack="1"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="be2_0/14 "/>
</bind>
</comp>

<comp id="340" class="1005" name="bk1_0_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="1"/>
<pin id="342" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bk1_0 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="bk1_0_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="0"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="1" slack="1"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bk1_0/16 "/>
</bind>
</comp>

<comp id="352" class="1005" name="p_0_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="1"/>
<pin id="354" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="p_0_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="2"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="2" slack="1"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="4" bw="1" slack="2"/>
<pin id="370" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="6" bw="2" slack="1"/>
<pin id="372" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="8" bw="3" slack="2"/>
<pin id="374" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="10" bw="2" slack="1"/>
<pin id="376" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="12" bw="3" slack="2"/>
<pin id="378" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="14" bw="2" slack="1"/>
<pin id="380" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="16" bw="1" slack="2"/>
<pin id="382" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="18" bw="4" slack="2"/>
<pin id="384" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="20" bw="2" slack="1"/>
<pin id="386" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="22" bw="4" slack="2"/>
<pin id="388" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="24" bw="2" slack="1"/>
<pin id="390" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="26" bw="3" slack="2"/>
<pin id="392" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="28" bw="2" slack="1"/>
<pin id="394" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="30" bw="3" slack="2"/>
<pin id="396" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="32" bw="2" slack="1"/>
<pin id="398" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="34" bw="1" slack="2"/>
<pin id="400" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="36" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/18 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/1 icmp_ln109/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/1 icmp_ln122/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="0"/>
<pin id="434" dir="0" index="1" bw="2" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/1 icmp_ln135/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="2" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/1 icmp_ln148/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="available_spaces_bk_s_load_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="3" slack="0"/>
<pin id="446" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="available_spaces_bk_s/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="write_pointer_bk_loa_load_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="0"/>
<pin id="450" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_pointer_bk_loa/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="available_spaces_be_s_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="3" slack="0"/>
<pin id="454" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="available_spaces_be_s/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="write_pointer_be_loa_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="0"/>
<pin id="458" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_pointer_be_loa/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="available_spaces_vi_s_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="0"/>
<pin id="462" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="available_spaces_vi_s/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="write_pointer_vi_loa_load_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="2" slack="0"/>
<pin id="466" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_pointer_vi_loa/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="available_spaces_vo_s_load_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="3" slack="0"/>
<pin id="470" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="available_spaces_vo_s/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="write_pointer_vo_loa_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_pointer_vo_loa/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln93_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="3" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln97_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="0"/>
<pin id="484" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="mul_ln97_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="2" slack="0"/>
<pin id="488" dir="0" index="1" bw="8" slack="0"/>
<pin id="489" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln97/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="icmp_ln80_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="3" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln84_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="0"/>
<pin id="500" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="mul_ln84_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="0"/>
<pin id="504" dir="0" index="1" bw="8" slack="0"/>
<pin id="505" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln84/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln67_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln71_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="0"/>
<pin id="516" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="mul_ln71_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="2" slack="0"/>
<pin id="520" dir="0" index="1" bw="8" slack="0"/>
<pin id="521" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln71/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="icmp_ln54_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="3" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln58_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="0"/>
<pin id="532" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="mul_ln58_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="2" slack="0"/>
<pin id="536" dir="0" index="1" bw="8" slack="0"/>
<pin id="537" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln58/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="read_pointer_bk_load_load_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="2" slack="0"/>
<pin id="542" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_pointer_bk_load/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="read_pointer_be_load_load_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="2" slack="0"/>
<pin id="546" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_pointer_be_load/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="read_pointer_vi_load_load_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="0"/>
<pin id="550" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_pointer_vi_load/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="read_pointer_vo_load_load_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="2" slack="0"/>
<pin id="554" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_pointer_vo_load/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="icmp_ln149_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="3" slack="0"/>
<pin id="558" dir="0" index="1" bw="3" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln149/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln153_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="0"/>
<pin id="564" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="mul_ln153_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="2" slack="0"/>
<pin id="568" dir="0" index="1" bw="8" slack="0"/>
<pin id="569" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln153/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln136_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="3" slack="0"/>
<pin id="574" dir="0" index="1" bw="3" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln140_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="2" slack="0"/>
<pin id="580" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="mul_ln140_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="2" slack="0"/>
<pin id="584" dir="0" index="1" bw="8" slack="0"/>
<pin id="585" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln140/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="icmp_ln123_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="3" slack="0"/>
<pin id="590" dir="0" index="1" bw="3" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln127_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="2" slack="0"/>
<pin id="596" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="mul_ln127_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="2" slack="0"/>
<pin id="600" dir="0" index="1" bw="8" slack="0"/>
<pin id="601" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln127/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="icmp_ln110_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="3" slack="0"/>
<pin id="606" dir="0" index="1" bw="3" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln114_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="2" slack="0"/>
<pin id="612" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="mul_ln114_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="2" slack="0"/>
<pin id="616" dir="0" index="1" bw="8" slack="0"/>
<pin id="617" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln114/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln96_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="7" slack="0"/>
<pin id="622" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln96_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="7" slack="0"/>
<pin id="626" dir="0" index="1" bw="6" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="vo_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="7" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vo_1/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln97_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="7" slack="0"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97_1/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="add_ln97_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="9" slack="1"/>
<pin id="643" dir="0" index="1" bw="7" slack="0"/>
<pin id="644" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="add_ln102_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="2" slack="1"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="store_ln102_store_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="2" slack="0"/>
<pin id="653" dir="0" index="1" bw="2" slack="0"/>
<pin id="654" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="add_ln103_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="3" slack="1"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="store_ln103_store_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="3" slack="0"/>
<pin id="664" dir="0" index="1" bw="3" slack="0"/>
<pin id="665" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln97_2_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="9" slack="1"/>
<pin id="670" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97_2/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="add_ln97_1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="9" slack="0"/>
<pin id="673" dir="0" index="1" bw="11" slack="0"/>
<pin id="674" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97_1/3 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln97_3_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="11" slack="0"/>
<pin id="679" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97_3/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="zext_ln83_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="7" slack="0"/>
<pin id="684" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="icmp_ln83_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="7" slack="0"/>
<pin id="688" dir="0" index="1" bw="6" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="vi_1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="7" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vi_1/4 "/>
</bind>
</comp>

<comp id="698" class="1004" name="zext_ln84_1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="7" slack="0"/>
<pin id="700" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_1/4 "/>
</bind>
</comp>

<comp id="703" class="1004" name="add_ln84_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="9" slack="1"/>
<pin id="705" dir="0" index="1" bw="7" slack="0"/>
<pin id="706" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/4 "/>
</bind>
</comp>

<comp id="708" class="1004" name="add_ln89_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="2" slack="1"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="store_ln89_store_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="2" slack="0"/>
<pin id="715" dir="0" index="1" bw="2" slack="0"/>
<pin id="716" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/4 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln90_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="3" slack="1"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="store_ln90_store_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="3" slack="0"/>
<pin id="726" dir="0" index="1" bw="3" slack="0"/>
<pin id="727" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/4 "/>
</bind>
</comp>

<comp id="730" class="1004" name="zext_ln84_2_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="9" slack="1"/>
<pin id="732" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_2/5 "/>
</bind>
</comp>

<comp id="733" class="1004" name="add_ln84_1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="9" slack="0"/>
<pin id="735" dir="0" index="1" bw="11" slack="0"/>
<pin id="736" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_1/5 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln84_3_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="11" slack="0"/>
<pin id="741" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_3/5 "/>
</bind>
</comp>

<comp id="744" class="1004" name="zext_ln70_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="7" slack="0"/>
<pin id="746" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/6 "/>
</bind>
</comp>

<comp id="748" class="1004" name="icmp_ln70_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="7" slack="0"/>
<pin id="750" dir="0" index="1" bw="6" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/6 "/>
</bind>
</comp>

<comp id="754" class="1004" name="be_1_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="7" slack="0"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="be_1/6 "/>
</bind>
</comp>

<comp id="760" class="1004" name="zext_ln71_1_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="7" slack="0"/>
<pin id="762" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_1/6 "/>
</bind>
</comp>

<comp id="765" class="1004" name="add_ln71_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="9" slack="1"/>
<pin id="767" dir="0" index="1" bw="7" slack="0"/>
<pin id="768" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/6 "/>
</bind>
</comp>

<comp id="770" class="1004" name="add_ln76_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="2" slack="1"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/6 "/>
</bind>
</comp>

<comp id="775" class="1004" name="store_ln76_store_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="2" slack="0"/>
<pin id="777" dir="0" index="1" bw="2" slack="0"/>
<pin id="778" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/6 "/>
</bind>
</comp>

<comp id="781" class="1004" name="add_ln77_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="3" slack="1"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/6 "/>
</bind>
</comp>

<comp id="786" class="1004" name="store_ln77_store_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="3" slack="0"/>
<pin id="788" dir="0" index="1" bw="3" slack="0"/>
<pin id="789" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/6 "/>
</bind>
</comp>

<comp id="792" class="1004" name="zext_ln71_2_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="9" slack="1"/>
<pin id="794" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_2/7 "/>
</bind>
</comp>

<comp id="795" class="1004" name="add_ln71_1_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="9" slack="0"/>
<pin id="797" dir="0" index="1" bw="10" slack="0"/>
<pin id="798" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_1/7 "/>
</bind>
</comp>

<comp id="801" class="1004" name="zext_ln71_3_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="10" slack="0"/>
<pin id="803" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_3/7 "/>
</bind>
</comp>

<comp id="806" class="1004" name="zext_ln57_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="7" slack="0"/>
<pin id="808" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/8 "/>
</bind>
</comp>

<comp id="810" class="1004" name="icmp_ln57_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="7" slack="0"/>
<pin id="812" dir="0" index="1" bw="6" slack="0"/>
<pin id="813" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/8 "/>
</bind>
</comp>

<comp id="816" class="1004" name="bk_1_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="7" slack="0"/>
<pin id="818" dir="0" index="1" bw="1" slack="0"/>
<pin id="819" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bk_1/8 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln58_1_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="7" slack="0"/>
<pin id="824" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_1/8 "/>
</bind>
</comp>

<comp id="827" class="1004" name="add_ln58_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="7" slack="0"/>
<pin id="829" dir="0" index="1" bw="9" slack="1"/>
<pin id="830" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/8 "/>
</bind>
</comp>

<comp id="832" class="1004" name="add_ln63_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="2" slack="1"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/8 "/>
</bind>
</comp>

<comp id="837" class="1004" name="store_ln63_store_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="2" slack="0"/>
<pin id="839" dir="0" index="1" bw="2" slack="0"/>
<pin id="840" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/8 "/>
</bind>
</comp>

<comp id="843" class="1004" name="add_ln64_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="3" slack="1"/>
<pin id="845" dir="0" index="1" bw="1" slack="0"/>
<pin id="846" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/8 "/>
</bind>
</comp>

<comp id="848" class="1004" name="store_ln64_store_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="3" slack="0"/>
<pin id="850" dir="0" index="1" bw="3" slack="0"/>
<pin id="851" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/8 "/>
</bind>
</comp>

<comp id="854" class="1004" name="zext_ln58_2_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="9" slack="1"/>
<pin id="856" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_2/9 "/>
</bind>
</comp>

<comp id="858" class="1004" name="zext_ln152_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="7" slack="0"/>
<pin id="860" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152/10 "/>
</bind>
</comp>

<comp id="862" class="1004" name="icmp_ln152_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="7" slack="0"/>
<pin id="864" dir="0" index="1" bw="6" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln152/10 "/>
</bind>
</comp>

<comp id="868" class="1004" name="vo_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="7" slack="0"/>
<pin id="870" dir="0" index="1" bw="1" slack="0"/>
<pin id="871" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vo/10 "/>
</bind>
</comp>

<comp id="874" class="1004" name="add_ln153_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="9" slack="1"/>
<pin id="876" dir="0" index="1" bw="7" slack="0"/>
<pin id="877" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln153/10 "/>
</bind>
</comp>

<comp id="879" class="1004" name="zext_ln153_1_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="9" slack="0"/>
<pin id="881" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153_1/10 "/>
</bind>
</comp>

<comp id="883" class="1004" name="add_ln153_1_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="9" slack="0"/>
<pin id="885" dir="0" index="1" bw="11" slack="0"/>
<pin id="886" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln153_1/10 "/>
</bind>
</comp>

<comp id="889" class="1004" name="zext_ln153_3_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="11" slack="0"/>
<pin id="891" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153_3/10 "/>
</bind>
</comp>

<comp id="894" class="1004" name="add_ln158_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="2" slack="1"/>
<pin id="896" dir="0" index="1" bw="1" slack="0"/>
<pin id="897" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/10 "/>
</bind>
</comp>

<comp id="899" class="1004" name="store_ln158_store_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="2" slack="0"/>
<pin id="901" dir="0" index="1" bw="2" slack="0"/>
<pin id="902" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/10 "/>
</bind>
</comp>

<comp id="905" class="1004" name="add_ln159_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="3" slack="1"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln159/10 "/>
</bind>
</comp>

<comp id="910" class="1004" name="store_ln159_store_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="3" slack="0"/>
<pin id="912" dir="0" index="1" bw="3" slack="0"/>
<pin id="913" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/10 "/>
</bind>
</comp>

<comp id="916" class="1004" name="zext_ln153_2_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="7" slack="1"/>
<pin id="918" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153_2/11 "/>
</bind>
</comp>

<comp id="921" class="1004" name="zext_ln139_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="7" slack="0"/>
<pin id="923" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/12 "/>
</bind>
</comp>

<comp id="925" class="1004" name="icmp_ln139_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="7" slack="0"/>
<pin id="927" dir="0" index="1" bw="6" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/12 "/>
</bind>
</comp>

<comp id="931" class="1004" name="vi_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="7" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vi/12 "/>
</bind>
</comp>

<comp id="937" class="1004" name="add_ln140_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="9" slack="1"/>
<pin id="939" dir="0" index="1" bw="7" slack="0"/>
<pin id="940" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/12 "/>
</bind>
</comp>

<comp id="942" class="1004" name="zext_ln140_1_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="9" slack="0"/>
<pin id="944" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_1/12 "/>
</bind>
</comp>

<comp id="946" class="1004" name="add_ln140_1_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="9" slack="0"/>
<pin id="948" dir="0" index="1" bw="11" slack="0"/>
<pin id="949" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_1/12 "/>
</bind>
</comp>

<comp id="952" class="1004" name="zext_ln140_3_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="11" slack="0"/>
<pin id="954" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_3/12 "/>
</bind>
</comp>

<comp id="957" class="1004" name="add_ln145_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="2" slack="1"/>
<pin id="959" dir="0" index="1" bw="1" slack="0"/>
<pin id="960" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145/12 "/>
</bind>
</comp>

<comp id="962" class="1004" name="store_ln145_store_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="2" slack="0"/>
<pin id="964" dir="0" index="1" bw="2" slack="0"/>
<pin id="965" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/12 "/>
</bind>
</comp>

<comp id="968" class="1004" name="add_ln146_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="3" slack="1"/>
<pin id="970" dir="0" index="1" bw="1" slack="0"/>
<pin id="971" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln146/12 "/>
</bind>
</comp>

<comp id="973" class="1004" name="store_ln146_store_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="3" slack="0"/>
<pin id="975" dir="0" index="1" bw="3" slack="0"/>
<pin id="976" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/12 "/>
</bind>
</comp>

<comp id="979" class="1004" name="zext_ln140_2_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="7" slack="1"/>
<pin id="981" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_2/13 "/>
</bind>
</comp>

<comp id="984" class="1004" name="zext_ln126_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="7" slack="0"/>
<pin id="986" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/14 "/>
</bind>
</comp>

<comp id="988" class="1004" name="icmp_ln126_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="7" slack="0"/>
<pin id="990" dir="0" index="1" bw="6" slack="0"/>
<pin id="991" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln126/14 "/>
</bind>
</comp>

<comp id="994" class="1004" name="be_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="7" slack="0"/>
<pin id="996" dir="0" index="1" bw="1" slack="0"/>
<pin id="997" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="be/14 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="add_ln127_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="9" slack="1"/>
<pin id="1002" dir="0" index="1" bw="7" slack="0"/>
<pin id="1003" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127/14 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="zext_ln127_1_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="9" slack="0"/>
<pin id="1007" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_1/14 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="add_ln127_1_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="9" slack="0"/>
<pin id="1011" dir="0" index="1" bw="10" slack="0"/>
<pin id="1012" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127_1/14 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="zext_ln127_3_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="10" slack="0"/>
<pin id="1017" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_3/14 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="add_ln132_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="2" slack="1"/>
<pin id="1022" dir="0" index="1" bw="1" slack="0"/>
<pin id="1023" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132/14 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="store_ln132_store_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="2" slack="0"/>
<pin id="1027" dir="0" index="1" bw="2" slack="0"/>
<pin id="1028" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/14 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="add_ln133_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="3" slack="1"/>
<pin id="1033" dir="0" index="1" bw="1" slack="0"/>
<pin id="1034" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/14 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="store_ln133_store_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="3" slack="0"/>
<pin id="1038" dir="0" index="1" bw="3" slack="0"/>
<pin id="1039" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/14 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="zext_ln127_2_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="7" slack="1"/>
<pin id="1044" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_2/15 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="zext_ln113_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="7" slack="0"/>
<pin id="1049" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/16 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="icmp_ln113_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="7" slack="0"/>
<pin id="1053" dir="0" index="1" bw="6" slack="0"/>
<pin id="1054" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/16 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="bk_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="7" slack="0"/>
<pin id="1059" dir="0" index="1" bw="1" slack="0"/>
<pin id="1060" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bk/16 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="add_ln114_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="7" slack="0"/>
<pin id="1065" dir="0" index="1" bw="9" slack="1"/>
<pin id="1066" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/16 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="zext_ln114_1_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="9" slack="0"/>
<pin id="1070" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_1/16 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="add_ln119_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="2" slack="1"/>
<pin id="1075" dir="0" index="1" bw="1" slack="0"/>
<pin id="1076" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/16 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="store_ln119_store_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="2" slack="0"/>
<pin id="1080" dir="0" index="1" bw="2" slack="0"/>
<pin id="1081" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/16 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="add_ln120_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="3" slack="1"/>
<pin id="1086" dir="0" index="1" bw="1" slack="0"/>
<pin id="1087" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/16 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="store_ln120_store_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="3" slack="0"/>
<pin id="1091" dir="0" index="1" bw="3" slack="0"/>
<pin id="1092" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/16 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="zext_ln114_2_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="7" slack="1"/>
<pin id="1097" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_2/17 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="available_spaces_bk_s_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="3" slack="1"/>
<pin id="1105" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="available_spaces_bk_s "/>
</bind>
</comp>

<comp id="1109" class="1005" name="write_pointer_bk_loa_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="2" slack="1"/>
<pin id="1111" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="write_pointer_bk_loa "/>
</bind>
</comp>

<comp id="1114" class="1005" name="available_spaces_be_s_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="3" slack="1"/>
<pin id="1116" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="available_spaces_be_s "/>
</bind>
</comp>

<comp id="1120" class="1005" name="write_pointer_be_loa_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="2" slack="1"/>
<pin id="1122" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="write_pointer_be_loa "/>
</bind>
</comp>

<comp id="1125" class="1005" name="available_spaces_vi_s_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="3" slack="1"/>
<pin id="1127" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="available_spaces_vi_s "/>
</bind>
</comp>

<comp id="1131" class="1005" name="write_pointer_vi_loa_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="2" slack="1"/>
<pin id="1133" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="write_pointer_vi_loa "/>
</bind>
</comp>

<comp id="1136" class="1005" name="available_spaces_vo_s_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="3" slack="1"/>
<pin id="1138" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="available_spaces_vo_s "/>
</bind>
</comp>

<comp id="1142" class="1005" name="write_pointer_vo_loa_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="2" slack="1"/>
<pin id="1144" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="write_pointer_vo_loa "/>
</bind>
</comp>

<comp id="1162" class="1005" name="mul_ln97_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="9" slack="1"/>
<pin id="1164" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln97 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="mul_ln84_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="9" slack="1"/>
<pin id="1172" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln84 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="mul_ln71_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="9" slack="1"/>
<pin id="1180" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln71 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="mul_ln58_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="9" slack="1"/>
<pin id="1188" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln58 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="read_pointer_bk_load_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="2" slack="1"/>
<pin id="1193" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="read_pointer_bk_load "/>
</bind>
</comp>

<comp id="1196" class="1005" name="read_pointer_be_load_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="2" slack="1"/>
<pin id="1198" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="read_pointer_be_load "/>
</bind>
</comp>

<comp id="1201" class="1005" name="read_pointer_vi_load_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="2" slack="1"/>
<pin id="1203" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="read_pointer_vi_load "/>
</bind>
</comp>

<comp id="1206" class="1005" name="read_pointer_vo_load_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="2" slack="1"/>
<pin id="1208" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="read_pointer_vo_load "/>
</bind>
</comp>

<comp id="1226" class="1005" name="mul_ln153_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="9" slack="1"/>
<pin id="1228" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln153 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="mul_ln140_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="9" slack="1"/>
<pin id="1236" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln140 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="mul_ln127_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="9" slack="1"/>
<pin id="1244" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln127 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="mul_ln114_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="9" slack="1"/>
<pin id="1252" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln114 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="vo_1_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="7" slack="0"/>
<pin id="1260" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="vo_1 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="inout_frame_addr_5_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="7" slack="1"/>
<pin id="1265" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="inout_frame_addr_5 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="add_ln97_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="9" slack="1"/>
<pin id="1270" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln97 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="vi_1_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="7" slack="0"/>
<pin id="1278" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="vi_1 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="inout_frame_addr_3_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="7" slack="1"/>
<pin id="1283" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="inout_frame_addr_3 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="add_ln84_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="9" slack="1"/>
<pin id="1288" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln84 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="be_1_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="7" slack="0"/>
<pin id="1296" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="be_1 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="inout_frame_addr_1_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="7" slack="1"/>
<pin id="1301" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="inout_frame_addr_1 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="add_ln71_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="9" slack="1"/>
<pin id="1306" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln71 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="bk_1_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="7" slack="0"/>
<pin id="1314" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="bk_1 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="inout_frame_addr_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="7" slack="1"/>
<pin id="1319" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="inout_frame_addr "/>
</bind>
</comp>

<comp id="1322" class="1005" name="add_ln58_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="9" slack="1"/>
<pin id="1324" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln58 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="vo_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="7" slack="0"/>
<pin id="1332" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="vo "/>
</bind>
</comp>

<comp id="1335" class="1005" name="edca_queues_addr_6_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="11" slack="1"/>
<pin id="1337" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="edca_queues_addr_6 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="vi_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="7" slack="0"/>
<pin id="1345" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="vi "/>
</bind>
</comp>

<comp id="1348" class="1005" name="edca_queues_addr_4_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="11" slack="1"/>
<pin id="1350" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="edca_queues_addr_4 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="be_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="7" slack="0"/>
<pin id="1358" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="be "/>
</bind>
</comp>

<comp id="1361" class="1005" name="edca_queues_addr_2_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="11" slack="1"/>
<pin id="1363" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="edca_queues_addr_2 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="bk_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="7" slack="0"/>
<pin id="1371" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="bk "/>
</bind>
</comp>

<comp id="1374" class="1005" name="edca_queues_addr_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="11" slack="1"/>
<pin id="1376" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="edca_queues_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="112"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="60" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="60" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="127" pin="3"/><net_sink comp="140" pin=1"/></net>

<net id="146"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="60" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="147" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="60" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="155" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="168"><net_src comp="4" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="60" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="163" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="60" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="171" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="184"><net_src comp="4" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="60" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="179" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="60" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="187" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="200"><net_src comp="22" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="60" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="195" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="208"><net_src comp="4" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="60" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="140" pin="3"/><net_sink comp="127" pin=1"/></net>

<net id="211"><net_src comp="203" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="60" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="212" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="60" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="220" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="233"><net_src comp="22" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="60" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="228" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="241"><net_src comp="4" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="60" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="236" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="249"><net_src comp="22" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="60" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="244" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="257"><net_src comp="4" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="60" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="252" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="263"><net_src comp="50" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="274"><net_src comp="50" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="285"><net_src comp="50" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="296"><net_src comp="50" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="307"><net_src comp="50" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="315"><net_src comp="308" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="319"><net_src comp="50" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="327"><net_src comp="320" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="331"><net_src comp="50" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="339"><net_src comp="332" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="343"><net_src comp="50" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="351"><net_src comp="344" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="355"><net_src comp="90" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="92" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="94" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="96" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="98" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="100" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="102" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="104" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="363"><net_src comp="106" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="402"><net_src comp="352" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="403"><net_src comp="352" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="404"><net_src comp="352" pin="1"/><net_sink comp="364" pin=4"/></net>

<net id="405"><net_src comp="352" pin="1"/><net_sink comp="364" pin=6"/></net>

<net id="406"><net_src comp="352" pin="1"/><net_sink comp="364" pin=8"/></net>

<net id="407"><net_src comp="352" pin="1"/><net_sink comp="364" pin=10"/></net>

<net id="408"><net_src comp="352" pin="1"/><net_sink comp="364" pin=12"/></net>

<net id="409"><net_src comp="352" pin="1"/><net_sink comp="364" pin=14"/></net>

<net id="410"><net_src comp="352" pin="1"/><net_sink comp="364" pin=16"/></net>

<net id="411"><net_src comp="352" pin="1"/><net_sink comp="364" pin=18"/></net>

<net id="412"><net_src comp="352" pin="1"/><net_sink comp="364" pin=20"/></net>

<net id="413"><net_src comp="352" pin="1"/><net_sink comp="364" pin=22"/></net>

<net id="414"><net_src comp="352" pin="1"/><net_sink comp="364" pin=24"/></net>

<net id="415"><net_src comp="352" pin="1"/><net_sink comp="364" pin=26"/></net>

<net id="416"><net_src comp="352" pin="1"/><net_sink comp="364" pin=28"/></net>

<net id="417"><net_src comp="352" pin="1"/><net_sink comp="364" pin=30"/></net>

<net id="418"><net_src comp="352" pin="1"/><net_sink comp="364" pin=32"/></net>

<net id="419"><net_src comp="352" pin="1"/><net_sink comp="364" pin=34"/></net>

<net id="424"><net_src comp="108" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="36" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="108" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="38" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="108" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="40" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="108" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="42" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="6" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="8" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="10" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="12" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="14" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="16" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="18" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="20" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="468" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="44" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="472" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="46" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="460" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="44" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="464" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="498" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="46" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="452" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="44" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="456" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="46" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="444" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="44" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="448" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="530" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="46" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="24" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="26" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="28" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="30" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="468" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="48" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="552" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="562" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="46" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="460" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="48" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="548" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="578" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="46" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="452" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="48" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="544" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="594" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="46" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="444" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="48" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="540" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="618"><net_src comp="610" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="46" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="264" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="264" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="52" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="264" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="58" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="264" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="645"><net_src comp="620" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="650"><net_src comp="38" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="646" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="20" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="62" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="657" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="18" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="675"><net_src comp="668" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="68" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="680"><net_src comp="671" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="685"><net_src comp="275" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="275" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="52" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="275" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="58" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="701"><net_src comp="275" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="707"><net_src comp="682" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="38" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="708" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="16" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="62" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="728"><net_src comp="719" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="14" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="737"><net_src comp="730" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="72" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="742"><net_src comp="733" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="747"><net_src comp="286" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="752"><net_src comp="286" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="52" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="286" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="58" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="763"><net_src comp="286" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="769"><net_src comp="744" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="774"><net_src comp="38" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="779"><net_src comp="770" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="12" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="62" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="790"><net_src comp="781" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="10" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="799"><net_src comp="792" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="76" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="804"><net_src comp="795" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="809"><net_src comp="297" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="814"><net_src comp="297" pin="4"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="52" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="820"><net_src comp="297" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="58" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="825"><net_src comp="297" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="831"><net_src comp="806" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="836"><net_src comp="38" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="841"><net_src comp="832" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="8" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="62" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="852"><net_src comp="843" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="6" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="857"><net_src comp="854" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="861"><net_src comp="308" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="866"><net_src comp="308" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="52" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="872"><net_src comp="308" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="58" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="878"><net_src comp="858" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="882"><net_src comp="874" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="887"><net_src comp="879" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="68" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="892"><net_src comp="883" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="898"><net_src comp="38" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="903"><net_src comp="894" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="30" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="909"><net_src comp="80" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="914"><net_src comp="905" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="18" pin="0"/><net_sink comp="910" pin=1"/></net>

<net id="919"><net_src comp="304" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="924"><net_src comp="320" pin="4"/><net_sink comp="921" pin=0"/></net>

<net id="929"><net_src comp="320" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="52" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="320" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="58" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="921" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="945"><net_src comp="937" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="950"><net_src comp="942" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="951"><net_src comp="72" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="955"><net_src comp="946" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="961"><net_src comp="38" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="966"><net_src comp="957" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="28" pin="0"/><net_sink comp="962" pin=1"/></net>

<net id="972"><net_src comp="80" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="977"><net_src comp="968" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="14" pin="0"/><net_sink comp="973" pin=1"/></net>

<net id="982"><net_src comp="316" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="987"><net_src comp="332" pin="4"/><net_sink comp="984" pin=0"/></net>

<net id="992"><net_src comp="332" pin="4"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="52" pin="0"/><net_sink comp="988" pin=1"/></net>

<net id="998"><net_src comp="332" pin="4"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="58" pin="0"/><net_sink comp="994" pin=1"/></net>

<net id="1004"><net_src comp="984" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1008"><net_src comp="1000" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1013"><net_src comp="1005" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="76" pin="0"/><net_sink comp="1009" pin=1"/></net>

<net id="1018"><net_src comp="1009" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="1024"><net_src comp="38" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1029"><net_src comp="1020" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="26" pin="0"/><net_sink comp="1025" pin=1"/></net>

<net id="1035"><net_src comp="80" pin="0"/><net_sink comp="1031" pin=1"/></net>

<net id="1040"><net_src comp="1031" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="10" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1045"><net_src comp="328" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1050"><net_src comp="344" pin="4"/><net_sink comp="1047" pin=0"/></net>

<net id="1055"><net_src comp="344" pin="4"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="52" pin="0"/><net_sink comp="1051" pin=1"/></net>

<net id="1061"><net_src comp="344" pin="4"/><net_sink comp="1057" pin=0"/></net>

<net id="1062"><net_src comp="58" pin="0"/><net_sink comp="1057" pin=1"/></net>

<net id="1067"><net_src comp="1047" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1071"><net_src comp="1063" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1077"><net_src comp="38" pin="0"/><net_sink comp="1073" pin=1"/></net>

<net id="1082"><net_src comp="1073" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="24" pin="0"/><net_sink comp="1078" pin=1"/></net>

<net id="1088"><net_src comp="80" pin="0"/><net_sink comp="1084" pin=1"/></net>

<net id="1093"><net_src comp="1084" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1094"><net_src comp="6" pin="0"/><net_sink comp="1089" pin=1"/></net>

<net id="1098"><net_src comp="340" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1106"><net_src comp="444" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1108"><net_src comp="1103" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1112"><net_src comp="448" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1117"><net_src comp="452" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1119"><net_src comp="1114" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1123"><net_src comp="456" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1128"><net_src comp="460" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1130"><net_src comp="1125" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1134"><net_src comp="464" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="1139"><net_src comp="468" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1141"><net_src comp="1136" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="1145"><net_src comp="472" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1165"><net_src comp="486" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1173"><net_src comp="502" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="1181"><net_src comp="518" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1189"><net_src comp="534" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="1194"><net_src comp="540" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1199"><net_src comp="544" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1204"><net_src comp="548" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1209"><net_src comp="552" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1229"><net_src comp="566" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1237"><net_src comp="582" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1245"><net_src comp="598" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1253"><net_src comp="614" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1261"><net_src comp="630" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1266"><net_src comp="120" pin="3"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1271"><net_src comp="641" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1279"><net_src comp="692" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1284"><net_src comp="147" pin="3"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1289"><net_src comp="703" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1297"><net_src comp="754" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1302"><net_src comp="163" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1307"><net_src comp="765" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1315"><net_src comp="816" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="1320"><net_src comp="179" pin="3"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1325"><net_src comp="827" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1333"><net_src comp="868" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1338"><net_src comp="195" pin="3"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="1346"><net_src comp="931" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1351"><net_src comp="212" pin="3"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="1359"><net_src comp="994" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1364"><net_src comp="228" pin="3"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="1372"><net_src comp="1057" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1377"><net_src comp="244" pin="3"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="140" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inout_frame | {11 13 15 17 }
	Port: available_spaces_bk | {8 16 }
	Port: write_pointer_bk | {8 }
	Port: available_spaces_be | {6 14 }
	Port: write_pointer_be | {6 }
	Port: available_spaces_vi | {4 12 }
	Port: write_pointer_vi | {4 }
	Port: available_spaces_vo | {2 10 }
	Port: write_pointer_vo | {2 }
	Port: edca_queues | {3 5 7 9 }
	Port: read_pointer_bk | {16 }
	Port: read_pointer_be | {14 }
	Port: read_pointer_vi | {12 }
	Port: read_pointer_vo | {10 }
 - Input state : 
	Port: enqueue_dequeue_fram : operation | {1 }
	Port: enqueue_dequeue_fram : ac | {1 }
	Port: enqueue_dequeue_fram : inout_frame | {2 3 4 5 6 7 8 9 }
	Port: enqueue_dequeue_fram : available_spaces_bk | {1 }
	Port: enqueue_dequeue_fram : write_pointer_bk | {1 }
	Port: enqueue_dequeue_fram : available_spaces_be | {1 }
	Port: enqueue_dequeue_fram : write_pointer_be | {1 }
	Port: enqueue_dequeue_fram : available_spaces_vi | {1 }
	Port: enqueue_dequeue_fram : write_pointer_vi | {1 }
	Port: enqueue_dequeue_fram : available_spaces_vo | {1 }
	Port: enqueue_dequeue_fram : write_pointer_vo | {1 }
	Port: enqueue_dequeue_fram : edca_queues | {10 11 12 13 14 15 16 17 }
	Port: enqueue_dequeue_fram : read_pointer_bk | {1 }
	Port: enqueue_dequeue_fram : read_pointer_be | {1 }
	Port: enqueue_dequeue_fram : read_pointer_vi | {1 }
	Port: enqueue_dequeue_fram : read_pointer_vo | {1 }
  - Chain level:
	State 1
		br_ln53 : 1
		br_ln66 : 1
		br_ln79 : 1
		br_ln92 : 1
		icmp_ln93 : 1
		br_ln93 : 2
		zext_ln97 : 1
		mul_ln97 : 2
		icmp_ln80 : 1
		br_ln80 : 2
		zext_ln84 : 1
		mul_ln84 : 2
		icmp_ln67 : 1
		br_ln67 : 2
		zext_ln71 : 1
		mul_ln71 : 2
		icmp_ln54 : 1
		br_ln54 : 2
		zext_ln58 : 1
		mul_ln58 : 2
		br_ln109 : 1
		br_ln122 : 1
		br_ln135 : 1
		br_ln148 : 1
		icmp_ln149 : 1
		br_ln149 : 2
		zext_ln153 : 1
		mul_ln153 : 2
		icmp_ln136 : 1
		br_ln136 : 2
		zext_ln140 : 1
		mul_ln140 : 2
		icmp_ln123 : 1
		br_ln123 : 2
		zext_ln127 : 1
		mul_ln127 : 2
		icmp_ln110 : 1
		br_ln110 : 2
		zext_ln114 : 1
		mul_ln114 : 2
	State 2
		zext_ln96 : 1
		icmp_ln96 : 1
		vo_1 : 1
		br_ln96 : 2
		zext_ln97_1 : 1
		inout_frame_addr_5 : 2
		inout_frame_load_3 : 3
		add_ln97 : 2
		store_ln102 : 1
		store_ln103 : 1
	State 3
		add_ln97_1 : 1
		zext_ln97_3 : 2
		edca_queues_addr_7 : 3
		store_ln97 : 4
	State 4
		zext_ln83 : 1
		icmp_ln83 : 1
		vi_1 : 1
		br_ln83 : 2
		zext_ln84_1 : 1
		inout_frame_addr_3 : 2
		inout_frame_load_2 : 3
		add_ln84 : 2
		store_ln89 : 1
		store_ln90 : 1
	State 5
		add_ln84_1 : 1
		zext_ln84_3 : 2
		edca_queues_addr_5 : 3
		store_ln84 : 4
	State 6
		zext_ln70 : 1
		icmp_ln70 : 1
		be_1 : 1
		br_ln70 : 2
		zext_ln71_1 : 1
		inout_frame_addr_1 : 2
		inout_frame_load_1 : 3
		add_ln71 : 2
		store_ln76 : 1
		store_ln77 : 1
	State 7
		add_ln71_1 : 1
		zext_ln71_3 : 2
		edca_queues_addr_3 : 3
		store_ln71 : 4
	State 8
		zext_ln57 : 1
		icmp_ln57 : 1
		bk_1 : 1
		br_ln57 : 2
		zext_ln58_1 : 1
		inout_frame_addr : 2
		inout_frame_load : 3
		add_ln58 : 2
		store_ln63 : 1
		store_ln64 : 1
	State 9
		edca_queues_addr_1 : 1
		store_ln58 : 2
	State 10
		zext_ln152 : 1
		icmp_ln152 : 1
		vo : 1
		br_ln152 : 2
		add_ln153 : 2
		zext_ln153_1 : 3
		add_ln153_1 : 4
		zext_ln153_3 : 5
		edca_queues_addr_6 : 6
		edca_queues_load_3 : 7
		store_ln158 : 1
		store_ln159 : 1
	State 11
		inout_frame_addr_7 : 1
		store_ln153 : 2
	State 12
		zext_ln139 : 1
		icmp_ln139 : 1
		vi : 1
		br_ln139 : 2
		add_ln140 : 2
		zext_ln140_1 : 3
		add_ln140_1 : 4
		zext_ln140_3 : 5
		edca_queues_addr_4 : 6
		edca_queues_load_2 : 7
		store_ln145 : 1
		store_ln146 : 1
	State 13
		inout_frame_addr_6 : 1
		store_ln140 : 2
	State 14
		zext_ln126 : 1
		icmp_ln126 : 1
		be : 1
		br_ln126 : 2
		add_ln127 : 2
		zext_ln127_1 : 3
		add_ln127_1 : 4
		zext_ln127_3 : 5
		edca_queues_addr_2 : 6
		edca_queues_load_1 : 7
		store_ln132 : 1
		store_ln133 : 1
	State 15
		inout_frame_addr_4 : 1
		store_ln127 : 2
	State 16
		zext_ln113 : 1
		icmp_ln113 : 1
		bk : 1
		br_ln113 : 2
		add_ln114 : 2
		zext_ln114_1 : 3
		edca_queues_addr : 4
		edca_queues_load : 5
		store_ln119 : 1
		store_ln120 : 1
	State 17
		inout_frame_addr_2 : 1
		store_ln114 : 2
	State 18
		ret_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         vo_1_fu_630        |    0    |    0    |    15   |
|          |       add_ln97_fu_641      |    0    |    0    |    16   |
|          |      add_ln102_fu_646      |    0    |    0    |    10   |
|          |      add_ln103_fu_657      |    0    |    0    |    12   |
|          |      add_ln97_1_fu_671     |    0    |    0    |    18   |
|          |         vi_1_fu_692        |    0    |    0    |    15   |
|          |       add_ln84_fu_703      |    0    |    0    |    16   |
|          |       add_ln89_fu_708      |    0    |    0    |    10   |
|          |       add_ln90_fu_719      |    0    |    0    |    12   |
|          |      add_ln84_1_fu_733     |    0    |    0    |    18   |
|          |         be_1_fu_754        |    0    |    0    |    15   |
|          |       add_ln71_fu_765      |    0    |    0    |    16   |
|          |       add_ln76_fu_770      |    0    |    0    |    10   |
|          |       add_ln77_fu_781      |    0    |    0    |    12   |
|          |      add_ln71_1_fu_795     |    0    |    0    |    17   |
|          |         bk_1_fu_816        |    0    |    0    |    15   |
|          |       add_ln58_fu_827      |    0    |    0    |    16   |
|          |       add_ln63_fu_832      |    0    |    0    |    10   |
|    add   |       add_ln64_fu_843      |    0    |    0    |    12   |
|          |          vo_fu_868         |    0    |    0    |    15   |
|          |      add_ln153_fu_874      |    0    |    0    |    16   |
|          |     add_ln153_1_fu_883     |    0    |    0    |    18   |
|          |      add_ln158_fu_894      |    0    |    0    |    10   |
|          |      add_ln159_fu_905      |    0    |    0    |    12   |
|          |          vi_fu_931         |    0    |    0    |    15   |
|          |      add_ln140_fu_937      |    0    |    0    |    16   |
|          |     add_ln140_1_fu_946     |    0    |    0    |    18   |
|          |      add_ln145_fu_957      |    0    |    0    |    10   |
|          |      add_ln146_fu_968      |    0    |    0    |    12   |
|          |          be_fu_994         |    0    |    0    |    15   |
|          |      add_ln127_fu_1000     |    0    |    0    |    16   |
|          |     add_ln127_1_fu_1009    |    0    |    0    |    17   |
|          |      add_ln132_fu_1020     |    0    |    0    |    10   |
|          |      add_ln133_fu_1031     |    0    |    0    |    12   |
|          |         bk_fu_1057         |    0    |    0    |    15   |
|          |      add_ln114_fu_1063     |    0    |    0    |    16   |
|          |      add_ln119_fu_1073     |    0    |    0    |    10   |
|          |      add_ln120_fu_1084     |    0    |    0    |    12   |
|----------|----------------------------|---------|---------|---------|
|          |       mul_ln97_fu_486      |    0    |    0    |    42   |
|          |       mul_ln84_fu_502      |    0    |    0    |    42   |
|          |       mul_ln71_fu_518      |    0    |    0    |    42   |
|    mul   |       mul_ln58_fu_534      |    0    |    0    |    42   |
|          |      mul_ln153_fu_566      |    0    |    0    |    42   |
|          |      mul_ln140_fu_582      |    0    |    0    |    42   |
|          |      mul_ln127_fu_598      |    0    |    0    |    42   |
|          |      mul_ln114_fu_614      |    0    |    0    |    42   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_420         |    0    |    0    |    8    |
|          |         grp_fu_426         |    0    |    0    |    8    |
|          |         grp_fu_432         |    0    |    0    |    8    |
|          |         grp_fu_438         |    0    |    0    |    8    |
|          |      icmp_ln93_fu_476      |    0    |    0    |    9    |
|          |      icmp_ln80_fu_492      |    0    |    0    |    9    |
|          |      icmp_ln67_fu_508      |    0    |    0    |    9    |
|          |      icmp_ln54_fu_524      |    0    |    0    |    9    |
|          |      icmp_ln149_fu_556     |    0    |    0    |    9    |
|   icmp   |      icmp_ln136_fu_572     |    0    |    0    |    9    |
|          |      icmp_ln123_fu_588     |    0    |    0    |    9    |
|          |      icmp_ln110_fu_604     |    0    |    0    |    9    |
|          |      icmp_ln96_fu_624      |    0    |    0    |    11   |
|          |      icmp_ln83_fu_686      |    0    |    0    |    11   |
|          |      icmp_ln70_fu_748      |    0    |    0    |    11   |
|          |      icmp_ln57_fu_810      |    0    |    0    |    11   |
|          |      icmp_ln152_fu_862     |    0    |    0    |    11   |
|          |      icmp_ln139_fu_925     |    0    |    0    |    11   |
|          |      icmp_ln126_fu_988     |    0    |    0    |    11   |
|          |     icmp_ln113_fu_1051     |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|   read   |     ac_read_read_fu_108    |    0    |    0    |    0    |
|          | operation_read_read_fu_114 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln97_fu_482      |    0    |    0    |    0    |
|          |      zext_ln84_fu_498      |    0    |    0    |    0    |
|          |      zext_ln71_fu_514      |    0    |    0    |    0    |
|          |      zext_ln58_fu_530      |    0    |    0    |    0    |
|          |      zext_ln153_fu_562     |    0    |    0    |    0    |
|          |      zext_ln140_fu_578     |    0    |    0    |    0    |
|          |      zext_ln127_fu_594     |    0    |    0    |    0    |
|          |      zext_ln114_fu_610     |    0    |    0    |    0    |
|          |      zext_ln96_fu_620      |    0    |    0    |    0    |
|          |     zext_ln97_1_fu_636     |    0    |    0    |    0    |
|          |     zext_ln97_2_fu_668     |    0    |    0    |    0    |
|          |     zext_ln97_3_fu_677     |    0    |    0    |    0    |
|          |      zext_ln83_fu_682      |    0    |    0    |    0    |
|          |     zext_ln84_1_fu_698     |    0    |    0    |    0    |
|          |     zext_ln84_2_fu_730     |    0    |    0    |    0    |
|          |     zext_ln84_3_fu_739     |    0    |    0    |    0    |
|          |      zext_ln70_fu_744      |    0    |    0    |    0    |
|          |     zext_ln71_1_fu_760     |    0    |    0    |    0    |
|   zext   |     zext_ln71_2_fu_792     |    0    |    0    |    0    |
|          |     zext_ln71_3_fu_801     |    0    |    0    |    0    |
|          |      zext_ln57_fu_806      |    0    |    0    |    0    |
|          |     zext_ln58_1_fu_822     |    0    |    0    |    0    |
|          |     zext_ln58_2_fu_854     |    0    |    0    |    0    |
|          |      zext_ln152_fu_858     |    0    |    0    |    0    |
|          |     zext_ln153_1_fu_879    |    0    |    0    |    0    |
|          |     zext_ln153_3_fu_889    |    0    |    0    |    0    |
|          |     zext_ln153_2_fu_916    |    0    |    0    |    0    |
|          |      zext_ln139_fu_921     |    0    |    0    |    0    |
|          |     zext_ln140_1_fu_942    |    0    |    0    |    0    |
|          |     zext_ln140_3_fu_952    |    0    |    0    |    0    |
|          |     zext_ln140_2_fu_979    |    0    |    0    |    0    |
|          |      zext_ln126_fu_984     |    0    |    0    |    0    |
|          |    zext_ln127_1_fu_1005    |    0    |    0    |    0    |
|          |    zext_ln127_3_fu_1015    |    0    |    0    |    0    |
|          |    zext_ln127_2_fu_1042    |    0    |    0    |    0    |
|          |     zext_ln113_fu_1047     |    0    |    0    |    0    |
|          |    zext_ln114_1_fu_1068    |    0    |    0    |    0    |
|          |    zext_ln114_2_fu_1095    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    0    |    0    |   1058  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln58_reg_1322      |    9   |
|       add_ln71_reg_1304      |    9   |
|       add_ln84_reg_1286      |    9   |
|       add_ln97_reg_1268      |    9   |
|available_spaces_be_s_reg_1114|    3   |
|available_spaces_bk_s_reg_1103|    3   |
|available_spaces_vi_s_reg_1125|    3   |
|available_spaces_vo_s_reg_1136|    3   |
|         be2_0_reg_328        |    7   |
|         be_0_reg_282         |    7   |
|         be_1_reg_1294        |    7   |
|          be_reg_1356         |    7   |
|         bk1_0_reg_340        |    7   |
|         bk_0_reg_293         |    7   |
|         bk_1_reg_1312        |    7   |
|          bk_reg_1369         |    7   |
|  edca_queues_addr_2_reg_1361 |   11   |
|  edca_queues_addr_4_reg_1348 |   11   |
|  edca_queues_addr_6_reg_1335 |   11   |
|   edca_queues_addr_reg_1374  |   11   |
|  inout_frame_addr_1_reg_1299 |    7   |
|  inout_frame_addr_3_reg_1281 |    7   |
|  inout_frame_addr_5_reg_1263 |    7   |
|   inout_frame_addr_reg_1317  |    7   |
|      mul_ln114_reg_1250      |    9   |
|      mul_ln127_reg_1242      |    9   |
|      mul_ln140_reg_1234      |    9   |
|      mul_ln153_reg_1226      |    9   |
|       mul_ln58_reg_1186      |    9   |
|       mul_ln71_reg_1178      |    9   |
|       mul_ln84_reg_1170      |    9   |
|       mul_ln97_reg_1162      |    9   |
|          p_0_reg_352         |    4   |
| read_pointer_be_load_reg_1196|    2   |
| read_pointer_bk_load_reg_1191|    2   |
| read_pointer_vi_load_reg_1201|    2   |
| read_pointer_vo_load_reg_1206|    2   |
|         vi3_0_reg_316        |    7   |
|         vi_0_reg_271         |    7   |
|         vi_1_reg_1276        |    7   |
|          vi_reg_1343         |    7   |
|         vo4_0_reg_304        |    7   |
|         vo_0_reg_260         |    7   |
|         vo_1_reg_1258        |    7   |
|          vo_reg_1330         |    7   |
| write_pointer_be_loa_reg_1120|    2   |
| write_pointer_bk_loa_reg_1109|    2   |
| write_pointer_vi_loa_reg_1131|    2   |
| write_pointer_vo_loa_reg_1142|    2   |
+------------------------------+--------+
|             Total            |   324  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_127 |  p0  |  12  |   7  |   84   ||    53   |
| grp_access_fu_140 |  p0  |  12  |  11  |   132  ||    53   |
|   vo4_0_reg_304   |  p0  |   2  |   7  |   14   ||    9    |
|   vi3_0_reg_316   |  p0  |   2  |   7  |   14   ||    9    |
|   be2_0_reg_328   |  p0  |   2  |   7  |   14   ||    9    |
|   bk1_0_reg_340   |  p0  |   2  |   7  |   14   ||    9    |
|    p_0_reg_352    |  p0  |   9  |   4  |   36   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   308  || 12.5675 ||   157   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |  1058  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   157  |
|  Register |    -   |    -   |   324  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   12   |   324  |  1215  |
+-----------+--------+--------+--------+--------+
