#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar 29 19:41:57 2022
# Process ID: 74736
# Current directory: D:/Code Try/CODExperiment/Lab2/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent49300 D:\Code Try\CODExperiment\Lab2\project_1\project_1.xpr
# Log file: D:/Code Try/CODExperiment/Lab2/project_1/vivado.log
# Journal file: D:/Code Try/CODExperiment/Lab2/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Code Try/CODExperiment/Lab2/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Mar 29 19:44:41 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/runme.log
[Tue Mar 29 19:44:41 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF974A
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/testsort.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/testsort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Mar 29 19:48:18 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/runme.log
[Tue Mar 29 19:48:18 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/testsort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Mar 29 19:54:18 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/runme.log
[Tue Mar 29 19:54:18 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF974A
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/testsort.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/testsort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Mar 29 19:59:16 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/runme.log
[Tue Mar 29 19:59:17 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/testsort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Mar 29 20:03:07 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/runme.log
[Tue Mar 29 20:03:07 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/testsort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/testsort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Mar 29 20:08:48 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/runme.log
[Tue Mar 29 20:08:48 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/testsort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: testsort
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2358.344 ; gain = 182.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'testsort' [D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/new/test.v:107]
INFO: [Synth 8-6157] synthesizing module 'IP_BothEdge' [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:50]
INFO: [Synth 8-6157] synthesizing module 'jitter_clr' [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:1]
INFO: [Synth 8-6155] done synthesizing module 'jitter_clr' (1#1) [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:1]
INFO: [Synth 8-6157] synthesizing module 'signal_both_edge' [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:29]
INFO: [Synth 8-6155] done synthesizing module 'signal_both_edge' (2#1) [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:29]
INFO: [Synth 8-6155] done synthesizing module 'IP_BothEdge' (3#1) [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:50]
INFO: [Synth 8-6157] synthesizing module 'IP' [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:41]
INFO: [Synth 8-6157] synthesizing module 'signal_edge' [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:17]
INFO: [Synth 8-6155] done synthesizing module 'signal_edge' (4#1) [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IP' (5#1) [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:41]
INFO: [Synth 8-6157] synthesizing module 'HexToSeg' [D:/Code Try/CODExperiment/Lab2/HexToSeg.v:1]
INFO: [Synth 8-226] default block is never used [D:/Code Try/CODExperiment/Lab2/HexToSeg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HexToSeg' (6#1) [D:/Code Try/CODExperiment/Lab2/HexToSeg.v:1]
INFO: [Synth 8-6157] synthesizing module 'sort22' [D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/new/test.v:1]
	Parameter Init bound to: 32'sb00000000000000000000000000000000 
	Parameter PreSort bound to: 1 - type: integer 
	Parameter SmallLoop1 bound to: 2 - type: integer 
	Parameter SmallLoop2 bound to: 3 - type: integer 
	Parameter SmallLoop3 bound to: 4 - type: integer 
	Parameter SmallLoop4 bound to: 5 - type: integer 
	Parameter SmallLoop5 bound to: 6 - type: integer 
	Parameter SmallLoop6 bound to: 7 - type: integer 
	Parameter SmallLoopFin bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'encoder_16bits' [D:/Code Try/CODExperiment/Lab2/encoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'encoder_16bits' (7#1) [D:/Code Try/CODExperiment/Lab2/encoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_256_16' [D:/Code Try/CODExperiment/Lab2/project_1/.Xil/Vivado-74736-Yun/realtime/dist_mem_256_16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_256_16' (8#1) [D:/Code Try/CODExperiment/Lab2/project_1/.Xil/Vivado-74736-Yun/realtime/dist_mem_256_16_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/new/test.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/new/test.v:87]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/new/test.v:89]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/new/test.v:90]
WARNING: [Synth 8-5788] Register busy_reg in module sort22 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/new/test.v:77]
WARNING: [Synth 8-5788] Register cnt_reg in module sort22 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/new/test.v:86]
INFO: [Synth 8-6155] done synthesizing module 'sort22' (9#1) [D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/new/test.v:1]
INFO: [Synth 8-6155] done synthesizing module 'testsort' (10#1) [D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/new/test.v:107]
WARNING: [Synth 8-3331] design sort22 has unconnected port del
WARNING: [Synth 8-3331] design sort22 has unconnected port addr
WARNING: [Synth 8-3331] design sort22 has unconnected port data
WARNING: [Synth 8-3331] design sort22 has unconnected port chk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2392.340 ; gain = 216.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2410.266 ; gain = 234.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2410.266 ; gain = 234.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.dcp' for cell 'sort/dist_mem_256_16'
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2541.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 16 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2579.227 ; gain = 402.961
32 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2579.227 ; gain = 641.055
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Mar 29 20:32:31 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/runme.log
[Tue Mar 29 20:32:31 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/testsort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property top sortDownload [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Mar 29 20:37:36 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/runme.log
[Tue Mar 29 20:37:36 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Mar 29 20:40:15 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/runme.log
[Tue Mar 29 20:40:15 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/runme.log
close_project
open_project {D:/Code Try/CODExperiment/Lab2/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Mar 29 20:42:31 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Mar 29 20:44:05 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/runme.log
[Tue Mar 29 20:44:05 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF974A
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/sortDownload.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/sortDownload.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Mar 29 21:06:49 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/runme.log
[Tue Mar 29 21:06:49 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/sortDownload.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property top sortSim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
generate_target Simulation [get_files {D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}]
WARNING: [Vivado 12-818] No files matched 'D:/Code'
WARNING: [Vivado 12-818] No files matched 'Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci'
export_ip_user_files -of_objects [get_files {D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/Code'
WARNING: [Vivado 12-818] No files matched 'Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci'
export_simulation -of_objects [get_files {{D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}}] -directory {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files} -ipstatic_source_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sortSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/dist_mem_256_16.mif'
INFO: [SIM-utils-43] Exported 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/DistMemCoe.coe'
INFO: [SIM-utils-43] Exported 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sortSim_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:02:10 . Memory (MB): peak = 2676.223 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:02:10 . Memory (MB): peak = 2676.223 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Mar 29 21:20:04 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/runme.log
[Tue Mar 29 21:20:04 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF974A
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/sortDownload.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/sortDownload.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF974A
close_hw
generate_target Simulation [get_files {D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}]
WARNING: [Vivado 12-818] No files matched 'D:/Code'
WARNING: [Vivado 12-818] No files matched 'Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci'
export_ip_user_files -of_objects [get_files {D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/Code'
WARNING: [Vivado 12-818] No files matched 'Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci'
export_simulation -of_objects [get_files {{D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}}] -directory {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files} -ipstatic_source_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sortSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/dist_mem_256_16.mif'
INFO: [SIM-utils-43] Exported 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/DistMemCoe.coe'
INFO: [SIM-utils-43] Exported 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sortSim_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:02:38 . Memory (MB): peak = 2685.855 ; gain = 3.695
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:02:38 . Memory (MB): peak = 2685.855 ; gain = 3.695
INFO: [Common 17-344] 'launch_simulation' was cancelled
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_1 -dir {d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip}
set_property -dict [list CONFIG.depth {4096}] [get_ips dist_mem_gen_1]
generate_target {instantiation_template} [get_files {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_1'...
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name DRAM_4096_16 -dir {d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip}
set_property -dict [list CONFIG.depth {4096} CONFIG.Component_Name {DRAM_4096_16}] [get_ips DRAM_4096_16]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'DRAM_4096_16' to 'DRAM_4096_16' is not allowed and is ignored.
generate_target {instantiation_template} [get_files {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/DRAM_4096_16/DRAM_4096_16.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DRAM_4096_16'...
generate_target all [get_files  {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/DRAM_4096_16/DRAM_4096_16.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DRAM_4096_16'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DRAM_4096_16'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DRAM_4096_16'...
catch { config_ip_cache -export [get_ips -all DRAM_4096_16] }
export_ip_user_files -of_objects [get_files {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/DRAM_4096_16/DRAM_4096_16.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/DRAM_4096_16/DRAM_4096_16.xci}}]
launch_runs -jobs 6 DRAM_4096_16_synth_1
[Tue Mar 29 21:45:05 2022] Launched DRAM_4096_16_synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/DRAM_4096_16_synth_1/runme.log
export_simulation -of_objects [get_files {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/DRAM_4096_16/DRAM_4096_16.xci}}] -directory {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files} -ipstatic_source_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BRAM_4096_16 -dir {d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {BRAM_4096_16} CONFIG.Write_Depth_A {4096} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips BRAM_4096_16]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BRAM_4096_16' to 'BRAM_4096_16' is not allowed and is ignored.
generate_target {instantiation_template} [get_files {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/BRAM_4096_16/BRAM_4096_16.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BRAM_4096_16'...
generate_target all [get_files  {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/BRAM_4096_16/BRAM_4096_16.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BRAM_4096_16'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BRAM_4096_16'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BRAM_4096_16'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BRAM_4096_16'...
catch { config_ip_cache -export [get_ips -all BRAM_4096_16] }
export_ip_user_files -of_objects [get_files {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/BRAM_4096_16/BRAM_4096_16.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/BRAM_4096_16/BRAM_4096_16.xci}}]
launch_runs -jobs 6 BRAM_4096_16_synth_1
[Tue Mar 29 21:45:35 2022] Launched BRAM_4096_16_synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/BRAM_4096_16_synth_1/runme.log
export_simulation -of_objects [get_files {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/BRAM_4096_16/BRAM_4096_16.xci}}] -directory {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files} -ipstatic_source_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse {{D:/Code Try/CODExperiment/Lab2/sort_4096_16_DRAM.v} {D:/Code Try/CODExperiment/Lab2/sort_4096_16_BRAM.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top sort_B4096 [current_fileset]
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dist_mem_256_16' instantiated as 'sort/dist_mem_256_16' [D:/Code Try/CODExperiment/Lab2/sort.v:38]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2692.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Mar 29 21:50:10 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/runme.log
report_utilization -name utilization_1
close_design
close_project
open_project {D:/Code Try/CODExperiment/Lab2/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/BRAM_4096_16/BRAM_4096_16.dcp' for cell 'BRAM_4096_16'
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_R'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CA'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CB'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CC'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CD'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CE'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CF'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CG'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3303.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_design
set_property top sort_D4096 [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Mar 29 21:54:14 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/DRAM_4096_16/DRAM_4096_16.dcp' for cell 'DRAM_4096_16'
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_R'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CA'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CB'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CC'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CD'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CE'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CF'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CG'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3406.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 256 instances

report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 29 21:57:52 2022...
