

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>Resource Management UDMAP TISCI Message Description &mdash; TISCI User Guide</title>
  

  
  
    <link rel="shortcut icon" href="../../_static/favicon.ico"/>
  

  

  
  
    

  

  
  
    <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  

  
    <link rel="stylesheet" href="../../_static/theme_overrides.css" type="text/css" />
  

  
        <link rel="index" title="Index"
              href="../../genindex.html"/>
        <link rel="search" title="Search" href="../../search.html"/>
    <link rel="top" title="TISCI User Guide" href="../../index.html"/>
        <link rel="up" title="Chapter 2: TISCI Message Documentation" href="../index.html"/>
        <link rel="next" title="Resource Management PSI-L TISCI Message Description" href="rm_psil.html"/>
        <link rel="prev" title="Resource Management Ring Accelerator TISCI Message Description" href="rm_ra.html"/> 

  
  <script src="../../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav" role="document">
  <header id="tiHeader">
    <div class="top">
      <ul>
        <li id="top_logo">
          <a href="http://www.ti.com">
            <img src="../../_static/img/ti_logo.png"/>
          </a>
        </li>
      </ul>
    </div>
    <div class="nav"></div>
  </header>
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../../index.html" class="icon icon-home"> TISCI
          

          
          </a>

          
            
            
              <div class="version">
                19.07.00
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
                <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../1_intro/index.html">Chapter 1: Introduction</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Chapter 2: TISCI Message Documentation</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../index.html#general">General</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#power-management-pm">Power Management (PM)</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../index.html#resource-management-rm">Resource Management (RM)</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="rm_irq.html">Resource Management IRQ TISCI Message Description</a></li>
<li class="toctree-l3"><a class="reference internal" href="rm_ra.html">Resource Management Ring Accelerator TISCI Message Description</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Resource Management UDMAP TISCI Message Description</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#introduction">Introduction</a></li>
<li class="toctree-l4"><a class="reference internal" href="#tisci-msg-rm-udmap-tx-ch-cfg-udmap-transmit-channel-configure">TISCI_MSG_RM_UDMAP_TX_CH_CFG - UDMAP Transmit Channel Configure</a></li>
<li class="toctree-l4"><a class="reference internal" href="#tisci-msg-rm-udmap-tx-ch-get-cfg-udmap-transmit-channel-get-configuration">TISCI_MSG_RM_UDMAP_TX_CH_GET_CFG - UDMAP Transmit Channel Get Configuration</a></li>
<li class="toctree-l4"><a class="reference internal" href="#tisci-msg-rm-udmap-rx-ch-cfg-udmap-receive-channel-configure">TISCI_MSG_RM_UDMAP_RX_CH_CFG - UDMAP Receive Channel Configure</a></li>
<li class="toctree-l4"><a class="reference internal" href="#tisci-msg-rm-udmap-rx-ch-get-cfg-udmap-receive-channel-get-configuration">TISCI_MSG_RM_UDMAP_RX_CH_GET_CFG - UDMAP Receive Channel Get Configuration</a></li>
<li class="toctree-l4"><a class="reference internal" href="#udmap-receive-flow-configuration">UDMAP Receive Flow Configuration</a></li>
<li class="toctree-l4"><a class="reference internal" href="#udmap-receive-flow-optional-config">UDMAP Receive Flow Optional Config</a></li>
<li class="toctree-l4"><a class="reference internal" href="#tisci-msg-rm-udmap-flow-cfg-udmap-receive-flow-configure">TISCI_MSG_RM_UDMAP_FLOW_CFG - UDMAP Receive Flow Configure</a></li>
<li class="toctree-l4"><a class="reference internal" href="#tisci-msg-rm-udmap-flow-get-cfg-udmap-receive-flow-get-configuration">TISCI_MSG_RM_UDMAP_FLOW_GET_CFG - UDMAP Receive Flow Get Configuration</a></li>
<li class="toctree-l4"><a class="reference internal" href="#tisci-msg-rm-udmap-flow-size-thresh-cfg-udmap-receive-flow-size-threshold-configure">TISCI_MSG_RM_UDMAP_FLOW_SIZE_THRESH_CFG - UDMAP Receive Flow Size Threshold Configure</a></li>
<li class="toctree-l4"><a class="reference internal" href="#tisci-msg-rm-udmap-flow-size-thresh-get-cfg-udmap-receive-flow-size-threshold-get-configuration">TISCI_MSG_RM_UDMAP_FLOW_SIZE_THRESH_GET_CFG - UDMAP Receive Flow Size Threshold Get Configuration</a></li>
<li class="toctree-l4"><a class="reference internal" href="#tisci-msg-rm-udmap-gcfg-cfg-udmap-global-configuration-configure">TISCI_MSG_RM_UDMAP_GCFG_CFG - UDMAP Global Configuration Configure</a></li>
<li class="toctree-l4"><a class="reference internal" href="#tisci-msg-rm-udmap-gcfg-get-cfg-udmap-global-configuration-get-configuration">TISCI_MSG_RM_UDMAP_GCFG_GET_CFG - UDMAP Global Configuration Get Configuration</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="rm_psil.html">Resource Management PSI-L TISCI Message Description</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#secure-management">Secure Management</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../3_boardcfg/index.html">Chapter 3: Board Configuration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../4_trace/index.html">Chapter 4: Interpreting Trace Data</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../5_soc_doc/index.html">Chapter 5: SoC Family Specific Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../6_topic_user_guides/index.html">Chapter 6: Topic User Guides</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
        <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
        <a href="../../index.html">TISCI</a>
      </nav>


      
      <div class="wy-nav-content">
        <div class="rst-content">
          

 



<div role="navigation" aria-label="breadcrumbs navigation">
  <ul class="wy-breadcrumbs">
    <li><a href="../../index.html">Docs</a> &raquo;</li>
      
          <li><a href="../index.html">Chapter 2: TISCI Message Documentation</a> &raquo;</li>
      
    <li>Resource Management UDMAP TISCI Message Description</li>
      <li class="wy-breadcrumbs-aside">
        
          
        
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="resource-management-udmap-tisci-message-description">
<h1>Resource Management UDMAP TISCI Message Description<a class="headerlink" href="#resource-management-udmap-tisci-message-description" title="Permalink to this headline">¶</a></h1>
<div class="section" id="introduction">
<h2>Introduction<a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h2>
<p>This chapter provides information on usage of the RM UDMAP management TISCI
message API parameters.</p>
<table border="1" class="docutils">
<colgroup>
<col width="13%" />
<col width="87%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">TISCI Message ID</th>
<th class="head">Message Name</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0x1200</td>
<td>RESERVED, DO NOT (RE)USE</td>
</tr>
<tr class="row-odd"><td>0x1201</td>
<td>RESERVED, DO NOT (RE)USE</td>
</tr>
<tr class="row-even"><td>0x1210</td>
<td>RESERVED, DO NOT (RE)USE</td>
</tr>
<tr class="row-odd"><td>0x1211</td>
<td>RESERVED, DO NOT (RE)USE</td>
</tr>
<tr class="row-even"><td>0x1220</td>
<td>RESERVED, DO NOT (RE)USE</td>
</tr>
<tr class="row-odd"><td>0x1221</td>
<td>RESERVED, DO NOT (RE)USE</td>
</tr>
<tr class="row-even"><td>0x1205</td>
<td><a class="reference internal" href="#pub-rm-public-udmap-tx-ch-cfg"><span class="std std-ref">TISCI_MSG_RM_UDMAP_TX_CH_CFG</span></a></td>
</tr>
<tr class="row-odd"><td>N/A</td>
<td><a class="reference internal" href="#pub-rm-public-udmap-tx-ch-cfg-response"><span class="std std-ref">TISCI_MSG_RM_UDMAP_TX_CH_CFG Response</span></a></td>
</tr>
<tr class="row-even"><td>0x1206</td>
<td><a class="reference internal" href="#pub-rm-public-udmap-tx-ch-get-cfg"><span class="std std-ref">TISCI_MSG_RM_UDMAP_TX_CH_GET_CFG</span></a></td>
</tr>
<tr class="row-odd"><td>N/A</td>
<td><a class="reference internal" href="#pub-rm-public-udmap-tx-ch-get-cfg-response"><span class="std std-ref">TISCI_MSG_RM_UDMAP_TX_CH_GET_CFG Response</span></a></td>
</tr>
<tr class="row-even"><td>0x1215</td>
<td><a class="reference internal" href="#pub-rm-public-udmap-rx-ch-cfg"><span class="std std-ref">TISCI_MSG_RM_UDMAP_RX_CH_CFG</span></a></td>
</tr>
<tr class="row-odd"><td>N/A</td>
<td><a class="reference internal" href="#pub-rm-public-udmap-rx-ch-cfg-response"><span class="std std-ref">TISCI_MSG_RM_UDMAP_RX_CH_CFG Response</span></a></td>
</tr>
<tr class="row-even"><td>0x1216</td>
<td><a class="reference internal" href="#pub-rm-public-udmap-rx-ch-get-cfg"><span class="std std-ref">TISCI_MSG_RM_UDMAP_RX_CH_GET_CFG</span></a></td>
</tr>
<tr class="row-odd"><td>N/A</td>
<td><a class="reference internal" href="#pub-rm-public-udmap-rx-ch-get-cfg-response"><span class="std std-ref">TISCI_MSG_RM_UDMAP_RX_CH_GET_CFG Response</span></a></td>
</tr>
<tr class="row-even"><td>0x1230</td>
<td><a class="reference internal" href="#pub-rm-public-udmap-flow-cfg"><span class="std std-ref">TISCI_MSG_RM_UDMAP_FLOW_CFG</span></a></td>
</tr>
<tr class="row-odd"><td>N/A</td>
<td><a class="reference internal" href="#pub-rm-public-udmap-flow-cfg-response"><span class="std std-ref">TISCI_MSG_RM_UDMAP_FLOW_CFG Response</span></a></td>
</tr>
<tr class="row-even"><td>0x1231</td>
<td><a class="reference internal" href="#pub-rm-public-udmap-flow-size-thresh-cfg"><span class="std std-ref">TISCI_MSG_RM_UDMAP_FLOW_SIZE_THRESH_CFG</span></a></td>
</tr>
<tr class="row-odd"><td>N/A</td>
<td><a class="reference internal" href="#pub-rm-public-udmap-flow-size-thresh-cfg-response"><span class="std std-ref">TISCI_MSG_RM_UDMAP_FLOW_SIZE_THRESH_CFG Response</span></a></td>
</tr>
<tr class="row-even"><td>0x1232</td>
<td><a class="reference internal" href="#pub-rm-public-udmap-flow-get-cfg"><span class="std std-ref">TISCI_MSG_RM_UDMAP_FLOW_GET_CFG</span></a></td>
</tr>
<tr class="row-odd"><td>N/A</td>
<td><a class="reference internal" href="#pub-rm-public-udmap-flow-get-cfg-response"><span class="std std-ref">TISCI_MSG_RM_UDMAP_FLOW_GET_CFG Response</span></a></td>
</tr>
<tr class="row-even"><td>0x1233</td>
<td><a class="reference internal" href="#pub-rm-public-udmap-flow-size-thresh-get-cfg"><span class="std std-ref">TISCI_MSG_RM_UDMAP_FLOW_SIZE_THRESH_GET_CFG</span></a></td>
</tr>
<tr class="row-odd"><td>N/A</td>
<td><a class="reference internal" href="#pub-rm-public-udmap-flow-size-thresh-get-cfg-response"><span class="std std-ref">TISCI_MSG_RM_UDMAP_FLOW_SIZE_THRESH_GET_CFG Response</span></a></td>
</tr>
<tr class="row-even"><td>0x1240</td>
<td><a class="reference internal" href="#pub-rm-public-udmap-gcfg-cfg"><span class="std std-ref">TISCI_MSG_RM_UDMAP_GCFG_CFG</span></a></td>
</tr>
<tr class="row-odd"><td>N/A</td>
<td><a class="reference internal" href="#pub-rm-public-udmap-gcfg-cfg-response"><span class="std std-ref">TISCI_MSG_RM_UDMAP_GCFG_CFG Response</span></a></td>
</tr>
<tr class="row-even"><td>0x1241</td>
<td><a class="reference internal" href="#pub-rm-public-udmap-gcfg-get-cfg"><span class="std std-ref">TISCI_MSG_RM_UDMAP_GCFG_GET_CFG</span></a></td>
</tr>
<tr class="row-odd"><td>N/A</td>
<td><a class="reference internal" href="#pub-rm-public-udmap-gcfg-get-cfg-response"><span class="std std-ref">TISCI_MSG_RM_UDMAP_GCFG_GET_CFG Response</span></a></td>
</tr>
</tbody>
</table>
<div class="section" id="udmap-valid-parameters-field-usage">
<span id="pub-rm-public-udmap-valid-params"></span><h3>UDMAP Valid Parameters Field Usage<a class="headerlink" href="#udmap-valid-parameters-field-usage" title="Permalink to this headline">¶</a></h3>
<p>Some UDMAP TISCI message APIs make use of a valid_params bit field.  Bits within
the valid_params field define whether or not individual TISCI message
parameters are valid.  When a bit corresponding to a parameter is set (to 1)
the parameter is considered valid and will be programmed into its
corresponding register field, assuming validation of the parameter passes.
When a valid_params bit is not set, i.e. a value of 0, the corresponding
register field is read and used within the validation process of the request.
The register field for a parameter is not programmed if the corresponding
valid_params bit is not set.</p>
</div>
</div>
<div class="section" id="tisci-msg-rm-udmap-tx-ch-cfg-udmap-transmit-channel-configure">
<h2>TISCI_MSG_RM_UDMAP_TX_CH_CFG - UDMAP Transmit Channel Configure<a class="headerlink" href="#tisci-msg-rm-udmap-tx-ch-cfg-udmap-transmit-channel-configure" title="Permalink to this headline">¶</a></h2>
<div class="section" id="udmap-transmit-channel-configure-request">
<span id="pub-rm-public-udmap-tx-ch-cfg"></span><h3>UDMAP Transmit Channel Configure Request<a class="headerlink" href="#udmap-transmit-channel-configure-request" title="Permalink to this headline">¶</a></h3>
<p>The <strong>UDMAP tx channel cfg</strong> TISCI message API is used to configure SoC
Navigator Subsystem UDMAP transmit channels. The API only allows
configuration of a transmit channel by passing the tx channel index and the
Navigator SoC device ID in which the channel is located.  Only the non-real-time
transmit channel registers are programmed as part of the channel configuration.
The host is granted access to the transmit channel real-time registers via the
SoC channelized firewalls based on the RM board configuration.  The OS can
access the channel real-time registers directly after transmit channel
configuration is complete.</p>
<p>The UDMAP global invalid receive flow event and per transmit channel output
event (OES) and error output event (EOES) registers are not programmed as part
of the <strong>UDMAP tx channel cfg</strong> API. They’re programmed internally via the
<a class="reference internal" href="rm_irq.html#pub-rm-irq-route-set"><span class="std std-ref">RM IRQ Set</span></a> message.</p>
<p>The <strong>UDMAP tx channel cfg</strong> API can be used to configure transmit channels
within any Navigator Subsystem UDMAP on the device.</p>
<div class="section" id="usage">
<h4>Usage<a class="headerlink" href="#usage" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="75%" />
<col width="25%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td><strong>Message Type</strong></td>
<td>Normal</td>
</tr>
<tr class="row-even"><td><strong>Secure Queue Only?</strong></td>
<td>No</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="tisci-message-id">
<h4>TISCI Message ID<a class="headerlink" href="#tisci-message-id" title="Permalink to this headline">¶</a></h4>
<p><p><code class="docutils literal"><span class="pre">TISCI_MSG_RM_UDMAP_TX_CH_CFG</span>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160; <span class="pre">(0x1205U)</span></code></p>
<p>RM TISCI message to configure a Navigator Subsystem UDMAP transmit channel</p>
</p>
</div>
<div class="section" id="udmap-transmit-channel-configure-message-parameters">
<h4>UDMAP Transmit Channel Configure Message Parameters<a class="headerlink" href="#udmap-transmit-channel-configure-message-parameters" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="20%" />
<col width="52%" />
<col width="18%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Parameter</th>
<th class="head">Type</th>
<th class="head">Valid Values</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>hdr</td>
<td>Generic TISCI message header (8 bytes)</td>
<td><a class="reference internal" href="../../5_soc_doc/am6x/hosts.html"><span class="doc">Valid Host IDs</span></a></td>
<td>Generic TISCI message header.
Contains the message ID, host ID,
sequence number, and any flags</td>
</tr>
<tr class="row-odd"><td>valid_params</td>
<td>u32</td>
<td><a class="reference internal" href="#pub-rm-public-udmap-tx-ch-cfg-valid-params"><span class="std std-ref">UDMAP Transmit Channel Configuration Valid Parameters</span></a></td>
<td>Bitfield defining validity of UDMAP
transmit channel configuration
parameters.  The channel
configuration fields are not valid,
and will not be used, if their
corresponding valid bit is zero.</td>
</tr>
<tr class="row-even"><td>nav_id</td>
<td>u16</td>
<td><a class="reference internal" href="../../5_soc_doc/am6x/navss.html#pub-soc-am6x-navss-ids"><span class="std std-ref">Valid Navigator Subsystem UDMAP Device IDs</span></a></td>
<td>The SoC-specific Device ID of the
Navigator subsystem UDMAP in which
the transmit channel is located.</td>
</tr>
<tr class="row-odd"><td>index</td>
<td>u16</td>
<td><a class="reference internal" href="../../5_soc_doc/am6x/navss.html#pub-soc-am6x-udmap-channel-and-flow-indices"><span class="std std-ref">Valid Navigator Subsystem Transmit Channel Indices</span></a></td>
<td>Specifies the requested transmit
channel index for configuration</td>
</tr>
<tr class="row-even"><td>tx_pause_on_err</td>
<td>u8</td>
<td><ol class="first last arabic simple" start="0">
<li><ul class="first">
<li>Disabled or (1) - Enabled</li>
</ul>
</li>
</ol>
</td>
<td>Transmit channel pause on error
configuration.  The register field
is programmed if tx_pause_on_err’s
valid bit is set.</td>
</tr>
<tr class="row-odd"><td>tx_filt_einfo</td>
<td>u8</td>
<td><ol class="first last arabic simple" start="0">
<li><ul class="first">
<li>Disabled or (1) - Enabled</li>
</ul>
</li>
</ol>
</td>
<td>Transmit channel extended packet
information.  The register field is
programmed if tx_filt_einfo’s
valid bit is set.</td>
</tr>
<tr class="row-even"><td>tx_filt_pswords</td>
<td>u8</td>
<td><ol class="first last arabic simple" start="0">
<li><ul class="first">
<li>Disabled or (1) - Enabled</li>
</ul>
</li>
</ol>
</td>
<td>Transmit channel protocol specific
word passing.  The register field
is programmed if tx_filt_pswords’s
valid bit is set.</td>
</tr>
<tr class="row-odd"><td>tx_atype</td>
<td>u8</td>
<td><ol class="first last arabic simple" start="0">
<li><ul class="first">
<li>Physical addresses, (1) - Intermediate addresses, (2) - Virtual addresses</li>
</ul>
</li>
</ol>
</td>
<td>Transmit channel non Ring
Accelerator access pointer
interpretation configuration.  The
register field is programmed if
tx_atype’s valid bit is set.</td>
</tr>
<tr class="row-even"><td>tx_chan_type</td>
<td>u8</td>
<td>(2) - Packet transfers using pass by reference rings, (10) - 3rd party DMA transfers using pass by
reference rings, (11) - 3rd party DMA transfers using pass by value rings, (12) - 3rd party block copy
DMA transfers using pass by reference rings, (13) - 3rd party block copy DMA transfers using pass by
value rings | Transmit channel functional channel type and work passing mechanism.</td>
<td>Transmit channel functional channel
type and work passing mechanism.
The parameter is valid if
tx_chan_type’s valid bit is set.</td>
</tr>
<tr class="row-odd"><td>tx_supr_tdpkt</td>
<td>u8</td>
<td><ol class="first last arabic simple" start="0">
<li><ul class="first">
<li>Disabled or (1) - Enabled</li>
</ul>
</li>
</ol>
</td>
<td>Transmit channel tear down packet
generation suppression.  The
register field is programmed if
tx_supr_tdpkt’s valid bit is set.</td>
</tr>
<tr class="row-even"><td>tx_fetch_size</td>
<td>u16</td>
<td>Cannot be greater than 127</td>
<td>Transmit channel number of 32-bit
descriptor words to fetch. The user
must make sure to set the maximum
word count that can pass through
the channel for any allowed
descriptor type.  The register
field is programmed if
tx_fetch_size’s valid bit is set.</td>
</tr>
<tr class="row-odd"><td>tx_credit_count</td>
<td>u8</td>
<td>Cannot be greater than 7</td>
<td>Transmit channel transfer request
credit count. Specifies how many
credits for complete TRs are
available. This field is only used
when configuring a transmit
channel of external type.  The
register field is programmed if
tx_credit_count’s valid bit is
set.</td>
</tr>
<tr class="row-even"><td>txcq_qnum</td>
<td>u16</td>
<td>Valid, assigned ring</td>
<td>Transmit channel completion queue.
The specified completion queue must
be assigned to the host, or a
subordinate of the host, requesting
configuration of the transmit
channel.  The register field is
programmed if txcq_qnum’s valid
bit is set.</td>
</tr>
<tr class="row-odd"><td>tx_priority</td>
<td>u8</td>
<td>Transmit channel transmit priority</td>
<td>The register field is programmed
if tx_priority’s valid bit is set.</td>
</tr>
<tr class="row-even"><td>tx_qos</td>
<td>u8</td>
<td>Transmit channel QoS value</td>
<td>Transmit channel transmit qos
value.  The register field is
programmed if tx_qos’s valid bit
is set.</td>
</tr>
<tr class="row-odd"><td>tx_orderid</td>
<td>u8</td>
<td>Transmit channel bus order ID</td>
<td>Transmit channel bus order id.
The register field is programmed
if tx_orderid’s valid bit is set.</td>
</tr>
<tr class="row-even"><td>fdepth</td>
<td>u16</td>
<td>Check the UDMAP section of the TRM for restrictions regarding this parameter. Reset value is 0x400.</td>
<td>Channel FIFO depth configuration.
Sets the number of Tx FIFO bytes
which are allowed to be stored for
the channel.  The TISCI message
is rejected if a non-zero, valid,
value is provided during external
channel configuration.
The register field is programmed if
fdepth’s valid bit is set.</td>
</tr>
<tr class="row-odd"><td>tx_sched_priority</td>
<td>u8</td>
<td><ol class="first last arabic simple" start="0">
<li><ul class="first">
<li>High priority, (1) - Medium-high priority, (2) - Medium-low priority, (3) - Low priority</li>
</ul>
</li>
</ol>
</td>
<td>Tx scheduling priority
configuration.  The register field
is programmed if
tx_sched_priority’s valid bit is
set.</td>
</tr>
<tr class="row-even"><td>tx_burst_size</td>
<td>u8</td>
<td><ol class="first last arabic simple">
<li><ul class="first">
<li>64 bytes, (2) - 128 bytes, (3) - 256 bytes</li>
</ul>
</li>
</ol>
</td>
<td>UDMAP transmit channel burst size
configuration.  The register is
programmed if the corresponding
valid bit is set.  This field is
not supported on some SoCs.  On
SoCs that do not support this
field the input is quietly ignored
even if the valid bit is set.</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="udmap-transmit-channel-configuration-valid-parameters">
<span id="pub-rm-public-udmap-tx-ch-cfg-valid-params"></span><h4>UDMAP Transmit Channel Configuration Valid Parameters<a class="headerlink" href="#udmap-transmit-channel-configuration-valid-parameters" title="Permalink to this headline">¶</a></h4>
<p>The following table describes the valid bit mappings for the UDMAP transmit
channel configure message optional parameters:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="79%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">valid_params Bit</th>
<th class="head">Corresponding tisci_msg_rm_udmap_tx_ch_cfg_req Optional Parameter</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>tx_pause_on_err</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>tx_atype</td>
</tr>
<tr class="row-even"><td>2</td>
<td>tx_chan_type</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>tx_fetch_size</td>
</tr>
<tr class="row-even"><td>4</td>
<td>txcq_qnum</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>tx_priority</td>
</tr>
<tr class="row-even"><td>6</td>
<td>tx_qos</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>tx_orderid</td>
</tr>
<tr class="row-even"><td>8</td>
<td>tx_sched_priority</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>tx_filt_einfo</td>
</tr>
<tr class="row-even"><td>10</td>
<td>tx_filt_pswords</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>tx_supr_tdpkt</td>
</tr>
<tr class="row-even"><td>12</td>
<td>tx_credit_count</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>fdepth</td>
</tr>
<tr class="row-even"><td>14</td>
<td>tx_burst_size</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section" id="udmap-transmit-channel-configure-response">
<span id="pub-rm-public-udmap-tx-ch-cfg-response"></span><h3>UDMAP Transmit Channel Configure Response<a class="headerlink" href="#udmap-transmit-channel-configure-response" title="Permalink to this headline">¶</a></h3>
<p>The <strong>udmap tx channel cfg response</strong> message returns the result status of the
processed <strong>udmap tx channel cfg</strong> message.</p>
<div class="section" id="udmap-transmit-channel-configure-response-message-parameters">
<h4>UDMAP Transmit Channel Configure Response Message Parameters<a class="headerlink" href="#udmap-transmit-channel-configure-response-message-parameters" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="10%" />
<col width="26%" />
<col width="48%" />
<col width="17%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Parameter</th>
<th class="head">Type</th>
<th class="head">Valid Values</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>hdr</td>
<td>Generic TISCI message header (8 bytes)</td>
<td><a class="reference internal" href="../../5_soc_doc/am6x/hosts.html"><span class="doc">Valid Host IDs</span></a></td>
<td>Generic TISCI message
header. Contains the
message ID, host ID,
sequence number, and any
return flags</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
<div class="section" id="tisci-msg-rm-udmap-tx-ch-get-cfg-udmap-transmit-channel-get-configuration">
<h2>TISCI_MSG_RM_UDMAP_TX_CH_GET_CFG - UDMAP Transmit Channel Get Configuration<a class="headerlink" href="#tisci-msg-rm-udmap-tx-ch-get-cfg-udmap-transmit-channel-get-configuration" title="Permalink to this headline">¶</a></h2>
<div class="section" id="udmap-transmit-channel-get-configuration-request">
<span id="pub-rm-public-udmap-tx-ch-get-cfg"></span><h3>UDMAP Transmit Channel Get Configuration Request<a class="headerlink" href="#udmap-transmit-channel-get-configuration-request" title="Permalink to this headline">¶</a></h3>
<p>The <strong>udmap_tx_ch get cfg</strong> TISCI message API is used to retrieve the
non-real-time registers field settings, or the hardware reset register
settings, for a UDMAP transmit channel.  The host, or a supervisor of the host,
who owns the transmit channel must be the requesting host. The register field
values are returned in the <strong>udmap_tx_ch get cfg response</strong> message.</p>
<p>The <strong>udmap_tx_ch_get cfg</strong> API can be used to retrieve UDMAP transmit channel
configurations within any Navigator Subsystem on the device.</p>
<div class="section" id="id1">
<h4>Usage<a class="headerlink" href="#id1" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="75%" />
<col width="25%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td><strong>Message Type</strong></td>
<td>Normal</td>
</tr>
<tr class="row-even"><td><strong>Secure Queue Only?</strong></td>
<td>No</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="id2">
<h4>TISCI Message ID<a class="headerlink" href="#id2" title="Permalink to this headline">¶</a></h4>
<p><p><code class="docutils literal"><span class="pre">TISCI_MSG_RM_UDMAP_TX_CH_GET_CFG</span>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160; <span class="pre">(0x1206U)</span></code></p>
<p>RM TISCI message to get the register cfg for a Navigator Subsystem UDMAP
 transmit channel</p>
</p>
</div>
<div class="section" id="udmap-transmit-channel-get-configuration-message-parameters">
<h4>UDMAP Transmit Channel Get Configuration Message Parameters<a class="headerlink" href="#udmap-transmit-channel-get-configuration-message-parameters" title="Permalink to this headline">¶</a></h4>
<p><p><strong>struct tisci_msg_rm_udmap_tx_ch_get_cfg_req</strong></p>
<p>Get Navigator Subsystem UDMAP transmit channel’s non-real-time register configuration</p>
<table border="1" class="docutils">
<colgroup>
<col width="5%" />
<col width="7%" />
<col width="88%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Parameter</th>
<th class="head">Type</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>hdr</td>
<td>struct tisci_header</td>
<td>Standard TISCI header</td>
</tr>
<tr class="row-odd"><td>nav_id</td>
<td>u16</td>
<td>SoC device ID of Navigator Subsystem in which the UDMAP transmit channel is located</td>
</tr>
<tr class="row-even"><td>index</td>
<td>u16</td>
<td>UDMAP transmit channel index.</td>
</tr>
<tr class="row-odd"><td>get_reset_cfg</td>
<td>u8</td>
<td>Switch defining which UDMAP tx ch configuration is returned: &#64;ref TISCI_MSG_VALUE_RM_UDMAP_GET_CFG_REG - Return non-real-time register configuration &#64;ref TISCI_MSG_VALUE_RM_UDMAP_GET_CFG_RESET - Return non-real-time register hardware reset value configuration</td>
</tr>
</tbody>
</table>
<p>Gets the configuration of the non-real-time register fields of a UDMAP
 transmit channel.  The host, or a supervisor of the host, who owns the
 channel must be the requesting host.  The values of the non-real-time
 registers are returned in &#64;ref tisci_msg_rm_udmap_tx_ch_get_cfg_resp.
 The reset_cfg parameter is used to request either the existing
 non-real-time register values or the hardware reset values for the UDMAP
 transmit channel’s register fields.</p>
</p>
</div>
</div>
<div class="section" id="udmap-transmit-channel-get-configuration-response">
<span id="pub-rm-public-udmap-tx-ch-get-cfg-response"></span><h3>UDMAP Transmit Channel Get Configuration Response<a class="headerlink" href="#udmap-transmit-channel-get-configuration-response" title="Permalink to this headline">¶</a></h3>
<p>The <strong>udmap_tx_ch get cfg response</strong> TISCI message contains the UDMAP transmit
channel’s non-real-time register field values.</p>
<div class="section" id="udmap-transmit-channel-get-configuration-response-message-parameters">
<h4>UDMAP Transmit Channel Get Configuration Response Message Parameters<a class="headerlink" href="#udmap-transmit-channel-get-configuration-response-message-parameters" title="Permalink to this headline">¶</a></h4>
<p><p><strong>struct tisci_msg_rm_udmap_tx_ch_get_cfg_resp</strong></p>
<p>UDMAP transmit channel get configuration response message</p>
<table border="1" class="docutils">
<colgroup>
<col width="11%" />
<col width="12%" />
<col width="78%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Parameter</th>
<th class="head">Type</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>hdr</td>
<td>struct tisci_header</td>
<td>Standard TISCI header</td>
</tr>
<tr class="row-odd"><td>tx_pause_on_err</td>
<td>u8</td>
<td>UDMAP transmit channel pause on error configuration</td>
</tr>
<tr class="row-even"><td>tx_filt_einfo</td>
<td>u8</td>
<td>UDMAP transmit channel extended packet information passing configuration</td>
</tr>
<tr class="row-odd"><td>tx_filt_pswords</td>
<td>u8</td>
<td>UDMAP transmit channel protocol specific word passing configuration</td>
</tr>
<tr class="row-even"><td>tx_atype</td>
<td>u8</td>
<td>UDMAP transmit channel non Ring Accelerator access pointer interpretation</td>
</tr>
<tr class="row-odd"><td>tx_chan_type</td>
<td>u8</td>
<td>UDMAP transmit channel functional channel type and work passing mechanism</td>
</tr>
<tr class="row-even"><td>tx_supr_tdpkt</td>
<td>u8</td>
<td>UDMAP transmit channel teardown packet generation suppression</td>
</tr>
<tr class="row-odd"><td>tx_fetch_size</td>
<td>u16</td>
<td>UDMAP transmit channel number of 32-bit descriptor words to fetch</td>
</tr>
<tr class="row-even"><td>tx_credit_count</td>
<td>u8</td>
<td>UDMAP transmit channel transfer request credit count</td>
</tr>
<tr class="row-odd"><td>txcq_qnum</td>
<td>u16</td>
<td>UDMAP transmit channel completion queue</td>
</tr>
<tr class="row-even"><td>tx_priority</td>
<td>u8</td>
<td>UDMAP transmit channel transmit priority</td>
</tr>
<tr class="row-odd"><td>tx_qos</td>
<td>u8</td>
<td>UDMAP transmit channel transmit qos value</td>
</tr>
<tr class="row-even"><td>tx_orderid</td>
<td>u8</td>
<td>UDMAP transmit channel bus order id</td>
</tr>
<tr class="row-odd"><td>fdepth</td>
<td>u16</td>
<td>UDMAP transmit channel FIFO depth</td>
</tr>
<tr class="row-even"><td>tx_sched_priority</td>
<td>u8</td>
<td>UDMAP transmit channel tx scheduling priority</td>
</tr>
<tr class="row-odd"><td>tx_burst_size</td>
<td>u8</td>
<td>UDMAP transmit channel burst size.  This field is not supported on some SoCs. Zeroes are returned on SoCs that do not support this field.</td>
</tr>
</tbody>
</table>
<p>Response received by host processor after RM has handled
 &#64;ref tisci_msg_rm_udmap_tx_ch_get_cfg_req.  The response contains the
 transmit channel’s non-real-time register values.</p>
</p>
</div>
</div>
</div>
<div class="section" id="tisci-msg-rm-udmap-rx-ch-cfg-udmap-receive-channel-configure">
<h2>TISCI_MSG_RM_UDMAP_RX_CH_CFG - UDMAP Receive Channel Configure<a class="headerlink" href="#tisci-msg-rm-udmap-rx-ch-cfg-udmap-receive-channel-configure" title="Permalink to this headline">¶</a></h2>
<div class="section" id="udmap-receive-channel-configure">
<span id="pub-rm-public-udmap-rx-ch-cfg"></span><h3>UDMAP Receive Channel Configure<a class="headerlink" href="#udmap-receive-channel-configure" title="Permalink to this headline">¶</a></h3>
<p>The <strong>UDMAP rx channel cfg</strong> TISCI message API is used to configure SoC
Navigator Subsystem UDMAP receive channels. The API only allows
configuration of a receive channel by passing the rx channel index and the
Navigator SoC device ID in which the channel is located.  Only the non-real-time
receive channel registers are programmed as part of the channel configuration.
The host is granted access to the receive channel real-time registers via the
SoC channelized firewalls based on the RM board configuration.  The OS can
access the channel real-time registers directly after receive channel
configuration is complete.</p>
<p>The UDMAP global invalid receive flow event and per receive channel output
event (OES) and error output event (EOES) registers are not programmed as part
of the <strong>UDMAP rx channel cfg</strong> API. They’re programmed internally via the
<a class="reference internal" href="rm_irq.html#pub-rm-irq-route-set"><span class="std std-ref">RM IRQ Set</span></a> message.</p>
<p>The <strong>UDMAP rx channel cfg</strong> API can be used to configure receive channels
within any Navigator Subsystem UDMAP on the device.</p>
<div class="section" id="id3">
<h4>Usage<a class="headerlink" href="#id3" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="75%" />
<col width="25%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td><strong>Message Type</strong></td>
<td>Normal</td>
</tr>
<tr class="row-even"><td><strong>Secure Queue Only?</strong></td>
<td>No</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="id4">
<h4>TISCI Message ID<a class="headerlink" href="#id4" title="Permalink to this headline">¶</a></h4>
<p><p><code class="docutils literal"><span class="pre">TISCI_MSG_RM_UDMAP_RX_CH_CFG</span>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160; <span class="pre">(0x1215U)</span></code></p>
<p>RM TISCI message to configure a Navigator Subsystem UDMAP receive channel</p>
</p>
</div>
<div class="section" id="udmap-receive-channel-configure-message-parameters">
<h4>UDMAP Receive Channel Configure Message Parameters<a class="headerlink" href="#udmap-receive-channel-configure-message-parameters" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="20%" />
<col width="52%" />
<col width="18%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Parameter</th>
<th class="head">Type</th>
<th class="head">Valid Values</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>hdr</td>
<td>Generic TISCI message header (8 bytes)</td>
<td><a class="reference internal" href="../../5_soc_doc/am6x/hosts.html"><span class="doc">Valid Host IDs</span></a></td>
<td>Generic TISCI message header.
Contains the message ID, host ID,
sequence number, and any flags</td>
</tr>
<tr class="row-odd"><td>valid_params</td>
<td>u32</td>
<td><a class="reference internal" href="#pub-rm-public-udmap-rx-ch-cfg-valid-params"><span class="std std-ref">UDMAP Receive Channel Configuration Valid Parameters</span></a></td>
<td>Bitfield defining validity of UDMAP
receive channel configuration
parameters.  The channel
configuration fields are not valid,
and will not be used, if their
corresponding valid bit is zero.</td>
</tr>
<tr class="row-even"><td>nav_id</td>
<td>u16</td>
<td><a class="reference internal" href="../../5_soc_doc/am6x/navss.html#pub-soc-am6x-navss-ids"><span class="std std-ref">Valid Navigator Subsystem UDMAP Device IDs</span></a></td>
<td>The SoC-specific Device ID of the
Navigator subsystem UDMAP in which
the receive channel is located.</td>
</tr>
<tr class="row-odd"><td>index</td>
<td>u16</td>
<td><a class="reference internal" href="../../5_soc_doc/am6x/navss.html#pub-soc-am6x-udmap-channel-and-flow-indices"><span class="std std-ref">Valid Navigator Subsystem Receive Channel Indices</span></a></td>
<td>Specifies the requested receive
channel index for configuration</td>
</tr>
<tr class="row-even"><td>rx_fetch_size</td>
<td>u16</td>
<td>Cannot be greater than 127</td>
<td>Receive channel number of 32-bit
descriptor words to fetch. The user
must make sure to set the maximum
word count that can pass through
the channel for any allowed
descriptor type.  The register
field is programmed if
rx_fetch_size’s valid bit is set.</td>
</tr>
<tr class="row-odd"><td>rxcq_qnum</td>
<td>u16</td>
<td>Valid, assigned ring</td>
<td>Receive channel completion queue.
The specified completion queue must
be assigned to the host, or a
subordinate of the host, requesting
configuration of the receive
channel.  The register field is
programmed if rxcq_qnum’s valid
bit is set.</td>
</tr>
<tr class="row-even"><td>rx_priority</td>
<td>u8</td>
<td>Receive channel receive priority</td>
<td>The register field is programmed
if rx_priority’s valid bit is set.</td>
</tr>
<tr class="row-odd"><td>rx_qos</td>
<td>u8</td>
<td>Receive channel QoS value</td>
<td>Receive channel receive qos
value.  The register field is
programmed if rx_qos’s valid bit
is set.</td>
</tr>
<tr class="row-even"><td>rx_orderid</td>
<td>u8</td>
<td>Receive channel bus order ID</td>
<td>Receive channel bus order id.
The register field is programmed
if rx_orderid’s valid bit is set.</td>
</tr>
<tr class="row-odd"><td>rx_sched_priority</td>
<td>u8</td>
<td><ol class="first last arabic simple" start="0">
<li><ul class="first">
<li>High priority, (1) - Medium-high priority, (2) - Medium-low priority, (3) - Low priority</li>
</ul>
</li>
</ol>
</td>
<td>Rx scheduling priority
configuration.  The register field
is programmed if
rx_sched_priority’s valid bit is
set.</td>
</tr>
<tr class="row-even"><td>flowid_start</td>
<td>u16</td>
<td><a class="reference internal" href="../../5_soc_doc/am6x/navss.html#pub-soc-am6x-udmap-channel-and-flow-indices"><span class="std std-ref">Common Navigator Subsystem Receive Flow Indices</span></a></td>
<td>Specifies the starting index for
flow IDs the receive channel is to
make use of beyond the default,
statically mapped flow.  The
additional flows must be assigned
to the host, or a subordinate of
the host, requesting configuration
of the receive channel.  The
register field is programmed if
flowid_start and flowid_cnt valid
bits are set.</td>
</tr>
<tr class="row-odd"><td>flowid_cnt</td>
<td>u16</td>
<td>flowid_cnt such that flowid_start + flowid_cnt cannot exceed number of receive flows in receive
channel’s Navigator Subsystem</td>
<td>Receive channel rx flow ID count
starting at flowid_start index.
This field specifies how many flow
IDs are in the additional
contiguous range of legal flow IDs
for the channel.  The additional
flows must be assigned to the host,
or a subordinate of the host,
requesting configuration of the
receive channel.  The register
field is programmed if flowid_start
and flowid_cnt valid bits are set.</td>
</tr>
<tr class="row-even"><td>rx_pause_on_err</td>
<td>u8</td>
<td><ol class="first last arabic simple" start="0">
<li><ul class="first">
<li>Disabled or (1) - Enabled</li>
</ul>
</li>
</ol>
</td>
<td>Receive channel pause on error
configuration.  The register field
is programmed if rx_pause_on_err’s
valid bit is set.</td>
</tr>
<tr class="row-odd"><td>rx_atype</td>
<td>u8</td>
<td><ol class="first last arabic simple" start="0">
<li><ul class="first">
<li>Physical addresses, (1) - Intermediate addresses, (2) - Virtual addresses</li>
</ul>
</li>
</ol>
</td>
<td>Receive channel non Ring
Accelerator access pointer
interpretation configuration.  The
register field is programmed if
rx_atype’s valid bit is set.</td>
</tr>
<tr class="row-even"><td>rx_chan_type</td>
<td>u8</td>
<td>(2) - Packet transfers using pass by reference rings, (3) - Packet transfers using pass by reference
rings with single buffer packet mode enabled, (10) - 3rd party DMA transfers using pass by reference
rings, (11) - 3rd party DMA transfers using pass by value rings, (12) - 3rd party block copy DMA
transfers using pass by reference rings, (13) - 3rd party block copy DMA transfers using pass by value
rings.</td>
<td>Receive channel functional channel
type and work passing mechanism.
The register field is programmed if
rx_chan_type’s valid bit is set.</td>
</tr>
<tr class="row-odd"><td>rx_ignore_short</td>
<td>u8</td>
<td><ol class="first last arabic simple" start="0">
<li><ul class="first">
<li>Short packets treated as exceptions, (1) - Short packets ignored</li>
</ul>
</li>
</ol>
</td>
<td>Receive channel short packet
treatment.  The register field is
programmed if rx_ignore_short’s
valid bit is set.</td>
</tr>
<tr class="row-even"><td>rx_ignore_long</td>
<td>u8</td>
<td><ol class="first last arabic simple" start="0">
<li><ul class="first">
<li>Long packets treated as exceptions, (1) - Long packets ignored</li>
</ul>
</li>
</ol>
</td>
<td>Receive channel long packet
treatment.  The register field is
programmed if rx_ignore_long’s
valid bit is set.</td>
</tr>
<tr class="row-odd"><td>rx_burst_size</td>
<td>u8</td>
<td><ol class="first last arabic simple">
<li><ul class="first">
<li>64 bytes, (2) - 128 bytes, (3) - 256 bytes</li>
</ul>
</li>
</ol>
</td>
<td>UDMAP receive channel burst size
configuration.  The register is
programmed if the corresponding
valid bit is set.  This field is
not supported on some SoCs.  On
SoCs that do not support this
field the input is quietly ignored
even if the valid bit is set.</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="udmap-receive-channel-configuration-valid-parameters">
<span id="pub-rm-public-udmap-rx-ch-cfg-valid-params"></span><h4>UDMAP Receive Channel Configuration Valid Parameters<a class="headerlink" href="#udmap-receive-channel-configuration-valid-parameters" title="Permalink to this headline">¶</a></h4>
<p>The following table describes the valid bit mappings for the UDMAP receive
channel configure message optional parameters:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="79%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">valid_params Bit</th>
<th class="head">Corresponding tisci_msg_rm_udmap_rx_ch_cfg_req Optional Parameter</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>rx_pause_on_err</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>rx_atype</td>
</tr>
<tr class="row-even"><td>2</td>
<td>rx_chan_type</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>rx_fetch_size</td>
</tr>
<tr class="row-even"><td>4</td>
<td>rxcq_qnum</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>rx_priority</td>
</tr>
<tr class="row-even"><td>6</td>
<td>rx_qos</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>rx_orderid</td>
</tr>
<tr class="row-even"><td>8</td>
<td>rx_sched_priority</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>flowid_start</td>
</tr>
<tr class="row-even"><td>10</td>
<td>flowid_cnt</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>rx_ignore_short</td>
</tr>
<tr class="row-even"><td>12</td>
<td>rx_ignore_long</td>
</tr>
<tr class="row-odd"><td>14</td>
<td>rx_burst_size</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section" id="udmap-receive-channel-configure-response">
<span id="pub-rm-public-udmap-rx-ch-cfg-response"></span><h3>UDMAP Receive Channel Configure Response<a class="headerlink" href="#udmap-receive-channel-configure-response" title="Permalink to this headline">¶</a></h3>
<p>The <strong>udmap rx channel cfg response</strong> message returns the result status of the
processed <strong>udmap rx channel cfg</strong> message.</p>
<div class="section" id="udmap-receive-channel-configure-response-message-parameters">
<h4>UDMAP Receive Channel Configure Response Message Parameters<a class="headerlink" href="#udmap-receive-channel-configure-response-message-parameters" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="10%" />
<col width="26%" />
<col width="48%" />
<col width="17%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Parameter</th>
<th class="head">Type</th>
<th class="head">Valid Values</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>hdr</td>
<td>Generic TISCI message header (8 bytes)</td>
<td><a class="reference internal" href="../../5_soc_doc/am6x/hosts.html"><span class="doc">Valid Host IDs</span></a></td>
<td>Generic TISCI message
header. Contains the
message ID, host ID,
sequence number, and any
return flags</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
<div class="section" id="tisci-msg-rm-udmap-rx-ch-get-cfg-udmap-receive-channel-get-configuration">
<h2>TISCI_MSG_RM_UDMAP_RX_CH_GET_CFG - UDMAP Receive Channel Get Configuration<a class="headerlink" href="#tisci-msg-rm-udmap-rx-ch-get-cfg-udmap-receive-channel-get-configuration" title="Permalink to this headline">¶</a></h2>
<div class="section" id="udmap-receive-channel-get-configuration-request">
<span id="pub-rm-public-udmap-rx-ch-get-cfg"></span><h3>UDMAP Receive Channel Get Configuration Request<a class="headerlink" href="#udmap-receive-channel-get-configuration-request" title="Permalink to this headline">¶</a></h3>
<p>The <strong>udmap_rx_ch get cfg</strong> TISCI message API is used to retrieve the
non-real-time registers field settings, or the hardware reset register
settings, for a UDMAP receive channel.  The host, or a supervisor of the host,
who owns the receive channel must be the requesting host. The register field
values are returned in the <strong>udmap_rx_ch get cfg response</strong> message.</p>
<p>The <strong>udmap_rx_ch_get cfg</strong> API can be used to retrieve UDMAP receive channel
configurations within any Navigator Subsystem on the device.</p>
<div class="section" id="id5">
<h4>Usage<a class="headerlink" href="#id5" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="75%" />
<col width="25%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td><strong>Message Type</strong></td>
<td>Normal</td>
</tr>
<tr class="row-even"><td><strong>Secure Queue Only?</strong></td>
<td>No</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="id6">
<h4>TISCI Message ID<a class="headerlink" href="#id6" title="Permalink to this headline">¶</a></h4>
<p><p><code class="docutils literal"><span class="pre">TISCI_MSG_RM_UDMAP_RX_CH_GET_CFG</span>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160; <span class="pre">(0x1216U)</span></code></p>
<p>RM TISCI message to get the register cfg for a Navigator Subsystem UDMAP
 receive channel</p>
</p>
</div>
<div class="section" id="udmap-receive-channel-get-configuration-message-parameters">
<h4>UDMAP Receive Channel Get Configuration Message Parameters<a class="headerlink" href="#udmap-receive-channel-get-configuration-message-parameters" title="Permalink to this headline">¶</a></h4>
<p><p><strong>struct tisci_msg_rm_udmap_rx_ch_get_cfg_req</strong></p>
<p>Get Navigator Subsystem UDMAP receive channel’s non-real-time register configuration</p>
<table border="1" class="docutils">
<colgroup>
<col width="5%" />
<col width="7%" />
<col width="88%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Parameter</th>
<th class="head">Type</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>hdr</td>
<td>struct tisci_header</td>
<td>Standard TISCI header</td>
</tr>
<tr class="row-odd"><td>nav_id</td>
<td>u16</td>
<td>SoC device ID of Navigator Subsystem in which the UDMAP receive channel is located</td>
</tr>
<tr class="row-even"><td>index</td>
<td>u16</td>
<td>UDMAP receive channel index.</td>
</tr>
<tr class="row-odd"><td>get_reset_cfg</td>
<td>u8</td>
<td>Switch defining which UDMAP rx ch configuration is returned: &#64;ref TISCI_MSG_VALUE_RM_UDMAP_GET_CFG_REG - Return non-real-time register configuration &#64;ref TISCI_MSG_VALUE_RM_UDMAP_GET_CFG_RESET - Return non-real-time register hardware reset value configuration</td>
</tr>
</tbody>
</table>
<p>Gets the configuration of the non-real-time register fields of a UDMAP
 receive channel.  The host, or a supervisor of the host, who owns the
 channel must be the requesting host.  The values of the non-real-time
 registers are returned in &#64;ref tisci_msg_rm_udmap_rx_ch_get_cfg_resp.
 The reset_cfg parameter is used to request either the existing
 non-real-time register values or the hardware reset values for the UDMAP
 receive channel’s register fields.</p>
</p>
</div>
</div>
<div class="section" id="udmap-receive-channel-get-configuration-response">
<span id="pub-rm-public-udmap-rx-ch-get-cfg-response"></span><h3>UDMAP Receive Channel Get Configuration Response<a class="headerlink" href="#udmap-receive-channel-get-configuration-response" title="Permalink to this headline">¶</a></h3>
<p>The <strong>udmap_rx_ch get cfg response</strong> TISCI message contains the UDMAP receive
channel’s non-real-time register field values.</p>
<div class="section" id="udmap-receive-channel-get-configuration-response-message-parameters">
<h4>UDMAP Receive Channel Get Configuration Response Message Parameters<a class="headerlink" href="#udmap-receive-channel-get-configuration-response-message-parameters" title="Permalink to this headline">¶</a></h4>
<p><p><strong>struct tisci_msg_rm_udmap_rx_ch_get_cfg_resp</strong></p>
<p>UDMAP receive channel get configuration response message</p>
<table border="1" class="docutils">
<colgroup>
<col width="11%" />
<col width="12%" />
<col width="78%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Parameter</th>
<th class="head">Type</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>hdr</td>
<td>struct tisci_header</td>
<td>Standard TISCI header</td>
</tr>
<tr class="row-odd"><td>rx_fetch_size</td>
<td>u16</td>
<td>UDMAP receive channel number of 32-bit descriptor words to fetch</td>
</tr>
<tr class="row-even"><td>rxcq_qnum</td>
<td>u16</td>
<td>UDMAP receive channel completion queue</td>
</tr>
<tr class="row-odd"><td>rx_priority</td>
<td>u8</td>
<td>UDMAP receive channel receive priority</td>
</tr>
<tr class="row-even"><td>rx_qos</td>
<td>u8</td>
<td>UDMAP receive channel receive qos value</td>
</tr>
<tr class="row-odd"><td>rx_orderid</td>
<td>u8</td>
<td>UDMAP receive channel bus order id</td>
</tr>
<tr class="row-even"><td>rx_sched_priority</td>
<td>u8</td>
<td>UDMAP receive channel rx scheduling priority</td>
</tr>
<tr class="row-odd"><td>flowid_start</td>
<td>u16</td>
<td>UDMAP receive channel additional flows starting index</td>
</tr>
<tr class="row-even"><td>flowid_cnt</td>
<td>u16</td>
<td>UDMAP receive channel additional flows count</td>
</tr>
<tr class="row-odd"><td>rx_pause_on_err</td>
<td>u8</td>
<td>UDMAP receive channel pause on error</td>
</tr>
<tr class="row-even"><td>rx_atype</td>
<td>u8</td>
<td>UDMAP receive channel non Ring Accelerator access pointer interpretation</td>
</tr>
<tr class="row-odd"><td>rx_chan_type</td>
<td>u8</td>
<td>UDMAP receive channel functional channel type and work passing mechanism</td>
</tr>
<tr class="row-even"><td>rx_ignore_short</td>
<td>u8</td>
<td>UDMAP receive channel short packet treatment</td>
</tr>
<tr class="row-odd"><td>rx_ignore_long</td>
<td>u8</td>
<td>UDMAP receive channel long packet treatment</td>
</tr>
<tr class="row-even"><td>rx_burst_size</td>
<td>u8</td>
<td>UDMAP receive channel burst size.  This field is not supported on some SoCs. Zeroes are returned on SoCs that do not support this field.</td>
</tr>
</tbody>
</table>
<p>Response received by host processor after RM has handled
 &#64;ref tisci_msg_rm_udmap_rx_ch_get_cfg_req.  The response contains the
 receive channel’s non-real-time register values.</p>
</p>
</div>
</div>
</div>
<div class="section" id="udmap-receive-flow-configuration">
<h2>UDMAP Receive Flow Configuration<a class="headerlink" href="#udmap-receive-flow-configuration" title="Permalink to this headline">¶</a></h2>
<div class="section" id="udmap-receive-flow-configuration-request">
<span id="pub-rm-public-udmap-rx-flow-cfg"></span><h3>UDMAP Receive Flow Configuration Request<a class="headerlink" href="#udmap-receive-flow-configuration-request" title="Permalink to this headline">¶</a></h3>
<div class="admonition warning">
<p class="first admonition-title">Warning</p>
<p class="last">This API is deprecated and will be removed in 2018.09.</p>
</div>
<p>The <strong>UDMAP rx flow cfg</strong> TISCI message API is used to configure an allocated
SoC Navigator Subsystem UDMAP receive flow’s non-optional registers. The receive
flow must be used by the specified receive channel and the host requesting the
receive flow configuration must be the host, or the supervisor of the host, that
owns the receive channel in order for the flow to be configured. It’s the user’s
responsbility to make sure the receive channel is disabled when changing the
receive flow configuration. Otherwise, unknown operation may occur.</p>
<p>The UDMAP global invalid receive flow event register is not programmed as part
of the <strong>UDMAP rx flow cfg</strong> API. It is programmed internally via the <a class="reference internal" href="rm_irq.html#pub-rm-irq-route-set"><span class="std std-ref">RM IRQ
Set</span></a> message.</p>
<p>The <strong>UDMAP rx flow cfg</strong> API can be used to configure receive flows within any
Navigator Subsystem UDMAP on the device.</p>
<div class="section" id="id7">
<h4>Usage<a class="headerlink" href="#id7" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="75%" />
<col width="25%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td><strong>Message Type</strong></td>
<td>Normal</td>
</tr>
<tr class="row-even"><td><strong>Secure Queue Only?</strong></td>
<td>No</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="udmap-receive-flow-configuration-message-parameters">
<h4>UDMAP Receive Flow Configuration Message Parameters<a class="headerlink" href="#udmap-receive-flow-configuration-message-parameters" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="4%" />
<col width="7%" />
<col width="31%" />
<col width="58%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Parameter</th>
<th class="head">Type</th>
<th class="head">Valid Values</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>hdr</td>
<td>Generic TISCI message header (8 bytes)</td>
<td><a class="reference internal" href="../../5_soc_doc/am6x/hosts.html"><span class="doc">Valid Host IDs</span></a></td>
<td>Generic TISCI message header. Contains the message ID, host ID, sequence number, and any flags</td>
</tr>
<tr class="row-odd"><td>nav_id</td>
<td>u32</td>
<td><a class="reference internal" href="../../5_soc_doc/am6x/navss.html#pub-soc-am6x-navss-ids"><span class="std std-ref">Valid Navigator Subsystem UDMAP Device IDs</span></a></td>
<td>The SoC-specific Device ID of the Navigator subsystem UDMAP in which the receie flow is located.</td>
</tr>
<tr class="row-even"><td>flow_index</td>
<td>u32</td>
<td><a class="reference internal" href="../../5_soc_doc/am6x/navss.html#pub-soc-am6x-udmap-channel-and-flow-indices"><span class="std std-ref">Valid Navigator Subsystem Receive Flow Indices</span></a></td>
<td>Specifies the receive flow index for non-optional configuration.</td>
</tr>
<tr class="row-odd"><td>rx_ch_index</td>
<td>u32</td>
<td><a class="reference internal" href="../../5_soc_doc/am6x/navss.html#pub-soc-am6x-udmap-channel-and-flow-indices"><span class="std std-ref">Valid Navigator Subsystem Receive Channel Indices</span></a></td>
<td>Specifies the receive channel index using the receive flow to be configured. The receive channel must be using the receive flow either through the static mapping of receive channels to receive flows or through the receive channel’s flow range specification.</td>
</tr>
<tr class="row-even"><td>rx_einfo_present</td>
<td>u8</td>
<td><ol class="first last arabic simple" start="0">
<li><ul class="first">
<li>Do not handle extended packet info in received packet descriptor, (1) - Handle extended packet info in received packet descriptor</li>
</ul>
</li>
</ol>
</td>
<td>Receive flow extended packet info present</td>
</tr>
<tr class="row-odd"><td>rx_psinfo_present</td>
<td>u8</td>
<td><ol class="first last arabic simple" start="0">
<li><ul class="first">
<li>Do not handle PS info words in received descriptor, (1) - Handle present PS info words in received descriptor</li>
</ul>
</li>
</ol>
</td>
<td>Receive flow PS words present</td>
</tr>
<tr class="row-even"><td>rx_error_handling</td>
<td>u8</td>
<td><ol class="first last arabic simple" start="0">
<li><ul class="first">
<li>Drop received packet on starvation error, (1) - Retry received packet on starvation error</li>
</ul>
</li>
</ol>
</td>
<td>Receive flow error handling</td>
</tr>
<tr class="row-odd"><td>rx_desc_type</td>
<td>u8</td>
<td><ol class="first last arabic simple" start="0">
<li><ul class="first">
<li>Host descriptor, (1) - Monolithic descriptor</li>
</ul>
</li>
</ol>
</td>
<td>Receive flow descriptor type</td>
</tr>
<tr class="row-even"><td>rx_sop_offset</td>
<td>u16</td>
<td>0 - 255 bytes</td>
<td>Receive flow start of packet offset. See the UDMAP section of the TRM for more information on this setting.</td>
</tr>
<tr class="row-odd"><td>rx_dest_qnum</td>
<td>u16</td>
<td>Receive flow destination queue configuration</td>
<td>The specified destination queue must be valid within the Navigator Subsystem and must be owned by the host, or a subordinate of the host, requesting allocation and configuration of the receive flow.</td>
</tr>
<tr class="row-even"><td>rx_ps_location</td>
<td>u8</td>
<td><ol class="first last arabic simple" start="0">
<li><ul class="first">
<li>Place PS words at end of packet descriptor, (1) - Place PS words at beginning of the data buffer</li>
</ul>
</li>
</ol>
</td>
<td>Receive flow PS words location</td>
</tr>
<tr class="row-odd"><td>rx_src_tag_hi</td>
<td>u8</td>
<td>See the UDMAP section of the TRM for more information on this setting</td>
<td>Receive flow source tag high byte constant</td>
</tr>
<tr class="row-even"><td>rx_src_tag_lo</td>
<td>u8</td>
<td>See the UDMAP section of the TRM for more information on this setting</td>
<td>Receive flow source tag low byte constant</td>
</tr>
<tr class="row-odd"><td>rx_dest_tag_hi</td>
<td>u8</td>
<td>See the UDMAP section of the TRM for more information on this setting</td>
<td>Receive flow destination tag high byte constant</td>
</tr>
<tr class="row-even"><td>rx_dest_tag_lo</td>
<td>u8</td>
<td>See the UDMAP section of the TRM for more information on this setting</td>
<td>Receive flow destination tag low byte constant</td>
</tr>
<tr class="row-odd"><td>rx_src_tag_hi_sel</td>
<td>u8</td>
<td><ol class="first last arabic simple" start="0">
<li><ul class="first">
<li>Do not overwite, (1) - Overwrite with value in rx_src_tag_hi, (2) - Overwrite with flow_id[7:0], (4) - Overwrite with src_tag[7:0]</li>
</ul>
</li>
</ol>
</td>
<td>Receive flow source tag high byte selector</td>
</tr>
<tr class="row-even"><td>rx_src_tag_lo_sel</td>
<td>u8</td>
<td><ol class="first last arabic simple" start="0">
<li><ul class="first">
<li>Do not overwite, (1) - Overwrite with value in rx_src_tag_lo, (2) - Overwrite with flow_id[7:0], (4) - Overwrite with src_tag[7:0]</li>
</ul>
</li>
</ol>
</td>
<td>Receive flow source tag low byte selector</td>
</tr>
<tr class="row-odd"><td>rx_dest_tag_hi_sel</td>
<td>u8</td>
<td><ol class="first last arabic simple" start="0">
<li><ul class="first">
<li>Do not overwite, (1) - Overwrite with value in rx_dest_tag_hi, (2) - Overwrite with flow_id[7:0], (4) - Overwrite with src_tag[7:0], (5) - Overwrite with src_tag[15:8]</li>
</ul>
</li>
</ol>
</td>
<td>Receive flow destination tag high byte selector</td>
</tr>
<tr class="row-even"><td>rx_dest_tag_lo_sel</td>
<td>u8</td>
<td><ol class="first last arabic simple" start="0">
<li><ul class="first">
<li>Do not overwite, (1) - Overwrite with value in rx_dest_tag_lo, (2) - Overwrite with flow_id[7:0], (4) - Overwrite with src_tag[7:0], (5) - Overwrite with src_tag[15:8]</li>
</ul>
</li>
</ol>
</td>
<td>Receive flow destination tag low byte selector</td>
</tr>
<tr class="row-odd"><td>rx_size_thresh_en</td>
<td>u8</td>
<td>Receive flow packet size based free buffer queue enable, cannot be greater than 7</td>
<td>See the UDMAP section of the TRM for more information on this setting. Configuration of the optional size thresholds when this configuration is enabled is done by sending the <a class="reference external" href="pub_rm_public_udmap_rx_flow_optional_cfg">Receive Flow Optional Config Message</a> to System Firmware for the receive flow allocated by this request.</td>
</tr>
<tr class="row-even"><td>rx_fdq0_sz0_qnum</td>
<td>u16</td>
<td>Receive flow free descriptor queue 0</td>
<td>See the UDMAP section of the TRM for more information on this setting. The specified free queue must be valid within the Navigator Subsystem and must be owned by the host, or a subordinate of the host, requesting allocation and configuration of the receive flow.</td>
</tr>
<tr class="row-odd"><td>rx_fdq1_qnum</td>
<td>u16</td>
<td>Receive flow free descriptor queue 1</td>
<td>See the UDMAP section of the TRM for more information on this setting. The specified free queue must be valid within the Navigator Subsystem and must be owned by the host, or a subordinate of the host, requesting allocation and configuration of the receive flow.</td>
</tr>
<tr class="row-even"><td>rx_fdq2_qnum</td>
<td>u16</td>
<td>Receive flow free descriptor queue 2</td>
<td>See the UDMAP section of the TRM for more information on this setting. The specified free queue must be valid within the Navigator Subsystem and must be owned by the host, or a subordinate of the host, requesting allocation and configuration of the receive flow.</td>
</tr>
<tr class="row-odd"><td>rx_fdq3_qnum</td>
<td>u16</td>
<td>Receive flow free descriptor queue 3</td>
<td>See the UDMAP section of the TRM for more information on this setting. The specified free queue must be valid within the Navigator Subsystem and must be owned by the host, or a subordinate of the host, requesting allocation and configuration of the receive flow.</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
<div class="section" id="udmap-receive-flow-optional-config">
<h2>UDMAP Receive Flow Optional Config<a class="headerlink" href="#udmap-receive-flow-optional-config" title="Permalink to this headline">¶</a></h2>
<div class="section" id="udmap-receive-flow-optional-config-request">
<span id="pub-rm-public-udmap-rx-flow-optional-cfg"></span><h3>UDMAP Receive Flow Optional Config Request<a class="headerlink" href="#udmap-receive-flow-optional-config-request" title="Permalink to this headline">¶</a></h3>
<div class="admonition warning">
<p class="first admonition-title">Warning</p>
<p class="last">This API is deprecated and will be removed in 2018.09.</p>
</div>
<p>The <strong>UDMAP rx flow optional cfg</strong> TISCI message API is used to configure the
optional registers for an allocated flow. The API allows programming of an
allocated receive flow’s optional size threshold register fields if the flow’s
rx_size_thresh_en field was set when the receive flow non-optional registers
were configured using the <strong>UDMAP rx flow cfg</strong> TISCI message. The receive flow
must be used by the specified receive channel and the host requesting the
receive flow configuration must be the host, or the supervisor of the host, that
owns the receive channel in order for the flows optional registers to be
configured. It’s the user’s responsbility to make sure the receive channel is
disabled when changing the receive flow optionawl configuration. Otherwise,
unknown operation may occur.</p>
<p>The <strong>UDMAP rx flow optional cfg</strong> API can be used to configure optional fields
of receive flow within any Navigator Subsystem UDMAP on the device.</p>
<div class="section" id="id8">
<h4>Usage<a class="headerlink" href="#id8" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="75%" />
<col width="25%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td><strong>Message Type</strong></td>
<td>Normal</td>
</tr>
<tr class="row-even"><td><strong>Secure Queue Only?</strong></td>
<td>No</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="udmap-receive-flow-optional-config-message-parameters">
<h4>UDMAP Receive Flow Optional Config Message Parameters<a class="headerlink" href="#udmap-receive-flow-optional-config-message-parameters" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="4%" />
<col width="9%" />
<col width="23%" />
<col width="64%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Parameter</th>
<th class="head">Type</th>
<th class="head">Valid Values</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>hdr</td>
<td>Generic TISCI message header (8 bytes)</td>
<td><a class="reference internal" href="../../5_soc_doc/am6x/hosts.html"><span class="doc">Valid Host IDs</span></a></td>
<td>Generic TISCI message header. Contains the message ID, host ID, sequence number, and any flags</td>
</tr>
<tr class="row-odd"><td>nav_id</td>
<td>u32</td>
<td><a class="reference internal" href="../../5_soc_doc/am6x/navss.html#pub-soc-am6x-navss-ids"><span class="std std-ref">Valid Navigator Subsystem UDMAP Device IDs</span></a></td>
<td>The SoC-specific Device ID of the Navigator subsystem UDMAP in which the receie flow is located.</td>
</tr>
<tr class="row-even"><td>flow_index</td>
<td>u32</td>
<td><a class="reference internal" href="../../5_soc_doc/am6x/navss.html#pub-soc-am6x-udmap-channel-and-flow-indices"><span class="std std-ref">Valid Navigator Subsystem Receive Flow Indices</span></a></td>
<td>Specifies the receive flow index for optional configuration.</td>
</tr>
<tr class="row-odd"><td>rx_ch_index</td>
<td>u32</td>
<td><a class="reference internal" href="../../5_soc_doc/am6x/navss.html#pub-soc-am6x-udmap-channel-and-flow-indices"><span class="std std-ref">Valid Navigator Subsystem Receive Channel Indices</span></a></td>
<td>Specifies the receive channel index using the receive flow to be configured. The receive channel must be using the receive flow either through the static mapping of receive channels to receive flows or through the receive channel’s flow range specification.</td>
</tr>
<tr class="row-even"><td>rx_size_thresh0</td>
<td>u16</td>
<td>Receive flow packet size threshold 0</td>
<td>See the UDMAP section of the TRM for more information on this setting</td>
</tr>
<tr class="row-odd"><td>rx_size_thresh1</td>
<td>u16</td>
<td>Receive flow packet size threshold 1</td>
<td>See the UDMAP section of the TRM for more information on this setting.</td>
</tr>
<tr class="row-even"><td>rx_size_thresh2</td>
<td>u16</td>
<td>Receive flow packet size threshold 2</td>
<td>See the UDMAP section of the TRM for more information on this setting.</td>
</tr>
<tr class="row-odd"><td>rx_fdq0_sz1_qnum</td>
<td>u16</td>
<td>Receive flow free descriptor queue for size threshold 1</td>
<td>See the UDMAP section of the TRM for more information on this setting. The specified free queue must be valid within the Navigator Subsystem and must be owned by the host, or a subordinate of the host, who owns the receive flow index and who is making the optional configuration request.</td>
</tr>
<tr class="row-even"><td>rx_fdq0_sz2_qnum</td>
<td>u16</td>
<td>Receive flow free descriptor queue for size threshold 2</td>
<td>See the UDMAP section of the TRM for more information on this setting. The specified free queue must be valid within the Navigator Subsystem and must be owned by the host, or a subordinate of the host, who owns the receive flow index and who is making the optional configuration request.</td>
</tr>
<tr class="row-odd"><td>rx_fdq0_sz3_qnum</td>
<td>u16</td>
<td>Receive flow free descriptor queue for size threshold 3</td>
<td>See the UDMAP section of the TRM for more information on this setting. The specified free queue must be valid within the Navigator Subsystem and must be owned by the host, or a subordinate of the host, who owns the receive flow index and who is making the optional configuration request.</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
<div class="section" id="tisci-msg-rm-udmap-flow-cfg-udmap-receive-flow-configure">
<h2>TISCI_MSG_RM_UDMAP_FLOW_CFG - UDMAP Receive Flow Configure<a class="headerlink" href="#tisci-msg-rm-udmap-flow-cfg-udmap-receive-flow-configure" title="Permalink to this headline">¶</a></h2>
<div class="section" id="udmap-receive-flow-configure-request">
<span id="pub-rm-public-udmap-flow-cfg"></span><h3>UDMAP Receive Flow Configure Request<a class="headerlink" href="#udmap-receive-flow-configure-request" title="Permalink to this headline">¶</a></h3>
<p>The <strong>UDMAP flow cfg</strong> TISCI message API is used to configure a SoC Navigator
Subsystem UDMAP receive flow’s standard, non-size threshold registers. The flow
index must be assigned to the host defined in the TISCI header via the RM board
configuration resource assignment range list.</p>
<p>It’s the user’s responsibility to make sure any receive channels using the
flow are disabled when changing the receive flow configuration.  Otherwise,
unknown operation may occur.</p>
<p>The UDMAP global invalid receive flow event register is not programmed as part
of the <strong>UDMAP flow cfg</strong> API. It is programmed internally via the <a class="reference internal" href="rm_irq.html#pub-rm-irq-route-set"><span class="std std-ref">RM IRQ
Set</span></a> message.</p>
<p>The <strong>UDMAP flow cfg</strong> API can be used to configure receive flows within any
Navigator Subsystem UDMAP on the device.</p>
<div class="section" id="id9">
<h4>Usage<a class="headerlink" href="#id9" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="75%" />
<col width="25%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td><strong>Message Type</strong></td>
<td>Normal</td>
</tr>
<tr class="row-even"><td><strong>Secure Queue Only?</strong></td>
<td>No</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="id10">
<h4>TISCI Message ID<a class="headerlink" href="#id10" title="Permalink to this headline">¶</a></h4>
<p><p><code class="docutils literal"><span class="pre">TISCI_MSG_RM_UDMAP_FLOW_CFG</span>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160; <span class="pre">(0x1230U)</span></code></p>
<p>RM TISCI message to configure a Navigator Subsystem UDMAP receive flow</p>
</p>
</div>
<div class="section" id="udmap-receive-flow-configure-message-parameters">
<h4>UDMAP Receive Flow Configure Message Parameters<a class="headerlink" href="#udmap-receive-flow-configure-message-parameters" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="12%" />
<col width="18%" />
<col width="50%" />
<col width="20%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Parameter</th>
<th class="head">Type</th>
<th class="head">Valid Values</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>hdr</td>
<td>Generic TISCI message header</td>
<td><a class="reference internal" href="../../5_soc_doc/am6x/hosts.html"><span class="doc">Valid Host IDs</span></a></td>
<td>Generic TISCI message header.
Contains the message ID, host
ID, sequence number, and any
flags</td>
</tr>
<tr class="row-odd"><td>valid_params</td>
<td>u32</td>
<td><a class="reference internal" href="#pub-rm-public-udmap-flow-cfg-valid-params"><span class="std std-ref">UDMAP Receive Flow Configure Valid Parameters</span></a></td>
<td>Bitfield defining validity of
UDMAP receive channel
configuration parameters.  The
channel configuration fields
are not valid, and will not
used, if their corresponding
valid bit is zero.</td>
</tr>
<tr class="row-even"><td>nav_id</td>
<td>u16</td>
<td><a class="reference internal" href="../../5_soc_doc/am6x/navss.html#pub-soc-am6x-navss-ids"><span class="std std-ref">Valid Navigator Subsystem UDMAP Device IDs</span></a></td>
<td>The SoC-specific Device ID of
the Navigator subsystem UDMAP
in which the receive flow is
located.</td>
</tr>
<tr class="row-odd"><td>flow_index</td>
<td>u16</td>
<td><a class="reference internal" href="../../5_soc_doc/am6x/navss.html#pub-soc-am6x-udmap-channel-and-flow-indices"><span class="std std-ref">Valid Receive Flow Indices</span></a></td>
<td>Specifies the receive flow
index</td>
</tr>
<tr class="row-even"><td>rx_einfo_present</td>
<td>u8</td>
<td><ol class="first last arabic simple" start="0">
<li><ul class="first">
<li>Do not handle extended packet info in received packet descriptor,</li>
</ul>
</li>
<li><ul class="first">
<li>Handle extended packet info in received packet descriptor</li>
</ul>
</li>
</ol>
</td>
<td>Receive flow extended packet
info present.  The register
field is programmed if
rx_einfo_present’s valid bit is
set.</td>
</tr>
<tr class="row-odd"><td>rx_psinfo_present</td>
<td>u8</td>
<td><ol class="first last arabic simple" start="0">
<li><ul class="first">
<li>Do not handle PS info words in received descriptor,</li>
</ul>
</li>
<li><ul class="first">
<li>Handle present PS info words in received descriptor</li>
</ul>
</li>
</ol>
</td>
<td>Receive flow PS words present.
The register field is
programmed if
rx_psinfo_present’s valid bit
is set.</td>
</tr>
<tr class="row-even"><td>rx_error_handling</td>
<td>u8</td>
<td><ol class="first last arabic simple" start="0">
<li><ul class="first">
<li>Drop received packet on starvation error,</li>
</ul>
</li>
<li><ul class="first">
<li>Retry received packet on starvation error</li>
</ul>
</li>
</ol>
</td>
<td>Receive flow error handling.
The register field is
programmed if
rx_error_handling’s valid bit
is set.</td>
</tr>
<tr class="row-odd"><td>rx_desc_type</td>
<td>u8</td>
<td><ol class="first last arabic simple" start="0">
<li><ul class="first">
<li>Host descriptor, (1) - Monolithic descriptor</li>
</ul>
</li>
</ol>
</td>
<td>Receive flow descriptor type.
The register field is
programmed if rx_desc_types’s
valid bit is set.</td>
</tr>
<tr class="row-even"><td>rx_sop_offset</td>
<td>u16</td>
<td>0 - 255 bytes</td>
<td>Receive flow start of packet
offset. See the UDMAP section
of the TRM for more information
on this setting.  The register
field is programmed
rx_sop_offset’s valid bit is
set.</td>
</tr>
<tr class="row-odd"><td>rx_dest_qnum</td>
<td>u16</td>
<td>Receive flow destination queue configuration</td>
<td>The specified destination queue
must be valid within the
Navigator Subsystem and must be
owned by the host, or a
subordinate of the host,
requesting allocation and
configuration of the receive
flow.  The register field is
programmed rx_dest_qnum’s valid
bit is set.</td>
</tr>
<tr class="row-even"><td>rx_src_tag_hi</td>
<td>u8</td>
<td>See the UDMAP section of the TRM for more information on this setting</td>
<td>Receive flow source tag high
byte constant.  The register
field is programmed
rx_src_tag_hi’s valid bit is
set.</td>
</tr>
<tr class="row-odd"><td>rx_src_tag_lo</td>
<td>u8</td>
<td>See the UDMAP section of the TRM for more information on this setting</td>
<td>Receive flow source tag low
byte constant.  The register
field is programmed
rx_src_tag_lo’s valid bit is
set.</td>
</tr>
<tr class="row-even"><td>rx_dest_tag_hi</td>
<td>u8</td>
<td>See the UDMAP section of the TRM for more information on this setting</td>
<td>Receive flow destination tag
high byte constant.  The
register field is programmed
rx_dest_tag_hi’s valid bit is
set.</td>
</tr>
<tr class="row-odd"><td>rx_dest_tag_lo</td>
<td>u8</td>
<td>See the UDMAP section of the TRM for more information on this setting</td>
<td>Receive flow destination tag
low byte constant.  The
register field is programmed
rx_dest_tag_lo’s valid bit is
set.</td>
</tr>
<tr class="row-even"><td>rx_src_tag_hi_sel</td>
<td>u8</td>
<td>(0) - Do not overwrite, (1) - Overwrite with value in rx_src_tag_hi,
(2) - Overwrite with flow_id[7:0], (4) - Overwrite with src_tag[7:0],
(5) - Overwrite with src_tag[15:8]</td>
<td>Receive flow source tag
high byte selector.  The
register field is programmed if
rx_src_tag_hi_sel’s valid bit
is set.</td>
</tr>
<tr class="row-odd"><td>rx_src_tag_lo_sel</td>
<td>u8</td>
<td>(0) - Do not overwrite, (1) - Overwrite with value in rx_src_tag_lo,
(2) - Overwrite with flow_id[7:0], (4) - Overwrite with src_tag[7:0],
(5) - Overwrite with src_tag[15:8]</td>
<td>Receive flow source tag
low byte selector.  The
register field is programmed if
rx_src_tag_lo_sel’s valid bit
is set.</td>
</tr>
<tr class="row-even"><td>rx_dest_tag_hi_sel</td>
<td>u8</td>
<td>(0) - Do not overwrite, (1) - Overwrite with value in rx_dest_tag_hi,
(2) - Overwrite with flow_id[7:0], (4) - Overwrite with src_tag[7:0],
(5) - Overwrite with src_tag[15:8]</td>
<td>Receive flow destination tag
high byte selector.  The
register field is programmed if
rx_dest_tag_hi_sel’s valid bit
is set.</td>
</tr>
<tr class="row-odd"><td>rx_dest_tag_lo_sel</td>
<td>u8</td>
<td>(0) - Do not overwrite, (1) - Overwrite with value in rx_dest_tag_lo,
(2) - Overwrite with flow_id[7:0], (4) - Overwrite with src_tag[7:0],
(5) - Overwrite with src_tag[15:8]</td>
<td>Receive flow destination tag
low byte selector.  The
register field is programmed if
rx_dest_tag_lo_sel’s valid bit
is set.</td>
</tr>
<tr class="row-even"><td>rx_fdq0_sz0_qnum</td>
<td>u16</td>
<td>Receive flow free descriptor queue 0</td>
<td>See the UDMAP section of the
TRM for more information on
this setting. The specified
free queue must be valid within
the Navigator Subsystem and
must be owned by the host, or a
subordinate of the host,
requesting allocation and
configuration of the receive
flow.</td>
</tr>
<tr class="row-odd"><td>rx_fdq1_qnum</td>
<td>u16</td>
<td>Receive flow free descriptor queue 1</td>
<td>See the UDMAP section of the
TRM for more information on
this setting. The specified
free queue must be valid within
the Navigator Subsystem and
must be owned by the host, or a
subordinate of the host,
requesting allocation and
configuration of the receive
flow.</td>
</tr>
<tr class="row-even"><td>rx_fdq2_qnum</td>
<td>u16</td>
<td>Receive flow free descriptor queue 2</td>
<td>See the UDMAP section of the
TRM for more information on
this setting. The specified
free queue must be valid within
the Navigator Subsystem and
must be owned by the host, or a
subordinate of the host,
requesting allocation and
configuration of the receive
flow.</td>
</tr>
<tr class="row-odd"><td>rx_fdq3_qnum</td>
<td>u16</td>
<td>Receive flow free descriptor queue 3</td>
<td>See the UDMAP section of the
TRM for more information on
this setting. The specified
free queue must be valid within
the Navigator Subsystem and
must be owned by the host, or a
subordinate of the host,
requesting allocation and
configuration of the receive
flow.</td>
</tr>
<tr class="row-even"><td>rx_ps_location</td>
<td>u8</td>
<td><ol class="first last arabic simple" start="0">
<li><ul class="first">
<li>Place PS words at end of packet descriptor,</li>
</ul>
</li>
<li><ul class="first">
<li>Place PS words at beginning of the data buffer</li>
</ul>
</li>
</ol>
</td>
<td>Receive flow PS words location.
The register field is
programmed if rx_ps_location’s
valid bit is set.</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="udmap-receive-flow-configure-valid-parameters">
<span id="pub-rm-public-udmap-flow-cfg-valid-params"></span><h4>UDMAP Receive Flow Configure Valid Parameters<a class="headerlink" href="#udmap-receive-flow-configure-valid-parameters" title="Permalink to this headline">¶</a></h4>
<p>The following table describes the valid bit mappings for the UDMAP receive
flow configure message parameters:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="76%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">valid_params Bit</th>
<th class="head">Corresponding tisci_msg_rm_udmap_flow_cfg_req Parameter</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>rx_einfo_present</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>rx_psinfo_present</td>
</tr>
<tr class="row-even"><td>2</td>
<td>rx_error_handling</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>rx_desc_type</td>
</tr>
<tr class="row-even"><td>4</td>
<td>rx_sop_offset</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>rx_dest_qnum</td>
</tr>
<tr class="row-even"><td>6</td>
<td>rx_src_tag_hi</td>
</tr>
<tr class="row-odd"><td>7</td>
<td>rx_src_tag_lo</td>
</tr>
<tr class="row-even"><td>8</td>
<td>rx_dest_tag_hi</td>
</tr>
<tr class="row-odd"><td>9</td>
<td>rx_dest_tag_lo</td>
</tr>
<tr class="row-even"><td>10</td>
<td>rx_src_tag_hi_sel</td>
</tr>
<tr class="row-odd"><td>11</td>
<td>rx_src_tag_lo_sel</td>
</tr>
<tr class="row-even"><td>12</td>
<td>rx_dest_tag_hi_sel</td>
</tr>
<tr class="row-odd"><td>13</td>
<td>rx_dest_tag_lo_sel</td>
</tr>
<tr class="row-even"><td>14</td>
<td>rx_fdq0_sz0_qnum</td>
</tr>
<tr class="row-odd"><td>15</td>
<td>rx_fdq1_sz0_qnum</td>
</tr>
<tr class="row-even"><td>16</td>
<td>rx_fdq2_sz0_qnum</td>
</tr>
<tr class="row-odd"><td>17</td>
<td>rx_fdq3_sz0_qnum</td>
</tr>
<tr class="row-even"><td>18</td>
<td>rx_ps_location</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section" id="udmap-receive-flow-configure-response">
<span id="pub-rm-public-udmap-flow-cfg-response"></span><h3>UDMAP Receive Flow Configure Response<a class="headerlink" href="#udmap-receive-flow-configure-response" title="Permalink to this headline">¶</a></h3>
<p>The <strong>udmap flow cfg response</strong> message returns the result status of the
processed <strong>udmap flow cfg</strong> message.</p>
<div class="section" id="udmap-receive-flow-configure-response-message-parameters">
<h4>UDMAP Receive Flow Configure Response Message Parameters<a class="headerlink" href="#udmap-receive-flow-configure-response-message-parameters" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="10%" />
<col width="26%" />
<col width="48%" />
<col width="17%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Parameter</th>
<th class="head">Type</th>
<th class="head">Valid Values</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>hdr</td>
<td>Generic TISCI message header (8 bytes)</td>
<td><a class="reference internal" href="../../5_soc_doc/am6x/hosts.html"><span class="doc">Valid Host IDs</span></a></td>
<td>Generic TISCI message
header. Contains the
message ID, host ID,
sequence number, and any
return flags</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
<div class="section" id="tisci-msg-rm-udmap-flow-get-cfg-udmap-receive-flow-get-configuration">
<h2>TISCI_MSG_RM_UDMAP_FLOW_GET_CFG - UDMAP Receive Flow Get Configuration<a class="headerlink" href="#tisci-msg-rm-udmap-flow-get-cfg-udmap-receive-flow-get-configuration" title="Permalink to this headline">¶</a></h2>
<div class="section" id="udmap-receive-flow-get-configuration-request">
<span id="pub-rm-public-udmap-flow-get-cfg"></span><h3>UDMAP Receive Flow Get Configuration Request<a class="headerlink" href="#udmap-receive-flow-get-configuration-request" title="Permalink to this headline">¶</a></h3>
<p>The <strong>udmap_flow_get_cfg</strong> TISCI message API is used to retrieve the
non-real-time registers field settings, or the hardware reset register settings,
for a UDMAP receive flow.  The host, or a supervisor of the host, who owns the
receive flow must be the requesting host.  The register field values are
returned in the <strong>udmap_flow_get_cfg_response</strong> message.</p>
<p>The <strong>udmap_flow_get_cfg</strong> API can be used to retrieve UDMAP receive flow
configurations within any Navigator Subsystem on the device.</p>
<div class="section" id="id11">
<h4>Usage<a class="headerlink" href="#id11" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="75%" />
<col width="25%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td><strong>Message Type</strong></td>
<td>Normal</td>
</tr>
<tr class="row-even"><td><strong>Secure Queue Only?</strong></td>
<td>No</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="id12">
<h4>TISCI Message ID<a class="headerlink" href="#id12" title="Permalink to this headline">¶</a></h4>
<p><p><code class="docutils literal"><span class="pre">TISCI_MSG_RM_UDMAP_FLOW_GET_CFG</span>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160; <span class="pre">(0x1232U)</span></code></p>
<p>RM TISCI message to get the register cfg for a Navigator Subsystem UDMAP
 receive flow’s standard registers</p>
</p>
</div>
<div class="section" id="udmap-receive-flow-get-configuration-message-parameters">
<h4>UDMAP Receive Flow Get Configuration Message Parameters<a class="headerlink" href="#udmap-receive-flow-get-configuration-message-parameters" title="Permalink to this headline">¶</a></h4>
<p><p><strong>struct tisci_msg_rm_udmap_flow_get_cfg_req</strong></p>
<p>Get Navigator Subsystem UDMAP receive flow’s non-real-time register configuration</p>
<table border="1" class="docutils">
<colgroup>
<col width="5%" />
<col width="7%" />
<col width="88%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Parameter</th>
<th class="head">Type</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>hdr</td>
<td>struct tisci_header</td>
<td>Standard TISCI header</td>
</tr>
<tr class="row-odd"><td>nav_id</td>
<td>u16</td>
<td>SoC device ID of Navigator Subsystem in which the UDMAP receive flow is located</td>
</tr>
<tr class="row-even"><td>index</td>
<td>u16</td>
<td>UDMAP receive flow index.</td>
</tr>
<tr class="row-odd"><td>get_reset_cfg</td>
<td>u8</td>
<td>Switch defining which UDMAP flow configuration is returned: &#64;ref TISCI_MSG_VALUE_RM_UDMAP_GET_CFG_REG - Return non-real-time register configuration &#64;ref TISCI_MSG_VALUE_RM_UDMAP_GET_CFG_RESET - Return non-real-time register hardware reset value configuration</td>
</tr>
</tbody>
</table>
<p>Gets the configuration of the non-real-time register fields of a UDMAP
 receive flow.  The host, or a supervisor of the host, who owns the flow
 must be the requesting host.  The values of the non-real-time registers
 are returned in &#64;ref tisci_msg_rm_udmap_flow_get_cfg_resp.
 The reset_cfg parameter is used to request either the existing
 non-real-time register values or the hardware reset values for the UDMAP
 flow’s register fields.</p>
</p>
</div>
</div>
<div class="section" id="udmap-receive-flow-get-configuration-response">
<span id="pub-rm-public-udmap-flow-get-cfg-response"></span><h3>UDMAP Receive Flow Get Configuration Response<a class="headerlink" href="#udmap-receive-flow-get-configuration-response" title="Permalink to this headline">¶</a></h3>
<p>The <strong>udmap_flow_get_cfg response</strong> TISCI message contains the UDMAP
receive flow’s non-real-time register field values.</p>
<div class="section" id="udmap-receive-flow-get-configuration-response-message-parameters">
<h4>UDMAP Receive Flow Get Configuration Response Message Parameters<a class="headerlink" href="#udmap-receive-flow-get-configuration-response-message-parameters" title="Permalink to this headline">¶</a></h4>
<p><p><strong>struct tisci_msg_rm_udmap_flow_get_cfg_resp</strong></p>
<p>UDMAP receive flow get configuration response message</p>
<table border="1" class="docutils">
<colgroup>
<col width="19%" />
<col width="20%" />
<col width="61%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Parameter</th>
<th class="head">Type</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>hdr</td>
<td>struct tisci_header</td>
<td>Standard TISCI header</td>
</tr>
<tr class="row-odd"><td>rx_einfo_present</td>
<td>u8</td>
<td>UDMAP receive flow extended packet info present configuration</td>
</tr>
<tr class="row-even"><td>rx_psinfo_present</td>
<td>u8</td>
<td>UDMAP receive flow PS words present configuration</td>
</tr>
<tr class="row-odd"><td>rx_error_handling</td>
<td>u8</td>
<td>UDMAP receive flow error handling configuration</td>
</tr>
<tr class="row-even"><td>rx_desc_type</td>
<td>u8</td>
<td>UDMAP receive flow descriptor type</td>
</tr>
<tr class="row-odd"><td>rx_sop_offset</td>
<td>u16</td>
<td>UDMAP receive flow start of packet offset</td>
</tr>
<tr class="row-even"><td>rx_dest_qnum</td>
<td>u16</td>
<td>UDMAP receive flow destination queue</td>
</tr>
<tr class="row-odd"><td>rx_src_tag_hi</td>
<td>u8</td>
<td>UDMAP receive flow source tag high byte constant</td>
</tr>
<tr class="row-even"><td>rx_src_tag_lo</td>
<td>u8</td>
<td>UDMAP receive flow source tag low byte constant</td>
</tr>
<tr class="row-odd"><td>rx_dest_tag_hi</td>
<td>u8</td>
<td>UDMAP receive flow destination tag high byte constant</td>
</tr>
<tr class="row-even"><td>rx_dest_tag_lo</td>
<td>u8</td>
<td>UDMAP receive flow destination tag low byte constant</td>
</tr>
<tr class="row-odd"><td>rx_src_tag_hi_sel</td>
<td>u8</td>
<td>UDMAP receive flow source tag high byte selector</td>
</tr>
<tr class="row-even"><td>rx_src_tag_lo_sel</td>
<td>u8</td>
<td>UDMAP receive flow source tag low byte selector</td>
</tr>
<tr class="row-odd"><td>rx_dest_tag_hi_sel</td>
<td>u8</td>
<td>UDMAP receive flow destination tag high byte selector</td>
</tr>
<tr class="row-even"><td>rx_dest_tag_lo_sel</td>
<td>u8</td>
<td>UDMAP receive flow destination tag low byte selector</td>
</tr>
<tr class="row-odd"><td>rx_fdq0_sz0_qnum</td>
<td>u16</td>
<td>UDMAP receive flow free descriptor queue 0</td>
</tr>
<tr class="row-even"><td>rx_fdq1_qnum</td>
<td>u16</td>
<td>UDMAP receive flow free descriptor queue 1</td>
</tr>
<tr class="row-odd"><td>rx_fdq2_qnum</td>
<td>u16</td>
<td>UDMAP receive flow free descriptor queue 2</td>
</tr>
<tr class="row-even"><td>rx_fdq3_qnum</td>
<td>u16</td>
<td>UDMAP receive flow free descriptor queue 3</td>
</tr>
<tr class="row-odd"><td>rx_ps_location</td>
<td>u8</td>
<td>UDMAP receive flow PS words location</td>
</tr>
</tbody>
</table>
<p>Response received by host processor after RM has handled
 &#64;ref tisci_msg_rm_udmap_flow_get_cfg_req.  The response contains
 the receive flow’s register values.</p>
</p>
</div>
</div>
</div>
<div class="section" id="tisci-msg-rm-udmap-flow-size-thresh-cfg-udmap-receive-flow-size-threshold-configure">
<h2>TISCI_MSG_RM_UDMAP_FLOW_SIZE_THRESH_CFG - UDMAP Receive Flow Size Threshold Configure<a class="headerlink" href="#tisci-msg-rm-udmap-flow-size-thresh-cfg-udmap-receive-flow-size-threshold-configure" title="Permalink to this headline">¶</a></h2>
<div class="section" id="udmap-receive-flow-size-threshold-configure-request">
<span id="pub-rm-public-udmap-flow-size-thresh-cfg"></span><h3>UDMAP Receive Flow Size Threshold Configure Request<a class="headerlink" href="#udmap-receive-flow-size-threshold-configure-request" title="Permalink to this headline">¶</a></h3>
<p>The <strong>UDMAP flow size threshold cfg</strong> TISCI message API is used to configure
the size-based free descriptor queue routing registers for flow.  The flow
index must be assigned to the host defined in the TISCI header via the RM
board configuration resource assignment range list.</p>
<p>It’s the user’s responsibility to make sure any receive channels using the
flow are disabled when changing the receive flow configuration.  Otherwise,
unknown operation may occur.</p>
<p>The <strong>UDMAP flow size threshold cfg</strong> API can be used to configure receive
flows within any Navigator Subsystem UDMAP on the device.</p>
<div class="section" id="id13">
<h4>Usage<a class="headerlink" href="#id13" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="75%" />
<col width="25%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td><strong>Message Type</strong></td>
<td>Normal</td>
</tr>
<tr class="row-even"><td><strong>Secure Queue Only?</strong></td>
<td>No</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="id14">
<h4>TISCI Message ID<a class="headerlink" href="#id14" title="Permalink to this headline">¶</a></h4>
<p><p><code class="docutils literal"><span class="pre">TISCI_MSG_RM_UDMAP_FLOW_SIZE_THRESH_CFG</span>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160; <span class="pre">(0x1231U)</span></code></p>
<p>RM TISCI message to configure a Navigator Subsystem UDMAP receive flow’s
 optional, size based free descriptor queue registers</p>
</p>
</div>
<div class="section" id="udmap-receive-flow-size-threshold-configure-message-parameters">
<h4>UDMAP Receive Flow Size Threshold Configure Message Parameters<a class="headerlink" href="#udmap-receive-flow-size-threshold-configure-message-parameters" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="12%" />
<col width="18%" />
<col width="50%" />
<col width="0%" />
<col width="20%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Parameter</th>
<th class="head">Type</th>
<th class="head">Valid Values</th>
<th class="head" colspan="2">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>hdr</td>
<td>Generic TISCI message header</td>
<td><a class="reference internal" href="../../5_soc_doc/am6x/hosts.html"><span class="doc">Valid Host IDs</span></a></td>
<td colspan="2">Generic TISCI message header.
Contains the message ID, host
ID, sequence number, and any
flags</td>
</tr>
<tr class="row-odd"><td>valid_params</td>
<td>u32</td>
<td colspan="3"><dl class="first last docutils">
<dt><a class="reference internal" href="#pub-rm-public-udmap-flow-size-thresh-cfg-valid-params"><span class="std std-ref">UDMAP Receive Flow Size Threshold Configure Valid Parameters</span></a>                     | Bitfield defining validity of</dt>
<dd><div class="first last line-block">
<div class="line">UDMAP receive channel</div>
<div class="line">configuration parameters.  The</div>
<div class="line">channel configuration fields are</div>
<div class="line">not valid, and will not be used,</div>
<div class="line">if their corresponding valid bit</div>
<div class="line">is zero.</div>
</div>
</dd>
</dl>
</td>
</tr>
<tr class="row-even"><td>nav_id</td>
<td>u16</td>
<td colspan="3"><dl class="first last docutils">
<dt><a class="reference internal" href="../../5_soc_doc/am6x/navss.html#pub-soc-am6x-navss-ids"><span class="std std-ref">Valid Navigator Subsystem UDMAP Device IDs</span></a>       | The SoC-specific Device ID of</dt>
<dd><div class="first last line-block">
<div class="line">the Navigator subsystem UDMAP in</div>
<div class="line">which the receive flow is</div>
<div class="line">located.</div>
</div>
</dd>
</dl>
</td>
</tr>
<tr class="row-odd"><td>flow_index</td>
<td>u16</td>
<td><a class="reference internal" href="../../5_soc_doc/am6x/navss.html#pub-soc-am6x-udmap-channel-and-flow-indices"><span class="std std-ref">Valid Receive Flow Indices</span></a></td>
<td colspan="2">Specifies the receive flow
index.</td>
</tr>
<tr class="row-even"><td>rx_size_thresh0</td>
<td>u16</td>
<td>Receive flow packet size threshold 0</td>
<td colspan="2">See the UDMAP section of the TRM
for more information on this
setting.  The register field is
programmed if rx_size_thresh0’s
valid bit is set.</td>
</tr>
<tr class="row-odd"><td>rx_size_thresh1</td>
<td>u16</td>
<td>Receive flow packet size threshold 1</td>
<td colspan="2">See the UDMAP section of the TRM
for more information on this
setting.  The register field is
programmed if rx_size_thresh1’s
valid bit is set.</td>
</tr>
<tr class="row-even"><td>rx_size_thresh2</td>
<td>u16</td>
<td>Receive flow packet size threshold 2</td>
<td colspan="2">See the UDMAP section of the TRM
for more information on this
setting.  The register field is
programmed if rx_size_thresh2’s
valid bit is set.</td>
</tr>
<tr class="row-odd"><td>rx_fdq0_sz1_qnum</td>
<td>u16</td>
<td>Receive flow free descriptor queue for size threshold 1</td>
<td colspan="2">See the UDMAP section of the TRM
for more information on this
setting. The specified free
queue must be valid within the
Navigator Subsystem and must be
owned by the host, or a
subordinate of the host, who
owns the receive flow index and
who is making the optional
configuration request.  The
register field is programmed if
rx_fdq0_sz1_qnum’s valid bit is
set.</td>
</tr>
<tr class="row-even"><td>rx_fdq0_sz2_qnum</td>
<td>u16</td>
<td>Receive flow free descriptor queue for size threshold 2</td>
<td colspan="2">See the UDMAP section of the TRM
for more information on this
setting. The specified free
queue must be valid within the
Navigator Subsystem and must be
owned by the host, or a
subordinate of the host, who
owns the receive flow index and
who is making the optional
configuration request.  The
register field is programmed if
rx_fdq0_sz2_qnum’s valid bit is
set.</td>
</tr>
<tr class="row-odd"><td>rx_fdq0_sz3_qnum</td>
<td>u16</td>
<td>Receive flow free descriptor queue for size threshold 3</td>
<td colspan="2">See the UDMAP section of the TRM
for more information on this
setting. The specified free
queue must be valid within the
Navigator Subsystem and must be
owned by the host, or a
subordinate of the host, who
owns the receive flow index and
who is making the optional
configuration request.  The
register field is programmed if
rx_fdq0_sz3_qnum’s valid bit is
set.</td>
</tr>
<tr class="row-even"><td>rx_size_thresh_en</td>
<td>u8</td>
<td>Flow packet size based free queue routing enable, cannot be greater than 7</td>
<td colspan="2">See the UDMAP section of the TRM
for more information on this
setting.  The register field is
programmed if rx_size_thresh’s
valid bit is set.</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="udmap-receive-flow-size-threshold-configure-valid-parameters">
<span id="pub-rm-public-udmap-flow-size-thresh-cfg-valid-params"></span><h4>UDMAP Receive Flow Size Threshold Configure Valid Parameters<a class="headerlink" href="#udmap-receive-flow-size-threshold-configure-valid-parameters" title="Permalink to this headline">¶</a></h4>
<p>The following table describes the valid bit mappings for the UDMAP receive
flow size threshold configure message parameters:</p>
<table border="1" class="docutils">
<colgroup>
<col width="21%" />
<col width="79%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">valid_params Bit</th>
<th class="head">Corresponding tisci_msg_rm_udmap_flow_size_thresh_cfg_req Parameter</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>rx_size_thresh0</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>rx_size_thresh1</td>
</tr>
<tr class="row-even"><td>2</td>
<td>rx_size_thresh2</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>rx_fdq0_sz1_qnum</td>
</tr>
<tr class="row-even"><td>4</td>
<td>rx_fdq0_sz2_qnum</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>rx_fdq0_sz3_qnum</td>
</tr>
<tr class="row-even"><td>6</td>
<td>rx_size_thresh_en</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section" id="udmap-receive-flow-size-threshold-configure-response">
<span id="pub-rm-public-udmap-flow-size-thresh-cfg-response"></span><h3>UDMAP Receive Flow Size Threshold Configure Response<a class="headerlink" href="#udmap-receive-flow-size-threshold-configure-response" title="Permalink to this headline">¶</a></h3>
<p>The <strong>udmap flow size threshold cfg response</strong> message returns the result
status of the processed <strong>udmap flow size threshold cfg</strong> message.</p>
<div class="section" id="udmap-receive-flow-size-threshold-configure-response-message-parameters">
<h4>UDMAP Receive Flow Size Threshold Configure Response Message Parameters<a class="headerlink" href="#udmap-receive-flow-size-threshold-configure-response-message-parameters" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="10%" />
<col width="26%" />
<col width="48%" />
<col width="17%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Parameter</th>
<th class="head">Type</th>
<th class="head">Valid Values</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>hdr</td>
<td>Generic TISCI message header (8 bytes)</td>
<td><a class="reference internal" href="../../5_soc_doc/am6x/hosts.html"><span class="doc">Valid Host IDs</span></a></td>
<td>Generic TISCI message
header. Contains the
message ID, host ID,
sequence number, and any
return flags</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
<div class="section" id="tisci-msg-rm-udmap-flow-size-thresh-get-cfg-udmap-receive-flow-size-threshold-get-configuration">
<h2>TISCI_MSG_RM_UDMAP_FLOW_SIZE_THRESH_GET_CFG - UDMAP Receive Flow Size Threshold Get Configuration<a class="headerlink" href="#tisci-msg-rm-udmap-flow-size-thresh-get-cfg-udmap-receive-flow-size-threshold-get-configuration" title="Permalink to this headline">¶</a></h2>
<div class="section" id="udmap-receive-flow-size-threshold-routing-get-configuration-request">
<span id="pub-rm-public-udmap-flow-size-thresh-get-cfg"></span><h3>UDMAP Receive Flow Size Threshold Routing Get Configuration Request<a class="headerlink" href="#udmap-receive-flow-size-threshold-routing-get-configuration-request" title="Permalink to this headline">¶</a></h3>
<p>The <strong>udmap_flow_size_thresh_get_cfg</strong> TISCI message API is used to retrieve the
non-real-time registers field settings for a UDMAP receive flow’s size threshold
routing registers, or the hardware reset settings.  The host, or a supervisor of
the host, who owns the receive flow must be the requesting host. The register
field values are returned in the <strong>udmap_flow_size_thresh_get_cfg_response</strong>
message.</p>
<p>The <strong>udmap_flow_size_thresh_get_cfg</strong> API can be used to retrieve UDMAP receive
flow configurations within any Navigator Subsystem on the device.</p>
<div class="section" id="id15">
<h4>Usage<a class="headerlink" href="#id15" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="75%" />
<col width="25%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td><strong>Message Type</strong></td>
<td>Normal</td>
</tr>
<tr class="row-even"><td><strong>Secure Queue Only?</strong></td>
<td>No</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="id16">
<h4>TISCI Message ID<a class="headerlink" href="#id16" title="Permalink to this headline">¶</a></h4>
<p><p><code class="docutils literal"><span class="pre">TISCI_MSG_RM_UDMAP_FLOW_SIZE_THRESH_GET_CFG</span>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160; <span class="pre">(0x1233U)</span></code></p>
<p>RM TISCI message to get the register cfg for a Navigator Subsystem UDMAP
 receive flow’s size based free descriptor queue registers</p>
</p>
</div>
<div class="section" id="udmap-receive-flow-size-threshold-routing-get-configuration-message-parameters">
<h4>UDMAP Receive Flow Size Threshold Routing Get Configuration Message Parameters<a class="headerlink" href="#udmap-receive-flow-size-threshold-routing-get-configuration-message-parameters" title="Permalink to this headline">¶</a></h4>
<p><p><strong>struct tisci_msg_rm_udmap_flow_size_thresh_get_cfg_req</strong></p>
<p>Get Navigator Subsystem UDMAP receive flow’s non-real-time size threshold based queue routing register configuration</p>
<table border="1" class="docutils">
<colgroup>
<col width="5%" />
<col width="7%" />
<col width="88%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Parameter</th>
<th class="head">Type</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>hdr</td>
<td>struct tisci_header</td>
<td>Standard TISCI header</td>
</tr>
<tr class="row-odd"><td>nav_id</td>
<td>u16</td>
<td>SoC device ID of Navigator Subsystem in which the UDMAP receive flow is located</td>
</tr>
<tr class="row-even"><td>index</td>
<td>u16</td>
<td>UDMAP receive flow index.</td>
</tr>
<tr class="row-odd"><td>get_reset_cfg</td>
<td>u8</td>
<td>Switch defining which UDMAP flow configuration is returned: &#64;ref TISCI_MSG_VALUE_RM_UDMAP_GET_CFG_REG - Return non-real-time register configuration &#64;ref TISCI_MSG_VALUE_RM_UDMAP_GET_CFG_RESET - Return non-real-time register hardware reset value configuration</td>
</tr>
</tbody>
</table>
<p>Gets the configuration of the non-real-time register fields of a UDMAP
 receive flow’s size threshold routing registers.  The host, or a supervisor
 of the host, who owns the flow must be the requesting host.  The values of
 the non-real-time registers are returned in
 &#64;ref tisci_msg_rm_udmap_flow_size_thresh_get_cfg_resp.
 The reset_cfg parameter is used to request either the existing
 non-real-time register values or the hardware reset values for the UDMAP
 flow’s register fields.</p>
</p>
</div>
</div>
<div class="section" id="udmap-receive-flow-size-threshold-routing-get-configuration-response">
<span id="pub-rm-public-udmap-flow-size-thresh-get-cfg-response"></span><h3>UDMAP Receive Flow Size Threshold Routing Get Configuration Response<a class="headerlink" href="#udmap-receive-flow-size-threshold-routing-get-configuration-response" title="Permalink to this headline">¶</a></h3>
<p>The <strong>udmap_flow_size_thresh_get_cfg response</strong> TISCI message contains the UDMAP
receive flow’s non-real-time size threshold routing register field values.</p>
<div class="section" id="udmap-receive-flow-size-threshold-routing-get-configuration-response-message-parameters">
<h4>UDMAP Receive Flow Size Threshold Routing Get Configuration Response Message Parameters<a class="headerlink" href="#udmap-receive-flow-size-threshold-routing-get-configuration-response-message-parameters" title="Permalink to this headline">¶</a></h4>
<p><p><strong>struct tisci_msg_rm_udmap_flow_size_thresh_get_cfg_resp</strong></p>
<p>UDMAP receive flow get size threshold configuration response message</p>
<table border="1" class="docutils">
<colgroup>
<col width="18%" />
<col width="20%" />
<col width="61%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Parameter</th>
<th class="head">Type</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>hdr</td>
<td>struct tisci_header</td>
<td>Standard TISCI header</td>
</tr>
<tr class="row-odd"><td>rx_size_thresh0</td>
<td>u16</td>
<td>UDMAP receive flow packet size threshold 0</td>
</tr>
<tr class="row-even"><td>rx_size_thresh1</td>
<td>u16</td>
<td>UDMAP receive flow packet size threshold 1</td>
</tr>
<tr class="row-odd"><td>rx_size_thresh2</td>
<td>u16</td>
<td>UDMAP receive flow packet size threshold 2</td>
</tr>
<tr class="row-even"><td>rx_fdq0_sz1_qnum</td>
<td>u16</td>
<td>UDMAP receive flow free descriptor queue for size threshold 1</td>
</tr>
<tr class="row-odd"><td>rx_fdq0_sz2_qnum</td>
<td>u16</td>
<td>UDMAP receive flow free descriptor queue for size threshold 2</td>
</tr>
<tr class="row-even"><td>rx_fdq0_sz3_qnum</td>
<td>u16</td>
<td>UDMAP receive flow free descriptor queue for size threshold 3</td>
</tr>
<tr class="row-odd"><td>rx_size_thresh_en</td>
<td>u8</td>
<td>UDMAP receive flow packet size based free buffer queue enable</td>
</tr>
</tbody>
</table>
<p>Response received by host processor after RM has handled
 &#64;ref tisci_msg_rm_udmap_flow_size_thresh_get_cfg_req.  The response contains
 the receive flow’s non-real-time size threshold routing register values.</p>
</p>
</div>
</div>
</div>
<div class="section" id="tisci-msg-rm-udmap-gcfg-cfg-udmap-global-configuration-configure">
<h2>TISCI_MSG_RM_UDMAP_GCFG_CFG - UDMAP Global Configuration Configure<a class="headerlink" href="#tisci-msg-rm-udmap-gcfg-cfg-udmap-global-configuration-configure" title="Permalink to this headline">¶</a></h2>
<div class="section" id="udmap-global-configuration-configure-request">
<span id="pub-rm-public-udmap-gcfg-cfg"></span><h3>UDMAP Global Configuration Configure Request<a class="headerlink" href="#udmap-global-configuration-configure-request" title="Permalink to this headline">¶</a></h3>
<p>The <strong>udmap_gcfg_cfg</strong> TISCI message API is used to configure non-real-time
registers in the UDMAP subsystem’s global configuration region.  The host, or a
supervisor of the host, who owns the global configuration region must be the
requesting host.  The API allows configuration of the global configuration
region by passing the Navigator SoC device ID of the UDMAP subsystem in which
the region is located.</p>
<div class="section" id="id17">
<h4>Usage<a class="headerlink" href="#id17" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="75%" />
<col width="25%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td><strong>Message Type</strong></td>
<td>Normal</td>
</tr>
<tr class="row-even"><td><strong>Secure Queue Only?</strong></td>
<td>No</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="id18">
<h4>TISCI Message ID<a class="headerlink" href="#id18" title="Permalink to this headline">¶</a></h4>
<p><p><code class="docutils literal"><span class="pre">TISCI_MSG_RM_UDMAP_GCFG_CFG</span>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160; <span class="pre">(0x1240U)</span></code></p>
<p>RM TISCI message to configure a Navigator Subsystem UDMAP global
 configuration</p>
</p>
</div>
<div class="section" id="udmap-global-configuration-configure-message-parameters">
<h4>UDMAP Global Configuration Configure Message Parameters<a class="headerlink" href="#udmap-global-configuration-configure-message-parameters" title="Permalink to this headline">¶</a></h4>
<p><p><strong>struct tisci_msg_rm_udmap_gcfg_cfg_req</strong></p>
<p>Configures a Navigator Subsystem UDMAP global configuration region. Configures the non-real-time registers of a Navigator Subsystem UDMAP global configuration region.  The GCFG region being programmed  must be assigned to the host defined in the TISCI header via the RM board configuration resource assignment array.  Individual fields for registers specified as valid are not checked for correctness.  It is the application’s responsibility to verify if the register fields are being set according to the device specification.</p>
<table border="1" class="docutils">
<colgroup>
<col width="3%" />
<col width="4%" />
<col width="93%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Parameter</th>
<th class="head">Type</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>hdr</td>
<td>struct tisci_header</td>
<td>Standard TISCI header</td>
</tr>
<tr class="row-odd"><td>valid_params</td>
<td>u32</td>
<td>Bitfield defining validity of global configuration parameters.  The configuration fields are not valid, and will not be used for global configuration, if their corresponding valid bit is zero.  Valid bit usage: 0 - Valid bit for &#64;ref tisci_msg_rm_udmap_gcfg_cfg_req::perf_ctrl 1 - Valid bit for &#64;ref tisci_msg_rm_udmap_gcfg_cfg_req::emu_ctrl 2 - Valid bit for &#64;ref tisci_msg_rm_udmap_gcfg_cfg_req::psil_to 3 - Valid bit for &#64;ref tisci_msg_rm_udmap_gcfg_cfg_req::rflowfwstat</td>
</tr>
<tr class="row-even"><td>nav_id</td>
<td>u16</td>
<td>SoC device ID of Navigator Subsystem where global configuration is located</td>
</tr>
<tr class="row-odd"><td>perf_ctrl</td>
<td>u32</td>
<td>Configures the performance control register. This field is only valid if &#64;ref TISCI_MSG_VALUE_RM_UDMAP_GCFG_PERF_CTRL_VALID is set in &#64;ref tisci_msg_rm_udmap_gcfg_cfg_req::valid_params.</td>
</tr>
<tr class="row-even"><td>emu_ctrl</td>
<td>u32</td>
<td>Configures the emulation control register. This field is only valid if &#64;ref TISCI_MSG_VALUE_RM_UDMAP_GCFG_EMU_CTRL_VALID is set in &#64;ref tisci_msg_rm_udmap_gcfg_cfg_req::valid_params.</td>
</tr>
<tr class="row-odd"><td>psil_to</td>
<td>u32</td>
<td>Configures the PSI-L proxy timeout register. This field is only valid if &#64;ref TISCI_MSG_VALUE_RM_UDMAP_GCFG_PSIL_TO_VALID is set in &#64;ref tisci_msg_rm_udmap_gcfg_cfg_req::valid_params.</td>
</tr>
<tr class="row-even"><td>rflowfwstat</td>
<td>u32</td>
<td>Writes the rx flow ID firewall status register. This field is only valid if &#64;ref TISCI_MSG_VALUE_RM_UDMAP_GCFG_RFLOWFWSTAT_VALID is set in &#64;ref tisci_msg_rm_udmap_gcfg_cfg_req::valid_params.</td>
</tr>
</tbody>
</table>
</p>
</div>
<div class="section" id="udmap-global-configuration-configure-valid-parameters">
<span id="pub-rm-public-udmap-gcfg-cfg-valid-params"></span><h4>UDMAP Global Configuration Configure Valid Parameters<a class="headerlink" href="#udmap-global-configuration-configure-valid-parameters" title="Permalink to this headline">¶</a></h4>
<p>The following table describes the valid bit mappings for the UDMAP global
configuration configure parameters:</p>
<table border="1" class="docutils">
<colgroup>
<col width="24%" />
<col width="76%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">valid_params Bit</th>
<th class="head">Corresponding tisci_msg_rm_udmap_gcfg_cfg_req Parameter</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>perf_ctrl_timeout_cnt</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>emu_ctrl_soft</td>
</tr>
<tr class="row-even"><td>2</td>
<td>emu_ctrl_free</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>psil_to_tout</td>
</tr>
<tr class="row-even"><td>4</td>
<td>psil_to_tout_cnt</td>
</tr>
<tr class="row-odd"><td>5</td>
<td>utc_chan_start</td>
</tr>
<tr class="row-even"><td>6</td>
<td>rflowfwstat_pend</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section" id="udmap-global-configuration-configure-response">
<span id="pub-rm-public-udmap-gcfg-cfg-response"></span><h3>UDMAP Global Configuration Configure Response<a class="headerlink" href="#udmap-global-configuration-configure-response" title="Permalink to this headline">¶</a></h3>
<p>The <strong>udmap_gcfg_cfg_response</strong> message returns the result status of the
processed <strong>udmap_gcfg_cfg</strong> message.</p>
<div class="section" id="udmap-global-configuration-configure-response-message-parameters">
<h4>UDMAP Global Configuration Configure Response Message Parameters<a class="headerlink" href="#udmap-global-configuration-configure-response-message-parameters" title="Permalink to this headline">¶</a></h4>
<p><p><strong>struct tisci_msg_rm_udmap_gcfg_cfg_resp</strong></p>
<p>Response to configuring UDMAP global configuration.</p>
<table border="1" class="docutils">
<colgroup>
<col width="23%" />
<col width="37%" />
<col width="40%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Parameter</th>
<th class="head">Type</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>hdr</td>
<td>struct tisci_header</td>
<td>Standard TISCI header</td>
</tr>
</tbody>
</table>
</p>
</div>
</div>
</div>
<div class="section" id="tisci-msg-rm-udmap-gcfg-get-cfg-udmap-global-configuration-get-configuration">
<h2>TISCI_MSG_RM_UDMAP_GCFG_GET_CFG - UDMAP Global Configuration Get Configuration<a class="headerlink" href="#tisci-msg-rm-udmap-gcfg-get-cfg-udmap-global-configuration-get-configuration" title="Permalink to this headline">¶</a></h2>
<div class="section" id="udmap-global-configuration-get-configuration-request">
<span id="pub-rm-public-udmap-gcfg-get-cfg"></span><h3>UDMAP Global Configuration Get Configuration Request<a class="headerlink" href="#udmap-global-configuration-get-configuration-request" title="Permalink to this headline">¶</a></h3>
<p>The <strong>udmap_gcfg_get_cfg</strong> TISCI message API is used to retrieve the
non-real-time registers field settings for a UDMAP global configuration region
registers, or the hardware reset settings.  The host, or a supervisor of
the host, who owns the global configuration region must be the requesting host.
The register field values are returned in the <strong>udmap_gcfg_get_cfg_response</strong>
message.</p>
<p>The <strong>udmap_gcfg_get_cfg</strong> API can be used to retrieve UDMAP global
configuration within any Navigator Subsystem on the device.</p>
<div class="section" id="id19">
<h4>Usage<a class="headerlink" href="#id19" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="75%" />
<col width="25%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td><strong>Message Type</strong></td>
<td>Normal</td>
</tr>
<tr class="row-even"><td><strong>Secure Queue Only?</strong></td>
<td>No</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="id20">
<h4>TISCI Message ID<a class="headerlink" href="#id20" title="Permalink to this headline">¶</a></h4>
<p><p><code class="docutils literal"><span class="pre">TISCI_MSG_RM_UDMAP_GCFG_GET_CFG</span>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160; <span class="pre">(0x1241U)</span></code></p>
<p>RM TISCI message to get the register cfg for a Navigator Subsystem UDMAP
 global configuration</p>
</p>
</div>
<div class="section" id="udmap-global-configuration-get-configuration-message-parameters">
<h4>UDMAP Global Configuration Get Configuration Message Parameters<a class="headerlink" href="#udmap-global-configuration-get-configuration-message-parameters" title="Permalink to this headline">¶</a></h4>
<p><p><strong>struct tisci_msg_rm_udmap_gcfg_get_cfg_req</strong></p>
<p>Get Navigator Subsystem UDMAP global configuration’s non-real-time register configuration. Gets the configuration of the non-real-time register fields of a UDMAP global configuration.  The host, or a supervisor of the host, who owns the gcfg region must be the requesting host.  The values of the non-real-time registers are returned in &#64;ref tisci_msg_rm_udmap_gcfg_get_cfg_resp.  The reset_cfg parameter is used to request either the existing non-real-time register values or the hardware reset values for the UDMAP global configuration register fields.</p>
<table border="1" class="docutils">
<colgroup>
<col width="5%" />
<col width="7%" />
<col width="88%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Parameter</th>
<th class="head">Type</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>hdr</td>
<td>struct tisci_header</td>
<td>Standard TISCI header</td>
</tr>
<tr class="row-odd"><td>nav_id</td>
<td>u16</td>
<td>SoC device ID of Navigator Subsystem in which the UDMAP global configuration is located</td>
</tr>
<tr class="row-even"><td>get_reset_cfg</td>
<td>u8</td>
<td>Switch defining which UDMAP global configuration is returned: &#64;ref TISCI_MSG_VALUE_RM_UDMAP_GET_CFG_REG - Return non-real-time register configuration &#64;ref TISCI_MSG_VALUE_RM_UDMAP_GET_CFG_RESET - Return non-real-time register hardware reset value configuration</td>
</tr>
</tbody>
</table>
</p>
</div>
</div>
<div class="section" id="udmap-global-configuration-get-configuration-response">
<span id="pub-rm-public-udmap-gcfg-get-cfg-response"></span><h3>UDMAP Global Configuration Get Configuration Response<a class="headerlink" href="#udmap-global-configuration-get-configuration-response" title="Permalink to this headline">¶</a></h3>
<p>The <strong>udmap_gcfg_get_cfg response</strong> TISCI message contains the UDMAP
global configuration’s non-real-time register field values.</p>
<div class="section" id="udmap-global-configuration-get-configuration-response-message-parameters">
<h4>UDMAP Global Configuration Get Configuration Response Message Parameters<a class="headerlink" href="#udmap-global-configuration-get-configuration-response-message-parameters" title="Permalink to this headline">¶</a></h4>
<p><p><strong>struct tisci_msg_rm_udmap_gcfg_get_cfg_resp</strong></p>
<p>UDMAP global configuration get configuration response message. Response received by host processor after RM has handled &#64;ref tisci_msg_rm_udmap_gcfg_get_cfg_req.  The response contains the global configuration’s non-real-time register values.</p>
<table border="1" class="docutils">
<colgroup>
<col width="8%" />
<col width="12%" />
<col width="80%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Parameter</th>
<th class="head">Type</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>hdr</td>
<td>struct tisci_header</td>
<td>Standard TISCI header</td>
</tr>
<tr class="row-odd"><td>revision</td>
<td>u32</td>
<td>UDMAP module revision register.  This field is read-only. Use &#64;ref TISCI_MSG_VALUE_RM_UDMAP_GET_CFG_REG to retrieve this field’s value.</td>
</tr>
<tr class="row-even"><td>perf_ctrl</td>
<td>u32</td>
<td>UDMAP performance control register</td>
</tr>
<tr class="row-odd"><td>emu_ctrl</td>
<td>u32</td>
<td>UDMAP emulation control</td>
</tr>
<tr class="row-even"><td>psil_to</td>
<td>u32</td>
<td>UDMAP PSI-L proxy timeout register</td>
</tr>
<tr class="row-odd"><td>utc_ctrl</td>
<td>u32</td>
<td>UDMAP external UTC control register</td>
</tr>
<tr class="row-even"><td>cap0</td>
<td>u32</td>
<td>UDMAP capabilities 0 register.  This field is read-only.  Use &#64;ref TISCI_MSG_VALUE_RM_UDMAP_GET_CFG_REG to retrieve this field’s value.</td>
</tr>
<tr class="row-odd"><td>cap1</td>
<td>u32</td>
<td>UDMAP capabilities 1 register.  This field is read-only.  Use &#64;ref TISCI_MSG_VALUE_RM_UDMAP_GET_CFG_REG to retrieve this field’s value.</td>
</tr>
<tr class="row-even"><td>cap2</td>
<td>u32</td>
<td>UDMAP capabilities 2 register.  This field is read-only.  Use &#64;ref TISCI_MSG_VALUE_RM_UDMAP_GET_CFG_REG to retrieve this field’s value.</td>
</tr>
<tr class="row-odd"><td>cap3</td>
<td>u32</td>
<td>UDMAP capabilities 3 register.  This field is read-only.  Use &#64;ref TISCI_MSG_VALUE_RM_UDMAP_GET_CFG_REG to retrieve this field’s value.</td>
</tr>
<tr class="row-even"><td>rflowfwstat</td>
<td>u32</td>
<td>UDMAP rx flow ID firewall status register</td>
</tr>
</tbody>
</table>
</p>
</div>
</div>
</div>
</div>


           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="rm_psil.html" class="btn btn-neutral float-right" title="Resource Management PSI-L TISCI Message Description" accesskey="n">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="rm_ra.html" class="btn btn-neutral" title="Resource Management Ring Accelerator TISCI Message Description" accesskey="p"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
      <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 2016-2019</a>, Texas Instruments Incorporated. All rights reserved. <br>
      <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>

    </p>
  </div> 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    <script type="text/javascript">
        var DOCUMENTATION_OPTIONS = {
            URL_ROOT:'../../',
            VERSION:'19.07.00',
            COLLAPSE_INDEX:false,
            FILE_SUFFIX:'.html',
            HAS_SOURCE:  true
        };
    </script>
      <script type="text/javascript" src="../../_static/jquery.js"></script>
      <script type="text/javascript" src="../../_static/underscore.js"></script>
      <script type="text/javascript" src="../../_static/doctools.js"></script>
      <script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>

    <script src="http://www.ti.com/assets/js/headerfooter/analytics.js" type="text/javascript" charset="utf-8"></script>

  

  
  
    <script type="text/javascript" src="../../_static/js/theme.js"></script>
  

  
  
  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.StickyNav.enable();
        });

      var menuHeight = window.innerHeight;

      var contentOffset = $(".wy-nav-content-wrap").offset();
      var contentHeight = $(".wy-nav-content-wrap").height();
      var contentBottom = contentOffset.top + contentHeight;

      function setNavbarTop() {
          var scrollTop = $(window).scrollTop();
          var maxTop = scrollTop + menuHeight;

          // If past the header
          if (scrollTop > contentOffset.top && maxTop < contentBottom) {
            stickyTop = scrollTop - contentOffset.top;
          } else if (maxTop > contentBottom) {
            stickyTop = scrollTop - contentOffset.top - (maxTop - contentBottom);
          } else {
            stickyTop = 0;
          }

          $(".wy-nav-side").css("top", stickyTop);
      }

      $(document).ready(function() {
        setNavbarTop();
        $(window).scroll(function () {
          setNavbarTop();
        });

        $('body').on("mousewheel", function () {
            // Remove default behavior
            event.preventDefault();
            // Scroll without smoothing
            var wheelDelta = event.wheelDelta;
            var currentScrollPosition = window.pageYOffset;
            window.scrollTo(0, currentScrollPosition - wheelDelta);
        });
      });
  </script>
   

</body>
</html>