

================================================================
== Vitis HLS Report for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'
================================================================
* Date:           Tue Nov 12 10:45:32 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.254 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val" [firmware/nnet_utils/nnet_layernorm.h:126]   --->   Operation 6 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [firmware/nnet_utils/nnet_layernorm.h:126]   --->   Operation 7 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [firmware/nnet_utils/nnet_layernorm.h:126]   --->   Operation 8 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_layernorm.h:126]   --->   Operation 9 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_layernorm.h:126]   --->   Operation 10 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sum_cache = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_0_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:126]   --->   Operation 11 'bitconcatenate' 'sum_cache' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_1_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:126]   --->   Operation 12 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln126_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_2_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:126]   --->   Operation 13 'bitconcatenate' 'shl_ln126_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln126_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_3_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:126]   --->   Operation 14 'bitconcatenate' 'shl_ln126_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln126_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_4_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:126]   --->   Operation 15 'bitconcatenate' 'shl_ln126_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln126_1 = add i19 %shl_ln, i19 %sum_cache" [firmware/nnet_utils/nnet_layernorm.h:126]   --->   Operation 16 'add' 'add_ln126_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln126_2 = add i19 %shl_ln126_2, i19 %shl_ln126_3" [firmware/nnet_utils/nnet_layernorm.h:126]   --->   Operation 17 'add' 'add_ln126_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln126_3 = add i19 %add_ln126_2, i19 %shl_ln126_1" [firmware/nnet_utils/nnet_layernorm.h:126]   --->   Operation 18 'add' 'add_ln126_3' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln126 = add i19 %add_ln126_3, i19 %add_ln126_1" [firmware/nnet_utils/nnet_layernorm.h:126]   --->   Operation 19 'add' 'add_ln126' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i19 %add_ln126" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 20 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.08ns)   --->   "%mul_ln73 = mul i31 %sext_ln73, i31 1638" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 21 'mul' 'mul_ln73' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mean = partselect i18 @_ssdm_op_PartSelect.i18.i31.i32.i32, i31 %mul_ln73, i32 13, i32 30" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 22 'partselect' 'mean' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln128 = sext i18 %mean" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 23 'sext' 'sext_ln128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.80ns)   --->   "%sub_ln132 = sub i19 %sum_cache, i19 %sext_ln128" [firmware/nnet_utils/nnet_layernorm.h:132]   --->   Operation 24 'sub' 'sub_ln132' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.80ns)   --->   "%sub_ln132_1 = sub i19 %shl_ln, i19 %sext_ln128" [firmware/nnet_utils/nnet_layernorm.h:132]   --->   Operation 25 'sub' 'sub_ln132_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.80ns)   --->   "%sub_ln132_2 = sub i19 %shl_ln126_1, i19 %sext_ln128" [firmware/nnet_utils/nnet_layernorm.h:132]   --->   Operation 26 'sub' 'sub_ln132_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.80ns)   --->   "%sub_ln132_3 = sub i19 %shl_ln126_2, i19 %sext_ln128" [firmware/nnet_utils/nnet_layernorm.h:132]   --->   Operation 27 'sub' 'sub_ln132_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.80ns)   --->   "%sub_ln132_4 = sub i19 %shl_ln126_3, i19 %sext_ln128" [firmware/nnet_utils/nnet_layernorm.h:132]   --->   Operation 28 'sub' 'sub_ln132_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i19 %sub_ln132" [firmware/nnet_utils/nnet_layernorm.h:133]   --->   Operation 29 'sext' 'sext_ln133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.08ns)   --->   "%mul_ln133 = mul i32 %sext_ln133, i32 %sext_ln133" [firmware/nnet_utils/nnet_layernorm.h:133]   --->   Operation 30 'mul' 'mul_ln133' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%diff_5 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln133, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:133]   --->   Operation 31 'partselect' 'diff_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln133_1 = sext i19 %sub_ln132_1" [firmware/nnet_utils/nnet_layernorm.h:133]   --->   Operation 32 'sext' 'sext_ln133_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.08ns)   --->   "%mul_ln133_1 = mul i32 %sext_ln133_1, i32 %sext_ln133_1" [firmware/nnet_utils/nnet_layernorm.h:133]   --->   Operation 33 'mul' 'mul_ln133_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%diff = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln133_1, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:133]   --->   Operation 34 'partselect' 'diff' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln133_2 = sext i19 %sub_ln132_2" [firmware/nnet_utils/nnet_layernorm.h:133]   --->   Operation 35 'sext' 'sext_ln133_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.08ns)   --->   "%mul_ln133_2 = mul i32 %sext_ln133_2, i32 %sext_ln133_2" [firmware/nnet_utils/nnet_layernorm.h:133]   --->   Operation 36 'mul' 'mul_ln133_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%diff_2 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln133_2, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:133]   --->   Operation 37 'partselect' 'diff_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln133_3 = sext i19 %sub_ln132_3" [firmware/nnet_utils/nnet_layernorm.h:133]   --->   Operation 38 'sext' 'sext_ln133_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.08ns)   --->   "%mul_ln133_3 = mul i32 %sext_ln133_3, i32 %sext_ln133_3" [firmware/nnet_utils/nnet_layernorm.h:133]   --->   Operation 39 'mul' 'mul_ln133_3' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%diff_3 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln133_3, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:133]   --->   Operation 40 'partselect' 'diff_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln133_4 = sext i19 %sub_ln132_4" [firmware/nnet_utils/nnet_layernorm.h:133]   --->   Operation 41 'sext' 'sext_ln133_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.08ns)   --->   "%mul_ln133_4 = mul i32 %sext_ln133_4, i32 %sext_ln133_4" [firmware/nnet_utils/nnet_layernorm.h:133]   --->   Operation 42 'mul' 'mul_ln133_4' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%diff_4 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln133_4, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:133]   --->   Operation 43 'partselect' 'diff_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln134_1 = add i19 %diff_5, i19 %diff" [firmware/nnet_utils/nnet_layernorm.h:134]   --->   Operation 44 'add' 'add_ln134_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln134_2 = add i19 %diff_3, i19 %diff_4" [firmware/nnet_utils/nnet_layernorm.h:134]   --->   Operation 45 'add' 'add_ln134_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln134_3 = add i19 %add_ln134_2, i19 %diff_2" [firmware/nnet_utils/nnet_layernorm.h:134]   --->   Operation 46 'add' 'add_ln134_3' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln134 = add i19 %add_ln134_3, i19 %add_ln134_1" [firmware/nnet_utils/nnet_layernorm.h:134]   --->   Operation 47 'add' 'add_ln134' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i19 %add_ln134" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:136]   --->   Operation 48 'sext' 'sext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.08ns)   --->   "%mul_ln73_1 = mul i31 %sext_ln73_1, i31 1638" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:136]   --->   Operation 49 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln73_1, i32 15, i32 30" [firmware/nnet_utils/nnet_layernorm.h:138]   --->   Operation 50 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i16 %tmp_1" [firmware/nnet_utils/nnet_layernorm.h:138]   --->   Operation 51 'sext' 'sext_ln138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln73_1, i32 30" [firmware/nnet_utils/nnet_layernorm.h:138]   --->   Operation 52 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %mul_ln73_1, i32 13, i32 14" [firmware/nnet_utils/nnet_layernorm.h:138]   --->   Operation 53 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i11, i2 %tmp, i11 0" [firmware/nnet_utils/nnet_layernorm.h:138]   --->   Operation 54 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.75ns)   --->   "%icmp_ln138 = icmp_eq  i13 %tmp_s, i13 0" [firmware/nnet_utils/nnet_layernorm.h:138]   --->   Operation 55 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.78ns)   --->   "%add_ln138 = add i17 %sext_ln138, i17 1" [firmware/nnet_utils/nnet_layernorm.h:138]   --->   Operation 56 'add' 'add_ln138' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%select_ln138 = select i1 %icmp_ln138, i17 %sext_ln138, i17 %add_ln138" [firmware/nnet_utils/nnet_layernorm.h:138]   --->   Operation 57 'select' 'select_ln138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.26ns) (out node of the LUT)   --->   "%index = select i1 %tmp_2, i17 %select_ln138, i17 %sext_ln138" [firmware/nnet_utils/nnet_layernorm.h:138]   --->   Operation 58 'select' 'index' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln138_1 = sext i17 %index" [firmware/nnet_utils/nnet_layernorm.h:138]   --->   Operation 59 'sext' 'sext_ln138_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sext_ln138_1, i32 17" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 60 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.26ns)   --->   "%index_1 = select i1 %tmp_3, i17 0, i17 %index" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 61 'select' 'index_1' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i17 %index_1" [firmware/nnet_utils/nnet_layernorm.h:138]   --->   Operation 62 'trunc' 'trunc_ln138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i17.i32.i32, i17 %index_1, i32 11, i32 16" [firmware/nnet_utils/nnet_layernorm.h:141]   --->   Operation 63 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.70ns)   --->   "%icmp_ln141 = icmp_ne  i6 %tmp_4, i6 0" [firmware/nnet_utils/nnet_layernorm.h:141]   --->   Operation 64 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.50>
ST_4 : Operation 65 [1/1] (0.30ns)   --->   "%index_2 = select i1 %icmp_ln141, i11 2047, i11 %trunc_ln138" [firmware/nnet_utils/nnet_layernorm.h:141]   --->   Operation 65 'select' 'index_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i11 %index_2" [firmware/nnet_utils/nnet_layernorm.h:142]   --->   Operation 66 'zext' 'zext_ln142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%invert_sqr_table_addr = getelementptr i26 %invert_sqr_table, i64 0, i64 %zext_ln142" [firmware/nnet_utils/nnet_layernorm.h:142]   --->   Operation 67 'getelementptr' 'invert_sqr_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (1.20ns)   --->   "%deno_inver = load i11 %invert_sqr_table_addr" [firmware/nnet_utils/nnet_layernorm.h:142]   --->   Operation 68 'load' 'deno_inver' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 2048> <ROM>

State 5 <SV = 4> <Delay = 3.93>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln126 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_layernorm.h:126]   --->   Operation 69 'specpipeline' 'specpipeline_ln126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/2] (1.20ns)   --->   "%deno_inver = load i11 %invert_sqr_table_addr" [firmware/nnet_utils/nnet_layernorm.h:142]   --->   Operation 70 'load' 'deno_inver' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 2048> <ROM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i26 %deno_inver" [firmware/nnet_utils/nnet_layernorm.h:146]   --->   Operation 71 'zext' 'zext_ln146' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln146 = sext i19 %sub_ln132" [firmware/nnet_utils/nnet_layernorm.h:146]   --->   Operation 72 'sext' 'sext_ln146' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (2.73ns)   --->   "%mul_ln146 = mul i45 %zext_ln146, i45 %sext_ln146" [firmware/nnet_utils/nnet_layernorm.h:146]   --->   Operation 73 'mul' 'mul_ln146' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i45.i32.i32, i45 %mul_ln146, i32 13, i32 44" [firmware/nnet_utils/nnet_layernorm.h:146]   --->   Operation 74 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln146_1 = sext i32 %trunc_ln3" [firmware/nnet_utils/nnet_layernorm.h:146]   --->   Operation 75 'sext' 'sext_ln146_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln146_2 = sext i19 %sub_ln132_1" [firmware/nnet_utils/nnet_layernorm.h:146]   --->   Operation 76 'sext' 'sext_ln146_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (2.73ns)   --->   "%mul_ln146_1 = mul i45 %zext_ln146, i45 %sext_ln146_2" [firmware/nnet_utils/nnet_layernorm.h:146]   --->   Operation 77 'mul' 'mul_ln146_1' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln146_1 = partselect i32 @_ssdm_op_PartSelect.i32.i45.i32.i32, i45 %mul_ln146_1, i32 13, i32 44" [firmware/nnet_utils/nnet_layernorm.h:146]   --->   Operation 78 'partselect' 'trunc_ln146_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln146_3 = sext i32 %trunc_ln146_1" [firmware/nnet_utils/nnet_layernorm.h:146]   --->   Operation 79 'sext' 'sext_ln146_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln146_4 = sext i19 %sub_ln132_2" [firmware/nnet_utils/nnet_layernorm.h:146]   --->   Operation 80 'sext' 'sext_ln146_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (2.73ns)   --->   "%mul_ln146_2 = mul i45 %zext_ln146, i45 %sext_ln146_4" [firmware/nnet_utils/nnet_layernorm.h:146]   --->   Operation 81 'mul' 'mul_ln146_2' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln146_2 = partselect i32 @_ssdm_op_PartSelect.i32.i45.i32.i32, i45 %mul_ln146_2, i32 13, i32 44" [firmware/nnet_utils/nnet_layernorm.h:146]   --->   Operation 82 'partselect' 'trunc_ln146_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln146_5 = sext i32 %trunc_ln146_2" [firmware/nnet_utils/nnet_layernorm.h:146]   --->   Operation 83 'sext' 'sext_ln146_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln146_6 = sext i19 %sub_ln132_3" [firmware/nnet_utils/nnet_layernorm.h:146]   --->   Operation 84 'sext' 'sext_ln146_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (2.73ns)   --->   "%mul_ln146_3 = mul i45 %zext_ln146, i45 %sext_ln146_6" [firmware/nnet_utils/nnet_layernorm.h:146]   --->   Operation 85 'mul' 'mul_ln146_3' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln146_3 = partselect i32 @_ssdm_op_PartSelect.i32.i45.i32.i32, i45 %mul_ln146_3, i32 13, i32 44" [firmware/nnet_utils/nnet_layernorm.h:146]   --->   Operation 86 'partselect' 'trunc_ln146_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln146_7 = sext i32 %trunc_ln146_3" [firmware/nnet_utils/nnet_layernorm.h:146]   --->   Operation 87 'sext' 'sext_ln146_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln146_8 = sext i19 %sub_ln132_4" [firmware/nnet_utils/nnet_layernorm.h:146]   --->   Operation 88 'sext' 'sext_ln146_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (2.73ns)   --->   "%mul_ln146_4 = mul i45 %zext_ln146, i45 %sext_ln146_8" [firmware/nnet_utils/nnet_layernorm.h:146]   --->   Operation 89 'mul' 'mul_ln146_4' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln146_4 = partselect i32 @_ssdm_op_PartSelect.i32.i45.i32.i32, i45 %mul_ln146_4, i32 13, i32 44" [firmware/nnet_utils/nnet_layernorm.h:146]   --->   Operation 90 'partselect' 'trunc_ln146_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln146_9 = sext i32 %trunc_ln146_4" [firmware/nnet_utils/nnet_layernorm.h:146]   --->   Operation 91 'sext' 'sext_ln146_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%mrv = insertvalue i165 <undef>, i33 %sext_ln146_1" [firmware/nnet_utils/nnet_layernorm.h:148]   --->   Operation 92 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i165 %mrv, i33 %sext_ln146_3" [firmware/nnet_utils/nnet_layernorm.h:148]   --->   Operation 93 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i165 %mrv_1, i33 %sext_ln146_5" [firmware/nnet_utils/nnet_layernorm.h:148]   --->   Operation 94 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i165 %mrv_2, i33 %sext_ln146_7" [firmware/nnet_utils/nnet_layernorm.h:148]   --->   Operation 95 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i165 %mrv_3, i33 %sext_ln146_9" [firmware/nnet_utils/nnet_layernorm.h:148]   --->   Operation 96 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln148 = ret i165 %mrv_4" [firmware/nnet_utils/nnet_layernorm.h:148]   --->   Operation 97 'ret' 'ret_ln148' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.254ns
The critical path consists of the following:
	wire read operation ('data_4_val_read', firmware/nnet_utils/nnet_layernorm.h:126) on port 'data_4_val' (firmware/nnet_utils/nnet_layernorm.h:126) [8]  (0.000 ns)
	'add' operation 19 bit ('add_ln126_2', firmware/nnet_utils/nnet_layernorm.h:126) [19]  (0.000 ns)
	'add' operation 19 bit ('add_ln126_3', firmware/nnet_utils/nnet_layernorm.h:126) [20]  (0.685 ns)
	'add' operation 19 bit ('add_ln126', firmware/nnet_utils/nnet_layernorm.h:126) [21]  (0.685 ns)
	'mul' operation 31 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:128) [23]  (2.080 ns)
	'sub' operation 19 bit ('sub_ln132', firmware/nnet_utils/nnet_layernorm.h:132) [26]  (0.803 ns)

 <State 2>: 3.451ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln133_2', firmware/nnet_utils/nnet_layernorm.h:133) [36]  (2.080 ns)
	'add' operation 19 bit ('add_ln134_3', firmware/nnet_utils/nnet_layernorm.h:134) [48]  (0.685 ns)
	'add' operation 19 bit ('add_ln134', firmware/nnet_utils/nnet_layernorm.h:134) [49]  (0.685 ns)

 <State 3>: 4.108ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln73_1', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:136) [51]  (2.080 ns)
	'add' operation 17 bit ('add_ln138', firmware/nnet_utils/nnet_layernorm.h:138) [58]  (0.785 ns)
	'select' operation 17 bit ('select_ln138', firmware/nnet_utils/nnet_layernorm.h:138) [59]  (0.000 ns)
	'select' operation 17 bit ('index', firmware/nnet_utils/nnet_layernorm.h:138) [60]  (0.268 ns)
	'select' operation 17 bit ('index', firmware/nnet_utils/nnet_layernorm.h:140) [63]  (0.268 ns)
	'icmp' operation 1 bit ('icmp_ln141', firmware/nnet_utils/nnet_layernorm.h:141) [66]  (0.706 ns)

 <State 4>: 1.504ns
The critical path consists of the following:
	'select' operation 11 bit ('index', firmware/nnet_utils/nnet_layernorm.h:141) [67]  (0.301 ns)
	'getelementptr' operation 11 bit ('invert_sqr_table_addr', firmware/nnet_utils/nnet_layernorm.h:142) [69]  (0.000 ns)
	'load' operation 26 bit ('deno_inver', firmware/nnet_utils/nnet_layernorm.h:142) on array 'invert_sqr_table' [70]  (1.203 ns)

 <State 5>: 3.936ns
The critical path consists of the following:
	'load' operation 26 bit ('deno_inver', firmware/nnet_utils/nnet_layernorm.h:142) on array 'invert_sqr_table' [70]  (1.203 ns)
	'mul' operation 45 bit ('mul_ln146', firmware/nnet_utils/nnet_layernorm.h:146) [73]  (2.733 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
