SCSA-16 Instruction Set Architecture (ISA) Reference - 16-Bit Version

This ISA defines the 24-bit (3-byte) instruction format: [4-bit Opcode | 4-bit Register] [16-bit Address/Operand].

| Mnemonic | Opcode (Hex) | Format (Byte) | Function | Notes (R0=ACC) |
| :---: | :---: | :---: | :---: | :---: |
| HLT | 0x0 | 1 | Halt execution. | Stops the CPU clock. |
| LDA R, ADDR | 0x2 | 3 | R = RAM[ADDR] | Load 16-bit data from RAM into Register R (Direct Addressing). |
| STA R, ADDR | 0x3 | 3 | RAM[ADDR] = R | Store 16-bit data from Register R to RAM (Direct Addressing). |
| LDI R, VALUE | 0x4 | 3 | R = VALUE | Load 16-bit immediate data (from Operand field) into Register R. |
| JMP ADDR | 0x8 | 3 | PC = ADDR | Unconditional jump to 16-bit address. |
| ADD R, ADDR | 0xC | 3 | R = R + RAM[ADDR] | 16-bit binary addition. |
| PSIO_BOOT | N/A | N/A | PC starts at 0xF000. | **Ù…ÙÙ‡ÙˆÙ… Ø§Ù„Ø¥Ù‚Ù„Ø§Ø¹ Ø§Ù„Ø«Ø§Ø¨Øª.** |

## ğŸ§  PSI/O Fixed Boot Concept (0xF000)

ÙŠØªÙ… ØªØ®ØµÙŠØµ Ø§Ù„Ø¹Ù†ÙˆØ§Ù† **0xF000** Ù„ÙŠÙƒÙˆÙ† Ø¨Ø¯Ø§ÙŠØ© Ø°Ø§ÙƒØ±Ø© Ø§Ù„Ø¨Ø±Ø§Ù…Ø¬ Ø§Ù„Ø«Ø§Ø¨ØªØ© (Firmware).
Ø§Ù„Ù…Ø­Ø§ÙƒÙŠ (Ø§Ù„Ù…Ø­ÙŠØ· Ø§Ù„Ø§ÙØªØ±Ø§Ø¶ÙŠ) ÙŠØ¨Ø¯Ø£ Ø§Ù„Ù€ PC Ù…Ù† **0xF000**.
Ø£ÙˆÙ„ ØªØ¹Ù„ÙŠÙ…Ø© ÙÙŠ 0xF000 Ù‡ÙŠ Ø¹Ø§Ø¯Ø©Ù‹ **JMP 0x0010** Ù„Ù†Ù‚Ù„ Ø§Ù„ØªØ­ÙƒÙ… Ø¥Ù„Ù‰ Ø¨Ø±Ù†Ø§Ù…Ø¬ Ø§Ù„Ù…Ø³ØªØ®Ø¯Ù…ØŒ Ù…Ù…Ø§ ÙŠØ­Ù‚Ù‚ Ø³Ø±Ø¹Ø© ÙˆØ«Ø¨Ø§Øª Ø§Ù„Ø¥Ù‚Ù„Ø§Ø¹.

