read_verilog ../top.v
add -wire w 1
tee -o result.out dump
