
Projet3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000088dc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000202c  08008ab0  08008ab0  00018ab0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aadc  0800aadc  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800aadc  0800aadc  0001aadc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aae4  0800aae4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aae4  0800aae4  0001aae4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aae8  0800aae8  0001aae8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800aaec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004304  200001dc  0800acc8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200044e0  0800acc8  000244e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012176  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002b03  00000000  00000000  000323c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001070  00000000  00000000  00034ec8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cd3  00000000  00000000  00035f38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024d5a  00000000  00000000  00036c0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014ab7  00000000  00000000  0005b965  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e12cb  00000000  00000000  0007041c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005748  00000000  00000000  001516e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  00156e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008a94 	.word	0x08008a94

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	08008a94 	.word	0x08008a94

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b970 	b.w	8000f80 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	460d      	mov	r5, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	460f      	mov	r7, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4694      	mov	ip, r2
 8000ccc:	d965      	bls.n	8000d9a <__udivmoddi4+0xe2>
 8000cce:	fab2 f382 	clz	r3, r2
 8000cd2:	b143      	cbz	r3, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cd8:	f1c3 0220 	rsb	r2, r3, #32
 8000cdc:	409f      	lsls	r7, r3
 8000cde:	fa20 f202 	lsr.w	r2, r0, r2
 8000ce2:	4317      	orrs	r7, r2
 8000ce4:	409c      	lsls	r4, r3
 8000ce6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cea:	fa1f f58c 	uxth.w	r5, ip
 8000cee:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cf2:	0c22      	lsrs	r2, r4, #16
 8000cf4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cf8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cfc:	fb01 f005 	mul.w	r0, r1, r5
 8000d00:	4290      	cmp	r0, r2
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d04:	eb1c 0202 	adds.w	r2, ip, r2
 8000d08:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d0c:	f080 811c 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d10:	4290      	cmp	r0, r2
 8000d12:	f240 8119 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d16:	3902      	subs	r1, #2
 8000d18:	4462      	add	r2, ip
 8000d1a:	1a12      	subs	r2, r2, r0
 8000d1c:	b2a4      	uxth	r4, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d2a:	fb00 f505 	mul.w	r5, r0, r5
 8000d2e:	42a5      	cmp	r5, r4
 8000d30:	d90a      	bls.n	8000d48 <__udivmoddi4+0x90>
 8000d32:	eb1c 0404 	adds.w	r4, ip, r4
 8000d36:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d3a:	f080 8107 	bcs.w	8000f4c <__udivmoddi4+0x294>
 8000d3e:	42a5      	cmp	r5, r4
 8000d40:	f240 8104 	bls.w	8000f4c <__udivmoddi4+0x294>
 8000d44:	4464      	add	r4, ip
 8000d46:	3802      	subs	r0, #2
 8000d48:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4c:	1b64      	subs	r4, r4, r5
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11e      	cbz	r6, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40dc      	lsrs	r4, r3
 8000d54:	2300      	movs	r3, #0
 8000d56:	e9c6 4300 	strd	r4, r3, [r6]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d908      	bls.n	8000d74 <__udivmoddi4+0xbc>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80ed 	beq.w	8000f42 <__udivmoddi4+0x28a>
 8000d68:	2100      	movs	r1, #0
 8000d6a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d74:	fab3 f183 	clz	r1, r3
 8000d78:	2900      	cmp	r1, #0
 8000d7a:	d149      	bne.n	8000e10 <__udivmoddi4+0x158>
 8000d7c:	42ab      	cmp	r3, r5
 8000d7e:	d302      	bcc.n	8000d86 <__udivmoddi4+0xce>
 8000d80:	4282      	cmp	r2, r0
 8000d82:	f200 80f8 	bhi.w	8000f76 <__udivmoddi4+0x2be>
 8000d86:	1a84      	subs	r4, r0, r2
 8000d88:	eb65 0203 	sbc.w	r2, r5, r3
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	4617      	mov	r7, r2
 8000d90:	2e00      	cmp	r6, #0
 8000d92:	d0e2      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	e9c6 4700 	strd	r4, r7, [r6]
 8000d98:	e7df      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d9a:	b902      	cbnz	r2, 8000d9e <__udivmoddi4+0xe6>
 8000d9c:	deff      	udf	#255	; 0xff
 8000d9e:	fab2 f382 	clz	r3, r2
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	f040 8090 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000da8:	1a8a      	subs	r2, r1, r2
 8000daa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dae:	fa1f fe8c 	uxth.w	lr, ip
 8000db2:	2101      	movs	r1, #1
 8000db4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000db8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dbc:	0c22      	lsrs	r2, r4, #16
 8000dbe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000dc2:	fb0e f005 	mul.w	r0, lr, r5
 8000dc6:	4290      	cmp	r0, r2
 8000dc8:	d908      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dca:	eb1c 0202 	adds.w	r2, ip, r2
 8000dce:	f105 38ff 	add.w	r8, r5, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4290      	cmp	r0, r2
 8000dd6:	f200 80cb 	bhi.w	8000f70 <__udivmoddi4+0x2b8>
 8000dda:	4645      	mov	r5, r8
 8000ddc:	1a12      	subs	r2, r2, r0
 8000dde:	b2a4      	uxth	r4, r4
 8000de0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000de4:	fb07 2210 	mls	r2, r7, r0, r2
 8000de8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dec:	fb0e fe00 	mul.w	lr, lr, r0
 8000df0:	45a6      	cmp	lr, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x14e>
 8000df4:	eb1c 0404 	adds.w	r4, ip, r4
 8000df8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dfc:	d202      	bcs.n	8000e04 <__udivmoddi4+0x14c>
 8000dfe:	45a6      	cmp	lr, r4
 8000e00:	f200 80bb 	bhi.w	8000f7a <__udivmoddi4+0x2c2>
 8000e04:	4610      	mov	r0, r2
 8000e06:	eba4 040e 	sub.w	r4, r4, lr
 8000e0a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e0e:	e79f      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e10:	f1c1 0720 	rsb	r7, r1, #32
 8000e14:	408b      	lsls	r3, r1
 8000e16:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e1a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e1e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e22:	fa20 f307 	lsr.w	r3, r0, r7
 8000e26:	40fd      	lsrs	r5, r7
 8000e28:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e2c:	4323      	orrs	r3, r4
 8000e2e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	fb09 5518 	mls	r5, r9, r8, r5
 8000e3a:	0c1c      	lsrs	r4, r3, #16
 8000e3c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e40:	fb08 f50e 	mul.w	r5, r8, lr
 8000e44:	42a5      	cmp	r5, r4
 8000e46:	fa02 f201 	lsl.w	r2, r2, r1
 8000e4a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e58:	f080 8088 	bcs.w	8000f6c <__udivmoddi4+0x2b4>
 8000e5c:	42a5      	cmp	r5, r4
 8000e5e:	f240 8085 	bls.w	8000f6c <__udivmoddi4+0x2b4>
 8000e62:	f1a8 0802 	sub.w	r8, r8, #2
 8000e66:	4464      	add	r4, ip
 8000e68:	1b64      	subs	r4, r4, r5
 8000e6a:	b29d      	uxth	r5, r3
 8000e6c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e70:	fb09 4413 	mls	r4, r9, r3, r4
 8000e74:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e78:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1c 0404 	adds.w	r4, ip, r4
 8000e84:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e88:	d26c      	bcs.n	8000f64 <__udivmoddi4+0x2ac>
 8000e8a:	45a6      	cmp	lr, r4
 8000e8c:	d96a      	bls.n	8000f64 <__udivmoddi4+0x2ac>
 8000e8e:	3b02      	subs	r3, #2
 8000e90:	4464      	add	r4, ip
 8000e92:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e96:	fba3 9502 	umull	r9, r5, r3, r2
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	42ac      	cmp	r4, r5
 8000ea0:	46c8      	mov	r8, r9
 8000ea2:	46ae      	mov	lr, r5
 8000ea4:	d356      	bcc.n	8000f54 <__udivmoddi4+0x29c>
 8000ea6:	d053      	beq.n	8000f50 <__udivmoddi4+0x298>
 8000ea8:	b156      	cbz	r6, 8000ec0 <__udivmoddi4+0x208>
 8000eaa:	ebb0 0208 	subs.w	r2, r0, r8
 8000eae:	eb64 040e 	sbc.w	r4, r4, lr
 8000eb2:	fa04 f707 	lsl.w	r7, r4, r7
 8000eb6:	40ca      	lsrs	r2, r1
 8000eb8:	40cc      	lsrs	r4, r1
 8000eba:	4317      	orrs	r7, r2
 8000ebc:	e9c6 7400 	strd	r7, r4, [r6]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec8:	f1c3 0120 	rsb	r1, r3, #32
 8000ecc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ed0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ed4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ed8:	409d      	lsls	r5, r3
 8000eda:	432a      	orrs	r2, r5
 8000edc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee0:	fa1f fe8c 	uxth.w	lr, ip
 8000ee4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ee8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eec:	0c11      	lsrs	r1, r2, #16
 8000eee:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ef2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ef6:	428d      	cmp	r5, r1
 8000ef8:	fa04 f403 	lsl.w	r4, r4, r3
 8000efc:	d908      	bls.n	8000f10 <__udivmoddi4+0x258>
 8000efe:	eb1c 0101 	adds.w	r1, ip, r1
 8000f02:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f06:	d22f      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f08:	428d      	cmp	r5, r1
 8000f0a:	d92d      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f0c:	3802      	subs	r0, #2
 8000f0e:	4461      	add	r1, ip
 8000f10:	1b49      	subs	r1, r1, r5
 8000f12:	b292      	uxth	r2, r2
 8000f14:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f18:	fb07 1115 	mls	r1, r7, r5, r1
 8000f1c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f20:	fb05 f10e 	mul.w	r1, r5, lr
 8000f24:	4291      	cmp	r1, r2
 8000f26:	d908      	bls.n	8000f3a <__udivmoddi4+0x282>
 8000f28:	eb1c 0202 	adds.w	r2, ip, r2
 8000f2c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f30:	d216      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000f32:	4291      	cmp	r1, r2
 8000f34:	d914      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000f36:	3d02      	subs	r5, #2
 8000f38:	4462      	add	r2, ip
 8000f3a:	1a52      	subs	r2, r2, r1
 8000f3c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f40:	e738      	b.n	8000db4 <__udivmoddi4+0xfc>
 8000f42:	4631      	mov	r1, r6
 8000f44:	4630      	mov	r0, r6
 8000f46:	e708      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000f48:	4639      	mov	r1, r7
 8000f4a:	e6e6      	b.n	8000d1a <__udivmoddi4+0x62>
 8000f4c:	4610      	mov	r0, r2
 8000f4e:	e6fb      	b.n	8000d48 <__udivmoddi4+0x90>
 8000f50:	4548      	cmp	r0, r9
 8000f52:	d2a9      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f54:	ebb9 0802 	subs.w	r8, r9, r2
 8000f58:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f5c:	3b01      	subs	r3, #1
 8000f5e:	e7a3      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f60:	4645      	mov	r5, r8
 8000f62:	e7ea      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f64:	462b      	mov	r3, r5
 8000f66:	e794      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f68:	4640      	mov	r0, r8
 8000f6a:	e7d1      	b.n	8000f10 <__udivmoddi4+0x258>
 8000f6c:	46d0      	mov	r8, sl
 8000f6e:	e77b      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f70:	3d02      	subs	r5, #2
 8000f72:	4462      	add	r2, ip
 8000f74:	e732      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f76:	4608      	mov	r0, r1
 8000f78:	e70a      	b.n	8000d90 <__udivmoddi4+0xd8>
 8000f7a:	4464      	add	r4, ip
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	e742      	b.n	8000e06 <__udivmoddi4+0x14e>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <HAL_SPI_TxCpltCallback>:
uint16_t buffer_1_ligne[16*320];			//largeur du char X largeur de l'cran
uint16_t buffer_one_char[12*16*4*4];		//Assez gros pour avoir la possibilit de faire un X4 sur la grosseur du char
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi);

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f92:	4805      	ldr	r0, [pc, #20]	; (8000fa8 <HAL_SPI_TxCpltCallback+0x24>)
 8000f94:	f003 f8ee 	bl	8004174 <HAL_GPIO_WritePin>
	//while(!__HAL_SPI_GET_FLAG(&hspi3,SPI_FLAG_TXE)){};
	LCD_SPI_DMA_IN_PROGRESS=0;
 8000f98:	4b04      	ldr	r3, [pc, #16]	; (8000fac <HAL_SPI_TxCpltCallback+0x28>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	601a      	str	r2, [r3, #0]
}
 8000f9e:	bf00      	nop
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	40020800 	.word	0x40020800
 8000fac:	200001f8 	.word	0x200001f8

08000fb0 <ILI9341_Draw_Text>:
 *    Size==3 ->	4.9mS par caractre
 *    Size==4 ->	8.6ms par caractre
 */

void ILI9341_Draw_Text(const char* Text, uint16_t X, uint16_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 8000fb0:	b590      	push	{r4, r7, lr}
 8000fb2:	b087      	sub	sp, #28
 8000fb4:	af02      	add	r7, sp, #8
 8000fb6:	60f8      	str	r0, [r7, #12]
 8000fb8:	4608      	mov	r0, r1
 8000fba:	4611      	mov	r1, r2
 8000fbc:	461a      	mov	r2, r3
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	817b      	strh	r3, [r7, #10]
 8000fc2:	460b      	mov	r3, r1
 8000fc4:	813b      	strh	r3, [r7, #8]
 8000fc6:	4613      	mov	r3, r2
 8000fc8:	80fb      	strh	r3, [r7, #6]
	if(Size>4)Size=4;
 8000fca:	8c3b      	ldrh	r3, [r7, #32]
 8000fcc:	2b04      	cmp	r3, #4
 8000fce:	d901      	bls.n	8000fd4 <ILI9341_Draw_Text+0x24>
 8000fd0:	2304      	movs	r3, #4
 8000fd2:	843b      	strh	r3, [r7, #32]
	if(Size<1)Size=1;
 8000fd4:	8c3b      	ldrh	r3, [r7, #32]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d101      	bne.n	8000fde <ILI9341_Draw_Text+0x2e>
 8000fda:	2301      	movs	r3, #1
 8000fdc:	843b      	strh	r3, [r7, #32]
	if(Size==1)LCD_WRITE_DMA_STRING(Text, X, Y, Colour, Size, Background_Colour);
 8000fde:	8c3b      	ldrh	r3, [r7, #32]
 8000fe0:	2b01      	cmp	r3, #1
 8000fe2:	d10b      	bne.n	8000ffc <ILI9341_Draw_Text+0x4c>
 8000fe4:	88f8      	ldrh	r0, [r7, #6]
 8000fe6:	893a      	ldrh	r2, [r7, #8]
 8000fe8:	8979      	ldrh	r1, [r7, #10]
 8000fea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000fec:	9301      	str	r3, [sp, #4]
 8000fee:	8c3b      	ldrh	r3, [r7, #32]
 8000ff0:	9300      	str	r3, [sp, #0]
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	68f8      	ldr	r0, [r7, #12]
 8000ff6:	f000 f907 	bl	8001208 <LCD_WRITE_DMA_STRING>

			ILI9341_Draw_Char_burst(*Text++, X, Y, Colour, Size, Background_Colour);
			X += (CHAR_WIDTH12x16+1)*Size;
		}
	}
}
 8000ffa:	e021      	b.n	8001040 <ILI9341_Draw_Text+0x90>
		while(LCD_SPI_DMA_IN_PROGRESS){}		//ON NE PEUT PAS ECRIRE SUR LE LCD TANT QUE LE DMA L'OCCUPE
 8000ffc:	bf00      	nop
 8000ffe:	4b12      	ldr	r3, [pc, #72]	; (8001048 <ILI9341_Draw_Text+0x98>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d1fb      	bne.n	8000ffe <ILI9341_Draw_Text+0x4e>
		while (*Text) {
 8001006:	e017      	b.n	8001038 <ILI9341_Draw_Text+0x88>
			ILI9341_Draw_Char_burst(*Text++, X, Y, Colour, Size, Background_Colour);
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	1c5a      	adds	r2, r3, #1
 800100c:	60fa      	str	r2, [r7, #12]
 800100e:	7818      	ldrb	r0, [r3, #0]
 8001010:	88fc      	ldrh	r4, [r7, #6]
 8001012:	893a      	ldrh	r2, [r7, #8]
 8001014:	8979      	ldrh	r1, [r7, #10]
 8001016:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001018:	9301      	str	r3, [sp, #4]
 800101a:	8c3b      	ldrh	r3, [r7, #32]
 800101c:	9300      	str	r3, [sp, #0]
 800101e:	4623      	mov	r3, r4
 8001020:	f000 f98c 	bl	800133c <ILI9341_Draw_Char_burst>
			X += (CHAR_WIDTH12x16+1)*Size;
 8001024:	8c3b      	ldrh	r3, [r7, #32]
 8001026:	461a      	mov	r2, r3
 8001028:	0052      	lsls	r2, r2, #1
 800102a:	441a      	add	r2, r3
 800102c:	0092      	lsls	r2, r2, #2
 800102e:	4413      	add	r3, r2
 8001030:	b29a      	uxth	r2, r3
 8001032:	897b      	ldrh	r3, [r7, #10]
 8001034:	4413      	add	r3, r2
 8001036:	817b      	strh	r3, [r7, #10]
		while (*Text) {
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d1e3      	bne.n	8001008 <ILI9341_Draw_Text+0x58>
}
 8001040:	bf00      	nop
 8001042:	3714      	adds	r7, #20
 8001044:	46bd      	mov	sp, r7
 8001046:	bd90      	pop	{r4, r7, pc}
 8001048:	200001f8 	.word	0x200001f8

0800104c <ILI9341_Draw_Char_IN_BUFFER>:


//USED BY DMA FUNCTION
//Converti un caractre dans la table ASCII dans un buffer en un format compatible avec l'cran
void ILI9341_Draw_Char_IN_BUFFER(char Character, uint16_t X, uint16_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 800104c:	b490      	push	{r4, r7}
 800104e:	b086      	sub	sp, #24
 8001050:	af00      	add	r7, sp, #0
 8001052:	4604      	mov	r4, r0
 8001054:	4608      	mov	r0, r1
 8001056:	4611      	mov	r1, r2
 8001058:	461a      	mov	r2, r3
 800105a:	4623      	mov	r3, r4
 800105c:	71fb      	strb	r3, [r7, #7]
 800105e:	4603      	mov	r3, r0
 8001060:	80bb      	strh	r3, [r7, #4]
 8001062:	460b      	mov	r3, r1
 8001064:	807b      	strh	r3, [r7, #2]
 8001066:	4613      	mov	r3, r2
 8001068:	803b      	strh	r3, [r7, #0]
	uint8_t 	function_char;
	uint16_t 	i,j;
	uint16_t *ptr1;
	char *ptr_ascii;
	if(Character>127){		//conversion entre ISO8859-1 ET le CP437
 800106a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800106e:	2b00      	cmp	r3, #0
 8001070:	da54      	bge.n	800111c <ILI9341_Draw_Char_IN_BUFFER+0xd0>
			if(Character==233)Character=130;
 8001072:	79fb      	ldrb	r3, [r7, #7]
 8001074:	2be9      	cmp	r3, #233	; 0xe9
 8001076:	d101      	bne.n	800107c <ILI9341_Draw_Char_IN_BUFFER+0x30>
 8001078:	2382      	movs	r3, #130	; 0x82
 800107a:	71fb      	strb	r3, [r7, #7]
			if(Character==201)Character=144;
 800107c:	79fb      	ldrb	r3, [r7, #7]
 800107e:	2bc9      	cmp	r3, #201	; 0xc9
 8001080:	d101      	bne.n	8001086 <ILI9341_Draw_Char_IN_BUFFER+0x3a>
 8001082:	2390      	movs	r3, #144	; 0x90
 8001084:	71fb      	strb	r3, [r7, #7]
			if(Character==232)Character=138;
 8001086:	79fb      	ldrb	r3, [r7, #7]
 8001088:	2be8      	cmp	r3, #232	; 0xe8
 800108a:	d101      	bne.n	8001090 <ILI9341_Draw_Char_IN_BUFFER+0x44>
 800108c:	238a      	movs	r3, #138	; 0x8a
 800108e:	71fb      	strb	r3, [r7, #7]
			if(Character==200)Character=69;
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	2bc8      	cmp	r3, #200	; 0xc8
 8001094:	d101      	bne.n	800109a <ILI9341_Draw_Char_IN_BUFFER+0x4e>
 8001096:	2345      	movs	r3, #69	; 0x45
 8001098:	71fb      	strb	r3, [r7, #7]
			if(Character==234)Character=136;
 800109a:	79fb      	ldrb	r3, [r7, #7]
 800109c:	2bea      	cmp	r3, #234	; 0xea
 800109e:	d101      	bne.n	80010a4 <ILI9341_Draw_Char_IN_BUFFER+0x58>
 80010a0:	2388      	movs	r3, #136	; 0x88
 80010a2:	71fb      	strb	r3, [r7, #7]
			if(Character==202)Character=69;
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	2bca      	cmp	r3, #202	; 0xca
 80010a8:	d101      	bne.n	80010ae <ILI9341_Draw_Char_IN_BUFFER+0x62>
 80010aa:	2345      	movs	r3, #69	; 0x45
 80010ac:	71fb      	strb	r3, [r7, #7]
			if(Character==224)Character=133;
 80010ae:	79fb      	ldrb	r3, [r7, #7]
 80010b0:	2be0      	cmp	r3, #224	; 0xe0
 80010b2:	d101      	bne.n	80010b8 <ILI9341_Draw_Char_IN_BUFFER+0x6c>
 80010b4:	2385      	movs	r3, #133	; 0x85
 80010b6:	71fb      	strb	r3, [r7, #7]
			if(Character==192)Character=65;
 80010b8:	79fb      	ldrb	r3, [r7, #7]
 80010ba:	2bc0      	cmp	r3, #192	; 0xc0
 80010bc:	d101      	bne.n	80010c2 <ILI9341_Draw_Char_IN_BUFFER+0x76>
 80010be:	2341      	movs	r3, #65	; 0x41
 80010c0:	71fb      	strb	r3, [r7, #7]
			if(Character==226)Character=131;
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	2be2      	cmp	r3, #226	; 0xe2
 80010c6:	d101      	bne.n	80010cc <ILI9341_Draw_Char_IN_BUFFER+0x80>
 80010c8:	2383      	movs	r3, #131	; 0x83
 80010ca:	71fb      	strb	r3, [r7, #7]
			if(Character==194)Character=65;
 80010cc:	79fb      	ldrb	r3, [r7, #7]
 80010ce:	2bc2      	cmp	r3, #194	; 0xc2
 80010d0:	d101      	bne.n	80010d6 <ILI9341_Draw_Char_IN_BUFFER+0x8a>
 80010d2:	2341      	movs	r3, #65	; 0x41
 80010d4:	71fb      	strb	r3, [r7, #7]
			if(Character==244)Character=147;
 80010d6:	79fb      	ldrb	r3, [r7, #7]
 80010d8:	2bf4      	cmp	r3, #244	; 0xf4
 80010da:	d101      	bne.n	80010e0 <ILI9341_Draw_Char_IN_BUFFER+0x94>
 80010dc:	2393      	movs	r3, #147	; 0x93
 80010de:	71fb      	strb	r3, [r7, #7]
			if(Character==231)Character=135;
 80010e0:	79fb      	ldrb	r3, [r7, #7]
 80010e2:	2be7      	cmp	r3, #231	; 0xe7
 80010e4:	d101      	bne.n	80010ea <ILI9341_Draw_Char_IN_BUFFER+0x9e>
 80010e6:	2387      	movs	r3, #135	; 0x87
 80010e8:	71fb      	strb	r3, [r7, #7]
			if(Character==199)Character=128;
 80010ea:	79fb      	ldrb	r3, [r7, #7]
 80010ec:	2bc7      	cmp	r3, #199	; 0xc7
 80010ee:	d101      	bne.n	80010f4 <ILI9341_Draw_Char_IN_BUFFER+0xa8>
 80010f0:	2380      	movs	r3, #128	; 0x80
 80010f2:	71fb      	strb	r3, [r7, #7]
			if(Character==249)Character=151;
 80010f4:	79fb      	ldrb	r3, [r7, #7]
 80010f6:	2bf9      	cmp	r3, #249	; 0xf9
 80010f8:	d101      	bne.n	80010fe <ILI9341_Draw_Char_IN_BUFFER+0xb2>
 80010fa:	2397      	movs	r3, #151	; 0x97
 80010fc:	71fb      	strb	r3, [r7, #7]
			if(Character==217)Character=85;
 80010fe:	79fb      	ldrb	r3, [r7, #7]
 8001100:	2bd9      	cmp	r3, #217	; 0xd9
 8001102:	d101      	bne.n	8001108 <ILI9341_Draw_Char_IN_BUFFER+0xbc>
 8001104:	2355      	movs	r3, #85	; 0x55
 8001106:	71fb      	strb	r3, [r7, #7]
			if(Character==251)Character=150;
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	2bfb      	cmp	r3, #251	; 0xfb
 800110c:	d101      	bne.n	8001112 <ILI9341_Draw_Char_IN_BUFFER+0xc6>
 800110e:	2396      	movs	r3, #150	; 0x96
 8001110:	71fb      	strb	r3, [r7, #7]
			if(Character==219)Character=85;
 8001112:	79fb      	ldrb	r3, [r7, #7]
 8001114:	2bdb      	cmp	r3, #219	; 0xdb
 8001116:	d101      	bne.n	800111c <ILI9341_Draw_Char_IN_BUFFER+0xd0>
 8001118:	2355      	movs	r3, #85	; 0x55
 800111a:	71fb      	strb	r3, [r7, #7]

	}
	function_char = Character;
 800111c:	79fb      	ldrb	r3, [r7, #7]
 800111e:	75fb      	strb	r3, [r7, #23]

	if (function_char < ' ') {
 8001120:	7dfb      	ldrb	r3, [r7, #23]
 8001122:	2b1f      	cmp	r3, #31
 8001124:	d802      	bhi.n	800112c <ILI9341_Draw_Char_IN_BUFFER+0xe0>
		Character = 0;
 8001126:	2300      	movs	r3, #0
 8001128:	71fb      	strb	r3, [r7, #7]
 800112a:	e002      	b.n	8001132 <ILI9341_Draw_Char_IN_BUFFER+0xe6>
	}
	else {
		function_char -= 32;
 800112c:	7dfb      	ldrb	r3, [r7, #23]
 800112e:	3b20      	subs	r3, #32
 8001130:	75fb      	strb	r3, [r7, #23]
	}

	ptr_ascii = (char*)&font12x16[function_char][0];
 8001132:	7dfb      	ldrb	r3, [r7, #23]
 8001134:	015b      	lsls	r3, r3, #5
 8001136:	4a32      	ldr	r2, [pc, #200]	; (8001200 <ILI9341_Draw_Char_IN_BUFFER+0x1b4>)
 8001138:	4413      	add	r3, r2
 800113a:	60bb      	str	r3, [r7, #8]
	ptr1 = buffer_one_char;
 800113c:	4b31      	ldr	r3, [pc, #196]	; (8001204 <ILI9341_Draw_Char_IN_BUFFER+0x1b8>)
 800113e:	60fb      	str	r3, [r7, #12]
	for (j=0; j<16; j++) {
 8001140:	2300      	movs	r3, #0
 8001142:	827b      	strh	r3, [r7, #18]
 8001144:	e053      	b.n	80011ee <ILI9341_Draw_Char_IN_BUFFER+0x1a2>
		for (i=0; i<8; i++) {
 8001146:	2300      	movs	r3, #0
 8001148:	82bb      	strh	r3, [r7, #20]
 800114a:	e01d      	b.n	8001188 <ILI9341_Draw_Char_IN_BUFFER+0x13c>
			if (*ptr_ascii & (0x01<<i)) {		//if (temp[j*2] & (0x01<<i)) {
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	461a      	mov	r2, r3
 8001152:	8abb      	ldrh	r3, [r7, #20]
 8001154:	fa42 f303 	asr.w	r3, r2, r3
 8001158:	f003 0301 	and.w	r3, r3, #1
 800115c:	2b00      	cmp	r3, #0
 800115e:	d008      	beq.n	8001172 <ILI9341_Draw_Char_IN_BUFFER+0x126>
				*(ptr1+11-i) = Colour;
 8001160:	8abb      	ldrh	r3, [r7, #20]
 8001162:	f1c3 030b 	rsb	r3, r3, #11
 8001166:	005b      	lsls	r3, r3, #1
 8001168:	68fa      	ldr	r2, [r7, #12]
 800116a:	4413      	add	r3, r2
 800116c:	883a      	ldrh	r2, [r7, #0]
 800116e:	801a      	strh	r2, [r3, #0]
 8001170:	e007      	b.n	8001182 <ILI9341_Draw_Char_IN_BUFFER+0x136>
			}
			else *(ptr1+11-i) = Background_Colour;
 8001172:	8abb      	ldrh	r3, [r7, #20]
 8001174:	f1c3 030b 	rsb	r3, r3, #11
 8001178:	005b      	lsls	r3, r3, #1
 800117a:	68fa      	ldr	r2, [r7, #12]
 800117c:	4413      	add	r3, r2
 800117e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001180:	801a      	strh	r2, [r3, #0]
		for (i=0; i<8; i++) {
 8001182:	8abb      	ldrh	r3, [r7, #20]
 8001184:	3301      	adds	r3, #1
 8001186:	82bb      	strh	r3, [r7, #20]
 8001188:	8abb      	ldrh	r3, [r7, #20]
 800118a:	2b07      	cmp	r3, #7
 800118c:	d9de      	bls.n	800114c <ILI9341_Draw_Char_IN_BUFFER+0x100>
		}
		ptr_ascii++;
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	3301      	adds	r3, #1
 8001192:	60bb      	str	r3, [r7, #8]
		for (i=0; i<4; i++) {
 8001194:	2300      	movs	r3, #0
 8001196:	82bb      	strh	r3, [r7, #20]
 8001198:	e01d      	b.n	80011d6 <ILI9341_Draw_Char_IN_BUFFER+0x18a>
				if (*ptr_ascii & (0x01<<i)) {	//if (temp[(j*2)+1] & (0x01<<i)) {
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	461a      	mov	r2, r3
 80011a0:	8abb      	ldrh	r3, [r7, #20]
 80011a2:	fa42 f303 	asr.w	r3, r2, r3
 80011a6:	f003 0301 	and.w	r3, r3, #1
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d008      	beq.n	80011c0 <ILI9341_Draw_Char_IN_BUFFER+0x174>
					*(ptr1+3-i) = Colour;
 80011ae:	8abb      	ldrh	r3, [r7, #20]
 80011b0:	f1c3 0303 	rsb	r3, r3, #3
 80011b4:	005b      	lsls	r3, r3, #1
 80011b6:	68fa      	ldr	r2, [r7, #12]
 80011b8:	4413      	add	r3, r2
 80011ba:	883a      	ldrh	r2, [r7, #0]
 80011bc:	801a      	strh	r2, [r3, #0]
 80011be:	e007      	b.n	80011d0 <ILI9341_Draw_Char_IN_BUFFER+0x184>
				}
				else *(ptr1+3-i) = Background_Colour;
 80011c0:	8abb      	ldrh	r3, [r7, #20]
 80011c2:	f1c3 0303 	rsb	r3, r3, #3
 80011c6:	005b      	lsls	r3, r3, #1
 80011c8:	68fa      	ldr	r2, [r7, #12]
 80011ca:	4413      	add	r3, r2
 80011cc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80011ce:	801a      	strh	r2, [r3, #0]
		for (i=0; i<4; i++) {
 80011d0:	8abb      	ldrh	r3, [r7, #20]
 80011d2:	3301      	adds	r3, #1
 80011d4:	82bb      	strh	r3, [r7, #20]
 80011d6:	8abb      	ldrh	r3, [r7, #20]
 80011d8:	2b03      	cmp	r3, #3
 80011da:	d9de      	bls.n	800119a <ILI9341_Draw_Char_IN_BUFFER+0x14e>
			}
		ptr_ascii++;
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	3301      	adds	r3, #1
 80011e0:	60bb      	str	r3, [r7, #8]
		ptr1+=CHAR_WIDTH12x16;
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	3318      	adds	r3, #24
 80011e6:	60fb      	str	r3, [r7, #12]
	for (j=0; j<16; j++) {
 80011e8:	8a7b      	ldrh	r3, [r7, #18]
 80011ea:	3301      	adds	r3, #1
 80011ec:	827b      	strh	r3, [r7, #18]
 80011ee:	8a7b      	ldrh	r3, [r7, #18]
 80011f0:	2b0f      	cmp	r3, #15
 80011f2:	d9a8      	bls.n	8001146 <ILI9341_Draw_Char_IN_BUFFER+0xfa>
	}

}
 80011f4:	bf00      	nop
 80011f6:	bf00      	nop
 80011f8:	3718      	adds	r7, #24
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bc90      	pop	{r4, r7}
 80011fe:	4770      	bx	lr
 8001200:	08008b48 	.word	0x08008b48
 8001204:	200029fc 	.word	0x200029fc

08001208 <LCD_WRITE_DMA_STRING>:

void LCD_WRITE_DMA_STRING(const char* Text, uint16_t X, uint16_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 8001208:	b590      	push	{r4, r7, lr}
 800120a:	b08d      	sub	sp, #52	; 0x34
 800120c:	af02      	add	r7, sp, #8
 800120e:	60f8      	str	r0, [r7, #12]
 8001210:	4608      	mov	r0, r1
 8001212:	4611      	mov	r1, r2
 8001214:	461a      	mov	r2, r3
 8001216:	4603      	mov	r3, r0
 8001218:	817b      	strh	r3, [r7, #10]
 800121a:	460b      	mov	r3, r1
 800121c:	813b      	strh	r3, [r7, #8]
 800121e:	4613      	mov	r3, r2
 8001220:	80fb      	strh	r3, [r7, #6]
	uint16_t *ptr_1ligne;
	int cpt_char=0;
 8001222:	2300      	movs	r3, #0
 8001224:	623b      	str	r3, [r7, #32]
	int x_save,y_save;
	int nb_pixel_string;

	while(LCD_SPI_DMA_IN_PROGRESS){}
 8001226:	bf00      	nop
 8001228:	4b41      	ldr	r3, [pc, #260]	; (8001330 <LCD_WRITE_DMA_STRING+0x128>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d1fb      	bne.n	8001228 <LCD_WRITE_DMA_STRING+0x20>
	LCD_SPI_DMA_IN_PROGRESS=1;
 8001230:	4b3f      	ldr	r3, [pc, #252]	; (8001330 <LCD_WRITE_DMA_STRING+0x128>)
 8001232:	2201      	movs	r2, #1
 8001234:	601a      	str	r2, [r3, #0]

	nb_pixel_string = strlen(Text)*CHAR_WIDTH12x16;			//Combien de pixel de large
 8001236:	68f8      	ldr	r0, [r7, #12]
 8001238:	f7ff f83a 	bl	80002b0 <strlen>
 800123c:	4602      	mov	r2, r0
 800123e:	4613      	mov	r3, r2
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	4413      	add	r3, r2
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	61bb      	str	r3, [r7, #24]

	x_save = X;
 8001248:	897b      	ldrh	r3, [r7, #10]
 800124a:	617b      	str	r3, [r7, #20]
	y_save = Y;
 800124c:	893b      	ldrh	r3, [r7, #8]
 800124e:	613b      	str	r3, [r7, #16]
	ptr_1ligne = buffer_1_ligne;
 8001250:	4b38      	ldr	r3, [pc, #224]	; (8001334 <LCD_WRITE_DMA_STRING+0x12c>)
 8001252:	627b      	str	r3, [r7, #36]	; 0x24

	 while (*Text) {				//Tant que la string n'est pas termin
 8001254:	e04b      	b.n	80012ee <LCD_WRITE_DMA_STRING+0xe6>
		 	 cpt_char++;			//On compte les caractre
 8001256:	6a3b      	ldr	r3, [r7, #32]
 8001258:	3301      	adds	r3, #1
 800125a:	623b      	str	r3, [r7, #32]
		 	 ILI9341_Draw_Char_IN_BUFFER(*Text++, X, Y, Colour, Size, Background_Colour);	//Convertit le char dans un buffer en pixel
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	1c5a      	adds	r2, r3, #1
 8001260:	60fa      	str	r2, [r7, #12]
 8001262:	7818      	ldrb	r0, [r3, #0]
 8001264:	88fc      	ldrh	r4, [r7, #6]
 8001266:	893a      	ldrh	r2, [r7, #8]
 8001268:	8979      	ldrh	r1, [r7, #10]
 800126a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800126c:	9301      	str	r3, [sp, #4]
 800126e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001270:	9300      	str	r3, [sp, #0]
 8001272:	4623      	mov	r3, r4
 8001274:	f7ff feea 	bl	800104c <ILI9341_Draw_Char_IN_BUFFER>
	        X += (CHAR_WIDTH12x16+1)*Size;
 8001278:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800127a:	461a      	mov	r2, r3
 800127c:	0052      	lsls	r2, r2, #1
 800127e:	441a      	add	r2, r3
 8001280:	0092      	lsls	r2, r2, #2
 8001282:	4413      	add	r3, r2
 8001284:	b29a      	uxth	r2, r3
 8001286:	897b      	ldrh	r3, [r7, #10]
 8001288:	4413      	add	r3, r2
 800128a:	817b      	strh	r3, [r7, #10]

	        for(uint8_t k=0;k<16;k++){		//Copy le caractre dans la ligne a envoy par DMA
 800128c:	2300      	movs	r3, #0
 800128e:	77fb      	strb	r3, [r7, #31]
 8001290:	e021      	b.n	80012d6 <LCD_WRITE_DMA_STRING+0xce>
				for(uint8_t z=0;z<12;z++){
 8001292:	2300      	movs	r3, #0
 8001294:	77bb      	strb	r3, [r7, #30]
 8001296:	e010      	b.n	80012ba <LCD_WRITE_DMA_STRING+0xb2>
					*ptr_1ligne++ = buffer_one_char[z+(k*12)];
 8001298:	7fb9      	ldrb	r1, [r7, #30]
 800129a:	7ffa      	ldrb	r2, [r7, #31]
 800129c:	4613      	mov	r3, r2
 800129e:	005b      	lsls	r3, r3, #1
 80012a0:	4413      	add	r3, r2
 80012a2:	009b      	lsls	r3, r3, #2
 80012a4:	18ca      	adds	r2, r1, r3
 80012a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012a8:	1c99      	adds	r1, r3, #2
 80012aa:	6279      	str	r1, [r7, #36]	; 0x24
 80012ac:	4922      	ldr	r1, [pc, #136]	; (8001338 <LCD_WRITE_DMA_STRING+0x130>)
 80012ae:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80012b2:	801a      	strh	r2, [r3, #0]
				for(uint8_t z=0;z<12;z++){
 80012b4:	7fbb      	ldrb	r3, [r7, #30]
 80012b6:	3301      	adds	r3, #1
 80012b8:	77bb      	strb	r3, [r7, #30]
 80012ba:	7fbb      	ldrb	r3, [r7, #30]
 80012bc:	2b0b      	cmp	r3, #11
 80012be:	d9eb      	bls.n	8001298 <LCD_WRITE_DMA_STRING+0x90>
				}
				ptr_1ligne+=nb_pixel_string-12;
 80012c0:	69bb      	ldr	r3, [r7, #24]
 80012c2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80012c6:	3b0c      	subs	r3, #12
 80012c8:	005b      	lsls	r3, r3, #1
 80012ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012cc:	4413      	add	r3, r2
 80012ce:	627b      	str	r3, [r7, #36]	; 0x24
	        for(uint8_t k=0;k<16;k++){		//Copy le caractre dans la ligne a envoy par DMA
 80012d0:	7ffb      	ldrb	r3, [r7, #31]
 80012d2:	3301      	adds	r3, #1
 80012d4:	77fb      	strb	r3, [r7, #31]
 80012d6:	7ffb      	ldrb	r3, [r7, #31]
 80012d8:	2b0f      	cmp	r3, #15
 80012da:	d9da      	bls.n	8001292 <LCD_WRITE_DMA_STRING+0x8a>
	        }
	        ptr_1ligne = &(buffer_1_ligne[12*cpt_char]);
 80012dc:	6a3a      	ldr	r2, [r7, #32]
 80012de:	4613      	mov	r3, r2
 80012e0:	005b      	lsls	r3, r3, #1
 80012e2:	4413      	add	r3, r2
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	005b      	lsls	r3, r3, #1
 80012e8:	4a12      	ldr	r2, [pc, #72]	; (8001334 <LCD_WRITE_DMA_STRING+0x12c>)
 80012ea:	4413      	add	r3, r2
 80012ec:	627b      	str	r3, [r7, #36]	; 0x24
	 while (*Text) {				//Tant que la string n'est pas termin
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d1af      	bne.n	8001256 <LCD_WRITE_DMA_STRING+0x4e>
	    }

	 ILI9341_Set_Address(x_save, y_save, x_save+nb_pixel_string-1, y_save+16-1);
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	b298      	uxth	r0, r3
 80012fa:	693b      	ldr	r3, [r7, #16]
 80012fc:	b299      	uxth	r1, r3
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	b29a      	uxth	r2, r3
 8001302:	69bb      	ldr	r3, [r7, #24]
 8001304:	b29b      	uxth	r3, r3
 8001306:	4413      	add	r3, r2
 8001308:	b29b      	uxth	r3, r3
 800130a:	3b01      	subs	r3, #1
 800130c:	b29a      	uxth	r2, r3
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	b29b      	uxth	r3, r3
 8001312:	330f      	adds	r3, #15
 8001314:	b29b      	uxth	r3, r3
 8001316:	f000 fa31 	bl	800177c <ILI9341_Set_Address>
	 ILI9341_Draw_buffer_Burst_DMA(buffer_1_ligne, nb_pixel_string*16 );	//Envoie la ligne au complet par DMA
 800131a:	69bb      	ldr	r3, [r7, #24]
 800131c:	011b      	lsls	r3, r3, #4
 800131e:	4619      	mov	r1, r3
 8001320:	4804      	ldr	r0, [pc, #16]	; (8001334 <LCD_WRITE_DMA_STRING+0x12c>)
 8001322:	f000 fcb9 	bl	8001c98 <ILI9341_Draw_buffer_Burst_DMA>

}
 8001326:	bf00      	nop
 8001328:	372c      	adds	r7, #44	; 0x2c
 800132a:	46bd      	mov	sp, r7
 800132c:	bd90      	pop	{r4, r7, pc}
 800132e:	bf00      	nop
 8001330:	200001f8 	.word	0x200001f8
 8001334:	200001fc 	.word	0x200001fc
 8001338:	200029fc 	.word	0x200029fc

0800133c <ILI9341_Draw_Char_burst>:

void ILI9341_Draw_Char_burst(char Character, uint16_t X, uint16_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 800133c:	b590      	push	{r4, r7, lr}
 800133e:	b091      	sub	sp, #68	; 0x44
 8001340:	af00      	add	r7, sp, #0
 8001342:	4604      	mov	r4, r0
 8001344:	4608      	mov	r0, r1
 8001346:	4611      	mov	r1, r2
 8001348:	461a      	mov	r2, r3
 800134a:	4623      	mov	r3, r4
 800134c:	71fb      	strb	r3, [r7, #7]
 800134e:	4603      	mov	r3, r0
 8001350:	80bb      	strh	r3, [r7, #4]
 8001352:	460b      	mov	r3, r1
 8001354:	807b      	strh	r3, [r7, #2]
 8001356:	4613      	mov	r3, r2
 8001358:	803b      	strh	r3, [r7, #0]
	uint8_t 	function_char;
	uint16_t 	i,j;
	uint16_t *ptr1;
	char temp[32];
	if(Character>127){		//conversion entre ISO8859-1 ET le CP437
 800135a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800135e:	2b00      	cmp	r3, #0
 8001360:	da54      	bge.n	800140c <ILI9341_Draw_Char_burst+0xd0>
		if(Character==233)Character=130;
 8001362:	79fb      	ldrb	r3, [r7, #7]
 8001364:	2be9      	cmp	r3, #233	; 0xe9
 8001366:	d101      	bne.n	800136c <ILI9341_Draw_Char_burst+0x30>
 8001368:	2382      	movs	r3, #130	; 0x82
 800136a:	71fb      	strb	r3, [r7, #7]
		if(Character==201)Character=144;
 800136c:	79fb      	ldrb	r3, [r7, #7]
 800136e:	2bc9      	cmp	r3, #201	; 0xc9
 8001370:	d101      	bne.n	8001376 <ILI9341_Draw_Char_burst+0x3a>
 8001372:	2390      	movs	r3, #144	; 0x90
 8001374:	71fb      	strb	r3, [r7, #7]
		if(Character==232)Character=138;
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	2be8      	cmp	r3, #232	; 0xe8
 800137a:	d101      	bne.n	8001380 <ILI9341_Draw_Char_burst+0x44>
 800137c:	238a      	movs	r3, #138	; 0x8a
 800137e:	71fb      	strb	r3, [r7, #7]
		if(Character==200)Character=69;
 8001380:	79fb      	ldrb	r3, [r7, #7]
 8001382:	2bc8      	cmp	r3, #200	; 0xc8
 8001384:	d101      	bne.n	800138a <ILI9341_Draw_Char_burst+0x4e>
 8001386:	2345      	movs	r3, #69	; 0x45
 8001388:	71fb      	strb	r3, [r7, #7]
		if(Character==234)Character=136;
 800138a:	79fb      	ldrb	r3, [r7, #7]
 800138c:	2bea      	cmp	r3, #234	; 0xea
 800138e:	d101      	bne.n	8001394 <ILI9341_Draw_Char_burst+0x58>
 8001390:	2388      	movs	r3, #136	; 0x88
 8001392:	71fb      	strb	r3, [r7, #7]
		if(Character==202)Character=69;
 8001394:	79fb      	ldrb	r3, [r7, #7]
 8001396:	2bca      	cmp	r3, #202	; 0xca
 8001398:	d101      	bne.n	800139e <ILI9341_Draw_Char_burst+0x62>
 800139a:	2345      	movs	r3, #69	; 0x45
 800139c:	71fb      	strb	r3, [r7, #7]
		if(Character==224)Character=133;
 800139e:	79fb      	ldrb	r3, [r7, #7]
 80013a0:	2be0      	cmp	r3, #224	; 0xe0
 80013a2:	d101      	bne.n	80013a8 <ILI9341_Draw_Char_burst+0x6c>
 80013a4:	2385      	movs	r3, #133	; 0x85
 80013a6:	71fb      	strb	r3, [r7, #7]
		if(Character==192)Character=65;
 80013a8:	79fb      	ldrb	r3, [r7, #7]
 80013aa:	2bc0      	cmp	r3, #192	; 0xc0
 80013ac:	d101      	bne.n	80013b2 <ILI9341_Draw_Char_burst+0x76>
 80013ae:	2341      	movs	r3, #65	; 0x41
 80013b0:	71fb      	strb	r3, [r7, #7]
		if(Character==226)Character=131;
 80013b2:	79fb      	ldrb	r3, [r7, #7]
 80013b4:	2be2      	cmp	r3, #226	; 0xe2
 80013b6:	d101      	bne.n	80013bc <ILI9341_Draw_Char_burst+0x80>
 80013b8:	2383      	movs	r3, #131	; 0x83
 80013ba:	71fb      	strb	r3, [r7, #7]
		if(Character==194)Character=65;
 80013bc:	79fb      	ldrb	r3, [r7, #7]
 80013be:	2bc2      	cmp	r3, #194	; 0xc2
 80013c0:	d101      	bne.n	80013c6 <ILI9341_Draw_Char_burst+0x8a>
 80013c2:	2341      	movs	r3, #65	; 0x41
 80013c4:	71fb      	strb	r3, [r7, #7]
		if(Character==244)Character=147;
 80013c6:	79fb      	ldrb	r3, [r7, #7]
 80013c8:	2bf4      	cmp	r3, #244	; 0xf4
 80013ca:	d101      	bne.n	80013d0 <ILI9341_Draw_Char_burst+0x94>
 80013cc:	2393      	movs	r3, #147	; 0x93
 80013ce:	71fb      	strb	r3, [r7, #7]
		if(Character==231)Character=135;
 80013d0:	79fb      	ldrb	r3, [r7, #7]
 80013d2:	2be7      	cmp	r3, #231	; 0xe7
 80013d4:	d101      	bne.n	80013da <ILI9341_Draw_Char_burst+0x9e>
 80013d6:	2387      	movs	r3, #135	; 0x87
 80013d8:	71fb      	strb	r3, [r7, #7]
		if(Character==199)Character=128;
 80013da:	79fb      	ldrb	r3, [r7, #7]
 80013dc:	2bc7      	cmp	r3, #199	; 0xc7
 80013de:	d101      	bne.n	80013e4 <ILI9341_Draw_Char_burst+0xa8>
 80013e0:	2380      	movs	r3, #128	; 0x80
 80013e2:	71fb      	strb	r3, [r7, #7]
		if(Character==249)Character=151;
 80013e4:	79fb      	ldrb	r3, [r7, #7]
 80013e6:	2bf9      	cmp	r3, #249	; 0xf9
 80013e8:	d101      	bne.n	80013ee <ILI9341_Draw_Char_burst+0xb2>
 80013ea:	2397      	movs	r3, #151	; 0x97
 80013ec:	71fb      	strb	r3, [r7, #7]
		if(Character==217)Character=85;
 80013ee:	79fb      	ldrb	r3, [r7, #7]
 80013f0:	2bd9      	cmp	r3, #217	; 0xd9
 80013f2:	d101      	bne.n	80013f8 <ILI9341_Draw_Char_burst+0xbc>
 80013f4:	2355      	movs	r3, #85	; 0x55
 80013f6:	71fb      	strb	r3, [r7, #7]
		if(Character==251)Character=150;
 80013f8:	79fb      	ldrb	r3, [r7, #7]
 80013fa:	2bfb      	cmp	r3, #251	; 0xfb
 80013fc:	d101      	bne.n	8001402 <ILI9341_Draw_Char_burst+0xc6>
 80013fe:	2396      	movs	r3, #150	; 0x96
 8001400:	71fb      	strb	r3, [r7, #7]
		if(Character==219)Character=85;
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	2bdb      	cmp	r3, #219	; 0xdb
 8001406:	d101      	bne.n	800140c <ILI9341_Draw_Char_burst+0xd0>
 8001408:	2355      	movs	r3, #85	; 0x55
 800140a:	71fb      	strb	r3, [r7, #7]

	}
	function_char = Character;
 800140c:	79fb      	ldrb	r3, [r7, #7]
 800140e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (function_char < ' ') {
 8001412:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001416:	2b1f      	cmp	r3, #31
 8001418:	d802      	bhi.n	8001420 <ILI9341_Draw_Char_burst+0xe4>
		Character = 0;
 800141a:	2300      	movs	r3, #0
 800141c:	71fb      	strb	r3, [r7, #7]
 800141e:	e004      	b.n	800142a <ILI9341_Draw_Char_burst+0xee>
	}
	else {
		function_char -= 32;
 8001420:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001424:	3b20      	subs	r3, #32
 8001426:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}

	for(uint8_t k = 0; k<32; k++)			//Copie du caratre dans un buffer temporaire
 800142a:	2300      	movs	r3, #0
 800142c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8001430:	e013      	b.n	800145a <ILI9341_Draw_Char_burst+0x11e>
	{
		temp[k] = font12x16[function_char][k];
 8001432:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 8001436:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800143a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800143e:	489c      	ldr	r0, [pc, #624]	; (80016b0 <ILI9341_Draw_Char_burst+0x374>)
 8001440:	0149      	lsls	r1, r1, #5
 8001442:	4401      	add	r1, r0
 8001444:	440a      	add	r2, r1
 8001446:	7812      	ldrb	r2, [r2, #0]
 8001448:	3340      	adds	r3, #64	; 0x40
 800144a:	443b      	add	r3, r7
 800144c:	f803 2c34 	strb.w	r2, [r3, #-52]
	for(uint8_t k = 0; k<32; k++)			//Copie du caratre dans un buffer temporaire
 8001450:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001454:	3301      	adds	r3, #1
 8001456:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800145a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800145e:	2b1f      	cmp	r3, #31
 8001460:	d9e7      	bls.n	8001432 <ILI9341_Draw_Char_burst+0xf6>
	}

// Draw pixels
	for(uint16_t q=0;q<CHAR_HEIGHT12x16*CHAR_WIDTH12x16*Size*Size;q++){
 8001462:	2300      	movs	r3, #0
 8001464:	863b      	strh	r3, [r7, #48]	; 0x30
 8001466:	e008      	b.n	800147a <ILI9341_Draw_Char_burst+0x13e>
			buffer_one_char[q]=Background_Colour;			//EFFACE LE BUFFER
 8001468:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800146a:	4992      	ldr	r1, [pc, #584]	; (80016b4 <ILI9341_Draw_Char_burst+0x378>)
 800146c:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8001470:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for(uint16_t q=0;q<CHAR_HEIGHT12x16*CHAR_WIDTH12x16*Size*Size;q++){
 8001474:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001476:	3301      	adds	r3, #1
 8001478:	863b      	strh	r3, [r7, #48]	; 0x30
 800147a:	8e39      	ldrh	r1, [r7, #48]	; 0x30
 800147c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001480:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8001484:	fb03 f202 	mul.w	r2, r3, r2
 8001488:	4613      	mov	r3, r2
 800148a:	005b      	lsls	r3, r3, #1
 800148c:	4413      	add	r3, r2
 800148e:	019b      	lsls	r3, r3, #6
 8001490:	4299      	cmp	r1, r3
 8001492:	dbe9      	blt.n	8001468 <ILI9341_Draw_Char_burst+0x12c>
	}

	ptr1 = buffer_one_char;
 8001494:	4b87      	ldr	r3, [pc, #540]	; (80016b4 <ILI9341_Draw_Char_burst+0x378>)
 8001496:	637b      	str	r3, [r7, #52]	; 0x34
	for (j=0; j<16; j++) {				//Pour les 16 lignes
 8001498:	2300      	movs	r3, #0
 800149a:	877b      	strh	r3, [r7, #58]	; 0x3a
 800149c:	e0d8      	b.n	8001650 <ILI9341_Draw_Char_burst+0x314>
		for (i=0; i<8; i++) {			//pour les 8 dernire colonne
 800149e:	2300      	movs	r3, #0
 80014a0:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80014a2:	e05d      	b.n	8001560 <ILI9341_Draw_Char_burst+0x224>
			if (temp[j*2] & (0x01<<i)) {
 80014a4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80014a6:	005b      	lsls	r3, r3, #1
 80014a8:	3340      	adds	r3, #64	; 0x40
 80014aa:	443b      	add	r3, r7
 80014ac:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 80014b0:	461a      	mov	r2, r3
 80014b2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80014b4:	fa42 f303 	asr.w	r3, r2, r3
 80014b8:	f003 0301 	and.w	r3, r3, #1
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d04c      	beq.n	800155a <ILI9341_Draw_Char_burst+0x21e>
				if(Size==1)*(ptr1+11-i) = Colour;
 80014c0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80014c4:	2b01      	cmp	r3, #1
 80014c6:	d108      	bne.n	80014da <ILI9341_Draw_Char_burst+0x19e>
 80014c8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80014ca:	f1c3 030b 	rsb	r3, r3, #11
 80014ce:	005b      	lsls	r3, r3, #1
 80014d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80014d2:	4413      	add	r3, r2
 80014d4:	883a      	ldrh	r2, [r7, #0]
 80014d6:	801a      	strh	r2, [r3, #0]
 80014d8:	e03f      	b.n	800155a <ILI9341_Draw_Char_burst+0x21e>
				else {
					for(uint8_t ww=0;ww<Size;ww++){			//For width
 80014da:	2300      	movs	r3, #0
 80014dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80014e0:	e034      	b.n	800154c <ILI9341_Draw_Char_burst+0x210>
						for(uint8_t xx=0;xx<Size;xx++){	//Si le Size est >1, on fait un carr pour agrandir le pixel
 80014e2:	2300      	movs	r3, #0
 80014e4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80014e8:	e024      	b.n	8001534 <ILI9341_Draw_Char_burst+0x1f8>
							*(ptr1+(11*Size)-(i*Size)+(CHAR_WIDTH12x16*Size*ww)+xx) =Colour;
 80014ea:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 80014ee:	4613      	mov	r3, r2
 80014f0:	009b      	lsls	r3, r3, #2
 80014f2:	4413      	add	r3, r2
 80014f4:	005b      	lsls	r3, r3, #1
 80014f6:	4413      	add	r3, r2
 80014f8:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 80014fa:	f8b7 1050 	ldrh.w	r1, [r7, #80]	; 0x50
 80014fe:	fb01 f202 	mul.w	r2, r1, r2
 8001502:	1a99      	subs	r1, r3, r2
 8001504:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001508:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800150c:	fb03 f202 	mul.w	r2, r3, r2
 8001510:	4613      	mov	r3, r2
 8001512:	005b      	lsls	r3, r3, #1
 8001514:	4413      	add	r3, r2
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	18ca      	adds	r2, r1, r3
 800151a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800151e:	4413      	add	r3, r2
 8001520:	005b      	lsls	r3, r3, #1
 8001522:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001524:	4413      	add	r3, r2
 8001526:	883a      	ldrh	r2, [r7, #0]
 8001528:	801a      	strh	r2, [r3, #0]
						for(uint8_t xx=0;xx<Size;xx++){	//Si le Size est >1, on fait un carr pour agrandir le pixel
 800152a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800152e:	3301      	adds	r3, #1
 8001530:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8001534:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001538:	b29b      	uxth	r3, r3
 800153a:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 800153e:	429a      	cmp	r2, r3
 8001540:	d8d3      	bhi.n	80014ea <ILI9341_Draw_Char_burst+0x1ae>
					for(uint8_t ww=0;ww<Size;ww++){			//For width
 8001542:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001546:	3301      	adds	r3, #1
 8001548:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800154c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001550:	b29b      	uxth	r3, r3
 8001552:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8001556:	429a      	cmp	r2, r3
 8001558:	d8c3      	bhi.n	80014e2 <ILI9341_Draw_Char_burst+0x1a6>
		for (i=0; i<8; i++) {			//pour les 8 dernire colonne
 800155a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800155c:	3301      	adds	r3, #1
 800155e:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8001560:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001562:	2b07      	cmp	r3, #7
 8001564:	d99e      	bls.n	80014a4 <ILI9341_Draw_Char_burst+0x168>
					}
				}
			}
		}

		for (i=0; i<4; i++) {			//pour les 4 premires colonne
 8001566:	2300      	movs	r3, #0
 8001568:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800156a:	e05c      	b.n	8001626 <ILI9341_Draw_Char_burst+0x2ea>
				if (temp[(j*2)+1] & (0x01<<i)) {
 800156c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800156e:	005b      	lsls	r3, r3, #1
 8001570:	3301      	adds	r3, #1
 8001572:	3340      	adds	r3, #64	; 0x40
 8001574:	443b      	add	r3, r7
 8001576:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 800157a:	461a      	mov	r2, r3
 800157c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800157e:	fa42 f303 	asr.w	r3, r2, r3
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	2b00      	cmp	r3, #0
 8001588:	d04a      	beq.n	8001620 <ILI9341_Draw_Char_burst+0x2e4>
					if(Size==1)*(ptr1+3-i) = Colour;
 800158a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800158e:	2b01      	cmp	r3, #1
 8001590:	d108      	bne.n	80015a4 <ILI9341_Draw_Char_burst+0x268>
 8001592:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001594:	f1c3 0303 	rsb	r3, r3, #3
 8001598:	005b      	lsls	r3, r3, #1
 800159a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800159c:	4413      	add	r3, r2
 800159e:	883a      	ldrh	r2, [r7, #0]
 80015a0:	801a      	strh	r2, [r3, #0]
 80015a2:	e03d      	b.n	8001620 <ILI9341_Draw_Char_burst+0x2e4>
					else{
						for(uint8_t ww=0;ww<Size;ww++){
 80015a4:	2300      	movs	r3, #0
 80015a6:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 80015aa:	e032      	b.n	8001612 <ILI9341_Draw_Char_burst+0x2d6>
							for(uint8_t xx=0;xx<Size;xx++){			//Si le Size est >1, on fait un carr pour agrandir le pixel
 80015ac:	2300      	movs	r3, #0
 80015ae:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 80015b2:	e022      	b.n	80015fa <ILI9341_Draw_Char_burst+0x2be>
									*(ptr1+(3*Size)-(i*Size)+(CHAR_WIDTH12x16*Size*ww)+xx) =Colour;
 80015b4:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 80015b8:	4613      	mov	r3, r2
 80015ba:	005b      	lsls	r3, r3, #1
 80015bc:	4413      	add	r3, r2
 80015be:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 80015c0:	f8b7 1050 	ldrh.w	r1, [r7, #80]	; 0x50
 80015c4:	fb01 f202 	mul.w	r2, r1, r2
 80015c8:	1a99      	subs	r1, r3, r2
 80015ca:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80015ce:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 80015d2:	fb03 f202 	mul.w	r2, r3, r2
 80015d6:	4613      	mov	r3, r2
 80015d8:	005b      	lsls	r3, r3, #1
 80015da:	4413      	add	r3, r2
 80015dc:	009b      	lsls	r3, r3, #2
 80015de:	18ca      	adds	r2, r1, r3
 80015e0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80015e4:	4413      	add	r3, r2
 80015e6:	005b      	lsls	r3, r3, #1
 80015e8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80015ea:	4413      	add	r3, r2
 80015ec:	883a      	ldrh	r2, [r7, #0]
 80015ee:	801a      	strh	r2, [r3, #0]
							for(uint8_t xx=0;xx<Size;xx++){			//Si le Size est >1, on fait un carr pour agrandir le pixel
 80015f0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80015f4:	3301      	adds	r3, #1
 80015f6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 80015fa:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80015fe:	b29b      	uxth	r3, r3
 8001600:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8001604:	429a      	cmp	r2, r3
 8001606:	d8d5      	bhi.n	80015b4 <ILI9341_Draw_Char_burst+0x278>
						for(uint8_t ww=0;ww<Size;ww++){
 8001608:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800160c:	3301      	adds	r3, #1
 800160e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8001612:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001616:	b29b      	uxth	r3, r3
 8001618:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 800161c:	429a      	cmp	r2, r3
 800161e:	d8c5      	bhi.n	80015ac <ILI9341_Draw_Char_burst+0x270>
		for (i=0; i<4; i++) {			//pour les 4 premires colonne
 8001620:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001622:	3301      	adds	r3, #1
 8001624:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8001626:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001628:	2b03      	cmp	r3, #3
 800162a:	d99f      	bls.n	800156c <ILI9341_Draw_Char_burst+0x230>
							 }
						}
					}
				}
        }
    ptr1+=CHAR_WIDTH12x16*Size*Size;		//Changement de ligne pour les pixel
 800162c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001630:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8001634:	fb02 f303 	mul.w	r3, r2, r3
 8001638:	461a      	mov	r2, r3
 800163a:	4613      	mov	r3, r2
 800163c:	005b      	lsls	r3, r3, #1
 800163e:	4413      	add	r3, r2
 8001640:	00db      	lsls	r3, r3, #3
 8001642:	461a      	mov	r2, r3
 8001644:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001646:	4413      	add	r3, r2
 8001648:	637b      	str	r3, [r7, #52]	; 0x34
	for (j=0; j<16; j++) {				//Pour les 16 lignes
 800164a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800164c:	3301      	adds	r3, #1
 800164e:	877b      	strh	r3, [r7, #58]	; 0x3a
 8001650:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001652:	2b0f      	cmp	r3, #15
 8001654:	f67f af23 	bls.w	800149e <ILI9341_Draw_Char_burst+0x162>
}
ILI9341_Set_Address(X, Y, X+(12*Size)-1, Y+(16*Size)-1);
 8001658:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800165c:	461a      	mov	r2, r3
 800165e:	0052      	lsls	r2, r2, #1
 8001660:	4413      	add	r3, r2
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	b29a      	uxth	r2, r3
 8001666:	88bb      	ldrh	r3, [r7, #4]
 8001668:	4413      	add	r3, r2
 800166a:	b29b      	uxth	r3, r3
 800166c:	3b01      	subs	r3, #1
 800166e:	b29c      	uxth	r4, r3
 8001670:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001674:	011b      	lsls	r3, r3, #4
 8001676:	b29a      	uxth	r2, r3
 8001678:	887b      	ldrh	r3, [r7, #2]
 800167a:	4413      	add	r3, r2
 800167c:	b29b      	uxth	r3, r3
 800167e:	3b01      	subs	r3, #1
 8001680:	b29b      	uxth	r3, r3
 8001682:	8879      	ldrh	r1, [r7, #2]
 8001684:	88b8      	ldrh	r0, [r7, #4]
 8001686:	4622      	mov	r2, r4
 8001688:	f000 f878 	bl	800177c <ILI9341_Set_Address>
ILI9341_Draw_buffer_Burst(buffer_one_char, 12*16*Size*Size );		//Ecrit le buffer sur le port SPI
 800168c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001690:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8001694:	fb03 f202 	mul.w	r2, r3, r2
 8001698:	4613      	mov	r3, r2
 800169a:	005b      	lsls	r3, r3, #1
 800169c:	4413      	add	r3, r2
 800169e:	019b      	lsls	r3, r3, #6
 80016a0:	4619      	mov	r1, r3
 80016a2:	4804      	ldr	r0, [pc, #16]	; (80016b4 <ILI9341_Draw_Char_burst+0x378>)
 80016a4:	f000 fb6e 	bl	8001d84 <ILI9341_Draw_buffer_Burst>

}
 80016a8:	bf00      	nop
 80016aa:	3744      	adds	r7, #68	; 0x44
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd90      	pop	{r4, r7, pc}
 80016b0:	08008b48 	.word	0x08008b48
 80016b4:	200029fc 	.word	0x200029fc

080016b8 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;
extern int LCD_SPI_DMA_IN_PROGRESS;
/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
//MX_SPI5_Init();																							//SPI INIT
//MX_GPIO_Init();																							//GPIO INIT
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 80016bc:	2200      	movs	r2, #0
 80016be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016c2:	4802      	ldr	r0, [pc, #8]	; (80016cc <ILI9341_SPI_Init+0x14>)
 80016c4:	f002 fd56 	bl	8004174 <HAL_GPIO_WritePin>
}
 80016c8:	bf00      	nop
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	40020800 	.word	0x40020800

080016d0 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	4603      	mov	r3, r0
 80016d8:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 80016da:	1df9      	adds	r1, r7, #7
 80016dc:	2301      	movs	r3, #1
 80016de:	2201      	movs	r2, #1
 80016e0:	4803      	ldr	r0, [pc, #12]	; (80016f0 <ILI9341_SPI_Send+0x20>)
 80016e2:	f003 fbd2 	bl	8004e8a <HAL_SPI_Transmit>
}
 80016e6:	bf00      	nop
 80016e8:	3708      	adds	r7, #8
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	20004244 	.word	0x20004244

080016f4 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80016fe:	2200      	movs	r2, #0
 8001700:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001704:	480b      	ldr	r0, [pc, #44]	; (8001734 <ILI9341_Write_Command+0x40>)
 8001706:	f002 fd35 	bl	8004174 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 800170a:	2200      	movs	r2, #0
 800170c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001710:	4808      	ldr	r0, [pc, #32]	; (8001734 <ILI9341_Write_Command+0x40>)
 8001712:	f002 fd2f 	bl	8004174 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 8001716:	79fb      	ldrb	r3, [r7, #7]
 8001718:	4618      	mov	r0, r3
 800171a:	f7ff ffd9 	bl	80016d0 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 800171e:	2201      	movs	r2, #1
 8001720:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001724:	4803      	ldr	r0, [pc, #12]	; (8001734 <ILI9341_Write_Command+0x40>)
 8001726:	f002 fd25 	bl	8004174 <HAL_GPIO_WritePin>
}
 800172a:	bf00      	nop
 800172c:	3708      	adds	r7, #8
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	40020800 	.word	0x40020800

08001738 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	4603      	mov	r3, r0
 8001740:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8001742:	2201      	movs	r2, #1
 8001744:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001748:	480b      	ldr	r0, [pc, #44]	; (8001778 <ILI9341_Write_Data+0x40>)
 800174a:	f002 fd13 	bl	8004174 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800174e:	2200      	movs	r2, #0
 8001750:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001754:	4808      	ldr	r0, [pc, #32]	; (8001778 <ILI9341_Write_Data+0x40>)
 8001756:	f002 fd0d 	bl	8004174 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 800175a:	79fb      	ldrb	r3, [r7, #7]
 800175c:	4618      	mov	r0, r3
 800175e:	f7ff ffb7 	bl	80016d0 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001762:	2201      	movs	r2, #1
 8001764:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001768:	4803      	ldr	r0, [pc, #12]	; (8001778 <ILI9341_Write_Data+0x40>)
 800176a:	f002 fd03 	bl	8004174 <HAL_GPIO_WritePin>
}
 800176e:	bf00      	nop
 8001770:	3708      	adds	r7, #8
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	40020800 	.word	0x40020800

0800177c <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 800177c:	b590      	push	{r4, r7, lr}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	4604      	mov	r4, r0
 8001784:	4608      	mov	r0, r1
 8001786:	4611      	mov	r1, r2
 8001788:	461a      	mov	r2, r3
 800178a:	4623      	mov	r3, r4
 800178c:	80fb      	strh	r3, [r7, #6]
 800178e:	4603      	mov	r3, r0
 8001790:	80bb      	strh	r3, [r7, #4]
 8001792:	460b      	mov	r3, r1
 8001794:	807b      	strh	r3, [r7, #2]
 8001796:	4613      	mov	r3, r2
 8001798:	803b      	strh	r3, [r7, #0]

ILI9341_Write_Command(0x2A);
 800179a:	202a      	movs	r0, #42	; 0x2a
 800179c:	f7ff ffaa 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 80017a0:	88fb      	ldrh	r3, [r7, #6]
 80017a2:	0a1b      	lsrs	r3, r3, #8
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff ffc5 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 80017ae:	88fb      	ldrh	r3, [r7, #6]
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff ffc0 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 80017b8:	887b      	ldrh	r3, [r7, #2]
 80017ba:	0a1b      	lsrs	r3, r3, #8
 80017bc:	b29b      	uxth	r3, r3
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7ff ffb9 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 80017c6:	887b      	ldrh	r3, [r7, #2]
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	4618      	mov	r0, r3
 80017cc:	f7ff ffb4 	bl	8001738 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 80017d0:	202b      	movs	r0, #43	; 0x2b
 80017d2:	f7ff ff8f 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 80017d6:	88bb      	ldrh	r3, [r7, #4]
 80017d8:	0a1b      	lsrs	r3, r3, #8
 80017da:	b29b      	uxth	r3, r3
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	4618      	mov	r0, r3
 80017e0:	f7ff ffaa 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 80017e4:	88bb      	ldrh	r3, [r7, #4]
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7ff ffa5 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 80017ee:	883b      	ldrh	r3, [r7, #0]
 80017f0:	0a1b      	lsrs	r3, r3, #8
 80017f2:	b29b      	uxth	r3, r3
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7ff ff9e 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 80017fc:	883b      	ldrh	r3, [r7, #0]
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	4618      	mov	r0, r3
 8001802:	f7ff ff99 	bl	8001738 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 8001806:	202c      	movs	r0, #44	; 0x2c
 8001808:	f7ff ff74 	bl	80016f4 <ILI9341_Write_Command>
}
 800180c:	bf00      	nop
 800180e:	370c      	adds	r7, #12
 8001810:	46bd      	mov	sp, r7
 8001812:	bd90      	pop	{r4, r7, pc}

08001814 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
//HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
HAL_Delay(200);
 8001818:	20c8      	movs	r0, #200	; 0xc8
 800181a:	f001 f95d 	bl	8002ad8 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800181e:	2200      	movs	r2, #0
 8001820:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001824:	4803      	ldr	r0, [pc, #12]	; (8001834 <ILI9341_Reset+0x20>)
 8001826:	f002 fca5 	bl	8004174 <HAL_GPIO_WritePin>
HAL_Delay(200);
 800182a:	20c8      	movs	r0, #200	; 0xc8
 800182c:	f001 f954 	bl	8002ad8 <HAL_Delay>
//HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
}
 8001830:	bf00      	nop
 8001832:	bd80      	pop	{r7, pc}
 8001834:	40020800 	.word	0x40020800

08001838 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 8001842:	79fb      	ldrb	r3, [r7, #7]
 8001844:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 8001846:	2036      	movs	r0, #54	; 0x36
 8001848:	f7ff ff54 	bl	80016f4 <ILI9341_Write_Command>
HAL_Delay(1);
 800184c:	2001      	movs	r0, #1
 800184e:	f001 f943 	bl	8002ad8 <HAL_Delay>
	
switch(screen_rotation) 
 8001852:	7bfb      	ldrb	r3, [r7, #15]
 8001854:	2b03      	cmp	r3, #3
 8001856:	d837      	bhi.n	80018c8 <ILI9341_Set_Rotation+0x90>
 8001858:	a201      	add	r2, pc, #4	; (adr r2, 8001860 <ILI9341_Set_Rotation+0x28>)
 800185a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800185e:	bf00      	nop
 8001860:	08001871 	.word	0x08001871
 8001864:	08001887 	.word	0x08001887
 8001868:	0800189d 	.word	0x0800189d
 800186c:	080018b3 	.word	0x080018b3
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8001870:	2048      	movs	r0, #72	; 0x48
 8001872:	f7ff ff61 	bl	8001738 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8001876:	4b17      	ldr	r3, [pc, #92]	; (80018d4 <ILI9341_Set_Rotation+0x9c>)
 8001878:	22f0      	movs	r2, #240	; 0xf0
 800187a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800187c:	4b16      	ldr	r3, [pc, #88]	; (80018d8 <ILI9341_Set_Rotation+0xa0>)
 800187e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001882:	801a      	strh	r2, [r3, #0]
			break;
 8001884:	e021      	b.n	80018ca <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 8001886:	2028      	movs	r0, #40	; 0x28
 8001888:	f7ff ff56 	bl	8001738 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 800188c:	4b11      	ldr	r3, [pc, #68]	; (80018d4 <ILI9341_Set_Rotation+0x9c>)
 800188e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001892:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8001894:	4b10      	ldr	r3, [pc, #64]	; (80018d8 <ILI9341_Set_Rotation+0xa0>)
 8001896:	22f0      	movs	r2, #240	; 0xf0
 8001898:	801a      	strh	r2, [r3, #0]
			break;
 800189a:	e016      	b.n	80018ca <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 800189c:	2088      	movs	r0, #136	; 0x88
 800189e:	f7ff ff4b 	bl	8001738 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 80018a2:	4b0c      	ldr	r3, [pc, #48]	; (80018d4 <ILI9341_Set_Rotation+0x9c>)
 80018a4:	22f0      	movs	r2, #240	; 0xf0
 80018a6:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 80018a8:	4b0b      	ldr	r3, [pc, #44]	; (80018d8 <ILI9341_Set_Rotation+0xa0>)
 80018aa:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80018ae:	801a      	strh	r2, [r3, #0]
			break;
 80018b0:	e00b      	b.n	80018ca <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 80018b2:	20e8      	movs	r0, #232	; 0xe8
 80018b4:	f7ff ff40 	bl	8001738 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 80018b8:	4b06      	ldr	r3, [pc, #24]	; (80018d4 <ILI9341_Set_Rotation+0x9c>)
 80018ba:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80018be:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80018c0:	4b05      	ldr	r3, [pc, #20]	; (80018d8 <ILI9341_Set_Rotation+0xa0>)
 80018c2:	22f0      	movs	r2, #240	; 0xf0
 80018c4:	801a      	strh	r2, [r3, #0]
			break;
 80018c6:	e000      	b.n	80018ca <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 80018c8:	bf00      	nop
	}
}
 80018ca:	bf00      	nop
 80018cc:	3710      	adds	r7, #16
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	20000002 	.word	0x20000002
 80018d8:	20000000 	.word	0x20000000

080018dc <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
//HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
}
 80018e0:	bf00      	nop
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
	...

080018ec <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
LCD_SPI_DMA_IN_PROGRESS=0;
 80018f0:	4b86      	ldr	r3, [pc, #536]	; (8001b0c <ILI9341_Init+0x220>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	601a      	str	r2, [r3, #0]
ILI9341_Enable();
 80018f6:	f7ff fff1 	bl	80018dc <ILI9341_Enable>
ILI9341_SPI_Init();
 80018fa:	f7ff fedd 	bl	80016b8 <ILI9341_SPI_Init>
ILI9341_Reset();
 80018fe:	f7ff ff89 	bl	8001814 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8001902:	2001      	movs	r0, #1
 8001904:	f7ff fef6 	bl	80016f4 <ILI9341_Write_Command>
HAL_Delay(1000);
 8001908:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800190c:	f001 f8e4 	bl	8002ad8 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 8001910:	20cb      	movs	r0, #203	; 0xcb
 8001912:	f7ff feef 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 8001916:	2039      	movs	r0, #57	; 0x39
 8001918:	f7ff ff0e 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 800191c:	202c      	movs	r0, #44	; 0x2c
 800191e:	f7ff ff0b 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001922:	2000      	movs	r0, #0
 8001924:	f7ff ff08 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 8001928:	2034      	movs	r0, #52	; 0x34
 800192a:	f7ff ff05 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 800192e:	2002      	movs	r0, #2
 8001930:	f7ff ff02 	bl	8001738 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 8001934:	20cf      	movs	r0, #207	; 0xcf
 8001936:	f7ff fedd 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 800193a:	2000      	movs	r0, #0
 800193c:	f7ff fefc 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8001940:	20c1      	movs	r0, #193	; 0xc1
 8001942:	f7ff fef9 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8001946:	2030      	movs	r0, #48	; 0x30
 8001948:	f7ff fef6 	bl	8001738 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 800194c:	20e8      	movs	r0, #232	; 0xe8
 800194e:	f7ff fed1 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8001952:	2085      	movs	r0, #133	; 0x85
 8001954:	f7ff fef0 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001958:	2000      	movs	r0, #0
 800195a:	f7ff feed 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 800195e:	2078      	movs	r0, #120	; 0x78
 8001960:	f7ff feea 	bl	8001738 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8001964:	20ea      	movs	r0, #234	; 0xea
 8001966:	f7ff fec5 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 800196a:	2000      	movs	r0, #0
 800196c:	f7ff fee4 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001970:	2000      	movs	r0, #0
 8001972:	f7ff fee1 	bl	8001738 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8001976:	20ed      	movs	r0, #237	; 0xed
 8001978:	f7ff febc 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 800197c:	2064      	movs	r0, #100	; 0x64
 800197e:	f7ff fedb 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001982:	2003      	movs	r0, #3
 8001984:	f7ff fed8 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 8001988:	2012      	movs	r0, #18
 800198a:	f7ff fed5 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 800198e:	2081      	movs	r0, #129	; 0x81
 8001990:	f7ff fed2 	bl	8001738 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 8001994:	20f7      	movs	r0, #247	; 0xf7
 8001996:	f7ff fead 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 800199a:	2020      	movs	r0, #32
 800199c:	f7ff fecc 	bl	8001738 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 80019a0:	20c0      	movs	r0, #192	; 0xc0
 80019a2:	f7ff fea7 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 80019a6:	2023      	movs	r0, #35	; 0x23
 80019a8:	f7ff fec6 	bl	8001738 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 80019ac:	20c1      	movs	r0, #193	; 0xc1
 80019ae:	f7ff fea1 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 80019b2:	2010      	movs	r0, #16
 80019b4:	f7ff fec0 	bl	8001738 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 80019b8:	20c5      	movs	r0, #197	; 0xc5
 80019ba:	f7ff fe9b 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 80019be:	203e      	movs	r0, #62	; 0x3e
 80019c0:	f7ff feba 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 80019c4:	2028      	movs	r0, #40	; 0x28
 80019c6:	f7ff feb7 	bl	8001738 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 80019ca:	20c7      	movs	r0, #199	; 0xc7
 80019cc:	f7ff fe92 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 80019d0:	2086      	movs	r0, #134	; 0x86
 80019d2:	f7ff feb1 	bl	8001738 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 80019d6:	2036      	movs	r0, #54	; 0x36
 80019d8:	f7ff fe8c 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 80019dc:	2048      	movs	r0, #72	; 0x48
 80019de:	f7ff feab 	bl	8001738 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 80019e2:	203a      	movs	r0, #58	; 0x3a
 80019e4:	f7ff fe86 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 80019e8:	2055      	movs	r0, #85	; 0x55
 80019ea:	f7ff fea5 	bl	8001738 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 80019ee:	20b1      	movs	r0, #177	; 0xb1
 80019f0:	f7ff fe80 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80019f4:	2000      	movs	r0, #0
 80019f6:	f7ff fe9f 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 80019fa:	2018      	movs	r0, #24
 80019fc:	f7ff fe9c 	bl	8001738 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8001a00:	20b6      	movs	r0, #182	; 0xb6
 8001a02:	f7ff fe77 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8001a06:	2008      	movs	r0, #8
 8001a08:	f7ff fe96 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 8001a0c:	2082      	movs	r0, #130	; 0x82
 8001a0e:	f7ff fe93 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8001a12:	2027      	movs	r0, #39	; 0x27
 8001a14:	f7ff fe90 	bl	8001738 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 8001a18:	20f2      	movs	r0, #242	; 0xf2
 8001a1a:	f7ff fe6b 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001a1e:	2000      	movs	r0, #0
 8001a20:	f7ff fe8a 	bl	8001738 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8001a24:	2026      	movs	r0, #38	; 0x26
 8001a26:	f7ff fe65 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8001a2a:	2001      	movs	r0, #1
 8001a2c:	f7ff fe84 	bl	8001738 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8001a30:	20e0      	movs	r0, #224	; 0xe0
 8001a32:	f7ff fe5f 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8001a36:	200f      	movs	r0, #15
 8001a38:	f7ff fe7e 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001a3c:	2031      	movs	r0, #49	; 0x31
 8001a3e:	f7ff fe7b 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8001a42:	202b      	movs	r0, #43	; 0x2b
 8001a44:	f7ff fe78 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8001a48:	200c      	movs	r0, #12
 8001a4a:	f7ff fe75 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001a4e:	200e      	movs	r0, #14
 8001a50:	f7ff fe72 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8001a54:	2008      	movs	r0, #8
 8001a56:	f7ff fe6f 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8001a5a:	204e      	movs	r0, #78	; 0x4e
 8001a5c:	f7ff fe6c 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8001a60:	20f1      	movs	r0, #241	; 0xf1
 8001a62:	f7ff fe69 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8001a66:	2037      	movs	r0, #55	; 0x37
 8001a68:	f7ff fe66 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8001a6c:	2007      	movs	r0, #7
 8001a6e:	f7ff fe63 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8001a72:	2010      	movs	r0, #16
 8001a74:	f7ff fe60 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001a78:	2003      	movs	r0, #3
 8001a7a:	f7ff fe5d 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001a7e:	200e      	movs	r0, #14
 8001a80:	f7ff fe5a 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8001a84:	2009      	movs	r0, #9
 8001a86:	f7ff fe57 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001a8a:	2000      	movs	r0, #0
 8001a8c:	f7ff fe54 	bl	8001738 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8001a90:	20e1      	movs	r0, #225	; 0xe1
 8001a92:	f7ff fe2f 	bl	80016f4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001a96:	2000      	movs	r0, #0
 8001a98:	f7ff fe4e 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001a9c:	200e      	movs	r0, #14
 8001a9e:	f7ff fe4b 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8001aa2:	2014      	movs	r0, #20
 8001aa4:	f7ff fe48 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001aa8:	2003      	movs	r0, #3
 8001aaa:	f7ff fe45 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8001aae:	2011      	movs	r0, #17
 8001ab0:	f7ff fe42 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8001ab4:	2007      	movs	r0, #7
 8001ab6:	f7ff fe3f 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001aba:	2031      	movs	r0, #49	; 0x31
 8001abc:	f7ff fe3c 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8001ac0:	20c1      	movs	r0, #193	; 0xc1
 8001ac2:	f7ff fe39 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8001ac6:	2048      	movs	r0, #72	; 0x48
 8001ac8:	f7ff fe36 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8001acc:	2008      	movs	r0, #8
 8001ace:	f7ff fe33 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8001ad2:	200f      	movs	r0, #15
 8001ad4:	f7ff fe30 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8001ad8:	200c      	movs	r0, #12
 8001ada:	f7ff fe2d 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001ade:	2031      	movs	r0, #49	; 0x31
 8001ae0:	f7ff fe2a 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8001ae4:	2036      	movs	r0, #54	; 0x36
 8001ae6:	f7ff fe27 	bl	8001738 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8001aea:	200f      	movs	r0, #15
 8001aec:	f7ff fe24 	bl	8001738 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8001af0:	2011      	movs	r0, #17
 8001af2:	f7ff fdff 	bl	80016f4 <ILI9341_Write_Command>
HAL_Delay(120);
 8001af6:	2078      	movs	r0, #120	; 0x78
 8001af8:	f000 ffee 	bl	8002ad8 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8001afc:	2029      	movs	r0, #41	; 0x29
 8001afe:	f7ff fdf9 	bl	80016f4 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8001b02:	2000      	movs	r0, #0
 8001b04:	f7ff fe98 	bl	8001838 <ILI9341_Set_Rotation>
}
 8001b08:	bf00      	nop
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	200001f8 	.word	0x200001f8

08001b10 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8001b10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b14:	b08d      	sub	sp, #52	; 0x34
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	4603      	mov	r3, r0
 8001b1a:	6039      	str	r1, [r7, #0]
 8001b1c:	80fb      	strh	r3, [r7, #6]
 8001b1e:	466b      	mov	r3, sp
 8001b20:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8001b22:	2300      	movs	r3, #0
 8001b24:	62fb      	str	r3, [r7, #44]	; 0x2c

if((Size*2) < BURST_MAX_SIZE)
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	f642 62df 	movw	r2, #11999	; 0x2edf
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d802      	bhi.n	8001b38 <ILI9341_Draw_Colour_Burst+0x28>
{
	Buffer_Size = Size;
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b36:	e002      	b.n	8001b3e <ILI9341_Draw_Colour_Burst+0x2e>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8001b38:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8001b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8001b3e:	2201      	movs	r2, #1
 8001b40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b44:	483f      	ldr	r0, [pc, #252]	; (8001c44 <ILI9341_Draw_Colour_Burst+0x134>)
 8001b46:	f002 fb15 	bl	8004174 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b50:	483c      	ldr	r0, [pc, #240]	; (8001c44 <ILI9341_Draw_Colour_Burst+0x134>)
 8001b52:	f002 fb0f 	bl	8004174 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8001b56:	88fb      	ldrh	r3, [r7, #6]
 8001b58:	0a1b      	lsrs	r3, r3, #8
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
unsigned char burst_buffer[Buffer_Size];
 8001b60:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001b62:	460b      	mov	r3, r1
 8001b64:	3b01      	subs	r3, #1
 8001b66:	61fb      	str	r3, [r7, #28]
 8001b68:	2300      	movs	r3, #0
 8001b6a:	4688      	mov	r8, r1
 8001b6c:	4699      	mov	r9, r3
 8001b6e:	f04f 0200 	mov.w	r2, #0
 8001b72:	f04f 0300 	mov.w	r3, #0
 8001b76:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b7a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b7e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b82:	2300      	movs	r3, #0
 8001b84:	460c      	mov	r4, r1
 8001b86:	461d      	mov	r5, r3
 8001b88:	f04f 0200 	mov.w	r2, #0
 8001b8c:	f04f 0300 	mov.w	r3, #0
 8001b90:	00eb      	lsls	r3, r5, #3
 8001b92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b96:	00e2      	lsls	r2, r4, #3
 8001b98:	1dcb      	adds	r3, r1, #7
 8001b9a:	08db      	lsrs	r3, r3, #3
 8001b9c:	00db      	lsls	r3, r3, #3
 8001b9e:	ebad 0d03 	sub.w	sp, sp, r3
 8001ba2:	466b      	mov	r3, sp
 8001ba4:	3300      	adds	r3, #0
 8001ba6:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001ba8:	2300      	movs	r3, #0
 8001baa:	62bb      	str	r3, [r7, #40]	; 0x28
 8001bac:	e00e      	b.n	8001bcc <ILI9341_Draw_Colour_Burst+0xbc>
	{
		burst_buffer[j] = 	chifted;
 8001bae:	69ba      	ldr	r2, [r7, #24]
 8001bb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bb2:	4413      	add	r3, r2
 8001bb4:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001bb8:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8001bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bbc:	3301      	adds	r3, #1
 8001bbe:	88fa      	ldrh	r2, [r7, #6]
 8001bc0:	b2d1      	uxtb	r1, r2
 8001bc2:	69ba      	ldr	r2, [r7, #24]
 8001bc4:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bc8:	3302      	adds	r3, #2
 8001bca:	62bb      	str	r3, [r7, #40]	; 0x28
 8001bcc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001bce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d3ec      	bcc.n	8001bae <ILI9341_Draw_Colour_Burst+0x9e>
	}

uint32_t Sending_Size = Size*2;
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	005b      	lsls	r3, r3, #1
 8001bd8:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8001bda:	697a      	ldr	r2, [r7, #20]
 8001bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bde:	fbb2 f3f3 	udiv	r3, r2, r3
 8001be2:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001be8:	fbb3 f2f2 	udiv	r2, r3, r2
 8001bec:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001bee:	fb01 f202 	mul.w	r2, r1, r2
 8001bf2:	1a9b      	subs	r3, r3, r2
 8001bf4:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d010      	beq.n	8001c1e <ILI9341_Draw_Colour_Burst+0x10e>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	627b      	str	r3, [r7, #36]	; 0x24
 8001c00:	e009      	b.n	8001c16 <ILI9341_Draw_Colour_Burst+0x106>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8001c02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c04:	b29a      	uxth	r2, r3
 8001c06:	230a      	movs	r3, #10
 8001c08:	69b9      	ldr	r1, [r7, #24]
 8001c0a:	480f      	ldr	r0, [pc, #60]	; (8001c48 <ILI9341_Draw_Colour_Burst+0x138>)
 8001c0c:	f003 f93d 	bl	8004e8a <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8001c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c12:	3301      	adds	r3, #1
 8001c14:	627b      	str	r3, [r7, #36]	; 0x24
 8001c16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c18:	693b      	ldr	r3, [r7, #16]
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	d3f1      	bcc.n	8001c02 <ILI9341_Draw_Colour_Burst+0xf2>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	b29a      	uxth	r2, r3
 8001c22:	230a      	movs	r3, #10
 8001c24:	69b9      	ldr	r1, [r7, #24]
 8001c26:	4808      	ldr	r0, [pc, #32]	; (8001c48 <ILI9341_Draw_Colour_Burst+0x138>)
 8001c28:	f003 f92f 	bl	8004e8a <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c32:	4804      	ldr	r0, [pc, #16]	; (8001c44 <ILI9341_Draw_Colour_Burst+0x134>)
 8001c34:	f002 fa9e 	bl	8004174 <HAL_GPIO_WritePin>
 8001c38:	46b5      	mov	sp, r6
}
 8001c3a:	bf00      	nop
 8001c3c:	3734      	adds	r7, #52	; 0x34
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001c44:	40020800 	.word	0x40020800
 8001c48:	20004244 	.word	0x20004244

08001c4c <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	4603      	mov	r3, r0
 8001c54:	80fb      	strh	r3, [r7, #6]

ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8001c56:	4b0e      	ldr	r3, [pc, #56]	; (8001c90 <ILI9341_Fill_Screen+0x44>)
 8001c58:	881b      	ldrh	r3, [r3, #0]
 8001c5a:	b29a      	uxth	r2, r3
 8001c5c:	4b0d      	ldr	r3, [pc, #52]	; (8001c94 <ILI9341_Fill_Screen+0x48>)
 8001c5e:	881b      	ldrh	r3, [r3, #0]
 8001c60:	b29b      	uxth	r3, r3
 8001c62:	2100      	movs	r1, #0
 8001c64:	2000      	movs	r0, #0
 8001c66:	f7ff fd89 	bl	800177c <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8001c6a:	4b09      	ldr	r3, [pc, #36]	; (8001c90 <ILI9341_Fill_Screen+0x44>)
 8001c6c:	881b      	ldrh	r3, [r3, #0]
 8001c6e:	b29b      	uxth	r3, r3
 8001c70:	461a      	mov	r2, r3
 8001c72:	4b08      	ldr	r3, [pc, #32]	; (8001c94 <ILI9341_Fill_Screen+0x48>)
 8001c74:	881b      	ldrh	r3, [r3, #0]
 8001c76:	b29b      	uxth	r3, r3
 8001c78:	fb02 f303 	mul.w	r3, r2, r3
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	88fb      	ldrh	r3, [r7, #6]
 8001c80:	4611      	mov	r1, r2
 8001c82:	4618      	mov	r0, r3
 8001c84:	f7ff ff44 	bl	8001b10 <ILI9341_Draw_Colour_Burst>
}
 8001c88:	bf00      	nop
 8001c8a:	3708      	adds	r7, #8
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	20000002 	.word	0x20000002
 8001c94:	20000000 	.word	0x20000000

08001c98 <ILI9341_Draw_buffer_Burst_DMA>:
}



void ILI9341_Draw_buffer_Burst_DMA(uint16_t* buffer_pixel, uint32_t Size)
{
 8001c98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001c9c:	b089      	sub	sp, #36	; 0x24
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	6078      	str	r0, [r7, #4]
 8001ca2:	6039      	str	r1, [r7, #0]
 8001ca4:	466b      	mov	r3, sp
 8001ca6:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	61fb      	str	r3, [r7, #28]
unsigned char chifted;
if((Size*2) < BURST_MAX_SIZE)
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	005b      	lsls	r3, r3, #1
 8001cb0:	f642 62df 	movw	r2, #11999	; 0x2edf
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d803      	bhi.n	8001cc0 <ILI9341_Draw_buffer_Burst_DMA+0x28>
{
	Buffer_Size = Size*2;
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	005b      	lsls	r3, r3, #1
 8001cbc:	61fb      	str	r3, [r7, #28]
 8001cbe:	e002      	b.n	8001cc6 <ILI9341_Draw_buffer_Burst_DMA+0x2e>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8001cc0:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8001cc4:	61fb      	str	r3, [r7, #28]
}

HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ccc:	482b      	ldr	r0, [pc, #172]	; (8001d7c <ILI9341_Draw_buffer_Burst_DMA+0xe4>)
 8001cce:	f002 fa51 	bl	8004174 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001cd8:	4828      	ldr	r0, [pc, #160]	; (8001d7c <ILI9341_Draw_buffer_Burst_DMA+0xe4>)
 8001cda:	f002 fa4b 	bl	8004174 <HAL_GPIO_WritePin>

unsigned char burst_buffer[Buffer_Size];
 8001cde:	69f9      	ldr	r1, [r7, #28]
 8001ce0:	460b      	mov	r3, r1
 8001ce2:	3b01      	subs	r3, #1
 8001ce4:	617b      	str	r3, [r7, #20]
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	4688      	mov	r8, r1
 8001cea:	4699      	mov	r9, r3
 8001cec:	f04f 0200 	mov.w	r2, #0
 8001cf0:	f04f 0300 	mov.w	r3, #0
 8001cf4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001cf8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001cfc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001d00:	2300      	movs	r3, #0
 8001d02:	460c      	mov	r4, r1
 8001d04:	461d      	mov	r5, r3
 8001d06:	f04f 0200 	mov.w	r2, #0
 8001d0a:	f04f 0300 	mov.w	r3, #0
 8001d0e:	00eb      	lsls	r3, r5, #3
 8001d10:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d14:	00e2      	lsls	r2, r4, #3
 8001d16:	1dcb      	adds	r3, r1, #7
 8001d18:	08db      	lsrs	r3, r3, #3
 8001d1a:	00db      	lsls	r3, r3, #3
 8001d1c:	ebad 0d03 	sub.w	sp, sp, r3
 8001d20:	466b      	mov	r3, sp
 8001d22:	3300      	adds	r3, #0
 8001d24:	613b      	str	r3, [r7, #16]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001d26:	2300      	movs	r3, #0
 8001d28:	61bb      	str	r3, [r7, #24]
 8001d2a:	e015      	b.n	8001d58 <ILI9341_Draw_buffer_Burst_DMA+0xc0>
	{
		chifted = *buffer_pixel>>8;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	881b      	ldrh	r3, [r3, #0]
 8001d30:	0a1b      	lsrs	r3, r3, #8
 8001d32:	b29b      	uxth	r3, r3
 8001d34:	73fb      	strb	r3, [r7, #15]
		burst_buffer[j] = 	chifted;
 8001d36:	693a      	ldr	r2, [r7, #16]
 8001d38:	69bb      	ldr	r3, [r7, #24]
 8001d3a:	4413      	add	r3, r2
 8001d3c:	7bfa      	ldrb	r2, [r7, #15]
 8001d3e:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = *buffer_pixel++;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	1c9a      	adds	r2, r3, #2
 8001d44:	607a      	str	r2, [r7, #4]
 8001d46:	881a      	ldrh	r2, [r3, #0]
 8001d48:	69bb      	ldr	r3, [r7, #24]
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	b2d1      	uxtb	r1, r2
 8001d4e:	693a      	ldr	r2, [r7, #16]
 8001d50:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001d52:	69bb      	ldr	r3, [r7, #24]
 8001d54:	3302      	adds	r3, #2
 8001d56:	61bb      	str	r3, [r7, #24]
 8001d58:	69ba      	ldr	r2, [r7, #24]
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d3e5      	bcc.n	8001d2c <ILI9341_Draw_buffer_Burst_DMA+0x94>
	}


HAL_SPI_Transmit_DMA(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size);
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	b29b      	uxth	r3, r3
 8001d64:	461a      	mov	r2, r3
 8001d66:	6939      	ldr	r1, [r7, #16]
 8001d68:	4805      	ldr	r0, [pc, #20]	; (8001d80 <ILI9341_Draw_buffer_Burst_DMA+0xe8>)
 8001d6a:	f003 f9cb 	bl	8005104 <HAL_SPI_Transmit_DMA>
 8001d6e:	46b5      	mov	sp, r6


}
 8001d70:	bf00      	nop
 8001d72:	3724      	adds	r7, #36	; 0x24
 8001d74:	46bd      	mov	sp, r7
 8001d76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001d7a:	bf00      	nop
 8001d7c:	40020800 	.word	0x40020800
 8001d80:	20004244 	.word	0x20004244

08001d84 <ILI9341_Draw_buffer_Burst>:
void ILI9341_Draw_buffer_Burst(uint16_t* buffer_pixel, uint32_t Size)
{
 8001d84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001d88:	b08d      	sub	sp, #52	; 0x34
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	6078      	str	r0, [r7, #4]
 8001d8e:	6039      	str	r1, [r7, #0]
 8001d90:	466b      	mov	r3, sp
 8001d92:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8001d94:	2300      	movs	r3, #0
 8001d96:	62fb      	str	r3, [r7, #44]	; 0x2c
unsigned char chifted;

if((Size*2) < BURST_MAX_SIZE)
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	005b      	lsls	r3, r3, #1
 8001d9c:	f642 62df 	movw	r2, #11999	; 0x2edf
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d803      	bhi.n	8001dac <ILI9341_Draw_buffer_Burst+0x28>
{
	Buffer_Size = Size*2;
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001daa:	e002      	b.n	8001db2 <ILI9341_Draw_buffer_Burst+0x2e>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8001dac:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8001db0:	62fb      	str	r3, [r7, #44]	; 0x2c
}

HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8001db2:	2201      	movs	r2, #1
 8001db4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001db8:	4840      	ldr	r0, [pc, #256]	; (8001ebc <ILI9341_Draw_buffer_Burst+0x138>)
 8001dba:	f002 f9db 	bl	8004174 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001dc4:	483d      	ldr	r0, [pc, #244]	; (8001ebc <ILI9341_Draw_buffer_Burst+0x138>)
 8001dc6:	f002 f9d5 	bl	8004174 <HAL_GPIO_WritePin>

unsigned char burst_buffer[Buffer_Size];
 8001dca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001dcc:	460b      	mov	r3, r1
 8001dce:	3b01      	subs	r3, #1
 8001dd0:	623b      	str	r3, [r7, #32]
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	4688      	mov	r8, r1
 8001dd6:	4699      	mov	r9, r3
 8001dd8:	f04f 0200 	mov.w	r2, #0
 8001ddc:	f04f 0300 	mov.w	r3, #0
 8001de0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001de4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001de8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001dec:	2300      	movs	r3, #0
 8001dee:	460c      	mov	r4, r1
 8001df0:	461d      	mov	r5, r3
 8001df2:	f04f 0200 	mov.w	r2, #0
 8001df6:	f04f 0300 	mov.w	r3, #0
 8001dfa:	00eb      	lsls	r3, r5, #3
 8001dfc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001e00:	00e2      	lsls	r2, r4, #3
 8001e02:	1dcb      	adds	r3, r1, #7
 8001e04:	08db      	lsrs	r3, r3, #3
 8001e06:	00db      	lsls	r3, r3, #3
 8001e08:	ebad 0d03 	sub.w	sp, sp, r3
 8001e0c:	466b      	mov	r3, sp
 8001e0e:	3300      	adds	r3, #0
 8001e10:	61fb      	str	r3, [r7, #28]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001e12:	2300      	movs	r3, #0
 8001e14:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e16:	e015      	b.n	8001e44 <ILI9341_Draw_buffer_Burst+0xc0>
	{
		chifted = *buffer_pixel>>8;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	881b      	ldrh	r3, [r3, #0]
 8001e1c:	0a1b      	lsrs	r3, r3, #8
 8001e1e:	b29b      	uxth	r3, r3
 8001e20:	73fb      	strb	r3, [r7, #15]
		burst_buffer[j] = 	chifted;
 8001e22:	69fa      	ldr	r2, [r7, #28]
 8001e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e26:	4413      	add	r3, r2
 8001e28:	7bfa      	ldrb	r2, [r7, #15]
 8001e2a:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = *buffer_pixel++;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	1c9a      	adds	r2, r3, #2
 8001e30:	607a      	str	r2, [r7, #4]
 8001e32:	881a      	ldrh	r2, [r3, #0]
 8001e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e36:	3301      	adds	r3, #1
 8001e38:	b2d1      	uxtb	r1, r2
 8001e3a:	69fa      	ldr	r2, [r7, #28]
 8001e3c:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e40:	3302      	adds	r3, #2
 8001e42:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e44:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001e46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	d3e5      	bcc.n	8001e18 <ILI9341_Draw_buffer_Burst+0x94>
	}

uint32_t Sending_Size = Size*2;
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	61bb      	str	r3, [r7, #24]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8001e52:	69ba      	ldr	r2, [r7, #24]
 8001e54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e56:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e5a:	617b      	str	r3, [r7, #20]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8001e5c:	69bb      	ldr	r3, [r7, #24]
 8001e5e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e60:	fbb3 f2f2 	udiv	r2, r3, r2
 8001e64:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001e66:	fb01 f202 	mul.w	r2, r1, r2
 8001e6a:	1a9b      	subs	r3, r3, r2
 8001e6c:	613b      	str	r3, [r7, #16]

if(Sending_in_Block != 0)
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d010      	beq.n	8001e96 <ILI9341_Draw_buffer_Burst+0x112>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8001e74:	2300      	movs	r3, #0
 8001e76:	627b      	str	r3, [r7, #36]	; 0x24
 8001e78:	e009      	b.n	8001e8e <ILI9341_Draw_buffer_Burst+0x10a>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);
 8001e7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e7c:	b29a      	uxth	r2, r3
 8001e7e:	230a      	movs	r3, #10
 8001e80:	69f9      	ldr	r1, [r7, #28]
 8001e82:	480f      	ldr	r0, [pc, #60]	; (8001ec0 <ILI9341_Draw_buffer_Burst+0x13c>)
 8001e84:	f003 f801 	bl	8004e8a <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8001e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e8a:	3301      	adds	r3, #1
 8001e8c:	627b      	str	r3, [r7, #36]	; 0x24
 8001e8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d3f1      	bcc.n	8001e7a <ILI9341_Draw_buffer_Burst+0xf6>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	b29a      	uxth	r2, r3
 8001e9a:	230a      	movs	r3, #10
 8001e9c:	69f9      	ldr	r1, [r7, #28]
 8001e9e:	4808      	ldr	r0, [pc, #32]	; (8001ec0 <ILI9341_Draw_buffer_Burst+0x13c>)
 8001ea0:	f002 fff3 	bl	8004e8a <HAL_SPI_Transmit>

HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001eaa:	4804      	ldr	r0, [pc, #16]	; (8001ebc <ILI9341_Draw_buffer_Burst+0x138>)
 8001eac:	f002 f962 	bl	8004174 <HAL_GPIO_WritePin>
 8001eb0:	46b5      	mov	sp, r6
}
 8001eb2:	bf00      	nop
 8001eb4:	3734      	adds	r7, #52	; 0x34
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001ebc:	40020800 	.word	0x40020800
 8001ec0:	20004244 	.word	0x20004244
 8001ec4:	00000000 	.word	0x00000000

08001ec8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ec8:	b5b0      	push	{r4, r5, r7, lr}
 8001eca:	b08c      	sub	sp, #48	; 0x30
 8001ecc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ece:	f000 fd91 	bl	80029f4 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ed2:	f000 f8e5 	bl	80020a0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ed6:	f000 fa47 	bl	8002368 <MX_GPIO_Init>
  MX_DMA_Init();
 8001eda:	f000 fa25 	bl	8002328 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001ede:	f000 f9f9 	bl	80022d4 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8001ee2:	f000 f99d 	bl	8002220 <MX_SPI3_Init>
  MX_TIM10_Init();
 8001ee6:	f000 f9d1 	bl	800228c <MX_TIM10_Init>
  MX_ADC1_Init();
 8001eea:	f000 f947 	bl	800217c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  ILI9341_Init();	//initial driver setup to drive ili9341
 8001eee:	f7ff fcfd 	bl	80018ec <ILI9341_Init>
  HAL_Delay(100);	//Delai pour laisser l'cran se stabiliser
 8001ef2:	2064      	movs	r0, #100	; 0x64
 8001ef4:	f000 fdf0 	bl	8002ad8 <HAL_Delay>


  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);			//Orientation de l'cran
 8001ef8:	2003      	movs	r0, #3
 8001efa:	f7ff fc9d 	bl	8001838 <ILI9341_Set_Rotation>
  ILI9341_Fill_Screen(BLACK);							//Efface l'cran
 8001efe:	2000      	movs	r0, #0
 8001f00:	f7ff fea4 	bl	8001c4c <ILI9341_Fill_Screen>

  ILI9341_Draw_Text("MESSAGE IDENTIFICATION", 10, 90, GREEN, 1, BLACK);
 8001f04:	2300      	movs	r3, #0
 8001f06:	9301      	str	r3, [sp, #4]
 8001f08:	2301      	movs	r3, #1
 8001f0a:	9300      	str	r3, [sp, #0]
 8001f0c:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001f10:	225a      	movs	r2, #90	; 0x5a
 8001f12:	210a      	movs	r1, #10
 8001f14:	485a      	ldr	r0, [pc, #360]	; (8002080 <main+0x1b8>)
 8001f16:	f7ff f84b 	bl	8000fb0 <ILI9341_Draw_Text>

  HAL_Delay(2000);
 8001f1a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001f1e:	f000 fddb 	bl	8002ad8 <HAL_Delay>

  ILI9341_Fill_Screen(BLACK);							//Efface l'cran
 8001f22:	2000      	movs	r0, #0
 8001f24:	f7ff fe92 	bl	8001c4c <ILI9341_Fill_Screen>

  HAL_Delay(300);
 8001f28:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001f2c:	f000 fdd4 	bl	8002ad8 <HAL_Delay>

  HAL_TIM_Base_Start(&htim10);
 8001f30:	4854      	ldr	r0, [pc, #336]	; (8002084 <main+0x1bc>)
 8001f32:	f003 fb4d 	bl	80055d0 <HAL_TIM_Base_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (__HAL_TIM_GET_COUNTER(&htim10) >= temps_balayage_programme){
 8001f36:	4b53      	ldr	r3, [pc, #332]	; (8002084 <main+0x1bc>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f3c:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d9f8      	bls.n	8001f36 <main+0x6e>
		  __HAL_TIM_SET_COUNTER(&htim10,0);
 8001f44:	4b4f      	ldr	r3, [pc, #316]	; (8002084 <main+0x1bc>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	625a      	str	r2, [r3, #36]	; 0x24
		  if (((cg + 50) % 100) == 0){
			  ;
		  }

		  // Processus 2 Hz v
		  if ((cg % 500) == 0){
 8001f4c:	4b4e      	ldr	r3, [pc, #312]	; (8002088 <main+0x1c0>)
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	4b4e      	ldr	r3, [pc, #312]	; (800208c <main+0x1c4>)
 8001f52:	fb83 1302 	smull	r1, r3, r3, r2
 8001f56:	1159      	asrs	r1, r3, #5
 8001f58:	17d3      	asrs	r3, r2, #31
 8001f5a:	1acb      	subs	r3, r1, r3
 8001f5c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001f60:	fb01 f303 	mul.w	r3, r1, r3
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d165      	bne.n	8002036 <main+0x16e>
			  for (int i=0; i<5; i++){
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	627b      	str	r3, [r7, #36]	; 0x24
 8001f6e:	e03b      	b.n	8001fe8 <main+0x120>
				HAL_ADC_Start(&hadc1);
 8001f70:	4847      	ldr	r0, [pc, #284]	; (8002090 <main+0x1c8>)
 8001f72:	f000 fe19 	bl	8002ba8 <HAL_ADC_Start>
				HAL_ADC_PollForConversion(&hadc1, 1000);
 8001f76:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001f7a:	4845      	ldr	r0, [pc, #276]	; (8002090 <main+0x1c8>)
 8001f7c:	f000 fee6 	bl	8002d4c <HAL_ADC_PollForConversion>
				ADCvalueFloat += (float)HAL_ADC_GetValue(&hadc1)/4095.0*3.3;
 8001f80:	4843      	ldr	r0, [pc, #268]	; (8002090 <main+0x1c8>)
 8001f82:	f001 f87e 	bl	8003082 <HAL_ADC_GetValue>
 8001f86:	ee07 0a90 	vmov	s15, r0
 8001f8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f8e:	ee17 0a90 	vmov	r0, s15
 8001f92:	f7fe faf9 	bl	8000588 <__aeabi_f2d>
 8001f96:	a336      	add	r3, pc, #216	; (adr r3, 8002070 <main+0x1a8>)
 8001f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f9c:	f7fe fc76 	bl	800088c <__aeabi_ddiv>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	460b      	mov	r3, r1
 8001fa4:	4610      	mov	r0, r2
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	a333      	add	r3, pc, #204	; (adr r3, 8002078 <main+0x1b0>)
 8001faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fae:	f7fe fb43 	bl	8000638 <__aeabi_dmul>
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	460b      	mov	r3, r1
 8001fb6:	4614      	mov	r4, r2
 8001fb8:	461d      	mov	r5, r3
 8001fba:	4b36      	ldr	r3, [pc, #216]	; (8002094 <main+0x1cc>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7fe fae2 	bl	8000588 <__aeabi_f2d>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	460b      	mov	r3, r1
 8001fc8:	4620      	mov	r0, r4
 8001fca:	4629      	mov	r1, r5
 8001fcc:	f7fe f97e 	bl	80002cc <__adddf3>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	460b      	mov	r3, r1
 8001fd4:	4610      	mov	r0, r2
 8001fd6:	4619      	mov	r1, r3
 8001fd8:	f7fe fe06 	bl	8000be8 <__aeabi_d2f>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	4a2d      	ldr	r2, [pc, #180]	; (8002094 <main+0x1cc>)
 8001fe0:	6013      	str	r3, [r2, #0]
			  for (int i=0; i<5; i++){
 8001fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe4:	3301      	adds	r3, #1
 8001fe6:	627b      	str	r3, [r7, #36]	; 0x24
 8001fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fea:	2b04      	cmp	r3, #4
 8001fec:	ddc0      	ble.n	8001f70 <main+0xa8>
			  }
			  ADCvalueFloat = ADCvalueFloat/5;
 8001fee:	4b29      	ldr	r3, [pc, #164]	; (8002094 <main+0x1cc>)
 8001ff0:	ed93 7a00 	vldr	s14, [r3]
 8001ff4:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8001ff8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ffc:	4b25      	ldr	r3, [pc, #148]	; (8002094 <main+0x1cc>)
 8001ffe:	edc3 7a00 	vstr	s15, [r3]
			  sprintf(print_buffer, "   %5.5f   ", ADCvalueFloat);
 8002002:	4b24      	ldr	r3, [pc, #144]	; (8002094 <main+0x1cc>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4618      	mov	r0, r3
 8002008:	f7fe fabe 	bl	8000588 <__aeabi_f2d>
 800200c:	4602      	mov	r2, r0
 800200e:	460b      	mov	r3, r1
 8002010:	1d38      	adds	r0, r7, #4
 8002012:	4921      	ldr	r1, [pc, #132]	; (8002098 <main+0x1d0>)
 8002014:	f004 fbe0 	bl	80067d8 <siprintf>
			  ILI9341_Draw_Text(print_buffer, 10, 90, GREEN, 1, BLACK);
 8002018:	1d38      	adds	r0, r7, #4
 800201a:	2300      	movs	r3, #0
 800201c:	9301      	str	r3, [sp, #4]
 800201e:	2301      	movs	r3, #1
 8002020:	9300      	str	r3, [sp, #0]
 8002022:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8002026:	225a      	movs	r2, #90	; 0x5a
 8002028:	210a      	movs	r1, #10
 800202a:	f7fe ffc1 	bl	8000fb0 <ILI9341_Draw_Text>
			  ADCvalueFloat = 0;
 800202e:	4b19      	ldr	r3, [pc, #100]	; (8002094 <main+0x1cc>)
 8002030:	f04f 0200 	mov.w	r2, #0
 8002034:	601a      	str	r2, [r3, #0]
		  }

		  // GESTION chien de garde cg
		  cg++;
 8002036:	4b14      	ldr	r3, [pc, #80]	; (8002088 <main+0x1c0>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	3301      	adds	r3, #1
 800203c:	4a12      	ldr	r2, [pc, #72]	; (8002088 <main+0x1c0>)
 800203e:	6013      	str	r3, [r2, #0]
		  if (cg > 1000) cg=1;
 8002040:	4b11      	ldr	r3, [pc, #68]	; (8002088 <main+0x1c0>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002048:	dd02      	ble.n	8002050 <main+0x188>
 800204a:	4b0f      	ldr	r3, [pc, #60]	; (8002088 <main+0x1c0>)
 800204c:	2201      	movs	r2, #1
 800204e:	601a      	str	r2, [r3, #0]

		  // Vrification si l'xcution du programme est assez rapide ( <0.001s)
		  if (__HAL_TIM_GET_COUNTER(&htim10) > temps_balayage_programme){
 8002050:	4b0c      	ldr	r3, [pc, #48]	; (8002084 <main+0x1bc>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002056:	f242 02d0 	movw	r2, #8400	; 0x20d0
 800205a:	4293      	cmp	r3, r2
 800205c:	f67f af6b 	bls.w	8001f36 <main+0x6e>
			  printf("Augmenter la valeur de temps de la boucle.\nLe programme n'a pas le temps de s'xcuter en entier.\n Dernier cg: %d", cg);
 8002060:	4b09      	ldr	r3, [pc, #36]	; (8002088 <main+0x1c0>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4619      	mov	r1, r3
 8002066:	480d      	ldr	r0, [pc, #52]	; (800209c <main+0x1d4>)
 8002068:	f004 fba4 	bl	80067b4 <iprintf>
	  if (__HAL_TIM_GET_COUNTER(&htim10) >= temps_balayage_programme){
 800206c:	e763      	b.n	8001f36 <main+0x6e>
 800206e:	bf00      	nop
 8002070:	00000000 	.word	0x00000000
 8002074:	40affe00 	.word	0x40affe00
 8002078:	66666666 	.word	0x66666666
 800207c:	400a6666 	.word	0x400a6666
 8002080:	08008ab0 	.word	0x08008ab0
 8002084:	200042fc 	.word	0x200042fc
 8002088:	20000004 	.word	0x20000004
 800208c:	10624dd3 	.word	0x10624dd3
 8002090:	200041fc 	.word	0x200041fc
 8002094:	20004388 	.word	0x20004388
 8002098:	08008ac8 	.word	0x08008ac8
 800209c:	08008ad4 	.word	0x08008ad4

080020a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b094      	sub	sp, #80	; 0x50
 80020a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020a6:	f107 031c 	add.w	r3, r7, #28
 80020aa:	2234      	movs	r2, #52	; 0x34
 80020ac:	2100      	movs	r1, #0
 80020ae:	4618      	mov	r0, r3
 80020b0:	f004 fbf5 	bl	800689e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020b4:	f107 0308 	add.w	r3, r7, #8
 80020b8:	2200      	movs	r2, #0
 80020ba:	601a      	str	r2, [r3, #0]
 80020bc:	605a      	str	r2, [r3, #4]
 80020be:	609a      	str	r2, [r3, #8]
 80020c0:	60da      	str	r2, [r3, #12]
 80020c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80020c4:	2300      	movs	r3, #0
 80020c6:	607b      	str	r3, [r7, #4]
 80020c8:	4b2a      	ldr	r3, [pc, #168]	; (8002174 <SystemClock_Config+0xd4>)
 80020ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020cc:	4a29      	ldr	r2, [pc, #164]	; (8002174 <SystemClock_Config+0xd4>)
 80020ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020d2:	6413      	str	r3, [r2, #64]	; 0x40
 80020d4:	4b27      	ldr	r3, [pc, #156]	; (8002174 <SystemClock_Config+0xd4>)
 80020d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020dc:	607b      	str	r3, [r7, #4]
 80020de:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80020e0:	2300      	movs	r3, #0
 80020e2:	603b      	str	r3, [r7, #0]
 80020e4:	4b24      	ldr	r3, [pc, #144]	; (8002178 <SystemClock_Config+0xd8>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80020ec:	4a22      	ldr	r2, [pc, #136]	; (8002178 <SystemClock_Config+0xd8>)
 80020ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020f2:	6013      	str	r3, [r2, #0]
 80020f4:	4b20      	ldr	r3, [pc, #128]	; (8002178 <SystemClock_Config+0xd8>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80020fc:	603b      	str	r3, [r7, #0]
 80020fe:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002100:	2302      	movs	r3, #2
 8002102:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002104:	2301      	movs	r3, #1
 8002106:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002108:	2310      	movs	r3, #16
 800210a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800210c:	2302      	movs	r3, #2
 800210e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002110:	2300      	movs	r3, #0
 8002112:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002114:	2310      	movs	r3, #16
 8002116:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002118:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800211c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800211e:	2304      	movs	r3, #4
 8002120:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002122:	2302      	movs	r3, #2
 8002124:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002126:	2302      	movs	r3, #2
 8002128:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800212a:	f107 031c 	add.w	r3, r7, #28
 800212e:	4618      	mov	r0, r3
 8002130:	f002 fb84 	bl	800483c <HAL_RCC_OscConfig>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d001      	beq.n	800213e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800213a:	f000 f9bd 	bl	80024b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800213e:	230f      	movs	r3, #15
 8002140:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002142:	2302      	movs	r3, #2
 8002144:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002146:	2300      	movs	r3, #0
 8002148:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800214a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800214e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002150:	2300      	movs	r3, #0
 8002152:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002154:	f107 0308 	add.w	r3, r7, #8
 8002158:	2102      	movs	r1, #2
 800215a:	4618      	mov	r0, r3
 800215c:	f002 f824 	bl	80041a8 <HAL_RCC_ClockConfig>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d001      	beq.n	800216a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8002166:	f000 f9a7 	bl	80024b8 <Error_Handler>
  }
}
 800216a:	bf00      	nop
 800216c:	3750      	adds	r7, #80	; 0x50
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	40023800 	.word	0x40023800
 8002178:	40007000 	.word	0x40007000

0800217c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b084      	sub	sp, #16
 8002180:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002182:	463b      	mov	r3, r7
 8002184:	2200      	movs	r2, #0
 8002186:	601a      	str	r2, [r3, #0]
 8002188:	605a      	str	r2, [r3, #4]
 800218a:	609a      	str	r2, [r3, #8]
 800218c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800218e:	4b21      	ldr	r3, [pc, #132]	; (8002214 <MX_ADC1_Init+0x98>)
 8002190:	4a21      	ldr	r2, [pc, #132]	; (8002218 <MX_ADC1_Init+0x9c>)
 8002192:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002194:	4b1f      	ldr	r3, [pc, #124]	; (8002214 <MX_ADC1_Init+0x98>)
 8002196:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800219a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800219c:	4b1d      	ldr	r3, [pc, #116]	; (8002214 <MX_ADC1_Init+0x98>)
 800219e:	2200      	movs	r2, #0
 80021a0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80021a2:	4b1c      	ldr	r3, [pc, #112]	; (8002214 <MX_ADC1_Init+0x98>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80021a8:	4b1a      	ldr	r3, [pc, #104]	; (8002214 <MX_ADC1_Init+0x98>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80021ae:	4b19      	ldr	r3, [pc, #100]	; (8002214 <MX_ADC1_Init+0x98>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80021b6:	4b17      	ldr	r3, [pc, #92]	; (8002214 <MX_ADC1_Init+0x98>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80021bc:	4b15      	ldr	r3, [pc, #84]	; (8002214 <MX_ADC1_Init+0x98>)
 80021be:	4a17      	ldr	r2, [pc, #92]	; (800221c <MX_ADC1_Init+0xa0>)
 80021c0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80021c2:	4b14      	ldr	r3, [pc, #80]	; (8002214 <MX_ADC1_Init+0x98>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80021c8:	4b12      	ldr	r3, [pc, #72]	; (8002214 <MX_ADC1_Init+0x98>)
 80021ca:	2201      	movs	r2, #1
 80021cc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80021ce:	4b11      	ldr	r3, [pc, #68]	; (8002214 <MX_ADC1_Init+0x98>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80021d6:	4b0f      	ldr	r3, [pc, #60]	; (8002214 <MX_ADC1_Init+0x98>)
 80021d8:	2201      	movs	r2, #1
 80021da:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80021dc:	480d      	ldr	r0, [pc, #52]	; (8002214 <MX_ADC1_Init+0x98>)
 80021de:	f000 fc9f 	bl	8002b20 <HAL_ADC_Init>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d001      	beq.n	80021ec <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80021e8:	f000 f966 	bl	80024b8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80021ec:	2300      	movs	r3, #0
 80021ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80021f0:	2301      	movs	r3, #1
 80021f2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80021f4:	2300      	movs	r3, #0
 80021f6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021f8:	463b      	mov	r3, r7
 80021fa:	4619      	mov	r1, r3
 80021fc:	4805      	ldr	r0, [pc, #20]	; (8002214 <MX_ADC1_Init+0x98>)
 80021fe:	f000 ff6b 	bl	80030d8 <HAL_ADC_ConfigChannel>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d001      	beq.n	800220c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002208:	f000 f956 	bl	80024b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800220c:	bf00      	nop
 800220e:	3710      	adds	r7, #16
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	200041fc 	.word	0x200041fc
 8002218:	40012000 	.word	0x40012000
 800221c:	0f000001 	.word	0x0f000001

08002220 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002224:	4b17      	ldr	r3, [pc, #92]	; (8002284 <MX_SPI3_Init+0x64>)
 8002226:	4a18      	ldr	r2, [pc, #96]	; (8002288 <MX_SPI3_Init+0x68>)
 8002228:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800222a:	4b16      	ldr	r3, [pc, #88]	; (8002284 <MX_SPI3_Init+0x64>)
 800222c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002230:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002232:	4b14      	ldr	r3, [pc, #80]	; (8002284 <MX_SPI3_Init+0x64>)
 8002234:	2200      	movs	r2, #0
 8002236:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002238:	4b12      	ldr	r3, [pc, #72]	; (8002284 <MX_SPI3_Init+0x64>)
 800223a:	2200      	movs	r2, #0
 800223c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800223e:	4b11      	ldr	r3, [pc, #68]	; (8002284 <MX_SPI3_Init+0x64>)
 8002240:	2200      	movs	r2, #0
 8002242:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002244:	4b0f      	ldr	r3, [pc, #60]	; (8002284 <MX_SPI3_Init+0x64>)
 8002246:	2200      	movs	r2, #0
 8002248:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800224a:	4b0e      	ldr	r3, [pc, #56]	; (8002284 <MX_SPI3_Init+0x64>)
 800224c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002250:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002252:	4b0c      	ldr	r3, [pc, #48]	; (8002284 <MX_SPI3_Init+0x64>)
 8002254:	2200      	movs	r2, #0
 8002256:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002258:	4b0a      	ldr	r3, [pc, #40]	; (8002284 <MX_SPI3_Init+0x64>)
 800225a:	2200      	movs	r2, #0
 800225c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800225e:	4b09      	ldr	r3, [pc, #36]	; (8002284 <MX_SPI3_Init+0x64>)
 8002260:	2200      	movs	r2, #0
 8002262:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002264:	4b07      	ldr	r3, [pc, #28]	; (8002284 <MX_SPI3_Init+0x64>)
 8002266:	2200      	movs	r2, #0
 8002268:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800226a:	4b06      	ldr	r3, [pc, #24]	; (8002284 <MX_SPI3_Init+0x64>)
 800226c:	220a      	movs	r2, #10
 800226e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002270:	4804      	ldr	r0, [pc, #16]	; (8002284 <MX_SPI3_Init+0x64>)
 8002272:	f002 fd81 	bl	8004d78 <HAL_SPI_Init>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d001      	beq.n	8002280 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800227c:	f000 f91c 	bl	80024b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002280:	bf00      	nop
 8002282:	bd80      	pop	{r7, pc}
 8002284:	20004244 	.word	0x20004244
 8002288:	40003c00 	.word	0x40003c00

0800228c <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002290:	4b0e      	ldr	r3, [pc, #56]	; (80022cc <MX_TIM10_Init+0x40>)
 8002292:	4a0f      	ldr	r2, [pc, #60]	; (80022d0 <MX_TIM10_Init+0x44>)
 8002294:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8002296:	4b0d      	ldr	r3, [pc, #52]	; (80022cc <MX_TIM10_Init+0x40>)
 8002298:	2200      	movs	r2, #0
 800229a:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800229c:	4b0b      	ldr	r3, [pc, #44]	; (80022cc <MX_TIM10_Init+0x40>)
 800229e:	2200      	movs	r2, #0
 80022a0:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 80022a2:	4b0a      	ldr	r3, [pc, #40]	; (80022cc <MX_TIM10_Init+0x40>)
 80022a4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022a8:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022aa:	4b08      	ldr	r3, [pc, #32]	; (80022cc <MX_TIM10_Init+0x40>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022b0:	4b06      	ldr	r3, [pc, #24]	; (80022cc <MX_TIM10_Init+0x40>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80022b6:	4805      	ldr	r0, [pc, #20]	; (80022cc <MX_TIM10_Init+0x40>)
 80022b8:	f003 f93a 	bl	8005530 <HAL_TIM_Base_Init>
 80022bc:	4603      	mov	r3, r0
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d001      	beq.n	80022c6 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 80022c2:	f000 f8f9 	bl	80024b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 80022c6:	bf00      	nop
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	200042fc 	.word	0x200042fc
 80022d0:	40014400 	.word	0x40014400

080022d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022d8:	4b11      	ldr	r3, [pc, #68]	; (8002320 <MX_USART2_UART_Init+0x4c>)
 80022da:	4a12      	ldr	r2, [pc, #72]	; (8002324 <MX_USART2_UART_Init+0x50>)
 80022dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80022de:	4b10      	ldr	r3, [pc, #64]	; (8002320 <MX_USART2_UART_Init+0x4c>)
 80022e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80022e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022e6:	4b0e      	ldr	r3, [pc, #56]	; (8002320 <MX_USART2_UART_Init+0x4c>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022ec:	4b0c      	ldr	r3, [pc, #48]	; (8002320 <MX_USART2_UART_Init+0x4c>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022f2:	4b0b      	ldr	r3, [pc, #44]	; (8002320 <MX_USART2_UART_Init+0x4c>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022f8:	4b09      	ldr	r3, [pc, #36]	; (8002320 <MX_USART2_UART_Init+0x4c>)
 80022fa:	220c      	movs	r2, #12
 80022fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022fe:	4b08      	ldr	r3, [pc, #32]	; (8002320 <MX_USART2_UART_Init+0x4c>)
 8002300:	2200      	movs	r2, #0
 8002302:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002304:	4b06      	ldr	r3, [pc, #24]	; (8002320 <MX_USART2_UART_Init+0x4c>)
 8002306:	2200      	movs	r2, #0
 8002308:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800230a:	4805      	ldr	r0, [pc, #20]	; (8002320 <MX_USART2_UART_Init+0x4c>)
 800230c:	f003 fa68 	bl	80057e0 <HAL_UART_Init>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d001      	beq.n	800231a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002316:	f000 f8cf 	bl	80024b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800231a:	bf00      	nop
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	20004344 	.word	0x20004344
 8002324:	40004400 	.word	0x40004400

08002328 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800232e:	2300      	movs	r3, #0
 8002330:	607b      	str	r3, [r7, #4]
 8002332:	4b0c      	ldr	r3, [pc, #48]	; (8002364 <MX_DMA_Init+0x3c>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002336:	4a0b      	ldr	r2, [pc, #44]	; (8002364 <MX_DMA_Init+0x3c>)
 8002338:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800233c:	6313      	str	r3, [r2, #48]	; 0x30
 800233e:	4b09      	ldr	r3, [pc, #36]	; (8002364 <MX_DMA_Init+0x3c>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002342:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002346:	607b      	str	r3, [r7, #4]
 8002348:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 800234a:	2200      	movs	r2, #0
 800234c:	2100      	movs	r1, #0
 800234e:	202f      	movs	r0, #47	; 0x2f
 8002350:	f001 f9d5 	bl	80036fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8002354:	202f      	movs	r0, #47	; 0x2f
 8002356:	f001 f9ee 	bl	8003736 <HAL_NVIC_EnableIRQ>

}
 800235a:	bf00      	nop
 800235c:	3708      	adds	r7, #8
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	40023800 	.word	0x40023800

08002368 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b08a      	sub	sp, #40	; 0x28
 800236c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800236e:	f107 0314 	add.w	r3, r7, #20
 8002372:	2200      	movs	r2, #0
 8002374:	601a      	str	r2, [r3, #0]
 8002376:	605a      	str	r2, [r3, #4]
 8002378:	609a      	str	r2, [r3, #8]
 800237a:	60da      	str	r2, [r3, #12]
 800237c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800237e:	2300      	movs	r3, #0
 8002380:	613b      	str	r3, [r7, #16]
 8002382:	4b49      	ldr	r3, [pc, #292]	; (80024a8 <MX_GPIO_Init+0x140>)
 8002384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002386:	4a48      	ldr	r2, [pc, #288]	; (80024a8 <MX_GPIO_Init+0x140>)
 8002388:	f043 0304 	orr.w	r3, r3, #4
 800238c:	6313      	str	r3, [r2, #48]	; 0x30
 800238e:	4b46      	ldr	r3, [pc, #280]	; (80024a8 <MX_GPIO_Init+0x140>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002392:	f003 0304 	and.w	r3, r3, #4
 8002396:	613b      	str	r3, [r7, #16]
 8002398:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800239a:	2300      	movs	r3, #0
 800239c:	60fb      	str	r3, [r7, #12]
 800239e:	4b42      	ldr	r3, [pc, #264]	; (80024a8 <MX_GPIO_Init+0x140>)
 80023a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a2:	4a41      	ldr	r2, [pc, #260]	; (80024a8 <MX_GPIO_Init+0x140>)
 80023a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023a8:	6313      	str	r3, [r2, #48]	; 0x30
 80023aa:	4b3f      	ldr	r3, [pc, #252]	; (80024a8 <MX_GPIO_Init+0x140>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023b2:	60fb      	str	r3, [r7, #12]
 80023b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023b6:	2300      	movs	r3, #0
 80023b8:	60bb      	str	r3, [r7, #8]
 80023ba:	4b3b      	ldr	r3, [pc, #236]	; (80024a8 <MX_GPIO_Init+0x140>)
 80023bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023be:	4a3a      	ldr	r2, [pc, #232]	; (80024a8 <MX_GPIO_Init+0x140>)
 80023c0:	f043 0301 	orr.w	r3, r3, #1
 80023c4:	6313      	str	r3, [r2, #48]	; 0x30
 80023c6:	4b38      	ldr	r3, [pc, #224]	; (80024a8 <MX_GPIO_Init+0x140>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ca:	f003 0301 	and.w	r3, r3, #1
 80023ce:	60bb      	str	r3, [r7, #8]
 80023d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023d2:	2300      	movs	r3, #0
 80023d4:	607b      	str	r3, [r7, #4]
 80023d6:	4b34      	ldr	r3, [pc, #208]	; (80024a8 <MX_GPIO_Init+0x140>)
 80023d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023da:	4a33      	ldr	r2, [pc, #204]	; (80024a8 <MX_GPIO_Init+0x140>)
 80023dc:	f043 0302 	orr.w	r3, r3, #2
 80023e0:	6313      	str	r3, [r2, #48]	; 0x30
 80023e2:	4b31      	ldr	r3, [pc, #196]	; (80024a8 <MX_GPIO_Init+0x140>)
 80023e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	607b      	str	r3, [r7, #4]
 80023ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|A2m_Pin|A2p_Pin, GPIO_PIN_RESET);
 80023ee:	2200      	movs	r2, #0
 80023f0:	f249 0120 	movw	r1, #36896	; 0x9020
 80023f4:	482d      	ldr	r0, [pc, #180]	; (80024ac <MX_GPIO_Init+0x144>)
 80023f6:	f001 febd 	bl	8004174 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, B1m_Pin|B1p_Pin|Test_pin_Pin|Test2_Pin, GPIO_PIN_RESET);
 80023fa:	2200      	movs	r2, #0
 80023fc:	213c      	movs	r1, #60	; 0x3c
 80023fe:	482c      	ldr	r0, [pc, #176]	; (80024b0 <MX_GPIO_Init+0x148>)
 8002400:	f001 feb8 	bl	8004174 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS_Pin|DC_Pin, GPIO_PIN_RESET);
 8002404:	2200      	movs	r2, #0
 8002406:	f44f 7140 	mov.w	r1, #768	; 0x300
 800240a:	482a      	ldr	r0, [pc, #168]	; (80024b4 <MX_GPIO_Init+0x14c>)
 800240c:	f001 feb2 	bl	8004174 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002410:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002414:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002416:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800241a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241c:	2300      	movs	r3, #0
 800241e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002420:	f107 0314 	add.w	r3, r7, #20
 8002424:	4619      	mov	r1, r3
 8002426:	4823      	ldr	r0, [pc, #140]	; (80024b4 <MX_GPIO_Init+0x14c>)
 8002428:	f001 fd10 	bl	8003e4c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin A2m_Pin A2p_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|A2m_Pin|A2p_Pin;
 800242c:	f249 0320 	movw	r3, #36896	; 0x9020
 8002430:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002432:	2301      	movs	r3, #1
 8002434:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002436:	2300      	movs	r3, #0
 8002438:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800243a:	2300      	movs	r3, #0
 800243c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800243e:	f107 0314 	add.w	r3, r7, #20
 8002442:	4619      	mov	r1, r3
 8002444:	4819      	ldr	r0, [pc, #100]	; (80024ac <MX_GPIO_Init+0x144>)
 8002446:	f001 fd01 	bl	8003e4c <HAL_GPIO_Init>

  /*Configure GPIO pins : B1m_Pin B1p_Pin Test_pin_Pin Test2_Pin */
  GPIO_InitStruct.Pin = B1m_Pin|B1p_Pin|Test_pin_Pin|Test2_Pin;
 800244a:	233c      	movs	r3, #60	; 0x3c
 800244c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800244e:	2301      	movs	r3, #1
 8002450:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002452:	2300      	movs	r3, #0
 8002454:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002456:	2300      	movs	r3, #0
 8002458:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800245a:	f107 0314 	add.w	r3, r7, #20
 800245e:	4619      	mov	r1, r3
 8002460:	4813      	ldr	r0, [pc, #76]	; (80024b0 <MX_GPIO_Init+0x148>)
 8002462:	f001 fcf3 	bl	8003e4c <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 8002466:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800246a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800246c:	2300      	movs	r3, #0
 800246e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002470:	2301      	movs	r3, #1
 8002472:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 8002474:	f107 0314 	add.w	r3, r7, #20
 8002478:	4619      	mov	r1, r3
 800247a:	480d      	ldr	r0, [pc, #52]	; (80024b0 <MX_GPIO_Init+0x148>)
 800247c:	f001 fce6 	bl	8003e4c <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin DC_Pin */
  GPIO_InitStruct.Pin = CS_Pin|DC_Pin;
 8002480:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002484:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002486:	2301      	movs	r3, #1
 8002488:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248a:	2300      	movs	r3, #0
 800248c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800248e:	2303      	movs	r3, #3
 8002490:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002492:	f107 0314 	add.w	r3, r7, #20
 8002496:	4619      	mov	r1, r3
 8002498:	4806      	ldr	r0, [pc, #24]	; (80024b4 <MX_GPIO_Init+0x14c>)
 800249a:	f001 fcd7 	bl	8003e4c <HAL_GPIO_Init>

}
 800249e:	bf00      	nop
 80024a0:	3728      	adds	r7, #40	; 0x28
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	40023800 	.word	0x40023800
 80024ac:	40020000 	.word	0x40020000
 80024b0:	40020400 	.word	0x40020400
 80024b4:	40020800 	.word	0x40020800

080024b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024bc:	b672      	cpsid	i
}
 80024be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024c0:	e7fe      	b.n	80024c0 <Error_Handler+0x8>
	...

080024c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024ca:	2300      	movs	r3, #0
 80024cc:	607b      	str	r3, [r7, #4]
 80024ce:	4b10      	ldr	r3, [pc, #64]	; (8002510 <HAL_MspInit+0x4c>)
 80024d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024d2:	4a0f      	ldr	r2, [pc, #60]	; (8002510 <HAL_MspInit+0x4c>)
 80024d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024d8:	6453      	str	r3, [r2, #68]	; 0x44
 80024da:	4b0d      	ldr	r3, [pc, #52]	; (8002510 <HAL_MspInit+0x4c>)
 80024dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024e2:	607b      	str	r3, [r7, #4]
 80024e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024e6:	2300      	movs	r3, #0
 80024e8:	603b      	str	r3, [r7, #0]
 80024ea:	4b09      	ldr	r3, [pc, #36]	; (8002510 <HAL_MspInit+0x4c>)
 80024ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ee:	4a08      	ldr	r2, [pc, #32]	; (8002510 <HAL_MspInit+0x4c>)
 80024f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024f4:	6413      	str	r3, [r2, #64]	; 0x40
 80024f6:	4b06      	ldr	r3, [pc, #24]	; (8002510 <HAL_MspInit+0x4c>)
 80024f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024fe:	603b      	str	r3, [r7, #0]
 8002500:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002502:	2007      	movs	r0, #7
 8002504:	f001 f8f0 	bl	80036e8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002508:	bf00      	nop
 800250a:	3708      	adds	r7, #8
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	40023800 	.word	0x40023800

08002514 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b08a      	sub	sp, #40	; 0x28
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800251c:	f107 0314 	add.w	r3, r7, #20
 8002520:	2200      	movs	r2, #0
 8002522:	601a      	str	r2, [r3, #0]
 8002524:	605a      	str	r2, [r3, #4]
 8002526:	609a      	str	r2, [r3, #8]
 8002528:	60da      	str	r2, [r3, #12]
 800252a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a1b      	ldr	r2, [pc, #108]	; (80025a0 <HAL_ADC_MspInit+0x8c>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d12f      	bne.n	8002596 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002536:	2300      	movs	r3, #0
 8002538:	613b      	str	r3, [r7, #16]
 800253a:	4b1a      	ldr	r3, [pc, #104]	; (80025a4 <HAL_ADC_MspInit+0x90>)
 800253c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800253e:	4a19      	ldr	r2, [pc, #100]	; (80025a4 <HAL_ADC_MspInit+0x90>)
 8002540:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002544:	6453      	str	r3, [r2, #68]	; 0x44
 8002546:	4b17      	ldr	r3, [pc, #92]	; (80025a4 <HAL_ADC_MspInit+0x90>)
 8002548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800254a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800254e:	613b      	str	r3, [r7, #16]
 8002550:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002552:	2300      	movs	r3, #0
 8002554:	60fb      	str	r3, [r7, #12]
 8002556:	4b13      	ldr	r3, [pc, #76]	; (80025a4 <HAL_ADC_MspInit+0x90>)
 8002558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255a:	4a12      	ldr	r2, [pc, #72]	; (80025a4 <HAL_ADC_MspInit+0x90>)
 800255c:	f043 0301 	orr.w	r3, r3, #1
 8002560:	6313      	str	r3, [r2, #48]	; 0x30
 8002562:	4b10      	ldr	r3, [pc, #64]	; (80025a4 <HAL_ADC_MspInit+0x90>)
 8002564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002566:	f003 0301 	and.w	r3, r3, #1
 800256a:	60fb      	str	r3, [r7, #12]
 800256c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800256e:	2301      	movs	r3, #1
 8002570:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002572:	2303      	movs	r3, #3
 8002574:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002576:	2300      	movs	r3, #0
 8002578:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800257a:	f107 0314 	add.w	r3, r7, #20
 800257e:	4619      	mov	r1, r3
 8002580:	4809      	ldr	r0, [pc, #36]	; (80025a8 <HAL_ADC_MspInit+0x94>)
 8002582:	f001 fc63 	bl	8003e4c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002586:	2200      	movs	r2, #0
 8002588:	2100      	movs	r1, #0
 800258a:	2012      	movs	r0, #18
 800258c:	f001 f8b7 	bl	80036fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002590:	2012      	movs	r0, #18
 8002592:	f001 f8d0 	bl	8003736 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002596:	bf00      	nop
 8002598:	3728      	adds	r7, #40	; 0x28
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	40012000 	.word	0x40012000
 80025a4:	40023800 	.word	0x40023800
 80025a8:	40020000 	.word	0x40020000

080025ac <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b08a      	sub	sp, #40	; 0x28
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025b4:	f107 0314 	add.w	r3, r7, #20
 80025b8:	2200      	movs	r2, #0
 80025ba:	601a      	str	r2, [r3, #0]
 80025bc:	605a      	str	r2, [r3, #4]
 80025be:	609a      	str	r2, [r3, #8]
 80025c0:	60da      	str	r2, [r3, #12]
 80025c2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a30      	ldr	r2, [pc, #192]	; (800268c <HAL_SPI_MspInit+0xe0>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d159      	bne.n	8002682 <HAL_SPI_MspInit+0xd6>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80025ce:	2300      	movs	r3, #0
 80025d0:	613b      	str	r3, [r7, #16]
 80025d2:	4b2f      	ldr	r3, [pc, #188]	; (8002690 <HAL_SPI_MspInit+0xe4>)
 80025d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d6:	4a2e      	ldr	r2, [pc, #184]	; (8002690 <HAL_SPI_MspInit+0xe4>)
 80025d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025dc:	6413      	str	r3, [r2, #64]	; 0x40
 80025de:	4b2c      	ldr	r3, [pc, #176]	; (8002690 <HAL_SPI_MspInit+0xe4>)
 80025e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80025e6:	613b      	str	r3, [r7, #16]
 80025e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025ea:	2300      	movs	r3, #0
 80025ec:	60fb      	str	r3, [r7, #12]
 80025ee:	4b28      	ldr	r3, [pc, #160]	; (8002690 <HAL_SPI_MspInit+0xe4>)
 80025f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f2:	4a27      	ldr	r2, [pc, #156]	; (8002690 <HAL_SPI_MspInit+0xe4>)
 80025f4:	f043 0304 	orr.w	r3, r3, #4
 80025f8:	6313      	str	r3, [r2, #48]	; 0x30
 80025fa:	4b25      	ldr	r3, [pc, #148]	; (8002690 <HAL_SPI_MspInit+0xe4>)
 80025fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fe:	f003 0304 	and.w	r3, r3, #4
 8002602:	60fb      	str	r3, [r7, #12]
 8002604:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002606:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800260a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800260c:	2302      	movs	r3, #2
 800260e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002610:	2300      	movs	r3, #0
 8002612:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002614:	2303      	movs	r3, #3
 8002616:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002618:	2306      	movs	r3, #6
 800261a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800261c:	f107 0314 	add.w	r3, r7, #20
 8002620:	4619      	mov	r1, r3
 8002622:	481c      	ldr	r0, [pc, #112]	; (8002694 <HAL_SPI_MspInit+0xe8>)
 8002624:	f001 fc12 	bl	8003e4c <HAL_GPIO_Init>

    /* SPI3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream7;
 8002628:	4b1b      	ldr	r3, [pc, #108]	; (8002698 <HAL_SPI_MspInit+0xec>)
 800262a:	4a1c      	ldr	r2, [pc, #112]	; (800269c <HAL_SPI_MspInit+0xf0>)
 800262c:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 800262e:	4b1a      	ldr	r3, [pc, #104]	; (8002698 <HAL_SPI_MspInit+0xec>)
 8002630:	2200      	movs	r2, #0
 8002632:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002634:	4b18      	ldr	r3, [pc, #96]	; (8002698 <HAL_SPI_MspInit+0xec>)
 8002636:	2240      	movs	r2, #64	; 0x40
 8002638:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800263a:	4b17      	ldr	r3, [pc, #92]	; (8002698 <HAL_SPI_MspInit+0xec>)
 800263c:	2200      	movs	r2, #0
 800263e:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002640:	4b15      	ldr	r3, [pc, #84]	; (8002698 <HAL_SPI_MspInit+0xec>)
 8002642:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002646:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002648:	4b13      	ldr	r3, [pc, #76]	; (8002698 <HAL_SPI_MspInit+0xec>)
 800264a:	2200      	movs	r2, #0
 800264c:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800264e:	4b12      	ldr	r3, [pc, #72]	; (8002698 <HAL_SPI_MspInit+0xec>)
 8002650:	2200      	movs	r2, #0
 8002652:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8002654:	4b10      	ldr	r3, [pc, #64]	; (8002698 <HAL_SPI_MspInit+0xec>)
 8002656:	2200      	movs	r2, #0
 8002658:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800265a:	4b0f      	ldr	r3, [pc, #60]	; (8002698 <HAL_SPI_MspInit+0xec>)
 800265c:	2200      	movs	r2, #0
 800265e:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002660:	4b0d      	ldr	r3, [pc, #52]	; (8002698 <HAL_SPI_MspInit+0xec>)
 8002662:	2200      	movs	r2, #0
 8002664:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8002666:	480c      	ldr	r0, [pc, #48]	; (8002698 <HAL_SPI_MspInit+0xec>)
 8002668:	f001 f880 	bl	800376c <HAL_DMA_Init>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d001      	beq.n	8002676 <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 8002672:	f7ff ff21 	bl	80024b8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	4a07      	ldr	r2, [pc, #28]	; (8002698 <HAL_SPI_MspInit+0xec>)
 800267a:	649a      	str	r2, [r3, #72]	; 0x48
 800267c:	4a06      	ldr	r2, [pc, #24]	; (8002698 <HAL_SPI_MspInit+0xec>)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002682:	bf00      	nop
 8002684:	3728      	adds	r7, #40	; 0x28
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	40003c00 	.word	0x40003c00
 8002690:	40023800 	.word	0x40023800
 8002694:	40020800 	.word	0x40020800
 8002698:	2000429c 	.word	0x2000429c
 800269c:	400260b8 	.word	0x400260b8

080026a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b085      	sub	sp, #20
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a0b      	ldr	r2, [pc, #44]	; (80026dc <HAL_TIM_Base_MspInit+0x3c>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d10d      	bne.n	80026ce <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 80026b2:	2300      	movs	r3, #0
 80026b4:	60fb      	str	r3, [r7, #12]
 80026b6:	4b0a      	ldr	r3, [pc, #40]	; (80026e0 <HAL_TIM_Base_MspInit+0x40>)
 80026b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ba:	4a09      	ldr	r2, [pc, #36]	; (80026e0 <HAL_TIM_Base_MspInit+0x40>)
 80026bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026c0:	6453      	str	r3, [r2, #68]	; 0x44
 80026c2:	4b07      	ldr	r3, [pc, #28]	; (80026e0 <HAL_TIM_Base_MspInit+0x40>)
 80026c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ca:	60fb      	str	r3, [r7, #12]
 80026cc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 80026ce:	bf00      	nop
 80026d0:	3714      	adds	r7, #20
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	40014400 	.word	0x40014400
 80026e0:	40023800 	.word	0x40023800

080026e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b08a      	sub	sp, #40	; 0x28
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ec:	f107 0314 	add.w	r3, r7, #20
 80026f0:	2200      	movs	r2, #0
 80026f2:	601a      	str	r2, [r3, #0]
 80026f4:	605a      	str	r2, [r3, #4]
 80026f6:	609a      	str	r2, [r3, #8]
 80026f8:	60da      	str	r2, [r3, #12]
 80026fa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a19      	ldr	r2, [pc, #100]	; (8002768 <HAL_UART_MspInit+0x84>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d12b      	bne.n	800275e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002706:	2300      	movs	r3, #0
 8002708:	613b      	str	r3, [r7, #16]
 800270a:	4b18      	ldr	r3, [pc, #96]	; (800276c <HAL_UART_MspInit+0x88>)
 800270c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270e:	4a17      	ldr	r2, [pc, #92]	; (800276c <HAL_UART_MspInit+0x88>)
 8002710:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002714:	6413      	str	r3, [r2, #64]	; 0x40
 8002716:	4b15      	ldr	r3, [pc, #84]	; (800276c <HAL_UART_MspInit+0x88>)
 8002718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800271e:	613b      	str	r3, [r7, #16]
 8002720:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002722:	2300      	movs	r3, #0
 8002724:	60fb      	str	r3, [r7, #12]
 8002726:	4b11      	ldr	r3, [pc, #68]	; (800276c <HAL_UART_MspInit+0x88>)
 8002728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800272a:	4a10      	ldr	r2, [pc, #64]	; (800276c <HAL_UART_MspInit+0x88>)
 800272c:	f043 0301 	orr.w	r3, r3, #1
 8002730:	6313      	str	r3, [r2, #48]	; 0x30
 8002732:	4b0e      	ldr	r3, [pc, #56]	; (800276c <HAL_UART_MspInit+0x88>)
 8002734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002736:	f003 0301 	and.w	r3, r3, #1
 800273a:	60fb      	str	r3, [r7, #12]
 800273c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800273e:	230c      	movs	r3, #12
 8002740:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002742:	2302      	movs	r3, #2
 8002744:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002746:	2300      	movs	r3, #0
 8002748:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800274a:	2303      	movs	r3, #3
 800274c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800274e:	2307      	movs	r3, #7
 8002750:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002752:	f107 0314 	add.w	r3, r7, #20
 8002756:	4619      	mov	r1, r3
 8002758:	4805      	ldr	r0, [pc, #20]	; (8002770 <HAL_UART_MspInit+0x8c>)
 800275a:	f001 fb77 	bl	8003e4c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800275e:	bf00      	nop
 8002760:	3728      	adds	r7, #40	; 0x28
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	40004400 	.word	0x40004400
 800276c:	40023800 	.word	0x40023800
 8002770:	40020000 	.word	0x40020000

08002774 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002778:	e7fe      	b.n	8002778 <NMI_Handler+0x4>

0800277a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800277a:	b480      	push	{r7}
 800277c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800277e:	e7fe      	b.n	800277e <HardFault_Handler+0x4>

08002780 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002784:	e7fe      	b.n	8002784 <MemManage_Handler+0x4>

08002786 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002786:	b480      	push	{r7}
 8002788:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800278a:	e7fe      	b.n	800278a <BusFault_Handler+0x4>

0800278c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002790:	e7fe      	b.n	8002790 <UsageFault_Handler+0x4>

08002792 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002792:	b480      	push	{r7}
 8002794:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002796:	bf00      	nop
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr

080027a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027a4:	bf00      	nop
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr

080027ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027ae:	b480      	push	{r7}
 80027b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027b2:	bf00      	nop
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr

080027bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027c0:	f000 f96a 	bl	8002a98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027c4:	bf00      	nop
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80027cc:	4802      	ldr	r0, [pc, #8]	; (80027d8 <ADC_IRQHandler+0x10>)
 80027ce:	f000 fb48 	bl	8002e62 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80027d2:	bf00      	nop
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	200041fc 	.word	0x200041fc

080027dc <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80027e0:	4802      	ldr	r0, [pc, #8]	; (80027ec <DMA1_Stream7_IRQHandler+0x10>)
 80027e2:	f001 f8c9 	bl	8003978 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 80027e6:	bf00      	nop
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	2000429c 	.word	0x2000429c

080027f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
	return 1;
 80027f4:	2301      	movs	r3, #1
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr

08002800 <_kill>:

int _kill(int pid, int sig)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
 8002808:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800280a:	f004 f89b 	bl	8006944 <__errno>
 800280e:	4603      	mov	r3, r0
 8002810:	2216      	movs	r2, #22
 8002812:	601a      	str	r2, [r3, #0]
	return -1;
 8002814:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002818:	4618      	mov	r0, r3
 800281a:	3708      	adds	r7, #8
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}

08002820 <_exit>:

void _exit (int status)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002828:	f04f 31ff 	mov.w	r1, #4294967295
 800282c:	6878      	ldr	r0, [r7, #4]
 800282e:	f7ff ffe7 	bl	8002800 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002832:	e7fe      	b.n	8002832 <_exit+0x12>

08002834 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b086      	sub	sp, #24
 8002838:	af00      	add	r7, sp, #0
 800283a:	60f8      	str	r0, [r7, #12]
 800283c:	60b9      	str	r1, [r7, #8]
 800283e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002840:	2300      	movs	r3, #0
 8002842:	617b      	str	r3, [r7, #20]
 8002844:	e00a      	b.n	800285c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002846:	f3af 8000 	nop.w
 800284a:	4601      	mov	r1, r0
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	1c5a      	adds	r2, r3, #1
 8002850:	60ba      	str	r2, [r7, #8]
 8002852:	b2ca      	uxtb	r2, r1
 8002854:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	3301      	adds	r3, #1
 800285a:	617b      	str	r3, [r7, #20]
 800285c:	697a      	ldr	r2, [r7, #20]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	429a      	cmp	r2, r3
 8002862:	dbf0      	blt.n	8002846 <_read+0x12>
	}

return len;
 8002864:	687b      	ldr	r3, [r7, #4]
}
 8002866:	4618      	mov	r0, r3
 8002868:	3718      	adds	r7, #24
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}

0800286e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800286e:	b580      	push	{r7, lr}
 8002870:	b086      	sub	sp, #24
 8002872:	af00      	add	r7, sp, #0
 8002874:	60f8      	str	r0, [r7, #12]
 8002876:	60b9      	str	r1, [r7, #8]
 8002878:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800287a:	2300      	movs	r3, #0
 800287c:	617b      	str	r3, [r7, #20]
 800287e:	e009      	b.n	8002894 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	1c5a      	adds	r2, r3, #1
 8002884:	60ba      	str	r2, [r7, #8]
 8002886:	781b      	ldrb	r3, [r3, #0]
 8002888:	4618      	mov	r0, r3
 800288a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	3301      	adds	r3, #1
 8002892:	617b      	str	r3, [r7, #20]
 8002894:	697a      	ldr	r2, [r7, #20]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	429a      	cmp	r2, r3
 800289a:	dbf1      	blt.n	8002880 <_write+0x12>
	}
	return len;
 800289c:	687b      	ldr	r3, [r7, #4]
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3718      	adds	r7, #24
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}

080028a6 <_close>:

int _close(int file)
{
 80028a6:	b480      	push	{r7}
 80028a8:	b083      	sub	sp, #12
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	6078      	str	r0, [r7, #4]
	return -1;
 80028ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	370c      	adds	r7, #12
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr

080028be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80028be:	b480      	push	{r7}
 80028c0:	b083      	sub	sp, #12
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	6078      	str	r0, [r7, #4]
 80028c6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80028ce:	605a      	str	r2, [r3, #4]
	return 0;
 80028d0:	2300      	movs	r3, #0
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	370c      	adds	r7, #12
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr

080028de <_isatty>:

int _isatty(int file)
{
 80028de:	b480      	push	{r7}
 80028e0:	b083      	sub	sp, #12
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	6078      	str	r0, [r7, #4]
	return 1;
 80028e6:	2301      	movs	r3, #1
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	370c      	adds	r7, #12
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr

080028f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b085      	sub	sp, #20
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	60f8      	str	r0, [r7, #12]
 80028fc:	60b9      	str	r1, [r7, #8]
 80028fe:	607a      	str	r2, [r7, #4]
	return 0;
 8002900:	2300      	movs	r3, #0
}
 8002902:	4618      	mov	r0, r3
 8002904:	3714      	adds	r7, #20
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr
	...

08002910 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b086      	sub	sp, #24
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002918:	4a14      	ldr	r2, [pc, #80]	; (800296c <_sbrk+0x5c>)
 800291a:	4b15      	ldr	r3, [pc, #84]	; (8002970 <_sbrk+0x60>)
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002924:	4b13      	ldr	r3, [pc, #76]	; (8002974 <_sbrk+0x64>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d102      	bne.n	8002932 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800292c:	4b11      	ldr	r3, [pc, #68]	; (8002974 <_sbrk+0x64>)
 800292e:	4a12      	ldr	r2, [pc, #72]	; (8002978 <_sbrk+0x68>)
 8002930:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002932:	4b10      	ldr	r3, [pc, #64]	; (8002974 <_sbrk+0x64>)
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4413      	add	r3, r2
 800293a:	693a      	ldr	r2, [r7, #16]
 800293c:	429a      	cmp	r2, r3
 800293e:	d207      	bcs.n	8002950 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002940:	f004 f800 	bl	8006944 <__errno>
 8002944:	4603      	mov	r3, r0
 8002946:	220c      	movs	r2, #12
 8002948:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800294a:	f04f 33ff 	mov.w	r3, #4294967295
 800294e:	e009      	b.n	8002964 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002950:	4b08      	ldr	r3, [pc, #32]	; (8002974 <_sbrk+0x64>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002956:	4b07      	ldr	r3, [pc, #28]	; (8002974 <_sbrk+0x64>)
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	4413      	add	r3, r2
 800295e:	4a05      	ldr	r2, [pc, #20]	; (8002974 <_sbrk+0x64>)
 8002960:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002962:	68fb      	ldr	r3, [r7, #12]
}
 8002964:	4618      	mov	r0, r3
 8002966:	3718      	adds	r7, #24
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	20020000 	.word	0x20020000
 8002970:	00000400 	.word	0x00000400
 8002974:	2000438c 	.word	0x2000438c
 8002978:	200044e0 	.word	0x200044e0

0800297c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800297c:	b480      	push	{r7}
 800297e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002980:	4b06      	ldr	r3, [pc, #24]	; (800299c <SystemInit+0x20>)
 8002982:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002986:	4a05      	ldr	r2, [pc, #20]	; (800299c <SystemInit+0x20>)
 8002988:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800298c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002990:	bf00      	nop
 8002992:	46bd      	mov	sp, r7
 8002994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002998:	4770      	bx	lr
 800299a:	bf00      	nop
 800299c:	e000ed00 	.word	0xe000ed00

080029a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80029a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80029d8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80029a4:	480d      	ldr	r0, [pc, #52]	; (80029dc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80029a6:	490e      	ldr	r1, [pc, #56]	; (80029e0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80029a8:	4a0e      	ldr	r2, [pc, #56]	; (80029e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80029aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029ac:	e002      	b.n	80029b4 <LoopCopyDataInit>

080029ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029b2:	3304      	adds	r3, #4

080029b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029b8:	d3f9      	bcc.n	80029ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029ba:	4a0b      	ldr	r2, [pc, #44]	; (80029e8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80029bc:	4c0b      	ldr	r4, [pc, #44]	; (80029ec <LoopFillZerobss+0x26>)
  movs r3, #0
 80029be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029c0:	e001      	b.n	80029c6 <LoopFillZerobss>

080029c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029c4:	3204      	adds	r2, #4

080029c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029c8:	d3fb      	bcc.n	80029c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80029ca:	f7ff ffd7 	bl	800297c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80029ce:	f003 ffbf 	bl	8006950 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80029d2:	f7ff fa79 	bl	8001ec8 <main>
  bx  lr    
 80029d6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80029d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80029dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029e0:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80029e4:	0800aaec 	.word	0x0800aaec
  ldr r2, =_sbss
 80029e8:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80029ec:	200044e0 	.word	0x200044e0

080029f0 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029f0:	e7fe      	b.n	80029f0 <CAN1_RX0_IRQHandler>
	...

080029f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80029f8:	4b0e      	ldr	r3, [pc, #56]	; (8002a34 <HAL_Init+0x40>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a0d      	ldr	r2, [pc, #52]	; (8002a34 <HAL_Init+0x40>)
 80029fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a02:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a04:	4b0b      	ldr	r3, [pc, #44]	; (8002a34 <HAL_Init+0x40>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a0a      	ldr	r2, [pc, #40]	; (8002a34 <HAL_Init+0x40>)
 8002a0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a0e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a10:	4b08      	ldr	r3, [pc, #32]	; (8002a34 <HAL_Init+0x40>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a07      	ldr	r2, [pc, #28]	; (8002a34 <HAL_Init+0x40>)
 8002a16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a1c:	2003      	movs	r0, #3
 8002a1e:	f000 fe63 	bl	80036e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a22:	2000      	movs	r0, #0
 8002a24:	f000 f808 	bl	8002a38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a28:	f7ff fd4c 	bl	80024c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a2c:	2300      	movs	r3, #0
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	40023c00 	.word	0x40023c00

08002a38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a40:	4b12      	ldr	r3, [pc, #72]	; (8002a8c <HAL_InitTick+0x54>)
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	4b12      	ldr	r3, [pc, #72]	; (8002a90 <HAL_InitTick+0x58>)
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	4619      	mov	r1, r3
 8002a4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a52:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a56:	4618      	mov	r0, r3
 8002a58:	f000 fe7b 	bl	8003752 <HAL_SYSTICK_Config>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d001      	beq.n	8002a66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e00e      	b.n	8002a84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2b0f      	cmp	r3, #15
 8002a6a:	d80a      	bhi.n	8002a82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	6879      	ldr	r1, [r7, #4]
 8002a70:	f04f 30ff 	mov.w	r0, #4294967295
 8002a74:	f000 fe43 	bl	80036fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a78:	4a06      	ldr	r2, [pc, #24]	; (8002a94 <HAL_InitTick+0x5c>)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	e000      	b.n	8002a84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3708      	adds	r7, #8
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	20000008 	.word	0x20000008
 8002a90:	20000010 	.word	0x20000010
 8002a94:	2000000c 	.word	0x2000000c

08002a98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a9c:	4b06      	ldr	r3, [pc, #24]	; (8002ab8 <HAL_IncTick+0x20>)
 8002a9e:	781b      	ldrb	r3, [r3, #0]
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	4b06      	ldr	r3, [pc, #24]	; (8002abc <HAL_IncTick+0x24>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4413      	add	r3, r2
 8002aa8:	4a04      	ldr	r2, [pc, #16]	; (8002abc <HAL_IncTick+0x24>)
 8002aaa:	6013      	str	r3, [r2, #0]
}
 8002aac:	bf00      	nop
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	20000010 	.word	0x20000010
 8002abc:	20004390 	.word	0x20004390

08002ac0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
  return uwTick;
 8002ac4:	4b03      	ldr	r3, [pc, #12]	; (8002ad4 <HAL_GetTick+0x14>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	20004390 	.word	0x20004390

08002ad8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ae0:	f7ff ffee 	bl	8002ac0 <HAL_GetTick>
 8002ae4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002af0:	d005      	beq.n	8002afe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002af2:	4b0a      	ldr	r3, [pc, #40]	; (8002b1c <HAL_Delay+0x44>)
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	461a      	mov	r2, r3
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	4413      	add	r3, r2
 8002afc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002afe:	bf00      	nop
 8002b00:	f7ff ffde 	bl	8002ac0 <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	68fa      	ldr	r2, [r7, #12]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d8f7      	bhi.n	8002b00 <HAL_Delay+0x28>
  {
  }
}
 8002b10:	bf00      	nop
 8002b12:	bf00      	nop
 8002b14:	3710      	adds	r7, #16
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}
 8002b1a:	bf00      	nop
 8002b1c:	20000010 	.word	0x20000010

08002b20 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d101      	bne.n	8002b36 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e033      	b.n	8002b9e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d109      	bne.n	8002b52 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b3e:	6878      	ldr	r0, [r7, #4]
 8002b40:	f7ff fce8 	bl	8002514 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2200      	movs	r2, #0
 8002b48:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b56:	f003 0310 	and.w	r3, r3, #16
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d118      	bne.n	8002b90 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b62:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002b66:	f023 0302 	bic.w	r3, r3, #2
 8002b6a:	f043 0202 	orr.w	r2, r3, #2
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	f000 fbe2 	bl	800333c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b82:	f023 0303 	bic.w	r3, r3, #3
 8002b86:	f043 0201 	orr.w	r2, r3, #1
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	641a      	str	r2, [r3, #64]	; 0x40
 8002b8e:	e001      	b.n	8002b94 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2200      	movs	r2, #0
 8002b98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002b9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3710      	adds	r7, #16
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
	...

08002ba8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b085      	sub	sp, #20
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d101      	bne.n	8002bc2 <HAL_ADC_Start+0x1a>
 8002bbe:	2302      	movs	r3, #2
 8002bc0:	e0b2      	b.n	8002d28 <HAL_ADC_Start+0x180>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	f003 0301 	and.w	r3, r3, #1
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d018      	beq.n	8002c0a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	689a      	ldr	r2, [r3, #8]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f042 0201 	orr.w	r2, r2, #1
 8002be6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002be8:	4b52      	ldr	r3, [pc, #328]	; (8002d34 <HAL_ADC_Start+0x18c>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a52      	ldr	r2, [pc, #328]	; (8002d38 <HAL_ADC_Start+0x190>)
 8002bee:	fba2 2303 	umull	r2, r3, r2, r3
 8002bf2:	0c9a      	lsrs	r2, r3, #18
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	005b      	lsls	r3, r3, #1
 8002bf8:	4413      	add	r3, r2
 8002bfa:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002bfc:	e002      	b.n	8002c04 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	3b01      	subs	r3, #1
 8002c02:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d1f9      	bne.n	8002bfe <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	f003 0301 	and.w	r3, r3, #1
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d17a      	bne.n	8002d0e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002c20:	f023 0301 	bic.w	r3, r3, #1
 8002c24:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d007      	beq.n	8002c4a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002c42:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c56:	d106      	bne.n	8002c66 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c5c:	f023 0206 	bic.w	r2, r3, #6
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	645a      	str	r2, [r3, #68]	; 0x44
 8002c64:	e002      	b.n	8002c6c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c74:	4b31      	ldr	r3, [pc, #196]	; (8002d3c <HAL_ADC_Start+0x194>)
 8002c76:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002c80:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	f003 031f 	and.w	r3, r3, #31
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d12a      	bne.n	8002ce4 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a2b      	ldr	r2, [pc, #172]	; (8002d40 <HAL_ADC_Start+0x198>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d015      	beq.n	8002cc4 <HAL_ADC_Start+0x11c>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a29      	ldr	r2, [pc, #164]	; (8002d44 <HAL_ADC_Start+0x19c>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d105      	bne.n	8002cae <HAL_ADC_Start+0x106>
 8002ca2:	4b26      	ldr	r3, [pc, #152]	; (8002d3c <HAL_ADC_Start+0x194>)
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	f003 031f 	and.w	r3, r3, #31
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d00a      	beq.n	8002cc4 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a25      	ldr	r2, [pc, #148]	; (8002d48 <HAL_ADC_Start+0x1a0>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d136      	bne.n	8002d26 <HAL_ADC_Start+0x17e>
 8002cb8:	4b20      	ldr	r3, [pc, #128]	; (8002d3c <HAL_ADC_Start+0x194>)
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f003 0310 	and.w	r3, r3, #16
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d130      	bne.n	8002d26 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d129      	bne.n	8002d26 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	689a      	ldr	r2, [r3, #8]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002ce0:	609a      	str	r2, [r3, #8]
 8002ce2:	e020      	b.n	8002d26 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a15      	ldr	r2, [pc, #84]	; (8002d40 <HAL_ADC_Start+0x198>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d11b      	bne.n	8002d26 <HAL_ADC_Start+0x17e>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d114      	bne.n	8002d26 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	689a      	ldr	r2, [r3, #8]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002d0a:	609a      	str	r2, [r3, #8]
 8002d0c:	e00b      	b.n	8002d26 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d12:	f043 0210 	orr.w	r2, r3, #16
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d1e:	f043 0201 	orr.w	r2, r3, #1
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002d26:	2300      	movs	r3, #0
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3714      	adds	r7, #20
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr
 8002d34:	20000008 	.word	0x20000008
 8002d38:	431bde83 	.word	0x431bde83
 8002d3c:	40012300 	.word	0x40012300
 8002d40:	40012000 	.word	0x40012000
 8002d44:	40012100 	.word	0x40012100
 8002d48:	40012200 	.word	0x40012200

08002d4c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b084      	sub	sp, #16
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
 8002d54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002d56:	2300      	movs	r3, #0
 8002d58:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d68:	d113      	bne.n	8002d92 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002d74:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d78:	d10b      	bne.n	8002d92 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7e:	f043 0220 	orr.w	r2, r3, #32
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e063      	b.n	8002e5a <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002d92:	f7ff fe95 	bl	8002ac0 <HAL_GetTick>
 8002d96:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002d98:	e021      	b.n	8002dde <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002da0:	d01d      	beq.n	8002dde <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d007      	beq.n	8002db8 <HAL_ADC_PollForConversion+0x6c>
 8002da8:	f7ff fe8a 	bl	8002ac0 <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	683a      	ldr	r2, [r7, #0]
 8002db4:	429a      	cmp	r2, r3
 8002db6:	d212      	bcs.n	8002dde <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b02      	cmp	r3, #2
 8002dc4:	d00b      	beq.n	8002dde <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dca:	f043 0204 	orr.w	r2, r3, #4
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002dda:	2303      	movs	r3, #3
 8002ddc:	e03d      	b.n	8002e5a <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 0302 	and.w	r3, r3, #2
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d1d6      	bne.n	8002d9a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f06f 0212 	mvn.w	r2, #18
 8002df4:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d123      	bne.n	8002e58 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d11f      	bne.n	8002e58 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e1e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d006      	beq.n	8002e34 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d111      	bne.n	8002e58 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e38:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d105      	bne.n	8002e58 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e50:	f043 0201 	orr.w	r2, r3, #1
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002e58:	2300      	movs	r3, #0
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	3710      	adds	r7, #16
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}

08002e62 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002e62:	b580      	push	{r7, lr}
 8002e64:	b086      	sub	sp, #24
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	617b      	str	r3, [r7, #20]
 8002e6e:	2300      	movs	r3, #0
 8002e70:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	f003 0302 	and.w	r3, r3, #2
 8002e88:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	f003 0320 	and.w	r3, r3, #32
 8002e90:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d049      	beq.n	8002f2c <HAL_ADC_IRQHandler+0xca>
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d046      	beq.n	8002f2c <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea2:	f003 0310 	and.w	r3, r3, #16
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d105      	bne.n	8002eb6 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eae:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d12b      	bne.n	8002f1c <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d127      	bne.n	8002f1c <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ed2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d006      	beq.n	8002ee8 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d119      	bne.n	8002f1c <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	685a      	ldr	r2, [r3, #4]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f022 0220 	bic.w	r2, r2, #32
 8002ef6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f08:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d105      	bne.n	8002f1c <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f14:	f043 0201 	orr.w	r2, r3, #1
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	f000 f8bd 	bl	800309c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f06f 0212 	mvn.w	r2, #18
 8002f2a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f003 0304 	and.w	r3, r3, #4
 8002f32:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f3a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d057      	beq.n	8002ff2 <HAL_ADC_IRQHandler+0x190>
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d054      	beq.n	8002ff2 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4c:	f003 0310 	and.w	r3, r3, #16
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d105      	bne.n	8002f60 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f58:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d139      	bne.n	8002fe2 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f74:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d006      	beq.n	8002f8a <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d12b      	bne.n	8002fe2 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d124      	bne.n	8002fe2 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d11d      	bne.n	8002fe2 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d119      	bne.n	8002fe2 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	685a      	ldr	r2, [r3, #4]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fbc:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d105      	bne.n	8002fe2 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fda:	f043 0201 	orr.w	r2, r3, #1
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002fe2:	6878      	ldr	r0, [r7, #4]
 8002fe4:	f000 faa6 	bl	8003534 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f06f 020c 	mvn.w	r2, #12
 8002ff0:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	f003 0301 	and.w	r3, r3, #1
 8002ff8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003000:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d017      	beq.n	8003038 <HAL_ADC_IRQHandler+0x1d6>
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d014      	beq.n	8003038 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0301 	and.w	r3, r3, #1
 8003018:	2b01      	cmp	r3, #1
 800301a:	d10d      	bne.n	8003038 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003020:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003028:	6878      	ldr	r0, [r7, #4]
 800302a:	f000 f841 	bl	80030b0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f06f 0201 	mvn.w	r2, #1
 8003036:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	f003 0320 	and.w	r3, r3, #32
 800303e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003046:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d015      	beq.n	800307a <HAL_ADC_IRQHandler+0x218>
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d012      	beq.n	800307a <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003058:	f043 0202 	orr.w	r2, r3, #2
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f06f 0220 	mvn.w	r2, #32
 8003068:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f000 f82a 	bl	80030c4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f06f 0220 	mvn.w	r2, #32
 8003078:	601a      	str	r2, [r3, #0]
  }
}
 800307a:	bf00      	nop
 800307c:	3718      	adds	r7, #24
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}

08003082 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003082:	b480      	push	{r7}
 8003084:	b083      	sub	sp, #12
 8003086:	af00      	add	r7, sp, #0
 8003088:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003090:	4618      	mov	r0, r3
 8003092:	370c      	adds	r7, #12
 8003094:	46bd      	mov	sp, r7
 8003096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309a:	4770      	bx	lr

0800309c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80030a4:	bf00      	nop
 80030a6:	370c      	adds	r7, #12
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr

080030b0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80030b8:	bf00      	nop
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80030cc:	bf00      	nop
 80030ce:	370c      	adds	r7, #12
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr

080030d8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80030d8:	b480      	push	{r7}
 80030da:	b085      	sub	sp, #20
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80030e2:	2300      	movs	r3, #0
 80030e4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d101      	bne.n	80030f4 <HAL_ADC_ConfigChannel+0x1c>
 80030f0:	2302      	movs	r3, #2
 80030f2:	e113      	b.n	800331c <HAL_ADC_ConfigChannel+0x244>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2201      	movs	r2, #1
 80030f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	2b09      	cmp	r3, #9
 8003102:	d925      	bls.n	8003150 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	68d9      	ldr	r1, [r3, #12]
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	b29b      	uxth	r3, r3
 8003110:	461a      	mov	r2, r3
 8003112:	4613      	mov	r3, r2
 8003114:	005b      	lsls	r3, r3, #1
 8003116:	4413      	add	r3, r2
 8003118:	3b1e      	subs	r3, #30
 800311a:	2207      	movs	r2, #7
 800311c:	fa02 f303 	lsl.w	r3, r2, r3
 8003120:	43da      	mvns	r2, r3
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	400a      	ands	r2, r1
 8003128:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	68d9      	ldr	r1, [r3, #12]
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	689a      	ldr	r2, [r3, #8]
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	b29b      	uxth	r3, r3
 800313a:	4618      	mov	r0, r3
 800313c:	4603      	mov	r3, r0
 800313e:	005b      	lsls	r3, r3, #1
 8003140:	4403      	add	r3, r0
 8003142:	3b1e      	subs	r3, #30
 8003144:	409a      	lsls	r2, r3
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	430a      	orrs	r2, r1
 800314c:	60da      	str	r2, [r3, #12]
 800314e:	e022      	b.n	8003196 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	6919      	ldr	r1, [r3, #16]
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	b29b      	uxth	r3, r3
 800315c:	461a      	mov	r2, r3
 800315e:	4613      	mov	r3, r2
 8003160:	005b      	lsls	r3, r3, #1
 8003162:	4413      	add	r3, r2
 8003164:	2207      	movs	r2, #7
 8003166:	fa02 f303 	lsl.w	r3, r2, r3
 800316a:	43da      	mvns	r2, r3
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	400a      	ands	r2, r1
 8003172:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	6919      	ldr	r1, [r3, #16]
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	689a      	ldr	r2, [r3, #8]
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	b29b      	uxth	r3, r3
 8003184:	4618      	mov	r0, r3
 8003186:	4603      	mov	r3, r0
 8003188:	005b      	lsls	r3, r3, #1
 800318a:	4403      	add	r3, r0
 800318c:	409a      	lsls	r2, r3
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	430a      	orrs	r2, r1
 8003194:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	2b06      	cmp	r3, #6
 800319c:	d824      	bhi.n	80031e8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	685a      	ldr	r2, [r3, #4]
 80031a8:	4613      	mov	r3, r2
 80031aa:	009b      	lsls	r3, r3, #2
 80031ac:	4413      	add	r3, r2
 80031ae:	3b05      	subs	r3, #5
 80031b0:	221f      	movs	r2, #31
 80031b2:	fa02 f303 	lsl.w	r3, r2, r3
 80031b6:	43da      	mvns	r2, r3
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	400a      	ands	r2, r1
 80031be:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	4618      	mov	r0, r3
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	685a      	ldr	r2, [r3, #4]
 80031d2:	4613      	mov	r3, r2
 80031d4:	009b      	lsls	r3, r3, #2
 80031d6:	4413      	add	r3, r2
 80031d8:	3b05      	subs	r3, #5
 80031da:	fa00 f203 	lsl.w	r2, r0, r3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	430a      	orrs	r2, r1
 80031e4:	635a      	str	r2, [r3, #52]	; 0x34
 80031e6:	e04c      	b.n	8003282 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	2b0c      	cmp	r3, #12
 80031ee:	d824      	bhi.n	800323a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	685a      	ldr	r2, [r3, #4]
 80031fa:	4613      	mov	r3, r2
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	4413      	add	r3, r2
 8003200:	3b23      	subs	r3, #35	; 0x23
 8003202:	221f      	movs	r2, #31
 8003204:	fa02 f303 	lsl.w	r3, r2, r3
 8003208:	43da      	mvns	r2, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	400a      	ands	r2, r1
 8003210:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	b29b      	uxth	r3, r3
 800321e:	4618      	mov	r0, r3
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	685a      	ldr	r2, [r3, #4]
 8003224:	4613      	mov	r3, r2
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	4413      	add	r3, r2
 800322a:	3b23      	subs	r3, #35	; 0x23
 800322c:	fa00 f203 	lsl.w	r2, r0, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	430a      	orrs	r2, r1
 8003236:	631a      	str	r2, [r3, #48]	; 0x30
 8003238:	e023      	b.n	8003282 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	685a      	ldr	r2, [r3, #4]
 8003244:	4613      	mov	r3, r2
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	4413      	add	r3, r2
 800324a:	3b41      	subs	r3, #65	; 0x41
 800324c:	221f      	movs	r2, #31
 800324e:	fa02 f303 	lsl.w	r3, r2, r3
 8003252:	43da      	mvns	r2, r3
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	400a      	ands	r2, r1
 800325a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	b29b      	uxth	r3, r3
 8003268:	4618      	mov	r0, r3
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	685a      	ldr	r2, [r3, #4]
 800326e:	4613      	mov	r3, r2
 8003270:	009b      	lsls	r3, r3, #2
 8003272:	4413      	add	r3, r2
 8003274:	3b41      	subs	r3, #65	; 0x41
 8003276:	fa00 f203 	lsl.w	r2, r0, r3
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	430a      	orrs	r2, r1
 8003280:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003282:	4b29      	ldr	r3, [pc, #164]	; (8003328 <HAL_ADC_ConfigChannel+0x250>)
 8003284:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a28      	ldr	r2, [pc, #160]	; (800332c <HAL_ADC_ConfigChannel+0x254>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d10f      	bne.n	80032b0 <HAL_ADC_ConfigChannel+0x1d8>
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2b12      	cmp	r3, #18
 8003296:	d10b      	bne.n	80032b0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a1d      	ldr	r2, [pc, #116]	; (800332c <HAL_ADC_ConfigChannel+0x254>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d12b      	bne.n	8003312 <HAL_ADC_ConfigChannel+0x23a>
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a1c      	ldr	r2, [pc, #112]	; (8003330 <HAL_ADC_ConfigChannel+0x258>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d003      	beq.n	80032cc <HAL_ADC_ConfigChannel+0x1f4>
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	2b11      	cmp	r3, #17
 80032ca:	d122      	bne.n	8003312 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a11      	ldr	r2, [pc, #68]	; (8003330 <HAL_ADC_ConfigChannel+0x258>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d111      	bne.n	8003312 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80032ee:	4b11      	ldr	r3, [pc, #68]	; (8003334 <HAL_ADC_ConfigChannel+0x25c>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a11      	ldr	r2, [pc, #68]	; (8003338 <HAL_ADC_ConfigChannel+0x260>)
 80032f4:	fba2 2303 	umull	r2, r3, r2, r3
 80032f8:	0c9a      	lsrs	r2, r3, #18
 80032fa:	4613      	mov	r3, r2
 80032fc:	009b      	lsls	r3, r3, #2
 80032fe:	4413      	add	r3, r2
 8003300:	005b      	lsls	r3, r3, #1
 8003302:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003304:	e002      	b.n	800330c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	3b01      	subs	r3, #1
 800330a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d1f9      	bne.n	8003306 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2200      	movs	r2, #0
 8003316:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800331a:	2300      	movs	r3, #0
}
 800331c:	4618      	mov	r0, r3
 800331e:	3714      	adds	r7, #20
 8003320:	46bd      	mov	sp, r7
 8003322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003326:	4770      	bx	lr
 8003328:	40012300 	.word	0x40012300
 800332c:	40012000 	.word	0x40012000
 8003330:	10000012 	.word	0x10000012
 8003334:	20000008 	.word	0x20000008
 8003338:	431bde83 	.word	0x431bde83

0800333c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800333c:	b480      	push	{r7}
 800333e:	b085      	sub	sp, #20
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003344:	4b79      	ldr	r3, [pc, #484]	; (800352c <ADC_Init+0x1f0>)
 8003346:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	685a      	ldr	r2, [r3, #4]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	431a      	orrs	r2, r3
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	685a      	ldr	r2, [r3, #4]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003370:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	6859      	ldr	r1, [r3, #4]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	691b      	ldr	r3, [r3, #16]
 800337c:	021a      	lsls	r2, r3, #8
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	430a      	orrs	r2, r1
 8003384:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	685a      	ldr	r2, [r3, #4]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003394:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	6859      	ldr	r1, [r3, #4]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	689a      	ldr	r2, [r3, #8]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	430a      	orrs	r2, r1
 80033a6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	689a      	ldr	r2, [r3, #8]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80033b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	6899      	ldr	r1, [r3, #8]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	68da      	ldr	r2, [r3, #12]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	430a      	orrs	r2, r1
 80033c8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033ce:	4a58      	ldr	r2, [pc, #352]	; (8003530 <ADC_Init+0x1f4>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d022      	beq.n	800341a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	689a      	ldr	r2, [r3, #8]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80033e2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	6899      	ldr	r1, [r3, #8]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	430a      	orrs	r2, r1
 80033f4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	689a      	ldr	r2, [r3, #8]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003404:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	6899      	ldr	r1, [r3, #8]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	430a      	orrs	r2, r1
 8003416:	609a      	str	r2, [r3, #8]
 8003418:	e00f      	b.n	800343a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	689a      	ldr	r2, [r3, #8]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003428:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	689a      	ldr	r2, [r3, #8]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003438:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	689a      	ldr	r2, [r3, #8]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f022 0202 	bic.w	r2, r2, #2
 8003448:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	6899      	ldr	r1, [r3, #8]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	7e1b      	ldrb	r3, [r3, #24]
 8003454:	005a      	lsls	r2, r3, #1
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	430a      	orrs	r2, r1
 800345c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d01b      	beq.n	80034a0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	685a      	ldr	r2, [r3, #4]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003476:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	685a      	ldr	r2, [r3, #4]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003486:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	6859      	ldr	r1, [r3, #4]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003492:	3b01      	subs	r3, #1
 8003494:	035a      	lsls	r2, r3, #13
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	430a      	orrs	r2, r1
 800349c:	605a      	str	r2, [r3, #4]
 800349e:	e007      	b.n	80034b0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	685a      	ldr	r2, [r3, #4]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034ae:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80034be:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	69db      	ldr	r3, [r3, #28]
 80034ca:	3b01      	subs	r3, #1
 80034cc:	051a      	lsls	r2, r3, #20
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	430a      	orrs	r2, r1
 80034d4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	689a      	ldr	r2, [r3, #8]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80034e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	6899      	ldr	r1, [r3, #8]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80034f2:	025a      	lsls	r2, r3, #9
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	430a      	orrs	r2, r1
 80034fa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	689a      	ldr	r2, [r3, #8]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800350a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	6899      	ldr	r1, [r3, #8]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	695b      	ldr	r3, [r3, #20]
 8003516:	029a      	lsls	r2, r3, #10
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	430a      	orrs	r2, r1
 800351e:	609a      	str	r2, [r3, #8]
}
 8003520:	bf00      	nop
 8003522:	3714      	adds	r7, #20
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr
 800352c:	40012300 	.word	0x40012300
 8003530:	0f000001 	.word	0x0f000001

08003534 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003534:	b480      	push	{r7}
 8003536:	b083      	sub	sp, #12
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800353c:	bf00      	nop
 800353e:	370c      	adds	r7, #12
 8003540:	46bd      	mov	sp, r7
 8003542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003546:	4770      	bx	lr

08003548 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003548:	b480      	push	{r7}
 800354a:	b085      	sub	sp, #20
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	f003 0307 	and.w	r3, r3, #7
 8003556:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003558:	4b0c      	ldr	r3, [pc, #48]	; (800358c <__NVIC_SetPriorityGrouping+0x44>)
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800355e:	68ba      	ldr	r2, [r7, #8]
 8003560:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003564:	4013      	ands	r3, r2
 8003566:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003570:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003574:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003578:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800357a:	4a04      	ldr	r2, [pc, #16]	; (800358c <__NVIC_SetPriorityGrouping+0x44>)
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	60d3      	str	r3, [r2, #12]
}
 8003580:	bf00      	nop
 8003582:	3714      	adds	r7, #20
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr
 800358c:	e000ed00 	.word	0xe000ed00

08003590 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003590:	b480      	push	{r7}
 8003592:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003594:	4b04      	ldr	r3, [pc, #16]	; (80035a8 <__NVIC_GetPriorityGrouping+0x18>)
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	0a1b      	lsrs	r3, r3, #8
 800359a:	f003 0307 	and.w	r3, r3, #7
}
 800359e:	4618      	mov	r0, r3
 80035a0:	46bd      	mov	sp, r7
 80035a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a6:	4770      	bx	lr
 80035a8:	e000ed00 	.word	0xe000ed00

080035ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	4603      	mov	r3, r0
 80035b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	db0b      	blt.n	80035d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035be:	79fb      	ldrb	r3, [r7, #7]
 80035c0:	f003 021f 	and.w	r2, r3, #31
 80035c4:	4907      	ldr	r1, [pc, #28]	; (80035e4 <__NVIC_EnableIRQ+0x38>)
 80035c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ca:	095b      	lsrs	r3, r3, #5
 80035cc:	2001      	movs	r0, #1
 80035ce:	fa00 f202 	lsl.w	r2, r0, r2
 80035d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80035d6:	bf00      	nop
 80035d8:	370c      	adds	r7, #12
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	e000e100 	.word	0xe000e100

080035e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b083      	sub	sp, #12
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	4603      	mov	r3, r0
 80035f0:	6039      	str	r1, [r7, #0]
 80035f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	db0a      	blt.n	8003612 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	b2da      	uxtb	r2, r3
 8003600:	490c      	ldr	r1, [pc, #48]	; (8003634 <__NVIC_SetPriority+0x4c>)
 8003602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003606:	0112      	lsls	r2, r2, #4
 8003608:	b2d2      	uxtb	r2, r2
 800360a:	440b      	add	r3, r1
 800360c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003610:	e00a      	b.n	8003628 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	b2da      	uxtb	r2, r3
 8003616:	4908      	ldr	r1, [pc, #32]	; (8003638 <__NVIC_SetPriority+0x50>)
 8003618:	79fb      	ldrb	r3, [r7, #7]
 800361a:	f003 030f 	and.w	r3, r3, #15
 800361e:	3b04      	subs	r3, #4
 8003620:	0112      	lsls	r2, r2, #4
 8003622:	b2d2      	uxtb	r2, r2
 8003624:	440b      	add	r3, r1
 8003626:	761a      	strb	r2, [r3, #24]
}
 8003628:	bf00      	nop
 800362a:	370c      	adds	r7, #12
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr
 8003634:	e000e100 	.word	0xe000e100
 8003638:	e000ed00 	.word	0xe000ed00

0800363c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800363c:	b480      	push	{r7}
 800363e:	b089      	sub	sp, #36	; 0x24
 8003640:	af00      	add	r7, sp, #0
 8003642:	60f8      	str	r0, [r7, #12]
 8003644:	60b9      	str	r1, [r7, #8]
 8003646:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	f003 0307 	and.w	r3, r3, #7
 800364e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003650:	69fb      	ldr	r3, [r7, #28]
 8003652:	f1c3 0307 	rsb	r3, r3, #7
 8003656:	2b04      	cmp	r3, #4
 8003658:	bf28      	it	cs
 800365a:	2304      	movcs	r3, #4
 800365c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800365e:	69fb      	ldr	r3, [r7, #28]
 8003660:	3304      	adds	r3, #4
 8003662:	2b06      	cmp	r3, #6
 8003664:	d902      	bls.n	800366c <NVIC_EncodePriority+0x30>
 8003666:	69fb      	ldr	r3, [r7, #28]
 8003668:	3b03      	subs	r3, #3
 800366a:	e000      	b.n	800366e <NVIC_EncodePriority+0x32>
 800366c:	2300      	movs	r3, #0
 800366e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003670:	f04f 32ff 	mov.w	r2, #4294967295
 8003674:	69bb      	ldr	r3, [r7, #24]
 8003676:	fa02 f303 	lsl.w	r3, r2, r3
 800367a:	43da      	mvns	r2, r3
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	401a      	ands	r2, r3
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003684:	f04f 31ff 	mov.w	r1, #4294967295
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	fa01 f303 	lsl.w	r3, r1, r3
 800368e:	43d9      	mvns	r1, r3
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003694:	4313      	orrs	r3, r2
         );
}
 8003696:	4618      	mov	r0, r3
 8003698:	3724      	adds	r7, #36	; 0x24
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr
	...

080036a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	3b01      	subs	r3, #1
 80036b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80036b4:	d301      	bcc.n	80036ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036b6:	2301      	movs	r3, #1
 80036b8:	e00f      	b.n	80036da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036ba:	4a0a      	ldr	r2, [pc, #40]	; (80036e4 <SysTick_Config+0x40>)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	3b01      	subs	r3, #1
 80036c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036c2:	210f      	movs	r1, #15
 80036c4:	f04f 30ff 	mov.w	r0, #4294967295
 80036c8:	f7ff ff8e 	bl	80035e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036cc:	4b05      	ldr	r3, [pc, #20]	; (80036e4 <SysTick_Config+0x40>)
 80036ce:	2200      	movs	r2, #0
 80036d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036d2:	4b04      	ldr	r3, [pc, #16]	; (80036e4 <SysTick_Config+0x40>)
 80036d4:	2207      	movs	r2, #7
 80036d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036d8:	2300      	movs	r3, #0
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3708      	adds	r7, #8
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	bf00      	nop
 80036e4:	e000e010 	.word	0xe000e010

080036e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b082      	sub	sp, #8
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036f0:	6878      	ldr	r0, [r7, #4]
 80036f2:	f7ff ff29 	bl	8003548 <__NVIC_SetPriorityGrouping>
}
 80036f6:	bf00      	nop
 80036f8:	3708      	adds	r7, #8
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}

080036fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80036fe:	b580      	push	{r7, lr}
 8003700:	b086      	sub	sp, #24
 8003702:	af00      	add	r7, sp, #0
 8003704:	4603      	mov	r3, r0
 8003706:	60b9      	str	r1, [r7, #8]
 8003708:	607a      	str	r2, [r7, #4]
 800370a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800370c:	2300      	movs	r3, #0
 800370e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003710:	f7ff ff3e 	bl	8003590 <__NVIC_GetPriorityGrouping>
 8003714:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	68b9      	ldr	r1, [r7, #8]
 800371a:	6978      	ldr	r0, [r7, #20]
 800371c:	f7ff ff8e 	bl	800363c <NVIC_EncodePriority>
 8003720:	4602      	mov	r2, r0
 8003722:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003726:	4611      	mov	r1, r2
 8003728:	4618      	mov	r0, r3
 800372a:	f7ff ff5d 	bl	80035e8 <__NVIC_SetPriority>
}
 800372e:	bf00      	nop
 8003730:	3718      	adds	r7, #24
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}

08003736 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003736:	b580      	push	{r7, lr}
 8003738:	b082      	sub	sp, #8
 800373a:	af00      	add	r7, sp, #0
 800373c:	4603      	mov	r3, r0
 800373e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003740:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003744:	4618      	mov	r0, r3
 8003746:	f7ff ff31 	bl	80035ac <__NVIC_EnableIRQ>
}
 800374a:	bf00      	nop
 800374c:	3708      	adds	r7, #8
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}

08003752 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003752:	b580      	push	{r7, lr}
 8003754:	b082      	sub	sp, #8
 8003756:	af00      	add	r7, sp, #0
 8003758:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f7ff ffa2 	bl	80036a4 <SysTick_Config>
 8003760:	4603      	mov	r3, r0
}
 8003762:	4618      	mov	r0, r3
 8003764:	3708      	adds	r7, #8
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
	...

0800376c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b086      	sub	sp, #24
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003774:	2300      	movs	r3, #0
 8003776:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003778:	f7ff f9a2 	bl	8002ac0 <HAL_GetTick>
 800377c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d101      	bne.n	8003788 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003784:	2301      	movs	r3, #1
 8003786:	e099      	b.n	80038bc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2202      	movs	r2, #2
 800378c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2200      	movs	r2, #0
 8003794:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f022 0201 	bic.w	r2, r2, #1
 80037a6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037a8:	e00f      	b.n	80037ca <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80037aa:	f7ff f989 	bl	8002ac0 <HAL_GetTick>
 80037ae:	4602      	mov	r2, r0
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	1ad3      	subs	r3, r2, r3
 80037b4:	2b05      	cmp	r3, #5
 80037b6:	d908      	bls.n	80037ca <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2220      	movs	r2, #32
 80037bc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2203      	movs	r2, #3
 80037c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	e078      	b.n	80038bc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 0301 	and.w	r3, r3, #1
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d1e8      	bne.n	80037aa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80037e0:	697a      	ldr	r2, [r7, #20]
 80037e2:	4b38      	ldr	r3, [pc, #224]	; (80038c4 <HAL_DMA_Init+0x158>)
 80037e4:	4013      	ands	r3, r2
 80037e6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	685a      	ldr	r2, [r3, #4]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	691b      	ldr	r3, [r3, #16]
 80037fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003802:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	699b      	ldr	r3, [r3, #24]
 8003808:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800380e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6a1b      	ldr	r3, [r3, #32]
 8003814:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003816:	697a      	ldr	r2, [r7, #20]
 8003818:	4313      	orrs	r3, r2
 800381a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003820:	2b04      	cmp	r3, #4
 8003822:	d107      	bne.n	8003834 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800382c:	4313      	orrs	r3, r2
 800382e:	697a      	ldr	r2, [r7, #20]
 8003830:	4313      	orrs	r3, r2
 8003832:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	697a      	ldr	r2, [r7, #20]
 800383a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	695b      	ldr	r3, [r3, #20]
 8003842:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	f023 0307 	bic.w	r3, r3, #7
 800384a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003850:	697a      	ldr	r2, [r7, #20]
 8003852:	4313      	orrs	r3, r2
 8003854:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800385a:	2b04      	cmp	r3, #4
 800385c:	d117      	bne.n	800388e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003862:	697a      	ldr	r2, [r7, #20]
 8003864:	4313      	orrs	r3, r2
 8003866:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800386c:	2b00      	cmp	r3, #0
 800386e:	d00e      	beq.n	800388e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003870:	6878      	ldr	r0, [r7, #4]
 8003872:	f000 fa6f 	bl	8003d54 <DMA_CheckFifoParam>
 8003876:	4603      	mov	r3, r0
 8003878:	2b00      	cmp	r3, #0
 800387a:	d008      	beq.n	800388e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2240      	movs	r2, #64	; 0x40
 8003880:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2201      	movs	r2, #1
 8003886:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800388a:	2301      	movs	r3, #1
 800388c:	e016      	b.n	80038bc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	697a      	ldr	r2, [r7, #20]
 8003894:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f000 fa26 	bl	8003ce8 <DMA_CalcBaseAndBitshift>
 800389c:	4603      	mov	r3, r0
 800389e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038a4:	223f      	movs	r2, #63	; 0x3f
 80038a6:	409a      	lsls	r2, r3
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2200      	movs	r2, #0
 80038b0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2201      	movs	r2, #1
 80038b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80038ba:	2300      	movs	r3, #0
}
 80038bc:	4618      	mov	r0, r3
 80038be:	3718      	adds	r7, #24
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}
 80038c4:	f010803f 	.word	0xf010803f

080038c8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b086      	sub	sp, #24
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	60f8      	str	r0, [r7, #12]
 80038d0:	60b9      	str	r1, [r7, #8]
 80038d2:	607a      	str	r2, [r7, #4]
 80038d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038d6:	2300      	movs	r3, #0
 80038d8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038de:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d101      	bne.n	80038ee <HAL_DMA_Start_IT+0x26>
 80038ea:	2302      	movs	r3, #2
 80038ec:	e040      	b.n	8003970 <HAL_DMA_Start_IT+0xa8>
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2201      	movs	r2, #1
 80038f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d12f      	bne.n	8003962 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2202      	movs	r2, #2
 8003906:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2200      	movs	r2, #0
 800390e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	687a      	ldr	r2, [r7, #4]
 8003914:	68b9      	ldr	r1, [r7, #8]
 8003916:	68f8      	ldr	r0, [r7, #12]
 8003918:	f000 f9b8 	bl	8003c8c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003920:	223f      	movs	r2, #63	; 0x3f
 8003922:	409a      	lsls	r2, r3
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f042 0216 	orr.w	r2, r2, #22
 8003936:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800393c:	2b00      	cmp	r3, #0
 800393e:	d007      	beq.n	8003950 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f042 0208 	orr.w	r2, r2, #8
 800394e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f042 0201 	orr.w	r2, r2, #1
 800395e:	601a      	str	r2, [r3, #0]
 8003960:	e005      	b.n	800396e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800396a:	2302      	movs	r3, #2
 800396c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800396e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003970:	4618      	mov	r0, r3
 8003972:	3718      	adds	r7, #24
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}

08003978 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b086      	sub	sp, #24
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003980:	2300      	movs	r3, #0
 8003982:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003984:	4b8e      	ldr	r3, [pc, #568]	; (8003bc0 <HAL_DMA_IRQHandler+0x248>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a8e      	ldr	r2, [pc, #568]	; (8003bc4 <HAL_DMA_IRQHandler+0x24c>)
 800398a:	fba2 2303 	umull	r2, r3, r2, r3
 800398e:	0a9b      	lsrs	r3, r3, #10
 8003990:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003996:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039a2:	2208      	movs	r2, #8
 80039a4:	409a      	lsls	r2, r3
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	4013      	ands	r3, r2
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d01a      	beq.n	80039e4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 0304 	and.w	r3, r3, #4
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d013      	beq.n	80039e4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f022 0204 	bic.w	r2, r2, #4
 80039ca:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039d0:	2208      	movs	r2, #8
 80039d2:	409a      	lsls	r2, r3
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039dc:	f043 0201 	orr.w	r2, r3, #1
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039e8:	2201      	movs	r2, #1
 80039ea:	409a      	lsls	r2, r3
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	4013      	ands	r3, r2
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d012      	beq.n	8003a1a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	695b      	ldr	r3, [r3, #20]
 80039fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d00b      	beq.n	8003a1a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a06:	2201      	movs	r2, #1
 8003a08:	409a      	lsls	r2, r3
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a12:	f043 0202 	orr.w	r2, r3, #2
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a1e:	2204      	movs	r2, #4
 8003a20:	409a      	lsls	r2, r3
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	4013      	ands	r3, r2
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d012      	beq.n	8003a50 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 0302 	and.w	r3, r3, #2
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d00b      	beq.n	8003a50 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a3c:	2204      	movs	r2, #4
 8003a3e:	409a      	lsls	r2, r3
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a48:	f043 0204 	orr.w	r2, r3, #4
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a54:	2210      	movs	r2, #16
 8003a56:	409a      	lsls	r2, r3
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d043      	beq.n	8003ae8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0308 	and.w	r3, r3, #8
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d03c      	beq.n	8003ae8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a72:	2210      	movs	r2, #16
 8003a74:	409a      	lsls	r2, r3
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d018      	beq.n	8003aba <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d108      	bne.n	8003aa8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d024      	beq.n	8003ae8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa2:	6878      	ldr	r0, [r7, #4]
 8003aa4:	4798      	blx	r3
 8003aa6:	e01f      	b.n	8003ae8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d01b      	beq.n	8003ae8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	4798      	blx	r3
 8003ab8:	e016      	b.n	8003ae8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d107      	bne.n	8003ad8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f022 0208 	bic.w	r2, r2, #8
 8003ad6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d003      	beq.n	8003ae8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aec:	2220      	movs	r2, #32
 8003aee:	409a      	lsls	r2, r3
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	4013      	ands	r3, r2
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	f000 808f 	beq.w	8003c18 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 0310 	and.w	r3, r3, #16
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	f000 8087 	beq.w	8003c18 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b0e:	2220      	movs	r2, #32
 8003b10:	409a      	lsls	r2, r3
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	2b05      	cmp	r3, #5
 8003b20:	d136      	bne.n	8003b90 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f022 0216 	bic.w	r2, r2, #22
 8003b30:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	695a      	ldr	r2, [r3, #20]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b40:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d103      	bne.n	8003b52 <HAL_DMA_IRQHandler+0x1da>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d007      	beq.n	8003b62 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681a      	ldr	r2, [r3, #0]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f022 0208 	bic.w	r2, r2, #8
 8003b60:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b66:	223f      	movs	r2, #63	; 0x3f
 8003b68:	409a      	lsls	r2, r3
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2201      	movs	r2, #1
 8003b72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d07e      	beq.n	8003c84 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	4798      	blx	r3
        }
        return;
 8003b8e:	e079      	b.n	8003c84 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d01d      	beq.n	8003bda <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d10d      	bne.n	8003bc8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d031      	beq.n	8003c18 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bb8:	6878      	ldr	r0, [r7, #4]
 8003bba:	4798      	blx	r3
 8003bbc:	e02c      	b.n	8003c18 <HAL_DMA_IRQHandler+0x2a0>
 8003bbe:	bf00      	nop
 8003bc0:	20000008 	.word	0x20000008
 8003bc4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d023      	beq.n	8003c18 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bd4:	6878      	ldr	r0, [r7, #4]
 8003bd6:	4798      	blx	r3
 8003bd8:	e01e      	b.n	8003c18 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d10f      	bne.n	8003c08 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f022 0210 	bic.w	r2, r2, #16
 8003bf6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2200      	movs	r2, #0
 8003c04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d003      	beq.n	8003c18 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c14:	6878      	ldr	r0, [r7, #4]
 8003c16:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d032      	beq.n	8003c86 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c24:	f003 0301 	and.w	r3, r3, #1
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d022      	beq.n	8003c72 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2205      	movs	r2, #5
 8003c30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f022 0201 	bic.w	r2, r2, #1
 8003c42:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	3301      	adds	r3, #1
 8003c48:	60bb      	str	r3, [r7, #8]
 8003c4a:	697a      	ldr	r2, [r7, #20]
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d307      	bcc.n	8003c60 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 0301 	and.w	r3, r3, #1
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d1f2      	bne.n	8003c44 <HAL_DMA_IRQHandler+0x2cc>
 8003c5e:	e000      	b.n	8003c62 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003c60:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2201      	movs	r2, #1
 8003c66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d005      	beq.n	8003c86 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	4798      	blx	r3
 8003c82:	e000      	b.n	8003c86 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003c84:	bf00      	nop
    }
  }
}
 8003c86:	3718      	adds	r7, #24
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bd80      	pop	{r7, pc}

08003c8c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b085      	sub	sp, #20
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	60f8      	str	r0, [r7, #12]
 8003c94:	60b9      	str	r1, [r7, #8]
 8003c96:	607a      	str	r2, [r7, #4]
 8003c98:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003ca8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	683a      	ldr	r2, [r7, #0]
 8003cb0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	2b40      	cmp	r3, #64	; 0x40
 8003cb8:	d108      	bne.n	8003ccc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	687a      	ldr	r2, [r7, #4]
 8003cc0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	68ba      	ldr	r2, [r7, #8]
 8003cc8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003cca:	e007      	b.n	8003cdc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	68ba      	ldr	r2, [r7, #8]
 8003cd2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	687a      	ldr	r2, [r7, #4]
 8003cda:	60da      	str	r2, [r3, #12]
}
 8003cdc:	bf00      	nop
 8003cde:	3714      	adds	r7, #20
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr

08003ce8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b085      	sub	sp, #20
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	3b10      	subs	r3, #16
 8003cf8:	4a14      	ldr	r2, [pc, #80]	; (8003d4c <DMA_CalcBaseAndBitshift+0x64>)
 8003cfa:	fba2 2303 	umull	r2, r3, r2, r3
 8003cfe:	091b      	lsrs	r3, r3, #4
 8003d00:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003d02:	4a13      	ldr	r2, [pc, #76]	; (8003d50 <DMA_CalcBaseAndBitshift+0x68>)
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	4413      	add	r3, r2
 8003d08:	781b      	ldrb	r3, [r3, #0]
 8003d0a:	461a      	mov	r2, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2b03      	cmp	r3, #3
 8003d14:	d909      	bls.n	8003d2a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003d1e:	f023 0303 	bic.w	r3, r3, #3
 8003d22:	1d1a      	adds	r2, r3, #4
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	659a      	str	r2, [r3, #88]	; 0x58
 8003d28:	e007      	b.n	8003d3a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003d32:	f023 0303 	bic.w	r3, r3, #3
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003d3e:	4618      	mov	r0, r3
 8003d40:	3714      	adds	r7, #20
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr
 8003d4a:	bf00      	nop
 8003d4c:	aaaaaaab 	.word	0xaaaaaaab
 8003d50:	0800a760 	.word	0x0800a760

08003d54 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b085      	sub	sp, #20
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d64:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	699b      	ldr	r3, [r3, #24]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d11f      	bne.n	8003dae <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	2b03      	cmp	r3, #3
 8003d72:	d856      	bhi.n	8003e22 <DMA_CheckFifoParam+0xce>
 8003d74:	a201      	add	r2, pc, #4	; (adr r2, 8003d7c <DMA_CheckFifoParam+0x28>)
 8003d76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d7a:	bf00      	nop
 8003d7c:	08003d8d 	.word	0x08003d8d
 8003d80:	08003d9f 	.word	0x08003d9f
 8003d84:	08003d8d 	.word	0x08003d8d
 8003d88:	08003e23 	.word	0x08003e23
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d046      	beq.n	8003e26 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d9c:	e043      	b.n	8003e26 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003da2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003da6:	d140      	bne.n	8003e2a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003dac:	e03d      	b.n	8003e2a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	699b      	ldr	r3, [r3, #24]
 8003db2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003db6:	d121      	bne.n	8003dfc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	2b03      	cmp	r3, #3
 8003dbc:	d837      	bhi.n	8003e2e <DMA_CheckFifoParam+0xda>
 8003dbe:	a201      	add	r2, pc, #4	; (adr r2, 8003dc4 <DMA_CheckFifoParam+0x70>)
 8003dc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dc4:	08003dd5 	.word	0x08003dd5
 8003dc8:	08003ddb 	.word	0x08003ddb
 8003dcc:	08003dd5 	.word	0x08003dd5
 8003dd0:	08003ded 	.word	0x08003ded
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	73fb      	strb	r3, [r7, #15]
      break;
 8003dd8:	e030      	b.n	8003e3c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dde:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d025      	beq.n	8003e32 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003dea:	e022      	b.n	8003e32 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003df0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003df4:	d11f      	bne.n	8003e36 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003dfa:	e01c      	b.n	8003e36 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	d903      	bls.n	8003e0a <DMA_CheckFifoParam+0xb6>
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	2b03      	cmp	r3, #3
 8003e06:	d003      	beq.n	8003e10 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003e08:	e018      	b.n	8003e3c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	73fb      	strb	r3, [r7, #15]
      break;
 8003e0e:	e015      	b.n	8003e3c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e14:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d00e      	beq.n	8003e3a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	73fb      	strb	r3, [r7, #15]
      break;
 8003e20:	e00b      	b.n	8003e3a <DMA_CheckFifoParam+0xe6>
      break;
 8003e22:	bf00      	nop
 8003e24:	e00a      	b.n	8003e3c <DMA_CheckFifoParam+0xe8>
      break;
 8003e26:	bf00      	nop
 8003e28:	e008      	b.n	8003e3c <DMA_CheckFifoParam+0xe8>
      break;
 8003e2a:	bf00      	nop
 8003e2c:	e006      	b.n	8003e3c <DMA_CheckFifoParam+0xe8>
      break;
 8003e2e:	bf00      	nop
 8003e30:	e004      	b.n	8003e3c <DMA_CheckFifoParam+0xe8>
      break;
 8003e32:	bf00      	nop
 8003e34:	e002      	b.n	8003e3c <DMA_CheckFifoParam+0xe8>
      break;   
 8003e36:	bf00      	nop
 8003e38:	e000      	b.n	8003e3c <DMA_CheckFifoParam+0xe8>
      break;
 8003e3a:	bf00      	nop
    }
  } 
  
  return status; 
 8003e3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3714      	adds	r7, #20
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr
 8003e4a:	bf00      	nop

08003e4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b089      	sub	sp, #36	; 0x24
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
 8003e54:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e56:	2300      	movs	r3, #0
 8003e58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e62:	2300      	movs	r3, #0
 8003e64:	61fb      	str	r3, [r7, #28]
 8003e66:	e165      	b.n	8004134 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e68:	2201      	movs	r2, #1
 8003e6a:	69fb      	ldr	r3, [r7, #28]
 8003e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	697a      	ldr	r2, [r7, #20]
 8003e78:	4013      	ands	r3, r2
 8003e7a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e7c:	693a      	ldr	r2, [r7, #16]
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	429a      	cmp	r2, r3
 8003e82:	f040 8154 	bne.w	800412e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	f003 0303 	and.w	r3, r3, #3
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d005      	beq.n	8003e9e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e9a:	2b02      	cmp	r3, #2
 8003e9c:	d130      	bne.n	8003f00 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	689b      	ldr	r3, [r3, #8]
 8003ea2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	005b      	lsls	r3, r3, #1
 8003ea8:	2203      	movs	r2, #3
 8003eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8003eae:	43db      	mvns	r3, r3
 8003eb0:	69ba      	ldr	r2, [r7, #24]
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	68da      	ldr	r2, [r3, #12]
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	005b      	lsls	r3, r3, #1
 8003ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec2:	69ba      	ldr	r2, [r7, #24]
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	69ba      	ldr	r2, [r7, #24]
 8003ecc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8003edc:	43db      	mvns	r3, r3
 8003ede:	69ba      	ldr	r2, [r7, #24]
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	091b      	lsrs	r3, r3, #4
 8003eea:	f003 0201 	and.w	r2, r3, #1
 8003eee:	69fb      	ldr	r3, [r7, #28]
 8003ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef4:	69ba      	ldr	r2, [r7, #24]
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	69ba      	ldr	r2, [r7, #24]
 8003efe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	f003 0303 	and.w	r3, r3, #3
 8003f08:	2b03      	cmp	r3, #3
 8003f0a:	d017      	beq.n	8003f3c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f12:	69fb      	ldr	r3, [r7, #28]
 8003f14:	005b      	lsls	r3, r3, #1
 8003f16:	2203      	movs	r2, #3
 8003f18:	fa02 f303 	lsl.w	r3, r2, r3
 8003f1c:	43db      	mvns	r3, r3
 8003f1e:	69ba      	ldr	r2, [r7, #24]
 8003f20:	4013      	ands	r3, r2
 8003f22:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	689a      	ldr	r2, [r3, #8]
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	005b      	lsls	r3, r3, #1
 8003f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f30:	69ba      	ldr	r2, [r7, #24]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	69ba      	ldr	r2, [r7, #24]
 8003f3a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	f003 0303 	and.w	r3, r3, #3
 8003f44:	2b02      	cmp	r3, #2
 8003f46:	d123      	bne.n	8003f90 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	08da      	lsrs	r2, r3, #3
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	3208      	adds	r2, #8
 8003f50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f54:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f56:	69fb      	ldr	r3, [r7, #28]
 8003f58:	f003 0307 	and.w	r3, r3, #7
 8003f5c:	009b      	lsls	r3, r3, #2
 8003f5e:	220f      	movs	r2, #15
 8003f60:	fa02 f303 	lsl.w	r3, r2, r3
 8003f64:	43db      	mvns	r3, r3
 8003f66:	69ba      	ldr	r2, [r7, #24]
 8003f68:	4013      	ands	r3, r2
 8003f6a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	691a      	ldr	r2, [r3, #16]
 8003f70:	69fb      	ldr	r3, [r7, #28]
 8003f72:	f003 0307 	and.w	r3, r3, #7
 8003f76:	009b      	lsls	r3, r3, #2
 8003f78:	fa02 f303 	lsl.w	r3, r2, r3
 8003f7c:	69ba      	ldr	r2, [r7, #24]
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f82:	69fb      	ldr	r3, [r7, #28]
 8003f84:	08da      	lsrs	r2, r3, #3
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	3208      	adds	r2, #8
 8003f8a:	69b9      	ldr	r1, [r7, #24]
 8003f8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	005b      	lsls	r3, r3, #1
 8003f9a:	2203      	movs	r2, #3
 8003f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa0:	43db      	mvns	r3, r3
 8003fa2:	69ba      	ldr	r2, [r7, #24]
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	f003 0203 	and.w	r2, r3, #3
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	005b      	lsls	r3, r3, #1
 8003fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb8:	69ba      	ldr	r2, [r7, #24]
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	69ba      	ldr	r2, [r7, #24]
 8003fc2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	f000 80ae 	beq.w	800412e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	60fb      	str	r3, [r7, #12]
 8003fd6:	4b5d      	ldr	r3, [pc, #372]	; (800414c <HAL_GPIO_Init+0x300>)
 8003fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fda:	4a5c      	ldr	r2, [pc, #368]	; (800414c <HAL_GPIO_Init+0x300>)
 8003fdc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003fe0:	6453      	str	r3, [r2, #68]	; 0x44
 8003fe2:	4b5a      	ldr	r3, [pc, #360]	; (800414c <HAL_GPIO_Init+0x300>)
 8003fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fe6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fea:	60fb      	str	r3, [r7, #12]
 8003fec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003fee:	4a58      	ldr	r2, [pc, #352]	; (8004150 <HAL_GPIO_Init+0x304>)
 8003ff0:	69fb      	ldr	r3, [r7, #28]
 8003ff2:	089b      	lsrs	r3, r3, #2
 8003ff4:	3302      	adds	r3, #2
 8003ff6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ffa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003ffc:	69fb      	ldr	r3, [r7, #28]
 8003ffe:	f003 0303 	and.w	r3, r3, #3
 8004002:	009b      	lsls	r3, r3, #2
 8004004:	220f      	movs	r2, #15
 8004006:	fa02 f303 	lsl.w	r3, r2, r3
 800400a:	43db      	mvns	r3, r3
 800400c:	69ba      	ldr	r2, [r7, #24]
 800400e:	4013      	ands	r3, r2
 8004010:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	4a4f      	ldr	r2, [pc, #316]	; (8004154 <HAL_GPIO_Init+0x308>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d025      	beq.n	8004066 <HAL_GPIO_Init+0x21a>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	4a4e      	ldr	r2, [pc, #312]	; (8004158 <HAL_GPIO_Init+0x30c>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d01f      	beq.n	8004062 <HAL_GPIO_Init+0x216>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	4a4d      	ldr	r2, [pc, #308]	; (800415c <HAL_GPIO_Init+0x310>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d019      	beq.n	800405e <HAL_GPIO_Init+0x212>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4a4c      	ldr	r2, [pc, #304]	; (8004160 <HAL_GPIO_Init+0x314>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d013      	beq.n	800405a <HAL_GPIO_Init+0x20e>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	4a4b      	ldr	r2, [pc, #300]	; (8004164 <HAL_GPIO_Init+0x318>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d00d      	beq.n	8004056 <HAL_GPIO_Init+0x20a>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	4a4a      	ldr	r2, [pc, #296]	; (8004168 <HAL_GPIO_Init+0x31c>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d007      	beq.n	8004052 <HAL_GPIO_Init+0x206>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	4a49      	ldr	r2, [pc, #292]	; (800416c <HAL_GPIO_Init+0x320>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d101      	bne.n	800404e <HAL_GPIO_Init+0x202>
 800404a:	2306      	movs	r3, #6
 800404c:	e00c      	b.n	8004068 <HAL_GPIO_Init+0x21c>
 800404e:	2307      	movs	r3, #7
 8004050:	e00a      	b.n	8004068 <HAL_GPIO_Init+0x21c>
 8004052:	2305      	movs	r3, #5
 8004054:	e008      	b.n	8004068 <HAL_GPIO_Init+0x21c>
 8004056:	2304      	movs	r3, #4
 8004058:	e006      	b.n	8004068 <HAL_GPIO_Init+0x21c>
 800405a:	2303      	movs	r3, #3
 800405c:	e004      	b.n	8004068 <HAL_GPIO_Init+0x21c>
 800405e:	2302      	movs	r3, #2
 8004060:	e002      	b.n	8004068 <HAL_GPIO_Init+0x21c>
 8004062:	2301      	movs	r3, #1
 8004064:	e000      	b.n	8004068 <HAL_GPIO_Init+0x21c>
 8004066:	2300      	movs	r3, #0
 8004068:	69fa      	ldr	r2, [r7, #28]
 800406a:	f002 0203 	and.w	r2, r2, #3
 800406e:	0092      	lsls	r2, r2, #2
 8004070:	4093      	lsls	r3, r2
 8004072:	69ba      	ldr	r2, [r7, #24]
 8004074:	4313      	orrs	r3, r2
 8004076:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004078:	4935      	ldr	r1, [pc, #212]	; (8004150 <HAL_GPIO_Init+0x304>)
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	089b      	lsrs	r3, r3, #2
 800407e:	3302      	adds	r3, #2
 8004080:	69ba      	ldr	r2, [r7, #24]
 8004082:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004086:	4b3a      	ldr	r3, [pc, #232]	; (8004170 <HAL_GPIO_Init+0x324>)
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	43db      	mvns	r3, r3
 8004090:	69ba      	ldr	r2, [r7, #24]
 8004092:	4013      	ands	r3, r2
 8004094:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d003      	beq.n	80040aa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80040a2:	69ba      	ldr	r2, [r7, #24]
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	4313      	orrs	r3, r2
 80040a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80040aa:	4a31      	ldr	r2, [pc, #196]	; (8004170 <HAL_GPIO_Init+0x324>)
 80040ac:	69bb      	ldr	r3, [r7, #24]
 80040ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80040b0:	4b2f      	ldr	r3, [pc, #188]	; (8004170 <HAL_GPIO_Init+0x324>)
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	43db      	mvns	r3, r3
 80040ba:	69ba      	ldr	r2, [r7, #24]
 80040bc:	4013      	ands	r3, r2
 80040be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d003      	beq.n	80040d4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80040cc:	69ba      	ldr	r2, [r7, #24]
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	4313      	orrs	r3, r2
 80040d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80040d4:	4a26      	ldr	r2, [pc, #152]	; (8004170 <HAL_GPIO_Init+0x324>)
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80040da:	4b25      	ldr	r3, [pc, #148]	; (8004170 <HAL_GPIO_Init+0x324>)
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	43db      	mvns	r3, r3
 80040e4:	69ba      	ldr	r2, [r7, #24]
 80040e6:	4013      	ands	r3, r2
 80040e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d003      	beq.n	80040fe <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80040f6:	69ba      	ldr	r2, [r7, #24]
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	4313      	orrs	r3, r2
 80040fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040fe:	4a1c      	ldr	r2, [pc, #112]	; (8004170 <HAL_GPIO_Init+0x324>)
 8004100:	69bb      	ldr	r3, [r7, #24]
 8004102:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004104:	4b1a      	ldr	r3, [pc, #104]	; (8004170 <HAL_GPIO_Init+0x324>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	43db      	mvns	r3, r3
 800410e:	69ba      	ldr	r2, [r7, #24]
 8004110:	4013      	ands	r3, r2
 8004112:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d003      	beq.n	8004128 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004120:	69ba      	ldr	r2, [r7, #24]
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	4313      	orrs	r3, r2
 8004126:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004128:	4a11      	ldr	r2, [pc, #68]	; (8004170 <HAL_GPIO_Init+0x324>)
 800412a:	69bb      	ldr	r3, [r7, #24]
 800412c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800412e:	69fb      	ldr	r3, [r7, #28]
 8004130:	3301      	adds	r3, #1
 8004132:	61fb      	str	r3, [r7, #28]
 8004134:	69fb      	ldr	r3, [r7, #28]
 8004136:	2b0f      	cmp	r3, #15
 8004138:	f67f ae96 	bls.w	8003e68 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800413c:	bf00      	nop
 800413e:	bf00      	nop
 8004140:	3724      	adds	r7, #36	; 0x24
 8004142:	46bd      	mov	sp, r7
 8004144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004148:	4770      	bx	lr
 800414a:	bf00      	nop
 800414c:	40023800 	.word	0x40023800
 8004150:	40013800 	.word	0x40013800
 8004154:	40020000 	.word	0x40020000
 8004158:	40020400 	.word	0x40020400
 800415c:	40020800 	.word	0x40020800
 8004160:	40020c00 	.word	0x40020c00
 8004164:	40021000 	.word	0x40021000
 8004168:	40021400 	.word	0x40021400
 800416c:	40021800 	.word	0x40021800
 8004170:	40013c00 	.word	0x40013c00

08004174 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004174:	b480      	push	{r7}
 8004176:	b083      	sub	sp, #12
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
 800417c:	460b      	mov	r3, r1
 800417e:	807b      	strh	r3, [r7, #2]
 8004180:	4613      	mov	r3, r2
 8004182:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004184:	787b      	ldrb	r3, [r7, #1]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d003      	beq.n	8004192 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800418a:	887a      	ldrh	r2, [r7, #2]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004190:	e003      	b.n	800419a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004192:	887b      	ldrh	r3, [r7, #2]
 8004194:	041a      	lsls	r2, r3, #16
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	619a      	str	r2, [r3, #24]
}
 800419a:	bf00      	nop
 800419c:	370c      	adds	r7, #12
 800419e:	46bd      	mov	sp, r7
 80041a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a4:	4770      	bx	lr
	...

080041a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b084      	sub	sp, #16
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
 80041b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d101      	bne.n	80041bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	e0cc      	b.n	8004356 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80041bc:	4b68      	ldr	r3, [pc, #416]	; (8004360 <HAL_RCC_ClockConfig+0x1b8>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 030f 	and.w	r3, r3, #15
 80041c4:	683a      	ldr	r2, [r7, #0]
 80041c6:	429a      	cmp	r2, r3
 80041c8:	d90c      	bls.n	80041e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041ca:	4b65      	ldr	r3, [pc, #404]	; (8004360 <HAL_RCC_ClockConfig+0x1b8>)
 80041cc:	683a      	ldr	r2, [r7, #0]
 80041ce:	b2d2      	uxtb	r2, r2
 80041d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041d2:	4b63      	ldr	r3, [pc, #396]	; (8004360 <HAL_RCC_ClockConfig+0x1b8>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 030f 	and.w	r3, r3, #15
 80041da:	683a      	ldr	r2, [r7, #0]
 80041dc:	429a      	cmp	r2, r3
 80041de:	d001      	beq.n	80041e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80041e0:	2301      	movs	r3, #1
 80041e2:	e0b8      	b.n	8004356 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 0302 	and.w	r3, r3, #2
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d020      	beq.n	8004232 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0304 	and.w	r3, r3, #4
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d005      	beq.n	8004208 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80041fc:	4b59      	ldr	r3, [pc, #356]	; (8004364 <HAL_RCC_ClockConfig+0x1bc>)
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	4a58      	ldr	r2, [pc, #352]	; (8004364 <HAL_RCC_ClockConfig+0x1bc>)
 8004202:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004206:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f003 0308 	and.w	r3, r3, #8
 8004210:	2b00      	cmp	r3, #0
 8004212:	d005      	beq.n	8004220 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004214:	4b53      	ldr	r3, [pc, #332]	; (8004364 <HAL_RCC_ClockConfig+0x1bc>)
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	4a52      	ldr	r2, [pc, #328]	; (8004364 <HAL_RCC_ClockConfig+0x1bc>)
 800421a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800421e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004220:	4b50      	ldr	r3, [pc, #320]	; (8004364 <HAL_RCC_ClockConfig+0x1bc>)
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	494d      	ldr	r1, [pc, #308]	; (8004364 <HAL_RCC_ClockConfig+0x1bc>)
 800422e:	4313      	orrs	r3, r2
 8004230:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f003 0301 	and.w	r3, r3, #1
 800423a:	2b00      	cmp	r3, #0
 800423c:	d044      	beq.n	80042c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	2b01      	cmp	r3, #1
 8004244:	d107      	bne.n	8004256 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004246:	4b47      	ldr	r3, [pc, #284]	; (8004364 <HAL_RCC_ClockConfig+0x1bc>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800424e:	2b00      	cmp	r3, #0
 8004250:	d119      	bne.n	8004286 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	e07f      	b.n	8004356 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	2b02      	cmp	r3, #2
 800425c:	d003      	beq.n	8004266 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004262:	2b03      	cmp	r3, #3
 8004264:	d107      	bne.n	8004276 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004266:	4b3f      	ldr	r3, [pc, #252]	; (8004364 <HAL_RCC_ClockConfig+0x1bc>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d109      	bne.n	8004286 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e06f      	b.n	8004356 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004276:	4b3b      	ldr	r3, [pc, #236]	; (8004364 <HAL_RCC_ClockConfig+0x1bc>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 0302 	and.w	r3, r3, #2
 800427e:	2b00      	cmp	r3, #0
 8004280:	d101      	bne.n	8004286 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e067      	b.n	8004356 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004286:	4b37      	ldr	r3, [pc, #220]	; (8004364 <HAL_RCC_ClockConfig+0x1bc>)
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	f023 0203 	bic.w	r2, r3, #3
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	4934      	ldr	r1, [pc, #208]	; (8004364 <HAL_RCC_ClockConfig+0x1bc>)
 8004294:	4313      	orrs	r3, r2
 8004296:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004298:	f7fe fc12 	bl	8002ac0 <HAL_GetTick>
 800429c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800429e:	e00a      	b.n	80042b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042a0:	f7fe fc0e 	bl	8002ac0 <HAL_GetTick>
 80042a4:	4602      	mov	r2, r0
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d901      	bls.n	80042b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042b2:	2303      	movs	r3, #3
 80042b4:	e04f      	b.n	8004356 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042b6:	4b2b      	ldr	r3, [pc, #172]	; (8004364 <HAL_RCC_ClockConfig+0x1bc>)
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	f003 020c 	and.w	r2, r3, #12
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	009b      	lsls	r3, r3, #2
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d1eb      	bne.n	80042a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80042c8:	4b25      	ldr	r3, [pc, #148]	; (8004360 <HAL_RCC_ClockConfig+0x1b8>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f003 030f 	and.w	r3, r3, #15
 80042d0:	683a      	ldr	r2, [r7, #0]
 80042d2:	429a      	cmp	r2, r3
 80042d4:	d20c      	bcs.n	80042f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042d6:	4b22      	ldr	r3, [pc, #136]	; (8004360 <HAL_RCC_ClockConfig+0x1b8>)
 80042d8:	683a      	ldr	r2, [r7, #0]
 80042da:	b2d2      	uxtb	r2, r2
 80042dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042de:	4b20      	ldr	r3, [pc, #128]	; (8004360 <HAL_RCC_ClockConfig+0x1b8>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f003 030f 	and.w	r3, r3, #15
 80042e6:	683a      	ldr	r2, [r7, #0]
 80042e8:	429a      	cmp	r2, r3
 80042ea:	d001      	beq.n	80042f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e032      	b.n	8004356 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f003 0304 	and.w	r3, r3, #4
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d008      	beq.n	800430e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80042fc:	4b19      	ldr	r3, [pc, #100]	; (8004364 <HAL_RCC_ClockConfig+0x1bc>)
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	4916      	ldr	r1, [pc, #88]	; (8004364 <HAL_RCC_ClockConfig+0x1bc>)
 800430a:	4313      	orrs	r3, r2
 800430c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 0308 	and.w	r3, r3, #8
 8004316:	2b00      	cmp	r3, #0
 8004318:	d009      	beq.n	800432e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800431a:	4b12      	ldr	r3, [pc, #72]	; (8004364 <HAL_RCC_ClockConfig+0x1bc>)
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	691b      	ldr	r3, [r3, #16]
 8004326:	00db      	lsls	r3, r3, #3
 8004328:	490e      	ldr	r1, [pc, #56]	; (8004364 <HAL_RCC_ClockConfig+0x1bc>)
 800432a:	4313      	orrs	r3, r2
 800432c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800432e:	f000 f855 	bl	80043dc <HAL_RCC_GetSysClockFreq>
 8004332:	4602      	mov	r2, r0
 8004334:	4b0b      	ldr	r3, [pc, #44]	; (8004364 <HAL_RCC_ClockConfig+0x1bc>)
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	091b      	lsrs	r3, r3, #4
 800433a:	f003 030f 	and.w	r3, r3, #15
 800433e:	490a      	ldr	r1, [pc, #40]	; (8004368 <HAL_RCC_ClockConfig+0x1c0>)
 8004340:	5ccb      	ldrb	r3, [r1, r3]
 8004342:	fa22 f303 	lsr.w	r3, r2, r3
 8004346:	4a09      	ldr	r2, [pc, #36]	; (800436c <HAL_RCC_ClockConfig+0x1c4>)
 8004348:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800434a:	4b09      	ldr	r3, [pc, #36]	; (8004370 <HAL_RCC_ClockConfig+0x1c8>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4618      	mov	r0, r3
 8004350:	f7fe fb72 	bl	8002a38 <HAL_InitTick>

  return HAL_OK;
 8004354:	2300      	movs	r3, #0
}
 8004356:	4618      	mov	r0, r3
 8004358:	3710      	adds	r7, #16
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
 800435e:	bf00      	nop
 8004360:	40023c00 	.word	0x40023c00
 8004364:	40023800 	.word	0x40023800
 8004368:	0800a748 	.word	0x0800a748
 800436c:	20000008 	.word	0x20000008
 8004370:	2000000c 	.word	0x2000000c

08004374 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004374:	b480      	push	{r7}
 8004376:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004378:	4b03      	ldr	r3, [pc, #12]	; (8004388 <HAL_RCC_GetHCLKFreq+0x14>)
 800437a:	681b      	ldr	r3, [r3, #0]
}
 800437c:	4618      	mov	r0, r3
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr
 8004386:	bf00      	nop
 8004388:	20000008 	.word	0x20000008

0800438c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004390:	f7ff fff0 	bl	8004374 <HAL_RCC_GetHCLKFreq>
 8004394:	4602      	mov	r2, r0
 8004396:	4b05      	ldr	r3, [pc, #20]	; (80043ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	0a9b      	lsrs	r3, r3, #10
 800439c:	f003 0307 	and.w	r3, r3, #7
 80043a0:	4903      	ldr	r1, [pc, #12]	; (80043b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80043a2:	5ccb      	ldrb	r3, [r1, r3]
 80043a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	bd80      	pop	{r7, pc}
 80043ac:	40023800 	.word	0x40023800
 80043b0:	0800a758 	.word	0x0800a758

080043b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80043b8:	f7ff ffdc 	bl	8004374 <HAL_RCC_GetHCLKFreq>
 80043bc:	4602      	mov	r2, r0
 80043be:	4b05      	ldr	r3, [pc, #20]	; (80043d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	0b5b      	lsrs	r3, r3, #13
 80043c4:	f003 0307 	and.w	r3, r3, #7
 80043c8:	4903      	ldr	r1, [pc, #12]	; (80043d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80043ca:	5ccb      	ldrb	r3, [r1, r3]
 80043cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	bd80      	pop	{r7, pc}
 80043d4:	40023800 	.word	0x40023800
 80043d8:	0800a758 	.word	0x0800a758

080043dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043e0:	b0ae      	sub	sp, #184	; 0xb8
 80043e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80043e4:	2300      	movs	r3, #0
 80043e6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80043ea:	2300      	movs	r3, #0
 80043ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80043f0:	2300      	movs	r3, #0
 80043f2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80043f6:	2300      	movs	r3, #0
 80043f8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80043fc:	2300      	movs	r3, #0
 80043fe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004402:	4bcb      	ldr	r3, [pc, #812]	; (8004730 <HAL_RCC_GetSysClockFreq+0x354>)
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	f003 030c 	and.w	r3, r3, #12
 800440a:	2b0c      	cmp	r3, #12
 800440c:	f200 8206 	bhi.w	800481c <HAL_RCC_GetSysClockFreq+0x440>
 8004410:	a201      	add	r2, pc, #4	; (adr r2, 8004418 <HAL_RCC_GetSysClockFreq+0x3c>)
 8004412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004416:	bf00      	nop
 8004418:	0800444d 	.word	0x0800444d
 800441c:	0800481d 	.word	0x0800481d
 8004420:	0800481d 	.word	0x0800481d
 8004424:	0800481d 	.word	0x0800481d
 8004428:	08004455 	.word	0x08004455
 800442c:	0800481d 	.word	0x0800481d
 8004430:	0800481d 	.word	0x0800481d
 8004434:	0800481d 	.word	0x0800481d
 8004438:	0800445d 	.word	0x0800445d
 800443c:	0800481d 	.word	0x0800481d
 8004440:	0800481d 	.word	0x0800481d
 8004444:	0800481d 	.word	0x0800481d
 8004448:	0800464d 	.word	0x0800464d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800444c:	4bb9      	ldr	r3, [pc, #740]	; (8004734 <HAL_RCC_GetSysClockFreq+0x358>)
 800444e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8004452:	e1e7      	b.n	8004824 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004454:	4bb8      	ldr	r3, [pc, #736]	; (8004738 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004456:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800445a:	e1e3      	b.n	8004824 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800445c:	4bb4      	ldr	r3, [pc, #720]	; (8004730 <HAL_RCC_GetSysClockFreq+0x354>)
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004464:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004468:	4bb1      	ldr	r3, [pc, #708]	; (8004730 <HAL_RCC_GetSysClockFreq+0x354>)
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004470:	2b00      	cmp	r3, #0
 8004472:	d071      	beq.n	8004558 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004474:	4bae      	ldr	r3, [pc, #696]	; (8004730 <HAL_RCC_GetSysClockFreq+0x354>)
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	099b      	lsrs	r3, r3, #6
 800447a:	2200      	movs	r2, #0
 800447c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004480:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8004484:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004488:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800448c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004490:	2300      	movs	r3, #0
 8004492:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004496:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800449a:	4622      	mov	r2, r4
 800449c:	462b      	mov	r3, r5
 800449e:	f04f 0000 	mov.w	r0, #0
 80044a2:	f04f 0100 	mov.w	r1, #0
 80044a6:	0159      	lsls	r1, r3, #5
 80044a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80044ac:	0150      	lsls	r0, r2, #5
 80044ae:	4602      	mov	r2, r0
 80044b0:	460b      	mov	r3, r1
 80044b2:	4621      	mov	r1, r4
 80044b4:	1a51      	subs	r1, r2, r1
 80044b6:	6439      	str	r1, [r7, #64]	; 0x40
 80044b8:	4629      	mov	r1, r5
 80044ba:	eb63 0301 	sbc.w	r3, r3, r1
 80044be:	647b      	str	r3, [r7, #68]	; 0x44
 80044c0:	f04f 0200 	mov.w	r2, #0
 80044c4:	f04f 0300 	mov.w	r3, #0
 80044c8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80044cc:	4649      	mov	r1, r9
 80044ce:	018b      	lsls	r3, r1, #6
 80044d0:	4641      	mov	r1, r8
 80044d2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80044d6:	4641      	mov	r1, r8
 80044d8:	018a      	lsls	r2, r1, #6
 80044da:	4641      	mov	r1, r8
 80044dc:	1a51      	subs	r1, r2, r1
 80044de:	63b9      	str	r1, [r7, #56]	; 0x38
 80044e0:	4649      	mov	r1, r9
 80044e2:	eb63 0301 	sbc.w	r3, r3, r1
 80044e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80044e8:	f04f 0200 	mov.w	r2, #0
 80044ec:	f04f 0300 	mov.w	r3, #0
 80044f0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80044f4:	4649      	mov	r1, r9
 80044f6:	00cb      	lsls	r3, r1, #3
 80044f8:	4641      	mov	r1, r8
 80044fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80044fe:	4641      	mov	r1, r8
 8004500:	00ca      	lsls	r2, r1, #3
 8004502:	4610      	mov	r0, r2
 8004504:	4619      	mov	r1, r3
 8004506:	4603      	mov	r3, r0
 8004508:	4622      	mov	r2, r4
 800450a:	189b      	adds	r3, r3, r2
 800450c:	633b      	str	r3, [r7, #48]	; 0x30
 800450e:	462b      	mov	r3, r5
 8004510:	460a      	mov	r2, r1
 8004512:	eb42 0303 	adc.w	r3, r2, r3
 8004516:	637b      	str	r3, [r7, #52]	; 0x34
 8004518:	f04f 0200 	mov.w	r2, #0
 800451c:	f04f 0300 	mov.w	r3, #0
 8004520:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004524:	4629      	mov	r1, r5
 8004526:	024b      	lsls	r3, r1, #9
 8004528:	4621      	mov	r1, r4
 800452a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800452e:	4621      	mov	r1, r4
 8004530:	024a      	lsls	r2, r1, #9
 8004532:	4610      	mov	r0, r2
 8004534:	4619      	mov	r1, r3
 8004536:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800453a:	2200      	movs	r2, #0
 800453c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004540:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004544:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8004548:	f7fc fb9e 	bl	8000c88 <__aeabi_uldivmod>
 800454c:	4602      	mov	r2, r0
 800454e:	460b      	mov	r3, r1
 8004550:	4613      	mov	r3, r2
 8004552:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004556:	e067      	b.n	8004628 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004558:	4b75      	ldr	r3, [pc, #468]	; (8004730 <HAL_RCC_GetSysClockFreq+0x354>)
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	099b      	lsrs	r3, r3, #6
 800455e:	2200      	movs	r2, #0
 8004560:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004564:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8004568:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800456c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004570:	67bb      	str	r3, [r7, #120]	; 0x78
 8004572:	2300      	movs	r3, #0
 8004574:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004576:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800457a:	4622      	mov	r2, r4
 800457c:	462b      	mov	r3, r5
 800457e:	f04f 0000 	mov.w	r0, #0
 8004582:	f04f 0100 	mov.w	r1, #0
 8004586:	0159      	lsls	r1, r3, #5
 8004588:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800458c:	0150      	lsls	r0, r2, #5
 800458e:	4602      	mov	r2, r0
 8004590:	460b      	mov	r3, r1
 8004592:	4621      	mov	r1, r4
 8004594:	1a51      	subs	r1, r2, r1
 8004596:	62b9      	str	r1, [r7, #40]	; 0x28
 8004598:	4629      	mov	r1, r5
 800459a:	eb63 0301 	sbc.w	r3, r3, r1
 800459e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045a0:	f04f 0200 	mov.w	r2, #0
 80045a4:	f04f 0300 	mov.w	r3, #0
 80045a8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80045ac:	4649      	mov	r1, r9
 80045ae:	018b      	lsls	r3, r1, #6
 80045b0:	4641      	mov	r1, r8
 80045b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80045b6:	4641      	mov	r1, r8
 80045b8:	018a      	lsls	r2, r1, #6
 80045ba:	4641      	mov	r1, r8
 80045bc:	ebb2 0a01 	subs.w	sl, r2, r1
 80045c0:	4649      	mov	r1, r9
 80045c2:	eb63 0b01 	sbc.w	fp, r3, r1
 80045c6:	f04f 0200 	mov.w	r2, #0
 80045ca:	f04f 0300 	mov.w	r3, #0
 80045ce:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80045d2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80045d6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80045da:	4692      	mov	sl, r2
 80045dc:	469b      	mov	fp, r3
 80045de:	4623      	mov	r3, r4
 80045e0:	eb1a 0303 	adds.w	r3, sl, r3
 80045e4:	623b      	str	r3, [r7, #32]
 80045e6:	462b      	mov	r3, r5
 80045e8:	eb4b 0303 	adc.w	r3, fp, r3
 80045ec:	627b      	str	r3, [r7, #36]	; 0x24
 80045ee:	f04f 0200 	mov.w	r2, #0
 80045f2:	f04f 0300 	mov.w	r3, #0
 80045f6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80045fa:	4629      	mov	r1, r5
 80045fc:	028b      	lsls	r3, r1, #10
 80045fe:	4621      	mov	r1, r4
 8004600:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004604:	4621      	mov	r1, r4
 8004606:	028a      	lsls	r2, r1, #10
 8004608:	4610      	mov	r0, r2
 800460a:	4619      	mov	r1, r3
 800460c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004610:	2200      	movs	r2, #0
 8004612:	673b      	str	r3, [r7, #112]	; 0x70
 8004614:	677a      	str	r2, [r7, #116]	; 0x74
 8004616:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800461a:	f7fc fb35 	bl	8000c88 <__aeabi_uldivmod>
 800461e:	4602      	mov	r2, r0
 8004620:	460b      	mov	r3, r1
 8004622:	4613      	mov	r3, r2
 8004624:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004628:	4b41      	ldr	r3, [pc, #260]	; (8004730 <HAL_RCC_GetSysClockFreq+0x354>)
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	0c1b      	lsrs	r3, r3, #16
 800462e:	f003 0303 	and.w	r3, r3, #3
 8004632:	3301      	adds	r3, #1
 8004634:	005b      	lsls	r3, r3, #1
 8004636:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800463a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800463e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004642:	fbb2 f3f3 	udiv	r3, r2, r3
 8004646:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800464a:	e0eb      	b.n	8004824 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800464c:	4b38      	ldr	r3, [pc, #224]	; (8004730 <HAL_RCC_GetSysClockFreq+0x354>)
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004654:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004658:	4b35      	ldr	r3, [pc, #212]	; (8004730 <HAL_RCC_GetSysClockFreq+0x354>)
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004660:	2b00      	cmp	r3, #0
 8004662:	d06b      	beq.n	800473c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004664:	4b32      	ldr	r3, [pc, #200]	; (8004730 <HAL_RCC_GetSysClockFreq+0x354>)
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	099b      	lsrs	r3, r3, #6
 800466a:	2200      	movs	r2, #0
 800466c:	66bb      	str	r3, [r7, #104]	; 0x68
 800466e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004670:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004672:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004676:	663b      	str	r3, [r7, #96]	; 0x60
 8004678:	2300      	movs	r3, #0
 800467a:	667b      	str	r3, [r7, #100]	; 0x64
 800467c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8004680:	4622      	mov	r2, r4
 8004682:	462b      	mov	r3, r5
 8004684:	f04f 0000 	mov.w	r0, #0
 8004688:	f04f 0100 	mov.w	r1, #0
 800468c:	0159      	lsls	r1, r3, #5
 800468e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004692:	0150      	lsls	r0, r2, #5
 8004694:	4602      	mov	r2, r0
 8004696:	460b      	mov	r3, r1
 8004698:	4621      	mov	r1, r4
 800469a:	1a51      	subs	r1, r2, r1
 800469c:	61b9      	str	r1, [r7, #24]
 800469e:	4629      	mov	r1, r5
 80046a0:	eb63 0301 	sbc.w	r3, r3, r1
 80046a4:	61fb      	str	r3, [r7, #28]
 80046a6:	f04f 0200 	mov.w	r2, #0
 80046aa:	f04f 0300 	mov.w	r3, #0
 80046ae:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80046b2:	4659      	mov	r1, fp
 80046b4:	018b      	lsls	r3, r1, #6
 80046b6:	4651      	mov	r1, sl
 80046b8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80046bc:	4651      	mov	r1, sl
 80046be:	018a      	lsls	r2, r1, #6
 80046c0:	4651      	mov	r1, sl
 80046c2:	ebb2 0801 	subs.w	r8, r2, r1
 80046c6:	4659      	mov	r1, fp
 80046c8:	eb63 0901 	sbc.w	r9, r3, r1
 80046cc:	f04f 0200 	mov.w	r2, #0
 80046d0:	f04f 0300 	mov.w	r3, #0
 80046d4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80046d8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80046dc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80046e0:	4690      	mov	r8, r2
 80046e2:	4699      	mov	r9, r3
 80046e4:	4623      	mov	r3, r4
 80046e6:	eb18 0303 	adds.w	r3, r8, r3
 80046ea:	613b      	str	r3, [r7, #16]
 80046ec:	462b      	mov	r3, r5
 80046ee:	eb49 0303 	adc.w	r3, r9, r3
 80046f2:	617b      	str	r3, [r7, #20]
 80046f4:	f04f 0200 	mov.w	r2, #0
 80046f8:	f04f 0300 	mov.w	r3, #0
 80046fc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004700:	4629      	mov	r1, r5
 8004702:	024b      	lsls	r3, r1, #9
 8004704:	4621      	mov	r1, r4
 8004706:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800470a:	4621      	mov	r1, r4
 800470c:	024a      	lsls	r2, r1, #9
 800470e:	4610      	mov	r0, r2
 8004710:	4619      	mov	r1, r3
 8004712:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004716:	2200      	movs	r2, #0
 8004718:	65bb      	str	r3, [r7, #88]	; 0x58
 800471a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800471c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004720:	f7fc fab2 	bl	8000c88 <__aeabi_uldivmod>
 8004724:	4602      	mov	r2, r0
 8004726:	460b      	mov	r3, r1
 8004728:	4613      	mov	r3, r2
 800472a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800472e:	e065      	b.n	80047fc <HAL_RCC_GetSysClockFreq+0x420>
 8004730:	40023800 	.word	0x40023800
 8004734:	00f42400 	.word	0x00f42400
 8004738:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800473c:	4b3d      	ldr	r3, [pc, #244]	; (8004834 <HAL_RCC_GetSysClockFreq+0x458>)
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	099b      	lsrs	r3, r3, #6
 8004742:	2200      	movs	r2, #0
 8004744:	4618      	mov	r0, r3
 8004746:	4611      	mov	r1, r2
 8004748:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800474c:	653b      	str	r3, [r7, #80]	; 0x50
 800474e:	2300      	movs	r3, #0
 8004750:	657b      	str	r3, [r7, #84]	; 0x54
 8004752:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8004756:	4642      	mov	r2, r8
 8004758:	464b      	mov	r3, r9
 800475a:	f04f 0000 	mov.w	r0, #0
 800475e:	f04f 0100 	mov.w	r1, #0
 8004762:	0159      	lsls	r1, r3, #5
 8004764:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004768:	0150      	lsls	r0, r2, #5
 800476a:	4602      	mov	r2, r0
 800476c:	460b      	mov	r3, r1
 800476e:	4641      	mov	r1, r8
 8004770:	1a51      	subs	r1, r2, r1
 8004772:	60b9      	str	r1, [r7, #8]
 8004774:	4649      	mov	r1, r9
 8004776:	eb63 0301 	sbc.w	r3, r3, r1
 800477a:	60fb      	str	r3, [r7, #12]
 800477c:	f04f 0200 	mov.w	r2, #0
 8004780:	f04f 0300 	mov.w	r3, #0
 8004784:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004788:	4659      	mov	r1, fp
 800478a:	018b      	lsls	r3, r1, #6
 800478c:	4651      	mov	r1, sl
 800478e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004792:	4651      	mov	r1, sl
 8004794:	018a      	lsls	r2, r1, #6
 8004796:	4651      	mov	r1, sl
 8004798:	1a54      	subs	r4, r2, r1
 800479a:	4659      	mov	r1, fp
 800479c:	eb63 0501 	sbc.w	r5, r3, r1
 80047a0:	f04f 0200 	mov.w	r2, #0
 80047a4:	f04f 0300 	mov.w	r3, #0
 80047a8:	00eb      	lsls	r3, r5, #3
 80047aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047ae:	00e2      	lsls	r2, r4, #3
 80047b0:	4614      	mov	r4, r2
 80047b2:	461d      	mov	r5, r3
 80047b4:	4643      	mov	r3, r8
 80047b6:	18e3      	adds	r3, r4, r3
 80047b8:	603b      	str	r3, [r7, #0]
 80047ba:	464b      	mov	r3, r9
 80047bc:	eb45 0303 	adc.w	r3, r5, r3
 80047c0:	607b      	str	r3, [r7, #4]
 80047c2:	f04f 0200 	mov.w	r2, #0
 80047c6:	f04f 0300 	mov.w	r3, #0
 80047ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80047ce:	4629      	mov	r1, r5
 80047d0:	028b      	lsls	r3, r1, #10
 80047d2:	4621      	mov	r1, r4
 80047d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80047d8:	4621      	mov	r1, r4
 80047da:	028a      	lsls	r2, r1, #10
 80047dc:	4610      	mov	r0, r2
 80047de:	4619      	mov	r1, r3
 80047e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80047e4:	2200      	movs	r2, #0
 80047e6:	64bb      	str	r3, [r7, #72]	; 0x48
 80047e8:	64fa      	str	r2, [r7, #76]	; 0x4c
 80047ea:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80047ee:	f7fc fa4b 	bl	8000c88 <__aeabi_uldivmod>
 80047f2:	4602      	mov	r2, r0
 80047f4:	460b      	mov	r3, r1
 80047f6:	4613      	mov	r3, r2
 80047f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80047fc:	4b0d      	ldr	r3, [pc, #52]	; (8004834 <HAL_RCC_GetSysClockFreq+0x458>)
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	0f1b      	lsrs	r3, r3, #28
 8004802:	f003 0307 	and.w	r3, r3, #7
 8004806:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800480a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800480e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004812:	fbb2 f3f3 	udiv	r3, r2, r3
 8004816:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800481a:	e003      	b.n	8004824 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800481c:	4b06      	ldr	r3, [pc, #24]	; (8004838 <HAL_RCC_GetSysClockFreq+0x45c>)
 800481e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004822:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004824:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8004828:	4618      	mov	r0, r3
 800482a:	37b8      	adds	r7, #184	; 0xb8
 800482c:	46bd      	mov	sp, r7
 800482e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004832:	bf00      	nop
 8004834:	40023800 	.word	0x40023800
 8004838:	00f42400 	.word	0x00f42400

0800483c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b086      	sub	sp, #24
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d101      	bne.n	800484e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	e28d      	b.n	8004d6a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f003 0301 	and.w	r3, r3, #1
 8004856:	2b00      	cmp	r3, #0
 8004858:	f000 8083 	beq.w	8004962 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800485c:	4b94      	ldr	r3, [pc, #592]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	f003 030c 	and.w	r3, r3, #12
 8004864:	2b04      	cmp	r3, #4
 8004866:	d019      	beq.n	800489c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004868:	4b91      	ldr	r3, [pc, #580]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004870:	2b08      	cmp	r3, #8
 8004872:	d106      	bne.n	8004882 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004874:	4b8e      	ldr	r3, [pc, #568]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800487c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004880:	d00c      	beq.n	800489c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004882:	4b8b      	ldr	r3, [pc, #556]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800488a:	2b0c      	cmp	r3, #12
 800488c:	d112      	bne.n	80048b4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800488e:	4b88      	ldr	r3, [pc, #544]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004896:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800489a:	d10b      	bne.n	80048b4 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800489c:	4b84      	ldr	r3, [pc, #528]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d05b      	beq.n	8004960 <HAL_RCC_OscConfig+0x124>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d157      	bne.n	8004960 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e25a      	b.n	8004d6a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048bc:	d106      	bne.n	80048cc <HAL_RCC_OscConfig+0x90>
 80048be:	4b7c      	ldr	r3, [pc, #496]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a7b      	ldr	r2, [pc, #492]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 80048c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048c8:	6013      	str	r3, [r2, #0]
 80048ca:	e01d      	b.n	8004908 <HAL_RCC_OscConfig+0xcc>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048d4:	d10c      	bne.n	80048f0 <HAL_RCC_OscConfig+0xb4>
 80048d6:	4b76      	ldr	r3, [pc, #472]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a75      	ldr	r2, [pc, #468]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 80048dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048e0:	6013      	str	r3, [r2, #0]
 80048e2:	4b73      	ldr	r3, [pc, #460]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a72      	ldr	r2, [pc, #456]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 80048e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048ec:	6013      	str	r3, [r2, #0]
 80048ee:	e00b      	b.n	8004908 <HAL_RCC_OscConfig+0xcc>
 80048f0:	4b6f      	ldr	r3, [pc, #444]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a6e      	ldr	r2, [pc, #440]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 80048f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048fa:	6013      	str	r3, [r2, #0]
 80048fc:	4b6c      	ldr	r3, [pc, #432]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a6b      	ldr	r2, [pc, #428]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 8004902:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004906:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d013      	beq.n	8004938 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004910:	f7fe f8d6 	bl	8002ac0 <HAL_GetTick>
 8004914:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004916:	e008      	b.n	800492a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004918:	f7fe f8d2 	bl	8002ac0 <HAL_GetTick>
 800491c:	4602      	mov	r2, r0
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	1ad3      	subs	r3, r2, r3
 8004922:	2b64      	cmp	r3, #100	; 0x64
 8004924:	d901      	bls.n	800492a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004926:	2303      	movs	r3, #3
 8004928:	e21f      	b.n	8004d6a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800492a:	4b61      	ldr	r3, [pc, #388]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004932:	2b00      	cmp	r3, #0
 8004934:	d0f0      	beq.n	8004918 <HAL_RCC_OscConfig+0xdc>
 8004936:	e014      	b.n	8004962 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004938:	f7fe f8c2 	bl	8002ac0 <HAL_GetTick>
 800493c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800493e:	e008      	b.n	8004952 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004940:	f7fe f8be 	bl	8002ac0 <HAL_GetTick>
 8004944:	4602      	mov	r2, r0
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	1ad3      	subs	r3, r2, r3
 800494a:	2b64      	cmp	r3, #100	; 0x64
 800494c:	d901      	bls.n	8004952 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800494e:	2303      	movs	r3, #3
 8004950:	e20b      	b.n	8004d6a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004952:	4b57      	ldr	r3, [pc, #348]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800495a:	2b00      	cmp	r3, #0
 800495c:	d1f0      	bne.n	8004940 <HAL_RCC_OscConfig+0x104>
 800495e:	e000      	b.n	8004962 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004960:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f003 0302 	and.w	r3, r3, #2
 800496a:	2b00      	cmp	r3, #0
 800496c:	d06f      	beq.n	8004a4e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800496e:	4b50      	ldr	r3, [pc, #320]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	f003 030c 	and.w	r3, r3, #12
 8004976:	2b00      	cmp	r3, #0
 8004978:	d017      	beq.n	80049aa <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800497a:	4b4d      	ldr	r3, [pc, #308]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004982:	2b08      	cmp	r3, #8
 8004984:	d105      	bne.n	8004992 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004986:	4b4a      	ldr	r3, [pc, #296]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800498e:	2b00      	cmp	r3, #0
 8004990:	d00b      	beq.n	80049aa <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004992:	4b47      	ldr	r3, [pc, #284]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800499a:	2b0c      	cmp	r3, #12
 800499c:	d11c      	bne.n	80049d8 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800499e:	4b44      	ldr	r3, [pc, #272]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d116      	bne.n	80049d8 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049aa:	4b41      	ldr	r3, [pc, #260]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f003 0302 	and.w	r3, r3, #2
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d005      	beq.n	80049c2 <HAL_RCC_OscConfig+0x186>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	68db      	ldr	r3, [r3, #12]
 80049ba:	2b01      	cmp	r3, #1
 80049bc:	d001      	beq.n	80049c2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e1d3      	b.n	8004d6a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049c2:	4b3b      	ldr	r3, [pc, #236]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	691b      	ldr	r3, [r3, #16]
 80049ce:	00db      	lsls	r3, r3, #3
 80049d0:	4937      	ldr	r1, [pc, #220]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 80049d2:	4313      	orrs	r3, r2
 80049d4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049d6:	e03a      	b.n	8004a4e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d020      	beq.n	8004a22 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049e0:	4b34      	ldr	r3, [pc, #208]	; (8004ab4 <HAL_RCC_OscConfig+0x278>)
 80049e2:	2201      	movs	r2, #1
 80049e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049e6:	f7fe f86b 	bl	8002ac0 <HAL_GetTick>
 80049ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049ec:	e008      	b.n	8004a00 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049ee:	f7fe f867 	bl	8002ac0 <HAL_GetTick>
 80049f2:	4602      	mov	r2, r0
 80049f4:	693b      	ldr	r3, [r7, #16]
 80049f6:	1ad3      	subs	r3, r2, r3
 80049f8:	2b02      	cmp	r3, #2
 80049fa:	d901      	bls.n	8004a00 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80049fc:	2303      	movs	r3, #3
 80049fe:	e1b4      	b.n	8004d6a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a00:	4b2b      	ldr	r3, [pc, #172]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 0302 	and.w	r3, r3, #2
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d0f0      	beq.n	80049ee <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a0c:	4b28      	ldr	r3, [pc, #160]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	691b      	ldr	r3, [r3, #16]
 8004a18:	00db      	lsls	r3, r3, #3
 8004a1a:	4925      	ldr	r1, [pc, #148]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	600b      	str	r3, [r1, #0]
 8004a20:	e015      	b.n	8004a4e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a22:	4b24      	ldr	r3, [pc, #144]	; (8004ab4 <HAL_RCC_OscConfig+0x278>)
 8004a24:	2200      	movs	r2, #0
 8004a26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a28:	f7fe f84a 	bl	8002ac0 <HAL_GetTick>
 8004a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a2e:	e008      	b.n	8004a42 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a30:	f7fe f846 	bl	8002ac0 <HAL_GetTick>
 8004a34:	4602      	mov	r2, r0
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	1ad3      	subs	r3, r2, r3
 8004a3a:	2b02      	cmp	r3, #2
 8004a3c:	d901      	bls.n	8004a42 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004a3e:	2303      	movs	r3, #3
 8004a40:	e193      	b.n	8004d6a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a42:	4b1b      	ldr	r3, [pc, #108]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 0302 	and.w	r3, r3, #2
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d1f0      	bne.n	8004a30 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f003 0308 	and.w	r3, r3, #8
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d036      	beq.n	8004ac8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	695b      	ldr	r3, [r3, #20]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d016      	beq.n	8004a90 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a62:	4b15      	ldr	r3, [pc, #84]	; (8004ab8 <HAL_RCC_OscConfig+0x27c>)
 8004a64:	2201      	movs	r2, #1
 8004a66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a68:	f7fe f82a 	bl	8002ac0 <HAL_GetTick>
 8004a6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a6e:	e008      	b.n	8004a82 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a70:	f7fe f826 	bl	8002ac0 <HAL_GetTick>
 8004a74:	4602      	mov	r2, r0
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	1ad3      	subs	r3, r2, r3
 8004a7a:	2b02      	cmp	r3, #2
 8004a7c:	d901      	bls.n	8004a82 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004a7e:	2303      	movs	r3, #3
 8004a80:	e173      	b.n	8004d6a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a82:	4b0b      	ldr	r3, [pc, #44]	; (8004ab0 <HAL_RCC_OscConfig+0x274>)
 8004a84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a86:	f003 0302 	and.w	r3, r3, #2
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d0f0      	beq.n	8004a70 <HAL_RCC_OscConfig+0x234>
 8004a8e:	e01b      	b.n	8004ac8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a90:	4b09      	ldr	r3, [pc, #36]	; (8004ab8 <HAL_RCC_OscConfig+0x27c>)
 8004a92:	2200      	movs	r2, #0
 8004a94:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a96:	f7fe f813 	bl	8002ac0 <HAL_GetTick>
 8004a9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a9c:	e00e      	b.n	8004abc <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a9e:	f7fe f80f 	bl	8002ac0 <HAL_GetTick>
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	1ad3      	subs	r3, r2, r3
 8004aa8:	2b02      	cmp	r3, #2
 8004aaa:	d907      	bls.n	8004abc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004aac:	2303      	movs	r3, #3
 8004aae:	e15c      	b.n	8004d6a <HAL_RCC_OscConfig+0x52e>
 8004ab0:	40023800 	.word	0x40023800
 8004ab4:	42470000 	.word	0x42470000
 8004ab8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004abc:	4b8a      	ldr	r3, [pc, #552]	; (8004ce8 <HAL_RCC_OscConfig+0x4ac>)
 8004abe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ac0:	f003 0302 	and.w	r3, r3, #2
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d1ea      	bne.n	8004a9e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f003 0304 	and.w	r3, r3, #4
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	f000 8097 	beq.w	8004c04 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ada:	4b83      	ldr	r3, [pc, #524]	; (8004ce8 <HAL_RCC_OscConfig+0x4ac>)
 8004adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ade:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d10f      	bne.n	8004b06 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	60bb      	str	r3, [r7, #8]
 8004aea:	4b7f      	ldr	r3, [pc, #508]	; (8004ce8 <HAL_RCC_OscConfig+0x4ac>)
 8004aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aee:	4a7e      	ldr	r2, [pc, #504]	; (8004ce8 <HAL_RCC_OscConfig+0x4ac>)
 8004af0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004af4:	6413      	str	r3, [r2, #64]	; 0x40
 8004af6:	4b7c      	ldr	r3, [pc, #496]	; (8004ce8 <HAL_RCC_OscConfig+0x4ac>)
 8004af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004afa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004afe:	60bb      	str	r3, [r7, #8]
 8004b00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b02:	2301      	movs	r3, #1
 8004b04:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b06:	4b79      	ldr	r3, [pc, #484]	; (8004cec <HAL_RCC_OscConfig+0x4b0>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d118      	bne.n	8004b44 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b12:	4b76      	ldr	r3, [pc, #472]	; (8004cec <HAL_RCC_OscConfig+0x4b0>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a75      	ldr	r2, [pc, #468]	; (8004cec <HAL_RCC_OscConfig+0x4b0>)
 8004b18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b1e:	f7fd ffcf 	bl	8002ac0 <HAL_GetTick>
 8004b22:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b24:	e008      	b.n	8004b38 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b26:	f7fd ffcb 	bl	8002ac0 <HAL_GetTick>
 8004b2a:	4602      	mov	r2, r0
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	1ad3      	subs	r3, r2, r3
 8004b30:	2b02      	cmp	r3, #2
 8004b32:	d901      	bls.n	8004b38 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004b34:	2303      	movs	r3, #3
 8004b36:	e118      	b.n	8004d6a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b38:	4b6c      	ldr	r3, [pc, #432]	; (8004cec <HAL_RCC_OscConfig+0x4b0>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d0f0      	beq.n	8004b26 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	2b01      	cmp	r3, #1
 8004b4a:	d106      	bne.n	8004b5a <HAL_RCC_OscConfig+0x31e>
 8004b4c:	4b66      	ldr	r3, [pc, #408]	; (8004ce8 <HAL_RCC_OscConfig+0x4ac>)
 8004b4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b50:	4a65      	ldr	r2, [pc, #404]	; (8004ce8 <HAL_RCC_OscConfig+0x4ac>)
 8004b52:	f043 0301 	orr.w	r3, r3, #1
 8004b56:	6713      	str	r3, [r2, #112]	; 0x70
 8004b58:	e01c      	b.n	8004b94 <HAL_RCC_OscConfig+0x358>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	2b05      	cmp	r3, #5
 8004b60:	d10c      	bne.n	8004b7c <HAL_RCC_OscConfig+0x340>
 8004b62:	4b61      	ldr	r3, [pc, #388]	; (8004ce8 <HAL_RCC_OscConfig+0x4ac>)
 8004b64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b66:	4a60      	ldr	r2, [pc, #384]	; (8004ce8 <HAL_RCC_OscConfig+0x4ac>)
 8004b68:	f043 0304 	orr.w	r3, r3, #4
 8004b6c:	6713      	str	r3, [r2, #112]	; 0x70
 8004b6e:	4b5e      	ldr	r3, [pc, #376]	; (8004ce8 <HAL_RCC_OscConfig+0x4ac>)
 8004b70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b72:	4a5d      	ldr	r2, [pc, #372]	; (8004ce8 <HAL_RCC_OscConfig+0x4ac>)
 8004b74:	f043 0301 	orr.w	r3, r3, #1
 8004b78:	6713      	str	r3, [r2, #112]	; 0x70
 8004b7a:	e00b      	b.n	8004b94 <HAL_RCC_OscConfig+0x358>
 8004b7c:	4b5a      	ldr	r3, [pc, #360]	; (8004ce8 <HAL_RCC_OscConfig+0x4ac>)
 8004b7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b80:	4a59      	ldr	r2, [pc, #356]	; (8004ce8 <HAL_RCC_OscConfig+0x4ac>)
 8004b82:	f023 0301 	bic.w	r3, r3, #1
 8004b86:	6713      	str	r3, [r2, #112]	; 0x70
 8004b88:	4b57      	ldr	r3, [pc, #348]	; (8004ce8 <HAL_RCC_OscConfig+0x4ac>)
 8004b8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b8c:	4a56      	ldr	r2, [pc, #344]	; (8004ce8 <HAL_RCC_OscConfig+0x4ac>)
 8004b8e:	f023 0304 	bic.w	r3, r3, #4
 8004b92:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d015      	beq.n	8004bc8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b9c:	f7fd ff90 	bl	8002ac0 <HAL_GetTick>
 8004ba0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ba2:	e00a      	b.n	8004bba <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ba4:	f7fd ff8c 	bl	8002ac0 <HAL_GetTick>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d901      	bls.n	8004bba <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	e0d7      	b.n	8004d6a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bba:	4b4b      	ldr	r3, [pc, #300]	; (8004ce8 <HAL_RCC_OscConfig+0x4ac>)
 8004bbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bbe:	f003 0302 	and.w	r3, r3, #2
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d0ee      	beq.n	8004ba4 <HAL_RCC_OscConfig+0x368>
 8004bc6:	e014      	b.n	8004bf2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bc8:	f7fd ff7a 	bl	8002ac0 <HAL_GetTick>
 8004bcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bce:	e00a      	b.n	8004be6 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bd0:	f7fd ff76 	bl	8002ac0 <HAL_GetTick>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d901      	bls.n	8004be6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004be2:	2303      	movs	r3, #3
 8004be4:	e0c1      	b.n	8004d6a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004be6:	4b40      	ldr	r3, [pc, #256]	; (8004ce8 <HAL_RCC_OscConfig+0x4ac>)
 8004be8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bea:	f003 0302 	and.w	r3, r3, #2
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d1ee      	bne.n	8004bd0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004bf2:	7dfb      	ldrb	r3, [r7, #23]
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d105      	bne.n	8004c04 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bf8:	4b3b      	ldr	r3, [pc, #236]	; (8004ce8 <HAL_RCC_OscConfig+0x4ac>)
 8004bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bfc:	4a3a      	ldr	r2, [pc, #232]	; (8004ce8 <HAL_RCC_OscConfig+0x4ac>)
 8004bfe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c02:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	699b      	ldr	r3, [r3, #24]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	f000 80ad 	beq.w	8004d68 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c0e:	4b36      	ldr	r3, [pc, #216]	; (8004ce8 <HAL_RCC_OscConfig+0x4ac>)
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	f003 030c 	and.w	r3, r3, #12
 8004c16:	2b08      	cmp	r3, #8
 8004c18:	d060      	beq.n	8004cdc <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	699b      	ldr	r3, [r3, #24]
 8004c1e:	2b02      	cmp	r3, #2
 8004c20:	d145      	bne.n	8004cae <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c22:	4b33      	ldr	r3, [pc, #204]	; (8004cf0 <HAL_RCC_OscConfig+0x4b4>)
 8004c24:	2200      	movs	r2, #0
 8004c26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c28:	f7fd ff4a 	bl	8002ac0 <HAL_GetTick>
 8004c2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c2e:	e008      	b.n	8004c42 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c30:	f7fd ff46 	bl	8002ac0 <HAL_GetTick>
 8004c34:	4602      	mov	r2, r0
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	1ad3      	subs	r3, r2, r3
 8004c3a:	2b02      	cmp	r3, #2
 8004c3c:	d901      	bls.n	8004c42 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004c3e:	2303      	movs	r3, #3
 8004c40:	e093      	b.n	8004d6a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c42:	4b29      	ldr	r3, [pc, #164]	; (8004ce8 <HAL_RCC_OscConfig+0x4ac>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d1f0      	bne.n	8004c30 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	69da      	ldr	r2, [r3, #28]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6a1b      	ldr	r3, [r3, #32]
 8004c56:	431a      	orrs	r2, r3
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c5c:	019b      	lsls	r3, r3, #6
 8004c5e:	431a      	orrs	r2, r3
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c64:	085b      	lsrs	r3, r3, #1
 8004c66:	3b01      	subs	r3, #1
 8004c68:	041b      	lsls	r3, r3, #16
 8004c6a:	431a      	orrs	r2, r3
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c70:	061b      	lsls	r3, r3, #24
 8004c72:	431a      	orrs	r2, r3
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c78:	071b      	lsls	r3, r3, #28
 8004c7a:	491b      	ldr	r1, [pc, #108]	; (8004ce8 <HAL_RCC_OscConfig+0x4ac>)
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c80:	4b1b      	ldr	r3, [pc, #108]	; (8004cf0 <HAL_RCC_OscConfig+0x4b4>)
 8004c82:	2201      	movs	r2, #1
 8004c84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c86:	f7fd ff1b 	bl	8002ac0 <HAL_GetTick>
 8004c8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c8c:	e008      	b.n	8004ca0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c8e:	f7fd ff17 	bl	8002ac0 <HAL_GetTick>
 8004c92:	4602      	mov	r2, r0
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	1ad3      	subs	r3, r2, r3
 8004c98:	2b02      	cmp	r3, #2
 8004c9a:	d901      	bls.n	8004ca0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004c9c:	2303      	movs	r3, #3
 8004c9e:	e064      	b.n	8004d6a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ca0:	4b11      	ldr	r3, [pc, #68]	; (8004ce8 <HAL_RCC_OscConfig+0x4ac>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d0f0      	beq.n	8004c8e <HAL_RCC_OscConfig+0x452>
 8004cac:	e05c      	b.n	8004d68 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cae:	4b10      	ldr	r3, [pc, #64]	; (8004cf0 <HAL_RCC_OscConfig+0x4b4>)
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cb4:	f7fd ff04 	bl	8002ac0 <HAL_GetTick>
 8004cb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cba:	e008      	b.n	8004cce <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004cbc:	f7fd ff00 	bl	8002ac0 <HAL_GetTick>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	2b02      	cmp	r3, #2
 8004cc8:	d901      	bls.n	8004cce <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004cca:	2303      	movs	r3, #3
 8004ccc:	e04d      	b.n	8004d6a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cce:	4b06      	ldr	r3, [pc, #24]	; (8004ce8 <HAL_RCC_OscConfig+0x4ac>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d1f0      	bne.n	8004cbc <HAL_RCC_OscConfig+0x480>
 8004cda:	e045      	b.n	8004d68 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	699b      	ldr	r3, [r3, #24]
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d107      	bne.n	8004cf4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e040      	b.n	8004d6a <HAL_RCC_OscConfig+0x52e>
 8004ce8:	40023800 	.word	0x40023800
 8004cec:	40007000 	.word	0x40007000
 8004cf0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004cf4:	4b1f      	ldr	r3, [pc, #124]	; (8004d74 <HAL_RCC_OscConfig+0x538>)
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	699b      	ldr	r3, [r3, #24]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d030      	beq.n	8004d64 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d129      	bne.n	8004d64 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d122      	bne.n	8004d64 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d1e:	68fa      	ldr	r2, [r7, #12]
 8004d20:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004d24:	4013      	ands	r3, r2
 8004d26:	687a      	ldr	r2, [r7, #4]
 8004d28:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004d2a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d119      	bne.n	8004d64 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d3a:	085b      	lsrs	r3, r3, #1
 8004d3c:	3b01      	subs	r3, #1
 8004d3e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d40:	429a      	cmp	r2, r3
 8004d42:	d10f      	bne.n	8004d64 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d4e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d107      	bne.n	8004d64 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d5e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d001      	beq.n	8004d68 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	e000      	b.n	8004d6a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004d68:	2300      	movs	r3, #0
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3718      	adds	r7, #24
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}
 8004d72:	bf00      	nop
 8004d74:	40023800 	.word	0x40023800

08004d78 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b082      	sub	sp, #8
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d101      	bne.n	8004d8a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	e07b      	b.n	8004e82 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d108      	bne.n	8004da4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d9a:	d009      	beq.n	8004db0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	61da      	str	r2, [r3, #28]
 8004da2:	e005      	b.n	8004db0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2200      	movs	r2, #0
 8004da8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2200      	movs	r2, #0
 8004dae:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2200      	movs	r2, #0
 8004db4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d106      	bne.n	8004dd0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f7fd fbee 	bl	80025ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2202      	movs	r2, #2
 8004dd4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004de6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004df8:	431a      	orrs	r2, r3
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e02:	431a      	orrs	r2, r3
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	691b      	ldr	r3, [r3, #16]
 8004e08:	f003 0302 	and.w	r3, r3, #2
 8004e0c:	431a      	orrs	r2, r3
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	695b      	ldr	r3, [r3, #20]
 8004e12:	f003 0301 	and.w	r3, r3, #1
 8004e16:	431a      	orrs	r2, r3
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	699b      	ldr	r3, [r3, #24]
 8004e1c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e20:	431a      	orrs	r2, r3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	69db      	ldr	r3, [r3, #28]
 8004e26:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004e2a:	431a      	orrs	r2, r3
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6a1b      	ldr	r3, [r3, #32]
 8004e30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e34:	ea42 0103 	orr.w	r1, r2, r3
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e3c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	430a      	orrs	r2, r1
 8004e46:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	699b      	ldr	r3, [r3, #24]
 8004e4c:	0c1b      	lsrs	r3, r3, #16
 8004e4e:	f003 0104 	and.w	r1, r3, #4
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e56:	f003 0210 	and.w	r2, r3, #16
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	430a      	orrs	r2, r1
 8004e60:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	69da      	ldr	r2, [r3, #28]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e70:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2200      	movs	r2, #0
 8004e76:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004e80:	2300      	movs	r3, #0
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3708      	adds	r7, #8
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}

08004e8a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e8a:	b580      	push	{r7, lr}
 8004e8c:	b088      	sub	sp, #32
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	60f8      	str	r0, [r7, #12]
 8004e92:	60b9      	str	r1, [r7, #8]
 8004e94:	603b      	str	r3, [r7, #0]
 8004e96:	4613      	mov	r3, r2
 8004e98:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d101      	bne.n	8004eac <HAL_SPI_Transmit+0x22>
 8004ea8:	2302      	movs	r3, #2
 8004eaa:	e126      	b.n	80050fa <HAL_SPI_Transmit+0x270>
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004eb4:	f7fd fe04 	bl	8002ac0 <HAL_GetTick>
 8004eb8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004eba:	88fb      	ldrh	r3, [r7, #6]
 8004ebc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	d002      	beq.n	8004ed0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004eca:	2302      	movs	r3, #2
 8004ecc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004ece:	e10b      	b.n	80050e8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d002      	beq.n	8004edc <HAL_SPI_Transmit+0x52>
 8004ed6:	88fb      	ldrh	r3, [r7, #6]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d102      	bne.n	8004ee2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004edc:	2301      	movs	r3, #1
 8004ede:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004ee0:	e102      	b.n	80050e8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2203      	movs	r2, #3
 8004ee6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2200      	movs	r2, #0
 8004eee:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	68ba      	ldr	r2, [r7, #8]
 8004ef4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	88fa      	ldrh	r2, [r7, #6]
 8004efa:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	88fa      	ldrh	r2, [r7, #6]
 8004f00:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2200      	movs	r2, #0
 8004f06:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2200      	movs	r2, #0
 8004f12:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2200      	movs	r2, #0
 8004f18:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	689b      	ldr	r3, [r3, #8]
 8004f24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f28:	d10f      	bne.n	8004f4a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f38:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004f48:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f54:	2b40      	cmp	r3, #64	; 0x40
 8004f56:	d007      	beq.n	8004f68 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f66:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	68db      	ldr	r3, [r3, #12]
 8004f6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f70:	d14b      	bne.n	800500a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d002      	beq.n	8004f80 <HAL_SPI_Transmit+0xf6>
 8004f7a:	8afb      	ldrh	r3, [r7, #22]
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d13e      	bne.n	8004ffe <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f84:	881a      	ldrh	r2, [r3, #0]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f90:	1c9a      	adds	r2, r3, #2
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f9a:	b29b      	uxth	r3, r3
 8004f9c:	3b01      	subs	r3, #1
 8004f9e:	b29a      	uxth	r2, r3
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004fa4:	e02b      	b.n	8004ffe <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	f003 0302 	and.w	r3, r3, #2
 8004fb0:	2b02      	cmp	r3, #2
 8004fb2:	d112      	bne.n	8004fda <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fb8:	881a      	ldrh	r2, [r3, #0]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fc4:	1c9a      	adds	r2, r3, #2
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fce:	b29b      	uxth	r3, r3
 8004fd0:	3b01      	subs	r3, #1
 8004fd2:	b29a      	uxth	r2, r3
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	86da      	strh	r2, [r3, #54]	; 0x36
 8004fd8:	e011      	b.n	8004ffe <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004fda:	f7fd fd71 	bl	8002ac0 <HAL_GetTick>
 8004fde:	4602      	mov	r2, r0
 8004fe0:	69bb      	ldr	r3, [r7, #24]
 8004fe2:	1ad3      	subs	r3, r2, r3
 8004fe4:	683a      	ldr	r2, [r7, #0]
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	d803      	bhi.n	8004ff2 <HAL_SPI_Transmit+0x168>
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ff0:	d102      	bne.n	8004ff8 <HAL_SPI_Transmit+0x16e>
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d102      	bne.n	8004ffe <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004ff8:	2303      	movs	r3, #3
 8004ffa:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004ffc:	e074      	b.n	80050e8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005002:	b29b      	uxth	r3, r3
 8005004:	2b00      	cmp	r3, #0
 8005006:	d1ce      	bne.n	8004fa6 <HAL_SPI_Transmit+0x11c>
 8005008:	e04c      	b.n	80050a4 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d002      	beq.n	8005018 <HAL_SPI_Transmit+0x18e>
 8005012:	8afb      	ldrh	r3, [r7, #22]
 8005014:	2b01      	cmp	r3, #1
 8005016:	d140      	bne.n	800509a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	330c      	adds	r3, #12
 8005022:	7812      	ldrb	r2, [r2, #0]
 8005024:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800502a:	1c5a      	adds	r2, r3, #1
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005034:	b29b      	uxth	r3, r3
 8005036:	3b01      	subs	r3, #1
 8005038:	b29a      	uxth	r2, r3
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800503e:	e02c      	b.n	800509a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	689b      	ldr	r3, [r3, #8]
 8005046:	f003 0302 	and.w	r3, r3, #2
 800504a:	2b02      	cmp	r3, #2
 800504c:	d113      	bne.n	8005076 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	330c      	adds	r3, #12
 8005058:	7812      	ldrb	r2, [r2, #0]
 800505a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005060:	1c5a      	adds	r2, r3, #1
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800506a:	b29b      	uxth	r3, r3
 800506c:	3b01      	subs	r3, #1
 800506e:	b29a      	uxth	r2, r3
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	86da      	strh	r2, [r3, #54]	; 0x36
 8005074:	e011      	b.n	800509a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005076:	f7fd fd23 	bl	8002ac0 <HAL_GetTick>
 800507a:	4602      	mov	r2, r0
 800507c:	69bb      	ldr	r3, [r7, #24]
 800507e:	1ad3      	subs	r3, r2, r3
 8005080:	683a      	ldr	r2, [r7, #0]
 8005082:	429a      	cmp	r2, r3
 8005084:	d803      	bhi.n	800508e <HAL_SPI_Transmit+0x204>
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800508c:	d102      	bne.n	8005094 <HAL_SPI_Transmit+0x20a>
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d102      	bne.n	800509a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005094:	2303      	movs	r3, #3
 8005096:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005098:	e026      	b.n	80050e8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800509e:	b29b      	uxth	r3, r3
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d1cd      	bne.n	8005040 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80050a4:	69ba      	ldr	r2, [r7, #24]
 80050a6:	6839      	ldr	r1, [r7, #0]
 80050a8:	68f8      	ldr	r0, [r7, #12]
 80050aa:	f000 f9ff 	bl	80054ac <SPI_EndRxTxTransaction>
 80050ae:	4603      	mov	r3, r0
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d002      	beq.n	80050ba <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2220      	movs	r2, #32
 80050b8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d10a      	bne.n	80050d8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80050c2:	2300      	movs	r3, #0
 80050c4:	613b      	str	r3, [r7, #16]
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	68db      	ldr	r3, [r3, #12]
 80050cc:	613b      	str	r3, [r7, #16]
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	689b      	ldr	r3, [r3, #8]
 80050d4:	613b      	str	r3, [r7, #16]
 80050d6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d002      	beq.n	80050e6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80050e0:	2301      	movs	r3, #1
 80050e2:	77fb      	strb	r3, [r7, #31]
 80050e4:	e000      	b.n	80050e8 <HAL_SPI_Transmit+0x25e>
  }

error:
 80050e6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2201      	movs	r2, #1
 80050ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2200      	movs	r2, #0
 80050f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80050f8:	7ffb      	ldrb	r3, [r7, #31]
}
 80050fa:	4618      	mov	r0, r3
 80050fc:	3720      	adds	r7, #32
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}
	...

08005104 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b086      	sub	sp, #24
 8005108:	af00      	add	r7, sp, #0
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	60b9      	str	r1, [r7, #8]
 800510e:	4613      	mov	r3, r2
 8005110:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005112:	2300      	movs	r3, #0
 8005114:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800511c:	2b01      	cmp	r3, #1
 800511e:	d101      	bne.n	8005124 <HAL_SPI_Transmit_DMA+0x20>
 8005120:	2302      	movs	r3, #2
 8005122:	e09b      	b.n	800525c <HAL_SPI_Transmit_DMA+0x158>
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2201      	movs	r2, #1
 8005128:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005132:	b2db      	uxtb	r3, r3
 8005134:	2b01      	cmp	r3, #1
 8005136:	d002      	beq.n	800513e <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8005138:	2302      	movs	r3, #2
 800513a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800513c:	e089      	b.n	8005252 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d002      	beq.n	800514a <HAL_SPI_Transmit_DMA+0x46>
 8005144:	88fb      	ldrh	r3, [r7, #6]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d102      	bne.n	8005150 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800514e:	e080      	b.n	8005252 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2203      	movs	r2, #3
 8005154:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2200      	movs	r2, #0
 800515c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	68ba      	ldr	r2, [r7, #8]
 8005162:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	88fa      	ldrh	r2, [r7, #6]
 8005168:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	88fa      	ldrh	r2, [r7, #6]
 800516e:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2200      	movs	r2, #0
 8005174:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2200      	movs	r2, #0
 800517a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2200      	movs	r2, #0
 8005180:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2200      	movs	r2, #0
 8005186:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	2200      	movs	r2, #0
 800518c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005196:	d10f      	bne.n	80051b8 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80051a6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	681a      	ldr	r2, [r3, #0]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80051b6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051bc:	4a29      	ldr	r2, [pc, #164]	; (8005264 <HAL_SPI_Transmit_DMA+0x160>)
 80051be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051c4:	4a28      	ldr	r2, [pc, #160]	; (8005268 <HAL_SPI_Transmit_DMA+0x164>)
 80051c6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051cc:	4a27      	ldr	r2, [pc, #156]	; (800526c <HAL_SPI_Transmit_DMA+0x168>)
 80051ce:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051d4:	2200      	movs	r2, #0
 80051d6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051e0:	4619      	mov	r1, r3
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	330c      	adds	r3, #12
 80051e8:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051ee:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80051f0:	f7fe fb6a 	bl	80038c8 <HAL_DMA_Start_IT>
 80051f4:	4603      	mov	r3, r0
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d00c      	beq.n	8005214 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051fe:	f043 0210 	orr.w	r2, r3, #16
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2201      	movs	r2, #1
 800520e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8005212:	e01e      	b.n	8005252 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800521e:	2b40      	cmp	r3, #64	; 0x40
 8005220:	d007      	beq.n	8005232 <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	681a      	ldr	r2, [r3, #0]
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005230:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	685a      	ldr	r2, [r3, #4]
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f042 0220 	orr.w	r2, r2, #32
 8005240:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	685a      	ldr	r2, [r3, #4]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f042 0202 	orr.w	r2, r2, #2
 8005250:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2200      	movs	r2, #0
 8005256:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800525a:	7dfb      	ldrb	r3, [r7, #23]
}
 800525c:	4618      	mov	r0, r3
 800525e:	3718      	adds	r7, #24
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}
 8005264:	08005341 	.word	0x08005341
 8005268:	08005299 	.word	0x08005299
 800526c:	0800535d 	.word	0x0800535d

08005270 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005270:	b480      	push	{r7}
 8005272:	b083      	sub	sp, #12
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8005278:	bf00      	nop
 800527a:	370c      	adds	r7, #12
 800527c:	46bd      	mov	sp, r7
 800527e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005282:	4770      	bx	lr

08005284 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005284:	b480      	push	{r7}
 8005286:	b083      	sub	sp, #12
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800528c:	bf00      	nop
 800528e:	370c      	adds	r7, #12
 8005290:	46bd      	mov	sp, r7
 8005292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005296:	4770      	bx	lr

08005298 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b086      	sub	sp, #24
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052a4:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80052a6:	f7fd fc0b 	bl	8002ac0 <HAL_GetTick>
 80052aa:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052ba:	d03b      	beq.n	8005334 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	685a      	ldr	r2, [r3, #4]
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f022 0220 	bic.w	r2, r2, #32
 80052ca:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	685a      	ldr	r2, [r3, #4]
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f022 0202 	bic.w	r2, r2, #2
 80052da:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80052dc:	693a      	ldr	r2, [r7, #16]
 80052de:	2164      	movs	r1, #100	; 0x64
 80052e0:	6978      	ldr	r0, [r7, #20]
 80052e2:	f000 f8e3 	bl	80054ac <SPI_EndRxTxTransaction>
 80052e6:	4603      	mov	r3, r0
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d005      	beq.n	80052f8 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052f0:	f043 0220 	orr.w	r2, r3, #32
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d10a      	bne.n	8005316 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005300:	2300      	movs	r3, #0
 8005302:	60fb      	str	r3, [r7, #12]
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	68db      	ldr	r3, [r3, #12]
 800530a:	60fb      	str	r3, [r7, #12]
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	60fb      	str	r3, [r7, #12]
 8005314:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	2200      	movs	r2, #0
 800531a:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	2201      	movs	r2, #1
 8005320:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005328:	2b00      	cmp	r3, #0
 800532a:	d003      	beq.n	8005334 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800532c:	6978      	ldr	r0, [r7, #20]
 800532e:	f7ff ffa9 	bl	8005284 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005332:	e002      	b.n	800533a <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8005334:	6978      	ldr	r0, [r7, #20]
 8005336:	f7fb fe25 	bl	8000f84 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800533a:	3718      	adds	r7, #24
 800533c:	46bd      	mov	sp, r7
 800533e:	bd80      	pop	{r7, pc}

08005340 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b084      	sub	sp, #16
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800534c:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800534e:	68f8      	ldr	r0, [r7, #12]
 8005350:	f7ff ff8e 	bl	8005270 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005354:	bf00      	nop
 8005356:	3710      	adds	r7, #16
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}

0800535c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005368:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	685a      	ldr	r2, [r3, #4]
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f022 0203 	bic.w	r2, r2, #3
 8005378:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800537e:	f043 0210 	orr.w	r2, r3, #16
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2201      	movs	r2, #1
 800538a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800538e:	68f8      	ldr	r0, [r7, #12]
 8005390:	f7ff ff78 	bl	8005284 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005394:	bf00      	nop
 8005396:	3710      	adds	r7, #16
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}

0800539c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b088      	sub	sp, #32
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	60b9      	str	r1, [r7, #8]
 80053a6:	603b      	str	r3, [r7, #0]
 80053a8:	4613      	mov	r3, r2
 80053aa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80053ac:	f7fd fb88 	bl	8002ac0 <HAL_GetTick>
 80053b0:	4602      	mov	r2, r0
 80053b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053b4:	1a9b      	subs	r3, r3, r2
 80053b6:	683a      	ldr	r2, [r7, #0]
 80053b8:	4413      	add	r3, r2
 80053ba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80053bc:	f7fd fb80 	bl	8002ac0 <HAL_GetTick>
 80053c0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80053c2:	4b39      	ldr	r3, [pc, #228]	; (80054a8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	015b      	lsls	r3, r3, #5
 80053c8:	0d1b      	lsrs	r3, r3, #20
 80053ca:	69fa      	ldr	r2, [r7, #28]
 80053cc:	fb02 f303 	mul.w	r3, r2, r3
 80053d0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80053d2:	e054      	b.n	800547e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053da:	d050      	beq.n	800547e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80053dc:	f7fd fb70 	bl	8002ac0 <HAL_GetTick>
 80053e0:	4602      	mov	r2, r0
 80053e2:	69bb      	ldr	r3, [r7, #24]
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	69fa      	ldr	r2, [r7, #28]
 80053e8:	429a      	cmp	r2, r3
 80053ea:	d902      	bls.n	80053f2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80053ec:	69fb      	ldr	r3, [r7, #28]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d13d      	bne.n	800546e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	685a      	ldr	r2, [r3, #4]
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005400:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800540a:	d111      	bne.n	8005430 <SPI_WaitFlagStateUntilTimeout+0x94>
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005414:	d004      	beq.n	8005420 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800541e:	d107      	bne.n	8005430 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800542e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005434:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005438:	d10f      	bne.n	800545a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005448:	601a      	str	r2, [r3, #0]
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005458:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2201      	movs	r2, #1
 800545e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2200      	movs	r2, #0
 8005466:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800546a:	2303      	movs	r3, #3
 800546c:	e017      	b.n	800549e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d101      	bne.n	8005478 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005474:	2300      	movs	r3, #0
 8005476:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	3b01      	subs	r3, #1
 800547c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	689a      	ldr	r2, [r3, #8]
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	4013      	ands	r3, r2
 8005488:	68ba      	ldr	r2, [r7, #8]
 800548a:	429a      	cmp	r2, r3
 800548c:	bf0c      	ite	eq
 800548e:	2301      	moveq	r3, #1
 8005490:	2300      	movne	r3, #0
 8005492:	b2db      	uxtb	r3, r3
 8005494:	461a      	mov	r2, r3
 8005496:	79fb      	ldrb	r3, [r7, #7]
 8005498:	429a      	cmp	r2, r3
 800549a:	d19b      	bne.n	80053d4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800549c:	2300      	movs	r3, #0
}
 800549e:	4618      	mov	r0, r3
 80054a0:	3720      	adds	r7, #32
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bd80      	pop	{r7, pc}
 80054a6:	bf00      	nop
 80054a8:	20000008 	.word	0x20000008

080054ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b088      	sub	sp, #32
 80054b0:	af02      	add	r7, sp, #8
 80054b2:	60f8      	str	r0, [r7, #12]
 80054b4:	60b9      	str	r1, [r7, #8]
 80054b6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80054b8:	4b1b      	ldr	r3, [pc, #108]	; (8005528 <SPI_EndRxTxTransaction+0x7c>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a1b      	ldr	r2, [pc, #108]	; (800552c <SPI_EndRxTxTransaction+0x80>)
 80054be:	fba2 2303 	umull	r2, r3, r2, r3
 80054c2:	0d5b      	lsrs	r3, r3, #21
 80054c4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80054c8:	fb02 f303 	mul.w	r3, r2, r3
 80054cc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054d6:	d112      	bne.n	80054fe <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	9300      	str	r3, [sp, #0]
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	2200      	movs	r2, #0
 80054e0:	2180      	movs	r1, #128	; 0x80
 80054e2:	68f8      	ldr	r0, [r7, #12]
 80054e4:	f7ff ff5a 	bl	800539c <SPI_WaitFlagStateUntilTimeout>
 80054e8:	4603      	mov	r3, r0
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d016      	beq.n	800551c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054f2:	f043 0220 	orr.w	r2, r3, #32
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80054fa:	2303      	movs	r3, #3
 80054fc:	e00f      	b.n	800551e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d00a      	beq.n	800551a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	3b01      	subs	r3, #1
 8005508:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	689b      	ldr	r3, [r3, #8]
 8005510:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005514:	2b80      	cmp	r3, #128	; 0x80
 8005516:	d0f2      	beq.n	80054fe <SPI_EndRxTxTransaction+0x52>
 8005518:	e000      	b.n	800551c <SPI_EndRxTxTransaction+0x70>
        break;
 800551a:	bf00      	nop
  }

  return HAL_OK;
 800551c:	2300      	movs	r3, #0
}
 800551e:	4618      	mov	r0, r3
 8005520:	3718      	adds	r7, #24
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}
 8005526:	bf00      	nop
 8005528:	20000008 	.word	0x20000008
 800552c:	165e9f81 	.word	0x165e9f81

08005530 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b082      	sub	sp, #8
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d101      	bne.n	8005542 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	e041      	b.n	80055c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005548:	b2db      	uxtb	r3, r3
 800554a:	2b00      	cmp	r3, #0
 800554c:	d106      	bne.n	800555c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2200      	movs	r2, #0
 8005552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f7fd f8a2 	bl	80026a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2202      	movs	r2, #2
 8005560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681a      	ldr	r2, [r3, #0]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	3304      	adds	r3, #4
 800556c:	4619      	mov	r1, r3
 800556e:	4610      	mov	r0, r2
 8005570:	f000 f896 	bl	80056a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2201      	movs	r2, #1
 8005578:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2201      	movs	r2, #1
 80055a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055c4:	2300      	movs	r3, #0
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	3708      	adds	r7, #8
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}
	...

080055d0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b085      	sub	sp, #20
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	d001      	beq.n	80055e8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	e046      	b.n	8005676 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2202      	movs	r2, #2
 80055ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a23      	ldr	r2, [pc, #140]	; (8005684 <HAL_TIM_Base_Start+0xb4>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d022      	beq.n	8005640 <HAL_TIM_Base_Start+0x70>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005602:	d01d      	beq.n	8005640 <HAL_TIM_Base_Start+0x70>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a1f      	ldr	r2, [pc, #124]	; (8005688 <HAL_TIM_Base_Start+0xb8>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d018      	beq.n	8005640 <HAL_TIM_Base_Start+0x70>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a1e      	ldr	r2, [pc, #120]	; (800568c <HAL_TIM_Base_Start+0xbc>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d013      	beq.n	8005640 <HAL_TIM_Base_Start+0x70>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a1c      	ldr	r2, [pc, #112]	; (8005690 <HAL_TIM_Base_Start+0xc0>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d00e      	beq.n	8005640 <HAL_TIM_Base_Start+0x70>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a1b      	ldr	r2, [pc, #108]	; (8005694 <HAL_TIM_Base_Start+0xc4>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d009      	beq.n	8005640 <HAL_TIM_Base_Start+0x70>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a19      	ldr	r2, [pc, #100]	; (8005698 <HAL_TIM_Base_Start+0xc8>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d004      	beq.n	8005640 <HAL_TIM_Base_Start+0x70>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a18      	ldr	r2, [pc, #96]	; (800569c <HAL_TIM_Base_Start+0xcc>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d111      	bne.n	8005664 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	f003 0307 	and.w	r3, r3, #7
 800564a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2b06      	cmp	r3, #6
 8005650:	d010      	beq.n	8005674 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	681a      	ldr	r2, [r3, #0]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f042 0201 	orr.w	r2, r2, #1
 8005660:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005662:	e007      	b.n	8005674 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	681a      	ldr	r2, [r3, #0]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f042 0201 	orr.w	r2, r2, #1
 8005672:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005674:	2300      	movs	r3, #0
}
 8005676:	4618      	mov	r0, r3
 8005678:	3714      	adds	r7, #20
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr
 8005682:	bf00      	nop
 8005684:	40010000 	.word	0x40010000
 8005688:	40000400 	.word	0x40000400
 800568c:	40000800 	.word	0x40000800
 8005690:	40000c00 	.word	0x40000c00
 8005694:	40010400 	.word	0x40010400
 8005698:	40014000 	.word	0x40014000
 800569c:	40001800 	.word	0x40001800

080056a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b085      	sub	sp, #20
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	4a40      	ldr	r2, [pc, #256]	; (80057b4 <TIM_Base_SetConfig+0x114>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d013      	beq.n	80056e0 <TIM_Base_SetConfig+0x40>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056be:	d00f      	beq.n	80056e0 <TIM_Base_SetConfig+0x40>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	4a3d      	ldr	r2, [pc, #244]	; (80057b8 <TIM_Base_SetConfig+0x118>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d00b      	beq.n	80056e0 <TIM_Base_SetConfig+0x40>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	4a3c      	ldr	r2, [pc, #240]	; (80057bc <TIM_Base_SetConfig+0x11c>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d007      	beq.n	80056e0 <TIM_Base_SetConfig+0x40>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	4a3b      	ldr	r2, [pc, #236]	; (80057c0 <TIM_Base_SetConfig+0x120>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d003      	beq.n	80056e0 <TIM_Base_SetConfig+0x40>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	4a3a      	ldr	r2, [pc, #232]	; (80057c4 <TIM_Base_SetConfig+0x124>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d108      	bne.n	80056f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	68fa      	ldr	r2, [r7, #12]
 80056ee:	4313      	orrs	r3, r2
 80056f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	4a2f      	ldr	r2, [pc, #188]	; (80057b4 <TIM_Base_SetConfig+0x114>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d02b      	beq.n	8005752 <TIM_Base_SetConfig+0xb2>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005700:	d027      	beq.n	8005752 <TIM_Base_SetConfig+0xb2>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	4a2c      	ldr	r2, [pc, #176]	; (80057b8 <TIM_Base_SetConfig+0x118>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d023      	beq.n	8005752 <TIM_Base_SetConfig+0xb2>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	4a2b      	ldr	r2, [pc, #172]	; (80057bc <TIM_Base_SetConfig+0x11c>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d01f      	beq.n	8005752 <TIM_Base_SetConfig+0xb2>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	4a2a      	ldr	r2, [pc, #168]	; (80057c0 <TIM_Base_SetConfig+0x120>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d01b      	beq.n	8005752 <TIM_Base_SetConfig+0xb2>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	4a29      	ldr	r2, [pc, #164]	; (80057c4 <TIM_Base_SetConfig+0x124>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d017      	beq.n	8005752 <TIM_Base_SetConfig+0xb2>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	4a28      	ldr	r2, [pc, #160]	; (80057c8 <TIM_Base_SetConfig+0x128>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d013      	beq.n	8005752 <TIM_Base_SetConfig+0xb2>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	4a27      	ldr	r2, [pc, #156]	; (80057cc <TIM_Base_SetConfig+0x12c>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d00f      	beq.n	8005752 <TIM_Base_SetConfig+0xb2>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	4a26      	ldr	r2, [pc, #152]	; (80057d0 <TIM_Base_SetConfig+0x130>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d00b      	beq.n	8005752 <TIM_Base_SetConfig+0xb2>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	4a25      	ldr	r2, [pc, #148]	; (80057d4 <TIM_Base_SetConfig+0x134>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d007      	beq.n	8005752 <TIM_Base_SetConfig+0xb2>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	4a24      	ldr	r2, [pc, #144]	; (80057d8 <TIM_Base_SetConfig+0x138>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d003      	beq.n	8005752 <TIM_Base_SetConfig+0xb2>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	4a23      	ldr	r2, [pc, #140]	; (80057dc <TIM_Base_SetConfig+0x13c>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d108      	bne.n	8005764 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005758:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	68db      	ldr	r3, [r3, #12]
 800575e:	68fa      	ldr	r2, [r7, #12]
 8005760:	4313      	orrs	r3, r2
 8005762:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	695b      	ldr	r3, [r3, #20]
 800576e:	4313      	orrs	r3, r2
 8005770:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	68fa      	ldr	r2, [r7, #12]
 8005776:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	689a      	ldr	r2, [r3, #8]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	4a0a      	ldr	r2, [pc, #40]	; (80057b4 <TIM_Base_SetConfig+0x114>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d003      	beq.n	8005798 <TIM_Base_SetConfig+0xf8>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	4a0c      	ldr	r2, [pc, #48]	; (80057c4 <TIM_Base_SetConfig+0x124>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d103      	bne.n	80057a0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	691a      	ldr	r2, [r3, #16]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2201      	movs	r2, #1
 80057a4:	615a      	str	r2, [r3, #20]
}
 80057a6:	bf00      	nop
 80057a8:	3714      	adds	r7, #20
 80057aa:	46bd      	mov	sp, r7
 80057ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b0:	4770      	bx	lr
 80057b2:	bf00      	nop
 80057b4:	40010000 	.word	0x40010000
 80057b8:	40000400 	.word	0x40000400
 80057bc:	40000800 	.word	0x40000800
 80057c0:	40000c00 	.word	0x40000c00
 80057c4:	40010400 	.word	0x40010400
 80057c8:	40014000 	.word	0x40014000
 80057cc:	40014400 	.word	0x40014400
 80057d0:	40014800 	.word	0x40014800
 80057d4:	40001800 	.word	0x40001800
 80057d8:	40001c00 	.word	0x40001c00
 80057dc:	40002000 	.word	0x40002000

080057e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b082      	sub	sp, #8
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d101      	bne.n	80057f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80057ee:	2301      	movs	r3, #1
 80057f0:	e03f      	b.n	8005872 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057f8:	b2db      	uxtb	r3, r3
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d106      	bne.n	800580c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2200      	movs	r2, #0
 8005802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f7fc ff6c 	bl	80026e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2224      	movs	r2, #36	; 0x24
 8005810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	68da      	ldr	r2, [r3, #12]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005822:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005824:	6878      	ldr	r0, [r7, #4]
 8005826:	f000 f829 	bl	800587c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	691a      	ldr	r2, [r3, #16]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005838:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	695a      	ldr	r2, [r3, #20]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005848:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	68da      	ldr	r2, [r3, #12]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005858:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2200      	movs	r2, #0
 800585e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2220      	movs	r2, #32
 8005864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2220      	movs	r2, #32
 800586c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005870:	2300      	movs	r3, #0
}
 8005872:	4618      	mov	r0, r3
 8005874:	3708      	adds	r7, #8
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
	...

0800587c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800587c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005880:	b0c0      	sub	sp, #256	; 0x100
 8005882:	af00      	add	r7, sp, #0
 8005884:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	691b      	ldr	r3, [r3, #16]
 8005890:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005898:	68d9      	ldr	r1, [r3, #12]
 800589a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800589e:	681a      	ldr	r2, [r3, #0]
 80058a0:	ea40 0301 	orr.w	r3, r0, r1
 80058a4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80058a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058aa:	689a      	ldr	r2, [r3, #8]
 80058ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058b0:	691b      	ldr	r3, [r3, #16]
 80058b2:	431a      	orrs	r2, r3
 80058b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058b8:	695b      	ldr	r3, [r3, #20]
 80058ba:	431a      	orrs	r2, r3
 80058bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058c0:	69db      	ldr	r3, [r3, #28]
 80058c2:	4313      	orrs	r3, r2
 80058c4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80058c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	68db      	ldr	r3, [r3, #12]
 80058d0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80058d4:	f021 010c 	bic.w	r1, r1, #12
 80058d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80058e2:	430b      	orrs	r3, r1
 80058e4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80058e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	695b      	ldr	r3, [r3, #20]
 80058ee:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80058f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058f6:	6999      	ldr	r1, [r3, #24]
 80058f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	ea40 0301 	orr.w	r3, r0, r1
 8005902:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005908:	681a      	ldr	r2, [r3, #0]
 800590a:	4b8f      	ldr	r3, [pc, #572]	; (8005b48 <UART_SetConfig+0x2cc>)
 800590c:	429a      	cmp	r2, r3
 800590e:	d005      	beq.n	800591c <UART_SetConfig+0xa0>
 8005910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	4b8d      	ldr	r3, [pc, #564]	; (8005b4c <UART_SetConfig+0x2d0>)
 8005918:	429a      	cmp	r2, r3
 800591a:	d104      	bne.n	8005926 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800591c:	f7fe fd4a 	bl	80043b4 <HAL_RCC_GetPCLK2Freq>
 8005920:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005924:	e003      	b.n	800592e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005926:	f7fe fd31 	bl	800438c <HAL_RCC_GetPCLK1Freq>
 800592a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800592e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005932:	69db      	ldr	r3, [r3, #28]
 8005934:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005938:	f040 810c 	bne.w	8005b54 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800593c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005940:	2200      	movs	r2, #0
 8005942:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005946:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800594a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800594e:	4622      	mov	r2, r4
 8005950:	462b      	mov	r3, r5
 8005952:	1891      	adds	r1, r2, r2
 8005954:	65b9      	str	r1, [r7, #88]	; 0x58
 8005956:	415b      	adcs	r3, r3
 8005958:	65fb      	str	r3, [r7, #92]	; 0x5c
 800595a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800595e:	4621      	mov	r1, r4
 8005960:	eb12 0801 	adds.w	r8, r2, r1
 8005964:	4629      	mov	r1, r5
 8005966:	eb43 0901 	adc.w	r9, r3, r1
 800596a:	f04f 0200 	mov.w	r2, #0
 800596e:	f04f 0300 	mov.w	r3, #0
 8005972:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005976:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800597a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800597e:	4690      	mov	r8, r2
 8005980:	4699      	mov	r9, r3
 8005982:	4623      	mov	r3, r4
 8005984:	eb18 0303 	adds.w	r3, r8, r3
 8005988:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800598c:	462b      	mov	r3, r5
 800598e:	eb49 0303 	adc.w	r3, r9, r3
 8005992:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005996:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	2200      	movs	r2, #0
 800599e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80059a2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80059a6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80059aa:	460b      	mov	r3, r1
 80059ac:	18db      	adds	r3, r3, r3
 80059ae:	653b      	str	r3, [r7, #80]	; 0x50
 80059b0:	4613      	mov	r3, r2
 80059b2:	eb42 0303 	adc.w	r3, r2, r3
 80059b6:	657b      	str	r3, [r7, #84]	; 0x54
 80059b8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80059bc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80059c0:	f7fb f962 	bl	8000c88 <__aeabi_uldivmod>
 80059c4:	4602      	mov	r2, r0
 80059c6:	460b      	mov	r3, r1
 80059c8:	4b61      	ldr	r3, [pc, #388]	; (8005b50 <UART_SetConfig+0x2d4>)
 80059ca:	fba3 2302 	umull	r2, r3, r3, r2
 80059ce:	095b      	lsrs	r3, r3, #5
 80059d0:	011c      	lsls	r4, r3, #4
 80059d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80059d6:	2200      	movs	r2, #0
 80059d8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80059dc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80059e0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80059e4:	4642      	mov	r2, r8
 80059e6:	464b      	mov	r3, r9
 80059e8:	1891      	adds	r1, r2, r2
 80059ea:	64b9      	str	r1, [r7, #72]	; 0x48
 80059ec:	415b      	adcs	r3, r3
 80059ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059f0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80059f4:	4641      	mov	r1, r8
 80059f6:	eb12 0a01 	adds.w	sl, r2, r1
 80059fa:	4649      	mov	r1, r9
 80059fc:	eb43 0b01 	adc.w	fp, r3, r1
 8005a00:	f04f 0200 	mov.w	r2, #0
 8005a04:	f04f 0300 	mov.w	r3, #0
 8005a08:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005a0c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005a10:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005a14:	4692      	mov	sl, r2
 8005a16:	469b      	mov	fp, r3
 8005a18:	4643      	mov	r3, r8
 8005a1a:	eb1a 0303 	adds.w	r3, sl, r3
 8005a1e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005a22:	464b      	mov	r3, r9
 8005a24:	eb4b 0303 	adc.w	r3, fp, r3
 8005a28:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005a2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	2200      	movs	r2, #0
 8005a34:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005a38:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005a3c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005a40:	460b      	mov	r3, r1
 8005a42:	18db      	adds	r3, r3, r3
 8005a44:	643b      	str	r3, [r7, #64]	; 0x40
 8005a46:	4613      	mov	r3, r2
 8005a48:	eb42 0303 	adc.w	r3, r2, r3
 8005a4c:	647b      	str	r3, [r7, #68]	; 0x44
 8005a4e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005a52:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005a56:	f7fb f917 	bl	8000c88 <__aeabi_uldivmod>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	460b      	mov	r3, r1
 8005a5e:	4611      	mov	r1, r2
 8005a60:	4b3b      	ldr	r3, [pc, #236]	; (8005b50 <UART_SetConfig+0x2d4>)
 8005a62:	fba3 2301 	umull	r2, r3, r3, r1
 8005a66:	095b      	lsrs	r3, r3, #5
 8005a68:	2264      	movs	r2, #100	; 0x64
 8005a6a:	fb02 f303 	mul.w	r3, r2, r3
 8005a6e:	1acb      	subs	r3, r1, r3
 8005a70:	00db      	lsls	r3, r3, #3
 8005a72:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005a76:	4b36      	ldr	r3, [pc, #216]	; (8005b50 <UART_SetConfig+0x2d4>)
 8005a78:	fba3 2302 	umull	r2, r3, r3, r2
 8005a7c:	095b      	lsrs	r3, r3, #5
 8005a7e:	005b      	lsls	r3, r3, #1
 8005a80:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005a84:	441c      	add	r4, r3
 8005a86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005a90:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005a94:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005a98:	4642      	mov	r2, r8
 8005a9a:	464b      	mov	r3, r9
 8005a9c:	1891      	adds	r1, r2, r2
 8005a9e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005aa0:	415b      	adcs	r3, r3
 8005aa2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005aa4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005aa8:	4641      	mov	r1, r8
 8005aaa:	1851      	adds	r1, r2, r1
 8005aac:	6339      	str	r1, [r7, #48]	; 0x30
 8005aae:	4649      	mov	r1, r9
 8005ab0:	414b      	adcs	r3, r1
 8005ab2:	637b      	str	r3, [r7, #52]	; 0x34
 8005ab4:	f04f 0200 	mov.w	r2, #0
 8005ab8:	f04f 0300 	mov.w	r3, #0
 8005abc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005ac0:	4659      	mov	r1, fp
 8005ac2:	00cb      	lsls	r3, r1, #3
 8005ac4:	4651      	mov	r1, sl
 8005ac6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005aca:	4651      	mov	r1, sl
 8005acc:	00ca      	lsls	r2, r1, #3
 8005ace:	4610      	mov	r0, r2
 8005ad0:	4619      	mov	r1, r3
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	4642      	mov	r2, r8
 8005ad6:	189b      	adds	r3, r3, r2
 8005ad8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005adc:	464b      	mov	r3, r9
 8005ade:	460a      	mov	r2, r1
 8005ae0:	eb42 0303 	adc.w	r3, r2, r3
 8005ae4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005ae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	2200      	movs	r2, #0
 8005af0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005af4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005af8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005afc:	460b      	mov	r3, r1
 8005afe:	18db      	adds	r3, r3, r3
 8005b00:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b02:	4613      	mov	r3, r2
 8005b04:	eb42 0303 	adc.w	r3, r2, r3
 8005b08:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b0a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005b0e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005b12:	f7fb f8b9 	bl	8000c88 <__aeabi_uldivmod>
 8005b16:	4602      	mov	r2, r0
 8005b18:	460b      	mov	r3, r1
 8005b1a:	4b0d      	ldr	r3, [pc, #52]	; (8005b50 <UART_SetConfig+0x2d4>)
 8005b1c:	fba3 1302 	umull	r1, r3, r3, r2
 8005b20:	095b      	lsrs	r3, r3, #5
 8005b22:	2164      	movs	r1, #100	; 0x64
 8005b24:	fb01 f303 	mul.w	r3, r1, r3
 8005b28:	1ad3      	subs	r3, r2, r3
 8005b2a:	00db      	lsls	r3, r3, #3
 8005b2c:	3332      	adds	r3, #50	; 0x32
 8005b2e:	4a08      	ldr	r2, [pc, #32]	; (8005b50 <UART_SetConfig+0x2d4>)
 8005b30:	fba2 2303 	umull	r2, r3, r2, r3
 8005b34:	095b      	lsrs	r3, r3, #5
 8005b36:	f003 0207 	and.w	r2, r3, #7
 8005b3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4422      	add	r2, r4
 8005b42:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005b44:	e106      	b.n	8005d54 <UART_SetConfig+0x4d8>
 8005b46:	bf00      	nop
 8005b48:	40011000 	.word	0x40011000
 8005b4c:	40011400 	.word	0x40011400
 8005b50:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005b54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b58:	2200      	movs	r2, #0
 8005b5a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005b5e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005b62:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005b66:	4642      	mov	r2, r8
 8005b68:	464b      	mov	r3, r9
 8005b6a:	1891      	adds	r1, r2, r2
 8005b6c:	6239      	str	r1, [r7, #32]
 8005b6e:	415b      	adcs	r3, r3
 8005b70:	627b      	str	r3, [r7, #36]	; 0x24
 8005b72:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005b76:	4641      	mov	r1, r8
 8005b78:	1854      	adds	r4, r2, r1
 8005b7a:	4649      	mov	r1, r9
 8005b7c:	eb43 0501 	adc.w	r5, r3, r1
 8005b80:	f04f 0200 	mov.w	r2, #0
 8005b84:	f04f 0300 	mov.w	r3, #0
 8005b88:	00eb      	lsls	r3, r5, #3
 8005b8a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b8e:	00e2      	lsls	r2, r4, #3
 8005b90:	4614      	mov	r4, r2
 8005b92:	461d      	mov	r5, r3
 8005b94:	4643      	mov	r3, r8
 8005b96:	18e3      	adds	r3, r4, r3
 8005b98:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005b9c:	464b      	mov	r3, r9
 8005b9e:	eb45 0303 	adc.w	r3, r5, r3
 8005ba2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005ba6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	2200      	movs	r2, #0
 8005bae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005bb2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005bb6:	f04f 0200 	mov.w	r2, #0
 8005bba:	f04f 0300 	mov.w	r3, #0
 8005bbe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005bc2:	4629      	mov	r1, r5
 8005bc4:	008b      	lsls	r3, r1, #2
 8005bc6:	4621      	mov	r1, r4
 8005bc8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005bcc:	4621      	mov	r1, r4
 8005bce:	008a      	lsls	r2, r1, #2
 8005bd0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005bd4:	f7fb f858 	bl	8000c88 <__aeabi_uldivmod>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	460b      	mov	r3, r1
 8005bdc:	4b60      	ldr	r3, [pc, #384]	; (8005d60 <UART_SetConfig+0x4e4>)
 8005bde:	fba3 2302 	umull	r2, r3, r3, r2
 8005be2:	095b      	lsrs	r3, r3, #5
 8005be4:	011c      	lsls	r4, r3, #4
 8005be6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005bea:	2200      	movs	r2, #0
 8005bec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005bf0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005bf4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005bf8:	4642      	mov	r2, r8
 8005bfa:	464b      	mov	r3, r9
 8005bfc:	1891      	adds	r1, r2, r2
 8005bfe:	61b9      	str	r1, [r7, #24]
 8005c00:	415b      	adcs	r3, r3
 8005c02:	61fb      	str	r3, [r7, #28]
 8005c04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005c08:	4641      	mov	r1, r8
 8005c0a:	1851      	adds	r1, r2, r1
 8005c0c:	6139      	str	r1, [r7, #16]
 8005c0e:	4649      	mov	r1, r9
 8005c10:	414b      	adcs	r3, r1
 8005c12:	617b      	str	r3, [r7, #20]
 8005c14:	f04f 0200 	mov.w	r2, #0
 8005c18:	f04f 0300 	mov.w	r3, #0
 8005c1c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005c20:	4659      	mov	r1, fp
 8005c22:	00cb      	lsls	r3, r1, #3
 8005c24:	4651      	mov	r1, sl
 8005c26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c2a:	4651      	mov	r1, sl
 8005c2c:	00ca      	lsls	r2, r1, #3
 8005c2e:	4610      	mov	r0, r2
 8005c30:	4619      	mov	r1, r3
 8005c32:	4603      	mov	r3, r0
 8005c34:	4642      	mov	r2, r8
 8005c36:	189b      	adds	r3, r3, r2
 8005c38:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005c3c:	464b      	mov	r3, r9
 8005c3e:	460a      	mov	r2, r1
 8005c40:	eb42 0303 	adc.w	r3, r2, r3
 8005c44:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005c48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	67bb      	str	r3, [r7, #120]	; 0x78
 8005c52:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005c54:	f04f 0200 	mov.w	r2, #0
 8005c58:	f04f 0300 	mov.w	r3, #0
 8005c5c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005c60:	4649      	mov	r1, r9
 8005c62:	008b      	lsls	r3, r1, #2
 8005c64:	4641      	mov	r1, r8
 8005c66:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c6a:	4641      	mov	r1, r8
 8005c6c:	008a      	lsls	r2, r1, #2
 8005c6e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005c72:	f7fb f809 	bl	8000c88 <__aeabi_uldivmod>
 8005c76:	4602      	mov	r2, r0
 8005c78:	460b      	mov	r3, r1
 8005c7a:	4611      	mov	r1, r2
 8005c7c:	4b38      	ldr	r3, [pc, #224]	; (8005d60 <UART_SetConfig+0x4e4>)
 8005c7e:	fba3 2301 	umull	r2, r3, r3, r1
 8005c82:	095b      	lsrs	r3, r3, #5
 8005c84:	2264      	movs	r2, #100	; 0x64
 8005c86:	fb02 f303 	mul.w	r3, r2, r3
 8005c8a:	1acb      	subs	r3, r1, r3
 8005c8c:	011b      	lsls	r3, r3, #4
 8005c8e:	3332      	adds	r3, #50	; 0x32
 8005c90:	4a33      	ldr	r2, [pc, #204]	; (8005d60 <UART_SetConfig+0x4e4>)
 8005c92:	fba2 2303 	umull	r2, r3, r2, r3
 8005c96:	095b      	lsrs	r3, r3, #5
 8005c98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c9c:	441c      	add	r4, r3
 8005c9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	673b      	str	r3, [r7, #112]	; 0x70
 8005ca6:	677a      	str	r2, [r7, #116]	; 0x74
 8005ca8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005cac:	4642      	mov	r2, r8
 8005cae:	464b      	mov	r3, r9
 8005cb0:	1891      	adds	r1, r2, r2
 8005cb2:	60b9      	str	r1, [r7, #8]
 8005cb4:	415b      	adcs	r3, r3
 8005cb6:	60fb      	str	r3, [r7, #12]
 8005cb8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005cbc:	4641      	mov	r1, r8
 8005cbe:	1851      	adds	r1, r2, r1
 8005cc0:	6039      	str	r1, [r7, #0]
 8005cc2:	4649      	mov	r1, r9
 8005cc4:	414b      	adcs	r3, r1
 8005cc6:	607b      	str	r3, [r7, #4]
 8005cc8:	f04f 0200 	mov.w	r2, #0
 8005ccc:	f04f 0300 	mov.w	r3, #0
 8005cd0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005cd4:	4659      	mov	r1, fp
 8005cd6:	00cb      	lsls	r3, r1, #3
 8005cd8:	4651      	mov	r1, sl
 8005cda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005cde:	4651      	mov	r1, sl
 8005ce0:	00ca      	lsls	r2, r1, #3
 8005ce2:	4610      	mov	r0, r2
 8005ce4:	4619      	mov	r1, r3
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	4642      	mov	r2, r8
 8005cea:	189b      	adds	r3, r3, r2
 8005cec:	66bb      	str	r3, [r7, #104]	; 0x68
 8005cee:	464b      	mov	r3, r9
 8005cf0:	460a      	mov	r2, r1
 8005cf2:	eb42 0303 	adc.w	r3, r2, r3
 8005cf6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	663b      	str	r3, [r7, #96]	; 0x60
 8005d02:	667a      	str	r2, [r7, #100]	; 0x64
 8005d04:	f04f 0200 	mov.w	r2, #0
 8005d08:	f04f 0300 	mov.w	r3, #0
 8005d0c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005d10:	4649      	mov	r1, r9
 8005d12:	008b      	lsls	r3, r1, #2
 8005d14:	4641      	mov	r1, r8
 8005d16:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d1a:	4641      	mov	r1, r8
 8005d1c:	008a      	lsls	r2, r1, #2
 8005d1e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005d22:	f7fa ffb1 	bl	8000c88 <__aeabi_uldivmod>
 8005d26:	4602      	mov	r2, r0
 8005d28:	460b      	mov	r3, r1
 8005d2a:	4b0d      	ldr	r3, [pc, #52]	; (8005d60 <UART_SetConfig+0x4e4>)
 8005d2c:	fba3 1302 	umull	r1, r3, r3, r2
 8005d30:	095b      	lsrs	r3, r3, #5
 8005d32:	2164      	movs	r1, #100	; 0x64
 8005d34:	fb01 f303 	mul.w	r3, r1, r3
 8005d38:	1ad3      	subs	r3, r2, r3
 8005d3a:	011b      	lsls	r3, r3, #4
 8005d3c:	3332      	adds	r3, #50	; 0x32
 8005d3e:	4a08      	ldr	r2, [pc, #32]	; (8005d60 <UART_SetConfig+0x4e4>)
 8005d40:	fba2 2303 	umull	r2, r3, r2, r3
 8005d44:	095b      	lsrs	r3, r3, #5
 8005d46:	f003 020f 	and.w	r2, r3, #15
 8005d4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4422      	add	r2, r4
 8005d52:	609a      	str	r2, [r3, #8]
}
 8005d54:	bf00      	nop
 8005d56:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d60:	51eb851f 	.word	0x51eb851f

08005d64 <__cvt>:
 8005d64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d68:	ec55 4b10 	vmov	r4, r5, d0
 8005d6c:	2d00      	cmp	r5, #0
 8005d6e:	460e      	mov	r6, r1
 8005d70:	4619      	mov	r1, r3
 8005d72:	462b      	mov	r3, r5
 8005d74:	bfbb      	ittet	lt
 8005d76:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005d7a:	461d      	movlt	r5, r3
 8005d7c:	2300      	movge	r3, #0
 8005d7e:	232d      	movlt	r3, #45	; 0x2d
 8005d80:	700b      	strb	r3, [r1, #0]
 8005d82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d84:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005d88:	4691      	mov	r9, r2
 8005d8a:	f023 0820 	bic.w	r8, r3, #32
 8005d8e:	bfbc      	itt	lt
 8005d90:	4622      	movlt	r2, r4
 8005d92:	4614      	movlt	r4, r2
 8005d94:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005d98:	d005      	beq.n	8005da6 <__cvt+0x42>
 8005d9a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005d9e:	d100      	bne.n	8005da2 <__cvt+0x3e>
 8005da0:	3601      	adds	r6, #1
 8005da2:	2102      	movs	r1, #2
 8005da4:	e000      	b.n	8005da8 <__cvt+0x44>
 8005da6:	2103      	movs	r1, #3
 8005da8:	ab03      	add	r3, sp, #12
 8005daa:	9301      	str	r3, [sp, #4]
 8005dac:	ab02      	add	r3, sp, #8
 8005dae:	9300      	str	r3, [sp, #0]
 8005db0:	ec45 4b10 	vmov	d0, r4, r5
 8005db4:	4653      	mov	r3, sl
 8005db6:	4632      	mov	r2, r6
 8005db8:	f000 fe7a 	bl	8006ab0 <_dtoa_r>
 8005dbc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005dc0:	4607      	mov	r7, r0
 8005dc2:	d102      	bne.n	8005dca <__cvt+0x66>
 8005dc4:	f019 0f01 	tst.w	r9, #1
 8005dc8:	d022      	beq.n	8005e10 <__cvt+0xac>
 8005dca:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005dce:	eb07 0906 	add.w	r9, r7, r6
 8005dd2:	d110      	bne.n	8005df6 <__cvt+0x92>
 8005dd4:	783b      	ldrb	r3, [r7, #0]
 8005dd6:	2b30      	cmp	r3, #48	; 0x30
 8005dd8:	d10a      	bne.n	8005df0 <__cvt+0x8c>
 8005dda:	2200      	movs	r2, #0
 8005ddc:	2300      	movs	r3, #0
 8005dde:	4620      	mov	r0, r4
 8005de0:	4629      	mov	r1, r5
 8005de2:	f7fa fe91 	bl	8000b08 <__aeabi_dcmpeq>
 8005de6:	b918      	cbnz	r0, 8005df0 <__cvt+0x8c>
 8005de8:	f1c6 0601 	rsb	r6, r6, #1
 8005dec:	f8ca 6000 	str.w	r6, [sl]
 8005df0:	f8da 3000 	ldr.w	r3, [sl]
 8005df4:	4499      	add	r9, r3
 8005df6:	2200      	movs	r2, #0
 8005df8:	2300      	movs	r3, #0
 8005dfa:	4620      	mov	r0, r4
 8005dfc:	4629      	mov	r1, r5
 8005dfe:	f7fa fe83 	bl	8000b08 <__aeabi_dcmpeq>
 8005e02:	b108      	cbz	r0, 8005e08 <__cvt+0xa4>
 8005e04:	f8cd 900c 	str.w	r9, [sp, #12]
 8005e08:	2230      	movs	r2, #48	; 0x30
 8005e0a:	9b03      	ldr	r3, [sp, #12]
 8005e0c:	454b      	cmp	r3, r9
 8005e0e:	d307      	bcc.n	8005e20 <__cvt+0xbc>
 8005e10:	9b03      	ldr	r3, [sp, #12]
 8005e12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e14:	1bdb      	subs	r3, r3, r7
 8005e16:	4638      	mov	r0, r7
 8005e18:	6013      	str	r3, [r2, #0]
 8005e1a:	b004      	add	sp, #16
 8005e1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e20:	1c59      	adds	r1, r3, #1
 8005e22:	9103      	str	r1, [sp, #12]
 8005e24:	701a      	strb	r2, [r3, #0]
 8005e26:	e7f0      	b.n	8005e0a <__cvt+0xa6>

08005e28 <__exponent>:
 8005e28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	2900      	cmp	r1, #0
 8005e2e:	bfb8      	it	lt
 8005e30:	4249      	neglt	r1, r1
 8005e32:	f803 2b02 	strb.w	r2, [r3], #2
 8005e36:	bfb4      	ite	lt
 8005e38:	222d      	movlt	r2, #45	; 0x2d
 8005e3a:	222b      	movge	r2, #43	; 0x2b
 8005e3c:	2909      	cmp	r1, #9
 8005e3e:	7042      	strb	r2, [r0, #1]
 8005e40:	dd2a      	ble.n	8005e98 <__exponent+0x70>
 8005e42:	f10d 0207 	add.w	r2, sp, #7
 8005e46:	4617      	mov	r7, r2
 8005e48:	260a      	movs	r6, #10
 8005e4a:	4694      	mov	ip, r2
 8005e4c:	fb91 f5f6 	sdiv	r5, r1, r6
 8005e50:	fb06 1415 	mls	r4, r6, r5, r1
 8005e54:	3430      	adds	r4, #48	; 0x30
 8005e56:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005e5a:	460c      	mov	r4, r1
 8005e5c:	2c63      	cmp	r4, #99	; 0x63
 8005e5e:	f102 32ff 	add.w	r2, r2, #4294967295
 8005e62:	4629      	mov	r1, r5
 8005e64:	dcf1      	bgt.n	8005e4a <__exponent+0x22>
 8005e66:	3130      	adds	r1, #48	; 0x30
 8005e68:	f1ac 0402 	sub.w	r4, ip, #2
 8005e6c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005e70:	1c41      	adds	r1, r0, #1
 8005e72:	4622      	mov	r2, r4
 8005e74:	42ba      	cmp	r2, r7
 8005e76:	d30a      	bcc.n	8005e8e <__exponent+0x66>
 8005e78:	f10d 0209 	add.w	r2, sp, #9
 8005e7c:	eba2 020c 	sub.w	r2, r2, ip
 8005e80:	42bc      	cmp	r4, r7
 8005e82:	bf88      	it	hi
 8005e84:	2200      	movhi	r2, #0
 8005e86:	4413      	add	r3, r2
 8005e88:	1a18      	subs	r0, r3, r0
 8005e8a:	b003      	add	sp, #12
 8005e8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e8e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005e92:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005e96:	e7ed      	b.n	8005e74 <__exponent+0x4c>
 8005e98:	2330      	movs	r3, #48	; 0x30
 8005e9a:	3130      	adds	r1, #48	; 0x30
 8005e9c:	7083      	strb	r3, [r0, #2]
 8005e9e:	70c1      	strb	r1, [r0, #3]
 8005ea0:	1d03      	adds	r3, r0, #4
 8005ea2:	e7f1      	b.n	8005e88 <__exponent+0x60>

08005ea4 <_printf_float>:
 8005ea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ea8:	ed2d 8b02 	vpush	{d8}
 8005eac:	b08d      	sub	sp, #52	; 0x34
 8005eae:	460c      	mov	r4, r1
 8005eb0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005eb4:	4616      	mov	r6, r2
 8005eb6:	461f      	mov	r7, r3
 8005eb8:	4605      	mov	r5, r0
 8005eba:	f000 fcf9 	bl	80068b0 <_localeconv_r>
 8005ebe:	f8d0 a000 	ldr.w	sl, [r0]
 8005ec2:	4650      	mov	r0, sl
 8005ec4:	f7fa f9f4 	bl	80002b0 <strlen>
 8005ec8:	2300      	movs	r3, #0
 8005eca:	930a      	str	r3, [sp, #40]	; 0x28
 8005ecc:	6823      	ldr	r3, [r4, #0]
 8005ece:	9305      	str	r3, [sp, #20]
 8005ed0:	f8d8 3000 	ldr.w	r3, [r8]
 8005ed4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005ed8:	3307      	adds	r3, #7
 8005eda:	f023 0307 	bic.w	r3, r3, #7
 8005ede:	f103 0208 	add.w	r2, r3, #8
 8005ee2:	f8c8 2000 	str.w	r2, [r8]
 8005ee6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005eea:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005eee:	9307      	str	r3, [sp, #28]
 8005ef0:	f8cd 8018 	str.w	r8, [sp, #24]
 8005ef4:	ee08 0a10 	vmov	s16, r0
 8005ef8:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005efc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f00:	4b9e      	ldr	r3, [pc, #632]	; (800617c <_printf_float+0x2d8>)
 8005f02:	f04f 32ff 	mov.w	r2, #4294967295
 8005f06:	f7fa fe31 	bl	8000b6c <__aeabi_dcmpun>
 8005f0a:	bb88      	cbnz	r0, 8005f70 <_printf_float+0xcc>
 8005f0c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f10:	4b9a      	ldr	r3, [pc, #616]	; (800617c <_printf_float+0x2d8>)
 8005f12:	f04f 32ff 	mov.w	r2, #4294967295
 8005f16:	f7fa fe0b 	bl	8000b30 <__aeabi_dcmple>
 8005f1a:	bb48      	cbnz	r0, 8005f70 <_printf_float+0xcc>
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	2300      	movs	r3, #0
 8005f20:	4640      	mov	r0, r8
 8005f22:	4649      	mov	r1, r9
 8005f24:	f7fa fdfa 	bl	8000b1c <__aeabi_dcmplt>
 8005f28:	b110      	cbz	r0, 8005f30 <_printf_float+0x8c>
 8005f2a:	232d      	movs	r3, #45	; 0x2d
 8005f2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f30:	4a93      	ldr	r2, [pc, #588]	; (8006180 <_printf_float+0x2dc>)
 8005f32:	4b94      	ldr	r3, [pc, #592]	; (8006184 <_printf_float+0x2e0>)
 8005f34:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005f38:	bf94      	ite	ls
 8005f3a:	4690      	movls	r8, r2
 8005f3c:	4698      	movhi	r8, r3
 8005f3e:	2303      	movs	r3, #3
 8005f40:	6123      	str	r3, [r4, #16]
 8005f42:	9b05      	ldr	r3, [sp, #20]
 8005f44:	f023 0304 	bic.w	r3, r3, #4
 8005f48:	6023      	str	r3, [r4, #0]
 8005f4a:	f04f 0900 	mov.w	r9, #0
 8005f4e:	9700      	str	r7, [sp, #0]
 8005f50:	4633      	mov	r3, r6
 8005f52:	aa0b      	add	r2, sp, #44	; 0x2c
 8005f54:	4621      	mov	r1, r4
 8005f56:	4628      	mov	r0, r5
 8005f58:	f000 f9da 	bl	8006310 <_printf_common>
 8005f5c:	3001      	adds	r0, #1
 8005f5e:	f040 8090 	bne.w	8006082 <_printf_float+0x1de>
 8005f62:	f04f 30ff 	mov.w	r0, #4294967295
 8005f66:	b00d      	add	sp, #52	; 0x34
 8005f68:	ecbd 8b02 	vpop	{d8}
 8005f6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f70:	4642      	mov	r2, r8
 8005f72:	464b      	mov	r3, r9
 8005f74:	4640      	mov	r0, r8
 8005f76:	4649      	mov	r1, r9
 8005f78:	f7fa fdf8 	bl	8000b6c <__aeabi_dcmpun>
 8005f7c:	b140      	cbz	r0, 8005f90 <_printf_float+0xec>
 8005f7e:	464b      	mov	r3, r9
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	bfbc      	itt	lt
 8005f84:	232d      	movlt	r3, #45	; 0x2d
 8005f86:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005f8a:	4a7f      	ldr	r2, [pc, #508]	; (8006188 <_printf_float+0x2e4>)
 8005f8c:	4b7f      	ldr	r3, [pc, #508]	; (800618c <_printf_float+0x2e8>)
 8005f8e:	e7d1      	b.n	8005f34 <_printf_float+0x90>
 8005f90:	6863      	ldr	r3, [r4, #4]
 8005f92:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005f96:	9206      	str	r2, [sp, #24]
 8005f98:	1c5a      	adds	r2, r3, #1
 8005f9a:	d13f      	bne.n	800601c <_printf_float+0x178>
 8005f9c:	2306      	movs	r3, #6
 8005f9e:	6063      	str	r3, [r4, #4]
 8005fa0:	9b05      	ldr	r3, [sp, #20]
 8005fa2:	6861      	ldr	r1, [r4, #4]
 8005fa4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005fa8:	2300      	movs	r3, #0
 8005faa:	9303      	str	r3, [sp, #12]
 8005fac:	ab0a      	add	r3, sp, #40	; 0x28
 8005fae:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005fb2:	ab09      	add	r3, sp, #36	; 0x24
 8005fb4:	ec49 8b10 	vmov	d0, r8, r9
 8005fb8:	9300      	str	r3, [sp, #0]
 8005fba:	6022      	str	r2, [r4, #0]
 8005fbc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005fc0:	4628      	mov	r0, r5
 8005fc2:	f7ff fecf 	bl	8005d64 <__cvt>
 8005fc6:	9b06      	ldr	r3, [sp, #24]
 8005fc8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005fca:	2b47      	cmp	r3, #71	; 0x47
 8005fcc:	4680      	mov	r8, r0
 8005fce:	d108      	bne.n	8005fe2 <_printf_float+0x13e>
 8005fd0:	1cc8      	adds	r0, r1, #3
 8005fd2:	db02      	blt.n	8005fda <_printf_float+0x136>
 8005fd4:	6863      	ldr	r3, [r4, #4]
 8005fd6:	4299      	cmp	r1, r3
 8005fd8:	dd41      	ble.n	800605e <_printf_float+0x1ba>
 8005fda:	f1ab 0302 	sub.w	r3, fp, #2
 8005fde:	fa5f fb83 	uxtb.w	fp, r3
 8005fe2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005fe6:	d820      	bhi.n	800602a <_printf_float+0x186>
 8005fe8:	3901      	subs	r1, #1
 8005fea:	465a      	mov	r2, fp
 8005fec:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005ff0:	9109      	str	r1, [sp, #36]	; 0x24
 8005ff2:	f7ff ff19 	bl	8005e28 <__exponent>
 8005ff6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ff8:	1813      	adds	r3, r2, r0
 8005ffa:	2a01      	cmp	r2, #1
 8005ffc:	4681      	mov	r9, r0
 8005ffe:	6123      	str	r3, [r4, #16]
 8006000:	dc02      	bgt.n	8006008 <_printf_float+0x164>
 8006002:	6822      	ldr	r2, [r4, #0]
 8006004:	07d2      	lsls	r2, r2, #31
 8006006:	d501      	bpl.n	800600c <_printf_float+0x168>
 8006008:	3301      	adds	r3, #1
 800600a:	6123      	str	r3, [r4, #16]
 800600c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006010:	2b00      	cmp	r3, #0
 8006012:	d09c      	beq.n	8005f4e <_printf_float+0xaa>
 8006014:	232d      	movs	r3, #45	; 0x2d
 8006016:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800601a:	e798      	b.n	8005f4e <_printf_float+0xaa>
 800601c:	9a06      	ldr	r2, [sp, #24]
 800601e:	2a47      	cmp	r2, #71	; 0x47
 8006020:	d1be      	bne.n	8005fa0 <_printf_float+0xfc>
 8006022:	2b00      	cmp	r3, #0
 8006024:	d1bc      	bne.n	8005fa0 <_printf_float+0xfc>
 8006026:	2301      	movs	r3, #1
 8006028:	e7b9      	b.n	8005f9e <_printf_float+0xfa>
 800602a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800602e:	d118      	bne.n	8006062 <_printf_float+0x1be>
 8006030:	2900      	cmp	r1, #0
 8006032:	6863      	ldr	r3, [r4, #4]
 8006034:	dd0b      	ble.n	800604e <_printf_float+0x1aa>
 8006036:	6121      	str	r1, [r4, #16]
 8006038:	b913      	cbnz	r3, 8006040 <_printf_float+0x19c>
 800603a:	6822      	ldr	r2, [r4, #0]
 800603c:	07d0      	lsls	r0, r2, #31
 800603e:	d502      	bpl.n	8006046 <_printf_float+0x1a2>
 8006040:	3301      	adds	r3, #1
 8006042:	440b      	add	r3, r1
 8006044:	6123      	str	r3, [r4, #16]
 8006046:	65a1      	str	r1, [r4, #88]	; 0x58
 8006048:	f04f 0900 	mov.w	r9, #0
 800604c:	e7de      	b.n	800600c <_printf_float+0x168>
 800604e:	b913      	cbnz	r3, 8006056 <_printf_float+0x1b2>
 8006050:	6822      	ldr	r2, [r4, #0]
 8006052:	07d2      	lsls	r2, r2, #31
 8006054:	d501      	bpl.n	800605a <_printf_float+0x1b6>
 8006056:	3302      	adds	r3, #2
 8006058:	e7f4      	b.n	8006044 <_printf_float+0x1a0>
 800605a:	2301      	movs	r3, #1
 800605c:	e7f2      	b.n	8006044 <_printf_float+0x1a0>
 800605e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006062:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006064:	4299      	cmp	r1, r3
 8006066:	db05      	blt.n	8006074 <_printf_float+0x1d0>
 8006068:	6823      	ldr	r3, [r4, #0]
 800606a:	6121      	str	r1, [r4, #16]
 800606c:	07d8      	lsls	r0, r3, #31
 800606e:	d5ea      	bpl.n	8006046 <_printf_float+0x1a2>
 8006070:	1c4b      	adds	r3, r1, #1
 8006072:	e7e7      	b.n	8006044 <_printf_float+0x1a0>
 8006074:	2900      	cmp	r1, #0
 8006076:	bfd4      	ite	le
 8006078:	f1c1 0202 	rsble	r2, r1, #2
 800607c:	2201      	movgt	r2, #1
 800607e:	4413      	add	r3, r2
 8006080:	e7e0      	b.n	8006044 <_printf_float+0x1a0>
 8006082:	6823      	ldr	r3, [r4, #0]
 8006084:	055a      	lsls	r2, r3, #21
 8006086:	d407      	bmi.n	8006098 <_printf_float+0x1f4>
 8006088:	6923      	ldr	r3, [r4, #16]
 800608a:	4642      	mov	r2, r8
 800608c:	4631      	mov	r1, r6
 800608e:	4628      	mov	r0, r5
 8006090:	47b8      	blx	r7
 8006092:	3001      	adds	r0, #1
 8006094:	d12c      	bne.n	80060f0 <_printf_float+0x24c>
 8006096:	e764      	b.n	8005f62 <_printf_float+0xbe>
 8006098:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800609c:	f240 80e0 	bls.w	8006260 <_printf_float+0x3bc>
 80060a0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80060a4:	2200      	movs	r2, #0
 80060a6:	2300      	movs	r3, #0
 80060a8:	f7fa fd2e 	bl	8000b08 <__aeabi_dcmpeq>
 80060ac:	2800      	cmp	r0, #0
 80060ae:	d034      	beq.n	800611a <_printf_float+0x276>
 80060b0:	4a37      	ldr	r2, [pc, #220]	; (8006190 <_printf_float+0x2ec>)
 80060b2:	2301      	movs	r3, #1
 80060b4:	4631      	mov	r1, r6
 80060b6:	4628      	mov	r0, r5
 80060b8:	47b8      	blx	r7
 80060ba:	3001      	adds	r0, #1
 80060bc:	f43f af51 	beq.w	8005f62 <_printf_float+0xbe>
 80060c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80060c4:	429a      	cmp	r2, r3
 80060c6:	db02      	blt.n	80060ce <_printf_float+0x22a>
 80060c8:	6823      	ldr	r3, [r4, #0]
 80060ca:	07d8      	lsls	r0, r3, #31
 80060cc:	d510      	bpl.n	80060f0 <_printf_float+0x24c>
 80060ce:	ee18 3a10 	vmov	r3, s16
 80060d2:	4652      	mov	r2, sl
 80060d4:	4631      	mov	r1, r6
 80060d6:	4628      	mov	r0, r5
 80060d8:	47b8      	blx	r7
 80060da:	3001      	adds	r0, #1
 80060dc:	f43f af41 	beq.w	8005f62 <_printf_float+0xbe>
 80060e0:	f04f 0800 	mov.w	r8, #0
 80060e4:	f104 091a 	add.w	r9, r4, #26
 80060e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060ea:	3b01      	subs	r3, #1
 80060ec:	4543      	cmp	r3, r8
 80060ee:	dc09      	bgt.n	8006104 <_printf_float+0x260>
 80060f0:	6823      	ldr	r3, [r4, #0]
 80060f2:	079b      	lsls	r3, r3, #30
 80060f4:	f100 8107 	bmi.w	8006306 <_printf_float+0x462>
 80060f8:	68e0      	ldr	r0, [r4, #12]
 80060fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060fc:	4298      	cmp	r0, r3
 80060fe:	bfb8      	it	lt
 8006100:	4618      	movlt	r0, r3
 8006102:	e730      	b.n	8005f66 <_printf_float+0xc2>
 8006104:	2301      	movs	r3, #1
 8006106:	464a      	mov	r2, r9
 8006108:	4631      	mov	r1, r6
 800610a:	4628      	mov	r0, r5
 800610c:	47b8      	blx	r7
 800610e:	3001      	adds	r0, #1
 8006110:	f43f af27 	beq.w	8005f62 <_printf_float+0xbe>
 8006114:	f108 0801 	add.w	r8, r8, #1
 8006118:	e7e6      	b.n	80060e8 <_printf_float+0x244>
 800611a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800611c:	2b00      	cmp	r3, #0
 800611e:	dc39      	bgt.n	8006194 <_printf_float+0x2f0>
 8006120:	4a1b      	ldr	r2, [pc, #108]	; (8006190 <_printf_float+0x2ec>)
 8006122:	2301      	movs	r3, #1
 8006124:	4631      	mov	r1, r6
 8006126:	4628      	mov	r0, r5
 8006128:	47b8      	blx	r7
 800612a:	3001      	adds	r0, #1
 800612c:	f43f af19 	beq.w	8005f62 <_printf_float+0xbe>
 8006130:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006134:	4313      	orrs	r3, r2
 8006136:	d102      	bne.n	800613e <_printf_float+0x29a>
 8006138:	6823      	ldr	r3, [r4, #0]
 800613a:	07d9      	lsls	r1, r3, #31
 800613c:	d5d8      	bpl.n	80060f0 <_printf_float+0x24c>
 800613e:	ee18 3a10 	vmov	r3, s16
 8006142:	4652      	mov	r2, sl
 8006144:	4631      	mov	r1, r6
 8006146:	4628      	mov	r0, r5
 8006148:	47b8      	blx	r7
 800614a:	3001      	adds	r0, #1
 800614c:	f43f af09 	beq.w	8005f62 <_printf_float+0xbe>
 8006150:	f04f 0900 	mov.w	r9, #0
 8006154:	f104 0a1a 	add.w	sl, r4, #26
 8006158:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800615a:	425b      	negs	r3, r3
 800615c:	454b      	cmp	r3, r9
 800615e:	dc01      	bgt.n	8006164 <_printf_float+0x2c0>
 8006160:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006162:	e792      	b.n	800608a <_printf_float+0x1e6>
 8006164:	2301      	movs	r3, #1
 8006166:	4652      	mov	r2, sl
 8006168:	4631      	mov	r1, r6
 800616a:	4628      	mov	r0, r5
 800616c:	47b8      	blx	r7
 800616e:	3001      	adds	r0, #1
 8006170:	f43f aef7 	beq.w	8005f62 <_printf_float+0xbe>
 8006174:	f109 0901 	add.w	r9, r9, #1
 8006178:	e7ee      	b.n	8006158 <_printf_float+0x2b4>
 800617a:	bf00      	nop
 800617c:	7fefffff 	.word	0x7fefffff
 8006180:	0800a768 	.word	0x0800a768
 8006184:	0800a76c 	.word	0x0800a76c
 8006188:	0800a770 	.word	0x0800a770
 800618c:	0800a774 	.word	0x0800a774
 8006190:	0800a778 	.word	0x0800a778
 8006194:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006196:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006198:	429a      	cmp	r2, r3
 800619a:	bfa8      	it	ge
 800619c:	461a      	movge	r2, r3
 800619e:	2a00      	cmp	r2, #0
 80061a0:	4691      	mov	r9, r2
 80061a2:	dc37      	bgt.n	8006214 <_printf_float+0x370>
 80061a4:	f04f 0b00 	mov.w	fp, #0
 80061a8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061ac:	f104 021a 	add.w	r2, r4, #26
 80061b0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80061b2:	9305      	str	r3, [sp, #20]
 80061b4:	eba3 0309 	sub.w	r3, r3, r9
 80061b8:	455b      	cmp	r3, fp
 80061ba:	dc33      	bgt.n	8006224 <_printf_float+0x380>
 80061bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80061c0:	429a      	cmp	r2, r3
 80061c2:	db3b      	blt.n	800623c <_printf_float+0x398>
 80061c4:	6823      	ldr	r3, [r4, #0]
 80061c6:	07da      	lsls	r2, r3, #31
 80061c8:	d438      	bmi.n	800623c <_printf_float+0x398>
 80061ca:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80061ce:	eba2 0903 	sub.w	r9, r2, r3
 80061d2:	9b05      	ldr	r3, [sp, #20]
 80061d4:	1ad2      	subs	r2, r2, r3
 80061d6:	4591      	cmp	r9, r2
 80061d8:	bfa8      	it	ge
 80061da:	4691      	movge	r9, r2
 80061dc:	f1b9 0f00 	cmp.w	r9, #0
 80061e0:	dc35      	bgt.n	800624e <_printf_float+0x3aa>
 80061e2:	f04f 0800 	mov.w	r8, #0
 80061e6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061ea:	f104 0a1a 	add.w	sl, r4, #26
 80061ee:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80061f2:	1a9b      	subs	r3, r3, r2
 80061f4:	eba3 0309 	sub.w	r3, r3, r9
 80061f8:	4543      	cmp	r3, r8
 80061fa:	f77f af79 	ble.w	80060f0 <_printf_float+0x24c>
 80061fe:	2301      	movs	r3, #1
 8006200:	4652      	mov	r2, sl
 8006202:	4631      	mov	r1, r6
 8006204:	4628      	mov	r0, r5
 8006206:	47b8      	blx	r7
 8006208:	3001      	adds	r0, #1
 800620a:	f43f aeaa 	beq.w	8005f62 <_printf_float+0xbe>
 800620e:	f108 0801 	add.w	r8, r8, #1
 8006212:	e7ec      	b.n	80061ee <_printf_float+0x34a>
 8006214:	4613      	mov	r3, r2
 8006216:	4631      	mov	r1, r6
 8006218:	4642      	mov	r2, r8
 800621a:	4628      	mov	r0, r5
 800621c:	47b8      	blx	r7
 800621e:	3001      	adds	r0, #1
 8006220:	d1c0      	bne.n	80061a4 <_printf_float+0x300>
 8006222:	e69e      	b.n	8005f62 <_printf_float+0xbe>
 8006224:	2301      	movs	r3, #1
 8006226:	4631      	mov	r1, r6
 8006228:	4628      	mov	r0, r5
 800622a:	9205      	str	r2, [sp, #20]
 800622c:	47b8      	blx	r7
 800622e:	3001      	adds	r0, #1
 8006230:	f43f ae97 	beq.w	8005f62 <_printf_float+0xbe>
 8006234:	9a05      	ldr	r2, [sp, #20]
 8006236:	f10b 0b01 	add.w	fp, fp, #1
 800623a:	e7b9      	b.n	80061b0 <_printf_float+0x30c>
 800623c:	ee18 3a10 	vmov	r3, s16
 8006240:	4652      	mov	r2, sl
 8006242:	4631      	mov	r1, r6
 8006244:	4628      	mov	r0, r5
 8006246:	47b8      	blx	r7
 8006248:	3001      	adds	r0, #1
 800624a:	d1be      	bne.n	80061ca <_printf_float+0x326>
 800624c:	e689      	b.n	8005f62 <_printf_float+0xbe>
 800624e:	9a05      	ldr	r2, [sp, #20]
 8006250:	464b      	mov	r3, r9
 8006252:	4442      	add	r2, r8
 8006254:	4631      	mov	r1, r6
 8006256:	4628      	mov	r0, r5
 8006258:	47b8      	blx	r7
 800625a:	3001      	adds	r0, #1
 800625c:	d1c1      	bne.n	80061e2 <_printf_float+0x33e>
 800625e:	e680      	b.n	8005f62 <_printf_float+0xbe>
 8006260:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006262:	2a01      	cmp	r2, #1
 8006264:	dc01      	bgt.n	800626a <_printf_float+0x3c6>
 8006266:	07db      	lsls	r3, r3, #31
 8006268:	d53a      	bpl.n	80062e0 <_printf_float+0x43c>
 800626a:	2301      	movs	r3, #1
 800626c:	4642      	mov	r2, r8
 800626e:	4631      	mov	r1, r6
 8006270:	4628      	mov	r0, r5
 8006272:	47b8      	blx	r7
 8006274:	3001      	adds	r0, #1
 8006276:	f43f ae74 	beq.w	8005f62 <_printf_float+0xbe>
 800627a:	ee18 3a10 	vmov	r3, s16
 800627e:	4652      	mov	r2, sl
 8006280:	4631      	mov	r1, r6
 8006282:	4628      	mov	r0, r5
 8006284:	47b8      	blx	r7
 8006286:	3001      	adds	r0, #1
 8006288:	f43f ae6b 	beq.w	8005f62 <_printf_float+0xbe>
 800628c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006290:	2200      	movs	r2, #0
 8006292:	2300      	movs	r3, #0
 8006294:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006298:	f7fa fc36 	bl	8000b08 <__aeabi_dcmpeq>
 800629c:	b9d8      	cbnz	r0, 80062d6 <_printf_float+0x432>
 800629e:	f10a 33ff 	add.w	r3, sl, #4294967295
 80062a2:	f108 0201 	add.w	r2, r8, #1
 80062a6:	4631      	mov	r1, r6
 80062a8:	4628      	mov	r0, r5
 80062aa:	47b8      	blx	r7
 80062ac:	3001      	adds	r0, #1
 80062ae:	d10e      	bne.n	80062ce <_printf_float+0x42a>
 80062b0:	e657      	b.n	8005f62 <_printf_float+0xbe>
 80062b2:	2301      	movs	r3, #1
 80062b4:	4652      	mov	r2, sl
 80062b6:	4631      	mov	r1, r6
 80062b8:	4628      	mov	r0, r5
 80062ba:	47b8      	blx	r7
 80062bc:	3001      	adds	r0, #1
 80062be:	f43f ae50 	beq.w	8005f62 <_printf_float+0xbe>
 80062c2:	f108 0801 	add.w	r8, r8, #1
 80062c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062c8:	3b01      	subs	r3, #1
 80062ca:	4543      	cmp	r3, r8
 80062cc:	dcf1      	bgt.n	80062b2 <_printf_float+0x40e>
 80062ce:	464b      	mov	r3, r9
 80062d0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80062d4:	e6da      	b.n	800608c <_printf_float+0x1e8>
 80062d6:	f04f 0800 	mov.w	r8, #0
 80062da:	f104 0a1a 	add.w	sl, r4, #26
 80062de:	e7f2      	b.n	80062c6 <_printf_float+0x422>
 80062e0:	2301      	movs	r3, #1
 80062e2:	4642      	mov	r2, r8
 80062e4:	e7df      	b.n	80062a6 <_printf_float+0x402>
 80062e6:	2301      	movs	r3, #1
 80062e8:	464a      	mov	r2, r9
 80062ea:	4631      	mov	r1, r6
 80062ec:	4628      	mov	r0, r5
 80062ee:	47b8      	blx	r7
 80062f0:	3001      	adds	r0, #1
 80062f2:	f43f ae36 	beq.w	8005f62 <_printf_float+0xbe>
 80062f6:	f108 0801 	add.w	r8, r8, #1
 80062fa:	68e3      	ldr	r3, [r4, #12]
 80062fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80062fe:	1a5b      	subs	r3, r3, r1
 8006300:	4543      	cmp	r3, r8
 8006302:	dcf0      	bgt.n	80062e6 <_printf_float+0x442>
 8006304:	e6f8      	b.n	80060f8 <_printf_float+0x254>
 8006306:	f04f 0800 	mov.w	r8, #0
 800630a:	f104 0919 	add.w	r9, r4, #25
 800630e:	e7f4      	b.n	80062fa <_printf_float+0x456>

08006310 <_printf_common>:
 8006310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006314:	4616      	mov	r6, r2
 8006316:	4699      	mov	r9, r3
 8006318:	688a      	ldr	r2, [r1, #8]
 800631a:	690b      	ldr	r3, [r1, #16]
 800631c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006320:	4293      	cmp	r3, r2
 8006322:	bfb8      	it	lt
 8006324:	4613      	movlt	r3, r2
 8006326:	6033      	str	r3, [r6, #0]
 8006328:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800632c:	4607      	mov	r7, r0
 800632e:	460c      	mov	r4, r1
 8006330:	b10a      	cbz	r2, 8006336 <_printf_common+0x26>
 8006332:	3301      	adds	r3, #1
 8006334:	6033      	str	r3, [r6, #0]
 8006336:	6823      	ldr	r3, [r4, #0]
 8006338:	0699      	lsls	r1, r3, #26
 800633a:	bf42      	ittt	mi
 800633c:	6833      	ldrmi	r3, [r6, #0]
 800633e:	3302      	addmi	r3, #2
 8006340:	6033      	strmi	r3, [r6, #0]
 8006342:	6825      	ldr	r5, [r4, #0]
 8006344:	f015 0506 	ands.w	r5, r5, #6
 8006348:	d106      	bne.n	8006358 <_printf_common+0x48>
 800634a:	f104 0a19 	add.w	sl, r4, #25
 800634e:	68e3      	ldr	r3, [r4, #12]
 8006350:	6832      	ldr	r2, [r6, #0]
 8006352:	1a9b      	subs	r3, r3, r2
 8006354:	42ab      	cmp	r3, r5
 8006356:	dc26      	bgt.n	80063a6 <_printf_common+0x96>
 8006358:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800635c:	1e13      	subs	r3, r2, #0
 800635e:	6822      	ldr	r2, [r4, #0]
 8006360:	bf18      	it	ne
 8006362:	2301      	movne	r3, #1
 8006364:	0692      	lsls	r2, r2, #26
 8006366:	d42b      	bmi.n	80063c0 <_printf_common+0xb0>
 8006368:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800636c:	4649      	mov	r1, r9
 800636e:	4638      	mov	r0, r7
 8006370:	47c0      	blx	r8
 8006372:	3001      	adds	r0, #1
 8006374:	d01e      	beq.n	80063b4 <_printf_common+0xa4>
 8006376:	6823      	ldr	r3, [r4, #0]
 8006378:	6922      	ldr	r2, [r4, #16]
 800637a:	f003 0306 	and.w	r3, r3, #6
 800637e:	2b04      	cmp	r3, #4
 8006380:	bf02      	ittt	eq
 8006382:	68e5      	ldreq	r5, [r4, #12]
 8006384:	6833      	ldreq	r3, [r6, #0]
 8006386:	1aed      	subeq	r5, r5, r3
 8006388:	68a3      	ldr	r3, [r4, #8]
 800638a:	bf0c      	ite	eq
 800638c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006390:	2500      	movne	r5, #0
 8006392:	4293      	cmp	r3, r2
 8006394:	bfc4      	itt	gt
 8006396:	1a9b      	subgt	r3, r3, r2
 8006398:	18ed      	addgt	r5, r5, r3
 800639a:	2600      	movs	r6, #0
 800639c:	341a      	adds	r4, #26
 800639e:	42b5      	cmp	r5, r6
 80063a0:	d11a      	bne.n	80063d8 <_printf_common+0xc8>
 80063a2:	2000      	movs	r0, #0
 80063a4:	e008      	b.n	80063b8 <_printf_common+0xa8>
 80063a6:	2301      	movs	r3, #1
 80063a8:	4652      	mov	r2, sl
 80063aa:	4649      	mov	r1, r9
 80063ac:	4638      	mov	r0, r7
 80063ae:	47c0      	blx	r8
 80063b0:	3001      	adds	r0, #1
 80063b2:	d103      	bne.n	80063bc <_printf_common+0xac>
 80063b4:	f04f 30ff 	mov.w	r0, #4294967295
 80063b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063bc:	3501      	adds	r5, #1
 80063be:	e7c6      	b.n	800634e <_printf_common+0x3e>
 80063c0:	18e1      	adds	r1, r4, r3
 80063c2:	1c5a      	adds	r2, r3, #1
 80063c4:	2030      	movs	r0, #48	; 0x30
 80063c6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80063ca:	4422      	add	r2, r4
 80063cc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80063d0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80063d4:	3302      	adds	r3, #2
 80063d6:	e7c7      	b.n	8006368 <_printf_common+0x58>
 80063d8:	2301      	movs	r3, #1
 80063da:	4622      	mov	r2, r4
 80063dc:	4649      	mov	r1, r9
 80063de:	4638      	mov	r0, r7
 80063e0:	47c0      	blx	r8
 80063e2:	3001      	adds	r0, #1
 80063e4:	d0e6      	beq.n	80063b4 <_printf_common+0xa4>
 80063e6:	3601      	adds	r6, #1
 80063e8:	e7d9      	b.n	800639e <_printf_common+0x8e>
	...

080063ec <_printf_i>:
 80063ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063f0:	7e0f      	ldrb	r7, [r1, #24]
 80063f2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80063f4:	2f78      	cmp	r7, #120	; 0x78
 80063f6:	4691      	mov	r9, r2
 80063f8:	4680      	mov	r8, r0
 80063fa:	460c      	mov	r4, r1
 80063fc:	469a      	mov	sl, r3
 80063fe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006402:	d807      	bhi.n	8006414 <_printf_i+0x28>
 8006404:	2f62      	cmp	r7, #98	; 0x62
 8006406:	d80a      	bhi.n	800641e <_printf_i+0x32>
 8006408:	2f00      	cmp	r7, #0
 800640a:	f000 80d4 	beq.w	80065b6 <_printf_i+0x1ca>
 800640e:	2f58      	cmp	r7, #88	; 0x58
 8006410:	f000 80c0 	beq.w	8006594 <_printf_i+0x1a8>
 8006414:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006418:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800641c:	e03a      	b.n	8006494 <_printf_i+0xa8>
 800641e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006422:	2b15      	cmp	r3, #21
 8006424:	d8f6      	bhi.n	8006414 <_printf_i+0x28>
 8006426:	a101      	add	r1, pc, #4	; (adr r1, 800642c <_printf_i+0x40>)
 8006428:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800642c:	08006485 	.word	0x08006485
 8006430:	08006499 	.word	0x08006499
 8006434:	08006415 	.word	0x08006415
 8006438:	08006415 	.word	0x08006415
 800643c:	08006415 	.word	0x08006415
 8006440:	08006415 	.word	0x08006415
 8006444:	08006499 	.word	0x08006499
 8006448:	08006415 	.word	0x08006415
 800644c:	08006415 	.word	0x08006415
 8006450:	08006415 	.word	0x08006415
 8006454:	08006415 	.word	0x08006415
 8006458:	0800659d 	.word	0x0800659d
 800645c:	080064c5 	.word	0x080064c5
 8006460:	08006557 	.word	0x08006557
 8006464:	08006415 	.word	0x08006415
 8006468:	08006415 	.word	0x08006415
 800646c:	080065bf 	.word	0x080065bf
 8006470:	08006415 	.word	0x08006415
 8006474:	080064c5 	.word	0x080064c5
 8006478:	08006415 	.word	0x08006415
 800647c:	08006415 	.word	0x08006415
 8006480:	0800655f 	.word	0x0800655f
 8006484:	682b      	ldr	r3, [r5, #0]
 8006486:	1d1a      	adds	r2, r3, #4
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	602a      	str	r2, [r5, #0]
 800648c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006490:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006494:	2301      	movs	r3, #1
 8006496:	e09f      	b.n	80065d8 <_printf_i+0x1ec>
 8006498:	6820      	ldr	r0, [r4, #0]
 800649a:	682b      	ldr	r3, [r5, #0]
 800649c:	0607      	lsls	r7, r0, #24
 800649e:	f103 0104 	add.w	r1, r3, #4
 80064a2:	6029      	str	r1, [r5, #0]
 80064a4:	d501      	bpl.n	80064aa <_printf_i+0xbe>
 80064a6:	681e      	ldr	r6, [r3, #0]
 80064a8:	e003      	b.n	80064b2 <_printf_i+0xc6>
 80064aa:	0646      	lsls	r6, r0, #25
 80064ac:	d5fb      	bpl.n	80064a6 <_printf_i+0xba>
 80064ae:	f9b3 6000 	ldrsh.w	r6, [r3]
 80064b2:	2e00      	cmp	r6, #0
 80064b4:	da03      	bge.n	80064be <_printf_i+0xd2>
 80064b6:	232d      	movs	r3, #45	; 0x2d
 80064b8:	4276      	negs	r6, r6
 80064ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064be:	485a      	ldr	r0, [pc, #360]	; (8006628 <_printf_i+0x23c>)
 80064c0:	230a      	movs	r3, #10
 80064c2:	e012      	b.n	80064ea <_printf_i+0xfe>
 80064c4:	682b      	ldr	r3, [r5, #0]
 80064c6:	6820      	ldr	r0, [r4, #0]
 80064c8:	1d19      	adds	r1, r3, #4
 80064ca:	6029      	str	r1, [r5, #0]
 80064cc:	0605      	lsls	r5, r0, #24
 80064ce:	d501      	bpl.n	80064d4 <_printf_i+0xe8>
 80064d0:	681e      	ldr	r6, [r3, #0]
 80064d2:	e002      	b.n	80064da <_printf_i+0xee>
 80064d4:	0641      	lsls	r1, r0, #25
 80064d6:	d5fb      	bpl.n	80064d0 <_printf_i+0xe4>
 80064d8:	881e      	ldrh	r6, [r3, #0]
 80064da:	4853      	ldr	r0, [pc, #332]	; (8006628 <_printf_i+0x23c>)
 80064dc:	2f6f      	cmp	r7, #111	; 0x6f
 80064de:	bf0c      	ite	eq
 80064e0:	2308      	moveq	r3, #8
 80064e2:	230a      	movne	r3, #10
 80064e4:	2100      	movs	r1, #0
 80064e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80064ea:	6865      	ldr	r5, [r4, #4]
 80064ec:	60a5      	str	r5, [r4, #8]
 80064ee:	2d00      	cmp	r5, #0
 80064f0:	bfa2      	ittt	ge
 80064f2:	6821      	ldrge	r1, [r4, #0]
 80064f4:	f021 0104 	bicge.w	r1, r1, #4
 80064f8:	6021      	strge	r1, [r4, #0]
 80064fa:	b90e      	cbnz	r6, 8006500 <_printf_i+0x114>
 80064fc:	2d00      	cmp	r5, #0
 80064fe:	d04b      	beq.n	8006598 <_printf_i+0x1ac>
 8006500:	4615      	mov	r5, r2
 8006502:	fbb6 f1f3 	udiv	r1, r6, r3
 8006506:	fb03 6711 	mls	r7, r3, r1, r6
 800650a:	5dc7      	ldrb	r7, [r0, r7]
 800650c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006510:	4637      	mov	r7, r6
 8006512:	42bb      	cmp	r3, r7
 8006514:	460e      	mov	r6, r1
 8006516:	d9f4      	bls.n	8006502 <_printf_i+0x116>
 8006518:	2b08      	cmp	r3, #8
 800651a:	d10b      	bne.n	8006534 <_printf_i+0x148>
 800651c:	6823      	ldr	r3, [r4, #0]
 800651e:	07de      	lsls	r6, r3, #31
 8006520:	d508      	bpl.n	8006534 <_printf_i+0x148>
 8006522:	6923      	ldr	r3, [r4, #16]
 8006524:	6861      	ldr	r1, [r4, #4]
 8006526:	4299      	cmp	r1, r3
 8006528:	bfde      	ittt	le
 800652a:	2330      	movle	r3, #48	; 0x30
 800652c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006530:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006534:	1b52      	subs	r2, r2, r5
 8006536:	6122      	str	r2, [r4, #16]
 8006538:	f8cd a000 	str.w	sl, [sp]
 800653c:	464b      	mov	r3, r9
 800653e:	aa03      	add	r2, sp, #12
 8006540:	4621      	mov	r1, r4
 8006542:	4640      	mov	r0, r8
 8006544:	f7ff fee4 	bl	8006310 <_printf_common>
 8006548:	3001      	adds	r0, #1
 800654a:	d14a      	bne.n	80065e2 <_printf_i+0x1f6>
 800654c:	f04f 30ff 	mov.w	r0, #4294967295
 8006550:	b004      	add	sp, #16
 8006552:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006556:	6823      	ldr	r3, [r4, #0]
 8006558:	f043 0320 	orr.w	r3, r3, #32
 800655c:	6023      	str	r3, [r4, #0]
 800655e:	4833      	ldr	r0, [pc, #204]	; (800662c <_printf_i+0x240>)
 8006560:	2778      	movs	r7, #120	; 0x78
 8006562:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006566:	6823      	ldr	r3, [r4, #0]
 8006568:	6829      	ldr	r1, [r5, #0]
 800656a:	061f      	lsls	r7, r3, #24
 800656c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006570:	d402      	bmi.n	8006578 <_printf_i+0x18c>
 8006572:	065f      	lsls	r7, r3, #25
 8006574:	bf48      	it	mi
 8006576:	b2b6      	uxthmi	r6, r6
 8006578:	07df      	lsls	r7, r3, #31
 800657a:	bf48      	it	mi
 800657c:	f043 0320 	orrmi.w	r3, r3, #32
 8006580:	6029      	str	r1, [r5, #0]
 8006582:	bf48      	it	mi
 8006584:	6023      	strmi	r3, [r4, #0]
 8006586:	b91e      	cbnz	r6, 8006590 <_printf_i+0x1a4>
 8006588:	6823      	ldr	r3, [r4, #0]
 800658a:	f023 0320 	bic.w	r3, r3, #32
 800658e:	6023      	str	r3, [r4, #0]
 8006590:	2310      	movs	r3, #16
 8006592:	e7a7      	b.n	80064e4 <_printf_i+0xf8>
 8006594:	4824      	ldr	r0, [pc, #144]	; (8006628 <_printf_i+0x23c>)
 8006596:	e7e4      	b.n	8006562 <_printf_i+0x176>
 8006598:	4615      	mov	r5, r2
 800659a:	e7bd      	b.n	8006518 <_printf_i+0x12c>
 800659c:	682b      	ldr	r3, [r5, #0]
 800659e:	6826      	ldr	r6, [r4, #0]
 80065a0:	6961      	ldr	r1, [r4, #20]
 80065a2:	1d18      	adds	r0, r3, #4
 80065a4:	6028      	str	r0, [r5, #0]
 80065a6:	0635      	lsls	r5, r6, #24
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	d501      	bpl.n	80065b0 <_printf_i+0x1c4>
 80065ac:	6019      	str	r1, [r3, #0]
 80065ae:	e002      	b.n	80065b6 <_printf_i+0x1ca>
 80065b0:	0670      	lsls	r0, r6, #25
 80065b2:	d5fb      	bpl.n	80065ac <_printf_i+0x1c0>
 80065b4:	8019      	strh	r1, [r3, #0]
 80065b6:	2300      	movs	r3, #0
 80065b8:	6123      	str	r3, [r4, #16]
 80065ba:	4615      	mov	r5, r2
 80065bc:	e7bc      	b.n	8006538 <_printf_i+0x14c>
 80065be:	682b      	ldr	r3, [r5, #0]
 80065c0:	1d1a      	adds	r2, r3, #4
 80065c2:	602a      	str	r2, [r5, #0]
 80065c4:	681d      	ldr	r5, [r3, #0]
 80065c6:	6862      	ldr	r2, [r4, #4]
 80065c8:	2100      	movs	r1, #0
 80065ca:	4628      	mov	r0, r5
 80065cc:	f7f9 fe20 	bl	8000210 <memchr>
 80065d0:	b108      	cbz	r0, 80065d6 <_printf_i+0x1ea>
 80065d2:	1b40      	subs	r0, r0, r5
 80065d4:	6060      	str	r0, [r4, #4]
 80065d6:	6863      	ldr	r3, [r4, #4]
 80065d8:	6123      	str	r3, [r4, #16]
 80065da:	2300      	movs	r3, #0
 80065dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065e0:	e7aa      	b.n	8006538 <_printf_i+0x14c>
 80065e2:	6923      	ldr	r3, [r4, #16]
 80065e4:	462a      	mov	r2, r5
 80065e6:	4649      	mov	r1, r9
 80065e8:	4640      	mov	r0, r8
 80065ea:	47d0      	blx	sl
 80065ec:	3001      	adds	r0, #1
 80065ee:	d0ad      	beq.n	800654c <_printf_i+0x160>
 80065f0:	6823      	ldr	r3, [r4, #0]
 80065f2:	079b      	lsls	r3, r3, #30
 80065f4:	d413      	bmi.n	800661e <_printf_i+0x232>
 80065f6:	68e0      	ldr	r0, [r4, #12]
 80065f8:	9b03      	ldr	r3, [sp, #12]
 80065fa:	4298      	cmp	r0, r3
 80065fc:	bfb8      	it	lt
 80065fe:	4618      	movlt	r0, r3
 8006600:	e7a6      	b.n	8006550 <_printf_i+0x164>
 8006602:	2301      	movs	r3, #1
 8006604:	4632      	mov	r2, r6
 8006606:	4649      	mov	r1, r9
 8006608:	4640      	mov	r0, r8
 800660a:	47d0      	blx	sl
 800660c:	3001      	adds	r0, #1
 800660e:	d09d      	beq.n	800654c <_printf_i+0x160>
 8006610:	3501      	adds	r5, #1
 8006612:	68e3      	ldr	r3, [r4, #12]
 8006614:	9903      	ldr	r1, [sp, #12]
 8006616:	1a5b      	subs	r3, r3, r1
 8006618:	42ab      	cmp	r3, r5
 800661a:	dcf2      	bgt.n	8006602 <_printf_i+0x216>
 800661c:	e7eb      	b.n	80065f6 <_printf_i+0x20a>
 800661e:	2500      	movs	r5, #0
 8006620:	f104 0619 	add.w	r6, r4, #25
 8006624:	e7f5      	b.n	8006612 <_printf_i+0x226>
 8006626:	bf00      	nop
 8006628:	0800a77a 	.word	0x0800a77a
 800662c:	0800a78b 	.word	0x0800a78b

08006630 <std>:
 8006630:	2300      	movs	r3, #0
 8006632:	b510      	push	{r4, lr}
 8006634:	4604      	mov	r4, r0
 8006636:	e9c0 3300 	strd	r3, r3, [r0]
 800663a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800663e:	6083      	str	r3, [r0, #8]
 8006640:	8181      	strh	r1, [r0, #12]
 8006642:	6643      	str	r3, [r0, #100]	; 0x64
 8006644:	81c2      	strh	r2, [r0, #14]
 8006646:	6183      	str	r3, [r0, #24]
 8006648:	4619      	mov	r1, r3
 800664a:	2208      	movs	r2, #8
 800664c:	305c      	adds	r0, #92	; 0x5c
 800664e:	f000 f926 	bl	800689e <memset>
 8006652:	4b0d      	ldr	r3, [pc, #52]	; (8006688 <std+0x58>)
 8006654:	6263      	str	r3, [r4, #36]	; 0x24
 8006656:	4b0d      	ldr	r3, [pc, #52]	; (800668c <std+0x5c>)
 8006658:	62a3      	str	r3, [r4, #40]	; 0x28
 800665a:	4b0d      	ldr	r3, [pc, #52]	; (8006690 <std+0x60>)
 800665c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800665e:	4b0d      	ldr	r3, [pc, #52]	; (8006694 <std+0x64>)
 8006660:	6323      	str	r3, [r4, #48]	; 0x30
 8006662:	4b0d      	ldr	r3, [pc, #52]	; (8006698 <std+0x68>)
 8006664:	6224      	str	r4, [r4, #32]
 8006666:	429c      	cmp	r4, r3
 8006668:	d006      	beq.n	8006678 <std+0x48>
 800666a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800666e:	4294      	cmp	r4, r2
 8006670:	d002      	beq.n	8006678 <std+0x48>
 8006672:	33d0      	adds	r3, #208	; 0xd0
 8006674:	429c      	cmp	r4, r3
 8006676:	d105      	bne.n	8006684 <std+0x54>
 8006678:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800667c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006680:	f000 b98a 	b.w	8006998 <__retarget_lock_init_recursive>
 8006684:	bd10      	pop	{r4, pc}
 8006686:	bf00      	nop
 8006688:	08006819 	.word	0x08006819
 800668c:	0800683b 	.word	0x0800683b
 8006690:	08006873 	.word	0x08006873
 8006694:	08006897 	.word	0x08006897
 8006698:	20004394 	.word	0x20004394

0800669c <stdio_exit_handler>:
 800669c:	4a02      	ldr	r2, [pc, #8]	; (80066a8 <stdio_exit_handler+0xc>)
 800669e:	4903      	ldr	r1, [pc, #12]	; (80066ac <stdio_exit_handler+0x10>)
 80066a0:	4803      	ldr	r0, [pc, #12]	; (80066b0 <stdio_exit_handler+0x14>)
 80066a2:	f000 b869 	b.w	8006778 <_fwalk_sglue>
 80066a6:	bf00      	nop
 80066a8:	20000014 	.word	0x20000014
 80066ac:	080085d1 	.word	0x080085d1
 80066b0:	20000020 	.word	0x20000020

080066b4 <cleanup_stdio>:
 80066b4:	6841      	ldr	r1, [r0, #4]
 80066b6:	4b0c      	ldr	r3, [pc, #48]	; (80066e8 <cleanup_stdio+0x34>)
 80066b8:	4299      	cmp	r1, r3
 80066ba:	b510      	push	{r4, lr}
 80066bc:	4604      	mov	r4, r0
 80066be:	d001      	beq.n	80066c4 <cleanup_stdio+0x10>
 80066c0:	f001 ff86 	bl	80085d0 <_fflush_r>
 80066c4:	68a1      	ldr	r1, [r4, #8]
 80066c6:	4b09      	ldr	r3, [pc, #36]	; (80066ec <cleanup_stdio+0x38>)
 80066c8:	4299      	cmp	r1, r3
 80066ca:	d002      	beq.n	80066d2 <cleanup_stdio+0x1e>
 80066cc:	4620      	mov	r0, r4
 80066ce:	f001 ff7f 	bl	80085d0 <_fflush_r>
 80066d2:	68e1      	ldr	r1, [r4, #12]
 80066d4:	4b06      	ldr	r3, [pc, #24]	; (80066f0 <cleanup_stdio+0x3c>)
 80066d6:	4299      	cmp	r1, r3
 80066d8:	d004      	beq.n	80066e4 <cleanup_stdio+0x30>
 80066da:	4620      	mov	r0, r4
 80066dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066e0:	f001 bf76 	b.w	80085d0 <_fflush_r>
 80066e4:	bd10      	pop	{r4, pc}
 80066e6:	bf00      	nop
 80066e8:	20004394 	.word	0x20004394
 80066ec:	200043fc 	.word	0x200043fc
 80066f0:	20004464 	.word	0x20004464

080066f4 <global_stdio_init.part.0>:
 80066f4:	b510      	push	{r4, lr}
 80066f6:	4b0b      	ldr	r3, [pc, #44]	; (8006724 <global_stdio_init.part.0+0x30>)
 80066f8:	4c0b      	ldr	r4, [pc, #44]	; (8006728 <global_stdio_init.part.0+0x34>)
 80066fa:	4a0c      	ldr	r2, [pc, #48]	; (800672c <global_stdio_init.part.0+0x38>)
 80066fc:	601a      	str	r2, [r3, #0]
 80066fe:	4620      	mov	r0, r4
 8006700:	2200      	movs	r2, #0
 8006702:	2104      	movs	r1, #4
 8006704:	f7ff ff94 	bl	8006630 <std>
 8006708:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800670c:	2201      	movs	r2, #1
 800670e:	2109      	movs	r1, #9
 8006710:	f7ff ff8e 	bl	8006630 <std>
 8006714:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006718:	2202      	movs	r2, #2
 800671a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800671e:	2112      	movs	r1, #18
 8006720:	f7ff bf86 	b.w	8006630 <std>
 8006724:	200044cc 	.word	0x200044cc
 8006728:	20004394 	.word	0x20004394
 800672c:	0800669d 	.word	0x0800669d

08006730 <__sfp_lock_acquire>:
 8006730:	4801      	ldr	r0, [pc, #4]	; (8006738 <__sfp_lock_acquire+0x8>)
 8006732:	f000 b932 	b.w	800699a <__retarget_lock_acquire_recursive>
 8006736:	bf00      	nop
 8006738:	200044d5 	.word	0x200044d5

0800673c <__sfp_lock_release>:
 800673c:	4801      	ldr	r0, [pc, #4]	; (8006744 <__sfp_lock_release+0x8>)
 800673e:	f000 b92d 	b.w	800699c <__retarget_lock_release_recursive>
 8006742:	bf00      	nop
 8006744:	200044d5 	.word	0x200044d5

08006748 <__sinit>:
 8006748:	b510      	push	{r4, lr}
 800674a:	4604      	mov	r4, r0
 800674c:	f7ff fff0 	bl	8006730 <__sfp_lock_acquire>
 8006750:	6a23      	ldr	r3, [r4, #32]
 8006752:	b11b      	cbz	r3, 800675c <__sinit+0x14>
 8006754:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006758:	f7ff bff0 	b.w	800673c <__sfp_lock_release>
 800675c:	4b04      	ldr	r3, [pc, #16]	; (8006770 <__sinit+0x28>)
 800675e:	6223      	str	r3, [r4, #32]
 8006760:	4b04      	ldr	r3, [pc, #16]	; (8006774 <__sinit+0x2c>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d1f5      	bne.n	8006754 <__sinit+0xc>
 8006768:	f7ff ffc4 	bl	80066f4 <global_stdio_init.part.0>
 800676c:	e7f2      	b.n	8006754 <__sinit+0xc>
 800676e:	bf00      	nop
 8006770:	080066b5 	.word	0x080066b5
 8006774:	200044cc 	.word	0x200044cc

08006778 <_fwalk_sglue>:
 8006778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800677c:	4607      	mov	r7, r0
 800677e:	4688      	mov	r8, r1
 8006780:	4614      	mov	r4, r2
 8006782:	2600      	movs	r6, #0
 8006784:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006788:	f1b9 0901 	subs.w	r9, r9, #1
 800678c:	d505      	bpl.n	800679a <_fwalk_sglue+0x22>
 800678e:	6824      	ldr	r4, [r4, #0]
 8006790:	2c00      	cmp	r4, #0
 8006792:	d1f7      	bne.n	8006784 <_fwalk_sglue+0xc>
 8006794:	4630      	mov	r0, r6
 8006796:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800679a:	89ab      	ldrh	r3, [r5, #12]
 800679c:	2b01      	cmp	r3, #1
 800679e:	d907      	bls.n	80067b0 <_fwalk_sglue+0x38>
 80067a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80067a4:	3301      	adds	r3, #1
 80067a6:	d003      	beq.n	80067b0 <_fwalk_sglue+0x38>
 80067a8:	4629      	mov	r1, r5
 80067aa:	4638      	mov	r0, r7
 80067ac:	47c0      	blx	r8
 80067ae:	4306      	orrs	r6, r0
 80067b0:	3568      	adds	r5, #104	; 0x68
 80067b2:	e7e9      	b.n	8006788 <_fwalk_sglue+0x10>

080067b4 <iprintf>:
 80067b4:	b40f      	push	{r0, r1, r2, r3}
 80067b6:	b507      	push	{r0, r1, r2, lr}
 80067b8:	4906      	ldr	r1, [pc, #24]	; (80067d4 <iprintf+0x20>)
 80067ba:	ab04      	add	r3, sp, #16
 80067bc:	6808      	ldr	r0, [r1, #0]
 80067be:	f853 2b04 	ldr.w	r2, [r3], #4
 80067c2:	6881      	ldr	r1, [r0, #8]
 80067c4:	9301      	str	r3, [sp, #4]
 80067c6:	f001 fd63 	bl	8008290 <_vfiprintf_r>
 80067ca:	b003      	add	sp, #12
 80067cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80067d0:	b004      	add	sp, #16
 80067d2:	4770      	bx	lr
 80067d4:	2000006c 	.word	0x2000006c

080067d8 <siprintf>:
 80067d8:	b40e      	push	{r1, r2, r3}
 80067da:	b500      	push	{lr}
 80067dc:	b09c      	sub	sp, #112	; 0x70
 80067de:	ab1d      	add	r3, sp, #116	; 0x74
 80067e0:	9002      	str	r0, [sp, #8]
 80067e2:	9006      	str	r0, [sp, #24]
 80067e4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80067e8:	4809      	ldr	r0, [pc, #36]	; (8006810 <siprintf+0x38>)
 80067ea:	9107      	str	r1, [sp, #28]
 80067ec:	9104      	str	r1, [sp, #16]
 80067ee:	4909      	ldr	r1, [pc, #36]	; (8006814 <siprintf+0x3c>)
 80067f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80067f4:	9105      	str	r1, [sp, #20]
 80067f6:	6800      	ldr	r0, [r0, #0]
 80067f8:	9301      	str	r3, [sp, #4]
 80067fa:	a902      	add	r1, sp, #8
 80067fc:	f001 fc20 	bl	8008040 <_svfiprintf_r>
 8006800:	9b02      	ldr	r3, [sp, #8]
 8006802:	2200      	movs	r2, #0
 8006804:	701a      	strb	r2, [r3, #0]
 8006806:	b01c      	add	sp, #112	; 0x70
 8006808:	f85d eb04 	ldr.w	lr, [sp], #4
 800680c:	b003      	add	sp, #12
 800680e:	4770      	bx	lr
 8006810:	2000006c 	.word	0x2000006c
 8006814:	ffff0208 	.word	0xffff0208

08006818 <__sread>:
 8006818:	b510      	push	{r4, lr}
 800681a:	460c      	mov	r4, r1
 800681c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006820:	f000 f86c 	bl	80068fc <_read_r>
 8006824:	2800      	cmp	r0, #0
 8006826:	bfab      	itete	ge
 8006828:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800682a:	89a3      	ldrhlt	r3, [r4, #12]
 800682c:	181b      	addge	r3, r3, r0
 800682e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006832:	bfac      	ite	ge
 8006834:	6563      	strge	r3, [r4, #84]	; 0x54
 8006836:	81a3      	strhlt	r3, [r4, #12]
 8006838:	bd10      	pop	{r4, pc}

0800683a <__swrite>:
 800683a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800683e:	461f      	mov	r7, r3
 8006840:	898b      	ldrh	r3, [r1, #12]
 8006842:	05db      	lsls	r3, r3, #23
 8006844:	4605      	mov	r5, r0
 8006846:	460c      	mov	r4, r1
 8006848:	4616      	mov	r6, r2
 800684a:	d505      	bpl.n	8006858 <__swrite+0x1e>
 800684c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006850:	2302      	movs	r3, #2
 8006852:	2200      	movs	r2, #0
 8006854:	f000 f840 	bl	80068d8 <_lseek_r>
 8006858:	89a3      	ldrh	r3, [r4, #12]
 800685a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800685e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006862:	81a3      	strh	r3, [r4, #12]
 8006864:	4632      	mov	r2, r6
 8006866:	463b      	mov	r3, r7
 8006868:	4628      	mov	r0, r5
 800686a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800686e:	f000 b857 	b.w	8006920 <_write_r>

08006872 <__sseek>:
 8006872:	b510      	push	{r4, lr}
 8006874:	460c      	mov	r4, r1
 8006876:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800687a:	f000 f82d 	bl	80068d8 <_lseek_r>
 800687e:	1c43      	adds	r3, r0, #1
 8006880:	89a3      	ldrh	r3, [r4, #12]
 8006882:	bf15      	itete	ne
 8006884:	6560      	strne	r0, [r4, #84]	; 0x54
 8006886:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800688a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800688e:	81a3      	strheq	r3, [r4, #12]
 8006890:	bf18      	it	ne
 8006892:	81a3      	strhne	r3, [r4, #12]
 8006894:	bd10      	pop	{r4, pc}

08006896 <__sclose>:
 8006896:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800689a:	f000 b80d 	b.w	80068b8 <_close_r>

0800689e <memset>:
 800689e:	4402      	add	r2, r0
 80068a0:	4603      	mov	r3, r0
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d100      	bne.n	80068a8 <memset+0xa>
 80068a6:	4770      	bx	lr
 80068a8:	f803 1b01 	strb.w	r1, [r3], #1
 80068ac:	e7f9      	b.n	80068a2 <memset+0x4>
	...

080068b0 <_localeconv_r>:
 80068b0:	4800      	ldr	r0, [pc, #0]	; (80068b4 <_localeconv_r+0x4>)
 80068b2:	4770      	bx	lr
 80068b4:	20000160 	.word	0x20000160

080068b8 <_close_r>:
 80068b8:	b538      	push	{r3, r4, r5, lr}
 80068ba:	4d06      	ldr	r5, [pc, #24]	; (80068d4 <_close_r+0x1c>)
 80068bc:	2300      	movs	r3, #0
 80068be:	4604      	mov	r4, r0
 80068c0:	4608      	mov	r0, r1
 80068c2:	602b      	str	r3, [r5, #0]
 80068c4:	f7fb ffef 	bl	80028a6 <_close>
 80068c8:	1c43      	adds	r3, r0, #1
 80068ca:	d102      	bne.n	80068d2 <_close_r+0x1a>
 80068cc:	682b      	ldr	r3, [r5, #0]
 80068ce:	b103      	cbz	r3, 80068d2 <_close_r+0x1a>
 80068d0:	6023      	str	r3, [r4, #0]
 80068d2:	bd38      	pop	{r3, r4, r5, pc}
 80068d4:	200044d0 	.word	0x200044d0

080068d8 <_lseek_r>:
 80068d8:	b538      	push	{r3, r4, r5, lr}
 80068da:	4d07      	ldr	r5, [pc, #28]	; (80068f8 <_lseek_r+0x20>)
 80068dc:	4604      	mov	r4, r0
 80068de:	4608      	mov	r0, r1
 80068e0:	4611      	mov	r1, r2
 80068e2:	2200      	movs	r2, #0
 80068e4:	602a      	str	r2, [r5, #0]
 80068e6:	461a      	mov	r2, r3
 80068e8:	f7fc f804 	bl	80028f4 <_lseek>
 80068ec:	1c43      	adds	r3, r0, #1
 80068ee:	d102      	bne.n	80068f6 <_lseek_r+0x1e>
 80068f0:	682b      	ldr	r3, [r5, #0]
 80068f2:	b103      	cbz	r3, 80068f6 <_lseek_r+0x1e>
 80068f4:	6023      	str	r3, [r4, #0]
 80068f6:	bd38      	pop	{r3, r4, r5, pc}
 80068f8:	200044d0 	.word	0x200044d0

080068fc <_read_r>:
 80068fc:	b538      	push	{r3, r4, r5, lr}
 80068fe:	4d07      	ldr	r5, [pc, #28]	; (800691c <_read_r+0x20>)
 8006900:	4604      	mov	r4, r0
 8006902:	4608      	mov	r0, r1
 8006904:	4611      	mov	r1, r2
 8006906:	2200      	movs	r2, #0
 8006908:	602a      	str	r2, [r5, #0]
 800690a:	461a      	mov	r2, r3
 800690c:	f7fb ff92 	bl	8002834 <_read>
 8006910:	1c43      	adds	r3, r0, #1
 8006912:	d102      	bne.n	800691a <_read_r+0x1e>
 8006914:	682b      	ldr	r3, [r5, #0]
 8006916:	b103      	cbz	r3, 800691a <_read_r+0x1e>
 8006918:	6023      	str	r3, [r4, #0]
 800691a:	bd38      	pop	{r3, r4, r5, pc}
 800691c:	200044d0 	.word	0x200044d0

08006920 <_write_r>:
 8006920:	b538      	push	{r3, r4, r5, lr}
 8006922:	4d07      	ldr	r5, [pc, #28]	; (8006940 <_write_r+0x20>)
 8006924:	4604      	mov	r4, r0
 8006926:	4608      	mov	r0, r1
 8006928:	4611      	mov	r1, r2
 800692a:	2200      	movs	r2, #0
 800692c:	602a      	str	r2, [r5, #0]
 800692e:	461a      	mov	r2, r3
 8006930:	f7fb ff9d 	bl	800286e <_write>
 8006934:	1c43      	adds	r3, r0, #1
 8006936:	d102      	bne.n	800693e <_write_r+0x1e>
 8006938:	682b      	ldr	r3, [r5, #0]
 800693a:	b103      	cbz	r3, 800693e <_write_r+0x1e>
 800693c:	6023      	str	r3, [r4, #0]
 800693e:	bd38      	pop	{r3, r4, r5, pc}
 8006940:	200044d0 	.word	0x200044d0

08006944 <__errno>:
 8006944:	4b01      	ldr	r3, [pc, #4]	; (800694c <__errno+0x8>)
 8006946:	6818      	ldr	r0, [r3, #0]
 8006948:	4770      	bx	lr
 800694a:	bf00      	nop
 800694c:	2000006c 	.word	0x2000006c

08006950 <__libc_init_array>:
 8006950:	b570      	push	{r4, r5, r6, lr}
 8006952:	4d0d      	ldr	r5, [pc, #52]	; (8006988 <__libc_init_array+0x38>)
 8006954:	4c0d      	ldr	r4, [pc, #52]	; (800698c <__libc_init_array+0x3c>)
 8006956:	1b64      	subs	r4, r4, r5
 8006958:	10a4      	asrs	r4, r4, #2
 800695a:	2600      	movs	r6, #0
 800695c:	42a6      	cmp	r6, r4
 800695e:	d109      	bne.n	8006974 <__libc_init_array+0x24>
 8006960:	4d0b      	ldr	r5, [pc, #44]	; (8006990 <__libc_init_array+0x40>)
 8006962:	4c0c      	ldr	r4, [pc, #48]	; (8006994 <__libc_init_array+0x44>)
 8006964:	f002 f896 	bl	8008a94 <_init>
 8006968:	1b64      	subs	r4, r4, r5
 800696a:	10a4      	asrs	r4, r4, #2
 800696c:	2600      	movs	r6, #0
 800696e:	42a6      	cmp	r6, r4
 8006970:	d105      	bne.n	800697e <__libc_init_array+0x2e>
 8006972:	bd70      	pop	{r4, r5, r6, pc}
 8006974:	f855 3b04 	ldr.w	r3, [r5], #4
 8006978:	4798      	blx	r3
 800697a:	3601      	adds	r6, #1
 800697c:	e7ee      	b.n	800695c <__libc_init_array+0xc>
 800697e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006982:	4798      	blx	r3
 8006984:	3601      	adds	r6, #1
 8006986:	e7f2      	b.n	800696e <__libc_init_array+0x1e>
 8006988:	0800aae4 	.word	0x0800aae4
 800698c:	0800aae4 	.word	0x0800aae4
 8006990:	0800aae4 	.word	0x0800aae4
 8006994:	0800aae8 	.word	0x0800aae8

08006998 <__retarget_lock_init_recursive>:
 8006998:	4770      	bx	lr

0800699a <__retarget_lock_acquire_recursive>:
 800699a:	4770      	bx	lr

0800699c <__retarget_lock_release_recursive>:
 800699c:	4770      	bx	lr

0800699e <quorem>:
 800699e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069a2:	6903      	ldr	r3, [r0, #16]
 80069a4:	690c      	ldr	r4, [r1, #16]
 80069a6:	42a3      	cmp	r3, r4
 80069a8:	4607      	mov	r7, r0
 80069aa:	db7e      	blt.n	8006aaa <quorem+0x10c>
 80069ac:	3c01      	subs	r4, #1
 80069ae:	f101 0814 	add.w	r8, r1, #20
 80069b2:	f100 0514 	add.w	r5, r0, #20
 80069b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80069ba:	9301      	str	r3, [sp, #4]
 80069bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80069c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80069c4:	3301      	adds	r3, #1
 80069c6:	429a      	cmp	r2, r3
 80069c8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80069cc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80069d0:	fbb2 f6f3 	udiv	r6, r2, r3
 80069d4:	d331      	bcc.n	8006a3a <quorem+0x9c>
 80069d6:	f04f 0e00 	mov.w	lr, #0
 80069da:	4640      	mov	r0, r8
 80069dc:	46ac      	mov	ip, r5
 80069de:	46f2      	mov	sl, lr
 80069e0:	f850 2b04 	ldr.w	r2, [r0], #4
 80069e4:	b293      	uxth	r3, r2
 80069e6:	fb06 e303 	mla	r3, r6, r3, lr
 80069ea:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80069ee:	0c1a      	lsrs	r2, r3, #16
 80069f0:	b29b      	uxth	r3, r3
 80069f2:	ebaa 0303 	sub.w	r3, sl, r3
 80069f6:	f8dc a000 	ldr.w	sl, [ip]
 80069fa:	fa13 f38a 	uxtah	r3, r3, sl
 80069fe:	fb06 220e 	mla	r2, r6, lr, r2
 8006a02:	9300      	str	r3, [sp, #0]
 8006a04:	9b00      	ldr	r3, [sp, #0]
 8006a06:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006a0a:	b292      	uxth	r2, r2
 8006a0c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006a10:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006a14:	f8bd 3000 	ldrh.w	r3, [sp]
 8006a18:	4581      	cmp	r9, r0
 8006a1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a1e:	f84c 3b04 	str.w	r3, [ip], #4
 8006a22:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006a26:	d2db      	bcs.n	80069e0 <quorem+0x42>
 8006a28:	f855 300b 	ldr.w	r3, [r5, fp]
 8006a2c:	b92b      	cbnz	r3, 8006a3a <quorem+0x9c>
 8006a2e:	9b01      	ldr	r3, [sp, #4]
 8006a30:	3b04      	subs	r3, #4
 8006a32:	429d      	cmp	r5, r3
 8006a34:	461a      	mov	r2, r3
 8006a36:	d32c      	bcc.n	8006a92 <quorem+0xf4>
 8006a38:	613c      	str	r4, [r7, #16]
 8006a3a:	4638      	mov	r0, r7
 8006a3c:	f001 f9a6 	bl	8007d8c <__mcmp>
 8006a40:	2800      	cmp	r0, #0
 8006a42:	db22      	blt.n	8006a8a <quorem+0xec>
 8006a44:	3601      	adds	r6, #1
 8006a46:	4629      	mov	r1, r5
 8006a48:	2000      	movs	r0, #0
 8006a4a:	f858 2b04 	ldr.w	r2, [r8], #4
 8006a4e:	f8d1 c000 	ldr.w	ip, [r1]
 8006a52:	b293      	uxth	r3, r2
 8006a54:	1ac3      	subs	r3, r0, r3
 8006a56:	0c12      	lsrs	r2, r2, #16
 8006a58:	fa13 f38c 	uxtah	r3, r3, ip
 8006a5c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006a60:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006a64:	b29b      	uxth	r3, r3
 8006a66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a6a:	45c1      	cmp	r9, r8
 8006a6c:	f841 3b04 	str.w	r3, [r1], #4
 8006a70:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006a74:	d2e9      	bcs.n	8006a4a <quorem+0xac>
 8006a76:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a7a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a7e:	b922      	cbnz	r2, 8006a8a <quorem+0xec>
 8006a80:	3b04      	subs	r3, #4
 8006a82:	429d      	cmp	r5, r3
 8006a84:	461a      	mov	r2, r3
 8006a86:	d30a      	bcc.n	8006a9e <quorem+0x100>
 8006a88:	613c      	str	r4, [r7, #16]
 8006a8a:	4630      	mov	r0, r6
 8006a8c:	b003      	add	sp, #12
 8006a8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a92:	6812      	ldr	r2, [r2, #0]
 8006a94:	3b04      	subs	r3, #4
 8006a96:	2a00      	cmp	r2, #0
 8006a98:	d1ce      	bne.n	8006a38 <quorem+0x9a>
 8006a9a:	3c01      	subs	r4, #1
 8006a9c:	e7c9      	b.n	8006a32 <quorem+0x94>
 8006a9e:	6812      	ldr	r2, [r2, #0]
 8006aa0:	3b04      	subs	r3, #4
 8006aa2:	2a00      	cmp	r2, #0
 8006aa4:	d1f0      	bne.n	8006a88 <quorem+0xea>
 8006aa6:	3c01      	subs	r4, #1
 8006aa8:	e7eb      	b.n	8006a82 <quorem+0xe4>
 8006aaa:	2000      	movs	r0, #0
 8006aac:	e7ee      	b.n	8006a8c <quorem+0xee>
	...

08006ab0 <_dtoa_r>:
 8006ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ab4:	ed2d 8b04 	vpush	{d8-d9}
 8006ab8:	69c5      	ldr	r5, [r0, #28]
 8006aba:	b093      	sub	sp, #76	; 0x4c
 8006abc:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006ac0:	ec57 6b10 	vmov	r6, r7, d0
 8006ac4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006ac8:	9107      	str	r1, [sp, #28]
 8006aca:	4604      	mov	r4, r0
 8006acc:	920a      	str	r2, [sp, #40]	; 0x28
 8006ace:	930d      	str	r3, [sp, #52]	; 0x34
 8006ad0:	b975      	cbnz	r5, 8006af0 <_dtoa_r+0x40>
 8006ad2:	2010      	movs	r0, #16
 8006ad4:	f000 fe2a 	bl	800772c <malloc>
 8006ad8:	4602      	mov	r2, r0
 8006ada:	61e0      	str	r0, [r4, #28]
 8006adc:	b920      	cbnz	r0, 8006ae8 <_dtoa_r+0x38>
 8006ade:	4bae      	ldr	r3, [pc, #696]	; (8006d98 <_dtoa_r+0x2e8>)
 8006ae0:	21ef      	movs	r1, #239	; 0xef
 8006ae2:	48ae      	ldr	r0, [pc, #696]	; (8006d9c <_dtoa_r+0x2ec>)
 8006ae4:	f001 fe6a 	bl	80087bc <__assert_func>
 8006ae8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006aec:	6005      	str	r5, [r0, #0]
 8006aee:	60c5      	str	r5, [r0, #12]
 8006af0:	69e3      	ldr	r3, [r4, #28]
 8006af2:	6819      	ldr	r1, [r3, #0]
 8006af4:	b151      	cbz	r1, 8006b0c <_dtoa_r+0x5c>
 8006af6:	685a      	ldr	r2, [r3, #4]
 8006af8:	604a      	str	r2, [r1, #4]
 8006afa:	2301      	movs	r3, #1
 8006afc:	4093      	lsls	r3, r2
 8006afe:	608b      	str	r3, [r1, #8]
 8006b00:	4620      	mov	r0, r4
 8006b02:	f000 ff07 	bl	8007914 <_Bfree>
 8006b06:	69e3      	ldr	r3, [r4, #28]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	601a      	str	r2, [r3, #0]
 8006b0c:	1e3b      	subs	r3, r7, #0
 8006b0e:	bfbb      	ittet	lt
 8006b10:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006b14:	9303      	strlt	r3, [sp, #12]
 8006b16:	2300      	movge	r3, #0
 8006b18:	2201      	movlt	r2, #1
 8006b1a:	bfac      	ite	ge
 8006b1c:	f8c8 3000 	strge.w	r3, [r8]
 8006b20:	f8c8 2000 	strlt.w	r2, [r8]
 8006b24:	4b9e      	ldr	r3, [pc, #632]	; (8006da0 <_dtoa_r+0x2f0>)
 8006b26:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006b2a:	ea33 0308 	bics.w	r3, r3, r8
 8006b2e:	d11b      	bne.n	8006b68 <_dtoa_r+0xb8>
 8006b30:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006b32:	f242 730f 	movw	r3, #9999	; 0x270f
 8006b36:	6013      	str	r3, [r2, #0]
 8006b38:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006b3c:	4333      	orrs	r3, r6
 8006b3e:	f000 8593 	beq.w	8007668 <_dtoa_r+0xbb8>
 8006b42:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b44:	b963      	cbnz	r3, 8006b60 <_dtoa_r+0xb0>
 8006b46:	4b97      	ldr	r3, [pc, #604]	; (8006da4 <_dtoa_r+0x2f4>)
 8006b48:	e027      	b.n	8006b9a <_dtoa_r+0xea>
 8006b4a:	4b97      	ldr	r3, [pc, #604]	; (8006da8 <_dtoa_r+0x2f8>)
 8006b4c:	9300      	str	r3, [sp, #0]
 8006b4e:	3308      	adds	r3, #8
 8006b50:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006b52:	6013      	str	r3, [r2, #0]
 8006b54:	9800      	ldr	r0, [sp, #0]
 8006b56:	b013      	add	sp, #76	; 0x4c
 8006b58:	ecbd 8b04 	vpop	{d8-d9}
 8006b5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b60:	4b90      	ldr	r3, [pc, #576]	; (8006da4 <_dtoa_r+0x2f4>)
 8006b62:	9300      	str	r3, [sp, #0]
 8006b64:	3303      	adds	r3, #3
 8006b66:	e7f3      	b.n	8006b50 <_dtoa_r+0xa0>
 8006b68:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	ec51 0b17 	vmov	r0, r1, d7
 8006b72:	eeb0 8a47 	vmov.f32	s16, s14
 8006b76:	eef0 8a67 	vmov.f32	s17, s15
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	f7f9 ffc4 	bl	8000b08 <__aeabi_dcmpeq>
 8006b80:	4681      	mov	r9, r0
 8006b82:	b160      	cbz	r0, 8006b9e <_dtoa_r+0xee>
 8006b84:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006b86:	2301      	movs	r3, #1
 8006b88:	6013      	str	r3, [r2, #0]
 8006b8a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	f000 8568 	beq.w	8007662 <_dtoa_r+0xbb2>
 8006b92:	4b86      	ldr	r3, [pc, #536]	; (8006dac <_dtoa_r+0x2fc>)
 8006b94:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006b96:	6013      	str	r3, [r2, #0]
 8006b98:	3b01      	subs	r3, #1
 8006b9a:	9300      	str	r3, [sp, #0]
 8006b9c:	e7da      	b.n	8006b54 <_dtoa_r+0xa4>
 8006b9e:	aa10      	add	r2, sp, #64	; 0x40
 8006ba0:	a911      	add	r1, sp, #68	; 0x44
 8006ba2:	4620      	mov	r0, r4
 8006ba4:	eeb0 0a48 	vmov.f32	s0, s16
 8006ba8:	eef0 0a68 	vmov.f32	s1, s17
 8006bac:	f001 f994 	bl	8007ed8 <__d2b>
 8006bb0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006bb4:	4682      	mov	sl, r0
 8006bb6:	2d00      	cmp	r5, #0
 8006bb8:	d07f      	beq.n	8006cba <_dtoa_r+0x20a>
 8006bba:	ee18 3a90 	vmov	r3, s17
 8006bbe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006bc2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006bc6:	ec51 0b18 	vmov	r0, r1, d8
 8006bca:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006bce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006bd2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006bd6:	4619      	mov	r1, r3
 8006bd8:	2200      	movs	r2, #0
 8006bda:	4b75      	ldr	r3, [pc, #468]	; (8006db0 <_dtoa_r+0x300>)
 8006bdc:	f7f9 fb74 	bl	80002c8 <__aeabi_dsub>
 8006be0:	a367      	add	r3, pc, #412	; (adr r3, 8006d80 <_dtoa_r+0x2d0>)
 8006be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006be6:	f7f9 fd27 	bl	8000638 <__aeabi_dmul>
 8006bea:	a367      	add	r3, pc, #412	; (adr r3, 8006d88 <_dtoa_r+0x2d8>)
 8006bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bf0:	f7f9 fb6c 	bl	80002cc <__adddf3>
 8006bf4:	4606      	mov	r6, r0
 8006bf6:	4628      	mov	r0, r5
 8006bf8:	460f      	mov	r7, r1
 8006bfa:	f7f9 fcb3 	bl	8000564 <__aeabi_i2d>
 8006bfe:	a364      	add	r3, pc, #400	; (adr r3, 8006d90 <_dtoa_r+0x2e0>)
 8006c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c04:	f7f9 fd18 	bl	8000638 <__aeabi_dmul>
 8006c08:	4602      	mov	r2, r0
 8006c0a:	460b      	mov	r3, r1
 8006c0c:	4630      	mov	r0, r6
 8006c0e:	4639      	mov	r1, r7
 8006c10:	f7f9 fb5c 	bl	80002cc <__adddf3>
 8006c14:	4606      	mov	r6, r0
 8006c16:	460f      	mov	r7, r1
 8006c18:	f7f9 ffbe 	bl	8000b98 <__aeabi_d2iz>
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	4683      	mov	fp, r0
 8006c20:	2300      	movs	r3, #0
 8006c22:	4630      	mov	r0, r6
 8006c24:	4639      	mov	r1, r7
 8006c26:	f7f9 ff79 	bl	8000b1c <__aeabi_dcmplt>
 8006c2a:	b148      	cbz	r0, 8006c40 <_dtoa_r+0x190>
 8006c2c:	4658      	mov	r0, fp
 8006c2e:	f7f9 fc99 	bl	8000564 <__aeabi_i2d>
 8006c32:	4632      	mov	r2, r6
 8006c34:	463b      	mov	r3, r7
 8006c36:	f7f9 ff67 	bl	8000b08 <__aeabi_dcmpeq>
 8006c3a:	b908      	cbnz	r0, 8006c40 <_dtoa_r+0x190>
 8006c3c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006c40:	f1bb 0f16 	cmp.w	fp, #22
 8006c44:	d857      	bhi.n	8006cf6 <_dtoa_r+0x246>
 8006c46:	4b5b      	ldr	r3, [pc, #364]	; (8006db4 <_dtoa_r+0x304>)
 8006c48:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c50:	ec51 0b18 	vmov	r0, r1, d8
 8006c54:	f7f9 ff62 	bl	8000b1c <__aeabi_dcmplt>
 8006c58:	2800      	cmp	r0, #0
 8006c5a:	d04e      	beq.n	8006cfa <_dtoa_r+0x24a>
 8006c5c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006c60:	2300      	movs	r3, #0
 8006c62:	930c      	str	r3, [sp, #48]	; 0x30
 8006c64:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006c66:	1b5b      	subs	r3, r3, r5
 8006c68:	1e5a      	subs	r2, r3, #1
 8006c6a:	bf45      	ittet	mi
 8006c6c:	f1c3 0301 	rsbmi	r3, r3, #1
 8006c70:	9305      	strmi	r3, [sp, #20]
 8006c72:	2300      	movpl	r3, #0
 8006c74:	2300      	movmi	r3, #0
 8006c76:	9206      	str	r2, [sp, #24]
 8006c78:	bf54      	ite	pl
 8006c7a:	9305      	strpl	r3, [sp, #20]
 8006c7c:	9306      	strmi	r3, [sp, #24]
 8006c7e:	f1bb 0f00 	cmp.w	fp, #0
 8006c82:	db3c      	blt.n	8006cfe <_dtoa_r+0x24e>
 8006c84:	9b06      	ldr	r3, [sp, #24]
 8006c86:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006c8a:	445b      	add	r3, fp
 8006c8c:	9306      	str	r3, [sp, #24]
 8006c8e:	2300      	movs	r3, #0
 8006c90:	9308      	str	r3, [sp, #32]
 8006c92:	9b07      	ldr	r3, [sp, #28]
 8006c94:	2b09      	cmp	r3, #9
 8006c96:	d868      	bhi.n	8006d6a <_dtoa_r+0x2ba>
 8006c98:	2b05      	cmp	r3, #5
 8006c9a:	bfc4      	itt	gt
 8006c9c:	3b04      	subgt	r3, #4
 8006c9e:	9307      	strgt	r3, [sp, #28]
 8006ca0:	9b07      	ldr	r3, [sp, #28]
 8006ca2:	f1a3 0302 	sub.w	r3, r3, #2
 8006ca6:	bfcc      	ite	gt
 8006ca8:	2500      	movgt	r5, #0
 8006caa:	2501      	movle	r5, #1
 8006cac:	2b03      	cmp	r3, #3
 8006cae:	f200 8085 	bhi.w	8006dbc <_dtoa_r+0x30c>
 8006cb2:	e8df f003 	tbb	[pc, r3]
 8006cb6:	3b2e      	.short	0x3b2e
 8006cb8:	5839      	.short	0x5839
 8006cba:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006cbe:	441d      	add	r5, r3
 8006cc0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006cc4:	2b20      	cmp	r3, #32
 8006cc6:	bfc1      	itttt	gt
 8006cc8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006ccc:	fa08 f803 	lslgt.w	r8, r8, r3
 8006cd0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006cd4:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006cd8:	bfd6      	itet	le
 8006cda:	f1c3 0320 	rsble	r3, r3, #32
 8006cde:	ea48 0003 	orrgt.w	r0, r8, r3
 8006ce2:	fa06 f003 	lslle.w	r0, r6, r3
 8006ce6:	f7f9 fc2d 	bl	8000544 <__aeabi_ui2d>
 8006cea:	2201      	movs	r2, #1
 8006cec:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006cf0:	3d01      	subs	r5, #1
 8006cf2:	920e      	str	r2, [sp, #56]	; 0x38
 8006cf4:	e76f      	b.n	8006bd6 <_dtoa_r+0x126>
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	e7b3      	b.n	8006c62 <_dtoa_r+0x1b2>
 8006cfa:	900c      	str	r0, [sp, #48]	; 0x30
 8006cfc:	e7b2      	b.n	8006c64 <_dtoa_r+0x1b4>
 8006cfe:	9b05      	ldr	r3, [sp, #20]
 8006d00:	eba3 030b 	sub.w	r3, r3, fp
 8006d04:	9305      	str	r3, [sp, #20]
 8006d06:	f1cb 0300 	rsb	r3, fp, #0
 8006d0a:	9308      	str	r3, [sp, #32]
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d10:	e7bf      	b.n	8006c92 <_dtoa_r+0x1e2>
 8006d12:	2300      	movs	r3, #0
 8006d14:	9309      	str	r3, [sp, #36]	; 0x24
 8006d16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	dc52      	bgt.n	8006dc2 <_dtoa_r+0x312>
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	9301      	str	r3, [sp, #4]
 8006d20:	9304      	str	r3, [sp, #16]
 8006d22:	461a      	mov	r2, r3
 8006d24:	920a      	str	r2, [sp, #40]	; 0x28
 8006d26:	e00b      	b.n	8006d40 <_dtoa_r+0x290>
 8006d28:	2301      	movs	r3, #1
 8006d2a:	e7f3      	b.n	8006d14 <_dtoa_r+0x264>
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	9309      	str	r3, [sp, #36]	; 0x24
 8006d30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d32:	445b      	add	r3, fp
 8006d34:	9301      	str	r3, [sp, #4]
 8006d36:	3301      	adds	r3, #1
 8006d38:	2b01      	cmp	r3, #1
 8006d3a:	9304      	str	r3, [sp, #16]
 8006d3c:	bfb8      	it	lt
 8006d3e:	2301      	movlt	r3, #1
 8006d40:	69e0      	ldr	r0, [r4, #28]
 8006d42:	2100      	movs	r1, #0
 8006d44:	2204      	movs	r2, #4
 8006d46:	f102 0614 	add.w	r6, r2, #20
 8006d4a:	429e      	cmp	r6, r3
 8006d4c:	d93d      	bls.n	8006dca <_dtoa_r+0x31a>
 8006d4e:	6041      	str	r1, [r0, #4]
 8006d50:	4620      	mov	r0, r4
 8006d52:	f000 fd9f 	bl	8007894 <_Balloc>
 8006d56:	9000      	str	r0, [sp, #0]
 8006d58:	2800      	cmp	r0, #0
 8006d5a:	d139      	bne.n	8006dd0 <_dtoa_r+0x320>
 8006d5c:	4b16      	ldr	r3, [pc, #88]	; (8006db8 <_dtoa_r+0x308>)
 8006d5e:	4602      	mov	r2, r0
 8006d60:	f240 11af 	movw	r1, #431	; 0x1af
 8006d64:	e6bd      	b.n	8006ae2 <_dtoa_r+0x32>
 8006d66:	2301      	movs	r3, #1
 8006d68:	e7e1      	b.n	8006d2e <_dtoa_r+0x27e>
 8006d6a:	2501      	movs	r5, #1
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	9307      	str	r3, [sp, #28]
 8006d70:	9509      	str	r5, [sp, #36]	; 0x24
 8006d72:	f04f 33ff 	mov.w	r3, #4294967295
 8006d76:	9301      	str	r3, [sp, #4]
 8006d78:	9304      	str	r3, [sp, #16]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	2312      	movs	r3, #18
 8006d7e:	e7d1      	b.n	8006d24 <_dtoa_r+0x274>
 8006d80:	636f4361 	.word	0x636f4361
 8006d84:	3fd287a7 	.word	0x3fd287a7
 8006d88:	8b60c8b3 	.word	0x8b60c8b3
 8006d8c:	3fc68a28 	.word	0x3fc68a28
 8006d90:	509f79fb 	.word	0x509f79fb
 8006d94:	3fd34413 	.word	0x3fd34413
 8006d98:	0800a7a9 	.word	0x0800a7a9
 8006d9c:	0800a7c0 	.word	0x0800a7c0
 8006da0:	7ff00000 	.word	0x7ff00000
 8006da4:	0800a7a5 	.word	0x0800a7a5
 8006da8:	0800a79c 	.word	0x0800a79c
 8006dac:	0800a779 	.word	0x0800a779
 8006db0:	3ff80000 	.word	0x3ff80000
 8006db4:	0800a8b0 	.word	0x0800a8b0
 8006db8:	0800a818 	.word	0x0800a818
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	9309      	str	r3, [sp, #36]	; 0x24
 8006dc0:	e7d7      	b.n	8006d72 <_dtoa_r+0x2c2>
 8006dc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006dc4:	9301      	str	r3, [sp, #4]
 8006dc6:	9304      	str	r3, [sp, #16]
 8006dc8:	e7ba      	b.n	8006d40 <_dtoa_r+0x290>
 8006dca:	3101      	adds	r1, #1
 8006dcc:	0052      	lsls	r2, r2, #1
 8006dce:	e7ba      	b.n	8006d46 <_dtoa_r+0x296>
 8006dd0:	69e3      	ldr	r3, [r4, #28]
 8006dd2:	9a00      	ldr	r2, [sp, #0]
 8006dd4:	601a      	str	r2, [r3, #0]
 8006dd6:	9b04      	ldr	r3, [sp, #16]
 8006dd8:	2b0e      	cmp	r3, #14
 8006dda:	f200 80a8 	bhi.w	8006f2e <_dtoa_r+0x47e>
 8006dde:	2d00      	cmp	r5, #0
 8006de0:	f000 80a5 	beq.w	8006f2e <_dtoa_r+0x47e>
 8006de4:	f1bb 0f00 	cmp.w	fp, #0
 8006de8:	dd38      	ble.n	8006e5c <_dtoa_r+0x3ac>
 8006dea:	4bc0      	ldr	r3, [pc, #768]	; (80070ec <_dtoa_r+0x63c>)
 8006dec:	f00b 020f 	and.w	r2, fp, #15
 8006df0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006df4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006df8:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006dfc:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006e00:	d019      	beq.n	8006e36 <_dtoa_r+0x386>
 8006e02:	4bbb      	ldr	r3, [pc, #748]	; (80070f0 <_dtoa_r+0x640>)
 8006e04:	ec51 0b18 	vmov	r0, r1, d8
 8006e08:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006e0c:	f7f9 fd3e 	bl	800088c <__aeabi_ddiv>
 8006e10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e14:	f008 080f 	and.w	r8, r8, #15
 8006e18:	2503      	movs	r5, #3
 8006e1a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80070f0 <_dtoa_r+0x640>
 8006e1e:	f1b8 0f00 	cmp.w	r8, #0
 8006e22:	d10a      	bne.n	8006e3a <_dtoa_r+0x38a>
 8006e24:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e28:	4632      	mov	r2, r6
 8006e2a:	463b      	mov	r3, r7
 8006e2c:	f7f9 fd2e 	bl	800088c <__aeabi_ddiv>
 8006e30:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e34:	e02b      	b.n	8006e8e <_dtoa_r+0x3de>
 8006e36:	2502      	movs	r5, #2
 8006e38:	e7ef      	b.n	8006e1a <_dtoa_r+0x36a>
 8006e3a:	f018 0f01 	tst.w	r8, #1
 8006e3e:	d008      	beq.n	8006e52 <_dtoa_r+0x3a2>
 8006e40:	4630      	mov	r0, r6
 8006e42:	4639      	mov	r1, r7
 8006e44:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006e48:	f7f9 fbf6 	bl	8000638 <__aeabi_dmul>
 8006e4c:	3501      	adds	r5, #1
 8006e4e:	4606      	mov	r6, r0
 8006e50:	460f      	mov	r7, r1
 8006e52:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006e56:	f109 0908 	add.w	r9, r9, #8
 8006e5a:	e7e0      	b.n	8006e1e <_dtoa_r+0x36e>
 8006e5c:	f000 809f 	beq.w	8006f9e <_dtoa_r+0x4ee>
 8006e60:	f1cb 0600 	rsb	r6, fp, #0
 8006e64:	4ba1      	ldr	r3, [pc, #644]	; (80070ec <_dtoa_r+0x63c>)
 8006e66:	4fa2      	ldr	r7, [pc, #648]	; (80070f0 <_dtoa_r+0x640>)
 8006e68:	f006 020f 	and.w	r2, r6, #15
 8006e6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e74:	ec51 0b18 	vmov	r0, r1, d8
 8006e78:	f7f9 fbde 	bl	8000638 <__aeabi_dmul>
 8006e7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e80:	1136      	asrs	r6, r6, #4
 8006e82:	2300      	movs	r3, #0
 8006e84:	2502      	movs	r5, #2
 8006e86:	2e00      	cmp	r6, #0
 8006e88:	d17e      	bne.n	8006f88 <_dtoa_r+0x4d8>
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d1d0      	bne.n	8006e30 <_dtoa_r+0x380>
 8006e8e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e90:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	f000 8084 	beq.w	8006fa2 <_dtoa_r+0x4f2>
 8006e9a:	4b96      	ldr	r3, [pc, #600]	; (80070f4 <_dtoa_r+0x644>)
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	4640      	mov	r0, r8
 8006ea0:	4649      	mov	r1, r9
 8006ea2:	f7f9 fe3b 	bl	8000b1c <__aeabi_dcmplt>
 8006ea6:	2800      	cmp	r0, #0
 8006ea8:	d07b      	beq.n	8006fa2 <_dtoa_r+0x4f2>
 8006eaa:	9b04      	ldr	r3, [sp, #16]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d078      	beq.n	8006fa2 <_dtoa_r+0x4f2>
 8006eb0:	9b01      	ldr	r3, [sp, #4]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	dd39      	ble.n	8006f2a <_dtoa_r+0x47a>
 8006eb6:	4b90      	ldr	r3, [pc, #576]	; (80070f8 <_dtoa_r+0x648>)
 8006eb8:	2200      	movs	r2, #0
 8006eba:	4640      	mov	r0, r8
 8006ebc:	4649      	mov	r1, r9
 8006ebe:	f7f9 fbbb 	bl	8000638 <__aeabi_dmul>
 8006ec2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ec6:	9e01      	ldr	r6, [sp, #4]
 8006ec8:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006ecc:	3501      	adds	r5, #1
 8006ece:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006ed2:	4628      	mov	r0, r5
 8006ed4:	f7f9 fb46 	bl	8000564 <__aeabi_i2d>
 8006ed8:	4642      	mov	r2, r8
 8006eda:	464b      	mov	r3, r9
 8006edc:	f7f9 fbac 	bl	8000638 <__aeabi_dmul>
 8006ee0:	4b86      	ldr	r3, [pc, #536]	; (80070fc <_dtoa_r+0x64c>)
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	f7f9 f9f2 	bl	80002cc <__adddf3>
 8006ee8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006eec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ef0:	9303      	str	r3, [sp, #12]
 8006ef2:	2e00      	cmp	r6, #0
 8006ef4:	d158      	bne.n	8006fa8 <_dtoa_r+0x4f8>
 8006ef6:	4b82      	ldr	r3, [pc, #520]	; (8007100 <_dtoa_r+0x650>)
 8006ef8:	2200      	movs	r2, #0
 8006efa:	4640      	mov	r0, r8
 8006efc:	4649      	mov	r1, r9
 8006efe:	f7f9 f9e3 	bl	80002c8 <__aeabi_dsub>
 8006f02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006f06:	4680      	mov	r8, r0
 8006f08:	4689      	mov	r9, r1
 8006f0a:	f7f9 fe25 	bl	8000b58 <__aeabi_dcmpgt>
 8006f0e:	2800      	cmp	r0, #0
 8006f10:	f040 8296 	bne.w	8007440 <_dtoa_r+0x990>
 8006f14:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006f18:	4640      	mov	r0, r8
 8006f1a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006f1e:	4649      	mov	r1, r9
 8006f20:	f7f9 fdfc 	bl	8000b1c <__aeabi_dcmplt>
 8006f24:	2800      	cmp	r0, #0
 8006f26:	f040 8289 	bne.w	800743c <_dtoa_r+0x98c>
 8006f2a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006f2e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	f2c0 814e 	blt.w	80071d2 <_dtoa_r+0x722>
 8006f36:	f1bb 0f0e 	cmp.w	fp, #14
 8006f3a:	f300 814a 	bgt.w	80071d2 <_dtoa_r+0x722>
 8006f3e:	4b6b      	ldr	r3, [pc, #428]	; (80070ec <_dtoa_r+0x63c>)
 8006f40:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006f44:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006f48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	f280 80dc 	bge.w	8007108 <_dtoa_r+0x658>
 8006f50:	9b04      	ldr	r3, [sp, #16]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	f300 80d8 	bgt.w	8007108 <_dtoa_r+0x658>
 8006f58:	f040 826f 	bne.w	800743a <_dtoa_r+0x98a>
 8006f5c:	4b68      	ldr	r3, [pc, #416]	; (8007100 <_dtoa_r+0x650>)
 8006f5e:	2200      	movs	r2, #0
 8006f60:	4640      	mov	r0, r8
 8006f62:	4649      	mov	r1, r9
 8006f64:	f7f9 fb68 	bl	8000638 <__aeabi_dmul>
 8006f68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006f6c:	f7f9 fdea 	bl	8000b44 <__aeabi_dcmpge>
 8006f70:	9e04      	ldr	r6, [sp, #16]
 8006f72:	4637      	mov	r7, r6
 8006f74:	2800      	cmp	r0, #0
 8006f76:	f040 8245 	bne.w	8007404 <_dtoa_r+0x954>
 8006f7a:	9d00      	ldr	r5, [sp, #0]
 8006f7c:	2331      	movs	r3, #49	; 0x31
 8006f7e:	f805 3b01 	strb.w	r3, [r5], #1
 8006f82:	f10b 0b01 	add.w	fp, fp, #1
 8006f86:	e241      	b.n	800740c <_dtoa_r+0x95c>
 8006f88:	07f2      	lsls	r2, r6, #31
 8006f8a:	d505      	bpl.n	8006f98 <_dtoa_r+0x4e8>
 8006f8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f90:	f7f9 fb52 	bl	8000638 <__aeabi_dmul>
 8006f94:	3501      	adds	r5, #1
 8006f96:	2301      	movs	r3, #1
 8006f98:	1076      	asrs	r6, r6, #1
 8006f9a:	3708      	adds	r7, #8
 8006f9c:	e773      	b.n	8006e86 <_dtoa_r+0x3d6>
 8006f9e:	2502      	movs	r5, #2
 8006fa0:	e775      	b.n	8006e8e <_dtoa_r+0x3de>
 8006fa2:	9e04      	ldr	r6, [sp, #16]
 8006fa4:	465f      	mov	r7, fp
 8006fa6:	e792      	b.n	8006ece <_dtoa_r+0x41e>
 8006fa8:	9900      	ldr	r1, [sp, #0]
 8006faa:	4b50      	ldr	r3, [pc, #320]	; (80070ec <_dtoa_r+0x63c>)
 8006fac:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006fb0:	4431      	add	r1, r6
 8006fb2:	9102      	str	r1, [sp, #8]
 8006fb4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006fb6:	eeb0 9a47 	vmov.f32	s18, s14
 8006fba:	eef0 9a67 	vmov.f32	s19, s15
 8006fbe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006fc2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006fc6:	2900      	cmp	r1, #0
 8006fc8:	d044      	beq.n	8007054 <_dtoa_r+0x5a4>
 8006fca:	494e      	ldr	r1, [pc, #312]	; (8007104 <_dtoa_r+0x654>)
 8006fcc:	2000      	movs	r0, #0
 8006fce:	f7f9 fc5d 	bl	800088c <__aeabi_ddiv>
 8006fd2:	ec53 2b19 	vmov	r2, r3, d9
 8006fd6:	f7f9 f977 	bl	80002c8 <__aeabi_dsub>
 8006fda:	9d00      	ldr	r5, [sp, #0]
 8006fdc:	ec41 0b19 	vmov	d9, r0, r1
 8006fe0:	4649      	mov	r1, r9
 8006fe2:	4640      	mov	r0, r8
 8006fe4:	f7f9 fdd8 	bl	8000b98 <__aeabi_d2iz>
 8006fe8:	4606      	mov	r6, r0
 8006fea:	f7f9 fabb 	bl	8000564 <__aeabi_i2d>
 8006fee:	4602      	mov	r2, r0
 8006ff0:	460b      	mov	r3, r1
 8006ff2:	4640      	mov	r0, r8
 8006ff4:	4649      	mov	r1, r9
 8006ff6:	f7f9 f967 	bl	80002c8 <__aeabi_dsub>
 8006ffa:	3630      	adds	r6, #48	; 0x30
 8006ffc:	f805 6b01 	strb.w	r6, [r5], #1
 8007000:	ec53 2b19 	vmov	r2, r3, d9
 8007004:	4680      	mov	r8, r0
 8007006:	4689      	mov	r9, r1
 8007008:	f7f9 fd88 	bl	8000b1c <__aeabi_dcmplt>
 800700c:	2800      	cmp	r0, #0
 800700e:	d164      	bne.n	80070da <_dtoa_r+0x62a>
 8007010:	4642      	mov	r2, r8
 8007012:	464b      	mov	r3, r9
 8007014:	4937      	ldr	r1, [pc, #220]	; (80070f4 <_dtoa_r+0x644>)
 8007016:	2000      	movs	r0, #0
 8007018:	f7f9 f956 	bl	80002c8 <__aeabi_dsub>
 800701c:	ec53 2b19 	vmov	r2, r3, d9
 8007020:	f7f9 fd7c 	bl	8000b1c <__aeabi_dcmplt>
 8007024:	2800      	cmp	r0, #0
 8007026:	f040 80b6 	bne.w	8007196 <_dtoa_r+0x6e6>
 800702a:	9b02      	ldr	r3, [sp, #8]
 800702c:	429d      	cmp	r5, r3
 800702e:	f43f af7c 	beq.w	8006f2a <_dtoa_r+0x47a>
 8007032:	4b31      	ldr	r3, [pc, #196]	; (80070f8 <_dtoa_r+0x648>)
 8007034:	ec51 0b19 	vmov	r0, r1, d9
 8007038:	2200      	movs	r2, #0
 800703a:	f7f9 fafd 	bl	8000638 <__aeabi_dmul>
 800703e:	4b2e      	ldr	r3, [pc, #184]	; (80070f8 <_dtoa_r+0x648>)
 8007040:	ec41 0b19 	vmov	d9, r0, r1
 8007044:	2200      	movs	r2, #0
 8007046:	4640      	mov	r0, r8
 8007048:	4649      	mov	r1, r9
 800704a:	f7f9 faf5 	bl	8000638 <__aeabi_dmul>
 800704e:	4680      	mov	r8, r0
 8007050:	4689      	mov	r9, r1
 8007052:	e7c5      	b.n	8006fe0 <_dtoa_r+0x530>
 8007054:	ec51 0b17 	vmov	r0, r1, d7
 8007058:	f7f9 faee 	bl	8000638 <__aeabi_dmul>
 800705c:	9b02      	ldr	r3, [sp, #8]
 800705e:	9d00      	ldr	r5, [sp, #0]
 8007060:	930f      	str	r3, [sp, #60]	; 0x3c
 8007062:	ec41 0b19 	vmov	d9, r0, r1
 8007066:	4649      	mov	r1, r9
 8007068:	4640      	mov	r0, r8
 800706a:	f7f9 fd95 	bl	8000b98 <__aeabi_d2iz>
 800706e:	4606      	mov	r6, r0
 8007070:	f7f9 fa78 	bl	8000564 <__aeabi_i2d>
 8007074:	3630      	adds	r6, #48	; 0x30
 8007076:	4602      	mov	r2, r0
 8007078:	460b      	mov	r3, r1
 800707a:	4640      	mov	r0, r8
 800707c:	4649      	mov	r1, r9
 800707e:	f7f9 f923 	bl	80002c8 <__aeabi_dsub>
 8007082:	f805 6b01 	strb.w	r6, [r5], #1
 8007086:	9b02      	ldr	r3, [sp, #8]
 8007088:	429d      	cmp	r5, r3
 800708a:	4680      	mov	r8, r0
 800708c:	4689      	mov	r9, r1
 800708e:	f04f 0200 	mov.w	r2, #0
 8007092:	d124      	bne.n	80070de <_dtoa_r+0x62e>
 8007094:	4b1b      	ldr	r3, [pc, #108]	; (8007104 <_dtoa_r+0x654>)
 8007096:	ec51 0b19 	vmov	r0, r1, d9
 800709a:	f7f9 f917 	bl	80002cc <__adddf3>
 800709e:	4602      	mov	r2, r0
 80070a0:	460b      	mov	r3, r1
 80070a2:	4640      	mov	r0, r8
 80070a4:	4649      	mov	r1, r9
 80070a6:	f7f9 fd57 	bl	8000b58 <__aeabi_dcmpgt>
 80070aa:	2800      	cmp	r0, #0
 80070ac:	d173      	bne.n	8007196 <_dtoa_r+0x6e6>
 80070ae:	ec53 2b19 	vmov	r2, r3, d9
 80070b2:	4914      	ldr	r1, [pc, #80]	; (8007104 <_dtoa_r+0x654>)
 80070b4:	2000      	movs	r0, #0
 80070b6:	f7f9 f907 	bl	80002c8 <__aeabi_dsub>
 80070ba:	4602      	mov	r2, r0
 80070bc:	460b      	mov	r3, r1
 80070be:	4640      	mov	r0, r8
 80070c0:	4649      	mov	r1, r9
 80070c2:	f7f9 fd2b 	bl	8000b1c <__aeabi_dcmplt>
 80070c6:	2800      	cmp	r0, #0
 80070c8:	f43f af2f 	beq.w	8006f2a <_dtoa_r+0x47a>
 80070cc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80070ce:	1e6b      	subs	r3, r5, #1
 80070d0:	930f      	str	r3, [sp, #60]	; 0x3c
 80070d2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80070d6:	2b30      	cmp	r3, #48	; 0x30
 80070d8:	d0f8      	beq.n	80070cc <_dtoa_r+0x61c>
 80070da:	46bb      	mov	fp, r7
 80070dc:	e04a      	b.n	8007174 <_dtoa_r+0x6c4>
 80070de:	4b06      	ldr	r3, [pc, #24]	; (80070f8 <_dtoa_r+0x648>)
 80070e0:	f7f9 faaa 	bl	8000638 <__aeabi_dmul>
 80070e4:	4680      	mov	r8, r0
 80070e6:	4689      	mov	r9, r1
 80070e8:	e7bd      	b.n	8007066 <_dtoa_r+0x5b6>
 80070ea:	bf00      	nop
 80070ec:	0800a8b0 	.word	0x0800a8b0
 80070f0:	0800a888 	.word	0x0800a888
 80070f4:	3ff00000 	.word	0x3ff00000
 80070f8:	40240000 	.word	0x40240000
 80070fc:	401c0000 	.word	0x401c0000
 8007100:	40140000 	.word	0x40140000
 8007104:	3fe00000 	.word	0x3fe00000
 8007108:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800710c:	9d00      	ldr	r5, [sp, #0]
 800710e:	4642      	mov	r2, r8
 8007110:	464b      	mov	r3, r9
 8007112:	4630      	mov	r0, r6
 8007114:	4639      	mov	r1, r7
 8007116:	f7f9 fbb9 	bl	800088c <__aeabi_ddiv>
 800711a:	f7f9 fd3d 	bl	8000b98 <__aeabi_d2iz>
 800711e:	9001      	str	r0, [sp, #4]
 8007120:	f7f9 fa20 	bl	8000564 <__aeabi_i2d>
 8007124:	4642      	mov	r2, r8
 8007126:	464b      	mov	r3, r9
 8007128:	f7f9 fa86 	bl	8000638 <__aeabi_dmul>
 800712c:	4602      	mov	r2, r0
 800712e:	460b      	mov	r3, r1
 8007130:	4630      	mov	r0, r6
 8007132:	4639      	mov	r1, r7
 8007134:	f7f9 f8c8 	bl	80002c8 <__aeabi_dsub>
 8007138:	9e01      	ldr	r6, [sp, #4]
 800713a:	9f04      	ldr	r7, [sp, #16]
 800713c:	3630      	adds	r6, #48	; 0x30
 800713e:	f805 6b01 	strb.w	r6, [r5], #1
 8007142:	9e00      	ldr	r6, [sp, #0]
 8007144:	1bae      	subs	r6, r5, r6
 8007146:	42b7      	cmp	r7, r6
 8007148:	4602      	mov	r2, r0
 800714a:	460b      	mov	r3, r1
 800714c:	d134      	bne.n	80071b8 <_dtoa_r+0x708>
 800714e:	f7f9 f8bd 	bl	80002cc <__adddf3>
 8007152:	4642      	mov	r2, r8
 8007154:	464b      	mov	r3, r9
 8007156:	4606      	mov	r6, r0
 8007158:	460f      	mov	r7, r1
 800715a:	f7f9 fcfd 	bl	8000b58 <__aeabi_dcmpgt>
 800715e:	b9c8      	cbnz	r0, 8007194 <_dtoa_r+0x6e4>
 8007160:	4642      	mov	r2, r8
 8007162:	464b      	mov	r3, r9
 8007164:	4630      	mov	r0, r6
 8007166:	4639      	mov	r1, r7
 8007168:	f7f9 fcce 	bl	8000b08 <__aeabi_dcmpeq>
 800716c:	b110      	cbz	r0, 8007174 <_dtoa_r+0x6c4>
 800716e:	9b01      	ldr	r3, [sp, #4]
 8007170:	07db      	lsls	r3, r3, #31
 8007172:	d40f      	bmi.n	8007194 <_dtoa_r+0x6e4>
 8007174:	4651      	mov	r1, sl
 8007176:	4620      	mov	r0, r4
 8007178:	f000 fbcc 	bl	8007914 <_Bfree>
 800717c:	2300      	movs	r3, #0
 800717e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007180:	702b      	strb	r3, [r5, #0]
 8007182:	f10b 0301 	add.w	r3, fp, #1
 8007186:	6013      	str	r3, [r2, #0]
 8007188:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800718a:	2b00      	cmp	r3, #0
 800718c:	f43f ace2 	beq.w	8006b54 <_dtoa_r+0xa4>
 8007190:	601d      	str	r5, [r3, #0]
 8007192:	e4df      	b.n	8006b54 <_dtoa_r+0xa4>
 8007194:	465f      	mov	r7, fp
 8007196:	462b      	mov	r3, r5
 8007198:	461d      	mov	r5, r3
 800719a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800719e:	2a39      	cmp	r2, #57	; 0x39
 80071a0:	d106      	bne.n	80071b0 <_dtoa_r+0x700>
 80071a2:	9a00      	ldr	r2, [sp, #0]
 80071a4:	429a      	cmp	r2, r3
 80071a6:	d1f7      	bne.n	8007198 <_dtoa_r+0x6e8>
 80071a8:	9900      	ldr	r1, [sp, #0]
 80071aa:	2230      	movs	r2, #48	; 0x30
 80071ac:	3701      	adds	r7, #1
 80071ae:	700a      	strb	r2, [r1, #0]
 80071b0:	781a      	ldrb	r2, [r3, #0]
 80071b2:	3201      	adds	r2, #1
 80071b4:	701a      	strb	r2, [r3, #0]
 80071b6:	e790      	b.n	80070da <_dtoa_r+0x62a>
 80071b8:	4ba3      	ldr	r3, [pc, #652]	; (8007448 <_dtoa_r+0x998>)
 80071ba:	2200      	movs	r2, #0
 80071bc:	f7f9 fa3c 	bl	8000638 <__aeabi_dmul>
 80071c0:	2200      	movs	r2, #0
 80071c2:	2300      	movs	r3, #0
 80071c4:	4606      	mov	r6, r0
 80071c6:	460f      	mov	r7, r1
 80071c8:	f7f9 fc9e 	bl	8000b08 <__aeabi_dcmpeq>
 80071cc:	2800      	cmp	r0, #0
 80071ce:	d09e      	beq.n	800710e <_dtoa_r+0x65e>
 80071d0:	e7d0      	b.n	8007174 <_dtoa_r+0x6c4>
 80071d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80071d4:	2a00      	cmp	r2, #0
 80071d6:	f000 80ca 	beq.w	800736e <_dtoa_r+0x8be>
 80071da:	9a07      	ldr	r2, [sp, #28]
 80071dc:	2a01      	cmp	r2, #1
 80071de:	f300 80ad 	bgt.w	800733c <_dtoa_r+0x88c>
 80071e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80071e4:	2a00      	cmp	r2, #0
 80071e6:	f000 80a5 	beq.w	8007334 <_dtoa_r+0x884>
 80071ea:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80071ee:	9e08      	ldr	r6, [sp, #32]
 80071f0:	9d05      	ldr	r5, [sp, #20]
 80071f2:	9a05      	ldr	r2, [sp, #20]
 80071f4:	441a      	add	r2, r3
 80071f6:	9205      	str	r2, [sp, #20]
 80071f8:	9a06      	ldr	r2, [sp, #24]
 80071fa:	2101      	movs	r1, #1
 80071fc:	441a      	add	r2, r3
 80071fe:	4620      	mov	r0, r4
 8007200:	9206      	str	r2, [sp, #24]
 8007202:	f000 fc3d 	bl	8007a80 <__i2b>
 8007206:	4607      	mov	r7, r0
 8007208:	b165      	cbz	r5, 8007224 <_dtoa_r+0x774>
 800720a:	9b06      	ldr	r3, [sp, #24]
 800720c:	2b00      	cmp	r3, #0
 800720e:	dd09      	ble.n	8007224 <_dtoa_r+0x774>
 8007210:	42ab      	cmp	r3, r5
 8007212:	9a05      	ldr	r2, [sp, #20]
 8007214:	bfa8      	it	ge
 8007216:	462b      	movge	r3, r5
 8007218:	1ad2      	subs	r2, r2, r3
 800721a:	9205      	str	r2, [sp, #20]
 800721c:	9a06      	ldr	r2, [sp, #24]
 800721e:	1aed      	subs	r5, r5, r3
 8007220:	1ad3      	subs	r3, r2, r3
 8007222:	9306      	str	r3, [sp, #24]
 8007224:	9b08      	ldr	r3, [sp, #32]
 8007226:	b1f3      	cbz	r3, 8007266 <_dtoa_r+0x7b6>
 8007228:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800722a:	2b00      	cmp	r3, #0
 800722c:	f000 80a3 	beq.w	8007376 <_dtoa_r+0x8c6>
 8007230:	2e00      	cmp	r6, #0
 8007232:	dd10      	ble.n	8007256 <_dtoa_r+0x7a6>
 8007234:	4639      	mov	r1, r7
 8007236:	4632      	mov	r2, r6
 8007238:	4620      	mov	r0, r4
 800723a:	f000 fce1 	bl	8007c00 <__pow5mult>
 800723e:	4652      	mov	r2, sl
 8007240:	4601      	mov	r1, r0
 8007242:	4607      	mov	r7, r0
 8007244:	4620      	mov	r0, r4
 8007246:	f000 fc31 	bl	8007aac <__multiply>
 800724a:	4651      	mov	r1, sl
 800724c:	4680      	mov	r8, r0
 800724e:	4620      	mov	r0, r4
 8007250:	f000 fb60 	bl	8007914 <_Bfree>
 8007254:	46c2      	mov	sl, r8
 8007256:	9b08      	ldr	r3, [sp, #32]
 8007258:	1b9a      	subs	r2, r3, r6
 800725a:	d004      	beq.n	8007266 <_dtoa_r+0x7b6>
 800725c:	4651      	mov	r1, sl
 800725e:	4620      	mov	r0, r4
 8007260:	f000 fcce 	bl	8007c00 <__pow5mult>
 8007264:	4682      	mov	sl, r0
 8007266:	2101      	movs	r1, #1
 8007268:	4620      	mov	r0, r4
 800726a:	f000 fc09 	bl	8007a80 <__i2b>
 800726e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007270:	2b00      	cmp	r3, #0
 8007272:	4606      	mov	r6, r0
 8007274:	f340 8081 	ble.w	800737a <_dtoa_r+0x8ca>
 8007278:	461a      	mov	r2, r3
 800727a:	4601      	mov	r1, r0
 800727c:	4620      	mov	r0, r4
 800727e:	f000 fcbf 	bl	8007c00 <__pow5mult>
 8007282:	9b07      	ldr	r3, [sp, #28]
 8007284:	2b01      	cmp	r3, #1
 8007286:	4606      	mov	r6, r0
 8007288:	dd7a      	ble.n	8007380 <_dtoa_r+0x8d0>
 800728a:	f04f 0800 	mov.w	r8, #0
 800728e:	6933      	ldr	r3, [r6, #16]
 8007290:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007294:	6918      	ldr	r0, [r3, #16]
 8007296:	f000 fba5 	bl	80079e4 <__hi0bits>
 800729a:	f1c0 0020 	rsb	r0, r0, #32
 800729e:	9b06      	ldr	r3, [sp, #24]
 80072a0:	4418      	add	r0, r3
 80072a2:	f010 001f 	ands.w	r0, r0, #31
 80072a6:	f000 8094 	beq.w	80073d2 <_dtoa_r+0x922>
 80072aa:	f1c0 0320 	rsb	r3, r0, #32
 80072ae:	2b04      	cmp	r3, #4
 80072b0:	f340 8085 	ble.w	80073be <_dtoa_r+0x90e>
 80072b4:	9b05      	ldr	r3, [sp, #20]
 80072b6:	f1c0 001c 	rsb	r0, r0, #28
 80072ba:	4403      	add	r3, r0
 80072bc:	9305      	str	r3, [sp, #20]
 80072be:	9b06      	ldr	r3, [sp, #24]
 80072c0:	4403      	add	r3, r0
 80072c2:	4405      	add	r5, r0
 80072c4:	9306      	str	r3, [sp, #24]
 80072c6:	9b05      	ldr	r3, [sp, #20]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	dd05      	ble.n	80072d8 <_dtoa_r+0x828>
 80072cc:	4651      	mov	r1, sl
 80072ce:	461a      	mov	r2, r3
 80072d0:	4620      	mov	r0, r4
 80072d2:	f000 fcef 	bl	8007cb4 <__lshift>
 80072d6:	4682      	mov	sl, r0
 80072d8:	9b06      	ldr	r3, [sp, #24]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	dd05      	ble.n	80072ea <_dtoa_r+0x83a>
 80072de:	4631      	mov	r1, r6
 80072e0:	461a      	mov	r2, r3
 80072e2:	4620      	mov	r0, r4
 80072e4:	f000 fce6 	bl	8007cb4 <__lshift>
 80072e8:	4606      	mov	r6, r0
 80072ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d072      	beq.n	80073d6 <_dtoa_r+0x926>
 80072f0:	4631      	mov	r1, r6
 80072f2:	4650      	mov	r0, sl
 80072f4:	f000 fd4a 	bl	8007d8c <__mcmp>
 80072f8:	2800      	cmp	r0, #0
 80072fa:	da6c      	bge.n	80073d6 <_dtoa_r+0x926>
 80072fc:	2300      	movs	r3, #0
 80072fe:	4651      	mov	r1, sl
 8007300:	220a      	movs	r2, #10
 8007302:	4620      	mov	r0, r4
 8007304:	f000 fb28 	bl	8007958 <__multadd>
 8007308:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800730a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800730e:	4682      	mov	sl, r0
 8007310:	2b00      	cmp	r3, #0
 8007312:	f000 81b0 	beq.w	8007676 <_dtoa_r+0xbc6>
 8007316:	2300      	movs	r3, #0
 8007318:	4639      	mov	r1, r7
 800731a:	220a      	movs	r2, #10
 800731c:	4620      	mov	r0, r4
 800731e:	f000 fb1b 	bl	8007958 <__multadd>
 8007322:	9b01      	ldr	r3, [sp, #4]
 8007324:	2b00      	cmp	r3, #0
 8007326:	4607      	mov	r7, r0
 8007328:	f300 8096 	bgt.w	8007458 <_dtoa_r+0x9a8>
 800732c:	9b07      	ldr	r3, [sp, #28]
 800732e:	2b02      	cmp	r3, #2
 8007330:	dc59      	bgt.n	80073e6 <_dtoa_r+0x936>
 8007332:	e091      	b.n	8007458 <_dtoa_r+0x9a8>
 8007334:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007336:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800733a:	e758      	b.n	80071ee <_dtoa_r+0x73e>
 800733c:	9b04      	ldr	r3, [sp, #16]
 800733e:	1e5e      	subs	r6, r3, #1
 8007340:	9b08      	ldr	r3, [sp, #32]
 8007342:	42b3      	cmp	r3, r6
 8007344:	bfbf      	itttt	lt
 8007346:	9b08      	ldrlt	r3, [sp, #32]
 8007348:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800734a:	9608      	strlt	r6, [sp, #32]
 800734c:	1af3      	sublt	r3, r6, r3
 800734e:	bfb4      	ite	lt
 8007350:	18d2      	addlt	r2, r2, r3
 8007352:	1b9e      	subge	r6, r3, r6
 8007354:	9b04      	ldr	r3, [sp, #16]
 8007356:	bfbc      	itt	lt
 8007358:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800735a:	2600      	movlt	r6, #0
 800735c:	2b00      	cmp	r3, #0
 800735e:	bfb7      	itett	lt
 8007360:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007364:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007368:	1a9d      	sublt	r5, r3, r2
 800736a:	2300      	movlt	r3, #0
 800736c:	e741      	b.n	80071f2 <_dtoa_r+0x742>
 800736e:	9e08      	ldr	r6, [sp, #32]
 8007370:	9d05      	ldr	r5, [sp, #20]
 8007372:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007374:	e748      	b.n	8007208 <_dtoa_r+0x758>
 8007376:	9a08      	ldr	r2, [sp, #32]
 8007378:	e770      	b.n	800725c <_dtoa_r+0x7ac>
 800737a:	9b07      	ldr	r3, [sp, #28]
 800737c:	2b01      	cmp	r3, #1
 800737e:	dc19      	bgt.n	80073b4 <_dtoa_r+0x904>
 8007380:	9b02      	ldr	r3, [sp, #8]
 8007382:	b9bb      	cbnz	r3, 80073b4 <_dtoa_r+0x904>
 8007384:	9b03      	ldr	r3, [sp, #12]
 8007386:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800738a:	b99b      	cbnz	r3, 80073b4 <_dtoa_r+0x904>
 800738c:	9b03      	ldr	r3, [sp, #12]
 800738e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007392:	0d1b      	lsrs	r3, r3, #20
 8007394:	051b      	lsls	r3, r3, #20
 8007396:	b183      	cbz	r3, 80073ba <_dtoa_r+0x90a>
 8007398:	9b05      	ldr	r3, [sp, #20]
 800739a:	3301      	adds	r3, #1
 800739c:	9305      	str	r3, [sp, #20]
 800739e:	9b06      	ldr	r3, [sp, #24]
 80073a0:	3301      	adds	r3, #1
 80073a2:	9306      	str	r3, [sp, #24]
 80073a4:	f04f 0801 	mov.w	r8, #1
 80073a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	f47f af6f 	bne.w	800728e <_dtoa_r+0x7de>
 80073b0:	2001      	movs	r0, #1
 80073b2:	e774      	b.n	800729e <_dtoa_r+0x7ee>
 80073b4:	f04f 0800 	mov.w	r8, #0
 80073b8:	e7f6      	b.n	80073a8 <_dtoa_r+0x8f8>
 80073ba:	4698      	mov	r8, r3
 80073bc:	e7f4      	b.n	80073a8 <_dtoa_r+0x8f8>
 80073be:	d082      	beq.n	80072c6 <_dtoa_r+0x816>
 80073c0:	9a05      	ldr	r2, [sp, #20]
 80073c2:	331c      	adds	r3, #28
 80073c4:	441a      	add	r2, r3
 80073c6:	9205      	str	r2, [sp, #20]
 80073c8:	9a06      	ldr	r2, [sp, #24]
 80073ca:	441a      	add	r2, r3
 80073cc:	441d      	add	r5, r3
 80073ce:	9206      	str	r2, [sp, #24]
 80073d0:	e779      	b.n	80072c6 <_dtoa_r+0x816>
 80073d2:	4603      	mov	r3, r0
 80073d4:	e7f4      	b.n	80073c0 <_dtoa_r+0x910>
 80073d6:	9b04      	ldr	r3, [sp, #16]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	dc37      	bgt.n	800744c <_dtoa_r+0x99c>
 80073dc:	9b07      	ldr	r3, [sp, #28]
 80073de:	2b02      	cmp	r3, #2
 80073e0:	dd34      	ble.n	800744c <_dtoa_r+0x99c>
 80073e2:	9b04      	ldr	r3, [sp, #16]
 80073e4:	9301      	str	r3, [sp, #4]
 80073e6:	9b01      	ldr	r3, [sp, #4]
 80073e8:	b963      	cbnz	r3, 8007404 <_dtoa_r+0x954>
 80073ea:	4631      	mov	r1, r6
 80073ec:	2205      	movs	r2, #5
 80073ee:	4620      	mov	r0, r4
 80073f0:	f000 fab2 	bl	8007958 <__multadd>
 80073f4:	4601      	mov	r1, r0
 80073f6:	4606      	mov	r6, r0
 80073f8:	4650      	mov	r0, sl
 80073fa:	f000 fcc7 	bl	8007d8c <__mcmp>
 80073fe:	2800      	cmp	r0, #0
 8007400:	f73f adbb 	bgt.w	8006f7a <_dtoa_r+0x4ca>
 8007404:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007406:	9d00      	ldr	r5, [sp, #0]
 8007408:	ea6f 0b03 	mvn.w	fp, r3
 800740c:	f04f 0800 	mov.w	r8, #0
 8007410:	4631      	mov	r1, r6
 8007412:	4620      	mov	r0, r4
 8007414:	f000 fa7e 	bl	8007914 <_Bfree>
 8007418:	2f00      	cmp	r7, #0
 800741a:	f43f aeab 	beq.w	8007174 <_dtoa_r+0x6c4>
 800741e:	f1b8 0f00 	cmp.w	r8, #0
 8007422:	d005      	beq.n	8007430 <_dtoa_r+0x980>
 8007424:	45b8      	cmp	r8, r7
 8007426:	d003      	beq.n	8007430 <_dtoa_r+0x980>
 8007428:	4641      	mov	r1, r8
 800742a:	4620      	mov	r0, r4
 800742c:	f000 fa72 	bl	8007914 <_Bfree>
 8007430:	4639      	mov	r1, r7
 8007432:	4620      	mov	r0, r4
 8007434:	f000 fa6e 	bl	8007914 <_Bfree>
 8007438:	e69c      	b.n	8007174 <_dtoa_r+0x6c4>
 800743a:	2600      	movs	r6, #0
 800743c:	4637      	mov	r7, r6
 800743e:	e7e1      	b.n	8007404 <_dtoa_r+0x954>
 8007440:	46bb      	mov	fp, r7
 8007442:	4637      	mov	r7, r6
 8007444:	e599      	b.n	8006f7a <_dtoa_r+0x4ca>
 8007446:	bf00      	nop
 8007448:	40240000 	.word	0x40240000
 800744c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800744e:	2b00      	cmp	r3, #0
 8007450:	f000 80c8 	beq.w	80075e4 <_dtoa_r+0xb34>
 8007454:	9b04      	ldr	r3, [sp, #16]
 8007456:	9301      	str	r3, [sp, #4]
 8007458:	2d00      	cmp	r5, #0
 800745a:	dd05      	ble.n	8007468 <_dtoa_r+0x9b8>
 800745c:	4639      	mov	r1, r7
 800745e:	462a      	mov	r2, r5
 8007460:	4620      	mov	r0, r4
 8007462:	f000 fc27 	bl	8007cb4 <__lshift>
 8007466:	4607      	mov	r7, r0
 8007468:	f1b8 0f00 	cmp.w	r8, #0
 800746c:	d05b      	beq.n	8007526 <_dtoa_r+0xa76>
 800746e:	6879      	ldr	r1, [r7, #4]
 8007470:	4620      	mov	r0, r4
 8007472:	f000 fa0f 	bl	8007894 <_Balloc>
 8007476:	4605      	mov	r5, r0
 8007478:	b928      	cbnz	r0, 8007486 <_dtoa_r+0x9d6>
 800747a:	4b83      	ldr	r3, [pc, #524]	; (8007688 <_dtoa_r+0xbd8>)
 800747c:	4602      	mov	r2, r0
 800747e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007482:	f7ff bb2e 	b.w	8006ae2 <_dtoa_r+0x32>
 8007486:	693a      	ldr	r2, [r7, #16]
 8007488:	3202      	adds	r2, #2
 800748a:	0092      	lsls	r2, r2, #2
 800748c:	f107 010c 	add.w	r1, r7, #12
 8007490:	300c      	adds	r0, #12
 8007492:	f001 f985 	bl	80087a0 <memcpy>
 8007496:	2201      	movs	r2, #1
 8007498:	4629      	mov	r1, r5
 800749a:	4620      	mov	r0, r4
 800749c:	f000 fc0a 	bl	8007cb4 <__lshift>
 80074a0:	9b00      	ldr	r3, [sp, #0]
 80074a2:	3301      	adds	r3, #1
 80074a4:	9304      	str	r3, [sp, #16]
 80074a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80074aa:	4413      	add	r3, r2
 80074ac:	9308      	str	r3, [sp, #32]
 80074ae:	9b02      	ldr	r3, [sp, #8]
 80074b0:	f003 0301 	and.w	r3, r3, #1
 80074b4:	46b8      	mov	r8, r7
 80074b6:	9306      	str	r3, [sp, #24]
 80074b8:	4607      	mov	r7, r0
 80074ba:	9b04      	ldr	r3, [sp, #16]
 80074bc:	4631      	mov	r1, r6
 80074be:	3b01      	subs	r3, #1
 80074c0:	4650      	mov	r0, sl
 80074c2:	9301      	str	r3, [sp, #4]
 80074c4:	f7ff fa6b 	bl	800699e <quorem>
 80074c8:	4641      	mov	r1, r8
 80074ca:	9002      	str	r0, [sp, #8]
 80074cc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80074d0:	4650      	mov	r0, sl
 80074d2:	f000 fc5b 	bl	8007d8c <__mcmp>
 80074d6:	463a      	mov	r2, r7
 80074d8:	9005      	str	r0, [sp, #20]
 80074da:	4631      	mov	r1, r6
 80074dc:	4620      	mov	r0, r4
 80074de:	f000 fc71 	bl	8007dc4 <__mdiff>
 80074e2:	68c2      	ldr	r2, [r0, #12]
 80074e4:	4605      	mov	r5, r0
 80074e6:	bb02      	cbnz	r2, 800752a <_dtoa_r+0xa7a>
 80074e8:	4601      	mov	r1, r0
 80074ea:	4650      	mov	r0, sl
 80074ec:	f000 fc4e 	bl	8007d8c <__mcmp>
 80074f0:	4602      	mov	r2, r0
 80074f2:	4629      	mov	r1, r5
 80074f4:	4620      	mov	r0, r4
 80074f6:	9209      	str	r2, [sp, #36]	; 0x24
 80074f8:	f000 fa0c 	bl	8007914 <_Bfree>
 80074fc:	9b07      	ldr	r3, [sp, #28]
 80074fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007500:	9d04      	ldr	r5, [sp, #16]
 8007502:	ea43 0102 	orr.w	r1, r3, r2
 8007506:	9b06      	ldr	r3, [sp, #24]
 8007508:	4319      	orrs	r1, r3
 800750a:	d110      	bne.n	800752e <_dtoa_r+0xa7e>
 800750c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007510:	d029      	beq.n	8007566 <_dtoa_r+0xab6>
 8007512:	9b05      	ldr	r3, [sp, #20]
 8007514:	2b00      	cmp	r3, #0
 8007516:	dd02      	ble.n	800751e <_dtoa_r+0xa6e>
 8007518:	9b02      	ldr	r3, [sp, #8]
 800751a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800751e:	9b01      	ldr	r3, [sp, #4]
 8007520:	f883 9000 	strb.w	r9, [r3]
 8007524:	e774      	b.n	8007410 <_dtoa_r+0x960>
 8007526:	4638      	mov	r0, r7
 8007528:	e7ba      	b.n	80074a0 <_dtoa_r+0x9f0>
 800752a:	2201      	movs	r2, #1
 800752c:	e7e1      	b.n	80074f2 <_dtoa_r+0xa42>
 800752e:	9b05      	ldr	r3, [sp, #20]
 8007530:	2b00      	cmp	r3, #0
 8007532:	db04      	blt.n	800753e <_dtoa_r+0xa8e>
 8007534:	9907      	ldr	r1, [sp, #28]
 8007536:	430b      	orrs	r3, r1
 8007538:	9906      	ldr	r1, [sp, #24]
 800753a:	430b      	orrs	r3, r1
 800753c:	d120      	bne.n	8007580 <_dtoa_r+0xad0>
 800753e:	2a00      	cmp	r2, #0
 8007540:	dded      	ble.n	800751e <_dtoa_r+0xa6e>
 8007542:	4651      	mov	r1, sl
 8007544:	2201      	movs	r2, #1
 8007546:	4620      	mov	r0, r4
 8007548:	f000 fbb4 	bl	8007cb4 <__lshift>
 800754c:	4631      	mov	r1, r6
 800754e:	4682      	mov	sl, r0
 8007550:	f000 fc1c 	bl	8007d8c <__mcmp>
 8007554:	2800      	cmp	r0, #0
 8007556:	dc03      	bgt.n	8007560 <_dtoa_r+0xab0>
 8007558:	d1e1      	bne.n	800751e <_dtoa_r+0xa6e>
 800755a:	f019 0f01 	tst.w	r9, #1
 800755e:	d0de      	beq.n	800751e <_dtoa_r+0xa6e>
 8007560:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007564:	d1d8      	bne.n	8007518 <_dtoa_r+0xa68>
 8007566:	9a01      	ldr	r2, [sp, #4]
 8007568:	2339      	movs	r3, #57	; 0x39
 800756a:	7013      	strb	r3, [r2, #0]
 800756c:	462b      	mov	r3, r5
 800756e:	461d      	mov	r5, r3
 8007570:	3b01      	subs	r3, #1
 8007572:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007576:	2a39      	cmp	r2, #57	; 0x39
 8007578:	d06c      	beq.n	8007654 <_dtoa_r+0xba4>
 800757a:	3201      	adds	r2, #1
 800757c:	701a      	strb	r2, [r3, #0]
 800757e:	e747      	b.n	8007410 <_dtoa_r+0x960>
 8007580:	2a00      	cmp	r2, #0
 8007582:	dd07      	ble.n	8007594 <_dtoa_r+0xae4>
 8007584:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007588:	d0ed      	beq.n	8007566 <_dtoa_r+0xab6>
 800758a:	9a01      	ldr	r2, [sp, #4]
 800758c:	f109 0301 	add.w	r3, r9, #1
 8007590:	7013      	strb	r3, [r2, #0]
 8007592:	e73d      	b.n	8007410 <_dtoa_r+0x960>
 8007594:	9b04      	ldr	r3, [sp, #16]
 8007596:	9a08      	ldr	r2, [sp, #32]
 8007598:	f803 9c01 	strb.w	r9, [r3, #-1]
 800759c:	4293      	cmp	r3, r2
 800759e:	d043      	beq.n	8007628 <_dtoa_r+0xb78>
 80075a0:	4651      	mov	r1, sl
 80075a2:	2300      	movs	r3, #0
 80075a4:	220a      	movs	r2, #10
 80075a6:	4620      	mov	r0, r4
 80075a8:	f000 f9d6 	bl	8007958 <__multadd>
 80075ac:	45b8      	cmp	r8, r7
 80075ae:	4682      	mov	sl, r0
 80075b0:	f04f 0300 	mov.w	r3, #0
 80075b4:	f04f 020a 	mov.w	r2, #10
 80075b8:	4641      	mov	r1, r8
 80075ba:	4620      	mov	r0, r4
 80075bc:	d107      	bne.n	80075ce <_dtoa_r+0xb1e>
 80075be:	f000 f9cb 	bl	8007958 <__multadd>
 80075c2:	4680      	mov	r8, r0
 80075c4:	4607      	mov	r7, r0
 80075c6:	9b04      	ldr	r3, [sp, #16]
 80075c8:	3301      	adds	r3, #1
 80075ca:	9304      	str	r3, [sp, #16]
 80075cc:	e775      	b.n	80074ba <_dtoa_r+0xa0a>
 80075ce:	f000 f9c3 	bl	8007958 <__multadd>
 80075d2:	4639      	mov	r1, r7
 80075d4:	4680      	mov	r8, r0
 80075d6:	2300      	movs	r3, #0
 80075d8:	220a      	movs	r2, #10
 80075da:	4620      	mov	r0, r4
 80075dc:	f000 f9bc 	bl	8007958 <__multadd>
 80075e0:	4607      	mov	r7, r0
 80075e2:	e7f0      	b.n	80075c6 <_dtoa_r+0xb16>
 80075e4:	9b04      	ldr	r3, [sp, #16]
 80075e6:	9301      	str	r3, [sp, #4]
 80075e8:	9d00      	ldr	r5, [sp, #0]
 80075ea:	4631      	mov	r1, r6
 80075ec:	4650      	mov	r0, sl
 80075ee:	f7ff f9d6 	bl	800699e <quorem>
 80075f2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80075f6:	9b00      	ldr	r3, [sp, #0]
 80075f8:	f805 9b01 	strb.w	r9, [r5], #1
 80075fc:	1aea      	subs	r2, r5, r3
 80075fe:	9b01      	ldr	r3, [sp, #4]
 8007600:	4293      	cmp	r3, r2
 8007602:	dd07      	ble.n	8007614 <_dtoa_r+0xb64>
 8007604:	4651      	mov	r1, sl
 8007606:	2300      	movs	r3, #0
 8007608:	220a      	movs	r2, #10
 800760a:	4620      	mov	r0, r4
 800760c:	f000 f9a4 	bl	8007958 <__multadd>
 8007610:	4682      	mov	sl, r0
 8007612:	e7ea      	b.n	80075ea <_dtoa_r+0xb3a>
 8007614:	9b01      	ldr	r3, [sp, #4]
 8007616:	2b00      	cmp	r3, #0
 8007618:	bfc8      	it	gt
 800761a:	461d      	movgt	r5, r3
 800761c:	9b00      	ldr	r3, [sp, #0]
 800761e:	bfd8      	it	le
 8007620:	2501      	movle	r5, #1
 8007622:	441d      	add	r5, r3
 8007624:	f04f 0800 	mov.w	r8, #0
 8007628:	4651      	mov	r1, sl
 800762a:	2201      	movs	r2, #1
 800762c:	4620      	mov	r0, r4
 800762e:	f000 fb41 	bl	8007cb4 <__lshift>
 8007632:	4631      	mov	r1, r6
 8007634:	4682      	mov	sl, r0
 8007636:	f000 fba9 	bl	8007d8c <__mcmp>
 800763a:	2800      	cmp	r0, #0
 800763c:	dc96      	bgt.n	800756c <_dtoa_r+0xabc>
 800763e:	d102      	bne.n	8007646 <_dtoa_r+0xb96>
 8007640:	f019 0f01 	tst.w	r9, #1
 8007644:	d192      	bne.n	800756c <_dtoa_r+0xabc>
 8007646:	462b      	mov	r3, r5
 8007648:	461d      	mov	r5, r3
 800764a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800764e:	2a30      	cmp	r2, #48	; 0x30
 8007650:	d0fa      	beq.n	8007648 <_dtoa_r+0xb98>
 8007652:	e6dd      	b.n	8007410 <_dtoa_r+0x960>
 8007654:	9a00      	ldr	r2, [sp, #0]
 8007656:	429a      	cmp	r2, r3
 8007658:	d189      	bne.n	800756e <_dtoa_r+0xabe>
 800765a:	f10b 0b01 	add.w	fp, fp, #1
 800765e:	2331      	movs	r3, #49	; 0x31
 8007660:	e796      	b.n	8007590 <_dtoa_r+0xae0>
 8007662:	4b0a      	ldr	r3, [pc, #40]	; (800768c <_dtoa_r+0xbdc>)
 8007664:	f7ff ba99 	b.w	8006b9a <_dtoa_r+0xea>
 8007668:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800766a:	2b00      	cmp	r3, #0
 800766c:	f47f aa6d 	bne.w	8006b4a <_dtoa_r+0x9a>
 8007670:	4b07      	ldr	r3, [pc, #28]	; (8007690 <_dtoa_r+0xbe0>)
 8007672:	f7ff ba92 	b.w	8006b9a <_dtoa_r+0xea>
 8007676:	9b01      	ldr	r3, [sp, #4]
 8007678:	2b00      	cmp	r3, #0
 800767a:	dcb5      	bgt.n	80075e8 <_dtoa_r+0xb38>
 800767c:	9b07      	ldr	r3, [sp, #28]
 800767e:	2b02      	cmp	r3, #2
 8007680:	f73f aeb1 	bgt.w	80073e6 <_dtoa_r+0x936>
 8007684:	e7b0      	b.n	80075e8 <_dtoa_r+0xb38>
 8007686:	bf00      	nop
 8007688:	0800a818 	.word	0x0800a818
 800768c:	0800a778 	.word	0x0800a778
 8007690:	0800a79c 	.word	0x0800a79c

08007694 <_free_r>:
 8007694:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007696:	2900      	cmp	r1, #0
 8007698:	d044      	beq.n	8007724 <_free_r+0x90>
 800769a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800769e:	9001      	str	r0, [sp, #4]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	f1a1 0404 	sub.w	r4, r1, #4
 80076a6:	bfb8      	it	lt
 80076a8:	18e4      	addlt	r4, r4, r3
 80076aa:	f000 f8e7 	bl	800787c <__malloc_lock>
 80076ae:	4a1e      	ldr	r2, [pc, #120]	; (8007728 <_free_r+0x94>)
 80076b0:	9801      	ldr	r0, [sp, #4]
 80076b2:	6813      	ldr	r3, [r2, #0]
 80076b4:	b933      	cbnz	r3, 80076c4 <_free_r+0x30>
 80076b6:	6063      	str	r3, [r4, #4]
 80076b8:	6014      	str	r4, [r2, #0]
 80076ba:	b003      	add	sp, #12
 80076bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80076c0:	f000 b8e2 	b.w	8007888 <__malloc_unlock>
 80076c4:	42a3      	cmp	r3, r4
 80076c6:	d908      	bls.n	80076da <_free_r+0x46>
 80076c8:	6825      	ldr	r5, [r4, #0]
 80076ca:	1961      	adds	r1, r4, r5
 80076cc:	428b      	cmp	r3, r1
 80076ce:	bf01      	itttt	eq
 80076d0:	6819      	ldreq	r1, [r3, #0]
 80076d2:	685b      	ldreq	r3, [r3, #4]
 80076d4:	1949      	addeq	r1, r1, r5
 80076d6:	6021      	streq	r1, [r4, #0]
 80076d8:	e7ed      	b.n	80076b6 <_free_r+0x22>
 80076da:	461a      	mov	r2, r3
 80076dc:	685b      	ldr	r3, [r3, #4]
 80076de:	b10b      	cbz	r3, 80076e4 <_free_r+0x50>
 80076e0:	42a3      	cmp	r3, r4
 80076e2:	d9fa      	bls.n	80076da <_free_r+0x46>
 80076e4:	6811      	ldr	r1, [r2, #0]
 80076e6:	1855      	adds	r5, r2, r1
 80076e8:	42a5      	cmp	r5, r4
 80076ea:	d10b      	bne.n	8007704 <_free_r+0x70>
 80076ec:	6824      	ldr	r4, [r4, #0]
 80076ee:	4421      	add	r1, r4
 80076f0:	1854      	adds	r4, r2, r1
 80076f2:	42a3      	cmp	r3, r4
 80076f4:	6011      	str	r1, [r2, #0]
 80076f6:	d1e0      	bne.n	80076ba <_free_r+0x26>
 80076f8:	681c      	ldr	r4, [r3, #0]
 80076fa:	685b      	ldr	r3, [r3, #4]
 80076fc:	6053      	str	r3, [r2, #4]
 80076fe:	440c      	add	r4, r1
 8007700:	6014      	str	r4, [r2, #0]
 8007702:	e7da      	b.n	80076ba <_free_r+0x26>
 8007704:	d902      	bls.n	800770c <_free_r+0x78>
 8007706:	230c      	movs	r3, #12
 8007708:	6003      	str	r3, [r0, #0]
 800770a:	e7d6      	b.n	80076ba <_free_r+0x26>
 800770c:	6825      	ldr	r5, [r4, #0]
 800770e:	1961      	adds	r1, r4, r5
 8007710:	428b      	cmp	r3, r1
 8007712:	bf04      	itt	eq
 8007714:	6819      	ldreq	r1, [r3, #0]
 8007716:	685b      	ldreq	r3, [r3, #4]
 8007718:	6063      	str	r3, [r4, #4]
 800771a:	bf04      	itt	eq
 800771c:	1949      	addeq	r1, r1, r5
 800771e:	6021      	streq	r1, [r4, #0]
 8007720:	6054      	str	r4, [r2, #4]
 8007722:	e7ca      	b.n	80076ba <_free_r+0x26>
 8007724:	b003      	add	sp, #12
 8007726:	bd30      	pop	{r4, r5, pc}
 8007728:	200044d8 	.word	0x200044d8

0800772c <malloc>:
 800772c:	4b02      	ldr	r3, [pc, #8]	; (8007738 <malloc+0xc>)
 800772e:	4601      	mov	r1, r0
 8007730:	6818      	ldr	r0, [r3, #0]
 8007732:	f000 b823 	b.w	800777c <_malloc_r>
 8007736:	bf00      	nop
 8007738:	2000006c 	.word	0x2000006c

0800773c <sbrk_aligned>:
 800773c:	b570      	push	{r4, r5, r6, lr}
 800773e:	4e0e      	ldr	r6, [pc, #56]	; (8007778 <sbrk_aligned+0x3c>)
 8007740:	460c      	mov	r4, r1
 8007742:	6831      	ldr	r1, [r6, #0]
 8007744:	4605      	mov	r5, r0
 8007746:	b911      	cbnz	r1, 800774e <sbrk_aligned+0x12>
 8007748:	f001 f81a 	bl	8008780 <_sbrk_r>
 800774c:	6030      	str	r0, [r6, #0]
 800774e:	4621      	mov	r1, r4
 8007750:	4628      	mov	r0, r5
 8007752:	f001 f815 	bl	8008780 <_sbrk_r>
 8007756:	1c43      	adds	r3, r0, #1
 8007758:	d00a      	beq.n	8007770 <sbrk_aligned+0x34>
 800775a:	1cc4      	adds	r4, r0, #3
 800775c:	f024 0403 	bic.w	r4, r4, #3
 8007760:	42a0      	cmp	r0, r4
 8007762:	d007      	beq.n	8007774 <sbrk_aligned+0x38>
 8007764:	1a21      	subs	r1, r4, r0
 8007766:	4628      	mov	r0, r5
 8007768:	f001 f80a 	bl	8008780 <_sbrk_r>
 800776c:	3001      	adds	r0, #1
 800776e:	d101      	bne.n	8007774 <sbrk_aligned+0x38>
 8007770:	f04f 34ff 	mov.w	r4, #4294967295
 8007774:	4620      	mov	r0, r4
 8007776:	bd70      	pop	{r4, r5, r6, pc}
 8007778:	200044dc 	.word	0x200044dc

0800777c <_malloc_r>:
 800777c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007780:	1ccd      	adds	r5, r1, #3
 8007782:	f025 0503 	bic.w	r5, r5, #3
 8007786:	3508      	adds	r5, #8
 8007788:	2d0c      	cmp	r5, #12
 800778a:	bf38      	it	cc
 800778c:	250c      	movcc	r5, #12
 800778e:	2d00      	cmp	r5, #0
 8007790:	4607      	mov	r7, r0
 8007792:	db01      	blt.n	8007798 <_malloc_r+0x1c>
 8007794:	42a9      	cmp	r1, r5
 8007796:	d905      	bls.n	80077a4 <_malloc_r+0x28>
 8007798:	230c      	movs	r3, #12
 800779a:	603b      	str	r3, [r7, #0]
 800779c:	2600      	movs	r6, #0
 800779e:	4630      	mov	r0, r6
 80077a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077a4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007878 <_malloc_r+0xfc>
 80077a8:	f000 f868 	bl	800787c <__malloc_lock>
 80077ac:	f8d8 3000 	ldr.w	r3, [r8]
 80077b0:	461c      	mov	r4, r3
 80077b2:	bb5c      	cbnz	r4, 800780c <_malloc_r+0x90>
 80077b4:	4629      	mov	r1, r5
 80077b6:	4638      	mov	r0, r7
 80077b8:	f7ff ffc0 	bl	800773c <sbrk_aligned>
 80077bc:	1c43      	adds	r3, r0, #1
 80077be:	4604      	mov	r4, r0
 80077c0:	d155      	bne.n	800786e <_malloc_r+0xf2>
 80077c2:	f8d8 4000 	ldr.w	r4, [r8]
 80077c6:	4626      	mov	r6, r4
 80077c8:	2e00      	cmp	r6, #0
 80077ca:	d145      	bne.n	8007858 <_malloc_r+0xdc>
 80077cc:	2c00      	cmp	r4, #0
 80077ce:	d048      	beq.n	8007862 <_malloc_r+0xe6>
 80077d0:	6823      	ldr	r3, [r4, #0]
 80077d2:	4631      	mov	r1, r6
 80077d4:	4638      	mov	r0, r7
 80077d6:	eb04 0903 	add.w	r9, r4, r3
 80077da:	f000 ffd1 	bl	8008780 <_sbrk_r>
 80077de:	4581      	cmp	r9, r0
 80077e0:	d13f      	bne.n	8007862 <_malloc_r+0xe6>
 80077e2:	6821      	ldr	r1, [r4, #0]
 80077e4:	1a6d      	subs	r5, r5, r1
 80077e6:	4629      	mov	r1, r5
 80077e8:	4638      	mov	r0, r7
 80077ea:	f7ff ffa7 	bl	800773c <sbrk_aligned>
 80077ee:	3001      	adds	r0, #1
 80077f0:	d037      	beq.n	8007862 <_malloc_r+0xe6>
 80077f2:	6823      	ldr	r3, [r4, #0]
 80077f4:	442b      	add	r3, r5
 80077f6:	6023      	str	r3, [r4, #0]
 80077f8:	f8d8 3000 	ldr.w	r3, [r8]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d038      	beq.n	8007872 <_malloc_r+0xf6>
 8007800:	685a      	ldr	r2, [r3, #4]
 8007802:	42a2      	cmp	r2, r4
 8007804:	d12b      	bne.n	800785e <_malloc_r+0xe2>
 8007806:	2200      	movs	r2, #0
 8007808:	605a      	str	r2, [r3, #4]
 800780a:	e00f      	b.n	800782c <_malloc_r+0xb0>
 800780c:	6822      	ldr	r2, [r4, #0]
 800780e:	1b52      	subs	r2, r2, r5
 8007810:	d41f      	bmi.n	8007852 <_malloc_r+0xd6>
 8007812:	2a0b      	cmp	r2, #11
 8007814:	d917      	bls.n	8007846 <_malloc_r+0xca>
 8007816:	1961      	adds	r1, r4, r5
 8007818:	42a3      	cmp	r3, r4
 800781a:	6025      	str	r5, [r4, #0]
 800781c:	bf18      	it	ne
 800781e:	6059      	strne	r1, [r3, #4]
 8007820:	6863      	ldr	r3, [r4, #4]
 8007822:	bf08      	it	eq
 8007824:	f8c8 1000 	streq.w	r1, [r8]
 8007828:	5162      	str	r2, [r4, r5]
 800782a:	604b      	str	r3, [r1, #4]
 800782c:	4638      	mov	r0, r7
 800782e:	f104 060b 	add.w	r6, r4, #11
 8007832:	f000 f829 	bl	8007888 <__malloc_unlock>
 8007836:	f026 0607 	bic.w	r6, r6, #7
 800783a:	1d23      	adds	r3, r4, #4
 800783c:	1af2      	subs	r2, r6, r3
 800783e:	d0ae      	beq.n	800779e <_malloc_r+0x22>
 8007840:	1b9b      	subs	r3, r3, r6
 8007842:	50a3      	str	r3, [r4, r2]
 8007844:	e7ab      	b.n	800779e <_malloc_r+0x22>
 8007846:	42a3      	cmp	r3, r4
 8007848:	6862      	ldr	r2, [r4, #4]
 800784a:	d1dd      	bne.n	8007808 <_malloc_r+0x8c>
 800784c:	f8c8 2000 	str.w	r2, [r8]
 8007850:	e7ec      	b.n	800782c <_malloc_r+0xb0>
 8007852:	4623      	mov	r3, r4
 8007854:	6864      	ldr	r4, [r4, #4]
 8007856:	e7ac      	b.n	80077b2 <_malloc_r+0x36>
 8007858:	4634      	mov	r4, r6
 800785a:	6876      	ldr	r6, [r6, #4]
 800785c:	e7b4      	b.n	80077c8 <_malloc_r+0x4c>
 800785e:	4613      	mov	r3, r2
 8007860:	e7cc      	b.n	80077fc <_malloc_r+0x80>
 8007862:	230c      	movs	r3, #12
 8007864:	603b      	str	r3, [r7, #0]
 8007866:	4638      	mov	r0, r7
 8007868:	f000 f80e 	bl	8007888 <__malloc_unlock>
 800786c:	e797      	b.n	800779e <_malloc_r+0x22>
 800786e:	6025      	str	r5, [r4, #0]
 8007870:	e7dc      	b.n	800782c <_malloc_r+0xb0>
 8007872:	605b      	str	r3, [r3, #4]
 8007874:	deff      	udf	#255	; 0xff
 8007876:	bf00      	nop
 8007878:	200044d8 	.word	0x200044d8

0800787c <__malloc_lock>:
 800787c:	4801      	ldr	r0, [pc, #4]	; (8007884 <__malloc_lock+0x8>)
 800787e:	f7ff b88c 	b.w	800699a <__retarget_lock_acquire_recursive>
 8007882:	bf00      	nop
 8007884:	200044d4 	.word	0x200044d4

08007888 <__malloc_unlock>:
 8007888:	4801      	ldr	r0, [pc, #4]	; (8007890 <__malloc_unlock+0x8>)
 800788a:	f7ff b887 	b.w	800699c <__retarget_lock_release_recursive>
 800788e:	bf00      	nop
 8007890:	200044d4 	.word	0x200044d4

08007894 <_Balloc>:
 8007894:	b570      	push	{r4, r5, r6, lr}
 8007896:	69c6      	ldr	r6, [r0, #28]
 8007898:	4604      	mov	r4, r0
 800789a:	460d      	mov	r5, r1
 800789c:	b976      	cbnz	r6, 80078bc <_Balloc+0x28>
 800789e:	2010      	movs	r0, #16
 80078a0:	f7ff ff44 	bl	800772c <malloc>
 80078a4:	4602      	mov	r2, r0
 80078a6:	61e0      	str	r0, [r4, #28]
 80078a8:	b920      	cbnz	r0, 80078b4 <_Balloc+0x20>
 80078aa:	4b18      	ldr	r3, [pc, #96]	; (800790c <_Balloc+0x78>)
 80078ac:	4818      	ldr	r0, [pc, #96]	; (8007910 <_Balloc+0x7c>)
 80078ae:	216b      	movs	r1, #107	; 0x6b
 80078b0:	f000 ff84 	bl	80087bc <__assert_func>
 80078b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80078b8:	6006      	str	r6, [r0, #0]
 80078ba:	60c6      	str	r6, [r0, #12]
 80078bc:	69e6      	ldr	r6, [r4, #28]
 80078be:	68f3      	ldr	r3, [r6, #12]
 80078c0:	b183      	cbz	r3, 80078e4 <_Balloc+0x50>
 80078c2:	69e3      	ldr	r3, [r4, #28]
 80078c4:	68db      	ldr	r3, [r3, #12]
 80078c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80078ca:	b9b8      	cbnz	r0, 80078fc <_Balloc+0x68>
 80078cc:	2101      	movs	r1, #1
 80078ce:	fa01 f605 	lsl.w	r6, r1, r5
 80078d2:	1d72      	adds	r2, r6, #5
 80078d4:	0092      	lsls	r2, r2, #2
 80078d6:	4620      	mov	r0, r4
 80078d8:	f000 ff8e 	bl	80087f8 <_calloc_r>
 80078dc:	b160      	cbz	r0, 80078f8 <_Balloc+0x64>
 80078de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80078e2:	e00e      	b.n	8007902 <_Balloc+0x6e>
 80078e4:	2221      	movs	r2, #33	; 0x21
 80078e6:	2104      	movs	r1, #4
 80078e8:	4620      	mov	r0, r4
 80078ea:	f000 ff85 	bl	80087f8 <_calloc_r>
 80078ee:	69e3      	ldr	r3, [r4, #28]
 80078f0:	60f0      	str	r0, [r6, #12]
 80078f2:	68db      	ldr	r3, [r3, #12]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d1e4      	bne.n	80078c2 <_Balloc+0x2e>
 80078f8:	2000      	movs	r0, #0
 80078fa:	bd70      	pop	{r4, r5, r6, pc}
 80078fc:	6802      	ldr	r2, [r0, #0]
 80078fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007902:	2300      	movs	r3, #0
 8007904:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007908:	e7f7      	b.n	80078fa <_Balloc+0x66>
 800790a:	bf00      	nop
 800790c:	0800a7a9 	.word	0x0800a7a9
 8007910:	0800a829 	.word	0x0800a829

08007914 <_Bfree>:
 8007914:	b570      	push	{r4, r5, r6, lr}
 8007916:	69c6      	ldr	r6, [r0, #28]
 8007918:	4605      	mov	r5, r0
 800791a:	460c      	mov	r4, r1
 800791c:	b976      	cbnz	r6, 800793c <_Bfree+0x28>
 800791e:	2010      	movs	r0, #16
 8007920:	f7ff ff04 	bl	800772c <malloc>
 8007924:	4602      	mov	r2, r0
 8007926:	61e8      	str	r0, [r5, #28]
 8007928:	b920      	cbnz	r0, 8007934 <_Bfree+0x20>
 800792a:	4b09      	ldr	r3, [pc, #36]	; (8007950 <_Bfree+0x3c>)
 800792c:	4809      	ldr	r0, [pc, #36]	; (8007954 <_Bfree+0x40>)
 800792e:	218f      	movs	r1, #143	; 0x8f
 8007930:	f000 ff44 	bl	80087bc <__assert_func>
 8007934:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007938:	6006      	str	r6, [r0, #0]
 800793a:	60c6      	str	r6, [r0, #12]
 800793c:	b13c      	cbz	r4, 800794e <_Bfree+0x3a>
 800793e:	69eb      	ldr	r3, [r5, #28]
 8007940:	6862      	ldr	r2, [r4, #4]
 8007942:	68db      	ldr	r3, [r3, #12]
 8007944:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007948:	6021      	str	r1, [r4, #0]
 800794a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800794e:	bd70      	pop	{r4, r5, r6, pc}
 8007950:	0800a7a9 	.word	0x0800a7a9
 8007954:	0800a829 	.word	0x0800a829

08007958 <__multadd>:
 8007958:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800795c:	690d      	ldr	r5, [r1, #16]
 800795e:	4607      	mov	r7, r0
 8007960:	460c      	mov	r4, r1
 8007962:	461e      	mov	r6, r3
 8007964:	f101 0c14 	add.w	ip, r1, #20
 8007968:	2000      	movs	r0, #0
 800796a:	f8dc 3000 	ldr.w	r3, [ip]
 800796e:	b299      	uxth	r1, r3
 8007970:	fb02 6101 	mla	r1, r2, r1, r6
 8007974:	0c1e      	lsrs	r6, r3, #16
 8007976:	0c0b      	lsrs	r3, r1, #16
 8007978:	fb02 3306 	mla	r3, r2, r6, r3
 800797c:	b289      	uxth	r1, r1
 800797e:	3001      	adds	r0, #1
 8007980:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007984:	4285      	cmp	r5, r0
 8007986:	f84c 1b04 	str.w	r1, [ip], #4
 800798a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800798e:	dcec      	bgt.n	800796a <__multadd+0x12>
 8007990:	b30e      	cbz	r6, 80079d6 <__multadd+0x7e>
 8007992:	68a3      	ldr	r3, [r4, #8]
 8007994:	42ab      	cmp	r3, r5
 8007996:	dc19      	bgt.n	80079cc <__multadd+0x74>
 8007998:	6861      	ldr	r1, [r4, #4]
 800799a:	4638      	mov	r0, r7
 800799c:	3101      	adds	r1, #1
 800799e:	f7ff ff79 	bl	8007894 <_Balloc>
 80079a2:	4680      	mov	r8, r0
 80079a4:	b928      	cbnz	r0, 80079b2 <__multadd+0x5a>
 80079a6:	4602      	mov	r2, r0
 80079a8:	4b0c      	ldr	r3, [pc, #48]	; (80079dc <__multadd+0x84>)
 80079aa:	480d      	ldr	r0, [pc, #52]	; (80079e0 <__multadd+0x88>)
 80079ac:	21ba      	movs	r1, #186	; 0xba
 80079ae:	f000 ff05 	bl	80087bc <__assert_func>
 80079b2:	6922      	ldr	r2, [r4, #16]
 80079b4:	3202      	adds	r2, #2
 80079b6:	f104 010c 	add.w	r1, r4, #12
 80079ba:	0092      	lsls	r2, r2, #2
 80079bc:	300c      	adds	r0, #12
 80079be:	f000 feef 	bl	80087a0 <memcpy>
 80079c2:	4621      	mov	r1, r4
 80079c4:	4638      	mov	r0, r7
 80079c6:	f7ff ffa5 	bl	8007914 <_Bfree>
 80079ca:	4644      	mov	r4, r8
 80079cc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80079d0:	3501      	adds	r5, #1
 80079d2:	615e      	str	r6, [r3, #20]
 80079d4:	6125      	str	r5, [r4, #16]
 80079d6:	4620      	mov	r0, r4
 80079d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079dc:	0800a818 	.word	0x0800a818
 80079e0:	0800a829 	.word	0x0800a829

080079e4 <__hi0bits>:
 80079e4:	0c03      	lsrs	r3, r0, #16
 80079e6:	041b      	lsls	r3, r3, #16
 80079e8:	b9d3      	cbnz	r3, 8007a20 <__hi0bits+0x3c>
 80079ea:	0400      	lsls	r0, r0, #16
 80079ec:	2310      	movs	r3, #16
 80079ee:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80079f2:	bf04      	itt	eq
 80079f4:	0200      	lsleq	r0, r0, #8
 80079f6:	3308      	addeq	r3, #8
 80079f8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80079fc:	bf04      	itt	eq
 80079fe:	0100      	lsleq	r0, r0, #4
 8007a00:	3304      	addeq	r3, #4
 8007a02:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007a06:	bf04      	itt	eq
 8007a08:	0080      	lsleq	r0, r0, #2
 8007a0a:	3302      	addeq	r3, #2
 8007a0c:	2800      	cmp	r0, #0
 8007a0e:	db05      	blt.n	8007a1c <__hi0bits+0x38>
 8007a10:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007a14:	f103 0301 	add.w	r3, r3, #1
 8007a18:	bf08      	it	eq
 8007a1a:	2320      	moveq	r3, #32
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	4770      	bx	lr
 8007a20:	2300      	movs	r3, #0
 8007a22:	e7e4      	b.n	80079ee <__hi0bits+0xa>

08007a24 <__lo0bits>:
 8007a24:	6803      	ldr	r3, [r0, #0]
 8007a26:	f013 0207 	ands.w	r2, r3, #7
 8007a2a:	d00c      	beq.n	8007a46 <__lo0bits+0x22>
 8007a2c:	07d9      	lsls	r1, r3, #31
 8007a2e:	d422      	bmi.n	8007a76 <__lo0bits+0x52>
 8007a30:	079a      	lsls	r2, r3, #30
 8007a32:	bf49      	itett	mi
 8007a34:	085b      	lsrmi	r3, r3, #1
 8007a36:	089b      	lsrpl	r3, r3, #2
 8007a38:	6003      	strmi	r3, [r0, #0]
 8007a3a:	2201      	movmi	r2, #1
 8007a3c:	bf5c      	itt	pl
 8007a3e:	6003      	strpl	r3, [r0, #0]
 8007a40:	2202      	movpl	r2, #2
 8007a42:	4610      	mov	r0, r2
 8007a44:	4770      	bx	lr
 8007a46:	b299      	uxth	r1, r3
 8007a48:	b909      	cbnz	r1, 8007a4e <__lo0bits+0x2a>
 8007a4a:	0c1b      	lsrs	r3, r3, #16
 8007a4c:	2210      	movs	r2, #16
 8007a4e:	b2d9      	uxtb	r1, r3
 8007a50:	b909      	cbnz	r1, 8007a56 <__lo0bits+0x32>
 8007a52:	3208      	adds	r2, #8
 8007a54:	0a1b      	lsrs	r3, r3, #8
 8007a56:	0719      	lsls	r1, r3, #28
 8007a58:	bf04      	itt	eq
 8007a5a:	091b      	lsreq	r3, r3, #4
 8007a5c:	3204      	addeq	r2, #4
 8007a5e:	0799      	lsls	r1, r3, #30
 8007a60:	bf04      	itt	eq
 8007a62:	089b      	lsreq	r3, r3, #2
 8007a64:	3202      	addeq	r2, #2
 8007a66:	07d9      	lsls	r1, r3, #31
 8007a68:	d403      	bmi.n	8007a72 <__lo0bits+0x4e>
 8007a6a:	085b      	lsrs	r3, r3, #1
 8007a6c:	f102 0201 	add.w	r2, r2, #1
 8007a70:	d003      	beq.n	8007a7a <__lo0bits+0x56>
 8007a72:	6003      	str	r3, [r0, #0]
 8007a74:	e7e5      	b.n	8007a42 <__lo0bits+0x1e>
 8007a76:	2200      	movs	r2, #0
 8007a78:	e7e3      	b.n	8007a42 <__lo0bits+0x1e>
 8007a7a:	2220      	movs	r2, #32
 8007a7c:	e7e1      	b.n	8007a42 <__lo0bits+0x1e>
	...

08007a80 <__i2b>:
 8007a80:	b510      	push	{r4, lr}
 8007a82:	460c      	mov	r4, r1
 8007a84:	2101      	movs	r1, #1
 8007a86:	f7ff ff05 	bl	8007894 <_Balloc>
 8007a8a:	4602      	mov	r2, r0
 8007a8c:	b928      	cbnz	r0, 8007a9a <__i2b+0x1a>
 8007a8e:	4b05      	ldr	r3, [pc, #20]	; (8007aa4 <__i2b+0x24>)
 8007a90:	4805      	ldr	r0, [pc, #20]	; (8007aa8 <__i2b+0x28>)
 8007a92:	f240 1145 	movw	r1, #325	; 0x145
 8007a96:	f000 fe91 	bl	80087bc <__assert_func>
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	6144      	str	r4, [r0, #20]
 8007a9e:	6103      	str	r3, [r0, #16]
 8007aa0:	bd10      	pop	{r4, pc}
 8007aa2:	bf00      	nop
 8007aa4:	0800a818 	.word	0x0800a818
 8007aa8:	0800a829 	.word	0x0800a829

08007aac <__multiply>:
 8007aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ab0:	4691      	mov	r9, r2
 8007ab2:	690a      	ldr	r2, [r1, #16]
 8007ab4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007ab8:	429a      	cmp	r2, r3
 8007aba:	bfb8      	it	lt
 8007abc:	460b      	movlt	r3, r1
 8007abe:	460c      	mov	r4, r1
 8007ac0:	bfbc      	itt	lt
 8007ac2:	464c      	movlt	r4, r9
 8007ac4:	4699      	movlt	r9, r3
 8007ac6:	6927      	ldr	r7, [r4, #16]
 8007ac8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007acc:	68a3      	ldr	r3, [r4, #8]
 8007ace:	6861      	ldr	r1, [r4, #4]
 8007ad0:	eb07 060a 	add.w	r6, r7, sl
 8007ad4:	42b3      	cmp	r3, r6
 8007ad6:	b085      	sub	sp, #20
 8007ad8:	bfb8      	it	lt
 8007ada:	3101      	addlt	r1, #1
 8007adc:	f7ff feda 	bl	8007894 <_Balloc>
 8007ae0:	b930      	cbnz	r0, 8007af0 <__multiply+0x44>
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	4b44      	ldr	r3, [pc, #272]	; (8007bf8 <__multiply+0x14c>)
 8007ae6:	4845      	ldr	r0, [pc, #276]	; (8007bfc <__multiply+0x150>)
 8007ae8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007aec:	f000 fe66 	bl	80087bc <__assert_func>
 8007af0:	f100 0514 	add.w	r5, r0, #20
 8007af4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007af8:	462b      	mov	r3, r5
 8007afa:	2200      	movs	r2, #0
 8007afc:	4543      	cmp	r3, r8
 8007afe:	d321      	bcc.n	8007b44 <__multiply+0x98>
 8007b00:	f104 0314 	add.w	r3, r4, #20
 8007b04:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007b08:	f109 0314 	add.w	r3, r9, #20
 8007b0c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007b10:	9202      	str	r2, [sp, #8]
 8007b12:	1b3a      	subs	r2, r7, r4
 8007b14:	3a15      	subs	r2, #21
 8007b16:	f022 0203 	bic.w	r2, r2, #3
 8007b1a:	3204      	adds	r2, #4
 8007b1c:	f104 0115 	add.w	r1, r4, #21
 8007b20:	428f      	cmp	r7, r1
 8007b22:	bf38      	it	cc
 8007b24:	2204      	movcc	r2, #4
 8007b26:	9201      	str	r2, [sp, #4]
 8007b28:	9a02      	ldr	r2, [sp, #8]
 8007b2a:	9303      	str	r3, [sp, #12]
 8007b2c:	429a      	cmp	r2, r3
 8007b2e:	d80c      	bhi.n	8007b4a <__multiply+0x9e>
 8007b30:	2e00      	cmp	r6, #0
 8007b32:	dd03      	ble.n	8007b3c <__multiply+0x90>
 8007b34:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d05b      	beq.n	8007bf4 <__multiply+0x148>
 8007b3c:	6106      	str	r6, [r0, #16]
 8007b3e:	b005      	add	sp, #20
 8007b40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b44:	f843 2b04 	str.w	r2, [r3], #4
 8007b48:	e7d8      	b.n	8007afc <__multiply+0x50>
 8007b4a:	f8b3 a000 	ldrh.w	sl, [r3]
 8007b4e:	f1ba 0f00 	cmp.w	sl, #0
 8007b52:	d024      	beq.n	8007b9e <__multiply+0xf2>
 8007b54:	f104 0e14 	add.w	lr, r4, #20
 8007b58:	46a9      	mov	r9, r5
 8007b5a:	f04f 0c00 	mov.w	ip, #0
 8007b5e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007b62:	f8d9 1000 	ldr.w	r1, [r9]
 8007b66:	fa1f fb82 	uxth.w	fp, r2
 8007b6a:	b289      	uxth	r1, r1
 8007b6c:	fb0a 110b 	mla	r1, sl, fp, r1
 8007b70:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007b74:	f8d9 2000 	ldr.w	r2, [r9]
 8007b78:	4461      	add	r1, ip
 8007b7a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007b7e:	fb0a c20b 	mla	r2, sl, fp, ip
 8007b82:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007b86:	b289      	uxth	r1, r1
 8007b88:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007b8c:	4577      	cmp	r7, lr
 8007b8e:	f849 1b04 	str.w	r1, [r9], #4
 8007b92:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007b96:	d8e2      	bhi.n	8007b5e <__multiply+0xb2>
 8007b98:	9a01      	ldr	r2, [sp, #4]
 8007b9a:	f845 c002 	str.w	ip, [r5, r2]
 8007b9e:	9a03      	ldr	r2, [sp, #12]
 8007ba0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007ba4:	3304      	adds	r3, #4
 8007ba6:	f1b9 0f00 	cmp.w	r9, #0
 8007baa:	d021      	beq.n	8007bf0 <__multiply+0x144>
 8007bac:	6829      	ldr	r1, [r5, #0]
 8007bae:	f104 0c14 	add.w	ip, r4, #20
 8007bb2:	46ae      	mov	lr, r5
 8007bb4:	f04f 0a00 	mov.w	sl, #0
 8007bb8:	f8bc b000 	ldrh.w	fp, [ip]
 8007bbc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007bc0:	fb09 220b 	mla	r2, r9, fp, r2
 8007bc4:	4452      	add	r2, sl
 8007bc6:	b289      	uxth	r1, r1
 8007bc8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007bcc:	f84e 1b04 	str.w	r1, [lr], #4
 8007bd0:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007bd4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007bd8:	f8be 1000 	ldrh.w	r1, [lr]
 8007bdc:	fb09 110a 	mla	r1, r9, sl, r1
 8007be0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007be4:	4567      	cmp	r7, ip
 8007be6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007bea:	d8e5      	bhi.n	8007bb8 <__multiply+0x10c>
 8007bec:	9a01      	ldr	r2, [sp, #4]
 8007bee:	50a9      	str	r1, [r5, r2]
 8007bf0:	3504      	adds	r5, #4
 8007bf2:	e799      	b.n	8007b28 <__multiply+0x7c>
 8007bf4:	3e01      	subs	r6, #1
 8007bf6:	e79b      	b.n	8007b30 <__multiply+0x84>
 8007bf8:	0800a818 	.word	0x0800a818
 8007bfc:	0800a829 	.word	0x0800a829

08007c00 <__pow5mult>:
 8007c00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c04:	4615      	mov	r5, r2
 8007c06:	f012 0203 	ands.w	r2, r2, #3
 8007c0a:	4606      	mov	r6, r0
 8007c0c:	460f      	mov	r7, r1
 8007c0e:	d007      	beq.n	8007c20 <__pow5mult+0x20>
 8007c10:	4c25      	ldr	r4, [pc, #148]	; (8007ca8 <__pow5mult+0xa8>)
 8007c12:	3a01      	subs	r2, #1
 8007c14:	2300      	movs	r3, #0
 8007c16:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007c1a:	f7ff fe9d 	bl	8007958 <__multadd>
 8007c1e:	4607      	mov	r7, r0
 8007c20:	10ad      	asrs	r5, r5, #2
 8007c22:	d03d      	beq.n	8007ca0 <__pow5mult+0xa0>
 8007c24:	69f4      	ldr	r4, [r6, #28]
 8007c26:	b97c      	cbnz	r4, 8007c48 <__pow5mult+0x48>
 8007c28:	2010      	movs	r0, #16
 8007c2a:	f7ff fd7f 	bl	800772c <malloc>
 8007c2e:	4602      	mov	r2, r0
 8007c30:	61f0      	str	r0, [r6, #28]
 8007c32:	b928      	cbnz	r0, 8007c40 <__pow5mult+0x40>
 8007c34:	4b1d      	ldr	r3, [pc, #116]	; (8007cac <__pow5mult+0xac>)
 8007c36:	481e      	ldr	r0, [pc, #120]	; (8007cb0 <__pow5mult+0xb0>)
 8007c38:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007c3c:	f000 fdbe 	bl	80087bc <__assert_func>
 8007c40:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c44:	6004      	str	r4, [r0, #0]
 8007c46:	60c4      	str	r4, [r0, #12]
 8007c48:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007c4c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c50:	b94c      	cbnz	r4, 8007c66 <__pow5mult+0x66>
 8007c52:	f240 2171 	movw	r1, #625	; 0x271
 8007c56:	4630      	mov	r0, r6
 8007c58:	f7ff ff12 	bl	8007a80 <__i2b>
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007c62:	4604      	mov	r4, r0
 8007c64:	6003      	str	r3, [r0, #0]
 8007c66:	f04f 0900 	mov.w	r9, #0
 8007c6a:	07eb      	lsls	r3, r5, #31
 8007c6c:	d50a      	bpl.n	8007c84 <__pow5mult+0x84>
 8007c6e:	4639      	mov	r1, r7
 8007c70:	4622      	mov	r2, r4
 8007c72:	4630      	mov	r0, r6
 8007c74:	f7ff ff1a 	bl	8007aac <__multiply>
 8007c78:	4639      	mov	r1, r7
 8007c7a:	4680      	mov	r8, r0
 8007c7c:	4630      	mov	r0, r6
 8007c7e:	f7ff fe49 	bl	8007914 <_Bfree>
 8007c82:	4647      	mov	r7, r8
 8007c84:	106d      	asrs	r5, r5, #1
 8007c86:	d00b      	beq.n	8007ca0 <__pow5mult+0xa0>
 8007c88:	6820      	ldr	r0, [r4, #0]
 8007c8a:	b938      	cbnz	r0, 8007c9c <__pow5mult+0x9c>
 8007c8c:	4622      	mov	r2, r4
 8007c8e:	4621      	mov	r1, r4
 8007c90:	4630      	mov	r0, r6
 8007c92:	f7ff ff0b 	bl	8007aac <__multiply>
 8007c96:	6020      	str	r0, [r4, #0]
 8007c98:	f8c0 9000 	str.w	r9, [r0]
 8007c9c:	4604      	mov	r4, r0
 8007c9e:	e7e4      	b.n	8007c6a <__pow5mult+0x6a>
 8007ca0:	4638      	mov	r0, r7
 8007ca2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ca6:	bf00      	nop
 8007ca8:	0800a978 	.word	0x0800a978
 8007cac:	0800a7a9 	.word	0x0800a7a9
 8007cb0:	0800a829 	.word	0x0800a829

08007cb4 <__lshift>:
 8007cb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cb8:	460c      	mov	r4, r1
 8007cba:	6849      	ldr	r1, [r1, #4]
 8007cbc:	6923      	ldr	r3, [r4, #16]
 8007cbe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007cc2:	68a3      	ldr	r3, [r4, #8]
 8007cc4:	4607      	mov	r7, r0
 8007cc6:	4691      	mov	r9, r2
 8007cc8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007ccc:	f108 0601 	add.w	r6, r8, #1
 8007cd0:	42b3      	cmp	r3, r6
 8007cd2:	db0b      	blt.n	8007cec <__lshift+0x38>
 8007cd4:	4638      	mov	r0, r7
 8007cd6:	f7ff fddd 	bl	8007894 <_Balloc>
 8007cda:	4605      	mov	r5, r0
 8007cdc:	b948      	cbnz	r0, 8007cf2 <__lshift+0x3e>
 8007cde:	4602      	mov	r2, r0
 8007ce0:	4b28      	ldr	r3, [pc, #160]	; (8007d84 <__lshift+0xd0>)
 8007ce2:	4829      	ldr	r0, [pc, #164]	; (8007d88 <__lshift+0xd4>)
 8007ce4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007ce8:	f000 fd68 	bl	80087bc <__assert_func>
 8007cec:	3101      	adds	r1, #1
 8007cee:	005b      	lsls	r3, r3, #1
 8007cf0:	e7ee      	b.n	8007cd0 <__lshift+0x1c>
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	f100 0114 	add.w	r1, r0, #20
 8007cf8:	f100 0210 	add.w	r2, r0, #16
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	4553      	cmp	r3, sl
 8007d00:	db33      	blt.n	8007d6a <__lshift+0xb6>
 8007d02:	6920      	ldr	r0, [r4, #16]
 8007d04:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007d08:	f104 0314 	add.w	r3, r4, #20
 8007d0c:	f019 091f 	ands.w	r9, r9, #31
 8007d10:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007d14:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007d18:	d02b      	beq.n	8007d72 <__lshift+0xbe>
 8007d1a:	f1c9 0e20 	rsb	lr, r9, #32
 8007d1e:	468a      	mov	sl, r1
 8007d20:	2200      	movs	r2, #0
 8007d22:	6818      	ldr	r0, [r3, #0]
 8007d24:	fa00 f009 	lsl.w	r0, r0, r9
 8007d28:	4310      	orrs	r0, r2
 8007d2a:	f84a 0b04 	str.w	r0, [sl], #4
 8007d2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d32:	459c      	cmp	ip, r3
 8007d34:	fa22 f20e 	lsr.w	r2, r2, lr
 8007d38:	d8f3      	bhi.n	8007d22 <__lshift+0x6e>
 8007d3a:	ebac 0304 	sub.w	r3, ip, r4
 8007d3e:	3b15      	subs	r3, #21
 8007d40:	f023 0303 	bic.w	r3, r3, #3
 8007d44:	3304      	adds	r3, #4
 8007d46:	f104 0015 	add.w	r0, r4, #21
 8007d4a:	4584      	cmp	ip, r0
 8007d4c:	bf38      	it	cc
 8007d4e:	2304      	movcc	r3, #4
 8007d50:	50ca      	str	r2, [r1, r3]
 8007d52:	b10a      	cbz	r2, 8007d58 <__lshift+0xa4>
 8007d54:	f108 0602 	add.w	r6, r8, #2
 8007d58:	3e01      	subs	r6, #1
 8007d5a:	4638      	mov	r0, r7
 8007d5c:	612e      	str	r6, [r5, #16]
 8007d5e:	4621      	mov	r1, r4
 8007d60:	f7ff fdd8 	bl	8007914 <_Bfree>
 8007d64:	4628      	mov	r0, r5
 8007d66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d6a:	f842 0f04 	str.w	r0, [r2, #4]!
 8007d6e:	3301      	adds	r3, #1
 8007d70:	e7c5      	b.n	8007cfe <__lshift+0x4a>
 8007d72:	3904      	subs	r1, #4
 8007d74:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d78:	f841 2f04 	str.w	r2, [r1, #4]!
 8007d7c:	459c      	cmp	ip, r3
 8007d7e:	d8f9      	bhi.n	8007d74 <__lshift+0xc0>
 8007d80:	e7ea      	b.n	8007d58 <__lshift+0xa4>
 8007d82:	bf00      	nop
 8007d84:	0800a818 	.word	0x0800a818
 8007d88:	0800a829 	.word	0x0800a829

08007d8c <__mcmp>:
 8007d8c:	b530      	push	{r4, r5, lr}
 8007d8e:	6902      	ldr	r2, [r0, #16]
 8007d90:	690c      	ldr	r4, [r1, #16]
 8007d92:	1b12      	subs	r2, r2, r4
 8007d94:	d10e      	bne.n	8007db4 <__mcmp+0x28>
 8007d96:	f100 0314 	add.w	r3, r0, #20
 8007d9a:	3114      	adds	r1, #20
 8007d9c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007da0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007da4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007da8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007dac:	42a5      	cmp	r5, r4
 8007dae:	d003      	beq.n	8007db8 <__mcmp+0x2c>
 8007db0:	d305      	bcc.n	8007dbe <__mcmp+0x32>
 8007db2:	2201      	movs	r2, #1
 8007db4:	4610      	mov	r0, r2
 8007db6:	bd30      	pop	{r4, r5, pc}
 8007db8:	4283      	cmp	r3, r0
 8007dba:	d3f3      	bcc.n	8007da4 <__mcmp+0x18>
 8007dbc:	e7fa      	b.n	8007db4 <__mcmp+0x28>
 8007dbe:	f04f 32ff 	mov.w	r2, #4294967295
 8007dc2:	e7f7      	b.n	8007db4 <__mcmp+0x28>

08007dc4 <__mdiff>:
 8007dc4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dc8:	460c      	mov	r4, r1
 8007dca:	4606      	mov	r6, r0
 8007dcc:	4611      	mov	r1, r2
 8007dce:	4620      	mov	r0, r4
 8007dd0:	4690      	mov	r8, r2
 8007dd2:	f7ff ffdb 	bl	8007d8c <__mcmp>
 8007dd6:	1e05      	subs	r5, r0, #0
 8007dd8:	d110      	bne.n	8007dfc <__mdiff+0x38>
 8007dda:	4629      	mov	r1, r5
 8007ddc:	4630      	mov	r0, r6
 8007dde:	f7ff fd59 	bl	8007894 <_Balloc>
 8007de2:	b930      	cbnz	r0, 8007df2 <__mdiff+0x2e>
 8007de4:	4b3a      	ldr	r3, [pc, #232]	; (8007ed0 <__mdiff+0x10c>)
 8007de6:	4602      	mov	r2, r0
 8007de8:	f240 2137 	movw	r1, #567	; 0x237
 8007dec:	4839      	ldr	r0, [pc, #228]	; (8007ed4 <__mdiff+0x110>)
 8007dee:	f000 fce5 	bl	80087bc <__assert_func>
 8007df2:	2301      	movs	r3, #1
 8007df4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007df8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dfc:	bfa4      	itt	ge
 8007dfe:	4643      	movge	r3, r8
 8007e00:	46a0      	movge	r8, r4
 8007e02:	4630      	mov	r0, r6
 8007e04:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007e08:	bfa6      	itte	ge
 8007e0a:	461c      	movge	r4, r3
 8007e0c:	2500      	movge	r5, #0
 8007e0e:	2501      	movlt	r5, #1
 8007e10:	f7ff fd40 	bl	8007894 <_Balloc>
 8007e14:	b920      	cbnz	r0, 8007e20 <__mdiff+0x5c>
 8007e16:	4b2e      	ldr	r3, [pc, #184]	; (8007ed0 <__mdiff+0x10c>)
 8007e18:	4602      	mov	r2, r0
 8007e1a:	f240 2145 	movw	r1, #581	; 0x245
 8007e1e:	e7e5      	b.n	8007dec <__mdiff+0x28>
 8007e20:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007e24:	6926      	ldr	r6, [r4, #16]
 8007e26:	60c5      	str	r5, [r0, #12]
 8007e28:	f104 0914 	add.w	r9, r4, #20
 8007e2c:	f108 0514 	add.w	r5, r8, #20
 8007e30:	f100 0e14 	add.w	lr, r0, #20
 8007e34:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007e38:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007e3c:	f108 0210 	add.w	r2, r8, #16
 8007e40:	46f2      	mov	sl, lr
 8007e42:	2100      	movs	r1, #0
 8007e44:	f859 3b04 	ldr.w	r3, [r9], #4
 8007e48:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007e4c:	fa11 f88b 	uxtah	r8, r1, fp
 8007e50:	b299      	uxth	r1, r3
 8007e52:	0c1b      	lsrs	r3, r3, #16
 8007e54:	eba8 0801 	sub.w	r8, r8, r1
 8007e58:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007e5c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007e60:	fa1f f888 	uxth.w	r8, r8
 8007e64:	1419      	asrs	r1, r3, #16
 8007e66:	454e      	cmp	r6, r9
 8007e68:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007e6c:	f84a 3b04 	str.w	r3, [sl], #4
 8007e70:	d8e8      	bhi.n	8007e44 <__mdiff+0x80>
 8007e72:	1b33      	subs	r3, r6, r4
 8007e74:	3b15      	subs	r3, #21
 8007e76:	f023 0303 	bic.w	r3, r3, #3
 8007e7a:	3304      	adds	r3, #4
 8007e7c:	3415      	adds	r4, #21
 8007e7e:	42a6      	cmp	r6, r4
 8007e80:	bf38      	it	cc
 8007e82:	2304      	movcc	r3, #4
 8007e84:	441d      	add	r5, r3
 8007e86:	4473      	add	r3, lr
 8007e88:	469e      	mov	lr, r3
 8007e8a:	462e      	mov	r6, r5
 8007e8c:	4566      	cmp	r6, ip
 8007e8e:	d30e      	bcc.n	8007eae <__mdiff+0xea>
 8007e90:	f10c 0203 	add.w	r2, ip, #3
 8007e94:	1b52      	subs	r2, r2, r5
 8007e96:	f022 0203 	bic.w	r2, r2, #3
 8007e9a:	3d03      	subs	r5, #3
 8007e9c:	45ac      	cmp	ip, r5
 8007e9e:	bf38      	it	cc
 8007ea0:	2200      	movcc	r2, #0
 8007ea2:	4413      	add	r3, r2
 8007ea4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007ea8:	b17a      	cbz	r2, 8007eca <__mdiff+0x106>
 8007eaa:	6107      	str	r7, [r0, #16]
 8007eac:	e7a4      	b.n	8007df8 <__mdiff+0x34>
 8007eae:	f856 8b04 	ldr.w	r8, [r6], #4
 8007eb2:	fa11 f288 	uxtah	r2, r1, r8
 8007eb6:	1414      	asrs	r4, r2, #16
 8007eb8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007ebc:	b292      	uxth	r2, r2
 8007ebe:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007ec2:	f84e 2b04 	str.w	r2, [lr], #4
 8007ec6:	1421      	asrs	r1, r4, #16
 8007ec8:	e7e0      	b.n	8007e8c <__mdiff+0xc8>
 8007eca:	3f01      	subs	r7, #1
 8007ecc:	e7ea      	b.n	8007ea4 <__mdiff+0xe0>
 8007ece:	bf00      	nop
 8007ed0:	0800a818 	.word	0x0800a818
 8007ed4:	0800a829 	.word	0x0800a829

08007ed8 <__d2b>:
 8007ed8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007edc:	460f      	mov	r7, r1
 8007ede:	2101      	movs	r1, #1
 8007ee0:	ec59 8b10 	vmov	r8, r9, d0
 8007ee4:	4616      	mov	r6, r2
 8007ee6:	f7ff fcd5 	bl	8007894 <_Balloc>
 8007eea:	4604      	mov	r4, r0
 8007eec:	b930      	cbnz	r0, 8007efc <__d2b+0x24>
 8007eee:	4602      	mov	r2, r0
 8007ef0:	4b24      	ldr	r3, [pc, #144]	; (8007f84 <__d2b+0xac>)
 8007ef2:	4825      	ldr	r0, [pc, #148]	; (8007f88 <__d2b+0xb0>)
 8007ef4:	f240 310f 	movw	r1, #783	; 0x30f
 8007ef8:	f000 fc60 	bl	80087bc <__assert_func>
 8007efc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007f00:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007f04:	bb2d      	cbnz	r5, 8007f52 <__d2b+0x7a>
 8007f06:	9301      	str	r3, [sp, #4]
 8007f08:	f1b8 0300 	subs.w	r3, r8, #0
 8007f0c:	d026      	beq.n	8007f5c <__d2b+0x84>
 8007f0e:	4668      	mov	r0, sp
 8007f10:	9300      	str	r3, [sp, #0]
 8007f12:	f7ff fd87 	bl	8007a24 <__lo0bits>
 8007f16:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007f1a:	b1e8      	cbz	r0, 8007f58 <__d2b+0x80>
 8007f1c:	f1c0 0320 	rsb	r3, r0, #32
 8007f20:	fa02 f303 	lsl.w	r3, r2, r3
 8007f24:	430b      	orrs	r3, r1
 8007f26:	40c2      	lsrs	r2, r0
 8007f28:	6163      	str	r3, [r4, #20]
 8007f2a:	9201      	str	r2, [sp, #4]
 8007f2c:	9b01      	ldr	r3, [sp, #4]
 8007f2e:	61a3      	str	r3, [r4, #24]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	bf14      	ite	ne
 8007f34:	2202      	movne	r2, #2
 8007f36:	2201      	moveq	r2, #1
 8007f38:	6122      	str	r2, [r4, #16]
 8007f3a:	b1bd      	cbz	r5, 8007f6c <__d2b+0x94>
 8007f3c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007f40:	4405      	add	r5, r0
 8007f42:	603d      	str	r5, [r7, #0]
 8007f44:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007f48:	6030      	str	r0, [r6, #0]
 8007f4a:	4620      	mov	r0, r4
 8007f4c:	b003      	add	sp, #12
 8007f4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007f56:	e7d6      	b.n	8007f06 <__d2b+0x2e>
 8007f58:	6161      	str	r1, [r4, #20]
 8007f5a:	e7e7      	b.n	8007f2c <__d2b+0x54>
 8007f5c:	a801      	add	r0, sp, #4
 8007f5e:	f7ff fd61 	bl	8007a24 <__lo0bits>
 8007f62:	9b01      	ldr	r3, [sp, #4]
 8007f64:	6163      	str	r3, [r4, #20]
 8007f66:	3020      	adds	r0, #32
 8007f68:	2201      	movs	r2, #1
 8007f6a:	e7e5      	b.n	8007f38 <__d2b+0x60>
 8007f6c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007f70:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007f74:	6038      	str	r0, [r7, #0]
 8007f76:	6918      	ldr	r0, [r3, #16]
 8007f78:	f7ff fd34 	bl	80079e4 <__hi0bits>
 8007f7c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007f80:	e7e2      	b.n	8007f48 <__d2b+0x70>
 8007f82:	bf00      	nop
 8007f84:	0800a818 	.word	0x0800a818
 8007f88:	0800a829 	.word	0x0800a829

08007f8c <__ssputs_r>:
 8007f8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f90:	688e      	ldr	r6, [r1, #8]
 8007f92:	461f      	mov	r7, r3
 8007f94:	42be      	cmp	r6, r7
 8007f96:	680b      	ldr	r3, [r1, #0]
 8007f98:	4682      	mov	sl, r0
 8007f9a:	460c      	mov	r4, r1
 8007f9c:	4690      	mov	r8, r2
 8007f9e:	d82c      	bhi.n	8007ffa <__ssputs_r+0x6e>
 8007fa0:	898a      	ldrh	r2, [r1, #12]
 8007fa2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007fa6:	d026      	beq.n	8007ff6 <__ssputs_r+0x6a>
 8007fa8:	6965      	ldr	r5, [r4, #20]
 8007faa:	6909      	ldr	r1, [r1, #16]
 8007fac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007fb0:	eba3 0901 	sub.w	r9, r3, r1
 8007fb4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007fb8:	1c7b      	adds	r3, r7, #1
 8007fba:	444b      	add	r3, r9
 8007fbc:	106d      	asrs	r5, r5, #1
 8007fbe:	429d      	cmp	r5, r3
 8007fc0:	bf38      	it	cc
 8007fc2:	461d      	movcc	r5, r3
 8007fc4:	0553      	lsls	r3, r2, #21
 8007fc6:	d527      	bpl.n	8008018 <__ssputs_r+0x8c>
 8007fc8:	4629      	mov	r1, r5
 8007fca:	f7ff fbd7 	bl	800777c <_malloc_r>
 8007fce:	4606      	mov	r6, r0
 8007fd0:	b360      	cbz	r0, 800802c <__ssputs_r+0xa0>
 8007fd2:	6921      	ldr	r1, [r4, #16]
 8007fd4:	464a      	mov	r2, r9
 8007fd6:	f000 fbe3 	bl	80087a0 <memcpy>
 8007fda:	89a3      	ldrh	r3, [r4, #12]
 8007fdc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007fe0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007fe4:	81a3      	strh	r3, [r4, #12]
 8007fe6:	6126      	str	r6, [r4, #16]
 8007fe8:	6165      	str	r5, [r4, #20]
 8007fea:	444e      	add	r6, r9
 8007fec:	eba5 0509 	sub.w	r5, r5, r9
 8007ff0:	6026      	str	r6, [r4, #0]
 8007ff2:	60a5      	str	r5, [r4, #8]
 8007ff4:	463e      	mov	r6, r7
 8007ff6:	42be      	cmp	r6, r7
 8007ff8:	d900      	bls.n	8007ffc <__ssputs_r+0x70>
 8007ffa:	463e      	mov	r6, r7
 8007ffc:	6820      	ldr	r0, [r4, #0]
 8007ffe:	4632      	mov	r2, r6
 8008000:	4641      	mov	r1, r8
 8008002:	f000 fba3 	bl	800874c <memmove>
 8008006:	68a3      	ldr	r3, [r4, #8]
 8008008:	1b9b      	subs	r3, r3, r6
 800800a:	60a3      	str	r3, [r4, #8]
 800800c:	6823      	ldr	r3, [r4, #0]
 800800e:	4433      	add	r3, r6
 8008010:	6023      	str	r3, [r4, #0]
 8008012:	2000      	movs	r0, #0
 8008014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008018:	462a      	mov	r2, r5
 800801a:	f000 fc15 	bl	8008848 <_realloc_r>
 800801e:	4606      	mov	r6, r0
 8008020:	2800      	cmp	r0, #0
 8008022:	d1e0      	bne.n	8007fe6 <__ssputs_r+0x5a>
 8008024:	6921      	ldr	r1, [r4, #16]
 8008026:	4650      	mov	r0, sl
 8008028:	f7ff fb34 	bl	8007694 <_free_r>
 800802c:	230c      	movs	r3, #12
 800802e:	f8ca 3000 	str.w	r3, [sl]
 8008032:	89a3      	ldrh	r3, [r4, #12]
 8008034:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008038:	81a3      	strh	r3, [r4, #12]
 800803a:	f04f 30ff 	mov.w	r0, #4294967295
 800803e:	e7e9      	b.n	8008014 <__ssputs_r+0x88>

08008040 <_svfiprintf_r>:
 8008040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008044:	4698      	mov	r8, r3
 8008046:	898b      	ldrh	r3, [r1, #12]
 8008048:	061b      	lsls	r3, r3, #24
 800804a:	b09d      	sub	sp, #116	; 0x74
 800804c:	4607      	mov	r7, r0
 800804e:	460d      	mov	r5, r1
 8008050:	4614      	mov	r4, r2
 8008052:	d50e      	bpl.n	8008072 <_svfiprintf_r+0x32>
 8008054:	690b      	ldr	r3, [r1, #16]
 8008056:	b963      	cbnz	r3, 8008072 <_svfiprintf_r+0x32>
 8008058:	2140      	movs	r1, #64	; 0x40
 800805a:	f7ff fb8f 	bl	800777c <_malloc_r>
 800805e:	6028      	str	r0, [r5, #0]
 8008060:	6128      	str	r0, [r5, #16]
 8008062:	b920      	cbnz	r0, 800806e <_svfiprintf_r+0x2e>
 8008064:	230c      	movs	r3, #12
 8008066:	603b      	str	r3, [r7, #0]
 8008068:	f04f 30ff 	mov.w	r0, #4294967295
 800806c:	e0d0      	b.n	8008210 <_svfiprintf_r+0x1d0>
 800806e:	2340      	movs	r3, #64	; 0x40
 8008070:	616b      	str	r3, [r5, #20]
 8008072:	2300      	movs	r3, #0
 8008074:	9309      	str	r3, [sp, #36]	; 0x24
 8008076:	2320      	movs	r3, #32
 8008078:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800807c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008080:	2330      	movs	r3, #48	; 0x30
 8008082:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008228 <_svfiprintf_r+0x1e8>
 8008086:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800808a:	f04f 0901 	mov.w	r9, #1
 800808e:	4623      	mov	r3, r4
 8008090:	469a      	mov	sl, r3
 8008092:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008096:	b10a      	cbz	r2, 800809c <_svfiprintf_r+0x5c>
 8008098:	2a25      	cmp	r2, #37	; 0x25
 800809a:	d1f9      	bne.n	8008090 <_svfiprintf_r+0x50>
 800809c:	ebba 0b04 	subs.w	fp, sl, r4
 80080a0:	d00b      	beq.n	80080ba <_svfiprintf_r+0x7a>
 80080a2:	465b      	mov	r3, fp
 80080a4:	4622      	mov	r2, r4
 80080a6:	4629      	mov	r1, r5
 80080a8:	4638      	mov	r0, r7
 80080aa:	f7ff ff6f 	bl	8007f8c <__ssputs_r>
 80080ae:	3001      	adds	r0, #1
 80080b0:	f000 80a9 	beq.w	8008206 <_svfiprintf_r+0x1c6>
 80080b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80080b6:	445a      	add	r2, fp
 80080b8:	9209      	str	r2, [sp, #36]	; 0x24
 80080ba:	f89a 3000 	ldrb.w	r3, [sl]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	f000 80a1 	beq.w	8008206 <_svfiprintf_r+0x1c6>
 80080c4:	2300      	movs	r3, #0
 80080c6:	f04f 32ff 	mov.w	r2, #4294967295
 80080ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80080ce:	f10a 0a01 	add.w	sl, sl, #1
 80080d2:	9304      	str	r3, [sp, #16]
 80080d4:	9307      	str	r3, [sp, #28]
 80080d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80080da:	931a      	str	r3, [sp, #104]	; 0x68
 80080dc:	4654      	mov	r4, sl
 80080de:	2205      	movs	r2, #5
 80080e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080e4:	4850      	ldr	r0, [pc, #320]	; (8008228 <_svfiprintf_r+0x1e8>)
 80080e6:	f7f8 f893 	bl	8000210 <memchr>
 80080ea:	9a04      	ldr	r2, [sp, #16]
 80080ec:	b9d8      	cbnz	r0, 8008126 <_svfiprintf_r+0xe6>
 80080ee:	06d0      	lsls	r0, r2, #27
 80080f0:	bf44      	itt	mi
 80080f2:	2320      	movmi	r3, #32
 80080f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80080f8:	0711      	lsls	r1, r2, #28
 80080fa:	bf44      	itt	mi
 80080fc:	232b      	movmi	r3, #43	; 0x2b
 80080fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008102:	f89a 3000 	ldrb.w	r3, [sl]
 8008106:	2b2a      	cmp	r3, #42	; 0x2a
 8008108:	d015      	beq.n	8008136 <_svfiprintf_r+0xf6>
 800810a:	9a07      	ldr	r2, [sp, #28]
 800810c:	4654      	mov	r4, sl
 800810e:	2000      	movs	r0, #0
 8008110:	f04f 0c0a 	mov.w	ip, #10
 8008114:	4621      	mov	r1, r4
 8008116:	f811 3b01 	ldrb.w	r3, [r1], #1
 800811a:	3b30      	subs	r3, #48	; 0x30
 800811c:	2b09      	cmp	r3, #9
 800811e:	d94d      	bls.n	80081bc <_svfiprintf_r+0x17c>
 8008120:	b1b0      	cbz	r0, 8008150 <_svfiprintf_r+0x110>
 8008122:	9207      	str	r2, [sp, #28]
 8008124:	e014      	b.n	8008150 <_svfiprintf_r+0x110>
 8008126:	eba0 0308 	sub.w	r3, r0, r8
 800812a:	fa09 f303 	lsl.w	r3, r9, r3
 800812e:	4313      	orrs	r3, r2
 8008130:	9304      	str	r3, [sp, #16]
 8008132:	46a2      	mov	sl, r4
 8008134:	e7d2      	b.n	80080dc <_svfiprintf_r+0x9c>
 8008136:	9b03      	ldr	r3, [sp, #12]
 8008138:	1d19      	adds	r1, r3, #4
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	9103      	str	r1, [sp, #12]
 800813e:	2b00      	cmp	r3, #0
 8008140:	bfbb      	ittet	lt
 8008142:	425b      	neglt	r3, r3
 8008144:	f042 0202 	orrlt.w	r2, r2, #2
 8008148:	9307      	strge	r3, [sp, #28]
 800814a:	9307      	strlt	r3, [sp, #28]
 800814c:	bfb8      	it	lt
 800814e:	9204      	strlt	r2, [sp, #16]
 8008150:	7823      	ldrb	r3, [r4, #0]
 8008152:	2b2e      	cmp	r3, #46	; 0x2e
 8008154:	d10c      	bne.n	8008170 <_svfiprintf_r+0x130>
 8008156:	7863      	ldrb	r3, [r4, #1]
 8008158:	2b2a      	cmp	r3, #42	; 0x2a
 800815a:	d134      	bne.n	80081c6 <_svfiprintf_r+0x186>
 800815c:	9b03      	ldr	r3, [sp, #12]
 800815e:	1d1a      	adds	r2, r3, #4
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	9203      	str	r2, [sp, #12]
 8008164:	2b00      	cmp	r3, #0
 8008166:	bfb8      	it	lt
 8008168:	f04f 33ff 	movlt.w	r3, #4294967295
 800816c:	3402      	adds	r4, #2
 800816e:	9305      	str	r3, [sp, #20]
 8008170:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008238 <_svfiprintf_r+0x1f8>
 8008174:	7821      	ldrb	r1, [r4, #0]
 8008176:	2203      	movs	r2, #3
 8008178:	4650      	mov	r0, sl
 800817a:	f7f8 f849 	bl	8000210 <memchr>
 800817e:	b138      	cbz	r0, 8008190 <_svfiprintf_r+0x150>
 8008180:	9b04      	ldr	r3, [sp, #16]
 8008182:	eba0 000a 	sub.w	r0, r0, sl
 8008186:	2240      	movs	r2, #64	; 0x40
 8008188:	4082      	lsls	r2, r0
 800818a:	4313      	orrs	r3, r2
 800818c:	3401      	adds	r4, #1
 800818e:	9304      	str	r3, [sp, #16]
 8008190:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008194:	4825      	ldr	r0, [pc, #148]	; (800822c <_svfiprintf_r+0x1ec>)
 8008196:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800819a:	2206      	movs	r2, #6
 800819c:	f7f8 f838 	bl	8000210 <memchr>
 80081a0:	2800      	cmp	r0, #0
 80081a2:	d038      	beq.n	8008216 <_svfiprintf_r+0x1d6>
 80081a4:	4b22      	ldr	r3, [pc, #136]	; (8008230 <_svfiprintf_r+0x1f0>)
 80081a6:	bb1b      	cbnz	r3, 80081f0 <_svfiprintf_r+0x1b0>
 80081a8:	9b03      	ldr	r3, [sp, #12]
 80081aa:	3307      	adds	r3, #7
 80081ac:	f023 0307 	bic.w	r3, r3, #7
 80081b0:	3308      	adds	r3, #8
 80081b2:	9303      	str	r3, [sp, #12]
 80081b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081b6:	4433      	add	r3, r6
 80081b8:	9309      	str	r3, [sp, #36]	; 0x24
 80081ba:	e768      	b.n	800808e <_svfiprintf_r+0x4e>
 80081bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80081c0:	460c      	mov	r4, r1
 80081c2:	2001      	movs	r0, #1
 80081c4:	e7a6      	b.n	8008114 <_svfiprintf_r+0xd4>
 80081c6:	2300      	movs	r3, #0
 80081c8:	3401      	adds	r4, #1
 80081ca:	9305      	str	r3, [sp, #20]
 80081cc:	4619      	mov	r1, r3
 80081ce:	f04f 0c0a 	mov.w	ip, #10
 80081d2:	4620      	mov	r0, r4
 80081d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081d8:	3a30      	subs	r2, #48	; 0x30
 80081da:	2a09      	cmp	r2, #9
 80081dc:	d903      	bls.n	80081e6 <_svfiprintf_r+0x1a6>
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d0c6      	beq.n	8008170 <_svfiprintf_r+0x130>
 80081e2:	9105      	str	r1, [sp, #20]
 80081e4:	e7c4      	b.n	8008170 <_svfiprintf_r+0x130>
 80081e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80081ea:	4604      	mov	r4, r0
 80081ec:	2301      	movs	r3, #1
 80081ee:	e7f0      	b.n	80081d2 <_svfiprintf_r+0x192>
 80081f0:	ab03      	add	r3, sp, #12
 80081f2:	9300      	str	r3, [sp, #0]
 80081f4:	462a      	mov	r2, r5
 80081f6:	4b0f      	ldr	r3, [pc, #60]	; (8008234 <_svfiprintf_r+0x1f4>)
 80081f8:	a904      	add	r1, sp, #16
 80081fa:	4638      	mov	r0, r7
 80081fc:	f7fd fe52 	bl	8005ea4 <_printf_float>
 8008200:	1c42      	adds	r2, r0, #1
 8008202:	4606      	mov	r6, r0
 8008204:	d1d6      	bne.n	80081b4 <_svfiprintf_r+0x174>
 8008206:	89ab      	ldrh	r3, [r5, #12]
 8008208:	065b      	lsls	r3, r3, #25
 800820a:	f53f af2d 	bmi.w	8008068 <_svfiprintf_r+0x28>
 800820e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008210:	b01d      	add	sp, #116	; 0x74
 8008212:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008216:	ab03      	add	r3, sp, #12
 8008218:	9300      	str	r3, [sp, #0]
 800821a:	462a      	mov	r2, r5
 800821c:	4b05      	ldr	r3, [pc, #20]	; (8008234 <_svfiprintf_r+0x1f4>)
 800821e:	a904      	add	r1, sp, #16
 8008220:	4638      	mov	r0, r7
 8008222:	f7fe f8e3 	bl	80063ec <_printf_i>
 8008226:	e7eb      	b.n	8008200 <_svfiprintf_r+0x1c0>
 8008228:	0800a984 	.word	0x0800a984
 800822c:	0800a98e 	.word	0x0800a98e
 8008230:	08005ea5 	.word	0x08005ea5
 8008234:	08007f8d 	.word	0x08007f8d
 8008238:	0800a98a 	.word	0x0800a98a

0800823c <__sfputc_r>:
 800823c:	6893      	ldr	r3, [r2, #8]
 800823e:	3b01      	subs	r3, #1
 8008240:	2b00      	cmp	r3, #0
 8008242:	b410      	push	{r4}
 8008244:	6093      	str	r3, [r2, #8]
 8008246:	da08      	bge.n	800825a <__sfputc_r+0x1e>
 8008248:	6994      	ldr	r4, [r2, #24]
 800824a:	42a3      	cmp	r3, r4
 800824c:	db01      	blt.n	8008252 <__sfputc_r+0x16>
 800824e:	290a      	cmp	r1, #10
 8008250:	d103      	bne.n	800825a <__sfputc_r+0x1e>
 8008252:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008256:	f000 b9e3 	b.w	8008620 <__swbuf_r>
 800825a:	6813      	ldr	r3, [r2, #0]
 800825c:	1c58      	adds	r0, r3, #1
 800825e:	6010      	str	r0, [r2, #0]
 8008260:	7019      	strb	r1, [r3, #0]
 8008262:	4608      	mov	r0, r1
 8008264:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008268:	4770      	bx	lr

0800826a <__sfputs_r>:
 800826a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800826c:	4606      	mov	r6, r0
 800826e:	460f      	mov	r7, r1
 8008270:	4614      	mov	r4, r2
 8008272:	18d5      	adds	r5, r2, r3
 8008274:	42ac      	cmp	r4, r5
 8008276:	d101      	bne.n	800827c <__sfputs_r+0x12>
 8008278:	2000      	movs	r0, #0
 800827a:	e007      	b.n	800828c <__sfputs_r+0x22>
 800827c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008280:	463a      	mov	r2, r7
 8008282:	4630      	mov	r0, r6
 8008284:	f7ff ffda 	bl	800823c <__sfputc_r>
 8008288:	1c43      	adds	r3, r0, #1
 800828a:	d1f3      	bne.n	8008274 <__sfputs_r+0xa>
 800828c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008290 <_vfiprintf_r>:
 8008290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008294:	460d      	mov	r5, r1
 8008296:	b09d      	sub	sp, #116	; 0x74
 8008298:	4614      	mov	r4, r2
 800829a:	4698      	mov	r8, r3
 800829c:	4606      	mov	r6, r0
 800829e:	b118      	cbz	r0, 80082a8 <_vfiprintf_r+0x18>
 80082a0:	6a03      	ldr	r3, [r0, #32]
 80082a2:	b90b      	cbnz	r3, 80082a8 <_vfiprintf_r+0x18>
 80082a4:	f7fe fa50 	bl	8006748 <__sinit>
 80082a8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082aa:	07d9      	lsls	r1, r3, #31
 80082ac:	d405      	bmi.n	80082ba <_vfiprintf_r+0x2a>
 80082ae:	89ab      	ldrh	r3, [r5, #12]
 80082b0:	059a      	lsls	r2, r3, #22
 80082b2:	d402      	bmi.n	80082ba <_vfiprintf_r+0x2a>
 80082b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082b6:	f7fe fb70 	bl	800699a <__retarget_lock_acquire_recursive>
 80082ba:	89ab      	ldrh	r3, [r5, #12]
 80082bc:	071b      	lsls	r3, r3, #28
 80082be:	d501      	bpl.n	80082c4 <_vfiprintf_r+0x34>
 80082c0:	692b      	ldr	r3, [r5, #16]
 80082c2:	b99b      	cbnz	r3, 80082ec <_vfiprintf_r+0x5c>
 80082c4:	4629      	mov	r1, r5
 80082c6:	4630      	mov	r0, r6
 80082c8:	f000 f9e8 	bl	800869c <__swsetup_r>
 80082cc:	b170      	cbz	r0, 80082ec <_vfiprintf_r+0x5c>
 80082ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082d0:	07dc      	lsls	r4, r3, #31
 80082d2:	d504      	bpl.n	80082de <_vfiprintf_r+0x4e>
 80082d4:	f04f 30ff 	mov.w	r0, #4294967295
 80082d8:	b01d      	add	sp, #116	; 0x74
 80082da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082de:	89ab      	ldrh	r3, [r5, #12]
 80082e0:	0598      	lsls	r0, r3, #22
 80082e2:	d4f7      	bmi.n	80082d4 <_vfiprintf_r+0x44>
 80082e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082e6:	f7fe fb59 	bl	800699c <__retarget_lock_release_recursive>
 80082ea:	e7f3      	b.n	80082d4 <_vfiprintf_r+0x44>
 80082ec:	2300      	movs	r3, #0
 80082ee:	9309      	str	r3, [sp, #36]	; 0x24
 80082f0:	2320      	movs	r3, #32
 80082f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80082f6:	f8cd 800c 	str.w	r8, [sp, #12]
 80082fa:	2330      	movs	r3, #48	; 0x30
 80082fc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80084b0 <_vfiprintf_r+0x220>
 8008300:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008304:	f04f 0901 	mov.w	r9, #1
 8008308:	4623      	mov	r3, r4
 800830a:	469a      	mov	sl, r3
 800830c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008310:	b10a      	cbz	r2, 8008316 <_vfiprintf_r+0x86>
 8008312:	2a25      	cmp	r2, #37	; 0x25
 8008314:	d1f9      	bne.n	800830a <_vfiprintf_r+0x7a>
 8008316:	ebba 0b04 	subs.w	fp, sl, r4
 800831a:	d00b      	beq.n	8008334 <_vfiprintf_r+0xa4>
 800831c:	465b      	mov	r3, fp
 800831e:	4622      	mov	r2, r4
 8008320:	4629      	mov	r1, r5
 8008322:	4630      	mov	r0, r6
 8008324:	f7ff ffa1 	bl	800826a <__sfputs_r>
 8008328:	3001      	adds	r0, #1
 800832a:	f000 80a9 	beq.w	8008480 <_vfiprintf_r+0x1f0>
 800832e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008330:	445a      	add	r2, fp
 8008332:	9209      	str	r2, [sp, #36]	; 0x24
 8008334:	f89a 3000 	ldrb.w	r3, [sl]
 8008338:	2b00      	cmp	r3, #0
 800833a:	f000 80a1 	beq.w	8008480 <_vfiprintf_r+0x1f0>
 800833e:	2300      	movs	r3, #0
 8008340:	f04f 32ff 	mov.w	r2, #4294967295
 8008344:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008348:	f10a 0a01 	add.w	sl, sl, #1
 800834c:	9304      	str	r3, [sp, #16]
 800834e:	9307      	str	r3, [sp, #28]
 8008350:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008354:	931a      	str	r3, [sp, #104]	; 0x68
 8008356:	4654      	mov	r4, sl
 8008358:	2205      	movs	r2, #5
 800835a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800835e:	4854      	ldr	r0, [pc, #336]	; (80084b0 <_vfiprintf_r+0x220>)
 8008360:	f7f7 ff56 	bl	8000210 <memchr>
 8008364:	9a04      	ldr	r2, [sp, #16]
 8008366:	b9d8      	cbnz	r0, 80083a0 <_vfiprintf_r+0x110>
 8008368:	06d1      	lsls	r1, r2, #27
 800836a:	bf44      	itt	mi
 800836c:	2320      	movmi	r3, #32
 800836e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008372:	0713      	lsls	r3, r2, #28
 8008374:	bf44      	itt	mi
 8008376:	232b      	movmi	r3, #43	; 0x2b
 8008378:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800837c:	f89a 3000 	ldrb.w	r3, [sl]
 8008380:	2b2a      	cmp	r3, #42	; 0x2a
 8008382:	d015      	beq.n	80083b0 <_vfiprintf_r+0x120>
 8008384:	9a07      	ldr	r2, [sp, #28]
 8008386:	4654      	mov	r4, sl
 8008388:	2000      	movs	r0, #0
 800838a:	f04f 0c0a 	mov.w	ip, #10
 800838e:	4621      	mov	r1, r4
 8008390:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008394:	3b30      	subs	r3, #48	; 0x30
 8008396:	2b09      	cmp	r3, #9
 8008398:	d94d      	bls.n	8008436 <_vfiprintf_r+0x1a6>
 800839a:	b1b0      	cbz	r0, 80083ca <_vfiprintf_r+0x13a>
 800839c:	9207      	str	r2, [sp, #28]
 800839e:	e014      	b.n	80083ca <_vfiprintf_r+0x13a>
 80083a0:	eba0 0308 	sub.w	r3, r0, r8
 80083a4:	fa09 f303 	lsl.w	r3, r9, r3
 80083a8:	4313      	orrs	r3, r2
 80083aa:	9304      	str	r3, [sp, #16]
 80083ac:	46a2      	mov	sl, r4
 80083ae:	e7d2      	b.n	8008356 <_vfiprintf_r+0xc6>
 80083b0:	9b03      	ldr	r3, [sp, #12]
 80083b2:	1d19      	adds	r1, r3, #4
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	9103      	str	r1, [sp, #12]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	bfbb      	ittet	lt
 80083bc:	425b      	neglt	r3, r3
 80083be:	f042 0202 	orrlt.w	r2, r2, #2
 80083c2:	9307      	strge	r3, [sp, #28]
 80083c4:	9307      	strlt	r3, [sp, #28]
 80083c6:	bfb8      	it	lt
 80083c8:	9204      	strlt	r2, [sp, #16]
 80083ca:	7823      	ldrb	r3, [r4, #0]
 80083cc:	2b2e      	cmp	r3, #46	; 0x2e
 80083ce:	d10c      	bne.n	80083ea <_vfiprintf_r+0x15a>
 80083d0:	7863      	ldrb	r3, [r4, #1]
 80083d2:	2b2a      	cmp	r3, #42	; 0x2a
 80083d4:	d134      	bne.n	8008440 <_vfiprintf_r+0x1b0>
 80083d6:	9b03      	ldr	r3, [sp, #12]
 80083d8:	1d1a      	adds	r2, r3, #4
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	9203      	str	r2, [sp, #12]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	bfb8      	it	lt
 80083e2:	f04f 33ff 	movlt.w	r3, #4294967295
 80083e6:	3402      	adds	r4, #2
 80083e8:	9305      	str	r3, [sp, #20]
 80083ea:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80084c0 <_vfiprintf_r+0x230>
 80083ee:	7821      	ldrb	r1, [r4, #0]
 80083f0:	2203      	movs	r2, #3
 80083f2:	4650      	mov	r0, sl
 80083f4:	f7f7 ff0c 	bl	8000210 <memchr>
 80083f8:	b138      	cbz	r0, 800840a <_vfiprintf_r+0x17a>
 80083fa:	9b04      	ldr	r3, [sp, #16]
 80083fc:	eba0 000a 	sub.w	r0, r0, sl
 8008400:	2240      	movs	r2, #64	; 0x40
 8008402:	4082      	lsls	r2, r0
 8008404:	4313      	orrs	r3, r2
 8008406:	3401      	adds	r4, #1
 8008408:	9304      	str	r3, [sp, #16]
 800840a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800840e:	4829      	ldr	r0, [pc, #164]	; (80084b4 <_vfiprintf_r+0x224>)
 8008410:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008414:	2206      	movs	r2, #6
 8008416:	f7f7 fefb 	bl	8000210 <memchr>
 800841a:	2800      	cmp	r0, #0
 800841c:	d03f      	beq.n	800849e <_vfiprintf_r+0x20e>
 800841e:	4b26      	ldr	r3, [pc, #152]	; (80084b8 <_vfiprintf_r+0x228>)
 8008420:	bb1b      	cbnz	r3, 800846a <_vfiprintf_r+0x1da>
 8008422:	9b03      	ldr	r3, [sp, #12]
 8008424:	3307      	adds	r3, #7
 8008426:	f023 0307 	bic.w	r3, r3, #7
 800842a:	3308      	adds	r3, #8
 800842c:	9303      	str	r3, [sp, #12]
 800842e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008430:	443b      	add	r3, r7
 8008432:	9309      	str	r3, [sp, #36]	; 0x24
 8008434:	e768      	b.n	8008308 <_vfiprintf_r+0x78>
 8008436:	fb0c 3202 	mla	r2, ip, r2, r3
 800843a:	460c      	mov	r4, r1
 800843c:	2001      	movs	r0, #1
 800843e:	e7a6      	b.n	800838e <_vfiprintf_r+0xfe>
 8008440:	2300      	movs	r3, #0
 8008442:	3401      	adds	r4, #1
 8008444:	9305      	str	r3, [sp, #20]
 8008446:	4619      	mov	r1, r3
 8008448:	f04f 0c0a 	mov.w	ip, #10
 800844c:	4620      	mov	r0, r4
 800844e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008452:	3a30      	subs	r2, #48	; 0x30
 8008454:	2a09      	cmp	r2, #9
 8008456:	d903      	bls.n	8008460 <_vfiprintf_r+0x1d0>
 8008458:	2b00      	cmp	r3, #0
 800845a:	d0c6      	beq.n	80083ea <_vfiprintf_r+0x15a>
 800845c:	9105      	str	r1, [sp, #20]
 800845e:	e7c4      	b.n	80083ea <_vfiprintf_r+0x15a>
 8008460:	fb0c 2101 	mla	r1, ip, r1, r2
 8008464:	4604      	mov	r4, r0
 8008466:	2301      	movs	r3, #1
 8008468:	e7f0      	b.n	800844c <_vfiprintf_r+0x1bc>
 800846a:	ab03      	add	r3, sp, #12
 800846c:	9300      	str	r3, [sp, #0]
 800846e:	462a      	mov	r2, r5
 8008470:	4b12      	ldr	r3, [pc, #72]	; (80084bc <_vfiprintf_r+0x22c>)
 8008472:	a904      	add	r1, sp, #16
 8008474:	4630      	mov	r0, r6
 8008476:	f7fd fd15 	bl	8005ea4 <_printf_float>
 800847a:	4607      	mov	r7, r0
 800847c:	1c78      	adds	r0, r7, #1
 800847e:	d1d6      	bne.n	800842e <_vfiprintf_r+0x19e>
 8008480:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008482:	07d9      	lsls	r1, r3, #31
 8008484:	d405      	bmi.n	8008492 <_vfiprintf_r+0x202>
 8008486:	89ab      	ldrh	r3, [r5, #12]
 8008488:	059a      	lsls	r2, r3, #22
 800848a:	d402      	bmi.n	8008492 <_vfiprintf_r+0x202>
 800848c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800848e:	f7fe fa85 	bl	800699c <__retarget_lock_release_recursive>
 8008492:	89ab      	ldrh	r3, [r5, #12]
 8008494:	065b      	lsls	r3, r3, #25
 8008496:	f53f af1d 	bmi.w	80082d4 <_vfiprintf_r+0x44>
 800849a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800849c:	e71c      	b.n	80082d8 <_vfiprintf_r+0x48>
 800849e:	ab03      	add	r3, sp, #12
 80084a0:	9300      	str	r3, [sp, #0]
 80084a2:	462a      	mov	r2, r5
 80084a4:	4b05      	ldr	r3, [pc, #20]	; (80084bc <_vfiprintf_r+0x22c>)
 80084a6:	a904      	add	r1, sp, #16
 80084a8:	4630      	mov	r0, r6
 80084aa:	f7fd ff9f 	bl	80063ec <_printf_i>
 80084ae:	e7e4      	b.n	800847a <_vfiprintf_r+0x1ea>
 80084b0:	0800a984 	.word	0x0800a984
 80084b4:	0800a98e 	.word	0x0800a98e
 80084b8:	08005ea5 	.word	0x08005ea5
 80084bc:	0800826b 	.word	0x0800826b
 80084c0:	0800a98a 	.word	0x0800a98a

080084c4 <__sflush_r>:
 80084c4:	898a      	ldrh	r2, [r1, #12]
 80084c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084ca:	4605      	mov	r5, r0
 80084cc:	0710      	lsls	r0, r2, #28
 80084ce:	460c      	mov	r4, r1
 80084d0:	d458      	bmi.n	8008584 <__sflush_r+0xc0>
 80084d2:	684b      	ldr	r3, [r1, #4]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	dc05      	bgt.n	80084e4 <__sflush_r+0x20>
 80084d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80084da:	2b00      	cmp	r3, #0
 80084dc:	dc02      	bgt.n	80084e4 <__sflush_r+0x20>
 80084de:	2000      	movs	r0, #0
 80084e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80084e6:	2e00      	cmp	r6, #0
 80084e8:	d0f9      	beq.n	80084de <__sflush_r+0x1a>
 80084ea:	2300      	movs	r3, #0
 80084ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80084f0:	682f      	ldr	r7, [r5, #0]
 80084f2:	6a21      	ldr	r1, [r4, #32]
 80084f4:	602b      	str	r3, [r5, #0]
 80084f6:	d032      	beq.n	800855e <__sflush_r+0x9a>
 80084f8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80084fa:	89a3      	ldrh	r3, [r4, #12]
 80084fc:	075a      	lsls	r2, r3, #29
 80084fe:	d505      	bpl.n	800850c <__sflush_r+0x48>
 8008500:	6863      	ldr	r3, [r4, #4]
 8008502:	1ac0      	subs	r0, r0, r3
 8008504:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008506:	b10b      	cbz	r3, 800850c <__sflush_r+0x48>
 8008508:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800850a:	1ac0      	subs	r0, r0, r3
 800850c:	2300      	movs	r3, #0
 800850e:	4602      	mov	r2, r0
 8008510:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008512:	6a21      	ldr	r1, [r4, #32]
 8008514:	4628      	mov	r0, r5
 8008516:	47b0      	blx	r6
 8008518:	1c43      	adds	r3, r0, #1
 800851a:	89a3      	ldrh	r3, [r4, #12]
 800851c:	d106      	bne.n	800852c <__sflush_r+0x68>
 800851e:	6829      	ldr	r1, [r5, #0]
 8008520:	291d      	cmp	r1, #29
 8008522:	d82b      	bhi.n	800857c <__sflush_r+0xb8>
 8008524:	4a29      	ldr	r2, [pc, #164]	; (80085cc <__sflush_r+0x108>)
 8008526:	410a      	asrs	r2, r1
 8008528:	07d6      	lsls	r6, r2, #31
 800852a:	d427      	bmi.n	800857c <__sflush_r+0xb8>
 800852c:	2200      	movs	r2, #0
 800852e:	6062      	str	r2, [r4, #4]
 8008530:	04d9      	lsls	r1, r3, #19
 8008532:	6922      	ldr	r2, [r4, #16]
 8008534:	6022      	str	r2, [r4, #0]
 8008536:	d504      	bpl.n	8008542 <__sflush_r+0x7e>
 8008538:	1c42      	adds	r2, r0, #1
 800853a:	d101      	bne.n	8008540 <__sflush_r+0x7c>
 800853c:	682b      	ldr	r3, [r5, #0]
 800853e:	b903      	cbnz	r3, 8008542 <__sflush_r+0x7e>
 8008540:	6560      	str	r0, [r4, #84]	; 0x54
 8008542:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008544:	602f      	str	r7, [r5, #0]
 8008546:	2900      	cmp	r1, #0
 8008548:	d0c9      	beq.n	80084de <__sflush_r+0x1a>
 800854a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800854e:	4299      	cmp	r1, r3
 8008550:	d002      	beq.n	8008558 <__sflush_r+0x94>
 8008552:	4628      	mov	r0, r5
 8008554:	f7ff f89e 	bl	8007694 <_free_r>
 8008558:	2000      	movs	r0, #0
 800855a:	6360      	str	r0, [r4, #52]	; 0x34
 800855c:	e7c0      	b.n	80084e0 <__sflush_r+0x1c>
 800855e:	2301      	movs	r3, #1
 8008560:	4628      	mov	r0, r5
 8008562:	47b0      	blx	r6
 8008564:	1c41      	adds	r1, r0, #1
 8008566:	d1c8      	bne.n	80084fa <__sflush_r+0x36>
 8008568:	682b      	ldr	r3, [r5, #0]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d0c5      	beq.n	80084fa <__sflush_r+0x36>
 800856e:	2b1d      	cmp	r3, #29
 8008570:	d001      	beq.n	8008576 <__sflush_r+0xb2>
 8008572:	2b16      	cmp	r3, #22
 8008574:	d101      	bne.n	800857a <__sflush_r+0xb6>
 8008576:	602f      	str	r7, [r5, #0]
 8008578:	e7b1      	b.n	80084de <__sflush_r+0x1a>
 800857a:	89a3      	ldrh	r3, [r4, #12]
 800857c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008580:	81a3      	strh	r3, [r4, #12]
 8008582:	e7ad      	b.n	80084e0 <__sflush_r+0x1c>
 8008584:	690f      	ldr	r7, [r1, #16]
 8008586:	2f00      	cmp	r7, #0
 8008588:	d0a9      	beq.n	80084de <__sflush_r+0x1a>
 800858a:	0793      	lsls	r3, r2, #30
 800858c:	680e      	ldr	r6, [r1, #0]
 800858e:	bf08      	it	eq
 8008590:	694b      	ldreq	r3, [r1, #20]
 8008592:	600f      	str	r7, [r1, #0]
 8008594:	bf18      	it	ne
 8008596:	2300      	movne	r3, #0
 8008598:	eba6 0807 	sub.w	r8, r6, r7
 800859c:	608b      	str	r3, [r1, #8]
 800859e:	f1b8 0f00 	cmp.w	r8, #0
 80085a2:	dd9c      	ble.n	80084de <__sflush_r+0x1a>
 80085a4:	6a21      	ldr	r1, [r4, #32]
 80085a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80085a8:	4643      	mov	r3, r8
 80085aa:	463a      	mov	r2, r7
 80085ac:	4628      	mov	r0, r5
 80085ae:	47b0      	blx	r6
 80085b0:	2800      	cmp	r0, #0
 80085b2:	dc06      	bgt.n	80085c2 <__sflush_r+0xfe>
 80085b4:	89a3      	ldrh	r3, [r4, #12]
 80085b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80085ba:	81a3      	strh	r3, [r4, #12]
 80085bc:	f04f 30ff 	mov.w	r0, #4294967295
 80085c0:	e78e      	b.n	80084e0 <__sflush_r+0x1c>
 80085c2:	4407      	add	r7, r0
 80085c4:	eba8 0800 	sub.w	r8, r8, r0
 80085c8:	e7e9      	b.n	800859e <__sflush_r+0xda>
 80085ca:	bf00      	nop
 80085cc:	dfbffffe 	.word	0xdfbffffe

080085d0 <_fflush_r>:
 80085d0:	b538      	push	{r3, r4, r5, lr}
 80085d2:	690b      	ldr	r3, [r1, #16]
 80085d4:	4605      	mov	r5, r0
 80085d6:	460c      	mov	r4, r1
 80085d8:	b913      	cbnz	r3, 80085e0 <_fflush_r+0x10>
 80085da:	2500      	movs	r5, #0
 80085dc:	4628      	mov	r0, r5
 80085de:	bd38      	pop	{r3, r4, r5, pc}
 80085e0:	b118      	cbz	r0, 80085ea <_fflush_r+0x1a>
 80085e2:	6a03      	ldr	r3, [r0, #32]
 80085e4:	b90b      	cbnz	r3, 80085ea <_fflush_r+0x1a>
 80085e6:	f7fe f8af 	bl	8006748 <__sinit>
 80085ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d0f3      	beq.n	80085da <_fflush_r+0xa>
 80085f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80085f4:	07d0      	lsls	r0, r2, #31
 80085f6:	d404      	bmi.n	8008602 <_fflush_r+0x32>
 80085f8:	0599      	lsls	r1, r3, #22
 80085fa:	d402      	bmi.n	8008602 <_fflush_r+0x32>
 80085fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80085fe:	f7fe f9cc 	bl	800699a <__retarget_lock_acquire_recursive>
 8008602:	4628      	mov	r0, r5
 8008604:	4621      	mov	r1, r4
 8008606:	f7ff ff5d 	bl	80084c4 <__sflush_r>
 800860a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800860c:	07da      	lsls	r2, r3, #31
 800860e:	4605      	mov	r5, r0
 8008610:	d4e4      	bmi.n	80085dc <_fflush_r+0xc>
 8008612:	89a3      	ldrh	r3, [r4, #12]
 8008614:	059b      	lsls	r3, r3, #22
 8008616:	d4e1      	bmi.n	80085dc <_fflush_r+0xc>
 8008618:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800861a:	f7fe f9bf 	bl	800699c <__retarget_lock_release_recursive>
 800861e:	e7dd      	b.n	80085dc <_fflush_r+0xc>

08008620 <__swbuf_r>:
 8008620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008622:	460e      	mov	r6, r1
 8008624:	4614      	mov	r4, r2
 8008626:	4605      	mov	r5, r0
 8008628:	b118      	cbz	r0, 8008632 <__swbuf_r+0x12>
 800862a:	6a03      	ldr	r3, [r0, #32]
 800862c:	b90b      	cbnz	r3, 8008632 <__swbuf_r+0x12>
 800862e:	f7fe f88b 	bl	8006748 <__sinit>
 8008632:	69a3      	ldr	r3, [r4, #24]
 8008634:	60a3      	str	r3, [r4, #8]
 8008636:	89a3      	ldrh	r3, [r4, #12]
 8008638:	071a      	lsls	r2, r3, #28
 800863a:	d525      	bpl.n	8008688 <__swbuf_r+0x68>
 800863c:	6923      	ldr	r3, [r4, #16]
 800863e:	b31b      	cbz	r3, 8008688 <__swbuf_r+0x68>
 8008640:	6823      	ldr	r3, [r4, #0]
 8008642:	6922      	ldr	r2, [r4, #16]
 8008644:	1a98      	subs	r0, r3, r2
 8008646:	6963      	ldr	r3, [r4, #20]
 8008648:	b2f6      	uxtb	r6, r6
 800864a:	4283      	cmp	r3, r0
 800864c:	4637      	mov	r7, r6
 800864e:	dc04      	bgt.n	800865a <__swbuf_r+0x3a>
 8008650:	4621      	mov	r1, r4
 8008652:	4628      	mov	r0, r5
 8008654:	f7ff ffbc 	bl	80085d0 <_fflush_r>
 8008658:	b9e0      	cbnz	r0, 8008694 <__swbuf_r+0x74>
 800865a:	68a3      	ldr	r3, [r4, #8]
 800865c:	3b01      	subs	r3, #1
 800865e:	60a3      	str	r3, [r4, #8]
 8008660:	6823      	ldr	r3, [r4, #0]
 8008662:	1c5a      	adds	r2, r3, #1
 8008664:	6022      	str	r2, [r4, #0]
 8008666:	701e      	strb	r6, [r3, #0]
 8008668:	6962      	ldr	r2, [r4, #20]
 800866a:	1c43      	adds	r3, r0, #1
 800866c:	429a      	cmp	r2, r3
 800866e:	d004      	beq.n	800867a <__swbuf_r+0x5a>
 8008670:	89a3      	ldrh	r3, [r4, #12]
 8008672:	07db      	lsls	r3, r3, #31
 8008674:	d506      	bpl.n	8008684 <__swbuf_r+0x64>
 8008676:	2e0a      	cmp	r6, #10
 8008678:	d104      	bne.n	8008684 <__swbuf_r+0x64>
 800867a:	4621      	mov	r1, r4
 800867c:	4628      	mov	r0, r5
 800867e:	f7ff ffa7 	bl	80085d0 <_fflush_r>
 8008682:	b938      	cbnz	r0, 8008694 <__swbuf_r+0x74>
 8008684:	4638      	mov	r0, r7
 8008686:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008688:	4621      	mov	r1, r4
 800868a:	4628      	mov	r0, r5
 800868c:	f000 f806 	bl	800869c <__swsetup_r>
 8008690:	2800      	cmp	r0, #0
 8008692:	d0d5      	beq.n	8008640 <__swbuf_r+0x20>
 8008694:	f04f 37ff 	mov.w	r7, #4294967295
 8008698:	e7f4      	b.n	8008684 <__swbuf_r+0x64>
	...

0800869c <__swsetup_r>:
 800869c:	b538      	push	{r3, r4, r5, lr}
 800869e:	4b2a      	ldr	r3, [pc, #168]	; (8008748 <__swsetup_r+0xac>)
 80086a0:	4605      	mov	r5, r0
 80086a2:	6818      	ldr	r0, [r3, #0]
 80086a4:	460c      	mov	r4, r1
 80086a6:	b118      	cbz	r0, 80086b0 <__swsetup_r+0x14>
 80086a8:	6a03      	ldr	r3, [r0, #32]
 80086aa:	b90b      	cbnz	r3, 80086b0 <__swsetup_r+0x14>
 80086ac:	f7fe f84c 	bl	8006748 <__sinit>
 80086b0:	89a3      	ldrh	r3, [r4, #12]
 80086b2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80086b6:	0718      	lsls	r0, r3, #28
 80086b8:	d422      	bmi.n	8008700 <__swsetup_r+0x64>
 80086ba:	06d9      	lsls	r1, r3, #27
 80086bc:	d407      	bmi.n	80086ce <__swsetup_r+0x32>
 80086be:	2309      	movs	r3, #9
 80086c0:	602b      	str	r3, [r5, #0]
 80086c2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80086c6:	81a3      	strh	r3, [r4, #12]
 80086c8:	f04f 30ff 	mov.w	r0, #4294967295
 80086cc:	e034      	b.n	8008738 <__swsetup_r+0x9c>
 80086ce:	0758      	lsls	r0, r3, #29
 80086d0:	d512      	bpl.n	80086f8 <__swsetup_r+0x5c>
 80086d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80086d4:	b141      	cbz	r1, 80086e8 <__swsetup_r+0x4c>
 80086d6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80086da:	4299      	cmp	r1, r3
 80086dc:	d002      	beq.n	80086e4 <__swsetup_r+0x48>
 80086de:	4628      	mov	r0, r5
 80086e0:	f7fe ffd8 	bl	8007694 <_free_r>
 80086e4:	2300      	movs	r3, #0
 80086e6:	6363      	str	r3, [r4, #52]	; 0x34
 80086e8:	89a3      	ldrh	r3, [r4, #12]
 80086ea:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80086ee:	81a3      	strh	r3, [r4, #12]
 80086f0:	2300      	movs	r3, #0
 80086f2:	6063      	str	r3, [r4, #4]
 80086f4:	6923      	ldr	r3, [r4, #16]
 80086f6:	6023      	str	r3, [r4, #0]
 80086f8:	89a3      	ldrh	r3, [r4, #12]
 80086fa:	f043 0308 	orr.w	r3, r3, #8
 80086fe:	81a3      	strh	r3, [r4, #12]
 8008700:	6923      	ldr	r3, [r4, #16]
 8008702:	b94b      	cbnz	r3, 8008718 <__swsetup_r+0x7c>
 8008704:	89a3      	ldrh	r3, [r4, #12]
 8008706:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800870a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800870e:	d003      	beq.n	8008718 <__swsetup_r+0x7c>
 8008710:	4621      	mov	r1, r4
 8008712:	4628      	mov	r0, r5
 8008714:	f000 f90c 	bl	8008930 <__smakebuf_r>
 8008718:	89a0      	ldrh	r0, [r4, #12]
 800871a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800871e:	f010 0301 	ands.w	r3, r0, #1
 8008722:	d00a      	beq.n	800873a <__swsetup_r+0x9e>
 8008724:	2300      	movs	r3, #0
 8008726:	60a3      	str	r3, [r4, #8]
 8008728:	6963      	ldr	r3, [r4, #20]
 800872a:	425b      	negs	r3, r3
 800872c:	61a3      	str	r3, [r4, #24]
 800872e:	6923      	ldr	r3, [r4, #16]
 8008730:	b943      	cbnz	r3, 8008744 <__swsetup_r+0xa8>
 8008732:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008736:	d1c4      	bne.n	80086c2 <__swsetup_r+0x26>
 8008738:	bd38      	pop	{r3, r4, r5, pc}
 800873a:	0781      	lsls	r1, r0, #30
 800873c:	bf58      	it	pl
 800873e:	6963      	ldrpl	r3, [r4, #20]
 8008740:	60a3      	str	r3, [r4, #8]
 8008742:	e7f4      	b.n	800872e <__swsetup_r+0x92>
 8008744:	2000      	movs	r0, #0
 8008746:	e7f7      	b.n	8008738 <__swsetup_r+0x9c>
 8008748:	2000006c 	.word	0x2000006c

0800874c <memmove>:
 800874c:	4288      	cmp	r0, r1
 800874e:	b510      	push	{r4, lr}
 8008750:	eb01 0402 	add.w	r4, r1, r2
 8008754:	d902      	bls.n	800875c <memmove+0x10>
 8008756:	4284      	cmp	r4, r0
 8008758:	4623      	mov	r3, r4
 800875a:	d807      	bhi.n	800876c <memmove+0x20>
 800875c:	1e43      	subs	r3, r0, #1
 800875e:	42a1      	cmp	r1, r4
 8008760:	d008      	beq.n	8008774 <memmove+0x28>
 8008762:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008766:	f803 2f01 	strb.w	r2, [r3, #1]!
 800876a:	e7f8      	b.n	800875e <memmove+0x12>
 800876c:	4402      	add	r2, r0
 800876e:	4601      	mov	r1, r0
 8008770:	428a      	cmp	r2, r1
 8008772:	d100      	bne.n	8008776 <memmove+0x2a>
 8008774:	bd10      	pop	{r4, pc}
 8008776:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800877a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800877e:	e7f7      	b.n	8008770 <memmove+0x24>

08008780 <_sbrk_r>:
 8008780:	b538      	push	{r3, r4, r5, lr}
 8008782:	4d06      	ldr	r5, [pc, #24]	; (800879c <_sbrk_r+0x1c>)
 8008784:	2300      	movs	r3, #0
 8008786:	4604      	mov	r4, r0
 8008788:	4608      	mov	r0, r1
 800878a:	602b      	str	r3, [r5, #0]
 800878c:	f7fa f8c0 	bl	8002910 <_sbrk>
 8008790:	1c43      	adds	r3, r0, #1
 8008792:	d102      	bne.n	800879a <_sbrk_r+0x1a>
 8008794:	682b      	ldr	r3, [r5, #0]
 8008796:	b103      	cbz	r3, 800879a <_sbrk_r+0x1a>
 8008798:	6023      	str	r3, [r4, #0]
 800879a:	bd38      	pop	{r3, r4, r5, pc}
 800879c:	200044d0 	.word	0x200044d0

080087a0 <memcpy>:
 80087a0:	440a      	add	r2, r1
 80087a2:	4291      	cmp	r1, r2
 80087a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80087a8:	d100      	bne.n	80087ac <memcpy+0xc>
 80087aa:	4770      	bx	lr
 80087ac:	b510      	push	{r4, lr}
 80087ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80087b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80087b6:	4291      	cmp	r1, r2
 80087b8:	d1f9      	bne.n	80087ae <memcpy+0xe>
 80087ba:	bd10      	pop	{r4, pc}

080087bc <__assert_func>:
 80087bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80087be:	4614      	mov	r4, r2
 80087c0:	461a      	mov	r2, r3
 80087c2:	4b09      	ldr	r3, [pc, #36]	; (80087e8 <__assert_func+0x2c>)
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	4605      	mov	r5, r0
 80087c8:	68d8      	ldr	r0, [r3, #12]
 80087ca:	b14c      	cbz	r4, 80087e0 <__assert_func+0x24>
 80087cc:	4b07      	ldr	r3, [pc, #28]	; (80087ec <__assert_func+0x30>)
 80087ce:	9100      	str	r1, [sp, #0]
 80087d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80087d4:	4906      	ldr	r1, [pc, #24]	; (80087f0 <__assert_func+0x34>)
 80087d6:	462b      	mov	r3, r5
 80087d8:	f000 f872 	bl	80088c0 <fiprintf>
 80087dc:	f000 f906 	bl	80089ec <abort>
 80087e0:	4b04      	ldr	r3, [pc, #16]	; (80087f4 <__assert_func+0x38>)
 80087e2:	461c      	mov	r4, r3
 80087e4:	e7f3      	b.n	80087ce <__assert_func+0x12>
 80087e6:	bf00      	nop
 80087e8:	2000006c 	.word	0x2000006c
 80087ec:	0800a99f 	.word	0x0800a99f
 80087f0:	0800a9ac 	.word	0x0800a9ac
 80087f4:	0800a9da 	.word	0x0800a9da

080087f8 <_calloc_r>:
 80087f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80087fa:	fba1 2402 	umull	r2, r4, r1, r2
 80087fe:	b94c      	cbnz	r4, 8008814 <_calloc_r+0x1c>
 8008800:	4611      	mov	r1, r2
 8008802:	9201      	str	r2, [sp, #4]
 8008804:	f7fe ffba 	bl	800777c <_malloc_r>
 8008808:	9a01      	ldr	r2, [sp, #4]
 800880a:	4605      	mov	r5, r0
 800880c:	b930      	cbnz	r0, 800881c <_calloc_r+0x24>
 800880e:	4628      	mov	r0, r5
 8008810:	b003      	add	sp, #12
 8008812:	bd30      	pop	{r4, r5, pc}
 8008814:	220c      	movs	r2, #12
 8008816:	6002      	str	r2, [r0, #0]
 8008818:	2500      	movs	r5, #0
 800881a:	e7f8      	b.n	800880e <_calloc_r+0x16>
 800881c:	4621      	mov	r1, r4
 800881e:	f7fe f83e 	bl	800689e <memset>
 8008822:	e7f4      	b.n	800880e <_calloc_r+0x16>

08008824 <__ascii_mbtowc>:
 8008824:	b082      	sub	sp, #8
 8008826:	b901      	cbnz	r1, 800882a <__ascii_mbtowc+0x6>
 8008828:	a901      	add	r1, sp, #4
 800882a:	b142      	cbz	r2, 800883e <__ascii_mbtowc+0x1a>
 800882c:	b14b      	cbz	r3, 8008842 <__ascii_mbtowc+0x1e>
 800882e:	7813      	ldrb	r3, [r2, #0]
 8008830:	600b      	str	r3, [r1, #0]
 8008832:	7812      	ldrb	r2, [r2, #0]
 8008834:	1e10      	subs	r0, r2, #0
 8008836:	bf18      	it	ne
 8008838:	2001      	movne	r0, #1
 800883a:	b002      	add	sp, #8
 800883c:	4770      	bx	lr
 800883e:	4610      	mov	r0, r2
 8008840:	e7fb      	b.n	800883a <__ascii_mbtowc+0x16>
 8008842:	f06f 0001 	mvn.w	r0, #1
 8008846:	e7f8      	b.n	800883a <__ascii_mbtowc+0x16>

08008848 <_realloc_r>:
 8008848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800884c:	4680      	mov	r8, r0
 800884e:	4614      	mov	r4, r2
 8008850:	460e      	mov	r6, r1
 8008852:	b921      	cbnz	r1, 800885e <_realloc_r+0x16>
 8008854:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008858:	4611      	mov	r1, r2
 800885a:	f7fe bf8f 	b.w	800777c <_malloc_r>
 800885e:	b92a      	cbnz	r2, 800886c <_realloc_r+0x24>
 8008860:	f7fe ff18 	bl	8007694 <_free_r>
 8008864:	4625      	mov	r5, r4
 8008866:	4628      	mov	r0, r5
 8008868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800886c:	f000 f8c5 	bl	80089fa <_malloc_usable_size_r>
 8008870:	4284      	cmp	r4, r0
 8008872:	4607      	mov	r7, r0
 8008874:	d802      	bhi.n	800887c <_realloc_r+0x34>
 8008876:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800887a:	d812      	bhi.n	80088a2 <_realloc_r+0x5a>
 800887c:	4621      	mov	r1, r4
 800887e:	4640      	mov	r0, r8
 8008880:	f7fe ff7c 	bl	800777c <_malloc_r>
 8008884:	4605      	mov	r5, r0
 8008886:	2800      	cmp	r0, #0
 8008888:	d0ed      	beq.n	8008866 <_realloc_r+0x1e>
 800888a:	42bc      	cmp	r4, r7
 800888c:	4622      	mov	r2, r4
 800888e:	4631      	mov	r1, r6
 8008890:	bf28      	it	cs
 8008892:	463a      	movcs	r2, r7
 8008894:	f7ff ff84 	bl	80087a0 <memcpy>
 8008898:	4631      	mov	r1, r6
 800889a:	4640      	mov	r0, r8
 800889c:	f7fe fefa 	bl	8007694 <_free_r>
 80088a0:	e7e1      	b.n	8008866 <_realloc_r+0x1e>
 80088a2:	4635      	mov	r5, r6
 80088a4:	e7df      	b.n	8008866 <_realloc_r+0x1e>

080088a6 <__ascii_wctomb>:
 80088a6:	b149      	cbz	r1, 80088bc <__ascii_wctomb+0x16>
 80088a8:	2aff      	cmp	r2, #255	; 0xff
 80088aa:	bf85      	ittet	hi
 80088ac:	238a      	movhi	r3, #138	; 0x8a
 80088ae:	6003      	strhi	r3, [r0, #0]
 80088b0:	700a      	strbls	r2, [r1, #0]
 80088b2:	f04f 30ff 	movhi.w	r0, #4294967295
 80088b6:	bf98      	it	ls
 80088b8:	2001      	movls	r0, #1
 80088ba:	4770      	bx	lr
 80088bc:	4608      	mov	r0, r1
 80088be:	4770      	bx	lr

080088c0 <fiprintf>:
 80088c0:	b40e      	push	{r1, r2, r3}
 80088c2:	b503      	push	{r0, r1, lr}
 80088c4:	4601      	mov	r1, r0
 80088c6:	ab03      	add	r3, sp, #12
 80088c8:	4805      	ldr	r0, [pc, #20]	; (80088e0 <fiprintf+0x20>)
 80088ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80088ce:	6800      	ldr	r0, [r0, #0]
 80088d0:	9301      	str	r3, [sp, #4]
 80088d2:	f7ff fcdd 	bl	8008290 <_vfiprintf_r>
 80088d6:	b002      	add	sp, #8
 80088d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80088dc:	b003      	add	sp, #12
 80088de:	4770      	bx	lr
 80088e0:	2000006c 	.word	0x2000006c

080088e4 <__swhatbuf_r>:
 80088e4:	b570      	push	{r4, r5, r6, lr}
 80088e6:	460c      	mov	r4, r1
 80088e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088ec:	2900      	cmp	r1, #0
 80088ee:	b096      	sub	sp, #88	; 0x58
 80088f0:	4615      	mov	r5, r2
 80088f2:	461e      	mov	r6, r3
 80088f4:	da0d      	bge.n	8008912 <__swhatbuf_r+0x2e>
 80088f6:	89a3      	ldrh	r3, [r4, #12]
 80088f8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80088fc:	f04f 0100 	mov.w	r1, #0
 8008900:	bf0c      	ite	eq
 8008902:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008906:	2340      	movne	r3, #64	; 0x40
 8008908:	2000      	movs	r0, #0
 800890a:	6031      	str	r1, [r6, #0]
 800890c:	602b      	str	r3, [r5, #0]
 800890e:	b016      	add	sp, #88	; 0x58
 8008910:	bd70      	pop	{r4, r5, r6, pc}
 8008912:	466a      	mov	r2, sp
 8008914:	f000 f848 	bl	80089a8 <_fstat_r>
 8008918:	2800      	cmp	r0, #0
 800891a:	dbec      	blt.n	80088f6 <__swhatbuf_r+0x12>
 800891c:	9901      	ldr	r1, [sp, #4]
 800891e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008922:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008926:	4259      	negs	r1, r3
 8008928:	4159      	adcs	r1, r3
 800892a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800892e:	e7eb      	b.n	8008908 <__swhatbuf_r+0x24>

08008930 <__smakebuf_r>:
 8008930:	898b      	ldrh	r3, [r1, #12]
 8008932:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008934:	079d      	lsls	r5, r3, #30
 8008936:	4606      	mov	r6, r0
 8008938:	460c      	mov	r4, r1
 800893a:	d507      	bpl.n	800894c <__smakebuf_r+0x1c>
 800893c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008940:	6023      	str	r3, [r4, #0]
 8008942:	6123      	str	r3, [r4, #16]
 8008944:	2301      	movs	r3, #1
 8008946:	6163      	str	r3, [r4, #20]
 8008948:	b002      	add	sp, #8
 800894a:	bd70      	pop	{r4, r5, r6, pc}
 800894c:	ab01      	add	r3, sp, #4
 800894e:	466a      	mov	r2, sp
 8008950:	f7ff ffc8 	bl	80088e4 <__swhatbuf_r>
 8008954:	9900      	ldr	r1, [sp, #0]
 8008956:	4605      	mov	r5, r0
 8008958:	4630      	mov	r0, r6
 800895a:	f7fe ff0f 	bl	800777c <_malloc_r>
 800895e:	b948      	cbnz	r0, 8008974 <__smakebuf_r+0x44>
 8008960:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008964:	059a      	lsls	r2, r3, #22
 8008966:	d4ef      	bmi.n	8008948 <__smakebuf_r+0x18>
 8008968:	f023 0303 	bic.w	r3, r3, #3
 800896c:	f043 0302 	orr.w	r3, r3, #2
 8008970:	81a3      	strh	r3, [r4, #12]
 8008972:	e7e3      	b.n	800893c <__smakebuf_r+0xc>
 8008974:	89a3      	ldrh	r3, [r4, #12]
 8008976:	6020      	str	r0, [r4, #0]
 8008978:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800897c:	81a3      	strh	r3, [r4, #12]
 800897e:	9b00      	ldr	r3, [sp, #0]
 8008980:	6163      	str	r3, [r4, #20]
 8008982:	9b01      	ldr	r3, [sp, #4]
 8008984:	6120      	str	r0, [r4, #16]
 8008986:	b15b      	cbz	r3, 80089a0 <__smakebuf_r+0x70>
 8008988:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800898c:	4630      	mov	r0, r6
 800898e:	f000 f81d 	bl	80089cc <_isatty_r>
 8008992:	b128      	cbz	r0, 80089a0 <__smakebuf_r+0x70>
 8008994:	89a3      	ldrh	r3, [r4, #12]
 8008996:	f023 0303 	bic.w	r3, r3, #3
 800899a:	f043 0301 	orr.w	r3, r3, #1
 800899e:	81a3      	strh	r3, [r4, #12]
 80089a0:	89a3      	ldrh	r3, [r4, #12]
 80089a2:	431d      	orrs	r5, r3
 80089a4:	81a5      	strh	r5, [r4, #12]
 80089a6:	e7cf      	b.n	8008948 <__smakebuf_r+0x18>

080089a8 <_fstat_r>:
 80089a8:	b538      	push	{r3, r4, r5, lr}
 80089aa:	4d07      	ldr	r5, [pc, #28]	; (80089c8 <_fstat_r+0x20>)
 80089ac:	2300      	movs	r3, #0
 80089ae:	4604      	mov	r4, r0
 80089b0:	4608      	mov	r0, r1
 80089b2:	4611      	mov	r1, r2
 80089b4:	602b      	str	r3, [r5, #0]
 80089b6:	f7f9 ff82 	bl	80028be <_fstat>
 80089ba:	1c43      	adds	r3, r0, #1
 80089bc:	d102      	bne.n	80089c4 <_fstat_r+0x1c>
 80089be:	682b      	ldr	r3, [r5, #0]
 80089c0:	b103      	cbz	r3, 80089c4 <_fstat_r+0x1c>
 80089c2:	6023      	str	r3, [r4, #0]
 80089c4:	bd38      	pop	{r3, r4, r5, pc}
 80089c6:	bf00      	nop
 80089c8:	200044d0 	.word	0x200044d0

080089cc <_isatty_r>:
 80089cc:	b538      	push	{r3, r4, r5, lr}
 80089ce:	4d06      	ldr	r5, [pc, #24]	; (80089e8 <_isatty_r+0x1c>)
 80089d0:	2300      	movs	r3, #0
 80089d2:	4604      	mov	r4, r0
 80089d4:	4608      	mov	r0, r1
 80089d6:	602b      	str	r3, [r5, #0]
 80089d8:	f7f9 ff81 	bl	80028de <_isatty>
 80089dc:	1c43      	adds	r3, r0, #1
 80089de:	d102      	bne.n	80089e6 <_isatty_r+0x1a>
 80089e0:	682b      	ldr	r3, [r5, #0]
 80089e2:	b103      	cbz	r3, 80089e6 <_isatty_r+0x1a>
 80089e4:	6023      	str	r3, [r4, #0]
 80089e6:	bd38      	pop	{r3, r4, r5, pc}
 80089e8:	200044d0 	.word	0x200044d0

080089ec <abort>:
 80089ec:	b508      	push	{r3, lr}
 80089ee:	2006      	movs	r0, #6
 80089f0:	f000 f834 	bl	8008a5c <raise>
 80089f4:	2001      	movs	r0, #1
 80089f6:	f7f9 ff13 	bl	8002820 <_exit>

080089fa <_malloc_usable_size_r>:
 80089fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80089fe:	1f18      	subs	r0, r3, #4
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	bfbc      	itt	lt
 8008a04:	580b      	ldrlt	r3, [r1, r0]
 8008a06:	18c0      	addlt	r0, r0, r3
 8008a08:	4770      	bx	lr

08008a0a <_raise_r>:
 8008a0a:	291f      	cmp	r1, #31
 8008a0c:	b538      	push	{r3, r4, r5, lr}
 8008a0e:	4604      	mov	r4, r0
 8008a10:	460d      	mov	r5, r1
 8008a12:	d904      	bls.n	8008a1e <_raise_r+0x14>
 8008a14:	2316      	movs	r3, #22
 8008a16:	6003      	str	r3, [r0, #0]
 8008a18:	f04f 30ff 	mov.w	r0, #4294967295
 8008a1c:	bd38      	pop	{r3, r4, r5, pc}
 8008a1e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008a20:	b112      	cbz	r2, 8008a28 <_raise_r+0x1e>
 8008a22:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008a26:	b94b      	cbnz	r3, 8008a3c <_raise_r+0x32>
 8008a28:	4620      	mov	r0, r4
 8008a2a:	f000 f831 	bl	8008a90 <_getpid_r>
 8008a2e:	462a      	mov	r2, r5
 8008a30:	4601      	mov	r1, r0
 8008a32:	4620      	mov	r0, r4
 8008a34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a38:	f000 b818 	b.w	8008a6c <_kill_r>
 8008a3c:	2b01      	cmp	r3, #1
 8008a3e:	d00a      	beq.n	8008a56 <_raise_r+0x4c>
 8008a40:	1c59      	adds	r1, r3, #1
 8008a42:	d103      	bne.n	8008a4c <_raise_r+0x42>
 8008a44:	2316      	movs	r3, #22
 8008a46:	6003      	str	r3, [r0, #0]
 8008a48:	2001      	movs	r0, #1
 8008a4a:	e7e7      	b.n	8008a1c <_raise_r+0x12>
 8008a4c:	2400      	movs	r4, #0
 8008a4e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008a52:	4628      	mov	r0, r5
 8008a54:	4798      	blx	r3
 8008a56:	2000      	movs	r0, #0
 8008a58:	e7e0      	b.n	8008a1c <_raise_r+0x12>
	...

08008a5c <raise>:
 8008a5c:	4b02      	ldr	r3, [pc, #8]	; (8008a68 <raise+0xc>)
 8008a5e:	4601      	mov	r1, r0
 8008a60:	6818      	ldr	r0, [r3, #0]
 8008a62:	f7ff bfd2 	b.w	8008a0a <_raise_r>
 8008a66:	bf00      	nop
 8008a68:	2000006c 	.word	0x2000006c

08008a6c <_kill_r>:
 8008a6c:	b538      	push	{r3, r4, r5, lr}
 8008a6e:	4d07      	ldr	r5, [pc, #28]	; (8008a8c <_kill_r+0x20>)
 8008a70:	2300      	movs	r3, #0
 8008a72:	4604      	mov	r4, r0
 8008a74:	4608      	mov	r0, r1
 8008a76:	4611      	mov	r1, r2
 8008a78:	602b      	str	r3, [r5, #0]
 8008a7a:	f7f9 fec1 	bl	8002800 <_kill>
 8008a7e:	1c43      	adds	r3, r0, #1
 8008a80:	d102      	bne.n	8008a88 <_kill_r+0x1c>
 8008a82:	682b      	ldr	r3, [r5, #0]
 8008a84:	b103      	cbz	r3, 8008a88 <_kill_r+0x1c>
 8008a86:	6023      	str	r3, [r4, #0]
 8008a88:	bd38      	pop	{r3, r4, r5, pc}
 8008a8a:	bf00      	nop
 8008a8c:	200044d0 	.word	0x200044d0

08008a90 <_getpid_r>:
 8008a90:	f7f9 beae 	b.w	80027f0 <_getpid>

08008a94 <_init>:
 8008a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a96:	bf00      	nop
 8008a98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a9a:	bc08      	pop	{r3}
 8008a9c:	469e      	mov	lr, r3
 8008a9e:	4770      	bx	lr

08008aa0 <_fini>:
 8008aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aa2:	bf00      	nop
 8008aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008aa6:	bc08      	pop	{r3}
 8008aa8:	469e      	mov	lr, r3
 8008aaa:	4770      	bx	lr
