
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//openssl_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004194c8 <.init>:
  4194c8:	stp	x29, x30, [sp, #-16]!
  4194cc:	mov	x29, sp
  4194d0:	bl	41e960 <ASN1_generate_nconf@plt+0x60>
  4194d4:	ldp	x29, x30, [sp], #16
  4194d8:	ret

Disassembly of section .plt:

00000000004194e0 <d2i_ECPrivateKey_bio@plt-0x20>:
  4194e0:	stp	x16, x30, [sp, #-16]!
  4194e4:	adrp	x16, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  4194e8:	ldr	x17, [x16, #4088]
  4194ec:	add	x16, x16, #0xff8
  4194f0:	br	x17
  4194f4:	nop
  4194f8:	nop
  4194fc:	nop

0000000000419500 <d2i_ECPrivateKey_bio@plt>:
  419500:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419504:	ldr	x17, [x16]
  419508:	add	x16, x16, #0x0
  41950c:	br	x17

0000000000419510 <ENGINE_get_ciphers@plt>:
  419510:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419514:	ldr	x17, [x16, #8]
  419518:	add	x16, x16, #0x8
  41951c:	br	x17

0000000000419520 <BF_set_key@plt>:
  419520:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419524:	ldr	x17, [x16, #16]
  419528:	add	x16, x16, #0x10
  41952c:	br	x17

0000000000419530 <BIO_meth_set_create@plt>:
  419530:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419534:	ldr	x17, [x16, #24]
  419538:	add	x16, x16, #0x18
  41953c:	br	x17

0000000000419540 <SSL_CTX_set_srp_username@plt>:
  419540:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419544:	ldr	x17, [x16, #32]
  419548:	add	x16, x16, #0x20
  41954c:	br	x17

0000000000419550 <OCSP_id_get0_info@plt>:
  419550:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419554:	ldr	x17, [x16, #40]
  419558:	add	x16, x16, #0x28
  41955c:	br	x17

0000000000419560 <ECDSA_verify@plt>:
  419560:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419564:	ldr	x17, [x16, #48]
  419568:	add	x16, x16, #0x30
  41956c:	br	x17

0000000000419570 <OCSP_response_get1_basic@plt>:
  419570:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419574:	ldr	x17, [x16, #56]
  419578:	add	x16, x16, #0x38
  41957c:	br	x17

0000000000419580 <X509_CRL_new@plt>:
  419580:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419584:	ldr	x17, [x16, #64]
  419588:	add	x16, x16, #0x40
  41958c:	br	x17

0000000000419590 <EC_GROUP_get_point_conversion_form@plt>:
  419590:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419594:	ldr	x17, [x16, #72]
  419598:	add	x16, x16, #0x48
  41959c:	br	x17

00000000004195a0 <SSL_get_servername@plt>:
  4195a0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4195a4:	ldr	x17, [x16, #80]
  4195a8:	add	x16, x16, #0x50
  4195ac:	br	x17

00000000004195b0 <PKCS12_create@plt>:
  4195b0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4195b4:	ldr	x17, [x16, #88]
  4195b8:	add	x16, x16, #0x58
  4195bc:	br	x17

00000000004195c0 <BN_GENCB_new@plt>:
  4195c0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4195c4:	ldr	x17, [x16, #96]
  4195c8:	add	x16, x16, #0x60
  4195cc:	br	x17

00000000004195d0 <OPENSSL_sk_value@plt>:
  4195d0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4195d4:	ldr	x17, [x16, #104]
  4195d8:	add	x16, x16, #0x68
  4195dc:	br	x17

00000000004195e0 <kill@plt>:
  4195e0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4195e4:	ldr	x17, [x16, #112]
  4195e8:	add	x16, x16, #0x70
  4195ec:	br	x17

00000000004195f0 <HMAC_CTX_new@plt>:
  4195f0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4195f4:	ldr	x17, [x16, #120]
  4195f8:	add	x16, x16, #0x78
  4195fc:	br	x17

0000000000419600 <EVP_MD_type@plt>:
  419600:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419604:	ldr	x17, [x16, #128]
  419608:	add	x16, x16, #0x80
  41960c:	br	x17

0000000000419610 <DH_generate_parameters_ex@plt>:
  419610:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419614:	ldr	x17, [x16, #136]
  419618:	add	x16, x16, #0x88
  41961c:	br	x17

0000000000419620 <ENGINE_get_id@plt>:
  419620:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419624:	ldr	x17, [x16, #144]
  419628:	add	x16, x16, #0x90
  41962c:	br	x17

0000000000419630 <TS_RESP_get_tst_info@plt>:
  419630:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419634:	ldr	x17, [x16, #152]
  419638:	add	x16, x16, #0x98
  41963c:	br	x17

0000000000419640 <BIO_ADDRINFO_socktype@plt>:
  419640:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419644:	ldr	x17, [x16, #160]
  419648:	add	x16, x16, #0xa0
  41964c:	br	x17

0000000000419650 <TS_REQ_set_msg_imprint@plt>:
  419650:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419654:	ldr	x17, [x16, #168]
  419658:	add	x16, x16, #0xa8
  41965c:	br	x17

0000000000419660 <PKCS5_PBKDF2_HMAC@plt>:
  419660:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419664:	ldr	x17, [x16, #176]
  419668:	add	x16, x16, #0xb0
  41966c:	br	x17

0000000000419670 <BIO_meth_set_read_ex@plt>:
  419670:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419674:	ldr	x17, [x16, #184]
  419678:	add	x16, x16, #0xb8
  41967c:	br	x17

0000000000419680 <EVP_DigestInit_ex@plt>:
  419680:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419684:	ldr	x17, [x16, #192]
  419688:	add	x16, x16, #0xc0
  41968c:	br	x17

0000000000419690 <ERR_reason_error_string@plt>:
  419690:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419694:	ldr	x17, [x16, #200]
  419698:	add	x16, x16, #0xc8
  41969c:	br	x17

00000000004196a0 <X509_get1_email@plt>:
  4196a0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4196a4:	ldr	x17, [x16, #208]
  4196a8:	add	x16, x16, #0xd0
  4196ac:	br	x17

00000000004196b0 <SSL_CTX_use_serverinfo_file@plt>:
  4196b0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4196b4:	ldr	x17, [x16, #216]
  4196b8:	add	x16, x16, #0xd8
  4196bc:	br	x17

00000000004196c0 <EVP_PKEY_sign@plt>:
  4196c0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4196c4:	ldr	x17, [x16, #224]
  4196c8:	add	x16, x16, #0xe0
  4196cc:	br	x17

00000000004196d0 <TS_CONF_set_signer_digest@plt>:
  4196d0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4196d4:	ldr	x17, [x16, #232]
  4196d8:	add	x16, x16, #0xe8
  4196dc:	br	x17

00000000004196e0 <BIO_printf@plt>:
  4196e0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4196e4:	ldr	x17, [x16, #240]
  4196e8:	add	x16, x16, #0xf0
  4196ec:	br	x17

00000000004196f0 <X509_check_host@plt>:
  4196f0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4196f4:	ldr	x17, [x16, #248]
  4196f8:	add	x16, x16, #0xf8
  4196fc:	br	x17

0000000000419700 <X509_verify_cert@plt>:
  419700:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419704:	ldr	x17, [x16, #256]
  419708:	add	x16, x16, #0x100
  41970c:	br	x17

0000000000419710 <BIO_bind@plt>:
  419710:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419714:	ldr	x17, [x16, #264]
  419718:	add	x16, x16, #0x108
  41971c:	br	x17

0000000000419720 <EVP_PKEY_paramgen@plt>:
  419720:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419724:	ldr	x17, [x16, #272]
  419728:	add	x16, x16, #0x110
  41972c:	br	x17

0000000000419730 <SSL_callback_ctrl@plt>:
  419730:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419734:	ldr	x17, [x16, #280]
  419738:	add	x16, x16, #0x118
  41973c:	br	x17

0000000000419740 <EVP_PKEY_public_check@plt>:
  419740:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419744:	ldr	x17, [x16, #288]
  419748:	add	x16, x16, #0x120
  41974c:	br	x17

0000000000419750 <EVP_des_ede3_wrap@plt>:
  419750:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419754:	ldr	x17, [x16, #296]
  419758:	add	x16, x16, #0x128
  41975c:	br	x17

0000000000419760 <DSA_generate_parameters_ex@plt>:
  419760:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419764:	ldr	x17, [x16, #304]
  419768:	add	x16, x16, #0x130
  41976c:	br	x17

0000000000419770 <BIO_debug_callback@plt>:
  419770:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419774:	ldr	x17, [x16, #312]
  419778:	add	x16, x16, #0x138
  41977c:	br	x17

0000000000419780 <PEM_write_bio_PKCS8@plt>:
  419780:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419784:	ldr	x17, [x16, #320]
  419788:	add	x16, x16, #0x140
  41978c:	br	x17

0000000000419790 <PKCS5_pbe2_set_iv@plt>:
  419790:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419794:	ldr	x17, [x16, #328]
  419798:	add	x16, x16, #0x148
  41979c:	br	x17

00000000004197a0 <SSL_SESSION_free@plt>:
  4197a0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4197a4:	ldr	x17, [x16, #336]
  4197a8:	add	x16, x16, #0x150
  4197ac:	br	x17

00000000004197b0 <PBEPARAM_free@plt>:
  4197b0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4197b4:	ldr	x17, [x16, #344]
  4197b8:	add	x16, x16, #0x158
  4197bc:	br	x17

00000000004197c0 <X509_add_ext@plt>:
  4197c0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4197c4:	ldr	x17, [x16, #352]
  4197c8:	add	x16, x16, #0x160
  4197cc:	br	x17

00000000004197d0 <i2d_PUBKEY_bio@plt>:
  4197d0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4197d4:	ldr	x17, [x16, #360]
  4197d8:	add	x16, x16, #0x168
  4197dc:	br	x17

00000000004197e0 <X509_CRL_set_issuer_name@plt>:
  4197e0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4197e4:	ldr	x17, [x16, #368]
  4197e8:	add	x16, x16, #0x170
  4197ec:	br	x17

00000000004197f0 <OPENSSL_LH_strhash@plt>:
  4197f0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4197f4:	ldr	x17, [x16, #376]
  4197f8:	add	x16, x16, #0x178
  4197fc:	br	x17

0000000000419800 <PEM_read_bio_RSAPublicKey@plt>:
  419800:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419804:	ldr	x17, [x16, #384]
  419808:	add	x16, x16, #0x180
  41980c:	br	x17

0000000000419810 <SSL_get_rbio@plt>:
  419810:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419814:	ldr	x17, [x16, #392]
  419818:	add	x16, x16, #0x188
  41981c:	br	x17

0000000000419820 <BIO_meth_set_puts@plt>:
  419820:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419824:	ldr	x17, [x16, #400]
  419828:	add	x16, x16, #0x190
  41982c:	br	x17

0000000000419830 <ASN1_d2i_bio@plt>:
  419830:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419834:	ldr	x17, [x16, #408]
  419838:	add	x16, x16, #0x198
  41983c:	br	x17

0000000000419840 <X509_STORE_CTX_get_error_depth@plt>:
  419840:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419844:	ldr	x17, [x16, #416]
  419848:	add	x16, x16, #0x1a0
  41984c:	br	x17

0000000000419850 <UI_add_user_data@plt>:
  419850:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419854:	ldr	x17, [x16, #424]
  419858:	add	x16, x16, #0x1a8
  41985c:	br	x17

0000000000419860 <d2i_DHxparams@plt>:
  419860:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419864:	ldr	x17, [x16, #432]
  419868:	add	x16, x16, #0x1b0
  41986c:	br	x17

0000000000419870 <TS_MSG_IMPRINT_set_msg@plt>:
  419870:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419874:	ldr	x17, [x16, #440]
  419878:	add	x16, x16, #0x1b8
  41987c:	br	x17

0000000000419880 <X509_sign@plt>:
  419880:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419884:	ldr	x17, [x16, #448]
  419888:	add	x16, x16, #0x1c0
  41988c:	br	x17

0000000000419890 <OCSP_REQUEST_add_ext@plt>:
  419890:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419894:	ldr	x17, [x16, #456]
  419898:	add	x16, x16, #0x1c8
  41989c:	br	x17

00000000004198a0 <EVP_PKEY_set1_DSA@plt>:
  4198a0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4198a4:	ldr	x17, [x16, #464]
  4198a8:	add	x16, x16, #0x1d0
  4198ac:	br	x17

00000000004198b0 <X509_ATTRIBUTE_count@plt>:
  4198b0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4198b4:	ldr	x17, [x16, #472]
  4198b8:	add	x16, x16, #0x1d8
  4198bc:	br	x17

00000000004198c0 <strtoimax@plt>:
  4198c0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4198c4:	ldr	x17, [x16, #480]
  4198c8:	add	x16, x16, #0x1e0
  4198cc:	br	x17

00000000004198d0 <i2d_ECPrivateKey_bio@plt>:
  4198d0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4198d4:	ldr	x17, [x16, #488]
  4198d8:	add	x16, x16, #0x1e8
  4198dc:	br	x17

00000000004198e0 <EC_KEY_free@plt>:
  4198e0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4198e4:	ldr	x17, [x16, #496]
  4198e8:	add	x16, x16, #0x1f0
  4198ec:	br	x17

00000000004198f0 <unlink@plt>:
  4198f0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4198f4:	ldr	x17, [x16, #504]
  4198f8:	add	x16, x16, #0x1f8
  4198fc:	br	x17

0000000000419900 <OCSP_CERTID_free@plt>:
  419900:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419904:	ldr	x17, [x16, #512]
  419908:	add	x16, x16, #0x200
  41990c:	br	x17

0000000000419910 <CMS_add0_recipient_password@plt>:
  419910:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419914:	ldr	x17, [x16, #520]
  419918:	add	x16, x16, #0x208
  41991c:	br	x17

0000000000419920 <X509_ATTRIBUTE_get0_object@plt>:
  419920:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419924:	ldr	x17, [x16, #528]
  419928:	add	x16, x16, #0x210
  41992c:	br	x17

0000000000419930 <OCSP_response_status@plt>:
  419930:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419934:	ldr	x17, [x16, #536]
  419938:	add	x16, x16, #0x218
  41993c:	br	x17

0000000000419940 <EVP_PKEY_get0_RSA@plt>:
  419940:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419944:	ldr	x17, [x16, #544]
  419948:	add	x16, x16, #0x220
  41994c:	br	x17

0000000000419950 <d2i_TS_REQ_bio@plt>:
  419950:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419954:	ldr	x17, [x16, #552]
  419958:	add	x16, x16, #0x228
  41995c:	br	x17

0000000000419960 <SSL_get_shared_ciphers@plt>:
  419960:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419964:	ldr	x17, [x16, #560]
  419968:	add	x16, x16, #0x230
  41996c:	br	x17

0000000000419970 <EVP_PKEY_bits@plt>:
  419970:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419974:	ldr	x17, [x16, #568]
  419978:	add	x16, x16, #0x238
  41997c:	br	x17

0000000000419980 <BIO_dump_indent@plt>:
  419980:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419984:	ldr	x17, [x16, #576]
  419988:	add	x16, x16, #0x240
  41998c:	br	x17

0000000000419990 <EC_KEY_new@plt>:
  419990:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419994:	ldr	x17, [x16, #584]
  419998:	add	x16, x16, #0x248
  41999c:	br	x17

00000000004199a0 <X509_CRL_verify@plt>:
  4199a0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4199a4:	ldr	x17, [x16, #592]
  4199a8:	add	x16, x16, #0x250
  4199ac:	br	x17

00000000004199b0 <EVP_PKEY_encrypt@plt>:
  4199b0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4199b4:	ldr	x17, [x16, #600]
  4199b8:	add	x16, x16, #0x258
  4199bc:	br	x17

00000000004199c0 <TLS_client_method@plt>:
  4199c0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4199c4:	ldr	x17, [x16, #608]
  4199c8:	add	x16, x16, #0x260
  4199cc:	br	x17

00000000004199d0 <TXT_DB_read@plt>:
  4199d0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4199d4:	ldr	x17, [x16, #616]
  4199d8:	add	x16, x16, #0x268
  4199dc:	br	x17

00000000004199e0 <PEM_read_bio_NETSCAPE_CERT_SEQUENCE@plt>:
  4199e0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4199e4:	ldr	x17, [x16, #624]
  4199e8:	add	x16, x16, #0x270
  4199ec:	br	x17

00000000004199f0 <SSL_CTX_set_cipher_list@plt>:
  4199f0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4199f4:	ldr	x17, [x16, #632]
  4199f8:	add	x16, x16, #0x278
  4199fc:	br	x17

0000000000419a00 <OCSP_REQUEST_new@plt>:
  419a00:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a04:	ldr	x17, [x16, #640]
  419a08:	add	x16, x16, #0x280
  419a0c:	br	x17

0000000000419a10 <BIO_parse_hostserv@plt>:
  419a10:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a14:	ldr	x17, [x16, #648]
  419a18:	add	x16, x16, #0x288
  419a1c:	br	x17

0000000000419a20 <ERR_get_error@plt>:
  419a20:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a24:	ldr	x17, [x16, #656]
  419a28:	add	x16, x16, #0x290
  419a2c:	br	x17

0000000000419a30 <fgets@plt>:
  419a30:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a34:	ldr	x17, [x16, #664]
  419a38:	add	x16, x16, #0x298
  419a3c:	br	x17

0000000000419a40 <EVP_CipherInit_ex@plt>:
  419a40:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a44:	ldr	x17, [x16, #672]
  419a48:	add	x16, x16, #0x2a0
  419a4c:	br	x17

0000000000419a50 <ASN1_TIME_free@plt>:
  419a50:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a54:	ldr	x17, [x16, #680]
  419a58:	add	x16, x16, #0x2a8
  419a5c:	br	x17

0000000000419a60 <times@plt>:
  419a60:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a64:	ldr	x17, [x16, #688]
  419a68:	add	x16, x16, #0x2b0
  419a6c:	br	x17

0000000000419a70 <OSSL_STORE_INFO_type_string@plt>:
  419a70:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a74:	ldr	x17, [x16, #696]
  419a78:	add	x16, x16, #0x2b8
  419a7c:	br	x17

0000000000419a80 <DSA_sign@plt>:
  419a80:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a84:	ldr	x17, [x16, #704]
  419a88:	add	x16, x16, #0x2c0
  419a8c:	br	x17

0000000000419a90 <X509V3_set_nconf@plt>:
  419a90:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a94:	ldr	x17, [x16, #712]
  419a98:	add	x16, x16, #0x2c8
  419a9c:	br	x17

0000000000419aa0 <RSA_pkey_ctx_ctrl@plt>:
  419aa0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419aa4:	ldr	x17, [x16, #720]
  419aa8:	add	x16, x16, #0x2d0
  419aac:	br	x17

0000000000419ab0 <pipe@plt>:
  419ab0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ab4:	ldr	x17, [x16, #728]
  419ab8:	add	x16, x16, #0x2d8
  419abc:	br	x17

0000000000419ac0 <OPENSSL_sk_sort@plt>:
  419ac0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ac4:	ldr	x17, [x16, #736]
  419ac8:	add	x16, x16, #0x2e0
  419acc:	br	x17

0000000000419ad0 <SSL_SESSION_set1_id_context@plt>:
  419ad0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ad4:	ldr	x17, [x16, #744]
  419ad8:	add	x16, x16, #0x2e8
  419adc:	br	x17

0000000000419ae0 <RAND_load_file@plt>:
  419ae0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ae4:	ldr	x17, [x16, #752]
  419ae8:	add	x16, x16, #0x2f0
  419aec:	br	x17

0000000000419af0 <BIO_new_connect@plt>:
  419af0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419af4:	ldr	x17, [x16, #760]
  419af8:	add	x16, x16, #0x2f8
  419afc:	br	x17

0000000000419b00 <i2d_DSA_PUBKEY_bio@plt>:
  419b00:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b04:	ldr	x17, [x16, #768]
  419b08:	add	x16, x16, #0x300
  419b0c:	br	x17

0000000000419b10 <SHA512@plt>:
  419b10:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b14:	ldr	x17, [x16, #776]
  419b18:	add	x16, x16, #0x308
  419b1c:	br	x17

0000000000419b20 <i2d_TS_RESP_bio@plt>:
  419b20:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b24:	ldr	x17, [x16, #784]
  419b28:	add	x16, x16, #0x310
  419b2c:	br	x17

0000000000419b30 <toupper@plt>:
  419b30:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b34:	ldr	x17, [x16, #792]
  419b38:	add	x16, x16, #0x318
  419b3c:	br	x17

0000000000419b40 <CMS_RecipientInfo_kari_get0_ctx@plt>:
  419b40:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b44:	ldr	x17, [x16, #800]
  419b48:	add	x16, x16, #0x320
  419b4c:	br	x17

0000000000419b50 <SCT_validation_status_string@plt>:
  419b50:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b54:	ldr	x17, [x16, #808]
  419b58:	add	x16, x16, #0x328
  419b5c:	br	x17

0000000000419b60 <SSL_CTX_free@plt>:
  419b60:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b64:	ldr	x17, [x16, #816]
  419b68:	add	x16, x16, #0x330
  419b6c:	br	x17

0000000000419b70 <UI_method_set_reader@plt>:
  419b70:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b74:	ldr	x17, [x16, #824]
  419b78:	add	x16, x16, #0x338
  419b7c:	br	x17

0000000000419b80 <OSSL_STORE_find@plt>:
  419b80:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b84:	ldr	x17, [x16, #832]
  419b88:	add	x16, x16, #0x340
  419b8c:	br	x17

0000000000419b90 <BN_is_odd@plt>:
  419b90:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b94:	ldr	x17, [x16, #840]
  419b98:	add	x16, x16, #0x348
  419b9c:	br	x17

0000000000419ba0 <TS_CONF_set_signer_cert@plt>:
  419ba0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ba4:	ldr	x17, [x16, #848]
  419ba8:	add	x16, x16, #0x350
  419bac:	br	x17

0000000000419bb0 <X509_VERIFY_PARAM_get_count@plt>:
  419bb0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419bb4:	ldr	x17, [x16, #856]
  419bb8:	add	x16, x16, #0x358
  419bbc:	br	x17

0000000000419bc0 <SSL_CTX_set_stateless_cookie_generate_cb@plt>:
  419bc0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419bc4:	ldr	x17, [x16, #864]
  419bc8:	add	x16, x16, #0x360
  419bcc:	br	x17

0000000000419bd0 <EVP_MD_do_all_sorted@plt>:
  419bd0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419bd4:	ldr	x17, [x16, #872]
  419bd8:	add	x16, x16, #0x368
  419bdc:	br	x17

0000000000419be0 <__libc_start_main@plt>:
  419be0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419be4:	ldr	x17, [x16, #880]
  419be8:	add	x16, x16, #0x370
  419bec:	br	x17

0000000000419bf0 <X509_VERIFY_PARAM_new@plt>:
  419bf0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419bf4:	ldr	x17, [x16, #888]
  419bf8:	add	x16, x16, #0x378
  419bfc:	br	x17

0000000000419c00 <SSL_dane_set_flags@plt>:
  419c00:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c04:	ldr	x17, [x16, #896]
  419c08:	add	x16, x16, #0x380
  419c0c:	br	x17

0000000000419c10 <alarm@plt>:
  419c10:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c14:	ldr	x17, [x16, #904]
  419c18:	add	x16, x16, #0x388
  419c1c:	br	x17

0000000000419c20 <EVP_MD_CTX_md@plt>:
  419c20:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c24:	ldr	x17, [x16, #912]
  419c28:	add	x16, x16, #0x390
  419c2c:	br	x17

0000000000419c30 <SRP_user_pwd_free@plt>:
  419c30:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c34:	ldr	x17, [x16, #920]
  419c38:	add	x16, x16, #0x398
  419c3c:	br	x17

0000000000419c40 <X509_CRL_diff@plt>:
  419c40:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c44:	ldr	x17, [x16, #928]
  419c48:	add	x16, x16, #0x3a0
  419c4c:	br	x17

0000000000419c50 <fdopen@plt>:
  419c50:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c54:	ldr	x17, [x16, #936]
  419c58:	add	x16, x16, #0x3a8
  419c5c:	br	x17

0000000000419c60 <SSL_CIPHER_get_version@plt>:
  419c60:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c64:	ldr	x17, [x16, #944]
  419c68:	add	x16, x16, #0x3b0
  419c6c:	br	x17

0000000000419c70 <BN_CTX_free@plt>:
  419c70:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c74:	ldr	x17, [x16, #952]
  419c78:	add	x16, x16, #0x3b8
  419c7c:	br	x17

0000000000419c80 <BIO_ADDR_rawport@plt>:
  419c80:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c84:	ldr	x17, [x16, #960]
  419c88:	add	x16, x16, #0x3c0
  419c8c:	br	x17

0000000000419c90 <EVP_PKEY_get1_EC_KEY@plt>:
  419c90:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c94:	ldr	x17, [x16, #968]
  419c98:	add	x16, x16, #0x3c8
  419c9c:	br	x17

0000000000419ca0 <X509_get_issuer_name@plt>:
  419ca0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ca4:	ldr	x17, [x16, #976]
  419ca8:	add	x16, x16, #0x3d0
  419cac:	br	x17

0000000000419cb0 <TXT_DB_get_by_index@plt>:
  419cb0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419cb4:	ldr	x17, [x16, #984]
  419cb8:	add	x16, x16, #0x3d8
  419cbc:	br	x17

0000000000419cc0 <BIO_ADDR_free@plt>:
  419cc0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419cc4:	ldr	x17, [x16, #992]
  419cc8:	add	x16, x16, #0x3e0
  419ccc:	br	x17

0000000000419cd0 <CMS_decrypt_set1_pkey@plt>:
  419cd0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419cd4:	ldr	x17, [x16, #1000]
  419cd8:	add	x16, x16, #0x3e8
  419cdc:	br	x17

0000000000419ce0 <X509_STORE_CTX_get_current_cert@plt>:
  419ce0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ce4:	ldr	x17, [x16, #1008]
  419ce8:	add	x16, x16, #0x3f0
  419cec:	br	x17

0000000000419cf0 <CRYPTO_memdup@plt>:
  419cf0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419cf4:	ldr	x17, [x16, #1016]
  419cf8:	add	x16, x16, #0x3f8
  419cfc:	br	x17

0000000000419d00 <SSL_get_key_update_type@plt>:
  419d00:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d04:	ldr	x17, [x16, #1024]
  419d08:	add	x16, x16, #0x400
  419d0c:	br	x17

0000000000419d10 <SSL_is_init_finished@plt>:
  419d10:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d14:	ldr	x17, [x16, #1032]
  419d18:	add	x16, x16, #0x408
  419d1c:	br	x17

0000000000419d20 <s2i_ASN1_INTEGER@plt>:
  419d20:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d24:	ldr	x17, [x16, #1040]
  419d28:	add	x16, x16, #0x410
  419d2c:	br	x17

0000000000419d30 <PKCS12_mac_present@plt>:
  419d30:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d34:	ldr	x17, [x16, #1048]
  419d38:	add	x16, x16, #0x418
  419d3c:	br	x17

0000000000419d40 <X509_CRL_http_nbio@plt>:
  419d40:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d44:	ldr	x17, [x16, #1056]
  419d48:	add	x16, x16, #0x420
  419d4c:	br	x17

0000000000419d50 <EVP_PKEY_paramgen_init@plt>:
  419d50:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d54:	ldr	x17, [x16, #1064]
  419d58:	add	x16, x16, #0x428
  419d5c:	br	x17

0000000000419d60 <OSSL_STORE_INFO_get0_CRL@plt>:
  419d60:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d64:	ldr	x17, [x16, #1072]
  419d68:	add	x16, x16, #0x430
  419d6c:	br	x17

0000000000419d70 <SSL_CTX_set_security_callback@plt>:
  419d70:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d74:	ldr	x17, [x16, #1080]
  419d78:	add	x16, x16, #0x438
  419d7c:	br	x17

0000000000419d80 <X509_add1_reject_object@plt>:
  419d80:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d84:	ldr	x17, [x16, #1088]
  419d88:	add	x16, x16, #0x440
  419d8c:	br	x17

0000000000419d90 <BIO_connect@plt>:
  419d90:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d94:	ldr	x17, [x16, #1096]
  419d98:	add	x16, x16, #0x448
  419d9c:	br	x17

0000000000419da0 <EVP_CIPHER_CTX_key_length@plt>:
  419da0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419da4:	ldr	x17, [x16, #1104]
  419da8:	add	x16, x16, #0x450
  419dac:	br	x17

0000000000419db0 <PKCS8_decrypt@plt>:
  419db0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419db4:	ldr	x17, [x16, #1112]
  419db8:	add	x16, x16, #0x458
  419dbc:	br	x17

0000000000419dc0 <ASN1_STRING_set@plt>:
  419dc0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419dc4:	ldr	x17, [x16, #1120]
  419dc8:	add	x16, x16, #0x460
  419dcc:	br	x17

0000000000419dd0 <X509_VERIFY_PARAM_free@plt>:
  419dd0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419dd4:	ldr	x17, [x16, #1128]
  419dd8:	add	x16, x16, #0x468
  419ddc:	br	x17

0000000000419de0 <CMS_decrypt_set1_key@plt>:
  419de0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419de4:	ldr	x17, [x16, #1136]
  419de8:	add	x16, x16, #0x470
  419dec:	br	x17

0000000000419df0 <EVP_CIPHER_flags@plt>:
  419df0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419df4:	ldr	x17, [x16, #1144]
  419df8:	add	x16, x16, #0x478
  419dfc:	br	x17

0000000000419e00 <UI_create_method@plt>:
  419e00:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e04:	ldr	x17, [x16, #1152]
  419e08:	add	x16, x16, #0x480
  419e0c:	br	x17

0000000000419e10 <BN_is_zero@plt>:
  419e10:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e14:	ldr	x17, [x16, #1160]
  419e18:	add	x16, x16, #0x488
  419e1c:	br	x17

0000000000419e20 <SSL_get_srp_username@plt>:
  419e20:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e24:	ldr	x17, [x16, #1168]
  419e28:	add	x16, x16, #0x490
  419e2c:	br	x17

0000000000419e30 <BN_GENCB_get_arg@plt>:
  419e30:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e34:	ldr	x17, [x16, #1176]
  419e38:	add	x16, x16, #0x498
  419e3c:	br	x17

0000000000419e40 <BIO_next@plt>:
  419e40:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e44:	ldr	x17, [x16, #1184]
  419e48:	add	x16, x16, #0x4a0
  419e4c:	br	x17

0000000000419e50 <X509_check_purpose@plt>:
  419e50:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e54:	ldr	x17, [x16, #1192]
  419e58:	add	x16, x16, #0x4a8
  419e5c:	br	x17

0000000000419e60 <SSL_CTX_use_certificate@plt>:
  419e60:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e64:	ldr	x17, [x16, #1200]
  419e68:	add	x16, x16, #0x4b0
  419e6c:	br	x17

0000000000419e70 <CMS_ReceiptRequest_create0@plt>:
  419e70:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e74:	ldr	x17, [x16, #1208]
  419e78:	add	x16, x16, #0x4b8
  419e7c:	br	x17

0000000000419e80 <PKCS7_verify@plt>:
  419e80:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e84:	ldr	x17, [x16, #1216]
  419e88:	add	x16, x16, #0x4c0
  419e8c:	br	x17

0000000000419e90 <SSL_CTX_sess_set_new_cb@plt>:
  419e90:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e94:	ldr	x17, [x16, #1224]
  419e98:	add	x16, x16, #0x4c8
  419e9c:	br	x17

0000000000419ea0 <TS_VERIFY_CTX_add_flags@plt>:
  419ea0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ea4:	ldr	x17, [x16, #1232]
  419ea8:	add	x16, x16, #0x4d0
  419eac:	br	x17

0000000000419eb0 <SSL_CTX_set_not_resumable_session_callback@plt>:
  419eb0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419eb4:	ldr	x17, [x16, #1240]
  419eb8:	add	x16, x16, #0x4d8
  419ebc:	br	x17

0000000000419ec0 <time@plt>:
  419ec0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ec4:	ldr	x17, [x16, #1248]
  419ec8:	add	x16, x16, #0x4e0
  419ecc:	br	x17

0000000000419ed0 <OBJ_NAME_do_all_sorted@plt>:
  419ed0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ed4:	ldr	x17, [x16, #1256]
  419ed8:	add	x16, x16, #0x4e8
  419edc:	br	x17

0000000000419ee0 <PEM_write_bio_PrivateKey_traditional@plt>:
  419ee0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ee4:	ldr	x17, [x16, #1264]
  419ee8:	add	x16, x16, #0x4f0
  419eec:	br	x17

0000000000419ef0 <strtok@plt>:
  419ef0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ef4:	ldr	x17, [x16, #1272]
  419ef8:	add	x16, x16, #0x4f8
  419efc:	br	x17

0000000000419f00 <X509_get_signature_nid@plt>:
  419f00:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f04:	ldr	x17, [x16, #1280]
  419f08:	add	x16, x16, #0x500
  419f0c:	br	x17

0000000000419f10 <NCONF_free@plt>:
  419f10:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f14:	ldr	x17, [x16, #1288]
  419f18:	add	x16, x16, #0x508
  419f1c:	br	x17

0000000000419f20 <Camellia_set_key@plt>:
  419f20:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f24:	ldr	x17, [x16, #1296]
  419f28:	add	x16, x16, #0x510
  419f2c:	br	x17

0000000000419f30 <d2i_DHparams@plt>:
  419f30:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f34:	ldr	x17, [x16, #1304]
  419f38:	add	x16, x16, #0x518
  419f3c:	br	x17

0000000000419f40 <CMS_final@plt>:
  419f40:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f44:	ldr	x17, [x16, #1312]
  419f48:	add	x16, x16, #0x520
  419f4c:	br	x17

0000000000419f50 <TS_VERIFY_CTX_new@plt>:
  419f50:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f54:	ldr	x17, [x16, #1320]
  419f58:	add	x16, x16, #0x528
  419f5c:	br	x17

0000000000419f60 <EC_get_builtin_curves@plt>:
  419f60:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f64:	ldr	x17, [x16, #1328]
  419f68:	add	x16, x16, #0x530
  419f6c:	br	x17

0000000000419f70 <X509_CRL_get_ext_d2i@plt>:
  419f70:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f74:	ldr	x17, [x16, #1336]
  419f78:	add	x16, x16, #0x538
  419f7c:	br	x17

0000000000419f80 <__lxstat@plt>:
  419f80:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f84:	ldr	x17, [x16, #1344]
  419f88:	add	x16, x16, #0x540
  419f8c:	br	x17

0000000000419f90 <SSL_get_sigalgs@plt>:
  419f90:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f94:	ldr	x17, [x16, #1352]
  419f98:	add	x16, x16, #0x548
  419f9c:	br	x17

0000000000419fa0 <ASN1_item_d2i@plt>:
  419fa0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419fa4:	ldr	x17, [x16, #1360]
  419fa8:	add	x16, x16, #0x550
  419fac:	br	x17

0000000000419fb0 <SSL_CONF_CTX_set_flags@plt>:
  419fb0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419fb4:	ldr	x17, [x16, #1368]
  419fb8:	add	x16, x16, #0x558
  419fbc:	br	x17

0000000000419fc0 <fileno@plt>:
  419fc0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419fc4:	ldr	x17, [x16, #1376]
  419fc8:	add	x16, x16, #0x560
  419fcc:	br	x17

0000000000419fd0 <BIO_dump@plt>:
  419fd0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419fd4:	ldr	x17, [x16, #1384]
  419fd8:	add	x16, x16, #0x568
  419fdc:	br	x17

0000000000419fe0 <PEM_write_bio_X509_AUX@plt>:
  419fe0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419fe4:	ldr	x17, [x16, #1392]
  419fe8:	add	x16, x16, #0x570
  419fec:	br	x17

0000000000419ff0 <__gmon_start__@plt>:
  419ff0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ff4:	ldr	x17, [x16, #1400]
  419ff8:	add	x16, x16, #0x578
  419ffc:	br	x17

000000000041a000 <SSL_get_current_cipher@plt>:
  41a000:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a004:	ldr	x17, [x16, #1408]
  41a008:	add	x16, x16, #0x580
  41a00c:	br	x17

000000000041a010 <ASN1_TYPE_free@plt>:
  41a010:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a014:	ldr	x17, [x16, #1416]
  41a018:	add	x16, x16, #0x588
  41a01c:	br	x17

000000000041a020 <GENERAL_NAMES_free@plt>:
  41a020:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a024:	ldr	x17, [x16, #1424]
  41a028:	add	x16, x16, #0x590
  41a02c:	br	x17

000000000041a030 <RSA_private_encrypt@plt>:
  41a030:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a034:	ldr	x17, [x16, #1432]
  41a038:	add	x16, x16, #0x598
  41a03c:	br	x17

000000000041a040 <i2d_OCSP_REQUEST@plt>:
  41a040:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a044:	ldr	x17, [x16, #1440]
  41a048:	add	x16, x16, #0x5a0
  41a04c:	br	x17

000000000041a050 <X509_VERIFY_PARAM_set_auth_level@plt>:
  41a050:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a054:	ldr	x17, [x16, #1448]
  41a058:	add	x16, x16, #0x5a8
  41a05c:	br	x17

000000000041a060 <ASN1_TIME_print@plt>:
  41a060:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a064:	ldr	x17, [x16, #1456]
  41a068:	add	x16, x16, #0x5b0
  41a06c:	br	x17

000000000041a070 <SSL_version@plt>:
  41a070:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a074:	ldr	x17, [x16, #1464]
  41a078:	add	x16, x16, #0x5b8
  41a07c:	br	x17

000000000041a080 <ASN1_TIME_set_string@plt>:
  41a080:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a084:	ldr	x17, [x16, #1472]
  41a088:	add	x16, x16, #0x5c0
  41a08c:	br	x17

000000000041a090 <DH_size@plt>:
  41a090:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a094:	ldr	x17, [x16, #1480]
  41a098:	add	x16, x16, #0x5c8
  41a09c:	br	x17

000000000041a0a0 <CMS_get0_SignerInfos@plt>:
  41a0a0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a0a4:	ldr	x17, [x16, #1488]
  41a0a8:	add	x16, x16, #0x5d0
  41a0ac:	br	x17

000000000041a0b0 <X509_get_X509_PUBKEY@plt>:
  41a0b0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a0b4:	ldr	x17, [x16, #1496]
  41a0b8:	add	x16, x16, #0x5d8
  41a0bc:	br	x17

000000000041a0c0 <PEM_write_bio_ECPKParameters@plt>:
  41a0c0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a0c4:	ldr	x17, [x16, #1504]
  41a0c8:	add	x16, x16, #0x5e0
  41a0cc:	br	x17

000000000041a0d0 <EVP_PKEY2PKCS8@plt>:
  41a0d0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a0d4:	ldr	x17, [x16, #1512]
  41a0d8:	add	x16, x16, #0x5e8
  41a0dc:	br	x17

000000000041a0e0 <rename@plt>:
  41a0e0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a0e4:	ldr	x17, [x16, #1520]
  41a0e8:	add	x16, x16, #0x5f0
  41a0ec:	br	x17

000000000041a0f0 <OCSP_copy_nonce@plt>:
  41a0f0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a0f4:	ldr	x17, [x16, #1528]
  41a0f8:	add	x16, x16, #0x5f8
  41a0fc:	br	x17

000000000041a100 <d2i_RSAPrivateKey@plt>:
  41a100:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a104:	ldr	x17, [x16, #1536]
  41a108:	add	x16, x16, #0x600
  41a10c:	br	x17

000000000041a110 <ASN1_TYPE_get@plt>:
  41a110:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a114:	ldr	x17, [x16, #1544]
  41a118:	add	x16, x16, #0x608
  41a11c:	br	x17

000000000041a120 <CMS_get0_signers@plt>:
  41a120:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a124:	ldr	x17, [x16, #1552]
  41a128:	add	x16, x16, #0x610
  41a12c:	br	x17

000000000041a130 <atoi@plt>:
  41a130:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a134:	ldr	x17, [x16, #1560]
  41a138:	add	x16, x16, #0x618
  41a13c:	br	x17

000000000041a140 <PKCS12_SAFEBAG_get0_safes@plt>:
  41a140:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a144:	ldr	x17, [x16, #1568]
  41a148:	add	x16, x16, #0x620
  41a14c:	br	x17

000000000041a150 <TS_REQ_to_TS_VERIFY_CTX@plt>:
  41a150:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a154:	ldr	x17, [x16, #1576]
  41a158:	add	x16, x16, #0x628
  41a15c:	br	x17

000000000041a160 <SSL_CONF_CTX_set_ssl_ctx@plt>:
  41a160:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a164:	ldr	x17, [x16, #1584]
  41a168:	add	x16, x16, #0x630
  41a16c:	br	x17

000000000041a170 <i2d_OCSP_RESPONSE@plt>:
  41a170:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a174:	ldr	x17, [x16, #1592]
  41a178:	add	x16, x16, #0x638
  41a17c:	br	x17

000000000041a180 <OSSL_STORE_expect@plt>:
  41a180:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a184:	ldr	x17, [x16, #1600]
  41a188:	add	x16, x16, #0x640
  41a18c:	br	x17

000000000041a190 <qsort@plt>:
  41a190:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a194:	ldr	x17, [x16, #1608]
  41a198:	add	x16, x16, #0x648
  41a19c:	br	x17

000000000041a1a0 <d2i_PUBKEY_bio@plt>:
  41a1a0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a1a4:	ldr	x17, [x16, #1616]
  41a1a8:	add	x16, x16, #0x650
  41a1ac:	br	x17

000000000041a1b0 <X509_STORE_CTX_get_num_untrusted@plt>:
  41a1b0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a1b4:	ldr	x17, [x16, #1624]
  41a1b8:	add	x16, x16, #0x658
  41a1bc:	br	x17

000000000041a1c0 <Camellia_cbc_encrypt@plt>:
  41a1c0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a1c4:	ldr	x17, [x16, #1632]
  41a1c8:	add	x16, x16, #0x660
  41a1cc:	br	x17

000000000041a1d0 <OBJ_nid2ln@plt>:
  41a1d0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a1d4:	ldr	x17, [x16, #1640]
  41a1d8:	add	x16, x16, #0x668
  41a1dc:	br	x17

000000000041a1e0 <EC_GROUP_new_by_curve_name@plt>:
  41a1e0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a1e4:	ldr	x17, [x16, #1648]
  41a1e8:	add	x16, x16, #0x670
  41a1ec:	br	x17

000000000041a1f0 <GENERAL_NAME_free@plt>:
  41a1f0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a1f4:	ldr	x17, [x16, #1656]
  41a1f8:	add	x16, x16, #0x678
  41a1fc:	br	x17

000000000041a200 <OSSL_STORE_SEARCH_by_name@plt>:
  41a200:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a204:	ldr	x17, [x16, #1664]
  41a208:	add	x16, x16, #0x680
  41a20c:	br	x17

000000000041a210 <PEM_read_bio_ECPKParameters@plt>:
  41a210:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a214:	ldr	x17, [x16, #1672]
  41a218:	add	x16, x16, #0x688
  41a21c:	br	x17

000000000041a220 <TS_MSG_IMPRINT_new@plt>:
  41a220:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a224:	ldr	x17, [x16, #1680]
  41a228:	add	x16, x16, #0x690
  41a22c:	br	x17

000000000041a230 <BIO_number_written@plt>:
  41a230:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a234:	ldr	x17, [x16, #1688]
  41a238:	add	x16, x16, #0x698
  41a23c:	br	x17

000000000041a240 <BIO_get_retry_reason@plt>:
  41a240:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a244:	ldr	x17, [x16, #1696]
  41a248:	add	x16, x16, #0x6a0
  41a24c:	br	x17

000000000041a250 <ERR_clear_error@plt>:
  41a250:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a254:	ldr	x17, [x16, #1704]
  41a258:	add	x16, x16, #0x6a8
  41a25c:	br	x17

000000000041a260 <OBJ_obj2nid@plt>:
  41a260:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a264:	ldr	x17, [x16, #1712]
  41a268:	add	x16, x16, #0x6b0
  41a26c:	br	x17

000000000041a270 <NETSCAPE_CERT_SEQUENCE_new@plt>:
  41a270:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a274:	ldr	x17, [x16, #1720]
  41a278:	add	x16, x16, #0x6b8
  41a27c:	br	x17

000000000041a280 <SSL_ct_is_enabled@plt>:
  41a280:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a284:	ldr	x17, [x16, #1728]
  41a288:	add	x16, x16, #0x6c0
  41a28c:	br	x17

000000000041a290 <SSL_SESSION_new@plt>:
  41a290:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a294:	ldr	x17, [x16, #1736]
  41a298:	add	x16, x16, #0x6c8
  41a29c:	br	x17

000000000041a2a0 <EVP_PKEY_CTX_new@plt>:
  41a2a0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a2a4:	ldr	x17, [x16, #1744]
  41a2a8:	add	x16, x16, #0x6d0
  41a2ac:	br	x17

000000000041a2b0 <i2b_PVK_bio@plt>:
  41a2b0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a2b4:	ldr	x17, [x16, #1752]
  41a2b8:	add	x16, x16, #0x6d8
  41a2bc:	br	x17

000000000041a2c0 <ASN1_GENERALIZEDTIME_new@plt>:
  41a2c0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a2c4:	ldr	x17, [x16, #1760]
  41a2c8:	add	x16, x16, #0x6e0
  41a2cc:	br	x17

000000000041a2d0 <X509_ATTRIBUTE_get0_type@plt>:
  41a2d0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a2d4:	ldr	x17, [x16, #1768]
  41a2d8:	add	x16, x16, #0x6e8
  41a2dc:	br	x17

000000000041a2e0 <X509V3_EXT_add_nconf@plt>:
  41a2e0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a2e4:	ldr	x17, [x16, #1776]
  41a2e8:	add	x16, x16, #0x6f0
  41a2ec:	br	x17

000000000041a2f0 <RAND_poll@plt>:
  41a2f0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a2f4:	ldr	x17, [x16, #1784]
  41a2f8:	add	x16, x16, #0x6f8
  41a2fc:	br	x17

000000000041a300 <X509_digest@plt>:
  41a300:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a304:	ldr	x17, [x16, #1792]
  41a308:	add	x16, x16, #0x700
  41a30c:	br	x17

000000000041a310 <X509_VERIFY_PARAM_get0_name@plt>:
  41a310:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a314:	ldr	x17, [x16, #1800]
  41a318:	add	x16, x16, #0x708
  41a31c:	br	x17

000000000041a320 <TS_CONF_set_certs@plt>:
  41a320:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a324:	ldr	x17, [x16, #1808]
  41a328:	add	x16, x16, #0x710
  41a32c:	br	x17

000000000041a330 <EC_POINT_point2bn@plt>:
  41a330:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a334:	ldr	x17, [x16, #1816]
  41a338:	add	x16, x16, #0x718
  41a33c:	br	x17

000000000041a340 <BIO_new_dgram@plt>:
  41a340:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a344:	ldr	x17, [x16, #1824]
  41a348:	add	x16, x16, #0x720
  41a34c:	br	x17

000000000041a350 <BIO_set_tcp_ndelay@plt>:
  41a350:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a354:	ldr	x17, [x16, #1832]
  41a358:	add	x16, x16, #0x728
  41a35c:	br	x17

000000000041a360 <EVP_PKEY_missing_parameters@plt>:
  41a360:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a364:	ldr	x17, [x16, #1840]
  41a368:	add	x16, x16, #0x730
  41a36c:	br	x17

000000000041a370 <TS_CONF_set_ess_cert_id_digest@plt>:
  41a370:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a374:	ldr	x17, [x16, #1848]
  41a378:	add	x16, x16, #0x738
  41a37c:	br	x17

000000000041a380 <readlink@plt>:
  41a380:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a384:	ldr	x17, [x16, #1856]
  41a388:	add	x16, x16, #0x740
  41a38c:	br	x17

000000000041a390 <CMS_EncryptedData_encrypt@plt>:
  41a390:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a394:	ldr	x17, [x16, #1864]
  41a398:	add	x16, x16, #0x748
  41a39c:	br	x17

000000000041a3a0 <EVP_PKEY_new@plt>:
  41a3a0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a3a4:	ldr	x17, [x16, #1872]
  41a3a8:	add	x16, x16, #0x750
  41a3ac:	br	x17

000000000041a3b0 <CONF_modules_load@plt>:
  41a3b0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a3b4:	ldr	x17, [x16, #1880]
  41a3b8:	add	x16, x16, #0x758
  41a3bc:	br	x17

000000000041a3c0 <OPENSSL_strlcat@plt>:
  41a3c0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a3c4:	ldr	x17, [x16, #1888]
  41a3c8:	add	x16, x16, #0x760
  41a3cc:	br	x17

000000000041a3d0 <CMS_sign@plt>:
  41a3d0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a3d4:	ldr	x17, [x16, #1896]
  41a3d8:	add	x16, x16, #0x768
  41a3dc:	br	x17

000000000041a3e0 <X509_LOOKUP_ctrl@plt>:
  41a3e0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a3e4:	ldr	x17, [x16, #1904]
  41a3e8:	add	x16, x16, #0x770
  41a3ec:	br	x17

000000000041a3f0 <AES_encrypt@plt>:
  41a3f0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a3f4:	ldr	x17, [x16, #1912]
  41a3f8:	add	x16, x16, #0x778
  41a3fc:	br	x17

000000000041a400 <SSL_CTX_set_ciphersuites@plt>:
  41a400:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a404:	ldr	x17, [x16, #1920]
  41a408:	add	x16, x16, #0x780
  41a40c:	br	x17

000000000041a410 <SSL_SESSION_get0_peer@plt>:
  41a410:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a414:	ldr	x17, [x16, #1928]
  41a418:	add	x16, x16, #0x788
  41a41c:	br	x17

000000000041a420 <ERR_error_string_n@plt>:
  41a420:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a424:	ldr	x17, [x16, #1936]
  41a428:	add	x16, x16, #0x790
  41a42c:	br	x17

000000000041a430 <i2d_CMS_bio_stream@plt>:
  41a430:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a434:	ldr	x17, [x16, #1944]
  41a438:	add	x16, x16, #0x798
  41a43c:	br	x17

000000000041a440 <SSL_CTX_set_psk_find_session_callback@plt>:
  41a440:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a444:	ldr	x17, [x16, #1952]
  41a448:	add	x16, x16, #0x7a0
  41a44c:	br	x17

000000000041a450 <PKCS7_decrypt@plt>:
  41a450:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a454:	ldr	x17, [x16, #1960]
  41a458:	add	x16, x16, #0x7a8
  41a45c:	br	x17

000000000041a460 <strcat@plt>:
  41a460:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a464:	ldr	x17, [x16, #1968]
  41a468:	add	x16, x16, #0x7b0
  41a46c:	br	x17

000000000041a470 <strncasecmp@plt>:
  41a470:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a474:	ldr	x17, [x16, #1976]
  41a478:	add	x16, x16, #0x7b8
  41a47c:	br	x17

000000000041a480 <X509_get_pubkey@plt>:
  41a480:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a484:	ldr	x17, [x16, #1984]
  41a488:	add	x16, x16, #0x7c0
  41a48c:	br	x17

000000000041a490 <PEM_write_bio_X509_CRL@plt>:
  41a490:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a494:	ldr	x17, [x16, #1992]
  41a498:	add	x16, x16, #0x7c8
  41a49c:	br	x17

000000000041a4a0 <EC_KEY_check_key@plt>:
  41a4a0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a4a4:	ldr	x17, [x16, #2000]
  41a4a8:	add	x16, x16, #0x7d0
  41a4ac:	br	x17

000000000041a4b0 <SRP_VBASE_get1_by_user@plt>:
  41a4b0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a4b4:	ldr	x17, [x16, #2008]
  41a4b8:	add	x16, x16, #0x7d8
  41a4bc:	br	x17

000000000041a4c0 <SSL_CTX_set_srp_verify_param_callback@plt>:
  41a4c0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a4c4:	ldr	x17, [x16, #2016]
  41a4c8:	add	x16, x16, #0x7e0
  41a4cc:	br	x17

000000000041a4d0 <TS_RESP_print_bio@plt>:
  41a4d0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a4d4:	ldr	x17, [x16, #2024]
  41a4d8:	add	x16, x16, #0x7e8
  41a4dc:	br	x17

000000000041a4e0 <X509_VERIFY_PARAM_set1_ip_asc@plt>:
  41a4e0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a4e4:	ldr	x17, [x16, #2032]
  41a4e8:	add	x16, x16, #0x7f0
  41a4ec:	br	x17

000000000041a4f0 <CMS_EncryptedData_decrypt@plt>:
  41a4f0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a4f4:	ldr	x17, [x16, #2040]
  41a4f8:	add	x16, x16, #0x7f8
  41a4fc:	br	x17

000000000041a500 <EC_KEY_set_enc_flags@plt>:
  41a500:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a504:	ldr	x17, [x16, #2048]
  41a508:	add	x16, x16, #0x800
  41a50c:	br	x17

000000000041a510 <SSL_set_SSL_CTX@plt>:
  41a510:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a514:	ldr	x17, [x16, #2056]
  41a518:	add	x16, x16, #0x808
  41a51c:	br	x17

000000000041a520 <TS_MSG_IMPRINT_free@plt>:
  41a520:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a524:	ldr	x17, [x16, #2064]
  41a528:	add	x16, x16, #0x810
  41a52c:	br	x17

000000000041a530 <CMS_add1_signer@plt>:
  41a530:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a534:	ldr	x17, [x16, #2072]
  41a538:	add	x16, x16, #0x818
  41a53c:	br	x17

000000000041a540 <PEM_X509_INFO_read_bio@plt>:
  41a540:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a544:	ldr	x17, [x16, #2080]
  41a548:	add	x16, x16, #0x820
  41a54c:	br	x17

000000000041a550 <EVP_CIPHER_key_length@plt>:
  41a550:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a554:	ldr	x17, [x16, #2088]
  41a558:	add	x16, x16, #0x828
  41a55c:	br	x17

000000000041a560 <PKCS7_get0_signers@plt>:
  41a560:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a564:	ldr	x17, [x16, #2096]
  41a568:	add	x16, x16, #0x830
  41a56c:	br	x17

000000000041a570 <HMAC_Update@plt>:
  41a570:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a574:	ldr	x17, [x16, #2104]
  41a578:	add	x16, x16, #0x838
  41a57c:	br	x17

000000000041a580 <UI_method_set_closer@plt>:
  41a580:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a584:	ldr	x17, [x16, #2112]
  41a588:	add	x16, x16, #0x840
  41a58c:	br	x17

000000000041a590 <PKCS12_unpack_p7encdata@plt>:
  41a590:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a594:	ldr	x17, [x16, #2120]
  41a598:	add	x16, x16, #0x848
  41a59c:	br	x17

000000000041a5a0 <CMS_ContentInfo_free@plt>:
  41a5a0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a5a4:	ldr	x17, [x16, #2128]
  41a5a8:	add	x16, x16, #0x850
  41a5ac:	br	x17

000000000041a5b0 <EVP_PKEY_encrypt_init@plt>:
  41a5b0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a5b4:	ldr	x17, [x16, #2136]
  41a5b8:	add	x16, x16, #0x858
  41a5bc:	br	x17

000000000041a5c0 <PEM_read_bio_DSAparams@plt>:
  41a5c0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a5c4:	ldr	x17, [x16, #2144]
  41a5c8:	add	x16, x16, #0x860
  41a5cc:	br	x17

000000000041a5d0 <SSL_get_session@plt>:
  41a5d0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a5d4:	ldr	x17, [x16, #2152]
  41a5d8:	add	x16, x16, #0x868
  41a5dc:	br	x17

000000000041a5e0 <SSL_dane_tlsa_add@plt>:
  41a5e0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a5e4:	ldr	x17, [x16, #2160]
  41a5e8:	add	x16, x16, #0x870
  41a5ec:	br	x17

000000000041a5f0 <EVP_read_pw_string@plt>:
  41a5f0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a5f4:	ldr	x17, [x16, #2168]
  41a5f8:	add	x16, x16, #0x878
  41a5fc:	br	x17

000000000041a600 <EVP_PKEY_sign_init@plt>:
  41a600:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a604:	ldr	x17, [x16, #2176]
  41a608:	add	x16, x16, #0x880
  41a60c:	br	x17

000000000041a610 <SMIME_write_PKCS7@plt>:
  41a610:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a614:	ldr	x17, [x16, #2184]
  41a618:	add	x16, x16, #0x888
  41a61c:	br	x17

000000000041a620 <X509_INFO_free@plt>:
  41a620:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a624:	ldr	x17, [x16, #2192]
  41a628:	add	x16, x16, #0x890
  41a62c:	br	x17

000000000041a630 <BN_generate_prime_ex@plt>:
  41a630:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a634:	ldr	x17, [x16, #2200]
  41a638:	add	x16, x16, #0x898
  41a63c:	br	x17

000000000041a640 <SSL_verify_client_post_handshake@plt>:
  41a640:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a644:	ldr	x17, [x16, #2208]
  41a648:	add	x16, x16, #0x8a0
  41a64c:	br	x17

000000000041a650 <ASN1_UNIVERSALSTRING_to_string@plt>:
  41a650:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a654:	ldr	x17, [x16, #2216]
  41a658:	add	x16, x16, #0x8a8
  41a65c:	br	x17

000000000041a660 <SSL_CTX_set_psk_server_callback@plt>:
  41a660:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a664:	ldr	x17, [x16, #2224]
  41a668:	add	x16, x16, #0x8b0
  41a66c:	br	x17

000000000041a670 <X509_OBJECT_get0_X509@plt>:
  41a670:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a674:	ldr	x17, [x16, #2232]
  41a678:	add	x16, x16, #0x8b8
  41a67c:	br	x17

000000000041a680 <SSL_CIPHER_find@plt>:
  41a680:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a684:	ldr	x17, [x16, #2240]
  41a688:	add	x16, x16, #0x8c0
  41a68c:	br	x17

000000000041a690 <PKCS12_SAFEBAG_get0_p8inf@plt>:
  41a690:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a694:	ldr	x17, [x16, #2248]
  41a698:	add	x16, x16, #0x8c8
  41a69c:	br	x17

000000000041a6a0 <TS_STATUS_INFO_new@plt>:
  41a6a0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a6a4:	ldr	x17, [x16, #2256]
  41a6a8:	add	x16, x16, #0x8d0
  41a6ac:	br	x17

000000000041a6b0 <TS_REQ_free@plt>:
  41a6b0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a6b4:	ldr	x17, [x16, #2264]
  41a6b8:	add	x16, x16, #0x8d8
  41a6bc:	br	x17

000000000041a6c0 <fprintf@plt>:
  41a6c0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a6c4:	ldr	x17, [x16, #2272]
  41a6c8:	add	x16, x16, #0x8e0
  41a6cc:	br	x17

000000000041a6d0 <X509_VERIFY_PARAM_set_depth@plt>:
  41a6d0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a6d4:	ldr	x17, [x16, #2280]
  41a6d8:	add	x16, x16, #0x8e8
  41a6dc:	br	x17

000000000041a6e0 <SSL_write@plt>:
  41a6e0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a6e4:	ldr	x17, [x16, #2288]
  41a6e8:	add	x16, x16, #0x8f0
  41a6ec:	br	x17

000000000041a6f0 <i2b_PublicKey_bio@plt>:
  41a6f0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a6f4:	ldr	x17, [x16, #2296]
  41a6f8:	add	x16, x16, #0x8f8
  41a6fc:	br	x17

000000000041a700 <SSL_CTX_set_tlsext_use_srtp@plt>:
  41a700:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a704:	ldr	x17, [x16, #2304]
  41a708:	add	x16, x16, #0x900
  41a70c:	br	x17

000000000041a710 <EC_KEY_precompute_mult@plt>:
  41a710:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a714:	ldr	x17, [x16, #2312]
  41a718:	add	x16, x16, #0x908
  41a71c:	br	x17

000000000041a720 <d2i_ASN1_TYPE@plt>:
  41a720:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a724:	ldr	x17, [x16, #2320]
  41a728:	add	x16, x16, #0x910
  41a72c:	br	x17

000000000041a730 <ENGINE_get_first@plt>:
  41a730:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a734:	ldr	x17, [x16, #2328]
  41a738:	add	x16, x16, #0x918
  41a73c:	br	x17

000000000041a740 <TS_TST_INFO_free@plt>:
  41a740:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a744:	ldr	x17, [x16, #2336]
  41a748:	add	x16, x16, #0x920
  41a74c:	br	x17

000000000041a750 <BN_set_word@plt>:
  41a750:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a754:	ldr	x17, [x16, #2344]
  41a758:	add	x16, x16, #0x928
  41a75c:	br	x17

000000000041a760 <BIO_ADDRINFO_protocol@plt>:
  41a760:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a764:	ldr	x17, [x16, #2352]
  41a768:	add	x16, x16, #0x930
  41a76c:	br	x17

000000000041a770 <X509_NAME_hash_old@plt>:
  41a770:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a774:	ldr	x17, [x16, #2360]
  41a778:	add	x16, x16, #0x938
  41a77c:	br	x17

000000000041a780 <EVP_DigestSignInit@plt>:
  41a780:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a784:	ldr	x17, [x16, #2368]
  41a788:	add	x16, x16, #0x940
  41a78c:	br	x17

000000000041a790 <ENGINE_get_name@plt>:
  41a790:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a794:	ldr	x17, [x16, #2376]
  41a798:	add	x16, x16, #0x948
  41a79c:	br	x17

000000000041a7a0 <X509_VERIFY_PARAM_set_flags@plt>:
  41a7a0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a7a4:	ldr	x17, [x16, #2384]
  41a7a8:	add	x16, x16, #0x950
  41a7ac:	br	x17

000000000041a7b0 <memcpy@plt>:
  41a7b0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a7b4:	ldr	x17, [x16, #2392]
  41a7b8:	add	x16, x16, #0x958
  41a7bc:	br	x17

000000000041a7c0 <BUF_reverse@plt>:
  41a7c0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a7c4:	ldr	x17, [x16, #2400]
  41a7c8:	add	x16, x16, #0x960
  41a7cc:	br	x17

000000000041a7d0 <i2a_ASN1_OBJECT@plt>:
  41a7d0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a7d4:	ldr	x17, [x16, #2408]
  41a7d8:	add	x16, x16, #0x968
  41a7dc:	br	x17

000000000041a7e0 <SSL_session_reused@plt>:
  41a7e0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a7e4:	ldr	x17, [x16, #2416]
  41a7e8:	add	x16, x16, #0x970
  41a7ec:	br	x17

000000000041a7f0 <UI_add_verify_string@plt>:
  41a7f0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a7f4:	ldr	x17, [x16, #2424]
  41a7f8:	add	x16, x16, #0x978
  41a7fc:	br	x17

000000000041a800 <BN_bin2bn@plt>:
  41a800:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a804:	ldr	x17, [x16, #2432]
  41a808:	add	x16, x16, #0x980
  41a80c:	br	x17

000000000041a810 <ASYNC_WAIT_CTX_free@plt>:
  41a810:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a814:	ldr	x17, [x16, #2440]
  41a818:	add	x16, x16, #0x988
  41a81c:	br	x17

000000000041a820 <d2i_CMS_bio@plt>:
  41a820:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a824:	ldr	x17, [x16, #2448]
  41a828:	add	x16, x16, #0x990
  41a82c:	br	x17

000000000041a830 <X509_NAME_new@plt>:
  41a830:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a834:	ldr	x17, [x16, #2456]
  41a838:	add	x16, x16, #0x998
  41a83c:	br	x17

000000000041a840 <SSL_CTX_set_default_ctlog_list_file@plt>:
  41a840:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a844:	ldr	x17, [x16, #2464]
  41a848:	add	x16, x16, #0x9a0
  41a84c:	br	x17

000000000041a850 <EC_GROUP_method_of@plt>:
  41a850:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a854:	ldr	x17, [x16, #2472]
  41a858:	add	x16, x16, #0x9a8
  41a85c:	br	x17

000000000041a860 <BIO_s_accept@plt>:
  41a860:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a864:	ldr	x17, [x16, #2480]
  41a868:	add	x16, x16, #0x9b0
  41a86c:	br	x17

000000000041a870 <__ctype_b_loc@plt>:
  41a870:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a874:	ldr	x17, [x16, #2488]
  41a878:	add	x16, x16, #0x9b8
  41a87c:	br	x17

000000000041a880 <SSL_CTX_set_srp_client_pwd_callback@plt>:
  41a880:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a884:	ldr	x17, [x16, #2496]
  41a888:	add	x16, x16, #0x9c0
  41a88c:	br	x17

000000000041a890 <X509_EXTENSION_get_object@plt>:
  41a890:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a894:	ldr	x17, [x16, #2504]
  41a898:	add	x16, x16, #0x9c8
  41a89c:	br	x17

000000000041a8a0 <EVP_CIPHER_CTX_ctrl@plt>:
  41a8a0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a8a4:	ldr	x17, [x16, #2512]
  41a8a8:	add	x16, x16, #0x9d0
  41a8ac:	br	x17

000000000041a8b0 <X509_ALGOR_get0@plt>:
  41a8b0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a8b4:	ldr	x17, [x16, #2520]
  41a8b8:	add	x16, x16, #0x9d8
  41a8bc:	br	x17

000000000041a8c0 <X509_VERIFY_PARAM_set_time@plt>:
  41a8c0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a8c4:	ldr	x17, [x16, #2528]
  41a8c8:	add	x16, x16, #0x9e0
  41a8cc:	br	x17

000000000041a8d0 <OCSP_request_onereq_count@plt>:
  41a8d0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a8d4:	ldr	x17, [x16, #2536]
  41a8d8:	add	x16, x16, #0x9e8
  41a8dc:	br	x17

000000000041a8e0 <SSL_get_ciphers@plt>:
  41a8e0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a8e4:	ldr	x17, [x16, #2544]
  41a8e8:	add	x16, x16, #0x9f0
  41a8ec:	br	x17

000000000041a8f0 <BIO_f_nbio_test@plt>:
  41a8f0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a8f4:	ldr	x17, [x16, #2552]
  41a8f8:	add	x16, x16, #0x9f8
  41a8fc:	br	x17

000000000041a900 <EVP_DecryptInit_ex@plt>:
  41a900:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a904:	ldr	x17, [x16, #2560]
  41a908:	add	x16, x16, #0xa00
  41a90c:	br	x17

000000000041a910 <SSL_set_shutdown@plt>:
  41a910:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a914:	ldr	x17, [x16, #2568]
  41a918:	add	x16, x16, #0xa08
  41a91c:	br	x17

000000000041a920 <i2d_X509_REQ_bio@plt>:
  41a920:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a924:	ldr	x17, [x16, #2576]
  41a928:	add	x16, x16, #0xa10
  41a92c:	br	x17

000000000041a930 <BIO_puts@plt>:
  41a930:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a934:	ldr	x17, [x16, #2584]
  41a938:	add	x16, x16, #0xa18
  41a93c:	br	x17

000000000041a940 <symlink@plt>:
  41a940:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a944:	ldr	x17, [x16, #2592]
  41a948:	add	x16, x16, #0xa20
  41a94c:	br	x17

000000000041a950 <GENERAL_NAME_print@plt>:
  41a950:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a954:	ldr	x17, [x16, #2600]
  41a958:	add	x16, x16, #0xa28
  41a95c:	br	x17

000000000041a960 <EVP_get_digestbyname@plt>:
  41a960:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a964:	ldr	x17, [x16, #2608]
  41a968:	add	x16, x16, #0xa30
  41a96c:	br	x17

000000000041a970 <SSL_CTX_use_certificate_file@plt>:
  41a970:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a974:	ldr	x17, [x16, #2616]
  41a978:	add	x16, x16, #0xa38
  41a97c:	br	x17

000000000041a980 <EVP_PKEY_CTX_get_app_data@plt>:
  41a980:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a984:	ldr	x17, [x16, #2624]
  41a988:	add	x16, x16, #0xa40
  41a98c:	br	x17

000000000041a990 <BN_bn2dec@plt>:
  41a990:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a994:	ldr	x17, [x16, #2632]
  41a998:	add	x16, x16, #0xa48
  41a99c:	br	x17

000000000041a9a0 <UI_method_get_opener@plt>:
  41a9a0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a9a4:	ldr	x17, [x16, #2640]
  41a9a8:	add	x16, x16, #0xa50
  41a9ac:	br	x17

000000000041a9b0 <BIO_s_null@plt>:
  41a9b0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a9b4:	ldr	x17, [x16, #2648]
  41a9b8:	add	x16, x16, #0xa58
  41a9bc:	br	x17

000000000041a9c0 <UI_get0_user_data@plt>:
  41a9c0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a9c4:	ldr	x17, [x16, #2656]
  41a9c8:	add	x16, x16, #0xa60
  41a9cc:	br	x17

000000000041a9d0 <EC_GROUP_free@plt>:
  41a9d0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a9d4:	ldr	x17, [x16, #2664]
  41a9d8:	add	x16, x16, #0xa68
  41a9dc:	br	x17

000000000041a9e0 <BIO_s_connect@plt>:
  41a9e0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a9e4:	ldr	x17, [x16, #2672]
  41a9e8:	add	x16, x16, #0xa70
  41a9ec:	br	x17

000000000041a9f0 <OCSP_onereq_get0_id@plt>:
  41a9f0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a9f4:	ldr	x17, [x16, #2680]
  41a9f8:	add	x16, x16, #0xa78
  41a9fc:	br	x17

000000000041aa00 <SHA256@plt>:
  41aa00:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa04:	ldr	x17, [x16, #2688]
  41aa08:	add	x16, x16, #0xa80
  41aa0c:	br	x17

000000000041aa10 <OCSP_resp_get0_signature@plt>:
  41aa10:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa14:	ldr	x17, [x16, #2696]
  41aa18:	add	x16, x16, #0xa88
  41aa1c:	br	x17

000000000041aa20 <PEM_read_bio_X509_CRL@plt>:
  41aa20:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa24:	ldr	x17, [x16, #2704]
  41aa28:	add	x16, x16, #0xa90
  41aa2c:	br	x17

000000000041aa30 <ASN1_INTEGER_to_BN@plt>:
  41aa30:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa34:	ldr	x17, [x16, #2712]
  41aa38:	add	x16, x16, #0xa98
  41aa3c:	br	x17

000000000041aa40 <EVP_PKEY_base_id@plt>:
  41aa40:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa44:	ldr	x17, [x16, #2720]
  41aa48:	add	x16, x16, #0xaa0
  41aa4c:	br	x17

000000000041aa50 <SSL_is_server@plt>:
  41aa50:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa54:	ldr	x17, [x16, #2728]
  41aa58:	add	x16, x16, #0xaa8
  41aa5c:	br	x17

000000000041aa60 <CMS_get1_certs@plt>:
  41aa60:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa64:	ldr	x17, [x16, #2736]
  41aa68:	add	x16, x16, #0xab0
  41aa6c:	br	x17

000000000041aa70 <BIO_set_callback@plt>:
  41aa70:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa74:	ldr	x17, [x16, #2744]
  41aa78:	add	x16, x16, #0xab8
  41aa7c:	br	x17

000000000041aa80 <EC_KEY_set_group@plt>:
  41aa80:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa84:	ldr	x17, [x16, #2752]
  41aa88:	add	x16, x16, #0xac0
  41aa8c:	br	x17

000000000041aa90 <BIO_push@plt>:
  41aa90:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa94:	ldr	x17, [x16, #2760]
  41aa98:	add	x16, x16, #0xac8
  41aa9c:	br	x17

000000000041aaa0 <SSL_CONF_CTX_new@plt>:
  41aaa0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aaa4:	ldr	x17, [x16, #2768]
  41aaa8:	add	x16, x16, #0xad0
  41aaac:	br	x17

000000000041aab0 <X509V3_EXT_CRL_add_nconf@plt>:
  41aab0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aab4:	ldr	x17, [x16, #2776]
  41aab8:	add	x16, x16, #0xad8
  41aabc:	br	x17

000000000041aac0 <EVP_PKEY_id@plt>:
  41aac0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aac4:	ldr	x17, [x16, #2784]
  41aac8:	add	x16, x16, #0xae0
  41aacc:	br	x17

000000000041aad0 <SRP_get_default_gN@plt>:
  41aad0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aad4:	ldr	x17, [x16, #2792]
  41aad8:	add	x16, x16, #0xae8
  41aadc:	br	x17

000000000041aae0 <OSSL_STORE_INFO_get0_NAME_description@plt>:
  41aae0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aae4:	ldr	x17, [x16, #2800]
  41aae8:	add	x16, x16, #0xaf0
  41aaec:	br	x17

000000000041aaf0 <X509_reject_clear@plt>:
  41aaf0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aaf4:	ldr	x17, [x16, #2808]
  41aaf8:	add	x16, x16, #0xaf8
  41aafc:	br	x17

000000000041ab00 <CMS_add1_recipient_cert@plt>:
  41ab00:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab04:	ldr	x17, [x16, #2816]
  41ab08:	add	x16, x16, #0xb00
  41ab0c:	br	x17

000000000041ab10 <EC_curve_nid2nist@plt>:
  41ab10:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab14:	ldr	x17, [x16, #2824]
  41ab18:	add	x16, x16, #0xb08
  41ab1c:	br	x17

000000000041ab20 <strncpy@plt>:
  41ab20:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab24:	ldr	x17, [x16, #2832]
  41ab28:	add	x16, x16, #0xb10
  41ab2c:	br	x17

000000000041ab30 <PEM_write_bio_X509@plt>:
  41ab30:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab34:	ldr	x17, [x16, #2840]
  41ab38:	add	x16, x16, #0xb18
  41ab3c:	br	x17

000000000041ab40 <ENGINE_ctrl_cmd@plt>:
  41ab40:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab44:	ldr	x17, [x16, #2848]
  41ab48:	add	x16, x16, #0xb20
  41ab4c:	br	x17

000000000041ab50 <OPENSSL_die@plt>:
  41ab50:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab54:	ldr	x17, [x16, #2856]
  41ab58:	add	x16, x16, #0xb28
  41ab5c:	br	x17

000000000041ab60 <UI_ctrl@plt>:
  41ab60:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab64:	ldr	x17, [x16, #2864]
  41ab68:	add	x16, x16, #0xb30
  41ab6c:	br	x17

000000000041ab70 <RC2_cbc_encrypt@plt>:
  41ab70:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab74:	ldr	x17, [x16, #2872]
  41ab78:	add	x16, x16, #0xb38
  41ab7c:	br	x17

000000000041ab80 <SSL_state_string_long@plt>:
  41ab80:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab84:	ldr	x17, [x16, #2880]
  41ab88:	add	x16, x16, #0xb40
  41ab8c:	br	x17

000000000041ab90 <SSL_get0_alpn_selected@plt>:
  41ab90:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab94:	ldr	x17, [x16, #2888]
  41ab98:	add	x16, x16, #0xb48
  41ab9c:	br	x17

000000000041aba0 <OCSP_REQ_CTX_free@plt>:
  41aba0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aba4:	ldr	x17, [x16, #2896]
  41aba8:	add	x16, x16, #0xb50
  41abac:	br	x17

000000000041abb0 <EVP_PKEY_get1_DSA@plt>:
  41abb0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41abb4:	ldr	x17, [x16, #2904]
  41abb8:	add	x16, x16, #0xb58
  41abbc:	br	x17

000000000041abc0 <exit@plt>:
  41abc0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41abc4:	ldr	x17, [x16, #2912]
  41abc8:	add	x16, x16, #0xb60
  41abcc:	br	x17

000000000041abd0 <X509_VERIFY_PARAM_lookup@plt>:
  41abd0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41abd4:	ldr	x17, [x16, #2920]
  41abd8:	add	x16, x16, #0xb68
  41abdc:	br	x17

000000000041abe0 <DTLS_server_method@plt>:
  41abe0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41abe4:	ldr	x17, [x16, #2928]
  41abe8:	add	x16, x16, #0xb70
  41abec:	br	x17

000000000041abf0 <TS_RESP_CTX_new@plt>:
  41abf0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41abf4:	ldr	x17, [x16, #2936]
  41abf8:	add	x16, x16, #0xb78
  41abfc:	br	x17

000000000041ac00 <UI_set_result@plt>:
  41ac00:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac04:	ldr	x17, [x16, #2944]
  41ac08:	add	x16, x16, #0xb80
  41ac0c:	br	x17

000000000041ac10 <X509_NAME_get_entry@plt>:
  41ac10:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac14:	ldr	x17, [x16, #2952]
  41ac18:	add	x16, x16, #0xb88
  41ac1c:	br	x17

000000000041ac20 <DSA_generate_key@plt>:
  41ac20:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac24:	ldr	x17, [x16, #2960]
  41ac28:	add	x16, x16, #0xb90
  41ac2c:	br	x17

000000000041ac30 <i2d_TS_REQ_bio@plt>:
  41ac30:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac34:	ldr	x17, [x16, #2968]
  41ac38:	add	x16, x16, #0xb98
  41ac3c:	br	x17

000000000041ac40 <OCSP_resp_find_status@plt>:
  41ac40:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac44:	ldr	x17, [x16, #2976]
  41ac48:	add	x16, x16, #0xba0
  41ac4c:	br	x17

000000000041ac50 <EVP_md5@plt>:
  41ac50:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac54:	ldr	x17, [x16, #2984]
  41ac58:	add	x16, x16, #0xba8
  41ac5c:	br	x17

000000000041ac60 <BN_num_bits@plt>:
  41ac60:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac64:	ldr	x17, [x16, #2992]
  41ac68:	add	x16, x16, #0xbb0
  41ac6c:	br	x17

000000000041ac70 <SSL_key_update@plt>:
  41ac70:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac74:	ldr	x17, [x16, #3000]
  41ac78:	add	x16, x16, #0xbb8
  41ac7c:	br	x17

000000000041ac80 <EVP_PKEY_print_private@plt>:
  41ac80:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac84:	ldr	x17, [x16, #3008]
  41ac88:	add	x16, x16, #0xbc0
  41ac8c:	br	x17

000000000041ac90 <X509_issuer_name_hash_old@plt>:
  41ac90:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac94:	ldr	x17, [x16, #3016]
  41ac98:	add	x16, x16, #0xbc8
  41ac9c:	br	x17

000000000041aca0 <EVP_MD_size@plt>:
  41aca0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aca4:	ldr	x17, [x16, #3024]
  41aca8:	add	x16, x16, #0xbd0
  41acac:	br	x17

000000000041acb0 <OCSP_check_nonce@plt>:
  41acb0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41acb4:	ldr	x17, [x16, #3032]
  41acb8:	add	x16, x16, #0xbd8
  41acbc:	br	x17

000000000041acc0 <strrchr@plt>:
  41acc0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41acc4:	ldr	x17, [x16, #3040]
  41acc8:	add	x16, x16, #0xbe0
  41accc:	br	x17

000000000041acd0 <BIO_callback_ctrl@plt>:
  41acd0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41acd4:	ldr	x17, [x16, #3048]
  41acd8:	add	x16, x16, #0xbe8
  41acdc:	br	x17

000000000041ace0 <NETSCAPE_SPKI_sign@plt>:
  41ace0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ace4:	ldr	x17, [x16, #3056]
  41ace8:	add	x16, x16, #0xbf0
  41acec:	br	x17

000000000041acf0 <BIO_lookup_ex@plt>:
  41acf0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41acf4:	ldr	x17, [x16, #3064]
  41acf8:	add	x16, x16, #0xbf8
  41acfc:	br	x17

000000000041ad00 <OSSL_STORE_SEARCH_by_key_fingerprint@plt>:
  41ad00:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad04:	ldr	x17, [x16, #3072]
  41ad08:	add	x16, x16, #0xc00
  41ad0c:	br	x17

000000000041ad10 <BIO_get_callback_arg@plt>:
  41ad10:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad14:	ldr	x17, [x16, #3080]
  41ad18:	add	x16, x16, #0xc08
  41ad1c:	br	x17

000000000041ad20 <X509_NAME_ENTRY_get_data@plt>:
  41ad20:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad24:	ldr	x17, [x16, #3088]
  41ad28:	add	x16, x16, #0xc10
  41ad2c:	br	x17

000000000041ad30 <SSL_CTX_ctrl@plt>:
  41ad30:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad34:	ldr	x17, [x16, #3096]
  41ad38:	add	x16, x16, #0xc18
  41ad3c:	br	x17

000000000041ad40 <SSL_get1_supported_ciphers@plt>:
  41ad40:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad44:	ldr	x17, [x16, #3104]
  41ad48:	add	x16, x16, #0xc20
  41ad4c:	br	x17

000000000041ad50 <X509_to_X509_REQ@plt>:
  41ad50:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad54:	ldr	x17, [x16, #3112]
  41ad58:	add	x16, x16, #0xc28
  41ad5c:	br	x17

000000000041ad60 <OSSL_STORE_INFO_get0_NAME@plt>:
  41ad60:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad64:	ldr	x17, [x16, #3120]
  41ad68:	add	x16, x16, #0xc30
  41ad6c:	br	x17

000000000041ad70 <X509_STORE_new@plt>:
  41ad70:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad74:	ldr	x17, [x16, #3128]
  41ad78:	add	x16, x16, #0xc38
  41ad7c:	br	x17

000000000041ad80 <UI_destroy_method@plt>:
  41ad80:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad84:	ldr	x17, [x16, #3136]
  41ad88:	add	x16, x16, #0xc40
  41ad8c:	br	x17

000000000041ad90 <OPENSSL_cipher_name@plt>:
  41ad90:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad94:	ldr	x17, [x16, #3144]
  41ad98:	add	x16, x16, #0xc48
  41ad9c:	br	x17

000000000041ada0 <SSL_SESSION_print@plt>:
  41ada0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ada4:	ldr	x17, [x16, #3152]
  41ada8:	add	x16, x16, #0xc50
  41adac:	br	x17

000000000041adb0 <X509_REQ_add1_attr_by_NID@plt>:
  41adb0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41adb4:	ldr	x17, [x16, #3160]
  41adb8:	add	x16, x16, #0xc58
  41adbc:	br	x17

000000000041adc0 <DH_check@plt>:
  41adc0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41adc4:	ldr	x17, [x16, #3168]
  41adc8:	add	x16, x16, #0xc60
  41adcc:	br	x17

000000000041add0 <SSL_CTX_set_default_read_buffer_len@plt>:
  41add0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41add4:	ldr	x17, [x16, #3176]
  41add8:	add	x16, x16, #0xc68
  41addc:	br	x17

000000000041ade0 <ENGINE_get_RAND@plt>:
  41ade0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ade4:	ldr	x17, [x16, #3184]
  41ade8:	add	x16, x16, #0xc70
  41adec:	br	x17

000000000041adf0 <SSL_set_post_handshake_auth@plt>:
  41adf0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41adf4:	ldr	x17, [x16, #3192]
  41adf8:	add	x16, x16, #0xc78
  41adfc:	br	x17

000000000041ae00 <BIO_sock_should_retry@plt>:
  41ae00:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae04:	ldr	x17, [x16, #3200]
  41ae08:	add	x16, x16, #0xc80
  41ae0c:	br	x17

000000000041ae10 <select@plt>:
  41ae10:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae14:	ldr	x17, [x16, #3208]
  41ae18:	add	x16, x16, #0xc88
  41ae1c:	br	x17

000000000041ae20 <NETSCAPE_SPKI_get_pubkey@plt>:
  41ae20:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae24:	ldr	x17, [x16, #3216]
  41ae28:	add	x16, x16, #0xc90
  41ae2c:	br	x17

000000000041ae30 <SSL_CTX_get_security_callback@plt>:
  41ae30:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae34:	ldr	x17, [x16, #3224]
  41ae38:	add	x16, x16, #0xc98
  41ae3c:	br	x17

000000000041ae40 <SSL_get0_next_proto_negotiated@plt>:
  41ae40:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae44:	ldr	x17, [x16, #3232]
  41ae48:	add	x16, x16, #0xca0
  41ae4c:	br	x17

000000000041ae50 <SSL_check_chain@plt>:
  41ae50:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae54:	ldr	x17, [x16, #3240]
  41ae58:	add	x16, x16, #0xca8
  41ae5c:	br	x17

000000000041ae60 <SSL_CTX_set_max_early_data@plt>:
  41ae60:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae64:	ldr	x17, [x16, #3248]
  41ae68:	add	x16, x16, #0xcb0
  41ae6c:	br	x17

000000000041ae70 <RSA_verify@plt>:
  41ae70:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae74:	ldr	x17, [x16, #3256]
  41ae78:	add	x16, x16, #0xcb8
  41ae7c:	br	x17

000000000041ae80 <PEM_write_bio_RSA_PUBKEY@plt>:
  41ae80:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae84:	ldr	x17, [x16, #3264]
  41ae88:	add	x16, x16, #0xcc0
  41ae8c:	br	x17

000000000041ae90 <sleep@plt>:
  41ae90:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae94:	ldr	x17, [x16, #3272]
  41ae98:	add	x16, x16, #0xcc8
  41ae9c:	br	x17

000000000041aea0 <OCSP_REQUEST_free@plt>:
  41aea0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aea4:	ldr	x17, [x16, #3280]
  41aea8:	add	x16, x16, #0xcd0
  41aeac:	br	x17

000000000041aeb0 <SSL_SESSION_up_ref@plt>:
  41aeb0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aeb4:	ldr	x17, [x16, #3288]
  41aeb8:	add	x16, x16, #0xcd8
  41aebc:	br	x17

000000000041aec0 <NETSCAPE_SPKI_b64_decode@plt>:
  41aec0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aec4:	ldr	x17, [x16, #3296]
  41aec8:	add	x16, x16, #0xce0
  41aecc:	br	x17

000000000041aed0 <PBKDF2PARAM_free@plt>:
  41aed0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aed4:	ldr	x17, [x16, #3304]
  41aed8:	add	x16, x16, #0xce8
  41aedc:	br	x17

000000000041aee0 <PEM_read_bio_PKCS7@plt>:
  41aee0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aee4:	ldr	x17, [x16, #3312]
  41aee8:	add	x16, x16, #0xcf0
  41aeec:	br	x17

000000000041aef0 <CRYPTO_malloc@plt>:
  41aef0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aef4:	ldr	x17, [x16, #3320]
  41aef8:	add	x16, x16, #0xcf8
  41aefc:	br	x17

000000000041af00 <shutdown@plt>:
  41af00:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af04:	ldr	x17, [x16, #3328]
  41af08:	add	x16, x16, #0xd00
  41af0c:	br	x17

000000000041af10 <OPENSSL_LH_free@plt>:
  41af10:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af14:	ldr	x17, [x16, #3336]
  41af18:	add	x16, x16, #0xd08
  41af1c:	br	x17

000000000041af20 <X509_getm_notAfter@plt>:
  41af20:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af24:	ldr	x17, [x16, #3344]
  41af28:	add	x16, x16, #0xd10
  41af2c:	br	x17

000000000041af30 <CRYPTO_strdup@plt>:
  41af30:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af34:	ldr	x17, [x16, #3352]
  41af38:	add	x16, x16, #0xd18
  41af3c:	br	x17

000000000041af40 <i2d_DSAPrivateKey_bio@plt>:
  41af40:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af44:	ldr	x17, [x16, #3360]
  41af48:	add	x16, x16, #0xd20
  41af4c:	br	x17

000000000041af50 <ASN1_STRING_get0_data@plt>:
  41af50:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af54:	ldr	x17, [x16, #3368]
  41af58:	add	x16, x16, #0xd28
  41af5c:	br	x17

000000000041af60 <EVP_DigestUpdate@plt>:
  41af60:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af64:	ldr	x17, [x16, #3376]
  41af68:	add	x16, x16, #0xd30
  41af6c:	br	x17

000000000041af70 <DH_new@plt>:
  41af70:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af74:	ldr	x17, [x16, #3384]
  41af78:	add	x16, x16, #0xd38
  41af7c:	br	x17

000000000041af80 <SSL_CTX_add_client_custom_ext@plt>:
  41af80:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af84:	ldr	x17, [x16, #3392]
  41af88:	add	x16, x16, #0xd40
  41af8c:	br	x17

000000000041af90 <TS_REQ_set_version@plt>:
  41af90:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af94:	ldr	x17, [x16, #3400]
  41af98:	add	x16, x16, #0xd48
  41af9c:	br	x17

000000000041afa0 <strstr@plt>:
  41afa0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41afa4:	ldr	x17, [x16, #3408]
  41afa8:	add	x16, x16, #0xd50
  41afac:	br	x17

000000000041afb0 <ASN1_ITEM_lookup@plt>:
  41afb0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41afb4:	ldr	x17, [x16, #3416]
  41afb8:	add	x16, x16, #0xd58
  41afbc:	br	x17

000000000041afc0 <UI_get_string_type@plt>:
  41afc0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41afc4:	ldr	x17, [x16, #3424]
  41afc8:	add	x16, x16, #0xd60
  41afcc:	br	x17

000000000041afd0 <SSL_read_early_data@plt>:
  41afd0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41afd4:	ldr	x17, [x16, #3432]
  41afd8:	add	x16, x16, #0xd68
  41afdc:	br	x17

000000000041afe0 <EC_KEY_print@plt>:
  41afe0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41afe4:	ldr	x17, [x16, #3440]
  41afe8:	add	x16, x16, #0xd70
  41afec:	br	x17

000000000041aff0 <SSL_CIPHER_get_name@plt>:
  41aff0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aff4:	ldr	x17, [x16, #3448]
  41aff8:	add	x16, x16, #0xd78
  41affc:	br	x17

000000000041b000 <PKCS7_to_TS_TST_INFO@plt>:
  41b000:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b004:	ldr	x17, [x16, #3456]
  41b008:	add	x16, x16, #0xd80
  41b00c:	br	x17

000000000041b010 <OCSP_basic_add1_status@plt>:
  41b010:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b014:	ldr	x17, [x16, #3464]
  41b018:	add	x16, x16, #0xd88
  41b01c:	br	x17

000000000041b020 <i2d_DSAparams@plt>:
  41b020:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b024:	ldr	x17, [x16, #3472]
  41b028:	add	x16, x16, #0xd90
  41b02c:	br	x17

000000000041b030 <SSL_CTX_set_recv_max_early_data@plt>:
  41b030:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b034:	ldr	x17, [x16, #3480]
  41b038:	add	x16, x16, #0xd98
  41b03c:	br	x17

000000000041b040 <_exit@plt>:
  41b040:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b044:	ldr	x17, [x16, #3488]
  41b048:	add	x16, x16, #0xda0
  41b04c:	br	x17

000000000041b050 <X509_time_adj_ex@plt>:
  41b050:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b054:	ldr	x17, [x16, #3496]
  41b058:	add	x16, x16, #0xda8
  41b05c:	br	x17

000000000041b060 <EC_KEY_get0_group@plt>:
  41b060:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b064:	ldr	x17, [x16, #3504]
  41b068:	add	x16, x16, #0xdb0
  41b06c:	br	x17

000000000041b070 <OpenSSL_version_num@plt>:
  41b070:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b074:	ldr	x17, [x16, #3512]
  41b078:	add	x16, x16, #0xdb8
  41b07c:	br	x17

000000000041b080 <X509_cmp_time@plt>:
  41b080:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b084:	ldr	x17, [x16, #3520]
  41b088:	add	x16, x16, #0xdc0
  41b08c:	br	x17

000000000041b090 <ENGINE_load_private_key@plt>:
  41b090:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b094:	ldr	x17, [x16, #3528]
  41b098:	add	x16, x16, #0xdc8
  41b09c:	br	x17

000000000041b0a0 <OPENSSL_sk_new_null@plt>:
  41b0a0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b0a4:	ldr	x17, [x16, #3536]
  41b0a8:	add	x16, x16, #0xdd0
  41b0ac:	br	x17

000000000041b0b0 <OPENSSL_LH_new@plt>:
  41b0b0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b0b4:	ldr	x17, [x16, #3544]
  41b0b8:	add	x16, x16, #0xdd8
  41b0bc:	br	x17

000000000041b0c0 <BIO_gets@plt>:
  41b0c0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b0c4:	ldr	x17, [x16, #3552]
  41b0c8:	add	x16, x16, #0xde0
  41b0cc:	br	x17

000000000041b0d0 <UI_method_get_closer@plt>:
  41b0d0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b0d4:	ldr	x17, [x16, #3560]
  41b0d8:	add	x16, x16, #0xde8
  41b0dc:	br	x17

000000000041b0e0 <TXT_DB_insert@plt>:
  41b0e0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b0e4:	ldr	x17, [x16, #3568]
  41b0e8:	add	x16, x16, #0xdf0
  41b0ec:	br	x17

000000000041b0f0 <DSA_get0_key@plt>:
  41b0f0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b0f4:	ldr	x17, [x16, #3576]
  41b0f8:	add	x16, x16, #0xdf8
  41b0fc:	br	x17

000000000041b100 <BIO_s_file@plt>:
  41b100:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b104:	ldr	x17, [x16, #3584]
  41b108:	add	x16, x16, #0xe00
  41b10c:	br	x17

000000000041b110 <SSL_select_next_proto@plt>:
  41b110:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b114:	ldr	x17, [x16, #3592]
  41b118:	add	x16, x16, #0xe08
  41b11c:	br	x17

000000000041b120 <BN_cmp@plt>:
  41b120:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b124:	ldr	x17, [x16, #3600]
  41b128:	add	x16, x16, #0xe10
  41b12c:	br	x17

000000000041b130 <X509_EXTENSION_free@plt>:
  41b130:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b134:	ldr	x17, [x16, #3608]
  41b138:	add	x16, x16, #0xe18
  41b13c:	br	x17

000000000041b140 <X509_LOOKUP_file@plt>:
  41b140:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b144:	ldr	x17, [x16, #3616]
  41b148:	add	x16, x16, #0xe20
  41b14c:	br	x17

000000000041b150 <DSA_set0_key@plt>:
  41b150:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b154:	ldr	x17, [x16, #3624]
  41b158:	add	x16, x16, #0xe28
  41b15c:	br	x17

000000000041b160 <BIO_new_file@plt>:
  41b160:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b164:	ldr	x17, [x16, #3632]
  41b168:	add	x16, x16, #0xe30
  41b16c:	br	x17

000000000041b170 <UI_get_input_flags@plt>:
  41b170:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b174:	ldr	x17, [x16, #3640]
  41b178:	add	x16, x16, #0xe38
  41b17c:	br	x17

000000000041b180 <CRYPTO_free@plt>:
  41b180:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b184:	ldr	x17, [x16, #3648]
  41b188:	add	x16, x16, #0xe40
  41b18c:	br	x17

000000000041b190 <X509V3_set_ctx@plt>:
  41b190:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b194:	ldr	x17, [x16, #3656]
  41b198:	add	x16, x16, #0xe48
  41b19c:	br	x17

000000000041b1a0 <DES_ncbc_encrypt@plt>:
  41b1a0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b1a4:	ldr	x17, [x16, #3664]
  41b1a8:	add	x16, x16, #0xe50
  41b1ac:	br	x17

000000000041b1b0 <dup@plt>:
  41b1b0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b1b4:	ldr	x17, [x16, #3672]
  41b1b8:	add	x16, x16, #0xe58
  41b1bc:	br	x17

000000000041b1c0 <SSL_CONF_CTX_free@plt>:
  41b1c0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b1c4:	ldr	x17, [x16, #3680]
  41b1c8:	add	x16, x16, #0xe60
  41b1cc:	br	x17

000000000041b1d0 <BIO_listen@plt>:
  41b1d0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b1d4:	ldr	x17, [x16, #3688]
  41b1d8:	add	x16, x16, #0xe68
  41b1dc:	br	x17

000000000041b1e0 <CONF_load@plt>:
  41b1e0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b1e4:	ldr	x17, [x16, #3696]
  41b1e8:	add	x16, x16, #0xe70
  41b1ec:	br	x17

000000000041b1f0 <BUF_MEM_grow@plt>:
  41b1f0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b1f4:	ldr	x17, [x16, #3704]
  41b1f8:	add	x16, x16, #0xe78
  41b1fc:	br	x17

000000000041b200 <BN_add_word@plt>:
  41b200:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b204:	ldr	x17, [x16, #3712]
  41b208:	add	x16, x16, #0xe80
  41b20c:	br	x17

000000000041b210 <PEM_read_bio_PKCS8@plt>:
  41b210:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b214:	ldr	x17, [x16, #3720]
  41b218:	add	x16, x16, #0xe88
  41b21c:	br	x17

000000000041b220 <CMS_verify@plt>:
  41b220:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b224:	ldr	x17, [x16, #3728]
  41b228:	add	x16, x16, #0xe90
  41b22c:	br	x17

000000000041b230 <OSSL_STORE_open@plt>:
  41b230:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b234:	ldr	x17, [x16, #3736]
  41b238:	add	x16, x16, #0xe98
  41b23c:	br	x17

000000000041b240 <PEM_write_bio_PKCS8_PRIV_KEY_INFO@plt>:
  41b240:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b244:	ldr	x17, [x16, #3744]
  41b248:	add	x16, x16, #0xea0
  41b24c:	br	x17

000000000041b250 <X509_PURPOSE_get_id@plt>:
  41b250:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b254:	ldr	x17, [x16, #3752]
  41b258:	add	x16, x16, #0xea8
  41b25c:	br	x17

000000000041b260 <i2d_X509_PUBKEY@plt>:
  41b260:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b264:	ldr	x17, [x16, #3760]
  41b268:	add	x16, x16, #0xeb0
  41b26c:	br	x17

000000000041b270 <X509_NAME_add_entry_by_NID@plt>:
  41b270:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b274:	ldr	x17, [x16, #3768]
  41b278:	add	x16, x16, #0xeb8
  41b27c:	br	x17

000000000041b280 <TS_RESP_verify_token@plt>:
  41b280:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b284:	ldr	x17, [x16, #3776]
  41b288:	add	x16, x16, #0xec0
  41b28c:	br	x17

000000000041b290 <SSL_new@plt>:
  41b290:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b294:	ldr	x17, [x16, #3784]
  41b298:	add	x16, x16, #0xec8
  41b29c:	br	x17

000000000041b2a0 <TS_VERIFY_CTX_set_data@plt>:
  41b2a0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b2a4:	ldr	x17, [x16, #3792]
  41b2a8:	add	x16, x16, #0xed0
  41b2ac:	br	x17

000000000041b2b0 <RSA_size@plt>:
  41b2b0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b2b4:	ldr	x17, [x16, #3800]
  41b2b8:	add	x16, x16, #0xed8
  41b2bc:	br	x17

000000000041b2c0 <EVP_DigestFinal_ex@plt>:
  41b2c0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b2c4:	ldr	x17, [x16, #3808]
  41b2c8:	add	x16, x16, #0xee0
  41b2cc:	br	x17

000000000041b2d0 <d2i_X509_REQ_bio@plt>:
  41b2d0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b2d4:	ldr	x17, [x16, #3816]
  41b2d8:	add	x16, x16, #0xee8
  41b2dc:	br	x17

000000000041b2e0 <d2i_PKCS7_bio@plt>:
  41b2e0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b2e4:	ldr	x17, [x16, #3824]
  41b2e8:	add	x16, x16, #0xef0
  41b2ec:	br	x17

000000000041b2f0 <NCONF_get_number_e@plt>:
  41b2f0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b2f4:	ldr	x17, [x16, #3832]
  41b2f8:	add	x16, x16, #0xef8
  41b2fc:	br	x17

000000000041b300 <fputc@plt>:
  41b300:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b304:	ldr	x17, [x16, #3840]
  41b308:	add	x16, x16, #0xf00
  41b30c:	br	x17

000000000041b310 <BIO_socket_nbio@plt>:
  41b310:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b314:	ldr	x17, [x16, #3848]
  41b318:	add	x16, x16, #0xf08
  41b31c:	br	x17

000000000041b320 <BIO_ADDR_rawaddress@plt>:
  41b320:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b324:	ldr	x17, [x16, #3856]
  41b328:	add	x16, x16, #0xf10
  41b32c:	br	x17

000000000041b330 <SSL_has_pending@plt>:
  41b330:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b334:	ldr	x17, [x16, #3864]
  41b338:	add	x16, x16, #0xf18
  41b33c:	br	x17

000000000041b340 <OPENSSL_sk_shift@plt>:
  41b340:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b344:	ldr	x17, [x16, #3872]
  41b348:	add	x16, x16, #0xf20
  41b34c:	br	x17

000000000041b350 <PEM_read_bio_Parameters@plt>:
  41b350:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b354:	ldr	x17, [x16, #3880]
  41b358:	add	x16, x16, #0xf28
  41b35c:	br	x17

000000000041b360 <BIO_get_data@plt>:
  41b360:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b364:	ldr	x17, [x16, #3888]
  41b368:	add	x16, x16, #0xf30
  41b36c:	br	x17

000000000041b370 <BIO_socket@plt>:
  41b370:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b374:	ldr	x17, [x16, #3896]
  41b378:	add	x16, x16, #0xf38
  41b37c:	br	x17

000000000041b380 <__isoc99_sscanf@plt>:
  41b380:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b384:	ldr	x17, [x16, #3904]
  41b388:	add	x16, x16, #0xf40
  41b38c:	br	x17

000000000041b390 <CRYPTO_gcm128_aad@plt>:
  41b390:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b394:	ldr	x17, [x16, #3912]
  41b398:	add	x16, x16, #0xf48
  41b39c:	br	x17

000000000041b3a0 <EVP_PKEY_set1_RSA@plt>:
  41b3a0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b3a4:	ldr	x17, [x16, #3920]
  41b3a8:	add	x16, x16, #0xf50
  41b3ac:	br	x17

000000000041b3b0 <EVP_PKEY_keygen_init@plt>:
  41b3b0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b3b4:	ldr	x17, [x16, #3928]
  41b3b8:	add	x16, x16, #0xf58
  41b3bc:	br	x17

000000000041b3c0 <EVP_PKEY_check@plt>:
  41b3c0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b3c4:	ldr	x17, [x16, #3936]
  41b3c8:	add	x16, x16, #0xf60
  41b3cc:	br	x17

000000000041b3d0 <CMS_get1_ReceiptRequest@plt>:
  41b3d0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b3d4:	ldr	x17, [x16, #3944]
  41b3d8:	add	x16, x16, #0xf68
  41b3dc:	br	x17

000000000041b3e0 <SSL_clear@plt>:
  41b3e0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b3e4:	ldr	x17, [x16, #3952]
  41b3e8:	add	x16, x16, #0xf70
  41b3ec:	br	x17

000000000041b3f0 <strncmp@plt>:
  41b3f0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b3f4:	ldr	x17, [x16, #3960]
  41b3f8:	add	x16, x16, #0xf78
  41b3fc:	br	x17

000000000041b400 <OCSP_RESPONSE_print@plt>:
  41b400:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b404:	ldr	x17, [x16, #3968]
  41b408:	add	x16, x16, #0xf80
  41b40c:	br	x17

000000000041b410 <ASN1_STRING_cmp@plt>:
  41b410:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b414:	ldr	x17, [x16, #3976]
  41b418:	add	x16, x16, #0xf88
  41b41c:	br	x17

000000000041b420 <MD5@plt>:
  41b420:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b424:	ldr	x17, [x16, #3984]
  41b428:	add	x16, x16, #0xf90
  41b42c:	br	x17

000000000041b430 <TS_REQ_set_nonce@plt>:
  41b430:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b434:	ldr	x17, [x16, #3992]
  41b438:	add	x16, x16, #0xf98
  41b43c:	br	x17

000000000041b440 <EC_KEY_generate_key@plt>:
  41b440:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b444:	ldr	x17, [x16, #4000]
  41b448:	add	x16, x16, #0xfa0
  41b44c:	br	x17

000000000041b450 <BN_options@plt>:
  41b450:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b454:	ldr	x17, [x16, #4008]
  41b458:	add	x16, x16, #0xfa8
  41b45c:	br	x17

000000000041b460 <SSL_get_servername_type@plt>:
  41b460:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b464:	ldr	x17, [x16, #4016]
  41b468:	add	x16, x16, #0xfb0
  41b46c:	br	x17

000000000041b470 <SSL_CTX_enable_ct@plt>:
  41b470:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b474:	ldr	x17, [x16, #4024]
  41b478:	add	x16, x16, #0xfb8
  41b47c:	br	x17

000000000041b480 <PEM_write_bio_NETSCAPE_CERT_SEQUENCE@plt>:
  41b480:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b484:	ldr	x17, [x16, #4032]
  41b488:	add	x16, x16, #0xfc0
  41b48c:	br	x17

000000000041b490 <access@plt>:
  41b490:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b494:	ldr	x17, [x16, #4040]
  41b498:	add	x16, x16, #0xfc8
  41b49c:	br	x17

000000000041b4a0 <ASYNC_WAIT_CTX_new@plt>:
  41b4a0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b4a4:	ldr	x17, [x16, #4048]
  41b4a8:	add	x16, x16, #0xfd0
  41b4ac:	br	x17

000000000041b4b0 <SMIME_read_CMS@plt>:
  41b4b0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b4b4:	ldr	x17, [x16, #4056]
  41b4b8:	add	x16, x16, #0xfd8
  41b4bc:	br	x17

000000000041b4c0 <OCSP_RESPONSE_new@plt>:
  41b4c0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b4c4:	ldr	x17, [x16, #4064]
  41b4c8:	add	x16, x16, #0xfe0
  41b4cc:	br	x17

000000000041b4d0 <EVP_PKEY_verify_recover_init@plt>:
  41b4d0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b4d4:	ldr	x17, [x16, #4072]
  41b4d8:	add	x16, x16, #0xfe8
  41b4dc:	br	x17

000000000041b4e0 <SRP_check_known_gN_param@plt>:
  41b4e0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b4e4:	ldr	x17, [x16, #4080]
  41b4e8:	add	x16, x16, #0xff0
  41b4ec:	br	x17

000000000041b4f0 <abort@plt>:
  41b4f0:	adrp	x16, 4a7000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b4f4:	ldr	x17, [x16, #4088]
  41b4f8:	add	x16, x16, #0xff8
  41b4fc:	br	x17

000000000041b500 <SSL_dane_enable@plt>:
  41b500:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b504:	ldr	x17, [x16]
  41b508:	add	x16, x16, #0x0
  41b50c:	br	x17

000000000041b510 <X509_REQ_get_subject_name@plt>:
  41b510:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b514:	ldr	x17, [x16, #8]
  41b518:	add	x16, x16, #0x8
  41b51c:	br	x17

000000000041b520 <PEM_write_bio_SSL_SESSION@plt>:
  41b520:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b524:	ldr	x17, [x16, #16]
  41b528:	add	x16, x16, #0x10
  41b52c:	br	x17

000000000041b530 <X509_VERIFY_PARAM_add0_policy@plt>:
  41b530:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b534:	ldr	x17, [x16, #24]
  41b538:	add	x16, x16, #0x18
  41b53c:	br	x17

000000000041b540 <EVP_DigestFinal@plt>:
  41b540:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b544:	ldr	x17, [x16, #32]
  41b548:	add	x16, x16, #0x20
  41b54c:	br	x17

000000000041b550 <X509_CRL_set1_nextUpdate@plt>:
  41b550:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b554:	ldr	x17, [x16, #40]
  41b558:	add	x16, x16, #0x28
  41b55c:	br	x17

000000000041b560 <i2d_EC_PUBKEY_bio@plt>:
  41b560:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b564:	ldr	x17, [x16, #48]
  41b568:	add	x16, x16, #0x30
  41b56c:	br	x17

000000000041b570 <ASN1_parse_dump@plt>:
  41b570:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b574:	ldr	x17, [x16, #56]
  41b578:	add	x16, x16, #0x38
  41b57c:	br	x17

000000000041b580 <X509_alias_get0@plt>:
  41b580:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b584:	ldr	x17, [x16, #64]
  41b588:	add	x16, x16, #0x40
  41b58c:	br	x17

000000000041b590 <SSL_read@plt>:
  41b590:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b594:	ldr	x17, [x16, #72]
  41b598:	add	x16, x16, #0x48
  41b59c:	br	x17

000000000041b5a0 <ASN1_UTCTIME_free@plt>:
  41b5a0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b5a4:	ldr	x17, [x16, #80]
  41b5a8:	add	x16, x16, #0x50
  41b5ac:	br	x17

000000000041b5b0 <i2d_PKCS8_bio@plt>:
  41b5b0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b5b4:	ldr	x17, [x16, #88]
  41b5b8:	add	x16, x16, #0x58
  41b5bc:	br	x17

000000000041b5c0 <BIO_new@plt>:
  41b5c0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b5c4:	ldr	x17, [x16, #96]
  41b5c8:	add	x16, x16, #0x60
  41b5cc:	br	x17

000000000041b5d0 <PKCS7_add_certificate@plt>:
  41b5d0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b5d4:	ldr	x17, [x16, #104]
  41b5d8:	add	x16, x16, #0x68
  41b5dc:	br	x17

000000000041b5e0 <BN_hex2bn@plt>:
  41b5e0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b5e4:	ldr	x17, [x16, #112]
  41b5e8:	add	x16, x16, #0x70
  41b5ec:	br	x17

000000000041b5f0 <SSL_CTX_set_default_verify_dir@plt>:
  41b5f0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b5f4:	ldr	x17, [x16, #120]
  41b5f8:	add	x16, x16, #0x78
  41b5fc:	br	x17

000000000041b600 <TS_RESP_set_tst_info@plt>:
  41b600:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b604:	ldr	x17, [x16, #128]
  41b608:	add	x16, x16, #0x80
  41b60c:	br	x17

000000000041b610 <SSL_CTX_load_verify_locations@plt>:
  41b610:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b614:	ldr	x17, [x16, #136]
  41b618:	add	x16, x16, #0x88
  41b61c:	br	x17

000000000041b620 <EC_GROUP_get0_generator@plt>:
  41b620:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b624:	ldr	x17, [x16, #144]
  41b628:	add	x16, x16, #0x90
  41b62c:	br	x17

000000000041b630 <CRYPTO_gcm128_setiv@plt>:
  41b630:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b634:	ldr	x17, [x16, #152]
  41b638:	add	x16, x16, #0x98
  41b63c:	br	x17

000000000041b640 <OPENSSL_LH_retrieve@plt>:
  41b640:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b644:	ldr	x17, [x16, #160]
  41b648:	add	x16, x16, #0xa0
  41b64c:	br	x17

000000000041b650 <EVP_PKEY_derive@plt>:
  41b650:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b654:	ldr	x17, [x16, #168]
  41b658:	add	x16, x16, #0xa8
  41b65c:	br	x17

000000000041b660 <X509_PURPOSE_get_by_sname@plt>:
  41b660:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b664:	ldr	x17, [x16, #176]
  41b668:	add	x16, x16, #0xb0
  41b66c:	br	x17

000000000041b670 <BIO_ADDR_new@plt>:
  41b670:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b674:	ldr	x17, [x16, #184]
  41b678:	add	x16, x16, #0xb8
  41b67c:	br	x17

000000000041b680 <SSL_CONF_cmd@plt>:
  41b680:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b684:	ldr	x17, [x16, #192]
  41b688:	add	x16, x16, #0xc0
  41b68c:	br	x17

000000000041b690 <SSL_has_matching_session_id@plt>:
  41b690:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b694:	ldr	x17, [x16, #200]
  41b698:	add	x16, x16, #0xc8
  41b69c:	br	x17

000000000041b6a0 <TS_STATUS_INFO_free@plt>:
  41b6a0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b6a4:	ldr	x17, [x16, #208]
  41b6a8:	add	x16, x16, #0xd0
  41b6ac:	br	x17

000000000041b6b0 <EVP_DigestVerifyInit@plt>:
  41b6b0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b6b4:	ldr	x17, [x16, #216]
  41b6b8:	add	x16, x16, #0xd8
  41b6bc:	br	x17

000000000041b6c0 <RSA_new@plt>:
  41b6c0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b6c4:	ldr	x17, [x16, #224]
  41b6c8:	add	x16, x16, #0xe0
  41b6cc:	br	x17

000000000041b6d0 <X509_gmtime_adj@plt>:
  41b6d0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b6d4:	ldr	x17, [x16, #232]
  41b6d8:	add	x16, x16, #0xe8
  41b6dc:	br	x17

000000000041b6e0 <OSSL_STORE_SEARCH_by_issuer_serial@plt>:
  41b6e0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b6e4:	ldr	x17, [x16, #240]
  41b6e8:	add	x16, x16, #0xf0
  41b6ec:	br	x17

000000000041b6f0 <SSL_get_options@plt>:
  41b6f0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b6f4:	ldr	x17, [x16, #248]
  41b6f8:	add	x16, x16, #0xf8
  41b6fc:	br	x17

000000000041b700 <SSL_CTX_set_srp_strength@plt>:
  41b700:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b704:	ldr	x17, [x16, #256]
  41b708:	add	x16, x16, #0x100
  41b70c:	br	x17

000000000041b710 <BIO_ADDRINFO_family@plt>:
  41b710:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b714:	ldr	x17, [x16, #264]
  41b718:	add	x16, x16, #0x108
  41b71c:	br	x17

000000000041b720 <SSL_CTX_callback_ctrl@plt>:
  41b720:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b724:	ldr	x17, [x16, #272]
  41b728:	add	x16, x16, #0x110
  41b72c:	br	x17

000000000041b730 <BIO_sock_info@plt>:
  41b730:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b734:	ldr	x17, [x16, #280]
  41b738:	add	x16, x16, #0x118
  41b73c:	br	x17

000000000041b740 <X509_VERIFY_PARAM_get0@plt>:
  41b740:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b744:	ldr	x17, [x16, #288]
  41b748:	add	x16, x16, #0x120
  41b74c:	br	x17

000000000041b750 <ENGINE_get_DH@plt>:
  41b750:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b754:	ldr	x17, [x16, #296]
  41b758:	add	x16, x16, #0x128
  41b75c:	br	x17

000000000041b760 <i2d_ECPKParameters@plt>:
  41b760:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b764:	ldr	x17, [x16, #304]
  41b768:	add	x16, x16, #0x130
  41b76c:	br	x17

000000000041b770 <SSL_CTX_use_PrivateKey@plt>:
  41b770:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b774:	ldr	x17, [x16, #312]
  41b778:	add	x16, x16, #0x138
  41b77c:	br	x17

000000000041b780 <CMS_add0_recipient_key@plt>:
  41b780:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b784:	ldr	x17, [x16, #320]
  41b788:	add	x16, x16, #0x140
  41b78c:	br	x17

000000000041b790 <EVP_PKEY_decrypt@plt>:
  41b790:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b794:	ldr	x17, [x16, #328]
  41b798:	add	x16, x16, #0x148
  41b79c:	br	x17

000000000041b7a0 <ASN1_INTEGER_free@plt>:
  41b7a0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b7a4:	ldr	x17, [x16, #336]
  41b7a8:	add	x16, x16, #0x150
  41b7ac:	br	x17

000000000041b7b0 <OSSL_STORE_close@plt>:
  41b7b0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b7b4:	ldr	x17, [x16, #344]
  41b7b8:	add	x16, x16, #0x158
  41b7bc:	br	x17

000000000041b7c0 <PKCS7_encrypt@plt>:
  41b7c0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b7c4:	ldr	x17, [x16, #352]
  41b7c8:	add	x16, x16, #0x160
  41b7cc:	br	x17

000000000041b7d0 <CMS_uncompress@plt>:
  41b7d0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b7d4:	ldr	x17, [x16, #360]
  41b7d8:	add	x16, x16, #0x168
  41b7dc:	br	x17

000000000041b7e0 <AES_set_encrypt_key@plt>:
  41b7e0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b7e4:	ldr	x17, [x16, #368]
  41b7e8:	add	x16, x16, #0x170
  41b7ec:	br	x17

000000000041b7f0 <DSA_set0_pqg@plt>:
  41b7f0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b7f4:	ldr	x17, [x16, #376]
  41b7f8:	add	x16, x16, #0x178
  41b7fc:	br	x17

000000000041b800 <SSL_CTX_set_stateless_cookie_verify_cb@plt>:
  41b800:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b804:	ldr	x17, [x16, #384]
  41b808:	add	x16, x16, #0x180
  41b80c:	br	x17

000000000041b810 <X509_check_email@plt>:
  41b810:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b814:	ldr	x17, [x16, #392]
  41b818:	add	x16, x16, #0x188
  41b81c:	br	x17

000000000041b820 <PEM_write_bio_X509_REQ_NEW@plt>:
  41b820:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b824:	ldr	x17, [x16, #400]
  41b828:	add	x16, x16, #0x190
  41b82c:	br	x17

000000000041b830 <SSL_CTX_get0_ctlog_store@plt>:
  41b830:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b834:	ldr	x17, [x16, #408]
  41b838:	add	x16, x16, #0x198
  41b83c:	br	x17

000000000041b840 <syslog@plt>:
  41b840:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b844:	ldr	x17, [x16, #416]
  41b848:	add	x16, x16, #0x1a0
  41b84c:	br	x17

000000000041b850 <X509_get0_pubkey_bitstr@plt>:
  41b850:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b854:	ldr	x17, [x16, #424]
  41b858:	add	x16, x16, #0x1a8
  41b85c:	br	x17

000000000041b860 <PKCS8_set0_pbe@plt>:
  41b860:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b864:	ldr	x17, [x16, #432]
  41b868:	add	x16, x16, #0x1b0
  41b86c:	br	x17

000000000041b870 <b2i_PVK_bio@plt>:
  41b870:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b874:	ldr	x17, [x16, #440]
  41b878:	add	x16, x16, #0x1b8
  41b87c:	br	x17

000000000041b880 <X509_get0_signature@plt>:
  41b880:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b884:	ldr	x17, [x16, #448]
  41b888:	add	x16, x16, #0x1c0
  41b88c:	br	x17

000000000041b890 <X509_REQ_free@plt>:
  41b890:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b894:	ldr	x17, [x16, #456]
  41b898:	add	x16, x16, #0x1c8
  41b89c:	br	x17

000000000041b8a0 <BIO_ptr_ctrl@plt>:
  41b8a0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b8a4:	ldr	x17, [x16, #464]
  41b8a8:	add	x16, x16, #0x1d0
  41b8ac:	br	x17

000000000041b8b0 <ENGINE_ctrl@plt>:
  41b8b0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b8b4:	ldr	x17, [x16, #472]
  41b8b8:	add	x16, x16, #0x1d8
  41b8bc:	br	x17

000000000041b8c0 <UI_process@plt>:
  41b8c0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b8c4:	ldr	x17, [x16, #480]
  41b8c8:	add	x16, x16, #0x1e0
  41b8cc:	br	x17

000000000041b8d0 <SSL_CTX_get_cert_store@plt>:
  41b8d0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b8d4:	ldr	x17, [x16, #488]
  41b8d8:	add	x16, x16, #0x1e8
  41b8dc:	br	x17

000000000041b8e0 <X509_STORE_CTX_get0_parent_ctx@plt>:
  41b8e0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b8e4:	ldr	x17, [x16, #496]
  41b8e8:	add	x16, x16, #0x1f0
  41b8ec:	br	x17

000000000041b8f0 <i2d_PKCS8_PRIV_KEY_INFO_bio@plt>:
  41b8f0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b8f4:	ldr	x17, [x16, #504]
  41b8f8:	add	x16, x16, #0x1f8
  41b8fc:	br	x17

000000000041b900 <ASN1_INTEGER_new@plt>:
  41b900:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b904:	ldr	x17, [x16, #512]
  41b908:	add	x16, x16, #0x200
  41b90c:	br	x17

000000000041b910 <fflush@plt>:
  41b910:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b914:	ldr	x17, [x16, #520]
  41b918:	add	x16, x16, #0x208
  41b91c:	br	x17

000000000041b920 <DSAparams_print@plt>:
  41b920:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b924:	ldr	x17, [x16, #528]
  41b928:	add	x16, x16, #0x210
  41b92c:	br	x17

000000000041b930 <X509_NAME_delete_entry@plt>:
  41b930:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b934:	ldr	x17, [x16, #536]
  41b938:	add	x16, x16, #0x218
  41b93c:	br	x17

000000000041b940 <X509_ALGOR_free@plt>:
  41b940:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b944:	ldr	x17, [x16, #544]
  41b948:	add	x16, x16, #0x220
  41b94c:	br	x17

000000000041b950 <X509_REVOKED_add1_ext_i2d@plt>:
  41b950:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b954:	ldr	x17, [x16, #552]
  41b958:	add	x16, x16, #0x228
  41b95c:	br	x17

000000000041b960 <TXT_DB_free@plt>:
  41b960:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b964:	ldr	x17, [x16, #560]
  41b968:	add	x16, x16, #0x230
  41b96c:	br	x17

000000000041b970 <SSL_do_handshake@plt>:
  41b970:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b974:	ldr	x17, [x16, #568]
  41b978:	add	x16, x16, #0x238
  41b97c:	br	x17

000000000041b980 <BIO_ADDRINFO_address@plt>:
  41b980:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b984:	ldr	x17, [x16, #576]
  41b988:	add	x16, x16, #0x240
  41b98c:	br	x17

000000000041b990 <SSL_CTX_set_next_protos_advertised_cb@plt>:
  41b990:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b994:	ldr	x17, [x16, #584]
  41b998:	add	x16, x16, #0x248
  41b99c:	br	x17

000000000041b9a0 <EVP_PKEY_meth_get_count@plt>:
  41b9a0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b9a4:	ldr	x17, [x16, #592]
  41b9a8:	add	x16, x16, #0x250
  41b9ac:	br	x17

000000000041b9b0 <RSA_private_decrypt@plt>:
  41b9b0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b9b4:	ldr	x17, [x16, #600]
  41b9b8:	add	x16, x16, #0x258
  41b9bc:	br	x17

000000000041b9c0 <OSSL_STORE_SEARCH_free@plt>:
  41b9c0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b9c4:	ldr	x17, [x16, #608]
  41b9c8:	add	x16, x16, #0x260
  41b9cc:	br	x17

000000000041b9d0 <TXT_DB_create_index@plt>:
  41b9d0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b9d4:	ldr	x17, [x16, #616]
  41b9d8:	add	x16, x16, #0x268
  41b9dc:	br	x17

000000000041b9e0 <X509_CRL_add1_ext_i2d@plt>:
  41b9e0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b9e4:	ldr	x17, [x16, #624]
  41b9e8:	add	x16, x16, #0x270
  41b9ec:	br	x17

000000000041b9f0 <EVP_PKEY_derive_set_peer@plt>:
  41b9f0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b9f4:	ldr	x17, [x16, #632]
  41b9f8:	add	x16, x16, #0x278
  41b9fc:	br	x17

000000000041ba00 <TXT_DB_write@plt>:
  41ba00:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba04:	ldr	x17, [x16, #640]
  41ba08:	add	x16, x16, #0x280
  41ba0c:	br	x17

000000000041ba10 <EVP_PKEY_get0_DSA@plt>:
  41ba10:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba14:	ldr	x17, [x16, #648]
  41ba18:	add	x16, x16, #0x288
  41ba1c:	br	x17

000000000041ba20 <X509_get0_extensions@plt>:
  41ba20:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba24:	ldr	x17, [x16, #656]
  41ba28:	add	x16, x16, #0x290
  41ba2c:	br	x17

000000000041ba30 <BN_is_prime_ex@plt>:
  41ba30:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba34:	ldr	x17, [x16, #664]
  41ba38:	add	x16, x16, #0x298
  41ba3c:	br	x17

000000000041ba40 <SMIME_write_CMS@plt>:
  41ba40:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba44:	ldr	x17, [x16, #672]
  41ba48:	add	x16, x16, #0x2a0
  41ba4c:	br	x17

000000000041ba50 <CMS_ReceiptRequest_get0_values@plt>:
  41ba50:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba54:	ldr	x17, [x16, #680]
  41ba58:	add	x16, x16, #0x2a8
  41ba5c:	br	x17

000000000041ba60 <ASN1_STRING_set_default_mask_asc@plt>:
  41ba60:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba64:	ldr	x17, [x16, #688]
  41ba68:	add	x16, x16, #0x2b0
  41ba6c:	br	x17

000000000041ba70 <WHIRLPOOL@plt>:
  41ba70:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba74:	ldr	x17, [x16, #696]
  41ba78:	add	x16, x16, #0x2b8
  41ba7c:	br	x17

000000000041ba80 <SSL_CTX_set_psk_use_session_callback@plt>:
  41ba80:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba84:	ldr	x17, [x16, #704]
  41ba88:	add	x16, x16, #0x2c0
  41ba8c:	br	x17

000000000041ba90 <CRYPTO_set_mem_debug@plt>:
  41ba90:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba94:	ldr	x17, [x16, #712]
  41ba98:	add	x16, x16, #0x2c8
  41ba9c:	br	x17

000000000041baa0 <ASYNC_start_job@plt>:
  41baa0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41baa4:	ldr	x17, [x16, #720]
  41baa8:	add	x16, x16, #0x2d0
  41baac:	br	x17

000000000041bab0 <PEM_read_bio_PrivateKey@plt>:
  41bab0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bab4:	ldr	x17, [x16, #728]
  41bab8:	add	x16, x16, #0x2d8
  41babc:	br	x17

000000000041bac0 <RAND_write_file@plt>:
  41bac0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bac4:	ldr	x17, [x16, #736]
  41bac8:	add	x16, x16, #0x2e0
  41bacc:	br	x17

000000000041bad0 <OBJ_txt2nid@plt>:
  41bad0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bad4:	ldr	x17, [x16, #744]
  41bad8:	add	x16, x16, #0x2e8
  41badc:	br	x17

000000000041bae0 <X509_PURPOSE_get0_name@plt>:
  41bae0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bae4:	ldr	x17, [x16, #752]
  41bae8:	add	x16, x16, #0x2f0
  41baec:	br	x17

000000000041baf0 <EVP_PKCS82PKEY@plt>:
  41baf0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41baf4:	ldr	x17, [x16, #760]
  41baf8:	add	x16, x16, #0x2f8
  41bafc:	br	x17

000000000041bb00 <TLS_server_method@plt>:
  41bb00:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb04:	ldr	x17, [x16, #768]
  41bb08:	add	x16, x16, #0x300
  41bb0c:	br	x17

000000000041bb10 <EVP_DigestSignFinal@plt>:
  41bb10:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb14:	ldr	x17, [x16, #776]
  41bb18:	add	x16, x16, #0x308
  41bb1c:	br	x17

000000000041bb20 <DES_set_key_unchecked@plt>:
  41bb20:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb24:	ldr	x17, [x16, #784]
  41bb28:	add	x16, x16, #0x310
  41bb2c:	br	x17

000000000041bb30 <ECPKParameters_print@plt>:
  41bb30:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb34:	ldr	x17, [x16, #792]
  41bb38:	add	x16, x16, #0x318
  41bb3c:	br	x17

000000000041bb40 <SSL_CTX_set_quiet_shutdown@plt>:
  41bb40:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb44:	ldr	x17, [x16, #800]
  41bb48:	add	x16, x16, #0x320
  41bb4c:	br	x17

000000000041bb50 <SSL_set_session@plt>:
  41bb50:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb54:	ldr	x17, [x16, #808]
  41bb58:	add	x16, x16, #0x328
  41bb5c:	br	x17

000000000041bb60 <UI_method_set_opener@plt>:
  41bb60:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb64:	ldr	x17, [x16, #816]
  41bb68:	add	x16, x16, #0x330
  41bb6c:	br	x17

000000000041bb70 <b2i_PublicKey_bio@plt>:
  41bb70:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb74:	ldr	x17, [x16, #824]
  41bb78:	add	x16, x16, #0x338
  41bb7c:	br	x17

000000000041bb80 <BN_to_ASN1_INTEGER@plt>:
  41bb80:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb84:	ldr	x17, [x16, #832]
  41bb88:	add	x16, x16, #0x340
  41bb8c:	br	x17

000000000041bb90 <BUF_MEM_free@plt>:
  41bb90:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb94:	ldr	x17, [x16, #840]
  41bb98:	add	x16, x16, #0x348
  41bb9c:	br	x17

000000000041bba0 <ENGINE_get_DSA@plt>:
  41bba0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bba4:	ldr	x17, [x16, #848]
  41bba8:	add	x16, x16, #0x350
  41bbac:	br	x17

000000000041bbb0 <CAST_cbc_encrypt@plt>:
  41bbb0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bbb4:	ldr	x17, [x16, #856]
  41bbb8:	add	x16, x16, #0x358
  41bbbc:	br	x17

000000000041bbc0 <EVP_PKEY_CTX_ctrl_str@plt>:
  41bbc0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bbc4:	ldr	x17, [x16, #864]
  41bbc8:	add	x16, x16, #0x360
  41bbcc:	br	x17

000000000041bbd0 <PEM_write_bio_PKCS7@plt>:
  41bbd0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bbd4:	ldr	x17, [x16, #872]
  41bbd8:	add	x16, x16, #0x368
  41bbdc:	br	x17

000000000041bbe0 <OBJ_create@plt>:
  41bbe0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bbe4:	ldr	x17, [x16, #880]
  41bbe8:	add	x16, x16, #0x370
  41bbec:	br	x17

000000000041bbf0 <EVP_PBE_find@plt>:
  41bbf0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bbf4:	ldr	x17, [x16, #888]
  41bbf8:	add	x16, x16, #0x378
  41bbfc:	br	x17

000000000041bc00 <OCSP_sendreq_new@plt>:
  41bc00:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc04:	ldr	x17, [x16, #896]
  41bc08:	add	x16, x16, #0x380
  41bc0c:	br	x17

000000000041bc10 <RC4@plt>:
  41bc10:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc14:	ldr	x17, [x16, #904]
  41bc18:	add	x16, x16, #0x388
  41bc1c:	br	x17

000000000041bc20 <X509_STORE_add_crl@plt>:
  41bc20:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc24:	ldr	x17, [x16, #912]
  41bc28:	add	x16, x16, #0x390
  41bc2c:	br	x17

000000000041bc30 <OSSL_STORE_INFO_get0_PKEY@plt>:
  41bc30:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc34:	ldr	x17, [x16, #920]
  41bc38:	add	x16, x16, #0x398
  41bc3c:	br	x17

000000000041bc40 <EC_KEY_new_by_curve_name@plt>:
  41bc40:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc44:	ldr	x17, [x16, #928]
  41bc48:	add	x16, x16, #0x3a0
  41bc4c:	br	x17

000000000041bc50 <__errno_location@plt>:
  41bc50:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc54:	ldr	x17, [x16, #936]
  41bc58:	add	x16, x16, #0x3a8
  41bc5c:	br	x17

000000000041bc60 <X509_STORE_CTX_get1_chain@plt>:
  41bc60:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc64:	ldr	x17, [x16, #944]
  41bc68:	add	x16, x16, #0x3b0
  41bc6c:	br	x17

000000000041bc70 <ECDSA_sign@plt>:
  41bc70:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc74:	ldr	x17, [x16, #952]
  41bc78:	add	x16, x16, #0x3b8
  41bc7c:	br	x17

000000000041bc80 <OCSP_request_onereq_get0@plt>:
  41bc80:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc84:	ldr	x17, [x16, #960]
  41bc88:	add	x16, x16, #0x3c0
  41bc8c:	br	x17

000000000041bc90 <EVP_PKEY_asn1_get0_info@plt>:
  41bc90:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc94:	ldr	x17, [x16, #968]
  41bc98:	add	x16, x16, #0x3c8
  41bc9c:	br	x17

000000000041bca0 <SSL_CTX_sess_set_get_cb@plt>:
  41bca0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bca4:	ldr	x17, [x16, #976]
  41bca8:	add	x16, x16, #0x3d0
  41bcac:	br	x17

000000000041bcb0 <CMS_data_create@plt>:
  41bcb0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bcb4:	ldr	x17, [x16, #984]
  41bcb8:	add	x16, x16, #0x3d8
  41bcbc:	br	x17

000000000041bcc0 <OSSL_STORE_INFO_get0_CERT@plt>:
  41bcc0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bcc4:	ldr	x17, [x16, #992]
  41bcc8:	add	x16, x16, #0x3e0
  41bccc:	br	x17

000000000041bcd0 <BIO_set_init@plt>:
  41bcd0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bcd4:	ldr	x17, [x16, #1000]
  41bcd8:	add	x16, x16, #0x3e8
  41bcdc:	br	x17

000000000041bce0 <d2i_OCSP_RESPONSE@plt>:
  41bce0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bce4:	ldr	x17, [x16, #1008]
  41bce8:	add	x16, x16, #0x3f0
  41bcec:	br	x17

000000000041bcf0 <BIO_ADDRINFO_free@plt>:
  41bcf0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bcf4:	ldr	x17, [x16, #1016]
  41bcf8:	add	x16, x16, #0x3f8
  41bcfc:	br	x17

000000000041bd00 <SSL_stateless@plt>:
  41bd00:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd04:	ldr	x17, [x16, #1024]
  41bd08:	add	x16, x16, #0x400
  41bd0c:	br	x17

000000000041bd10 <ASN1_INTEGER_get@plt>:
  41bd10:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd14:	ldr	x17, [x16, #1032]
  41bd18:	add	x16, x16, #0x408
  41bd1c:	br	x17

000000000041bd20 <DHparams_print@plt>:
  41bd20:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd24:	ldr	x17, [x16, #1040]
  41bd28:	add	x16, x16, #0x410
  41bd2c:	br	x17

000000000041bd30 <X509_NAME_hash@plt>:
  41bd30:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd34:	ldr	x17, [x16, #1048]
  41bd38:	add	x16, x16, #0x418
  41bd3c:	br	x17

000000000041bd40 <X509_policy_tree_get0_user_policies@plt>:
  41bd40:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd44:	ldr	x17, [x16, #1056]
  41bd48:	add	x16, x16, #0x420
  41bd4c:	br	x17

000000000041bd50 <SSL_get_peer_signature_type_nid@plt>:
  41bd50:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd54:	ldr	x17, [x16, #1064]
  41bd58:	add	x16, x16, #0x428
  41bd5c:	br	x17

000000000041bd60 <DSA_print@plt>:
  41bd60:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd64:	ldr	x17, [x16, #1072]
  41bd68:	add	x16, x16, #0x430
  41bd6c:	br	x17

000000000041bd70 <read@plt>:
  41bd70:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd74:	ldr	x17, [x16, #1080]
  41bd78:	add	x16, x16, #0x438
  41bd7c:	br	x17

000000000041bd80 <SSL_get0_peer_CA_list@plt>:
  41bd80:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd84:	ldr	x17, [x16, #1088]
  41bd88:	add	x16, x16, #0x440
  41bd8c:	br	x17

000000000041bd90 <SSL_SESSION_get0_cipher@plt>:
  41bd90:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd94:	ldr	x17, [x16, #1096]
  41bd98:	add	x16, x16, #0x448
  41bd9c:	br	x17

000000000041bda0 <SSL_COMP_get_name@plt>:
  41bda0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bda4:	ldr	x17, [x16, #1104]
  41bda8:	add	x16, x16, #0x450
  41bdac:	br	x17

000000000041bdb0 <CMS_compress@plt>:
  41bdb0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bdb4:	ldr	x17, [x16, #1112]
  41bdb8:	add	x16, x16, #0x458
  41bdbc:	br	x17

000000000041bdc0 <d2i_TS_RESP_bio@plt>:
  41bdc0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bdc4:	ldr	x17, [x16, #1120]
  41bdc8:	add	x16, x16, #0x460
  41bdcc:	br	x17

000000000041bdd0 <__xstat@plt>:
  41bdd0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bdd4:	ldr	x17, [x16, #1128]
  41bdd8:	add	x16, x16, #0x468
  41bddc:	br	x17

000000000041bde0 <SSL_set_srp_server_param@plt>:
  41bde0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bde4:	ldr	x17, [x16, #1136]
  41bde8:	add	x16, x16, #0x470
  41bdec:	br	x17

000000000041bdf0 <BN_GENCB_set@plt>:
  41bdf0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bdf4:	ldr	x17, [x16, #1144]
  41bdf8:	add	x16, x16, #0x478
  41bdfc:	br	x17

000000000041be00 <X509_PURPOSE_get0_sname@plt>:
  41be00:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be04:	ldr	x17, [x16, #1152]
  41be08:	add	x16, x16, #0x480
  41be0c:	br	x17

000000000041be10 <EC_GROUP_set_point_conversion_form@plt>:
  41be10:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be14:	ldr	x17, [x16, #1160]
  41be18:	add	x16, x16, #0x488
  41be1c:	br	x17

000000000041be20 <X509_subject_name_hash@plt>:
  41be20:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be24:	ldr	x17, [x16, #1168]
  41be28:	add	x16, x16, #0x490
  41be2c:	br	x17

000000000041be30 <perror@plt>:
  41be30:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be34:	ldr	x17, [x16, #1176]
  41be38:	add	x16, x16, #0x498
  41be3c:	br	x17

000000000041be40 <EVP_MD_CTX_new@plt>:
  41be40:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be44:	ldr	x17, [x16, #1184]
  41be48:	add	x16, x16, #0x4a0
  41be4c:	br	x17

000000000041be50 <OCSP_parse_url@plt>:
  41be50:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be54:	ldr	x17, [x16, #1192]
  41be58:	add	x16, x16, #0x4a8
  41be5c:	br	x17

000000000041be60 <BIO_s_mem@plt>:
  41be60:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be64:	ldr	x17, [x16, #1200]
  41be68:	add	x16, x16, #0x4b0
  41be6c:	br	x17

000000000041be70 <SSL_CTX_set1_param@plt>:
  41be70:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be74:	ldr	x17, [x16, #1208]
  41be78:	add	x16, x16, #0x4b8
  41be7c:	br	x17

000000000041be80 <X509V3_parse_list@plt>:
  41be80:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be84:	ldr	x17, [x16, #1216]
  41be88:	add	x16, x16, #0x4c0
  41be8c:	br	x17

000000000041be90 <SSL_get_current_compression@plt>:
  41be90:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be94:	ldr	x17, [x16, #1224]
  41be98:	add	x16, x16, #0x4c8
  41be9c:	br	x17

000000000041bea0 <EVP_DecryptFinal_ex@plt>:
  41bea0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bea4:	ldr	x17, [x16, #1232]
  41bea8:	add	x16, x16, #0x4d0
  41beac:	br	x17

000000000041beb0 <X509_NAME_oneline@plt>:
  41beb0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41beb4:	ldr	x17, [x16, #1240]
  41beb8:	add	x16, x16, #0x4d8
  41bebc:	br	x17

000000000041bec0 <PKCS8_pkey_get0_attrs@plt>:
  41bec0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bec4:	ldr	x17, [x16, #1248]
  41bec8:	add	x16, x16, #0x4e0
  41becc:	br	x17

000000000041bed0 <signal@plt>:
  41bed0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bed4:	ldr	x17, [x16, #1256]
  41bed8:	add	x16, x16, #0x4e8
  41bedc:	br	x17

000000000041bee0 <d2i_PKCS8_PRIV_KEY_INFO_bio@plt>:
  41bee0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bee4:	ldr	x17, [x16, #1264]
  41bee8:	add	x16, x16, #0x4f0
  41beec:	br	x17

000000000041bef0 <CMS_SignerInfo_get0_pkey_ctx@plt>:
  41bef0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bef4:	ldr	x17, [x16, #1272]
  41bef8:	add	x16, x16, #0x4f8
  41befc:	br	x17

000000000041bf00 <X509_CRL_set_version@plt>:
  41bf00:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf04:	ldr	x17, [x16, #1280]
  41bf08:	add	x16, x16, #0x500
  41bf0c:	br	x17

000000000041bf10 <ENGINE_get_pkey_asn1_meth_str@plt>:
  41bf10:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf14:	ldr	x17, [x16, #1288]
  41bf18:	add	x16, x16, #0x508
  41bf1c:	br	x17

000000000041bf20 <BIO_new_mem_buf@plt>:
  41bf20:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf24:	ldr	x17, [x16, #1296]
  41bf28:	add	x16, x16, #0x510
  41bf2c:	br	x17

000000000041bf30 <SSL_export_keying_material@plt>:
  41bf30:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf34:	ldr	x17, [x16, #1304]
  41bf38:	add	x16, x16, #0x518
  41bf3c:	br	x17

000000000041bf40 <EC_GROUP_get_curve_name@plt>:
  41bf40:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf44:	ldr	x17, [x16, #1312]
  41bf48:	add	x16, x16, #0x520
  41bf4c:	br	x17

000000000041bf50 <X509_keyid_set1@plt>:
  41bf50:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf54:	ldr	x17, [x16, #1320]
  41bf58:	add	x16, x16, #0x528
  41bf5c:	br	x17

000000000041bf60 <OCSP_REQ_CTX_add1_header@plt>:
  41bf60:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf64:	ldr	x17, [x16, #1328]
  41bf68:	add	x16, x16, #0x530
  41bf6c:	br	x17

000000000041bf70 <SSL_CTX_set_options@plt>:
  41bf70:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf74:	ldr	x17, [x16, #1336]
  41bf78:	add	x16, x16, #0x538
  41bf7c:	br	x17

000000000041bf80 <NCONF_new@plt>:
  41bf80:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf84:	ldr	x17, [x16, #1344]
  41bf88:	add	x16, x16, #0x540
  41bf8c:	br	x17

000000000041bf90 <BIO_sock_init@plt>:
  41bf90:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf94:	ldr	x17, [x16, #1352]
  41bf98:	add	x16, x16, #0x548
  41bf9c:	br	x17

000000000041bfa0 <RSA_public_decrypt@plt>:
  41bfa0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bfa4:	ldr	x17, [x16, #1360]
  41bfa8:	add	x16, x16, #0x550
  41bfac:	br	x17

000000000041bfb0 <BIO_ADDRINFO_next@plt>:
  41bfb0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bfb4:	ldr	x17, [x16, #1368]
  41bfb8:	add	x16, x16, #0x558
  41bfbc:	br	x17

000000000041bfc0 <X509_STORE_set_verify_cb@plt>:
  41bfc0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bfc4:	ldr	x17, [x16, #1376]
  41bfc8:	add	x16, x16, #0x560
  41bfcc:	br	x17

000000000041bfd0 <X509_CRL_add0_revoked@plt>:
  41bfd0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bfd4:	ldr	x17, [x16, #1384]
  41bfd8:	add	x16, x16, #0x568
  41bfdc:	br	x17

000000000041bfe0 <X509_ocspid_print@plt>:
  41bfe0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bfe4:	ldr	x17, [x16, #1392]
  41bfe8:	add	x16, x16, #0x570
  41bfec:	br	x17

000000000041bff0 <BIO_closesocket@plt>:
  41bff0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bff4:	ldr	x17, [x16, #1400]
  41bff8:	add	x16, x16, #0x578
  41bffc:	br	x17

000000000041c000 <fork@plt>:
  41c000:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c004:	ldr	x17, [x16, #1408]
  41c008:	add	x16, x16, #0x580
  41c00c:	br	x17

000000000041c010 <CONF_get_section@plt>:
  41c010:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c014:	ldr	x17, [x16, #1416]
  41c018:	add	x16, x16, #0x588
  41c01c:	br	x17

000000000041c020 <SSL_alert_desc_string_long@plt>:
  41c020:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c024:	ldr	x17, [x16, #1424]
  41c028:	add	x16, x16, #0x590
  41c02c:	br	x17

000000000041c030 <X509_add1_ext_i2d@plt>:
  41c030:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c034:	ldr	x17, [x16, #1432]
  41c038:	add	x16, x16, #0x598
  41c03c:	br	x17

000000000041c040 <OCSP_cert_status_str@plt>:
  41c040:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c044:	ldr	x17, [x16, #1440]
  41c048:	add	x16, x16, #0x5a0
  41c04c:	br	x17

000000000041c050 <BIO_meth_set_ctrl@plt>:
  41c050:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c054:	ldr	x17, [x16, #1448]
  41c058:	add	x16, x16, #0x5a8
  41c05c:	br	x17

000000000041c060 <d2i_SSL_SESSION@plt>:
  41c060:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c064:	ldr	x17, [x16, #1456]
  41c068:	add	x16, x16, #0x5b0
  41c06c:	br	x17

000000000041c070 <PEM_write_bio_RSAPublicKey@plt>:
  41c070:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c074:	ldr	x17, [x16, #1464]
  41c078:	add	x16, x16, #0x5b8
  41c07c:	br	x17

000000000041c080 <NETSCAPE_SPKI_verify@plt>:
  41c080:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c084:	ldr	x17, [x16, #1472]
  41c088:	add	x16, x16, #0x5c0
  41c08c:	br	x17

000000000041c090 <NETSCAPE_SPKI_free@plt>:
  41c090:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c094:	ldr	x17, [x16, #1480]
  41c098:	add	x16, x16, #0x5c8
  41c09c:	br	x17

000000000041c0a0 <TS_VERIFY_CTX_set_imprint@plt>:
  41c0a0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c0a4:	ldr	x17, [x16, #1488]
  41c0a8:	add	x16, x16, #0x5d0
  41c0ac:	br	x17

000000000041c0b0 <X509_new@plt>:
  41c0b0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c0b4:	ldr	x17, [x16, #1496]
  41c0b8:	add	x16, x16, #0x5d8
  41c0bc:	br	x17

000000000041c0c0 <EVP_PKEY_print_params@plt>:
  41c0c0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c0c4:	ldr	x17, [x16, #1504]
  41c0c8:	add	x16, x16, #0x5e0
  41c0cc:	br	x17

000000000041c0d0 <BF_cbc_encrypt@plt>:
  41c0d0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c0d4:	ldr	x17, [x16, #1512]
  41c0d8:	add	x16, x16, #0x5e8
  41c0dc:	br	x17

000000000041c0e0 <X509_set_pubkey@plt>:
  41c0e0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c0e4:	ldr	x17, [x16, #1520]
  41c0e8:	add	x16, x16, #0x5f0
  41c0ec:	br	x17

000000000041c0f0 <X509_REQ_get0_pubkey@plt>:
  41c0f0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c0f4:	ldr	x17, [x16, #1528]
  41c0f8:	add	x16, x16, #0x5f8
  41c0fc:	br	x17

000000000041c100 <OCSP_crl_reason_str@plt>:
  41c100:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c104:	ldr	x17, [x16, #1536]
  41c108:	add	x16, x16, #0x600
  41c10c:	br	x17

000000000041c110 <OSSL_STORE_SEARCH_by_alias@plt>:
  41c110:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c114:	ldr	x17, [x16, #1544]
  41c118:	add	x16, x16, #0x608
  41c11c:	br	x17

000000000041c120 <SSL_get_wbio@plt>:
  41c120:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c124:	ldr	x17, [x16, #1552]
  41c128:	add	x16, x16, #0x610
  41c12c:	br	x17

000000000041c130 <CMS_decrypt_set1_password@plt>:
  41c130:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c134:	ldr	x17, [x16, #1560]
  41c138:	add	x16, x16, #0x618
  41c13c:	br	x17

000000000041c140 <RC2_set_key@plt>:
  41c140:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c144:	ldr	x17, [x16, #1568]
  41c148:	add	x16, x16, #0x620
  41c14c:	br	x17

000000000041c150 <ERR_print_errors_cb@plt>:
  41c150:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c154:	ldr	x17, [x16, #1576]
  41c158:	add	x16, x16, #0x628
  41c15c:	br	x17

000000000041c160 <X509_NAME_print_ex_fp@plt>:
  41c160:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c164:	ldr	x17, [x16, #1584]
  41c168:	add	x16, x16, #0x630
  41c16c:	br	x17

000000000041c170 <__fxstat@plt>:
  41c170:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c174:	ldr	x17, [x16, #1592]
  41c178:	add	x16, x16, #0x638
  41c17c:	br	x17

000000000041c180 <i2d_X509_NAME@plt>:
  41c180:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c184:	ldr	x17, [x16, #1600]
  41c188:	add	x16, x16, #0x640
  41c18c:	br	x17

000000000041c190 <OCSP_BASICRESP_free@plt>:
  41c190:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c194:	ldr	x17, [x16, #1608]
  41c198:	add	x16, x16, #0x648
  41c19c:	br	x17

000000000041c1a0 <i2d_PKCS12_bio@plt>:
  41c1a0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c1a4:	ldr	x17, [x16, #1616]
  41c1a8:	add	x16, x16, #0x650
  41c1ac:	br	x17

000000000041c1b0 <i2d_RSA_PUBKEY_bio@plt>:
  41c1b0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c1b4:	ldr	x17, [x16, #1624]
  41c1b8:	add	x16, x16, #0x658
  41c1bc:	br	x17

000000000041c1c0 <BIO_f_cipher@plt>:
  41c1c0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c1c4:	ldr	x17, [x16, #1632]
  41c1c8:	add	x16, x16, #0x660
  41c1cc:	br	x17

000000000041c1d0 <SSL_connect@plt>:
  41c1d0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c1d4:	ldr	x17, [x16, #1640]
  41c1d8:	add	x16, x16, #0x668
  41c1dc:	br	x17

000000000041c1e0 <BN_new@plt>:
  41c1e0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c1e4:	ldr	x17, [x16, #1648]
  41c1e8:	add	x16, x16, #0x670
  41c1ec:	br	x17

000000000041c1f0 <SSL_CTX_set_cert_cb@plt>:
  41c1f0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c1f4:	ldr	x17, [x16, #1656]
  41c1f8:	add	x16, x16, #0x678
  41c1fc:	br	x17

000000000041c200 <X509_subject_name_hash_old@plt>:
  41c200:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c204:	ldr	x17, [x16, #1664]
  41c208:	add	x16, x16, #0x680
  41c20c:	br	x17

000000000041c210 <SSL_SESSION_get_max_early_data@plt>:
  41c210:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c214:	ldr	x17, [x16, #1672]
  41c218:	add	x16, x16, #0x688
  41c21c:	br	x17

000000000041c220 <BIO_pop@plt>:
  41c220:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c224:	ldr	x17, [x16, #1680]
  41c228:	add	x16, x16, #0x690
  41c22c:	br	x17

000000000041c230 <ENGINE_get_pkey_meths@plt>:
  41c230:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c234:	ldr	x17, [x16, #1688]
  41c238:	add	x16, x16, #0x698
  41c23c:	br	x17

000000000041c240 <X509_LOOKUP_hash_dir@plt>:
  41c240:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c244:	ldr	x17, [x16, #1696]
  41c248:	add	x16, x16, #0x6a0
  41c24c:	br	x17

000000000041c250 <EVP_PKEY_get0_asn1@plt>:
  41c250:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c254:	ldr	x17, [x16, #1704]
  41c258:	add	x16, x16, #0x6a8
  41c25c:	br	x17

000000000041c260 <EVP_Digest@plt>:
  41c260:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c264:	ldr	x17, [x16, #1712]
  41c268:	add	x16, x16, #0x6b0
  41c26c:	br	x17

000000000041c270 <TS_CONF_set_policies@plt>:
  41c270:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c274:	ldr	x17, [x16, #1720]
  41c278:	add	x16, x16, #0x6b8
  41c27c:	br	x17

000000000041c280 <TS_CONF_set_clock_precision_digits@plt>:
  41c280:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c284:	ldr	x17, [x16, #1728]
  41c288:	add	x16, x16, #0x6c0
  41c28c:	br	x17

000000000041c290 <EVP_DigestSign@plt>:
  41c290:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c294:	ldr	x17, [x16, #1736]
  41c298:	add	x16, x16, #0x6c8
  41c29c:	br	x17

000000000041c2a0 <X509_REQ_set_subject_name@plt>:
  41c2a0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c2a4:	ldr	x17, [x16, #1744]
  41c2a8:	add	x16, x16, #0x6d0
  41c2ac:	br	x17

000000000041c2b0 <ASN1_ITEM_get@plt>:
  41c2b0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c2b4:	ldr	x17, [x16, #1752]
  41c2b8:	add	x16, x16, #0x6d8
  41c2bc:	br	x17

000000000041c2c0 <PEM_write_bio_PUBKEY@plt>:
  41c2c0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c2c4:	ldr	x17, [x16, #1760]
  41c2c8:	add	x16, x16, #0x6e0
  41c2cc:	br	x17

000000000041c2d0 <TS_RESP_CTX_free@plt>:
  41c2d0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c2d4:	ldr	x17, [x16, #1768]
  41c2d8:	add	x16, x16, #0x6e8
  41c2dc:	br	x17

000000000041c2e0 <X509_CRL_get0_signature@plt>:
  41c2e0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c2e4:	ldr	x17, [x16, #1776]
  41c2e8:	add	x16, x16, #0x6f0
  41c2ec:	br	x17

000000000041c2f0 <SSL_get0_peer_scts@plt>:
  41c2f0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c2f4:	ldr	x17, [x16, #1784]
  41c2f8:	add	x16, x16, #0x6f8
  41c2fc:	br	x17

000000000041c300 <X509_policy_tree_get0_policies@plt>:
  41c300:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c304:	ldr	x17, [x16, #1792]
  41c308:	add	x16, x16, #0x700
  41c30c:	br	x17

000000000041c310 <TS_STATUS_INFO_set_status@plt>:
  41c310:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c314:	ldr	x17, [x16, #1800]
  41c318:	add	x16, x16, #0x708
  41c31c:	br	x17

000000000041c320 <DTLSv1_listen@plt>:
  41c320:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c324:	ldr	x17, [x16, #1808]
  41c328:	add	x16, x16, #0x710
  41c32c:	br	x17

000000000041c330 <atol@plt>:
  41c330:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c334:	ldr	x17, [x16, #1816]
  41c338:	add	x16, x16, #0x718
  41c33c:	br	x17

000000000041c340 <EVP_sha1@plt>:
  41c340:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c344:	ldr	x17, [x16, #1824]
  41c348:	add	x16, x16, #0x720
  41c34c:	br	x17

000000000041c350 <OSSL_STORE_INFO_free@plt>:
  41c350:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c354:	ldr	x17, [x16, #1832]
  41c358:	add	x16, x16, #0x728
  41c35c:	br	x17

000000000041c360 <write@plt>:
  41c360:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c364:	ldr	x17, [x16, #1840]
  41c368:	add	x16, x16, #0x730
  41c36c:	br	x17

000000000041c370 <PEM_write_bio_DHxparams@plt>:
  41c370:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c374:	ldr	x17, [x16, #1848]
  41c378:	add	x16, x16, #0x738
  41c37c:	br	x17

000000000041c380 <EVP_PKEY_CTX_free@plt>:
  41c380:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c384:	ldr	x17, [x16, #1856]
  41c388:	add	x16, x16, #0x740
  41c38c:	br	x17

000000000041c390 <X509_getm_notBefore@plt>:
  41c390:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c394:	ldr	x17, [x16, #1864]
  41c398:	add	x16, x16, #0x748
  41c39c:	br	x17

000000000041c3a0 <EVP_PKEY_size@plt>:
  41c3a0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c3a4:	ldr	x17, [x16, #1872]
  41c3a8:	add	x16, x16, #0x750
  41c3ac:	br	x17

000000000041c3b0 <SSL_renegotiate@plt>:
  41c3b0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c3b4:	ldr	x17, [x16, #1880]
  41c3b8:	add	x16, x16, #0x758
  41c3bc:	br	x17

000000000041c3c0 <CRYPTO_realloc@plt>:
  41c3c0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c3c4:	ldr	x17, [x16, #1888]
  41c3c8:	add	x16, x16, #0x760
  41c3cc:	br	x17

000000000041c3d0 <OSSL_STORE_INFO_get0_PARAMS@plt>:
  41c3d0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c3d4:	ldr	x17, [x16, #1896]
  41c3d8:	add	x16, x16, #0x768
  41c3dc:	br	x17

000000000041c3e0 <PEM_read_bio@plt>:
  41c3e0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c3e4:	ldr	x17, [x16, #1904]
  41c3e8:	add	x16, x16, #0x770
  41c3ec:	br	x17

000000000041c3f0 <SSL_CTX_set_keylog_callback@plt>:
  41c3f0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c3f4:	ldr	x17, [x16, #1912]
  41c3f8:	add	x16, x16, #0x778
  41c3fc:	br	x17

000000000041c400 <BIO_f_base64@plt>:
  41c400:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c404:	ldr	x17, [x16, #1920]
  41c408:	add	x16, x16, #0x780
  41c40c:	br	x17

000000000041c410 <X509_CRL_get_issuer@plt>:
  41c410:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c414:	ldr	x17, [x16, #1928]
  41c418:	add	x16, x16, #0x788
  41c41c:	br	x17

000000000041c420 <X509_get_serialNumber@plt>:
  41c420:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c424:	ldr	x17, [x16, #1936]
  41c428:	add	x16, x16, #0x790
  41c42c:	br	x17

000000000041c430 <X509_REQ_set_pubkey@plt>:
  41c430:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c434:	ldr	x17, [x16, #1944]
  41c438:	add	x16, x16, #0x798
  41c43c:	br	x17

000000000041c440 <SSL_get_early_data_status@plt>:
  41c440:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c444:	ldr	x17, [x16, #1952]
  41c448:	add	x16, x16, #0x7a0
  41c44c:	br	x17

000000000041c450 <OBJ_txt2obj@plt>:
  41c450:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c454:	ldr	x17, [x16, #1960]
  41c458:	add	x16, x16, #0x7a8
  41c45c:	br	x17

000000000041c460 <SSL_CTX_set_ctlog_list_file@plt>:
  41c460:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c464:	ldr	x17, [x16, #1968]
  41c468:	add	x16, x16, #0x7b0
  41c46c:	br	x17

000000000041c470 <GENERAL_NAME_get0_value@plt>:
  41c470:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c474:	ldr	x17, [x16, #1976]
  41c478:	add	x16, x16, #0x7b8
  41c47c:	br	x17

000000000041c480 <X509_get_default_cert_area@plt>:
  41c480:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c484:	ldr	x17, [x16, #1984]
  41c488:	add	x16, x16, #0x7c0
  41c48c:	br	x17

000000000041c490 <EVP_PKEY_decrypt_init@plt>:
  41c490:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c494:	ldr	x17, [x16, #1992]
  41c498:	add	x16, x16, #0x7c8
  41c49c:	br	x17

000000000041c4a0 <X509_REQ_add1_attr_by_txt@plt>:
  41c4a0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c4a4:	ldr	x17, [x16, #2000]
  41c4a8:	add	x16, x16, #0x7d0
  41c4ac:	br	x17

000000000041c4b0 <X509_get_ext_by_OBJ@plt>:
  41c4b0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c4b4:	ldr	x17, [x16, #2008]
  41c4b8:	add	x16, x16, #0x7d8
  41c4bc:	br	x17

000000000041c4c0 <i2d_RSAPublicKey_bio@plt>:
  41c4c0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c4c4:	ldr	x17, [x16, #2016]
  41c4c8:	add	x16, x16, #0x7e0
  41c4cc:	br	x17

000000000041c4d0 <BIO_meth_free@plt>:
  41c4d0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c4d4:	ldr	x17, [x16, #2024]
  41c4d8:	add	x16, x16, #0x7e8
  41c4dc:	br	x17

000000000041c4e0 <ASN1_ENUMERATED_set@plt>:
  41c4e0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c4e4:	ldr	x17, [x16, #2032]
  41c4e8:	add	x16, x16, #0x7f0
  41c4ec:	br	x17

000000000041c4f0 <X509_VERIFY_PARAM_set_purpose@plt>:
  41c4f0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c4f4:	ldr	x17, [x16, #2040]
  41c4f8:	add	x16, x16, #0x7f8
  41c4fc:	br	x17

000000000041c500 <PEM_read_bio_SSL_SESSION@plt>:
  41c500:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c504:	ldr	x17, [x16, #2048]
  41c508:	add	x16, x16, #0x800
  41c50c:	br	x17

000000000041c510 <SSL_CTX_set_next_proto_select_cb@plt>:
  41c510:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c514:	ldr	x17, [x16, #2056]
  41c518:	add	x16, x16, #0x808
  41c51c:	br	x17

000000000041c520 <EVP_CIPHER_CTX_new@plt>:
  41c520:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c524:	ldr	x17, [x16, #2064]
  41c528:	add	x16, x16, #0x810
  41c52c:	br	x17

000000000041c530 <X509_CRL_set1_lastUpdate@plt>:
  41c530:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c534:	ldr	x17, [x16, #2072]
  41c538:	add	x16, x16, #0x818
  41c53c:	br	x17

000000000041c540 <CMS_verify_receipt@plt>:
  41c540:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c544:	ldr	x17, [x16, #2080]
  41c548:	add	x16, x16, #0x820
  41c54c:	br	x17

000000000041c550 <BN_CTX_new@plt>:
  41c550:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c554:	ldr	x17, [x16, #2088]
  41c558:	add	x16, x16, #0x828
  41c55c:	br	x17

000000000041c560 <ASN1_GENERALIZEDTIME_set_string@plt>:
  41c560:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c564:	ldr	x17, [x16, #2096]
  41c568:	add	x16, x16, #0x830
  41c56c:	br	x17

000000000041c570 <ENGINE_get_digests@plt>:
  41c570:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c574:	ldr	x17, [x16, #2104]
  41c578:	add	x16, x16, #0x838
  41c57c:	br	x17

000000000041c580 <PKCS7_SIGNED_new@plt>:
  41c580:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c584:	ldr	x17, [x16, #2112]
  41c588:	add	x16, x16, #0x840
  41c58c:	br	x17

000000000041c590 <BIO_f_ssl@plt>:
  41c590:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c594:	ldr	x17, [x16, #2120]
  41c598:	add	x16, x16, #0x848
  41c59c:	br	x17

000000000041c5a0 <SSL_CTX_set_default_verify_file@plt>:
  41c5a0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c5a4:	ldr	x17, [x16, #2128]
  41c5a8:	add	x16, x16, #0x850
  41c5ac:	br	x17

000000000041c5b0 <OCSP_request_add1_nonce@plt>:
  41c5b0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c5b4:	ldr	x17, [x16, #2136]
  41c5b8:	add	x16, x16, #0x858
  41c5bc:	br	x17

000000000041c5c0 <ASN1_GENERALIZEDTIME_free@plt>:
  41c5c0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c5c4:	ldr	x17, [x16, #2144]
  41c5c8:	add	x16, x16, #0x860
  41c5cc:	br	x17

000000000041c5d0 <d2i_PKCS8_bio@plt>:
  41c5d0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c5d4:	ldr	x17, [x16, #2152]
  41c5d8:	add	x16, x16, #0x868
  41c5dc:	br	x17

000000000041c5e0 <X509_ALGOR_new@plt>:
  41c5e0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c5e4:	ldr	x17, [x16, #2160]
  41c5e8:	add	x16, x16, #0x870
  41c5ec:	br	x17

000000000041c5f0 <ASN1_TIME_set_string_X509@plt>:
  41c5f0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c5f4:	ldr	x17, [x16, #2168]
  41c5f8:	add	x16, x16, #0x878
  41c5fc:	br	x17

000000000041c600 <X509_REQ_get_extensions@plt>:
  41c600:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c604:	ldr	x17, [x16, #2176]
  41c608:	add	x16, x16, #0x880
  41c60c:	br	x17

000000000041c610 <BIO_meth_set_callback_ctrl@plt>:
  41c610:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c614:	ldr	x17, [x16, #2184]
  41c618:	add	x16, x16, #0x888
  41c61c:	br	x17

000000000041c620 <PEM_read_bio_EC_PUBKEY@plt>:
  41c620:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c624:	ldr	x17, [x16, #2192]
  41c628:	add	x16, x16, #0x890
  41c62c:	br	x17

000000000041c630 <i2a_ASN1_INTEGER@plt>:
  41c630:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c634:	ldr	x17, [x16, #2200]
  41c638:	add	x16, x16, #0x898
  41c63c:	br	x17

000000000041c640 <SSL_CTX_use_PrivateKey_file@plt>:
  41c640:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c644:	ldr	x17, [x16, #2208]
  41c648:	add	x16, x16, #0x8a0
  41c64c:	br	x17

000000000041c650 <BIO_new_ssl@plt>:
  41c650:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c654:	ldr	x17, [x16, #2216]
  41c658:	add	x16, x16, #0x8a8
  41c65c:	br	x17

000000000041c660 <PKCS12_decrypt_skey@plt>:
  41c660:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c664:	ldr	x17, [x16, #2224]
  41c668:	add	x16, x16, #0x8b0
  41c66c:	br	x17

000000000041c670 <ASN1_GENERALIZEDTIME_print@plt>:
  41c670:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c674:	ldr	x17, [x16, #2232]
  41c678:	add	x16, x16, #0x8b8
  41c67c:	br	x17

000000000041c680 <EC_KEY_set_conv_form@plt>:
  41c680:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c684:	ldr	x17, [x16, #2240]
  41c688:	add	x16, x16, #0x8c0
  41c68c:	br	x17

000000000041c690 <X509_NAME_free@plt>:
  41c690:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c694:	ldr	x17, [x16, #2248]
  41c698:	add	x16, x16, #0x8c8
  41c69c:	br	x17

000000000041c6a0 <X509_STORE_CTX_free@plt>:
  41c6a0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c6a4:	ldr	x17, [x16, #2256]
  41c6a8:	add	x16, x16, #0x8d0
  41c6ac:	br	x17

000000000041c6b0 <BIO_number_read@plt>:
  41c6b0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c6b4:	ldr	x17, [x16, #2264]
  41c6b8:	add	x16, x16, #0x8d8
  41c6bc:	br	x17

000000000041c6c0 <TS_RESP_CTX_add_failure_info@plt>:
  41c6c0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c6c4:	ldr	x17, [x16, #2272]
  41c6c8:	add	x16, x16, #0x8e0
  41c6cc:	br	x17

000000000041c6d0 <X509_STORE_set_flags@plt>:
  41c6d0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c6d4:	ldr	x17, [x16, #2280]
  41c6d8:	add	x16, x16, #0x8e8
  41c6dc:	br	x17

000000000041c6e0 <EVP_DigestVerifyFinal@plt>:
  41c6e0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c6e4:	ldr	x17, [x16, #2288]
  41c6e8:	add	x16, x16, #0x8f0
  41c6ec:	br	x17

000000000041c6f0 <X509_STORE_add_lookup@plt>:
  41c6f0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c6f4:	ldr	x17, [x16, #2296]
  41c6f8:	add	x16, x16, #0x8f8
  41c6fc:	br	x17

000000000041c700 <EVP_mdc2@plt>:
  41c700:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c704:	ldr	x17, [x16, #2304]
  41c708:	add	x16, x16, #0x900
  41c70c:	br	x17

000000000041c710 <CMS_ContentInfo_print_ctx@plt>:
  41c710:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c714:	ldr	x17, [x16, #2312]
  41c718:	add	x16, x16, #0x908
  41c71c:	br	x17

000000000041c720 <HMAC_CTX_free@plt>:
  41c720:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c724:	ldr	x17, [x16, #2320]
  41c728:	add	x16, x16, #0x910
  41c72c:	br	x17

000000000041c730 <EVP_PKEY_verify_init@plt>:
  41c730:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c734:	ldr	x17, [x16, #2328]
  41c738:	add	x16, x16, #0x918
  41c73c:	br	x17

000000000041c740 <EC_GROUP_get_order@plt>:
  41c740:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c744:	ldr	x17, [x16, #2336]
  41c748:	add	x16, x16, #0x920
  41c74c:	br	x17

000000000041c750 <atof@plt>:
  41c750:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c754:	ldr	x17, [x16, #2344]
  41c758:	add	x16, x16, #0x928
  41c75c:	br	x17

000000000041c760 <X509_CRL_sign_ctx@plt>:
  41c760:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c764:	ldr	x17, [x16, #2352]
  41c768:	add	x16, x16, #0x930
  41c76c:	br	x17

000000000041c770 <UI_construct_prompt@plt>:
  41c770:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c774:	ldr	x17, [x16, #2360]
  41c778:	add	x16, x16, #0x938
  41c77c:	br	x17

000000000041c780 <UI_new_method@plt>:
  41c780:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c784:	ldr	x17, [x16, #2368]
  41c788:	add	x16, x16, #0x940
  41c78c:	br	x17

000000000041c790 <PEM_write_bio_ECPrivateKey@plt>:
  41c790:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c794:	ldr	x17, [x16, #2376]
  41c798:	add	x16, x16, #0x948
  41c79c:	br	x17

000000000041c7a0 <ASN1_UTCTIME_set_string@plt>:
  41c7a0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c7a4:	ldr	x17, [x16, #2384]
  41c7a8:	add	x16, x16, #0x950
  41c7ac:	br	x17

000000000041c7b0 <IDEA_cbc_encrypt@plt>:
  41c7b0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c7b4:	ldr	x17, [x16, #2392]
  41c7b8:	add	x16, x16, #0x958
  41c7bc:	br	x17

000000000041c7c0 <SSL_free@plt>:
  41c7c0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c7c4:	ldr	x17, [x16, #2400]
  41c7c8:	add	x16, x16, #0x960
  41c7cc:	br	x17

000000000041c7d0 <CRYPTO_gcm128_new@plt>:
  41c7d0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c7d4:	ldr	x17, [x16, #2408]
  41c7d8:	add	x16, x16, #0x968
  41c7dc:	br	x17

000000000041c7e0 <SSL_use_certificate@plt>:
  41c7e0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c7e4:	ldr	x17, [x16, #2416]
  41c7e8:	add	x16, x16, #0x970
  41c7ec:	br	x17

000000000041c7f0 <X509_verify@plt>:
  41c7f0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c7f4:	ldr	x17, [x16, #2424]
  41c7f8:	add	x16, x16, #0x978
  41c7fc:	br	x17

000000000041c800 <X509_POLICY_NODE_print@plt>:
  41c800:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c804:	ldr	x17, [x16, #2432]
  41c808:	add	x16, x16, #0x980
  41c80c:	br	x17

000000000041c810 <EVP_PKEY_CTX_get_keygen_info@plt>:
  41c810:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c814:	ldr	x17, [x16, #2440]
  41c818:	add	x16, x16, #0x988
  41c81c:	br	x17

000000000041c820 <ASN1_item_free@plt>:
  41c820:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c824:	ldr	x17, [x16, #2448]
  41c828:	add	x16, x16, #0x990
  41c82c:	br	x17

000000000041c830 <i2d_ASN1_TYPE@plt>:
  41c830:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c834:	ldr	x17, [x16, #2456]
  41c838:	add	x16, x16, #0x998
  41c83c:	br	x17

000000000041c840 <memcmp@plt>:
  41c840:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c844:	ldr	x17, [x16, #2464]
  41c848:	add	x16, x16, #0x9a0
  41c84c:	br	x17

000000000041c850 <X509_get0_notBefore@plt>:
  41c850:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c854:	ldr	x17, [x16, #2472]
  41c858:	add	x16, x16, #0x9a8
  41c85c:	br	x17

000000000041c860 <SSL_CTX_set_client_CA_list@plt>:
  41c860:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c864:	ldr	x17, [x16, #2480]
  41c868:	add	x16, x16, #0x9b0
  41c86c:	br	x17

000000000041c870 <PKCS12_verify_mac@plt>:
  41c870:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c874:	ldr	x17, [x16, #2488]
  41c878:	add	x16, x16, #0x9b8
  41c87c:	br	x17

000000000041c880 <ENGINE_finish@plt>:
  41c880:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c884:	ldr	x17, [x16, #2496]
  41c888:	add	x16, x16, #0x9c0
  41c88c:	br	x17

000000000041c890 <ENGINE_set_default@plt>:
  41c890:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c894:	ldr	x17, [x16, #2504]
  41c898:	add	x16, x16, #0x9c8
  41c89c:	br	x17

000000000041c8a0 <ASYNC_is_capable@plt>:
  41c8a0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c8a4:	ldr	x17, [x16, #2512]
  41c8a8:	add	x16, x16, #0x9d0
  41c8ac:	br	x17

000000000041c8b0 <TS_CONF_set_tsa_name@plt>:
  41c8b0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c8b4:	ldr	x17, [x16, #2520]
  41c8b8:	add	x16, x16, #0x9d8
  41c8bc:	br	x17

000000000041c8c0 <EVP_PKEY_keygen@plt>:
  41c8c0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c8c4:	ldr	x17, [x16, #2528]
  41c8c8:	add	x16, x16, #0x9e0
  41c8cc:	br	x17

000000000041c8d0 <ERR_peek_last_error@plt>:
  41c8d0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c8d4:	ldr	x17, [x16, #2536]
  41c8d8:	add	x16, x16, #0x9e8
  41c8dc:	br	x17

000000000041c8e0 <ASN1_ENUMERATED_new@plt>:
  41c8e0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c8e4:	ldr	x17, [x16, #2544]
  41c8e8:	add	x16, x16, #0x9f0
  41c8ec:	br	x17

000000000041c8f0 <ENGINE_free@plt>:
  41c8f0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c8f4:	ldr	x17, [x16, #2552]
  41c8f8:	add	x16, x16, #0x9f8
  41c8fc:	br	x17

000000000041c900 <X509V3_extensions_print@plt>:
  41c900:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c904:	ldr	x17, [x16, #2560]
  41c908:	add	x16, x16, #0xa00
  41c90c:	br	x17

000000000041c910 <BN_bn2hex@plt>:
  41c910:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c914:	ldr	x17, [x16, #2568]
  41c918:	add	x16, x16, #0xa08
  41c91c:	br	x17

000000000041c920 <OPENSSL_DIR_read@plt>:
  41c920:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c924:	ldr	x17, [x16, #2576]
  41c928:	add	x16, x16, #0xa10
  41c92c:	br	x17

000000000041c930 <EVP_aes_256_cbc@plt>:
  41c930:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c934:	ldr	x17, [x16, #2584]
  41c938:	add	x16, x16, #0xa18
  41c93c:	br	x17

000000000041c940 <X509_NAME_get_index_by_OBJ@plt>:
  41c940:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c944:	ldr	x17, [x16, #2592]
  41c948:	add	x16, x16, #0xa20
  41c94c:	br	x17

000000000041c950 <EVP_aes_128_wrap@plt>:
  41c950:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c954:	ldr	x17, [x16, #2600]
  41c958:	add	x16, x16, #0xa28
  41c95c:	br	x17

000000000041c960 <SSL_CONF_CTX_finish@plt>:
  41c960:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c964:	ldr	x17, [x16, #2608]
  41c968:	add	x16, x16, #0xa30
  41c96c:	br	x17

000000000041c970 <PEM_read_bio_X509_AUX@plt>:
  41c970:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c974:	ldr	x17, [x16, #2616]
  41c978:	add	x16, x16, #0xa38
  41c97c:	br	x17

000000000041c980 <RSA_check_key_ex@plt>:
  41c980:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c984:	ldr	x17, [x16, #2624]
  41c988:	add	x16, x16, #0xa40
  41c98c:	br	x17

000000000041c990 <CRYPTO_zalloc@plt>:
  41c990:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c994:	ldr	x17, [x16, #2632]
  41c998:	add	x16, x16, #0xa48
  41c99c:	br	x17

000000000041c9a0 <EVP_des_ede3_cbc@plt>:
  41c9a0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c9a4:	ldr	x17, [x16, #2640]
  41c9a8:	add	x16, x16, #0xa50
  41c9ac:	br	x17

000000000041c9b0 <X509_get0_pubkey@plt>:
  41c9b0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c9b4:	ldr	x17, [x16, #2648]
  41c9b8:	add	x16, x16, #0xa58
  41c9bc:	br	x17

000000000041c9c0 <ASN1_get_object@plt>:
  41c9c0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c9c4:	ldr	x17, [x16, #2656]
  41c9c8:	add	x16, x16, #0xa60
  41c9cc:	br	x17

000000000041c9d0 <TS_VERIFY_CTX_set_store@plt>:
  41c9d0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c9d4:	ldr	x17, [x16, #2664]
  41c9d8:	add	x16, x16, #0xa68
  41c9dc:	br	x17

000000000041c9e0 <SSL_set_session_id_context@plt>:
  41c9e0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c9e4:	ldr	x17, [x16, #2672]
  41c9e8:	add	x16, x16, #0xa70
  41c9ec:	br	x17

000000000041c9f0 <i2d_X509@plt>:
  41c9f0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c9f4:	ldr	x17, [x16, #2680]
  41c9f8:	add	x16, x16, #0xa78
  41c9fc:	br	x17

000000000041ca00 <SSL_get_peer_cert_chain@plt>:
  41ca00:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca04:	ldr	x17, [x16, #2688]
  41ca08:	add	x16, x16, #0xa80
  41ca0c:	br	x17

000000000041ca10 <X509_REQ_print_ex@plt>:
  41ca10:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca14:	ldr	x17, [x16, #2696]
  41ca18:	add	x16, x16, #0xa88
  41ca1c:	br	x17

000000000041ca20 <ERR_peek_error@plt>:
  41ca20:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca24:	ldr	x17, [x16, #2704]
  41ca28:	add	x16, x16, #0xa90
  41ca2c:	br	x17

000000000041ca30 <TS_RESP_new@plt>:
  41ca30:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca34:	ldr	x17, [x16, #2712]
  41ca38:	add	x16, x16, #0xa98
  41ca3c:	br	x17

000000000041ca40 <EC_curve_nist2nid@plt>:
  41ca40:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca44:	ldr	x17, [x16, #2720]
  41ca48:	add	x16, x16, #0xaa0
  41ca4c:	br	x17

000000000041ca50 <X509_PURPOSE_get_count@plt>:
  41ca50:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca54:	ldr	x17, [x16, #2728]
  41ca58:	add	x16, x16, #0xaa8
  41ca5c:	br	x17

000000000041ca60 <X509_set_version@plt>:
  41ca60:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca64:	ldr	x17, [x16, #2736]
  41ca68:	add	x16, x16, #0xab0
  41ca6c:	br	x17

000000000041ca70 <AES_ige_encrypt@plt>:
  41ca70:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca74:	ldr	x17, [x16, #2744]
  41ca78:	add	x16, x16, #0xab8
  41ca7c:	br	x17

000000000041ca80 <X509_check_private_key@plt>:
  41ca80:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca84:	ldr	x17, [x16, #2752]
  41ca88:	add	x16, x16, #0xac0
  41ca8c:	br	x17

000000000041ca90 <SSL_get_all_async_fds@plt>:
  41ca90:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca94:	ldr	x17, [x16, #2760]
  41ca98:	add	x16, x16, #0xac8
  41ca9c:	br	x17

000000000041caa0 <BIO_new_fp@plt>:
  41caa0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41caa4:	ldr	x17, [x16, #2768]
  41caa8:	add	x16, x16, #0xad0
  41caac:	br	x17

000000000041cab0 <CMS_set1_eContentType@plt>:
  41cab0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cab4:	ldr	x17, [x16, #2776]
  41cab8:	add	x16, x16, #0xad8
  41cabc:	br	x17

000000000041cac0 <SSL_alert_type_string_long@plt>:
  41cac0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cac4:	ldr	x17, [x16, #2784]
  41cac8:	add	x16, x16, #0xae0
  41cacc:	br	x17

000000000041cad0 <X509_NAME_add_entry_by_txt@plt>:
  41cad0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cad4:	ldr	x17, [x16, #2792]
  41cad8:	add	x16, x16, #0xae8
  41cadc:	br	x17

000000000041cae0 <OCSP_check_validity@plt>:
  41cae0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cae4:	ldr	x17, [x16, #2800]
  41cae8:	add	x16, x16, #0xaf0
  41caec:	br	x17

000000000041caf0 <b2i_PrivateKey_bio@plt>:
  41caf0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41caf4:	ldr	x17, [x16, #2808]
  41caf8:	add	x16, x16, #0xaf8
  41cafc:	br	x17

000000000041cb00 <SSL_CTX_set_info_callback@plt>:
  41cb00:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb04:	ldr	x17, [x16, #2816]
  41cb08:	add	x16, x16, #0xb00
  41cb0c:	br	x17

000000000041cb10 <TS_TST_INFO_print_bio@plt>:
  41cb10:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb14:	ldr	x17, [x16, #2824]
  41cb18:	add	x16, x16, #0xb08
  41cb1c:	br	x17

000000000041cb20 <DSAparams_dup@plt>:
  41cb20:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb24:	ldr	x17, [x16, #2832]
  41cb28:	add	x16, x16, #0xb10
  41cb2c:	br	x17

000000000041cb30 <X509_check_ip_asc@plt>:
  41cb30:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb34:	ldr	x17, [x16, #2840]
  41cb38:	add	x16, x16, #0xb18
  41cb3c:	br	x17

000000000041cb40 <BIO_write@plt>:
  41cb40:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb44:	ldr	x17, [x16, #2848]
  41cb48:	add	x16, x16, #0xb20
  41cb4c:	br	x17

000000000041cb50 <BIO_accept_ex@plt>:
  41cb50:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb54:	ldr	x17, [x16, #2856]
  41cb58:	add	x16, x16, #0xb28
  41cb5c:	br	x17

000000000041cb60 <OPENSSL_uni2asc@plt>:
  41cb60:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb64:	ldr	x17, [x16, #2864]
  41cb68:	add	x16, x16, #0xb30
  41cb6c:	br	x17

000000000041cb70 <TS_CONF_set_accuracy@plt>:
  41cb70:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb74:	ldr	x17, [x16, #2872]
  41cb78:	add	x16, x16, #0xb38
  41cb7c:	br	x17

000000000041cb80 <PKCS5_pbe_set@plt>:
  41cb80:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb84:	ldr	x17, [x16, #2880]
  41cb88:	add	x16, x16, #0xb40
  41cb8c:	br	x17

000000000041cb90 <OPENSSL_sk_delete@plt>:
  41cb90:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb94:	ldr	x17, [x16, #2888]
  41cb98:	add	x16, x16, #0xb48
  41cb9c:	br	x17

000000000041cba0 <AES_options@plt>:
  41cba0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cba4:	ldr	x17, [x16, #2896]
  41cba8:	add	x16, x16, #0xb50
  41cbac:	br	x17

000000000041cbb0 <PKCS12_SAFEBAG_get0_type@plt>:
  41cbb0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cbb4:	ldr	x17, [x16, #2904]
  41cbb8:	add	x16, x16, #0xb58
  41cbbc:	br	x17

000000000041cbc0 <BIO_meth_new@plt>:
  41cbc0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cbc4:	ldr	x17, [x16, #2912]
  41cbc8:	add	x16, x16, #0xb60
  41cbcc:	br	x17

000000000041cbd0 <OPENSSL_LH_insert@plt>:
  41cbd0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cbd4:	ldr	x17, [x16, #2920]
  41cbd8:	add	x16, x16, #0xb68
  41cbdc:	br	x17

000000000041cbe0 <d2i_X509_bio@plt>:
  41cbe0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cbe4:	ldr	x17, [x16, #2928]
  41cbe8:	add	x16, x16, #0xb70
  41cbec:	br	x17

000000000041cbf0 <X509_email_free@plt>:
  41cbf0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cbf4:	ldr	x17, [x16, #2936]
  41cbf8:	add	x16, x16, #0xb78
  41cbfc:	br	x17

000000000041cc00 <i2d_X509_CRL_bio@plt>:
  41cc00:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc04:	ldr	x17, [x16, #2944]
  41cc08:	add	x16, x16, #0xb80
  41cc0c:	br	x17

000000000041cc10 <X509_NAME_add_entry@plt>:
  41cc10:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc14:	ldr	x17, [x16, #2952]
  41cc18:	add	x16, x16, #0xb88
  41cc1c:	br	x17

000000000041cc20 <X509_NAME_ENTRY_get_object@plt>:
  41cc20:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc24:	ldr	x17, [x16, #2960]
  41cc28:	add	x16, x16, #0xb90
  41cc2c:	br	x17

000000000041cc30 <CMS_decrypt@plt>:
  41cc30:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc34:	ldr	x17, [x16, #2968]
  41cc38:	add	x16, x16, #0xb98
  41cc3c:	br	x17

000000000041cc40 <X509_get_default_cert_dir_env@plt>:
  41cc40:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc44:	ldr	x17, [x16, #2976]
  41cc48:	add	x16, x16, #0xba0
  41cc4c:	br	x17

000000000041cc50 <SSL_set_accept_state@plt>:
  41cc50:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc54:	ldr	x17, [x16, #2984]
  41cc58:	add	x16, x16, #0xba8
  41cc5c:	br	x17

000000000041cc60 <EVP_PKEY_asn1_get0@plt>:
  41cc60:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc64:	ldr	x17, [x16, #2992]
  41cc68:	add	x16, x16, #0xbb0
  41cc6c:	br	x17

000000000041cc70 <OSSL_STORE_LOADER_get0_scheme@plt>:
  41cc70:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc74:	ldr	x17, [x16, #3000]
  41cc78:	add	x16, x16, #0xbb8
  41cc7c:	br	x17

000000000041cc80 <i2d_PrivateKey_bio@plt>:
  41cc80:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc84:	ldr	x17, [x16, #3008]
  41cc88:	add	x16, x16, #0xbc0
  41cc8c:	br	x17

000000000041cc90 <TS_CONF_set_ess_cert_id_chain@plt>:
  41cc90:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc94:	ldr	x17, [x16, #3016]
  41cc98:	add	x16, x16, #0xbc8
  41cc9c:	br	x17

000000000041cca0 <X509_OBJECT_free@plt>:
  41cca0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cca4:	ldr	x17, [x16, #3024]
  41cca8:	add	x16, x16, #0xbd0
  41ccac:	br	x17

000000000041ccb0 <CONF_free@plt>:
  41ccb0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ccb4:	ldr	x17, [x16, #3032]
  41ccb8:	add	x16, x16, #0xbd8
  41ccbc:	br	x17

000000000041ccc0 <PKCS12_SAFEBAG_get0_attr@plt>:
  41ccc0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ccc4:	ldr	x17, [x16, #3040]
  41ccc8:	add	x16, x16, #0xbe0
  41cccc:	br	x17

000000000041ccd0 <X509_NAME_get_index_by_NID@plt>:
  41ccd0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ccd4:	ldr	x17, [x16, #3048]
  41ccd8:	add	x16, x16, #0xbe8
  41ccdc:	br	x17

000000000041cce0 <ERR_add_error_data@plt>:
  41cce0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cce4:	ldr	x17, [x16, #3056]
  41cce8:	add	x16, x16, #0xbf0
  41ccec:	br	x17

000000000041ccf0 <NETSCAPE_SPKI_b64_encode@plt>:
  41ccf0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ccf4:	ldr	x17, [x16, #3064]
  41ccf8:	add	x16, x16, #0xbf8
  41ccfc:	br	x17

000000000041cd00 <OBJ_sn2nid@plt>:
  41cd00:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd04:	ldr	x17, [x16, #3072]
  41cd08:	add	x16, x16, #0xc00
  41cd0c:	br	x17

000000000041cd10 <waitpid@plt>:
  41cd10:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd14:	ldr	x17, [x16, #3080]
  41cd18:	add	x16, x16, #0xc08
  41cd1c:	br	x17

000000000041cd20 <fclose@plt>:
  41cd20:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd24:	ldr	x17, [x16, #3088]
  41cd28:	add	x16, x16, #0xc10
  41cd2c:	br	x17

000000000041cd30 <DSA_free@plt>:
  41cd30:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd34:	ldr	x17, [x16, #3096]
  41cd38:	add	x16, x16, #0xc18
  41cd3c:	br	x17

000000000041cd40 <setpgid@plt>:
  41cd40:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd44:	ldr	x17, [x16, #3104]
  41cd48:	add	x16, x16, #0xc20
  41cd4c:	br	x17

000000000041cd50 <PEM_read_bio_ECPrivateKey@plt>:
  41cd50:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd54:	ldr	x17, [x16, #3112]
  41cd58:	add	x16, x16, #0xc28
  41cd5c:	br	x17

000000000041cd60 <SCRYPT_PARAMS_free@plt>:
  41cd60:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd64:	ldr	x17, [x16, #3120]
  41cd68:	add	x16, x16, #0xc30
  41cd6c:	br	x17

000000000041cd70 <UI_method_set_writer@plt>:
  41cd70:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd74:	ldr	x17, [x16, #3128]
  41cd78:	add	x16, x16, #0xc38
  41cd7c:	br	x17

000000000041cd80 <SSL_CTX_set_alpn_select_cb@plt>:
  41cd80:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd84:	ldr	x17, [x16, #3136]
  41cd88:	add	x16, x16, #0xc40
  41cd8c:	br	x17

000000000041cd90 <HMAC@plt>:
  41cd90:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd94:	ldr	x17, [x16, #3144]
  41cd98:	add	x16, x16, #0xc48
  41cd9c:	br	x17

000000000041cda0 <EVP_PKEY_add1_attr_by_NID@plt>:
  41cda0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cda4:	ldr	x17, [x16, #3152]
  41cda8:	add	x16, x16, #0xc50
  41cdac:	br	x17

000000000041cdb0 <ASN1_ENUMERATED_free@plt>:
  41cdb0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cdb4:	ldr	x17, [x16, #3160]
  41cdb8:	add	x16, x16, #0xc58
  41cdbc:	br	x17

000000000041cdc0 <X509_get1_ocsp@plt>:
  41cdc0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cdc4:	ldr	x17, [x16, #3168]
  41cdc8:	add	x16, x16, #0xc60
  41cdcc:	br	x17

000000000041cdd0 <OSSL_STORE_supports_search@plt>:
  41cdd0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cdd4:	ldr	x17, [x16, #3176]
  41cdd8:	add	x16, x16, #0xc68
  41cddc:	br	x17

000000000041cde0 <BIO_free_all@plt>:
  41cde0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cde4:	ldr	x17, [x16, #3184]
  41cde8:	add	x16, x16, #0xc70
  41cdec:	br	x17

000000000041cdf0 <SSL_CTX_check_private_key@plt>:
  41cdf0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cdf4:	ldr	x17, [x16, #3192]
  41cdf8:	add	x16, x16, #0xc78
  41cdfc:	br	x17

000000000041ce00 <SRP_VBASE_new@plt>:
  41ce00:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce04:	ldr	x17, [x16, #3200]
  41ce08:	add	x16, x16, #0xc80
  41ce0c:	br	x17

000000000041ce10 <EVP_get_cipherbyname@plt>:
  41ce10:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce14:	ldr	x17, [x16, #3208]
  41ce18:	add	x16, x16, #0xc88
  41ce1c:	br	x17

000000000041ce20 <PKCS12_SAFEBAG_get0_pkcs8@plt>:
  41ce20:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce24:	ldr	x17, [x16, #3216]
  41ce28:	add	x16, x16, #0xc90
  41ce2c:	br	x17

000000000041ce30 <X509_NAME_entry_count@plt>:
  41ce30:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce34:	ldr	x17, [x16, #3224]
  41ce38:	add	x16, x16, #0xc98
  41ce3c:	br	x17

000000000041ce40 <OBJ_create_objects@plt>:
  41ce40:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce44:	ldr	x17, [x16, #3232]
  41ce48:	add	x16, x16, #0xca0
  41ce4c:	br	x17

000000000041ce50 <strtoul@plt>:
  41ce50:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce54:	ldr	x17, [x16, #3240]
  41ce58:	add	x16, x16, #0xca8
  41ce5c:	br	x17

000000000041ce60 <X509_VERIFY_PARAM_set1@plt>:
  41ce60:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce64:	ldr	x17, [x16, #3248]
  41ce68:	add	x16, x16, #0xcb0
  41ce6c:	br	x17

000000000041ce70 <X509_STORE_CTX_set_flags@plt>:
  41ce70:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce74:	ldr	x17, [x16, #3256]
  41ce78:	add	x16, x16, #0xcb8
  41ce7c:	br	x17

000000000041ce80 <SSL_get_peer_certificate@plt>:
  41ce80:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce84:	ldr	x17, [x16, #3264]
  41ce88:	add	x16, x16, #0xcc0
  41ce8c:	br	x17

000000000041ce90 <PEM_read_bio_PKCS8_PRIV_KEY_INFO@plt>:
  41ce90:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce94:	ldr	x17, [x16, #3272]
  41ce98:	add	x16, x16, #0xcc8
  41ce9c:	br	x17

000000000041cea0 <BUF_MEM_new@plt>:
  41cea0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cea4:	ldr	x17, [x16, #3280]
  41cea8:	add	x16, x16, #0xcd0
  41ceac:	br	x17

000000000041ceb0 <BIO_read@plt>:
  41ceb0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ceb4:	ldr	x17, [x16, #3288]
  41ceb8:	add	x16, x16, #0xcd8
  41cebc:	br	x17

000000000041cec0 <X509_add1_trust_object@plt>:
  41cec0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cec4:	ldr	x17, [x16, #3296]
  41cec8:	add	x16, x16, #0xce0
  41cecc:	br	x17

000000000041ced0 <EVP_PKEY_param_check@plt>:
  41ced0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ced4:	ldr	x17, [x16, #3304]
  41ced8:	add	x16, x16, #0xce8
  41cedc:	br	x17

000000000041cee0 <IDEA_set_encrypt_key@plt>:
  41cee0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cee4:	ldr	x17, [x16, #3312]
  41cee8:	add	x16, x16, #0xcf0
  41ceec:	br	x17

000000000041cef0 <OCSP_RESPONSE_free@plt>:
  41cef0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cef4:	ldr	x17, [x16, #3320]
  41cef8:	add	x16, x16, #0xcf8
  41cefc:	br	x17

000000000041cf00 <SSL_get_selected_srtp_profile@plt>:
  41cf00:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf04:	ldr	x17, [x16, #3328]
  41cf08:	add	x16, x16, #0xd00
  41cf0c:	br	x17

000000000041cf10 <EVP_aes_256_wrap@plt>:
  41cf10:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf14:	ldr	x17, [x16, #3336]
  41cf18:	add	x16, x16, #0xd08
  41cf1c:	br	x17

000000000041cf20 <OPENSSL_sk_push@plt>:
  41cf20:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf24:	ldr	x17, [x16, #3344]
  41cf28:	add	x16, x16, #0xd10
  41cf2c:	br	x17

000000000041cf30 <PKCS12_unpack_p7data@plt>:
  41cf30:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf34:	ldr	x17, [x16, #3352]
  41cf38:	add	x16, x16, #0xd18
  41cf3c:	br	x17

000000000041cf40 <OBJ_ln2nid@plt>:
  41cf40:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf44:	ldr	x17, [x16, #3360]
  41cf48:	add	x16, x16, #0xd20
  41cf4c:	br	x17

000000000041cf50 <SSL_CTX_set_srp_cb_arg@plt>:
  41cf50:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf54:	ldr	x17, [x16, #3368]
  41cf58:	add	x16, x16, #0xd28
  41cf5c:	br	x17

000000000041cf60 <SSL_get_verify_result@plt>:
  41cf60:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf64:	ldr	x17, [x16, #3376]
  41cf68:	add	x16, x16, #0xd30
  41cf6c:	br	x17

000000000041cf70 <CMS_add1_ReceiptRequest@plt>:
  41cf70:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf74:	ldr	x17, [x16, #3384]
  41cf78:	add	x16, x16, #0xd38
  41cf7c:	br	x17

000000000041cf80 <PEM_write_bio_RSAPrivateKey@plt>:
  41cf80:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf84:	ldr	x17, [x16, #3392]
  41cf88:	add	x16, x16, #0xd40
  41cf8c:	br	x17

000000000041cf90 <X509_alias_set1@plt>:
  41cf90:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf94:	ldr	x17, [x16, #3400]
  41cf98:	add	x16, x16, #0xd48
  41cf9c:	br	x17

000000000041cfa0 <ENGINE_load_public_key@plt>:
  41cfa0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cfa4:	ldr	x17, [x16, #3408]
  41cfa8:	add	x16, x16, #0xd50
  41cfac:	br	x17

000000000041cfb0 <BIO_test_flags@plt>:
  41cfb0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cfb4:	ldr	x17, [x16, #3416]
  41cfb8:	add	x16, x16, #0xd58
  41cfbc:	br	x17

000000000041cfc0 <X509_CRL_free@plt>:
  41cfc0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cfc4:	ldr	x17, [x16, #3424]
  41cfc8:	add	x16, x16, #0xd60
  41cfcc:	br	x17

000000000041cfd0 <EVP_CIPHER_iv_length@plt>:
  41cfd0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cfd4:	ldr	x17, [x16, #3432]
  41cfd8:	add	x16, x16, #0xd68
  41cfdc:	br	x17

000000000041cfe0 <NCONF_get_string@plt>:
  41cfe0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cfe4:	ldr	x17, [x16, #3440]
  41cfe8:	add	x16, x16, #0xd70
  41cfec:	br	x17

000000000041cff0 <i2d_PKCS7_bio_stream@plt>:
  41cff0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cff4:	ldr	x17, [x16, #3448]
  41cff8:	add	x16, x16, #0xd78
  41cffc:	br	x17

000000000041d000 <BIO_set_callback_arg@plt>:
  41d000:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d004:	ldr	x17, [x16, #3456]
  41d008:	add	x16, x16, #0xd80
  41d00c:	br	x17

000000000041d010 <PEM_read_bio_DHparams@plt>:
  41d010:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d014:	ldr	x17, [x16, #3464]
  41d018:	add	x16, x16, #0xd88
  41d01c:	br	x17

000000000041d020 <EVP_PKEY_verify_recover@plt>:
  41d020:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d024:	ldr	x17, [x16, #3472]
  41d028:	add	x16, x16, #0xd90
  41d02c:	br	x17

000000000041d030 <OPENSSL_hexstr2buf@plt>:
  41d030:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d034:	ldr	x17, [x16, #3480]
  41d038:	add	x16, x16, #0xd98
  41d03c:	br	x17

000000000041d040 <X509_trust_clear@plt>:
  41d040:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d044:	ldr	x17, [x16, #3488]
  41d048:	add	x16, x16, #0xda0
  41d04c:	br	x17

000000000041d050 <DES_crypt@plt>:
  41d050:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d054:	ldr	x17, [x16, #3496]
  41d058:	add	x16, x16, #0xda8
  41d05c:	br	x17

000000000041d060 <OPENSSL_init_ssl@plt>:
  41d060:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d064:	ldr	x17, [x16, #3504]
  41d068:	add	x16, x16, #0xdb0
  41d06c:	br	x17

000000000041d070 <ENGINE_init@plt>:
  41d070:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d074:	ldr	x17, [x16, #3512]
  41d078:	add	x16, x16, #0xdb8
  41d07c:	br	x17

000000000041d080 <OPENSSL_uni2utf8@plt>:
  41d080:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d084:	ldr	x17, [x16, #3520]
  41d088:	add	x16, x16, #0xdc0
  41d08c:	br	x17

000000000041d090 <ERR_put_error@plt>:
  41d090:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d094:	ldr	x17, [x16, #3528]
  41d098:	add	x16, x16, #0xdc8
  41d09c:	br	x17

000000000041d0a0 <RSA_generate_multi_prime_key@plt>:
  41d0a0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d0a4:	ldr	x17, [x16, #3536]
  41d0a8:	add	x16, x16, #0xdd0
  41d0ac:	br	x17

000000000041d0b0 <PKCS7_sign@plt>:
  41d0b0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d0b4:	ldr	x17, [x16, #3544]
  41d0b8:	add	x16, x16, #0xdd8
  41d0bc:	br	x17

000000000041d0c0 <SSL_load_client_CA_file@plt>:
  41d0c0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d0c4:	ldr	x17, [x16, #3552]
  41d0c8:	add	x16, x16, #0xde0
  41d0cc:	br	x17

000000000041d0d0 <BN_rand@plt>:
  41d0d0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d0d4:	ldr	x17, [x16, #3560]
  41d0d8:	add	x16, x16, #0xde8
  41d0dc:	br	x17

000000000041d0e0 <X509_STORE_CTX_set_cert@plt>:
  41d0e0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d0e4:	ldr	x17, [x16, #3568]
  41d0e8:	add	x16, x16, #0xdf0
  41d0ec:	br	x17

000000000041d0f0 <X509_print_ex@plt>:
  41d0f0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d0f4:	ldr	x17, [x16, #3576]
  41d0f8:	add	x16, x16, #0xdf8
  41d0fc:	br	x17

000000000041d100 <TS_CONF_set_def_policy@plt>:
  41d100:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d104:	ldr	x17, [x16, #3584]
  41d108:	add	x16, x16, #0xe00
  41d10c:	br	x17

000000000041d110 <a2i_ASN1_INTEGER@plt>:
  41d110:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d114:	ldr	x17, [x16, #3592]
  41d118:	add	x16, x16, #0xe08
  41d11c:	br	x17

000000000041d120 <PEM_write_bio_DSAPrivateKey@plt>:
  41d120:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d124:	ldr	x17, [x16, #3600]
  41d128:	add	x16, x16, #0xe10
  41d12c:	br	x17

000000000041d130 <TS_CONF_load_certs@plt>:
  41d130:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d134:	ldr	x17, [x16, #3608]
  41d138:	add	x16, x16, #0xe18
  41d13c:	br	x17

000000000041d140 <X509_REQ_check_private_key@plt>:
  41d140:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d144:	ldr	x17, [x16, #3616]
  41d148:	add	x16, x16, #0xe20
  41d14c:	br	x17

000000000041d150 <UI_null@plt>:
  41d150:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d154:	ldr	x17, [x16, #3624]
  41d158:	add	x16, x16, #0xe28
  41d15c:	br	x17

000000000041d160 <RSA_sign@plt>:
  41d160:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d164:	ldr	x17, [x16, #3632]
  41d168:	add	x16, x16, #0xe30
  41d16c:	br	x17

000000000041d170 <BIO_snprintf@plt>:
  41d170:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d174:	ldr	x17, [x16, #3640]
  41d178:	add	x16, x16, #0xe38
  41d17c:	br	x17

000000000041d180 <X509_REQ_verify@plt>:
  41d180:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d184:	ldr	x17, [x16, #3648]
  41d188:	add	x16, x16, #0xe40
  41d18c:	br	x17

000000000041d190 <SSL_CTX_set_srp_username_callback@plt>:
  41d190:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d194:	ldr	x17, [x16, #3656]
  41d198:	add	x16, x16, #0xe48
  41d19c:	br	x17

000000000041d1a0 <TS_REQ_set_policy_id@plt>:
  41d1a0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d1a4:	ldr	x17, [x16, #3664]
  41d1a8:	add	x16, x16, #0xe50
  41d1ac:	br	x17

000000000041d1b0 <SSL_CTX_set_client_cert_engine@plt>:
  41d1b0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d1b4:	ldr	x17, [x16, #3672]
  41d1b8:	add	x16, x16, #0xe58
  41d1bc:	br	x17

000000000041d1c0 <UI_method_get_reader@plt>:
  41d1c0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d1c4:	ldr	x17, [x16, #3680]
  41d1c8:	add	x16, x16, #0xe60
  41d1cc:	br	x17

000000000041d1d0 <DH_free@plt>:
  41d1d0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d1d4:	ldr	x17, [x16, #3688]
  41d1d8:	add	x16, x16, #0xe68
  41d1dc:	br	x17

000000000041d1e0 <BIO_f_buffer@plt>:
  41d1e0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d1e4:	ldr	x17, [x16, #3696]
  41d1e8:	add	x16, x16, #0xe70
  41d1ec:	br	x17

000000000041d1f0 <HMAC_Init_ex@plt>:
  41d1f0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d1f4:	ldr	x17, [x16, #3704]
  41d1f8:	add	x16, x16, #0xe78
  41d1fc:	br	x17

000000000041d200 <strcmp@plt>:
  41d200:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d204:	ldr	x17, [x16, #3712]
  41d208:	add	x16, x16, #0xe80
  41d20c:	br	x17

000000000041d210 <BN_print@plt>:
  41d210:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d214:	ldr	x17, [x16, #3720]
  41d218:	add	x16, x16, #0xe88
  41d21c:	br	x17

000000000041d220 <CMS_encrypt@plt>:
  41d220:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d224:	ldr	x17, [x16, #3728]
  41d228:	add	x16, x16, #0xe90
  41d22c:	br	x17

000000000041d230 <X509_get_ext@plt>:
  41d230:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d234:	ldr	x17, [x16, #3736]
  41d238:	add	x16, x16, #0xe98
  41d23c:	br	x17

000000000041d240 <OCSP_cert_to_id@plt>:
  41d240:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d244:	ldr	x17, [x16, #3744]
  41d248:	add	x16, x16, #0xea0
  41d24c:	br	x17

000000000041d250 <SSL_get0_dane_tlsa@plt>:
  41d250:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d254:	ldr	x17, [x16, #3752]
  41d258:	add	x16, x16, #0xea8
  41d25c:	br	x17

000000000041d260 <PKCS12_unpack_authsafes@plt>:
  41d260:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d264:	ldr	x17, [x16, #3760]
  41d268:	add	x16, x16, #0xeb0
  41d26c:	br	x17

000000000041d270 <strtol@plt>:
  41d270:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d274:	ldr	x17, [x16, #3768]
  41d278:	add	x16, x16, #0xeb8
  41d27c:	br	x17

000000000041d280 <SSL_get_shared_sigalgs@plt>:
  41d280:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d284:	ldr	x17, [x16, #3776]
  41d288:	add	x16, x16, #0xec0
  41d28c:	br	x17

000000000041d290 <ASN1_i2d_bio@plt>:
  41d290:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d294:	ldr	x17, [x16, #3784]
  41d298:	add	x16, x16, #0xec8
  41d29c:	br	x17

000000000041d2a0 <EVP_aes_192_wrap@plt>:
  41d2a0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d2a4:	ldr	x17, [x16, #3792]
  41d2a8:	add	x16, x16, #0xed0
  41d2ac:	br	x17

000000000041d2b0 <X509_STORE_load_locations@plt>:
  41d2b0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d2b4:	ldr	x17, [x16, #3800]
  41d2b8:	add	x16, x16, #0xed8
  41d2bc:	br	x17

000000000041d2c0 <setbuf@plt>:
  41d2c0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d2c4:	ldr	x17, [x16, #3808]
  41d2c8:	add	x16, x16, #0xee0
  41d2cc:	br	x17

000000000041d2d0 <SSL_CIPHER_get_handshake_digest@plt>:
  41d2d0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d2d4:	ldr	x17, [x16, #3816]
  41d2d8:	add	x16, x16, #0xee8
  41d2dc:	br	x17

000000000041d2e0 <i2d_X509_bio@plt>:
  41d2e0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d2e4:	ldr	x17, [x16, #3824]
  41d2e8:	add	x16, x16, #0xef0
  41d2ec:	br	x17

000000000041d2f0 <X509_REVOKED_new@plt>:
  41d2f0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d2f4:	ldr	x17, [x16, #3832]
  41d2f8:	add	x16, x16, #0xef8
  41d2fc:	br	x17

000000000041d300 <i2d_DHparams@plt>:
  41d300:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d304:	ldr	x17, [x16, #3840]
  41d308:	add	x16, x16, #0xf00
  41d30c:	br	x17

000000000041d310 <SSL_CTX_set0_CA_list@plt>:
  41d310:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d314:	ldr	x17, [x16, #3848]
  41d318:	add	x16, x16, #0xf08
  41d31c:	br	x17

000000000041d320 <DH_get_length@plt>:
  41d320:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d324:	ldr	x17, [x16, #3856]
  41d328:	add	x16, x16, #0xf10
  41d32c:	br	x17

000000000041d330 <SSL_shutdown@plt>:
  41d330:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d334:	ldr	x17, [x16, #3864]
  41d338:	add	x16, x16, #0xf18
  41d33c:	br	x17

000000000041d340 <AES_cbc_encrypt@plt>:
  41d340:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d344:	ldr	x17, [x16, #3872]
  41d348:	add	x16, x16, #0xf20
  41d34c:	br	x17

000000000041d350 <X509_NAME_dup@plt>:
  41d350:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d354:	ldr	x17, [x16, #3880]
  41d358:	add	x16, x16, #0xf28
  41d35c:	br	x17

000000000041d360 <EVP_ripemd160@plt>:
  41d360:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d364:	ldr	x17, [x16, #3888]
  41d368:	add	x16, x16, #0xf30
  41d36c:	br	x17

000000000041d370 <SSL_is_dtls@plt>:
  41d370:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d374:	ldr	x17, [x16, #3896]
  41d378:	add	x16, x16, #0xf38
  41d37c:	br	x17

000000000041d380 <TS_CONF_set_digests@plt>:
  41d380:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d384:	ldr	x17, [x16, #3904]
  41d388:	add	x16, x16, #0xf40
  41d38c:	br	x17

000000000041d390 <EC_GROUP_check@plt>:
  41d390:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d394:	ldr	x17, [x16, #3912]
  41d398:	add	x16, x16, #0xf48
  41d39c:	br	x17

000000000041d3a0 <EVP_PKEY_asn1_get_count@plt>:
  41d3a0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d3a4:	ldr	x17, [x16, #3920]
  41d3a8:	add	x16, x16, #0xf50
  41d3ac:	br	x17

000000000041d3b0 <X509_STORE_CTX_new@plt>:
  41d3b0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d3b4:	ldr	x17, [x16, #3928]
  41d3b8:	add	x16, x16, #0xf58
  41d3bc:	br	x17

000000000041d3c0 <BIO_set_flags@plt>:
  41d3c0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d3c4:	ldr	x17, [x16, #3936]
  41d3c8:	add	x16, x16, #0xf60
  41d3cc:	br	x17

000000000041d3d0 <SRP_create_verifier@plt>:
  41d3d0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d3d4:	ldr	x17, [x16, #3944]
  41d3d8:	add	x16, x16, #0xf68
  41d3dc:	br	x17

000000000041d3e0 <TS_CONF_set_serial@plt>:
  41d3e0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d3e4:	ldr	x17, [x16, #3952]
  41d3e8:	add	x16, x16, #0xf70
  41d3ec:	br	x17

000000000041d3f0 <X509_SIG_free@plt>:
  41d3f0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d3f4:	ldr	x17, [x16, #3960]
  41d3f8:	add	x16, x16, #0xf78
  41d3fc:	br	x17

000000000041d400 <TS_CONF_set_signer_key@plt>:
  41d400:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d404:	ldr	x17, [x16, #3968]
  41d408:	add	x16, x16, #0xf80
  41d40c:	br	x17

000000000041d410 <TS_VERIFY_CTS_set_certs@plt>:
  41d410:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d414:	ldr	x17, [x16, #3976]
  41d418:	add	x16, x16, #0xf88
  41d41c:	br	x17

000000000041d420 <OPENSSL_cleanse@plt>:
  41d420:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d424:	ldr	x17, [x16, #3984]
  41d428:	add	x16, x16, #0xf90
  41d42c:	br	x17

000000000041d430 <OCSP_response_status_str@plt>:
  41d430:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d434:	ldr	x17, [x16, #3992]
  41d438:	add	x16, x16, #0xf98
  41d43c:	br	x17

000000000041d440 <X509_STORE_CTX_init@plt>:
  41d440:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d444:	ldr	x17, [x16, #4000]
  41d448:	add	x16, x16, #0xfa0
  41d44c:	br	x17

000000000041d450 <PEM_write_bio_PKCS7_stream@plt>:
  41d450:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d454:	ldr	x17, [x16, #4008]
  41d458:	add	x16, x16, #0xfa8
  41d45c:	br	x17

000000000041d460 <SSL_CIPHER_standard_name@plt>:
  41d460:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d464:	ldr	x17, [x16, #4016]
  41d468:	add	x16, x16, #0xfb0
  41d46c:	br	x17

000000000041d470 <SSL_set_bio@plt>:
  41d470:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d474:	ldr	x17, [x16, #4024]
  41d478:	add	x16, x16, #0xfb8
  41d47c:	br	x17

000000000041d480 <ASYNC_WAIT_CTX_get_all_fds@plt>:
  41d480:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d484:	ldr	x17, [x16, #4032]
  41d488:	add	x16, x16, #0xfc0
  41d48c:	br	x17

000000000041d490 <SCT_print@plt>:
  41d490:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d494:	ldr	x17, [x16, #4040]
  41d498:	add	x16, x16, #0xfc8
  41d49c:	br	x17

000000000041d4a0 <i2d_DHxparams@plt>:
  41d4a0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d4a4:	ldr	x17, [x16, #4048]
  41d4a8:	add	x16, x16, #0xfd0
  41d4ac:	br	x17

000000000041d4b0 <ASN1_OBJECT_free@plt>:
  41d4b0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d4b4:	ldr	x17, [x16, #4056]
  41d4b8:	add	x16, x16, #0xfd8
  41d4bc:	br	x17

000000000041d4c0 <X509_get0_notAfter@plt>:
  41d4c0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d4c4:	ldr	x17, [x16, #4064]
  41d4c8:	add	x16, x16, #0xfe0
  41d4cc:	br	x17

000000000041d4d0 <EC_GROUP_set_asn1_flag@plt>:
  41d4d0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d4d4:	ldr	x17, [x16, #4072]
  41d4d8:	add	x16, x16, #0xfe8
  41d4dc:	br	x17

000000000041d4e0 <X509_CRL_print_ex@plt>:
  41d4e0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d4e4:	ldr	x17, [x16, #4080]
  41d4e8:	add	x16, x16, #0xff0
  41d4ec:	br	x17

000000000041d4f0 <DES_options@plt>:
  41d4f0:	adrp	x16, 4a8000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d4f4:	ldr	x17, [x16, #4088]
  41d4f8:	add	x16, x16, #0xff8
  41d4fc:	br	x17

000000000041d500 <EVP_PKEY_derive_init@plt>:
  41d500:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d504:	ldr	x17, [x16]
  41d508:	add	x16, x16, #0x0
  41d50c:	br	x17

000000000041d510 <ASN1_PRINTABLE_type@plt>:
  41d510:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d514:	ldr	x17, [x16, #8]
  41d518:	add	x16, x16, #0x8
  41d51c:	br	x17

000000000041d520 <SSL_SESSION_print_keylog@plt>:
  41d520:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d524:	ldr	x17, [x16, #16]
  41d528:	add	x16, x16, #0x10
  41d52c:	br	x17

000000000041d530 <NCONF_load_bio@plt>:
  41d530:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d534:	ldr	x17, [x16, #24]
  41d538:	add	x16, x16, #0x18
  41d53c:	br	x17

000000000041d540 <getenv@plt>:
  41d540:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d544:	ldr	x17, [x16, #32]
  41d548:	add	x16, x16, #0x20
  41d54c:	br	x17

000000000041d550 <PKCS7_sign_add_signer@plt>:
  41d550:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d554:	ldr	x17, [x16, #40]
  41d558:	add	x16, x16, #0x28
  41d55c:	br	x17

000000000041d560 <DSA_get0_pqg@plt>:
  41d560:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d564:	ldr	x17, [x16, #48]
  41d568:	add	x16, x16, #0x30
  41d56c:	br	x17

000000000041d570 <X509_NAME_ENTRY_free@plt>:
  41d570:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d574:	ldr	x17, [x16, #56]
  41d578:	add	x16, x16, #0x38
  41d57c:	br	x17

000000000041d580 <OCSP_REQ_CTX_new@plt>:
  41d580:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d584:	ldr	x17, [x16, #64]
  41d588:	add	x16, x16, #0x40
  41d58c:	br	x17

000000000041d590 <X509_verify_cert_error_string@plt>:
  41d590:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d594:	ldr	x17, [x16, #72]
  41d598:	add	x16, x16, #0x48
  41d59c:	br	x17

000000000041d5a0 <BIO_meth_set_destroy@plt>:
  41d5a0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d5a4:	ldr	x17, [x16, #80]
  41d5a8:	add	x16, x16, #0x50
  41d5ac:	br	x17

000000000041d5b0 <OSSL_STORE_do_all_loaders@plt>:
  41d5b0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d5b4:	ldr	x17, [x16, #88]
  41d5b8:	add	x16, x16, #0x58
  41d5bc:	br	x17

000000000041d5c0 <d2i_OCSP_REQUEST@plt>:
  41d5c0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d5c4:	ldr	x17, [x16, #96]
  41d5c8:	add	x16, x16, #0x60
  41d5cc:	br	x17

000000000041d5d0 <X509_get_subject_name@plt>:
  41d5d0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d5d4:	ldr	x17, [x16, #104]
  41d5d8:	add	x16, x16, #0x68
  41d5dc:	br	x17

000000000041d5e0 <vsnprintf@plt>:
  41d5e0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d5e4:	ldr	x17, [x16, #112]
  41d5e8:	add	x16, x16, #0x70
  41d5ec:	br	x17

000000000041d5f0 <EVP_CIPHER_CTX_free@plt>:
  41d5f0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d5f4:	ldr	x17, [x16, #120]
  41d5f8:	add	x16, x16, #0x78
  41d5fc:	br	x17

000000000041d600 <setsockopt@plt>:
  41d600:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d604:	ldr	x17, [x16, #128]
  41d608:	add	x16, x16, #0x80
  41d60c:	br	x17

000000000041d610 <CMS_digest_create@plt>:
  41d610:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d614:	ldr	x17, [x16, #136]
  41d618:	add	x16, x16, #0x88
  41d61c:	br	x17

000000000041d620 <SSL_get_srp_g@plt>:
  41d620:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d624:	ldr	x17, [x16, #144]
  41d628:	add	x16, x16, #0x90
  41d62c:	br	x17

000000000041d630 <EVP_PKEY_new_raw_private_key@plt>:
  41d630:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d634:	ldr	x17, [x16, #152]
  41d638:	add	x16, x16, #0x98
  41d63c:	br	x17

000000000041d640 <X509_CRL_print@plt>:
  41d640:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d644:	ldr	x17, [x16, #160]
  41d648:	add	x16, x16, #0xa0
  41d64c:	br	x17

000000000041d650 <EVP_MD_CTX_free@plt>:
  41d650:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d654:	ldr	x17, [x16, #168]
  41d658:	add	x16, x16, #0xa8
  41d65c:	br	x17

000000000041d660 <openlog@plt>:
  41d660:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d664:	ldr	x17, [x16, #176]
  41d668:	add	x16, x16, #0xb0
  41d66c:	br	x17

000000000041d670 <PKCS12_get0_mac@plt>:
  41d670:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d674:	ldr	x17, [x16, #184]
  41d678:	add	x16, x16, #0xb8
  41d67c:	br	x17

000000000041d680 <OCSP_request_sign@plt>:
  41d680:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d684:	ldr	x17, [x16, #192]
  41d688:	add	x16, x16, #0xc0
  41d68c:	br	x17

000000000041d690 <ENGINE_register_all_complete@plt>:
  41d690:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d694:	ldr	x17, [x16, #200]
  41d698:	add	x16, x16, #0xc8
  41d69c:	br	x17

000000000041d6a0 <X509_STORE_CTX_set0_trusted_stack@plt>:
  41d6a0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d6a4:	ldr	x17, [x16, #208]
  41d6a8:	add	x16, x16, #0xd0
  41d6ac:	br	x17

000000000041d6b0 <TS_RESP_verify_response@plt>:
  41d6b0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d6b4:	ldr	x17, [x16, #216]
  41d6b8:	add	x16, x16, #0xd8
  41d6bc:	br	x17

000000000041d6c0 <ASN1_UTCTIME_new@plt>:
  41d6c0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d6c4:	ldr	x17, [x16, #224]
  41d6c8:	add	x16, x16, #0xe0
  41d6cc:	br	x17

000000000041d6d0 <EC_GROUP_set_seed@plt>:
  41d6d0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d6d4:	ldr	x17, [x16, #232]
  41d6d8:	add	x16, x16, #0xe8
  41d6dc:	br	x17

000000000041d6e0 <TS_RESP_CTX_set_status_info@plt>:
  41d6e0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d6e4:	ldr	x17, [x16, #240]
  41d6e8:	add	x16, x16, #0xf0
  41d6ec:	br	x17

000000000041d6f0 <ASN1_TYPE_new@plt>:
  41d6f0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d6f4:	ldr	x17, [x16, #248]
  41d6f8:	add	x16, x16, #0xf8
  41d6fc:	br	x17

000000000041d700 <TS_REQ_print_bio@plt>:
  41d700:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d704:	ldr	x17, [x16, #256]
  41d708:	add	x16, x16, #0x100
  41d70c:	br	x17

000000000041d710 <SSL_CTX_set_generate_session_id@plt>:
  41d710:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d714:	ldr	x17, [x16, #264]
  41d718:	add	x16, x16, #0x108
  41d71c:	br	x17

000000000041d720 <EVP_CIPHER_CTX_rand_key@plt>:
  41d720:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d724:	ldr	x17, [x16, #272]
  41d728:	add	x16, x16, #0x110
  41d72c:	br	x17

000000000041d730 <TS_RESP_CTX_set_signer_digest@plt>:
  41d730:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d734:	ldr	x17, [x16, #280]
  41d738:	add	x16, x16, #0x118
  41d73c:	br	x17

000000000041d740 <RAND_bytes@plt>:
  41d740:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d744:	ldr	x17, [x16, #288]
  41d748:	add	x16, x16, #0x120
  41d74c:	br	x17

000000000041d750 <X509_PURPOSE_get0@plt>:
  41d750:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d754:	ldr	x17, [x16, #296]
  41d758:	add	x16, x16, #0x128
  41d75c:	br	x17

000000000041d760 <CRYPTO_gcm128_release@plt>:
  41d760:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d764:	ldr	x17, [x16, #304]
  41d768:	add	x16, x16, #0x130
  41d76c:	br	x17

000000000041d770 <PEM_write_bio_DSAparams@plt>:
  41d770:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d774:	ldr	x17, [x16, #312]
  41d778:	add	x16, x16, #0x138
  41d77c:	br	x17

000000000041d780 <ASYNC_cleanup_thread@plt>:
  41d780:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d784:	ldr	x17, [x16, #320]
  41d788:	add	x16, x16, #0x140
  41d78c:	br	x17

000000000041d790 <SSL_CTX_set_alpn_protos@plt>:
  41d790:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d794:	ldr	x17, [x16, #328]
  41d798:	add	x16, x16, #0x148
  41d79c:	br	x17

000000000041d7a0 <RC4_set_key@plt>:
  41d7a0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d7a4:	ldr	x17, [x16, #336]
  41d7a8:	add	x16, x16, #0x150
  41d7ac:	br	x17

000000000041d7b0 <OPENSSL_hexchar2int@plt>:
  41d7b0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d7b4:	ldr	x17, [x16, #344]
  41d7b8:	add	x16, x16, #0x158
  41d7bc:	br	x17

000000000041d7c0 <BIO_ADDR_service_string@plt>:
  41d7c0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d7c4:	ldr	x17, [x16, #352]
  41d7c8:	add	x16, x16, #0x160
  41d7cc:	br	x17

000000000041d7d0 <SSL_CTX_set_session_id_context@plt>:
  41d7d0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d7d4:	ldr	x17, [x16, #360]
  41d7d8:	add	x16, x16, #0x168
  41d7dc:	br	x17

000000000041d7e0 <strchr@plt>:
  41d7e0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d7e4:	ldr	x17, [x16, #368]
  41d7e8:	add	x16, x16, #0x170
  41d7ec:	br	x17

000000000041d7f0 <TS_REQ_new@plt>:
  41d7f0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d7f4:	ldr	x17, [x16, #376]
  41d7f8:	add	x16, x16, #0x178
  41d7fc:	br	x17

000000000041d800 <PKCS12_SAFEBAG_get1_cert@plt>:
  41d800:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d804:	ldr	x17, [x16, #384]
  41d808:	add	x16, x16, #0x180
  41d80c:	br	x17

000000000041d810 <TS_CONF_set_ordering@plt>:
  41d810:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d814:	ldr	x17, [x16, #392]
  41d818:	add	x16, x16, #0x188
  41d81c:	br	x17

000000000041d820 <OCSP_id_issuer_cmp@plt>:
  41d820:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d824:	ldr	x17, [x16, #400]
  41d828:	add	x16, x16, #0x190
  41d82c:	br	x17

000000000041d830 <EVP_Cipher@plt>:
  41d830:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d834:	ldr	x17, [x16, #408]
  41d838:	add	x16, x16, #0x198
  41d83c:	br	x17

000000000041d840 <ASN1_TIME_new@plt>:
  41d840:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d844:	ldr	x17, [x16, #416]
  41d848:	add	x16, x16, #0x1a0
  41d84c:	br	x17

000000000041d850 <X509_REVOKED_set_revocationDate@plt>:
  41d850:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d854:	ldr	x17, [x16, #424]
  41d858:	add	x16, x16, #0x1a8
  41d85c:	br	x17

000000000041d860 <ENGINE_by_id@plt>:
  41d860:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d864:	ldr	x17, [x16, #432]
  41d868:	add	x16, x16, #0x1b0
  41d86c:	br	x17

000000000041d870 <X509_REVOKED_set_serialNumber@plt>:
  41d870:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d874:	ldr	x17, [x16, #440]
  41d878:	add	x16, x16, #0x1b8
  41d87c:	br	x17

000000000041d880 <X509V3_conf_free@plt>:
  41d880:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d884:	ldr	x17, [x16, #448]
  41d888:	add	x16, x16, #0x1c0
  41d88c:	br	x17

000000000041d890 <OCSP_basic_verify@plt>:
  41d890:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d894:	ldr	x17, [x16, #456]
  41d898:	add	x16, x16, #0x1c8
  41d89c:	br	x17

000000000041d8a0 <PKCS12_SAFEBAG_get0_attrs@plt>:
  41d8a0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d8a4:	ldr	x17, [x16, #464]
  41d8a8:	add	x16, x16, #0x1d0
  41d8ac:	br	x17

000000000041d8b0 <SSL_get_certificate@plt>:
  41d8b0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d8b4:	ldr	x17, [x16, #472]
  41d8b8:	add	x16, x16, #0x1d8
  41d8bc:	br	x17

000000000041d8c0 <d2i_ECPKParameters@plt>:
  41d8c0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d8c4:	ldr	x17, [x16, #480]
  41d8c8:	add	x16, x16, #0x1e0
  41d8cc:	br	x17

000000000041d8d0 <X509_print@plt>:
  41d8d0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d8d4:	ldr	x17, [x16, #488]
  41d8d8:	add	x16, x16, #0x1e8
  41d8dc:	br	x17

000000000041d8e0 <OSSL_STORE_eof@plt>:
  41d8e0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d8e4:	ldr	x17, [x16, #496]
  41d8e8:	add	x16, x16, #0x1f0
  41d8ec:	br	x17

000000000041d8f0 <OCSP_REQ_CTX_http@plt>:
  41d8f0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d8f4:	ldr	x17, [x16, #504]
  41d8f8:	add	x16, x16, #0x1f8
  41d8fc:	br	x17

000000000041d900 <RSA_public_encrypt@plt>:
  41d900:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d904:	ldr	x17, [x16, #512]
  41d908:	add	x16, x16, #0x200
  41d90c:	br	x17

000000000041d910 <PEM_write_bio@plt>:
  41d910:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d914:	ldr	x17, [x16, #520]
  41d918:	add	x16, x16, #0x208
  41d91c:	br	x17

000000000041d920 <NETSCAPE_SPKI_print@plt>:
  41d920:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d924:	ldr	x17, [x16, #528]
  41d928:	add	x16, x16, #0x210
  41d92c:	br	x17

000000000041d930 <i2d_RSAPrivateKey_bio@plt>:
  41d930:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d934:	ldr	x17, [x16, #536]
  41d938:	add	x16, x16, #0x218
  41d93c:	br	x17

000000000041d940 <X509_issuer_name_hash@plt>:
  41d940:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d944:	ldr	x17, [x16, #544]
  41d948:	add	x16, x16, #0x220
  41d94c:	br	x17

000000000041d950 <NETSCAPE_SPKI_new@plt>:
  41d950:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d954:	ldr	x17, [x16, #552]
  41d958:	add	x16, x16, #0x228
  41d95c:	br	x17

000000000041d960 <EVP_PKEY_free@plt>:
  41d960:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d964:	ldr	x17, [x16, #560]
  41d968:	add	x16, x16, #0x230
  41d96c:	br	x17

000000000041d970 <X509_REQ_set_version@plt>:
  41d970:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d974:	ldr	x17, [x16, #568]
  41d978:	add	x16, x16, #0x238
  41d97c:	br	x17

000000000041d980 <SSL_CTX_set_psk_client_callback@plt>:
  41d980:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d984:	ldr	x17, [x16, #576]
  41d988:	add	x16, x16, #0x240
  41d98c:	br	x17

000000000041d990 <TS_CONF_set_crypto_device@plt>:
  41d990:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d994:	ldr	x17, [x16, #584]
  41d998:	add	x16, x16, #0x248
  41d99c:	br	x17

000000000041d9a0 <OCSP_response_create@plt>:
  41d9a0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d9a4:	ldr	x17, [x16, #592]
  41d9a8:	add	x16, x16, #0x250
  41d9ac:	br	x17

000000000041d9b0 <BIO_read_ex@plt>:
  41d9b0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d9b4:	ldr	x17, [x16, #600]
  41d9b8:	add	x16, x16, #0x258
  41d9bc:	br	x17

000000000041d9c0 <SSL_get_SSL_CTX@plt>:
  41d9c0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d9c4:	ldr	x17, [x16, #608]
  41d9c8:	add	x16, x16, #0x260
  41d9cc:	br	x17

000000000041d9d0 <UI_method_get_writer@plt>:
  41d9d0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d9d4:	ldr	x17, [x16, #616]
  41d9d8:	add	x16, x16, #0x268
  41d9dc:	br	x17

000000000041d9e0 <TS_RESP_set_status_info@plt>:
  41d9e0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d9e4:	ldr	x17, [x16, #624]
  41d9e8:	add	x16, x16, #0x270
  41d9ec:	br	x17

000000000041d9f0 <SMIME_read_PKCS7@plt>:
  41d9f0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41d9f4:	ldr	x17, [x16, #632]
  41d9f8:	add	x16, x16, #0x278
  41d9fc:	br	x17

000000000041da00 <IDEA_options@plt>:
  41da00:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41da04:	ldr	x17, [x16, #640]
  41da08:	add	x16, x16, #0x280
  41da0c:	br	x17

000000000041da10 <d2i_PrivateKey_bio@plt>:
  41da10:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41da14:	ldr	x17, [x16, #648]
  41da18:	add	x16, x16, #0x288
  41da1c:	br	x17

000000000041da20 <SSL_CTX_dane_enable@plt>:
  41da20:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41da24:	ldr	x17, [x16, #656]
  41da28:	add	x16, x16, #0x290
  41da2c:	br	x17

000000000041da30 <SSL_CTX_sess_set_remove_cb@plt>:
  41da30:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41da34:	ldr	x17, [x16, #664]
  41da38:	add	x16, x16, #0x298
  41da3c:	br	x17

000000000041da40 <X509_CRL_get0_nextUpdate@plt>:
  41da40:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41da44:	ldr	x17, [x16, #672]
  41da48:	add	x16, x16, #0x2a0
  41da4c:	br	x17

000000000041da50 <PEM_read_bio_X509@plt>:
  41da50:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41da54:	ldr	x17, [x16, #680]
  41da58:	add	x16, x16, #0x2a8
  41da5c:	br	x17

000000000041da60 <X509_REQ_sign_ctx@plt>:
  41da60:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41da64:	ldr	x17, [x16, #688]
  41da68:	add	x16, x16, #0x2b0
  41da6c:	br	x17

000000000041da70 <SSL_ctrl@plt>:
  41da70:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41da74:	ldr	x17, [x16, #696]
  41da78:	add	x16, x16, #0x2b8
  41da7c:	br	x17

000000000041da80 <X509_set_serialNumber@plt>:
  41da80:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41da84:	ldr	x17, [x16, #704]
  41da88:	add	x16, x16, #0x2c0
  41da8c:	br	x17

000000000041da90 <TS_MSG_IMPRINT_set_algo@plt>:
  41da90:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41da94:	ldr	x17, [x16, #712]
  41da98:	add	x16, x16, #0x2c8
  41da9c:	br	x17

000000000041daa0 <PKCS12_set_mac@plt>:
  41daa0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41daa4:	ldr	x17, [x16, #720]
  41daa8:	add	x16, x16, #0x2d0
  41daac:	br	x17

000000000041dab0 <PKCS12_SAFEBAG_free@plt>:
  41dab0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dab4:	ldr	x17, [x16, #728]
  41dab8:	add	x16, x16, #0x2d8
  41dabc:	br	x17

000000000041dac0 <ASN1_TIME_diff@plt>:
  41dac0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dac4:	ldr	x17, [x16, #736]
  41dac8:	add	x16, x16, #0x2e0
  41dacc:	br	x17

000000000041dad0 <sysconf@plt>:
  41dad0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dad4:	ldr	x17, [x16, #744]
  41dad8:	add	x16, x16, #0x2e8
  41dadc:	br	x17

000000000041dae0 <ENGINE_ctrl_cmd_string@plt>:
  41dae0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dae4:	ldr	x17, [x16, #752]
  41dae8:	add	x16, x16, #0x2f0
  41daec:	br	x17

000000000041daf0 <SSL_CTX_new@plt>:
  41daf0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41daf4:	ldr	x17, [x16, #760]
  41daf8:	add	x16, x16, #0x2f8
  41dafc:	br	x17

000000000041db00 <BIO_f_md@plt>:
  41db00:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41db04:	ldr	x17, [x16, #768]
  41db08:	add	x16, x16, #0x300
  41db0c:	br	x17

000000000041db10 <SSL_set_msg_callback@plt>:
  41db10:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41db14:	ldr	x17, [x16, #776]
  41db18:	add	x16, x16, #0x308
  41db1c:	br	x17

000000000041db20 <CAST_set_key@plt>:
  41db20:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41db24:	ldr	x17, [x16, #784]
  41db28:	add	x16, x16, #0x310
  41db2c:	br	x17

000000000041db30 <HMAC_Final@plt>:
  41db30:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41db34:	ldr	x17, [x16, #792]
  41db38:	add	x16, x16, #0x318
  41db3c:	br	x17

000000000041db40 <SSL_get0_peername@plt>:
  41db40:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41db44:	ldr	x17, [x16, #800]
  41db48:	add	x16, x16, #0x320
  41db4c:	br	x17

000000000041db50 <OSSL_STORE_LOADER_get0_engine@plt>:
  41db50:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41db54:	ldr	x17, [x16, #808]
  41db58:	add	x16, x16, #0x328
  41db5c:	br	x17

000000000041db60 <EVP_BytesToKey@plt>:
  41db60:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41db64:	ldr	x17, [x16, #816]
  41db68:	add	x16, x16, #0x330
  41db6c:	br	x17

000000000041db70 <X509_STORE_free@plt>:
  41db70:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41db74:	ldr	x17, [x16, #824]
  41db78:	add	x16, x16, #0x338
  41db7c:	br	x17

000000000041db80 <X509_REQ_new@plt>:
  41db80:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41db84:	ldr	x17, [x16, #832]
  41db88:	add	x16, x16, #0x340
  41db8c:	br	x17

000000000041db90 <SHA1@plt>:
  41db90:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41db94:	ldr	x17, [x16, #840]
  41db98:	add	x16, x16, #0x348
  41db9c:	br	x17

000000000041dba0 <EVP_CIPHER_CTX_set_padding@plt>:
  41dba0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dba4:	ldr	x17, [x16, #848]
  41dba8:	add	x16, x16, #0x350
  41dbac:	br	x17

000000000041dbb0 <OCSP_basic_sign_ctx@plt>:
  41dbb0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dbb4:	ldr	x17, [x16, #856]
  41dbb8:	add	x16, x16, #0x358
  41dbbc:	br	x17

000000000041dbc0 <BIO_set_data@plt>:
  41dbc0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dbc4:	ldr	x17, [x16, #864]
  41dbc8:	add	x16, x16, #0x360
  41dbcc:	br	x17

000000000041dbd0 <X509_SIG_get0@plt>:
  41dbd0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dbd4:	ldr	x17, [x16, #872]
  41dbd8:	add	x16, x16, #0x368
  41dbdc:	br	x17

000000000041dbe0 <CMS_RecipientInfo_get0_pkey_ctx@plt>:
  41dbe0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dbe4:	ldr	x17, [x16, #880]
  41dbe8:	add	x16, x16, #0x370
  41dbec:	br	x17

000000000041dbf0 <ERR_print_errors_fp@plt>:
  41dbf0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dbf4:	ldr	x17, [x16, #888]
  41dbf8:	add	x16, x16, #0x378
  41dbfc:	br	x17

000000000041dc00 <d2i_RSAPublicKey_bio@plt>:
  41dc00:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dc04:	ldr	x17, [x16, #896]
  41dc08:	add	x16, x16, #0x380
  41dc0c:	br	x17

000000000041dc10 <SSL_set_connect_state@plt>:
  41dc10:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dc14:	ldr	x17, [x16, #904]
  41dc18:	add	x16, x16, #0x388
  41dc1c:	br	x17

000000000041dc20 <BN_bn2bin@plt>:
  41dc20:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dc24:	ldr	x17, [x16, #912]
  41dc28:	add	x16, x16, #0x390
  41dc2c:	br	x17

000000000041dc30 <EVP_PKEY_CTX_set_cb@plt>:
  41dc30:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dc34:	ldr	x17, [x16, #920]
  41dc38:	add	x16, x16, #0x398
  41dc3c:	br	x17

000000000041dc40 <i2d_PKCS7_bio@plt>:
  41dc40:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dc44:	ldr	x17, [x16, #928]
  41dc48:	add	x16, x16, #0x3a0
  41dc4c:	br	x17

000000000041dc50 <UI_OpenSSL@plt>:
  41dc50:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dc54:	ldr	x17, [x16, #936]
  41dc58:	add	x16, x16, #0x3a8
  41dc5c:	br	x17

000000000041dc60 <OSSL_STORE_load@plt>:
  41dc60:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dc64:	ldr	x17, [x16, #944]
  41dc68:	add	x16, x16, #0x3b0
  41dc6c:	br	x17

000000000041dc70 <BIO_int_ctrl@plt>:
  41dc70:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dc74:	ldr	x17, [x16, #952]
  41dc78:	add	x16, x16, #0x3b8
  41dc7c:	br	x17

000000000041dc80 <SSL_write_early_data@plt>:
  41dc80:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dc84:	ldr	x17, [x16, #960]
  41dc88:	add	x16, x16, #0x3c0
  41dc8c:	br	x17

000000000041dc90 <DSA_verify@plt>:
  41dc90:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dc94:	ldr	x17, [x16, #968]
  41dc98:	add	x16, x16, #0x3c8
  41dc9c:	br	x17

000000000041dca0 <RSA_free@plt>:
  41dca0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dca4:	ldr	x17, [x16, #976]
  41dca8:	add	x16, x16, #0x3d0
  41dcac:	br	x17

000000000041dcb0 <EVP_PKEY_meth_get0_info@plt>:
  41dcb0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dcb4:	ldr	x17, [x16, #984]
  41dcb8:	add	x16, x16, #0x3d8
  41dcbc:	br	x17

000000000041dcc0 <PKCS7_free@plt>:
  41dcc0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dcc4:	ldr	x17, [x16, #992]
  41dcc8:	add	x16, x16, #0x3e0
  41dccc:	br	x17

000000000041dcd0 <OPENSSL_sk_pop_free@plt>:
  41dcd0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dcd4:	ldr	x17, [x16, #1000]
  41dcd8:	add	x16, x16, #0x3e8
  41dcdc:	br	x17

000000000041dce0 <NCONF_get_section@plt>:
  41dce0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dce4:	ldr	x17, [x16, #1008]
  41dce8:	add	x16, x16, #0x3f0
  41dcec:	br	x17

000000000041dcf0 <BN_mod_exp@plt>:
  41dcf0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dcf4:	ldr	x17, [x16, #1016]
  41dcf8:	add	x16, x16, #0x3f8
  41dcfc:	br	x17

000000000041dd00 <OBJ_nid2obj@plt>:
  41dd00:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dd04:	ldr	x17, [x16, #1024]
  41dd08:	add	x16, x16, #0x400
  41dd0c:	br	x17

000000000041dd10 <PKCS7_new@plt>:
  41dd10:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dd14:	ldr	x17, [x16, #1032]
  41dd18:	add	x16, x16, #0x408
  41dd1c:	br	x17

000000000041dd20 <SSL_CIPHER_description@plt>:
  41dd20:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dd24:	ldr	x17, [x16, #1040]
  41dd28:	add	x16, x16, #0x410
  41dd2c:	br	x17

000000000041dd30 <SSL_SESSION_set_cipher@plt>:
  41dd30:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dd34:	ldr	x17, [x16, #1048]
  41dd38:	add	x16, x16, #0x418
  41dd3c:	br	x17

000000000041dd40 <X509_STORE_set_default_paths@plt>:
  41dd40:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dd44:	ldr	x17, [x16, #1056]
  41dd48:	add	x16, x16, #0x420
  41dd4c:	br	x17

000000000041dd50 <ASN1_INTEGER_set@plt>:
  41dd50:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dd54:	ldr	x17, [x16, #1064]
  41dd58:	add	x16, x16, #0x428
  41dd5c:	br	x17

000000000041dd60 <EVP_md4@plt>:
  41dd60:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dd64:	ldr	x17, [x16, #1072]
  41dd68:	add	x16, x16, #0x430
  41dd6c:	br	x17

000000000041dd70 <OPENSSL_sk_free@plt>:
  41dd70:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dd74:	ldr	x17, [x16, #1080]
  41dd78:	add	x16, x16, #0x438
  41dd7c:	br	x17

000000000041dd80 <BN_rshift1@plt>:
  41dd80:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dd84:	ldr	x17, [x16, #1088]
  41dd88:	add	x16, x16, #0x440
  41dd8c:	br	x17

000000000041dd90 <X509_get_ext_d2i@plt>:
  41dd90:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dd94:	ldr	x17, [x16, #1096]
  41dd98:	add	x16, x16, #0x448
  41dd9c:	br	x17

000000000041dda0 <BIO_f_zlib@plt>:
  41dda0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dda4:	ldr	x17, [x16, #1104]
  41dda8:	add	x16, x16, #0x450
  41ddac:	br	x17

000000000041ddb0 <SSL_waiting_for_async@plt>:
  41ddb0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41ddb4:	ldr	x17, [x16, #1112]
  41ddb8:	add	x16, x16, #0x458
  41ddbc:	br	x17

000000000041ddc0 <X509_STORE_CTX_get_error@plt>:
  41ddc0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41ddc4:	ldr	x17, [x16, #1120]
  41ddc8:	add	x16, x16, #0x460
  41ddcc:	br	x17

000000000041ddd0 <SSL_SESSION_get_id@plt>:
  41ddd0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41ddd4:	ldr	x17, [x16, #1128]
  41ddd8:	add	x16, x16, #0x468
  41dddc:	br	x17

000000000041dde0 <OBJ_nid2sn@plt>:
  41dde0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dde4:	ldr	x17, [x16, #1136]
  41dde8:	add	x16, x16, #0x470
  41ddec:	br	x17

000000000041ddf0 <OPENSSL_asc2uni@plt>:
  41ddf0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41ddf4:	ldr	x17, [x16, #1144]
  41ddf8:	add	x16, x16, #0x478
  41ddfc:	br	x17

000000000041de00 <SSL_get_srp_N@plt>:
  41de00:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41de04:	ldr	x17, [x16, #1152]
  41de08:	add	x16, x16, #0x480
  41de0c:	br	x17

000000000041de10 <free@plt>:
  41de10:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41de14:	ldr	x17, [x16, #1160]
  41de18:	add	x16, x16, #0x488
  41de1c:	br	x17

000000000041de20 <EVP_PKEY_print_public@plt>:
  41de20:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41de24:	ldr	x17, [x16, #1168]
  41de28:	add	x16, x16, #0x490
  41de2c:	br	x17

000000000041de30 <BIO_ctrl@plt>:
  41de30:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41de34:	ldr	x17, [x16, #1176]
  41de38:	add	x16, x16, #0x498
  41de3c:	br	x17

000000000041de40 <SSL_CTX_set0_security_ex_data@plt>:
  41de40:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41de44:	ldr	x17, [x16, #1184]
  41de48:	add	x16, x16, #0x4a0
  41de4c:	br	x17

000000000041de50 <ENGINE_get_next@plt>:
  41de50:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41de54:	ldr	x17, [x16, #1192]
  41de58:	add	x16, x16, #0x4a8
  41de5c:	br	x17

000000000041de60 <BIO_meth_set_write_ex@plt>:
  41de60:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41de64:	ldr	x17, [x16, #1200]
  41de68:	add	x16, x16, #0x4b0
  41de6c:	br	x17

000000000041de70 <PEM_read_bio_CMS@plt>:
  41de70:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41de74:	ldr	x17, [x16, #1208]
  41de78:	add	x16, x16, #0x4b8
  41de7c:	br	x17

000000000041de80 <DSA_dup_DH@plt>:
  41de80:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41de84:	ldr	x17, [x16, #1216]
  41de88:	add	x16, x16, #0x4c0
  41de8c:	br	x17

000000000041de90 <BIO_free@plt>:
  41de90:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41de94:	ldr	x17, [x16, #1224]
  41de98:	add	x16, x16, #0x4c8
  41de9c:	br	x17

000000000041dea0 <X509_http_nbio@plt>:
  41dea0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dea4:	ldr	x17, [x16, #1232]
  41dea8:	add	x16, x16, #0x4d0
  41deac:	br	x17

000000000041deb0 <RC4_options@plt>:
  41deb0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41deb4:	ldr	x17, [x16, #1240]
  41deb8:	add	x16, x16, #0x4d8
  41debc:	br	x17

000000000041dec0 <SSL_use_PrivateKey@plt>:
  41dec0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dec4:	ldr	x17, [x16, #1248]
  41dec8:	add	x16, x16, #0x4e0
  41decc:	br	x17

000000000041ded0 <EVP_sha512@plt>:
  41ded0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41ded4:	ldr	x17, [x16, #1256]
  41ded8:	add	x16, x16, #0x4e8
  41dedc:	br	x17

000000000041dee0 <strerror@plt>:
  41dee0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dee4:	ldr	x17, [x16, #1264]
  41dee8:	add	x16, x16, #0x4f0
  41deec:	br	x17

000000000041def0 <TS_CONF_get_tsa_section@plt>:
  41def0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41def4:	ldr	x17, [x16, #1272]
  41def8:	add	x16, x16, #0x4f8
  41defc:	br	x17

000000000041df00 <X509_STORE_set1_param@plt>:
  41df00:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41df04:	ldr	x17, [x16, #1280]
  41df08:	add	x16, x16, #0x500
  41df0c:	br	x17

000000000041df10 <i2b_PrivateKey_bio@plt>:
  41df10:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41df14:	ldr	x17, [x16, #1288]
  41df18:	add	x16, x16, #0x508
  41df1c:	br	x17

000000000041df20 <EVP_CIPHER_nid@plt>:
  41df20:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41df24:	ldr	x17, [x16, #1296]
  41df28:	add	x16, x16, #0x510
  41df2c:	br	x17

000000000041df30 <X509_sign_ctx@plt>:
  41df30:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41df34:	ldr	x17, [x16, #1304]
  41df38:	add	x16, x16, #0x518
  41df3c:	br	x17

000000000041df40 <EVP_PKEY_CTX_new_id@plt>:
  41df40:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41df44:	ldr	x17, [x16, #1312]
  41df48:	add	x16, x16, #0x520
  41df4c:	br	x17

000000000041df50 <sprintf@plt>:
  41df50:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41df54:	ldr	x17, [x16, #1320]
  41df58:	add	x16, x16, #0x528
  41df5c:	br	x17

000000000041df60 <OPENSSL_sk_num@plt>:
  41df60:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41df64:	ldr	x17, [x16, #1328]
  41df68:	add	x16, x16, #0x530
  41df6c:	br	x17

000000000041df70 <EVP_PKEY_asn1_find_str@plt>:
  41df70:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41df74:	ldr	x17, [x16, #1336]
  41df78:	add	x16, x16, #0x538
  41df7c:	br	x17

000000000041df80 <d2i_EC_PUBKEY_bio@plt>:
  41df80:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41df84:	ldr	x17, [x16, #1344]
  41df88:	add	x16, x16, #0x540
  41df8c:	br	x17

000000000041df90 <SSL_SESSION_set1_master_key@plt>:
  41df90:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41df94:	ldr	x17, [x16, #1352]
  41df98:	add	x16, x16, #0x548
  41df9c:	br	x17

000000000041dfa0 <GENERAL_NAMES_new@plt>:
  41dfa0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dfa4:	ldr	x17, [x16, #1360]
  41dfa8:	add	x16, x16, #0x550
  41dfac:	br	x17

000000000041dfb0 <SSL_SESSION_set_protocol_version@plt>:
  41dfb0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dfb4:	ldr	x17, [x16, #1368]
  41dfb8:	add	x16, x16, #0x558
  41dfbc:	br	x17

000000000041dfc0 <OPENSSL_LH_doall@plt>:
  41dfc0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dfc4:	ldr	x17, [x16, #1376]
  41dfc8:	add	x16, x16, #0x560
  41dfcc:	br	x17

000000000041dfd0 <EVP_sha256@plt>:
  41dfd0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dfd4:	ldr	x17, [x16, #1384]
  41dfd8:	add	x16, x16, #0x568
  41dfdc:	br	x17

000000000041dfe0 <EVP_DigestInit@plt>:
  41dfe0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dfe4:	ldr	x17, [x16, #1392]
  41dfe8:	add	x16, x16, #0x570
  41dfec:	br	x17

000000000041dff0 <X509_set_issuer_name@plt>:
  41dff0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41dff4:	ldr	x17, [x16, #1400]
  41dff8:	add	x16, x16, #0x578
  41dffc:	br	x17

000000000041e000 <X509_delete_ext@plt>:
  41e000:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e004:	ldr	x17, [x16, #1408]
  41e008:	add	x16, x16, #0x580
  41e00c:	br	x17

000000000041e010 <SSL_CTX_config@plt>:
  41e010:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e014:	ldr	x17, [x16, #1416]
  41e018:	add	x16, x16, #0x588
  41e01c:	br	x17

000000000041e020 <PEM_write_bio_Parameters@plt>:
  41e020:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e024:	ldr	x17, [x16, #1424]
  41e028:	add	x16, x16, #0x590
  41e02c:	br	x17

000000000041e030 <i2d_SSL_SESSION@plt>:
  41e030:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e034:	ldr	x17, [x16, #1432]
  41e038:	add	x16, x16, #0x598
  41e03c:	br	x17

000000000041e040 <EC_GROUP_get_curve@plt>:
  41e040:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e044:	ldr	x17, [x16, #1440]
  41e048:	add	x16, x16, #0x5a0
  41e04c:	br	x17

000000000041e050 <TS_RESP_create_response@plt>:
  41e050:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e054:	ldr	x17, [x16, #1448]
  41e058:	add	x16, x16, #0x5a8
  41e05c:	br	x17

000000000041e060 <OSSL_STORE_INFO_get_type@plt>:
  41e060:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e064:	ldr	x17, [x16, #1456]
  41e068:	add	x16, x16, #0x5b0
  41e06c:	br	x17

000000000041e070 <SSL_CTX_use_psk_identity_hint@plt>:
  41e070:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e074:	ldr	x17, [x16, #1464]
  41e078:	add	x16, x16, #0x5b8
  41e07c:	br	x17

000000000041e080 <EVP_PKEY_get1_RSA@plt>:
  41e080:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e084:	ldr	x17, [x16, #1472]
  41e088:	add	x16, x16, #0x5c0
  41e08c:	br	x17

000000000041e090 <X509_set_subject_name@plt>:
  41e090:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e094:	ldr	x17, [x16, #1480]
  41e098:	add	x16, x16, #0x5c8
  41e09c:	br	x17

000000000041e0a0 <X509_NAME_print_ex@plt>:
  41e0a0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e0a4:	ldr	x17, [x16, #1488]
  41e0a8:	add	x16, x16, #0x5d0
  41e0ac:	br	x17

000000000041e0b0 <d2i_X509_CRL_bio@plt>:
  41e0b0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e0b4:	ldr	x17, [x16, #1496]
  41e0b8:	add	x16, x16, #0x5d8
  41e0bc:	br	x17

000000000041e0c0 <CMS_digest_verify@plt>:
  41e0c0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e0c4:	ldr	x17, [x16, #1504]
  41e0c8:	add	x16, x16, #0x5e0
  41e0cc:	br	x17

000000000041e0d0 <ASN1_tag2str@plt>:
  41e0d0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e0d4:	ldr	x17, [x16, #1512]
  41e0d8:	add	x16, x16, #0x5e8
  41e0dc:	br	x17

000000000041e0e0 <EC_KEY_set_asn1_flag@plt>:
  41e0e0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e0e4:	ldr	x17, [x16, #1520]
  41e0e8:	add	x16, x16, #0x5f0
  41e0ec:	br	x17

000000000041e0f0 <SSL_CTX_set_cookie_verify_cb@plt>:
  41e0f0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e0f4:	ldr	x17, [x16, #1528]
  41e0f8:	add	x16, x16, #0x5f8
  41e0fc:	br	x17

000000000041e100 <TS_VERIFY_CTX_free@plt>:
  41e100:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e104:	ldr	x17, [x16, #1536]
  41e108:	add	x16, x16, #0x600
  41e10c:	br	x17

000000000041e110 <BIO_new_fd@plt>:
  41e110:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e114:	ldr	x17, [x16, #1544]
  41e118:	add	x16, x16, #0x608
  41e11c:	br	x17

000000000041e120 <TS_RESP_free@plt>:
  41e120:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e124:	ldr	x17, [x16, #1552]
  41e128:	add	x16, x16, #0x610
  41e12c:	br	x17

000000000041e130 <OPENSSL_strlcpy@plt>:
  41e130:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e134:	ldr	x17, [x16, #1560]
  41e138:	add	x16, x16, #0x618
  41e13c:	br	x17

000000000041e140 <fputs@plt>:
  41e140:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e144:	ldr	x17, [x16, #1568]
  41e148:	add	x16, x16, #0x620
  41e14c:	br	x17

000000000041e150 <printf@plt>:
  41e150:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e154:	ldr	x17, [x16, #1576]
  41e158:	add	x16, x16, #0x628
  41e15c:	br	x17

000000000041e160 <EVP_PKEY_CTX_set_app_data@plt>:
  41e160:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e164:	ldr	x17, [x16, #1584]
  41e168:	add	x16, x16, #0x630
  41e16c:	br	x17

000000000041e170 <OPENSSL_LH_error@plt>:
  41e170:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e174:	ldr	x17, [x16, #1592]
  41e178:	add	x16, x16, #0x638
  41e17c:	br	x17

000000000041e180 <strcpy@plt>:
  41e180:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e184:	ldr	x17, [x16, #1600]
  41e188:	add	x16, x16, #0x640
  41e18c:	br	x17

000000000041e190 <X509V3_EXT_REQ_add_nconf@plt>:
  41e190:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e194:	ldr	x17, [x16, #1608]
  41e198:	add	x16, x16, #0x648
  41e19c:	br	x17

000000000041e1a0 <X509_CRL_digest@plt>:
  41e1a0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e1a4:	ldr	x17, [x16, #1616]
  41e1a8:	add	x16, x16, #0x650
  41e1ac:	br	x17

000000000041e1b0 <EVP_EncryptFinal_ex@plt>:
  41e1b0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e1b4:	ldr	x17, [x16, #1624]
  41e1b8:	add	x16, x16, #0x658
  41e1bc:	br	x17

000000000041e1c0 <BN_dec2bn@plt>:
  41e1c0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e1c4:	ldr	x17, [x16, #1632]
  41e1c8:	add	x16, x16, #0x660
  41e1cc:	br	x17

000000000041e1d0 <close@plt>:
  41e1d0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e1d4:	ldr	x17, [x16, #1640]
  41e1d8:	add	x16, x16, #0x668
  41e1dc:	br	x17

000000000041e1e0 <X509_free@plt>:
  41e1e0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e1e4:	ldr	x17, [x16, #1648]
  41e1e8:	add	x16, x16, #0x670
  41e1ec:	br	x17

000000000041e1f0 <ENGINE_get_RSA@plt>:
  41e1f0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e1f4:	ldr	x17, [x16, #1656]
  41e1f8:	add	x16, x16, #0x678
  41e1fc:	br	x17

000000000041e200 <X509_VERIFY_PARAM_set1_email@plt>:
  41e200:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e204:	ldr	x17, [x16, #1664]
  41e208:	add	x16, x16, #0x680
  41e20c:	br	x17

000000000041e210 <PEM_write_bio_CMS_stream@plt>:
  41e210:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e214:	ldr	x17, [x16, #1672]
  41e218:	add	x16, x16, #0x688
  41e21c:	br	x17

000000000041e220 <a2i_GENERAL_NAME@plt>:
  41e220:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e224:	ldr	x17, [x16, #1680]
  41e228:	add	x16, x16, #0x690
  41e22c:	br	x17

000000000041e230 <OCSP_REQUEST_print@plt>:
  41e230:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e234:	ldr	x17, [x16, #1688]
  41e238:	add	x16, x16, #0x698
  41e23c:	br	x17

000000000041e240 <SSL_certs_clear@plt>:
  41e240:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e244:	ldr	x17, [x16, #1696]
  41e248:	add	x16, x16, #0x6a0
  41e24c:	br	x17

000000000041e250 <OCSP_sendreq_nbio@plt>:
  41e250:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e254:	ldr	x17, [x16, #1704]
  41e258:	add	x16, x16, #0x6a8
  41e25c:	br	x17

000000000041e260 <BF_options@plt>:
  41e260:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e264:	ldr	x17, [x16, #1712]
  41e268:	add	x16, x16, #0x6b0
  41e26c:	br	x17

000000000041e270 <OpenSSL_version@plt>:
  41e270:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e274:	ldr	x17, [x16, #1720]
  41e278:	add	x16, x16, #0x6b8
  41e27c:	br	x17

000000000041e280 <SRP_VBASE_init@plt>:
  41e280:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e284:	ldr	x17, [x16, #1728]
  41e288:	add	x16, x16, #0x6c0
  41e28c:	br	x17

000000000041e290 <SSL_get_fd@plt>:
  41e290:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e294:	ldr	x17, [x16, #1736]
  41e298:	add	x16, x16, #0x6c8
  41e29c:	br	x17

000000000041e2a0 <SSL_set_verify@plt>:
  41e2a0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e2a4:	ldr	x17, [x16, #1744]
  41e2a8:	add	x16, x16, #0x6d0
  41e2ac:	br	x17

000000000041e2b0 <SSL_get_current_expansion@plt>:
  41e2b0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e2b4:	ldr	x17, [x16, #1752]
  41e2b8:	add	x16, x16, #0x6d8
  41e2bc:	br	x17

000000000041e2c0 <X509_STORE_CTX_get_explicit_policy@plt>:
  41e2c0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e2c4:	ldr	x17, [x16, #1760]
  41e2c8:	add	x16, x16, #0x6e0
  41e2cc:	br	x17

000000000041e2d0 <BIO_new_socket@plt>:
  41e2d0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e2d4:	ldr	x17, [x16, #1768]
  41e2d8:	add	x16, x16, #0x6e8
  41e2dc:	br	x17

000000000041e2e0 <X509V3_add_value@plt>:
  41e2e0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e2e4:	ldr	x17, [x16, #1776]
  41e2e8:	add	x16, x16, #0x6f0
  41e2ec:	br	x17

000000000041e2f0 <EVP_md_null@plt>:
  41e2f0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e2f4:	ldr	x17, [x16, #1784]
  41e2f8:	add	x16, x16, #0x6f8
  41e2fc:	br	x17

000000000041e300 <DH_bits@plt>:
  41e300:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e304:	ldr	x17, [x16, #1792]
  41e308:	add	x16, x16, #0x700
  41e30c:	br	x17

000000000041e310 <BIO_meth_set_gets@plt>:
  41e310:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e314:	ldr	x17, [x16, #1800]
  41e318:	add	x16, x16, #0x708
  41e31c:	br	x17

000000000041e320 <X509_CRL_get0_lastUpdate@plt>:
  41e320:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e324:	ldr	x17, [x16, #1808]
  41e328:	add	x16, x16, #0x710
  41e32c:	br	x17

000000000041e330 <X509_CRL_sort@plt>:
  41e330:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e334:	ldr	x17, [x16, #1816]
  41e338:	add	x16, x16, #0x718
  41e33c:	br	x17

000000000041e340 <PEM_write_bio_DSA_PUBKEY@plt>:
  41e340:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e344:	ldr	x17, [x16, #1824]
  41e348:	add	x16, x16, #0x720
  41e34c:	br	x17

000000000041e350 <EVP_DecryptUpdate@plt>:
  41e350:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e354:	ldr	x17, [x16, #1832]
  41e358:	add	x16, x16, #0x728
  41e35c:	br	x17

000000000041e360 <SSL_get_error@plt>:
  41e360:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e364:	ldr	x17, [x16, #1840]
  41e368:	add	x16, x16, #0x730
  41e36c:	br	x17

000000000041e370 <TS_REQ_set_cert_req@plt>:
  41e370:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e374:	ldr	x17, [x16, #1848]
  41e378:	add	x16, x16, #0x738
  41e37c:	br	x17

000000000041e380 <SSL_get_version@plt>:
  41e380:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e384:	ldr	x17, [x16, #1856]
  41e388:	add	x16, x16, #0x740
  41e38c:	br	x17

000000000041e390 <EVP_PKEY_verify@plt>:
  41e390:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e394:	ldr	x17, [x16, #1864]
  41e398:	add	x16, x16, #0x748
  41e39c:	br	x17

000000000041e3a0 <SSL_set_options@plt>:
  41e3a0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e3a4:	ldr	x17, [x16, #1872]
  41e3a8:	add	x16, x16, #0x750
  41e3ac:	br	x17

000000000041e3b0 <PKCS7_print_ctx@plt>:
  41e3b0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e3b4:	ldr	x17, [x16, #1880]
  41e3b8:	add	x16, x16, #0x758
  41e3bc:	br	x17

000000000041e3c0 <strlen@plt>:
  41e3c0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e3c4:	ldr	x17, [x16, #1888]
  41e3c8:	add	x16, x16, #0x760
  41e3cc:	br	x17

000000000041e3d0 <ASN1_item_print@plt>:
  41e3d0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e3d4:	ldr	x17, [x16, #1896]
  41e3d8:	add	x16, x16, #0x768
  41e3dc:	br	x17

000000000041e3e0 <UI_add_input_string@plt>:
  41e3e0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e3e4:	ldr	x17, [x16, #1904]
  41e3e8:	add	x16, x16, #0x770
  41e3ec:	br	x17

000000000041e3f0 <SEED_cbc_encrypt@plt>:
  41e3f0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e3f4:	ldr	x17, [x16, #1912]
  41e3f8:	add	x16, x16, #0x778
  41e3fc:	br	x17

000000000041e400 <PKCS7_final@plt>:
  41e400:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e404:	ldr	x17, [x16, #1920]
  41e408:	add	x16, x16, #0x780
  41e40c:	br	x17

000000000041e410 <PKCS5_pbe2_set_scrypt@plt>:
  41e410:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e414:	ldr	x17, [x16, #1928]
  41e418:	add	x16, x16, #0x788
  41e41c:	br	x17

000000000041e420 <PEM_write_bio_DHparams@plt>:
  41e420:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e424:	ldr	x17, [x16, #1936]
  41e428:	add	x16, x16, #0x790
  41e42c:	br	x17

000000000041e430 <BIO_write_ex@plt>:
  41e430:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e434:	ldr	x17, [x16, #1944]
  41e438:	add	x16, x16, #0x798
  41e43c:	br	x17

000000000041e440 <EVP_PKEY_CTX_ctrl@plt>:
  41e440:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e444:	ldr	x17, [x16, #1952]
  41e448:	add	x16, x16, #0x7a0
  41e44c:	br	x17

000000000041e450 <X509_STORE_CTX_set0_crls@plt>:
  41e450:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e454:	ldr	x17, [x16, #1960]
  41e458:	add	x16, x16, #0x7a8
  41e45c:	br	x17

000000000041e460 <PKCS12_parse@plt>:
  41e460:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e464:	ldr	x17, [x16, #1968]
  41e468:	add	x16, x16, #0x7b0
  41e46c:	br	x17

000000000041e470 <DES_ede3_cbc_encrypt@plt>:
  41e470:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e474:	ldr	x17, [x16, #1976]
  41e478:	add	x16, x16, #0x7b8
  41e47c:	br	x17

000000000041e480 <EC_GROUP_get_cofactor@plt>:
  41e480:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e484:	ldr	x17, [x16, #1984]
  41e488:	add	x16, x16, #0x7c0
  41e48c:	br	x17

000000000041e490 <BIO_vprintf@plt>:
  41e490:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e494:	ldr	x17, [x16, #1992]
  41e498:	add	x16, x16, #0x7c8
  41e49c:	br	x17

000000000041e4a0 <EC_METHOD_get_field_type@plt>:
  41e4a0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e4a4:	ldr	x17, [x16, #2000]
  41e4a8:	add	x16, x16, #0x7d0
  41e4ac:	br	x17

000000000041e4b0 <X509_get_ext_count@plt>:
  41e4b0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e4b4:	ldr	x17, [x16, #2008]
  41e4b8:	add	x16, x16, #0x7d8
  41e4bc:	br	x17

000000000041e4c0 <strcasecmp@plt>:
  41e4c0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e4c4:	ldr	x17, [x16, #2016]
  41e4c8:	add	x16, x16, #0x7e0
  41e4cc:	br	x17

000000000041e4d0 <X509_STORE_set_lookup_crls@plt>:
  41e4d0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e4d4:	ldr	x17, [x16, #2024]
  41e4d8:	add	x16, x16, #0x7e8
  41e4dc:	br	x17

000000000041e4e0 <d2i_PKCS12_bio@plt>:
  41e4e0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e4e4:	ldr	x17, [x16, #2032]
  41e4e8:	add	x16, x16, #0x7f0
  41e4ec:	br	x17

000000000041e4f0 <EVP_PKEY_meth_get0@plt>:
  41e4f0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e4f4:	ldr	x17, [x16, #2040]
  41e4f8:	add	x16, x16, #0x7f8
  41e4fc:	br	x17

000000000041e500 <TS_RESP_get_token@plt>:
  41e500:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e504:	ldr	x17, [x16, #2048]
  41e508:	add	x16, x16, #0x800
  41e50c:	br	x17

000000000041e510 <SSL_CTX_set_cookie_generate_cb@plt>:
  41e510:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e514:	ldr	x17, [x16, #2056]
  41e518:	add	x16, x16, #0x808
  41e51c:	br	x17

000000000041e520 <OSSL_STORE_error@plt>:
  41e520:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e524:	ldr	x17, [x16, #2064]
  41e528:	add	x16, x16, #0x810
  41e52c:	br	x17

000000000041e530 <SSL_add_file_cert_subjects_to_stack@plt>:
  41e530:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e534:	ldr	x17, [x16, #2072]
  41e538:	add	x16, x16, #0x818
  41e53c:	br	x17

000000000041e540 <strtoumax@plt>:
  41e540:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e544:	ldr	x17, [x16, #2080]
  41e548:	add	x16, x16, #0x820
  41e54c:	br	x17

000000000041e550 <BIO_ADDR_hostname_string@plt>:
  41e550:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e554:	ldr	x17, [x16, #2088]
  41e558:	add	x16, x16, #0x828
  41e55c:	br	x17

000000000041e560 <CMS_RecipientInfo_type@plt>:
  41e560:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e564:	ldr	x17, [x16, #2096]
  41e568:	add	x16, x16, #0x830
  41e56c:	br	x17

000000000041e570 <PEM_read_bio_X509_REQ@plt>:
  41e570:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e574:	ldr	x17, [x16, #2104]
  41e578:	add	x16, x16, #0x838
  41e57c:	br	x17

000000000041e580 <OCSP_cert_id_new@plt>:
  41e580:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e584:	ldr	x17, [x16, #2112]
  41e588:	add	x16, x16, #0x840
  41e58c:	br	x17

000000000041e590 <EVP_PKEY_copy_parameters@plt>:
  41e590:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e594:	ldr	x17, [x16, #2120]
  41e598:	add	x16, x16, #0x848
  41e59c:	br	x17

000000000041e5a0 <CMS_data@plt>:
  41e5a0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e5a4:	ldr	x17, [x16, #2128]
  41e5a8:	add	x16, x16, #0x850
  41e5ac:	br	x17

000000000041e5b0 <X509_get_default_cert_dir@plt>:
  41e5b0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e5b4:	ldr	x17, [x16, #2136]
  41e5b8:	add	x16, x16, #0x858
  41e5bc:	br	x17

000000000041e5c0 <SSL_accept@plt>:
  41e5c0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e5c4:	ldr	x17, [x16, #2144]
  41e5c8:	add	x16, x16, #0x860
  41e5cc:	br	x17

000000000041e5d0 <DSA_new@plt>:
  41e5d0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e5d4:	ldr	x17, [x16, #2152]
  41e5d8:	add	x16, x16, #0x868
  41e5dc:	br	x17

000000000041e5e0 <CMS_ReceiptRequest_free@plt>:
  41e5e0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e5e4:	ldr	x17, [x16, #2160]
  41e5e8:	add	x16, x16, #0x870
  41e5ec:	br	x17

000000000041e5f0 <CRYPTO_memcmp@plt>:
  41e5f0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e5f4:	ldr	x17, [x16, #2168]
  41e5f8:	add	x16, x16, #0x878
  41e5fc:	br	x17

000000000041e600 <open@plt>:
  41e600:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e604:	ldr	x17, [x16, #2176]
  41e608:	add	x16, x16, #0x880
  41e60c:	br	x17

000000000041e610 <RSA_get0_key@plt>:
  41e610:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e614:	ldr	x17, [x16, #2184]
  41e618:	add	x16, x16, #0x888
  41e61c:	br	x17

000000000041e620 <PBE2PARAM_free@plt>:
  41e620:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e624:	ldr	x17, [x16, #2192]
  41e628:	add	x16, x16, #0x890
  41e62c:	br	x17

000000000041e630 <SSL_get0_dane_authority@plt>:
  41e630:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e634:	ldr	x17, [x16, #2200]
  41e638:	add	x16, x16, #0x898
  41e63c:	br	x17

000000000041e640 <PKCS12_free@plt>:
  41e640:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e644:	ldr	x17, [x16, #2208]
  41e648:	add	x16, x16, #0x8a0
  41e64c:	br	x17

000000000041e650 <OCSP_REQ_CTX_set1_req@plt>:
  41e650:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e654:	ldr	x17, [x16, #2216]
  41e658:	add	x16, x16, #0x8a8
  41e65c:	br	x17

000000000041e660 <EVP_DigestVerify@plt>:
  41e660:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e664:	ldr	x17, [x16, #2224]
  41e668:	add	x16, x16, #0x8b0
  41e66c:	br	x17

000000000041e670 <OCSP_BASICRESP_new@plt>:
  41e670:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e674:	ldr	x17, [x16, #2232]
  41e678:	add	x16, x16, #0x8b8
  41e67c:	br	x17

000000000041e680 <OCSP_request_add0_id@plt>:
  41e680:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e684:	ldr	x17, [x16, #2240]
  41e688:	add	x16, x16, #0x8c0
  41e68c:	br	x17

000000000041e690 <EVP_CIPHER_do_all_sorted@plt>:
  41e690:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e694:	ldr	x17, [x16, #2248]
  41e698:	add	x16, x16, #0x8c8
  41e69c:	br	x17

000000000041e6a0 <ASYNC_init_thread@plt>:
  41e6a0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e6a4:	ldr	x17, [x16, #2256]
  41e6a8:	add	x16, x16, #0x8d0
  41e6ac:	br	x17

000000000041e6b0 <EVP_EncryptInit_ex@plt>:
  41e6b0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e6b4:	ldr	x17, [x16, #2264]
  41e6b8:	add	x16, x16, #0x8d8
  41e6bc:	br	x17

000000000041e6c0 <NETSCAPE_SPKI_set_pubkey@plt>:
  41e6c0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e6c4:	ldr	x17, [x16, #2272]
  41e6c8:	add	x16, x16, #0x8e0
  41e6cc:	br	x17

000000000041e6d0 <EVP_EncryptUpdate@plt>:
  41e6d0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e6d4:	ldr	x17, [x16, #2280]
  41e6d8:	add	x16, x16, #0x8e8
  41e6dc:	br	x17

000000000041e6e0 <RSA_new_method@plt>:
  41e6e0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e6e4:	ldr	x17, [x16, #2288]
  41e6e8:	add	x16, x16, #0x8f0
  41e6ec:	br	x17

000000000041e6f0 <d2i_DSAparams@plt>:
  41e6f0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e6f4:	ldr	x17, [x16, #2296]
  41e6f8:	add	x16, x16, #0x8f8
  41e6fc:	br	x17

000000000041e700 <EVP_PKEY_get_default_digest_nid@plt>:
  41e700:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e704:	ldr	x17, [x16, #2304]
  41e708:	add	x16, x16, #0x900
  41e70c:	br	x17

000000000041e710 <OCSP_SINGLERESP_add1_ext_i2d@plt>:
  41e710:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e714:	ldr	x17, [x16, #2312]
  41e718:	add	x16, x16, #0x908
  41e71c:	br	x17

000000000041e720 <SSL_CTX_set_verify@plt>:
  41e720:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e724:	ldr	x17, [x16, #2320]
  41e728:	add	x16, x16, #0x910
  41e72c:	br	x17

000000000041e730 <memset@plt>:
  41e730:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e734:	ldr	x17, [x16, #2328]
  41e738:	add	x16, x16, #0x918
  41e73c:	br	x17

000000000041e740 <ASN1_item_unpack@plt>:
  41e740:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e744:	ldr	x17, [x16, #2336]
  41e748:	add	x16, x16, #0x920
  41e74c:	br	x17

000000000041e750 <SSL_CTX_set_tlsext_max_fragment_length@plt>:
  41e750:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e754:	ldr	x17, [x16, #2344]
  41e758:	add	x16, x16, #0x928
  41e75c:	br	x17

000000000041e760 <DH_get0_pqg@plt>:
  41e760:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e764:	ldr	x17, [x16, #2352]
  41e768:	add	x16, x16, #0x930
  41e76c:	br	x17

000000000041e770 <SEED_set_key@plt>:
  41e770:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e774:	ldr	x17, [x16, #2360]
  41e778:	add	x16, x16, #0x938
  41e77c:	br	x17

000000000041e780 <ERR_print_errors@plt>:
  41e780:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e784:	ldr	x17, [x16, #2368]
  41e788:	add	x16, x16, #0x940
  41e78c:	br	x17

000000000041e790 <CRYPTO_mem_ctrl@plt>:
  41e790:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e794:	ldr	x17, [x16, #2376]
  41e798:	add	x16, x16, #0x948
  41e79c:	br	x17

000000000041e7a0 <PKCS8_PRIV_KEY_INFO_free@plt>:
  41e7a0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e7a4:	ldr	x17, [x16, #2384]
  41e7a8:	add	x16, x16, #0x950
  41e7ac:	br	x17

000000000041e7b0 <CMS_sign_receipt@plt>:
  41e7b0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e7b4:	ldr	x17, [x16, #2392]
  41e7b8:	add	x16, x16, #0x958
  41e7bc:	br	x17

000000000041e7c0 <PEM_write_bio_X509_REQ@plt>:
  41e7c0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e7c4:	ldr	x17, [x16, #2400]
  41e7c8:	add	x16, x16, #0x960
  41e7cc:	br	x17

000000000041e7d0 <BN_GENCB_free@plt>:
  41e7d0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e7d4:	ldr	x17, [x16, #2408]
  41e7d8:	add	x16, x16, #0x968
  41e7dc:	br	x17

000000000041e7e0 <PKCS12_SAFEBAG_get_nid@plt>:
  41e7e0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e7e4:	ldr	x17, [x16, #2416]
  41e7e8:	add	x16, x16, #0x970
  41e7ec:	br	x17

000000000041e7f0 <X509_STORE_CTX_get_obj_by_subject@plt>:
  41e7f0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e7f4:	ldr	x17, [x16, #2424]
  41e7f8:	add	x16, x16, #0x978
  41e7fc:	br	x17

000000000041e800 <BN_free@plt>:
  41e800:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e804:	ldr	x17, [x16, #2432]
  41e808:	add	x16, x16, #0x980
  41e80c:	br	x17

000000000041e810 <OPENSSL_DIR_end@plt>:
  41e810:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e814:	ldr	x17, [x16, #2440]
  41e818:	add	x16, x16, #0x988
  41e81c:	br	x17

000000000041e820 <PEM_read_bio_PUBKEY@plt>:
  41e820:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e824:	ldr	x17, [x16, #2448]
  41e828:	add	x16, x16, #0x990
  41e82c:	br	x17

000000000041e830 <SSL_CIPHER_get_id@plt>:
  41e830:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e834:	ldr	x17, [x16, #2456]
  41e838:	add	x16, x16, #0x998
  41e83c:	br	x17

000000000041e840 <ASN1_STRING_length@plt>:
  41e840:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e844:	ldr	x17, [x16, #2464]
  41e848:	add	x16, x16, #0x9a0
  41e84c:	br	x17

000000000041e850 <UI_free@plt>:
  41e850:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e854:	ldr	x17, [x16, #2472]
  41e858:	add	x16, x16, #0x9a8
  41e85c:	br	x17

000000000041e860 <NETSCAPE_CERT_SEQUENCE_free@plt>:
  41e860:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e864:	ldr	x17, [x16, #2480]
  41e868:	add	x16, x16, #0x9b0
  41e86c:	br	x17

000000000041e870 <X509_STORE_CTX_get0_policy_tree@plt>:
  41e870:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e874:	ldr	x17, [x16, #2488]
  41e878:	add	x16, x16, #0x9b8
  41e87c:	br	x17

000000000041e880 <PEM_write_bio_PrivateKey@plt>:
  41e880:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e884:	ldr	x17, [x16, #2496]
  41e888:	add	x16, x16, #0x9c0
  41e88c:	br	x17

000000000041e890 <DTLS_client_method@plt>:
  41e890:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e894:	ldr	x17, [x16, #2504]
  41e898:	add	x16, x16, #0x9c8
  41e89c:	br	x17

000000000041e8a0 <EVP_PKEY_asn1_find@plt>:
  41e8a0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e8a4:	ldr	x17, [x16, #2512]
  41e8a8:	add	x16, x16, #0x9d0
  41e8ac:	br	x17

000000000041e8b0 <X509_VERIFY_PARAM_set1_host@plt>:
  41e8b0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e8b4:	ldr	x17, [x16, #2520]
  41e8b8:	add	x16, x16, #0x9d8
  41e8bc:	br	x17

000000000041e8c0 <CRYPTO_clear_free@plt>:
  41e8c0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e8c4:	ldr	x17, [x16, #2528]
  41e8c8:	add	x16, x16, #0x9e0
  41e8cc:	br	x17

000000000041e8d0 <RSA_print@plt>:
  41e8d0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e8d4:	ldr	x17, [x16, #2536]
  41e8d8:	add	x16, x16, #0x9e8
  41e8dc:	br	x17

000000000041e8e0 <PEM_write_bio_EC_PUBKEY@plt>:
  41e8e0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e8e4:	ldr	x17, [x16, #2544]
  41e8e8:	add	x16, x16, #0x9f0
  41e8ec:	br	x17

000000000041e8f0 <PKCS12_SAFEBAG_get_bag_nid@plt>:
  41e8f0:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e8f4:	ldr	x17, [x16, #2552]
  41e8f8:	add	x16, x16, #0x9f8
  41e8fc:	br	x17

000000000041e900 <ASN1_generate_nconf@plt>:
  41e900:	adrp	x16, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  41e904:	ldr	x17, [x16, #2560]
  41e908:	add	x16, x16, #0xa00
  41e90c:	br	x17

Disassembly of section .text:

000000000041e910 <.text>:
  41e910:	mov	x29, #0x0                   	// #0
  41e914:	mov	x30, #0x0                   	// #0
  41e918:	mov	x5, x0
  41e91c:	ldr	x1, [sp]
  41e920:	add	x2, sp, #0x8
  41e924:	mov	x6, sp
  41e928:	movz	x0, #0x0, lsl #48
  41e92c:	movk	x0, #0x0, lsl #32
  41e930:	movk	x0, #0x43, lsl #16
  41e934:	movk	x0, #0x602c
  41e938:	movz	x3, #0x0, lsl #48
  41e93c:	movk	x3, #0x0, lsl #32
  41e940:	movk	x3, #0x47, lsl #16
  41e944:	movk	x3, #0x6f08
  41e948:	movz	x4, #0x0, lsl #48
  41e94c:	movk	x4, #0x0, lsl #32
  41e950:	movk	x4, #0x47, lsl #16
  41e954:	movk	x4, #0x6f88
  41e958:	bl	419be0 <__libc_start_main@plt>
  41e95c:	bl	41b4f0 <abort@plt>
  41e960:	adrp	x0, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  41e964:	ldr	x0, [x0, #3952]
  41e968:	cbz	x0, 41e970 <ASN1_generate_nconf@plt+0x70>
  41e96c:	b	419ff0 <__gmon_start__@plt>
  41e970:	ret
  41e974:	nop
  41e978:	adrp	x0, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  41e97c:	add	x0, x0, #0xfe8
  41e980:	adrp	x1, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  41e984:	add	x1, x1, #0xfe8
  41e988:	cmp	x1, x0
  41e98c:	b.eq	41e9a4 <ASN1_generate_nconf@plt+0xa4>  // b.none
  41e990:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57700>
  41e994:	ldr	x1, [x1, #4056]
  41e998:	cbz	x1, 41e9a4 <ASN1_generate_nconf@plt+0xa4>
  41e99c:	mov	x16, x1
  41e9a0:	br	x16
  41e9a4:	ret
  41e9a8:	adrp	x0, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  41e9ac:	add	x0, x0, #0xfe8
  41e9b0:	adrp	x1, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  41e9b4:	add	x1, x1, #0xfe8
  41e9b8:	sub	x1, x1, x0
  41e9bc:	lsr	x2, x1, #63
  41e9c0:	add	x1, x2, x1, asr #3
  41e9c4:	cmp	xzr, x1, asr #1
  41e9c8:	asr	x1, x1, #1
  41e9cc:	b.eq	41e9e4 <ASN1_generate_nconf@plt+0xe4>  // b.none
  41e9d0:	adrp	x2, 476000 <ASN1_generate_nconf@plt+0x57700>
  41e9d4:	ldr	x2, [x2, #4064]
  41e9d8:	cbz	x2, 41e9e4 <ASN1_generate_nconf@plt+0xe4>
  41e9dc:	mov	x16, x2
  41e9e0:	br	x16
  41e9e4:	ret
  41e9e8:	stp	x29, x30, [sp, #-32]!
  41e9ec:	mov	x29, sp
  41e9f0:	str	x19, [sp, #16]
  41e9f4:	adrp	x19, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  41e9f8:	ldrb	w0, [x19, #4088]
  41e9fc:	cbnz	w0, 41ea0c <ASN1_generate_nconf@plt+0x10c>
  41ea00:	bl	41e978 <ASN1_generate_nconf@plt+0x78>
  41ea04:	mov	w0, #0x1                   	// #1
  41ea08:	strb	w0, [x19, #4088]
  41ea0c:	ldr	x19, [sp, #16]
  41ea10:	ldp	x29, x30, [sp], #32
  41ea14:	ret
  41ea18:	b	41e9a8 <ASN1_generate_nconf@plt+0xa8>
  41ea1c:	sub	sp, sp, #0x190
  41ea20:	stp	x29, x30, [sp, #368]
  41ea24:	str	x28, [sp, #384]
  41ea28:	add	x29, sp, #0x170
  41ea2c:	mov	x8, xzr
  41ea30:	mov	w9, #0x8005                	// #32773
  41ea34:	mov	w10, #0x1                   	// #1
  41ea38:	adrp	x2, 477000 <ASN1_generate_nconf@plt+0x58700>
  41ea3c:	add	x2, x2, #0x30
  41ea40:	adrp	x11, 4b1000 <stdin@@GLIBC_2.17+0x10>
  41ea44:	add	x11, x11, #0xc0
  41ea48:	stur	w0, [x29, #-4]
  41ea4c:	stur	x1, [x29, #-16]
  41ea50:	stur	x8, [x29, #-24]
  41ea54:	stur	x8, [x29, #-32]
  41ea58:	stur	x8, [x29, #-40]
  41ea5c:	stur	x8, [x29, #-48]
  41ea60:	stur	x8, [x29, #-56]
  41ea64:	stur	x8, [x29, #-64]
  41ea68:	stur	x8, [x29, #-72]
  41ea6c:	stur	x8, [x29, #-80]
  41ea70:	stur	x8, [x29, #-88]
  41ea74:	stur	x8, [x29, #-96]
  41ea78:	stur	x8, [x29, #-104]
  41ea7c:	stur	x8, [x29, #-112]
  41ea80:	stur	x8, [x29, #-120]
  41ea84:	stur	x8, [x29, #-128]
  41ea88:	stur	wzr, [x29, #-148]
  41ea8c:	stur	wzr, [x29, #-152]
  41ea90:	stur	wzr, [x29, #-156]
  41ea94:	stur	wzr, [x29, #-160]
  41ea98:	stur	w9, [x29, #-164]
  41ea9c:	stur	wzr, [x29, #-168]
  41eaa0:	stur	w10, [x29, #-172]
  41eaa4:	str	wzr, [sp, #156]
  41eaa8:	str	x8, [sp, #144]
  41eaac:	ldur	w0, [x29, #-4]
  41eab0:	ldur	x1, [x29, #-16]
  41eab4:	str	x11, [sp, #88]
  41eab8:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  41eabc:	stur	x0, [x29, #-136]
  41eac0:	bl	41f370 <ASN1_generate_nconf@plt+0xa70>
  41eac4:	stur	x0, [x29, #-64]
  41eac8:	cbnz	x0, 41eae8 <ASN1_generate_nconf@plt+0x1e8>
  41eacc:	ldr	x8, [sp, #88]
  41ead0:	ldr	x0, [x8]
  41ead4:	ldur	x2, [x29, #-136]
  41ead8:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  41eadc:	add	x1, x1, #0x447
  41eae0:	bl	4196e0 <BIO_printf@plt>
  41eae4:	b	41f2e4 <ASN1_generate_nconf@plt+0x9e4>
  41eae8:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  41eaec:	str	w0, [sp, #152]
  41eaf0:	cbz	w0, 41ed14 <ASN1_generate_nconf@plt+0x414>
  41eaf4:	ldr	w8, [sp, #152]
  41eaf8:	add	w8, w8, #0x1
  41eafc:	mov	w9, w8
  41eb00:	ubfx	x9, x9, #0, #32
  41eb04:	cmp	x9, #0x11
  41eb08:	str	x9, [sp, #80]
  41eb0c:	b.hi	41ed10 <ASN1_generate_nconf@plt+0x410>  // b.pmore
  41eb10:	adrp	x8, 476000 <ASN1_generate_nconf@plt+0x57700>
  41eb14:	add	x8, x8, #0xfe8
  41eb18:	ldr	x11, [sp, #80]
  41eb1c:	ldrsw	x10, [x8, x11, lsl #2]
  41eb20:	add	x9, x8, x10
  41eb24:	br	x9
  41eb28:	ldr	x8, [sp, #88]
  41eb2c:	ldr	x0, [x8]
  41eb30:	ldur	x2, [x29, #-136]
  41eb34:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  41eb38:	add	x1, x1, #0x466
  41eb3c:	bl	4196e0 <BIO_printf@plt>
  41eb40:	b	41f2e4 <ASN1_generate_nconf@plt+0x9e4>
  41eb44:	adrp	x0, 477000 <ASN1_generate_nconf@plt+0x58700>
  41eb48:	add	x0, x0, #0x30
  41eb4c:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  41eb50:	stur	wzr, [x29, #-172]
  41eb54:	b	41f2e4 <ASN1_generate_nconf@plt+0x9e4>
  41eb58:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41eb5c:	mov	x1, #0x2                   	// #2
  41eb60:	sub	x2, x29, #0xa4
  41eb64:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  41eb68:	cbnz	w0, 41eb70 <ASN1_generate_nconf@plt+0x270>
  41eb6c:	b	41eb28 <ASN1_generate_nconf@plt+0x228>
  41eb70:	b	41ed10 <ASN1_generate_nconf@plt+0x410>
  41eb74:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41eb78:	stur	x0, [x29, #-88]
  41eb7c:	b	41ed10 <ASN1_generate_nconf@plt+0x410>
  41eb80:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41eb84:	stur	x0, [x29, #-104]
  41eb88:	b	41ed10 <ASN1_generate_nconf@plt+0x410>
  41eb8c:	mov	w8, #0x1                   	// #1
  41eb90:	stur	w8, [x29, #-148]
  41eb94:	b	41ed10 <ASN1_generate_nconf@plt+0x410>
  41eb98:	mov	w8, #0x1                   	// #1
  41eb9c:	stur	w8, [x29, #-152]
  41eba0:	b	41ed10 <ASN1_generate_nconf@plt+0x410>
  41eba4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41eba8:	stur	x0, [x29, #-96]
  41ebac:	b	41ed10 <ASN1_generate_nconf@plt+0x410>
  41ebb0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41ebb4:	mov	x8, xzr
  41ebb8:	mov	x1, x8
  41ebbc:	mov	w9, wzr
  41ebc0:	mov	w2, w9
  41ebc4:	bl	41d270 <strtol@plt>
  41ebc8:	stur	w0, [x29, #-168]
  41ebcc:	b	41ed10 <ASN1_generate_nconf@plt+0x410>
  41ebd0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41ebd4:	mov	x8, xzr
  41ebd8:	mov	x1, x8
  41ebdc:	mov	w9, wzr
  41ebe0:	mov	w2, w9
  41ebe4:	bl	41d270 <strtol@plt>
  41ebe8:	str	w0, [sp, #156]
  41ebec:	b	41ed10 <ASN1_generate_nconf@plt+0x410>
  41ebf0:	mov	w8, #0xffffffff            	// #-1
  41ebf4:	stur	w8, [x29, #-156]
  41ebf8:	b	41ed10 <ASN1_generate_nconf@plt+0x410>
  41ebfc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41ec00:	mov	x8, xzr
  41ec04:	mov	x1, x8
  41ec08:	mov	w9, wzr
  41ec0c:	mov	w2, w9
  41ec10:	bl	41d270 <strtol@plt>
  41ec14:	stur	w0, [x29, #-156]
  41ec18:	b	41ed10 <ASN1_generate_nconf@plt+0x410>
  41ec1c:	ldur	x0, [x29, #-64]
  41ec20:	str	x0, [sp, #72]
  41ec24:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41ec28:	ldr	x8, [sp, #72]
  41ec2c:	str	x0, [sp, #64]
  41ec30:	mov	x0, x8
  41ec34:	ldr	x1, [sp, #64]
  41ec38:	bl	41f384 <ASN1_generate_nconf@plt+0xa84>
  41ec3c:	b	41ed10 <ASN1_generate_nconf@plt+0x410>
  41ec40:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41ec44:	stur	x0, [x29, #-72]
  41ec48:	b	41ed10 <ASN1_generate_nconf@plt+0x410>
  41ec4c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41ec50:	stur	x0, [x29, #-80]
  41ec54:	b	41ed10 <ASN1_generate_nconf@plt+0x410>
  41ec58:	mov	w8, #0x1                   	// #1
  41ec5c:	stur	w8, [x29, #-160]
  41ec60:	mov	w8, #0x8005                	// #32773
  41ec64:	stur	w8, [x29, #-164]
  41ec68:	b	41ed10 <ASN1_generate_nconf@plt+0x410>
  41ec6c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41ec70:	bl	41afb0 <ASN1_ITEM_lookup@plt>
  41ec74:	str	x0, [sp, #144]
  41ec78:	ldr	x8, [sp, #144]
  41ec7c:	cbnz	x8, 41ed10 <ASN1_generate_nconf@plt+0x410>
  41ec80:	ldr	x8, [sp, #88]
  41ec84:	ldr	x0, [x8]
  41ec88:	str	x0, [sp, #56]
  41ec8c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41ec90:	ldr	x8, [sp, #56]
  41ec94:	str	x0, [sp, #48]
  41ec98:	mov	x0, x8
  41ec9c:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  41eca0:	add	x1, x1, #0x482
  41eca4:	ldr	x2, [sp, #48]
  41eca8:	bl	4196e0 <BIO_printf@plt>
  41ecac:	ldr	x8, [sp, #88]
  41ecb0:	ldr	x9, [x8]
  41ecb4:	mov	x0, x9
  41ecb8:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  41ecbc:	add	x1, x1, #0x498
  41ecc0:	bl	41a930 <BIO_puts@plt>
  41ecc4:	str	xzr, [sp, #136]
  41ecc8:	ldr	x0, [sp, #136]
  41eccc:	bl	41c2b0 <ASN1_ITEM_get@plt>
  41ecd0:	str	x0, [sp, #144]
  41ecd4:	ldr	x8, [sp, #144]
  41ecd8:	cbnz	x8, 41ece0 <ASN1_generate_nconf@plt+0x3e0>
  41ecdc:	b	41ed0c <ASN1_generate_nconf@plt+0x40c>
  41ece0:	ldr	x8, [sp, #88]
  41ece4:	ldr	x0, [x8]
  41ece8:	ldr	x9, [sp, #144]
  41ecec:	ldr	x2, [x9, #48]
  41ecf0:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  41ecf4:	add	x1, x1, #0x4aa
  41ecf8:	bl	4196e0 <BIO_printf@plt>
  41ecfc:	ldr	x8, [sp, #136]
  41ed00:	add	x8, x8, #0x1
  41ed04:	str	x8, [sp, #136]
  41ed08:	b	41ecc8 <ASN1_generate_nconf@plt+0x3c8>
  41ed0c:	b	41f2e4 <ASN1_generate_nconf@plt+0x9e4>
  41ed10:	b	41eae8 <ASN1_generate_nconf@plt+0x1e8>
  41ed14:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  41ed18:	stur	w0, [x29, #-4]
  41ed1c:	ldur	w8, [x29, #-4]
  41ed20:	cbz	w8, 41ed28 <ASN1_generate_nconf@plt+0x428>
  41ed24:	b	41eb28 <ASN1_generate_nconf@plt+0x228>
  41ed28:	ldur	x8, [x29, #-96]
  41ed2c:	cbz	x8, 41ed64 <ASN1_generate_nconf@plt+0x464>
  41ed30:	ldur	x0, [x29, #-96]
  41ed34:	mov	w1, #0x72                  	// #114
  41ed38:	mov	w2, #0x8001                	// #32769
  41ed3c:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  41ed40:	stur	x0, [x29, #-32]
  41ed44:	ldur	x8, [x29, #-32]
  41ed48:	cbnz	x8, 41ed50 <ASN1_generate_nconf@plt+0x450>
  41ed4c:	b	41f2e4 <ASN1_generate_nconf@plt+0x9e4>
  41ed50:	ldur	x0, [x29, #-32]
  41ed54:	bl	41ce40 <OBJ_create_objects@plt>
  41ed58:	ldur	x8, [x29, #-32]
  41ed5c:	mov	x0, x8
  41ed60:	bl	41de90 <BIO_free@plt>
  41ed64:	ldur	x0, [x29, #-88]
  41ed68:	ldur	w2, [x29, #-164]
  41ed6c:	mov	w1, #0x72                  	// #114
  41ed70:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  41ed74:	stur	x0, [x29, #-32]
  41ed78:	cbnz	x0, 41ed80 <ASN1_generate_nconf@plt+0x480>
  41ed7c:	b	41f2e4 <ASN1_generate_nconf@plt+0x9e4>
  41ed80:	ldur	x8, [x29, #-104]
  41ed84:	cbz	x8, 41eda4 <ASN1_generate_nconf@plt+0x4a4>
  41ed88:	ldur	x0, [x29, #-104]
  41ed8c:	mov	w1, #0x77                  	// #119
  41ed90:	mov	w2, #0x4                   	// #4
  41ed94:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  41ed98:	stur	x0, [x29, #-48]
  41ed9c:	cbnz	x0, 41eda4 <ASN1_generate_nconf@plt+0x4a4>
  41eda0:	b	41f2e4 <ASN1_generate_nconf@plt+0x9e4>
  41eda4:	bl	41cea0 <BUF_MEM_new@plt>
  41eda8:	stur	x0, [x29, #-56]
  41edac:	cbnz	x0, 41edb4 <ASN1_generate_nconf@plt+0x4b4>
  41edb0:	b	41f2e4 <ASN1_generate_nconf@plt+0x9e4>
  41edb4:	ldur	w8, [x29, #-160]
  41edb8:	cbz	w8, 41ee28 <ASN1_generate_nconf@plt+0x528>
  41edbc:	ldur	x0, [x29, #-32]
  41edc0:	sub	x1, x29, #0x78
  41edc4:	sub	x2, x29, #0x80
  41edc8:	sub	x3, x29, #0x70
  41edcc:	add	x4, sp, #0xb0
  41edd0:	bl	41c3e0 <PEM_read_bio@plt>
  41edd4:	cmp	w0, #0x1
  41edd8:	b.eq	41ee04 <ASN1_generate_nconf@plt+0x504>  // b.none
  41eddc:	ldr	x8, [sp, #88]
  41ede0:	ldr	x0, [x8]
  41ede4:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  41ede8:	add	x1, x1, #0x4b2
  41edec:	bl	4196e0 <BIO_printf@plt>
  41edf0:	ldr	x8, [sp, #88]
  41edf4:	ldr	x9, [x8]
  41edf8:	mov	x0, x9
  41edfc:	bl	41e780 <ERR_print_errors@plt>
  41ee00:	b	41f2e4 <ASN1_generate_nconf@plt+0x9e4>
  41ee04:	ldur	x8, [x29, #-112]
  41ee08:	ldur	x9, [x29, #-56]
  41ee0c:	str	x8, [x9, #8]
  41ee10:	ldr	x8, [sp, #176]
  41ee14:	ldur	x9, [x29, #-56]
  41ee18:	str	x8, [x9, #16]
  41ee1c:	ldur	x9, [x29, #-56]
  41ee20:	str	x8, [x9]
  41ee24:	b	41ef44 <ASN1_generate_nconf@plt+0x644>
  41ee28:	ldur	x0, [x29, #-56]
  41ee2c:	mov	x1, #0x10000               	// #65536
  41ee30:	bl	41b1f0 <BUF_MEM_grow@plt>
  41ee34:	cbnz	x0, 41ee3c <ASN1_generate_nconf@plt+0x53c>
  41ee38:	b	41f2e4 <ASN1_generate_nconf@plt+0x9e4>
  41ee3c:	ldur	x8, [x29, #-72]
  41ee40:	cbnz	x8, 41ee4c <ASN1_generate_nconf@plt+0x54c>
  41ee44:	ldur	x8, [x29, #-80]
  41ee48:	cbz	x8, 41ee8c <ASN1_generate_nconf@plt+0x58c>
  41ee4c:	ldur	x0, [x29, #-72]
  41ee50:	ldur	x1, [x29, #-80]
  41ee54:	ldur	x2, [x29, #-56]
  41ee58:	bl	41f3b0 <ASN1_generate_nconf@plt+0xab0>
  41ee5c:	mov	w1, w0
  41ee60:	sxtw	x8, w1
  41ee64:	str	x8, [sp, #176]
  41ee68:	ldr	x8, [sp, #176]
  41ee6c:	cmp	x8, #0x0
  41ee70:	cset	w9, ge  // ge = tcont
  41ee74:	tbnz	w9, #0, 41ee88 <ASN1_generate_nconf@plt+0x588>
  41ee78:	ldr	x8, [sp, #88]
  41ee7c:	ldr	x0, [x8]
  41ee80:	bl	41e780 <ERR_print_errors@plt>
  41ee84:	b	41f2e4 <ASN1_generate_nconf@plt+0x9e4>
  41ee88:	b	41ef38 <ASN1_generate_nconf@plt+0x638>
  41ee8c:	ldur	w8, [x29, #-164]
  41ee90:	mov	w9, #0x8005                	// #32773
  41ee94:	cmp	w8, w9
  41ee98:	b.ne	41eed4 <ASN1_generate_nconf@plt+0x5d4>  // b.any
  41ee9c:	bl	41c400 <BIO_f_base64@plt>
  41eea0:	bl	41b5c0 <BIO_new@plt>
  41eea4:	stur	x0, [x29, #-40]
  41eea8:	cbnz	x0, 41eeb0 <ASN1_generate_nconf@plt+0x5b0>
  41eeac:	b	41f2e4 <ASN1_generate_nconf@plt+0x9e4>
  41eeb0:	ldur	x0, [x29, #-40]
  41eeb4:	ldur	x1, [x29, #-32]
  41eeb8:	bl	41aa90 <BIO_push@plt>
  41eebc:	ldur	x8, [x29, #-32]
  41eec0:	str	x8, [sp, #128]
  41eec4:	ldur	x8, [x29, #-40]
  41eec8:	stur	x8, [x29, #-32]
  41eecc:	ldr	x8, [sp, #128]
  41eed0:	stur	x8, [x29, #-40]
  41eed4:	str	xzr, [sp, #176]
  41eed8:	ldur	x0, [x29, #-56]
  41eedc:	ldr	x8, [sp, #176]
  41eee0:	add	x1, x8, #0x2, lsl #12
  41eee4:	bl	41b1f0 <BUF_MEM_grow@plt>
  41eee8:	cbnz	x0, 41eef0 <ASN1_generate_nconf@plt+0x5f0>
  41eeec:	b	41f2e4 <ASN1_generate_nconf@plt+0x9e4>
  41eef0:	ldur	x0, [x29, #-32]
  41eef4:	ldur	x8, [x29, #-56]
  41eef8:	ldr	x8, [x8, #8]
  41eefc:	ldr	x9, [sp, #176]
  41ef00:	add	x1, x8, x9
  41ef04:	mov	w2, #0x2000                	// #8192
  41ef08:	bl	41ceb0 <BIO_read@plt>
  41ef0c:	stur	w0, [x29, #-176]
  41ef10:	ldur	w10, [x29, #-176]
  41ef14:	cmp	w10, #0x0
  41ef18:	cset	w10, gt
  41ef1c:	tbnz	w10, #0, 41ef24 <ASN1_generate_nconf@plt+0x624>
  41ef20:	b	41ef38 <ASN1_generate_nconf@plt+0x638>
  41ef24:	ldursw	x8, [x29, #-176]
  41ef28:	ldr	x9, [sp, #176]
  41ef2c:	add	x8, x9, x8
  41ef30:	str	x8, [sp, #176]
  41ef34:	b	41eed8 <ASN1_generate_nconf@plt+0x5d8>
  41ef38:	ldur	x8, [x29, #-56]
  41ef3c:	ldr	x8, [x8, #8]
  41ef40:	stur	x8, [x29, #-112]
  41ef44:	ldur	x0, [x29, #-64]
  41ef48:	bl	41f504 <ASN1_generate_nconf@plt+0xc04>
  41ef4c:	cbz	w0, 41f138 <ASN1_generate_nconf@plt+0x838>
  41ef50:	ldur	x8, [x29, #-112]
  41ef54:	str	x8, [sp, #160]
  41ef58:	ldr	x8, [sp, #176]
  41ef5c:	str	x8, [sp, #168]
  41ef60:	stur	wzr, [x29, #-176]
  41ef64:	ldur	w8, [x29, #-176]
  41ef68:	ldur	x0, [x29, #-64]
  41ef6c:	str	w8, [sp, #44]
  41ef70:	bl	41f504 <ASN1_generate_nconf@plt+0xc04>
  41ef74:	ldr	w8, [sp, #44]
  41ef78:	cmp	w8, w0
  41ef7c:	b.ge	41f128 <ASN1_generate_nconf@plt+0x828>  // b.tcont
  41ef80:	ldur	x0, [x29, #-64]
  41ef84:	ldur	w1, [x29, #-176]
  41ef88:	bl	41f528 <ASN1_generate_nconf@plt+0xc28>
  41ef8c:	mov	x8, xzr
  41ef90:	mov	x1, x8
  41ef94:	mov	w9, wzr
  41ef98:	mov	w2, w9
  41ef9c:	bl	41d270 <strtol@plt>
  41efa0:	stur	w0, [x29, #-180]
  41efa4:	ldur	w9, [x29, #-180]
  41efa8:	cmp	w9, #0x0
  41efac:	cset	w9, le
  41efb0:	tbnz	w9, #0, 41efc4 <ASN1_generate_nconf@plt+0x6c4>
  41efb4:	ldursw	x8, [x29, #-180]
  41efb8:	ldr	x9, [sp, #168]
  41efbc:	cmp	x8, x9
  41efc0:	b.lt	41f000 <ASN1_generate_nconf@plt+0x700>  // b.tstop
  41efc4:	ldr	x8, [sp, #88]
  41efc8:	ldr	x0, [x8]
  41efcc:	ldur	x9, [x29, #-64]
  41efd0:	ldur	w1, [x29, #-176]
  41efd4:	str	x0, [sp, #32]
  41efd8:	mov	x0, x9
  41efdc:	bl	41f528 <ASN1_generate_nconf@plt+0xc28>
  41efe0:	ldr	x8, [sp, #32]
  41efe4:	str	x0, [sp, #24]
  41efe8:	mov	x0, x8
  41efec:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  41eff0:	add	x1, x1, #0x4ca
  41eff4:	ldr	x2, [sp, #24]
  41eff8:	bl	4196e0 <BIO_printf@plt>
  41effc:	b	41f118 <ASN1_generate_nconf@plt+0x818>
  41f000:	ldursw	x8, [x29, #-180]
  41f004:	ldr	x9, [sp, #160]
  41f008:	add	x8, x9, x8
  41f00c:	str	x8, [sp, #160]
  41f010:	ldursw	x8, [x29, #-180]
  41f014:	ldr	x9, [sp, #168]
  41f018:	subs	x8, x9, x8
  41f01c:	str	x8, [sp, #168]
  41f020:	ldur	x8, [x29, #-24]
  41f024:	str	x8, [sp, #120]
  41f028:	ldr	x8, [sp, #160]
  41f02c:	sub	x1, x29, #0x90
  41f030:	stur	x8, [x29, #-144]
  41f034:	ldr	x2, [sp, #168]
  41f038:	mov	x8, xzr
  41f03c:	mov	x0, x8
  41f040:	bl	41a720 <d2i_ASN1_TYPE@plt>
  41f044:	stur	x0, [x29, #-24]
  41f048:	ldr	x0, [sp, #120]
  41f04c:	bl	41a010 <ASN1_TYPE_free@plt>
  41f050:	ldur	x8, [x29, #-24]
  41f054:	cbnz	x8, 41f080 <ASN1_generate_nconf@plt+0x780>
  41f058:	ldr	x8, [sp, #88]
  41f05c:	ldr	x0, [x8]
  41f060:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  41f064:	add	x1, x1, #0x4e0
  41f068:	bl	4196e0 <BIO_printf@plt>
  41f06c:	ldr	x8, [sp, #88]
  41f070:	ldr	x9, [x8]
  41f074:	mov	x0, x9
  41f078:	bl	41e780 <ERR_print_errors@plt>
  41f07c:	b	41f2e4 <ASN1_generate_nconf@plt+0x9e4>
  41f080:	ldur	x0, [x29, #-24]
  41f084:	bl	41a110 <ASN1_TYPE_get@plt>
  41f088:	str	w0, [sp, #116]
  41f08c:	ldr	w8, [sp, #116]
  41f090:	cmp	w8, #0x6
  41f094:	b.eq	41f0b0 <ASN1_generate_nconf@plt+0x7b0>  // b.none
  41f098:	ldr	w8, [sp, #116]
  41f09c:	cmp	w8, #0x1
  41f0a0:	b.eq	41f0b0 <ASN1_generate_nconf@plt+0x7b0>  // b.none
  41f0a4:	ldr	w8, [sp, #116]
  41f0a8:	cmp	w8, #0x5
  41f0ac:	b.ne	41f0f8 <ASN1_generate_nconf@plt+0x7f8>  // b.any
  41f0b0:	ldr	x8, [sp, #88]
  41f0b4:	ldr	x0, [x8]
  41f0b8:	ldr	w9, [sp, #116]
  41f0bc:	str	x0, [sp, #16]
  41f0c0:	mov	w0, w9
  41f0c4:	bl	41e0d0 <ASN1_tag2str@plt>
  41f0c8:	ldr	x8, [sp, #16]
  41f0cc:	str	x0, [sp, #8]
  41f0d0:	mov	x0, x8
  41f0d4:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  41f0d8:	add	x1, x1, #0x4f9
  41f0dc:	ldr	x2, [sp, #8]
  41f0e0:	bl	4196e0 <BIO_printf@plt>
  41f0e4:	ldr	x8, [sp, #88]
  41f0e8:	ldr	x10, [x8]
  41f0ec:	mov	x0, x10
  41f0f0:	bl	41e780 <ERR_print_errors@plt>
  41f0f4:	b	41f2e4 <ASN1_generate_nconf@plt+0x9e4>
  41f0f8:	ldur	x8, [x29, #-24]
  41f0fc:	ldr	x8, [x8, #8]
  41f100:	ldr	x8, [x8, #8]
  41f104:	str	x8, [sp, #160]
  41f108:	ldur	x8, [x29, #-24]
  41f10c:	ldr	x8, [x8, #8]
  41f110:	ldrsw	x8, [x8]
  41f114:	str	x8, [sp, #168]
  41f118:	ldur	w8, [x29, #-176]
  41f11c:	add	w8, w8, #0x1
  41f120:	stur	w8, [x29, #-176]
  41f124:	b	41ef64 <ASN1_generate_nconf@plt+0x664>
  41f128:	ldr	x8, [sp, #160]
  41f12c:	stur	x8, [x29, #-112]
  41f130:	ldr	x8, [sp, #168]
  41f134:	str	x8, [sp, #176]
  41f138:	ldur	w8, [x29, #-168]
  41f13c:	cmp	w8, #0x0
  41f140:	cset	w8, lt  // lt = tstop
  41f144:	tbnz	w8, #0, 41f158 <ASN1_generate_nconf@plt+0x858>
  41f148:	ldursw	x8, [x29, #-168]
  41f14c:	ldr	x9, [sp, #176]
  41f150:	cmp	x8, x9
  41f154:	b.lt	41f170 <ASN1_generate_nconf@plt+0x870>  // b.tstop
  41f158:	ldr	x8, [sp, #88]
  41f15c:	ldr	x0, [x8]
  41f160:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  41f164:	add	x1, x1, #0x50e
  41f168:	bl	4196e0 <BIO_printf@plt>
  41f16c:	b	41f2e4 <ASN1_generate_nconf@plt+0x9e4>
  41f170:	ldursw	x8, [x29, #-168]
  41f174:	ldr	x9, [sp, #176]
  41f178:	subs	x8, x9, x8
  41f17c:	str	x8, [sp, #176]
  41f180:	ldr	w10, [sp, #156]
  41f184:	cbz	w10, 41f198 <ASN1_generate_nconf@plt+0x898>
  41f188:	ldr	w8, [sp, #156]
  41f18c:	ldr	x9, [sp, #176]
  41f190:	cmp	w8, w9
  41f194:	b.ls	41f1a0 <ASN1_generate_nconf@plt+0x8a0>  // b.plast
  41f198:	ldr	x8, [sp, #176]
  41f19c:	str	w8, [sp, #156]
  41f1a0:	ldur	x8, [x29, #-48]
  41f1a4:	cbz	x8, 41f1f4 <ASN1_generate_nconf@plt+0x8f4>
  41f1a8:	ldur	x0, [x29, #-48]
  41f1ac:	ldur	x8, [x29, #-112]
  41f1b0:	ldursw	x9, [x29, #-168]
  41f1b4:	add	x1, x8, x9
  41f1b8:	ldr	w2, [sp, #156]
  41f1bc:	bl	41cb40 <BIO_write@plt>
  41f1c0:	ldr	w10, [sp, #156]
  41f1c4:	cmp	w0, w10
  41f1c8:	b.eq	41f1f4 <ASN1_generate_nconf@plt+0x8f4>  // b.none
  41f1cc:	ldr	x8, [sp, #88]
  41f1d0:	ldr	x0, [x8]
  41f1d4:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  41f1d8:	add	x1, x1, #0x52a
  41f1dc:	bl	4196e0 <BIO_printf@plt>
  41f1e0:	ldr	x8, [sp, #88]
  41f1e4:	ldr	x9, [x8]
  41f1e8:	mov	x0, x9
  41f1ec:	bl	41e780 <ERR_print_errors@plt>
  41f1f0:	b	41f2e4 <ASN1_generate_nconf@plt+0x9e4>
  41f1f4:	ldur	w8, [x29, #-152]
  41f1f8:	cbnz	w8, 41f2e0 <ASN1_generate_nconf@plt+0x9e0>
  41f1fc:	ldur	x8, [x29, #-112]
  41f200:	ldursw	x9, [x29, #-168]
  41f204:	add	x8, x8, x9
  41f208:	str	x8, [sp, #104]
  41f20c:	ldr	x8, [sp, #144]
  41f210:	cbz	x8, 41f2a8 <ASN1_generate_nconf@plt+0x9a8>
  41f214:	ldr	w8, [sp, #156]
  41f218:	mov	w2, w8
  41f21c:	ldr	x3, [sp, #144]
  41f220:	mov	x9, xzr
  41f224:	mov	x0, x9
  41f228:	add	x1, sp, #0x68
  41f22c:	bl	419fa0 <ASN1_item_d2i@plt>
  41f230:	str	x0, [sp, #96]
  41f234:	ldr	x9, [sp, #96]
  41f238:	cbnz	x9, 41f26c <ASN1_generate_nconf@plt+0x96c>
  41f23c:	ldr	x8, [sp, #88]
  41f240:	ldr	x0, [x8]
  41f244:	ldr	x9, [sp, #144]
  41f248:	ldr	x2, [x9, #48]
  41f24c:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  41f250:	add	x1, x1, #0x540
  41f254:	bl	4196e0 <BIO_printf@plt>
  41f258:	ldr	x8, [sp, #88]
  41f25c:	ldr	x9, [x8]
  41f260:	mov	x0, x9
  41f264:	bl	41e780 <ERR_print_errors@plt>
  41f268:	b	41f2e4 <ASN1_generate_nconf@plt+0x9e4>
  41f26c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  41f270:	add	x8, x8, #0xb8
  41f274:	ldr	x0, [x8]
  41f278:	ldr	x1, [sp, #96]
  41f27c:	ldr	x3, [sp, #144]
  41f280:	mov	w9, wzr
  41f284:	mov	w2, w9
  41f288:	mov	x8, xzr
  41f28c:	mov	x4, x8
  41f290:	bl	41e3d0 <ASN1_item_print@plt>
  41f294:	ldr	x8, [sp, #96]
  41f298:	ldr	x1, [sp, #144]
  41f29c:	mov	x0, x8
  41f2a0:	bl	41c820 <ASN1_item_free@plt>
  41f2a4:	b	41f2e0 <ASN1_generate_nconf@plt+0x9e0>
  41f2a8:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  41f2ac:	add	x8, x8, #0xb8
  41f2b0:	ldr	x0, [x8]
  41f2b4:	ldr	x1, [sp, #104]
  41f2b8:	ldr	w9, [sp, #156]
  41f2bc:	mov	w2, w9
  41f2c0:	ldur	w3, [x29, #-148]
  41f2c4:	ldur	w4, [x29, #-156]
  41f2c8:	bl	41b570 <ASN1_parse_dump@plt>
  41f2cc:	cbnz	w0, 41f2e0 <ASN1_generate_nconf@plt+0x9e0>
  41f2d0:	ldr	x8, [sp, #88]
  41f2d4:	ldr	x0, [x8]
  41f2d8:	bl	41e780 <ERR_print_errors@plt>
  41f2dc:	b	41f2e4 <ASN1_generate_nconf@plt+0x9e4>
  41f2e0:	stur	wzr, [x29, #-172]
  41f2e4:	ldur	x0, [x29, #-48]
  41f2e8:	bl	41de90 <BIO_free@plt>
  41f2ec:	ldur	x8, [x29, #-32]
  41f2f0:	mov	x0, x8
  41f2f4:	bl	41de90 <BIO_free@plt>
  41f2f8:	ldur	x8, [x29, #-40]
  41f2fc:	mov	x0, x8
  41f300:	bl	41de90 <BIO_free@plt>
  41f304:	ldur	w9, [x29, #-172]
  41f308:	cbz	w9, 41f318 <ASN1_generate_nconf@plt+0xa18>
  41f30c:	ldr	x8, [sp, #88]
  41f310:	ldr	x0, [x8]
  41f314:	bl	41e780 <ERR_print_errors@plt>
  41f318:	ldur	x0, [x29, #-56]
  41f31c:	bl	41bb90 <BUF_MEM_free@plt>
  41f320:	ldur	x0, [x29, #-120]
  41f324:	adrp	x8, 477000 <ASN1_generate_nconf@plt+0x58700>
  41f328:	add	x8, x8, #0x557
  41f32c:	mov	x1, x8
  41f330:	mov	w2, #0x130                 	// #304
  41f334:	str	x8, [sp]
  41f338:	bl	41b180 <CRYPTO_free@plt>
  41f33c:	ldur	x0, [x29, #-128]
  41f340:	ldr	x1, [sp]
  41f344:	mov	w2, #0x131                 	// #305
  41f348:	bl	41b180 <CRYPTO_free@plt>
  41f34c:	ldur	x0, [x29, #-24]
  41f350:	bl	41a010 <ASN1_TYPE_free@plt>
  41f354:	ldur	x0, [x29, #-64]
  41f358:	bl	41f554 <ASN1_generate_nconf@plt+0xc54>
  41f35c:	ldur	w0, [x29, #-172]
  41f360:	ldr	x28, [sp, #384]
  41f364:	ldp	x29, x30, [sp, #368]
  41f368:	add	sp, sp, #0x190
  41f36c:	ret
  41f370:	stp	x29, x30, [sp, #-16]!
  41f374:	mov	x29, sp
  41f378:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  41f37c:	ldp	x29, x30, [sp], #16
  41f380:	ret
  41f384:	sub	sp, sp, #0x20
  41f388:	stp	x29, x30, [sp, #16]
  41f38c:	add	x29, sp, #0x10
  41f390:	str	x0, [sp, #8]
  41f394:	str	x1, [sp]
  41f398:	ldr	x0, [sp, #8]
  41f39c:	ldr	x1, [sp]
  41f3a0:	bl	41cf20 <OPENSSL_sk_push@plt>
  41f3a4:	ldp	x29, x30, [sp, #16]
  41f3a8:	add	sp, sp, #0x20
  41f3ac:	ret
  41f3b0:	sub	sp, sp, #0x50
  41f3b4:	stp	x29, x30, [sp, #64]
  41f3b8:	add	x29, sp, #0x40
  41f3bc:	mov	x8, xzr
  41f3c0:	stur	x0, [x29, #-16]
  41f3c4:	stur	x1, [x29, #-24]
  41f3c8:	str	x2, [sp, #32]
  41f3cc:	str	x8, [sp, #24]
  41f3d0:	str	x8, [sp]
  41f3d4:	ldur	x8, [x29, #-24]
  41f3d8:	cbz	x8, 41f43c <ASN1_generate_nconf@plt+0xb3c>
  41f3dc:	ldur	x0, [x29, #-24]
  41f3e0:	bl	46ba20 <ASN1_generate_nconf@plt+0x4d120>
  41f3e4:	str	x0, [sp, #24]
  41f3e8:	cbnz	x0, 41f3f0 <ASN1_generate_nconf@plt+0xaf0>
  41f3ec:	b	41f4dc <ASN1_generate_nconf@plt+0xbdc>
  41f3f0:	ldur	x8, [x29, #-16]
  41f3f4:	cbnz	x8, 41f414 <ASN1_generate_nconf@plt+0xb14>
  41f3f8:	ldr	x0, [sp, #24]
  41f3fc:	adrp	x1, 48b000 <ASN1_generate_nconf@plt+0x6c700>
  41f400:	add	x1, x1, #0x613
  41f404:	adrp	x2, 477000 <ASN1_generate_nconf@plt+0x58700>
  41f408:	add	x2, x2, #0x567
  41f40c:	bl	41cfe0 <NCONF_get_string@plt>
  41f410:	stur	x0, [x29, #-16]
  41f414:	ldur	x8, [x29, #-16]
  41f418:	cbnz	x8, 41f43c <ASN1_generate_nconf@plt+0xb3c>
  41f41c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  41f420:	add	x8, x8, #0xc0
  41f424:	ldr	x0, [x8]
  41f428:	ldur	x2, [x29, #-24]
  41f42c:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  41f430:	add	x1, x1, #0x56c
  41f434:	bl	4196e0 <BIO_printf@plt>
  41f438:	b	41f4dc <ASN1_generate_nconf@plt+0xbdc>
  41f43c:	ldur	x0, [x29, #-16]
  41f440:	ldr	x1, [sp, #24]
  41f444:	bl	41e900 <ASN1_generate_nconf@plt>
  41f448:	str	x0, [sp]
  41f44c:	ldr	x0, [sp, #24]
  41f450:	bl	419f10 <NCONF_free@plt>
  41f454:	mov	x8, xzr
  41f458:	str	x8, [sp, #24]
  41f45c:	ldr	x8, [sp]
  41f460:	cbnz	x8, 41f470 <ASN1_generate_nconf@plt+0xb70>
  41f464:	mov	w8, #0xffffffff            	// #-1
  41f468:	stur	w8, [x29, #-4]
  41f46c:	b	41f4f4 <ASN1_generate_nconf@plt+0xbf4>
  41f470:	ldr	x0, [sp]
  41f474:	mov	x8, xzr
  41f478:	mov	x1, x8
  41f47c:	bl	41c830 <i2d_ASN1_TYPE@plt>
  41f480:	str	w0, [sp, #20]
  41f484:	ldr	w9, [sp, #20]
  41f488:	cmp	w9, #0x0
  41f48c:	cset	w9, gt
  41f490:	tbnz	w9, #0, 41f498 <ASN1_generate_nconf@plt+0xb98>
  41f494:	b	41f4dc <ASN1_generate_nconf@plt+0xbdc>
  41f498:	ldr	x0, [sp, #32]
  41f49c:	ldrsw	x1, [sp, #20]
  41f4a0:	bl	41b1f0 <BUF_MEM_grow@plt>
  41f4a4:	cbnz	x0, 41f4ac <ASN1_generate_nconf@plt+0xbac>
  41f4a8:	b	41f4dc <ASN1_generate_nconf@plt+0xbdc>
  41f4ac:	ldr	x8, [sp, #32]
  41f4b0:	ldr	x8, [x8, #8]
  41f4b4:	add	x1, sp, #0x8
  41f4b8:	str	x8, [sp, #8]
  41f4bc:	ldr	x0, [sp]
  41f4c0:	bl	41c830 <i2d_ASN1_TYPE@plt>
  41f4c4:	ldr	x8, [sp]
  41f4c8:	mov	x0, x8
  41f4cc:	bl	41a010 <ASN1_TYPE_free@plt>
  41f4d0:	ldr	w9, [sp, #20]
  41f4d4:	stur	w9, [x29, #-4]
  41f4d8:	b	41f4f4 <ASN1_generate_nconf@plt+0xbf4>
  41f4dc:	ldr	x0, [sp, #24]
  41f4e0:	bl	419f10 <NCONF_free@plt>
  41f4e4:	ldr	x0, [sp]
  41f4e8:	bl	41a010 <ASN1_TYPE_free@plt>
  41f4ec:	mov	w8, #0xffffffff            	// #-1
  41f4f0:	stur	w8, [x29, #-4]
  41f4f4:	ldur	w0, [x29, #-4]
  41f4f8:	ldp	x29, x30, [sp, #64]
  41f4fc:	add	sp, sp, #0x50
  41f500:	ret
  41f504:	sub	sp, sp, #0x20
  41f508:	stp	x29, x30, [sp, #16]
  41f50c:	add	x29, sp, #0x10
  41f510:	str	x0, [sp, #8]
  41f514:	ldr	x0, [sp, #8]
  41f518:	bl	41df60 <OPENSSL_sk_num@plt>
  41f51c:	ldp	x29, x30, [sp, #16]
  41f520:	add	sp, sp, #0x20
  41f524:	ret
  41f528:	sub	sp, sp, #0x20
  41f52c:	stp	x29, x30, [sp, #16]
  41f530:	add	x29, sp, #0x10
  41f534:	str	x0, [sp, #8]
  41f538:	str	w1, [sp, #4]
  41f53c:	ldr	x0, [sp, #8]
  41f540:	ldr	w1, [sp, #4]
  41f544:	bl	4195d0 <OPENSSL_sk_value@plt>
  41f548:	ldp	x29, x30, [sp, #16]
  41f54c:	add	sp, sp, #0x20
  41f550:	ret
  41f554:	sub	sp, sp, #0x20
  41f558:	stp	x29, x30, [sp, #16]
  41f55c:	add	x29, sp, #0x10
  41f560:	str	x0, [sp, #8]
  41f564:	ldr	x0, [sp, #8]
  41f568:	bl	41dd70 <OPENSSL_sk_free@plt>
  41f56c:	ldp	x29, x30, [sp, #16]
  41f570:	add	sp, sp, #0x20
  41f574:	ret
  41f578:	stp	x29, x30, [sp, #-80]!
  41f57c:	stp	x28, x25, [sp, #16]
  41f580:	stp	x24, x23, [sp, #32]
  41f584:	stp	x22, x21, [sp, #48]
  41f588:	stp	x20, x19, [sp, #64]
  41f58c:	mov	x29, sp
  41f590:	sub	sp, sp, #0x1, lsl #12
  41f594:	sub	sp, sp, #0x750
  41f598:	mov	x8, xzr
  41f59c:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  41f5a0:	add	x9, x9, #0xa8
  41f5a4:	mov	w10, #0x1                   	// #1
  41f5a8:	mov	w11, #0x8005                	// #32773
  41f5ac:	mov	x12, #0x1001                	// #4097
  41f5b0:	adrp	x2, 477000 <ASN1_generate_nconf@plt+0x58700>
  41f5b4:	add	x2, x2, #0x5a0
  41f5b8:	adrp	x13, 4b1000 <stdin@@GLIBC_2.17+0x10>
  41f5bc:	add	x13, x13, #0xc0
  41f5c0:	adrp	x14, 495000 <ASN1_generate_nconf@plt+0x76700>
  41f5c4:	add	x14, x14, #0x58f
  41f5c8:	adrp	x15, 478000 <ASN1_generate_nconf@plt+0x59700>
  41f5cc:	add	x15, x15, #0x623
  41f5d0:	adrp	x16, 478000 <ASN1_generate_nconf@plt+0x59700>
  41f5d4:	add	x16, x16, #0x1b0
  41f5d8:	adrp	x17, 4b1000 <stdin@@GLIBC_2.17+0x10>
  41f5dc:	add	x17, x17, #0x8
  41f5e0:	adrp	x18, 48b000 <ASN1_generate_nconf@plt+0x6c700>
  41f5e4:	add	x18, x18, #0x613
  41f5e8:	adrp	x3, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  41f5ec:	add	x3, x3, #0xec1
  41f5f0:	adrp	x4, 477000 <ASN1_generate_nconf@plt+0x58700>
  41f5f4:	add	x4, x4, #0x44b
  41f5f8:	add	x5, sp, #0x5d8
  41f5fc:	stur	w0, [x29, #-4]
  41f600:	stur	x1, [x29, #-16]
  41f604:	stur	x8, [x29, #-24]
  41f608:	stur	x8, [x29, #-32]
  41f60c:	stur	x8, [x29, #-40]
  41f610:	stur	x8, [x29, #-48]
  41f614:	stur	x8, [x29, #-56]
  41f618:	stur	x8, [x29, #-64]
  41f61c:	stur	x8, [x29, #-72]
  41f620:	stur	x8, [x29, #-80]
  41f624:	stur	x8, [x29, #-104]
  41f628:	stur	x8, [x29, #-120]
  41f62c:	stur	x8, [x29, #-128]
  41f630:	stur	x8, [x29, #-136]
  41f634:	stur	x8, [x29, #-144]
  41f638:	stur	x8, [x29, #-152]
  41f63c:	ldr	x9, [x9]
  41f640:	stur	x9, [x29, #-160]
  41f644:	stur	x8, [x29, #-168]
  41f648:	stur	x8, [x29, #-176]
  41f64c:	stur	x8, [x29, #-184]
  41f650:	stur	x8, [x29, #-192]
  41f654:	stur	x8, [x29, #-200]
  41f658:	stur	x8, [x29, #-208]
  41f65c:	stur	x8, [x29, #-216]
  41f660:	stur	x8, [x29, #-224]
  41f664:	stur	x8, [x29, #-232]
  41f668:	stur	x8, [x29, #-240]
  41f66c:	stur	x8, [x29, #-248]
  41f670:	stur	x8, [x29, #-256]
  41f674:	str	x8, [sp, #5704]
  41f678:	str	x8, [sp, #5696]
  41f67c:	str	x8, [sp, #5688]
  41f680:	str	x8, [sp, #5680]
  41f684:	str	x8, [sp, #5672]
  41f688:	str	x8, [sp, #5664]
  41f68c:	str	x8, [sp, #5656]
  41f690:	str	x8, [sp, #5648]
  41f694:	str	x8, [sp, #5632]
  41f698:	str	x8, [sp, #5624]
  41f69c:	str	x8, [sp, #5616]
  41f6a0:	str	xzr, [sp, #1496]
  41f6a4:	stur	wzr, [x5, #7]
  41f6a8:	str	xzr, [sp, #1472]
  41f6ac:	str	wzr, [sp, #1468]
  41f6b0:	str	wzr, [sp, #1464]
  41f6b4:	str	wzr, [sp, #1460]
  41f6b8:	str	wzr, [sp, #1456]
  41f6bc:	str	wzr, [sp, #1452]
  41f6c0:	str	w10, [sp, #1448]
  41f6c4:	str	wzr, [sp, #1444]
  41f6c8:	str	wzr, [sp, #1440]
  41f6cc:	str	w11, [sp, #1436]
  41f6d0:	str	wzr, [sp, #1432]
  41f6d4:	str	wzr, [sp, #1428]
  41f6d8:	str	wzr, [sp, #1424]
  41f6dc:	str	w10, [sp, #1420]
  41f6e0:	str	w10, [sp, #1416]
  41f6e4:	str	wzr, [sp, #1412]
  41f6e8:	str	wzr, [sp, #1408]
  41f6ec:	str	wzr, [sp, #1404]
  41f6f0:	str	wzr, [sp, #1400]
  41f6f4:	str	wzr, [sp, #1396]
  41f6f8:	str	wzr, [sp, #1384]
  41f6fc:	str	xzr, [sp, #1368]
  41f700:	str	xzr, [sp, #1360]
  41f704:	str	xzr, [sp, #1352]
  41f708:	str	xzr, [sp, #1344]
  41f70c:	str	x12, [sp, #1336]
  41f710:	str	xzr, [sp, #1328]
  41f714:	str	x8, [sp, #1320]
  41f718:	str	x8, [sp, #1312]
  41f71c:	str	x8, [sp, #1304]
  41f720:	str	wzr, [sp, #1300]
  41f724:	str	x8, [sp, #1288]
  41f728:	ldur	w0, [x29, #-4]
  41f72c:	ldur	x1, [x29, #-16]
  41f730:	str	x13, [sp, #1024]
  41f734:	str	x14, [sp, #1016]
  41f738:	str	x15, [sp, #1008]
  41f73c:	str	x16, [sp, #1000]
  41f740:	str	x17, [sp, #992]
  41f744:	str	x18, [sp, #984]
  41f748:	str	x3, [sp, #976]
  41f74c:	str	x4, [sp, #968]
  41f750:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  41f754:	str	x0, [sp, #5640]
  41f758:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  41f75c:	str	w0, [sp, #1284]
  41f760:	cbz	w0, 41fd8c <ASN1_generate_nconf@plt+0x148c>
  41f764:	ldr	w8, [sp, #1284]
  41f768:	add	w9, w8, #0x1
  41f76c:	cmp	w9, #0x1
  41f770:	str	w8, [sp, #964]
  41f774:	b.ls	41fa84 <ASN1_generate_nconf@plt+0x1184>  // b.plast
  41f778:	b	41f77c <ASN1_generate_nconf@plt+0xe7c>
  41f77c:	ldr	w8, [sp, #964]
  41f780:	cmp	w8, #0x1
  41f784:	b.eq	41faa0 <ASN1_generate_nconf@plt+0x11a0>  // b.none
  41f788:	b	41f78c <ASN1_generate_nconf@plt+0xe8c>
  41f78c:	ldr	w8, [sp, #964]
  41f790:	cmp	w8, #0x2
  41f794:	b.eq	41fd74 <ASN1_generate_nconf@plt+0x1474>  // b.none
  41f798:	b	41f79c <ASN1_generate_nconf@plt+0xe9c>
  41f79c:	ldr	w8, [sp, #964]
  41f7a0:	cmp	w8, #0x3
  41f7a4:	b.eq	41fad4 <ASN1_generate_nconf@plt+0x11d4>  // b.none
  41f7a8:	b	41f7ac <ASN1_generate_nconf@plt+0xeac>
  41f7ac:	ldr	w8, [sp, #964]
  41f7b0:	cmp	w8, #0x4
  41f7b4:	b.eq	41fae0 <ASN1_generate_nconf@plt+0x11e0>  // b.none
  41f7b8:	b	41f7bc <ASN1_generate_nconf@plt+0xebc>
  41f7bc:	ldr	w8, [sp, #964]
  41f7c0:	cmp	w8, #0x5
  41f7c4:	b.eq	41faec <ASN1_generate_nconf@plt+0x11ec>  // b.none
  41f7c8:	b	41f7cc <ASN1_generate_nconf@plt+0xecc>
  41f7cc:	ldr	w8, [sp, #964]
  41f7d0:	cmp	w8, #0x6
  41f7d4:	b.eq	41faf8 <ASN1_generate_nconf@plt+0x11f8>  // b.none
  41f7d8:	b	41f7dc <ASN1_generate_nconf@plt+0xedc>
  41f7dc:	ldr	w8, [sp, #964]
  41f7e0:	cmp	w8, #0x7
  41f7e4:	b.eq	41fb04 <ASN1_generate_nconf@plt+0x1204>  // b.none
  41f7e8:	b	41f7ec <ASN1_generate_nconf@plt+0xeec>
  41f7ec:	ldr	w8, [sp, #964]
  41f7f0:	cmp	w8, #0x8
  41f7f4:	b.eq	41fb1c <ASN1_generate_nconf@plt+0x121c>  // b.none
  41f7f8:	b	41f7fc <ASN1_generate_nconf@plt+0xefc>
  41f7fc:	ldr	w8, [sp, #964]
  41f800:	cmp	w8, #0x9
  41f804:	b.eq	41fb28 <ASN1_generate_nconf@plt+0x1228>  // b.none
  41f808:	b	41f80c <ASN1_generate_nconf@plt+0xf0c>
  41f80c:	ldr	w8, [sp, #964]
  41f810:	cmp	w8, #0xa
  41f814:	b.eq	41fb34 <ASN1_generate_nconf@plt+0x1234>  // b.none
  41f818:	b	41f81c <ASN1_generate_nconf@plt+0xf1c>
  41f81c:	ldr	w8, [sp, #964]
  41f820:	cmp	w8, #0xb
  41f824:	b.eq	41fb40 <ASN1_generate_nconf@plt+0x1240>  // b.none
  41f828:	b	41f82c <ASN1_generate_nconf@plt+0xf2c>
  41f82c:	ldr	w8, [sp, #964]
  41f830:	cmp	w8, #0xc
  41f834:	b.eq	41fb4c <ASN1_generate_nconf@plt+0x124c>  // b.none
  41f838:	b	41f83c <ASN1_generate_nconf@plt+0xf3c>
  41f83c:	ldr	w8, [sp, #964]
  41f840:	cmp	w8, #0xd
  41f844:	b.eq	41fb64 <ASN1_generate_nconf@plt+0x1264>  // b.none
  41f848:	b	41f84c <ASN1_generate_nconf@plt+0xf4c>
  41f84c:	ldr	w8, [sp, #964]
  41f850:	cmp	w8, #0xe
  41f854:	b.eq	41fb70 <ASN1_generate_nconf@plt+0x1270>  // b.none
  41f858:	b	41f85c <ASN1_generate_nconf@plt+0xf5c>
  41f85c:	ldr	w8, [sp, #964]
  41f860:	cmp	w8, #0xf
  41f864:	b.eq	41fb7c <ASN1_generate_nconf@plt+0x127c>  // b.none
  41f868:	b	41f86c <ASN1_generate_nconf@plt+0xf6c>
  41f86c:	ldr	w8, [sp, #964]
  41f870:	cmp	w8, #0x10
  41f874:	b.eq	41fb88 <ASN1_generate_nconf@plt+0x1288>  // b.none
  41f878:	b	41f87c <ASN1_generate_nconf@plt+0xf7c>
  41f87c:	ldr	w8, [sp, #964]
  41f880:	cmp	w8, #0x11
  41f884:	b.eq	41fba4 <ASN1_generate_nconf@plt+0x12a4>  // b.none
  41f888:	b	41f88c <ASN1_generate_nconf@plt+0xf8c>
  41f88c:	ldr	w8, [sp, #964]
  41f890:	cmp	w8, #0x12
  41f894:	b.eq	41fbc8 <ASN1_generate_nconf@plt+0x12c8>  // b.none
  41f898:	b	41f89c <ASN1_generate_nconf@plt+0xf9c>
  41f89c:	ldr	w8, [sp, #964]
  41f8a0:	cmp	w8, #0x13
  41f8a4:	b.eq	41fbd4 <ASN1_generate_nconf@plt+0x12d4>  // b.none
  41f8a8:	b	41f8ac <ASN1_generate_nconf@plt+0xfac>
  41f8ac:	ldr	w8, [sp, #964]
  41f8b0:	cmp	w8, #0x14
  41f8b4:	b.eq	41fbe0 <ASN1_generate_nconf@plt+0x12e0>  // b.none
  41f8b8:	b	41f8bc <ASN1_generate_nconf@plt+0xfbc>
  41f8bc:	ldr	w8, [sp, #964]
  41f8c0:	cmp	w8, #0x15
  41f8c4:	b.eq	41fab4 <ASN1_generate_nconf@plt+0x11b4>  // b.none
  41f8c8:	b	41f8cc <ASN1_generate_nconf@plt+0xfcc>
  41f8cc:	ldr	w8, [sp, #964]
  41f8d0:	cmp	w8, #0x16
  41f8d4:	b.eq	41fac8 <ASN1_generate_nconf@plt+0x11c8>  // b.none
  41f8d8:	b	41f8dc <ASN1_generate_nconf@plt+0xfdc>
  41f8dc:	ldr	w8, [sp, #964]
  41f8e0:	cmp	w8, #0x17
  41f8e4:	b.eq	41fbec <ASN1_generate_nconf@plt+0x12ec>  // b.none
  41f8e8:	b	41f8ec <ASN1_generate_nconf@plt+0xfec>
  41f8ec:	ldr	w8, [sp, #964]
  41f8f0:	cmp	w8, #0x18
  41f8f4:	b.eq	41fbf8 <ASN1_generate_nconf@plt+0x12f8>  // b.none
  41f8f8:	b	41f8fc <ASN1_generate_nconf@plt+0xffc>
  41f8fc:	ldr	w8, [sp, #964]
  41f900:	cmp	w8, #0x19
  41f904:	b.eq	41fc3c <ASN1_generate_nconf@plt+0x133c>  // b.none
  41f908:	b	41f90c <ASN1_generate_nconf@plt+0x100c>
  41f90c:	ldr	w8, [sp, #964]
  41f910:	cmp	w8, #0x1a
  41f914:	b.eq	41fc48 <ASN1_generate_nconf@plt+0x1348>  // b.none
  41f918:	b	41f91c <ASN1_generate_nconf@plt+0x101c>
  41f91c:	ldr	w8, [sp, #964]
  41f920:	cmp	w8, #0x1b
  41f924:	b.eq	41fc54 <ASN1_generate_nconf@plt+0x1354>  // b.none
  41f928:	b	41f92c <ASN1_generate_nconf@plt+0x102c>
  41f92c:	ldr	w8, [sp, #964]
  41f930:	cmp	w8, #0x1c
  41f934:	b.eq	41fc68 <ASN1_generate_nconf@plt+0x1368>  // b.none
  41f938:	b	41f93c <ASN1_generate_nconf@plt+0x103c>
  41f93c:	ldr	w8, [sp, #964]
  41f940:	cmp	w8, #0x1d
  41f944:	b.eq	41fc70 <ASN1_generate_nconf@plt+0x1370>  // b.none
  41f948:	b	41f94c <ASN1_generate_nconf@plt+0x104c>
  41f94c:	ldr	w8, [sp, #964]
  41f950:	cmp	w8, #0x1e
  41f954:	b.eq	41fc7c <ASN1_generate_nconf@plt+0x137c>  // b.none
  41f958:	b	41f95c <ASN1_generate_nconf@plt+0x105c>
  41f95c:	ldr	w8, [sp, #964]
  41f960:	cmp	w8, #0x1f
  41f964:	b.eq	41fc90 <ASN1_generate_nconf@plt+0x1390>  // b.none
  41f968:	b	41f96c <ASN1_generate_nconf@plt+0x106c>
  41f96c:	ldr	w8, [sp, #964]
  41f970:	cmp	w8, #0x20
  41f974:	b.eq	41fca0 <ASN1_generate_nconf@plt+0x13a0>  // b.none
  41f978:	b	41f97c <ASN1_generate_nconf@plt+0x107c>
  41f97c:	ldr	w8, [sp, #964]
  41f980:	cmp	w8, #0x21
  41f984:	b.eq	41fcb0 <ASN1_generate_nconf@plt+0x13b0>  // b.none
  41f988:	b	41f98c <ASN1_generate_nconf@plt+0x108c>
  41f98c:	ldr	w8, [sp, #964]
  41f990:	cmp	w8, #0x22
  41f994:	b.eq	41fcc0 <ASN1_generate_nconf@plt+0x13c0>  // b.none
  41f998:	b	41f99c <ASN1_generate_nconf@plt+0x109c>
  41f99c:	ldr	w8, [sp, #964]
  41f9a0:	cmp	w8, #0x23
  41f9a4:	b.eq	41fccc <ASN1_generate_nconf@plt+0x13cc>  // b.none
  41f9a8:	b	41f9ac <ASN1_generate_nconf@plt+0x10ac>
  41f9ac:	ldr	w8, [sp, #964]
  41f9b0:	cmp	w8, #0x24
  41f9b4:	b.eq	41fce0 <ASN1_generate_nconf@plt+0x13e0>  // b.none
  41f9b8:	b	41f9bc <ASN1_generate_nconf@plt+0x10bc>
  41f9bc:	ldr	w8, [sp, #964]
  41f9c0:	cmp	w8, #0x25
  41f9c4:	b.eq	41fcf4 <ASN1_generate_nconf@plt+0x13f4>  // b.none
  41f9c8:	b	41f9cc <ASN1_generate_nconf@plt+0x10cc>
  41f9cc:	ldr	w8, [sp, #964]
  41f9d0:	cmp	w8, #0x26
  41f9d4:	b.eq	41fd08 <ASN1_generate_nconf@plt+0x1408>  // b.none
  41f9d8:	b	41f9dc <ASN1_generate_nconf@plt+0x10dc>
  41f9dc:	ldr	w8, [sp, #964]
  41f9e0:	cmp	w8, #0x27
  41f9e4:	b.eq	41fd1c <ASN1_generate_nconf@plt+0x141c>  // b.none
  41f9e8:	b	41f9ec <ASN1_generate_nconf@plt+0x10ec>
  41f9ec:	ldr	w8, [sp, #964]
  41f9f0:	cmp	w8, #0x28
  41f9f4:	b.eq	41fd28 <ASN1_generate_nconf@plt+0x1428>  // b.none
  41f9f8:	b	41f9fc <ASN1_generate_nconf@plt+0x10fc>
  41f9fc:	ldr	w8, [sp, #964]
  41fa00:	cmp	w8, #0x29
  41fa04:	b.eq	41fd34 <ASN1_generate_nconf@plt+0x1434>  // b.none
  41fa08:	b	41fa0c <ASN1_generate_nconf@plt+0x110c>
  41fa0c:	ldr	w8, [sp, #964]
  41fa10:	cmp	w8, #0x2a
  41fa14:	b.eq	41fd40 <ASN1_generate_nconf@plt+0x1440>  // b.none
  41fa18:	b	41fa1c <ASN1_generate_nconf@plt+0x111c>
  41fa1c:	ldr	w8, [sp, #964]
  41fa20:	cmp	w8, #0x2b
  41fa24:	b.eq	41fd4c <ASN1_generate_nconf@plt+0x144c>  // b.none
  41fa28:	b	41fa2c <ASN1_generate_nconf@plt+0x112c>
  41fa2c:	ldr	w8, [sp, #964]
  41fa30:	cmp	w8, #0x2c
  41fa34:	b.eq	41fb10 <ASN1_generate_nconf@plt+0x1210>  // b.none
  41fa38:	b	41fa3c <ASN1_generate_nconf@plt+0x113c>
  41fa3c:	ldr	w8, [sp, #964]
  41fa40:	cmp	w8, #0x5dc
  41fa44:	b.eq	41fbb0 <ASN1_generate_nconf@plt+0x12b0>  // b.none
  41fa48:	b	41fa4c <ASN1_generate_nconf@plt+0x114c>
  41fa4c:	ldr	w8, [sp, #964]
  41fa50:	subs	w9, w8, #0x5dd
  41fa54:	cmp	w9, #0x1
  41fa58:	b.ls	41fbb4 <ASN1_generate_nconf@plt+0x12b4>  // b.plast
  41fa5c:	b	41fa60 <ASN1_generate_nconf@plt+0x1160>
  41fa60:	ldr	w8, [sp, #964]
  41fa64:	cmp	w8, #0x5df
  41fa68:	b.eq	41fbb0 <ASN1_generate_nconf@plt+0x12b0>  // b.none
  41fa6c:	b	41fa70 <ASN1_generate_nconf@plt+0x1170>
  41fa70:	ldr	w8, [sp, #964]
  41fa74:	subs	w9, w8, #0x5e0
  41fa78:	cmp	w9, #0x3
  41fa7c:	b.ls	41fd58 <ASN1_generate_nconf@plt+0x1458>  // b.plast
  41fa80:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fa84:	ldr	x8, [sp, #1024]
  41fa88:	ldr	x0, [x8]
  41fa8c:	ldr	x2, [sp, #5640]
  41fa90:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  41fa94:	add	x1, x1, #0x466
  41fa98:	bl	4196e0 <BIO_printf@plt>
  41fa9c:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  41faa0:	adrp	x0, 477000 <ASN1_generate_nconf@plt+0x58700>
  41faa4:	add	x0, x0, #0x5a0
  41faa8:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  41faac:	str	wzr, [sp, #1420]
  41fab0:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  41fab4:	mov	w8, #0x1                   	// #1
  41fab8:	str	w8, [sp, #1412]
  41fabc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fac0:	stur	x0, [x29, #-232]
  41fac4:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fac8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41facc:	str	x0, [sp, #5680]
  41fad0:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fad4:	mov	w8, #0x1                   	// #1
  41fad8:	str	w8, [sp, #1408]
  41fadc:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fae0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fae4:	stur	x0, [x29, #-160]
  41fae8:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41faec:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41faf0:	stur	x0, [x29, #-168]
  41faf4:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41faf8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fafc:	str	x0, [sp, #5648]
  41fb00:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fb04:	mov	x8, #0x1000                	// #4096
  41fb08:	str	x8, [sp, #1336]
  41fb0c:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fb10:	mov	w8, #0x1                   	// #1
  41fb14:	str	w8, [sp, #1396]
  41fb18:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fb1c:	mov	w8, #0x1                   	// #1
  41fb20:	str	w8, [sp, #1468]
  41fb24:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fb28:	mov	w8, #0x1                   	// #1
  41fb2c:	str	w8, [sp, #1432]
  41fb30:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fb34:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fb38:	str	x0, [sp, #5632]
  41fb3c:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fb40:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fb44:	str	x0, [sp, #5624]
  41fb48:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fb4c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fb50:	bl	41a130 <atoi@plt>
  41fb54:	mov	w1, w0
  41fb58:	sxtw	x8, w1
  41fb5c:	str	x8, [sp, #1344]
  41fb60:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fb64:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fb68:	stur	x0, [x29, #-176]
  41fb6c:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fb70:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fb74:	stur	x0, [x29, #-184]
  41fb78:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fb7c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fb80:	stur	x0, [x29, #-192]
  41fb84:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fb88:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fb8c:	mov	x1, #0x7be                 	// #1982
  41fb90:	add	x2, sp, #0x59c
  41fb94:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  41fb98:	cbnz	w0, 41fba0 <ASN1_generate_nconf@plt+0x12a0>
  41fb9c:	b	41fa84 <ASN1_generate_nconf@plt+0x1184>
  41fba0:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fba4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fba8:	str	x0, [sp, #5696]
  41fbac:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fbb0:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fbb4:	ldr	w0, [sp, #1284]
  41fbb8:	bl	46a49c <ASN1_generate_nconf@plt+0x4bb9c>
  41fbbc:	cbnz	w0, 41fbc4 <ASN1_generate_nconf@plt+0x12c4>
  41fbc0:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  41fbc4:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fbc8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fbcc:	stur	x0, [x29, #-224]
  41fbd0:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fbd4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fbd8:	stur	x0, [x29, #-200]
  41fbdc:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fbe0:	mov	w8, #0x1                   	// #1
  41fbe4:	str	w8, [sp, #1384]
  41fbe8:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fbec:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fbf0:	str	x0, [sp, #5688]
  41fbf4:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fbf8:	ldur	x8, [x29, #-128]
  41fbfc:	cbnz	x8, 41fc08 <ASN1_generate_nconf@plt+0x1308>
  41fc00:	bl	4221b0 <ASN1_generate_nconf@plt+0x38b0>
  41fc04:	stur	x0, [x29, #-128]
  41fc08:	ldur	x8, [x29, #-128]
  41fc0c:	cbz	x8, 41fc34 <ASN1_generate_nconf@plt+0x1334>
  41fc10:	ldur	x0, [x29, #-128]
  41fc14:	str	x0, [sp, #952]
  41fc18:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fc1c:	ldr	x8, [sp, #952]
  41fc20:	str	x0, [sp, #944]
  41fc24:	mov	x0, x8
  41fc28:	ldr	x1, [sp, #944]
  41fc2c:	bl	4221c4 <ASN1_generate_nconf@plt+0x38c4>
  41fc30:	cbnz	w0, 41fc38 <ASN1_generate_nconf@plt+0x1338>
  41fc34:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  41fc38:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fc3c:	mov	w8, #0x1                   	// #1
  41fc40:	str	w8, [sp, #1428]
  41fc44:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fc48:	mov	w8, #0x1                   	// #1
  41fc4c:	str	w8, [sp, #1452]
  41fc50:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fc54:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  41fc58:	add	x8, x8, #0x0
  41fc5c:	mov	w9, #0x1                   	// #1
  41fc60:	str	w9, [x8]
  41fc64:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fc68:	str	wzr, [sp, #1416]
  41fc6c:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fc70:	mov	w8, #0x1                   	// #1
  41fc74:	str	w8, [sp, #1404]
  41fc78:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fc7c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  41fc80:	add	x8, x8, #0x4
  41fc84:	mov	w9, #0x1                   	// #1
  41fc88:	str	w9, [x8]
  41fc8c:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fc90:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fc94:	bl	41c330 <atol@plt>
  41fc98:	str	x0, [sp, #1368]
  41fc9c:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fca0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fca4:	bl	41c330 <atol@plt>
  41fca8:	str	x0, [sp, #1360]
  41fcac:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fcb0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fcb4:	bl	41c330 <atol@plt>
  41fcb8:	str	x0, [sp, #1352]
  41fcbc:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fcc0:	mov	w8, #0x1                   	// #1
  41fcc4:	str	w8, [sp, #1412]
  41fcc8:	b	41fd8c <ASN1_generate_nconf@plt+0x148c>
  41fccc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fcd0:	stur	x0, [x29, #-248]
  41fcd4:	mov	w8, #0x1                   	// #1
  41fcd8:	str	w8, [sp, #1412]
  41fcdc:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fce0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fce4:	stur	x0, [x29, #-240]
  41fce8:	mov	w8, #0x1                   	// #1
  41fcec:	str	w8, [sp, #1412]
  41fcf0:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fcf4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fcf8:	stur	x0, [x29, #-232]
  41fcfc:	mov	w8, #0x1                   	// #1
  41fd00:	str	w8, [sp, #1400]
  41fd04:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fd08:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fd0c:	stur	x0, [x29, #-232]
  41fd10:	mov	w8, #0x2                   	// #2
  41fd14:	str	w8, [sp, #1400]
  41fd18:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fd1c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fd20:	stur	x0, [x29, #-256]
  41fd24:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fd28:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fd2c:	str	x0, [sp, #5704]
  41fd30:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fd34:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fd38:	str	x0, [sp, #5664]
  41fd3c:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fd40:	mov	w8, #0x1                   	// #1
  41fd44:	str	w8, [sp, #1444]
  41fd48:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fd4c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fd50:	stur	x0, [x29, #-208]
  41fd54:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fd58:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fd5c:	str	x0, [sp, #5672]
  41fd60:	ldr	w8, [sp, #1284]
  41fd64:	subs	w8, w8, #0x5e0
  41fd68:	add	w8, w8, #0x1
  41fd6c:	str	w8, [sp, #1300]
  41fd70:	b	41fd88 <ASN1_generate_nconf@plt+0x1488>
  41fd74:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  41fd78:	mov	w8, wzr
  41fd7c:	mov	w1, w8
  41fd80:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  41fd84:	stur	x0, [x29, #-32]
  41fd88:	b	41f758 <ASN1_generate_nconf@plt+0xe58>
  41fd8c:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  41fd90:	stur	w0, [x29, #-4]
  41fd94:	bl	472544 <ASN1_generate_nconf@plt+0x53c44>
  41fd98:	stur	x0, [x29, #-16]
  41fd9c:	ldr	x8, [sp, #1024]
  41fda0:	ldr	x0, [x8]
  41fda4:	ldur	x2, [x29, #-160]
  41fda8:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  41fdac:	add	x1, x1, #0x2ed
  41fdb0:	bl	4196e0 <BIO_printf@plt>
  41fdb4:	ldur	x8, [x29, #-160]
  41fdb8:	mov	x0, x8
  41fdbc:	bl	46ba20 <ASN1_generate_nconf@plt+0x4d120>
  41fdc0:	stur	x0, [x29, #-24]
  41fdc4:	cbnz	x0, 41fdcc <ASN1_generate_nconf@plt+0x14cc>
  41fdc8:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  41fdcc:	ldur	x8, [x29, #-160]
  41fdd0:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  41fdd4:	add	x9, x9, #0xa8
  41fdd8:	ldr	x9, [x9]
  41fddc:	cmp	x8, x9
  41fde0:	b.eq	41fdf4 <ASN1_generate_nconf@plt+0x14f4>  // b.none
  41fde4:	ldur	x0, [x29, #-24]
  41fde8:	bl	46bb64 <ASN1_generate_nconf@plt+0x4d264>
  41fdec:	cbnz	w0, 41fdf4 <ASN1_generate_nconf@plt+0x14f4>
  41fdf0:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  41fdf4:	ldur	x8, [x29, #-168]
  41fdf8:	cbnz	x8, 41fe1c <ASN1_generate_nconf@plt+0x151c>
  41fdfc:	ldur	x0, [x29, #-24]
  41fe00:	ldr	x1, [sp, #1016]
  41fe04:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  41fe08:	add	x2, x2, #0x30a
  41fe0c:	bl	4221f0 <ASN1_generate_nconf@plt+0x38f0>
  41fe10:	stur	x0, [x29, #-168]
  41fe14:	cbnz	x0, 41fe1c <ASN1_generate_nconf@plt+0x151c>
  41fe18:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  41fe1c:	ldur	x0, [x29, #-24]
  41fe20:	mov	x8, xzr
  41fe24:	mov	x1, x8
  41fe28:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  41fe2c:	add	x2, x2, #0x315
  41fe30:	bl	41cfe0 <NCONF_get_string@plt>
  41fe34:	str	x0, [sp, #1480]
  41fe38:	ldr	x8, [sp, #1480]
  41fe3c:	cbnz	x8, 41fe44 <ASN1_generate_nconf@plt+0x1544>
  41fe40:	bl	41a250 <ERR_clear_error@plt>
  41fe44:	ldr	x8, [sp, #1480]
  41fe48:	cbz	x8, 41fe84 <ASN1_generate_nconf@plt+0x1584>
  41fe4c:	ldr	x0, [sp, #1480]
  41fe50:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  41fe54:	add	x1, x1, #0x45a
  41fe58:	bl	41b160 <BIO_new_file@plt>
  41fe5c:	str	x0, [sp, #1272]
  41fe60:	ldr	x8, [sp, #1272]
  41fe64:	cbnz	x8, 41fe70 <ASN1_generate_nconf@plt+0x1570>
  41fe68:	bl	41a250 <ERR_clear_error@plt>
  41fe6c:	b	41fe84 <ASN1_generate_nconf@plt+0x1584>
  41fe70:	ldr	x0, [sp, #1272]
  41fe74:	bl	41ce40 <OBJ_create_objects@plt>
  41fe78:	ldr	x8, [sp, #1272]
  41fe7c:	mov	x0, x8
  41fe80:	bl	41de90 <BIO_free@plt>
  41fe84:	ldur	x0, [x29, #-24]
  41fe88:	bl	46bc2c <ASN1_generate_nconf@plt+0x4d32c>
  41fe8c:	cbnz	w0, 41fea0 <ASN1_generate_nconf@plt+0x15a0>
  41fe90:	ldr	x8, [sp, #1024]
  41fe94:	ldr	x0, [x8]
  41fe98:	bl	41e780 <ERR_print_errors@plt>
  41fe9c:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  41fea0:	ldur	x0, [x29, #-24]
  41fea4:	ldr	x1, [sp, #1016]
  41fea8:	bl	46a344 <ASN1_generate_nconf@plt+0x4ba44>
  41feac:	ldur	x0, [x29, #-24]
  41feb0:	ldur	x1, [x29, #-168]
  41feb4:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  41feb8:	add	x2, x2, #0x31e
  41febc:	bl	41cfe0 <NCONF_get_string@plt>
  41fec0:	str	x0, [sp, #5608]
  41fec4:	ldr	x8, [sp, #5608]
  41fec8:	cbnz	x8, 41fed0 <ASN1_generate_nconf@plt+0x15d0>
  41fecc:	bl	41a250 <ERR_clear_error@plt>
  41fed0:	ldr	x8, [sp, #5608]
  41fed4:	cbz	x8, 41ff00 <ASN1_generate_nconf@plt+0x1600>
  41fed8:	ldr	x0, [sp, #5608]
  41fedc:	bl	41ba60 <ASN1_STRING_set_default_mask_asc@plt>
  41fee0:	cbnz	w0, 41ff00 <ASN1_generate_nconf@plt+0x1600>
  41fee4:	ldr	x8, [sp, #1024]
  41fee8:	ldr	x0, [x8]
  41feec:	ldr	x2, [sp, #5608]
  41fef0:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  41fef4:	add	x1, x1, #0x32a
  41fef8:	bl	4196e0 <BIO_printf@plt>
  41fefc:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  41ff00:	ldr	x8, [sp, #1336]
  41ff04:	cmp	x8, #0x1, lsl #12
  41ff08:	b.eq	41ff50 <ASN1_generate_nconf@plt+0x1650>  // b.none
  41ff0c:	ldur	x0, [x29, #-24]
  41ff10:	ldur	x1, [x29, #-168]
  41ff14:	adrp	x2, 477000 <ASN1_generate_nconf@plt+0x58700>
  41ff18:	add	x2, x2, #0xaf6
  41ff1c:	bl	41cfe0 <NCONF_get_string@plt>
  41ff20:	str	x0, [sp, #5608]
  41ff24:	ldr	x8, [sp, #5608]
  41ff28:	cbnz	x8, 41ff34 <ASN1_generate_nconf@plt+0x1634>
  41ff2c:	bl	41a250 <ERR_clear_error@plt>
  41ff30:	b	41ff50 <ASN1_generate_nconf@plt+0x1650>
  41ff34:	ldr	x0, [sp, #5608]
  41ff38:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  41ff3c:	add	x1, x1, #0x351
  41ff40:	bl	41d200 <strcmp@plt>
  41ff44:	cbnz	w0, 41ff50 <ASN1_generate_nconf@plt+0x1650>
  41ff48:	mov	x8, #0x1000                	// #4096
  41ff4c:	str	x8, [sp, #1336]
  41ff50:	mov	w8, #0x1                   	// #1
  41ff54:	stur	w8, [x29, #-108]
  41ff58:	ldur	x0, [x29, #-24]
  41ff5c:	ldur	x1, [x29, #-168]
  41ff60:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  41ff64:	add	x2, x2, #0x355
  41ff68:	bl	41cfe0 <NCONF_get_string@plt>
  41ff6c:	str	x0, [sp, #1480]
  41ff70:	ldr	x9, [sp, #1480]
  41ff74:	cbz	x9, 41ff8c <ASN1_generate_nconf@plt+0x168c>
  41ff78:	ldr	x0, [sp, #1480]
  41ff7c:	mov	w1, #0x1                   	// #1
  41ff80:	bl	46df98 <ASN1_generate_nconf@plt+0x4f698>
  41ff84:	stur	w0, [x29, #-108]
  41ff88:	b	41ff90 <ASN1_generate_nconf@plt+0x1690>
  41ff8c:	bl	41a250 <ERR_clear_error@plt>
  41ff90:	ldr	x8, [sp, #5664]
  41ff94:	cbz	x8, 420020 <ASN1_generate_nconf@plt+0x1720>
  41ff98:	ldur	x0, [x29, #-24]
  41ff9c:	ldur	x1, [x29, #-168]
  41ffa0:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  41ffa4:	add	x2, x2, #0x364
  41ffa8:	bl	4221f0 <ASN1_generate_nconf@plt+0x38f0>
  41ffac:	str	x0, [sp, #5616]
  41ffb0:	ldr	x8, [sp, #5616]
  41ffb4:	cbnz	x8, 41ffbc <ASN1_generate_nconf@plt+0x16bc>
  41ffb8:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  41ffbc:	ldr	x0, [sp, #5616]
  41ffc0:	sub	x1, x29, #0x6c
  41ffc4:	bl	46dd80 <ASN1_generate_nconf@plt+0x4f480>
  41ffc8:	stur	x0, [x29, #-104]
  41ffcc:	ldur	x8, [x29, #-104]
  41ffd0:	cbnz	x8, 41ffd8 <ASN1_generate_nconf@plt+0x16d8>
  41ffd4:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  41ffd8:	ldur	x0, [x29, #-104]
  41ffdc:	bl	46e00c <ASN1_generate_nconf@plt+0x4f70c>
  41ffe0:	cmp	w0, #0x0
  41ffe4:	cset	w8, gt
  41ffe8:	tbnz	w8, #0, 41fff0 <ASN1_generate_nconf@plt+0x16f0>
  41ffec:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  41fff0:	ldr	x0, [sp, #5664]
  41fff4:	ldur	x1, [x29, #-104]
  41fff8:	bl	422254 <ASN1_generate_nconf@plt+0x3954>
  41fffc:	cmp	w0, #0x1
  420000:	b.eq	42001c <ASN1_generate_nconf@plt+0x171c>  // b.none
  420004:	ldr	x8, [sp, #1024]
  420008:	ldr	x0, [x8]
  42000c:	ldr	x2, [sp, #5664]
  420010:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  420014:	add	x1, x1, #0x36d
  420018:	bl	4196e0 <BIO_printf@plt>
  42001c:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  420020:	ldur	x8, [x29, #-192]
  420024:	cbnz	x8, 420048 <ASN1_generate_nconf@plt+0x1748>
  420028:	ldur	x0, [x29, #-24]
  42002c:	ldur	x1, [x29, #-168]
  420030:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  420034:	add	x2, x2, #0x389
  420038:	bl	4221f0 <ASN1_generate_nconf@plt+0x38f0>
  42003c:	stur	x0, [x29, #-192]
  420040:	cbnz	x0, 420048 <ASN1_generate_nconf@plt+0x1748>
  420044:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  420048:	ldur	x8, [x29, #-224]
  42004c:	cbnz	x8, 42008c <ASN1_generate_nconf@plt+0x178c>
  420050:	mov	w8, #0x1                   	// #1
  420054:	str	w8, [sp, #1464]
  420058:	ldr	x0, [sp, #5696]
  42005c:	mov	x9, xzr
  420060:	mov	x1, x9
  420064:	sub	x2, x29, #0xe0
  420068:	mov	x3, x9
  42006c:	bl	46b49c <ASN1_generate_nconf@plt+0x4cb9c>
  420070:	cbnz	w0, 42008c <ASN1_generate_nconf@plt+0x178c>
  420074:	ldr	x8, [sp, #1024]
  420078:	ldr	x0, [x8]
  42007c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  420080:	add	x1, x1, #0x395
  420084:	bl	4196e0 <BIO_printf@plt>
  420088:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  42008c:	ldur	x0, [x29, #-192]
  420090:	ldr	w1, [sp, #1436]
  420094:	ldur	x3, [x29, #-224]
  420098:	ldur	x4, [x29, #-32]
  42009c:	mov	w8, wzr
  4200a0:	mov	w2, w8
  4200a4:	adrp	x5, 478000 <ASN1_generate_nconf@plt+0x59700>
  4200a8:	add	x5, x5, #0x3ad
  4200ac:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  4200b0:	stur	x0, [x29, #-56]
  4200b4:	ldur	x9, [x29, #-224]
  4200b8:	cbz	x9, 4200e4 <ASN1_generate_nconf@plt+0x17e4>
  4200bc:	ldur	x0, [x29, #-224]
  4200c0:	ldur	x8, [x29, #-224]
  4200c4:	str	x0, [sp, #936]
  4200c8:	mov	x0, x8
  4200cc:	bl	41e3c0 <strlen@plt>
  4200d0:	ldr	x8, [sp, #936]
  4200d4:	str	x0, [sp, #928]
  4200d8:	mov	x0, x8
  4200dc:	ldr	x1, [sp, #928]
  4200e0:	bl	41d420 <OPENSSL_cleanse@plt>
  4200e4:	ldur	x8, [x29, #-56]
  4200e8:	cbnz	x8, 4200f0 <ASN1_generate_nconf@plt+0x17f0>
  4200ec:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  4200f0:	ldr	w8, [sp, #1384]
  4200f4:	cbz	w8, 420110 <ASN1_generate_nconf@plt+0x1810>
  4200f8:	ldur	x8, [x29, #-240]
  4200fc:	cbnz	x8, 420110 <ASN1_generate_nconf@plt+0x1810>
  420100:	ldur	x8, [x29, #-248]
  420104:	cbnz	x8, 420110 <ASN1_generate_nconf@plt+0x1810>
  420108:	ldr	w8, [sp, #1404]
  42010c:	cbz	w8, 420184 <ASN1_generate_nconf@plt+0x1884>
  420110:	ldur	x8, [x29, #-200]
  420114:	cbnz	x8, 420138 <ASN1_generate_nconf@plt+0x1838>
  420118:	ldur	x0, [x29, #-24]
  42011c:	ldur	x1, [x29, #-168]
  420120:	adrp	x2, 487000 <ASN1_generate_nconf@plt+0x68700>
  420124:	add	x2, x2, #0xee1
  420128:	bl	4221f0 <ASN1_generate_nconf@plt+0x38f0>
  42012c:	stur	x0, [x29, #-200]
  420130:	cbnz	x0, 420138 <ASN1_generate_nconf@plt+0x1838>
  420134:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  420138:	ldur	x0, [x29, #-200]
  42013c:	mov	w1, #0x8005                	// #32773
  420140:	adrp	x2, 487000 <ASN1_generate_nconf@plt+0x68700>
  420144:	add	x2, x2, #0xede
  420148:	bl	46bd9c <ASN1_generate_nconf@plt+0x4d49c>
  42014c:	str	x0, [sp, #1320]
  420150:	ldr	x8, [sp, #1320]
  420154:	cbnz	x8, 42015c <ASN1_generate_nconf@plt+0x185c>
  420158:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  42015c:	ldr	x0, [sp, #1320]
  420160:	ldur	x1, [x29, #-56]
  420164:	bl	41ca80 <X509_check_private_key@plt>
  420168:	cbnz	w0, 420184 <ASN1_generate_nconf@plt+0x1884>
  42016c:	ldr	x8, [sp, #1024]
  420170:	ldr	x0, [x8]
  420174:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  420178:	add	x1, x1, #0x3bc
  42017c:	bl	4196e0 <BIO_printf@plt>
  420180:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  420184:	ldr	w8, [sp, #1384]
  420188:	cbnz	w8, 420194 <ASN1_generate_nconf@plt+0x1894>
  42018c:	ldr	x8, [sp, #1320]
  420190:	str	x8, [sp, #1312]
  420194:	ldur	x0, [x29, #-24]
  420198:	ldr	x1, [sp, #1016]
  42019c:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  4201a0:	add	x2, x2, #0x3ec
  4201a4:	bl	41cfe0 <NCONF_get_string@plt>
  4201a8:	str	x0, [sp, #5608]
  4201ac:	ldr	x8, [sp, #5608]
  4201b0:	cbnz	x8, 4201b8 <ASN1_generate_nconf@plt+0x18b8>
  4201b4:	bl	41a250 <ERR_clear_error@plt>
  4201b8:	ldr	x8, [sp, #5608]
  4201bc:	cbz	x8, 4201f0 <ASN1_generate_nconf@plt+0x18f0>
  4201c0:	ldr	x8, [sp, #5608]
  4201c4:	ldrb	w9, [x8]
  4201c8:	cmp	w9, #0x79
  4201cc:	b.eq	4201e0 <ASN1_generate_nconf@plt+0x18e0>  // b.none
  4201d0:	ldr	x8, [sp, #5608]
  4201d4:	ldrb	w9, [x8]
  4201d8:	cmp	w9, #0x59
  4201dc:	b.ne	4201f0 <ASN1_generate_nconf@plt+0x18f0>  // b.any
  4201e0:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4201e4:	add	x8, x8, #0x0
  4201e8:	mov	w9, #0x1                   	// #1
  4201ec:	str	w9, [x8]
  4201f0:	ldur	x0, [x29, #-24]
  4201f4:	ldr	x1, [sp, #1016]
  4201f8:	adrp	x2, 477000 <ASN1_generate_nconf@plt+0x58700>
  4201fc:	add	x2, x2, #0xe8d
  420200:	bl	41cfe0 <NCONF_get_string@plt>
  420204:	str	x0, [sp, #5608]
  420208:	ldr	x8, [sp, #5608]
  42020c:	cbnz	x8, 420214 <ASN1_generate_nconf@plt+0x1914>
  420210:	bl	41a250 <ERR_clear_error@plt>
  420214:	ldr	x8, [sp, #5608]
  420218:	cbz	x8, 42024c <ASN1_generate_nconf@plt+0x194c>
  42021c:	ldr	x8, [sp, #5608]
  420220:	ldrb	w9, [x8]
  420224:	cmp	w9, #0x79
  420228:	b.eq	42023c <ASN1_generate_nconf@plt+0x193c>  // b.none
  42022c:	ldr	x8, [sp, #5608]
  420230:	ldrb	w9, [x8]
  420234:	cmp	w9, #0x59
  420238:	b.ne	42024c <ASN1_generate_nconf@plt+0x194c>  // b.any
  42023c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  420240:	add	x8, x8, #0x4
  420244:	mov	w9, #0x1                   	// #1
  420248:	str	w9, [x8]
  42024c:	ldur	x0, [x29, #-24]
  420250:	ldur	x1, [x29, #-168]
  420254:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  420258:	add	x2, x2, #0x3f5
  42025c:	bl	41cfe0 <NCONF_get_string@plt>
  420260:	str	x0, [sp, #5608]
  420264:	ldr	x8, [sp, #5608]
  420268:	cbz	x8, 420298 <ASN1_generate_nconf@plt+0x1998>
  42026c:	ldr	x0, [sp, #5608]
  420270:	bl	46aae8 <ASN1_generate_nconf@plt+0x4c1e8>
  420274:	cbnz	w0, 420294 <ASN1_generate_nconf@plt+0x1994>
  420278:	ldr	x8, [sp, #1024]
  42027c:	ldr	x0, [x8]
  420280:	ldr	x2, [sp, #5608]
  420284:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  420288:	add	x1, x1, #0x3fe
  42028c:	bl	4196e0 <BIO_printf@plt>
  420290:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  420294:	str	wzr, [sp, #1448]
  420298:	ldur	x0, [x29, #-24]
  42029c:	ldur	x1, [x29, #-168]
  4202a0:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  4202a4:	add	x2, x2, #0x41a
  4202a8:	bl	41cfe0 <NCONF_get_string@plt>
  4202ac:	str	x0, [sp, #5608]
  4202b0:	ldr	x8, [sp, #5608]
  4202b4:	cbz	x8, 4202ec <ASN1_generate_nconf@plt+0x19ec>
  4202b8:	ldr	x1, [sp, #5608]
  4202bc:	add	x0, sp, #0x530
  4202c0:	bl	46cda0 <ASN1_generate_nconf@plt+0x4e4a0>
  4202c4:	cbnz	w0, 4202e4 <ASN1_generate_nconf@plt+0x19e4>
  4202c8:	ldr	x8, [sp, #1024]
  4202cc:	ldr	x0, [x8]
  4202d0:	ldr	x2, [sp, #5608]
  4202d4:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4202d8:	add	x1, x1, #0x423
  4202dc:	bl	4196e0 <BIO_printf@plt>
  4202e0:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  4202e4:	str	wzr, [sp, #1448]
  4202e8:	b	4202f0 <ASN1_generate_nconf@plt+0x19f0>
  4202ec:	bl	41a250 <ERR_clear_error@plt>
  4202f0:	ldur	x0, [x29, #-24]
  4202f4:	ldur	x1, [x29, #-168]
  4202f8:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  4202fc:	add	x2, x2, #0x446
  420300:	bl	41cfe0 <NCONF_get_string@plt>
  420304:	str	x0, [sp, #5608]
  420308:	ldr	x8, [sp, #5608]
  42030c:	cbz	x8, 420340 <ASN1_generate_nconf@plt+0x1a40>
  420310:	ldr	x1, [sp, #5608]
  420314:	add	x0, sp, #0x5a0
  420318:	bl	46ce94 <ASN1_generate_nconf@plt+0x4e594>
  42031c:	cbnz	w0, 42033c <ASN1_generate_nconf@plt+0x1a3c>
  420320:	ldr	x8, [sp, #1024]
  420324:	ldr	x0, [x8]
  420328:	ldr	x2, [sp, #5608]
  42032c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  420330:	add	x1, x1, #0x456
  420334:	bl	4196e0 <BIO_printf@plt>
  420338:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  42033c:	b	420344 <ASN1_generate_nconf@plt+0x1a44>
  420340:	bl	41a250 <ERR_clear_error@plt>
  420344:	ldr	x8, [sp, #5688]
  420348:	cbnz	x8, 4203cc <ASN1_generate_nconf@plt+0x1acc>
  42034c:	ldr	w8, [sp, #1412]
  420350:	cbz	w8, 4203cc <ASN1_generate_nconf@plt+0x1acc>
  420354:	ldur	x0, [x29, #-24]
  420358:	ldur	x1, [x29, #-168]
  42035c:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  420360:	add	x2, x2, #0x47b
  420364:	bl	41cfe0 <NCONF_get_string@plt>
  420368:	str	x0, [sp, #5688]
  42036c:	ldr	x8, [sp, #5688]
  420370:	cbnz	x8, 42038c <ASN1_generate_nconf@plt+0x1a8c>
  420374:	ldr	x8, [sp, #1024]
  420378:	ldr	x0, [x8]
  42037c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  420380:	add	x1, x1, #0x489
  420384:	bl	4196e0 <BIO_printf@plt>
  420388:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  42038c:	ldr	x0, [sp, #5688]
  420390:	bl	46f468 <ASN1_generate_nconf@plt+0x50b68>
  420394:	cmp	w0, #0x0
  420398:	cset	w8, gt
  42039c:	tbnz	w8, #0, 4203cc <ASN1_generate_nconf@plt+0x1acc>
  4203a0:	ldr	x8, [sp, #1024]
  4203a4:	ldr	x0, [x8]
  4203a8:	ldr	x2, [sp, #5640]
  4203ac:	ldr	x3, [sp, #5688]
  4203b0:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4203b4:	add	x1, x1, #0x4d4
  4203b8:	bl	4196e0 <BIO_printf@plt>
  4203bc:	ldr	x8, [sp, #5688]
  4203c0:	mov	x0, x8
  4203c4:	bl	41be30 <perror@plt>
  4203c8:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  4203cc:	ldur	x0, [x29, #-24]
  4203d0:	ldur	x1, [x29, #-168]
  4203d4:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  4203d8:	add	x2, x2, #0x364
  4203dc:	bl	4221f0 <ASN1_generate_nconf@plt+0x38f0>
  4203e0:	str	x0, [sp, #5616]
  4203e4:	ldr	x8, [sp, #5616]
  4203e8:	cbnz	x8, 4203f0 <ASN1_generate_nconf@plt+0x1af0>
  4203ec:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  4203f0:	ldr	x0, [sp, #5616]
  4203f4:	sub	x1, x29, #0x6c
  4203f8:	bl	46dd80 <ASN1_generate_nconf@plt+0x4f480>
  4203fc:	stur	x0, [x29, #-104]
  420400:	ldur	x8, [x29, #-104]
  420404:	cbnz	x8, 42040c <ASN1_generate_nconf@plt+0x1b0c>
  420408:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  42040c:	str	wzr, [sp, #1392]
  420410:	ldr	w8, [sp, #1392]
  420414:	ldur	x9, [x29, #-104]
  420418:	ldr	x9, [x9, #8]
  42041c:	ldr	x0, [x9, #8]
  420420:	str	w8, [sp, #924]
  420424:	bl	422564 <ASN1_generate_nconf@plt+0x3c64>
  420428:	ldr	w8, [sp, #924]
  42042c:	cmp	w8, w0
  420430:	b.ge	420600 <ASN1_generate_nconf@plt+0x1d00>  // b.tcont
  420434:	ldur	x8, [x29, #-104]
  420438:	ldr	x8, [x8, #8]
  42043c:	ldr	x0, [x8, #8]
  420440:	ldr	w1, [sp, #1392]
  420444:	bl	422588 <ASN1_generate_nconf@plt+0x3c88>
  420448:	str	x0, [sp, #1488]
  42044c:	ldr	x8, [sp, #1488]
  420450:	ldr	x8, [x8]
  420454:	ldrb	w9, [x8]
  420458:	cmp	w9, #0x52
  42045c:	b.eq	420490 <ASN1_generate_nconf@plt+0x1b90>  // b.none
  420460:	ldr	x8, [sp, #1488]
  420464:	ldr	x8, [x8, #16]
  420468:	ldrb	w9, [x8]
  42046c:	cbz	w9, 420490 <ASN1_generate_nconf@plt+0x1b90>
  420470:	ldr	x8, [sp, #1024]
  420474:	ldr	x0, [x8]
  420478:	ldr	w9, [sp, #1392]
  42047c:	add	w2, w9, #0x1
  420480:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  420484:	add	x1, x1, #0x4ef
  420488:	bl	4196e0 <BIO_printf@plt>
  42048c:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  420490:	ldr	x8, [sp, #1488]
  420494:	ldr	x8, [x8]
  420498:	ldrb	w9, [x8]
  42049c:	cmp	w9, #0x52
  4204a0:	b.ne	4204dc <ASN1_generate_nconf@plt+0x1bdc>  // b.any
  4204a4:	ldr	x8, [sp, #1488]
  4204a8:	ldr	x1, [x8, #16]
  4204ac:	mov	x8, xzr
  4204b0:	mov	x0, x8
  4204b4:	bl	4225b4 <ASN1_generate_nconf@plt+0x3cb4>
  4204b8:	cbnz	w0, 4204dc <ASN1_generate_nconf@plt+0x1bdc>
  4204bc:	ldr	x8, [sp, #1024]
  4204c0:	ldr	x0, [x8]
  4204c4:	ldr	w9, [sp, #1392]
  4204c8:	add	w2, w9, #0x1
  4204cc:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4204d0:	add	x1, x1, #0x525
  4204d4:	bl	4196e0 <BIO_printf@plt>
  4204d8:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  4204dc:	ldr	x8, [sp, #1488]
  4204e0:	ldr	x0, [x8, #8]
  4204e4:	bl	422774 <ASN1_generate_nconf@plt+0x3e74>
  4204e8:	cbnz	w0, 42050c <ASN1_generate_nconf@plt+0x1c0c>
  4204ec:	ldr	x8, [sp, #1024]
  4204f0:	ldr	x0, [x8]
  4204f4:	ldr	w9, [sp, #1392]
  4204f8:	add	w2, w9, #0x1
  4204fc:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  420500:	add	x1, x1, #0x533
  420504:	bl	4196e0 <BIO_printf@plt>
  420508:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  42050c:	ldr	x8, [sp, #1488]
  420510:	ldr	x8, [x8, #24]
  420514:	str	x8, [sp, #1480]
  420518:	ldr	x0, [sp, #1480]
  42051c:	bl	41e3c0 <strlen@plt>
  420520:	str	w0, [sp, #1388]
  420524:	ldr	x8, [sp, #1480]
  420528:	ldrb	w9, [x8]
  42052c:	cmp	w9, #0x2d
  420530:	b.ne	42054c <ASN1_generate_nconf@plt+0x1c4c>  // b.any
  420534:	ldr	x8, [sp, #1480]
  420538:	add	x8, x8, #0x1
  42053c:	str	x8, [sp, #1480]
  420540:	ldr	w9, [sp, #1388]
  420544:	subs	w9, w9, #0x1
  420548:	str	w9, [sp, #1388]
  42054c:	ldr	w8, [sp, #1388]
  420550:	and	w8, w8, #0x1
  420554:	cbnz	w8, 420564 <ASN1_generate_nconf@plt+0x1c64>
  420558:	ldr	w8, [sp, #1388]
  42055c:	cmp	w8, #0x2
  420560:	b.ge	420588 <ASN1_generate_nconf@plt+0x1c88>  // b.tcont
  420564:	ldr	x8, [sp, #1024]
  420568:	ldr	x0, [x8]
  42056c:	ldr	w9, [sp, #1392]
  420570:	add	w2, w9, #0x1
  420574:	ldr	w3, [sp, #1388]
  420578:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  42057c:	add	x1, x1, #0x552
  420580:	bl	4196e0 <BIO_printf@plt>
  420584:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  420588:	ldr	x8, [sp, #1480]
  42058c:	ldrb	w9, [x8]
  420590:	cbz	w9, 4205f0 <ASN1_generate_nconf@plt+0x1cf0>
  420594:	bl	41a870 <__ctype_b_loc@plt>
  420598:	ldr	x8, [x0]
  42059c:	ldr	x9, [sp, #1480]
  4205a0:	ldrb	w10, [x9]
  4205a4:	ldrh	w10, [x8, w10, sxtw #1]
  4205a8:	and	w10, w10, #0x1000
  4205ac:	cbnz	w10, 4205e0 <ASN1_generate_nconf@plt+0x1ce0>
  4205b0:	ldr	x8, [sp, #1024]
  4205b4:	ldr	x0, [x8]
  4205b8:	ldr	w9, [sp, #1392]
  4205bc:	add	w2, w9, #0x1
  4205c0:	ldr	x10, [sp, #1480]
  4205c4:	ldrb	w3, [x10]
  4205c8:	ldr	x10, [sp, #1480]
  4205cc:	ldrb	w4, [x10]
  4205d0:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4205d4:	add	x1, x1, #0x57b
  4205d8:	bl	4196e0 <BIO_printf@plt>
  4205dc:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  4205e0:	ldr	x8, [sp, #1480]
  4205e4:	add	x8, x8, #0x1
  4205e8:	str	x8, [sp, #1480]
  4205ec:	b	420588 <ASN1_generate_nconf@plt+0x1c88>
  4205f0:	ldr	w8, [sp, #1392]
  4205f4:	add	w8, w8, #0x1
  4205f8:	str	w8, [sp, #1392]
  4205fc:	b	420410 <ASN1_generate_nconf@plt+0x1b10>
  420600:	ldr	w8, [sp, #1408]
  420604:	cbz	w8, 420674 <ASN1_generate_nconf@plt+0x1d74>
  420608:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  42060c:	add	x8, x8, #0xb8
  420610:	ldr	x0, [x8]
  420614:	ldur	x8, [x29, #-104]
  420618:	ldr	x1, [x8, #8]
  42061c:	bl	41ba00 <TXT_DB_write@plt>
  420620:	ldr	x8, [sp, #1024]
  420624:	ldr	x9, [x8]
  420628:	ldur	x10, [x29, #-104]
  42062c:	ldr	x10, [x10, #8]
  420630:	ldr	x10, [x10, #8]
  420634:	mov	x0, x10
  420638:	str	x9, [sp, #912]
  42063c:	bl	422564 <ASN1_generate_nconf@plt+0x3c64>
  420640:	ldr	x8, [sp, #912]
  420644:	str	w0, [sp, #908]
  420648:	mov	x0, x8
  42064c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  420650:	add	x1, x1, #0x5a9
  420654:	ldr	w2, [sp, #908]
  420658:	bl	4196e0 <BIO_printf@plt>
  42065c:	ldr	x8, [sp, #1024]
  420660:	ldr	x9, [x8]
  420664:	mov	x0, x9
  420668:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  42066c:	add	x1, x1, #0x5ce
  420670:	bl	4196e0 <BIO_printf@plt>
  420674:	ldur	x0, [x29, #-104]
  420678:	bl	46e00c <ASN1_generate_nconf@plt+0x4f70c>
  42067c:	cmp	w0, #0x0
  420680:	cset	w8, gt
  420684:	tbnz	w8, #0, 42068c <ASN1_generate_nconf@plt+0x1d8c>
  420688:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  42068c:	ldr	w8, [sp, #1444]
  420690:	cbz	w8, 420760 <ASN1_generate_nconf@plt+0x1e60>
  420694:	ldr	w8, [sp, #1408]
  420698:	cbz	w8, 4206b4 <ASN1_generate_nconf@plt+0x1db4>
  42069c:	ldr	x8, [sp, #1024]
  4206a0:	ldr	x0, [x8]
  4206a4:	ldr	x2, [sp, #5616]
  4206a8:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4206ac:	add	x1, x1, #0x5e0
  4206b0:	bl	4196e0 <BIO_printf@plt>
  4206b4:	ldur	x0, [x29, #-104]
  4206b8:	bl	4227a0 <ASN1_generate_nconf@plt+0x3ea0>
  4206bc:	str	w0, [sp, #1392]
  4206c0:	ldr	w8, [sp, #1392]
  4206c4:	mov	w9, #0xffffffff            	// #-1
  4206c8:	cmp	w8, w9
  4206cc:	b.ne	4206e8 <ASN1_generate_nconf@plt+0x1de8>  // b.any
  4206d0:	ldr	x8, [sp, #1024]
  4206d4:	ldr	x0, [x8]
  4206d8:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4206dc:	add	x1, x1, #0x5f1
  4206e0:	bl	4196e0 <BIO_printf@plt>
  4206e4:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  4206e8:	ldr	w8, [sp, #1392]
  4206ec:	cbnz	w8, 420710 <ASN1_generate_nconf@plt+0x1e10>
  4206f0:	ldr	w8, [sp, #1408]
  4206f4:	cbz	w8, 42070c <ASN1_generate_nconf@plt+0x1e0c>
  4206f8:	ldr	x8, [sp, #1024]
  4206fc:	ldr	x0, [x8]
  420700:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  420704:	add	x1, x1, #0x601
  420708:	bl	4196e0 <BIO_printf@plt>
  42070c:	b	420760 <ASN1_generate_nconf@plt+0x1e60>
  420710:	ldr	x0, [sp, #5616]
  420714:	ldur	x2, [x29, #-104]
  420718:	ldr	x1, [sp, #1008]
  42071c:	bl	46e218 <ASN1_generate_nconf@plt+0x4f918>
  420720:	cbnz	w0, 420728 <ASN1_generate_nconf@plt+0x1e28>
  420724:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  420728:	ldr	x0, [sp, #5616]
  42072c:	ldr	x1, [sp, #1008]
  420730:	ldr	x2, [sp, #1000]
  420734:	bl	46e444 <ASN1_generate_nconf@plt+0x4fb44>
  420738:	cbnz	w0, 420740 <ASN1_generate_nconf@plt+0x1e40>
  42073c:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  420740:	ldr	w8, [sp, #1408]
  420744:	cbz	w8, 420760 <ASN1_generate_nconf@plt+0x1e60>
  420748:	ldr	x8, [sp, #1024]
  42074c:	ldr	x0, [x8]
  420750:	ldr	w2, [sp, #1392]
  420754:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  420758:	add	x1, x1, #0x627
  42075c:	bl	4196e0 <BIO_printf@plt>
  420760:	ldr	x8, [sp, #5704]
  420764:	cbz	x8, 4207dc <ASN1_generate_nconf@plt+0x1edc>
  420768:	ldr	x0, [sp, #5704]
  42076c:	bl	46ba20 <ASN1_generate_nconf@plt+0x4d120>
  420770:	ldr	x8, [sp, #992]
  420774:	str	x0, [x8]
  420778:	cbnz	x0, 420788 <ASN1_generate_nconf@plt+0x1e88>
  42077c:	mov	w8, #0x1                   	// #1
  420780:	str	w8, [sp, #1420]
  420784:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  420788:	ldr	w8, [sp, #1408]
  42078c:	cbz	w8, 4207a8 <ASN1_generate_nconf@plt+0x1ea8>
  420790:	ldr	x8, [sp, #1024]
  420794:	ldr	x0, [x8]
  420798:	ldr	x2, [sp, #5704]
  42079c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4207a0:	add	x1, x1, #0x64b
  4207a4:	bl	4196e0 <BIO_printf@plt>
  4207a8:	ldur	x8, [x29, #-256]
  4207ac:	cbnz	x8, 4207dc <ASN1_generate_nconf@plt+0x1edc>
  4207b0:	ldr	x8, [sp, #992]
  4207b4:	ldr	x0, [x8]
  4207b8:	ldr	x1, [sp, #984]
  4207bc:	adrp	x2, 492000 <ASN1_generate_nconf@plt+0x73700>
  4207c0:	add	x2, x2, #0xa02
  4207c4:	bl	41cfe0 <NCONF_get_string@plt>
  4207c8:	stur	x0, [x29, #-256]
  4207cc:	ldur	x8, [x29, #-256]
  4207d0:	cbnz	x8, 4207dc <ASN1_generate_nconf@plt+0x1edc>
  4207d4:	ldr	x8, [sp, #984]
  4207d8:	stur	x8, [x29, #-256]
  4207dc:	ldr	w8, [sp, #1412]
  4207e0:	cbnz	w8, 4207ec <ASN1_generate_nconf@plt+0x1eec>
  4207e4:	ldr	w8, [sp, #1404]
  4207e8:	cbz	w8, 420808 <ASN1_generate_nconf@plt+0x1f08>
  4207ec:	ldur	x8, [x29, #-240]
  4207f0:	cbz	x8, 420808 <ASN1_generate_nconf@plt+0x1f08>
  4207f4:	ldr	x8, [sp, #5680]
  4207f8:	cbz	x8, 420808 <ASN1_generate_nconf@plt+0x1f08>
  4207fc:	mov	w8, #0x1                   	// #1
  420800:	str	w8, [sp, #1424]
  420804:	str	w8, [sp, #1452]
  420808:	ldur	x0, [x29, #-56]
  42080c:	add	x1, sp, #0x564
  420810:	bl	41e700 <EVP_PKEY_get_default_digest_nid@plt>
  420814:	str	w0, [sp, #1376]
  420818:	ldr	w8, [sp, #1376]
  42081c:	cmp	w8, #0x2
  420820:	b.ne	420838 <ASN1_generate_nconf@plt+0x1f38>  // b.any
  420824:	ldr	w8, [sp, #1380]
  420828:	cbnz	w8, 420838 <ASN1_generate_nconf@plt+0x1f38>
  42082c:	bl	41e2f0 <EVP_md_null@plt>
  420830:	stur	x0, [x29, #-152]
  420834:	b	4208b8 <ASN1_generate_nconf@plt+0x1fb8>
  420838:	ldur	x8, [x29, #-176]
  42083c:	cbnz	x8, 420860 <ASN1_generate_nconf@plt+0x1f60>
  420840:	ldur	x0, [x29, #-24]
  420844:	ldur	x1, [x29, #-168]
  420848:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  42084c:	add	x2, x2, #0x673
  420850:	bl	4221f0 <ASN1_generate_nconf@plt+0x38f0>
  420854:	stur	x0, [x29, #-176]
  420858:	cbnz	x0, 420860 <ASN1_generate_nconf@plt+0x1f60>
  42085c:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  420860:	ldur	x0, [x29, #-176]
  420864:	ldr	x1, [sp, #984]
  420868:	bl	41d200 <strcmp@plt>
  42086c:	cbnz	w0, 4208a4 <ASN1_generate_nconf@plt+0x1fa4>
  420870:	ldr	w8, [sp, #1376]
  420874:	cmp	w8, #0x0
  420878:	cset	w8, gt
  42087c:	tbnz	w8, #0, 420898 <ASN1_generate_nconf@plt+0x1f98>
  420880:	ldr	x8, [sp, #1024]
  420884:	ldr	x0, [x8]
  420888:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  42088c:	add	x1, x1, #0x67e
  420890:	bl	41a930 <BIO_puts@plt>
  420894:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  420898:	ldr	w0, [sp, #1380]
  42089c:	bl	41dde0 <OBJ_nid2sn@plt>
  4208a0:	stur	x0, [x29, #-176]
  4208a4:	ldur	x0, [x29, #-176]
  4208a8:	sub	x1, x29, #0x98
  4208ac:	bl	471348 <ASN1_generate_nconf@plt+0x52a48>
  4208b0:	cbnz	w0, 4208b8 <ASN1_generate_nconf@plt+0x1fb8>
  4208b4:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  4208b8:	ldr	w8, [sp, #1412]
  4208bc:	cbz	w8, 421a88 <ASN1_generate_nconf@plt+0x3188>
  4208c0:	ldr	w8, [sp, #1416]
  4208c4:	cmp	w8, #0x1
  4208c8:	b.ne	42090c <ASN1_generate_nconf@plt+0x200c>  // b.any
  4208cc:	mov	x8, xzr
  4208d0:	str	x8, [sp, #1264]
  4208d4:	ldur	x0, [x29, #-24]
  4208d8:	ldur	x1, [x29, #-168]
  4208dc:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  4208e0:	add	x2, x2, #0x691
  4208e4:	bl	41cfe0 <NCONF_get_string@plt>
  4208e8:	str	x0, [sp, #1264]
  4208ec:	ldr	x8, [sp, #1264]
  4208f0:	cbz	x8, 42090c <ASN1_generate_nconf@plt+0x200c>
  4208f4:	ldr	x0, [sp, #1264]
  4208f8:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4208fc:	add	x1, x1, #0x69d
  420900:	bl	41d200 <strcmp@plt>
  420904:	cbnz	w0, 42090c <ASN1_generate_nconf@plt+0x200c>
  420908:	str	wzr, [sp, #1416]
  42090c:	ldr	w8, [sp, #1408]
  420910:	cbz	w8, 42094c <ASN1_generate_nconf@plt+0x204c>
  420914:	ldr	x8, [sp, #1024]
  420918:	ldr	x0, [x8]
  42091c:	ldur	x9, [x29, #-152]
  420920:	str	x0, [sp, #896]
  420924:	mov	x0, x9
  420928:	bl	419600 <EVP_MD_type@plt>
  42092c:	bl	41a1d0 <OBJ_nid2ln@plt>
  420930:	ldr	x8, [sp, #896]
  420934:	str	x0, [sp, #888]
  420938:	mov	x0, x8
  42093c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  420940:	add	x1, x1, #0x6a0
  420944:	ldr	x2, [sp, #888]
  420948:	bl	4196e0 <BIO_printf@plt>
  42094c:	ldur	x8, [x29, #-184]
  420950:	cbnz	x8, 420974 <ASN1_generate_nconf@plt+0x2074>
  420954:	ldur	x0, [x29, #-24]
  420958:	ldur	x1, [x29, #-168]
  42095c:	adrp	x2, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  420960:	add	x2, x2, #0x3e6
  420964:	bl	4221f0 <ASN1_generate_nconf@plt+0x38f0>
  420968:	stur	x0, [x29, #-184]
  42096c:	cbnz	x0, 420974 <ASN1_generate_nconf@plt+0x2074>
  420970:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  420974:	ldr	w8, [sp, #1408]
  420978:	cbz	w8, 420994 <ASN1_generate_nconf@plt+0x2094>
  42097c:	ldr	x8, [sp, #1024]
  420980:	ldr	x0, [x8]
  420984:	ldur	x2, [x29, #-184]
  420988:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  42098c:	add	x1, x1, #0x6b6
  420990:	bl	4196e0 <BIO_printf@plt>
  420994:	ldur	x0, [x29, #-24]
  420998:	ldur	x1, [x29, #-168]
  42099c:	adrp	x2, 477000 <ASN1_generate_nconf@plt+0x58700>
  4209a0:	add	x2, x2, #0xb67
  4209a4:	bl	41cfe0 <NCONF_get_string@plt>
  4209a8:	cbz	x0, 4209b8 <ASN1_generate_nconf@plt+0x20b8>
  4209ac:	mov	w8, #0x1                   	// #1
  4209b0:	str	w8, [sp, #1396]
  4209b4:	b	4209dc <ASN1_generate_nconf@plt+0x20dc>
  4209b8:	ldur	x0, [x29, #-24]
  4209bc:	ldur	x1, [x29, #-168]
  4209c0:	adrp	x2, 477000 <ASN1_generate_nconf@plt+0x58700>
  4209c4:	add	x2, x2, #0xb60
  4209c8:	bl	4221f0 <ASN1_generate_nconf@plt+0x38f0>
  4209cc:	str	x0, [sp, #5656]
  4209d0:	ldr	x8, [sp, #5656]
  4209d4:	cbnz	x8, 4209dc <ASN1_generate_nconf@plt+0x20dc>
  4209d8:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  4209dc:	ldr	x8, [sp, #992]
  4209e0:	ldr	x9, [x8]
  4209e4:	cbnz	x9, 420a90 <ASN1_generate_nconf@plt+0x2190>
  4209e8:	ldur	x8, [x29, #-256]
  4209ec:	cbnz	x8, 420a14 <ASN1_generate_nconf@plt+0x2114>
  4209f0:	ldur	x0, [x29, #-24]
  4209f4:	ldur	x1, [x29, #-168]
  4209f8:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  4209fc:	add	x2, x2, #0x6c4
  420a00:	bl	41cfe0 <NCONF_get_string@plt>
  420a04:	stur	x0, [x29, #-256]
  420a08:	ldur	x8, [x29, #-256]
  420a0c:	cbnz	x8, 420a14 <ASN1_generate_nconf@plt+0x2114>
  420a10:	bl	41a250 <ERR_clear_error@plt>
  420a14:	ldur	x8, [x29, #-256]
  420a18:	cbz	x8, 420a90 <ASN1_generate_nconf@plt+0x2190>
  420a1c:	add	x8, sp, #0x4b8
  420a20:	mov	x0, x8
  420a24:	mov	x9, xzr
  420a28:	mov	x1, x9
  420a2c:	str	x1, [sp, #880]
  420a30:	ldr	x2, [sp, #880]
  420a34:	mov	x3, x9
  420a38:	mov	x4, x9
  420a3c:	mov	w5, #0x1                   	// #1
  420a40:	str	x8, [sp, #872]
  420a44:	bl	41b190 <X509V3_set_ctx@plt>
  420a48:	ldur	x1, [x29, #-24]
  420a4c:	ldr	x0, [sp, #872]
  420a50:	bl	419a90 <X509V3_set_nconf@plt>
  420a54:	ldur	x0, [x29, #-24]
  420a58:	ldur	x2, [x29, #-256]
  420a5c:	ldr	x1, [sp, #872]
  420a60:	ldr	x3, [sp, #880]
  420a64:	bl	41a2e0 <X509V3_EXT_add_nconf@plt>
  420a68:	cbnz	w0, 420a90 <ASN1_generate_nconf@plt+0x2190>
  420a6c:	ldr	x8, [sp, #1024]
  420a70:	ldr	x0, [x8]
  420a74:	ldur	x2, [x29, #-256]
  420a78:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  420a7c:	add	x1, x1, #0x6d4
  420a80:	bl	4196e0 <BIO_printf@plt>
  420a84:	mov	w9, #0x1                   	// #1
  420a88:	str	w9, [sp, #1420]
  420a8c:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  420a90:	ldr	x8, [sp, #5632]
  420a94:	cbnz	x8, 420abc <ASN1_generate_nconf@plt+0x21bc>
  420a98:	ldur	x0, [x29, #-24]
  420a9c:	ldur	x1, [x29, #-168]
  420aa0:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  420aa4:	add	x2, x2, #0x6f8
  420aa8:	bl	41cfe0 <NCONF_get_string@plt>
  420aac:	str	x0, [sp, #5632]
  420ab0:	ldr	x8, [sp, #5632]
  420ab4:	cbnz	x8, 420abc <ASN1_generate_nconf@plt+0x21bc>
  420ab8:	bl	41a250 <ERR_clear_error@plt>
  420abc:	ldr	x8, [sp, #5632]
  420ac0:	cbz	x8, 420af0 <ASN1_generate_nconf@plt+0x21f0>
  420ac4:	ldr	x1, [sp, #5632]
  420ac8:	mov	x8, xzr
  420acc:	mov	x0, x8
  420ad0:	bl	41c5f0 <ASN1_TIME_set_string_X509@plt>
  420ad4:	cbnz	w0, 420af0 <ASN1_generate_nconf@plt+0x21f0>
  420ad8:	ldr	x8, [sp, #1024]
  420adc:	ldr	x0, [x8]
  420ae0:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  420ae4:	add	x1, x1, #0x70a
  420ae8:	bl	4196e0 <BIO_printf@plt>
  420aec:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  420af0:	ldr	x8, [sp, #5632]
  420af4:	cbnz	x8, 420b04 <ASN1_generate_nconf@plt+0x2204>
  420af8:	adrp	x8, 478000 <ASN1_generate_nconf@plt+0x59700>
  420afc:	add	x8, x8, #0x750
  420b00:	str	x8, [sp, #5632]
  420b04:	ldr	x8, [sp, #5624]
  420b08:	cbnz	x8, 420b30 <ASN1_generate_nconf@plt+0x2230>
  420b0c:	ldur	x0, [x29, #-24]
  420b10:	ldur	x1, [x29, #-168]
  420b14:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  420b18:	add	x2, x2, #0x756
  420b1c:	bl	41cfe0 <NCONF_get_string@plt>
  420b20:	str	x0, [sp, #5624]
  420b24:	ldr	x8, [sp, #5624]
  420b28:	cbnz	x8, 420b30 <ASN1_generate_nconf@plt+0x2230>
  420b2c:	bl	41a250 <ERR_clear_error@plt>
  420b30:	ldr	x8, [sp, #5624]
  420b34:	cbz	x8, 420b64 <ASN1_generate_nconf@plt+0x2264>
  420b38:	ldr	x1, [sp, #5624]
  420b3c:	mov	x8, xzr
  420b40:	mov	x0, x8
  420b44:	bl	41c5f0 <ASN1_TIME_set_string_X509@plt>
  420b48:	cbnz	w0, 420b64 <ASN1_generate_nconf@plt+0x2264>
  420b4c:	ldr	x8, [sp, #1024]
  420b50:	ldr	x0, [x8]
  420b54:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  420b58:	add	x1, x1, #0x766
  420b5c:	bl	4196e0 <BIO_printf@plt>
  420b60:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  420b64:	ldr	x8, [sp, #1344]
  420b68:	cbnz	x8, 420b8c <ASN1_generate_nconf@plt+0x228c>
  420b6c:	ldur	x0, [x29, #-24]
  420b70:	ldur	x1, [x29, #-168]
  420b74:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  420b78:	add	x2, x2, #0x7aa
  420b7c:	add	x3, sp, #0x540
  420b80:	bl	41b2f0 <NCONF_get_number_e@plt>
  420b84:	cbnz	w0, 420b8c <ASN1_generate_nconf@plt+0x228c>
  420b88:	str	xzr, [sp, #1344]
  420b8c:	ldr	x8, [sp, #5624]
  420b90:	cbnz	x8, 420bb4 <ASN1_generate_nconf@plt+0x22b4>
  420b94:	ldr	x8, [sp, #1344]
  420b98:	cbnz	x8, 420bb4 <ASN1_generate_nconf@plt+0x22b4>
  420b9c:	ldr	x8, [sp, #1024]
  420ba0:	ldr	x0, [x8]
  420ba4:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  420ba8:	add	x1, x1, #0x7b7
  420bac:	bl	4196e0 <BIO_printf@plt>
  420bb0:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  420bb4:	ldr	w8, [sp, #1396]
  420bb8:	cbz	w8, 420bf8 <ASN1_generate_nconf@plt+0x22f8>
  420bbc:	bl	41c1e0 <BN_new@plt>
  420bc0:	stur	x0, [x29, #-48]
  420bc4:	cbz	x0, 420bdc <ASN1_generate_nconf@plt+0x22dc>
  420bc8:	ldur	x0, [x29, #-48]
  420bcc:	mov	x8, xzr
  420bd0:	mov	x1, x8
  420bd4:	bl	46d8f8 <ASN1_generate_nconf@plt+0x4eff8>
  420bd8:	cbnz	w0, 420bf4 <ASN1_generate_nconf@plt+0x22f4>
  420bdc:	ldr	x8, [sp, #1024]
  420be0:	ldr	x0, [x8]
  420be4:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  420be8:	add	x1, x1, #0x7e3
  420bec:	bl	4196e0 <BIO_printf@plt>
  420bf0:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  420bf4:	b	420c9c <ASN1_generate_nconf@plt+0x239c>
  420bf8:	ldr	x0, [sp, #5656]
  420bfc:	ldr	w1, [sp, #1468]
  420c00:	mov	x8, xzr
  420c04:	mov	x2, x8
  420c08:	bl	46d78c <ASN1_generate_nconf@plt+0x4ee8c>
  420c0c:	stur	x0, [x29, #-48]
  420c10:	cbnz	x0, 420c2c <ASN1_generate_nconf@plt+0x232c>
  420c14:	ldr	x8, [sp, #1024]
  420c18:	ldr	x0, [x8]
  420c1c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  420c20:	add	x1, x1, #0x803
  420c24:	bl	4196e0 <BIO_printf@plt>
  420c28:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  420c2c:	ldr	w8, [sp, #1408]
  420c30:	cbz	w8, 420c9c <ASN1_generate_nconf@plt+0x239c>
  420c34:	ldur	x0, [x29, #-48]
  420c38:	bl	419e10 <BN_is_zero@plt>
  420c3c:	cbz	w0, 420c58 <ASN1_generate_nconf@plt+0x2358>
  420c40:	ldr	x8, [sp, #1024]
  420c44:	ldr	x0, [x8]
  420c48:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  420c4c:	add	x1, x1, #0x826
  420c50:	bl	4196e0 <BIO_printf@plt>
  420c54:	b	420c9c <ASN1_generate_nconf@plt+0x239c>
  420c58:	ldur	x0, [x29, #-48]
  420c5c:	bl	41c910 <BN_bn2hex@plt>
  420c60:	str	x0, [sp, #5608]
  420c64:	cbnz	x0, 420c6c <ASN1_generate_nconf@plt+0x236c>
  420c68:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  420c6c:	ldr	x8, [sp, #1024]
  420c70:	ldr	x0, [x8]
  420c74:	ldr	x2, [sp, #5608]
  420c78:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  420c7c:	add	x1, x1, #0x840
  420c80:	bl	4196e0 <BIO_printf@plt>
  420c84:	ldr	x8, [sp, #5608]
  420c88:	mov	x0, x8
  420c8c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  420c90:	add	x1, x1, #0x85a
  420c94:	mov	w2, #0x358                 	// #856
  420c98:	bl	41b180 <CRYPTO_free@plt>
  420c9c:	ldur	x0, [x29, #-24]
  420ca0:	ldur	x1, [x29, #-184]
  420ca4:	bl	41dce0 <NCONF_get_section@plt>
  420ca8:	stur	x0, [x29, #-120]
  420cac:	cbnz	x0, 420ccc <ASN1_generate_nconf@plt+0x23cc>
  420cb0:	ldr	x8, [sp, #1024]
  420cb4:	ldr	x0, [x8]
  420cb8:	ldur	x2, [x29, #-184]
  420cbc:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  420cc0:	add	x1, x1, #0x864
  420cc4:	bl	4196e0 <BIO_printf@plt>
  420cc8:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  420ccc:	bl	422a20 <ASN1_generate_nconf@plt+0x4120>
  420cd0:	stur	x0, [x29, #-136]
  420cd4:	cbnz	x0, 420cec <ASN1_generate_nconf@plt+0x23ec>
  420cd8:	ldr	x8, [sp, #1024]
  420cdc:	ldr	x0, [x8]
  420ce0:	ldr	x1, [sp, #968]
  420ce4:	bl	4196e0 <BIO_printf@plt>
  420ce8:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  420cec:	ldur	x8, [x29, #-240]
  420cf0:	cbz	x8, 420efc <ASN1_generate_nconf@plt+0x25fc>
  420cf4:	ldr	w8, [sp, #1460]
  420cf8:	add	w8, w8, #0x1
  420cfc:	str	w8, [sp, #1460]
  420d00:	ldur	x1, [x29, #-240]
  420d04:	ldur	x2, [x29, #-56]
  420d08:	ldr	x3, [sp, #1320]
  420d0c:	ldur	x4, [x29, #-152]
  420d10:	ldur	x5, [x29, #-128]
  420d14:	ldur	x6, [x29, #-120]
  420d18:	ldur	x7, [x29, #-104]
  420d1c:	ldur	x9, [x29, #-48]
  420d20:	ldr	x10, [sp, #5648]
  420d24:	ldr	x11, [sp, #1336]
  420d28:	ldr	w8, [sp, #1432]
  420d2c:	ldr	w12, [sp, #1416]
  420d30:	ldr	x13, [sp, #5632]
  420d34:	ldr	x14, [sp, #5624]
  420d38:	ldr	x15, [sp, #1344]
  420d3c:	ldur	x16, [x29, #-256]
  420d40:	ldur	x17, [x29, #-24]
  420d44:	ldr	w18, [sp, #1408]
  420d48:	ldr	x0, [sp, #1328]
  420d4c:	str	x1, [sp, #864]
  420d50:	str	x2, [sp, #856]
  420d54:	str	x3, [sp, #848]
  420d58:	str	x4, [sp, #840]
  420d5c:	str	x5, [sp, #832]
  420d60:	str	x6, [sp, #824]
  420d64:	str	x7, [sp, #816]
  420d68:	str	x9, [sp, #808]
  420d6c:	str	x10, [sp, #800]
  420d70:	str	x11, [sp, #792]
  420d74:	str	w8, [sp, #788]
  420d78:	str	w12, [sp, #784]
  420d7c:	str	x13, [sp, #776]
  420d80:	str	x14, [sp, #768]
  420d84:	str	x15, [sp, #760]
  420d88:	str	x16, [sp, #752]
  420d8c:	str	x17, [sp, #744]
  420d90:	str	w18, [sp, #740]
  420d94:	str	x0, [sp, #728]
  420d98:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  420d9c:	ldr	w8, [sp, #1448]
  420da0:	ldr	w12, [sp, #1440]
  420da4:	add	x9, sp, #0x518
  420da8:	str	x0, [sp, #720]
  420dac:	mov	x0, x9
  420db0:	ldr	x1, [sp, #864]
  420db4:	ldr	x2, [sp, #856]
  420db8:	ldr	x3, [sp, #848]
  420dbc:	ldr	x4, [sp, #840]
  420dc0:	ldr	x5, [sp, #832]
  420dc4:	ldr	x6, [sp, #824]
  420dc8:	ldr	x7, [sp, #816]
  420dcc:	mov	x9, sp
  420dd0:	ldr	x10, [sp, #808]
  420dd4:	str	x10, [x9]
  420dd8:	mov	x9, sp
  420ddc:	ldr	x11, [sp, #800]
  420de0:	str	x11, [x9, #8]
  420de4:	mov	x9, sp
  420de8:	ldr	x13, [sp, #792]
  420dec:	str	x13, [x9, #16]
  420df0:	mov	x9, sp
  420df4:	ldr	w18, [sp, #788]
  420df8:	str	w18, [x9, #24]
  420dfc:	mov	x9, sp
  420e00:	ldr	w19, [sp, #784]
  420e04:	str	w19, [x9, #32]
  420e08:	mov	x9, sp
  420e0c:	ldr	x14, [sp, #776]
  420e10:	str	x14, [x9, #40]
  420e14:	mov	x9, sp
  420e18:	ldr	x15, [sp, #768]
  420e1c:	str	x15, [x9, #48]
  420e20:	mov	x9, sp
  420e24:	ldr	x16, [sp, #760]
  420e28:	str	x16, [x9, #56]
  420e2c:	mov	x9, sp
  420e30:	ldr	x17, [sp, #752]
  420e34:	str	x17, [x9, #64]
  420e38:	mov	x9, sp
  420e3c:	ldr	x20, [sp, #744]
  420e40:	str	x20, [x9, #72]
  420e44:	mov	x9, sp
  420e48:	ldr	w21, [sp, #740]
  420e4c:	str	w21, [x9, #80]
  420e50:	mov	x9, sp
  420e54:	ldr	x22, [sp, #728]
  420e58:	str	x22, [x9, #88]
  420e5c:	mov	x9, sp
  420e60:	ldr	x23, [sp, #720]
  420e64:	str	x23, [x9, #96]
  420e68:	mov	x9, sp
  420e6c:	str	w8, [x9, #104]
  420e70:	mov	x9, sp
  420e74:	str	w12, [x9, #112]
  420e78:	bl	422a34 <ASN1_generate_nconf@plt+0x4134>
  420e7c:	str	w0, [sp, #1388]
  420e80:	ldr	w8, [sp, #1388]
  420e84:	cmp	w8, #0x0
  420e88:	cset	w8, ge  // ge = tcont
  420e8c:	tbnz	w8, #0, 420e94 <ASN1_generate_nconf@plt+0x2594>
  420e90:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  420e94:	ldr	w8, [sp, #1388]
  420e98:	cmp	w8, #0x0
  420e9c:	cset	w8, le
  420ea0:	tbnz	w8, #0, 420efc <ASN1_generate_nconf@plt+0x25fc>
  420ea4:	ldr	w8, [sp, #1456]
  420ea8:	add	w8, w8, #0x1
  420eac:	str	w8, [sp, #1456]
  420eb0:	ldr	x9, [sp, #1024]
  420eb4:	ldr	x0, [x9]
  420eb8:	ldr	x1, [sp, #976]
  420ebc:	bl	4196e0 <BIO_printf@plt>
  420ec0:	ldur	x9, [x29, #-48]
  420ec4:	mov	x0, x9
  420ec8:	mov	x1, #0x1                   	// #1
  420ecc:	bl	41b200 <BN_add_word@plt>
  420ed0:	cbnz	w0, 420ed8 <ASN1_generate_nconf@plt+0x25d8>
  420ed4:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  420ed8:	ldur	x0, [x29, #-136]
  420edc:	ldr	x1, [sp, #1304]
  420ee0:	bl	422f70 <ASN1_generate_nconf@plt+0x4670>
  420ee4:	cbnz	w0, 420efc <ASN1_generate_nconf@plt+0x25fc>
  420ee8:	ldr	x8, [sp, #1024]
  420eec:	ldr	x0, [x8]
  420ef0:	ldr	x1, [sp, #968]
  420ef4:	bl	4196e0 <BIO_printf@plt>
  420ef8:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  420efc:	ldur	x8, [x29, #-248]
  420f00:	cbz	x8, 421120 <ASN1_generate_nconf@plt+0x2820>
  420f04:	ldr	w8, [sp, #1460]
  420f08:	add	w8, w8, #0x1
  420f0c:	str	w8, [sp, #1460]
  420f10:	ldur	x1, [x29, #-248]
  420f14:	ldur	x2, [x29, #-56]
  420f18:	ldr	x3, [sp, #1320]
  420f1c:	ldur	x4, [x29, #-152]
  420f20:	ldur	x5, [x29, #-128]
  420f24:	ldur	x6, [x29, #-120]
  420f28:	ldur	x7, [x29, #-104]
  420f2c:	ldur	x9, [x29, #-48]
  420f30:	ldr	x10, [sp, #5648]
  420f34:	ldr	x11, [sp, #1336]
  420f38:	ldr	w8, [sp, #1432]
  420f3c:	ldr	w12, [sp, #1416]
  420f40:	ldr	x13, [sp, #5632]
  420f44:	ldr	x14, [sp, #5624]
  420f48:	ldr	x15, [sp, #1344]
  420f4c:	ldr	w16, [sp, #1452]
  420f50:	ldur	x17, [x29, #-256]
  420f54:	ldur	x18, [x29, #-24]
  420f58:	ldr	w0, [sp, #1408]
  420f5c:	ldr	x19, [sp, #1328]
  420f60:	str	x1, [sp, #712]
  420f64:	str	x2, [sp, #704]
  420f68:	str	x3, [sp, #696]
  420f6c:	str	x4, [sp, #688]
  420f70:	str	x5, [sp, #680]
  420f74:	str	x6, [sp, #672]
  420f78:	str	x7, [sp, #664]
  420f7c:	str	x9, [sp, #656]
  420f80:	str	x10, [sp, #648]
  420f84:	str	x11, [sp, #640]
  420f88:	str	w8, [sp, #636]
  420f8c:	str	w12, [sp, #632]
  420f90:	str	x13, [sp, #624]
  420f94:	str	x14, [sp, #616]
  420f98:	str	x15, [sp, #608]
  420f9c:	str	w16, [sp, #604]
  420fa0:	str	x17, [sp, #592]
  420fa4:	str	x18, [sp, #584]
  420fa8:	str	w0, [sp, #580]
  420fac:	str	x19, [sp, #568]
  420fb0:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  420fb4:	ldr	w8, [sp, #1448]
  420fb8:	ldr	w12, [sp, #1440]
  420fbc:	add	x9, sp, #0x518
  420fc0:	str	x0, [sp, #560]
  420fc4:	mov	x0, x9
  420fc8:	ldr	x1, [sp, #712]
  420fcc:	ldr	x2, [sp, #704]
  420fd0:	ldr	x3, [sp, #696]
  420fd4:	ldr	x4, [sp, #688]
  420fd8:	ldr	x5, [sp, #680]
  420fdc:	ldr	x6, [sp, #672]
  420fe0:	ldr	x7, [sp, #664]
  420fe4:	mov	x9, sp
  420fe8:	ldr	x10, [sp, #656]
  420fec:	str	x10, [x9]
  420ff0:	mov	x9, sp
  420ff4:	ldr	x11, [sp, #648]
  420ff8:	str	x11, [x9, #8]
  420ffc:	mov	x9, sp
  421000:	ldr	x13, [sp, #640]
  421004:	str	x13, [x9, #16]
  421008:	mov	x9, sp
  42100c:	ldr	w16, [sp, #636]
  421010:	str	w16, [x9, #24]
  421014:	mov	x9, sp
  421018:	ldr	w20, [sp, #632]
  42101c:	str	w20, [x9, #32]
  421020:	mov	x9, sp
  421024:	ldr	x14, [sp, #624]
  421028:	str	x14, [x9, #40]
  42102c:	mov	x9, sp
  421030:	ldr	x15, [sp, #616]
  421034:	str	x15, [x9, #48]
  421038:	mov	x9, sp
  42103c:	ldr	x17, [sp, #608]
  421040:	str	x17, [x9, #56]
  421044:	mov	x9, sp
  421048:	ldr	w21, [sp, #604]
  42104c:	str	w21, [x9, #64]
  421050:	mov	x9, sp
  421054:	ldr	x18, [sp, #592]
  421058:	str	x18, [x9, #72]
  42105c:	mov	x9, sp
  421060:	ldr	x19, [sp, #584]
  421064:	str	x19, [x9, #80]
  421068:	mov	x9, sp
  42106c:	ldr	w22, [sp, #580]
  421070:	str	w22, [x9, #88]
  421074:	mov	x9, sp
  421078:	ldr	x23, [sp, #568]
  42107c:	str	x23, [x9, #96]
  421080:	mov	x9, sp
  421084:	ldr	x24, [sp, #560]
  421088:	str	x24, [x9, #104]
  42108c:	mov	x9, sp
  421090:	str	w8, [x9, #112]
  421094:	mov	x9, sp
  421098:	str	w12, [x9, #120]
  42109c:	bl	422f9c <ASN1_generate_nconf@plt+0x469c>
  4210a0:	str	w0, [sp, #1388]
  4210a4:	ldr	w8, [sp, #1388]
  4210a8:	cmp	w8, #0x0
  4210ac:	cset	w8, ge  // ge = tcont
  4210b0:	tbnz	w8, #0, 4210b8 <ASN1_generate_nconf@plt+0x27b8>
  4210b4:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  4210b8:	ldr	w8, [sp, #1388]
  4210bc:	cmp	w8, #0x0
  4210c0:	cset	w8, le
  4210c4:	tbnz	w8, #0, 421120 <ASN1_generate_nconf@plt+0x2820>
  4210c8:	ldr	w8, [sp, #1456]
  4210cc:	add	w8, w8, #0x1
  4210d0:	str	w8, [sp, #1456]
  4210d4:	ldr	x9, [sp, #1024]
  4210d8:	ldr	x0, [x9]
  4210dc:	ldr	x1, [sp, #976]
  4210e0:	bl	4196e0 <BIO_printf@plt>
  4210e4:	ldur	x9, [x29, #-48]
  4210e8:	mov	x0, x9
  4210ec:	mov	x1, #0x1                   	// #1
  4210f0:	bl	41b200 <BN_add_word@plt>
  4210f4:	cbnz	w0, 4210fc <ASN1_generate_nconf@plt+0x27fc>
  4210f8:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  4210fc:	ldur	x0, [x29, #-136]
  421100:	ldr	x1, [sp, #1304]
  421104:	bl	422f70 <ASN1_generate_nconf@plt+0x4670>
  421108:	cbnz	w0, 421120 <ASN1_generate_nconf@plt+0x2820>
  42110c:	ldr	x8, [sp, #1024]
  421110:	ldr	x0, [x8]
  421114:	ldr	x1, [sp, #968]
  421118:	bl	4196e0 <BIO_printf@plt>
  42111c:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421120:	ldur	x8, [x29, #-232]
  421124:	cbz	x8, 421350 <ASN1_generate_nconf@plt+0x2a50>
  421128:	ldr	w8, [sp, #1460]
  42112c:	add	w8, w8, #0x1
  421130:	str	w8, [sp, #1460]
  421134:	ldur	x1, [x29, #-232]
  421138:	ldur	x2, [x29, #-56]
  42113c:	ldr	x3, [sp, #1312]
  421140:	ldur	x4, [x29, #-152]
  421144:	ldur	x5, [x29, #-128]
  421148:	ldur	x6, [x29, #-120]
  42114c:	ldur	x7, [x29, #-104]
  421150:	ldur	x9, [x29, #-48]
  421154:	ldr	x10, [sp, #5648]
  421158:	ldr	x11, [sp, #1336]
  42115c:	ldr	w8, [sp, #1432]
  421160:	ldr	w12, [sp, #1416]
  421164:	ldr	x13, [sp, #5632]
  421168:	ldr	x14, [sp, #5624]
  42116c:	ldr	x15, [sp, #1344]
  421170:	ldr	w16, [sp, #1452]
  421174:	ldur	x17, [x29, #-256]
  421178:	ldur	x18, [x29, #-24]
  42117c:	ldr	w0, [sp, #1408]
  421180:	ldr	x19, [sp, #1328]
  421184:	str	x1, [sp, #552]
  421188:	str	x2, [sp, #544]
  42118c:	str	x3, [sp, #536]
  421190:	str	x4, [sp, #528]
  421194:	str	x5, [sp, #520]
  421198:	str	x6, [sp, #512]
  42119c:	str	x7, [sp, #504]
  4211a0:	str	x9, [sp, #496]
  4211a4:	str	x10, [sp, #488]
  4211a8:	str	x11, [sp, #480]
  4211ac:	str	w8, [sp, #476]
  4211b0:	str	w12, [sp, #472]
  4211b4:	str	x13, [sp, #464]
  4211b8:	str	x14, [sp, #456]
  4211bc:	str	x15, [sp, #448]
  4211c0:	str	w16, [sp, #444]
  4211c4:	str	x17, [sp, #432]
  4211c8:	str	x18, [sp, #424]
  4211cc:	str	w0, [sp, #420]
  4211d0:	str	x19, [sp, #408]
  4211d4:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  4211d8:	ldr	w8, [sp, #1448]
  4211dc:	ldr	w12, [sp, #1440]
  4211e0:	ldr	w16, [sp, #1384]
  4211e4:	add	x9, sp, #0x518
  4211e8:	str	x0, [sp, #400]
  4211ec:	mov	x0, x9
  4211f0:	ldr	x1, [sp, #552]
  4211f4:	ldr	x2, [sp, #544]
  4211f8:	ldr	x3, [sp, #536]
  4211fc:	ldr	x4, [sp, #528]
  421200:	ldr	x5, [sp, #520]
  421204:	ldr	x6, [sp, #512]
  421208:	ldr	x7, [sp, #504]
  42120c:	mov	x9, sp
  421210:	ldr	x10, [sp, #496]
  421214:	str	x10, [x9]
  421218:	mov	x9, sp
  42121c:	ldr	x11, [sp, #488]
  421220:	str	x11, [x9, #8]
  421224:	mov	x9, sp
  421228:	ldr	x13, [sp, #480]
  42122c:	str	x13, [x9, #16]
  421230:	mov	x9, sp
  421234:	ldr	w20, [sp, #476]
  421238:	str	w20, [x9, #24]
  42123c:	mov	x9, sp
  421240:	ldr	w21, [sp, #472]
  421244:	str	w21, [x9, #32]
  421248:	mov	x9, sp
  42124c:	ldr	x14, [sp, #464]
  421250:	str	x14, [x9, #40]
  421254:	mov	x9, sp
  421258:	ldr	x15, [sp, #456]
  42125c:	str	x15, [x9, #48]
  421260:	mov	x9, sp
  421264:	ldr	x17, [sp, #448]
  421268:	str	x17, [x9, #56]
  42126c:	mov	x9, sp
  421270:	ldr	w22, [sp, #444]
  421274:	str	w22, [x9, #64]
  421278:	mov	x9, sp
  42127c:	ldr	x18, [sp, #432]
  421280:	str	x18, [x9, #72]
  421284:	mov	x9, sp
  421288:	ldr	x19, [sp, #424]
  42128c:	str	x19, [x9, #80]
  421290:	mov	x9, sp
  421294:	ldr	w23, [sp, #420]
  421298:	str	w23, [x9, #88]
  42129c:	mov	x9, sp
  4212a0:	ldr	x24, [sp, #408]
  4212a4:	str	x24, [x9, #96]
  4212a8:	mov	x9, sp
  4212ac:	ldr	x25, [sp, #400]
  4212b0:	str	x25, [x9, #104]
  4212b4:	mov	x9, sp
  4212b8:	str	w8, [x9, #112]
  4212bc:	mov	x9, sp
  4212c0:	str	w12, [x9, #120]
  4212c4:	mov	x9, sp
  4212c8:	str	w16, [x9, #128]
  4212cc:	bl	4232b0 <ASN1_generate_nconf@plt+0x49b0>
  4212d0:	str	w0, [sp, #1388]
  4212d4:	ldr	w8, [sp, #1388]
  4212d8:	cmp	w8, #0x0
  4212dc:	cset	w8, ge  // ge = tcont
  4212e0:	tbnz	w8, #0, 4212e8 <ASN1_generate_nconf@plt+0x29e8>
  4212e4:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  4212e8:	ldr	w8, [sp, #1388]
  4212ec:	cmp	w8, #0x0
  4212f0:	cset	w8, le
  4212f4:	tbnz	w8, #0, 421350 <ASN1_generate_nconf@plt+0x2a50>
  4212f8:	ldr	w8, [sp, #1456]
  4212fc:	add	w8, w8, #0x1
  421300:	str	w8, [sp, #1456]
  421304:	ldr	x9, [sp, #1024]
  421308:	ldr	x0, [x9]
  42130c:	ldr	x1, [sp, #976]
  421310:	bl	4196e0 <BIO_printf@plt>
  421314:	ldur	x9, [x29, #-48]
  421318:	mov	x0, x9
  42131c:	mov	x1, #0x1                   	// #1
  421320:	bl	41b200 <BN_add_word@plt>
  421324:	cbnz	w0, 42132c <ASN1_generate_nconf@plt+0x2a2c>
  421328:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  42132c:	ldur	x0, [x29, #-136]
  421330:	ldr	x1, [sp, #1304]
  421334:	bl	422f70 <ASN1_generate_nconf@plt+0x4670>
  421338:	cbnz	w0, 421350 <ASN1_generate_nconf@plt+0x2a50>
  42133c:	ldr	x8, [sp, #1024]
  421340:	ldr	x0, [x8]
  421344:	ldr	x1, [sp, #968]
  421348:	bl	4196e0 <BIO_printf@plt>
  42134c:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421350:	str	wzr, [sp, #1392]
  421354:	ldr	w8, [sp, #1392]
  421358:	ldur	w9, [x29, #-4]
  42135c:	cmp	w8, w9
  421360:	b.ge	4215c4 <ASN1_generate_nconf@plt+0x2cc4>  // b.tcont
  421364:	ldr	w8, [sp, #1460]
  421368:	add	w8, w8, #0x1
  42136c:	str	w8, [sp, #1460]
  421370:	ldur	x9, [x29, #-16]
  421374:	ldrsw	x10, [sp, #1392]
  421378:	mov	x11, #0x8                   	// #8
  42137c:	mul	x10, x11, x10
  421380:	add	x9, x9, x10
  421384:	ldr	x1, [x9]
  421388:	ldur	x2, [x29, #-56]
  42138c:	ldr	x3, [sp, #1312]
  421390:	ldur	x4, [x29, #-152]
  421394:	ldur	x5, [x29, #-128]
  421398:	ldur	x6, [x29, #-120]
  42139c:	ldur	x7, [x29, #-104]
  4213a0:	ldur	x9, [x29, #-48]
  4213a4:	ldr	x10, [sp, #5648]
  4213a8:	ldr	x11, [sp, #1336]
  4213ac:	ldr	w8, [sp, #1432]
  4213b0:	ldr	w12, [sp, #1416]
  4213b4:	ldr	x13, [sp, #5632]
  4213b8:	ldr	x14, [sp, #5624]
  4213bc:	ldr	x15, [sp, #1344]
  4213c0:	ldr	w16, [sp, #1452]
  4213c4:	ldur	x17, [x29, #-256]
  4213c8:	ldur	x18, [x29, #-24]
  4213cc:	ldr	w0, [sp, #1408]
  4213d0:	ldr	x19, [sp, #1328]
  4213d4:	str	x1, [sp, #392]
  4213d8:	str	x2, [sp, #384]
  4213dc:	str	x3, [sp, #376]
  4213e0:	str	x4, [sp, #368]
  4213e4:	str	x5, [sp, #360]
  4213e8:	str	x6, [sp, #352]
  4213ec:	str	x7, [sp, #344]
  4213f0:	str	x9, [sp, #336]
  4213f4:	str	x10, [sp, #328]
  4213f8:	str	x11, [sp, #320]
  4213fc:	str	w8, [sp, #316]
  421400:	str	w12, [sp, #312]
  421404:	str	x13, [sp, #304]
  421408:	str	x14, [sp, #296]
  42140c:	str	x15, [sp, #288]
  421410:	str	w16, [sp, #284]
  421414:	str	x17, [sp, #272]
  421418:	str	x18, [sp, #264]
  42141c:	str	w0, [sp, #260]
  421420:	str	x19, [sp, #248]
  421424:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  421428:	ldr	w8, [sp, #1448]
  42142c:	ldr	w12, [sp, #1440]
  421430:	ldr	w16, [sp, #1384]
  421434:	add	x9, sp, #0x518
  421438:	str	x0, [sp, #240]
  42143c:	mov	x0, x9
  421440:	ldr	x1, [sp, #392]
  421444:	ldr	x2, [sp, #384]
  421448:	ldr	x3, [sp, #376]
  42144c:	ldr	x4, [sp, #368]
  421450:	ldr	x5, [sp, #360]
  421454:	ldr	x6, [sp, #352]
  421458:	ldr	x7, [sp, #344]
  42145c:	mov	x9, sp
  421460:	ldr	x10, [sp, #336]
  421464:	str	x10, [x9]
  421468:	mov	x9, sp
  42146c:	ldr	x11, [sp, #328]
  421470:	str	x11, [x9, #8]
  421474:	mov	x9, sp
  421478:	ldr	x13, [sp, #320]
  42147c:	str	x13, [x9, #16]
  421480:	mov	x9, sp
  421484:	ldr	w20, [sp, #316]
  421488:	str	w20, [x9, #24]
  42148c:	mov	x9, sp
  421490:	ldr	w21, [sp, #312]
  421494:	str	w21, [x9, #32]
  421498:	mov	x9, sp
  42149c:	ldr	x14, [sp, #304]
  4214a0:	str	x14, [x9, #40]
  4214a4:	mov	x9, sp
  4214a8:	ldr	x15, [sp, #296]
  4214ac:	str	x15, [x9, #48]
  4214b0:	mov	x9, sp
  4214b4:	ldr	x17, [sp, #288]
  4214b8:	str	x17, [x9, #56]
  4214bc:	mov	x9, sp
  4214c0:	ldr	w22, [sp, #284]
  4214c4:	str	w22, [x9, #64]
  4214c8:	mov	x9, sp
  4214cc:	ldr	x18, [sp, #272]
  4214d0:	str	x18, [x9, #72]
  4214d4:	mov	x9, sp
  4214d8:	ldr	x19, [sp, #264]
  4214dc:	str	x19, [x9, #80]
  4214e0:	mov	x9, sp
  4214e4:	ldr	w23, [sp, #260]
  4214e8:	str	w23, [x9, #88]
  4214ec:	mov	x9, sp
  4214f0:	ldr	x24, [sp, #248]
  4214f4:	str	x24, [x9, #96]
  4214f8:	mov	x9, sp
  4214fc:	ldr	x25, [sp, #240]
  421500:	str	x25, [x9, #104]
  421504:	mov	x9, sp
  421508:	str	w8, [x9, #112]
  42150c:	mov	x9, sp
  421510:	str	w12, [x9, #120]
  421514:	mov	x9, sp
  421518:	str	w16, [x9, #128]
  42151c:	bl	4232b0 <ASN1_generate_nconf@plt+0x49b0>
  421520:	str	w0, [sp, #1388]
  421524:	ldr	w8, [sp, #1388]
  421528:	cmp	w8, #0x0
  42152c:	cset	w8, ge  // ge = tcont
  421530:	tbnz	w8, #0, 421538 <ASN1_generate_nconf@plt+0x2c38>
  421534:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421538:	ldr	w8, [sp, #1388]
  42153c:	cmp	w8, #0x0
  421540:	cset	w8, le
  421544:	tbnz	w8, #0, 4215b4 <ASN1_generate_nconf@plt+0x2cb4>
  421548:	ldr	w8, [sp, #1456]
  42154c:	add	w8, w8, #0x1
  421550:	str	w8, [sp, #1456]
  421554:	ldr	x9, [sp, #1024]
  421558:	ldr	x0, [x9]
  42155c:	ldr	x1, [sp, #976]
  421560:	bl	4196e0 <BIO_printf@plt>
  421564:	ldur	x9, [x29, #-48]
  421568:	mov	x0, x9
  42156c:	mov	x1, #0x1                   	// #1
  421570:	bl	41b200 <BN_add_word@plt>
  421574:	cbnz	w0, 421584 <ASN1_generate_nconf@plt+0x2c84>
  421578:	ldr	x0, [sp, #1304]
  42157c:	bl	41e1e0 <X509_free@plt>
  421580:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421584:	ldur	x0, [x29, #-136]
  421588:	ldr	x1, [sp, #1304]
  42158c:	bl	422f70 <ASN1_generate_nconf@plt+0x4670>
  421590:	cbnz	w0, 4215b4 <ASN1_generate_nconf@plt+0x2cb4>
  421594:	ldr	x8, [sp, #1024]
  421598:	ldr	x0, [x8]
  42159c:	ldr	x1, [sp, #968]
  4215a0:	bl	4196e0 <BIO_printf@plt>
  4215a4:	ldr	x8, [sp, #1304]
  4215a8:	mov	x0, x8
  4215ac:	bl	41e1e0 <X509_free@plt>
  4215b0:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  4215b4:	ldr	w8, [sp, #1392]
  4215b8:	add	w8, w8, #0x1
  4215bc:	str	w8, [sp, #1392]
  4215c0:	b	421354 <ASN1_generate_nconf@plt+0x2a54>
  4215c4:	ldur	x0, [x29, #-136]
  4215c8:	bl	423664 <ASN1_generate_nconf@plt+0x4d64>
  4215cc:	cmp	w0, #0x0
  4215d0:	cset	w8, le
  4215d4:	tbnz	w8, #0, 421710 <ASN1_generate_nconf@plt+0x2e10>
  4215d8:	ldr	w8, [sp, #1452]
  4215dc:	cbnz	w8, 42169c <ASN1_generate_nconf@plt+0x2d9c>
  4215e0:	ldr	x8, [sp, #1024]
  4215e4:	ldr	x0, [x8]
  4215e8:	ldr	w2, [sp, #1456]
  4215ec:	ldr	w3, [sp, #1460]
  4215f0:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4215f4:	add	x1, x1, #0x885
  4215f8:	bl	4196e0 <BIO_printf@plt>
  4215fc:	ldr	x8, [sp, #1024]
  421600:	ldr	x9, [x8]
  421604:	mov	x0, x9
  421608:	mov	w10, #0xb                   	// #11
  42160c:	mov	w1, w10
  421610:	mov	x9, xzr
  421614:	mov	x2, x9
  421618:	mov	x3, x9
  42161c:	str	w10, [sp, #236]
  421620:	bl	41de30 <BIO_ctrl@plt>
  421624:	add	x8, sp, #0x5d8
  421628:	mov	w10, #0x0                   	// #0
  42162c:	strb	w10, [sp, #1496]
  421630:	adrp	x9, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  421634:	add	x9, x9, #0xff0
  421638:	ldr	x2, [x9]
  42163c:	mov	x0, x8
  421640:	ldr	w1, [sp, #236]
  421644:	bl	419a30 <fgets@plt>
  421648:	cbnz	x0, 421668 <ASN1_generate_nconf@plt+0x2d68>
  42164c:	ldr	x8, [sp, #1024]
  421650:	ldr	x0, [x8]
  421654:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  421658:	add	x1, x1, #0x8c1
  42165c:	bl	4196e0 <BIO_printf@plt>
  421660:	str	wzr, [sp, #1420]
  421664:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421668:	ldrb	w8, [sp, #1496]
  42166c:	cmp	w8, #0x79
  421670:	b.eq	42169c <ASN1_generate_nconf@plt+0x2d9c>  // b.none
  421674:	ldrb	w8, [sp, #1496]
  421678:	cmp	w8, #0x59
  42167c:	b.eq	42169c <ASN1_generate_nconf@plt+0x2d9c>  // b.none
  421680:	ldr	x8, [sp, #1024]
  421684:	ldr	x0, [x8]
  421688:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  42168c:	add	x1, x1, #0x8e4
  421690:	bl	4196e0 <BIO_printf@plt>
  421694:	str	wzr, [sp, #1420]
  421698:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  42169c:	ldr	x8, [sp, #1024]
  4216a0:	ldr	x0, [x8]
  4216a4:	ldur	x9, [x29, #-136]
  4216a8:	str	x0, [sp, #224]
  4216ac:	mov	x0, x9
  4216b0:	bl	423664 <ASN1_generate_nconf@plt+0x4d64>
  4216b4:	ldr	x8, [sp, #224]
  4216b8:	str	w0, [sp, #220]
  4216bc:	mov	x0, x8
  4216c0:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4216c4:	add	x1, x1, #0x8fc
  4216c8:	ldr	w2, [sp, #220]
  4216cc:	bl	4196e0 <BIO_printf@plt>
  4216d0:	ldr	x8, [sp, #5656]
  4216d4:	cbz	x8, 4216f8 <ASN1_generate_nconf@plt+0x2df8>
  4216d8:	ldr	x0, [sp, #5656]
  4216dc:	ldur	x2, [x29, #-48]
  4216e0:	ldr	x1, [sp, #1008]
  4216e4:	mov	x8, xzr
  4216e8:	mov	x3, x8
  4216ec:	bl	46d9b8 <ASN1_generate_nconf@plt+0x4f0b8>
  4216f0:	cbnz	w0, 4216f8 <ASN1_generate_nconf@plt+0x2df8>
  4216f4:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  4216f8:	ldr	x0, [sp, #5616]
  4216fc:	ldur	x2, [x29, #-104]
  421700:	ldr	x1, [sp, #1008]
  421704:	bl	46e218 <ASN1_generate_nconf@plt+0x4f918>
  421708:	cbnz	w0, 421710 <ASN1_generate_nconf@plt+0x2e10>
  42170c:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421710:	ldr	x1, [sp, #5688]
  421714:	add	x8, sp, #0x5e8
  421718:	mov	x0, x8
  42171c:	mov	x9, #0x1000                	// #4096
  421720:	mov	x2, x9
  421724:	str	x8, [sp, #208]
  421728:	str	x9, [sp, #200]
  42172c:	bl	41e130 <OPENSSL_strlcpy@plt>
  421730:	str	x0, [sp, #1472]
  421734:	ldr	x0, [sp, #208]
  421738:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  42173c:	add	x1, x1, #0xda9
  421740:	ldr	x2, [sp, #200]
  421744:	bl	41a3c0 <OPENSSL_strlcat@plt>
  421748:	str	x0, [sp, #1472]
  42174c:	ldr	w10, [sp, #1408]
  421750:	cbz	w10, 421768 <ASN1_generate_nconf@plt+0x2e68>
  421754:	ldr	x8, [sp, #1024]
  421758:	ldr	x0, [x8]
  42175c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  421760:	add	x1, x1, #0x924
  421764:	bl	4196e0 <BIO_printf@plt>
  421768:	str	wzr, [sp, #1392]
  42176c:	ldr	w8, [sp, #1392]
  421770:	ldur	x0, [x29, #-136]
  421774:	str	w8, [sp, #196]
  421778:	bl	423664 <ASN1_generate_nconf@plt+0x4d64>
  42177c:	ldr	w8, [sp, #196]
  421780:	cmp	w8, w0
  421784:	b.ge	421a30 <ASN1_generate_nconf@plt+0x3130>  // b.tcont
  421788:	mov	x8, xzr
  42178c:	str	x8, [sp, #1200]
  421790:	ldur	x0, [x29, #-136]
  421794:	ldr	w1, [sp, #1392]
  421798:	bl	423688 <ASN1_generate_nconf@plt+0x4d88>
  42179c:	str	x0, [sp, #1192]
  4217a0:	ldr	x0, [sp, #1192]
  4217a4:	bl	41c420 <X509_get_serialNumber@plt>
  4217a8:	str	x0, [sp, #1184]
  4217ac:	ldr	x0, [sp, #1184]
  4217b0:	bl	41af50 <ASN1_STRING_get0_data@plt>
  4217b4:	str	x0, [sp, #1176]
  4217b8:	ldr	x0, [sp, #1184]
  4217bc:	bl	41e840 <ASN1_STRING_length@plt>
  4217c0:	str	w0, [sp, #1172]
  4217c4:	ldr	w9, [sp, #1172]
  4217c8:	cmp	w9, #0x0
  4217cc:	cset	w9, le
  4217d0:	tbnz	w9, #0, 4217e0 <ASN1_generate_nconf@plt+0x2ee0>
  4217d4:	ldr	w8, [sp, #1172]
  4217d8:	str	w8, [sp, #192]
  4217dc:	b	4217e8 <ASN1_generate_nconf@plt+0x2ee8>
  4217e0:	mov	w8, #0x1                   	// #1
  4217e4:	str	w8, [sp, #192]
  4217e8:	ldr	w8, [sp, #192]
  4217ec:	mov	w9, #0x2                   	// #2
  4217f0:	mul	w8, w9, w8
  4217f4:	mov	w0, w8
  4217f8:	sxtw	x10, w0
  4217fc:	add	x10, x10, #0x5
  421800:	str	w10, [sp, #1168]
  421804:	ldr	x11, [sp, #1472]
  421808:	add	x12, sp, #0x5e8
  42180c:	add	x11, x12, x11
  421810:	str	x11, [sp, #1160]
  421814:	ldr	x11, [sp, #1472]
  421818:	ldrsw	x12, [sp, #1168]
  42181c:	add	x11, x11, x12
  421820:	cmp	x11, #0x1, lsl #12
  421824:	b.ls	421840 <ASN1_generate_nconf@plt+0x2f40>  // b.plast
  421828:	ldr	x8, [sp, #1024]
  42182c:	ldr	x0, [x8]
  421830:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  421834:	add	x1, x1, #0x93e
  421838:	bl	4196e0 <BIO_printf@plt>
  42183c:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421840:	ldr	w8, [sp, #1172]
  421844:	cmp	w8, #0x0
  421848:	cset	w8, le
  42184c:	tbnz	w8, #0, 4218e4 <ASN1_generate_nconf@plt+0x2fe4>
  421850:	str	wzr, [sp, #1388]
  421854:	ldr	w8, [sp, #1388]
  421858:	ldr	w9, [sp, #1172]
  42185c:	cmp	w8, w9
  421860:	b.ge	4218e0 <ASN1_generate_nconf@plt+0x2fe0>  // b.tcont
  421864:	ldr	x8, [sp, #1176]
  421868:	ldrb	w9, [x8]
  42186c:	asr	w9, w9, #4
  421870:	mov	w0, w9
  421874:	sxtw	x8, w0
  421878:	adrp	x10, 477000 <ASN1_generate_nconf@plt+0x58700>
  42187c:	add	x10, x10, #0xa68
  421880:	add	x8, x10, x8
  421884:	ldrb	w9, [x8]
  421888:	ldr	x8, [sp, #1160]
  42188c:	add	x11, x8, #0x1
  421890:	str	x11, [sp, #1160]
  421894:	strb	w9, [x8]
  421898:	ldr	x8, [sp, #1176]
  42189c:	ldrb	w9, [x8]
  4218a0:	and	w9, w9, #0xf
  4218a4:	mov	w0, w9
  4218a8:	sxtw	x8, w0
  4218ac:	add	x8, x10, x8
  4218b0:	ldrb	w9, [x8]
  4218b4:	ldr	x8, [sp, #1160]
  4218b8:	add	x10, x8, #0x1
  4218bc:	str	x10, [sp, #1160]
  4218c0:	strb	w9, [x8]
  4218c4:	ldr	w8, [sp, #1388]
  4218c8:	add	w8, w8, #0x1
  4218cc:	str	w8, [sp, #1388]
  4218d0:	ldr	x9, [sp, #1176]
  4218d4:	add	x9, x9, #0x1
  4218d8:	str	x9, [sp, #1176]
  4218dc:	b	421854 <ASN1_generate_nconf@plt+0x2f54>
  4218e0:	b	421908 <ASN1_generate_nconf@plt+0x3008>
  4218e4:	ldr	x8, [sp, #1160]
  4218e8:	add	x9, x8, #0x1
  4218ec:	str	x9, [sp, #1160]
  4218f0:	mov	w10, #0x30                  	// #48
  4218f4:	strb	w10, [x8]
  4218f8:	ldr	x8, [sp, #1160]
  4218fc:	add	x9, x8, #0x1
  421900:	str	x9, [sp, #1160]
  421904:	strb	w10, [x8]
  421908:	ldr	x8, [sp, #1160]
  42190c:	add	x9, x8, #0x1
  421910:	str	x9, [sp, #1160]
  421914:	mov	w10, #0x2e                  	// #46
  421918:	strb	w10, [x8]
  42191c:	ldr	x8, [sp, #1160]
  421920:	add	x9, x8, #0x1
  421924:	str	x9, [sp, #1160]
  421928:	mov	w10, #0x70                  	// #112
  42192c:	strb	w10, [x8]
  421930:	ldr	x8, [sp, #1160]
  421934:	add	x9, x8, #0x1
  421938:	str	x9, [sp, #1160]
  42193c:	mov	w10, #0x65                  	// #101
  421940:	strb	w10, [x8]
  421944:	ldr	x8, [sp, #1160]
  421948:	add	x9, x8, #0x1
  42194c:	str	x9, [sp, #1160]
  421950:	mov	w10, #0x6d                  	// #109
  421954:	strb	w10, [x8]
  421958:	ldr	x8, [sp, #1160]
  42195c:	mov	w10, #0x0                   	// #0
  421960:	strb	w10, [x8]
  421964:	ldr	w10, [sp, #1408]
  421968:	cbz	w10, 421984 <ASN1_generate_nconf@plt+0x3084>
  42196c:	ldr	x8, [sp, #1024]
  421970:	ldr	x0, [x8]
  421974:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  421978:	add	x1, x1, #0x95e
  42197c:	add	x2, sp, #0x5e8
  421980:	bl	4196e0 <BIO_printf@plt>
  421984:	ldr	x0, [sp, #5680]
  421988:	ldr	w8, [sp, #1424]
  42198c:	mov	w9, #0x8001                	// #32769
  421990:	mov	w10, #0x4                   	// #4
  421994:	cmp	w8, #0x0
  421998:	csel	w2, w10, w9, ne  // ne = any
  42199c:	mov	w1, #0x77                  	// #119
  4219a0:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  4219a4:	stur	x0, [x29, #-80]
  4219a8:	ldur	x11, [x29, #-80]
  4219ac:	cbnz	x11, 4219b4 <ASN1_generate_nconf@plt+0x30b4>
  4219b0:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  4219b4:	add	x0, sp, #0x5e8
  4219b8:	adrp	x1, 486000 <ASN1_generate_nconf@plt+0x67700>
  4219bc:	add	x1, x1, #0x29f
  4219c0:	bl	41b160 <BIO_new_file@plt>
  4219c4:	str	x0, [sp, #1200]
  4219c8:	ldr	x8, [sp, #1200]
  4219cc:	cbnz	x8, 4219dc <ASN1_generate_nconf@plt+0x30dc>
  4219d0:	add	x0, sp, #0x5e8
  4219d4:	bl	41be30 <perror@plt>
  4219d8:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  4219dc:	ldr	x0, [sp, #1200]
  4219e0:	ldr	x1, [sp, #1192]
  4219e4:	ldr	w3, [sp, #1428]
  4219e8:	mov	w8, wzr
  4219ec:	mov	w2, w8
  4219f0:	bl	4236b4 <ASN1_generate_nconf@plt+0x4db4>
  4219f4:	ldur	x0, [x29, #-80]
  4219f8:	ldr	x1, [sp, #1192]
  4219fc:	ldr	w2, [sp, #1424]
  421a00:	ldr	w3, [sp, #1428]
  421a04:	bl	4236b4 <ASN1_generate_nconf@plt+0x4db4>
  421a08:	ldr	x0, [sp, #1200]
  421a0c:	bl	41cde0 <BIO_free_all@plt>
  421a10:	ldur	x0, [x29, #-80]
  421a14:	bl	41cde0 <BIO_free_all@plt>
  421a18:	mov	x9, xzr
  421a1c:	stur	x9, [x29, #-80]
  421a20:	ldr	w8, [sp, #1392]
  421a24:	add	w8, w8, #0x1
  421a28:	str	w8, [sp, #1392]
  421a2c:	b	42176c <ASN1_generate_nconf@plt+0x2e6c>
  421a30:	ldur	x0, [x29, #-136]
  421a34:	bl	423664 <ASN1_generate_nconf@plt+0x4d64>
  421a38:	cbz	w0, 421a88 <ASN1_generate_nconf@plt+0x3188>
  421a3c:	ldr	x8, [sp, #5656]
  421a40:	cbz	x8, 421a5c <ASN1_generate_nconf@plt+0x315c>
  421a44:	ldr	x0, [sp, #5656]
  421a48:	ldr	x1, [sp, #1008]
  421a4c:	ldr	x2, [sp, #1000]
  421a50:	bl	46db84 <ASN1_generate_nconf@plt+0x4f284>
  421a54:	cbnz	w0, 421a5c <ASN1_generate_nconf@plt+0x315c>
  421a58:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421a5c:	ldr	x0, [sp, #5616]
  421a60:	ldr	x1, [sp, #1008]
  421a64:	ldr	x2, [sp, #1000]
  421a68:	bl	46e444 <ASN1_generate_nconf@plt+0x4fb44>
  421a6c:	cbnz	w0, 421a74 <ASN1_generate_nconf@plt+0x3174>
  421a70:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421a74:	ldr	x8, [sp, #1024]
  421a78:	ldr	x0, [x8]
  421a7c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  421a80:	add	x1, x1, #0x96a
  421a84:	bl	4196e0 <BIO_printf@plt>
  421a88:	ldr	w8, [sp, #1404]
  421a8c:	cbz	w8, 422008 <ASN1_generate_nconf@plt+0x3708>
  421a90:	str	wzr, [sp, #1156]
  421a94:	ldur	x8, [x29, #-208]
  421a98:	cbnz	x8, 421ac0 <ASN1_generate_nconf@plt+0x31c0>
  421a9c:	ldur	x0, [x29, #-24]
  421aa0:	ldur	x1, [x29, #-168]
  421aa4:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  421aa8:	add	x2, x2, #0x97d
  421aac:	bl	41cfe0 <NCONF_get_string@plt>
  421ab0:	stur	x0, [x29, #-208]
  421ab4:	ldur	x8, [x29, #-208]
  421ab8:	cbnz	x8, 421ac0 <ASN1_generate_nconf@plt+0x31c0>
  421abc:	bl	41a250 <ERR_clear_error@plt>
  421ac0:	ldur	x8, [x29, #-208]
  421ac4:	cbz	x8, 421b3c <ASN1_generate_nconf@plt+0x323c>
  421ac8:	add	x8, sp, #0x448
  421acc:	mov	x0, x8
  421ad0:	mov	x9, xzr
  421ad4:	mov	x1, x9
  421ad8:	str	x1, [sp, #184]
  421adc:	ldr	x2, [sp, #184]
  421ae0:	mov	x3, x9
  421ae4:	mov	x4, x9
  421ae8:	mov	w5, #0x1                   	// #1
  421aec:	str	x8, [sp, #176]
  421af0:	bl	41b190 <X509V3_set_ctx@plt>
  421af4:	ldur	x1, [x29, #-24]
  421af8:	ldr	x0, [sp, #176]
  421afc:	bl	419a90 <X509V3_set_nconf@plt>
  421b00:	ldur	x0, [x29, #-24]
  421b04:	ldur	x2, [x29, #-208]
  421b08:	ldr	x1, [sp, #176]
  421b0c:	ldr	x3, [sp, #184]
  421b10:	bl	41a2e0 <X509V3_EXT_add_nconf@plt>
  421b14:	cbnz	w0, 421b3c <ASN1_generate_nconf@plt+0x323c>
  421b18:	ldr	x8, [sp, #1024]
  421b1c:	ldr	x0, [x8]
  421b20:	ldur	x2, [x29, #-208]
  421b24:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  421b28:	add	x1, x1, #0x98c
  421b2c:	bl	4196e0 <BIO_printf@plt>
  421b30:	mov	w9, #0x1                   	// #1
  421b34:	str	w9, [sp, #1420]
  421b38:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421b3c:	ldur	x0, [x29, #-24]
  421b40:	ldur	x1, [x29, #-168]
  421b44:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  421b48:	add	x2, x2, #0x9b4
  421b4c:	bl	41cfe0 <NCONF_get_string@plt>
  421b50:	stur	x0, [x29, #-216]
  421b54:	cbz	x0, 421b90 <ASN1_generate_nconf@plt+0x3290>
  421b58:	ldur	x0, [x29, #-216]
  421b5c:	mov	w8, wzr
  421b60:	mov	w1, w8
  421b64:	mov	x9, xzr
  421b68:	mov	x2, x9
  421b6c:	bl	46d78c <ASN1_generate_nconf@plt+0x4ee8c>
  421b70:	stur	x0, [x29, #-40]
  421b74:	cbnz	x0, 421b90 <ASN1_generate_nconf@plt+0x3290>
  421b78:	ldr	x8, [sp, #1024]
  421b7c:	ldr	x0, [x8]
  421b80:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  421b84:	add	x1, x1, #0x9be
  421b88:	bl	4196e0 <BIO_printf@plt>
  421b8c:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421b90:	ldr	x8, [sp, #1368]
  421b94:	cbnz	x8, 421bec <ASN1_generate_nconf@plt+0x32ec>
  421b98:	ldr	x8, [sp, #1360]
  421b9c:	cbnz	x8, 421bec <ASN1_generate_nconf@plt+0x32ec>
  421ba0:	ldr	x8, [sp, #1352]
  421ba4:	cbnz	x8, 421bec <ASN1_generate_nconf@plt+0x32ec>
  421ba8:	ldur	x0, [x29, #-24]
  421bac:	ldur	x1, [x29, #-168]
  421bb0:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  421bb4:	add	x2, x2, #0x9de
  421bb8:	add	x3, sp, #0x558
  421bbc:	bl	41b2f0 <NCONF_get_number_e@plt>
  421bc0:	cbnz	w0, 421bc8 <ASN1_generate_nconf@plt+0x32c8>
  421bc4:	str	xzr, [sp, #1368]
  421bc8:	ldur	x0, [x29, #-24]
  421bcc:	ldur	x1, [x29, #-168]
  421bd0:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  421bd4:	add	x2, x2, #0x9ef
  421bd8:	add	x3, sp, #0x550
  421bdc:	bl	41b2f0 <NCONF_get_number_e@plt>
  421be0:	cbnz	w0, 421be8 <ASN1_generate_nconf@plt+0x32e8>
  421be4:	str	xzr, [sp, #1360]
  421be8:	bl	41a250 <ERR_clear_error@plt>
  421bec:	ldr	x8, [sp, #1368]
  421bf0:	cbnz	x8, 421c1c <ASN1_generate_nconf@plt+0x331c>
  421bf4:	ldr	x8, [sp, #1360]
  421bf8:	cbnz	x8, 421c1c <ASN1_generate_nconf@plt+0x331c>
  421bfc:	ldr	x8, [sp, #1352]
  421c00:	cbnz	x8, 421c1c <ASN1_generate_nconf@plt+0x331c>
  421c04:	ldr	x8, [sp, #1024]
  421c08:	ldr	x0, [x8]
  421c0c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  421c10:	add	x1, x1, #0xa01
  421c14:	bl	4196e0 <BIO_printf@plt>
  421c18:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421c1c:	ldr	w8, [sp, #1408]
  421c20:	cbz	w8, 421c38 <ASN1_generate_nconf@plt+0x3338>
  421c24:	ldr	x8, [sp, #1024]
  421c28:	ldr	x0, [x8]
  421c2c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  421c30:	add	x1, x1, #0xa36
  421c34:	bl	4196e0 <BIO_printf@plt>
  421c38:	bl	419580 <X509_CRL_new@plt>
  421c3c:	stur	x0, [x29, #-144]
  421c40:	cbnz	x0, 421c48 <ASN1_generate_nconf@plt+0x3348>
  421c44:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421c48:	ldur	x0, [x29, #-144]
  421c4c:	ldr	x8, [sp, #1320]
  421c50:	str	x0, [sp, #168]
  421c54:	mov	x0, x8
  421c58:	bl	41d5d0 <X509_get_subject_name@plt>
  421c5c:	ldr	x8, [sp, #168]
  421c60:	str	x0, [sp, #160]
  421c64:	mov	x0, x8
  421c68:	ldr	x1, [sp, #160]
  421c6c:	bl	4197e0 <X509_CRL_set_issuer_name@plt>
  421c70:	cbnz	w0, 421c78 <ASN1_generate_nconf@plt+0x3378>
  421c74:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421c78:	bl	41d840 <ASN1_TIME_new@plt>
  421c7c:	stur	x0, [x29, #-96]
  421c80:	ldur	x8, [x29, #-96]
  421c84:	cbz	x8, 421ce0 <ASN1_generate_nconf@plt+0x33e0>
  421c88:	ldur	x0, [x29, #-96]
  421c8c:	mov	x8, xzr
  421c90:	mov	x1, x8
  421c94:	bl	41b6d0 <X509_gmtime_adj@plt>
  421c98:	cbz	x0, 421ce0 <ASN1_generate_nconf@plt+0x33e0>
  421c9c:	ldur	x0, [x29, #-144]
  421ca0:	ldur	x1, [x29, #-96]
  421ca4:	bl	41c530 <X509_CRL_set1_lastUpdate@plt>
  421ca8:	cbz	w0, 421ce0 <ASN1_generate_nconf@plt+0x33e0>
  421cac:	ldur	x0, [x29, #-96]
  421cb0:	ldr	x8, [sp, #1368]
  421cb4:	ldr	x9, [sp, #1360]
  421cb8:	mov	x10, #0x3c                  	// #60
  421cbc:	mul	x9, x9, x10
  421cc0:	mul	x9, x9, x10
  421cc4:	ldr	x10, [sp, #1352]
  421cc8:	add	x2, x9, x10
  421ccc:	mov	w1, w8
  421cd0:	mov	x9, xzr
  421cd4:	mov	x3, x9
  421cd8:	bl	41b050 <X509_time_adj_ex@plt>
  421cdc:	cbnz	x0, 421d04 <ASN1_generate_nconf@plt+0x3404>
  421ce0:	ldr	x8, [sp, #1024]
  421ce4:	ldr	x0, [x8]
  421ce8:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  421cec:	add	x1, x1, #0xa42
  421cf0:	bl	41a930 <BIO_puts@plt>
  421cf4:	ldur	x8, [x29, #-96]
  421cf8:	mov	x0, x8
  421cfc:	bl	419a50 <ASN1_TIME_free@plt>
  421d00:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421d04:	ldur	x0, [x29, #-144]
  421d08:	ldur	x1, [x29, #-96]
  421d0c:	bl	41b550 <X509_CRL_set1_nextUpdate@plt>
  421d10:	ldur	x8, [x29, #-96]
  421d14:	mov	x0, x8
  421d18:	bl	419a50 <ASN1_TIME_free@plt>
  421d1c:	str	wzr, [sp, #1392]
  421d20:	ldr	w8, [sp, #1392]
  421d24:	ldur	x9, [x29, #-104]
  421d28:	ldr	x9, [x9, #8]
  421d2c:	ldr	x0, [x9, #8]
  421d30:	str	w8, [sp, #156]
  421d34:	bl	422564 <ASN1_generate_nconf@plt+0x3c64>
  421d38:	ldr	w8, [sp, #156]
  421d3c:	cmp	w8, w0
  421d40:	b.ge	421e34 <ASN1_generate_nconf@plt+0x3534>  // b.tcont
  421d44:	ldur	x8, [x29, #-104]
  421d48:	ldr	x8, [x8, #8]
  421d4c:	ldr	x0, [x8, #8]
  421d50:	ldr	w1, [sp, #1392]
  421d54:	bl	422588 <ASN1_generate_nconf@plt+0x3c88>
  421d58:	str	x0, [sp, #1488]
  421d5c:	ldr	x8, [sp, #1488]
  421d60:	ldr	x8, [x8]
  421d64:	ldrb	w9, [x8]
  421d68:	cmp	w9, #0x52
  421d6c:	b.ne	421e24 <ASN1_generate_nconf@plt+0x3524>  // b.any
  421d70:	bl	41d2f0 <X509_REVOKED_new@plt>
  421d74:	str	x0, [sp, #1288]
  421d78:	cbnz	x0, 421d80 <ASN1_generate_nconf@plt+0x3480>
  421d7c:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421d80:	ldr	x0, [sp, #1288]
  421d84:	ldr	x8, [sp, #1488]
  421d88:	ldr	x1, [x8, #16]
  421d8c:	bl	4225b4 <ASN1_generate_nconf@plt+0x3cb4>
  421d90:	str	w0, [sp, #1388]
  421d94:	ldr	w9, [sp, #1388]
  421d98:	cbnz	w9, 421da0 <ASN1_generate_nconf@plt+0x34a0>
  421d9c:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421da0:	ldr	w8, [sp, #1388]
  421da4:	cmp	w8, #0x2
  421da8:	b.ne	421db4 <ASN1_generate_nconf@plt+0x34b4>  // b.any
  421dac:	mov	w8, #0x1                   	// #1
  421db0:	str	w8, [sp, #1156]
  421db4:	ldr	x8, [sp, #1488]
  421db8:	ldr	x1, [x8, #24]
  421dbc:	sub	x0, x29, #0x30
  421dc0:	bl	41b5e0 <BN_hex2bn@plt>
  421dc4:	cbnz	w0, 421dcc <ASN1_generate_nconf@plt+0x34cc>
  421dc8:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421dcc:	ldur	x0, [x29, #-48]
  421dd0:	mov	x8, xzr
  421dd4:	mov	x1, x8
  421dd8:	str	x8, [sp, #144]
  421ddc:	bl	41bb80 <BN_to_ASN1_INTEGER@plt>
  421de0:	stur	x0, [x29, #-88]
  421de4:	ldur	x0, [x29, #-48]
  421de8:	bl	41e800 <BN_free@plt>
  421dec:	ldr	x8, [sp, #144]
  421df0:	stur	x8, [x29, #-48]
  421df4:	ldur	x9, [x29, #-88]
  421df8:	cbnz	x9, 421e00 <ASN1_generate_nconf@plt+0x3500>
  421dfc:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421e00:	ldr	x0, [sp, #1288]
  421e04:	ldur	x1, [x29, #-88]
  421e08:	bl	41d870 <X509_REVOKED_set_serialNumber@plt>
  421e0c:	ldur	x8, [x29, #-88]
  421e10:	mov	x0, x8
  421e14:	bl	41b7a0 <ASN1_INTEGER_free@plt>
  421e18:	ldur	x0, [x29, #-144]
  421e1c:	ldr	x1, [sp, #1288]
  421e20:	bl	41bfd0 <X509_CRL_add0_revoked@plt>
  421e24:	ldr	w8, [sp, #1392]
  421e28:	add	w8, w8, #0x1
  421e2c:	str	w8, [sp, #1392]
  421e30:	b	421d20 <ASN1_generate_nconf@plt+0x3420>
  421e34:	ldur	x0, [x29, #-144]
  421e38:	bl	41e330 <X509_CRL_sort@plt>
  421e3c:	ldr	w8, [sp, #1408]
  421e40:	cbz	w8, 421e58 <ASN1_generate_nconf@plt+0x3558>
  421e44:	ldr	x8, [sp, #1024]
  421e48:	ldr	x0, [x8]
  421e4c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  421e50:	add	x1, x1, #0xa60
  421e54:	bl	4196e0 <BIO_printf@plt>
  421e58:	ldur	x8, [x29, #-208]
  421e5c:	cbnz	x8, 421e68 <ASN1_generate_nconf@plt+0x3568>
  421e60:	ldur	x8, [x29, #-216]
  421e64:	cbz	x8, 421f34 <ASN1_generate_nconf@plt+0x3634>
  421e68:	ldr	x1, [sp, #1320]
  421e6c:	ldur	x4, [x29, #-144]
  421e70:	add	x8, sp, #0x410
  421e74:	mov	x0, x8
  421e78:	mov	x9, xzr
  421e7c:	mov	x2, x9
  421e80:	mov	x3, x9
  421e84:	mov	w10, wzr
  421e88:	mov	w5, w10
  421e8c:	str	x8, [sp, #136]
  421e90:	bl	41b190 <X509V3_set_ctx@plt>
  421e94:	ldur	x1, [x29, #-24]
  421e98:	ldr	x0, [sp, #136]
  421e9c:	bl	419a90 <X509V3_set_nconf@plt>
  421ea0:	ldur	x8, [x29, #-208]
  421ea4:	cbz	x8, 421ec4 <ASN1_generate_nconf@plt+0x35c4>
  421ea8:	ldur	x0, [x29, #-24]
  421eac:	ldur	x2, [x29, #-208]
  421eb0:	ldur	x3, [x29, #-144]
  421eb4:	add	x1, sp, #0x410
  421eb8:	bl	41aab0 <X509V3_EXT_CRL_add_nconf@plt>
  421ebc:	cbnz	w0, 421ec4 <ASN1_generate_nconf@plt+0x35c4>
  421ec0:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421ec4:	ldur	x8, [x29, #-216]
  421ec8:	cbz	x8, 421f34 <ASN1_generate_nconf@plt+0x3634>
  421ecc:	ldur	x0, [x29, #-40]
  421ed0:	mov	x8, xzr
  421ed4:	mov	x1, x8
  421ed8:	bl	41bb80 <BN_to_ASN1_INTEGER@plt>
  421edc:	stur	x0, [x29, #-88]
  421ee0:	ldur	x8, [x29, #-88]
  421ee4:	cbnz	x8, 421eec <ASN1_generate_nconf@plt+0x35ec>
  421ee8:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421eec:	ldur	x0, [x29, #-144]
  421ef0:	ldur	x2, [x29, #-88]
  421ef4:	mov	w1, #0x58                  	// #88
  421ef8:	mov	w8, wzr
  421efc:	mov	w3, w8
  421f00:	mov	x9, xzr
  421f04:	mov	x4, x9
  421f08:	bl	41b9e0 <X509_CRL_add1_ext_i2d@plt>
  421f0c:	ldur	x9, [x29, #-88]
  421f10:	mov	x0, x9
  421f14:	bl	41b7a0 <ASN1_INTEGER_free@plt>
  421f18:	mov	w8, #0x1                   	// #1
  421f1c:	str	w8, [sp, #1156]
  421f20:	ldur	x0, [x29, #-40]
  421f24:	mov	x1, #0x1                   	// #1
  421f28:	bl	41b200 <BN_add_word@plt>
  421f2c:	cbnz	w0, 421f34 <ASN1_generate_nconf@plt+0x3634>
  421f30:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421f34:	ldur	x8, [x29, #-208]
  421f38:	cbnz	x8, 421f44 <ASN1_generate_nconf@plt+0x3644>
  421f3c:	ldr	w8, [sp, #1156]
  421f40:	cbz	w8, 421f58 <ASN1_generate_nconf@plt+0x3658>
  421f44:	ldur	x0, [x29, #-144]
  421f48:	mov	x1, #0x1                   	// #1
  421f4c:	bl	41bf00 <X509_CRL_set_version@plt>
  421f50:	cbnz	w0, 421f58 <ASN1_generate_nconf@plt+0x3658>
  421f54:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421f58:	ldur	x8, [x29, #-216]
  421f5c:	cbz	x8, 421f80 <ASN1_generate_nconf@plt+0x3680>
  421f60:	ldur	x0, [x29, #-216]
  421f64:	ldur	x2, [x29, #-40]
  421f68:	ldr	x1, [sp, #1008]
  421f6c:	mov	x8, xzr
  421f70:	mov	x3, x8
  421f74:	bl	46d9b8 <ASN1_generate_nconf@plt+0x4f0b8>
  421f78:	cbnz	w0, 421f80 <ASN1_generate_nconf@plt+0x3680>
  421f7c:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421f80:	ldur	x0, [x29, #-40]
  421f84:	bl	41e800 <BN_free@plt>
  421f88:	mov	x8, xzr
  421f8c:	stur	x8, [x29, #-40]
  421f90:	ldur	x0, [x29, #-144]
  421f94:	ldur	x1, [x29, #-56]
  421f98:	ldur	x2, [x29, #-152]
  421f9c:	ldur	x3, [x29, #-128]
  421fa0:	bl	443aac <ASN1_generate_nconf@plt+0x251ac>
  421fa4:	cbnz	w0, 421fac <ASN1_generate_nconf@plt+0x36ac>
  421fa8:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421fac:	ldr	x0, [sp, #5680]
  421fb0:	ldr	w8, [sp, #1424]
  421fb4:	mov	w9, #0x8001                	// #32769
  421fb8:	mov	w10, #0x4                   	// #4
  421fbc:	cmp	w8, #0x0
  421fc0:	csel	w2, w10, w9, ne  // ne = any
  421fc4:	mov	w1, #0x77                  	// #119
  421fc8:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  421fcc:	stur	x0, [x29, #-80]
  421fd0:	ldur	x11, [x29, #-80]
  421fd4:	cbnz	x11, 421fdc <ASN1_generate_nconf@plt+0x36dc>
  421fd8:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  421fdc:	ldur	x0, [x29, #-80]
  421fe0:	ldur	x1, [x29, #-144]
  421fe4:	bl	41a490 <PEM_write_bio_X509_CRL@plt>
  421fe8:	ldur	x8, [x29, #-216]
  421fec:	cbz	x8, 422008 <ASN1_generate_nconf@plt+0x3708>
  421ff0:	ldur	x0, [x29, #-216]
  421ff4:	ldr	x1, [sp, #1008]
  421ff8:	ldr	x2, [sp, #1000]
  421ffc:	bl	46db84 <ASN1_generate_nconf@plt+0x4f284>
  422000:	cbnz	w0, 422008 <ASN1_generate_nconf@plt+0x3708>
  422004:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  422008:	ldr	w8, [sp, #1400]
  42200c:	cbz	w8, 4220dc <ASN1_generate_nconf@plt+0x37dc>
  422010:	ldur	x8, [x29, #-232]
  422014:	cbnz	x8, 422030 <ASN1_generate_nconf@plt+0x3730>
  422018:	ldr	x8, [sp, #1024]
  42201c:	ldr	x0, [x8]
  422020:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  422024:	add	x1, x1, #0xa6d
  422028:	bl	4196e0 <BIO_printf@plt>
  42202c:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  422030:	ldur	x0, [x29, #-232]
  422034:	ldur	x2, [x29, #-232]
  422038:	mov	w1, #0x8005                	// #32773
  42203c:	bl	46bd9c <ASN1_generate_nconf@plt+0x4d49c>
  422040:	str	x0, [sp, #1032]
  422044:	ldr	x8, [sp, #1032]
  422048:	cbnz	x8, 422050 <ASN1_generate_nconf@plt+0x3750>
  42204c:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  422050:	ldr	w8, [sp, #1400]
  422054:	cmp	w8, #0x2
  422058:	b.ne	422064 <ASN1_generate_nconf@plt+0x3764>  // b.any
  42205c:	mov	w8, #0xffffffff            	// #-1
  422060:	str	w8, [sp, #1300]
  422064:	ldr	x0, [sp, #1032]
  422068:	ldur	x1, [x29, #-104]
  42206c:	ldr	w2, [sp, #1300]
  422070:	ldr	x3, [sp, #5672]
  422074:	bl	423714 <ASN1_generate_nconf@plt+0x4e14>
  422078:	str	w0, [sp, #1388]
  42207c:	ldr	w8, [sp, #1388]
  422080:	cmp	w8, #0x0
  422084:	cset	w8, gt
  422088:	tbnz	w8, #0, 422090 <ASN1_generate_nconf@plt+0x3790>
  42208c:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  422090:	ldr	x0, [sp, #1032]
  422094:	bl	41e1e0 <X509_free@plt>
  422098:	ldr	x0, [sp, #5616]
  42209c:	ldur	x2, [x29, #-104]
  4220a0:	ldr	x1, [sp, #1008]
  4220a4:	bl	46e218 <ASN1_generate_nconf@plt+0x4f918>
  4220a8:	cbnz	w0, 4220b0 <ASN1_generate_nconf@plt+0x37b0>
  4220ac:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  4220b0:	ldr	x0, [sp, #5616]
  4220b4:	ldr	x1, [sp, #1008]
  4220b8:	ldr	x2, [sp, #1000]
  4220bc:	bl	46e444 <ASN1_generate_nconf@plt+0x4fb44>
  4220c0:	cbnz	w0, 4220c8 <ASN1_generate_nconf@plt+0x37c8>
  4220c4:	b	4220e0 <ASN1_generate_nconf@plt+0x37e0>
  4220c8:	ldr	x8, [sp, #1024]
  4220cc:	ldr	x0, [x8]
  4220d0:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4220d4:	add	x1, x1, #0x96a
  4220d8:	bl	4196e0 <BIO_printf@plt>
  4220dc:	str	wzr, [sp, #1420]
  4220e0:	ldr	w8, [sp, #1420]
  4220e4:	cbz	w8, 4220f4 <ASN1_generate_nconf@plt+0x37f4>
  4220e8:	ldr	x8, [sp, #1024]
  4220ec:	ldr	x0, [x8]
  4220f0:	bl	41e780 <ERR_print_errors@plt>
  4220f4:	ldur	x0, [x29, #-80]
  4220f8:	bl	41cde0 <BIO_free_all@plt>
  4220fc:	ldur	x0, [x29, #-72]
  422100:	bl	41cde0 <BIO_free_all@plt>
  422104:	ldur	x0, [x29, #-64]
  422108:	bl	41cde0 <BIO_free_all@plt>
  42210c:	ldur	x0, [x29, #-136]
  422110:	adrp	x1, 41e000 <X509_delete_ext@plt>
  422114:	add	x1, x1, #0x1e0
  422118:	bl	423c6c <ASN1_generate_nconf@plt+0x536c>
  42211c:	ldr	w8, [sp, #1464]
  422120:	cbz	w8, 422138 <ASN1_generate_nconf@plt+0x3838>
  422124:	ldur	x0, [x29, #-224]
  422128:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  42212c:	add	x1, x1, #0x85a
  422130:	mov	w2, #0x4d9                 	// #1241
  422134:	bl	41b180 <CRYPTO_free@plt>
  422138:	ldur	x0, [x29, #-48]
  42213c:	bl	41e800 <BN_free@plt>
  422140:	ldur	x0, [x29, #-40]
  422144:	bl	41e800 <BN_free@plt>
  422148:	ldur	x0, [x29, #-104]
  42214c:	bl	46e7bc <ASN1_generate_nconf@plt+0x4febc>
  422150:	ldur	x0, [x29, #-128]
  422154:	bl	423c98 <ASN1_generate_nconf@plt+0x5398>
  422158:	ldur	x0, [x29, #-56]
  42215c:	bl	41d960 <EVP_PKEY_free@plt>
  422160:	ldr	x0, [sp, #1320]
  422164:	bl	41e1e0 <X509_free@plt>
  422168:	ldur	x0, [x29, #-144]
  42216c:	bl	41cfc0 <X509_CRL_free@plt>
  422170:	ldur	x0, [x29, #-24]
  422174:	bl	419f10 <NCONF_free@plt>
  422178:	ldr	x8, [sp, #992]
  42217c:	ldr	x0, [x8]
  422180:	bl	419f10 <NCONF_free@plt>
  422184:	ldur	x0, [x29, #-32]
  422188:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  42218c:	ldr	w0, [sp, #1420]
  422190:	add	sp, sp, #0x1, lsl #12
  422194:	add	sp, sp, #0x750
  422198:	ldp	x20, x19, [sp, #64]
  42219c:	ldp	x22, x21, [sp, #48]
  4221a0:	ldp	x24, x23, [sp, #32]
  4221a4:	ldp	x28, x25, [sp, #16]
  4221a8:	ldp	x29, x30, [sp], #80
  4221ac:	ret
  4221b0:	stp	x29, x30, [sp, #-16]!
  4221b4:	mov	x29, sp
  4221b8:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  4221bc:	ldp	x29, x30, [sp], #16
  4221c0:	ret
  4221c4:	sub	sp, sp, #0x20
  4221c8:	stp	x29, x30, [sp, #16]
  4221cc:	add	x29, sp, #0x10
  4221d0:	str	x0, [sp, #8]
  4221d4:	str	x1, [sp]
  4221d8:	ldr	x0, [sp, #8]
  4221dc:	ldr	x1, [sp]
  4221e0:	bl	41cf20 <OPENSSL_sk_push@plt>
  4221e4:	ldp	x29, x30, [sp, #16]
  4221e8:	add	sp, sp, #0x20
  4221ec:	ret
  4221f0:	sub	sp, sp, #0x30
  4221f4:	stp	x29, x30, [sp, #32]
  4221f8:	add	x29, sp, #0x20
  4221fc:	stur	x0, [x29, #-8]
  422200:	str	x1, [sp, #16]
  422204:	str	x2, [sp, #8]
  422208:	ldur	x0, [x29, #-8]
  42220c:	ldr	x1, [sp, #16]
  422210:	ldr	x2, [sp, #8]
  422214:	bl	41cfe0 <NCONF_get_string@plt>
  422218:	str	x0, [sp]
  42221c:	ldr	x8, [sp]
  422220:	cbnz	x8, 422244 <ASN1_generate_nconf@plt+0x3944>
  422224:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  422228:	add	x8, x8, #0xc0
  42222c:	ldr	x0, [x8]
  422230:	ldr	x2, [sp, #16]
  422234:	ldr	x3, [sp, #8]
  422238:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  42223c:	add	x1, x1, #0xb3b
  422240:	bl	4196e0 <BIO_printf@plt>
  422244:	ldr	x0, [sp]
  422248:	ldp	x29, x30, [sp, #32]
  42224c:	add	sp, sp, #0x30
  422250:	ret
  422254:	sub	sp, sp, #0x90
  422258:	stp	x29, x30, [sp, #128]
  42225c:	add	x29, sp, #0x80
  422260:	mov	w8, #0xffffffff            	// #-1
  422264:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  422268:	add	x9, x9, #0xc0
  42226c:	stur	x0, [x29, #-8]
  422270:	stur	x1, [x29, #-16]
  422274:	str	w8, [sp, #52]
  422278:	ldur	x0, [x29, #-8]
  42227c:	str	x9, [sp, #32]
  422280:	bl	41e3c0 <strlen@plt>
  422284:	str	x0, [sp, #40]
  422288:	str	wzr, [sp, #48]
  42228c:	ldr	w8, [sp, #48]
  422290:	cmp	w8, #0x6
  422294:	b.ge	4222c4 <ASN1_generate_nconf@plt+0x39c4>  // b.tcont
  422298:	ldrsw	x8, [sp, #48]
  42229c:	mov	x9, #0x8                   	// #8
  4222a0:	mul	x8, x9, x8
  4222a4:	add	x9, sp, #0x40
  4222a8:	add	x8, x9, x8
  4222ac:	mov	x9, xzr
  4222b0:	str	x9, [x8]
  4222b4:	ldr	w8, [sp, #48]
  4222b8:	add	w8, w8, #0x1
  4222bc:	str	w8, [sp, #48]
  4222c0:	b	42228c <ASN1_generate_nconf@plt+0x398c>
  4222c4:	ldr	x8, [sp, #40]
  4222c8:	mov	x9, #0x2                   	// #2
  4222cc:	add	x8, x8, #0x2
  4222d0:	mov	w0, w8
  4222d4:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  4222d8:	add	x1, x1, #0x531
  4222dc:	str	x9, [sp, #24]
  4222e0:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  4222e4:	add	x9, sp, #0x40
  4222e8:	str	x0, [x9, #24]
  4222ec:	ldr	x9, [sp, #40]
  4222f0:	ldr	x10, [sp, #24]
  4222f4:	udiv	x11, x9, x10
  4222f8:	mul	x11, x11, x10
  4222fc:	subs	x9, x9, x11
  422300:	cbz	x9, 42234c <ASN1_generate_nconf@plt+0x3a4c>
  422304:	add	x8, sp, #0x40
  422308:	ldr	x9, [x8, #24]
  42230c:	mov	w10, #0x30                  	// #48
  422310:	strb	w10, [x9]
  422314:	ldr	x9, [x8, #24]
  422318:	add	x0, x9, #0x1
  42231c:	ldur	x1, [x29, #-8]
  422320:	ldr	x2, [sp, #40]
  422324:	str	x8, [sp, #16]
  422328:	bl	41a7b0 <memcpy@plt>
  42232c:	ldr	x8, [sp, #16]
  422330:	ldr	x9, [x8, #24]
  422334:	ldr	x11, [sp, #40]
  422338:	add	x11, x11, #0x1
  42233c:	add	x9, x9, x11
  422340:	mov	w10, #0x0                   	// #0
  422344:	strb	w10, [x9]
  422348:	b	42237c <ASN1_generate_nconf@plt+0x3a7c>
  42234c:	add	x8, sp, #0x40
  422350:	ldr	x0, [x8, #24]
  422354:	ldur	x1, [x29, #-8]
  422358:	ldr	x2, [sp, #40]
  42235c:	str	x8, [sp, #8]
  422360:	bl	41a7b0 <memcpy@plt>
  422364:	ldr	x8, [sp, #8]
  422368:	ldr	x9, [x8, #24]
  42236c:	ldr	x10, [sp, #40]
  422370:	add	x9, x9, x10
  422374:	mov	w11, #0x0                   	// #0
  422378:	strb	w11, [x9]
  42237c:	add	x8, sp, #0x40
  422380:	ldr	x0, [x8, #24]
  422384:	str	x8, [sp]
  422388:	bl	46fed0 <ASN1_generate_nconf@plt+0x515d0>
  42238c:	mov	w9, #0x1                   	// #1
  422390:	str	w9, [sp, #52]
  422394:	ldur	x8, [x29, #-16]
  422398:	ldr	x0, [x8, #8]
  42239c:	mov	w1, #0x3                   	// #3
  4223a0:	ldr	x2, [sp]
  4223a4:	bl	419cb0 <TXT_DB_get_by_index@plt>
  4223a8:	str	x0, [sp, #56]
  4223ac:	ldr	x8, [sp, #56]
  4223b0:	cbnz	x8, 4223dc <ASN1_generate_nconf@plt+0x3adc>
  4223b4:	ldr	x8, [sp, #32]
  4223b8:	ldr	x0, [x8]
  4223bc:	add	x9, sp, #0x40
  4223c0:	ldr	x2, [x9, #24]
  4223c4:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  4223c8:	add	x1, x1, #0x53d
  4223cc:	bl	4196e0 <BIO_printf@plt>
  4223d0:	mov	w10, #0xffffffff            	// #-1
  4223d4:	str	w10, [sp, #52]
  4223d8:	b	42250c <ASN1_generate_nconf@plt+0x3c0c>
  4223dc:	ldr	x8, [sp, #56]
  4223e0:	ldr	x8, [x8]
  4223e4:	ldrb	w9, [x8]
  4223e8:	cmp	w9, #0x56
  4223ec:	b.ne	42241c <ASN1_generate_nconf@plt+0x3b1c>  // b.any
  4223f0:	ldr	x8, [sp, #32]
  4223f4:	ldr	x0, [x8]
  4223f8:	add	x9, sp, #0x40
  4223fc:	ldr	x2, [x9, #24]
  422400:	ldr	x9, [sp, #56]
  422404:	ldr	x9, [x9]
  422408:	ldrb	w3, [x9]
  42240c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  422410:	add	x1, x1, #0x55b
  422414:	bl	4196e0 <BIO_printf@plt>
  422418:	b	42250c <ASN1_generate_nconf@plt+0x3c0c>
  42241c:	ldr	x8, [sp, #56]
  422420:	ldr	x8, [x8]
  422424:	ldrb	w9, [x8]
  422428:	cmp	w9, #0x52
  42242c:	b.ne	42245c <ASN1_generate_nconf@plt+0x3b5c>  // b.any
  422430:	ldr	x8, [sp, #32]
  422434:	ldr	x0, [x8]
  422438:	add	x9, sp, #0x40
  42243c:	ldr	x2, [x9, #24]
  422440:	ldr	x9, [sp, #56]
  422444:	ldr	x9, [x9]
  422448:	ldrb	w3, [x9]
  42244c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  422450:	add	x1, x1, #0x56a
  422454:	bl	4196e0 <BIO_printf@plt>
  422458:	b	42250c <ASN1_generate_nconf@plt+0x3c0c>
  42245c:	ldr	x8, [sp, #56]
  422460:	ldr	x8, [x8]
  422464:	ldrb	w9, [x8]
  422468:	cmp	w9, #0x45
  42246c:	b.ne	42249c <ASN1_generate_nconf@plt+0x3b9c>  // b.any
  422470:	ldr	x8, [sp, #32]
  422474:	ldr	x0, [x8]
  422478:	add	x9, sp, #0x40
  42247c:	ldr	x2, [x9, #24]
  422480:	ldr	x9, [sp, #56]
  422484:	ldr	x9, [x9]
  422488:	ldrb	w3, [x9]
  42248c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  422490:	add	x1, x1, #0x57b
  422494:	bl	4196e0 <BIO_printf@plt>
  422498:	b	42250c <ASN1_generate_nconf@plt+0x3c0c>
  42249c:	ldr	x8, [sp, #56]
  4224a0:	ldr	x8, [x8]
  4224a4:	ldrb	w9, [x8]
  4224a8:	cmp	w9, #0x53
  4224ac:	b.ne	4224dc <ASN1_generate_nconf@plt+0x3bdc>  // b.any
  4224b0:	ldr	x8, [sp, #32]
  4224b4:	ldr	x0, [x8]
  4224b8:	add	x9, sp, #0x40
  4224bc:	ldr	x2, [x9, #24]
  4224c0:	ldr	x9, [sp, #56]
  4224c4:	ldr	x9, [x9]
  4224c8:	ldrb	w3, [x9]
  4224cc:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  4224d0:	add	x1, x1, #0x58c
  4224d4:	bl	4196e0 <BIO_printf@plt>
  4224d8:	b	42250c <ASN1_generate_nconf@plt+0x3c0c>
  4224dc:	ldr	x8, [sp, #32]
  4224e0:	ldr	x0, [x8]
  4224e4:	add	x9, sp, #0x40
  4224e8:	ldr	x2, [x9, #24]
  4224ec:	ldr	x9, [sp, #56]
  4224f0:	ldr	x9, [x9]
  4224f4:	ldrb	w3, [x9]
  4224f8:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  4224fc:	add	x1, x1, #0x59f
  422500:	bl	4196e0 <BIO_printf@plt>
  422504:	mov	w10, #0xffffffff            	// #-1
  422508:	str	w10, [sp, #52]
  42250c:	str	wzr, [sp, #48]
  422510:	ldr	w8, [sp, #48]
  422514:	cmp	w8, #0x6
  422518:	b.ge	422554 <ASN1_generate_nconf@plt+0x3c54>  // b.tcont
  42251c:	ldrsw	x8, [sp, #48]
  422520:	mov	x9, #0x8                   	// #8
  422524:	mul	x8, x9, x8
  422528:	add	x9, sp, #0x40
  42252c:	add	x8, x9, x8
  422530:	ldr	x0, [x8]
  422534:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  422538:	add	x1, x1, #0x85a
  42253c:	mov	w2, #0x8ab                 	// #2219
  422540:	bl	41b180 <CRYPTO_free@plt>
  422544:	ldr	w8, [sp, #48]
  422548:	add	w8, w8, #0x1
  42254c:	str	w8, [sp, #48]
  422550:	b	422510 <ASN1_generate_nconf@plt+0x3c10>
  422554:	ldr	w0, [sp, #52]
  422558:	ldp	x29, x30, [sp, #128]
  42255c:	add	sp, sp, #0x90
  422560:	ret
  422564:	sub	sp, sp, #0x20
  422568:	stp	x29, x30, [sp, #16]
  42256c:	add	x29, sp, #0x10
  422570:	str	x0, [sp, #8]
  422574:	ldr	x0, [sp, #8]
  422578:	bl	41df60 <OPENSSL_sk_num@plt>
  42257c:	ldp	x29, x30, [sp, #16]
  422580:	add	sp, sp, #0x20
  422584:	ret
  422588:	sub	sp, sp, #0x20
  42258c:	stp	x29, x30, [sp, #16]
  422590:	add	x29, sp, #0x10
  422594:	str	x0, [sp, #8]
  422598:	str	w1, [sp, #4]
  42259c:	ldr	x0, [sp, #8]
  4225a0:	ldr	w1, [sp, #4]
  4225a4:	bl	4195d0 <OPENSSL_sk_value@plt>
  4225a8:	ldp	x29, x30, [sp, #16]
  4225ac:	add	sp, sp, #0x20
  4225b0:	ret
  4225b4:	sub	sp, sp, #0x60
  4225b8:	stp	x29, x30, [sp, #80]
  4225bc:	add	x29, sp, #0x50
  4225c0:	mov	x8, xzr
  4225c4:	mov	w9, #0xffffffff            	// #-1
  4225c8:	sub	x10, x29, #0x1c
  4225cc:	add	x2, sp, #0x20
  4225d0:	add	x3, sp, #0x18
  4225d4:	add	x11, sp, #0x8
  4225d8:	stur	x0, [x29, #-8]
  4225dc:	stur	x1, [x29, #-16]
  4225e0:	stur	x8, [x29, #-24]
  4225e4:	stur	w9, [x29, #-28]
  4225e8:	stur	wzr, [x29, #-36]
  4225ec:	str	x8, [sp, #32]
  4225f0:	str	x8, [sp, #24]
  4225f4:	str	x8, [sp, #16]
  4225f8:	str	x8, [sp, #8]
  4225fc:	ldur	x4, [x29, #-16]
  422600:	mov	x0, x11
  422604:	mov	x1, x10
  422608:	bl	423cbc <ASN1_generate_nconf@plt+0x53bc>
  42260c:	stur	w0, [x29, #-32]
  422610:	ldur	w9, [x29, #-32]
  422614:	cbnz	w9, 42261c <ASN1_generate_nconf@plt+0x3d1c>
  422618:	b	422730 <ASN1_generate_nconf@plt+0x3e30>
  42261c:	ldur	x8, [x29, #-8]
  422620:	cbz	x8, 422638 <ASN1_generate_nconf@plt+0x3d38>
  422624:	ldur	x0, [x29, #-8]
  422628:	ldr	x1, [sp, #8]
  42262c:	bl	41d850 <X509_REVOKED_set_revocationDate@plt>
  422630:	cbnz	w0, 422638 <ASN1_generate_nconf@plt+0x3d38>
  422634:	b	422730 <ASN1_generate_nconf@plt+0x3e30>
  422638:	ldur	x8, [x29, #-8]
  42263c:	cbz	x8, 42269c <ASN1_generate_nconf@plt+0x3d9c>
  422640:	ldur	w8, [x29, #-28]
  422644:	mov	w9, #0xffffffff            	// #-1
  422648:	cmp	w8, w9
  42264c:	b.eq	42269c <ASN1_generate_nconf@plt+0x3d9c>  // b.none
  422650:	bl	41c8e0 <ASN1_ENUMERATED_new@plt>
  422654:	str	x0, [sp, #16]
  422658:	ldr	x8, [sp, #16]
  42265c:	cbz	x8, 422670 <ASN1_generate_nconf@plt+0x3d70>
  422660:	ldr	x0, [sp, #16]
  422664:	ldursw	x1, [x29, #-28]
  422668:	bl	41c4e0 <ASN1_ENUMERATED_set@plt>
  42266c:	cbnz	w0, 422674 <ASN1_generate_nconf@plt+0x3d74>
  422670:	b	422730 <ASN1_generate_nconf@plt+0x3e30>
  422674:	ldur	x0, [x29, #-8]
  422678:	ldr	x2, [sp, #16]
  42267c:	mov	w1, #0x8d                  	// #141
  422680:	mov	w8, wzr
  422684:	mov	w3, w8
  422688:	mov	x9, xzr
  42268c:	mov	x4, x9
  422690:	bl	41b950 <X509_REVOKED_add1_ext_i2d@plt>
  422694:	cbnz	w0, 42269c <ASN1_generate_nconf@plt+0x3d9c>
  422698:	b	422730 <ASN1_generate_nconf@plt+0x3e30>
  42269c:	ldur	x8, [x29, #-8]
  4226a0:	cbz	x8, 4226d4 <ASN1_generate_nconf@plt+0x3dd4>
  4226a4:	ldr	x8, [sp, #24]
  4226a8:	cbz	x8, 4226d4 <ASN1_generate_nconf@plt+0x3dd4>
  4226ac:	ldur	x0, [x29, #-8]
  4226b0:	ldr	x2, [sp, #24]
  4226b4:	mov	w1, #0x8e                  	// #142
  4226b8:	mov	w8, wzr
  4226bc:	mov	w3, w8
  4226c0:	mov	x9, xzr
  4226c4:	mov	x4, x9
  4226c8:	bl	41b950 <X509_REVOKED_add1_ext_i2d@plt>
  4226cc:	cbnz	w0, 4226d4 <ASN1_generate_nconf@plt+0x3dd4>
  4226d0:	b	422730 <ASN1_generate_nconf@plt+0x3e30>
  4226d4:	ldur	x8, [x29, #-8]
  4226d8:	cbz	x8, 42270c <ASN1_generate_nconf@plt+0x3e0c>
  4226dc:	ldr	x8, [sp, #32]
  4226e0:	cbz	x8, 42270c <ASN1_generate_nconf@plt+0x3e0c>
  4226e4:	ldur	x0, [x29, #-8]
  4226e8:	ldr	x2, [sp, #32]
  4226ec:	mov	w1, #0x1ae                 	// #430
  4226f0:	mov	w8, wzr
  4226f4:	mov	w3, w8
  4226f8:	mov	x9, xzr
  4226fc:	mov	x4, x9
  422700:	bl	41b950 <X509_REVOKED_add1_ext_i2d@plt>
  422704:	cbnz	w0, 42270c <ASN1_generate_nconf@plt+0x3e0c>
  422708:	b	422730 <ASN1_generate_nconf@plt+0x3e30>
  42270c:	ldur	w8, [x29, #-28]
  422710:	mov	w9, #0xffffffff            	// #-1
  422714:	cmp	w8, w9
  422718:	b.eq	422728 <ASN1_generate_nconf@plt+0x3e28>  // b.none
  42271c:	mov	w8, #0x2                   	// #2
  422720:	stur	w8, [x29, #-36]
  422724:	b	422730 <ASN1_generate_nconf@plt+0x3e30>
  422728:	mov	w8, #0x1                   	// #1
  42272c:	stur	w8, [x29, #-36]
  422730:	ldur	x0, [x29, #-24]
  422734:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  422738:	add	x1, x1, #0x85a
  42273c:	mov	w2, #0x98f                 	// #2447
  422740:	bl	41b180 <CRYPTO_free@plt>
  422744:	ldr	x0, [sp, #32]
  422748:	bl	41d4b0 <ASN1_OBJECT_free@plt>
  42274c:	ldr	x0, [sp, #24]
  422750:	bl	41c5c0 <ASN1_GENERALIZEDTIME_free@plt>
  422754:	ldr	x0, [sp, #16]
  422758:	bl	41cdb0 <ASN1_ENUMERATED_free@plt>
  42275c:	ldr	x0, [sp, #8]
  422760:	bl	419a50 <ASN1_TIME_free@plt>
  422764:	ldur	w0, [x29, #-36]
  422768:	ldp	x29, x30, [sp, #80]
  42276c:	add	sp, sp, #0x60
  422770:	ret
  422774:	sub	sp, sp, #0x20
  422778:	stp	x29, x30, [sp, #16]
  42277c:	add	x29, sp, #0x10
  422780:	mov	x8, xzr
  422784:	str	x0, [sp, #8]
  422788:	ldr	x1, [sp, #8]
  42278c:	mov	x0, x8
  422790:	bl	41a080 <ASN1_TIME_set_string@plt>
  422794:	ldp	x29, x30, [sp, #16]
  422798:	add	sp, sp, #0x20
  42279c:	ret
  4227a0:	sub	sp, sp, #0x50
  4227a4:	stp	x29, x30, [sp, #64]
  4227a8:	add	x29, sp, #0x40
  4227ac:	mov	x8, xzr
  4227b0:	stur	x0, [x29, #-16]
  4227b4:	stur	x8, [x29, #-24]
  4227b8:	str	wzr, [sp, #32]
  4227bc:	bl	41d6c0 <ASN1_UTCTIME_new@plt>
  4227c0:	stur	x0, [x29, #-24]
  4227c4:	ldur	x8, [x29, #-24]
  4227c8:	cbnz	x8, 4227d8 <ASN1_generate_nconf@plt+0x3ed8>
  4227cc:	mov	w8, #0xffffffff            	// #-1
  4227d0:	stur	w8, [x29, #-4]
  4227d4:	b	422a10 <ASN1_generate_nconf@plt+0x4110>
  4227d8:	ldur	x0, [x29, #-24]
  4227dc:	mov	x8, xzr
  4227e0:	mov	x1, x8
  4227e4:	bl	41b6d0 <X509_gmtime_adj@plt>
  4227e8:	cbnz	x0, 422800 <ASN1_generate_nconf@plt+0x3f00>
  4227ec:	ldur	x0, [x29, #-24]
  4227f0:	bl	41b5a0 <ASN1_UTCTIME_free@plt>
  4227f4:	mov	w8, #0xffffffff            	// #-1
  4227f8:	stur	w8, [x29, #-4]
  4227fc:	b	422a10 <ASN1_generate_nconf@plt+0x4110>
  422800:	ldur	x8, [x29, #-24]
  422804:	ldr	w9, [x8]
  422808:	add	w0, w9, #0x1
  42280c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  422810:	add	x1, x1, #0x5b1
  422814:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  422818:	str	x0, [sp, #8]
  42281c:	ldr	x0, [sp, #8]
  422820:	ldur	x8, [x29, #-24]
  422824:	ldr	x1, [x8, #8]
  422828:	ldur	x8, [x29, #-24]
  42282c:	ldrsw	x2, [x8]
  422830:	bl	41a7b0 <memcpy@plt>
  422834:	ldr	x8, [sp, #8]
  422838:	ldur	x10, [x29, #-24]
  42283c:	ldrsw	x10, [x10]
  422840:	add	x8, x8, x10
  422844:	mov	w9, #0x0                   	// #0
  422848:	strb	w9, [x8]
  42284c:	ldr	x0, [sp, #8]
  422850:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  422854:	add	x1, x1, #0x5bd
  422858:	mov	x2, #0x2                   	// #2
  42285c:	bl	41b3f0 <strncmp@plt>
  422860:	cmp	w0, #0x0
  422864:	cset	w9, gt
  422868:	tbnz	w9, #0, 422878 <ASN1_generate_nconf@plt+0x3f78>
  42286c:	mov	w8, #0x1                   	// #1
  422870:	str	w8, [sp, #24]
  422874:	b	42287c <ASN1_generate_nconf@plt+0x3f7c>
  422878:	str	wzr, [sp, #24]
  42287c:	stur	wzr, [x29, #-28]
  422880:	ldur	w8, [x29, #-28]
  422884:	ldur	x9, [x29, #-16]
  422888:	ldr	x9, [x9, #8]
  42288c:	ldr	x0, [x9, #8]
  422890:	str	w8, [sp, #4]
  422894:	bl	422564 <ASN1_generate_nconf@plt+0x3c64>
  422898:	ldr	w8, [sp, #4]
  42289c:	cmp	w8, w0
  4228a0:	b.ge	4229ec <ASN1_generate_nconf@plt+0x40ec>  // b.tcont
  4228a4:	ldur	x8, [x29, #-16]
  4228a8:	ldr	x8, [x8, #8]
  4228ac:	ldr	x0, [x8, #8]
  4228b0:	ldur	w1, [x29, #-28]
  4228b4:	bl	422588 <ASN1_generate_nconf@plt+0x3c88>
  4228b8:	str	x0, [sp, #16]
  4228bc:	ldr	x8, [sp, #16]
  4228c0:	ldr	x8, [x8]
  4228c4:	ldrb	w9, [x8]
  4228c8:	cmp	w9, #0x56
  4228cc:	b.ne	4229dc <ASN1_generate_nconf@plt+0x40dc>  // b.any
  4228d0:	ldr	x8, [sp, #16]
  4228d4:	ldr	x0, [x8, #8]
  4228d8:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  4228dc:	add	x1, x1, #0x5bd
  4228e0:	mov	x2, #0x2                   	// #2
  4228e4:	bl	41b3f0 <strncmp@plt>
  4228e8:	cmp	w0, #0x0
  4228ec:	cset	w9, gt
  4228f0:	tbnz	w9, #0, 422900 <ASN1_generate_nconf@plt+0x4000>
  4228f4:	mov	w8, #0x1                   	// #1
  4228f8:	str	w8, [sp, #28]
  4228fc:	b	422904 <ASN1_generate_nconf@plt+0x4004>
  422900:	str	wzr, [sp, #28]
  422904:	ldr	w8, [sp, #28]
  422908:	ldr	w9, [sp, #24]
  42290c:	cmp	w8, w9
  422910:	b.ne	422980 <ASN1_generate_nconf@plt+0x4080>  // b.any
  422914:	ldr	x8, [sp, #16]
  422918:	ldr	x0, [x8, #8]
  42291c:	ldr	x1, [sp, #8]
  422920:	bl	41d200 <strcmp@plt>
  422924:	cmp	w0, #0x0
  422928:	cset	w9, gt
  42292c:	tbnz	w9, #0, 42297c <ASN1_generate_nconf@plt+0x407c>
  422930:	ldr	x8, [sp, #16]
  422934:	ldr	x8, [x8]
  422938:	mov	w9, #0x45                  	// #69
  42293c:	strb	w9, [x8]
  422940:	ldr	x8, [sp, #16]
  422944:	ldr	x8, [x8]
  422948:	mov	w9, #0x0                   	// #0
  42294c:	strb	w9, [x8, #1]
  422950:	ldr	w9, [sp, #32]
  422954:	add	w9, w9, #0x1
  422958:	str	w9, [sp, #32]
  42295c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  422960:	add	x8, x8, #0xc0
  422964:	ldr	x0, [x8]
  422968:	ldr	x8, [sp, #16]
  42296c:	ldr	x2, [x8, #24]
  422970:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  422974:	add	x1, x1, #0x5c0
  422978:	bl	4196e0 <BIO_printf@plt>
  42297c:	b	4229dc <ASN1_generate_nconf@plt+0x40dc>
  422980:	ldr	w8, [sp, #28]
  422984:	ldr	w9, [sp, #24]
  422988:	cmp	w8, w9
  42298c:	b.ge	4229dc <ASN1_generate_nconf@plt+0x40dc>  // b.tcont
  422990:	ldr	x8, [sp, #16]
  422994:	ldr	x8, [x8]
  422998:	mov	w9, #0x45                  	// #69
  42299c:	strb	w9, [x8]
  4229a0:	ldr	x8, [sp, #16]
  4229a4:	ldr	x8, [x8]
  4229a8:	mov	w9, #0x0                   	// #0
  4229ac:	strb	w9, [x8, #1]
  4229b0:	ldr	w9, [sp, #32]
  4229b4:	add	w9, w9, #0x1
  4229b8:	str	w9, [sp, #32]
  4229bc:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4229c0:	add	x8, x8, #0xc0
  4229c4:	ldr	x0, [x8]
  4229c8:	ldr	x8, [sp, #16]
  4229cc:	ldr	x2, [x8, #24]
  4229d0:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  4229d4:	add	x1, x1, #0x5c0
  4229d8:	bl	4196e0 <BIO_printf@plt>
  4229dc:	ldur	w8, [x29, #-28]
  4229e0:	add	w8, w8, #0x1
  4229e4:	stur	w8, [x29, #-28]
  4229e8:	b	422880 <ASN1_generate_nconf@plt+0x3f80>
  4229ec:	ldur	x0, [x29, #-24]
  4229f0:	bl	41b5a0 <ASN1_UTCTIME_free@plt>
  4229f4:	ldr	x0, [sp, #8]
  4229f8:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4229fc:	add	x1, x1, #0x85a
  422a00:	mov	w2, #0x8e9                 	// #2281
  422a04:	bl	41b180 <CRYPTO_free@plt>
  422a08:	ldr	w8, [sp, #32]
  422a0c:	stur	w8, [x29, #-4]
  422a10:	ldur	w0, [x29, #-4]
  422a14:	ldp	x29, x30, [sp, #64]
  422a18:	add	sp, sp, #0x50
  422a1c:	ret
  422a20:	stp	x29, x30, [sp, #-16]!
  422a24:	mov	x29, sp
  422a28:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  422a2c:	ldp	x29, x30, [sp], #16
  422a30:	ret
  422a34:	stp	x29, x30, [sp, #-96]!
  422a38:	stp	x28, x27, [sp, #16]
  422a3c:	stp	x26, x25, [sp, #32]
  422a40:	stp	x24, x23, [sp, #48]
  422a44:	stp	x22, x21, [sp, #64]
  422a48:	stp	x20, x19, [sp, #80]
  422a4c:	mov	x29, sp
  422a50:	sub	sp, sp, #0x1b0
  422a54:	sub	x8, x29, #0x88
  422a58:	ldr	x9, [x29, #96]
  422a5c:	ldr	x10, [x29, #104]
  422a60:	ldr	x11, [x29, #112]
  422a64:	ldr	w12, [x29, #120]
  422a68:	ldr	w13, [x29, #128]
  422a6c:	ldr	x14, [x29, #136]
  422a70:	ldr	x15, [x29, #144]
  422a74:	ldr	x16, [x29, #152]
  422a78:	ldr	x17, [x29, #160]
  422a7c:	ldr	x18, [x29, #168]
  422a80:	ldr	w19, [x29, #176]
  422a84:	ldr	x20, [x29, #184]
  422a88:	ldr	x21, [x29, #192]
  422a8c:	ldr	w22, [x29, #200]
  422a90:	ldr	w23, [x29, #208]
  422a94:	mov	x24, xzr
  422a98:	mov	w25, #0xffffffff            	// #-1
  422a9c:	adrp	x26, 4b1000 <stdin@@GLIBC_2.17+0x10>
  422aa0:	add	x26, x26, #0xc0
  422aa4:	add	x27, sp, #0xa0
  422aa8:	str	x0, [x8, #128]
  422aac:	str	x1, [x8, #120]
  422ab0:	str	x2, [x8, #112]
  422ab4:	str	x3, [x8, #104]
  422ab8:	str	x4, [x8, #96]
  422abc:	str	x5, [x8, #88]
  422ac0:	str	x6, [x8, #80]
  422ac4:	str	x7, [x8, #72]
  422ac8:	str	x9, [x8, #64]
  422acc:	str	x10, [x8, #56]
  422ad0:	str	x11, [x8, #48]
  422ad4:	stur	w12, [x29, #-92]
  422ad8:	stur	w13, [x29, #-96]
  422adc:	str	x14, [x8, #32]
  422ae0:	str	x15, [x8, #24]
  422ae4:	str	x16, [x8, #16]
  422ae8:	str	x17, [x8, #8]
  422aec:	str	x18, [x8]
  422af0:	stur	w19, [x29, #-140]
  422af4:	stur	x20, [x29, #-152]
  422af8:	stur	x21, [x29, #-160]
  422afc:	stur	w22, [x29, #-164]
  422b00:	stur	w23, [x29, #-168]
  422b04:	stur	x24, [x29, #-176]
  422b08:	stur	x24, [x29, #-184]
  422b0c:	stur	x24, [x29, #-192]
  422b10:	stur	x24, [x29, #-200]
  422b14:	stur	x24, [x29, #-208]
  422b18:	str	x24, [sp, #200]
  422b1c:	str	x24, [sp, #192]
  422b20:	str	x24, [sp, #184]
  422b24:	str	w25, [sp, #180]
  422b28:	ldr	x1, [x8, #120]
  422b2c:	mov	x0, x24
  422b30:	mov	x2, x27
  422b34:	str	x8, [sp, #144]
  422b38:	str	x26, [sp, #136]
  422b3c:	bl	41b1e0 <CONF_load@plt>
  422b40:	stur	x0, [x29, #-184]
  422b44:	ldur	x8, [x29, #-184]
  422b48:	cbnz	x8, 422b80 <ASN1_generate_nconf@plt+0x4280>
  422b4c:	ldr	x8, [sp, #136]
  422b50:	ldr	x0, [x8]
  422b54:	ldr	x2, [sp, #160]
  422b58:	ldr	x9, [sp, #144]
  422b5c:	ldr	x3, [x9, #120]
  422b60:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  422b64:	add	x1, x1, #0x2af
  422b68:	bl	4196e0 <BIO_printf@plt>
  422b6c:	ldr	x8, [sp, #136]
  422b70:	ldr	x9, [x8]
  422b74:	mov	x0, x9
  422b78:	bl	41e780 <ERR_print_errors@plt>
  422b7c:	b	422f2c <ASN1_generate_nconf@plt+0x462c>
  422b80:	ldur	x0, [x29, #-184]
  422b84:	adrp	x1, 48b000 <ASN1_generate_nconf@plt+0x6c700>
  422b88:	add	x1, x1, #0x613
  422b8c:	bl	41c010 <CONF_get_section@plt>
  422b90:	stur	x0, [x29, #-176]
  422b94:	ldur	x0, [x29, #-176]
  422b98:	bl	425640 <ASN1_generate_nconf@plt+0x6d40>
  422b9c:	cbnz	w0, 422bc0 <ASN1_generate_nconf@plt+0x42c0>
  422ba0:	ldr	x8, [sp, #136]
  422ba4:	ldr	x0, [x8]
  422ba8:	ldr	x9, [sp, #144]
  422bac:	ldr	x2, [x9, #120]
  422bb0:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  422bb4:	add	x1, x1, #0x2c8
  422bb8:	bl	4196e0 <BIO_printf@plt>
  422bbc:	b	422f2c <ASN1_generate_nconf@plt+0x462c>
  422bc0:	bl	41db80 <X509_REQ_new@plt>
  422bc4:	stur	x0, [x29, #-192]
  422bc8:	ldur	x8, [x29, #-192]
  422bcc:	cbnz	x8, 422be0 <ASN1_generate_nconf@plt+0x42e0>
  422bd0:	ldr	x8, [sp, #136]
  422bd4:	ldr	x0, [x8]
  422bd8:	bl	41e780 <ERR_print_errors@plt>
  422bdc:	b	422f2c <ASN1_generate_nconf@plt+0x462c>
  422be0:	ldur	x0, [x29, #-192]
  422be4:	bl	41b510 <X509_REQ_get_subject_name@plt>
  422be8:	str	x0, [sp, #192]
  422bec:	str	wzr, [sp, #176]
  422bf0:	ldur	x0, [x29, #-176]
  422bf4:	bl	425640 <ASN1_generate_nconf@plt+0x6d40>
  422bf8:	ldr	w8, [sp, #176]
  422bfc:	cmp	w0, w8
  422c00:	b.gt	422c08 <ASN1_generate_nconf@plt+0x4308>
  422c04:	b	422d60 <ASN1_generate_nconf@plt+0x4460>
  422c08:	ldur	x0, [x29, #-176]
  422c0c:	ldr	w1, [sp, #176]
  422c10:	bl	425664 <ASN1_generate_nconf@plt+0x6d64>
  422c14:	stur	x0, [x29, #-200]
  422c18:	ldur	x8, [x29, #-200]
  422c1c:	ldr	x8, [x8, #8]
  422c20:	str	x8, [sp, #216]
  422c24:	ldur	x8, [x29, #-200]
  422c28:	ldr	x8, [x8, #8]
  422c2c:	str	x8, [sp, #208]
  422c30:	ldr	x8, [sp, #208]
  422c34:	ldrb	w9, [x8]
  422c38:	cbz	w9, 422ca0 <ASN1_generate_nconf@plt+0x43a0>
  422c3c:	ldr	x8, [sp, #208]
  422c40:	ldrb	w9, [x8]
  422c44:	cmp	w9, #0x3a
  422c48:	b.eq	422c6c <ASN1_generate_nconf@plt+0x436c>  // b.none
  422c4c:	ldr	x8, [sp, #208]
  422c50:	ldrb	w9, [x8]
  422c54:	cmp	w9, #0x2c
  422c58:	b.eq	422c6c <ASN1_generate_nconf@plt+0x436c>  // b.none
  422c5c:	ldr	x8, [sp, #208]
  422c60:	ldrb	w9, [x8]
  422c64:	cmp	w9, #0x2e
  422c68:	b.ne	422c90 <ASN1_generate_nconf@plt+0x4390>  // b.any
  422c6c:	ldr	x8, [sp, #208]
  422c70:	add	x8, x8, #0x1
  422c74:	str	x8, [sp, #208]
  422c78:	ldr	x8, [sp, #208]
  422c7c:	ldrb	w9, [x8]
  422c80:	cbz	w9, 422c8c <ASN1_generate_nconf@plt+0x438c>
  422c84:	ldr	x8, [sp, #208]
  422c88:	str	x8, [sp, #216]
  422c8c:	b	422ca0 <ASN1_generate_nconf@plt+0x43a0>
  422c90:	ldr	x8, [sp, #208]
  422c94:	add	x8, x8, #0x1
  422c98:	str	x8, [sp, #208]
  422c9c:	b	422c30 <ASN1_generate_nconf@plt+0x4330>
  422ca0:	ldur	x8, [x29, #-200]
  422ca4:	ldr	x8, [x8, #16]
  422ca8:	str	x8, [sp, #208]
  422cac:	ldr	x0, [sp, #216]
  422cb0:	bl	41bad0 <OBJ_txt2nid@plt>
  422cb4:	str	w0, [sp, #156]
  422cb8:	cbnz	w0, 422d18 <ASN1_generate_nconf@plt+0x4418>
  422cbc:	ldr	x0, [sp, #216]
  422cc0:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  422cc4:	add	x1, x1, #0xe27
  422cc8:	bl	41d200 <strcmp@plt>
  422ccc:	cbnz	w0, 422d14 <ASN1_generate_nconf@plt+0x4414>
  422cd0:	ldur	x8, [x29, #-200]
  422cd4:	ldr	x0, [x8, #16]
  422cd8:	mov	w1, #0xffffffff            	// #-1
  422cdc:	bl	41aec0 <NETSCAPE_SPKI_b64_decode@plt>
  422ce0:	stur	x0, [x29, #-208]
  422ce4:	ldur	x8, [x29, #-208]
  422ce8:	cbnz	x8, 422d14 <ASN1_generate_nconf@plt+0x4414>
  422cec:	ldr	x8, [sp, #136]
  422cf0:	ldr	x0, [x8]
  422cf4:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  422cf8:	add	x1, x1, #0x2e9
  422cfc:	bl	4196e0 <BIO_printf@plt>
  422d00:	ldr	x8, [sp, #136]
  422d04:	ldr	x9, [x8]
  422d08:	mov	x0, x9
  422d0c:	bl	41e780 <ERR_print_errors@plt>
  422d10:	b	422f2c <ASN1_generate_nconf@plt+0x462c>
  422d14:	b	422d50 <ASN1_generate_nconf@plt+0x4450>
  422d18:	ldr	x0, [sp, #192]
  422d1c:	ldr	w1, [sp, #156]
  422d20:	ldr	x8, [sp, #144]
  422d24:	ldr	x9, [x8, #48]
  422d28:	ldr	x3, [sp, #208]
  422d2c:	mov	w2, w9
  422d30:	mov	w9, #0xffffffff            	// #-1
  422d34:	mov	w4, w9
  422d38:	mov	w5, w9
  422d3c:	mov	w9, wzr
  422d40:	mov	w6, w9
  422d44:	bl	41b270 <X509_NAME_add_entry_by_NID@plt>
  422d48:	cbnz	w0, 422d50 <ASN1_generate_nconf@plt+0x4450>
  422d4c:	b	422f2c <ASN1_generate_nconf@plt+0x462c>
  422d50:	ldr	w8, [sp, #176]
  422d54:	add	w8, w8, #0x1
  422d58:	str	w8, [sp, #176]
  422d5c:	b	422bf0 <ASN1_generate_nconf@plt+0x42f0>
  422d60:	ldur	x8, [x29, #-208]
  422d64:	cbnz	x8, 422d88 <ASN1_generate_nconf@plt+0x4488>
  422d68:	ldr	x8, [sp, #136]
  422d6c:	ldr	x0, [x8]
  422d70:	ldr	x9, [sp, #144]
  422d74:	ldr	x2, [x9, #120]
  422d78:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  422d7c:	add	x1, x1, #0x312
  422d80:	bl	4196e0 <BIO_printf@plt>
  422d84:	b	422f2c <ASN1_generate_nconf@plt+0x462c>
  422d88:	ldr	x8, [sp, #136]
  422d8c:	ldr	x0, [x8]
  422d90:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  422d94:	add	x1, x1, #0x33c
  422d98:	bl	4196e0 <BIO_printf@plt>
  422d9c:	ldur	x8, [x29, #-208]
  422da0:	mov	x0, x8
  422da4:	bl	41ae20 <NETSCAPE_SPKI_get_pubkey@plt>
  422da8:	str	x0, [sp, #200]
  422dac:	cbnz	x0, 422dc8 <ASN1_generate_nconf@plt+0x44c8>
  422db0:	ldr	x8, [sp, #136]
  422db4:	ldr	x0, [x8]
  422db8:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  422dbc:	add	x1, x1, #0x370
  422dc0:	bl	4196e0 <BIO_printf@plt>
  422dc4:	b	422f2c <ASN1_generate_nconf@plt+0x462c>
  422dc8:	ldur	x0, [x29, #-208]
  422dcc:	ldr	x1, [sp, #200]
  422dd0:	bl	41c080 <NETSCAPE_SPKI_verify@plt>
  422dd4:	str	w0, [sp, #172]
  422dd8:	ldr	w8, [sp, #172]
  422ddc:	cmp	w8, #0x0
  422de0:	cset	w8, gt
  422de4:	tbnz	w8, #0, 422e08 <ASN1_generate_nconf@plt+0x4508>
  422de8:	ldr	x0, [sp, #200]
  422dec:	bl	41d960 <EVP_PKEY_free@plt>
  422df0:	ldr	x8, [sp, #136]
  422df4:	ldr	x0, [x8]
  422df8:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  422dfc:	add	x1, x1, #0x392
  422e00:	bl	4196e0 <BIO_printf@plt>
  422e04:	b	422f2c <ASN1_generate_nconf@plt+0x462c>
  422e08:	ldr	x8, [sp, #136]
  422e0c:	ldr	x0, [x8]
  422e10:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  422e14:	add	x1, x1, #0xc5c
  422e18:	bl	4196e0 <BIO_printf@plt>
  422e1c:	ldur	x8, [x29, #-192]
  422e20:	ldr	x1, [sp, #200]
  422e24:	mov	x0, x8
  422e28:	bl	41c430 <X509_REQ_set_pubkey@plt>
  422e2c:	ldr	x8, [sp, #200]
  422e30:	mov	x0, x8
  422e34:	bl	41d960 <EVP_PKEY_free@plt>
  422e38:	ldr	x8, [sp, #144]
  422e3c:	ldr	x0, [x8, #128]
  422e40:	ldr	x1, [x8, #112]
  422e44:	ldr	x2, [x8, #104]
  422e48:	ldr	x3, [x8, #96]
  422e4c:	ldr	x4, [x8, #88]
  422e50:	ldr	x5, [x8, #80]
  422e54:	ldr	x6, [x8, #72]
  422e58:	ldr	x7, [x8, #64]
  422e5c:	ldr	x9, [x8, #56]
  422e60:	ldr	x10, [x8, #48]
  422e64:	ldur	w11, [x29, #-92]
  422e68:	ldur	w12, [x29, #-96]
  422e6c:	ldr	x13, [x8, #32]
  422e70:	ldr	x14, [x8, #24]
  422e74:	ldr	x15, [x8, #16]
  422e78:	ldur	w16, [x29, #-140]
  422e7c:	ldur	x17, [x29, #-192]
  422e80:	ldr	x18, [x8, #8]
  422e84:	ldr	x19, [x8]
  422e88:	ldur	x20, [x29, #-152]
  422e8c:	ldur	x21, [x29, #-160]
  422e90:	ldur	w22, [x29, #-164]
  422e94:	ldur	w23, [x29, #-168]
  422e98:	mov	x24, sp
  422e9c:	str	x9, [x24]
  422ea0:	mov	x9, sp
  422ea4:	str	x10, [x9, #8]
  422ea8:	mov	x9, sp
  422eac:	str	w11, [x9, #16]
  422eb0:	mov	x9, sp
  422eb4:	str	w12, [x9, #24]
  422eb8:	mov	x9, sp
  422ebc:	str	x13, [x9, #32]
  422ec0:	mov	x9, sp
  422ec4:	str	x14, [x9, #40]
  422ec8:	mov	x9, sp
  422ecc:	str	x15, [x9, #48]
  422ed0:	mov	x9, sp
  422ed4:	mov	w11, #0x1                   	// #1
  422ed8:	str	w11, [x9, #56]
  422edc:	mov	x9, sp
  422ee0:	str	w16, [x9, #64]
  422ee4:	mov	x9, sp
  422ee8:	str	x17, [x9, #72]
  422eec:	mov	x9, sp
  422ef0:	str	x18, [x9, #80]
  422ef4:	mov	x9, sp
  422ef8:	str	x19, [x9, #88]
  422efc:	mov	x9, sp
  422f00:	str	x20, [x9, #96]
  422f04:	mov	x9, sp
  422f08:	str	x21, [x9, #104]
  422f0c:	mov	x9, sp
  422f10:	str	w22, [x9, #112]
  422f14:	mov	x9, sp
  422f18:	str	w23, [x9, #120]
  422f1c:	mov	x9, sp
  422f20:	str	wzr, [x9, #128]
  422f24:	bl	424068 <ASN1_generate_nconf@plt+0x5768>
  422f28:	str	w0, [sp, #180]
  422f2c:	ldur	x0, [x29, #-192]
  422f30:	bl	41b890 <X509_REQ_free@plt>
  422f34:	ldur	x0, [x29, #-184]
  422f38:	bl	41ccb0 <CONF_free@plt>
  422f3c:	ldur	x0, [x29, #-208]
  422f40:	bl	41c090 <NETSCAPE_SPKI_free@plt>
  422f44:	ldr	x0, [sp, #184]
  422f48:	bl	41d570 <X509_NAME_ENTRY_free@plt>
  422f4c:	ldr	w0, [sp, #180]
  422f50:	add	sp, sp, #0x1b0
  422f54:	ldp	x20, x19, [sp, #80]
  422f58:	ldp	x22, x21, [sp, #64]
  422f5c:	ldp	x24, x23, [sp, #48]
  422f60:	ldp	x26, x25, [sp, #32]
  422f64:	ldp	x28, x27, [sp, #16]
  422f68:	ldp	x29, x30, [sp], #96
  422f6c:	ret
  422f70:	sub	sp, sp, #0x20
  422f74:	stp	x29, x30, [sp, #16]
  422f78:	add	x29, sp, #0x10
  422f7c:	str	x0, [sp, #8]
  422f80:	str	x1, [sp]
  422f84:	ldr	x0, [sp, #8]
  422f88:	ldr	x1, [sp]
  422f8c:	bl	41cf20 <OPENSSL_sk_push@plt>
  422f90:	ldp	x29, x30, [sp, #16]
  422f94:	add	sp, sp, #0x20
  422f98:	ret
  422f9c:	sub	sp, sp, #0x1c0
  422fa0:	stp	x29, x30, [sp, #352]
  422fa4:	stp	x28, x27, [sp, #368]
  422fa8:	stp	x26, x25, [sp, #384]
  422fac:	stp	x24, x23, [sp, #400]
  422fb0:	stp	x22, x21, [sp, #416]
  422fb4:	stp	x20, x19, [sp, #432]
  422fb8:	add	x29, sp, #0x160
  422fbc:	ldr	x8, [x29, #96]
  422fc0:	ldr	x9, [x29, #104]
  422fc4:	ldr	x10, [x29, #112]
  422fc8:	ldr	w11, [x29, #120]
  422fcc:	ldr	w12, [x29, #128]
  422fd0:	ldr	x13, [x29, #136]
  422fd4:	ldr	x14, [x29, #144]
  422fd8:	ldr	x15, [x29, #152]
  422fdc:	ldr	w16, [x29, #160]
  422fe0:	ldr	x17, [x29, #168]
  422fe4:	ldr	x18, [x29, #176]
  422fe8:	ldr	w19, [x29, #184]
  422fec:	ldr	x20, [x29, #192]
  422ff0:	ldr	x21, [x29, #200]
  422ff4:	ldr	w22, [x29, #208]
  422ff8:	ldr	w23, [x29, #216]
  422ffc:	mov	x24, xzr
  423000:	mov	w25, #0xffffffff            	// #-1
  423004:	mov	w26, #0x8005                	// #32773
  423008:	adrp	x27, 4b1000 <stdin@@GLIBC_2.17+0x10>
  42300c:	add	x27, x27, #0xc0
  423010:	stur	x0, [x29, #-8]
  423014:	stur	x1, [x29, #-16]
  423018:	stur	x2, [x29, #-24]
  42301c:	stur	x3, [x29, #-32]
  423020:	stur	x4, [x29, #-40]
  423024:	stur	x5, [x29, #-48]
  423028:	stur	x6, [x29, #-56]
  42302c:	stur	x7, [x29, #-64]
  423030:	stur	x8, [x29, #-72]
  423034:	stur	x9, [x29, #-80]
  423038:	stur	x10, [x29, #-88]
  42303c:	stur	w11, [x29, #-92]
  423040:	stur	w12, [x29, #-96]
  423044:	stur	x13, [x29, #-104]
  423048:	stur	x14, [x29, #-112]
  42304c:	stur	x15, [x29, #-120]
  423050:	stur	w16, [x29, #-124]
  423054:	stur	x17, [x29, #-136]
  423058:	stur	x18, [x29, #-144]
  42305c:	stur	w19, [x29, #-148]
  423060:	stur	x20, [x29, #-160]
  423064:	stur	x21, [x29, #-168]
  423068:	stur	w22, [x29, #-172]
  42306c:	str	w23, [sp, #176]
  423070:	str	x24, [sp, #168]
  423074:	str	x24, [sp, #160]
  423078:	str	x24, [sp, #152]
  42307c:	str	w25, [sp, #148]
  423080:	ldur	x0, [x29, #-16]
  423084:	ldur	x2, [x29, #-16]
  423088:	mov	w1, w26
  42308c:	str	x27, [sp, #136]
  423090:	bl	46bd9c <ASN1_generate_nconf@plt+0x4d49c>
  423094:	str	x0, [sp, #168]
  423098:	cbnz	x0, 4230a0 <ASN1_generate_nconf@plt+0x47a0>
  42309c:	b	42327c <ASN1_generate_nconf@plt+0x497c>
  4230a0:	ldur	w8, [x29, #-148]
  4230a4:	cbz	w8, 4230b8 <ASN1_generate_nconf@plt+0x47b8>
  4230a8:	ldr	x8, [sp, #136]
  4230ac:	ldr	x0, [x8]
  4230b0:	ldr	x1, [sp, #168]
  4230b4:	bl	41d8d0 <X509_print@plt>
  4230b8:	ldr	x8, [sp, #136]
  4230bc:	ldr	x0, [x8]
  4230c0:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4230c4:	add	x1, x1, #0xb87
  4230c8:	bl	4196e0 <BIO_printf@plt>
  4230cc:	ldr	x8, [sp, #168]
  4230d0:	mov	x0, x8
  4230d4:	bl	41c9b0 <X509_get0_pubkey@plt>
  4230d8:	str	x0, [sp, #152]
  4230dc:	cbnz	x0, 4230f8 <ASN1_generate_nconf@plt+0x47f8>
  4230e0:	ldr	x8, [sp, #136]
  4230e4:	ldr	x0, [x8]
  4230e8:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4230ec:	add	x1, x1, #0xbea
  4230f0:	bl	4196e0 <BIO_printf@plt>
  4230f4:	b	42327c <ASN1_generate_nconf@plt+0x497c>
  4230f8:	ldr	x0, [sp, #168]
  4230fc:	ldr	x1, [sp, #152]
  423100:	bl	41c7f0 <X509_verify@plt>
  423104:	str	w0, [sp, #144]
  423108:	ldr	w8, [sp, #144]
  42310c:	cmp	w8, #0x0
  423110:	cset	w8, ge  // ge = tcont
  423114:	tbnz	w8, #0, 423134 <ASN1_generate_nconf@plt+0x4834>
  423118:	str	wzr, [sp, #148]
  42311c:	ldr	x8, [sp, #136]
  423120:	ldr	x0, [x8]
  423124:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  423128:	add	x1, x1, #0xc06
  42312c:	bl	4196e0 <BIO_printf@plt>
  423130:	b	42327c <ASN1_generate_nconf@plt+0x497c>
  423134:	ldr	w8, [sp, #144]
  423138:	cbnz	w8, 423158 <ASN1_generate_nconf@plt+0x4858>
  42313c:	str	wzr, [sp, #148]
  423140:	ldr	x8, [sp, #136]
  423144:	ldr	x0, [x8]
  423148:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  42314c:	add	x1, x1, #0x286
  423150:	bl	4196e0 <BIO_printf@plt>
  423154:	b	42327c <ASN1_generate_nconf@plt+0x497c>
  423158:	ldr	x8, [sp, #136]
  42315c:	ldr	x0, [x8]
  423160:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  423164:	add	x1, x1, #0xc5c
  423168:	bl	4196e0 <BIO_printf@plt>
  42316c:	ldr	x0, [sp, #168]
  423170:	mov	x8, xzr
  423174:	mov	x1, x8
  423178:	mov	x2, x8
  42317c:	bl	41ad50 <X509_to_X509_REQ@plt>
  423180:	str	x0, [sp, #160]
  423184:	cbnz	x0, 42318c <ASN1_generate_nconf@plt+0x488c>
  423188:	b	42327c <ASN1_generate_nconf@plt+0x497c>
  42318c:	ldur	x0, [x29, #-8]
  423190:	ldur	x1, [x29, #-24]
  423194:	ldur	x2, [x29, #-32]
  423198:	ldur	x3, [x29, #-40]
  42319c:	ldur	x4, [x29, #-48]
  4231a0:	ldur	x5, [x29, #-56]
  4231a4:	ldur	x6, [x29, #-64]
  4231a8:	ldur	x7, [x29, #-72]
  4231ac:	ldur	x8, [x29, #-80]
  4231b0:	ldur	x9, [x29, #-88]
  4231b4:	ldur	w10, [x29, #-92]
  4231b8:	ldur	w11, [x29, #-96]
  4231bc:	ldur	x12, [x29, #-104]
  4231c0:	ldur	x13, [x29, #-112]
  4231c4:	ldur	x14, [x29, #-120]
  4231c8:	ldur	w15, [x29, #-124]
  4231cc:	ldur	w16, [x29, #-148]
  4231d0:	ldr	x17, [sp, #160]
  4231d4:	ldur	x18, [x29, #-136]
  4231d8:	ldur	x19, [x29, #-144]
  4231dc:	ldur	x20, [x29, #-160]
  4231e0:	ldur	x21, [x29, #-168]
  4231e4:	ldur	w22, [x29, #-172]
  4231e8:	ldr	w23, [sp, #176]
  4231ec:	mov	x24, sp
  4231f0:	str	x8, [x24]
  4231f4:	mov	x8, sp
  4231f8:	str	x9, [x8, #8]
  4231fc:	mov	x8, sp
  423200:	str	w10, [x8, #16]
  423204:	mov	x8, sp
  423208:	str	w11, [x8, #24]
  42320c:	mov	x8, sp
  423210:	str	x12, [x8, #32]
  423214:	mov	x8, sp
  423218:	str	x13, [x8, #40]
  42321c:	mov	x8, sp
  423220:	str	x14, [x8, #48]
  423224:	mov	x8, sp
  423228:	str	w15, [x8, #56]
  42322c:	mov	x8, sp
  423230:	str	w16, [x8, #64]
  423234:	mov	x8, sp
  423238:	str	x17, [x8, #72]
  42323c:	mov	x8, sp
  423240:	str	x18, [x8, #80]
  423244:	mov	x8, sp
  423248:	str	x19, [x8, #88]
  42324c:	mov	x8, sp
  423250:	str	x20, [x8, #96]
  423254:	mov	x8, sp
  423258:	str	x21, [x8, #104]
  42325c:	mov	x8, sp
  423260:	str	w22, [x8, #112]
  423264:	mov	x8, sp
  423268:	str	w23, [x8, #120]
  42326c:	mov	x8, sp
  423270:	str	wzr, [x8, #128]
  423274:	bl	424068 <ASN1_generate_nconf@plt+0x5768>
  423278:	str	w0, [sp, #148]
  42327c:	ldr	x0, [sp, #160]
  423280:	bl	41b890 <X509_REQ_free@plt>
  423284:	ldr	x0, [sp, #168]
  423288:	bl	41e1e0 <X509_free@plt>
  42328c:	ldr	w0, [sp, #148]
  423290:	ldp	x20, x19, [sp, #432]
  423294:	ldp	x22, x21, [sp, #416]
  423298:	ldp	x24, x23, [sp, #400]
  42329c:	ldp	x26, x25, [sp, #384]
  4232a0:	ldp	x28, x27, [sp, #368]
  4232a4:	ldp	x29, x30, [sp, #352]
  4232a8:	add	sp, sp, #0x1c0
  4232ac:	ret
  4232b0:	sub	sp, sp, #0x1d0
  4232b4:	stp	x29, x30, [sp, #368]
  4232b8:	stp	x28, x27, [sp, #384]
  4232bc:	stp	x26, x25, [sp, #400]
  4232c0:	stp	x24, x23, [sp, #416]
  4232c4:	stp	x22, x21, [sp, #432]
  4232c8:	stp	x20, x19, [sp, #448]
  4232cc:	add	x29, sp, #0x170
  4232d0:	ldr	x8, [x29, #96]
  4232d4:	ldr	x9, [x29, #104]
  4232d8:	ldr	x10, [x29, #112]
  4232dc:	ldr	w11, [x29, #120]
  4232e0:	ldr	w12, [x29, #128]
  4232e4:	ldr	x13, [x29, #136]
  4232e8:	ldr	x14, [x29, #144]
  4232ec:	ldr	x15, [x29, #152]
  4232f0:	ldr	w16, [x29, #160]
  4232f4:	ldr	x17, [x29, #168]
  4232f8:	ldr	x18, [x29, #176]
  4232fc:	ldr	w19, [x29, #184]
  423300:	ldr	x20, [x29, #192]
  423304:	ldr	x21, [x29, #200]
  423308:	ldr	w22, [x29, #208]
  42330c:	ldr	w23, [x29, #216]
  423310:	ldr	w24, [x29, #224]
  423314:	mov	x25, xzr
  423318:	mov	w26, #0xffffffff            	// #-1
  42331c:	adrp	x27, 483000 <ASN1_generate_nconf@plt+0x64700>
  423320:	add	x27, x27, #0x45a
  423324:	adrp	x28, 4b1000 <stdin@@GLIBC_2.17+0x10>
  423328:	add	x28, x28, #0xc0
  42332c:	stur	x0, [x29, #-16]
  423330:	stur	x1, [x29, #-24]
  423334:	stur	x2, [x29, #-32]
  423338:	stur	x3, [x29, #-40]
  42333c:	stur	x4, [x29, #-48]
  423340:	stur	x5, [x29, #-56]
  423344:	stur	x6, [x29, #-64]
  423348:	stur	x7, [x29, #-72]
  42334c:	stur	x8, [x29, #-80]
  423350:	stur	x9, [x29, #-88]
  423354:	stur	x10, [x29, #-96]
  423358:	stur	w11, [x29, #-100]
  42335c:	stur	w12, [x29, #-104]
  423360:	stur	x13, [x29, #-112]
  423364:	stur	x14, [x29, #-120]
  423368:	stur	x15, [x29, #-128]
  42336c:	stur	w16, [x29, #-132]
  423370:	stur	x17, [x29, #-144]
  423374:	stur	x18, [x29, #-152]
  423378:	stur	w19, [x29, #-156]
  42337c:	stur	x20, [x29, #-168]
  423380:	stur	x21, [x29, #-176]
  423384:	stur	w22, [x29, #-180]
  423388:	str	w23, [sp, #184]
  42338c:	str	w24, [sp, #180]
  423390:	str	x25, [sp, #168]
  423394:	str	x25, [sp, #160]
  423398:	str	x25, [sp, #152]
  42339c:	str	w26, [sp, #148]
  4233a0:	ldur	x0, [x29, #-24]
  4233a4:	mov	x1, x27
  4233a8:	str	x28, [sp, #136]
  4233ac:	bl	41b160 <BIO_new_file@plt>
  4233b0:	str	x0, [sp, #160]
  4233b4:	ldr	x8, [sp, #160]
  4233b8:	cbnz	x8, 4233cc <ASN1_generate_nconf@plt+0x4acc>
  4233bc:	ldr	x8, [sp, #136]
  4233c0:	ldr	x0, [x8]
  4233c4:	bl	41e780 <ERR_print_errors@plt>
  4233c8:	b	42362c <ASN1_generate_nconf@plt+0x4d2c>
  4233cc:	ldr	x0, [sp, #160]
  4233d0:	mov	x8, xzr
  4233d4:	mov	x1, x8
  4233d8:	mov	x2, x8
  4233dc:	mov	x3, x8
  4233e0:	bl	41e570 <PEM_read_bio_X509_REQ@plt>
  4233e4:	str	x0, [sp, #168]
  4233e8:	cbnz	x0, 423408 <ASN1_generate_nconf@plt+0x4b08>
  4233ec:	ldr	x8, [sp, #136]
  4233f0:	ldr	x0, [x8]
  4233f4:	ldur	x2, [x29, #-24]
  4233f8:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4233fc:	add	x1, x1, #0xb5e
  423400:	bl	4196e0 <BIO_printf@plt>
  423404:	b	42362c <ASN1_generate_nconf@plt+0x4d2c>
  423408:	ldur	w8, [x29, #-156]
  42340c:	cbz	w8, 42342c <ASN1_generate_nconf@plt+0x4b2c>
  423410:	ldr	x8, [sp, #136]
  423414:	ldr	x0, [x8]
  423418:	ldr	x1, [sp, #168]
  42341c:	ldur	x2, [x29, #-176]
  423420:	mov	x9, xzr
  423424:	mov	x3, x9
  423428:	bl	41ca10 <X509_REQ_print_ex@plt>
  42342c:	ldr	x8, [sp, #136]
  423430:	ldr	x0, [x8]
  423434:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  423438:	add	x1, x1, #0xb87
  42343c:	bl	4196e0 <BIO_printf@plt>
  423440:	ldr	w9, [sp, #180]
  423444:	cbz	w9, 423474 <ASN1_generate_nconf@plt+0x4b74>
  423448:	ldr	x0, [sp, #168]
  42344c:	ldur	x1, [x29, #-32]
  423450:	bl	41d140 <X509_REQ_check_private_key@plt>
  423454:	cbnz	w0, 423474 <ASN1_generate_nconf@plt+0x4b74>
  423458:	ldr	x8, [sp, #136]
  42345c:	ldr	x0, [x8]
  423460:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  423464:	add	x1, x1, #0xbb5
  423468:	bl	4196e0 <BIO_printf@plt>
  42346c:	str	wzr, [sp, #148]
  423470:	b	42362c <ASN1_generate_nconf@plt+0x4d2c>
  423474:	ldr	x0, [sp, #168]
  423478:	bl	41c0f0 <X509_REQ_get0_pubkey@plt>
  42347c:	str	x0, [sp, #152]
  423480:	cbnz	x0, 42349c <ASN1_generate_nconf@plt+0x4b9c>
  423484:	ldr	x8, [sp, #136]
  423488:	ldr	x0, [x8]
  42348c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  423490:	add	x1, x1, #0xbea
  423494:	bl	4196e0 <BIO_printf@plt>
  423498:	b	42362c <ASN1_generate_nconf@plt+0x4d2c>
  42349c:	ldr	x0, [sp, #168]
  4234a0:	ldr	x1, [sp, #152]
  4234a4:	bl	41d180 <X509_REQ_verify@plt>
  4234a8:	str	w0, [sp, #144]
  4234ac:	mov	x8, xzr
  4234b0:	str	x8, [sp, #152]
  4234b4:	ldr	w9, [sp, #144]
  4234b8:	cmp	w9, #0x0
  4234bc:	cset	w9, ge  // ge = tcont
  4234c0:	tbnz	w9, #0, 4234f0 <ASN1_generate_nconf@plt+0x4bf0>
  4234c4:	str	wzr, [sp, #148]
  4234c8:	ldr	x8, [sp, #136]
  4234cc:	ldr	x0, [x8]
  4234d0:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4234d4:	add	x1, x1, #0xc06
  4234d8:	bl	4196e0 <BIO_printf@plt>
  4234dc:	ldr	x8, [sp, #136]
  4234e0:	ldr	x9, [x8]
  4234e4:	mov	x0, x9
  4234e8:	bl	41e780 <ERR_print_errors@plt>
  4234ec:	b	42362c <ASN1_generate_nconf@plt+0x4d2c>
  4234f0:	ldr	w8, [sp, #144]
  4234f4:	cbnz	w8, 423524 <ASN1_generate_nconf@plt+0x4c24>
  4234f8:	str	wzr, [sp, #148]
  4234fc:	ldr	x8, [sp, #136]
  423500:	ldr	x0, [x8]
  423504:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  423508:	add	x1, x1, #0xc2b
  42350c:	bl	4196e0 <BIO_printf@plt>
  423510:	ldr	x8, [sp, #136]
  423514:	ldr	x9, [x8]
  423518:	mov	x0, x9
  42351c:	bl	41e780 <ERR_print_errors@plt>
  423520:	b	42362c <ASN1_generate_nconf@plt+0x4d2c>
  423524:	ldr	x8, [sp, #136]
  423528:	ldr	x0, [x8]
  42352c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  423530:	add	x1, x1, #0xc5c
  423534:	bl	4196e0 <BIO_printf@plt>
  423538:	ldur	x0, [x29, #-16]
  42353c:	ldur	x1, [x29, #-32]
  423540:	ldur	x2, [x29, #-40]
  423544:	ldur	x3, [x29, #-48]
  423548:	ldur	x4, [x29, #-56]
  42354c:	ldur	x5, [x29, #-64]
  423550:	ldur	x6, [x29, #-72]
  423554:	ldur	x7, [x29, #-80]
  423558:	ldur	x8, [x29, #-88]
  42355c:	ldur	x9, [x29, #-96]
  423560:	ldur	w10, [x29, #-100]
  423564:	ldur	w11, [x29, #-104]
  423568:	ldur	x12, [x29, #-112]
  42356c:	ldur	x13, [x29, #-120]
  423570:	ldur	x14, [x29, #-128]
  423574:	ldur	w15, [x29, #-132]
  423578:	ldur	w16, [x29, #-156]
  42357c:	ldr	x17, [sp, #168]
  423580:	ldur	x18, [x29, #-144]
  423584:	ldur	x19, [x29, #-152]
  423588:	ldur	x20, [x29, #-168]
  42358c:	ldur	x21, [x29, #-176]
  423590:	ldur	w22, [x29, #-180]
  423594:	ldr	w23, [sp, #184]
  423598:	ldr	w24, [sp, #180]
  42359c:	mov	x25, sp
  4235a0:	str	x8, [x25]
  4235a4:	mov	x8, sp
  4235a8:	str	x9, [x8, #8]
  4235ac:	mov	x8, sp
  4235b0:	str	w10, [x8, #16]
  4235b4:	mov	x8, sp
  4235b8:	str	w11, [x8, #24]
  4235bc:	mov	x8, sp
  4235c0:	str	x12, [x8, #32]
  4235c4:	mov	x8, sp
  4235c8:	str	x13, [x8, #40]
  4235cc:	mov	x8, sp
  4235d0:	str	x14, [x8, #48]
  4235d4:	mov	x8, sp
  4235d8:	str	w15, [x8, #56]
  4235dc:	mov	x8, sp
  4235e0:	str	w16, [x8, #64]
  4235e4:	mov	x8, sp
  4235e8:	str	x17, [x8, #72]
  4235ec:	mov	x8, sp
  4235f0:	str	x18, [x8, #80]
  4235f4:	mov	x8, sp
  4235f8:	str	x19, [x8, #88]
  4235fc:	mov	x8, sp
  423600:	str	x20, [x8, #96]
  423604:	mov	x8, sp
  423608:	str	x21, [x8, #104]
  42360c:	mov	x8, sp
  423610:	str	w22, [x8, #112]
  423614:	mov	x8, sp
  423618:	str	w23, [x8, #120]
  42361c:	mov	x8, sp
  423620:	str	w24, [x8, #128]
  423624:	bl	424068 <ASN1_generate_nconf@plt+0x5768>
  423628:	str	w0, [sp, #148]
  42362c:	ldr	x0, [sp, #168]
  423630:	bl	41b890 <X509_REQ_free@plt>
  423634:	ldr	x0, [sp, #160]
  423638:	bl	41de90 <BIO_free@plt>
  42363c:	ldr	w8, [sp, #148]
  423640:	mov	w0, w8
  423644:	ldp	x20, x19, [sp, #448]
  423648:	ldp	x22, x21, [sp, #432]
  42364c:	ldp	x24, x23, [sp, #416]
  423650:	ldp	x26, x25, [sp, #400]
  423654:	ldp	x28, x27, [sp, #384]
  423658:	ldp	x29, x30, [sp, #368]
  42365c:	add	sp, sp, #0x1d0
  423660:	ret
  423664:	sub	sp, sp, #0x20
  423668:	stp	x29, x30, [sp, #16]
  42366c:	add	x29, sp, #0x10
  423670:	str	x0, [sp, #8]
  423674:	ldr	x0, [sp, #8]
  423678:	bl	41df60 <OPENSSL_sk_num@plt>
  42367c:	ldp	x29, x30, [sp, #16]
  423680:	add	sp, sp, #0x20
  423684:	ret
  423688:	sub	sp, sp, #0x20
  42368c:	stp	x29, x30, [sp, #16]
  423690:	add	x29, sp, #0x10
  423694:	str	x0, [sp, #8]
  423698:	str	w1, [sp, #4]
  42369c:	ldr	x0, [sp, #8]
  4236a0:	ldr	w1, [sp, #4]
  4236a4:	bl	4195d0 <OPENSSL_sk_value@plt>
  4236a8:	ldp	x29, x30, [sp, #16]
  4236ac:	add	sp, sp, #0x20
  4236b0:	ret
  4236b4:	sub	sp, sp, #0x30
  4236b8:	stp	x29, x30, [sp, #32]
  4236bc:	add	x29, sp, #0x20
  4236c0:	stur	x0, [x29, #-8]
  4236c4:	str	x1, [sp, #16]
  4236c8:	str	w2, [sp, #12]
  4236cc:	str	w3, [sp, #8]
  4236d0:	ldr	w8, [sp, #12]
  4236d4:	cbz	w8, 4236e8 <ASN1_generate_nconf@plt+0x4de8>
  4236d8:	ldur	x0, [x29, #-8]
  4236dc:	ldr	x1, [sp, #16]
  4236e0:	bl	41d2e0 <i2d_X509_bio@plt>
  4236e4:	b	423708 <ASN1_generate_nconf@plt+0x4e08>
  4236e8:	ldr	w8, [sp, #8]
  4236ec:	cbnz	w8, 4236fc <ASN1_generate_nconf@plt+0x4dfc>
  4236f0:	ldur	x0, [x29, #-8]
  4236f4:	ldr	x1, [sp, #16]
  4236f8:	bl	41d8d0 <X509_print@plt>
  4236fc:	ldur	x0, [x29, #-8]
  423700:	ldr	x1, [sp, #16]
  423704:	bl	41ab30 <PEM_write_bio_X509@plt>
  423708:	ldp	x29, x30, [sp, #32]
  42370c:	add	sp, sp, #0x30
  423710:	ret
  423714:	sub	sp, sp, #0xc0
  423718:	stp	x29, x30, [sp, #176]
  42371c:	add	x29, sp, #0xb0
  423720:	mov	x8, xzr
  423724:	mov	w9, #0xffffffff            	// #-1
  423728:	adrp	x10, 478000 <ASN1_generate_nconf@plt+0x59700>
  42372c:	add	x10, x10, #0x85a
  423730:	adrp	x11, 4b1000 <stdin@@GLIBC_2.17+0x10>
  423734:	add	x11, x11, #0xc0
  423738:	stur	x0, [x29, #-8]
  42373c:	stur	x1, [x29, #-16]
  423740:	stur	w2, [x29, #-20]
  423744:	stur	x3, [x29, #-32]
  423748:	stur	x8, [x29, #-40]
  42374c:	str	x8, [sp, #64]
  423750:	str	x8, [sp, #56]
  423754:	str	w9, [sp, #52]
  423758:	str	wzr, [sp, #48]
  42375c:	str	x10, [sp, #40]
  423760:	str	x11, [sp, #32]
  423764:	ldr	w8, [sp, #48]
  423768:	cmp	w8, #0x6
  42376c:	b.ge	42379c <ASN1_generate_nconf@plt+0x4e9c>  // b.tcont
  423770:	ldrsw	x8, [sp, #48]
  423774:	mov	x9, #0x8                   	// #8
  423778:	mul	x8, x9, x8
  42377c:	add	x9, sp, #0x58
  423780:	add	x8, x9, x8
  423784:	mov	x9, xzr
  423788:	str	x9, [x8]
  42378c:	ldr	w8, [sp, #48]
  423790:	add	w8, w8, #0x1
  423794:	str	w8, [sp, #48]
  423798:	b	423764 <ASN1_generate_nconf@plt+0x4e64>
  42379c:	ldur	x0, [x29, #-8]
  4237a0:	bl	41d5d0 <X509_get_subject_name@plt>
  4237a4:	mov	x8, xzr
  4237a8:	mov	x1, x8
  4237ac:	mov	w9, wzr
  4237b0:	mov	w2, w9
  4237b4:	str	x8, [sp, #24]
  4237b8:	bl	41beb0 <X509_NAME_oneline@plt>
  4237bc:	add	x8, sp, #0x58
  4237c0:	str	x0, [x8, #40]
  4237c4:	ldur	x0, [x29, #-8]
  4237c8:	bl	41c420 <X509_get_serialNumber@plt>
  4237cc:	ldr	x8, [sp, #24]
  4237d0:	mov	x1, x8
  4237d4:	bl	41aa30 <ASN1_INTEGER_to_BN@plt>
  4237d8:	str	x0, [sp, #56]
  4237dc:	ldr	x8, [sp, #56]
  4237e0:	cbnz	x8, 4237e8 <ASN1_generate_nconf@plt+0x4ee8>
  4237e4:	b	423c18 <ASN1_generate_nconf@plt+0x5318>
  4237e8:	ldr	x0, [sp, #56]
  4237ec:	bl	419e10 <BN_is_zero@plt>
  4237f0:	cbz	w0, 423814 <ASN1_generate_nconf@plt+0x4f14>
  4237f4:	adrp	x0, 493000 <ASN1_generate_nconf@plt+0x74700>
  4237f8:	add	x0, x0, #0xd16
  4237fc:	ldr	x1, [sp, #40]
  423800:	mov	w2, #0x813                 	// #2067
  423804:	bl	41af30 <CRYPTO_strdup@plt>
  423808:	add	x8, sp, #0x58
  42380c:	str	x0, [x8, #24]
  423810:	b	423824 <ASN1_generate_nconf@plt+0x4f24>
  423814:	ldr	x0, [sp, #56]
  423818:	bl	41c910 <BN_bn2hex@plt>
  42381c:	add	x8, sp, #0x58
  423820:	str	x0, [x8, #24]
  423824:	ldr	x0, [sp, #56]
  423828:	bl	41e800 <BN_free@plt>
  42382c:	add	x8, sp, #0x58
  423830:	ldr	x8, [x8, #40]
  423834:	cbz	x8, 42387c <ASN1_generate_nconf@plt+0x4f7c>
  423838:	add	x8, sp, #0x58
  42383c:	ldr	x8, [x8, #40]
  423840:	ldrb	w9, [x8]
  423844:	cbnz	w9, 42387c <ASN1_generate_nconf@plt+0x4f7c>
  423848:	add	x8, sp, #0x58
  42384c:	ldr	x0, [x8, #40]
  423850:	ldr	x1, [sp, #40]
  423854:	mov	w2, #0x819                 	// #2073
  423858:	str	x8, [sp, #16]
  42385c:	bl	41b180 <CRYPTO_free@plt>
  423860:	ldr	x8, [sp, #16]
  423864:	ldr	x0, [x8, #24]
  423868:	ldr	x1, [sp, #40]
  42386c:	mov	w2, #0x81a                 	// #2074
  423870:	bl	41af30 <CRYPTO_strdup@plt>
  423874:	ldr	x8, [sp, #16]
  423878:	str	x0, [x8, #40]
  42387c:	add	x8, sp, #0x58
  423880:	ldr	x8, [x8, #40]
  423884:	cbz	x8, 423894 <ASN1_generate_nconf@plt+0x4f94>
  423888:	add	x8, sp, #0x58
  42388c:	ldr	x8, [x8, #24]
  423890:	cbnz	x8, 4238ac <ASN1_generate_nconf@plt+0x4fac>
  423894:	ldr	x8, [sp, #32]
  423898:	ldr	x0, [x8]
  42389c:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  4238a0:	add	x1, x1, #0x44b
  4238a4:	bl	4196e0 <BIO_printf@plt>
  4238a8:	b	423c18 <ASN1_generate_nconf@plt+0x5318>
  4238ac:	ldur	x8, [x29, #-16]
  4238b0:	ldr	x0, [x8, #8]
  4238b4:	mov	w1, #0x3                   	// #3
  4238b8:	add	x2, sp, #0x58
  4238bc:	bl	419cb0 <TXT_DB_get_by_index@plt>
  4238c0:	str	x0, [sp, #80]
  4238c4:	ldr	x8, [sp, #80]
  4238c8:	cbnz	x8, 423b00 <ASN1_generate_nconf@plt+0x5200>
  4238cc:	ldr	x8, [sp, #32]
  4238d0:	ldr	x0, [x8]
  4238d4:	add	x9, sp, #0x58
  4238d8:	ldr	x2, [x9, #24]
  4238dc:	ldr	x3, [x9, #40]
  4238e0:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  4238e4:	add	x1, x1, #0x3c5
  4238e8:	str	x9, [sp, #8]
  4238ec:	bl	4196e0 <BIO_printf@plt>
  4238f0:	adrp	x8, 487000 <ASN1_generate_nconf@plt+0x68700>
  4238f4:	add	x8, x8, #0xc22
  4238f8:	mov	x0, x8
  4238fc:	ldr	x1, [sp, #40]
  423900:	mov	w2, #0x82b                 	// #2091
  423904:	bl	41af30 <CRYPTO_strdup@plt>
  423908:	str	x0, [sp, #88]
  42390c:	ldur	x0, [x29, #-8]
  423910:	bl	41d4c0 <X509_get0_notAfter@plt>
  423914:	stur	x0, [x29, #-40]
  423918:	ldur	x8, [x29, #-40]
  42391c:	ldr	w10, [x8]
  423920:	add	w0, w10, #0x1
  423924:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  423928:	add	x1, x1, #0x3f6
  42392c:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  423930:	ldr	x8, [sp, #8]
  423934:	str	x0, [x8, #8]
  423938:	ldr	x0, [x8, #8]
  42393c:	ldur	x9, [x29, #-40]
  423940:	ldr	x1, [x9, #8]
  423944:	ldur	x9, [x29, #-40]
  423948:	ldrsw	x2, [x9]
  42394c:	bl	41a7b0 <memcpy@plt>
  423950:	ldr	x8, [sp, #8]
  423954:	ldr	x9, [x8, #8]
  423958:	ldur	x11, [x29, #-40]
  42395c:	ldrsw	x11, [x11]
  423960:	add	x9, x9, x11
  423964:	mov	w10, #0x0                   	// #0
  423968:	strb	w10, [x9]
  42396c:	mov	x9, xzr
  423970:	str	x9, [x8, #16]
  423974:	adrp	x0, 495000 <ASN1_generate_nconf@plt+0x76700>
  423978:	add	x0, x0, #0x56b
  42397c:	ldr	x1, [sp, #40]
  423980:	mov	w2, #0x831                 	// #2097
  423984:	bl	41af30 <CRYPTO_strdup@plt>
  423988:	ldr	x8, [sp, #8]
  42398c:	str	x0, [x8, #32]
  423990:	ldr	x9, [sp, #88]
  423994:	cbz	x9, 4239a4 <ASN1_generate_nconf@plt+0x50a4>
  423998:	add	x8, sp, #0x58
  42399c:	ldr	x8, [x8, #32]
  4239a0:	cbnz	x8, 4239bc <ASN1_generate_nconf@plt+0x50bc>
  4239a4:	ldr	x8, [sp, #32]
  4239a8:	ldr	x0, [x8]
  4239ac:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  4239b0:	add	x1, x1, #0x44b
  4239b4:	bl	4196e0 <BIO_printf@plt>
  4239b8:	b	423c18 <ASN1_generate_nconf@plt+0x5318>
  4239bc:	mov	w0, #0x38                  	// #56
  4239c0:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  4239c4:	add	x1, x1, #0x403
  4239c8:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  4239cc:	str	x0, [sp, #72]
  4239d0:	str	wzr, [sp, #48]
  4239d4:	ldr	w8, [sp, #48]
  4239d8:	cmp	w8, #0x6
  4239dc:	b.ge	423a1c <ASN1_generate_nconf@plt+0x511c>  // b.tcont
  4239e0:	ldrsw	x8, [sp, #48]
  4239e4:	mov	x9, #0x8                   	// #8
  4239e8:	mul	x8, x9, x8
  4239ec:	add	x10, sp, #0x58
  4239f0:	add	x8, x10, x8
  4239f4:	ldr	x8, [x8]
  4239f8:	ldr	x10, [sp, #72]
  4239fc:	ldrsw	x11, [sp, #48]
  423a00:	mul	x9, x9, x11
  423a04:	add	x9, x10, x9
  423a08:	str	x8, [x9]
  423a0c:	ldr	w8, [sp, #48]
  423a10:	add	w8, w8, #0x1
  423a14:	str	w8, [sp, #48]
  423a18:	b	4239d4 <ASN1_generate_nconf@plt+0x50d4>
  423a1c:	ldr	x8, [sp, #72]
  423a20:	mov	x9, xzr
  423a24:	str	x9, [x8, #48]
  423a28:	ldur	x8, [x29, #-16]
  423a2c:	ldr	x0, [x8, #8]
  423a30:	ldr	x1, [sp, #72]
  423a34:	bl	41b0e0 <TXT_DB_insert@plt>
  423a38:	cbnz	w0, 423a8c <ASN1_generate_nconf@plt+0x518c>
  423a3c:	ldr	x8, [sp, #32]
  423a40:	ldr	x0, [x8]
  423a44:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  423a48:	add	x1, x1, #0x201
  423a4c:	bl	4196e0 <BIO_printf@plt>
  423a50:	ldr	x8, [sp, #32]
  423a54:	ldr	x9, [x8]
  423a58:	ldur	x10, [x29, #-16]
  423a5c:	ldr	x10, [x10, #8]
  423a60:	ldr	x2, [x10, #32]
  423a64:	mov	x0, x9
  423a68:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  423a6c:	add	x1, x1, #0x21c
  423a70:	bl	4196e0 <BIO_printf@plt>
  423a74:	ldr	x8, [sp, #72]
  423a78:	mov	x0, x8
  423a7c:	ldr	x1, [sp, #40]
  423a80:	mov	w2, #0x840                 	// #2112
  423a84:	bl	41b180 <CRYPTO_free@plt>
  423a88:	b	423c18 <ASN1_generate_nconf@plt+0x5318>
  423a8c:	str	wzr, [sp, #48]
  423a90:	ldr	w8, [sp, #48]
  423a94:	cmp	w8, #0x6
  423a98:	b.ge	423ac8 <ASN1_generate_nconf@plt+0x51c8>  // b.tcont
  423a9c:	ldrsw	x8, [sp, #48]
  423aa0:	mov	x9, #0x8                   	// #8
  423aa4:	mul	x8, x9, x8
  423aa8:	add	x9, sp, #0x58
  423aac:	add	x8, x9, x8
  423ab0:	mov	x9, xzr
  423ab4:	str	x9, [x8]
  423ab8:	ldr	w8, [sp, #48]
  423abc:	add	w8, w8, #0x1
  423ac0:	str	w8, [sp, #48]
  423ac4:	b	423a90 <ASN1_generate_nconf@plt+0x5190>
  423ac8:	ldur	w8, [x29, #-20]
  423acc:	mov	w9, #0xffffffff            	// #-1
  423ad0:	cmp	w8, w9
  423ad4:	b.ne	423ae4 <ASN1_generate_nconf@plt+0x51e4>  // b.any
  423ad8:	mov	w8, #0x1                   	// #1
  423adc:	str	w8, [sp, #52]
  423ae0:	b	423afc <ASN1_generate_nconf@plt+0x51fc>
  423ae4:	ldur	x0, [x29, #-8]
  423ae8:	ldur	x1, [x29, #-16]
  423aec:	ldur	w2, [x29, #-20]
  423af0:	ldur	x3, [x29, #-32]
  423af4:	bl	423714 <ASN1_generate_nconf@plt+0x4e14>
  423af8:	str	w0, [sp, #52]
  423afc:	b	423c18 <ASN1_generate_nconf@plt+0x5318>
  423b00:	ldr	x1, [sp, #80]
  423b04:	add	x0, sp, #0x58
  423b08:	bl	46d758 <ASN1_generate_nconf@plt+0x4ee58>
  423b0c:	cbz	w0, 423b30 <ASN1_generate_nconf@plt+0x5230>
  423b10:	ldr	x8, [sp, #32]
  423b14:	ldr	x0, [x8]
  423b18:	add	x9, sp, #0x58
  423b1c:	ldr	x2, [x9, #40]
  423b20:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  423b24:	add	x1, x1, #0x40b
  423b28:	bl	4196e0 <BIO_printf@plt>
  423b2c:	b	423c18 <ASN1_generate_nconf@plt+0x5318>
  423b30:	ldur	w8, [x29, #-20]
  423b34:	mov	w9, #0xffffffff            	// #-1
  423b38:	cmp	w8, w9
  423b3c:	b.ne	423b60 <ASN1_generate_nconf@plt+0x5260>  // b.any
  423b40:	ldr	x8, [sp, #32]
  423b44:	ldr	x0, [x8]
  423b48:	add	x9, sp, #0x58
  423b4c:	ldr	x2, [x9, #24]
  423b50:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  423b54:	add	x1, x1, #0x429
  423b58:	bl	4196e0 <BIO_printf@plt>
  423b5c:	b	423c18 <ASN1_generate_nconf@plt+0x5318>
  423b60:	ldr	x8, [sp, #80]
  423b64:	ldr	x8, [x8]
  423b68:	ldrb	w9, [x8]
  423b6c:	cmp	w9, #0x52
  423b70:	b.ne	423b94 <ASN1_generate_nconf@plt+0x5294>  // b.any
  423b74:	ldr	x8, [sp, #32]
  423b78:	ldr	x0, [x8]
  423b7c:	add	x9, sp, #0x58
  423b80:	ldr	x2, [x9, #24]
  423b84:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  423b88:	add	x1, x1, #0x452
  423b8c:	bl	4196e0 <BIO_printf@plt>
  423b90:	b	423c18 <ASN1_generate_nconf@plt+0x5318>
  423b94:	ldr	x8, [sp, #32]
  423b98:	ldr	x0, [x8]
  423b9c:	ldr	x9, [sp, #80]
  423ba0:	ldr	x2, [x9, #24]
  423ba4:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  423ba8:	add	x1, x1, #0x47b
  423bac:	bl	4196e0 <BIO_printf@plt>
  423bb0:	ldur	w10, [x29, #-20]
  423bb4:	ldur	x1, [x29, #-32]
  423bb8:	mov	w0, w10
  423bbc:	bl	4256b4 <ASN1_generate_nconf@plt+0x6db4>
  423bc0:	str	x0, [sp, #64]
  423bc4:	ldr	x8, [sp, #64]
  423bc8:	cbnz	x8, 423be4 <ASN1_generate_nconf@plt+0x52e4>
  423bcc:	ldr	x8, [sp, #32]
  423bd0:	ldr	x0, [x8]
  423bd4:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  423bd8:	add	x1, x1, #0x495
  423bdc:	bl	4196e0 <BIO_printf@plt>
  423be0:	b	423c18 <ASN1_generate_nconf@plt+0x5318>
  423be4:	ldr	x8, [sp, #80]
  423be8:	ldr	x8, [x8]
  423bec:	mov	w9, #0x52                  	// #82
  423bf0:	strb	w9, [x8]
  423bf4:	ldr	x8, [sp, #80]
  423bf8:	ldr	x8, [x8]
  423bfc:	mov	w9, #0x0                   	// #0
  423c00:	strb	w9, [x8, #1]
  423c04:	ldr	x8, [sp, #64]
  423c08:	ldr	x10, [sp, #80]
  423c0c:	str	x8, [x10, #16]
  423c10:	mov	w8, #0x1                   	// #1
  423c14:	str	w8, [sp, #52]
  423c18:	str	wzr, [sp, #48]
  423c1c:	ldr	w8, [sp, #48]
  423c20:	cmp	w8, #0x6
  423c24:	b.ge	423c5c <ASN1_generate_nconf@plt+0x535c>  // b.tcont
  423c28:	ldrsw	x8, [sp, #48]
  423c2c:	mov	x9, #0x8                   	// #8
  423c30:	mul	x8, x9, x8
  423c34:	add	x9, sp, #0x58
  423c38:	add	x8, x9, x8
  423c3c:	ldr	x0, [x8]
  423c40:	ldr	x1, [sp, #40]
  423c44:	mov	w2, #0x869                 	// #2153
  423c48:	bl	41b180 <CRYPTO_free@plt>
  423c4c:	ldr	w8, [sp, #48]
  423c50:	add	w8, w8, #0x1
  423c54:	str	w8, [sp, #48]
  423c58:	b	423c1c <ASN1_generate_nconf@plt+0x531c>
  423c5c:	ldr	w0, [sp, #52]
  423c60:	ldp	x29, x30, [sp, #176]
  423c64:	add	sp, sp, #0xc0
  423c68:	ret
  423c6c:	sub	sp, sp, #0x20
  423c70:	stp	x29, x30, [sp, #16]
  423c74:	add	x29, sp, #0x10
  423c78:	str	x0, [sp, #8]
  423c7c:	str	x1, [sp]
  423c80:	ldr	x0, [sp, #8]
  423c84:	ldr	x1, [sp]
  423c88:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  423c8c:	ldp	x29, x30, [sp, #16]
  423c90:	add	sp, sp, #0x20
  423c94:	ret
  423c98:	sub	sp, sp, #0x20
  423c9c:	stp	x29, x30, [sp, #16]
  423ca0:	add	x29, sp, #0x10
  423ca4:	str	x0, [sp, #8]
  423ca8:	ldr	x0, [sp, #8]
  423cac:	bl	41dd70 <OPENSSL_sk_free@plt>
  423cb0:	ldp	x29, x30, [sp, #16]
  423cb4:	add	sp, sp, #0x20
  423cb8:	ret
  423cbc:	sub	sp, sp, #0x90
  423cc0:	stp	x29, x30, [sp, #128]
  423cc4:	add	x29, sp, #0x80
  423cc8:	mov	x8, xzr
  423ccc:	mov	w9, #0xffffffff            	// #-1
  423cd0:	adrp	x10, 478000 <ASN1_generate_nconf@plt+0x59700>
  423cd4:	add	x10, x10, #0x85a
  423cd8:	mov	w11, #0x9cc                 	// #2508
  423cdc:	adrp	x12, 4b1000 <stdin@@GLIBC_2.17+0x10>
  423ce0:	add	x12, x12, #0xc0
  423ce4:	adrp	x13, 478000 <ASN1_generate_nconf@plt+0x59700>
  423ce8:	add	x13, x13, #0xa7d
  423cec:	stur	x0, [x29, #-8]
  423cf0:	stur	x1, [x29, #-16]
  423cf4:	stur	x2, [x29, #-24]
  423cf8:	stur	x3, [x29, #-32]
  423cfc:	stur	x4, [x29, #-40]
  423d00:	str	x8, [sp, #64]
  423d04:	str	x8, [sp, #56]
  423d08:	str	w9, [sp, #44]
  423d0c:	str	wzr, [sp, #40]
  423d10:	str	x8, [sp, #24]
  423d14:	str	x8, [sp, #16]
  423d18:	ldur	x0, [x29, #-40]
  423d1c:	mov	x1, x10
  423d20:	mov	w2, w11
  423d24:	str	x12, [sp, #8]
  423d28:	str	x13, [sp]
  423d2c:	bl	41af30 <CRYPTO_strdup@plt>
  423d30:	stur	x0, [x29, #-48]
  423d34:	ldur	x8, [x29, #-48]
  423d38:	cbnz	x8, 423d50 <ASN1_generate_nconf@plt+0x5450>
  423d3c:	ldr	x8, [sp, #8]
  423d40:	ldr	x0, [x8]
  423d44:	ldr	x1, [sp]
  423d48:	bl	4196e0 <BIO_printf@plt>
  423d4c:	b	42403c <ASN1_generate_nconf@plt+0x573c>
  423d50:	ldur	x0, [x29, #-48]
  423d54:	mov	w1, #0x2c                  	// #44
  423d58:	bl	41d7e0 <strchr@plt>
  423d5c:	str	x0, [sp, #48]
  423d60:	ldur	x8, [x29, #-48]
  423d64:	stur	x8, [x29, #-56]
  423d68:	ldr	x8, [sp, #48]
  423d6c:	cbz	x8, 423dc0 <ASN1_generate_nconf@plt+0x54c0>
  423d70:	ldr	x8, [sp, #48]
  423d74:	mov	w9, #0x0                   	// #0
  423d78:	strb	w9, [x8]
  423d7c:	ldr	x8, [sp, #48]
  423d80:	add	x8, x8, #0x1
  423d84:	str	x8, [sp, #48]
  423d88:	ldr	x8, [sp, #48]
  423d8c:	str	x8, [sp, #64]
  423d90:	ldr	x0, [sp, #48]
  423d94:	mov	w1, #0x2c                  	// #44
  423d98:	bl	41d7e0 <strchr@plt>
  423d9c:	str	x0, [sp, #48]
  423da0:	ldr	x8, [sp, #48]
  423da4:	cbz	x8, 423dc0 <ASN1_generate_nconf@plt+0x54c0>
  423da8:	ldr	x8, [sp, #48]
  423dac:	mov	w9, #0x0                   	// #0
  423db0:	strb	w9, [x8]
  423db4:	ldr	x8, [sp, #48]
  423db8:	add	x8, x8, #0x1
  423dbc:	str	x8, [sp, #56]
  423dc0:	ldur	x8, [x29, #-8]
  423dc4:	cbz	x8, 423e24 <ASN1_generate_nconf@plt+0x5524>
  423dc8:	bl	41d6c0 <ASN1_UTCTIME_new@plt>
  423dcc:	ldur	x8, [x29, #-8]
  423dd0:	str	x0, [x8]
  423dd4:	ldur	x8, [x29, #-8]
  423dd8:	ldr	x8, [x8]
  423ddc:	cbnz	x8, 423df4 <ASN1_generate_nconf@plt+0x54f4>
  423de0:	ldr	x8, [sp, #8]
  423de4:	ldr	x0, [x8]
  423de8:	ldr	x1, [sp]
  423dec:	bl	4196e0 <BIO_printf@plt>
  423df0:	b	42403c <ASN1_generate_nconf@plt+0x573c>
  423df4:	ldur	x8, [x29, #-8]
  423df8:	ldr	x0, [x8]
  423dfc:	ldur	x1, [x29, #-56]
  423e00:	bl	41c7a0 <ASN1_UTCTIME_set_string@plt>
  423e04:	cbnz	w0, 423e24 <ASN1_generate_nconf@plt+0x5524>
  423e08:	ldr	x8, [sp, #8]
  423e0c:	ldr	x0, [x8]
  423e10:	ldur	x2, [x29, #-56]
  423e14:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  423e18:	add	x1, x1, #0xa98
  423e1c:	bl	4196e0 <BIO_printf@plt>
  423e20:	b	42403c <ASN1_generate_nconf@plt+0x573c>
  423e24:	ldr	x8, [sp, #64]
  423e28:	cbz	x8, 424004 <ASN1_generate_nconf@plt+0x5704>
  423e2c:	str	wzr, [sp, #36]
  423e30:	ldr	w8, [sp, #36]
  423e34:	mov	w9, w8
  423e38:	cmp	x9, #0xb
  423e3c:	b.cs	423e88 <ASN1_generate_nconf@plt+0x5588>  // b.hs, b.nlast
  423e40:	ldr	x0, [sp, #64]
  423e44:	ldr	w8, [sp, #36]
  423e48:	mov	w9, w8
  423e4c:	mov	x10, #0x8                   	// #8
  423e50:	mul	x9, x10, x9
  423e54:	adrp	x10, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  423e58:	add	x10, x10, #0xa18
  423e5c:	add	x9, x10, x9
  423e60:	ldr	x1, [x9]
  423e64:	bl	41e4c0 <strcasecmp@plt>
  423e68:	cbnz	w0, 423e78 <ASN1_generate_nconf@plt+0x5578>
  423e6c:	ldr	w8, [sp, #36]
  423e70:	str	w8, [sp, #44]
  423e74:	b	423e88 <ASN1_generate_nconf@plt+0x5588>
  423e78:	ldr	w8, [sp, #36]
  423e7c:	add	w8, w8, #0x1
  423e80:	str	w8, [sp, #36]
  423e84:	b	423e30 <ASN1_generate_nconf@plt+0x5530>
  423e88:	ldr	w8, [sp, #44]
  423e8c:	mov	w9, #0xffffffff            	// #-1
  423e90:	cmp	w8, w9
  423e94:	b.ne	423eb4 <ASN1_generate_nconf@plt+0x55b4>  // b.any
  423e98:	ldr	x8, [sp, #8]
  423e9c:	ldr	x0, [x8]
  423ea0:	ldr	x2, [sp, #64]
  423ea4:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  423ea8:	add	x1, x1, #0xab4
  423eac:	bl	4196e0 <BIO_printf@plt>
  423eb0:	b	42403c <ASN1_generate_nconf@plt+0x573c>
  423eb4:	ldr	w8, [sp, #44]
  423eb8:	cmp	w8, #0x7
  423ebc:	b.ne	423ecc <ASN1_generate_nconf@plt+0x55cc>  // b.any
  423ec0:	mov	w8, #0x8                   	// #8
  423ec4:	str	w8, [sp, #44]
  423ec8:	b	424004 <ASN1_generate_nconf@plt+0x5704>
  423ecc:	ldr	w8, [sp, #44]
  423ed0:	cmp	w8, #0x8
  423ed4:	b.ne	423f5c <ASN1_generate_nconf@plt+0x565c>  // b.any
  423ed8:	ldr	x8, [sp, #56]
  423edc:	cbnz	x8, 423ef8 <ASN1_generate_nconf@plt+0x55f8>
  423ee0:	ldr	x8, [sp, #8]
  423ee4:	ldr	x0, [x8]
  423ee8:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  423eec:	add	x1, x1, #0xacc
  423ef0:	bl	4196e0 <BIO_printf@plt>
  423ef4:	b	42403c <ASN1_generate_nconf@plt+0x573c>
  423ef8:	mov	w8, #0x6                   	// #6
  423efc:	str	w8, [sp, #44]
  423f00:	ldr	x0, [sp, #56]
  423f04:	mov	w8, wzr
  423f08:	mov	w1, w8
  423f0c:	bl	41c450 <OBJ_txt2obj@plt>
  423f10:	str	x0, [sp, #24]
  423f14:	ldr	x9, [sp, #24]
  423f18:	cbnz	x9, 423f38 <ASN1_generate_nconf@plt+0x5638>
  423f1c:	ldr	x8, [sp, #8]
  423f20:	ldr	x0, [x8]
  423f24:	ldr	x2, [sp, #56]
  423f28:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  423f2c:	add	x1, x1, #0xae6
  423f30:	bl	4196e0 <BIO_printf@plt>
  423f34:	b	42403c <ASN1_generate_nconf@plt+0x573c>
  423f38:	ldur	x8, [x29, #-24]
  423f3c:	cbz	x8, 423f50 <ASN1_generate_nconf@plt+0x5650>
  423f40:	ldr	x8, [sp, #24]
  423f44:	ldur	x9, [x29, #-24]
  423f48:	str	x8, [x9]
  423f4c:	b	423f58 <ASN1_generate_nconf@plt+0x5658>
  423f50:	ldr	x0, [sp, #24]
  423f54:	bl	41d4b0 <ASN1_OBJECT_free@plt>
  423f58:	b	424004 <ASN1_generate_nconf@plt+0x5704>
  423f5c:	ldr	w8, [sp, #44]
  423f60:	cmp	w8, #0x9
  423f64:	b.eq	423f74 <ASN1_generate_nconf@plt+0x5674>  // b.none
  423f68:	ldr	w8, [sp, #44]
  423f6c:	cmp	w8, #0xa
  423f70:	b.ne	424004 <ASN1_generate_nconf@plt+0x5704>  // b.any
  423f74:	ldr	x8, [sp, #56]
  423f78:	cbnz	x8, 423f94 <ASN1_generate_nconf@plt+0x5694>
  423f7c:	ldr	x8, [sp, #8]
  423f80:	ldr	x0, [x8]
  423f84:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  423f88:	add	x1, x1, #0xb04
  423f8c:	bl	4196e0 <BIO_printf@plt>
  423f90:	b	42403c <ASN1_generate_nconf@plt+0x573c>
  423f94:	bl	41a2c0 <ASN1_GENERALIZEDTIME_new@plt>
  423f98:	str	x0, [sp, #16]
  423f9c:	ldr	x8, [sp, #16]
  423fa0:	cbnz	x8, 423fb8 <ASN1_generate_nconf@plt+0x56b8>
  423fa4:	ldr	x8, [sp, #8]
  423fa8:	ldr	x0, [x8]
  423fac:	ldr	x1, [sp]
  423fb0:	bl	4196e0 <BIO_printf@plt>
  423fb4:	b	42403c <ASN1_generate_nconf@plt+0x573c>
  423fb8:	ldr	x0, [sp, #16]
  423fbc:	ldr	x1, [sp, #56]
  423fc0:	bl	41c560 <ASN1_GENERALIZEDTIME_set_string@plt>
  423fc4:	cbnz	w0, 423fe4 <ASN1_generate_nconf@plt+0x56e4>
  423fc8:	ldr	x8, [sp, #8]
  423fcc:	ldr	x0, [x8]
  423fd0:	ldr	x2, [sp, #56]
  423fd4:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  423fd8:	add	x1, x1, #0xb1e
  423fdc:	bl	4196e0 <BIO_printf@plt>
  423fe0:	b	42403c <ASN1_generate_nconf@plt+0x573c>
  423fe4:	ldr	w8, [sp, #44]
  423fe8:	cmp	w8, #0x9
  423fec:	b.ne	423ffc <ASN1_generate_nconf@plt+0x56fc>  // b.any
  423ff0:	mov	w8, #0x1                   	// #1
  423ff4:	str	w8, [sp, #44]
  423ff8:	b	424004 <ASN1_generate_nconf@plt+0x5704>
  423ffc:	mov	w8, #0x2                   	// #2
  424000:	str	w8, [sp, #44]
  424004:	ldur	x8, [x29, #-16]
  424008:	cbz	x8, 424018 <ASN1_generate_nconf@plt+0x5718>
  42400c:	ldr	w8, [sp, #44]
  424010:	ldur	x9, [x29, #-16]
  424014:	str	w8, [x9]
  424018:	ldur	x8, [x29, #-32]
  42401c:	cbz	x8, 424034 <ASN1_generate_nconf@plt+0x5734>
  424020:	ldr	x8, [sp, #16]
  424024:	ldur	x9, [x29, #-32]
  424028:	str	x8, [x9]
  42402c:	mov	x8, xzr
  424030:	str	x8, [sp, #16]
  424034:	mov	w8, #0x1                   	// #1
  424038:	str	w8, [sp, #40]
  42403c:	ldur	x0, [x29, #-48]
  424040:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  424044:	add	x1, x1, #0x85a
  424048:	mov	w2, #0xa2a                 	// #2602
  42404c:	bl	41b180 <CRYPTO_free@plt>
  424050:	ldr	x0, [sp, #16]
  424054:	bl	41c5c0 <ASN1_GENERALIZEDTIME_free@plt>
  424058:	ldr	w0, [sp, #40]
  42405c:	ldp	x29, x30, [sp, #128]
  424060:	add	sp, sp, #0x90
  424064:	ret
  424068:	stp	x29, x30, [sp, #-96]!
  42406c:	stp	x28, x27, [sp, #16]
  424070:	stp	x26, x25, [sp, #32]
  424074:	stp	x24, x23, [sp, #48]
  424078:	stp	x22, x21, [sp, #64]
  42407c:	stp	x20, x19, [sp, #80]
  424080:	mov	x29, sp
  424084:	sub	sp, sp, #0x2c0
  424088:	ldr	x8, [x29, #96]
  42408c:	ldr	x9, [x29, #104]
  424090:	ldr	w10, [x29, #112]
  424094:	ldr	w11, [x29, #120]
  424098:	ldr	x12, [x29, #128]
  42409c:	ldr	x13, [x29, #136]
  4240a0:	ldr	x14, [x29, #144]
  4240a4:	ldr	w15, [x29, #152]
  4240a8:	ldr	w16, [x29, #160]
  4240ac:	ldr	x17, [x29, #168]
  4240b0:	ldr	x18, [x29, #176]
  4240b4:	ldr	x19, [x29, #184]
  4240b8:	ldr	x20, [x29, #192]
  4240bc:	ldr	x21, [x29, #200]
  4240c0:	ldr	w22, [x29, #208]
  4240c4:	ldr	w23, [x29, #216]
  4240c8:	ldr	w24, [x29, #224]
  4240cc:	mov	x25, xzr
  4240d0:	mov	w26, #0xffffffff            	// #-1
  4240d4:	adrp	x27, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4240d8:	add	x27, x27, #0xc0
  4240dc:	adrp	x28, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4240e0:	add	x28, x28, #0x8
  4240e4:	adrp	x30, 477000 <ASN1_generate_nconf@plt+0x58700>
  4240e8:	add	x30, x30, #0x44b
  4240ec:	str	x8, [sp, #176]
  4240f0:	adrp	x8, 478000 <ASN1_generate_nconf@plt+0x59700>
  4240f4:	add	x8, x8, #0x85a
  4240f8:	str	x8, [sp, #168]
  4240fc:	adrp	x8, 479000 <ASN1_generate_nconf@plt+0x5a700>
  424100:	add	x8, x8, #0xd0
  424104:	stur	x0, [x29, #-16]
  424108:	stur	x1, [x29, #-24]
  42410c:	stur	x2, [x29, #-32]
  424110:	stur	x3, [x29, #-40]
  424114:	stur	x4, [x29, #-48]
  424118:	stur	x5, [x29, #-56]
  42411c:	stur	x6, [x29, #-64]
  424120:	stur	x7, [x29, #-72]
  424124:	ldr	x0, [sp, #176]
  424128:	stur	x0, [x29, #-80]
  42412c:	stur	x9, [x29, #-88]
  424130:	stur	w10, [x29, #-92]
  424134:	stur	w11, [x29, #-96]
  424138:	stur	x12, [x29, #-104]
  42413c:	stur	x13, [x29, #-112]
  424140:	stur	x14, [x29, #-120]
  424144:	stur	w15, [x29, #-124]
  424148:	stur	w16, [x29, #-128]
  42414c:	stur	x17, [x29, #-136]
  424150:	stur	x18, [x29, #-144]
  424154:	stur	x19, [x29, #-152]
  424158:	stur	x20, [x29, #-160]
  42415c:	stur	x21, [x29, #-168]
  424160:	stur	w22, [x29, #-172]
  424164:	stur	w23, [x29, #-176]
  424168:	stur	w24, [x29, #-180]
  42416c:	stur	x25, [x29, #-192]
  424170:	stur	x25, [x29, #-200]
  424174:	stur	x25, [x29, #-208]
  424178:	stur	x25, [x29, #-248]
  42417c:	str	w26, [sp, #428]
  424180:	str	x25, [sp, #336]
  424184:	str	x25, [sp, #328]
  424188:	str	wzr, [sp, #424]
  42418c:	str	x27, [sp, #160]
  424190:	str	x28, [sp, #152]
  424194:	str	x30, [sp, #144]
  424198:	str	x8, [sp, #136]
  42419c:	ldr	w8, [sp, #424]
  4241a0:	cmp	w8, #0x6
  4241a4:	b.ge	4241d4 <ASN1_generate_nconf@plt+0x58d4>  // b.tcont
  4241a8:	ldrsw	x8, [sp, #424]
  4241ac:	mov	x9, #0x8                   	// #8
  4241b0:	mul	x8, x9, x8
  4241b4:	add	x9, sp, #0x158
  4241b8:	add	x8, x9, x8
  4241bc:	mov	x9, xzr
  4241c0:	str	x9, [x8]
  4241c4:	ldr	w8, [sp, #424]
  4241c8:	add	w8, w8, #0x1
  4241cc:	str	w8, [sp, #424]
  4241d0:	b	42419c <ASN1_generate_nconf@plt+0x589c>
  4241d4:	ldur	x8, [x29, #-80]
  4241d8:	cbz	x8, 424220 <ASN1_generate_nconf@plt+0x5920>
  4241dc:	ldur	x0, [x29, #-80]
  4241e0:	ldur	x1, [x29, #-88]
  4241e4:	ldur	w2, [x29, #-92]
  4241e8:	bl	46e81c <ASN1_generate_nconf@plt+0x4ff1c>
  4241ec:	str	x0, [sp, #288]
  4241f0:	ldr	x8, [sp, #288]
  4241f4:	cbnz	x8, 424208 <ASN1_generate_nconf@plt+0x5908>
  4241f8:	ldr	x8, [sp, #160]
  4241fc:	ldr	x0, [x8]
  424200:	bl	41e780 <ERR_print_errors@plt>
  424204:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  424208:	ldur	x0, [x29, #-136]
  42420c:	ldr	x1, [sp, #288]
  424210:	bl	41c2a0 <X509_REQ_set_subject_name@plt>
  424214:	ldr	x8, [sp, #288]
  424218:	mov	x0, x8
  42421c:	bl	41c690 <X509_NAME_free@plt>
  424220:	ldur	w8, [x29, #-172]
  424224:	cbz	w8, 42423c <ASN1_generate_nconf@plt+0x593c>
  424228:	ldr	x8, [sp, #160]
  42422c:	ldr	x0, [x8]
  424230:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  424234:	add	x1, x1, #0xc6a
  424238:	bl	4196e0 <BIO_printf@plt>
  42423c:	ldur	x0, [x29, #-136]
  424240:	bl	41b510 <X509_REQ_get_subject_name@plt>
  424244:	stur	x0, [x29, #-192]
  424248:	str	wzr, [sp, #424]
  42424c:	ldr	w8, [sp, #424]
  424250:	ldur	x0, [x29, #-192]
  424254:	str	w8, [sp, #132]
  424258:	bl	41ce30 <X509_NAME_entry_count@plt>
  42425c:	ldr	w8, [sp, #132]
  424260:	cmp	w8, w0
  424264:	b.ge	42440c <ASN1_generate_nconf@plt+0x5b0c>  // b.tcont
  424268:	ldur	x0, [x29, #-192]
  42426c:	ldr	w1, [sp, #424]
  424270:	bl	41ac10 <X509_NAME_get_entry@plt>
  424274:	stur	x0, [x29, #-256]
  424278:	ldur	x0, [x29, #-256]
  42427c:	bl	41ad20 <X509_NAME_ENTRY_get_data@plt>
  424280:	stur	x0, [x29, #-224]
  424284:	ldur	x0, [x29, #-256]
  424288:	bl	41cc20 <X509_NAME_ENTRY_get_object@plt>
  42428c:	stur	x0, [x29, #-240]
  424290:	ldur	x0, [x29, #-240]
  424294:	bl	41a260 <OBJ_obj2nid@plt>
  424298:	str	w0, [sp, #412]
  42429c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4242a0:	add	x8, x8, #0x4
  4242a4:	ldr	w9, [x8]
  4242a8:	cbz	w9, 424314 <ASN1_generate_nconf@plt+0x5a14>
  4242ac:	ldur	x8, [x29, #-224]
  4242b0:	ldr	w9, [x8, #4]
  4242b4:	cmp	w9, #0x1c
  4242b8:	b.ne	4242c4 <ASN1_generate_nconf@plt+0x59c4>  // b.any
  4242bc:	ldur	x0, [x29, #-224]
  4242c0:	bl	41a650 <ASN1_UNIVERSALSTRING_to_string@plt>
  4242c4:	ldur	x8, [x29, #-224]
  4242c8:	ldr	w9, [x8, #4]
  4242cc:	cmp	w9, #0x16
  4242d0:	b.ne	4242ec <ASN1_generate_nconf@plt+0x59ec>  // b.any
  4242d4:	ldr	w8, [sp, #412]
  4242d8:	cmp	w8, #0x30
  4242dc:	b.eq	4242ec <ASN1_generate_nconf@plt+0x59ec>  // b.none
  4242e0:	ldur	x8, [x29, #-224]
  4242e4:	mov	w9, #0x14                  	// #20
  4242e8:	str	w9, [x8, #4]
  4242ec:	ldr	w8, [sp, #412]
  4242f0:	cmp	w8, #0x30
  4242f4:	b.ne	424314 <ASN1_generate_nconf@plt+0x5a14>  // b.any
  4242f8:	ldur	x8, [x29, #-224]
  4242fc:	ldr	w9, [x8, #4]
  424300:	cmp	w9, #0x13
  424304:	b.ne	424314 <ASN1_generate_nconf@plt+0x5a14>  // b.any
  424308:	ldur	x8, [x29, #-224]
  42430c:	mov	w9, #0x16                  	// #22
  424310:	str	w9, [x8, #4]
  424314:	ldr	w8, [sp, #412]
  424318:	cmp	w8, #0x30
  42431c:	b.ne	42432c <ASN1_generate_nconf@plt+0x5a2c>  // b.any
  424320:	ldur	w8, [x29, #-96]
  424324:	cbnz	w8, 42432c <ASN1_generate_nconf@plt+0x5a2c>
  424328:	b	4243fc <ASN1_generate_nconf@plt+0x5afc>
  42432c:	ldr	w8, [sp, #412]
  424330:	cmp	w8, #0x30
  424334:	b.ne	424360 <ASN1_generate_nconf@plt+0x5a60>  // b.any
  424338:	ldur	x8, [x29, #-224]
  42433c:	ldr	w9, [x8, #4]
  424340:	cmp	w9, #0x16
  424344:	b.eq	424360 <ASN1_generate_nconf@plt+0x5a60>  // b.none
  424348:	ldr	x8, [sp, #160]
  42434c:	ldr	x0, [x8]
  424350:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  424354:	add	x1, x1, #0xc9a
  424358:	bl	4196e0 <BIO_printf@plt>
  42435c:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  424360:	ldur	x8, [x29, #-224]
  424364:	ldr	w9, [x8, #4]
  424368:	cmp	w9, #0x1e
  42436c:	b.eq	4243e8 <ASN1_generate_nconf@plt+0x5ae8>  // b.none
  424370:	ldur	x8, [x29, #-224]
  424374:	ldr	w9, [x8, #4]
  424378:	cmp	w9, #0xc
  42437c:	b.eq	4243e8 <ASN1_generate_nconf@plt+0x5ae8>  // b.none
  424380:	ldur	x8, [x29, #-224]
  424384:	ldr	x0, [x8, #8]
  424388:	ldur	x8, [x29, #-224]
  42438c:	ldr	w1, [x8]
  424390:	bl	41d510 <ASN1_PRINTABLE_type@plt>
  424394:	str	w0, [sp, #420]
  424398:	ldr	w9, [sp, #420]
  42439c:	cmp	w9, #0x14
  4243a0:	b.ne	4243b4 <ASN1_generate_nconf@plt+0x5ab4>  // b.any
  4243a4:	ldur	x8, [x29, #-224]
  4243a8:	ldr	w9, [x8, #4]
  4243ac:	cmp	w9, #0x14
  4243b0:	b.ne	4243d0 <ASN1_generate_nconf@plt+0x5ad0>  // b.any
  4243b4:	ldr	w8, [sp, #420]
  4243b8:	cmp	w8, #0x16
  4243bc:	b.ne	4243e8 <ASN1_generate_nconf@plt+0x5ae8>  // b.any
  4243c0:	ldur	x8, [x29, #-224]
  4243c4:	ldr	w9, [x8, #4]
  4243c8:	cmp	w9, #0x13
  4243cc:	b.ne	4243e8 <ASN1_generate_nconf@plt+0x5ae8>  // b.any
  4243d0:	ldr	x8, [sp, #160]
  4243d4:	ldr	x0, [x8]
  4243d8:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4243dc:	add	x1, x1, #0xccc
  4243e0:	bl	4196e0 <BIO_printf@plt>
  4243e4:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  4243e8:	ldur	w8, [x29, #-172]
  4243ec:	cbz	w8, 4243fc <ASN1_generate_nconf@plt+0x5afc>
  4243f0:	ldur	x0, [x29, #-240]
  4243f4:	ldur	x1, [x29, #-224]
  4243f8:	bl	42539c <ASN1_generate_nconf@plt+0x6a9c>
  4243fc:	ldr	w8, [sp, #424]
  424400:	add	w8, w8, #0x1
  424404:	str	w8, [sp, #424]
  424408:	b	42424c <ASN1_generate_nconf@plt+0x594c>
  42440c:	bl	41a830 <X509_NAME_new@plt>
  424410:	stur	x0, [x29, #-208]
  424414:	cbnz	x0, 42442c <ASN1_generate_nconf@plt+0x5b2c>
  424418:	ldr	x8, [sp, #160]
  42441c:	ldr	x0, [x8]
  424420:	ldr	x1, [sp, #144]
  424424:	bl	4196e0 <BIO_printf@plt>
  424428:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  42442c:	ldur	w8, [x29, #-180]
  424430:	cbz	w8, 424444 <ASN1_generate_nconf@plt+0x5b44>
  424434:	ldur	x0, [x29, #-192]
  424438:	bl	41d350 <X509_NAME_dup@plt>
  42443c:	stur	x0, [x29, #-200]
  424440:	b	424454 <ASN1_generate_nconf@plt+0x5b54>
  424444:	ldur	x0, [x29, #-32]
  424448:	bl	41d5d0 <X509_get_subject_name@plt>
  42444c:	bl	41d350 <X509_NAME_dup@plt>
  424450:	stur	x0, [x29, #-200]
  424454:	ldur	x8, [x29, #-200]
  424458:	cbnz	x8, 424460 <ASN1_generate_nconf@plt+0x5b60>
  42445c:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  424460:	mov	x8, xzr
  424464:	stur	x8, [x29, #-232]
  424468:	stur	x8, [x29, #-224]
  42446c:	str	wzr, [sp, #424]
  424470:	ldr	w8, [sp, #424]
  424474:	ldur	x0, [x29, #-56]
  424478:	str	w8, [sp, #128]
  42447c:	bl	425640 <ASN1_generate_nconf@plt+0x6d40>
  424480:	ldr	w8, [sp, #128]
  424484:	cmp	w8, w0
  424488:	b.ge	4247d0 <ASN1_generate_nconf@plt+0x5ed0>  // b.tcont
  42448c:	ldur	x0, [x29, #-56]
  424490:	ldr	w1, [sp, #424]
  424494:	bl	425664 <ASN1_generate_nconf@plt+0x6d64>
  424498:	str	x0, [sp, #392]
  42449c:	ldr	x8, [sp, #392]
  4244a0:	ldr	x0, [x8, #8]
  4244a4:	bl	41bad0 <OBJ_txt2nid@plt>
  4244a8:	str	w0, [sp, #420]
  4244ac:	cbnz	w0, 4244d0 <ASN1_generate_nconf@plt+0x5bd0>
  4244b0:	ldr	x8, [sp, #160]
  4244b4:	ldr	x0, [x8]
  4244b8:	ldr	x9, [sp, #392]
  4244bc:	ldr	x2, [x9, #8]
  4244c0:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4244c4:	add	x1, x1, #0xd11
  4244c8:	bl	4196e0 <BIO_printf@plt>
  4244cc:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  4244d0:	ldr	w0, [sp, #420]
  4244d4:	bl	41dd00 <OBJ_nid2obj@plt>
  4244d8:	stur	x0, [x29, #-240]
  4244dc:	mov	w8, #0xffffffff            	// #-1
  4244e0:	str	w8, [sp, #416]
  4244e4:	mov	x8, xzr
  4244e8:	str	x8, [sp, #280]
  4244ec:	ldur	x0, [x29, #-192]
  4244f0:	ldur	x1, [x29, #-240]
  4244f4:	ldr	w2, [sp, #416]
  4244f8:	bl	41c940 <X509_NAME_get_index_by_OBJ@plt>
  4244fc:	str	w0, [sp, #420]
  424500:	ldr	w9, [sp, #420]
  424504:	cmp	w9, #0x0
  424508:	cset	w9, ge  // ge = tcont
  42450c:	tbnz	w9, #0, 424530 <ASN1_generate_nconf@plt+0x5c30>
  424510:	ldr	w8, [sp, #416]
  424514:	mov	w9, #0xffffffff            	// #-1
  424518:	cmp	w8, w9
  42451c:	b.eq	424524 <ASN1_generate_nconf@plt+0x5c24>  // b.none
  424520:	b	4247c0 <ASN1_generate_nconf@plt+0x5ec0>
  424524:	mov	x8, xzr
  424528:	str	x8, [sp, #440]
  42452c:	b	424540 <ASN1_generate_nconf@plt+0x5c40>
  424530:	ldur	x0, [x29, #-192]
  424534:	ldr	w1, [sp, #420]
  424538:	bl	41ac10 <X509_NAME_get_entry@plt>
  42453c:	str	x0, [sp, #440]
  424540:	ldr	w8, [sp, #420]
  424544:	str	w8, [sp, #416]
  424548:	ldr	x9, [sp, #392]
  42454c:	ldr	x0, [x9, #16]
  424550:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  424554:	add	x1, x1, #0xd43
  424558:	bl	41d200 <strcmp@plt>
  42455c:	cbnz	w0, 424574 <ASN1_generate_nconf@plt+0x5c74>
  424560:	ldr	x8, [sp, #440]
  424564:	cbz	x8, 424570 <ASN1_generate_nconf@plt+0x5c70>
  424568:	ldr	x8, [sp, #440]
  42456c:	str	x8, [sp, #280]
  424570:	b	424770 <ASN1_generate_nconf@plt+0x5e70>
  424574:	ldr	x8, [sp, #392]
  424578:	ldr	x0, [x8, #16]
  42457c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  424580:	add	x1, x1, #0xd4c
  424584:	bl	41d200 <strcmp@plt>
  424588:	cbnz	w0, 4245c0 <ASN1_generate_nconf@plt+0x5cc0>
  42458c:	ldr	x8, [sp, #440]
  424590:	cbnz	x8, 4245b4 <ASN1_generate_nconf@plt+0x5cb4>
  424594:	ldr	x8, [sp, #160]
  424598:	ldr	x0, [x8]
  42459c:	ldr	x9, [sp, #392]
  4245a0:	ldr	x2, [x9, #8]
  4245a4:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4245a8:	add	x1, x1, #0xd55
  4245ac:	bl	4196e0 <BIO_printf@plt>
  4245b0:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  4245b4:	ldr	x8, [sp, #440]
  4245b8:	str	x8, [sp, #280]
  4245bc:	b	424770 <ASN1_generate_nconf@plt+0x5e70>
  4245c0:	ldr	x8, [sp, #392]
  4245c4:	ldr	x0, [x8, #16]
  4245c8:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4245cc:	add	x1, x1, #0xd89
  4245d0:	bl	41d200 <strcmp@plt>
  4245d4:	cbnz	w0, 424750 <ASN1_generate_nconf@plt+0x5e50>
  4245d8:	ldr	x8, [sp, #440]
  4245dc:	cbnz	x8, 424600 <ASN1_generate_nconf@plt+0x5d00>
  4245e0:	ldr	x8, [sp, #160]
  4245e4:	ldr	x0, [x8]
  4245e8:	ldr	x9, [sp, #392]
  4245ec:	ldr	x2, [x9, #8]
  4245f0:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4245f4:	add	x1, x1, #0xd8f
  4245f8:	bl	4196e0 <BIO_printf@plt>
  4245fc:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  424600:	mov	w8, #0xffffffff            	// #-1
  424604:	str	w8, [sp, #276]
  424608:	ldur	x0, [x29, #-200]
  42460c:	ldur	x1, [x29, #-240]
  424610:	ldr	w2, [sp, #276]
  424614:	bl	41c940 <X509_NAME_get_index_by_OBJ@plt>
  424618:	str	w0, [sp, #420]
  42461c:	ldr	w8, [sp, #420]
  424620:	cmp	w8, #0x0
  424624:	cset	w8, ge  // ge = tcont
  424628:	tbnz	w8, #0, 42465c <ASN1_generate_nconf@plt+0x5d5c>
  42462c:	ldr	w8, [sp, #276]
  424630:	mov	w9, #0xffffffff            	// #-1
  424634:	cmp	w8, w9
  424638:	b.ne	42465c <ASN1_generate_nconf@plt+0x5d5c>  // b.any
  42463c:	ldr	x8, [sp, #160]
  424640:	ldr	x0, [x8]
  424644:	ldr	x9, [sp, #392]
  424648:	ldr	x2, [x9, #8]
  42464c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  424650:	add	x1, x1, #0xdb3
  424654:	bl	4196e0 <BIO_printf@plt>
  424658:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  42465c:	ldr	w8, [sp, #420]
  424660:	cmp	w8, #0x0
  424664:	cset	w8, lt  // lt = tstop
  424668:	tbnz	w8, #0, 4246b0 <ASN1_generate_nconf@plt+0x5db0>
  42466c:	ldur	x0, [x29, #-200]
  424670:	ldr	w1, [sp, #420]
  424674:	bl	41ac10 <X509_NAME_get_entry@plt>
  424678:	str	x0, [sp, #280]
  42467c:	ldr	x0, [sp, #440]
  424680:	bl	41ad20 <X509_NAME_ENTRY_get_data@plt>
  424684:	stur	x0, [x29, #-224]
  424688:	ldr	x0, [sp, #280]
  42468c:	bl	41ad20 <X509_NAME_ENTRY_get_data@plt>
  424690:	stur	x0, [x29, #-232]
  424694:	ldr	w8, [sp, #420]
  424698:	str	w8, [sp, #276]
  42469c:	ldur	x0, [x29, #-224]
  4246a0:	ldur	x1, [x29, #-232]
  4246a4:	bl	41b410 <ASN1_STRING_cmp@plt>
  4246a8:	cbz	w0, 4246b0 <ASN1_generate_nconf@plt+0x5db0>
  4246ac:	b	424608 <ASN1_generate_nconf@plt+0x5d08>
  4246b0:	ldr	w8, [sp, #420]
  4246b4:	cmp	w8, #0x0
  4246b8:	cset	w8, ge  // ge = tcont
  4246bc:	tbnz	w8, #0, 42474c <ASN1_generate_nconf@plt+0x5e4c>
  4246c0:	ldr	x8, [sp, #160]
  4246c4:	ldr	x0, [x8]
  4246c8:	ldr	x9, [sp, #392]
  4246cc:	ldr	x2, [x9, #8]
  4246d0:	ldur	x9, [x29, #-232]
  4246d4:	str	x0, [sp, #120]
  4246d8:	str	x2, [sp, #112]
  4246dc:	cbnz	x9, 4246f0 <ASN1_generate_nconf@plt+0x5df0>
  4246e0:	adrp	x8, 490000 <ASN1_generate_nconf@plt+0x71700>
  4246e4:	add	x8, x8, #0x609
  4246e8:	str	x8, [sp, #104]
  4246ec:	b	4246fc <ASN1_generate_nconf@plt+0x5dfc>
  4246f0:	ldur	x8, [x29, #-232]
  4246f4:	ldr	x8, [x8, #8]
  4246f8:	str	x8, [sp, #104]
  4246fc:	ldr	x8, [sp, #104]
  424700:	ldur	x9, [x29, #-224]
  424704:	str	x8, [sp, #96]
  424708:	cbnz	x9, 42471c <ASN1_generate_nconf@plt+0x5e1c>
  42470c:	adrp	x8, 490000 <ASN1_generate_nconf@plt+0x71700>
  424710:	add	x8, x8, #0x609
  424714:	str	x8, [sp, #88]
  424718:	b	424728 <ASN1_generate_nconf@plt+0x5e28>
  42471c:	ldur	x8, [x29, #-224]
  424720:	ldr	x8, [x8, #8]
  424724:	str	x8, [sp, #88]
  424728:	ldr	x8, [sp, #88]
  42472c:	ldr	x0, [sp, #120]
  424730:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  424734:	add	x1, x1, #0xe05
  424738:	ldr	x2, [sp, #112]
  42473c:	ldr	x3, [sp, #96]
  424740:	mov	x4, x8
  424744:	bl	4196e0 <BIO_printf@plt>
  424748:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  42474c:	b	424770 <ASN1_generate_nconf@plt+0x5e70>
  424750:	ldr	x8, [sp, #160]
  424754:	ldr	x0, [x8]
  424758:	ldr	x9, [sp, #392]
  42475c:	ldr	x2, [x9, #16]
  424760:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  424764:	add	x1, x1, #0xe51
  424768:	bl	4196e0 <BIO_printf@plt>
  42476c:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  424770:	ldr	x8, [sp, #280]
  424774:	cbz	x8, 4247a8 <ASN1_generate_nconf@plt+0x5ea8>
  424778:	ldur	x0, [x29, #-208]
  42477c:	ldr	x1, [sp, #280]
  424780:	mov	w2, #0xffffffff            	// #-1
  424784:	mov	w8, wzr
  424788:	mov	w3, w8
  42478c:	bl	41cc10 <X509_NAME_add_entry@plt>
  424790:	cbnz	w0, 4247a8 <ASN1_generate_nconf@plt+0x5ea8>
  424794:	ldr	x8, [sp, #160]
  424798:	ldr	x0, [x8]
  42479c:	ldr	x1, [sp, #144]
  4247a0:	bl	4196e0 <BIO_printf@plt>
  4247a4:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  4247a8:	ldr	w8, [sp, #420]
  4247ac:	cmp	w8, #0x0
  4247b0:	cset	w8, ge  // ge = tcont
  4247b4:	tbnz	w8, #0, 4247bc <ASN1_generate_nconf@plt+0x5ebc>
  4247b8:	b	4247c0 <ASN1_generate_nconf@plt+0x5ec0>
  4247bc:	b	4244e4 <ASN1_generate_nconf@plt+0x5be4>
  4247c0:	ldr	w8, [sp, #424]
  4247c4:	add	w8, w8, #0x1
  4247c8:	str	w8, [sp, #424]
  4247cc:	b	424470 <ASN1_generate_nconf@plt+0x5b70>
  4247d0:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4247d4:	add	x8, x8, #0x0
  4247d8:	ldr	w9, [x8]
  4247dc:	cbz	w9, 424800 <ASN1_generate_nconf@plt+0x5f00>
  4247e0:	ldur	x0, [x29, #-208]
  4247e4:	bl	41c690 <X509_NAME_free@plt>
  4247e8:	ldur	x0, [x29, #-192]
  4247ec:	bl	41d350 <X509_NAME_dup@plt>
  4247f0:	stur	x0, [x29, #-208]
  4247f4:	ldur	x8, [x29, #-208]
  4247f8:	cbnz	x8, 424800 <ASN1_generate_nconf@plt+0x5f00>
  4247fc:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  424800:	ldur	w8, [x29, #-128]
  424804:	cbz	w8, 42481c <ASN1_generate_nconf@plt+0x5f1c>
  424808:	ldr	x8, [sp, #160]
  42480c:	ldr	x0, [x8]
  424810:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  424814:	add	x1, x1, #0xe7c
  424818:	bl	4196e0 <BIO_printf@plt>
  42481c:	bl	41c0b0 <X509_new@plt>
  424820:	stur	x0, [x29, #-248]
  424824:	cbnz	x0, 42482c <ASN1_generate_nconf@plt+0x5f2c>
  424828:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  42482c:	ldur	x0, [x29, #-72]
  424830:	ldur	x8, [x29, #-248]
  424834:	str	x0, [sp, #80]
  424838:	mov	x0, x8
  42483c:	bl	41c420 <X509_get_serialNumber@plt>
  424840:	ldr	x8, [sp, #80]
  424844:	str	x0, [sp, #72]
  424848:	mov	x0, x8
  42484c:	ldr	x1, [sp, #72]
  424850:	bl	41bb80 <BN_to_ASN1_INTEGER@plt>
  424854:	cbnz	x0, 42485c <ASN1_generate_nconf@plt+0x5f5c>
  424858:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  42485c:	ldur	w8, [x29, #-180]
  424860:	cbz	w8, 42487c <ASN1_generate_nconf@plt+0x5f7c>
  424864:	ldur	x0, [x29, #-248]
  424868:	ldur	x1, [x29, #-208]
  42486c:	bl	41dff0 <X509_set_issuer_name@plt>
  424870:	cbnz	w0, 424878 <ASN1_generate_nconf@plt+0x5f78>
  424874:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  424878:	b	4248ac <ASN1_generate_nconf@plt+0x5fac>
  42487c:	ldur	x0, [x29, #-248]
  424880:	ldur	x8, [x29, #-32]
  424884:	str	x0, [sp, #64]
  424888:	mov	x0, x8
  42488c:	bl	41d5d0 <X509_get_subject_name@plt>
  424890:	ldr	x8, [sp, #64]
  424894:	str	x0, [sp, #56]
  424898:	mov	x0, x8
  42489c:	ldr	x1, [sp, #56]
  4248a0:	bl	41dff0 <X509_set_issuer_name@plt>
  4248a4:	cbnz	w0, 4248ac <ASN1_generate_nconf@plt+0x5fac>
  4248a8:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  4248ac:	ldur	x0, [x29, #-248]
  4248b0:	ldur	x1, [x29, #-104]
  4248b4:	ldur	x2, [x29, #-112]
  4248b8:	ldur	x8, [x29, #-120]
  4248bc:	mov	w3, w8
  4248c0:	bl	46fdf0 <ASN1_generate_nconf@plt+0x514f0>
  4248c4:	cbnz	w0, 4248cc <ASN1_generate_nconf@plt+0x5fcc>
  4248c8:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  4248cc:	ldur	x8, [x29, #-112]
  4248d0:	cbz	x8, 42490c <ASN1_generate_nconf@plt+0x600c>
  4248d4:	ldur	x0, [x29, #-248]
  4248d8:	bl	41d4c0 <X509_get0_notAfter@plt>
  4248dc:	add	x8, sp, #0x110
  4248e0:	str	x0, [sp, #48]
  4248e4:	mov	x0, x8
  4248e8:	mov	x8, xzr
  4248ec:	mov	x1, x8
  4248f0:	mov	x2, x8
  4248f4:	ldr	x3, [sp, #48]
  4248f8:	bl	41dac0 <ASN1_TIME_diff@plt>
  4248fc:	cbnz	w0, 424904 <ASN1_generate_nconf@plt+0x6004>
  424900:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  424904:	ldrsw	x8, [sp, #272]
  424908:	stur	x8, [x29, #-120]
  42490c:	ldur	x0, [x29, #-248]
  424910:	ldur	x1, [x29, #-208]
  424914:	bl	41e090 <X509_set_subject_name@plt>
  424918:	cbnz	w0, 424920 <ASN1_generate_nconf@plt+0x6020>
  42491c:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  424920:	ldur	x0, [x29, #-136]
  424924:	bl	41c0f0 <X509_REQ_get0_pubkey@plt>
  424928:	str	x0, [sp, #432]
  42492c:	ldur	x0, [x29, #-248]
  424930:	ldr	x1, [sp, #432]
  424934:	bl	41c0e0 <X509_set_pubkey@plt>
  424938:	str	w0, [sp, #424]
  42493c:	ldr	w8, [sp, #424]
  424940:	cbnz	w8, 424948 <ASN1_generate_nconf@plt+0x6048>
  424944:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  424948:	ldur	x8, [x29, #-144]
  42494c:	cbz	x8, 424ac8 <ASN1_generate_nconf@plt+0x61c8>
  424950:	ldur	w8, [x29, #-180]
  424954:	cbz	w8, 424980 <ASN1_generate_nconf@plt+0x6080>
  424958:	ldur	x1, [x29, #-248]
  42495c:	ldur	x2, [x29, #-248]
  424960:	ldur	x3, [x29, #-136]
  424964:	add	x0, sp, #0xd8
  424968:	mov	x8, xzr
  42496c:	mov	x4, x8
  424970:	mov	w9, wzr
  424974:	mov	w5, w9
  424978:	bl	41b190 <X509V3_set_ctx@plt>
  42497c:	b	4249a4 <ASN1_generate_nconf@plt+0x60a4>
  424980:	ldur	x1, [x29, #-32]
  424984:	ldur	x2, [x29, #-248]
  424988:	ldur	x3, [x29, #-136]
  42498c:	add	x0, sp, #0xd8
  424990:	mov	x8, xzr
  424994:	mov	x4, x8
  424998:	mov	w9, wzr
  42499c:	mov	w5, w9
  4249a0:	bl	41b190 <X509V3_set_ctx@plt>
  4249a4:	ldr	x8, [sp, #152]
  4249a8:	ldr	x9, [x8]
  4249ac:	cbz	x9, 424a4c <ASN1_generate_nconf@plt+0x614c>
  4249b0:	ldur	w8, [x29, #-128]
  4249b4:	cbz	w8, 4249cc <ASN1_generate_nconf@plt+0x60cc>
  4249b8:	ldr	x8, [sp, #160]
  4249bc:	ldr	x0, [x8]
  4249c0:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4249c4:	add	x1, x1, #0xebf
  4249c8:	bl	4196e0 <BIO_printf@plt>
  4249cc:	ldr	x8, [sp, #152]
  4249d0:	ldr	x1, [x8]
  4249d4:	add	x9, sp, #0xd8
  4249d8:	mov	x0, x9
  4249dc:	str	x9, [sp, #40]
  4249e0:	bl	419a90 <X509V3_set_nconf@plt>
  4249e4:	ldr	x8, [sp, #152]
  4249e8:	ldr	x0, [x8]
  4249ec:	ldur	x2, [x29, #-144]
  4249f0:	ldur	x3, [x29, #-248]
  4249f4:	ldr	x1, [sp, #40]
  4249f8:	bl	41a2e0 <X509V3_EXT_add_nconf@plt>
  4249fc:	cbnz	w0, 424a2c <ASN1_generate_nconf@plt+0x612c>
  424a00:	ldr	x8, [sp, #160]
  424a04:	ldr	x0, [x8]
  424a08:	ldur	x2, [x29, #-144]
  424a0c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  424a10:	add	x1, x1, #0xedf
  424a14:	bl	4196e0 <BIO_printf@plt>
  424a18:	ldr	x8, [sp, #160]
  424a1c:	ldr	x9, [x8]
  424a20:	mov	x0, x9
  424a24:	bl	41e780 <ERR_print_errors@plt>
  424a28:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  424a2c:	ldur	w8, [x29, #-128]
  424a30:	cbz	w8, 424a48 <ASN1_generate_nconf@plt+0x6148>
  424a34:	ldr	x8, [sp, #160]
  424a38:	ldr	x0, [x8]
  424a3c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  424a40:	add	x1, x1, #0xf07
  424a44:	bl	4196e0 <BIO_printf@plt>
  424a48:	b	424ac8 <ASN1_generate_nconf@plt+0x61c8>
  424a4c:	ldur	x8, [x29, #-144]
  424a50:	cbz	x8, 424ac8 <ASN1_generate_nconf@plt+0x61c8>
  424a54:	ldur	x1, [x29, #-152]
  424a58:	add	x8, sp, #0xd8
  424a5c:	mov	x0, x8
  424a60:	str	x8, [sp, #32]
  424a64:	bl	419a90 <X509V3_set_nconf@plt>
  424a68:	ldur	x0, [x29, #-152]
  424a6c:	ldur	x2, [x29, #-144]
  424a70:	ldur	x3, [x29, #-248]
  424a74:	ldr	x1, [sp, #32]
  424a78:	bl	41a2e0 <X509V3_EXT_add_nconf@plt>
  424a7c:	cbnz	w0, 424aac <ASN1_generate_nconf@plt+0x61ac>
  424a80:	ldr	x8, [sp, #160]
  424a84:	ldr	x0, [x8]
  424a88:	ldur	x2, [x29, #-144]
  424a8c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  424a90:	add	x1, x1, #0xedf
  424a94:	bl	4196e0 <BIO_printf@plt>
  424a98:	ldr	x8, [sp, #160]
  424a9c:	ldr	x9, [x8]
  424aa0:	mov	x0, x9
  424aa4:	bl	41e780 <ERR_print_errors@plt>
  424aa8:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  424aac:	ldur	w8, [x29, #-128]
  424ab0:	cbz	w8, 424ac8 <ASN1_generate_nconf@plt+0x61c8>
  424ab4:	ldr	x8, [sp, #160]
  424ab8:	ldr	x0, [x8]
  424abc:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  424ac0:	add	x1, x1, #0xf31
  424ac4:	bl	4196e0 <BIO_printf@plt>
  424ac8:	ldur	x0, [x29, #-248]
  424acc:	ldur	x1, [x29, #-136]
  424ad0:	ldur	w2, [x29, #-176]
  424ad4:	bl	46cf34 <ASN1_generate_nconf@plt+0x4e634>
  424ad8:	cbnz	w0, 424b04 <ASN1_generate_nconf@plt+0x6204>
  424adc:	ldr	x8, [sp, #160]
  424ae0:	ldr	x0, [x8]
  424ae4:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  424ae8:	add	x1, x1, #0xf5c
  424aec:	bl	4196e0 <BIO_printf@plt>
  424af0:	ldr	x8, [sp, #160]
  424af4:	ldr	x9, [x8]
  424af8:	mov	x0, x9
  424afc:	bl	41e780 <ERR_print_errors@plt>
  424b00:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  424b04:	ldur	x0, [x29, #-248]
  424b08:	bl	41ba20 <X509_get0_extensions@plt>
  424b0c:	str	x0, [sp, #208]
  424b10:	ldr	x8, [sp, #208]
  424b14:	cbz	x8, 424b40 <ASN1_generate_nconf@plt+0x6240>
  424b18:	ldr	x0, [sp, #208]
  424b1c:	bl	425690 <ASN1_generate_nconf@plt+0x6d90>
  424b20:	cmp	w0, #0x0
  424b24:	cset	w8, le
  424b28:	tbnz	w8, #0, 424b40 <ASN1_generate_nconf@plt+0x6240>
  424b2c:	ldur	x0, [x29, #-248]
  424b30:	mov	x1, #0x2                   	// #2
  424b34:	bl	41ca60 <X509_set_version@plt>
  424b38:	cbnz	w0, 424b40 <ASN1_generate_nconf@plt+0x6240>
  424b3c:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  424b40:	ldur	w8, [x29, #-128]
  424b44:	cbz	w8, 424b5c <ASN1_generate_nconf@plt+0x625c>
  424b48:	ldr	x8, [sp, #160]
  424b4c:	ldr	x0, [x8]
  424b50:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  424b54:	add	x1, x1, #0xf83
  424b58:	bl	4196e0 <BIO_printf@plt>
  424b5c:	ldur	w8, [x29, #-96]
  424b60:	cbnz	w8, 424bfc <ASN1_generate_nconf@plt+0x62fc>
  424b64:	ldur	x0, [x29, #-208]
  424b68:	bl	41d350 <X509_NAME_dup@plt>
  424b6c:	str	x0, [sp, #192]
  424b70:	cbnz	x0, 424b88 <ASN1_generate_nconf@plt+0x6288>
  424b74:	ldr	x8, [sp, #160]
  424b78:	ldr	x0, [x8]
  424b7c:	ldr	x1, [sp, #144]
  424b80:	bl	4196e0 <BIO_printf@plt>
  424b84:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  424b88:	mov	w8, #0xffffffff            	// #-1
  424b8c:	str	w8, [sp, #424]
  424b90:	ldr	x0, [sp, #192]
  424b94:	ldr	w2, [sp, #424]
  424b98:	mov	w1, #0x30                  	// #48
  424b9c:	bl	41ccd0 <X509_NAME_get_index_by_NID@plt>
  424ba0:	str	w0, [sp, #424]
  424ba4:	cmp	w0, #0x0
  424ba8:	cset	w8, lt  // lt = tstop
  424bac:	tbnz	w8, #0, 424bd8 <ASN1_generate_nconf@plt+0x62d8>
  424bb0:	ldr	x0, [sp, #192]
  424bb4:	ldr	w8, [sp, #424]
  424bb8:	subs	w9, w8, #0x1
  424bbc:	str	w9, [sp, #424]
  424bc0:	mov	w1, w8
  424bc4:	bl	41b930 <X509_NAME_delete_entry@plt>
  424bc8:	str	x0, [sp, #200]
  424bcc:	ldr	x0, [sp, #200]
  424bd0:	bl	41d570 <X509_NAME_ENTRY_free@plt>
  424bd4:	b	424b90 <ASN1_generate_nconf@plt+0x6290>
  424bd8:	ldur	x0, [x29, #-248]
  424bdc:	ldr	x1, [sp, #192]
  424be0:	bl	41e090 <X509_set_subject_name@plt>
  424be4:	cbnz	w0, 424bf4 <ASN1_generate_nconf@plt+0x62f4>
  424be8:	ldr	x0, [sp, #192]
  424bec:	bl	41c690 <X509_NAME_free@plt>
  424bf0:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  424bf4:	ldr	x0, [sp, #192]
  424bf8:	bl	41c690 <X509_NAME_free@plt>
  424bfc:	ldur	x0, [x29, #-248]
  424c00:	bl	41d5d0 <X509_get_subject_name@plt>
  424c04:	mov	x8, xzr
  424c08:	mov	x1, x8
  424c0c:	mov	w9, wzr
  424c10:	mov	w2, w9
  424c14:	bl	41beb0 <X509_NAME_oneline@plt>
  424c18:	add	x8, sp, #0x158
  424c1c:	str	x0, [x8, #40]
  424c20:	ldr	x8, [x8, #40]
  424c24:	cbnz	x8, 424c3c <ASN1_generate_nconf@plt+0x633c>
  424c28:	ldr	x8, [sp, #160]
  424c2c:	ldr	x0, [x8]
  424c30:	ldr	x1, [sp, #144]
  424c34:	bl	4196e0 <BIO_printf@plt>
  424c38:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  424c3c:	ldur	x0, [x29, #-72]
  424c40:	bl	419e10 <BN_is_zero@plt>
  424c44:	cbz	w0, 424c68 <ASN1_generate_nconf@plt+0x6368>
  424c48:	adrp	x0, 493000 <ASN1_generate_nconf@plt+0x74700>
  424c4c:	add	x0, x0, #0xd16
  424c50:	ldr	x1, [sp, #168]
  424c54:	mov	w2, #0x6c8                 	// #1736
  424c58:	bl	41af30 <CRYPTO_strdup@plt>
  424c5c:	add	x8, sp, #0x158
  424c60:	str	x0, [x8, #24]
  424c64:	b	424c78 <ASN1_generate_nconf@plt+0x6378>
  424c68:	ldur	x0, [x29, #-72]
  424c6c:	bl	41c910 <BN_bn2hex@plt>
  424c70:	add	x8, sp, #0x158
  424c74:	str	x0, [x8, #24]
  424c78:	add	x8, sp, #0x158
  424c7c:	ldr	x8, [x8, #24]
  424c80:	cbnz	x8, 424c98 <ASN1_generate_nconf@plt+0x6398>
  424c84:	ldr	x8, [sp, #160]
  424c88:	ldr	x0, [x8]
  424c8c:	ldr	x1, [sp, #144]
  424c90:	bl	4196e0 <BIO_printf@plt>
  424c94:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  424c98:	add	x8, sp, #0x158
  424c9c:	ldr	x8, [x8, #40]
  424ca0:	ldrb	w9, [x8]
  424ca4:	cbnz	w9, 424cf8 <ASN1_generate_nconf@plt+0x63f8>
  424ca8:	add	x8, sp, #0x158
  424cac:	ldr	x0, [x8, #40]
  424cb0:	ldr	x1, [sp, #168]
  424cb4:	mov	w2, #0x6d6                 	// #1750
  424cb8:	str	x8, [sp, #24]
  424cbc:	bl	41b180 <CRYPTO_free@plt>
  424cc0:	ldr	x8, [sp, #24]
  424cc4:	ldr	x0, [x8, #24]
  424cc8:	ldr	x1, [sp, #168]
  424ccc:	mov	w2, #0x6d7                 	// #1751
  424cd0:	bl	41af30 <CRYPTO_strdup@plt>
  424cd4:	ldr	x8, [sp, #24]
  424cd8:	str	x0, [x8, #40]
  424cdc:	ldr	x9, [x8, #40]
  424ce0:	cbnz	x9, 424cf8 <ASN1_generate_nconf@plt+0x63f8>
  424ce4:	ldr	x8, [sp, #160]
  424ce8:	ldr	x0, [x8]
  424cec:	ldr	x1, [sp, #144]
  424cf0:	bl	4196e0 <BIO_printf@plt>
  424cf4:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  424cf8:	ldur	x8, [x29, #-64]
  424cfc:	ldr	w9, [x8]
  424d00:	cbz	w9, 424d48 <ASN1_generate_nconf@plt+0x6448>
  424d04:	add	x8, sp, #0x158
  424d08:	str	x8, [sp, #184]
  424d0c:	ldur	x8, [x29, #-64]
  424d10:	ldr	x0, [x8, #8]
  424d14:	ldr	x2, [sp, #184]
  424d18:	mov	w1, #0x5                   	// #5
  424d1c:	bl	419cb0 <TXT_DB_get_by_index@plt>
  424d20:	str	x0, [sp, #328]
  424d24:	ldr	x8, [sp, #328]
  424d28:	cbz	x8, 424d48 <ASN1_generate_nconf@plt+0x6448>
  424d2c:	ldr	x8, [sp, #160]
  424d30:	ldr	x0, [x8]
  424d34:	add	x9, sp, #0x158
  424d38:	ldr	x2, [x9, #40]
  424d3c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  424d40:	add	x1, x1, #0xfc6
  424d44:	bl	4196e0 <BIO_printf@plt>
  424d48:	ldr	x8, [sp, #328]
  424d4c:	cbnz	x8, 424da4 <ASN1_generate_nconf@plt+0x64a4>
  424d50:	ldur	x8, [x29, #-64]
  424d54:	ldr	x0, [x8, #8]
  424d58:	mov	w1, #0x3                   	// #3
  424d5c:	add	x2, sp, #0x158
  424d60:	bl	419cb0 <TXT_DB_get_by_index@plt>
  424d64:	str	x0, [sp, #328]
  424d68:	ldr	x8, [sp, #328]
  424d6c:	cbz	x8, 424da4 <ASN1_generate_nconf@plt+0x64a4>
  424d70:	ldr	x8, [sp, #160]
  424d74:	ldr	x0, [x8]
  424d78:	add	x9, sp, #0x158
  424d7c:	ldr	x2, [x9, #24]
  424d80:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  424d84:	add	x1, x1, #0xff3
  424d88:	bl	4196e0 <BIO_printf@plt>
  424d8c:	ldr	x8, [sp, #160]
  424d90:	ldr	x9, [x8]
  424d94:	mov	x0, x9
  424d98:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  424d9c:	add	x1, x1, #0x24
  424da0:	bl	4196e0 <BIO_printf@plt>
  424da4:	ldr	x8, [sp, #328]
  424da8:	cbz	x8, 424f74 <ASN1_generate_nconf@plt+0x6674>
  424dac:	ldr	x8, [sp, #160]
  424db0:	ldr	x0, [x8]
  424db4:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  424db8:	add	x1, x1, #0x59
  424dbc:	bl	4196e0 <BIO_printf@plt>
  424dc0:	ldr	x8, [sp, #328]
  424dc4:	ldr	x8, [x8]
  424dc8:	ldrb	w9, [x8]
  424dcc:	cmp	w9, #0x45
  424dd0:	b.ne	424de4 <ASN1_generate_nconf@plt+0x64e4>  // b.any
  424dd4:	adrp	x8, 479000 <ASN1_generate_nconf@plt+0x5a700>
  424dd8:	add	x8, x8, #0x87
  424ddc:	str	x8, [sp, #400]
  424de0:	b	424e38 <ASN1_generate_nconf@plt+0x6538>
  424de4:	ldr	x8, [sp, #328]
  424de8:	ldr	x8, [x8]
  424dec:	ldrb	w9, [x8]
  424df0:	cmp	w9, #0x52
  424df4:	b.ne	424e08 <ASN1_generate_nconf@plt+0x6508>  // b.any
  424df8:	adrp	x8, 479000 <ASN1_generate_nconf@plt+0x5a700>
  424dfc:	add	x8, x8, #0x8f
  424e00:	str	x8, [sp, #400]
  424e04:	b	424e38 <ASN1_generate_nconf@plt+0x6538>
  424e08:	ldr	x8, [sp, #328]
  424e0c:	ldr	x8, [x8]
  424e10:	ldrb	w9, [x8]
  424e14:	cmp	w9, #0x56
  424e18:	b.ne	424e2c <ASN1_generate_nconf@plt+0x652c>  // b.any
  424e1c:	adrp	x8, 479000 <ASN1_generate_nconf@plt+0x5a700>
  424e20:	add	x8, x8, #0x97
  424e24:	str	x8, [sp, #400]
  424e28:	b	424e38 <ASN1_generate_nconf@plt+0x6538>
  424e2c:	adrp	x8, 479000 <ASN1_generate_nconf@plt+0x5a700>
  424e30:	add	x8, x8, #0x9d
  424e34:	str	x8, [sp, #400]
  424e38:	ldr	x8, [sp, #160]
  424e3c:	ldr	x0, [x8]
  424e40:	ldr	x2, [sp, #400]
  424e44:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  424e48:	add	x1, x1, #0xbd
  424e4c:	bl	4196e0 <BIO_printf@plt>
  424e50:	ldr	x8, [sp, #328]
  424e54:	ldr	x8, [x8]
  424e58:	ldrb	w9, [x8]
  424e5c:	cmp	w9, #0x52
  424e60:	b.ne	424e98 <ASN1_generate_nconf@plt+0x6598>  // b.any
  424e64:	ldr	x8, [sp, #328]
  424e68:	ldr	x8, [x8, #8]
  424e6c:	str	x8, [sp, #400]
  424e70:	ldr	x8, [sp, #400]
  424e74:	cbnz	x8, 424e80 <ASN1_generate_nconf@plt+0x6580>
  424e78:	ldr	x8, [sp, #136]
  424e7c:	str	x8, [sp, #400]
  424e80:	ldr	x8, [sp, #160]
  424e84:	ldr	x0, [x8]
  424e88:	ldr	x2, [sp, #400]
  424e8c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  424e90:	add	x1, x1, #0xd6
  424e94:	bl	4196e0 <BIO_printf@plt>
  424e98:	ldr	x8, [sp, #328]
  424e9c:	ldr	x8, [x8, #8]
  424ea0:	str	x8, [sp, #400]
  424ea4:	ldr	x8, [sp, #400]
  424ea8:	cbnz	x8, 424eb4 <ASN1_generate_nconf@plt+0x65b4>
  424eac:	ldr	x8, [sp, #136]
  424eb0:	str	x8, [sp, #400]
  424eb4:	ldr	x8, [sp, #160]
  424eb8:	ldr	x0, [x8]
  424ebc:	ldr	x2, [sp, #400]
  424ec0:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  424ec4:	add	x1, x1, #0xe9
  424ec8:	bl	4196e0 <BIO_printf@plt>
  424ecc:	ldr	x8, [sp, #328]
  424ed0:	ldr	x8, [x8, #24]
  424ed4:	str	x8, [sp, #400]
  424ed8:	ldr	x8, [sp, #400]
  424edc:	cbnz	x8, 424ee8 <ASN1_generate_nconf@plt+0x65e8>
  424ee0:	ldr	x8, [sp, #136]
  424ee4:	str	x8, [sp, #400]
  424ee8:	ldr	x8, [sp, #160]
  424eec:	ldr	x0, [x8]
  424ef0:	ldr	x2, [sp, #400]
  424ef4:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  424ef8:	add	x1, x1, #0xfc
  424efc:	bl	4196e0 <BIO_printf@plt>
  424f00:	ldr	x8, [sp, #328]
  424f04:	ldr	x8, [x8, #32]
  424f08:	str	x8, [sp, #400]
  424f0c:	ldr	x8, [sp, #400]
  424f10:	cbnz	x8, 424f1c <ASN1_generate_nconf@plt+0x661c>
  424f14:	ldr	x8, [sp, #136]
  424f18:	str	x8, [sp, #400]
  424f1c:	ldr	x8, [sp, #160]
  424f20:	ldr	x0, [x8]
  424f24:	ldr	x2, [sp, #400]
  424f28:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  424f2c:	add	x1, x1, #0x10f
  424f30:	bl	4196e0 <BIO_printf@plt>
  424f34:	ldr	x8, [sp, #328]
  424f38:	ldr	x8, [x8, #40]
  424f3c:	str	x8, [sp, #400]
  424f40:	ldr	x8, [sp, #400]
  424f44:	cbnz	x8, 424f50 <ASN1_generate_nconf@plt+0x6650>
  424f48:	ldr	x8, [sp, #136]
  424f4c:	str	x8, [sp, #400]
  424f50:	ldr	x8, [sp, #160]
  424f54:	ldr	x0, [x8]
  424f58:	ldr	x2, [sp, #400]
  424f5c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  424f60:	add	x1, x1, #0x122
  424f64:	bl	4196e0 <BIO_printf@plt>
  424f68:	mov	w9, #0xffffffff            	// #-1
  424f6c:	str	w9, [sp, #428]
  424f70:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  424f74:	ldur	w8, [x29, #-172]
  424f78:	cbnz	w8, 424fbc <ASN1_generate_nconf@plt+0x66bc>
  424f7c:	ldr	x8, [sp, #160]
  424f80:	ldr	x0, [x8]
  424f84:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  424f88:	add	x1, x1, #0x135
  424f8c:	bl	4196e0 <BIO_printf@plt>
  424f90:	ldur	x8, [x29, #-160]
  424f94:	mov	x9, #0x208                 	// #520
  424f98:	orr	x8, x8, x9
  424f9c:	stur	x8, [x29, #-160]
  424fa0:	ldr	x8, [sp, #160]
  424fa4:	ldr	x9, [x8]
  424fa8:	ldur	x1, [x29, #-248]
  424fac:	ldur	x2, [x29, #-168]
  424fb0:	ldur	x3, [x29, #-160]
  424fb4:	mov	x0, x9
  424fb8:	bl	41d0f0 <X509_print_ex@plt>
  424fbc:	ldr	x8, [sp, #160]
  424fc0:	ldr	x0, [x8]
  424fc4:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  424fc8:	add	x1, x1, #0x14b
  424fcc:	bl	4196e0 <BIO_printf@plt>
  424fd0:	ldr	x8, [sp, #160]
  424fd4:	ldr	x9, [x8]
  424fd8:	ldur	x10, [x29, #-248]
  424fdc:	mov	x0, x10
  424fe0:	str	x9, [sp, #16]
  424fe4:	bl	41d4c0 <X509_get0_notAfter@plt>
  424fe8:	ldr	x8, [sp, #16]
  424fec:	str	x0, [sp, #8]
  424ff0:	mov	x0, x8
  424ff4:	ldr	x1, [sp, #8]
  424ff8:	bl	41a060 <ASN1_TIME_print@plt>
  424ffc:	ldur	x8, [x29, #-120]
  425000:	cbz	x8, 42501c <ASN1_generate_nconf@plt+0x671c>
  425004:	ldr	x8, [sp, #160]
  425008:	ldr	x0, [x8]
  42500c:	ldur	x2, [x29, #-120]
  425010:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  425014:	add	x1, x1, #0x171
  425018:	bl	4196e0 <BIO_printf@plt>
  42501c:	ldr	x8, [sp, #160]
  425020:	ldr	x0, [x8]
  425024:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  425028:	add	x1, x1, #0xec1
  42502c:	bl	4196e0 <BIO_printf@plt>
  425030:	ldur	w9, [x29, #-124]
  425034:	cbnz	w9, 4250e4 <ASN1_generate_nconf@plt+0x67e4>
  425038:	ldr	x8, [sp, #160]
  42503c:	ldr	x0, [x8]
  425040:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  425044:	add	x1, x1, #0x17d
  425048:	bl	4196e0 <BIO_printf@plt>
  42504c:	ldr	x8, [sp, #160]
  425050:	ldr	x9, [x8]
  425054:	mov	x0, x9
  425058:	mov	w1, #0xb                   	// #11
  42505c:	mov	x9, xzr
  425060:	mov	x2, x9
  425064:	mov	x3, x9
  425068:	bl	41de30 <BIO_ctrl@plt>
  42506c:	add	x8, sp, #0x12f
  425070:	mov	w10, #0x0                   	// #0
  425074:	strb	w10, [sp, #303]
  425078:	adrp	x9, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  42507c:	add	x9, x9, #0xff0
  425080:	ldr	x2, [x9]
  425084:	mov	x0, x8
  425088:	mov	w1, #0x19                  	// #25
  42508c:	bl	419a30 <fgets@plt>
  425090:	cbnz	x0, 4250b0 <ASN1_generate_nconf@plt+0x67b0>
  425094:	ldr	x8, [sp, #160]
  425098:	ldr	x0, [x8]
  42509c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  4250a0:	add	x1, x1, #0x19a
  4250a4:	bl	4196e0 <BIO_printf@plt>
  4250a8:	str	wzr, [sp, #428]
  4250ac:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  4250b0:	ldrb	w8, [sp, #303]
  4250b4:	cmp	w8, #0x79
  4250b8:	b.eq	4250e4 <ASN1_generate_nconf@plt+0x67e4>  // b.none
  4250bc:	ldrb	w8, [sp, #303]
  4250c0:	cmp	w8, #0x59
  4250c4:	b.eq	4250e4 <ASN1_generate_nconf@plt+0x67e4>  // b.none
  4250c8:	ldr	x8, [sp, #160]
  4250cc:	ldr	x0, [x8]
  4250d0:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  4250d4:	add	x1, x1, #0x1c8
  4250d8:	bl	4196e0 <BIO_printf@plt>
  4250dc:	str	wzr, [sp, #428]
  4250e0:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  4250e4:	ldur	x0, [x29, #-248]
  4250e8:	bl	41c9b0 <X509_get0_pubkey@plt>
  4250ec:	str	x0, [sp, #432]
  4250f0:	ldr	x0, [sp, #432]
  4250f4:	bl	41a360 <EVP_PKEY_missing_parameters@plt>
  4250f8:	cbz	w0, 425114 <ASN1_generate_nconf@plt+0x6814>
  4250fc:	ldur	x0, [x29, #-24]
  425100:	bl	41a360 <EVP_PKEY_missing_parameters@plt>
  425104:	cbnz	w0, 425114 <ASN1_generate_nconf@plt+0x6814>
  425108:	ldr	x0, [sp, #432]
  42510c:	ldur	x1, [x29, #-24]
  425110:	bl	41e590 <EVP_PKEY_copy_parameters@plt>
  425114:	ldur	x0, [x29, #-248]
  425118:	ldur	x1, [x29, #-24]
  42511c:	ldur	x2, [x29, #-40]
  425120:	ldur	x3, [x29, #-48]
  425124:	bl	44375c <ASN1_generate_nconf@plt+0x24e5c>
  425128:	cbnz	w0, 425130 <ASN1_generate_nconf@plt+0x6830>
  42512c:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  425130:	adrp	x0, 487000 <ASN1_generate_nconf@plt+0x68700>
  425134:	add	x0, x0, #0xc22
  425138:	ldr	x1, [sp, #168]
  42513c:	mov	w2, #0x742                 	// #1858
  425140:	bl	41af30 <CRYPTO_strdup@plt>
  425144:	add	x8, sp, #0x158
  425148:	str	x0, [sp, #344]
  42514c:	ldur	x0, [x29, #-248]
  425150:	str	x8, [sp]
  425154:	bl	41d4c0 <X509_get0_notAfter@plt>
  425158:	stur	x0, [x29, #-216]
  42515c:	ldur	x8, [x29, #-216]
  425160:	ldr	w9, [x8]
  425164:	add	w0, w9, #0x1
  425168:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  42516c:	add	x1, x1, #0x1eb
  425170:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  425174:	ldr	x8, [sp]
  425178:	str	x0, [x8, #8]
  42517c:	ldr	x0, [x8, #8]
  425180:	ldur	x10, [x29, #-216]
  425184:	ldr	x1, [x10, #8]
  425188:	ldur	x10, [x29, #-216]
  42518c:	ldrsw	x2, [x10]
  425190:	bl	41a7b0 <memcpy@plt>
  425194:	ldr	x8, [sp]
  425198:	ldr	x10, [x8, #8]
  42519c:	ldur	x11, [x29, #-216]
  4251a0:	ldrsw	x11, [x11]
  4251a4:	add	x10, x10, x11
  4251a8:	mov	w9, #0x0                   	// #0
  4251ac:	strb	w9, [x10]
  4251b0:	mov	x10, xzr
  4251b4:	str	x10, [x8, #16]
  4251b8:	adrp	x0, 495000 <ASN1_generate_nconf@plt+0x76700>
  4251bc:	add	x0, x0, #0x56b
  4251c0:	ldr	x1, [sp, #168]
  4251c4:	mov	w2, #0x748                 	// #1864
  4251c8:	bl	41af30 <CRYPTO_strdup@plt>
  4251cc:	ldr	x8, [sp]
  4251d0:	str	x0, [x8, #32]
  4251d4:	ldr	x10, [sp, #344]
  4251d8:	cbz	x10, 425200 <ASN1_generate_nconf@plt+0x6900>
  4251dc:	add	x8, sp, #0x158
  4251e0:	ldr	x8, [x8, #8]
  4251e4:	cbz	x8, 425200 <ASN1_generate_nconf@plt+0x6900>
  4251e8:	add	x8, sp, #0x158
  4251ec:	ldr	x8, [x8, #32]
  4251f0:	cbz	x8, 425200 <ASN1_generate_nconf@plt+0x6900>
  4251f4:	add	x8, sp, #0x158
  4251f8:	ldr	x8, [x8, #40]
  4251fc:	cbnz	x8, 425214 <ASN1_generate_nconf@plt+0x6914>
  425200:	ldr	x8, [sp, #160]
  425204:	ldr	x0, [x8]
  425208:	ldr	x1, [sp, #144]
  42520c:	bl	4196e0 <BIO_printf@plt>
  425210:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  425214:	mov	w0, #0x38                  	// #56
  425218:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  42521c:	add	x1, x1, #0x1f7
  425220:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  425224:	str	x0, [sp, #336]
  425228:	str	wzr, [sp, #424]
  42522c:	ldr	w8, [sp, #424]
  425230:	cmp	w8, #0x6
  425234:	b.ge	425274 <ASN1_generate_nconf@plt+0x6974>  // b.tcont
  425238:	ldrsw	x8, [sp, #424]
  42523c:	mov	x9, #0x8                   	// #8
  425240:	mul	x8, x9, x8
  425244:	add	x10, sp, #0x158
  425248:	add	x8, x10, x8
  42524c:	ldr	x8, [x8]
  425250:	ldr	x10, [sp, #336]
  425254:	ldrsw	x11, [sp, #424]
  425258:	mul	x9, x9, x11
  42525c:	add	x9, x10, x9
  425260:	str	x8, [x9]
  425264:	ldr	w8, [sp, #424]
  425268:	add	w8, w8, #0x1
  42526c:	str	w8, [sp, #424]
  425270:	b	42522c <ASN1_generate_nconf@plt+0x692c>
  425274:	ldr	x8, [sp, #336]
  425278:	mov	x9, xzr
  42527c:	str	x9, [x8, #48]
  425280:	ldur	x8, [x29, #-64]
  425284:	ldr	x0, [x8, #8]
  425288:	ldr	x1, [sp, #336]
  42528c:	bl	41b0e0 <TXT_DB_insert@plt>
  425290:	cbnz	w0, 4252d0 <ASN1_generate_nconf@plt+0x69d0>
  425294:	ldr	x8, [sp, #160]
  425298:	ldr	x0, [x8]
  42529c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  4252a0:	add	x1, x1, #0x201
  4252a4:	bl	4196e0 <BIO_printf@plt>
  4252a8:	ldr	x8, [sp, #160]
  4252ac:	ldr	x9, [x8]
  4252b0:	ldur	x10, [x29, #-64]
  4252b4:	ldr	x10, [x10, #8]
  4252b8:	ldr	x2, [x10, #32]
  4252bc:	mov	x0, x9
  4252c0:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  4252c4:	add	x1, x1, #0x21c
  4252c8:	bl	4196e0 <BIO_printf@plt>
  4252cc:	b	4252e0 <ASN1_generate_nconf@plt+0x69e0>
  4252d0:	mov	x8, xzr
  4252d4:	str	x8, [sp, #336]
  4252d8:	mov	w9, #0x1                   	// #1
  4252dc:	str	w9, [sp, #428]
  4252e0:	ldr	w8, [sp, #428]
  4252e4:	cmp	w8, #0x1
  4252e8:	b.eq	425330 <ASN1_generate_nconf@plt+0x6a30>  // b.none
  4252ec:	str	wzr, [sp, #424]
  4252f0:	ldr	w8, [sp, #424]
  4252f4:	cmp	w8, #0x6
  4252f8:	b.ge	425330 <ASN1_generate_nconf@plt+0x6a30>  // b.tcont
  4252fc:	ldrsw	x8, [sp, #424]
  425300:	mov	x9, #0x8                   	// #8
  425304:	mul	x8, x9, x8
  425308:	add	x9, sp, #0x158
  42530c:	add	x8, x9, x8
  425310:	ldr	x0, [x8]
  425314:	ldr	x1, [sp, #168]
  425318:	mov	w2, #0x75e                 	// #1886
  42531c:	bl	41b180 <CRYPTO_free@plt>
  425320:	ldr	w8, [sp, #424]
  425324:	add	w8, w8, #0x1
  425328:	str	w8, [sp, #424]
  42532c:	b	4252f0 <ASN1_generate_nconf@plt+0x69f0>
  425330:	ldr	x0, [sp, #336]
  425334:	ldr	x1, [sp, #168]
  425338:	mov	w2, #0x760                 	// #1888
  42533c:	bl	41b180 <CRYPTO_free@plt>
  425340:	ldur	x0, [x29, #-200]
  425344:	bl	41c690 <X509_NAME_free@plt>
  425348:	ldur	x0, [x29, #-208]
  42534c:	bl	41c690 <X509_NAME_free@plt>
  425350:	ldr	w8, [sp, #428]
  425354:	cmp	w8, #0x0
  425358:	cset	w8, gt
  42535c:	tbnz	w8, #0, 42536c <ASN1_generate_nconf@plt+0x6a6c>
  425360:	ldur	x0, [x29, #-248]
  425364:	bl	41e1e0 <X509_free@plt>
  425368:	b	425378 <ASN1_generate_nconf@plt+0x6a78>
  42536c:	ldur	x8, [x29, #-248]
  425370:	ldur	x9, [x29, #-16]
  425374:	str	x8, [x9]
  425378:	ldr	w0, [sp, #428]
  42537c:	add	sp, sp, #0x2c0
  425380:	ldp	x20, x19, [sp, #80]
  425384:	ldp	x22, x21, [sp, #64]
  425388:	ldp	x24, x23, [sp, #48]
  42538c:	ldp	x26, x25, [sp, #32]
  425390:	ldp	x28, x27, [sp, #16]
  425394:	ldp	x29, x30, [sp], #96
  425398:	ret
  42539c:	sub	sp, sp, #0x70
  4253a0:	stp	x29, x30, [sp, #96]
  4253a4:	add	x29, sp, #0x60
  4253a8:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4253ac:	add	x8, x8, #0xc0
  4253b0:	mov	w9, #0x16                  	// #22
  4253b4:	sub	x10, x29, #0x29
  4253b8:	stur	x0, [x29, #-8]
  4253bc:	stur	x1, [x29, #-16]
  4253c0:	ldr	x0, [x8]
  4253c4:	ldur	x1, [x29, #-8]
  4253c8:	str	x8, [sp, #16]
  4253cc:	str	w9, [sp, #12]
  4253d0:	str	x10, [sp]
  4253d4:	bl	41a7d0 <i2a_ASN1_OBJECT@plt>
  4253d8:	str	w0, [sp, #28]
  4253dc:	ldr	x8, [sp]
  4253e0:	str	x8, [sp, #40]
  4253e4:	ldr	w9, [sp, #28]
  4253e8:	ldr	w11, [sp, #12]
  4253ec:	subs	w9, w11, w9
  4253f0:	str	w9, [sp, #28]
  4253f4:	ldr	w8, [sp, #28]
  4253f8:	cmp	w8, #0x0
  4253fc:	cset	w8, le
  425400:	tbnz	w8, #0, 425428 <ASN1_generate_nconf@plt+0x6b28>
  425404:	ldr	x8, [sp, #40]
  425408:	add	x9, x8, #0x1
  42540c:	str	x9, [sp, #40]
  425410:	mov	w10, #0x20                  	// #32
  425414:	strb	w10, [x8]
  425418:	ldr	w8, [sp, #28]
  42541c:	subs	w8, w8, #0x1
  425420:	str	w8, [sp, #28]
  425424:	b	4253f4 <ASN1_generate_nconf@plt+0x6af4>
  425428:	ldr	x8, [sp, #40]
  42542c:	add	x9, x8, #0x1
  425430:	str	x9, [sp, #40]
  425434:	mov	w10, #0x3a                  	// #58
  425438:	strb	w10, [x8]
  42543c:	ldr	x8, [sp, #40]
  425440:	add	x9, x8, #0x1
  425444:	str	x9, [sp, #40]
  425448:	mov	w10, #0x0                   	// #0
  42544c:	strb	w10, [x8]
  425450:	ldr	x8, [sp, #16]
  425454:	ldr	x0, [x8]
  425458:	sub	x1, x29, #0x29
  42545c:	bl	41a930 <BIO_puts@plt>
  425460:	ldur	x8, [x29, #-16]
  425464:	ldr	w10, [x8, #4]
  425468:	cmp	w10, #0x13
  42546c:	b.ne	425488 <ASN1_generate_nconf@plt+0x6b88>  // b.any
  425470:	ldr	x8, [sp, #16]
  425474:	ldr	x0, [x8]
  425478:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  42547c:	add	x1, x1, #0x235
  425480:	bl	4196e0 <BIO_printf@plt>
  425484:	b	42551c <ASN1_generate_nconf@plt+0x6c1c>
  425488:	ldur	x8, [x29, #-16]
  42548c:	ldr	w9, [x8, #4]
  425490:	cmp	w9, #0x14
  425494:	b.ne	4254b0 <ASN1_generate_nconf@plt+0x6bb0>  // b.any
  425498:	ldr	x8, [sp, #16]
  42549c:	ldr	x0, [x8]
  4254a0:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  4254a4:	add	x1, x1, #0x241
  4254a8:	bl	4196e0 <BIO_printf@plt>
  4254ac:	b	42551c <ASN1_generate_nconf@plt+0x6c1c>
  4254b0:	ldur	x8, [x29, #-16]
  4254b4:	ldr	w9, [x8, #4]
  4254b8:	cmp	w9, #0x16
  4254bc:	b.ne	4254d8 <ASN1_generate_nconf@plt+0x6bd8>  // b.any
  4254c0:	ldr	x8, [sp, #16]
  4254c4:	ldr	x0, [x8]
  4254c8:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  4254cc:	add	x1, x1, #0x24d
  4254d0:	bl	4196e0 <BIO_printf@plt>
  4254d4:	b	42551c <ASN1_generate_nconf@plt+0x6c1c>
  4254d8:	ldur	x8, [x29, #-16]
  4254dc:	ldr	w9, [x8, #4]
  4254e0:	cmp	w9, #0x1c
  4254e4:	b.ne	425500 <ASN1_generate_nconf@plt+0x6c00>  // b.any
  4254e8:	ldr	x8, [sp, #16]
  4254ec:	ldr	x0, [x8]
  4254f0:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  4254f4:	add	x1, x1, #0x259
  4254f8:	bl	4196e0 <BIO_printf@plt>
  4254fc:	b	42551c <ASN1_generate_nconf@plt+0x6c1c>
  425500:	ldr	x8, [sp, #16]
  425504:	ldr	x0, [x8]
  425508:	ldur	x9, [x29, #-16]
  42550c:	ldr	w2, [x9, #4]
  425510:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  425514:	add	x1, x1, #0x26b
  425518:	bl	4196e0 <BIO_printf@plt>
  42551c:	ldur	x8, [x29, #-16]
  425520:	ldr	x8, [x8, #8]
  425524:	str	x8, [sp, #32]
  425528:	ldur	x8, [x29, #-16]
  42552c:	ldr	w9, [x8]
  425530:	str	w9, [sp, #28]
  425534:	ldr	w8, [sp, #28]
  425538:	cmp	w8, #0x0
  42553c:	cset	w8, le
  425540:	tbnz	w8, #0, 425618 <ASN1_generate_nconf@plt+0x6d18>
  425544:	ldr	x8, [sp, #32]
  425548:	ldrb	w9, [x8]
  42554c:	cmp	w9, #0x20
  425550:	b.lt	425584 <ASN1_generate_nconf@plt+0x6c84>  // b.tstop
  425554:	ldr	x8, [sp, #32]
  425558:	ldrb	w9, [x8]
  42555c:	cmp	w9, #0x7e
  425560:	b.gt	425584 <ASN1_generate_nconf@plt+0x6c84>
  425564:	ldr	x8, [sp, #16]
  425568:	ldr	x0, [x8]
  42556c:	ldr	x9, [sp, #32]
  425570:	ldrb	w2, [x9]
  425574:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  425578:	add	x1, x1, #0xd6a
  42557c:	bl	4196e0 <BIO_printf@plt>
  425580:	b	4255fc <ASN1_generate_nconf@plt+0x6cfc>
  425584:	ldr	x8, [sp, #32]
  425588:	ldrb	w9, [x8]
  42558c:	and	w9, w9, #0x80
  425590:	cbz	w9, 4255b4 <ASN1_generate_nconf@plt+0x6cb4>
  425594:	ldr	x8, [sp, #16]
  425598:	ldr	x0, [x8]
  42559c:	ldr	x9, [sp, #32]
  4255a0:	ldrb	w2, [x9]
  4255a4:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  4255a8:	add	x1, x1, #0x277
  4255ac:	bl	4196e0 <BIO_printf@plt>
  4255b0:	b	4255fc <ASN1_generate_nconf@plt+0x6cfc>
  4255b4:	ldr	x8, [sp, #32]
  4255b8:	ldrb	w9, [x8]
  4255bc:	cmp	w9, #0xf7
  4255c0:	b.ne	4255dc <ASN1_generate_nconf@plt+0x6cdc>  // b.any
  4255c4:	ldr	x8, [sp, #16]
  4255c8:	ldr	x0, [x8]
  4255cc:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  4255d0:	add	x1, x1, #0x27f
  4255d4:	bl	4196e0 <BIO_printf@plt>
  4255d8:	b	4255fc <ASN1_generate_nconf@plt+0x6cfc>
  4255dc:	ldr	x8, [sp, #16]
  4255e0:	ldr	x0, [x8]
  4255e4:	ldr	x9, [sp, #32]
  4255e8:	ldrb	w10, [x9]
  4255ec:	add	w2, w10, #0x40
  4255f0:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  4255f4:	add	x1, x1, #0x282
  4255f8:	bl	4196e0 <BIO_printf@plt>
  4255fc:	ldr	x8, [sp, #32]
  425600:	add	x8, x8, #0x1
  425604:	str	x8, [sp, #32]
  425608:	ldr	w8, [sp, #28]
  42560c:	subs	w8, w8, #0x1
  425610:	str	w8, [sp, #28]
  425614:	b	425534 <ASN1_generate_nconf@plt+0x6c34>
  425618:	ldr	x8, [sp, #16]
  42561c:	ldr	x0, [x8]
  425620:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  425624:	add	x1, x1, #0xe65
  425628:	bl	4196e0 <BIO_printf@plt>
  42562c:	mov	w9, #0x1                   	// #1
  425630:	mov	w0, w9
  425634:	ldp	x29, x30, [sp, #96]
  425638:	add	sp, sp, #0x70
  42563c:	ret
  425640:	sub	sp, sp, #0x20
  425644:	stp	x29, x30, [sp, #16]
  425648:	add	x29, sp, #0x10
  42564c:	str	x0, [sp, #8]
  425650:	ldr	x0, [sp, #8]
  425654:	bl	41df60 <OPENSSL_sk_num@plt>
  425658:	ldp	x29, x30, [sp, #16]
  42565c:	add	sp, sp, #0x20
  425660:	ret
  425664:	sub	sp, sp, #0x20
  425668:	stp	x29, x30, [sp, #16]
  42566c:	add	x29, sp, #0x10
  425670:	str	x0, [sp, #8]
  425674:	str	w1, [sp, #4]
  425678:	ldr	x0, [sp, #8]
  42567c:	ldr	w1, [sp, #4]
  425680:	bl	4195d0 <OPENSSL_sk_value@plt>
  425684:	ldp	x29, x30, [sp, #16]
  425688:	add	sp, sp, #0x20
  42568c:	ret
  425690:	sub	sp, sp, #0x20
  425694:	stp	x29, x30, [sp, #16]
  425698:	add	x29, sp, #0x10
  42569c:	str	x0, [sp, #8]
  4256a0:	ldr	x0, [sp, #8]
  4256a4:	bl	41df60 <OPENSSL_sk_num@plt>
  4256a8:	ldp	x29, x30, [sp, #16]
  4256ac:	add	sp, sp, #0x20
  4256b0:	ret
  4256b4:	sub	sp, sp, #0x70
  4256b8:	stp	x29, x30, [sp, #96]
  4256bc:	add	x29, sp, #0x60
  4256c0:	mov	x8, xzr
  4256c4:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4256c8:	add	x9, x9, #0xc0
  4256cc:	stur	w0, [x29, #-12]
  4256d0:	stur	x1, [x29, #-24]
  4256d4:	stur	x8, [x29, #-40]
  4256d8:	str	x8, [sp, #48]
  4256dc:	str	x8, [sp, #32]
  4256e0:	ldur	w10, [x29, #-12]
  4256e4:	add	w10, w10, #0x1
  4256e8:	mov	w8, w10
  4256ec:	ubfx	x8, x8, #0, #32
  4256f0:	cmp	x8, #0x5
  4256f4:	str	x9, [sp, #16]
  4256f8:	str	x8, [sp, #8]
  4256fc:	b.hi	425880 <ASN1_generate_nconf@plt+0x6f80>  // b.pmore
  425700:	adrp	x8, 477000 <ASN1_generate_nconf@plt+0x58700>
  425704:	add	x8, x8, #0x588
  425708:	ldr	x11, [sp, #8]
  42570c:	ldrsw	x10, [x8, x11, lsl #2]
  425710:	add	x9, x8, x10
  425714:	br	x9
  425718:	b	425880 <ASN1_generate_nconf@plt+0x6f80>
  42571c:	str	wzr, [sp, #28]
  425720:	ldr	w8, [sp, #28]
  425724:	cmp	w8, #0x8
  425728:	b.ge	425788 <ASN1_generate_nconf@plt+0x6e88>  // b.tcont
  42572c:	ldur	x0, [x29, #-24]
  425730:	ldrsw	x8, [sp, #28]
  425734:	mov	x9, #0x8                   	// #8
  425738:	mul	x8, x9, x8
  42573c:	adrp	x9, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  425740:	add	x9, x9, #0xa18
  425744:	add	x8, x9, x8
  425748:	ldr	x1, [x8]
  42574c:	bl	41e4c0 <strcasecmp@plt>
  425750:	cbnz	w0, 425778 <ASN1_generate_nconf@plt+0x6e78>
  425754:	ldrsw	x8, [sp, #28]
  425758:	mov	x9, #0x8                   	// #8
  42575c:	mul	x8, x9, x8
  425760:	adrp	x9, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  425764:	add	x9, x9, #0xa18
  425768:	add	x8, x9, x8
  42576c:	ldr	x8, [x8]
  425770:	stur	x8, [x29, #-40]
  425774:	b	425788 <ASN1_generate_nconf@plt+0x6e88>
  425778:	ldr	w8, [sp, #28]
  42577c:	add	w8, w8, #0x1
  425780:	str	w8, [sp, #28]
  425784:	b	425720 <ASN1_generate_nconf@plt+0x6e20>
  425788:	ldur	x8, [x29, #-40]
  42578c:	cbnz	x8, 4257b4 <ASN1_generate_nconf@plt+0x6eb4>
  425790:	ldr	x8, [sp, #16]
  425794:	ldr	x0, [x8]
  425798:	ldur	x2, [x29, #-24]
  42579c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  4257a0:	add	x1, x1, #0x4b4
  4257a4:	bl	4196e0 <BIO_printf@plt>
  4257a8:	mov	x8, xzr
  4257ac:	stur	x8, [x29, #-8]
  4257b0:	b	425990 <ASN1_generate_nconf@plt+0x7090>
  4257b4:	b	425880 <ASN1_generate_nconf@plt+0x6f80>
  4257b8:	ldur	x0, [x29, #-24]
  4257bc:	mov	w8, wzr
  4257c0:	mov	w1, w8
  4257c4:	bl	41c450 <OBJ_txt2obj@plt>
  4257c8:	str	x0, [sp, #40]
  4257cc:	ldr	x0, [sp, #40]
  4257d0:	bl	41d4b0 <ASN1_OBJECT_free@plt>
  4257d4:	ldr	x9, [sp, #40]
  4257d8:	cbnz	x9, 425800 <ASN1_generate_nconf@plt+0x6f00>
  4257dc:	ldr	x8, [sp, #16]
  4257e0:	ldr	x0, [x8]
  4257e4:	ldur	x2, [x29, #-24]
  4257e8:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  4257ec:	add	x1, x1, #0x4cb
  4257f0:	bl	4196e0 <BIO_printf@plt>
  4257f4:	mov	x8, xzr
  4257f8:	stur	x8, [x29, #-8]
  4257fc:	b	425990 <ASN1_generate_nconf@plt+0x7090>
  425800:	adrp	x8, 479000 <ASN1_generate_nconf@plt+0x5a700>
  425804:	add	x8, x8, #0x4e9
  425808:	stur	x8, [x29, #-40]
  42580c:	ldur	x8, [x29, #-24]
  425810:	str	x8, [sp, #48]
  425814:	b	425880 <ASN1_generate_nconf@plt+0x6f80>
  425818:	ldur	x1, [x29, #-24]
  42581c:	mov	x8, xzr
  425820:	mov	x0, x8
  425824:	bl	41c560 <ASN1_GENERALIZEDTIME_set_string@plt>
  425828:	cbnz	w0, 425850 <ASN1_generate_nconf@plt+0x6f50>
  42582c:	ldr	x8, [sp, #16]
  425830:	ldr	x0, [x8]
  425834:	ldur	x2, [x29, #-24]
  425838:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  42583c:	add	x1, x1, #0x4f9
  425840:	bl	4196e0 <BIO_printf@plt>
  425844:	mov	x8, xzr
  425848:	stur	x8, [x29, #-8]
  42584c:	b	425990 <ASN1_generate_nconf@plt+0x7090>
  425850:	ldur	x8, [x29, #-24]
  425854:	str	x8, [sp, #48]
  425858:	ldur	w9, [x29, #-12]
  42585c:	cmp	w9, #0x3
  425860:	b.ne	425874 <ASN1_generate_nconf@plt+0x6f74>  // b.any
  425864:	adrp	x8, 479000 <ASN1_generate_nconf@plt+0x5a700>
  425868:	add	x8, x8, #0x529
  42586c:	stur	x8, [x29, #-40]
  425870:	b	425880 <ASN1_generate_nconf@plt+0x6f80>
  425874:	adrp	x8, 479000 <ASN1_generate_nconf@plt+0x5a700>
  425878:	add	x8, x8, #0x527
  42587c:	stur	x8, [x29, #-40]
  425880:	mov	x8, xzr
  425884:	mov	x0, x8
  425888:	mov	x1, x8
  42588c:	bl	41b6d0 <X509_gmtime_adj@plt>
  425890:	str	x0, [sp, #32]
  425894:	ldr	x8, [sp, #32]
  425898:	cbnz	x8, 4258a8 <ASN1_generate_nconf@plt+0x6fa8>
  42589c:	mov	x8, xzr
  4258a0:	stur	x8, [x29, #-8]
  4258a4:	b	425990 <ASN1_generate_nconf@plt+0x7090>
  4258a8:	ldr	x8, [sp, #32]
  4258ac:	ldr	w9, [x8]
  4258b0:	add	w9, w9, #0x1
  4258b4:	str	w9, [sp, #28]
  4258b8:	ldur	x8, [x29, #-40]
  4258bc:	cbz	x8, 4258d8 <ASN1_generate_nconf@plt+0x6fd8>
  4258c0:	ldur	x0, [x29, #-40]
  4258c4:	bl	41e3c0 <strlen@plt>
  4258c8:	add	x8, x0, #0x1
  4258cc:	ldrsw	x9, [sp, #28]
  4258d0:	add	x8, x9, x8
  4258d4:	str	w8, [sp, #28]
  4258d8:	ldr	x8, [sp, #48]
  4258dc:	cbz	x8, 4258f8 <ASN1_generate_nconf@plt+0x6ff8>
  4258e0:	ldr	x0, [sp, #48]
  4258e4:	bl	41e3c0 <strlen@plt>
  4258e8:	add	x8, x0, #0x1
  4258ec:	ldrsw	x9, [sp, #28]
  4258f0:	add	x8, x9, x8
  4258f4:	str	w8, [sp, #28]
  4258f8:	ldr	w0, [sp, #28]
  4258fc:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  425900:	add	x1, x1, #0x151
  425904:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  425908:	stur	x0, [x29, #-32]
  42590c:	ldur	x0, [x29, #-32]
  425910:	ldr	x8, [sp, #32]
  425914:	ldr	x1, [x8, #8]
  425918:	ldrsw	x2, [sp, #28]
  42591c:	bl	41e130 <OPENSSL_strlcpy@plt>
  425920:	ldur	x8, [x29, #-40]
  425924:	cbz	x8, 425950 <ASN1_generate_nconf@plt+0x7050>
  425928:	ldur	x0, [x29, #-32]
  42592c:	ldrsw	x2, [sp, #28]
  425930:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  425934:	add	x1, x1, #0x37c
  425938:	bl	41a3c0 <OPENSSL_strlcat@plt>
  42593c:	ldur	x8, [x29, #-32]
  425940:	ldur	x1, [x29, #-40]
  425944:	ldrsw	x2, [sp, #28]
  425948:	mov	x0, x8
  42594c:	bl	41a3c0 <OPENSSL_strlcat@plt>
  425950:	ldr	x8, [sp, #48]
  425954:	cbz	x8, 425980 <ASN1_generate_nconf@plt+0x7080>
  425958:	ldur	x0, [x29, #-32]
  42595c:	ldrsw	x2, [sp, #28]
  425960:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  425964:	add	x1, x1, #0x37c
  425968:	bl	41a3c0 <OPENSSL_strlcat@plt>
  42596c:	ldur	x8, [x29, #-32]
  425970:	ldr	x1, [sp, #48]
  425974:	ldrsw	x2, [sp, #28]
  425978:	mov	x0, x8
  42597c:	bl	41a3c0 <OPENSSL_strlcat@plt>
  425980:	ldr	x0, [sp, #32]
  425984:	bl	41b5a0 <ASN1_UTCTIME_free@plt>
  425988:	ldur	x8, [x29, #-32]
  42598c:	stur	x8, [x29, #-8]
  425990:	ldur	x0, [x29, #-8]
  425994:	ldp	x29, x30, [sp, #96]
  425998:	add	sp, sp, #0x70
  42599c:	ret
  4259a0:	stp	x29, x30, [sp, #-32]!
  4259a4:	str	x28, [sp, #16]
  4259a8:	mov	x29, sp
  4259ac:	sub	sp, sp, #0x310
  4259b0:	mov	x8, xzr
  4259b4:	mov	w9, #0x1                   	// #1
  4259b8:	adrp	x2, 479000 <ASN1_generate_nconf@plt+0x5a700>
  4259bc:	add	x2, x2, #0x660
  4259c0:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4259c4:	add	x10, x10, #0xc0
  4259c8:	adrp	x11, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4259cc:	add	x11, x11, #0xb8
  4259d0:	stur	w0, [x29, #-4]
  4259d4:	stur	x1, [x29, #-16]
  4259d8:	stur	x8, [x29, #-24]
  4259dc:	stur	x8, [x29, #-32]
  4259e0:	stur	x8, [x29, #-40]
  4259e4:	str	x8, [sp, #80]
  4259e8:	str	w9, [sp, #76]
  4259ec:	str	x2, [sp, #64]
  4259f0:	str	x10, [sp, #56]
  4259f4:	str	x11, [sp, #48]
  4259f8:	bl	41bb00 <TLS_server_method@plt>
  4259fc:	stur	x0, [x29, #-48]
  425a00:	ldr	w9, [sp, #76]
  425a04:	stur	w9, [x29, #-52]
  425a08:	stur	wzr, [x29, #-60]
  425a0c:	stur	wzr, [x29, #-64]
  425a10:	stur	wzr, [x29, #-68]
  425a14:	stur	wzr, [x29, #-72]
  425a18:	stur	wzr, [x29, #-76]
  425a1c:	stur	wzr, [x29, #-80]
  425a20:	ldr	x8, [sp, #80]
  425a24:	stur	x8, [x29, #-96]
  425a28:	stur	x8, [x29, #-112]
  425a2c:	stur	x8, [x29, #-120]
  425a30:	str	wzr, [sp, #144]
  425a34:	str	wzr, [sp, #140]
  425a38:	ldur	w0, [x29, #-4]
  425a3c:	ldur	x1, [x29, #-16]
  425a40:	ldr	x2, [sp, #64]
  425a44:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  425a48:	stur	x0, [x29, #-104]
  425a4c:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  425a50:	str	w0, [sp, #148]
  425a54:	cbz	w0, 425b74 <ASN1_generate_nconf@plt+0x7274>
  425a58:	ldr	w8, [sp, #148]
  425a5c:	add	w8, w8, #0x1
  425a60:	mov	w9, w8
  425a64:	ubfx	x9, x9, #0, #32
  425a68:	cmp	x9, #0xf
  425a6c:	str	x9, [sp, #40]
  425a70:	b.hi	425b70 <ASN1_generate_nconf@plt+0x7270>  // b.pmore
  425a74:	adrp	x8, 479000 <ASN1_generate_nconf@plt+0x5a700>
  425a78:	add	x8, x8, #0x620
  425a7c:	ldr	x11, [sp, #40]
  425a80:	ldrsw	x10, [x8, x11, lsl #2]
  425a84:	add	x9, x8, x10
  425a88:	br	x9
  425a8c:	ldr	x8, [sp, #56]
  425a90:	ldr	x0, [x8]
  425a94:	ldur	x2, [x29, #-104]
  425a98:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  425a9c:	add	x1, x1, #0x466
  425aa0:	bl	4196e0 <BIO_printf@plt>
  425aa4:	b	425f30 <ASN1_generate_nconf@plt+0x7630>
  425aa8:	adrp	x0, 479000 <ASN1_generate_nconf@plt+0x5a700>
  425aac:	add	x0, x0, #0x660
  425ab0:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  425ab4:	stur	wzr, [x29, #-52]
  425ab8:	b	425f30 <ASN1_generate_nconf@plt+0x7630>
  425abc:	mov	w8, #0x1                   	// #1
  425ac0:	stur	w8, [x29, #-60]
  425ac4:	b	425b70 <ASN1_generate_nconf@plt+0x7270>
  425ac8:	mov	w8, #0x1                   	// #1
  425acc:	stur	w8, [x29, #-64]
  425ad0:	stur	w8, [x29, #-60]
  425ad4:	b	425b70 <ASN1_generate_nconf@plt+0x7270>
  425ad8:	mov	w8, #0x1                   	// #1
  425adc:	stur	w8, [x29, #-68]
  425ae0:	b	425b70 <ASN1_generate_nconf@plt+0x7270>
  425ae4:	mov	w8, #0x1                   	// #1
  425ae8:	stur	w8, [x29, #-60]
  425aec:	stur	w8, [x29, #-72]
  425af0:	b	425b70 <ASN1_generate_nconf@plt+0x7270>
  425af4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  425af8:	stur	x0, [x29, #-112]
  425afc:	b	425b70 <ASN1_generate_nconf@plt+0x7270>
  425b00:	mov	w8, #0x300                 	// #768
  425b04:	str	w8, [sp, #144]
  425b08:	str	w8, [sp, #140]
  425b0c:	b	425b70 <ASN1_generate_nconf@plt+0x7270>
  425b10:	mov	w8, #0x301                 	// #769
  425b14:	str	w8, [sp, #144]
  425b18:	str	w8, [sp, #140]
  425b1c:	b	425b70 <ASN1_generate_nconf@plt+0x7270>
  425b20:	mov	w8, #0x302                 	// #770
  425b24:	str	w8, [sp, #144]
  425b28:	str	w8, [sp, #140]
  425b2c:	b	425b70 <ASN1_generate_nconf@plt+0x7270>
  425b30:	mov	w8, #0x303                 	// #771
  425b34:	str	w8, [sp, #144]
  425b38:	str	w8, [sp, #140]
  425b3c:	b	425b70 <ASN1_generate_nconf@plt+0x7270>
  425b40:	mov	w8, #0x304                 	// #772
  425b44:	str	w8, [sp, #144]
  425b48:	str	w8, [sp, #140]
  425b4c:	b	425b70 <ASN1_generate_nconf@plt+0x7270>
  425b50:	mov	w8, #0x1                   	// #1
  425b54:	stur	w8, [x29, #-76]
  425b58:	b	425b70 <ASN1_generate_nconf@plt+0x7270>
  425b5c:	mov	w8, #0x1                   	// #1
  425b60:	stur	w8, [x29, #-80]
  425b64:	b	425b70 <ASN1_generate_nconf@plt+0x7270>
  425b68:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  425b6c:	stur	x0, [x29, #-120]
  425b70:	b	425a4c <ASN1_generate_nconf@plt+0x714c>
  425b74:	bl	472544 <ASN1_generate_nconf@plt+0x53c44>
  425b78:	stur	x0, [x29, #-16]
  425b7c:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  425b80:	stur	w0, [x29, #-4]
  425b84:	ldur	w8, [x29, #-4]
  425b88:	cmp	w8, #0x1
  425b8c:	b.ne	425ba0 <ASN1_generate_nconf@plt+0x72a0>  // b.any
  425b90:	ldur	x8, [x29, #-16]
  425b94:	ldr	x8, [x8]
  425b98:	stur	x8, [x29, #-96]
  425b9c:	b	425bac <ASN1_generate_nconf@plt+0x72ac>
  425ba0:	ldur	w8, [x29, #-4]
  425ba4:	cbz	w8, 425bac <ASN1_generate_nconf@plt+0x72ac>
  425ba8:	b	425a8c <ASN1_generate_nconf@plt+0x718c>
  425bac:	ldur	x8, [x29, #-112]
  425bb0:	cbz	x8, 425bec <ASN1_generate_nconf@plt+0x72ec>
  425bb4:	ldr	x8, [sp, #48]
  425bb8:	ldr	x0, [x8]
  425bbc:	ldur	x9, [x29, #-112]
  425bc0:	str	x0, [sp, #32]
  425bc4:	mov	x0, x9
  425bc8:	bl	41ad90 <OPENSSL_cipher_name@plt>
  425bcc:	ldr	x8, [sp, #32]
  425bd0:	str	x0, [sp, #24]
  425bd4:	mov	x0, x8
  425bd8:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  425bdc:	add	x1, x1, #0x902
  425be0:	ldr	x2, [sp, #24]
  425be4:	bl	4196e0 <BIO_printf@plt>
  425be8:	b	425f30 <ASN1_generate_nconf@plt+0x7630>
  425bec:	ldur	x0, [x29, #-48]
  425bf0:	bl	41daf0 <SSL_CTX_new@plt>
  425bf4:	stur	x0, [x29, #-24]
  425bf8:	ldur	x8, [x29, #-24]
  425bfc:	cbnz	x8, 425c04 <ASN1_generate_nconf@plt+0x7304>
  425c00:	b	425f24 <ASN1_generate_nconf@plt+0x7624>
  425c04:	ldur	x0, [x29, #-24]
  425c08:	ldrsw	x2, [sp, #144]
  425c0c:	mov	w1, #0x7b                  	// #123
  425c10:	mov	x8, xzr
  425c14:	mov	x3, x8
  425c18:	bl	41ad30 <SSL_CTX_ctrl@plt>
  425c1c:	cbnz	x0, 425c24 <ASN1_generate_nconf@plt+0x7324>
  425c20:	b	425f24 <ASN1_generate_nconf@plt+0x7624>
  425c24:	ldur	x0, [x29, #-24]
  425c28:	ldrsw	x2, [sp, #140]
  425c2c:	mov	w1, #0x7c                  	// #124
  425c30:	mov	x8, xzr
  425c34:	mov	x3, x8
  425c38:	bl	41ad30 <SSL_CTX_ctrl@plt>
  425c3c:	cbnz	x0, 425c44 <ASN1_generate_nconf@plt+0x7344>
  425c40:	b	425f24 <ASN1_generate_nconf@plt+0x7624>
  425c44:	ldur	w8, [x29, #-76]
  425c48:	cbz	w8, 425c5c <ASN1_generate_nconf@plt+0x735c>
  425c4c:	ldur	x0, [x29, #-24]
  425c50:	adrp	x1, 425000 <ASN1_generate_nconf@plt+0x6700>
  425c54:	add	x1, x1, #0xf64
  425c58:	bl	41d980 <SSL_CTX_set_psk_client_callback@plt>
  425c5c:	ldur	w8, [x29, #-80]
  425c60:	cbz	w8, 425c74 <ASN1_generate_nconf@plt+0x7374>
  425c64:	ldur	x0, [x29, #-24]
  425c68:	adrp	x1, 425000 <ASN1_generate_nconf@plt+0x6700>
  425c6c:	add	x1, x1, #0xf90
  425c70:	bl	41a880 <SSL_CTX_set_srp_client_pwd_callback@plt>
  425c74:	ldur	x8, [x29, #-120]
  425c78:	cbz	x8, 425ca4 <ASN1_generate_nconf@plt+0x73a4>
  425c7c:	ldur	x0, [x29, #-24]
  425c80:	ldur	x1, [x29, #-120]
  425c84:	bl	41a400 <SSL_CTX_set_ciphersuites@plt>
  425c88:	cbnz	w0, 425ca4 <ASN1_generate_nconf@plt+0x73a4>
  425c8c:	ldr	x8, [sp, #56]
  425c90:	ldr	x0, [x8]
  425c94:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  425c98:	add	x1, x1, #0x91b
  425c9c:	bl	4196e0 <BIO_printf@plt>
  425ca0:	b	425f24 <ASN1_generate_nconf@plt+0x7624>
  425ca4:	ldur	x8, [x29, #-96]
  425ca8:	cbz	x8, 425cd4 <ASN1_generate_nconf@plt+0x73d4>
  425cac:	ldur	x0, [x29, #-24]
  425cb0:	ldur	x1, [x29, #-96]
  425cb4:	bl	4199f0 <SSL_CTX_set_cipher_list@plt>
  425cb8:	cbnz	w0, 425cd4 <ASN1_generate_nconf@plt+0x73d4>
  425cbc:	ldr	x8, [sp, #56]
  425cc0:	ldr	x0, [x8]
  425cc4:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  425cc8:	add	x1, x1, #0x93f
  425ccc:	bl	4196e0 <BIO_printf@plt>
  425cd0:	b	425f24 <ASN1_generate_nconf@plt+0x7624>
  425cd4:	ldur	x0, [x29, #-24]
  425cd8:	bl	41b290 <SSL_new@plt>
  425cdc:	stur	x0, [x29, #-32]
  425ce0:	ldur	x8, [x29, #-32]
  425ce4:	cbnz	x8, 425cec <ASN1_generate_nconf@plt+0x73ec>
  425ce8:	b	425f24 <ASN1_generate_nconf@plt+0x7624>
  425cec:	ldur	w8, [x29, #-68]
  425cf0:	cbz	w8, 425d04 <ASN1_generate_nconf@plt+0x7404>
  425cf4:	ldur	x0, [x29, #-32]
  425cf8:	bl	41ad40 <SSL_get1_supported_ciphers@plt>
  425cfc:	stur	x0, [x29, #-40]
  425d00:	b	425d10 <ASN1_generate_nconf@plt+0x7410>
  425d04:	ldur	x0, [x29, #-32]
  425d08:	bl	41a8e0 <SSL_get_ciphers@plt>
  425d0c:	stur	x0, [x29, #-40]
  425d10:	ldur	w8, [x29, #-60]
  425d14:	cbnz	w8, 425dbc <ASN1_generate_nconf@plt+0x74bc>
  425d18:	stur	wzr, [x29, #-56]
  425d1c:	ldur	w8, [x29, #-56]
  425d20:	ldur	x0, [x29, #-40]
  425d24:	str	w8, [sp, #20]
  425d28:	bl	425fb0 <ASN1_generate_nconf@plt+0x76b0>
  425d2c:	ldr	w8, [sp, #20]
  425d30:	cmp	w8, w0
  425d34:	b.ge	425da4 <ASN1_generate_nconf@plt+0x74a4>  // b.tcont
  425d38:	ldur	x0, [x29, #-40]
  425d3c:	ldur	w1, [x29, #-56]
  425d40:	bl	425fd4 <ASN1_generate_nconf@plt+0x76d4>
  425d44:	str	x0, [sp, #128]
  425d48:	ldr	x0, [sp, #128]
  425d4c:	bl	41aff0 <SSL_CIPHER_get_name@plt>
  425d50:	stur	x0, [x29, #-88]
  425d54:	ldur	x8, [x29, #-88]
  425d58:	cbnz	x8, 425d60 <ASN1_generate_nconf@plt+0x7460>
  425d5c:	b	425da4 <ASN1_generate_nconf@plt+0x74a4>
  425d60:	ldur	w8, [x29, #-56]
  425d64:	cbz	w8, 425d7c <ASN1_generate_nconf@plt+0x747c>
  425d68:	ldr	x8, [sp, #48]
  425d6c:	ldr	x0, [x8]
  425d70:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  425d74:	add	x1, x1, #0x260
  425d78:	bl	4196e0 <BIO_printf@plt>
  425d7c:	ldr	x8, [sp, #48]
  425d80:	ldr	x0, [x8]
  425d84:	ldur	x2, [x29, #-88]
  425d88:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  425d8c:	add	x1, x1, #0x59
  425d90:	bl	4196e0 <BIO_printf@plt>
  425d94:	ldur	w8, [x29, #-56]
  425d98:	add	w8, w8, #0x1
  425d9c:	stur	w8, [x29, #-56]
  425da0:	b	425d1c <ASN1_generate_nconf@plt+0x741c>
  425da4:	ldr	x8, [sp, #48]
  425da8:	ldr	x0, [x8]
  425dac:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  425db0:	add	x1, x1, #0xec1
  425db4:	bl	4196e0 <BIO_printf@plt>
  425db8:	b	425f1c <ASN1_generate_nconf@plt+0x761c>
  425dbc:	stur	wzr, [x29, #-56]
  425dc0:	ldur	w8, [x29, #-56]
  425dc4:	ldur	x0, [x29, #-40]
  425dc8:	str	w8, [sp, #16]
  425dcc:	bl	425fb0 <ASN1_generate_nconf@plt+0x76b0>
  425dd0:	ldr	w8, [sp, #16]
  425dd4:	cmp	w8, w0
  425dd8:	b.ge	425f1c <ASN1_generate_nconf@plt+0x761c>  // b.tcont
  425ddc:	ldur	x0, [x29, #-40]
  425de0:	ldur	w1, [x29, #-56]
  425de4:	bl	425fd4 <ASN1_generate_nconf@plt+0x76d4>
  425de8:	str	x0, [sp, #120]
  425dec:	ldur	w8, [x29, #-64]
  425df0:	cbz	w8, 425e98 <ASN1_generate_nconf@plt+0x7598>
  425df4:	ldr	x0, [sp, #120]
  425df8:	bl	41e830 <SSL_CIPHER_get_id@plt>
  425dfc:	mov	w8, w0
  425e00:	ubfx	x8, x8, #0, #32
  425e04:	str	x8, [sp, #112]
  425e08:	ldr	x8, [sp, #112]
  425e0c:	lsr	x8, x8, #24
  425e10:	str	w8, [sp, #108]
  425e14:	ldr	x9, [sp, #112]
  425e18:	lsr	x9, x9, #16
  425e1c:	and	x9, x9, #0xff
  425e20:	str	w9, [sp, #104]
  425e24:	ldr	x10, [sp, #112]
  425e28:	lsr	x10, x10, #8
  425e2c:	and	x10, x10, #0xff
  425e30:	str	w10, [sp, #100]
  425e34:	ldr	x11, [sp, #112]
  425e38:	and	x11, x11, #0xff
  425e3c:	str	w11, [sp, #96]
  425e40:	ldr	x12, [sp, #112]
  425e44:	and	x12, x12, #0xff000000
  425e48:	mov	x13, #0x3000000             	// #50331648
  425e4c:	cmp	x12, x13
  425e50:	b.ne	425e74 <ASN1_generate_nconf@plt+0x7574>  // b.any
  425e54:	ldr	x8, [sp, #48]
  425e58:	ldr	x0, [x8]
  425e5c:	ldr	w2, [sp, #100]
  425e60:	ldr	w3, [sp, #96]
  425e64:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  425e68:	add	x1, x1, #0x955
  425e6c:	bl	4196e0 <BIO_printf@plt>
  425e70:	b	425e98 <ASN1_generate_nconf@plt+0x7598>
  425e74:	ldr	x8, [sp, #48]
  425e78:	ldr	x0, [x8]
  425e7c:	ldr	w2, [sp, #108]
  425e80:	ldr	w3, [sp, #104]
  425e84:	ldr	w4, [sp, #100]
  425e88:	ldr	w5, [sp, #96]
  425e8c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  425e90:	add	x1, x1, #0x970
  425e94:	bl	4196e0 <BIO_printf@plt>
  425e98:	ldur	w8, [x29, #-72]
  425e9c:	cbz	w8, 425ed8 <ASN1_generate_nconf@plt+0x75d8>
  425ea0:	ldr	x0, [sp, #120]
  425ea4:	bl	41d460 <SSL_CIPHER_standard_name@plt>
  425ea8:	str	x0, [sp, #88]
  425eac:	ldr	x8, [sp, #88]
  425eb0:	cbnz	x8, 425ec0 <ASN1_generate_nconf@plt+0x75c0>
  425eb4:	adrp	x8, 479000 <ASN1_generate_nconf@plt+0x5a700>
  425eb8:	add	x8, x8, #0x98f
  425ebc:	str	x8, [sp, #88]
  425ec0:	ldr	x8, [sp, #48]
  425ec4:	ldr	x0, [x8]
  425ec8:	ldr	x2, [sp, #88]
  425ecc:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  425ed0:	add	x1, x1, #0x997
  425ed4:	bl	4196e0 <BIO_printf@plt>
  425ed8:	ldr	x8, [sp, #48]
  425edc:	ldr	x0, [x8]
  425ee0:	ldr	x9, [sp, #120]
  425ee4:	str	x0, [sp, #8]
  425ee8:	mov	x0, x9
  425eec:	add	x1, sp, #0x98
  425ef0:	mov	w2, #0x200                 	// #512
  425ef4:	bl	41dd20 <SSL_CIPHER_description@plt>
  425ef8:	ldr	x8, [sp, #8]
  425efc:	str	x0, [sp]
  425f00:	mov	x0, x8
  425f04:	ldr	x1, [sp]
  425f08:	bl	41a930 <BIO_puts@plt>
  425f0c:	ldur	w8, [x29, #-56]
  425f10:	add	w8, w8, #0x1
  425f14:	stur	w8, [x29, #-56]
  425f18:	b	425dc0 <ASN1_generate_nconf@plt+0x74c0>
  425f1c:	stur	wzr, [x29, #-52]
  425f20:	b	425f30 <ASN1_generate_nconf@plt+0x7630>
  425f24:	ldr	x8, [sp, #56]
  425f28:	ldr	x0, [x8]
  425f2c:	bl	41e780 <ERR_print_errors@plt>
  425f30:	ldur	w8, [x29, #-68]
  425f34:	cbz	w8, 425f40 <ASN1_generate_nconf@plt+0x7640>
  425f38:	ldur	x0, [x29, #-40]
  425f3c:	bl	426000 <ASN1_generate_nconf@plt+0x7700>
  425f40:	ldur	x0, [x29, #-24]
  425f44:	bl	419b60 <SSL_CTX_free@plt>
  425f48:	ldur	x0, [x29, #-32]
  425f4c:	bl	41c7c0 <SSL_free@plt>
  425f50:	ldur	w0, [x29, #-52]
  425f54:	add	sp, sp, #0x310
  425f58:	ldr	x28, [sp, #16]
  425f5c:	ldp	x29, x30, [sp], #32
  425f60:	ret
  425f64:	sub	sp, sp, #0x30
  425f68:	mov	w8, wzr
  425f6c:	str	x0, [sp, #40]
  425f70:	str	x1, [sp, #32]
  425f74:	str	x2, [sp, #24]
  425f78:	str	w3, [sp, #20]
  425f7c:	str	x4, [sp, #8]
  425f80:	str	w5, [sp, #4]
  425f84:	mov	w0, w8
  425f88:	add	sp, sp, #0x30
  425f8c:	ret
  425f90:	sub	sp, sp, #0x10
  425f94:	adrp	x8, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  425f98:	add	x8, x8, #0xec2
  425f9c:	str	x0, [sp, #8]
  425fa0:	str	x1, [sp]
  425fa4:	mov	x0, x8
  425fa8:	add	sp, sp, #0x10
  425fac:	ret
  425fb0:	sub	sp, sp, #0x20
  425fb4:	stp	x29, x30, [sp, #16]
  425fb8:	add	x29, sp, #0x10
  425fbc:	str	x0, [sp, #8]
  425fc0:	ldr	x0, [sp, #8]
  425fc4:	bl	41df60 <OPENSSL_sk_num@plt>
  425fc8:	ldp	x29, x30, [sp, #16]
  425fcc:	add	sp, sp, #0x20
  425fd0:	ret
  425fd4:	sub	sp, sp, #0x20
  425fd8:	stp	x29, x30, [sp, #16]
  425fdc:	add	x29, sp, #0x10
  425fe0:	str	x0, [sp, #8]
  425fe4:	str	w1, [sp, #4]
  425fe8:	ldr	x0, [sp, #8]
  425fec:	ldr	w1, [sp, #4]
  425ff0:	bl	4195d0 <OPENSSL_sk_value@plt>
  425ff4:	ldp	x29, x30, [sp, #16]
  425ff8:	add	sp, sp, #0x20
  425ffc:	ret
  426000:	sub	sp, sp, #0x20
  426004:	stp	x29, x30, [sp, #16]
  426008:	add	x29, sp, #0x10
  42600c:	str	x0, [sp, #8]
  426010:	ldr	x0, [sp, #8]
  426014:	bl	41dd70 <OPENSSL_sk_free@plt>
  426018:	ldp	x29, x30, [sp, #16]
  42601c:	add	sp, sp, #0x20
  426020:	ret
  426024:	stp	x29, x30, [sp, #-32]!
  426028:	str	x28, [sp, #16]
  42602c:	mov	x29, sp
  426030:	sub	sp, sp, #0x370
  426034:	mov	x8, xzr
  426038:	mov	w9, #0x40                  	// #64
  42603c:	mov	w10, #0xffffffff            	// #-1
  426040:	mov	w11, #0x8007                	// #32775
  426044:	mov	w12, #0x1                   	// #1
  426048:	mov	w13, #0x8005                	// #32773
  42604c:	adrp	x14, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  426050:	add	x14, x14, #0xec1
  426054:	adrp	x15, 4b1000 <stdin@@GLIBC_2.17+0x10>
  426058:	add	x15, x15, #0xc0
  42605c:	adrp	x16, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  426060:	add	x16, x16, #0x80c
  426064:	adrp	x17, 41e000 <X509_delete_ext@plt>
  426068:	add	x17, x17, #0x1e0
  42606c:	adrp	x18, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  426070:	add	x18, x18, #0xa7f
  426074:	adrp	x2, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  426078:	add	x2, x2, #0xb8f
  42607c:	adrp	x3, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  426080:	add	x3, x3, #0xb76
  426084:	stur	w0, [x29, #-8]
  426088:	stur	x1, [x29, #-16]
  42608c:	stur	x8, [x29, #-24]
  426090:	stur	x8, [x29, #-32]
  426094:	stur	x8, [x29, #-40]
  426098:	stur	x8, [x29, #-48]
  42609c:	stur	x8, [x29, #-56]
  4260a0:	stur	x8, [x29, #-64]
  4260a4:	stur	x8, [x29, #-72]
  4260a8:	stur	x8, [x29, #-80]
  4260ac:	stur	x8, [x29, #-88]
  4260b0:	stur	x8, [x29, #-96]
  4260b4:	stur	x8, [x29, #-104]
  4260b8:	stur	x8, [x29, #-112]
  4260bc:	stur	x8, [x29, #-120]
  4260c0:	stur	x8, [x29, #-128]
  4260c4:	stur	x8, [x29, #-136]
  4260c8:	stur	x8, [x29, #-144]
  4260cc:	stur	x8, [x29, #-152]
  4260d0:	stur	x8, [x29, #-160]
  4260d4:	stur	x8, [x29, #-168]
  4260d8:	stur	x8, [x29, #-176]
  4260dc:	stur	x8, [x29, #-184]
  4260e0:	stur	x8, [x29, #-192]
  4260e4:	stur	x8, [x29, #-200]
  4260e8:	stur	x8, [x29, #-208]
  4260ec:	stur	x8, [x29, #-216]
  4260f0:	stur	x8, [x29, #-224]
  4260f4:	stur	x8, [x29, #-232]
  4260f8:	stur	x8, [x29, #-240]
  4260fc:	stur	x8, [x29, #-248]
  426100:	stur	x8, [x29, #-256]
  426104:	str	wzr, [sp, #620]
  426108:	str	wzr, [sp, #616]
  42610c:	str	x8, [sp, #608]
  426110:	str	x8, [sp, #600]
  426114:	str	x8, [sp, #592]
  426118:	str	x8, [sp, #584]
  42611c:	str	x8, [sp, #576]
  426120:	str	x8, [sp, #568]
  426124:	str	x8, [sp, #560]
  426128:	str	x8, [sp, #552]
  42612c:	str	x8, [sp, #544]
  426130:	str	x8, [sp, #536]
  426134:	str	x8, [sp, #520]
  426138:	str	x8, [sp, #512]
  42613c:	str	w9, [sp, #508]
  426140:	str	wzr, [sp, #504]
  426144:	str	wzr, [sp, #500]
  426148:	str	w10, [sp, #496]
  42614c:	str	wzr, [sp, #492]
  426150:	str	w11, [sp, #488]
  426154:	str	w11, [sp, #484]
  426158:	str	wzr, [sp, #480]
  42615c:	str	w12, [sp, #476]
  426160:	str	wzr, [sp, #472]
  426164:	str	w10, [sp, #468]
  426168:	str	wzr, [sp, #464]
  42616c:	str	w11, [sp, #460]
  426170:	str	w13, [sp, #456]
  426174:	str	xzr, [sp, #448]
  426178:	str	xzr, [sp, #440]
  42617c:	str	x8, [sp, #432]
  426180:	str	x8, [sp, #424]
  426184:	str	x8, [sp, #416]
  426188:	str	x8, [sp, #408]
  42618c:	str	x14, [sp, #392]
  426190:	str	x15, [sp, #216]
  426194:	str	x16, [sp, #208]
  426198:	str	x17, [sp, #200]
  42619c:	str	x18, [sp, #192]
  4261a0:	str	x2, [sp, #184]
  4261a4:	str	x3, [sp, #176]
  4261a8:	bl	419bf0 <X509_VERIFY_PARAM_new@plt>
  4261ac:	stur	x0, [x29, #-208]
  4261b0:	cbnz	x0, 4261c0 <ASN1_generate_nconf@plt+0x78c0>
  4261b4:	mov	w8, #0x1                   	// #1
  4261b8:	stur	w8, [x29, #-4]
  4261bc:	b	428420 <ASN1_generate_nconf@plt+0x9b20>
  4261c0:	ldur	w0, [x29, #-8]
  4261c4:	ldur	x1, [x29, #-16]
  4261c8:	adrp	x2, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  4261cc:	add	x2, x2, #0xca8
  4261d0:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  4261d4:	str	x0, [sp, #528]
  4261d8:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  4261dc:	str	w0, [sp, #388]
  4261e0:	cbz	w0, 42704c <ASN1_generate_nconf@plt+0x874c>
  4261e4:	ldr	w8, [sp, #388]
  4261e8:	add	w9, w8, #0x1
  4261ec:	cmp	w9, #0x1
  4261f0:	str	w8, [sp, #172]
  4261f4:	b.ls	426704 <ASN1_generate_nconf@plt+0x7e04>  // b.plast
  4261f8:	b	4261fc <ASN1_generate_nconf@plt+0x78fc>
  4261fc:	ldr	w8, [sp, #172]
  426200:	cmp	w8, #0x1
  426204:	b.eq	426720 <ASN1_generate_nconf@plt+0x7e20>  // b.none
  426208:	b	42620c <ASN1_generate_nconf@plt+0x790c>
  42620c:	ldr	w8, [sp, #172]
  426210:	cmp	w8, #0x2
  426214:	b.eq	426734 <ASN1_generate_nconf@plt+0x7e34>  // b.none
  426218:	b	42621c <ASN1_generate_nconf@plt+0x791c>
  42621c:	ldr	w8, [sp, #172]
  426220:	cmp	w8, #0x3
  426224:	b.eq	426750 <ASN1_generate_nconf@plt+0x7e50>  // b.none
  426228:	b	42622c <ASN1_generate_nconf@plt+0x792c>
  42622c:	ldr	w8, [sp, #172]
  426230:	cmp	w8, #0x4
  426234:	b.eq	426a50 <ASN1_generate_nconf@plt+0x8150>  // b.none
  426238:	b	42623c <ASN1_generate_nconf@plt+0x793c>
  42623c:	ldr	w8, [sp, #172]
  426240:	cmp	w8, #0x5
  426244:	b.eq	42676c <ASN1_generate_nconf@plt+0x7e6c>  // b.none
  426248:	b	42624c <ASN1_generate_nconf@plt+0x794c>
  42624c:	ldr	w8, [sp, #172]
  426250:	cmp	w8, #0x6
  426254:	b.eq	426778 <ASN1_generate_nconf@plt+0x7e78>  // b.none
  426258:	b	42625c <ASN1_generate_nconf@plt+0x795c>
  42625c:	ldr	w8, [sp, #172]
  426260:	cmp	w8, #0x7
  426264:	b.eq	426784 <ASN1_generate_nconf@plt+0x7e84>  // b.none
  426268:	b	42626c <ASN1_generate_nconf@plt+0x796c>
  42626c:	ldr	w8, [sp, #172]
  426270:	cmp	w8, #0x8
  426274:	b.eq	426790 <ASN1_generate_nconf@plt+0x7e90>  // b.none
  426278:	b	42627c <ASN1_generate_nconf@plt+0x797c>
  42627c:	ldr	w8, [sp, #172]
  426280:	cmp	w8, #0x9
  426284:	b.eq	42679c <ASN1_generate_nconf@plt+0x7e9c>  // b.none
  426288:	b	42628c <ASN1_generate_nconf@plt+0x798c>
  42628c:	ldr	w8, [sp, #172]
  426290:	cmp	w8, #0xa
  426294:	b.eq	4267a8 <ASN1_generate_nconf@plt+0x7ea8>  // b.none
  426298:	b	42629c <ASN1_generate_nconf@plt+0x799c>
  42629c:	ldr	w8, [sp, #172]
  4262a0:	cmp	w8, #0xb
  4262a4:	b.eq	4267b4 <ASN1_generate_nconf@plt+0x7eb4>  // b.none
  4262a8:	b	4262ac <ASN1_generate_nconf@plt+0x79ac>
  4262ac:	ldr	w8, [sp, #172]
  4262b0:	cmp	w8, #0xc
  4262b4:	b.eq	4267c0 <ASN1_generate_nconf@plt+0x7ec0>  // b.none
  4262b8:	b	4262bc <ASN1_generate_nconf@plt+0x79bc>
  4262bc:	ldr	w8, [sp, #172]
  4262c0:	cmp	w8, #0xd
  4262c4:	b.eq	4267cc <ASN1_generate_nconf@plt+0x7ecc>  // b.none
  4262c8:	b	4262cc <ASN1_generate_nconf@plt+0x79cc>
  4262cc:	ldr	w8, [sp, #172]
  4262d0:	cmp	w8, #0xe
  4262d4:	b.eq	4267e0 <ASN1_generate_nconf@plt+0x7ee0>  // b.none
  4262d8:	b	4262dc <ASN1_generate_nconf@plt+0x79dc>
  4262dc:	ldr	w8, [sp, #172]
  4262e0:	cmp	w8, #0xf
  4262e4:	b.eq	4267ec <ASN1_generate_nconf@plt+0x7eec>  // b.none
  4262e8:	b	4262ec <ASN1_generate_nconf@plt+0x79ec>
  4262ec:	ldr	w8, [sp, #172]
  4262f0:	cmp	w8, #0x10
  4262f4:	b.eq	4267f8 <ASN1_generate_nconf@plt+0x7ef8>  // b.none
  4262f8:	b	4262fc <ASN1_generate_nconf@plt+0x79fc>
  4262fc:	ldr	w8, [sp, #172]
  426300:	cmp	w8, #0x11
  426304:	b.eq	426804 <ASN1_generate_nconf@plt+0x7f04>  // b.none
  426308:	b	42630c <ASN1_generate_nconf@plt+0x7a0c>
  42630c:	ldr	w8, [sp, #172]
  426310:	cmp	w8, #0x12
  426314:	b.eq	426810 <ASN1_generate_nconf@plt+0x7f10>  // b.none
  426318:	b	42631c <ASN1_generate_nconf@plt+0x7a1c>
  42631c:	ldr	w8, [sp, #172]
  426320:	cmp	w8, #0x13
  426324:	b.eq	42681c <ASN1_generate_nconf@plt+0x7f1c>  // b.none
  426328:	b	42632c <ASN1_generate_nconf@plt+0x7a2c>
  42632c:	ldr	w8, [sp, #172]
  426330:	cmp	w8, #0x14
  426334:	b.eq	426828 <ASN1_generate_nconf@plt+0x7f28>  // b.none
  426338:	b	42633c <ASN1_generate_nconf@plt+0x7a3c>
  42633c:	ldr	w8, [sp, #172]
  426340:	cmp	w8, #0x15
  426344:	b.eq	426834 <ASN1_generate_nconf@plt+0x7f34>  // b.none
  426348:	b	42634c <ASN1_generate_nconf@plt+0x7a4c>
  42634c:	ldr	w8, [sp, #172]
  426350:	cmp	w8, #0x16
  426354:	b.eq	426840 <ASN1_generate_nconf@plt+0x7f40>  // b.none
  426358:	b	42635c <ASN1_generate_nconf@plt+0x7a5c>
  42635c:	ldr	w8, [sp, #172]
  426360:	cmp	w8, #0x17
  426364:	b.eq	42684c <ASN1_generate_nconf@plt+0x7f4c>  // b.none
  426368:	b	42636c <ASN1_generate_nconf@plt+0x7a6c>
  42636c:	ldr	w8, [sp, #172]
  426370:	cmp	w8, #0x18
  426374:	b.eq	42685c <ASN1_generate_nconf@plt+0x7f5c>  // b.none
  426378:	b	42637c <ASN1_generate_nconf@plt+0x7a7c>
  42637c:	ldr	w8, [sp, #172]
  426380:	cmp	w8, #0x19
  426384:	b.eq	42686c <ASN1_generate_nconf@plt+0x7f6c>  // b.none
  426388:	b	42638c <ASN1_generate_nconf@plt+0x7a8c>
  42638c:	ldr	w8, [sp, #172]
  426390:	cmp	w8, #0x1a
  426394:	b.eq	42687c <ASN1_generate_nconf@plt+0x7f7c>  // b.none
  426398:	b	42639c <ASN1_generate_nconf@plt+0x7a9c>
  42639c:	ldr	w8, [sp, #172]
  4263a0:	cmp	w8, #0x1b
  4263a4:	b.eq	42688c <ASN1_generate_nconf@plt+0x7f8c>  // b.none
  4263a8:	b	4263ac <ASN1_generate_nconf@plt+0x7aac>
  4263ac:	ldr	w8, [sp, #172]
  4263b0:	cmp	w8, #0x1c
  4263b4:	b.eq	42689c <ASN1_generate_nconf@plt+0x7f9c>  // b.none
  4263b8:	b	4263bc <ASN1_generate_nconf@plt+0x7abc>
  4263bc:	ldr	w8, [sp, #172]
  4263c0:	cmp	w8, #0x1d
  4263c4:	b.eq	4268ac <ASN1_generate_nconf@plt+0x7fac>  // b.none
  4263c8:	b	4263cc <ASN1_generate_nconf@plt+0x7acc>
  4263cc:	ldr	w8, [sp, #172]
  4263d0:	cmp	w8, #0x1e
  4263d4:	b.eq	4268bc <ASN1_generate_nconf@plt+0x7fbc>  // b.none
  4263d8:	b	4263dc <ASN1_generate_nconf@plt+0x7adc>
  4263dc:	ldr	w8, [sp, #172]
  4263e0:	cmp	w8, #0x1f
  4263e4:	b.eq	4268cc <ASN1_generate_nconf@plt+0x7fcc>  // b.none
  4263e8:	b	4263ec <ASN1_generate_nconf@plt+0x7aec>
  4263ec:	ldr	w8, [sp, #172]
  4263f0:	cmp	w8, #0x20
  4263f4:	b.eq	4268dc <ASN1_generate_nconf@plt+0x7fdc>  // b.none
  4263f8:	b	4263fc <ASN1_generate_nconf@plt+0x7afc>
  4263fc:	ldr	w8, [sp, #172]
  426400:	cmp	w8, #0x21
  426404:	b.eq	4268ec <ASN1_generate_nconf@plt+0x7fec>  // b.none
  426408:	b	42640c <ASN1_generate_nconf@plt+0x7b0c>
  42640c:	ldr	w8, [sp, #172]
  426410:	cmp	w8, #0x22
  426414:	b.eq	4268fc <ASN1_generate_nconf@plt+0x7ffc>  // b.none
  426418:	b	42641c <ASN1_generate_nconf@plt+0x7b1c>
  42641c:	ldr	w8, [sp, #172]
  426420:	cmp	w8, #0x23
  426424:	b.eq	42690c <ASN1_generate_nconf@plt+0x800c>  // b.none
  426428:	b	42642c <ASN1_generate_nconf@plt+0x7b2c>
  42642c:	ldr	w8, [sp, #172]
  426430:	cmp	w8, #0x24
  426434:	b.eq	42691c <ASN1_generate_nconf@plt+0x801c>  // b.none
  426438:	b	42643c <ASN1_generate_nconf@plt+0x7b3c>
  42643c:	ldr	w8, [sp, #172]
  426440:	cmp	w8, #0x25
  426444:	b.eq	42692c <ASN1_generate_nconf@plt+0x802c>  // b.none
  426448:	b	42644c <ASN1_generate_nconf@plt+0x7b4c>
  42644c:	ldr	w8, [sp, #172]
  426450:	cmp	w8, #0x26
  426454:	b.eq	42693c <ASN1_generate_nconf@plt+0x803c>  // b.none
  426458:	b	42645c <ASN1_generate_nconf@plt+0x7b5c>
  42645c:	ldr	w8, [sp, #172]
  426460:	cmp	w8, #0x27
  426464:	b.eq	42694c <ASN1_generate_nconf@plt+0x804c>  // b.none
  426468:	b	42646c <ASN1_generate_nconf@plt+0x7b6c>
  42646c:	ldr	w8, [sp, #172]
  426470:	cmp	w8, #0x28
  426474:	b.eq	426968 <ASN1_generate_nconf@plt+0x8068>  // b.none
  426478:	b	42647c <ASN1_generate_nconf@plt+0x7b7c>
  42647c:	ldr	w8, [sp, #172]
  426480:	cmp	w8, #0x29
  426484:	b.eq	426974 <ASN1_generate_nconf@plt+0x8074>  // b.none
  426488:	b	42648c <ASN1_generate_nconf@plt+0x7b8c>
  42648c:	ldr	w8, [sp, #172]
  426490:	cmp	w8, #0x2a
  426494:	b.eq	426980 <ASN1_generate_nconf@plt+0x8080>  // b.none
  426498:	b	42649c <ASN1_generate_nconf@plt+0x7b9c>
  42649c:	ldr	w8, [sp, #172]
  4264a0:	cmp	w8, #0x2b
  4264a4:	b.eq	426988 <ASN1_generate_nconf@plt+0x8088>  // b.none
  4264a8:	b	4264ac <ASN1_generate_nconf@plt+0x7bac>
  4264ac:	ldr	w8, [sp, #172]
  4264b0:	cmp	w8, #0x2c
  4264b4:	b.eq	426994 <ASN1_generate_nconf@plt+0x8094>  // b.none
  4264b8:	b	4264bc <ASN1_generate_nconf@plt+0x7bbc>
  4264bc:	ldr	w8, [sp, #172]
  4264c0:	cmp	w8, #0x2d
  4264c4:	b.eq	426a14 <ASN1_generate_nconf@plt+0x8114>  // b.none
  4264c8:	b	4264cc <ASN1_generate_nconf@plt+0x7bcc>
  4264cc:	ldr	w8, [sp, #172]
  4264d0:	cmp	w8, #0x2e
  4264d4:	b.eq	426a20 <ASN1_generate_nconf@plt+0x8120>  // b.none
  4264d8:	b	4264dc <ASN1_generate_nconf@plt+0x7bdc>
  4264dc:	ldr	w8, [sp, #172]
  4264e0:	cmp	w8, #0x2f
  4264e4:	b.eq	426a2c <ASN1_generate_nconf@plt+0x812c>  // b.none
  4264e8:	b	4264ec <ASN1_generate_nconf@plt+0x7bec>
  4264ec:	ldr	w8, [sp, #172]
  4264f0:	cmp	w8, #0x30
  4264f4:	b.eq	426a44 <ASN1_generate_nconf@plt+0x8144>  // b.none
  4264f8:	b	4264fc <ASN1_generate_nconf@plt+0x7bfc>
  4264fc:	ldr	w8, [sp, #172]
  426500:	cmp	w8, #0x31
  426504:	b.eq	426a38 <ASN1_generate_nconf@plt+0x8138>  // b.none
  426508:	b	42650c <ASN1_generate_nconf@plt+0x7c0c>
  42650c:	ldr	w8, [sp, #172]
  426510:	cmp	w8, #0x32
  426514:	b.eq	426a5c <ASN1_generate_nconf@plt+0x815c>  // b.none
  426518:	b	42651c <ASN1_generate_nconf@plt+0x7c1c>
  42651c:	ldr	w8, [sp, #172]
  426520:	cmp	w8, #0x33
  426524:	b.eq	426ae0 <ASN1_generate_nconf@plt+0x81e0>  // b.none
  426528:	b	42652c <ASN1_generate_nconf@plt+0x7c2c>
  42652c:	ldr	w8, [sp, #172]
  426530:	cmp	w8, #0x34
  426534:	b.eq	426af0 <ASN1_generate_nconf@plt+0x81f0>  // b.none
  426538:	b	42653c <ASN1_generate_nconf@plt+0x7c3c>
  42653c:	ldr	w8, [sp, #172]
  426540:	cmp	w8, #0x35
  426544:	b.eq	426b7c <ASN1_generate_nconf@plt+0x827c>  // b.none
  426548:	b	42654c <ASN1_generate_nconf@plt+0x7c4c>
  42654c:	ldr	w8, [sp, #172]
  426550:	cmp	w8, #0x36
  426554:	b.eq	426c08 <ASN1_generate_nconf@plt+0x8308>  // b.none
  426558:	b	42655c <ASN1_generate_nconf@plt+0x7c5c>
  42655c:	ldr	w8, [sp, #172]
  426560:	cmp	w8, #0x37
  426564:	b.eq	426c14 <ASN1_generate_nconf@plt+0x8314>  // b.none
  426568:	b	42656c <ASN1_generate_nconf@plt+0x7c6c>
  42656c:	ldr	w8, [sp, #172]
  426570:	cmp	w8, #0x38
  426574:	b.eq	426cb4 <ASN1_generate_nconf@plt+0x83b4>  // b.none
  426578:	b	42657c <ASN1_generate_nconf@plt+0x7c7c>
  42657c:	ldr	w8, [sp, #172]
  426580:	cmp	w8, #0x39
  426584:	b.eq	426cc0 <ASN1_generate_nconf@plt+0x83c0>  // b.none
  426588:	b	42658c <ASN1_generate_nconf@plt+0x7c8c>
  42658c:	ldr	w8, [sp, #172]
  426590:	cmp	w8, #0x3a
  426594:	b.eq	426ccc <ASN1_generate_nconf@plt+0x83cc>  // b.none
  426598:	b	42659c <ASN1_generate_nconf@plt+0x7c9c>
  42659c:	ldr	w8, [sp, #172]
  4265a0:	cmp	w8, #0x3b
  4265a4:	b.eq	426cd8 <ASN1_generate_nconf@plt+0x83d8>  // b.none
  4265a8:	b	4265ac <ASN1_generate_nconf@plt+0x7cac>
  4265ac:	ldr	w8, [sp, #172]
  4265b0:	cmp	w8, #0x3c
  4265b4:	b.eq	426d08 <ASN1_generate_nconf@plt+0x8408>  // b.none
  4265b8:	b	4265bc <ASN1_generate_nconf@plt+0x7cbc>
  4265bc:	ldr	w8, [sp, #172]
  4265c0:	cmp	w8, #0x3d
  4265c4:	b.eq	426e1c <ASN1_generate_nconf@plt+0x851c>  // b.none
  4265c8:	b	4265cc <ASN1_generate_nconf@plt+0x7ccc>
  4265cc:	ldr	w8, [sp, #172]
  4265d0:	cmp	w8, #0x3e
  4265d4:	b.eq	426ce4 <ASN1_generate_nconf@plt+0x83e4>  // b.none
  4265d8:	b	4265dc <ASN1_generate_nconf@plt+0x7cdc>
  4265dc:	ldr	w8, [sp, #172]
  4265e0:	cmp	w8, #0x3f
  4265e4:	b.eq	426cf0 <ASN1_generate_nconf@plt+0x83f0>  // b.none
  4265e8:	b	4265ec <ASN1_generate_nconf@plt+0x7cec>
  4265ec:	ldr	w8, [sp, #172]
  4265f0:	cmp	w8, #0x40
  4265f4:	b.eq	426d7c <ASN1_generate_nconf@plt+0x847c>  // b.none
  4265f8:	b	4265fc <ASN1_generate_nconf@plt+0x7cfc>
  4265fc:	ldr	w8, [sp, #172]
  426600:	cmp	w8, #0x41
  426604:	b.eq	426e00 <ASN1_generate_nconf@plt+0x8500>  // b.none
  426608:	b	42660c <ASN1_generate_nconf@plt+0x7d0c>
  42660c:	ldr	w8, [sp, #172]
  426610:	cmp	w8, #0x42
  426614:	b.eq	426e9c <ASN1_generate_nconf@plt+0x859c>  // b.none
  426618:	b	42661c <ASN1_generate_nconf@plt+0x7d1c>
  42661c:	ldr	w8, [sp, #172]
  426620:	cmp	w8, #0x43
  426624:	b.eq	426a68 <ASN1_generate_nconf@plt+0x8168>  // b.none
  426628:	b	42662c <ASN1_generate_nconf@plt+0x7d2c>
  42662c:	ldr	w8, [sp, #172]
  426630:	cmp	w8, #0x44
  426634:	b.eq	426aa4 <ASN1_generate_nconf@plt+0x81a4>  // b.none
  426638:	b	42663c <ASN1_generate_nconf@plt+0x7d3c>
  42663c:	ldr	w8, [sp, #172]
  426640:	cmp	w8, #0x45
  426644:	b.eq	427028 <ASN1_generate_nconf@plt+0x8728>  // b.none
  426648:	b	42664c <ASN1_generate_nconf@plt+0x7d4c>
  42664c:	ldr	w8, [sp, #172]
  426650:	cmp	w8, #0x46
  426654:	b.eq	427034 <ASN1_generate_nconf@plt+0x8734>  // b.none
  426658:	b	42665c <ASN1_generate_nconf@plt+0x7d5c>
  42665c:	ldr	w8, [sp, #172]
  426660:	cmp	w8, #0x47
  426664:	b.eq	427040 <ASN1_generate_nconf@plt+0x8740>  // b.none
  426668:	b	42666c <ASN1_generate_nconf@plt+0x7d6c>
  42666c:	ldr	w8, [sp, #172]
  426670:	cmp	w8, #0x48
  426674:	b.eq	42701c <ASN1_generate_nconf@plt+0x871c>  // b.none
  426678:	b	42667c <ASN1_generate_nconf@plt+0x7d7c>
  42667c:	ldr	w8, [sp, #172]
  426680:	cmp	w8, #0x49
  426684:	b.eq	426c9c <ASN1_generate_nconf@plt+0x839c>  // b.none
  426688:	b	42668c <ASN1_generate_nconf@plt+0x7d8c>
  42668c:	ldr	w8, [sp, #172]
  426690:	cmp	w8, #0x5dc
  426694:	b.eq	427004 <ASN1_generate_nconf@plt+0x8704>  // b.none
  426698:	b	42669c <ASN1_generate_nconf@plt+0x7d9c>
  42669c:	ldr	w8, [sp, #172]
  4266a0:	subs	w9, w8, #0x5dd
  4266a4:	cmp	w9, #0x1
  4266a8:	b.ls	427008 <ASN1_generate_nconf@plt+0x8708>  // b.plast
  4266ac:	b	4266b0 <ASN1_generate_nconf@plt+0x7db0>
  4266b0:	ldr	w8, [sp, #172]
  4266b4:	cmp	w8, #0x5df
  4266b8:	b.eq	427004 <ASN1_generate_nconf@plt+0x8704>  // b.none
  4266bc:	b	4266c0 <ASN1_generate_nconf@plt+0x7dc0>
  4266c0:	ldr	w8, [sp, #172]
  4266c4:	cmp	w8, #0x7d0
  4266c8:	b.eq	426fdc <ASN1_generate_nconf@plt+0x86dc>  // b.none
  4266cc:	b	4266d0 <ASN1_generate_nconf@plt+0x7dd0>
  4266d0:	ldr	w8, [sp, #172]
  4266d4:	subs	w9, w8, #0x7d1
  4266d8:	cmp	w9, #0x1d
  4266dc:	b.ls	426fe0 <ASN1_generate_nconf@plt+0x86e0>  // b.plast
  4266e0:	b	4266e4 <ASN1_generate_nconf@plt+0x7de4>
  4266e4:	ldr	w8, [sp, #172]
  4266e8:	cmp	w8, #0x7ef
  4266ec:	b.eq	426fdc <ASN1_generate_nconf@plt+0x86dc>  // b.none
  4266f0:	b	4266f4 <ASN1_generate_nconf@plt+0x7df4>
  4266f4:	ldr	w8, [sp, #172]
  4266f8:	cmp	w8, #0x7f0
  4266fc:	b.eq	426e84 <ASN1_generate_nconf@plt+0x8584>  // b.none
  426700:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426704:	ldr	x8, [sp, #216]
  426708:	ldr	x0, [x8]
  42670c:	ldr	x2, [sp, #528]
  426710:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  426714:	add	x1, x1, #0x466
  426718:	bl	4196e0 <BIO_printf@plt>
  42671c:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  426720:	adrp	x0, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  426724:	add	x0, x0, #0xca8
  426728:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  42672c:	str	wzr, [sp, #476]
  426730:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  426734:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426738:	mov	x1, #0xa                   	// #10
  42673c:	add	x2, sp, #0x1e8
  426740:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  426744:	cbnz	w0, 42674c <ASN1_generate_nconf@plt+0x7e4c>
  426748:	b	426704 <ASN1_generate_nconf@plt+0x7e04>
  42674c:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426750:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426754:	mov	x1, #0xa                   	// #10
  426758:	add	x2, sp, #0x1e4
  42675c:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  426760:	cbnz	w0, 426768 <ASN1_generate_nconf@plt+0x7e68>
  426764:	b	426704 <ASN1_generate_nconf@plt+0x7e04>
  426768:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  42676c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426770:	str	x0, [sp, #600]
  426774:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426778:	mov	w8, #0x11                  	// #17
  42677c:	str	w8, [sp, #480]
  426780:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426784:	mov	w8, #0x22                  	// #34
  426788:	str	w8, [sp, #480]
  42678c:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426790:	mov	w8, #0x53                  	// #83
  426794:	str	w8, [sp, #480]
  426798:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  42679c:	mov	w8, #0x3f                  	// #63
  4267a0:	str	w8, [sp, #480]
  4267a4:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  4267a8:	mov	w8, #0x76                  	// #118
  4267ac:	str	w8, [sp, #480]
  4267b0:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  4267b4:	mov	w8, #0x24                  	// #36
  4267b8:	str	w8, [sp, #480]
  4267bc:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  4267c0:	mov	w8, #0x1                   	// #1
  4267c4:	str	w8, [sp, #464]
  4267c8:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  4267cc:	mov	w8, #0x30                  	// #48
  4267d0:	str	w8, [sp, #480]
  4267d4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4267d8:	str	x0, [sp, #592]
  4267dc:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  4267e0:	mov	w8, #0x35                  	// #53
  4267e4:	str	w8, [sp, #480]
  4267e8:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  4267ec:	mov	w8, #0x27                  	// #39
  4267f0:	str	w8, [sp, #480]
  4267f4:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  4267f8:	mov	w8, #0x18                  	// #24
  4267fc:	str	w8, [sp, #480]
  426800:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426804:	mov	w8, #0x29                  	// #41
  426808:	str	w8, [sp, #480]
  42680c:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426810:	mov	w8, #0x1a                  	// #26
  426814:	str	w8, [sp, #480]
  426818:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  42681c:	mov	w8, #0x1c                  	// #28
  426820:	str	w8, [sp, #480]
  426824:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426828:	mov	w8, #0x2b                  	// #43
  42682c:	str	w8, [sp, #480]
  426830:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426834:	mov	w8, #0x2d                  	// #45
  426838:	str	w8, [sp, #480]
  42683c:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426840:	mov	w8, #0x1e                  	// #30
  426844:	str	w8, [sp, #480]
  426848:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  42684c:	ldr	w8, [sp, #508]
  426850:	orr	w8, w8, #0x20000
  426854:	str	w8, [sp, #508]
  426858:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  42685c:	ldr	w8, [sp, #508]
  426860:	orr	w8, w8, #0x1
  426864:	str	w8, [sp, #508]
  426868:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  42686c:	ldr	w8, [sp, #508]
  426870:	orr	w8, w8, #0x80000
  426874:	str	w8, [sp, #508]
  426878:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  42687c:	ldr	w8, [sp, #508]
  426880:	orr	w8, w8, #0x10
  426884:	str	w8, [sp, #508]
  426888:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  42688c:	ldr	w8, [sp, #508]
  426890:	orr	w8, w8, #0x20
  426894:	str	w8, [sp, #508]
  426898:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  42689c:	ldr	w8, [sp, #508]
  4268a0:	orr	w8, w8, #0x2
  4268a4:	str	w8, [sp, #508]
  4268a8:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  4268ac:	ldr	w8, [sp, #508]
  4268b0:	orr	w8, w8, #0x100
  4268b4:	str	w8, [sp, #508]
  4268b8:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  4268bc:	ldr	w8, [sp, #508]
  4268c0:	and	w8, w8, #0xffffffbf
  4268c4:	str	w8, [sp, #508]
  4268c8:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  4268cc:	ldr	w8, [sp, #508]
  4268d0:	orr	w8, w8, #0x200
  4268d4:	str	w8, [sp, #508]
  4268d8:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  4268dc:	ldr	w8, [sp, #508]
  4268e0:	orr	w8, w8, #0x80
  4268e4:	str	w8, [sp, #508]
  4268e8:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  4268ec:	ldr	w8, [sp, #508]
  4268f0:	orr	w8, w8, #0x10000
  4268f4:	str	w8, [sp, #508]
  4268f8:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  4268fc:	ldr	w8, [sp, #508]
  426900:	orr	w8, w8, #0xc
  426904:	str	w8, [sp, #508]
  426908:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  42690c:	ldr	w8, [sp, #508]
  426910:	orr	w8, w8, #0x4
  426914:	str	w8, [sp, #508]
  426918:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  42691c:	ldr	w8, [sp, #508]
  426920:	orr	w8, w8, #0x8
  426924:	str	w8, [sp, #508]
  426928:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  42692c:	ldr	w8, [sp, #508]
  426930:	orr	w8, w8, #0x1000
  426934:	str	w8, [sp, #508]
  426938:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  42693c:	ldr	w8, [sp, #508]
  426940:	and	w8, w8, #0xffffefff
  426944:	str	w8, [sp, #508]
  426948:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  42694c:	adrp	x8, 489000 <ASN1_generate_nconf@plt+0x6a700>
  426950:	add	x8, x8, #0x7b4
  426954:	str	x8, [sp, #392]
  426958:	ldr	w9, [sp, #508]
  42695c:	orr	w9, w9, #0x800
  426960:	str	w9, [sp, #508]
  426964:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426968:	mov	w8, #0x1                   	// #1
  42696c:	str	w8, [sp, #504]
  426970:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426974:	mov	w8, #0x1                   	// #1
  426978:	str	w8, [sp, #472]
  42697c:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426980:	str	wzr, [sp, #468]
  426984:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426988:	mov	w8, #0x1                   	// #1
  42698c:	str	w8, [sp, #468]
  426990:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426994:	ldr	w8, [sp, #460]
  426998:	mov	w9, #0x8007                	// #32775
  42699c:	cmp	w8, w9
  4269a0:	b.ne	4269bc <ASN1_generate_nconf@plt+0x80bc>  // b.any
  4269a4:	ldur	x0, [x29, #-56]
  4269a8:	mov	x8, xzr
  4269ac:	mov	x1, x8
  4269b0:	bl	41b4b0 <SMIME_read_CMS@plt>
  4269b4:	stur	x0, [x29, #-72]
  4269b8:	b	426a10 <ASN1_generate_nconf@plt+0x8110>
  4269bc:	ldr	w8, [sp, #460]
  4269c0:	mov	w9, #0x8005                	// #32773
  4269c4:	cmp	w8, w9
  4269c8:	b.ne	4269ec <ASN1_generate_nconf@plt+0x80ec>  // b.any
  4269cc:	ldur	x0, [x29, #-56]
  4269d0:	mov	x8, xzr
  4269d4:	mov	x1, x8
  4269d8:	mov	x2, x8
  4269dc:	mov	x3, x8
  4269e0:	bl	41de70 <PEM_read_bio_CMS@plt>
  4269e4:	stur	x0, [x29, #-72]
  4269e8:	b	426a10 <ASN1_generate_nconf@plt+0x8110>
  4269ec:	ldr	w8, [sp, #460]
  4269f0:	cmp	w8, #0x4
  4269f4:	b.ne	426a10 <ASN1_generate_nconf@plt+0x8110>  // b.any
  4269f8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4269fc:	mov	x1, #0xa                   	// #10
  426a00:	add	x2, sp, #0x1cc
  426a04:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  426a08:	cbnz	w0, 426a10 <ASN1_generate_nconf@plt+0x8110>
  426a0c:	b	426704 <ASN1_generate_nconf@plt+0x7e04>
  426a10:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426a14:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426a18:	stur	x0, [x29, #-216]
  426a1c:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426a20:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426a24:	stur	x0, [x29, #-240]
  426a28:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426a2c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426a30:	stur	x0, [x29, #-248]
  426a34:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426a38:	mov	w8, #0x1                   	// #1
  426a3c:	str	w8, [sp, #620]
  426a40:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426a44:	mov	w8, #0x1                   	// #1
  426a48:	str	w8, [sp, #616]
  426a4c:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426a50:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426a54:	str	x0, [sp, #608]
  426a58:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426a5c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426a60:	stur	x0, [x29, #-232]
  426a64:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426a68:	ldur	x8, [x29, #-136]
  426a6c:	cbnz	x8, 426a80 <ASN1_generate_nconf@plt+0x8180>
  426a70:	bl	428434 <ASN1_generate_nconf@plt+0x9b34>
  426a74:	stur	x0, [x29, #-136]
  426a78:	cbnz	x0, 426a80 <ASN1_generate_nconf@plt+0x8180>
  426a7c:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  426a80:	ldur	x0, [x29, #-136]
  426a84:	str	x0, [sp, #160]
  426a88:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426a8c:	ldr	x8, [sp, #160]
  426a90:	str	x0, [sp, #152]
  426a94:	mov	x0, x8
  426a98:	ldr	x1, [sp, #152]
  426a9c:	bl	428448 <ASN1_generate_nconf@plt+0x9b48>
  426aa0:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426aa4:	ldur	x8, [x29, #-128]
  426aa8:	cbnz	x8, 426abc <ASN1_generate_nconf@plt+0x81bc>
  426aac:	bl	428434 <ASN1_generate_nconf@plt+0x9b34>
  426ab0:	stur	x0, [x29, #-128]
  426ab4:	cbnz	x0, 426abc <ASN1_generate_nconf@plt+0x81bc>
  426ab8:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  426abc:	ldur	x0, [x29, #-128]
  426ac0:	str	x0, [sp, #144]
  426ac4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426ac8:	ldr	x8, [sp, #144]
  426acc:	str	x0, [sp, #136]
  426ad0:	mov	x0, x8
  426ad4:	ldr	x1, [sp, #136]
  426ad8:	bl	428448 <ASN1_generate_nconf@plt+0x9b48>
  426adc:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426ae0:	mov	w8, #0x1                   	// #1
  426ae4:	str	w8, [sp, #500]
  426ae8:	str	w8, [sp, #504]
  426aec:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426af0:	ldr	x8, [sp, #416]
  426af4:	cbz	x8, 426b28 <ASN1_generate_nconf@plt+0x8228>
  426af8:	ldr	x8, [sp, #216]
  426afc:	ldr	x0, [x8]
  426b00:	str	x0, [sp, #128]
  426b04:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426b08:	ldr	x8, [sp, #128]
  426b0c:	str	x0, [sp, #120]
  426b10:	mov	x0, x8
  426b14:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  426b18:	add	x1, x1, #0x75b
  426b1c:	ldr	x2, [sp, #120]
  426b20:	bl	4196e0 <BIO_printf@plt>
  426b24:	b	426704 <ASN1_generate_nconf@plt+0x7e04>
  426b28:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426b2c:	add	x1, sp, #0x190
  426b30:	bl	41d030 <OPENSSL_hexstr2buf@plt>
  426b34:	str	x0, [sp, #416]
  426b38:	ldr	x8, [sp, #416]
  426b3c:	cbnz	x8, 426b70 <ASN1_generate_nconf@plt+0x8270>
  426b40:	ldr	x8, [sp, #216]
  426b44:	ldr	x0, [x8]
  426b48:	str	x0, [sp, #112]
  426b4c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426b50:	ldr	x8, [sp, #112]
  426b54:	str	x0, [sp, #104]
  426b58:	mov	x0, x8
  426b5c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  426b60:	add	x1, x1, #0x77c
  426b64:	ldr	x2, [sp, #104]
  426b68:	bl	4196e0 <BIO_printf@plt>
  426b6c:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  426b70:	ldr	x8, [sp, #400]
  426b74:	str	x8, [sp, #448]
  426b78:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426b7c:	ldr	x8, [sp, #408]
  426b80:	cbz	x8, 426bb4 <ASN1_generate_nconf@plt+0x82b4>
  426b84:	ldr	x8, [sp, #216]
  426b88:	ldr	x0, [x8]
  426b8c:	str	x0, [sp, #96]
  426b90:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426b94:	ldr	x8, [sp, #96]
  426b98:	str	x0, [sp, #88]
  426b9c:	mov	x0, x8
  426ba0:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  426ba4:	add	x1, x1, #0x78c
  426ba8:	ldr	x2, [sp, #88]
  426bac:	bl	4196e0 <BIO_printf@plt>
  426bb0:	b	426704 <ASN1_generate_nconf@plt+0x7e04>
  426bb4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426bb8:	add	x1, sp, #0x190
  426bbc:	bl	41d030 <OPENSSL_hexstr2buf@plt>
  426bc0:	str	x0, [sp, #408]
  426bc4:	ldr	x8, [sp, #408]
  426bc8:	cbnz	x8, 426bfc <ASN1_generate_nconf@plt+0x82fc>
  426bcc:	ldr	x8, [sp, #216]
  426bd0:	ldr	x0, [x8]
  426bd4:	str	x0, [sp, #80]
  426bd8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426bdc:	ldr	x8, [sp, #80]
  426be0:	str	x0, [sp, #72]
  426be4:	mov	x0, x8
  426be8:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  426bec:	add	x1, x1, #0x7ac
  426bf0:	ldr	x2, [sp, #72]
  426bf4:	bl	4196e0 <BIO_printf@plt>
  426bf8:	b	426704 <ASN1_generate_nconf@plt+0x7e04>
  426bfc:	ldr	x8, [sp, #400]
  426c00:	str	x8, [sp, #440]
  426c04:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426c08:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426c0c:	str	x0, [sp, #432]
  426c10:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426c14:	ldur	x8, [x29, #-24]
  426c18:	cbz	x8, 426c4c <ASN1_generate_nconf@plt+0x834c>
  426c1c:	ldr	x8, [sp, #216]
  426c20:	ldr	x0, [x8]
  426c24:	str	x0, [sp, #64]
  426c28:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426c2c:	ldr	x8, [sp, #64]
  426c30:	str	x0, [sp, #56]
  426c34:	mov	x0, x8
  426c38:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  426c3c:	add	x1, x1, #0x7bb
  426c40:	ldr	x2, [sp, #56]
  426c44:	bl	4196e0 <BIO_printf@plt>
  426c48:	b	426704 <ASN1_generate_nconf@plt+0x7e04>
  426c4c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426c50:	mov	w8, wzr
  426c54:	mov	w1, w8
  426c58:	bl	41c450 <OBJ_txt2obj@plt>
  426c5c:	stur	x0, [x29, #-24]
  426c60:	ldur	x9, [x29, #-24]
  426c64:	cbnz	x9, 426c98 <ASN1_generate_nconf@plt+0x8398>
  426c68:	ldr	x8, [sp, #216]
  426c6c:	ldr	x0, [x8]
  426c70:	str	x0, [sp, #48]
  426c74:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426c78:	ldr	x8, [sp, #48]
  426c7c:	str	x0, [sp, #40]
  426c80:	mov	x0, x8
  426c84:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  426c88:	add	x1, x1, #0x7dc
  426c8c:	ldr	x2, [sp, #40]
  426c90:	bl	4196e0 <BIO_printf@plt>
  426c94:	b	426704 <ASN1_generate_nconf@plt+0x7e04>
  426c98:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426c9c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426ca0:	mov	w8, wzr
  426ca4:	mov	w1, w8
  426ca8:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  426cac:	stur	x0, [x29, #-88]
  426cb0:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426cb4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426cb8:	str	x0, [sp, #584]
  426cbc:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426cc0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426cc4:	str	x0, [sp, #552]
  426cc8:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426ccc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426cd0:	str	x0, [sp, #544]
  426cd4:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426cd8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426cdc:	str	x0, [sp, #536]
  426ce0:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426ce4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426ce8:	stur	x0, [x29, #-256]
  426cec:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426cf0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426cf4:	sub	x1, x29, #0x78
  426cf8:	bl	471348 <ASN1_generate_nconf@plt+0x52a48>
  426cfc:	cbnz	w0, 426d04 <ASN1_generate_nconf@plt+0x8404>
  426d00:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  426d04:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426d08:	ldr	x8, [sp, #568]
  426d0c:	cbz	x8, 426d70 <ASN1_generate_nconf@plt+0x8470>
  426d10:	ldur	x8, [x29, #-144]
  426d14:	cbnz	x8, 426d28 <ASN1_generate_nconf@plt+0x8428>
  426d18:	bl	428434 <ASN1_generate_nconf@plt+0x9b34>
  426d1c:	stur	x0, [x29, #-144]
  426d20:	cbnz	x0, 426d28 <ASN1_generate_nconf@plt+0x8428>
  426d24:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  426d28:	ldur	x0, [x29, #-144]
  426d2c:	ldr	x1, [sp, #568]
  426d30:	bl	428448 <ASN1_generate_nconf@plt+0x9b48>
  426d34:	ldur	x8, [x29, #-224]
  426d38:	cbnz	x8, 426d44 <ASN1_generate_nconf@plt+0x8444>
  426d3c:	ldr	x8, [sp, #568]
  426d40:	stur	x8, [x29, #-224]
  426d44:	ldur	x8, [x29, #-152]
  426d48:	cbnz	x8, 426d5c <ASN1_generate_nconf@plt+0x845c>
  426d4c:	bl	428434 <ASN1_generate_nconf@plt+0x9b34>
  426d50:	stur	x0, [x29, #-152]
  426d54:	cbnz	x0, 426d5c <ASN1_generate_nconf@plt+0x845c>
  426d58:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  426d5c:	ldur	x0, [x29, #-152]
  426d60:	ldur	x1, [x29, #-224]
  426d64:	bl	428448 <ASN1_generate_nconf@plt+0x9b48>
  426d68:	mov	x8, xzr
  426d6c:	stur	x8, [x29, #-224]
  426d70:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426d74:	str	x0, [sp, #568]
  426d78:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426d7c:	ldur	x8, [x29, #-224]
  426d80:	cbz	x8, 426df4 <ASN1_generate_nconf@plt+0x84f4>
  426d84:	ldr	x8, [sp, #568]
  426d88:	cbnz	x8, 426da4 <ASN1_generate_nconf@plt+0x84a4>
  426d8c:	ldr	x8, [sp, #216]
  426d90:	ldr	x0, [x8]
  426d94:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  426d98:	add	x1, x1, #0x7ec
  426d9c:	bl	41a930 <BIO_puts@plt>
  426da0:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  426da4:	ldur	x8, [x29, #-144]
  426da8:	cbnz	x8, 426dbc <ASN1_generate_nconf@plt+0x84bc>
  426dac:	bl	428434 <ASN1_generate_nconf@plt+0x9b34>
  426db0:	stur	x0, [x29, #-144]
  426db4:	cbnz	x0, 426dbc <ASN1_generate_nconf@plt+0x84bc>
  426db8:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  426dbc:	ldur	x0, [x29, #-144]
  426dc0:	ldr	x1, [sp, #568]
  426dc4:	bl	428448 <ASN1_generate_nconf@plt+0x9b48>
  426dc8:	mov	x8, xzr
  426dcc:	str	x8, [sp, #568]
  426dd0:	ldur	x8, [x29, #-152]
  426dd4:	cbnz	x8, 426de8 <ASN1_generate_nconf@plt+0x84e8>
  426dd8:	bl	428434 <ASN1_generate_nconf@plt+0x9b34>
  426ddc:	stur	x0, [x29, #-152]
  426de0:	cbnz	x0, 426de8 <ASN1_generate_nconf@plt+0x84e8>
  426de4:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  426de8:	ldur	x0, [x29, #-152]
  426dec:	ldur	x1, [x29, #-224]
  426df0:	bl	428448 <ASN1_generate_nconf@plt+0x9b48>
  426df4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426df8:	stur	x0, [x29, #-224]
  426dfc:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426e00:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426e04:	mov	x1, #0x7be                 	// #1982
  426e08:	add	x2, sp, #0x1c8
  426e0c:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  426e10:	cbnz	w0, 426e18 <ASN1_generate_nconf@plt+0x8518>
  426e14:	b	426704 <ASN1_generate_nconf@plt+0x7e04>
  426e18:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426e1c:	ldr	w8, [sp, #480]
  426e20:	cmp	w8, #0x11
  426e24:	b.ne	426e78 <ASN1_generate_nconf@plt+0x8578>  // b.any
  426e28:	ldur	x8, [x29, #-160]
  426e2c:	cbnz	x8, 426e40 <ASN1_generate_nconf@plt+0x8540>
  426e30:	bl	428474 <ASN1_generate_nconf@plt+0x9b74>
  426e34:	stur	x0, [x29, #-160]
  426e38:	cbnz	x0, 426e40 <ASN1_generate_nconf@plt+0x8540>
  426e3c:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  426e40:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426e44:	mov	w1, #0x8005                	// #32773
  426e48:	ldr	x2, [sp, #208]
  426e4c:	bl	46bd9c <ASN1_generate_nconf@plt+0x4d49c>
  426e50:	stur	x0, [x29, #-176]
  426e54:	ldur	x8, [x29, #-176]
  426e58:	cbnz	x8, 426e60 <ASN1_generate_nconf@plt+0x8560>
  426e5c:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  426e60:	ldur	x0, [x29, #-160]
  426e64:	ldur	x1, [x29, #-176]
  426e68:	bl	428488 <ASN1_generate_nconf@plt+0x9b88>
  426e6c:	mov	x8, xzr
  426e70:	stur	x8, [x29, #-176]
  426e74:	b	426e80 <ASN1_generate_nconf@plt+0x8580>
  426e78:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426e7c:	str	x0, [sp, #560]
  426e80:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426e84:	bl	472534 <ASN1_generate_nconf@plt+0x53c34>
  426e88:	sub	x1, x29, #0x68
  426e8c:	bl	4712d4 <ASN1_generate_nconf@plt+0x529d4>
  426e90:	cbnz	w0, 426e98 <ASN1_generate_nconf@plt+0x8598>
  426e94:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  426e98:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426e9c:	mov	w8, #0xffffffff            	// #-1
  426ea0:	str	w8, [sp, #496]
  426ea4:	ldr	w8, [sp, #480]
  426ea8:	cmp	w8, #0x11
  426eac:	b.ne	426ed0 <ASN1_generate_nconf@plt+0x85d0>  // b.any
  426eb0:	ldur	x8, [x29, #-160]
  426eb4:	cbz	x8, 426ecc <ASN1_generate_nconf@plt+0x85cc>
  426eb8:	ldur	x0, [x29, #-160]
  426ebc:	bl	4284b4 <ASN1_generate_nconf@plt+0x9bb4>
  426ec0:	ldr	w8, [sp, #496]
  426ec4:	add	w8, w8, w0
  426ec8:	str	w8, [sp, #496]
  426ecc:	b	426f08 <ASN1_generate_nconf@plt+0x8608>
  426ed0:	ldur	x8, [x29, #-224]
  426ed4:	cbnz	x8, 426ee0 <ASN1_generate_nconf@plt+0x85e0>
  426ed8:	ldr	x8, [sp, #568]
  426edc:	cbz	x8, 426eec <ASN1_generate_nconf@plt+0x85ec>
  426ee0:	ldr	w8, [sp, #496]
  426ee4:	add	w8, w8, #0x1
  426ee8:	str	w8, [sp, #496]
  426eec:	ldur	x8, [x29, #-152]
  426ef0:	cbz	x8, 426f08 <ASN1_generate_nconf@plt+0x8608>
  426ef4:	ldur	x0, [x29, #-152]
  426ef8:	bl	4284d8 <ASN1_generate_nconf@plt+0x9bd8>
  426efc:	ldr	w8, [sp, #496]
  426f00:	add	w8, w8, w0
  426f04:	str	w8, [sp, #496]
  426f08:	ldr	w8, [sp, #496]
  426f0c:	cmp	w8, #0x0
  426f10:	cset	w8, ge  // ge = tcont
  426f14:	tbnz	w8, #0, 426f30 <ASN1_generate_nconf@plt+0x8630>
  426f18:	ldr	x8, [sp, #216]
  426f1c:	ldr	x0, [x8]
  426f20:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  426f24:	add	x1, x1, #0x827
  426f28:	bl	4196e0 <BIO_printf@plt>
  426f2c:	b	426704 <ASN1_generate_nconf@plt+0x7e04>
  426f30:	ldr	x8, [sp, #512]
  426f34:	cbz	x8, 426f4c <ASN1_generate_nconf@plt+0x864c>
  426f38:	ldr	x8, [sp, #512]
  426f3c:	ldr	w9, [x8]
  426f40:	ldr	w10, [sp, #496]
  426f44:	cmp	w9, w10
  426f48:	b.eq	426fb4 <ASN1_generate_nconf@plt+0x86b4>  // b.none
  426f4c:	mov	w0, #0x18                  	// #24
  426f50:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  426f54:	add	x1, x1, #0x839
  426f58:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  426f5c:	str	x0, [sp, #376]
  426f60:	ldr	w8, [sp, #496]
  426f64:	ldr	x9, [sp, #376]
  426f68:	str	w8, [x9]
  426f6c:	bl	428434 <ASN1_generate_nconf@plt+0x9b34>
  426f70:	ldr	x9, [sp, #376]
  426f74:	str	x0, [x9, #8]
  426f78:	cbnz	x0, 426f80 <ASN1_generate_nconf@plt+0x8680>
  426f7c:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  426f80:	ldr	x8, [sp, #376]
  426f84:	mov	x9, xzr
  426f88:	str	x9, [x8, #16]
  426f8c:	ldr	x8, [sp, #520]
  426f90:	cbnz	x8, 426fa0 <ASN1_generate_nconf@plt+0x86a0>
  426f94:	ldr	x8, [sp, #376]
  426f98:	str	x8, [sp, #520]
  426f9c:	b	426fac <ASN1_generate_nconf@plt+0x86ac>
  426fa0:	ldr	x8, [sp, #376]
  426fa4:	ldr	x9, [sp, #512]
  426fa8:	str	x8, [x9, #16]
  426fac:	ldr	x8, [sp, #376]
  426fb0:	str	x8, [sp, #512]
  426fb4:	ldr	x8, [sp, #512]
  426fb8:	ldr	x0, [x8, #8]
  426fbc:	str	x0, [sp, #32]
  426fc0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  426fc4:	ldr	x8, [sp, #32]
  426fc8:	str	x0, [sp, #24]
  426fcc:	mov	x0, x8
  426fd0:	ldr	x1, [sp, #24]
  426fd4:	bl	428448 <ASN1_generate_nconf@plt+0x9b48>
  426fd8:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426fdc:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  426fe0:	ldr	w0, [sp, #388]
  426fe4:	ldur	x1, [x29, #-208]
  426fe8:	bl	471ab8 <ASN1_generate_nconf@plt+0x531b8>
  426fec:	cbnz	w0, 426ff4 <ASN1_generate_nconf@plt+0x86f4>
  426ff0:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  426ff4:	ldr	w8, [sp, #492]
  426ff8:	add	w8, w8, #0x1
  426ffc:	str	w8, [sp, #492]
  427000:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  427004:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  427008:	ldr	w0, [sp, #388]
  42700c:	bl	46a49c <ASN1_generate_nconf@plt+0x4bb9c>
  427010:	cbnz	w0, 427018 <ASN1_generate_nconf@plt+0x8718>
  427014:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427018:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  42701c:	bl	419750 <EVP_des_ede3_wrap@plt>
  427020:	stur	x0, [x29, #-112]
  427024:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  427028:	bl	41c950 <EVP_aes_128_wrap@plt>
  42702c:	stur	x0, [x29, #-112]
  427030:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  427034:	bl	41d2a0 <EVP_aes_192_wrap@plt>
  427038:	stur	x0, [x29, #-112]
  42703c:	b	427048 <ASN1_generate_nconf@plt+0x8748>
  427040:	bl	41cf10 <EVP_aes_256_wrap@plt>
  427044:	stur	x0, [x29, #-112]
  427048:	b	4261d8 <ASN1_generate_nconf@plt+0x78d8>
  42704c:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  427050:	stur	w0, [x29, #-8]
  427054:	bl	472544 <ASN1_generate_nconf@plt+0x53c44>
  427058:	stur	x0, [x29, #-16]
  42705c:	ldr	w8, [sp, #468]
  427060:	mov	w9, #0xffffffff            	// #-1
  427064:	cmp	w8, w9
  427068:	b.ne	427074 <ASN1_generate_nconf@plt+0x8774>  // b.any
  42706c:	ldur	x8, [x29, #-136]
  427070:	cbz	x8, 427094 <ASN1_generate_nconf@plt+0x8794>
  427074:	ldur	x8, [x29, #-128]
  427078:	cbnz	x8, 427094 <ASN1_generate_nconf@plt+0x8794>
  42707c:	ldr	x8, [sp, #216]
  427080:	ldr	x0, [x8]
  427084:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  427088:	add	x1, x1, #0x84a
  42708c:	bl	41a930 <BIO_puts@plt>
  427090:	b	426704 <ASN1_generate_nconf@plt+0x7e04>
  427094:	ldr	w8, [sp, #480]
  427098:	and	w8, w8, #0x40
  42709c:	cbnz	w8, 4270c8 <ASN1_generate_nconf@plt+0x87c8>
  4270a0:	ldur	x8, [x29, #-128]
  4270a4:	cbnz	x8, 4270b0 <ASN1_generate_nconf@plt+0x87b0>
  4270a8:	ldur	x8, [x29, #-136]
  4270ac:	cbz	x8, 4270c8 <ASN1_generate_nconf@plt+0x87c8>
  4270b0:	ldr	x8, [sp, #216]
  4270b4:	ldr	x0, [x8]
  4270b8:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  4270bc:	add	x1, x1, #0x869
  4270c0:	bl	41a930 <BIO_puts@plt>
  4270c4:	b	426704 <ASN1_generate_nconf@plt+0x7e04>
  4270c8:	ldr	w8, [sp, #480]
  4270cc:	and	w8, w8, #0x40
  4270d0:	cbnz	w8, 4270fc <ASN1_generate_nconf@plt+0x87fc>
  4270d4:	ldur	x8, [x29, #-152]
  4270d8:	cbnz	x8, 4270e4 <ASN1_generate_nconf@plt+0x87e4>
  4270dc:	ldur	x8, [x29, #-144]
  4270e0:	cbz	x8, 4270fc <ASN1_generate_nconf@plt+0x87fc>
  4270e4:	ldr	x8, [sp, #216]
  4270e8:	ldr	x0, [x8]
  4270ec:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  4270f0:	add	x1, x1, #0x892
  4270f4:	bl	41a930 <BIO_puts@plt>
  4270f8:	b	426704 <ASN1_generate_nconf@plt+0x7e04>
  4270fc:	ldr	w8, [sp, #480]
  427100:	and	w8, w8, #0x40
  427104:	cbz	w8, 4271c0 <ASN1_generate_nconf@plt+0x88c0>
  427108:	ldur	x8, [x29, #-224]
  42710c:	cbz	x8, 427130 <ASN1_generate_nconf@plt+0x8830>
  427110:	ldr	x8, [sp, #568]
  427114:	cbnz	x8, 427130 <ASN1_generate_nconf@plt+0x8830>
  427118:	ldr	x8, [sp, #216]
  42711c:	ldr	x0, [x8]
  427120:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  427124:	add	x1, x1, #0x7ec
  427128:	bl	41a930 <BIO_puts@plt>
  42712c:	b	426704 <ASN1_generate_nconf@plt+0x7e04>
  427130:	ldr	x8, [sp, #568]
  427134:	cbz	x8, 427190 <ASN1_generate_nconf@plt+0x8890>
  427138:	ldur	x8, [x29, #-144]
  42713c:	cbnz	x8, 427150 <ASN1_generate_nconf@plt+0x8850>
  427140:	bl	428434 <ASN1_generate_nconf@plt+0x9b34>
  427144:	stur	x0, [x29, #-144]
  427148:	cbnz	x0, 427150 <ASN1_generate_nconf@plt+0x8850>
  42714c:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427150:	ldur	x0, [x29, #-144]
  427154:	ldr	x1, [sp, #568]
  427158:	bl	428448 <ASN1_generate_nconf@plt+0x9b48>
  42715c:	ldur	x8, [x29, #-152]
  427160:	cbnz	x8, 427174 <ASN1_generate_nconf@plt+0x8874>
  427164:	bl	428434 <ASN1_generate_nconf@plt+0x9b34>
  427168:	stur	x0, [x29, #-152]
  42716c:	cbnz	x0, 427174 <ASN1_generate_nconf@plt+0x8874>
  427170:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427174:	ldur	x8, [x29, #-224]
  427178:	cbnz	x8, 427184 <ASN1_generate_nconf@plt+0x8884>
  42717c:	ldr	x8, [sp, #568]
  427180:	stur	x8, [x29, #-224]
  427184:	ldur	x0, [x29, #-152]
  427188:	ldur	x1, [x29, #-224]
  42718c:	bl	428448 <ASN1_generate_nconf@plt+0x9b48>
  427190:	ldur	x8, [x29, #-144]
  427194:	cbnz	x8, 4271b0 <ASN1_generate_nconf@plt+0x88b0>
  427198:	ldr	x8, [sp, #216]
  42719c:	ldr	x0, [x8]
  4271a0:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  4271a4:	add	x1, x1, #0x8b8
  4271a8:	bl	4196e0 <BIO_printf@plt>
  4271ac:	b	426704 <ASN1_generate_nconf@plt+0x7e04>
  4271b0:	mov	x8, xzr
  4271b4:	str	x8, [sp, #568]
  4271b8:	stur	x8, [x29, #-224]
  4271bc:	b	427274 <ASN1_generate_nconf@plt+0x8974>
  4271c0:	ldr	w8, [sp, #480]
  4271c4:	cmp	w8, #0x22
  4271c8:	b.ne	427208 <ASN1_generate_nconf@plt+0x8908>  // b.any
  4271cc:	ldr	x8, [sp, #560]
  4271d0:	cbnz	x8, 427204 <ASN1_generate_nconf@plt+0x8904>
  4271d4:	ldur	x8, [x29, #-224]
  4271d8:	cbnz	x8, 427204 <ASN1_generate_nconf@plt+0x8904>
  4271dc:	ldr	x8, [sp, #416]
  4271e0:	cbnz	x8, 427204 <ASN1_generate_nconf@plt+0x8904>
  4271e4:	ldr	x8, [sp, #432]
  4271e8:	cbnz	x8, 427204 <ASN1_generate_nconf@plt+0x8904>
  4271ec:	ldr	x8, [sp, #216]
  4271f0:	ldr	x0, [x8]
  4271f4:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  4271f8:	add	x1, x1, #0x8d9
  4271fc:	bl	4196e0 <BIO_printf@plt>
  427200:	b	426704 <ASN1_generate_nconf@plt+0x7e04>
  427204:	b	427274 <ASN1_generate_nconf@plt+0x8974>
  427208:	ldr	w8, [sp, #480]
  42720c:	cmp	w8, #0x11
  427210:	b.ne	427254 <ASN1_generate_nconf@plt+0x8954>  // b.any
  427214:	ldur	x8, [x29, #-16]
  427218:	ldr	x8, [x8]
  42721c:	cbnz	x8, 427250 <ASN1_generate_nconf@plt+0x8950>
  427220:	ldr	x8, [sp, #416]
  427224:	cbnz	x8, 427250 <ASN1_generate_nconf@plt+0x8950>
  427228:	ldr	x8, [sp, #432]
  42722c:	cbnz	x8, 427250 <ASN1_generate_nconf@plt+0x8950>
  427230:	ldur	x8, [x29, #-160]
  427234:	cbnz	x8, 427250 <ASN1_generate_nconf@plt+0x8950>
  427238:	ldr	x8, [sp, #216]
  42723c:	ldr	x0, [x8]
  427240:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  427244:	add	x1, x1, #0x904
  427248:	bl	4196e0 <BIO_printf@plt>
  42724c:	b	426704 <ASN1_generate_nconf@plt+0x7e04>
  427250:	b	427274 <ASN1_generate_nconf@plt+0x8974>
  427254:	ldr	w8, [sp, #480]
  427258:	cbnz	w8, 427274 <ASN1_generate_nconf@plt+0x8974>
  42725c:	ldr	x8, [sp, #216]
  427260:	ldr	x0, [x8]
  427264:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  427268:	add	x1, x1, #0x92e
  42726c:	bl	4196e0 <BIO_printf@plt>
  427270:	b	426704 <ASN1_generate_nconf@plt+0x7e04>
  427274:	ldr	x0, [sp, #584]
  427278:	mov	x8, xzr
  42727c:	mov	x1, x8
  427280:	add	x2, sp, #0x240
  427284:	mov	x3, x8
  427288:	bl	46b49c <ASN1_generate_nconf@plt+0x4cb9c>
  42728c:	cbnz	w0, 4272a8 <ASN1_generate_nconf@plt+0x89a8>
  427290:	ldr	x8, [sp, #216]
  427294:	ldr	x0, [x8]
  427298:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  42729c:	add	x1, x1, #0x395
  4272a0:	bl	4196e0 <BIO_printf@plt>
  4272a4:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  4272a8:	mov	w8, #0x2                   	// #2
  4272ac:	str	w8, [sp, #476]
  4272b0:	ldr	w8, [sp, #480]
  4272b4:	and	w8, w8, #0x40
  4272b8:	cbnz	w8, 4272c8 <ASN1_generate_nconf@plt+0x89c8>
  4272bc:	ldr	w8, [sp, #508]
  4272c0:	and	w8, w8, #0xffffffbf
  4272c4:	str	w8, [sp, #508]
  4272c8:	ldr	w8, [sp, #480]
  4272cc:	and	w8, w8, #0x10
  4272d0:	cbnz	w8, 4272e8 <ASN1_generate_nconf@plt+0x89e8>
  4272d4:	ldr	w8, [sp, #508]
  4272d8:	and	w8, w8, #0x80
  4272dc:	cbz	w8, 4272e8 <ASN1_generate_nconf@plt+0x89e8>
  4272e0:	mov	w8, #0x2                   	// #2
  4272e4:	str	w8, [sp, #484]
  4272e8:	ldr	w8, [sp, #480]
  4272ec:	and	w8, w8, #0x20
  4272f0:	cbnz	w8, 427308 <ASN1_generate_nconf@plt+0x8a08>
  4272f4:	ldr	w8, [sp, #508]
  4272f8:	and	w8, w8, #0x80
  4272fc:	cbz	w8, 427308 <ASN1_generate_nconf@plt+0x8a08>
  427300:	mov	w8, #0x2                   	// #2
  427304:	str	w8, [sp, #488]
  427308:	ldr	w8, [sp, #480]
  42730c:	cmp	w8, #0x11
  427310:	b.ne	4273c0 <ASN1_generate_nconf@plt+0x8ac0>  // b.any
  427314:	ldur	x8, [x29, #-104]
  427318:	cbnz	x8, 427324 <ASN1_generate_nconf@plt+0x8a24>
  42731c:	bl	41c9a0 <EVP_des_ede3_cbc@plt>
  427320:	stur	x0, [x29, #-104]
  427324:	ldr	x8, [sp, #416]
  427328:	cbz	x8, 42734c <ASN1_generate_nconf@plt+0x8a4c>
  42732c:	ldr	x8, [sp, #408]
  427330:	cbnz	x8, 42734c <ASN1_generate_nconf@plt+0x8a4c>
  427334:	ldr	x8, [sp, #216]
  427338:	ldr	x0, [x8]
  42733c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  427340:	add	x1, x1, #0x974
  427344:	bl	4196e0 <BIO_printf@plt>
  427348:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  42734c:	ldur	x8, [x29, #-16]
  427350:	ldr	x8, [x8]
  427354:	cbz	x8, 427370 <ASN1_generate_nconf@plt+0x8a70>
  427358:	ldur	x8, [x29, #-160]
  42735c:	cbnz	x8, 427370 <ASN1_generate_nconf@plt+0x8a70>
  427360:	bl	428474 <ASN1_generate_nconf@plt+0x9b74>
  427364:	stur	x0, [x29, #-160]
  427368:	cbnz	x0, 427370 <ASN1_generate_nconf@plt+0x8a70>
  42736c:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427370:	ldur	x8, [x29, #-16]
  427374:	ldr	x8, [x8]
  427378:	cbz	x8, 4273c0 <ASN1_generate_nconf@plt+0x8ac0>
  42737c:	ldur	x8, [x29, #-16]
  427380:	ldr	x0, [x8]
  427384:	mov	w1, #0x8005                	// #32773
  427388:	ldr	x2, [sp, #208]
  42738c:	bl	46bd9c <ASN1_generate_nconf@plt+0x4d49c>
  427390:	stur	x0, [x29, #-176]
  427394:	cbnz	x0, 42739c <ASN1_generate_nconf@plt+0x8a9c>
  427398:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  42739c:	ldur	x0, [x29, #-160]
  4273a0:	ldur	x1, [x29, #-176]
  4273a4:	bl	428488 <ASN1_generate_nconf@plt+0x9b88>
  4273a8:	mov	x8, xzr
  4273ac:	stur	x8, [x29, #-176]
  4273b0:	ldur	x8, [x29, #-16]
  4273b4:	add	x8, x8, #0x8
  4273b8:	stur	x8, [x29, #-16]
  4273bc:	b	427370 <ASN1_generate_nconf@plt+0x8a70>
  4273c0:	ldur	x8, [x29, #-216]
  4273c4:	cbz	x8, 4273fc <ASN1_generate_nconf@plt+0x8afc>
  4273c8:	ldur	x0, [x29, #-216]
  4273cc:	sub	x1, x29, #0xa8
  4273d0:	mov	w2, #0x8005                	// #32773
  4273d4:	mov	x8, xzr
  4273d8:	mov	x3, x8
  4273dc:	adrp	x4, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  4273e0:	add	x4, x4, #0x51
  4273e4:	bl	46ca14 <ASN1_generate_nconf@plt+0x4e114>
  4273e8:	cbnz	w0, 4273fc <ASN1_generate_nconf@plt+0x8afc>
  4273ec:	ldr	x8, [sp, #216]
  4273f0:	ldr	x0, [x8]
  4273f4:	bl	41e780 <ERR_print_errors@plt>
  4273f8:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  4273fc:	ldr	x8, [sp, #560]
  427400:	cbz	x8, 427438 <ASN1_generate_nconf@plt+0x8b38>
  427404:	ldr	w8, [sp, #480]
  427408:	cmp	w8, #0x22
  42740c:	b.ne	427438 <ASN1_generate_nconf@plt+0x8b38>  // b.any
  427410:	ldr	x0, [sp, #560]
  427414:	mov	w1, #0x8005                	// #32773
  427418:	ldr	x2, [sp, #208]
  42741c:	bl	46bd9c <ASN1_generate_nconf@plt+0x4d49c>
  427420:	stur	x0, [x29, #-184]
  427424:	cbnz	x0, 427438 <ASN1_generate_nconf@plt+0x8b38>
  427428:	ldr	x8, [sp, #216]
  42742c:	ldr	x0, [x8]
  427430:	bl	41e780 <ERR_print_errors@plt>
  427434:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427438:	ldr	w8, [sp, #480]
  42743c:	cmp	w8, #0x3f
  427440:	b.ne	427470 <ASN1_generate_nconf@plt+0x8b70>  // b.any
  427444:	ldr	x0, [sp, #568]
  427448:	mov	w1, #0x8005                	// #32773
  42744c:	adrp	x2, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  427450:	add	x2, x2, #0x986
  427454:	bl	46bd9c <ASN1_generate_nconf@plt+0x4d49c>
  427458:	stur	x0, [x29, #-192]
  42745c:	cbnz	x0, 427470 <ASN1_generate_nconf@plt+0x8b70>
  427460:	ldr	x8, [sp, #216]
  427464:	ldr	x0, [x8]
  427468:	bl	41e780 <ERR_print_errors@plt>
  42746c:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427470:	ldr	w8, [sp, #480]
  427474:	cmp	w8, #0x22
  427478:	b.ne	427490 <ASN1_generate_nconf@plt+0x8b90>  // b.any
  42747c:	ldur	x8, [x29, #-224]
  427480:	cbnz	x8, 42748c <ASN1_generate_nconf@plt+0x8b8c>
  427484:	ldr	x8, [sp, #560]
  427488:	stur	x8, [x29, #-224]
  42748c:	b	4274c4 <ASN1_generate_nconf@plt+0x8bc4>
  427490:	ldr	w8, [sp, #480]
  427494:	cmp	w8, #0x53
  427498:	b.eq	4274a8 <ASN1_generate_nconf@plt+0x8ba8>  // b.none
  42749c:	ldr	w8, [sp, #480]
  4274a0:	cmp	w8, #0x3f
  4274a4:	b.ne	4274bc <ASN1_generate_nconf@plt+0x8bbc>  // b.any
  4274a8:	ldur	x8, [x29, #-224]
  4274ac:	cbnz	x8, 4274b8 <ASN1_generate_nconf@plt+0x8bb8>
  4274b0:	ldr	x8, [sp, #568]
  4274b4:	stur	x8, [x29, #-224]
  4274b8:	b	4274c4 <ASN1_generate_nconf@plt+0x8bc4>
  4274bc:	mov	x8, xzr
  4274c0:	stur	x8, [x29, #-224]
  4274c4:	ldur	x8, [x29, #-224]
  4274c8:	cbz	x8, 427500 <ASN1_generate_nconf@plt+0x8c00>
  4274cc:	ldur	x0, [x29, #-224]
  4274d0:	ldr	w1, [sp, #456]
  4274d4:	ldr	x3, [sp, #576]
  4274d8:	ldur	x4, [x29, #-88]
  4274dc:	mov	w8, wzr
  4274e0:	mov	w2, w8
  4274e4:	adrp	x5, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  4274e8:	add	x5, x5, #0x9a6
  4274ec:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  4274f0:	stur	x0, [x29, #-96]
  4274f4:	ldur	x9, [x29, #-96]
  4274f8:	cbnz	x9, 427500 <ASN1_generate_nconf@plt+0x8c00>
  4274fc:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427500:	ldr	x0, [sp, #608]
  427504:	ldr	w2, [sp, #488]
  427508:	mov	w1, #0x72                  	// #114
  42750c:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  427510:	stur	x0, [x29, #-32]
  427514:	ldur	x8, [x29, #-32]
  427518:	cbnz	x8, 427520 <ASN1_generate_nconf@plt+0x8c20>
  42751c:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427520:	ldr	w8, [sp, #480]
  427524:	and	w8, w8, #0x20
  427528:	cbz	w8, 427678 <ASN1_generate_nconf@plt+0x8d78>
  42752c:	ldr	w8, [sp, #488]
  427530:	mov	w9, #0x8007                	// #32775
  427534:	cmp	w8, w9
  427538:	b.ne	427550 <ASN1_generate_nconf@plt+0x8c50>  // b.any
  42753c:	ldur	x0, [x29, #-32]
  427540:	sub	x1, x29, #0x30
  427544:	bl	41b4b0 <SMIME_read_CMS@plt>
  427548:	stur	x0, [x29, #-64]
  42754c:	b	4275bc <ASN1_generate_nconf@plt+0x8cbc>
  427550:	ldr	w8, [sp, #488]
  427554:	mov	w9, #0x8005                	// #32773
  427558:	cmp	w8, w9
  42755c:	b.ne	427580 <ASN1_generate_nconf@plt+0x8c80>  // b.any
  427560:	ldur	x0, [x29, #-32]
  427564:	mov	x8, xzr
  427568:	mov	x1, x8
  42756c:	mov	x2, x8
  427570:	mov	x3, x8
  427574:	bl	41de70 <PEM_read_bio_CMS@plt>
  427578:	stur	x0, [x29, #-64]
  42757c:	b	4275bc <ASN1_generate_nconf@plt+0x8cbc>
  427580:	ldr	w8, [sp, #488]
  427584:	cmp	w8, #0x4
  427588:	b.ne	4275a4 <ASN1_generate_nconf@plt+0x8ca4>  // b.any
  42758c:	ldur	x0, [x29, #-32]
  427590:	mov	x8, xzr
  427594:	mov	x1, x8
  427598:	bl	41a820 <d2i_CMS_bio@plt>
  42759c:	stur	x0, [x29, #-64]
  4275a0:	b	4275bc <ASN1_generate_nconf@plt+0x8cbc>
  4275a4:	ldr	x8, [sp, #216]
  4275a8:	ldr	x0, [x8]
  4275ac:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  4275b0:	add	x1, x1, #0x9b7
  4275b4:	bl	4196e0 <BIO_printf@plt>
  4275b8:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  4275bc:	ldur	x8, [x29, #-64]
  4275c0:	cbnz	x8, 4275dc <ASN1_generate_nconf@plt+0x8cdc>
  4275c4:	ldr	x8, [sp, #216]
  4275c8:	ldr	x0, [x8]
  4275cc:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  4275d0:	add	x1, x1, #0x9d6
  4275d4:	bl	4196e0 <BIO_printf@plt>
  4275d8:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  4275dc:	ldur	x8, [x29, #-232]
  4275e0:	cbz	x8, 427624 <ASN1_generate_nconf@plt+0x8d24>
  4275e4:	ldur	x0, [x29, #-48]
  4275e8:	bl	41de90 <BIO_free@plt>
  4275ec:	ldur	x8, [x29, #-232]
  4275f0:	mov	x0, x8
  4275f4:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  4275f8:	add	x1, x1, #0x9f4
  4275fc:	bl	41b160 <BIO_new_file@plt>
  427600:	stur	x0, [x29, #-48]
  427604:	cbnz	x0, 427624 <ASN1_generate_nconf@plt+0x8d24>
  427608:	ldr	x8, [sp, #216]
  42760c:	ldr	x0, [x8]
  427610:	ldur	x2, [x29, #-232]
  427614:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  427618:	add	x1, x1, #0x9f7
  42761c:	bl	4196e0 <BIO_printf@plt>
  427620:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427624:	ldur	x8, [x29, #-256]
  427628:	cbz	x8, 427678 <ASN1_generate_nconf@plt+0x8d78>
  42762c:	ldur	x0, [x29, #-64]
  427630:	bl	41aa60 <CMS_get1_certs@plt>
  427634:	str	x0, [sp, #368]
  427638:	ldur	x0, [x29, #-256]
  42763c:	ldr	x1, [sp, #368]
  427640:	bl	4284fc <ASN1_generate_nconf@plt+0x9bfc>
  427644:	cbnz	w0, 42766c <ASN1_generate_nconf@plt+0x8d6c>
  427648:	ldr	x8, [sp, #216]
  42764c:	ldr	x0, [x8]
  427650:	ldur	x2, [x29, #-256]
  427654:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  427658:	add	x1, x1, #0xa13
  42765c:	bl	4196e0 <BIO_printf@plt>
  427660:	mov	w9, #0x5                   	// #5
  427664:	str	w9, [sp, #476]
  427668:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  42766c:	ldr	x0, [sp, #368]
  427670:	ldr	x1, [sp, #200]
  427674:	bl	4285c4 <ASN1_generate_nconf@plt+0x9cc4>
  427678:	ldr	x8, [sp, #592]
  42767c:	cbz	x8, 427784 <ASN1_generate_nconf@plt+0x8e84>
  427680:	ldr	w8, [sp, #460]
  427684:	adrp	x9, 483000 <ASN1_generate_nconf@plt+0x64700>
  427688:	add	x9, x9, #0x45a
  42768c:	adrp	x10, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  427690:	add	x10, x10, #0x9f4
  427694:	cmp	w8, #0x4
  427698:	csel	x9, x10, x9, eq  // eq = none
  42769c:	str	x9, [sp, #360]
  4276a0:	ldr	x0, [sp, #592]
  4276a4:	ldr	x1, [sp, #360]
  4276a8:	bl	41b160 <BIO_new_file@plt>
  4276ac:	stur	x0, [x29, #-56]
  4276b0:	cbnz	x0, 4276d0 <ASN1_generate_nconf@plt+0x8dd0>
  4276b4:	ldr	x8, [sp, #216]
  4276b8:	ldr	x0, [x8]
  4276bc:	ldr	x2, [sp, #592]
  4276c0:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  4276c4:	add	x1, x1, #0xa2e
  4276c8:	bl	4196e0 <BIO_printf@plt>
  4276cc:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  4276d0:	ldr	w8, [sp, #460]
  4276d4:	mov	w9, #0x8007                	// #32775
  4276d8:	cmp	w8, w9
  4276dc:	b.ne	4276f8 <ASN1_generate_nconf@plt+0x8df8>  // b.any
  4276e0:	ldur	x0, [x29, #-56]
  4276e4:	mov	x8, xzr
  4276e8:	mov	x1, x8
  4276ec:	bl	41b4b0 <SMIME_read_CMS@plt>
  4276f0:	stur	x0, [x29, #-72]
  4276f4:	b	427764 <ASN1_generate_nconf@plt+0x8e64>
  4276f8:	ldr	w8, [sp, #460]
  4276fc:	mov	w9, #0x8005                	// #32773
  427700:	cmp	w8, w9
  427704:	b.ne	427728 <ASN1_generate_nconf@plt+0x8e28>  // b.any
  427708:	ldur	x0, [x29, #-56]
  42770c:	mov	x8, xzr
  427710:	mov	x1, x8
  427714:	mov	x2, x8
  427718:	mov	x3, x8
  42771c:	bl	41de70 <PEM_read_bio_CMS@plt>
  427720:	stur	x0, [x29, #-72]
  427724:	b	427764 <ASN1_generate_nconf@plt+0x8e64>
  427728:	ldr	w8, [sp, #460]
  42772c:	cmp	w8, #0x4
  427730:	b.ne	42774c <ASN1_generate_nconf@plt+0x8e4c>  // b.any
  427734:	ldur	x0, [x29, #-56]
  427738:	mov	x8, xzr
  42773c:	mov	x1, x8
  427740:	bl	41a820 <d2i_CMS_bio@plt>
  427744:	stur	x0, [x29, #-72]
  427748:	b	427764 <ASN1_generate_nconf@plt+0x8e64>
  42774c:	ldr	x8, [sp, #216]
  427750:	ldr	x0, [x8]
  427754:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  427758:	add	x1, x1, #0xa4a
  42775c:	bl	4196e0 <BIO_printf@plt>
  427760:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427764:	ldur	x8, [x29, #-72]
  427768:	cbnz	x8, 427784 <ASN1_generate_nconf@plt+0x8e84>
  42776c:	ldr	x8, [sp, #216]
  427770:	ldr	x0, [x8]
  427774:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  427778:	add	x1, x1, #0xa68
  42777c:	bl	4196e0 <BIO_printf@plt>
  427780:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427784:	ldr	x0, [sp, #600]
  427788:	ldr	w2, [sp, #484]
  42778c:	mov	w1, #0x77                  	// #119
  427790:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  427794:	stur	x0, [x29, #-40]
  427798:	ldur	x8, [x29, #-40]
  42779c:	cbnz	x8, 4277a4 <ASN1_generate_nconf@plt+0x8ea4>
  4277a0:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  4277a4:	ldr	w8, [sp, #480]
  4277a8:	cmp	w8, #0x24
  4277ac:	b.eq	4277bc <ASN1_generate_nconf@plt+0x8ebc>  // b.none
  4277b0:	ldr	w8, [sp, #480]
  4277b4:	cmp	w8, #0x30
  4277b8:	b.ne	427800 <ASN1_generate_nconf@plt+0x8f00>  // b.any
  4277bc:	ldur	x0, [x29, #-240]
  4277c0:	ldur	x1, [x29, #-248]
  4277c4:	ldr	w2, [sp, #620]
  4277c8:	ldr	w3, [sp, #616]
  4277cc:	bl	46d344 <ASN1_generate_nconf@plt+0x4ea44>
  4277d0:	stur	x0, [x29, #-200]
  4277d4:	cbnz	x0, 4277dc <ASN1_generate_nconf@plt+0x8edc>
  4277d8:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  4277dc:	ldur	x0, [x29, #-200]
  4277e0:	adrp	x1, 428000 <ASN1_generate_nconf@plt+0x9700>
  4277e4:	add	x1, x1, #0x5f0
  4277e8:	bl	41bfc0 <X509_STORE_set_verify_cb@plt>
  4277ec:	ldr	w8, [sp, #492]
  4277f0:	cbz	w8, 427800 <ASN1_generate_nconf@plt+0x8f00>
  4277f4:	ldur	x0, [x29, #-200]
  4277f8:	ldur	x1, [x29, #-208]
  4277fc:	bl	41df00 <X509_STORE_set1_param@plt>
  427800:	mov	w8, #0x3                   	// #3
  427804:	str	w8, [sp, #476]
  427808:	ldr	w8, [sp, #480]
  42780c:	cmp	w8, #0x18
  427810:	b.ne	427828 <ASN1_generate_nconf@plt+0x8f28>  // b.any
  427814:	ldur	x0, [x29, #-32]
  427818:	ldr	w1, [sp, #508]
  42781c:	bl	41bcb0 <CMS_data_create@plt>
  427820:	stur	x0, [x29, #-64]
  427824:	b	427df8 <ASN1_generate_nconf@plt+0x94f8>
  427828:	ldr	w8, [sp, #480]
  42782c:	cmp	w8, #0x1a
  427830:	b.ne	42784c <ASN1_generate_nconf@plt+0x8f4c>  // b.any
  427834:	ldur	x0, [x29, #-32]
  427838:	ldur	x1, [x29, #-120]
  42783c:	ldr	w2, [sp, #508]
  427840:	bl	41d610 <CMS_digest_create@plt>
  427844:	stur	x0, [x29, #-64]
  427848:	b	427df8 <ASN1_generate_nconf@plt+0x94f8>
  42784c:	ldr	w8, [sp, #480]
  427850:	cmp	w8, #0x1c
  427854:	b.ne	427870 <ASN1_generate_nconf@plt+0x8f70>  // b.any
  427858:	ldur	x0, [x29, #-32]
  42785c:	ldr	w2, [sp, #508]
  427860:	mov	w1, #0xffffffff            	// #-1
  427864:	bl	41bdb0 <CMS_compress@plt>
  427868:	stur	x0, [x29, #-64]
  42786c:	b	427df8 <ASN1_generate_nconf@plt+0x94f8>
  427870:	ldr	w8, [sp, #480]
  427874:	cmp	w8, #0x11
  427878:	b.ne	427aa8 <ASN1_generate_nconf@plt+0x91a8>  // b.any
  42787c:	ldr	w8, [sp, #508]
  427880:	orr	w8, w8, #0x4000
  427884:	str	w8, [sp, #508]
  427888:	ldur	x1, [x29, #-32]
  42788c:	ldur	x2, [x29, #-104]
  427890:	ldr	w3, [sp, #508]
  427894:	mov	x9, xzr
  427898:	mov	x0, x9
  42789c:	bl	41d220 <CMS_encrypt@plt>
  4278a0:	stur	x0, [x29, #-64]
  4278a4:	ldur	x9, [x29, #-64]
  4278a8:	cbnz	x9, 4278b0 <ASN1_generate_nconf@plt+0x8fb0>
  4278ac:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  4278b0:	str	wzr, [sp, #356]
  4278b4:	ldr	w8, [sp, #356]
  4278b8:	ldur	x0, [x29, #-160]
  4278bc:	str	w8, [sp, #20]
  4278c0:	bl	4284b4 <ASN1_generate_nconf@plt+0x9bb4>
  4278c4:	ldr	w8, [sp, #20]
  4278c8:	cmp	w8, w0
  4278cc:	b.ge	4279c8 <ASN1_generate_nconf@plt+0x90c8>  // b.tcont
  4278d0:	ldr	w8, [sp, #508]
  4278d4:	str	w8, [sp, #332]
  4278d8:	ldur	x0, [x29, #-160]
  4278dc:	ldr	w1, [sp, #356]
  4278e0:	bl	428674 <ASN1_generate_nconf@plt+0x9d74>
  4278e4:	str	x0, [sp, #320]
  4278e8:	ldr	x9, [sp, #520]
  4278ec:	str	x9, [sp, #336]
  4278f0:	ldr	x8, [sp, #336]
  4278f4:	cbz	x8, 42792c <ASN1_generate_nconf@plt+0x902c>
  4278f8:	ldr	x8, [sp, #336]
  4278fc:	ldr	w9, [x8]
  427900:	ldr	w10, [sp, #356]
  427904:	cmp	w9, w10
  427908:	b.ne	42791c <ASN1_generate_nconf@plt+0x901c>  // b.any
  42790c:	ldr	w8, [sp, #332]
  427910:	orr	w8, w8, #0x40000
  427914:	str	w8, [sp, #332]
  427918:	b	42792c <ASN1_generate_nconf@plt+0x902c>
  42791c:	ldr	x8, [sp, #336]
  427920:	ldr	x8, [x8, #16]
  427924:	str	x8, [sp, #336]
  427928:	b	4278f0 <ASN1_generate_nconf@plt+0x8ff0>
  42792c:	ldur	x0, [x29, #-64]
  427930:	ldr	x1, [sp, #320]
  427934:	ldr	w2, [sp, #332]
  427938:	bl	41ab00 <CMS_add1_recipient_cert@plt>
  42793c:	str	x0, [sp, #344]
  427940:	ldr	x8, [sp, #344]
  427944:	cbnz	x8, 42794c <ASN1_generate_nconf@plt+0x904c>
  427948:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  42794c:	ldr	x8, [sp, #336]
  427950:	cbz	x8, 427978 <ASN1_generate_nconf@plt+0x9078>
  427954:	ldr	x0, [sp, #344]
  427958:	bl	41dbe0 <CMS_RecipientInfo_get0_pkey_ctx@plt>
  42795c:	str	x0, [sp, #312]
  427960:	ldr	x0, [sp, #312]
  427964:	ldr	x8, [sp, #336]
  427968:	ldr	x1, [x8, #8]
  42796c:	bl	4286a0 <ASN1_generate_nconf@plt+0x9da0>
  427970:	cbnz	w0, 427978 <ASN1_generate_nconf@plt+0x9078>
  427974:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427978:	ldr	x0, [sp, #344]
  42797c:	bl	41e560 <CMS_RecipientInfo_type@plt>
  427980:	cmp	w0, #0x1
  427984:	b.ne	4279b8 <ASN1_generate_nconf@plt+0x90b8>  // b.any
  427988:	ldur	x8, [x29, #-112]
  42798c:	cbz	x8, 4279b8 <ASN1_generate_nconf@plt+0x90b8>
  427990:	ldr	x0, [sp, #344]
  427994:	bl	419b40 <CMS_RecipientInfo_kari_get0_ctx@plt>
  427998:	str	x0, [sp, #304]
  42799c:	ldr	x0, [sp, #304]
  4279a0:	ldur	x1, [x29, #-112]
  4279a4:	mov	x8, xzr
  4279a8:	mov	x2, x8
  4279ac:	mov	x3, x8
  4279b0:	mov	x4, x8
  4279b4:	bl	41e6b0 <EVP_EncryptInit_ex@plt>
  4279b8:	ldr	w8, [sp, #356]
  4279bc:	add	w8, w8, #0x1
  4279c0:	str	w8, [sp, #356]
  4279c4:	b	4278b4 <ASN1_generate_nconf@plt+0x8fb4>
  4279c8:	ldr	x8, [sp, #416]
  4279cc:	cbz	x8, 427a18 <ASN1_generate_nconf@plt+0x9118>
  4279d0:	ldur	x0, [x29, #-64]
  4279d4:	ldr	x2, [sp, #416]
  4279d8:	ldr	x3, [sp, #448]
  4279dc:	ldr	x4, [sp, #408]
  4279e0:	ldr	x5, [sp, #440]
  4279e4:	mov	w8, wzr
  4279e8:	mov	w1, w8
  4279ec:	mov	x9, xzr
  4279f0:	mov	x6, x9
  4279f4:	mov	x7, x9
  4279f8:	mov	x10, sp
  4279fc:	str	x9, [x10]
  427a00:	bl	41b780 <CMS_add0_recipient_key@plt>
  427a04:	cbnz	x0, 427a0c <ASN1_generate_nconf@plt+0x910c>
  427a08:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427a0c:	mov	x8, xzr
  427a10:	str	x8, [sp, #416]
  427a14:	str	x8, [sp, #408]
  427a18:	ldr	x8, [sp, #432]
  427a1c:	cbz	x8, 427a78 <ASN1_generate_nconf@plt+0x9178>
  427a20:	ldr	x0, [sp, #432]
  427a24:	ldr	x1, [sp, #192]
  427a28:	mov	w2, #0x35a                 	// #858
  427a2c:	bl	41af30 <CRYPTO_strdup@plt>
  427a30:	str	x0, [sp, #424]
  427a34:	ldr	x8, [sp, #424]
  427a38:	cbnz	x8, 427a40 <ASN1_generate_nconf@plt+0x9140>
  427a3c:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427a40:	ldur	x0, [x29, #-64]
  427a44:	ldr	x4, [sp, #424]
  427a48:	mov	w1, #0xffffffff            	// #-1
  427a4c:	mov	w8, wzr
  427a50:	mov	w2, w8
  427a54:	mov	w3, w8
  427a58:	mov	x5, #0xffffffffffffffff    	// #-1
  427a5c:	mov	x9, xzr
  427a60:	mov	x6, x9
  427a64:	bl	419910 <CMS_add0_recipient_password@plt>
  427a68:	cbnz	x0, 427a70 <ASN1_generate_nconf@plt+0x9170>
  427a6c:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427a70:	mov	x8, xzr
  427a74:	str	x8, [sp, #424]
  427a78:	ldr	w8, [sp, #508]
  427a7c:	and	w8, w8, #0x1000
  427a80:	cbnz	w8, 427aa4 <ASN1_generate_nconf@plt+0x91a4>
  427a84:	ldur	x0, [x29, #-64]
  427a88:	ldur	x1, [x29, #-32]
  427a8c:	ldr	w3, [sp, #508]
  427a90:	mov	x8, xzr
  427a94:	mov	x2, x8
  427a98:	bl	419f40 <CMS_final@plt>
  427a9c:	cbnz	w0, 427aa4 <ASN1_generate_nconf@plt+0x91a4>
  427aa0:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427aa4:	b	427df8 <ASN1_generate_nconf@plt+0x94f8>
  427aa8:	ldr	w8, [sp, #480]
  427aac:	cmp	w8, #0x1e
  427ab0:	b.ne	427ad4 <ASN1_generate_nconf@plt+0x91d4>  // b.any
  427ab4:	ldur	x0, [x29, #-32]
  427ab8:	ldur	x1, [x29, #-104]
  427abc:	ldr	x2, [sp, #416]
  427ac0:	ldr	x3, [sp, #448]
  427ac4:	ldr	w4, [sp, #508]
  427ac8:	bl	41a390 <CMS_EncryptedData_encrypt@plt>
  427acc:	stur	x0, [x29, #-64]
  427ad0:	b	427df8 <ASN1_generate_nconf@plt+0x94f8>
  427ad4:	ldr	w8, [sp, #480]
  427ad8:	cmp	w8, #0x3f
  427adc:	b.ne	427b50 <ASN1_generate_nconf@plt+0x9250>  // b.any
  427ae0:	mov	x8, xzr
  427ae4:	str	x8, [sp, #296]
  427ae8:	ldur	x0, [x29, #-64]
  427aec:	bl	41a0a0 <CMS_get0_SignerInfos@plt>
  427af0:	str	x0, [sp, #288]
  427af4:	ldr	x8, [sp, #288]
  427af8:	cbnz	x8, 427b00 <ASN1_generate_nconf@plt+0x9200>
  427afc:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427b00:	ldr	x0, [sp, #288]
  427b04:	mov	w8, wzr
  427b08:	mov	w1, w8
  427b0c:	bl	42877c <ASN1_generate_nconf@plt+0x9e7c>
  427b10:	str	x0, [sp, #280]
  427b14:	ldr	x0, [sp, #280]
  427b18:	ldur	x1, [x29, #-192]
  427b1c:	ldur	x2, [x29, #-96]
  427b20:	ldur	x3, [x29, #-168]
  427b24:	ldr	w4, [sp, #508]
  427b28:	bl	41e7b0 <CMS_sign_receipt@plt>
  427b2c:	str	x0, [sp, #296]
  427b30:	ldr	x9, [sp, #296]
  427b34:	cbnz	x9, 427b3c <ASN1_generate_nconf@plt+0x923c>
  427b38:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427b3c:	ldur	x0, [x29, #-64]
  427b40:	bl	41a5a0 <CMS_ContentInfo_free@plt>
  427b44:	ldr	x8, [sp, #296]
  427b48:	stur	x8, [x29, #-64]
  427b4c:	b	427df8 <ASN1_generate_nconf@plt+0x94f8>
  427b50:	ldr	w8, [sp, #480]
  427b54:	and	w8, w8, #0x40
  427b58:	cbz	w8, 427df8 <ASN1_generate_nconf@plt+0x94f8>
  427b5c:	ldr	w8, [sp, #480]
  427b60:	cmp	w8, #0x53
  427b64:	b.ne	427c1c <ASN1_generate_nconf@plt+0x931c>  // b.any
  427b68:	ldr	w8, [sp, #508]
  427b6c:	and	w8, w8, #0x40
  427b70:	cbz	w8, 427b90 <ASN1_generate_nconf@plt+0x9290>
  427b74:	ldr	w8, [sp, #484]
  427b78:	mov	w9, #0x8007                	// #32775
  427b7c:	cmp	w8, w9
  427b80:	b.ne	427b90 <ASN1_generate_nconf@plt+0x9290>  // b.any
  427b84:	ldr	w8, [sp, #508]
  427b88:	orr	w8, w8, #0x1000
  427b8c:	str	w8, [sp, #508]
  427b90:	ldr	w8, [sp, #508]
  427b94:	orr	w8, w8, #0x4000
  427b98:	str	w8, [sp, #508]
  427b9c:	ldur	x2, [x29, #-168]
  427ba0:	ldur	x3, [x29, #-32]
  427ba4:	ldr	w4, [sp, #508]
  427ba8:	mov	x9, xzr
  427bac:	mov	x0, x9
  427bb0:	mov	x1, x9
  427bb4:	bl	41a3d0 <CMS_sign@plt>
  427bb8:	stur	x0, [x29, #-64]
  427bbc:	ldur	x9, [x29, #-64]
  427bc0:	cbnz	x9, 427bc8 <ASN1_generate_nconf@plt+0x92c8>
  427bc4:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427bc8:	ldur	x8, [x29, #-24]
  427bcc:	cbz	x8, 427bdc <ASN1_generate_nconf@plt+0x92dc>
  427bd0:	ldur	x0, [x29, #-64]
  427bd4:	ldur	x1, [x29, #-24]
  427bd8:	bl	41cab0 <CMS_set1_eContentType@plt>
  427bdc:	ldur	x8, [x29, #-128]
  427be0:	cbz	x8, 427c18 <ASN1_generate_nconf@plt+0x9318>
  427be4:	ldur	x0, [x29, #-128]
  427be8:	ldr	w1, [sp, #468]
  427bec:	ldur	x2, [x29, #-136]
  427bf0:	bl	4287a8 <ASN1_generate_nconf@plt+0x9ea8>
  427bf4:	stur	x0, [x29, #-80]
  427bf8:	ldur	x8, [x29, #-80]
  427bfc:	cbnz	x8, 427c18 <ASN1_generate_nconf@plt+0x9318>
  427c00:	ldr	x8, [sp, #216]
  427c04:	ldr	x0, [x8]
  427c08:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  427c0c:	add	x1, x1, #0xa8a
  427c10:	bl	41a930 <BIO_puts@plt>
  427c14:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427c18:	b	427c28 <ASN1_generate_nconf@plt+0x9328>
  427c1c:	ldr	w8, [sp, #508]
  427c20:	orr	w8, w8, #0x8000
  427c24:	str	w8, [sp, #508]
  427c28:	str	wzr, [sp, #276]
  427c2c:	ldr	w8, [sp, #276]
  427c30:	ldur	x0, [x29, #-144]
  427c34:	str	w8, [sp, #16]
  427c38:	bl	4284d8 <ASN1_generate_nconf@plt+0x9bd8>
  427c3c:	ldr	w8, [sp, #16]
  427c40:	cmp	w8, w0
  427c44:	b.ge	427dc0 <ASN1_generate_nconf@plt+0x94c0>  // b.tcont
  427c48:	ldr	w8, [sp, #508]
  427c4c:	str	w8, [sp, #252]
  427c50:	ldur	x0, [x29, #-144]
  427c54:	ldr	w1, [sp, #276]
  427c58:	bl	428864 <ASN1_generate_nconf@plt+0x9f64>
  427c5c:	str	x0, [sp, #568]
  427c60:	ldur	x0, [x29, #-152]
  427c64:	ldr	w1, [sp, #276]
  427c68:	bl	428864 <ASN1_generate_nconf@plt+0x9f64>
  427c6c:	stur	x0, [x29, #-224]
  427c70:	ldr	x0, [sp, #568]
  427c74:	mov	w1, #0x8005                	// #32773
  427c78:	adrp	x2, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  427c7c:	add	x2, x2, #0xab1
  427c80:	bl	46bd9c <ASN1_generate_nconf@plt+0x4d49c>
  427c84:	stur	x0, [x29, #-192]
  427c88:	ldur	x9, [x29, #-192]
  427c8c:	cbnz	x9, 427c9c <ASN1_generate_nconf@plt+0x939c>
  427c90:	mov	w8, #0x2                   	// #2
  427c94:	str	w8, [sp, #476]
  427c98:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427c9c:	ldur	x0, [x29, #-224]
  427ca0:	ldr	w1, [sp, #456]
  427ca4:	ldr	x3, [sp, #576]
  427ca8:	ldur	x4, [x29, #-88]
  427cac:	mov	w8, wzr
  427cb0:	mov	w2, w8
  427cb4:	adrp	x5, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  427cb8:	add	x5, x5, #0x9a6
  427cbc:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  427cc0:	stur	x0, [x29, #-96]
  427cc4:	ldur	x9, [x29, #-96]
  427cc8:	cbnz	x9, 427cd8 <ASN1_generate_nconf@plt+0x93d8>
  427ccc:	mov	w8, #0x2                   	// #2
  427cd0:	str	w8, [sp, #476]
  427cd4:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427cd8:	ldr	x8, [sp, #520]
  427cdc:	str	x8, [sp, #256]
  427ce0:	ldr	x8, [sp, #256]
  427ce4:	cbz	x8, 427d1c <ASN1_generate_nconf@plt+0x941c>
  427ce8:	ldr	x8, [sp, #256]
  427cec:	ldr	w9, [x8]
  427cf0:	ldr	w10, [sp, #276]
  427cf4:	cmp	w9, w10
  427cf8:	b.ne	427d0c <ASN1_generate_nconf@plt+0x940c>  // b.any
  427cfc:	ldr	w8, [sp, #252]
  427d00:	orr	w8, w8, #0x40000
  427d04:	str	w8, [sp, #252]
  427d08:	b	427d1c <ASN1_generate_nconf@plt+0x941c>
  427d0c:	ldr	x8, [sp, #256]
  427d10:	ldr	x8, [x8, #16]
  427d14:	str	x8, [sp, #256]
  427d18:	b	427ce0 <ASN1_generate_nconf@plt+0x93e0>
  427d1c:	ldur	x0, [x29, #-64]
  427d20:	ldur	x1, [x29, #-192]
  427d24:	ldur	x2, [x29, #-96]
  427d28:	ldur	x3, [x29, #-120]
  427d2c:	ldr	w4, [sp, #252]
  427d30:	bl	41a530 <CMS_add1_signer@plt>
  427d34:	str	x0, [sp, #264]
  427d38:	ldr	x8, [sp, #264]
  427d3c:	cbnz	x8, 427d44 <ASN1_generate_nconf@plt+0x9444>
  427d40:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427d44:	ldr	x8, [sp, #256]
  427d48:	cbz	x8, 427d70 <ASN1_generate_nconf@plt+0x9470>
  427d4c:	ldr	x0, [sp, #264]
  427d50:	bl	41bef0 <CMS_SignerInfo_get0_pkey_ctx@plt>
  427d54:	str	x0, [sp, #240]
  427d58:	ldr	x0, [sp, #240]
  427d5c:	ldr	x8, [sp, #256]
  427d60:	ldr	x1, [x8, #8]
  427d64:	bl	4286a0 <ASN1_generate_nconf@plt+0x9da0>
  427d68:	cbnz	w0, 427d70 <ASN1_generate_nconf@plt+0x9470>
  427d6c:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427d70:	ldur	x8, [x29, #-80]
  427d74:	cbz	x8, 427d8c <ASN1_generate_nconf@plt+0x948c>
  427d78:	ldr	x0, [sp, #264]
  427d7c:	ldur	x1, [x29, #-80]
  427d80:	bl	41cf70 <CMS_add1_ReceiptRequest@plt>
  427d84:	cbnz	w0, 427d8c <ASN1_generate_nconf@plt+0x948c>
  427d88:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427d8c:	ldur	x0, [x29, #-192]
  427d90:	bl	41e1e0 <X509_free@plt>
  427d94:	mov	x8, xzr
  427d98:	stur	x8, [x29, #-192]
  427d9c:	ldur	x0, [x29, #-96]
  427da0:	str	x8, [sp, #8]
  427da4:	bl	41d960 <EVP_PKEY_free@plt>
  427da8:	ldr	x8, [sp, #8]
  427dac:	stur	x8, [x29, #-96]
  427db0:	ldr	w8, [sp, #276]
  427db4:	add	w8, w8, #0x1
  427db8:	str	w8, [sp, #276]
  427dbc:	b	427c2c <ASN1_generate_nconf@plt+0x932c>
  427dc0:	ldr	w8, [sp, #480]
  427dc4:	cmp	w8, #0x53
  427dc8:	b.ne	427df8 <ASN1_generate_nconf@plt+0x94f8>  // b.any
  427dcc:	ldr	w8, [sp, #508]
  427dd0:	and	w8, w8, #0x1000
  427dd4:	cbnz	w8, 427df8 <ASN1_generate_nconf@plt+0x94f8>
  427dd8:	ldur	x0, [x29, #-64]
  427ddc:	ldur	x1, [x29, #-32]
  427de0:	ldr	w3, [sp, #508]
  427de4:	mov	x8, xzr
  427de8:	mov	x2, x8
  427dec:	bl	419f40 <CMS_final@plt>
  427df0:	cbnz	w0, 427df8 <ASN1_generate_nconf@plt+0x94f8>
  427df4:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427df8:	ldur	x8, [x29, #-64]
  427dfc:	cbnz	x8, 427e18 <ASN1_generate_nconf@plt+0x9518>
  427e00:	ldr	x8, [sp, #216]
  427e04:	ldr	x0, [x8]
  427e08:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  427e0c:	add	x1, x1, #0xac4
  427e10:	bl	4196e0 <BIO_printf@plt>
  427e14:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427e18:	mov	w8, #0x4                   	// #4
  427e1c:	str	w8, [sp, #476]
  427e20:	ldr	w8, [sp, #480]
  427e24:	cmp	w8, #0x22
  427e28:	b.ne	427f3c <ASN1_generate_nconf@plt+0x963c>  // b.any
  427e2c:	ldr	w8, [sp, #508]
  427e30:	and	w8, w8, #0x20000
  427e34:	cbz	w8, 427e58 <ASN1_generate_nconf@plt+0x9558>
  427e38:	ldur	x0, [x29, #-64]
  427e3c:	ldr	w5, [sp, #508]
  427e40:	mov	x8, xzr
  427e44:	mov	x1, x8
  427e48:	mov	x2, x8
  427e4c:	mov	x3, x8
  427e50:	mov	x4, x8
  427e54:	bl	41cc30 <CMS_decrypt@plt>
  427e58:	ldr	x8, [sp, #416]
  427e5c:	cbz	x8, 427e94 <ASN1_generate_nconf@plt+0x9594>
  427e60:	ldur	x0, [x29, #-64]
  427e64:	ldr	x1, [sp, #416]
  427e68:	ldr	x2, [sp, #448]
  427e6c:	ldr	x3, [sp, #408]
  427e70:	ldr	x4, [sp, #440]
  427e74:	bl	419de0 <CMS_decrypt_set1_key@plt>
  427e78:	cbnz	w0, 427e94 <ASN1_generate_nconf@plt+0x9594>
  427e7c:	ldr	x8, [sp, #216]
  427e80:	ldr	x0, [x8]
  427e84:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  427e88:	add	x1, x1, #0xae2
  427e8c:	bl	41a930 <BIO_puts@plt>
  427e90:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427e94:	ldur	x8, [x29, #-96]
  427e98:	cbz	x8, 427ec8 <ASN1_generate_nconf@plt+0x95c8>
  427e9c:	ldur	x0, [x29, #-64]
  427ea0:	ldur	x1, [x29, #-96]
  427ea4:	ldur	x2, [x29, #-184]
  427ea8:	bl	419cd0 <CMS_decrypt_set1_pkey@plt>
  427eac:	cbnz	w0, 427ec8 <ASN1_generate_nconf@plt+0x95c8>
  427eb0:	ldr	x8, [sp, #216]
  427eb4:	ldr	x0, [x8]
  427eb8:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  427ebc:	add	x1, x1, #0xb09
  427ec0:	bl	41a930 <BIO_puts@plt>
  427ec4:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427ec8:	ldr	x8, [sp, #432]
  427ecc:	cbz	x8, 427efc <ASN1_generate_nconf@plt+0x95fc>
  427ed0:	ldur	x0, [x29, #-64]
  427ed4:	ldr	x1, [sp, #432]
  427ed8:	mov	x2, #0xffffffffffffffff    	// #-1
  427edc:	bl	41c130 <CMS_decrypt_set1_password@plt>
  427ee0:	cbnz	w0, 427efc <ASN1_generate_nconf@plt+0x95fc>
  427ee4:	ldr	x8, [sp, #216]
  427ee8:	ldr	x0, [x8]
  427eec:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  427ef0:	add	x1, x1, #0xb31
  427ef4:	bl	41a930 <BIO_puts@plt>
  427ef8:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427efc:	ldur	x0, [x29, #-64]
  427f00:	ldur	x3, [x29, #-48]
  427f04:	ldur	x4, [x29, #-40]
  427f08:	ldr	w5, [sp, #508]
  427f0c:	mov	x8, xzr
  427f10:	mov	x1, x8
  427f14:	mov	x2, x8
  427f18:	bl	41cc30 <CMS_decrypt@plt>
  427f1c:	cbnz	w0, 427f38 <ASN1_generate_nconf@plt+0x9638>
  427f20:	ldr	x8, [sp, #216]
  427f24:	ldr	x0, [x8]
  427f28:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  427f2c:	add	x1, x1, #0xb56
  427f30:	bl	4196e0 <BIO_printf@plt>
  427f34:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427f38:	b	4282c0 <ASN1_generate_nconf@plt+0x99c0>
  427f3c:	ldr	w8, [sp, #480]
  427f40:	cmp	w8, #0x27
  427f44:	b.ne	427f64 <ASN1_generate_nconf@plt+0x9664>  // b.any
  427f48:	ldur	x0, [x29, #-64]
  427f4c:	ldur	x1, [x29, #-40]
  427f50:	ldr	w2, [sp, #508]
  427f54:	bl	41e5a0 <CMS_data@plt>
  427f58:	cbnz	w0, 427f60 <ASN1_generate_nconf@plt+0x9660>
  427f5c:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427f60:	b	4282c0 <ASN1_generate_nconf@plt+0x99c0>
  427f64:	ldr	w8, [sp, #480]
  427f68:	cmp	w8, #0x2b
  427f6c:	b.ne	427f90 <ASN1_generate_nconf@plt+0x9690>  // b.any
  427f70:	ldur	x0, [x29, #-64]
  427f74:	ldur	x1, [x29, #-48]
  427f78:	ldur	x2, [x29, #-40]
  427f7c:	ldr	w3, [sp, #508]
  427f80:	bl	41b7d0 <CMS_uncompress@plt>
  427f84:	cbnz	w0, 427f8c <ASN1_generate_nconf@plt+0x968c>
  427f88:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427f8c:	b	4282c0 <ASN1_generate_nconf@plt+0x99c0>
  427f90:	ldr	w8, [sp, #480]
  427f94:	cmp	w8, #0x29
  427f98:	b.ne	427fe8 <ASN1_generate_nconf@plt+0x96e8>  // b.any
  427f9c:	ldur	x0, [x29, #-64]
  427fa0:	ldur	x1, [x29, #-48]
  427fa4:	ldur	x2, [x29, #-40]
  427fa8:	ldr	w3, [sp, #508]
  427fac:	bl	41e0c0 <CMS_digest_verify@plt>
  427fb0:	cmp	w0, #0x0
  427fb4:	cset	w8, le
  427fb8:	tbnz	w8, #0, 427fd0 <ASN1_generate_nconf@plt+0x96d0>
  427fbc:	ldr	x8, [sp, #216]
  427fc0:	ldr	x0, [x8]
  427fc4:	ldr	x1, [sp, #176]
  427fc8:	bl	4196e0 <BIO_printf@plt>
  427fcc:	b	427fe4 <ASN1_generate_nconf@plt+0x96e4>
  427fd0:	ldr	x8, [sp, #216]
  427fd4:	ldr	x0, [x8]
  427fd8:	ldr	x1, [sp, #184]
  427fdc:	bl	4196e0 <BIO_printf@plt>
  427fe0:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  427fe4:	b	4282c0 <ASN1_generate_nconf@plt+0x99c0>
  427fe8:	ldr	w8, [sp, #480]
  427fec:	cmp	w8, #0x2d
  427ff0:	b.ne	42801c <ASN1_generate_nconf@plt+0x971c>  // b.any
  427ff4:	ldur	x0, [x29, #-64]
  427ff8:	ldr	x1, [sp, #416]
  427ffc:	ldr	x2, [sp, #448]
  428000:	ldur	x3, [x29, #-48]
  428004:	ldur	x4, [x29, #-40]
  428008:	ldr	w5, [sp, #508]
  42800c:	bl	41a4f0 <CMS_EncryptedData_decrypt@plt>
  428010:	cbnz	w0, 428018 <ASN1_generate_nconf@plt+0x9718>
  428014:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  428018:	b	4282c0 <ASN1_generate_nconf@plt+0x99c0>
  42801c:	ldr	w8, [sp, #480]
  428020:	cmp	w8, #0x24
  428024:	b.ne	4280f8 <ASN1_generate_nconf@plt+0x97f8>  // b.any
  428028:	ldur	x0, [x29, #-64]
  42802c:	ldur	x1, [x29, #-168]
  428030:	ldur	x2, [x29, #-200]
  428034:	ldur	x3, [x29, #-48]
  428038:	ldur	x4, [x29, #-40]
  42803c:	ldr	w5, [sp, #508]
  428040:	bl	41b220 <CMS_verify@plt>
  428044:	cmp	w0, #0x0
  428048:	cset	w8, le
  42804c:	tbnz	w8, #0, 428064 <ASN1_generate_nconf@plt+0x9764>
  428050:	ldr	x8, [sp, #216]
  428054:	ldr	x0, [x8]
  428058:	ldr	x1, [sp, #176]
  42805c:	bl	4196e0 <BIO_printf@plt>
  428060:	b	428094 <ASN1_generate_nconf@plt+0x9794>
  428064:	ldr	x8, [sp, #216]
  428068:	ldr	x0, [x8]
  42806c:	ldr	x1, [sp, #184]
  428070:	bl	4196e0 <BIO_printf@plt>
  428074:	ldr	w9, [sp, #464]
  428078:	cbz	w9, 428090 <ASN1_generate_nconf@plt+0x9790>
  42807c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  428080:	add	x8, x8, #0x10
  428084:	ldr	w9, [x8]
  428088:	add	w9, w9, #0x20
  42808c:	str	w9, [sp, #476]
  428090:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  428094:	ldr	x8, [sp, #568]
  428098:	cbz	x8, 4280e4 <ASN1_generate_nconf@plt+0x97e4>
  42809c:	ldur	x0, [x29, #-64]
  4280a0:	bl	41a120 <CMS_get0_signers@plt>
  4280a4:	str	x0, [sp, #232]
  4280a8:	ldr	x0, [sp, #568]
  4280ac:	ldr	x1, [sp, #232]
  4280b0:	bl	4284fc <ASN1_generate_nconf@plt+0x9bfc>
  4280b4:	cbnz	w0, 4280dc <ASN1_generate_nconf@plt+0x97dc>
  4280b8:	ldr	x8, [sp, #216]
  4280bc:	ldr	x0, [x8]
  4280c0:	ldr	x2, [sp, #568]
  4280c4:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  4280c8:	add	x1, x1, #0xba5
  4280cc:	bl	4196e0 <BIO_printf@plt>
  4280d0:	mov	w9, #0x5                   	// #5
  4280d4:	str	w9, [sp, #476]
  4280d8:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  4280dc:	ldr	x0, [sp, #232]
  4280e0:	bl	428890 <ASN1_generate_nconf@plt+0x9f90>
  4280e4:	ldr	w8, [sp, #472]
  4280e8:	cbz	w8, 4280f4 <ASN1_generate_nconf@plt+0x97f4>
  4280ec:	ldur	x0, [x29, #-64]
  4280f0:	bl	4288b4 <ASN1_generate_nconf@plt+0x9fb4>
  4280f4:	b	4282c0 <ASN1_generate_nconf@plt+0x99c0>
  4280f8:	ldr	w8, [sp, #480]
  4280fc:	cmp	w8, #0x30
  428100:	b.ne	428154 <ASN1_generate_nconf@plt+0x9854>  // b.any
  428104:	ldur	x0, [x29, #-72]
  428108:	ldur	x1, [x29, #-64]
  42810c:	ldur	x2, [x29, #-168]
  428110:	ldur	x3, [x29, #-200]
  428114:	ldr	w4, [sp, #508]
  428118:	bl	41c540 <CMS_verify_receipt@plt>
  42811c:	cmp	w0, #0x0
  428120:	cset	w8, le
  428124:	tbnz	w8, #0, 42813c <ASN1_generate_nconf@plt+0x983c>
  428128:	ldr	x8, [sp, #216]
  42812c:	ldr	x0, [x8]
  428130:	ldr	x1, [sp, #176]
  428134:	bl	4196e0 <BIO_printf@plt>
  428138:	b	428150 <ASN1_generate_nconf@plt+0x9850>
  42813c:	ldr	x8, [sp, #216]
  428140:	ldr	x0, [x8]
  428144:	ldr	x1, [sp, #184]
  428148:	bl	4196e0 <BIO_printf@plt>
  42814c:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  428150:	b	4282c0 <ASN1_generate_nconf@plt+0x99c0>
  428154:	ldr	w8, [sp, #504]
  428158:	cbz	w8, 428184 <ASN1_generate_nconf@plt+0x9884>
  42815c:	ldr	w8, [sp, #500]
  428160:	cbz	w8, 428180 <ASN1_generate_nconf@plt+0x9880>
  428164:	ldur	x0, [x29, #-40]
  428168:	ldur	x1, [x29, #-64]
  42816c:	mov	w8, wzr
  428170:	mov	w2, w8
  428174:	mov	x9, xzr
  428178:	mov	x3, x9
  42817c:	bl	41c710 <CMS_ContentInfo_print_ctx@plt>
  428180:	b	4282a4 <ASN1_generate_nconf@plt+0x99a4>
  428184:	ldr	w8, [sp, #484]
  428188:	mov	w9, #0x8007                	// #32775
  42818c:	cmp	w8, w9
  428190:	b.ne	428238 <ASN1_generate_nconf@plt+0x9938>  // b.any
  428194:	ldr	x8, [sp, #552]
  428198:	cbz	x8, 4281b4 <ASN1_generate_nconf@plt+0x98b4>
  42819c:	ldur	x0, [x29, #-40]
  4281a0:	ldr	x2, [sp, #552]
  4281a4:	ldr	x3, [sp, #392]
  4281a8:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  4281ac:	add	x1, x1, #0xbc2
  4281b0:	bl	4196e0 <BIO_printf@plt>
  4281b4:	ldr	x8, [sp, #544]
  4281b8:	cbz	x8, 4281d4 <ASN1_generate_nconf@plt+0x98d4>
  4281bc:	ldur	x0, [x29, #-40]
  4281c0:	ldr	x2, [sp, #544]
  4281c4:	ldr	x3, [sp, #392]
  4281c8:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  4281cc:	add	x1, x1, #0xbcb
  4281d0:	bl	4196e0 <BIO_printf@plt>
  4281d4:	ldr	x8, [sp, #536]
  4281d8:	cbz	x8, 4281f4 <ASN1_generate_nconf@plt+0x98f4>
  4281dc:	ldur	x0, [x29, #-40]
  4281e0:	ldr	x2, [sp, #536]
  4281e4:	ldr	x3, [sp, #392]
  4281e8:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  4281ec:	add	x1, x1, #0xbd6
  4281f0:	bl	4196e0 <BIO_printf@plt>
  4281f4:	ldr	w8, [sp, #480]
  4281f8:	cmp	w8, #0x76
  4281fc:	b.ne	42821c <ASN1_generate_nconf@plt+0x991c>  // b.any
  428200:	ldur	x0, [x29, #-40]
  428204:	ldur	x1, [x29, #-64]
  428208:	ldur	x2, [x29, #-48]
  42820c:	ldr	w3, [sp, #508]
  428210:	bl	41ba40 <SMIME_write_CMS@plt>
  428214:	str	w0, [sp, #476]
  428218:	b	428234 <ASN1_generate_nconf@plt+0x9934>
  42821c:	ldur	x0, [x29, #-40]
  428220:	ldur	x1, [x29, #-64]
  428224:	ldur	x2, [x29, #-32]
  428228:	ldr	w3, [sp, #508]
  42822c:	bl	41ba40 <SMIME_write_CMS@plt>
  428230:	str	w0, [sp, #476]
  428234:	b	4282a4 <ASN1_generate_nconf@plt+0x99a4>
  428238:	ldr	w8, [sp, #484]
  42823c:	mov	w9, #0x8005                	// #32773
  428240:	cmp	w8, w9
  428244:	b.ne	428264 <ASN1_generate_nconf@plt+0x9964>  // b.any
  428248:	ldur	x0, [x29, #-40]
  42824c:	ldur	x1, [x29, #-64]
  428250:	ldur	x2, [x29, #-32]
  428254:	ldr	w3, [sp, #508]
  428258:	bl	41e210 <PEM_write_bio_CMS_stream@plt>
  42825c:	str	w0, [sp, #476]
  428260:	b	4282a4 <ASN1_generate_nconf@plt+0x99a4>
  428264:	ldr	w8, [sp, #484]
  428268:	cmp	w8, #0x4
  42826c:	b.ne	42828c <ASN1_generate_nconf@plt+0x998c>  // b.any
  428270:	ldur	x0, [x29, #-40]
  428274:	ldur	x1, [x29, #-64]
  428278:	ldur	x2, [x29, #-32]
  42827c:	ldr	w3, [sp, #508]
  428280:	bl	41a430 <i2d_CMS_bio_stream@plt>
  428284:	str	w0, [sp, #476]
  428288:	b	4282a4 <ASN1_generate_nconf@plt+0x99a4>
  42828c:	ldr	x8, [sp, #216]
  428290:	ldr	x0, [x8]
  428294:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  428298:	add	x1, x1, #0xbe4
  42829c:	bl	4196e0 <BIO_printf@plt>
  4282a0:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  4282a4:	ldr	w8, [sp, #476]
  4282a8:	cmp	w8, #0x0
  4282ac:	cset	w8, gt
  4282b0:	tbnz	w8, #0, 4282c0 <ASN1_generate_nconf@plt+0x99c0>
  4282b4:	mov	w8, #0x6                   	// #6
  4282b8:	str	w8, [sp, #476]
  4282bc:	b	4282c4 <ASN1_generate_nconf@plt+0x99c4>
  4282c0:	str	wzr, [sp, #476]
  4282c4:	ldr	w8, [sp, #476]
  4282c8:	cbz	w8, 4282d8 <ASN1_generate_nconf@plt+0x99d8>
  4282cc:	ldr	x8, [sp, #216]
  4282d0:	ldr	x0, [x8]
  4282d4:	bl	41e780 <ERR_print_errors@plt>
  4282d8:	ldur	x0, [x29, #-160]
  4282dc:	ldr	x1, [sp, #200]
  4282e0:	bl	4285c4 <ASN1_generate_nconf@plt+0x9cc4>
  4282e4:	ldur	x0, [x29, #-168]
  4282e8:	ldr	x1, [sp, #200]
  4282ec:	bl	4285c4 <ASN1_generate_nconf@plt+0x9cc4>
  4282f0:	ldur	x0, [x29, #-208]
  4282f4:	bl	419dd0 <X509_VERIFY_PARAM_free@plt>
  4282f8:	ldur	x0, [x29, #-144]
  4282fc:	bl	428ad4 <ASN1_generate_nconf@plt+0xa1d4>
  428300:	ldur	x0, [x29, #-152]
  428304:	bl	428ad4 <ASN1_generate_nconf@plt+0xa1d4>
  428308:	ldr	x0, [sp, #416]
  42830c:	ldr	x1, [sp, #192]
  428310:	mov	w2, #0x43d                 	// #1085
  428314:	bl	41b180 <CRYPTO_free@plt>
  428318:	ldr	x0, [sp, #408]
  42831c:	ldr	x1, [sp, #192]
  428320:	mov	w2, #0x43e                 	// #1086
  428324:	bl	41b180 <CRYPTO_free@plt>
  428328:	ldr	x0, [sp, #424]
  42832c:	ldr	x1, [sp, #192]
  428330:	mov	w2, #0x43f                 	// #1087
  428334:	bl	41b180 <CRYPTO_free@plt>
  428338:	ldur	x0, [x29, #-24]
  42833c:	bl	41d4b0 <ASN1_OBJECT_free@plt>
  428340:	ldur	x0, [x29, #-80]
  428344:	bl	41e5e0 <CMS_ReceiptRequest_free@plt>
  428348:	ldur	x0, [x29, #-128]
  42834c:	bl	428ad4 <ASN1_generate_nconf@plt+0xa1d4>
  428350:	ldur	x0, [x29, #-136]
  428354:	bl	428ad4 <ASN1_generate_nconf@plt+0xa1d4>
  428358:	ldr	x8, [sp, #520]
  42835c:	str	x8, [sp, #512]
  428360:	ldr	x8, [sp, #512]
  428364:	cbz	x8, 42839c <ASN1_generate_nconf@plt+0x9a9c>
  428368:	ldr	x8, [sp, #512]
  42836c:	ldr	x0, [x8, #8]
  428370:	bl	428ad4 <ASN1_generate_nconf@plt+0xa1d4>
  428374:	ldr	x8, [sp, #512]
  428378:	ldr	x8, [x8, #16]
  42837c:	str	x8, [sp, #224]
  428380:	ldr	x0, [sp, #512]
  428384:	ldr	x1, [sp, #192]
  428388:	mov	w2, #0x448                 	// #1096
  42838c:	bl	41b180 <CRYPTO_free@plt>
  428390:	ldr	x8, [sp, #224]
  428394:	str	x8, [sp, #512]
  428398:	b	428360 <ASN1_generate_nconf@plt+0x9a60>
  42839c:	ldur	x0, [x29, #-200]
  4283a0:	bl	41db70 <X509_STORE_free@plt>
  4283a4:	ldur	x0, [x29, #-176]
  4283a8:	bl	41e1e0 <X509_free@plt>
  4283ac:	ldur	x0, [x29, #-184]
  4283b0:	bl	41e1e0 <X509_free@plt>
  4283b4:	ldur	x0, [x29, #-192]
  4283b8:	bl	41e1e0 <X509_free@plt>
  4283bc:	ldur	x0, [x29, #-96]
  4283c0:	bl	41d960 <EVP_PKEY_free@plt>
  4283c4:	ldur	x0, [x29, #-64]
  4283c8:	bl	41a5a0 <CMS_ContentInfo_free@plt>
  4283cc:	ldur	x0, [x29, #-72]
  4283d0:	bl	41a5a0 <CMS_ContentInfo_free@plt>
  4283d4:	ldur	x0, [x29, #-88]
  4283d8:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  4283dc:	ldur	x0, [x29, #-56]
  4283e0:	bl	41de90 <BIO_free@plt>
  4283e4:	ldur	x8, [x29, #-32]
  4283e8:	mov	x0, x8
  4283ec:	bl	41de90 <BIO_free@plt>
  4283f0:	ldur	x8, [x29, #-48]
  4283f4:	mov	x0, x8
  4283f8:	bl	41de90 <BIO_free@plt>
  4283fc:	ldur	x8, [x29, #-40]
  428400:	mov	x0, x8
  428404:	bl	41cde0 <BIO_free_all@plt>
  428408:	ldr	x0, [sp, #576]
  42840c:	ldr	x1, [sp, #192]
  428410:	mov	w2, #0x457                 	// #1111
  428414:	bl	41b180 <CRYPTO_free@plt>
  428418:	ldr	w9, [sp, #476]
  42841c:	stur	w9, [x29, #-4]
  428420:	ldur	w0, [x29, #-4]
  428424:	add	sp, sp, #0x370
  428428:	ldr	x28, [sp, #16]
  42842c:	ldp	x29, x30, [sp], #32
  428430:	ret
  428434:	stp	x29, x30, [sp, #-16]!
  428438:	mov	x29, sp
  42843c:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  428440:	ldp	x29, x30, [sp], #16
  428444:	ret
  428448:	sub	sp, sp, #0x20
  42844c:	stp	x29, x30, [sp, #16]
  428450:	add	x29, sp, #0x10
  428454:	str	x0, [sp, #8]
  428458:	str	x1, [sp]
  42845c:	ldr	x0, [sp, #8]
  428460:	ldr	x1, [sp]
  428464:	bl	41cf20 <OPENSSL_sk_push@plt>
  428468:	ldp	x29, x30, [sp, #16]
  42846c:	add	sp, sp, #0x20
  428470:	ret
  428474:	stp	x29, x30, [sp, #-16]!
  428478:	mov	x29, sp
  42847c:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  428480:	ldp	x29, x30, [sp], #16
  428484:	ret
  428488:	sub	sp, sp, #0x20
  42848c:	stp	x29, x30, [sp, #16]
  428490:	add	x29, sp, #0x10
  428494:	str	x0, [sp, #8]
  428498:	str	x1, [sp]
  42849c:	ldr	x0, [sp, #8]
  4284a0:	ldr	x1, [sp]
  4284a4:	bl	41cf20 <OPENSSL_sk_push@plt>
  4284a8:	ldp	x29, x30, [sp, #16]
  4284ac:	add	sp, sp, #0x20
  4284b0:	ret
  4284b4:	sub	sp, sp, #0x20
  4284b8:	stp	x29, x30, [sp, #16]
  4284bc:	add	x29, sp, #0x10
  4284c0:	str	x0, [sp, #8]
  4284c4:	ldr	x0, [sp, #8]
  4284c8:	bl	41df60 <OPENSSL_sk_num@plt>
  4284cc:	ldp	x29, x30, [sp, #16]
  4284d0:	add	sp, sp, #0x20
  4284d4:	ret
  4284d8:	sub	sp, sp, #0x20
  4284dc:	stp	x29, x30, [sp, #16]
  4284e0:	add	x29, sp, #0x10
  4284e4:	str	x0, [sp, #8]
  4284e8:	ldr	x0, [sp, #8]
  4284ec:	bl	41df60 <OPENSSL_sk_num@plt>
  4284f0:	ldp	x29, x30, [sp, #16]
  4284f4:	add	sp, sp, #0x20
  4284f8:	ret
  4284fc:	sub	sp, sp, #0x50
  428500:	stp	x29, x30, [sp, #64]
  428504:	add	x29, sp, #0x40
  428508:	stur	x0, [x29, #-16]
  42850c:	stur	x1, [x29, #-24]
  428510:	ldur	x8, [x29, #-16]
  428514:	cbnz	x8, 428524 <ASN1_generate_nconf@plt+0x9c24>
  428518:	mov	w8, #0x1                   	// #1
  42851c:	stur	w8, [x29, #-4]
  428520:	b	4285b4 <ASN1_generate_nconf@plt+0x9cb4>
  428524:	ldur	x0, [x29, #-16]
  428528:	adrp	x1, 486000 <ASN1_generate_nconf@plt+0x67700>
  42852c:	add	x1, x1, #0x29f
  428530:	bl	41b160 <BIO_new_file@plt>
  428534:	str	x0, [sp, #24]
  428538:	ldr	x8, [sp, #24]
  42853c:	cbnz	x8, 428548 <ASN1_generate_nconf@plt+0x9c48>
  428540:	stur	wzr, [x29, #-4]
  428544:	b	4285b4 <ASN1_generate_nconf@plt+0x9cb4>
  428548:	stur	wzr, [x29, #-28]
  42854c:	ldur	w8, [x29, #-28]
  428550:	ldur	x0, [x29, #-24]
  428554:	str	w8, [sp, #20]
  428558:	bl	4284b4 <ASN1_generate_nconf@plt+0x9bb4>
  42855c:	ldr	w8, [sp, #20]
  428560:	cmp	w8, w0
  428564:	b.ge	4285a4 <ASN1_generate_nconf@plt+0x9ca4>  // b.tcont
  428568:	ldr	x0, [sp, #24]
  42856c:	ldur	x8, [x29, #-24]
  428570:	ldur	w1, [x29, #-28]
  428574:	str	x0, [sp, #8]
  428578:	mov	x0, x8
  42857c:	bl	428674 <ASN1_generate_nconf@plt+0x9d74>
  428580:	ldr	x8, [sp, #8]
  428584:	str	x0, [sp]
  428588:	mov	x0, x8
  42858c:	ldr	x1, [sp]
  428590:	bl	41ab30 <PEM_write_bio_X509@plt>
  428594:	ldur	w8, [x29, #-28]
  428598:	add	w8, w8, #0x1
  42859c:	stur	w8, [x29, #-28]
  4285a0:	b	42854c <ASN1_generate_nconf@plt+0x9c4c>
  4285a4:	ldr	x0, [sp, #24]
  4285a8:	bl	41de90 <BIO_free@plt>
  4285ac:	mov	w8, #0x1                   	// #1
  4285b0:	stur	w8, [x29, #-4]
  4285b4:	ldur	w0, [x29, #-4]
  4285b8:	ldp	x29, x30, [sp, #64]
  4285bc:	add	sp, sp, #0x50
  4285c0:	ret
  4285c4:	sub	sp, sp, #0x20
  4285c8:	stp	x29, x30, [sp, #16]
  4285cc:	add	x29, sp, #0x10
  4285d0:	str	x0, [sp, #8]
  4285d4:	str	x1, [sp]
  4285d8:	ldr	x0, [sp, #8]
  4285dc:	ldr	x1, [sp]
  4285e0:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  4285e4:	ldp	x29, x30, [sp, #16]
  4285e8:	add	sp, sp, #0x20
  4285ec:	ret
  4285f0:	sub	sp, sp, #0x30
  4285f4:	stp	x29, x30, [sp, #32]
  4285f8:	add	x29, sp, #0x20
  4285fc:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  428600:	add	x8, x8, #0x10
  428604:	stur	w0, [x29, #-8]
  428608:	str	x1, [sp, #16]
  42860c:	ldr	x0, [sp, #16]
  428610:	str	x8, [sp]
  428614:	bl	41ddc0 <X509_STORE_CTX_get_error@plt>
  428618:	str	w0, [sp, #12]
  42861c:	ldr	w9, [sp, #12]
  428620:	ldr	x8, [sp]
  428624:	str	w9, [x8]
  428628:	ldr	w9, [sp, #12]
  42862c:	cmp	w9, #0x2b
  428630:	b.eq	428654 <ASN1_generate_nconf@plt+0x9d54>  // b.none
  428634:	ldr	w8, [sp, #12]
  428638:	cbnz	w8, 428648 <ASN1_generate_nconf@plt+0x9d48>
  42863c:	ldur	w8, [x29, #-8]
  428640:	cmp	w8, #0x2
  428644:	b.eq	428654 <ASN1_generate_nconf@plt+0x9d54>  // b.none
  428648:	ldur	w8, [x29, #-8]
  42864c:	stur	w8, [x29, #-4]
  428650:	b	428664 <ASN1_generate_nconf@plt+0x9d64>
  428654:	ldr	x0, [sp, #16]
  428658:	bl	46ee04 <ASN1_generate_nconf@plt+0x50504>
  42865c:	ldur	w8, [x29, #-8]
  428660:	stur	w8, [x29, #-4]
  428664:	ldur	w0, [x29, #-4]
  428668:	ldp	x29, x30, [sp, #32]
  42866c:	add	sp, sp, #0x30
  428670:	ret
  428674:	sub	sp, sp, #0x20
  428678:	stp	x29, x30, [sp, #16]
  42867c:	add	x29, sp, #0x10
  428680:	str	x0, [sp, #8]
  428684:	str	w1, [sp, #4]
  428688:	ldr	x0, [sp, #8]
  42868c:	ldr	w1, [sp, #4]
  428690:	bl	4195d0 <OPENSSL_sk_value@plt>
  428694:	ldp	x29, x30, [sp, #16]
  428698:	add	sp, sp, #0x20
  42869c:	ret
  4286a0:	sub	sp, sp, #0x40
  4286a4:	stp	x29, x30, [sp, #48]
  4286a8:	add	x29, sp, #0x30
  4286ac:	stur	x0, [x29, #-16]
  4286b0:	str	x1, [sp, #24]
  4286b4:	ldr	x0, [sp, #24]
  4286b8:	bl	4284d8 <ASN1_generate_nconf@plt+0x9bd8>
  4286bc:	cmp	w0, #0x0
  4286c0:	cset	w8, gt
  4286c4:	tbnz	w8, #0, 4286d4 <ASN1_generate_nconf@plt+0x9dd4>
  4286c8:	mov	w8, #0x1                   	// #1
  4286cc:	stur	w8, [x29, #-4]
  4286d0:	b	42876c <ASN1_generate_nconf@plt+0x9e6c>
  4286d4:	str	wzr, [sp, #12]
  4286d8:	ldr	w8, [sp, #12]
  4286dc:	ldr	x0, [sp, #24]
  4286e0:	str	w8, [sp, #8]
  4286e4:	bl	4284d8 <ASN1_generate_nconf@plt+0x9bd8>
  4286e8:	ldr	w8, [sp, #8]
  4286ec:	cmp	w8, w0
  4286f0:	b.ge	428764 <ASN1_generate_nconf@plt+0x9e64>  // b.tcont
  4286f4:	ldr	x0, [sp, #24]
  4286f8:	ldr	w1, [sp, #12]
  4286fc:	bl	428864 <ASN1_generate_nconf@plt+0x9f64>
  428700:	str	x0, [sp, #16]
  428704:	ldur	x0, [x29, #-16]
  428708:	ldr	x1, [sp, #16]
  42870c:	bl	46ed48 <ASN1_generate_nconf@plt+0x50448>
  428710:	cmp	w0, #0x0
  428714:	cset	w8, gt
  428718:	tbnz	w8, #0, 428754 <ASN1_generate_nconf@plt+0x9e54>
  42871c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  428720:	add	x8, x8, #0xc0
  428724:	ldr	x0, [x8]
  428728:	ldr	x2, [sp, #16]
  42872c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  428730:	add	x1, x1, #0x312
  428734:	str	x8, [sp]
  428738:	bl	4196e0 <BIO_printf@plt>
  42873c:	ldr	x8, [sp]
  428740:	ldr	x9, [x8]
  428744:	mov	x0, x9
  428748:	bl	41e780 <ERR_print_errors@plt>
  42874c:	stur	wzr, [x29, #-4]
  428750:	b	42876c <ASN1_generate_nconf@plt+0x9e6c>
  428754:	ldr	w8, [sp, #12]
  428758:	add	w8, w8, #0x1
  42875c:	str	w8, [sp, #12]
  428760:	b	4286d8 <ASN1_generate_nconf@plt+0x9dd8>
  428764:	mov	w8, #0x1                   	// #1
  428768:	stur	w8, [x29, #-4]
  42876c:	ldur	w0, [x29, #-4]
  428770:	ldp	x29, x30, [sp, #48]
  428774:	add	sp, sp, #0x40
  428778:	ret
  42877c:	sub	sp, sp, #0x20
  428780:	stp	x29, x30, [sp, #16]
  428784:	add	x29, sp, #0x10
  428788:	str	x0, [sp, #8]
  42878c:	str	w1, [sp, #4]
  428790:	ldr	x0, [sp, #8]
  428794:	ldr	w1, [sp, #4]
  428798:	bl	4195d0 <OPENSSL_sk_value@plt>
  42879c:	ldp	x29, x30, [sp, #16]
  4287a0:	add	sp, sp, #0x20
  4287a4:	ret
  4287a8:	sub	sp, sp, #0x50
  4287ac:	stp	x29, x30, [sp, #64]
  4287b0:	add	x29, sp, #0x40
  4287b4:	mov	x8, xzr
  4287b8:	stur	x0, [x29, #-16]
  4287bc:	stur	w1, [x29, #-20]
  4287c0:	str	x2, [sp, #32]
  4287c4:	str	x8, [sp, #24]
  4287c8:	str	x8, [sp, #16]
  4287cc:	ldur	x0, [x29, #-16]
  4287d0:	bl	428ca4 <ASN1_generate_nconf@plt+0xa3a4>
  4287d4:	str	x0, [sp, #24]
  4287d8:	ldr	x8, [sp, #24]
  4287dc:	cbnz	x8, 4287e4 <ASN1_generate_nconf@plt+0x9ee4>
  4287e0:	b	42883c <ASN1_generate_nconf@plt+0x9f3c>
  4287e4:	ldr	x8, [sp, #32]
  4287e8:	cbz	x8, 428808 <ASN1_generate_nconf@plt+0x9f08>
  4287ec:	ldr	x0, [sp, #32]
  4287f0:	bl	428ca4 <ASN1_generate_nconf@plt+0xa3a4>
  4287f4:	str	x0, [sp, #16]
  4287f8:	ldr	x8, [sp, #16]
  4287fc:	cbnz	x8, 428804 <ASN1_generate_nconf@plt+0x9f04>
  428800:	b	42883c <ASN1_generate_nconf@plt+0x9f3c>
  428804:	b	428810 <ASN1_generate_nconf@plt+0x9f10>
  428808:	mov	x8, xzr
  42880c:	str	x8, [sp, #16]
  428810:	ldur	w2, [x29, #-20]
  428814:	ldr	x3, [sp, #16]
  428818:	ldr	x4, [sp, #24]
  42881c:	mov	x8, xzr
  428820:	mov	x0, x8
  428824:	mov	w1, #0xffffffff            	// #-1
  428828:	bl	419e70 <CMS_ReceiptRequest_create0@plt>
  42882c:	str	x0, [sp, #8]
  428830:	ldr	x8, [sp, #8]
  428834:	stur	x8, [x29, #-8]
  428838:	b	428854 <ASN1_generate_nconf@plt+0x9f54>
  42883c:	ldr	x0, [sp, #24]
  428840:	adrp	x1, 41a000 <SSL_get_current_cipher@plt>
  428844:	add	x1, x1, #0x20
  428848:	bl	428ddc <ASN1_generate_nconf@plt+0xa4dc>
  42884c:	mov	x8, xzr
  428850:	stur	x8, [x29, #-8]
  428854:	ldur	x0, [x29, #-8]
  428858:	ldp	x29, x30, [sp, #64]
  42885c:	add	sp, sp, #0x50
  428860:	ret
  428864:	sub	sp, sp, #0x20
  428868:	stp	x29, x30, [sp, #16]
  42886c:	add	x29, sp, #0x10
  428870:	str	x0, [sp, #8]
  428874:	str	w1, [sp, #4]
  428878:	ldr	x0, [sp, #8]
  42887c:	ldr	w1, [sp, #4]
  428880:	bl	4195d0 <OPENSSL_sk_value@plt>
  428884:	ldp	x29, x30, [sp, #16]
  428888:	add	sp, sp, #0x20
  42888c:	ret
  428890:	sub	sp, sp, #0x20
  428894:	stp	x29, x30, [sp, #16]
  428898:	add	x29, sp, #0x10
  42889c:	str	x0, [sp, #8]
  4288a0:	ldr	x0, [sp, #8]
  4288a4:	bl	41dd70 <OPENSSL_sk_free@plt>
  4288a8:	ldp	x29, x30, [sp, #16]
  4288ac:	add	sp, sp, #0x20
  4288b0:	ret
  4288b4:	sub	sp, sp, #0x80
  4288b8:	stp	x29, x30, [sp, #112]
  4288bc:	add	x29, sp, #0x70
  4288c0:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4288c4:	add	x8, x8, #0xc0
  4288c8:	stur	x0, [x29, #-8]
  4288cc:	ldur	x0, [x29, #-8]
  4288d0:	str	x8, [sp, #16]
  4288d4:	bl	41a0a0 <CMS_get0_SignerInfos@plt>
  4288d8:	stur	x0, [x29, #-16]
  4288dc:	str	wzr, [sp, #44]
  4288e0:	ldr	w8, [sp, #44]
  4288e4:	ldur	x0, [x29, #-16]
  4288e8:	str	w8, [sp, #12]
  4288ec:	bl	428af8 <ASN1_generate_nconf@plt+0xa1f8>
  4288f0:	ldr	w8, [sp, #12]
  4288f4:	cmp	w8, w0
  4288f8:	b.ge	428ac8 <ASN1_generate_nconf@plt+0xa1c8>  // b.tcont
  4288fc:	ldur	x0, [x29, #-16]
  428900:	ldr	w1, [sp, #44]
  428904:	bl	42877c <ASN1_generate_nconf@plt+0x9e7c>
  428908:	stur	x0, [x29, #-24]
  42890c:	ldur	x0, [x29, #-24]
  428910:	sub	x1, x29, #0x20
  428914:	bl	41b3d0 <CMS_get1_ReceiptRequest@plt>
  428918:	str	w0, [sp, #40]
  42891c:	ldr	x8, [sp, #16]
  428920:	ldr	x0, [x8]
  428924:	ldr	w9, [sp, #44]
  428928:	add	w2, w9, #0x1
  42892c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  428930:	add	x1, x1, #0xc04
  428934:	bl	4196e0 <BIO_printf@plt>
  428938:	ldr	w9, [sp, #40]
  42893c:	cbnz	w9, 428958 <ASN1_generate_nconf@plt+0xa058>
  428940:	ldr	x8, [sp, #16]
  428944:	ldr	x0, [x8]
  428948:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  42894c:	add	x1, x1, #0xc10
  428950:	bl	41a930 <BIO_puts@plt>
  428954:	b	428ab0 <ASN1_generate_nconf@plt+0xa1b0>
  428958:	ldr	w8, [sp, #40]
  42895c:	cmp	w8, #0x0
  428960:	cset	w8, ge  // ge = tcont
  428964:	tbnz	w8, #0, 428990 <ASN1_generate_nconf@plt+0xa090>
  428968:	ldr	x8, [sp, #16]
  42896c:	ldr	x0, [x8]
  428970:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  428974:	add	x1, x1, #0xc26
  428978:	bl	41a930 <BIO_puts@plt>
  42897c:	ldr	x8, [sp, #16]
  428980:	ldr	x9, [x8]
  428984:	mov	x0, x9
  428988:	bl	41e780 <ERR_print_errors@plt>
  42898c:	b	428ab0 <ASN1_generate_nconf@plt+0xa1b0>
  428990:	ldur	x0, [x29, #-32]
  428994:	add	x1, sp, #0x30
  428998:	sub	x2, x29, #0x24
  42899c:	add	x3, sp, #0x38
  4289a0:	sub	x4, x29, #0x30
  4289a4:	bl	41ba50 <CMS_ReceiptRequest_get0_values@plt>
  4289a8:	ldr	x8, [sp, #16]
  4289ac:	ldr	x0, [x8]
  4289b0:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  4289b4:	add	x1, x1, #0xc45
  4289b8:	bl	41a930 <BIO_puts@plt>
  4289bc:	ldr	x8, [sp, #48]
  4289c0:	mov	x0, x8
  4289c4:	bl	41e840 <ASN1_STRING_length@plt>
  4289c8:	str	w0, [sp, #28]
  4289cc:	ldr	x0, [sp, #48]
  4289d0:	bl	41af50 <ASN1_STRING_get0_data@plt>
  4289d4:	str	x0, [sp, #32]
  4289d8:	ldr	x8, [sp, #16]
  4289dc:	ldr	x0, [x8]
  4289e0:	ldr	x1, [sp, #32]
  4289e4:	ldr	w2, [sp, #28]
  4289e8:	mov	w3, #0x4                   	// #4
  4289ec:	bl	419980 <BIO_dump_indent@plt>
  4289f0:	ldr	x8, [sp, #16]
  4289f4:	ldr	x9, [x8]
  4289f8:	mov	x0, x9
  4289fc:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  428a00:	add	x1, x1, #0xc5b
  428a04:	bl	41a930 <BIO_puts@plt>
  428a08:	ldr	x8, [sp, #56]
  428a0c:	cbz	x8, 428a34 <ASN1_generate_nconf@plt+0xa134>
  428a10:	ldr	x8, [sp, #16]
  428a14:	ldr	x0, [x8]
  428a18:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  428a1c:	add	x1, x1, #0xc6b
  428a20:	bl	41a930 <BIO_puts@plt>
  428a24:	ldr	x8, [sp, #56]
  428a28:	mov	x0, x8
  428a2c:	bl	428b1c <ASN1_generate_nconf@plt+0xa21c>
  428a30:	b	428a90 <ASN1_generate_nconf@plt+0xa190>
  428a34:	ldur	w8, [x29, #-36]
  428a38:	cmp	w8, #0x1
  428a3c:	b.ne	428a58 <ASN1_generate_nconf@plt+0xa158>  // b.any
  428a40:	ldr	x8, [sp, #16]
  428a44:	ldr	x0, [x8]
  428a48:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  428a4c:	add	x1, x1, #0xc73
  428a50:	bl	41a930 <BIO_puts@plt>
  428a54:	b	428a90 <ASN1_generate_nconf@plt+0xa190>
  428a58:	ldur	w8, [x29, #-36]
  428a5c:	cbnz	w8, 428a78 <ASN1_generate_nconf@plt+0xa178>
  428a60:	ldr	x8, [sp, #16]
  428a64:	ldr	x0, [x8]
  428a68:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  428a6c:	add	x1, x1, #0xc81
  428a70:	bl	41a930 <BIO_puts@plt>
  428a74:	b	428a90 <ASN1_generate_nconf@plt+0xa190>
  428a78:	ldr	x8, [sp, #16]
  428a7c:	ldr	x0, [x8]
  428a80:	ldur	w2, [x29, #-36]
  428a84:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  428a88:	add	x1, x1, #0xc88
  428a8c:	bl	4196e0 <BIO_printf@plt>
  428a90:	ldr	x8, [sp, #16]
  428a94:	ldr	x0, [x8]
  428a98:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  428a9c:	add	x1, x1, #0xc97
  428aa0:	bl	41a930 <BIO_puts@plt>
  428aa4:	ldur	x8, [x29, #-48]
  428aa8:	mov	x0, x8
  428aac:	bl	428b1c <ASN1_generate_nconf@plt+0xa21c>
  428ab0:	ldur	x0, [x29, #-32]
  428ab4:	bl	41e5e0 <CMS_ReceiptRequest_free@plt>
  428ab8:	ldr	w8, [sp, #44]
  428abc:	add	w8, w8, #0x1
  428ac0:	str	w8, [sp, #44]
  428ac4:	b	4288e0 <ASN1_generate_nconf@plt+0x9fe0>
  428ac8:	ldp	x29, x30, [sp, #112]
  428acc:	add	sp, sp, #0x80
  428ad0:	ret
  428ad4:	sub	sp, sp, #0x20
  428ad8:	stp	x29, x30, [sp, #16]
  428adc:	add	x29, sp, #0x10
  428ae0:	str	x0, [sp, #8]
  428ae4:	ldr	x0, [sp, #8]
  428ae8:	bl	41dd70 <OPENSSL_sk_free@plt>
  428aec:	ldp	x29, x30, [sp, #16]
  428af0:	add	sp, sp, #0x20
  428af4:	ret
  428af8:	sub	sp, sp, #0x20
  428afc:	stp	x29, x30, [sp, #16]
  428b00:	add	x29, sp, #0x10
  428b04:	str	x0, [sp, #8]
  428b08:	ldr	x0, [sp, #8]
  428b0c:	bl	41df60 <OPENSSL_sk_num@plt>
  428b10:	ldp	x29, x30, [sp, #16]
  428b14:	add	sp, sp, #0x20
  428b18:	ret
  428b1c:	sub	sp, sp, #0x40
  428b20:	stp	x29, x30, [sp, #48]
  428b24:	add	x29, sp, #0x30
  428b28:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  428b2c:	add	x8, x8, #0xc0
  428b30:	stur	x0, [x29, #-8]
  428b34:	str	wzr, [sp, #20]
  428b38:	str	x8, [sp, #8]
  428b3c:	ldr	w8, [sp, #20]
  428b40:	ldur	x0, [x29, #-8]
  428b44:	str	w8, [sp, #4]
  428b48:	bl	428c04 <ASN1_generate_nconf@plt+0xa304>
  428b4c:	ldr	w8, [sp, #4]
  428b50:	cmp	w8, w0
  428b54:	b.ge	428bf8 <ASN1_generate_nconf@plt+0xa2f8>  // b.tcont
  428b58:	ldur	x0, [x29, #-8]
  428b5c:	ldr	w1, [sp, #20]
  428b60:	bl	428c28 <ASN1_generate_nconf@plt+0xa328>
  428b64:	stur	x0, [x29, #-16]
  428b68:	str	wzr, [sp, #16]
  428b6c:	ldr	w8, [sp, #16]
  428b70:	ldur	x0, [x29, #-16]
  428b74:	str	w8, [sp]
  428b78:	bl	428c54 <ASN1_generate_nconf@plt+0xa354>
  428b7c:	ldr	w8, [sp]
  428b80:	cmp	w8, w0
  428b84:	b.ge	428be8 <ASN1_generate_nconf@plt+0xa2e8>  // b.tcont
  428b88:	ldur	x0, [x29, #-16]
  428b8c:	ldr	w1, [sp, #16]
  428b90:	bl	428c78 <ASN1_generate_nconf@plt+0xa378>
  428b94:	str	x0, [sp, #24]
  428b98:	ldr	x8, [sp, #8]
  428b9c:	ldr	x0, [x8]
  428ba0:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  428ba4:	add	x1, x1, #0xd4e
  428ba8:	bl	41a930 <BIO_puts@plt>
  428bac:	ldr	x8, [sp, #8]
  428bb0:	ldr	x9, [x8]
  428bb4:	ldr	x1, [sp, #24]
  428bb8:	mov	x0, x9
  428bbc:	bl	41a950 <GENERAL_NAME_print@plt>
  428bc0:	ldr	x8, [sp, #8]
  428bc4:	ldr	x9, [x8]
  428bc8:	mov	x0, x9
  428bcc:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  428bd0:	add	x1, x1, #0xec1
  428bd4:	bl	41a930 <BIO_puts@plt>
  428bd8:	ldr	w8, [sp, #16]
  428bdc:	add	w8, w8, #0x1
  428be0:	str	w8, [sp, #16]
  428be4:	b	428b6c <ASN1_generate_nconf@plt+0xa26c>
  428be8:	ldr	w8, [sp, #20]
  428bec:	add	w8, w8, #0x1
  428bf0:	str	w8, [sp, #20]
  428bf4:	b	428b3c <ASN1_generate_nconf@plt+0xa23c>
  428bf8:	ldp	x29, x30, [sp, #48]
  428bfc:	add	sp, sp, #0x40
  428c00:	ret
  428c04:	sub	sp, sp, #0x20
  428c08:	stp	x29, x30, [sp, #16]
  428c0c:	add	x29, sp, #0x10
  428c10:	str	x0, [sp, #8]
  428c14:	ldr	x0, [sp, #8]
  428c18:	bl	41df60 <OPENSSL_sk_num@plt>
  428c1c:	ldp	x29, x30, [sp, #16]
  428c20:	add	sp, sp, #0x20
  428c24:	ret
  428c28:	sub	sp, sp, #0x20
  428c2c:	stp	x29, x30, [sp, #16]
  428c30:	add	x29, sp, #0x10
  428c34:	str	x0, [sp, #8]
  428c38:	str	w1, [sp, #4]
  428c3c:	ldr	x0, [sp, #8]
  428c40:	ldr	w1, [sp, #4]
  428c44:	bl	4195d0 <OPENSSL_sk_value@plt>
  428c48:	ldp	x29, x30, [sp, #16]
  428c4c:	add	sp, sp, #0x20
  428c50:	ret
  428c54:	sub	sp, sp, #0x20
  428c58:	stp	x29, x30, [sp, #16]
  428c5c:	add	x29, sp, #0x10
  428c60:	str	x0, [sp, #8]
  428c64:	ldr	x0, [sp, #8]
  428c68:	bl	41df60 <OPENSSL_sk_num@plt>
  428c6c:	ldp	x29, x30, [sp, #16]
  428c70:	add	sp, sp, #0x20
  428c74:	ret
  428c78:	sub	sp, sp, #0x20
  428c7c:	stp	x29, x30, [sp, #16]
  428c80:	add	x29, sp, #0x10
  428c84:	str	x0, [sp, #8]
  428c88:	str	w1, [sp, #4]
  428c8c:	ldr	x0, [sp, #8]
  428c90:	ldr	w1, [sp, #4]
  428c94:	bl	4195d0 <OPENSSL_sk_value@plt>
  428c98:	ldp	x29, x30, [sp, #16]
  428c9c:	add	sp, sp, #0x20
  428ca0:	ret
  428ca4:	sub	sp, sp, #0x50
  428ca8:	stp	x29, x30, [sp, #64]
  428cac:	add	x29, sp, #0x40
  428cb0:	mov	x8, xzr
  428cb4:	stur	x0, [x29, #-16]
  428cb8:	str	x8, [sp, #24]
  428cbc:	str	x8, [sp, #16]
  428cc0:	bl	428e08 <ASN1_generate_nconf@plt+0xa508>
  428cc4:	str	x0, [sp, #32]
  428cc8:	ldr	x8, [sp, #32]
  428ccc:	cbnz	x8, 428cd4 <ASN1_generate_nconf@plt+0xa3d4>
  428cd0:	b	428da4 <ASN1_generate_nconf@plt+0xa4a4>
  428cd4:	stur	wzr, [x29, #-20]
  428cd8:	ldur	w8, [x29, #-20]
  428cdc:	ldur	x0, [x29, #-16]
  428ce0:	str	w8, [sp, #4]
  428ce4:	bl	4284d8 <ASN1_generate_nconf@plt+0x9bd8>
  428ce8:	ldr	w8, [sp, #4]
  428cec:	cmp	w8, w0
  428cf0:	b.ge	428d98 <ASN1_generate_nconf@plt+0xa498>  // b.tcont
  428cf4:	ldur	x0, [x29, #-16]
  428cf8:	ldur	w1, [x29, #-20]
  428cfc:	bl	428864 <ASN1_generate_nconf@plt+0x9f64>
  428d00:	str	x0, [sp, #8]
  428d04:	ldr	x4, [sp, #8]
  428d08:	mov	x8, xzr
  428d0c:	mov	x0, x8
  428d10:	mov	x2, x8
  428d14:	mov	x1, x2
  428d18:	mov	x2, x8
  428d1c:	mov	w3, #0x1                   	// #1
  428d20:	mov	w9, wzr
  428d24:	mov	w5, w9
  428d28:	bl	41e220 <a2i_GENERAL_NAME@plt>
  428d2c:	str	x0, [sp, #16]
  428d30:	ldr	x8, [sp, #16]
  428d34:	cbnz	x8, 428d3c <ASN1_generate_nconf@plt+0xa43c>
  428d38:	b	428da4 <ASN1_generate_nconf@plt+0xa4a4>
  428d3c:	bl	41dfa0 <GENERAL_NAMES_new@plt>
  428d40:	str	x0, [sp, #24]
  428d44:	ldr	x8, [sp, #24]
  428d48:	cbnz	x8, 428d50 <ASN1_generate_nconf@plt+0xa450>
  428d4c:	b	428da4 <ASN1_generate_nconf@plt+0xa4a4>
  428d50:	ldr	x0, [sp, #24]
  428d54:	ldr	x1, [sp, #16]
  428d58:	bl	428e1c <ASN1_generate_nconf@plt+0xa51c>
  428d5c:	cbnz	w0, 428d64 <ASN1_generate_nconf@plt+0xa464>
  428d60:	b	428da4 <ASN1_generate_nconf@plt+0xa4a4>
  428d64:	mov	x8, xzr
  428d68:	str	x8, [sp, #16]
  428d6c:	ldr	x0, [sp, #32]
  428d70:	ldr	x1, [sp, #24]
  428d74:	bl	428e48 <ASN1_generate_nconf@plt+0xa548>
  428d78:	cbnz	w0, 428d80 <ASN1_generate_nconf@plt+0xa480>
  428d7c:	b	428da4 <ASN1_generate_nconf@plt+0xa4a4>
  428d80:	mov	x8, xzr
  428d84:	str	x8, [sp, #24]
  428d88:	ldur	w8, [x29, #-20]
  428d8c:	add	w8, w8, #0x1
  428d90:	stur	w8, [x29, #-20]
  428d94:	b	428cd8 <ASN1_generate_nconf@plt+0xa3d8>
  428d98:	ldr	x8, [sp, #32]
  428d9c:	stur	x8, [x29, #-8]
  428da0:	b	428dcc <ASN1_generate_nconf@plt+0xa4cc>
  428da4:	ldr	x0, [sp, #32]
  428da8:	adrp	x1, 41a000 <SSL_get_current_cipher@plt>
  428dac:	add	x1, x1, #0x20
  428db0:	bl	428ddc <ASN1_generate_nconf@plt+0xa4dc>
  428db4:	ldr	x0, [sp, #24]
  428db8:	bl	41a020 <GENERAL_NAMES_free@plt>
  428dbc:	ldr	x0, [sp, #16]
  428dc0:	bl	41a1f0 <GENERAL_NAME_free@plt>
  428dc4:	mov	x8, xzr
  428dc8:	stur	x8, [x29, #-8]
  428dcc:	ldur	x0, [x29, #-8]
  428dd0:	ldp	x29, x30, [sp, #64]
  428dd4:	add	sp, sp, #0x50
  428dd8:	ret
  428ddc:	sub	sp, sp, #0x20
  428de0:	stp	x29, x30, [sp, #16]
  428de4:	add	x29, sp, #0x10
  428de8:	str	x0, [sp, #8]
  428dec:	str	x1, [sp]
  428df0:	ldr	x0, [sp, #8]
  428df4:	ldr	x1, [sp]
  428df8:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  428dfc:	ldp	x29, x30, [sp, #16]
  428e00:	add	sp, sp, #0x20
  428e04:	ret
  428e08:	stp	x29, x30, [sp, #-16]!
  428e0c:	mov	x29, sp
  428e10:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  428e14:	ldp	x29, x30, [sp], #16
  428e18:	ret
  428e1c:	sub	sp, sp, #0x20
  428e20:	stp	x29, x30, [sp, #16]
  428e24:	add	x29, sp, #0x10
  428e28:	str	x0, [sp, #8]
  428e2c:	str	x1, [sp]
  428e30:	ldr	x0, [sp, #8]
  428e34:	ldr	x1, [sp]
  428e38:	bl	41cf20 <OPENSSL_sk_push@plt>
  428e3c:	ldp	x29, x30, [sp, #16]
  428e40:	add	sp, sp, #0x20
  428e44:	ret
  428e48:	sub	sp, sp, #0x20
  428e4c:	stp	x29, x30, [sp, #16]
  428e50:	add	x29, sp, #0x10
  428e54:	str	x0, [sp, #8]
  428e58:	str	x1, [sp]
  428e5c:	ldr	x0, [sp, #8]
  428e60:	ldr	x1, [sp]
  428e64:	bl	41cf20 <OPENSSL_sk_push@plt>
  428e68:	ldp	x29, x30, [sp, #16]
  428e6c:	add	sp, sp, #0x20
  428e70:	ret
  428e74:	stp	x29, x30, [sp, #-32]!
  428e78:	str	x28, [sp, #16]
  428e7c:	mov	x29, sp
  428e80:	sub	sp, sp, #0x220
  428e84:	mov	x8, xzr
  428e88:	mov	w9, #0x8005                	// #32773
  428e8c:	mov	w10, #0x1                   	// #1
  428e90:	adrp	x2, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  428e94:	add	x2, x2, #0x780
  428e98:	adrp	x11, 4b1000 <stdin@@GLIBC_2.17+0x10>
  428e9c:	add	x11, x11, #0xc0
  428ea0:	adrp	x12, 4b1000 <stdin@@GLIBC_2.17+0x10>
  428ea4:	add	x12, x12, #0xb8
  428ea8:	adrp	x13, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  428eac:	add	x13, x13, #0xec1
  428eb0:	stur	w0, [x29, #-4]
  428eb4:	stur	x1, [x29, #-16]
  428eb8:	stur	x8, [x29, #-24]
  428ebc:	stur	x8, [x29, #-32]
  428ec0:	stur	x8, [x29, #-40]
  428ec4:	stur	x8, [x29, #-48]
  428ec8:	stur	x8, [x29, #-56]
  428ecc:	stur	x8, [x29, #-64]
  428ed0:	str	x8, [sp, #216]
  428ed4:	str	w9, [sp, #212]
  428ed8:	str	w10, [sp, #208]
  428edc:	str	x2, [sp, #200]
  428ee0:	str	x11, [sp, #192]
  428ee4:	str	x12, [sp, #184]
  428ee8:	str	x13, [sp, #176]
  428eec:	bl	41c340 <EVP_sha1@plt>
  428ef0:	stur	x0, [x29, #-80]
  428ef4:	ldr	x8, [sp, #216]
  428ef8:	stur	x8, [x29, #-88]
  428efc:	stur	x8, [x29, #-96]
  428f00:	stur	x8, [x29, #-104]
  428f04:	stur	x8, [x29, #-112]
  428f08:	stur	x8, [x29, #-120]
  428f0c:	stur	x8, [x29, #-128]
  428f10:	stur	wzr, [x29, #-144]
  428f14:	stur	wzr, [x29, #-148]
  428f18:	stur	wzr, [x29, #-152]
  428f1c:	stur	wzr, [x29, #-156]
  428f20:	stur	wzr, [x29, #-160]
  428f24:	ldr	w9, [sp, #212]
  428f28:	stur	w9, [x29, #-164]
  428f2c:	stur	w9, [x29, #-168]
  428f30:	stur	w9, [x29, #-172]
  428f34:	ldr	w10, [sp, #208]
  428f38:	stur	w10, [x29, #-176]
  428f3c:	stur	wzr, [x29, #-180]
  428f40:	stur	wzr, [x29, #-184]
  428f44:	stur	wzr, [x29, #-188]
  428f48:	stur	wzr, [x29, #-192]
  428f4c:	stur	wzr, [x29, #-196]
  428f50:	stur	wzr, [x29, #-200]
  428f54:	stur	wzr, [x29, #-204]
  428f58:	stur	wzr, [x29, #-208]
  428f5c:	stur	wzr, [x29, #-216]
  428f60:	ldur	w0, [x29, #-4]
  428f64:	ldur	x1, [x29, #-16]
  428f68:	ldr	x2, [sp, #200]
  428f6c:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  428f70:	stur	x0, [x29, #-136]
  428f74:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  428f78:	stur	w0, [x29, #-140]
  428f7c:	cbz	w0, 429198 <ASN1_generate_nconf@plt+0xa898>
  428f80:	ldur	w8, [x29, #-140]
  428f84:	add	w8, w8, #0x1
  428f88:	mov	w9, w8
  428f8c:	ubfx	x9, x9, #0, #32
  428f90:	cmp	x9, #0x1a
  428f94:	str	x9, [sp, #168]
  428f98:	b.hi	429194 <ASN1_generate_nconf@plt+0xa894>  // b.pmore
  428f9c:	adrp	x8, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  428fa0:	add	x8, x8, #0x710
  428fa4:	ldr	x11, [sp, #168]
  428fa8:	ldrsw	x10, [x8, x11, lsl #2]
  428fac:	add	x9, x8, x10
  428fb0:	br	x9
  428fb4:	ldr	x8, [sp, #192]
  428fb8:	ldr	x0, [x8]
  428fbc:	ldur	x2, [x29, #-136]
  428fc0:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  428fc4:	add	x1, x1, #0x466
  428fc8:	bl	4196e0 <BIO_printf@plt>
  428fcc:	b	429870 <ASN1_generate_nconf@plt+0xaf70>
  428fd0:	adrp	x0, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  428fd4:	add	x0, x0, #0x780
  428fd8:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  428fdc:	stur	wzr, [x29, #-176]
  428fe0:	b	429870 <ASN1_generate_nconf@plt+0xaf70>
  428fe4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  428fe8:	mov	x1, #0x2                   	// #2
  428fec:	sub	x2, x29, #0xa4
  428ff0:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  428ff4:	cbnz	w0, 428ffc <ASN1_generate_nconf@plt+0xa6fc>
  428ff8:	b	428fb4 <ASN1_generate_nconf@plt+0xa6b4>
  428ffc:	b	429194 <ASN1_generate_nconf@plt+0xa894>
  429000:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  429004:	stur	x0, [x29, #-88]
  429008:	b	429194 <ASN1_generate_nconf@plt+0xa894>
  42900c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  429010:	mov	x1, #0x2                   	// #2
  429014:	sub	x2, x29, #0xa8
  429018:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  42901c:	cbnz	w0, 429024 <ASN1_generate_nconf@plt+0xa724>
  429020:	b	428fb4 <ASN1_generate_nconf@plt+0xa6b4>
  429024:	b	429194 <ASN1_generate_nconf@plt+0xa894>
  429028:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42902c:	stur	x0, [x29, #-96]
  429030:	b	429194 <ASN1_generate_nconf@plt+0xa894>
  429034:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  429038:	mov	x1, #0x2                   	// #2
  42903c:	sub	x2, x29, #0xac
  429040:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  429044:	cbnz	w0, 42904c <ASN1_generate_nconf@plt+0xa74c>
  429048:	b	428fb4 <ASN1_generate_nconf@plt+0xa6b4>
  42904c:	b	429194 <ASN1_generate_nconf@plt+0xa894>
  429050:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  429054:	stur	x0, [x29, #-112]
  429058:	b	429194 <ASN1_generate_nconf@plt+0xa894>
  42905c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  429060:	stur	x0, [x29, #-104]
  429064:	b	429194 <ASN1_generate_nconf@plt+0xa894>
  429068:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42906c:	stur	x0, [x29, #-128]
  429070:	mov	w8, #0x1                   	// #1
  429074:	stur	w8, [x29, #-200]
  429078:	b	429194 <ASN1_generate_nconf@plt+0xa894>
  42907c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  429080:	stur	x0, [x29, #-120]
  429084:	mov	w8, #0x1                   	// #1
  429088:	stur	w8, [x29, #-200]
  42908c:	b	429194 <ASN1_generate_nconf@plt+0xa894>
  429090:	mov	w8, #0x1                   	// #1
  429094:	stur	w8, [x29, #-208]
  429098:	b	429194 <ASN1_generate_nconf@plt+0xa894>
  42909c:	mov	w8, #0x1                   	// #1
  4290a0:	stur	w8, [x29, #-204]
  4290a4:	b	429194 <ASN1_generate_nconf@plt+0xa894>
  4290a8:	ldur	w8, [x29, #-180]
  4290ac:	add	w8, w8, #0x1
  4290b0:	stur	w8, [x29, #-180]
  4290b4:	stur	w8, [x29, #-216]
  4290b8:	b	429194 <ASN1_generate_nconf@plt+0xa894>
  4290bc:	mov	w8, #0x1                   	// #1
  4290c0:	stur	w8, [x29, #-200]
  4290c4:	b	429194 <ASN1_generate_nconf@plt+0xa894>
  4290c8:	mov	w8, #0x1                   	// #1
  4290cc:	stur	w8, [x29, #-196]
  4290d0:	b	429194 <ASN1_generate_nconf@plt+0xa894>
  4290d4:	ldur	w8, [x29, #-180]
  4290d8:	add	w8, w8, #0x1
  4290dc:	stur	w8, [x29, #-180]
  4290e0:	stur	w8, [x29, #-144]
  4290e4:	b	429194 <ASN1_generate_nconf@plt+0xa894>
  4290e8:	ldur	w8, [x29, #-180]
  4290ec:	add	w8, w8, #0x1
  4290f0:	stur	w8, [x29, #-180]
  4290f4:	stur	w8, [x29, #-148]
  4290f8:	b	429194 <ASN1_generate_nconf@plt+0xa894>
  4290fc:	ldur	w8, [x29, #-180]
  429100:	add	w8, w8, #0x1
  429104:	stur	w8, [x29, #-180]
  429108:	stur	w8, [x29, #-152]
  42910c:	b	429194 <ASN1_generate_nconf@plt+0xa894>
  429110:	ldur	w8, [x29, #-180]
  429114:	add	w8, w8, #0x1
  429118:	stur	w8, [x29, #-180]
  42911c:	stur	w8, [x29, #-156]
  429120:	b	429194 <ASN1_generate_nconf@plt+0xa894>
  429124:	ldur	w8, [x29, #-180]
  429128:	add	w8, w8, #0x1
  42912c:	stur	w8, [x29, #-180]
  429130:	stur	w8, [x29, #-160]
  429134:	b	429194 <ASN1_generate_nconf@plt+0xa894>
  429138:	ldur	w8, [x29, #-180]
  42913c:	add	w8, w8, #0x1
  429140:	stur	w8, [x29, #-180]
  429144:	stur	w8, [x29, #-188]
  429148:	b	429194 <ASN1_generate_nconf@plt+0xa894>
  42914c:	ldur	w8, [x29, #-180]
  429150:	add	w8, w8, #0x1
  429154:	stur	w8, [x29, #-180]
  429158:	stur	w8, [x29, #-192]
  42915c:	b	429194 <ASN1_generate_nconf@plt+0xa894>
  429160:	mov	w8, #0x1                   	// #1
  429164:	stur	w8, [x29, #-184]
  429168:	b	429194 <ASN1_generate_nconf@plt+0xa894>
  42916c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  429170:	bl	46aae8 <ASN1_generate_nconf@plt+0x4c1e8>
  429174:	cbnz	w0, 42917c <ASN1_generate_nconf@plt+0xa87c>
  429178:	b	428fb4 <ASN1_generate_nconf@plt+0xa6b4>
  42917c:	b	429194 <ASN1_generate_nconf@plt+0xa894>
  429180:	bl	472534 <ASN1_generate_nconf@plt+0x53c34>
  429184:	sub	x1, x29, #0x50
  429188:	bl	471348 <ASN1_generate_nconf@plt+0x52a48>
  42918c:	cbnz	w0, 429194 <ASN1_generate_nconf@plt+0xa894>
  429190:	b	428fb4 <ASN1_generate_nconf@plt+0xa6b4>
  429194:	b	428f74 <ASN1_generate_nconf@plt+0xa674>
  429198:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  42919c:	stur	w0, [x29, #-4]
  4291a0:	ldur	w8, [x29, #-4]
  4291a4:	cbz	w8, 4291ac <ASN1_generate_nconf@plt+0xa8ac>
  4291a8:	b	428fb4 <ASN1_generate_nconf@plt+0xa6b4>
  4291ac:	ldur	x0, [x29, #-88]
  4291b0:	ldur	w1, [x29, #-164]
  4291b4:	bl	46c378 <ASN1_generate_nconf@plt+0x4da78>
  4291b8:	stur	x0, [x29, #-24]
  4291bc:	ldur	x8, [x29, #-24]
  4291c0:	cbnz	x8, 4291c8 <ASN1_generate_nconf@plt+0xa8c8>
  4291c4:	b	429870 <ASN1_generate_nconf@plt+0xaf70>
  4291c8:	ldur	w8, [x29, #-200]
  4291cc:	cbz	w8, 42934c <ASN1_generate_nconf@plt+0xaa4c>
  4291d0:	ldur	x0, [x29, #-120]
  4291d4:	ldur	x1, [x29, #-128]
  4291d8:	ldur	w2, [x29, #-204]
  4291dc:	ldur	w3, [x29, #-208]
  4291e0:	bl	46d344 <ASN1_generate_nconf@plt+0x4ea44>
  4291e4:	stur	x0, [x29, #-40]
  4291e8:	cbnz	x0, 4291f0 <ASN1_generate_nconf@plt+0xa8f0>
  4291ec:	b	429870 <ASN1_generate_nconf@plt+0xaf70>
  4291f0:	ldur	x0, [x29, #-40]
  4291f4:	str	x0, [sp, #160]
  4291f8:	bl	41b140 <X509_LOOKUP_file@plt>
  4291fc:	ldr	x8, [sp, #160]
  429200:	str	x0, [sp, #152]
  429204:	mov	x0, x8
  429208:	ldr	x1, [sp, #152]
  42920c:	bl	41c6f0 <X509_STORE_add_lookup@plt>
  429210:	stur	x0, [x29, #-56]
  429214:	ldur	x8, [x29, #-56]
  429218:	cbnz	x8, 429220 <ASN1_generate_nconf@plt+0xa920>
  42921c:	b	429870 <ASN1_generate_nconf@plt+0xaf70>
  429220:	bl	41d3b0 <X509_STORE_CTX_new@plt>
  429224:	stur	x0, [x29, #-48]
  429228:	ldur	x8, [x29, #-48]
  42922c:	cbz	x8, 42924c <ASN1_generate_nconf@plt+0xa94c>
  429230:	ldur	x0, [x29, #-48]
  429234:	ldur	x1, [x29, #-40]
  429238:	mov	x8, xzr
  42923c:	mov	x2, x8
  429240:	mov	x3, x8
  429244:	bl	41d440 <X509_STORE_CTX_init@plt>
  429248:	cbnz	w0, 429264 <ASN1_generate_nconf@plt+0xa964>
  42924c:	ldr	x8, [sp, #192]
  429250:	ldr	x0, [x8]
  429254:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  429258:	add	x1, x1, #0xc6b
  42925c:	bl	4196e0 <BIO_printf@plt>
  429260:	b	429870 <ASN1_generate_nconf@plt+0xaf70>
  429264:	ldur	x0, [x29, #-48]
  429268:	ldur	x8, [x29, #-24]
  42926c:	str	x0, [sp, #144]
  429270:	mov	x0, x8
  429274:	bl	41c410 <X509_CRL_get_issuer@plt>
  429278:	ldr	x8, [sp, #144]
  42927c:	str	x0, [sp, #136]
  429280:	mov	x0, x8
  429284:	mov	w1, #0x1                   	// #1
  429288:	ldr	x2, [sp, #136]
  42928c:	bl	41e7f0 <X509_STORE_CTX_get_obj_by_subject@plt>
  429290:	stur	x0, [x29, #-64]
  429294:	ldur	x8, [x29, #-64]
  429298:	cbnz	x8, 4292b4 <ASN1_generate_nconf@plt+0xa9b4>
  42929c:	ldr	x8, [sp, #192]
  4292a0:	ldr	x0, [x8]
  4292a4:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  4292a8:	add	x1, x1, #0xc8a
  4292ac:	bl	4196e0 <BIO_printf@plt>
  4292b0:	b	429870 <ASN1_generate_nconf@plt+0xaf70>
  4292b4:	ldur	x0, [x29, #-64]
  4292b8:	bl	41a670 <X509_OBJECT_get0_X509@plt>
  4292bc:	bl	41a480 <X509_get_pubkey@plt>
  4292c0:	stur	x0, [x29, #-72]
  4292c4:	ldur	x0, [x29, #-64]
  4292c8:	bl	41cca0 <X509_OBJECT_free@plt>
  4292cc:	ldur	x8, [x29, #-72]
  4292d0:	cbnz	x8, 4292ec <ASN1_generate_nconf@plt+0xa9ec>
  4292d4:	ldr	x8, [sp, #192]
  4292d8:	ldr	x0, [x8]
  4292dc:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  4292e0:	add	x1, x1, #0xcb0
  4292e4:	bl	4196e0 <BIO_printf@plt>
  4292e8:	b	429870 <ASN1_generate_nconf@plt+0xaf70>
  4292ec:	ldur	x0, [x29, #-24]
  4292f0:	ldur	x1, [x29, #-72]
  4292f4:	bl	4199a0 <X509_CRL_verify@plt>
  4292f8:	stur	w0, [x29, #-212]
  4292fc:	ldur	x0, [x29, #-72]
  429300:	bl	41d960 <EVP_PKEY_free@plt>
  429304:	ldur	w8, [x29, #-212]
  429308:	cmp	w8, #0x0
  42930c:	cset	w8, ge  // ge = tcont
  429310:	tbnz	w8, #0, 429318 <ASN1_generate_nconf@plt+0xaa18>
  429314:	b	429870 <ASN1_generate_nconf@plt+0xaf70>
  429318:	ldur	w8, [x29, #-212]
  42931c:	cbnz	w8, 429338 <ASN1_generate_nconf@plt+0xaa38>
  429320:	ldr	x8, [sp, #192]
  429324:	ldr	x0, [x8]
  429328:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  42932c:	add	x1, x1, #0x112
  429330:	bl	4196e0 <BIO_printf@plt>
  429334:	b	42934c <ASN1_generate_nconf@plt+0xaa4c>
  429338:	ldr	x8, [sp, #192]
  42933c:	ldr	x0, [x8]
  429340:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  429344:	add	x1, x1, #0x99f
  429348:	bl	4196e0 <BIO_printf@plt>
  42934c:	ldur	x8, [x29, #-104]
  429350:	cbz	x8, 429434 <ASN1_generate_nconf@plt+0xab34>
  429354:	ldur	x8, [x29, #-112]
  429358:	cbnz	x8, 429374 <ASN1_generate_nconf@plt+0xaa74>
  42935c:	ldr	x8, [sp, #192]
  429360:	ldr	x0, [x8]
  429364:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  429368:	add	x1, x1, #0xcd5
  42936c:	bl	41a930 <BIO_puts@plt>
  429370:	b	429870 <ASN1_generate_nconf@plt+0xaf70>
  429374:	ldur	x0, [x29, #-104]
  429378:	ldur	w1, [x29, #-164]
  42937c:	bl	46c378 <ASN1_generate_nconf@plt+0x4da78>
  429380:	stur	x0, [x29, #-224]
  429384:	ldur	x8, [x29, #-224]
  429388:	cbnz	x8, 429390 <ASN1_generate_nconf@plt+0xaa90>
  42938c:	b	429870 <ASN1_generate_nconf@plt+0xaf70>
  429390:	ldur	x0, [x29, #-112]
  429394:	ldur	w1, [x29, #-172]
  429398:	mov	w8, wzr
  42939c:	mov	w2, w8
  4293a0:	mov	x9, xzr
  4293a4:	mov	x3, x9
  4293a8:	mov	x4, x9
  4293ac:	adrp	x5, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  4293b0:	add	x5, x5, #0xcee
  4293b4:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  4293b8:	stur	x0, [x29, #-72]
  4293bc:	ldur	x9, [x29, #-72]
  4293c0:	cbnz	x9, 4293d0 <ASN1_generate_nconf@plt+0xaad0>
  4293c4:	ldur	x0, [x29, #-224]
  4293c8:	bl	41cfc0 <X509_CRL_free@plt>
  4293cc:	b	429870 <ASN1_generate_nconf@plt+0xaf70>
  4293d0:	ldur	x0, [x29, #-24]
  4293d4:	ldur	x1, [x29, #-224]
  4293d8:	ldur	x2, [x29, #-72]
  4293dc:	ldur	x3, [x29, #-80]
  4293e0:	mov	w8, wzr
  4293e4:	mov	w4, w8
  4293e8:	bl	419c40 <X509_CRL_diff@plt>
  4293ec:	stur	x0, [x29, #-232]
  4293f0:	ldur	x0, [x29, #-224]
  4293f4:	bl	41cfc0 <X509_CRL_free@plt>
  4293f8:	ldur	x0, [x29, #-72]
  4293fc:	bl	41d960 <EVP_PKEY_free@plt>
  429400:	ldur	x9, [x29, #-232]
  429404:	cbz	x9, 42941c <ASN1_generate_nconf@plt+0xab1c>
  429408:	ldur	x0, [x29, #-24]
  42940c:	bl	41cfc0 <X509_CRL_free@plt>
  429410:	ldur	x8, [x29, #-232]
  429414:	stur	x8, [x29, #-24]
  429418:	b	429434 <ASN1_generate_nconf@plt+0xab34>
  42941c:	ldr	x8, [sp, #192]
  429420:	ldr	x0, [x8]
  429424:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  429428:	add	x1, x1, #0xcfe
  42942c:	bl	41a930 <BIO_puts@plt>
  429430:	b	429870 <ASN1_generate_nconf@plt+0xaf70>
  429434:	ldur	w8, [x29, #-184]
  429438:	cbz	w8, 429458 <ASN1_generate_nconf@plt+0xab58>
  42943c:	ldur	x0, [x29, #-24]
  429440:	sub	x1, x29, #0xf0
  429444:	mov	x8, xzr
  429448:	mov	x2, x8
  42944c:	bl	41c2e0 <X509_CRL_get0_signature@plt>
  429450:	ldur	x0, [x29, #-240]
  429454:	bl	46fdac <ASN1_generate_nconf@plt+0x514ac>
  429458:	ldur	w8, [x29, #-180]
  42945c:	cbz	w8, 4297b8 <ASN1_generate_nconf@plt+0xaeb8>
  429460:	mov	w8, #0x1                   	// #1
  429464:	stur	w8, [x29, #-212]
  429468:	ldur	w8, [x29, #-212]
  42946c:	ldur	w9, [x29, #-180]
  429470:	cmp	w8, w9
  429474:	b.gt	4297b8 <ASN1_generate_nconf@plt+0xaeb8>
  429478:	ldur	w8, [x29, #-148]
  42947c:	ldur	w9, [x29, #-212]
  429480:	cmp	w8, w9
  429484:	b.ne	4294c8 <ASN1_generate_nconf@plt+0xabc8>  // b.any
  429488:	ldr	x8, [sp, #184]
  42948c:	ldr	x0, [x8]
  429490:	ldur	x9, [x29, #-24]
  429494:	str	x0, [sp, #128]
  429498:	mov	x0, x9
  42949c:	bl	41c410 <X509_CRL_get_issuer@plt>
  4294a0:	str	x0, [sp, #120]
  4294a4:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  4294a8:	ldr	x8, [sp, #128]
  4294ac:	str	x0, [sp, #112]
  4294b0:	mov	x0, x8
  4294b4:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  4294b8:	add	x1, x1, #0xd18
  4294bc:	ldr	x2, [sp, #120]
  4294c0:	ldr	x3, [sp, #112]
  4294c4:	bl	46acd0 <ASN1_generate_nconf@plt+0x4c3d0>
  4294c8:	ldur	w8, [x29, #-192]
  4294cc:	ldur	w9, [x29, #-212]
  4294d0:	cmp	w8, w9
  4294d4:	b.ne	429554 <ASN1_generate_nconf@plt+0xac54>  // b.any
  4294d8:	ldur	x0, [x29, #-24]
  4294dc:	mov	w1, #0x58                  	// #88
  4294e0:	mov	x8, xzr
  4294e4:	mov	x2, x8
  4294e8:	mov	x3, x8
  4294ec:	bl	419f70 <X509_CRL_get_ext_d2i@plt>
  4294f0:	stur	x0, [x29, #-248]
  4294f4:	ldr	x8, [sp, #184]
  4294f8:	ldr	x0, [x8]
  4294fc:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  429500:	add	x1, x1, #0xd20
  429504:	bl	4196e0 <BIO_printf@plt>
  429508:	ldur	x8, [x29, #-248]
  42950c:	cbz	x8, 429530 <ASN1_generate_nconf@plt+0xac30>
  429510:	ldr	x8, [sp, #184]
  429514:	ldr	x0, [x8]
  429518:	ldur	x1, [x29, #-248]
  42951c:	bl	41c630 <i2a_ASN1_INTEGER@plt>
  429520:	ldur	x8, [x29, #-248]
  429524:	mov	x0, x8
  429528:	bl	41b7a0 <ASN1_INTEGER_free@plt>
  42952c:	b	429544 <ASN1_generate_nconf@plt+0xac44>
  429530:	ldr	x8, [sp, #184]
  429534:	ldr	x0, [x8]
  429538:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  42953c:	add	x1, x1, #0xd2b
  429540:	bl	41a930 <BIO_puts@plt>
  429544:	ldr	x8, [sp, #184]
  429548:	ldr	x0, [x8]
  42954c:	ldr	x1, [sp, #176]
  429550:	bl	4196e0 <BIO_printf@plt>
  429554:	ldur	w8, [x29, #-144]
  429558:	ldur	w9, [x29, #-212]
  42955c:	cmp	w8, w9
  429560:	b.ne	42959c <ASN1_generate_nconf@plt+0xac9c>  // b.any
  429564:	ldr	x8, [sp, #184]
  429568:	ldr	x0, [x8]
  42956c:	ldur	x9, [x29, #-24]
  429570:	str	x0, [sp, #104]
  429574:	mov	x0, x9
  429578:	bl	41c410 <X509_CRL_get_issuer@plt>
  42957c:	bl	41bd30 <X509_NAME_hash@plt>
  429580:	ldr	x8, [sp, #104]
  429584:	str	x0, [sp, #96]
  429588:	mov	x0, x8
  42958c:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  429590:	add	x1, x1, #0xd32
  429594:	ldr	x2, [sp, #96]
  429598:	bl	4196e0 <BIO_printf@plt>
  42959c:	ldur	w8, [x29, #-216]
  4295a0:	ldur	w9, [x29, #-212]
  4295a4:	cmp	w8, w9
  4295a8:	b.ne	4295e4 <ASN1_generate_nconf@plt+0xace4>  // b.any
  4295ac:	ldr	x8, [sp, #184]
  4295b0:	ldr	x0, [x8]
  4295b4:	ldur	x9, [x29, #-24]
  4295b8:	str	x0, [sp, #88]
  4295bc:	mov	x0, x9
  4295c0:	bl	41c410 <X509_CRL_get_issuer@plt>
  4295c4:	bl	41a770 <X509_NAME_hash_old@plt>
  4295c8:	ldr	x8, [sp, #88]
  4295cc:	str	x0, [sp, #80]
  4295d0:	mov	x0, x8
  4295d4:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  4295d8:	add	x1, x1, #0xd32
  4295dc:	ldr	x2, [sp, #80]
  4295e0:	bl	4196e0 <BIO_printf@plt>
  4295e4:	ldur	w8, [x29, #-152]
  4295e8:	ldur	w9, [x29, #-212]
  4295ec:	cmp	w8, w9
  4295f0:	b.ne	429648 <ASN1_generate_nconf@plt+0xad48>  // b.any
  4295f4:	ldr	x8, [sp, #184]
  4295f8:	ldr	x0, [x8]
  4295fc:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  429600:	add	x1, x1, #0xd39
  429604:	bl	4196e0 <BIO_printf@plt>
  429608:	ldr	x8, [sp, #184]
  42960c:	ldr	x9, [x8]
  429610:	ldur	x10, [x29, #-24]
  429614:	mov	x0, x10
  429618:	str	x9, [sp, #72]
  42961c:	bl	41e320 <X509_CRL_get0_lastUpdate@plt>
  429620:	ldr	x8, [sp, #72]
  429624:	str	x0, [sp, #64]
  429628:	mov	x0, x8
  42962c:	ldr	x1, [sp, #64]
  429630:	bl	41a060 <ASN1_TIME_print@plt>
  429634:	ldr	x8, [sp, #184]
  429638:	ldr	x9, [x8]
  42963c:	mov	x0, x9
  429640:	ldr	x1, [sp, #176]
  429644:	bl	4196e0 <BIO_printf@plt>
  429648:	ldur	w8, [x29, #-156]
  42964c:	ldur	w9, [x29, #-212]
  429650:	cmp	w8, w9
  429654:	b.ne	4296d0 <ASN1_generate_nconf@plt+0xadd0>  // b.any
  429658:	ldr	x8, [sp, #184]
  42965c:	ldr	x0, [x8]
  429660:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  429664:	add	x1, x1, #0xd45
  429668:	bl	4196e0 <BIO_printf@plt>
  42966c:	ldur	x8, [x29, #-24]
  429670:	mov	x0, x8
  429674:	bl	41da40 <X509_CRL_get0_nextUpdate@plt>
  429678:	cbz	x0, 4296ac <ASN1_generate_nconf@plt+0xadac>
  42967c:	ldr	x8, [sp, #184]
  429680:	ldr	x0, [x8]
  429684:	ldur	x9, [x29, #-24]
  429688:	str	x0, [sp, #56]
  42968c:	mov	x0, x9
  429690:	bl	41da40 <X509_CRL_get0_nextUpdate@plt>
  429694:	ldr	x8, [sp, #56]
  429698:	str	x0, [sp, #48]
  42969c:	mov	x0, x8
  4296a0:	ldr	x1, [sp, #48]
  4296a4:	bl	41a060 <ASN1_TIME_print@plt>
  4296a8:	b	4296c0 <ASN1_generate_nconf@plt+0xadc0>
  4296ac:	ldr	x8, [sp, #184]
  4296b0:	ldr	x0, [x8]
  4296b4:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  4296b8:	add	x1, x1, #0xd51
  4296bc:	bl	4196e0 <BIO_printf@plt>
  4296c0:	ldr	x8, [sp, #184]
  4296c4:	ldr	x0, [x8]
  4296c8:	ldr	x1, [sp, #176]
  4296cc:	bl	4196e0 <BIO_printf@plt>
  4296d0:	ldur	w8, [x29, #-188]
  4296d4:	ldur	w9, [x29, #-212]
  4296d8:	cmp	w8, w9
  4296dc:	b.ne	4297a8 <ASN1_generate_nconf@plt+0xaea8>  // b.any
  4296e0:	ldur	x0, [x29, #-24]
  4296e4:	ldur	x1, [x29, #-80]
  4296e8:	add	x2, sp, #0xe0
  4296ec:	sub	x3, x29, #0x100
  4296f0:	bl	41e1a0 <X509_CRL_digest@plt>
  4296f4:	cbnz	w0, 429710 <ASN1_generate_nconf@plt+0xae10>
  4296f8:	ldr	x8, [sp, #192]
  4296fc:	ldr	x0, [x8]
  429700:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  429704:	add	x1, x1, #0xa0b
  429708:	bl	4196e0 <BIO_printf@plt>
  42970c:	b	429870 <ASN1_generate_nconf@plt+0xaf70>
  429710:	ldr	x8, [sp, #184]
  429714:	ldr	x0, [x8]
  429718:	ldur	x9, [x29, #-80]
  42971c:	str	x0, [sp, #40]
  429720:	mov	x0, x9
  429724:	bl	419600 <EVP_MD_type@plt>
  429728:	bl	41dde0 <OBJ_nid2sn@plt>
  42972c:	ldr	x8, [sp, #40]
  429730:	str	x0, [sp, #32]
  429734:	mov	x0, x8
  429738:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  42973c:	add	x1, x1, #0xd56
  429740:	ldr	x2, [sp, #32]
  429744:	bl	4196e0 <BIO_printf@plt>
  429748:	stur	wzr, [x29, #-252]
  42974c:	ldur	w8, [x29, #-252]
  429750:	ldur	w9, [x29, #-256]
  429754:	cmp	w8, w9
  429758:	b.ge	4297a8 <ASN1_generate_nconf@plt+0xaea8>  // b.tcont
  42975c:	ldr	x8, [sp, #184]
  429760:	ldr	x0, [x8]
  429764:	ldursw	x9, [x29, #-252]
  429768:	add	x10, sp, #0xe0
  42976c:	ldrb	w2, [x10, x9]
  429770:	ldur	w11, [x29, #-252]
  429774:	add	w11, w11, #0x1
  429778:	ldur	w12, [x29, #-256]
  42977c:	mov	w13, #0x3a                  	// #58
  429780:	mov	w14, #0xa                   	// #10
  429784:	cmp	w11, w12
  429788:	csel	w3, w14, w13, eq  // eq = none
  42978c:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  429790:	add	x1, x1, #0xd66
  429794:	bl	4196e0 <BIO_printf@plt>
  429798:	ldur	w8, [x29, #-252]
  42979c:	add	w8, w8, #0x1
  4297a0:	stur	w8, [x29, #-252]
  4297a4:	b	42974c <ASN1_generate_nconf@plt+0xae4c>
  4297a8:	ldur	w8, [x29, #-212]
  4297ac:	add	w8, w8, #0x1
  4297b0:	stur	w8, [x29, #-212]
  4297b4:	b	429468 <ASN1_generate_nconf@plt+0xab68>
  4297b8:	ldur	x0, [x29, #-96]
  4297bc:	ldur	w2, [x29, #-168]
  4297c0:	mov	w1, #0x77                  	// #119
  4297c4:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  4297c8:	stur	x0, [x29, #-32]
  4297cc:	ldur	x8, [x29, #-32]
  4297d0:	cbnz	x8, 4297d8 <ASN1_generate_nconf@plt+0xaed8>
  4297d4:	b	429870 <ASN1_generate_nconf@plt+0xaf70>
  4297d8:	ldur	w8, [x29, #-196]
  4297dc:	cbz	w8, 42980c <ASN1_generate_nconf@plt+0xaf0c>
  4297e0:	ldur	x0, [x29, #-32]
  4297e4:	ldur	x1, [x29, #-24]
  4297e8:	str	x0, [sp, #24]
  4297ec:	str	x1, [sp, #16]
  4297f0:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  4297f4:	ldr	x8, [sp, #24]
  4297f8:	str	x0, [sp, #8]
  4297fc:	mov	x0, x8
  429800:	ldr	x1, [sp, #16]
  429804:	ldr	x2, [sp, #8]
  429808:	bl	41d4e0 <X509_CRL_print_ex@plt>
  42980c:	ldur	w8, [x29, #-160]
  429810:	cbz	w8, 42981c <ASN1_generate_nconf@plt+0xaf1c>
  429814:	stur	wzr, [x29, #-176]
  429818:	b	429870 <ASN1_generate_nconf@plt+0xaf70>
  42981c:	ldur	w8, [x29, #-168]
  429820:	cmp	w8, #0x4
  429824:	b.ne	42983c <ASN1_generate_nconf@plt+0xaf3c>  // b.any
  429828:	ldur	x0, [x29, #-32]
  42982c:	ldur	x1, [x29, #-24]
  429830:	bl	41cc00 <i2d_X509_CRL_bio@plt>
  429834:	stur	w0, [x29, #-212]
  429838:	b	42984c <ASN1_generate_nconf@plt+0xaf4c>
  42983c:	ldur	x0, [x29, #-32]
  429840:	ldur	x1, [x29, #-24]
  429844:	bl	41a490 <PEM_write_bio_X509_CRL@plt>
  429848:	stur	w0, [x29, #-212]
  42984c:	ldur	w8, [x29, #-212]
  429850:	cbnz	w8, 42986c <ASN1_generate_nconf@plt+0xaf6c>
  429854:	ldr	x8, [sp, #192]
  429858:	ldr	x0, [x8]
  42985c:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  429860:	add	x1, x1, #0xd6d
  429864:	bl	4196e0 <BIO_printf@plt>
  429868:	b	429870 <ASN1_generate_nconf@plt+0xaf70>
  42986c:	stur	wzr, [x29, #-176]
  429870:	ldur	w8, [x29, #-176]
  429874:	cbz	w8, 429884 <ASN1_generate_nconf@plt+0xaf84>
  429878:	ldr	x8, [sp, #192]
  42987c:	ldr	x0, [x8]
  429880:	bl	41e780 <ERR_print_errors@plt>
  429884:	ldur	x0, [x29, #-32]
  429888:	bl	41cde0 <BIO_free_all@plt>
  42988c:	ldur	x0, [x29, #-24]
  429890:	bl	41cfc0 <X509_CRL_free@plt>
  429894:	ldur	x0, [x29, #-48]
  429898:	bl	41c6a0 <X509_STORE_CTX_free@plt>
  42989c:	ldur	x0, [x29, #-40]
  4298a0:	bl	41db70 <X509_STORE_free@plt>
  4298a4:	ldur	w0, [x29, #-176]
  4298a8:	add	sp, sp, #0x220
  4298ac:	ldr	x28, [sp, #16]
  4298b0:	ldp	x29, x30, [sp], #32
  4298b4:	ret
  4298b8:	sub	sp, sp, #0xc0
  4298bc:	stp	x29, x30, [sp, #176]
  4298c0:	add	x29, sp, #0xb0
  4298c4:	mov	x8, xzr
  4298c8:	mov	w9, #0x8005                	// #32773
  4298cc:	mov	w10, #0x1                   	// #1
  4298d0:	adrp	x2, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  4298d4:	add	x2, x2, #0xdb0
  4298d8:	adrp	x11, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4298dc:	add	x11, x11, #0xc0
  4298e0:	stur	w0, [x29, #-4]
  4298e4:	stur	x1, [x29, #-16]
  4298e8:	stur	x8, [x29, #-24]
  4298ec:	stur	x8, [x29, #-32]
  4298f0:	stur	x8, [x29, #-40]
  4298f4:	stur	x8, [x29, #-48]
  4298f8:	stur	x8, [x29, #-56]
  4298fc:	stur	x8, [x29, #-64]
  429900:	stur	x8, [x29, #-72]
  429904:	stur	x8, [x29, #-80]
  429908:	str	x8, [sp, #88]
  42990c:	str	x8, [sp, #80]
  429910:	str	wzr, [sp, #60]
  429914:	str	w9, [sp, #56]
  429918:	str	w9, [sp, #52]
  42991c:	str	w10, [sp, #48]
  429920:	str	wzr, [sp, #44]
  429924:	ldur	w0, [x29, #-4]
  429928:	ldur	x1, [x29, #-16]
  42992c:	str	x11, [sp, #32]
  429930:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  429934:	str	x0, [sp, #72]
  429938:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  42993c:	str	w0, [sp, #40]
  429940:	cbz	w0, 429a48 <ASN1_generate_nconf@plt+0xb148>
  429944:	ldr	w8, [sp, #40]
  429948:	add	w8, w8, #0x1
  42994c:	mov	w9, w8
  429950:	ubfx	x9, x9, #0, #32
  429954:	cmp	x9, #0x8
  429958:	str	x9, [sp, #24]
  42995c:	b.hi	429a44 <ASN1_generate_nconf@plt+0xb144>  // b.pmore
  429960:	adrp	x8, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  429964:	add	x8, x8, #0xd88
  429968:	ldr	x11, [sp, #24]
  42996c:	ldrsw	x10, [x8, x11, lsl #2]
  429970:	add	x9, x8, x10
  429974:	br	x9
  429978:	ldr	x8, [sp, #32]
  42997c:	ldr	x0, [x8]
  429980:	ldr	x2, [sp, #72]
  429984:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  429988:	add	x1, x1, #0x466
  42998c:	bl	4196e0 <BIO_printf@plt>
  429990:	b	429cdc <ASN1_generate_nconf@plt+0xb3dc>
  429994:	adrp	x0, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  429998:	add	x0, x0, #0xdb0
  42999c:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  4299a0:	str	wzr, [sp, #48]
  4299a4:	b	429cdc <ASN1_generate_nconf@plt+0xb3dc>
  4299a8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4299ac:	mov	x1, #0x2                   	// #2
  4299b0:	add	x2, sp, #0x38
  4299b4:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  4299b8:	cbnz	w0, 4299c0 <ASN1_generate_nconf@plt+0xb0c0>
  4299bc:	b	429978 <ASN1_generate_nconf@plt+0xb078>
  4299c0:	b	429a44 <ASN1_generate_nconf@plt+0xb144>
  4299c4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4299c8:	mov	x1, #0x2                   	// #2
  4299cc:	add	x2, sp, #0x34
  4299d0:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  4299d4:	cbnz	w0, 4299dc <ASN1_generate_nconf@plt+0xb0dc>
  4299d8:	b	429978 <ASN1_generate_nconf@plt+0xb078>
  4299dc:	b	429a44 <ASN1_generate_nconf@plt+0xb144>
  4299e0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4299e4:	str	x0, [sp, #88]
  4299e8:	b	429a44 <ASN1_generate_nconf@plt+0xb144>
  4299ec:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4299f0:	str	x0, [sp, #80]
  4299f4:	b	429a44 <ASN1_generate_nconf@plt+0xb144>
  4299f8:	mov	w8, #0x1                   	// #1
  4299fc:	str	w8, [sp, #44]
  429a00:	b	429a44 <ASN1_generate_nconf@plt+0xb144>
  429a04:	ldur	x8, [x29, #-56]
  429a08:	cbnz	x8, 429a1c <ASN1_generate_nconf@plt+0xb11c>
  429a0c:	bl	429d18 <ASN1_generate_nconf@plt+0xb418>
  429a10:	stur	x0, [x29, #-56]
  429a14:	cbnz	x0, 429a1c <ASN1_generate_nconf@plt+0xb11c>
  429a18:	b	429cdc <ASN1_generate_nconf@plt+0xb3dc>
  429a1c:	ldur	x0, [x29, #-56]
  429a20:	str	x0, [sp, #16]
  429a24:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  429a28:	ldr	x8, [sp, #16]
  429a2c:	str	x0, [sp, #8]
  429a30:	mov	x0, x8
  429a34:	ldr	x1, [sp, #8]
  429a38:	bl	429d2c <ASN1_generate_nconf@plt+0xb42c>
  429a3c:	cbnz	w0, 429a44 <ASN1_generate_nconf@plt+0xb144>
  429a40:	b	429cdc <ASN1_generate_nconf@plt+0xb3dc>
  429a44:	b	429938 <ASN1_generate_nconf@plt+0xb038>
  429a48:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  429a4c:	stur	w0, [x29, #-4]
  429a50:	ldur	w8, [x29, #-4]
  429a54:	cbz	w8, 429a5c <ASN1_generate_nconf@plt+0xb15c>
  429a58:	b	429978 <ASN1_generate_nconf@plt+0xb078>
  429a5c:	ldr	w8, [sp, #44]
  429a60:	cbnz	w8, 429b04 <ASN1_generate_nconf@plt+0xb204>
  429a64:	ldr	x0, [sp, #88]
  429a68:	ldr	w2, [sp, #56]
  429a6c:	mov	w1, #0x72                  	// #114
  429a70:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  429a74:	stur	x0, [x29, #-24]
  429a78:	ldur	x8, [x29, #-24]
  429a7c:	cbnz	x8, 429a84 <ASN1_generate_nconf@plt+0xb184>
  429a80:	b	429cdc <ASN1_generate_nconf@plt+0xb3dc>
  429a84:	ldr	w8, [sp, #56]
  429a88:	cmp	w8, #0x4
  429a8c:	b.ne	429aa8 <ASN1_generate_nconf@plt+0xb1a8>  // b.any
  429a90:	ldur	x0, [x29, #-24]
  429a94:	mov	x8, xzr
  429a98:	mov	x1, x8
  429a9c:	bl	41e0b0 <d2i_X509_CRL_bio@plt>
  429aa0:	stur	x0, [x29, #-80]
  429aa4:	b	429ad4 <ASN1_generate_nconf@plt+0xb1d4>
  429aa8:	ldr	w8, [sp, #56]
  429aac:	mov	w9, #0x8005                	// #32773
  429ab0:	cmp	w8, w9
  429ab4:	b.ne	429ad4 <ASN1_generate_nconf@plt+0xb1d4>  // b.any
  429ab8:	ldur	x0, [x29, #-24]
  429abc:	mov	x8, xzr
  429ac0:	mov	x1, x8
  429ac4:	mov	x2, x8
  429ac8:	mov	x3, x8
  429acc:	bl	41aa20 <PEM_read_bio_X509_CRL@plt>
  429ad0:	stur	x0, [x29, #-80]
  429ad4:	ldur	x8, [x29, #-80]
  429ad8:	cbnz	x8, 429b04 <ASN1_generate_nconf@plt+0xb204>
  429adc:	ldr	x8, [sp, #32]
  429ae0:	ldr	x0, [x8]
  429ae4:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  429ae8:	add	x1, x1, #0xf0f
  429aec:	bl	4196e0 <BIO_printf@plt>
  429af0:	ldr	x8, [sp, #32]
  429af4:	ldr	x9, [x8]
  429af8:	mov	x0, x9
  429afc:	bl	41e780 <ERR_print_errors@plt>
  429b00:	b	429cdc <ASN1_generate_nconf@plt+0xb3dc>
  429b04:	bl	41dd10 <PKCS7_new@plt>
  429b08:	stur	x0, [x29, #-40]
  429b0c:	cbnz	x0, 429b14 <ASN1_generate_nconf@plt+0xb214>
  429b10:	b	429cdc <ASN1_generate_nconf@plt+0xb3dc>
  429b14:	bl	41c580 <PKCS7_SIGNED_new@plt>
  429b18:	stur	x0, [x29, #-48]
  429b1c:	cbnz	x0, 429b24 <ASN1_generate_nconf@plt+0xb224>
  429b20:	b	429cdc <ASN1_generate_nconf@plt+0xb3dc>
  429b24:	mov	w0, #0x16                  	// #22
  429b28:	bl	41dd00 <OBJ_nid2obj@plt>
  429b2c:	ldur	x8, [x29, #-40]
  429b30:	str	x0, [x8, #24]
  429b34:	ldur	x8, [x29, #-48]
  429b38:	ldur	x9, [x29, #-40]
  429b3c:	str	x8, [x9, #32]
  429b40:	mov	w0, #0x15                  	// #21
  429b44:	bl	41dd00 <OBJ_nid2obj@plt>
  429b48:	ldur	x8, [x29, #-48]
  429b4c:	ldr	x8, [x8, #40]
  429b50:	str	x0, [x8, #24]
  429b54:	ldur	x8, [x29, #-48]
  429b58:	ldr	x0, [x8]
  429b5c:	mov	x1, #0x1                   	// #1
  429b60:	bl	41dd50 <ASN1_INTEGER_set@plt>
  429b64:	cbnz	w0, 429b6c <ASN1_generate_nconf@plt+0xb26c>
  429b68:	b	429cdc <ASN1_generate_nconf@plt+0xb3dc>
  429b6c:	bl	429d58 <ASN1_generate_nconf@plt+0xb458>
  429b70:	stur	x0, [x29, #-72]
  429b74:	cbnz	x0, 429b7c <ASN1_generate_nconf@plt+0xb27c>
  429b78:	b	429cdc <ASN1_generate_nconf@plt+0xb3dc>
  429b7c:	ldur	x8, [x29, #-72]
  429b80:	ldur	x9, [x29, #-48]
  429b84:	str	x8, [x9, #24]
  429b88:	ldur	x8, [x29, #-80]
  429b8c:	cbz	x8, 429ba4 <ASN1_generate_nconf@plt+0xb2a4>
  429b90:	ldur	x0, [x29, #-72]
  429b94:	ldur	x1, [x29, #-80]
  429b98:	bl	429d6c <ASN1_generate_nconf@plt+0xb46c>
  429b9c:	mov	x8, xzr
  429ba0:	stur	x8, [x29, #-80]
  429ba4:	bl	429d98 <ASN1_generate_nconf@plt+0xb498>
  429ba8:	stur	x0, [x29, #-64]
  429bac:	cbnz	x0, 429bb4 <ASN1_generate_nconf@plt+0xb2b4>
  429bb0:	b	429cdc <ASN1_generate_nconf@plt+0xb3dc>
  429bb4:	ldur	x8, [x29, #-64]
  429bb8:	ldur	x9, [x29, #-48]
  429bbc:	str	x8, [x9, #16]
  429bc0:	ldur	x8, [x29, #-56]
  429bc4:	cbz	x8, 429c48 <ASN1_generate_nconf@plt+0xb348>
  429bc8:	str	wzr, [sp, #60]
  429bcc:	ldr	w8, [sp, #60]
  429bd0:	ldur	x0, [x29, #-56]
  429bd4:	str	w8, [sp, #4]
  429bd8:	bl	429dac <ASN1_generate_nconf@plt+0xb4ac>
  429bdc:	ldr	w8, [sp, #4]
  429be0:	cmp	w8, w0
  429be4:	b.ge	429c48 <ASN1_generate_nconf@plt+0xb348>  // b.tcont
  429be8:	ldur	x0, [x29, #-56]
  429bec:	ldr	w1, [sp, #60]
  429bf0:	bl	429dd0 <ASN1_generate_nconf@plt+0xb4d0>
  429bf4:	str	x0, [sp, #64]
  429bf8:	ldur	x0, [x29, #-64]
  429bfc:	ldr	x1, [sp, #64]
  429c00:	bl	429dfc <ASN1_generate_nconf@plt+0xb4fc>
  429c04:	cmp	w0, #0x0
  429c08:	cset	w8, ge  // ge = tcont
  429c0c:	tbnz	w8, #0, 429c38 <ASN1_generate_nconf@plt+0xb338>
  429c10:	ldr	x8, [sp, #32]
  429c14:	ldr	x0, [x8]
  429c18:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  429c1c:	add	x1, x1, #0xf23
  429c20:	bl	4196e0 <BIO_printf@plt>
  429c24:	ldr	x8, [sp, #32]
  429c28:	ldr	x9, [x8]
  429c2c:	mov	x0, x9
  429c30:	bl	41e780 <ERR_print_errors@plt>
  429c34:	b	429cdc <ASN1_generate_nconf@plt+0xb3dc>
  429c38:	ldr	w8, [sp, #60]
  429c3c:	add	w8, w8, #0x1
  429c40:	str	w8, [sp, #60]
  429c44:	b	429bcc <ASN1_generate_nconf@plt+0xb2cc>
  429c48:	ldr	x0, [sp, #80]
  429c4c:	ldr	w2, [sp, #52]
  429c50:	mov	w1, #0x77                  	// #119
  429c54:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  429c58:	stur	x0, [x29, #-32]
  429c5c:	ldur	x8, [x29, #-32]
  429c60:	cbnz	x8, 429c68 <ASN1_generate_nconf@plt+0xb368>
  429c64:	b	429cdc <ASN1_generate_nconf@plt+0xb3dc>
  429c68:	ldr	w8, [sp, #52]
  429c6c:	cmp	w8, #0x4
  429c70:	b.ne	429c88 <ASN1_generate_nconf@plt+0xb388>  // b.any
  429c74:	ldur	x0, [x29, #-32]
  429c78:	ldur	x1, [x29, #-40]
  429c7c:	bl	41dc40 <i2d_PKCS7_bio@plt>
  429c80:	str	w0, [sp, #60]
  429c84:	b	429ca8 <ASN1_generate_nconf@plt+0xb3a8>
  429c88:	ldr	w8, [sp, #52]
  429c8c:	mov	w9, #0x8005                	// #32773
  429c90:	cmp	w8, w9
  429c94:	b.ne	429ca8 <ASN1_generate_nconf@plt+0xb3a8>  // b.any
  429c98:	ldur	x0, [x29, #-32]
  429c9c:	ldur	x1, [x29, #-40]
  429ca0:	bl	41bbd0 <PEM_write_bio_PKCS7@plt>
  429ca4:	str	w0, [sp, #60]
  429ca8:	ldr	w8, [sp, #60]
  429cac:	cbnz	w8, 429cd8 <ASN1_generate_nconf@plt+0xb3d8>
  429cb0:	ldr	x8, [sp, #32]
  429cb4:	ldr	x0, [x8]
  429cb8:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  429cbc:	add	x1, x1, #0xf3f
  429cc0:	bl	4196e0 <BIO_printf@plt>
  429cc4:	ldr	x8, [sp, #32]
  429cc8:	ldr	x9, [x8]
  429ccc:	mov	x0, x9
  429cd0:	bl	41e780 <ERR_print_errors@plt>
  429cd4:	b	429cdc <ASN1_generate_nconf@plt+0xb3dc>
  429cd8:	str	wzr, [sp, #48]
  429cdc:	ldur	x0, [x29, #-56]
  429ce0:	bl	429f30 <ASN1_generate_nconf@plt+0xb630>
  429ce4:	ldur	x0, [x29, #-24]
  429ce8:	bl	41de90 <BIO_free@plt>
  429cec:	ldur	x8, [x29, #-32]
  429cf0:	mov	x0, x8
  429cf4:	bl	41cde0 <BIO_free_all@plt>
  429cf8:	ldur	x0, [x29, #-40]
  429cfc:	bl	41dcc0 <PKCS7_free@plt>
  429d00:	ldur	x0, [x29, #-80]
  429d04:	bl	41cfc0 <X509_CRL_free@plt>
  429d08:	ldr	w0, [sp, #48]
  429d0c:	ldp	x29, x30, [sp, #176]
  429d10:	add	sp, sp, #0xc0
  429d14:	ret
  429d18:	stp	x29, x30, [sp, #-16]!
  429d1c:	mov	x29, sp
  429d20:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  429d24:	ldp	x29, x30, [sp], #16
  429d28:	ret
  429d2c:	sub	sp, sp, #0x20
  429d30:	stp	x29, x30, [sp, #16]
  429d34:	add	x29, sp, #0x10
  429d38:	str	x0, [sp, #8]
  429d3c:	str	x1, [sp]
  429d40:	ldr	x0, [sp, #8]
  429d44:	ldr	x1, [sp]
  429d48:	bl	41cf20 <OPENSSL_sk_push@plt>
  429d4c:	ldp	x29, x30, [sp, #16]
  429d50:	add	sp, sp, #0x20
  429d54:	ret
  429d58:	stp	x29, x30, [sp, #-16]!
  429d5c:	mov	x29, sp
  429d60:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  429d64:	ldp	x29, x30, [sp], #16
  429d68:	ret
  429d6c:	sub	sp, sp, #0x20
  429d70:	stp	x29, x30, [sp, #16]
  429d74:	add	x29, sp, #0x10
  429d78:	str	x0, [sp, #8]
  429d7c:	str	x1, [sp]
  429d80:	ldr	x0, [sp, #8]
  429d84:	ldr	x1, [sp]
  429d88:	bl	41cf20 <OPENSSL_sk_push@plt>
  429d8c:	ldp	x29, x30, [sp, #16]
  429d90:	add	sp, sp, #0x20
  429d94:	ret
  429d98:	stp	x29, x30, [sp, #-16]!
  429d9c:	mov	x29, sp
  429da0:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  429da4:	ldp	x29, x30, [sp], #16
  429da8:	ret
  429dac:	sub	sp, sp, #0x20
  429db0:	stp	x29, x30, [sp, #16]
  429db4:	add	x29, sp, #0x10
  429db8:	str	x0, [sp, #8]
  429dbc:	ldr	x0, [sp, #8]
  429dc0:	bl	41df60 <OPENSSL_sk_num@plt>
  429dc4:	ldp	x29, x30, [sp, #16]
  429dc8:	add	sp, sp, #0x20
  429dcc:	ret
  429dd0:	sub	sp, sp, #0x20
  429dd4:	stp	x29, x30, [sp, #16]
  429dd8:	add	x29, sp, #0x10
  429ddc:	str	x0, [sp, #8]
  429de0:	str	w1, [sp, #4]
  429de4:	ldr	x0, [sp, #8]
  429de8:	ldr	w1, [sp, #4]
  429dec:	bl	4195d0 <OPENSSL_sk_value@plt>
  429df0:	ldp	x29, x30, [sp, #16]
  429df4:	add	sp, sp, #0x20
  429df8:	ret
  429dfc:	sub	sp, sp, #0x40
  429e00:	stp	x29, x30, [sp, #48]
  429e04:	add	x29, sp, #0x30
  429e08:	mov	x8, xzr
  429e0c:	mov	w9, #0xffffffff            	// #-1
  429e10:	adrp	x10, 483000 <ASN1_generate_nconf@plt+0x64700>
  429e14:	add	x10, x10, #0x45a
  429e18:	stur	x0, [x29, #-8]
  429e1c:	stur	x1, [x29, #-16]
  429e20:	str	x8, [sp, #24]
  429e24:	str	wzr, [sp, #20]
  429e28:	str	w9, [sp, #16]
  429e2c:	str	x8, [sp, #8]
  429e30:	ldur	x0, [x29, #-16]
  429e34:	mov	x1, x10
  429e38:	bl	41b160 <BIO_new_file@plt>
  429e3c:	str	x0, [sp, #24]
  429e40:	ldr	x8, [sp, #24]
  429e44:	cbnz	x8, 429e68 <ASN1_generate_nconf@plt+0xb568>
  429e48:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  429e4c:	add	x8, x8, #0xc0
  429e50:	ldr	x0, [x8]
  429e54:	ldur	x2, [x29, #-16]
  429e58:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  429e5c:	add	x1, x1, #0xf5d
  429e60:	bl	4196e0 <BIO_printf@plt>
  429e64:	b	429f0c <ASN1_generate_nconf@plt+0xb60c>
  429e68:	ldr	x0, [sp, #24]
  429e6c:	mov	x8, xzr
  429e70:	mov	x1, x8
  429e74:	mov	x2, x8
  429e78:	mov	x3, x8
  429e7c:	bl	41a540 <PEM_X509_INFO_read_bio@plt>
  429e80:	str	x0, [sp, #8]
  429e84:	ldr	x8, [sp, #8]
  429e88:	cbnz	x8, 429eac <ASN1_generate_nconf@plt+0xb5ac>
  429e8c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  429e90:	add	x8, x8, #0xc0
  429e94:	ldr	x0, [x8]
  429e98:	ldur	x2, [x29, #-16]
  429e9c:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  429ea0:	add	x1, x1, #0xf79
  429ea4:	bl	4196e0 <BIO_printf@plt>
  429ea8:	b	429f0c <ASN1_generate_nconf@plt+0xb60c>
  429eac:	ldr	x0, [sp, #8]
  429eb0:	bl	429f54 <ASN1_generate_nconf@plt+0xb654>
  429eb4:	cbz	w0, 429f04 <ASN1_generate_nconf@plt+0xb604>
  429eb8:	ldr	x0, [sp, #8]
  429ebc:	bl	429f78 <ASN1_generate_nconf@plt+0xb678>
  429ec0:	str	x0, [sp]
  429ec4:	ldr	x8, [sp]
  429ec8:	ldr	x8, [x8]
  429ecc:	cbz	x8, 429ef8 <ASN1_generate_nconf@plt+0xb5f8>
  429ed0:	ldur	x0, [x29, #-8]
  429ed4:	ldr	x8, [sp]
  429ed8:	ldr	x1, [x8]
  429edc:	bl	429f9c <ASN1_generate_nconf@plt+0xb69c>
  429ee0:	ldr	x8, [sp]
  429ee4:	mov	x9, xzr
  429ee8:	str	x9, [x8]
  429eec:	ldr	w10, [sp, #20]
  429ef0:	add	w10, w10, #0x1
  429ef4:	str	w10, [sp, #20]
  429ef8:	ldr	x0, [sp]
  429efc:	bl	41a620 <X509_INFO_free@plt>
  429f00:	b	429eac <ASN1_generate_nconf@plt+0xb5ac>
  429f04:	ldr	w8, [sp, #20]
  429f08:	str	w8, [sp, #16]
  429f0c:	ldr	x0, [sp, #24]
  429f10:	bl	41de90 <BIO_free@plt>
  429f14:	ldr	x8, [sp, #8]
  429f18:	mov	x0, x8
  429f1c:	bl	429fc8 <ASN1_generate_nconf@plt+0xb6c8>
  429f20:	ldr	w0, [sp, #16]
  429f24:	ldp	x29, x30, [sp, #48]
  429f28:	add	sp, sp, #0x40
  429f2c:	ret
  429f30:	sub	sp, sp, #0x20
  429f34:	stp	x29, x30, [sp, #16]
  429f38:	add	x29, sp, #0x10
  429f3c:	str	x0, [sp, #8]
  429f40:	ldr	x0, [sp, #8]
  429f44:	bl	41dd70 <OPENSSL_sk_free@plt>
  429f48:	ldp	x29, x30, [sp, #16]
  429f4c:	add	sp, sp, #0x20
  429f50:	ret
  429f54:	sub	sp, sp, #0x20
  429f58:	stp	x29, x30, [sp, #16]
  429f5c:	add	x29, sp, #0x10
  429f60:	str	x0, [sp, #8]
  429f64:	ldr	x0, [sp, #8]
  429f68:	bl	41df60 <OPENSSL_sk_num@plt>
  429f6c:	ldp	x29, x30, [sp, #16]
  429f70:	add	sp, sp, #0x20
  429f74:	ret
  429f78:	sub	sp, sp, #0x20
  429f7c:	stp	x29, x30, [sp, #16]
  429f80:	add	x29, sp, #0x10
  429f84:	str	x0, [sp, #8]
  429f88:	ldr	x0, [sp, #8]
  429f8c:	bl	41b340 <OPENSSL_sk_shift@plt>
  429f90:	ldp	x29, x30, [sp, #16]
  429f94:	add	sp, sp, #0x20
  429f98:	ret
  429f9c:	sub	sp, sp, #0x20
  429fa0:	stp	x29, x30, [sp, #16]
  429fa4:	add	x29, sp, #0x10
  429fa8:	str	x0, [sp, #8]
  429fac:	str	x1, [sp]
  429fb0:	ldr	x0, [sp, #8]
  429fb4:	ldr	x1, [sp]
  429fb8:	bl	41cf20 <OPENSSL_sk_push@plt>
  429fbc:	ldp	x29, x30, [sp, #16]
  429fc0:	add	sp, sp, #0x20
  429fc4:	ret
  429fc8:	sub	sp, sp, #0x20
  429fcc:	stp	x29, x30, [sp, #16]
  429fd0:	add	x29, sp, #0x10
  429fd4:	str	x0, [sp, #8]
  429fd8:	ldr	x0, [sp, #8]
  429fdc:	bl	41dd70 <OPENSSL_sk_free@plt>
  429fe0:	ldp	x29, x30, [sp, #16]
  429fe4:	add	sp, sp, #0x20
  429fe8:	ret
  429fec:	stp	x29, x30, [sp, #-32]!
  429ff0:	str	x28, [sp, #16]
  429ff4:	mov	x29, sp
  429ff8:	sub	sp, sp, #0x1e0
  429ffc:	sub	x8, x29, #0xa8
  42a000:	mov	x9, xzr
  42a004:	mov	w10, #0x8005                	// #32773
  42a008:	mov	w11, #0x1                   	// #1
  42a00c:	mov	w12, #0xffffffff            	// #-1
  42a010:	mov	w13, #0x2000                	// #8192
  42a014:	adrp	x14, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42a018:	add	x14, x14, #0x23f
  42a01c:	adrp	x2, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42a020:	add	x2, x2, #0x440
  42a024:	adrp	x15, 4b1000 <stdin@@GLIBC_2.17+0x10>
  42a028:	add	x15, x15, #0xc0
  42a02c:	adrp	x16, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42a030:	add	x16, x16, #0x3d5
  42a034:	stur	w0, [x29, #-4]
  42a038:	str	x1, [x8, #152]
  42a03c:	str	x9, [x8, #144]
  42a040:	str	x9, [x8, #128]
  42a044:	str	x9, [x8, #120]
  42a048:	str	x9, [x8, #112]
  42a04c:	str	x9, [x8, #104]
  42a050:	str	x9, [x8, #96]
  42a054:	str	x9, [x8, #88]
  42a058:	str	x9, [x8, #80]
  42a05c:	str	x9, [x8, #72]
  42a060:	str	x9, [x8, #64]
  42a064:	str	x9, [x8, #56]
  42a068:	str	x9, [x8, #48]
  42a06c:	str	x9, [x8, #40]
  42a070:	str	x9, [x8, #24]
  42a074:	str	x9, [x8, #16]
  42a078:	str	x9, [x8, #8]
  42a07c:	str	x9, [x8]
  42a080:	stur	wzr, [x29, #-176]
  42a084:	stur	wzr, [x29, #-180]
  42a088:	stur	w10, [x29, #-184]
  42a08c:	stur	wzr, [x29, #-188]
  42a090:	stur	w11, [x29, #-196]
  42a094:	stur	w12, [x29, #-200]
  42a098:	stur	wzr, [x29, #-204]
  42a09c:	stur	wzr, [x29, #-208]
  42a0a0:	stur	x9, [x29, #-216]
  42a0a4:	stur	x9, [x29, #-224]
  42a0a8:	stur	wzr, [x29, #-228]
  42a0ac:	ldr	x9, [x8, #152]
  42a0b0:	ldr	x0, [x9]
  42a0b4:	str	x8, [sp, #128]
  42a0b8:	str	w13, [sp, #124]
  42a0bc:	str	x14, [sp, #112]
  42a0c0:	str	x2, [sp, #104]
  42a0c4:	str	x15, [sp, #96]
  42a0c8:	str	x16, [sp, #88]
  42a0cc:	bl	470cd0 <ASN1_generate_nconf@plt+0x523d0>
  42a0d0:	ldr	x8, [sp, #128]
  42a0d4:	str	x0, [x8, #8]
  42a0d8:	ldr	w0, [sp, #124]
  42a0dc:	ldr	x1, [sp, #112]
  42a0e0:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  42a0e4:	stur	x0, [x29, #-216]
  42a0e8:	ldr	x8, [sp, #128]
  42a0ec:	ldr	x0, [x8, #8]
  42a0f0:	bl	41a960 <EVP_get_digestbyname@plt>
  42a0f4:	ldr	x8, [sp, #128]
  42a0f8:	str	x0, [x8, #40]
  42a0fc:	ldur	w0, [x29, #-4]
  42a100:	ldr	x1, [x8, #152]
  42a104:	ldr	x2, [sp, #104]
  42a108:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  42a10c:	ldr	x8, [sp, #128]
  42a110:	str	x0, [x8, #8]
  42a114:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  42a118:	stur	w0, [x29, #-172]
  42a11c:	cbz	w0, 42a4f8 <ASN1_generate_nconf@plt+0xbbf8>
  42a120:	ldur	w8, [x29, #-172]
  42a124:	add	w9, w8, #0x1
  42a128:	cmp	w9, #0x1
  42a12c:	str	w8, [sp, #84]
  42a130:	b.ls	42a2bc <ASN1_generate_nconf@plt+0xb9bc>  // b.plast
  42a134:	b	42a138 <ASN1_generate_nconf@plt+0xb838>
  42a138:	ldr	w8, [sp, #84]
  42a13c:	cmp	w8, #0x1
  42a140:	b.eq	42a2dc <ASN1_generate_nconf@plt+0xb9dc>  // b.none
  42a144:	b	42a148 <ASN1_generate_nconf@plt+0xb848>
  42a148:	ldr	w8, [sp, #84]
  42a14c:	cmp	w8, #0x2
  42a150:	b.eq	42a2f0 <ASN1_generate_nconf@plt+0xb9f0>  // b.none
  42a154:	b	42a158 <ASN1_generate_nconf@plt+0xb858>
  42a158:	ldr	w8, [sp, #84]
  42a15c:	cmp	w8, #0x3
  42a160:	b.eq	42a2fc <ASN1_generate_nconf@plt+0xb9fc>  // b.none
  42a164:	b	42a168 <ASN1_generate_nconf@plt+0xb868>
  42a168:	ldr	w8, [sp, #84]
  42a16c:	cmp	w8, #0x4
  42a170:	b.eq	42a320 <ASN1_generate_nconf@plt+0xba20>  // b.none
  42a174:	b	42a178 <ASN1_generate_nconf@plt+0xb878>
  42a178:	ldr	w8, [sp, #84]
  42a17c:	cmp	w8, #0x5
  42a180:	b.eq	42a330 <ASN1_generate_nconf@plt+0xba30>  // b.none
  42a184:	b	42a188 <ASN1_generate_nconf@plt+0xb888>
  42a188:	ldr	w8, [sp, #84]
  42a18c:	cmp	w8, #0x6
  42a190:	b.eq	42a340 <ASN1_generate_nconf@plt+0xba40>  // b.none
  42a194:	b	42a198 <ASN1_generate_nconf@plt+0xb898>
  42a198:	ldr	w8, [sp, #84]
  42a19c:	cmp	w8, #0x7
  42a1a0:	b.eq	42a350 <ASN1_generate_nconf@plt+0xba50>  // b.none
  42a1a4:	b	42a1a8 <ASN1_generate_nconf@plt+0xb8a8>
  42a1a8:	ldr	w8, [sp, #84]
  42a1ac:	cmp	w8, #0x8
  42a1b0:	b.eq	42a36c <ASN1_generate_nconf@plt+0xba6c>  // b.none
  42a1b4:	b	42a1b8 <ASN1_generate_nconf@plt+0xb8b8>
  42a1b8:	ldr	w8, [sp, #84]
  42a1bc:	cmp	w8, #0x9
  42a1c0:	b.eq	42a384 <ASN1_generate_nconf@plt+0xba84>  // b.none
  42a1c4:	b	42a1c8 <ASN1_generate_nconf@plt+0xb8c8>
  42a1c8:	ldr	w8, [sp, #84]
  42a1cc:	cmp	w8, #0xa
  42a1d0:	b.eq	42a394 <ASN1_generate_nconf@plt+0xba94>  // b.none
  42a1d4:	b	42a1d8 <ASN1_generate_nconf@plt+0xb8d8>
  42a1d8:	ldr	w8, [sp, #84]
  42a1dc:	cmp	w8, #0xb
  42a1e0:	b.eq	42a3b0 <ASN1_generate_nconf@plt+0xbab0>  // b.none
  42a1e4:	b	42a1e8 <ASN1_generate_nconf@plt+0xb8e8>
  42a1e8:	ldr	w8, [sp, #84]
  42a1ec:	cmp	w8, #0xc
  42a1f0:	b.eq	42a3cc <ASN1_generate_nconf@plt+0xbacc>  // b.none
  42a1f4:	b	42a1f8 <ASN1_generate_nconf@plt+0xb8f8>
  42a1f8:	ldr	w8, [sp, #84]
  42a1fc:	cmp	w8, #0xd
  42a200:	b.eq	42a3d8 <ASN1_generate_nconf@plt+0xbad8>  // b.none
  42a204:	b	42a208 <ASN1_generate_nconf@plt+0xb908>
  42a208:	ldr	w8, [sp, #84]
  42a20c:	cmp	w8, #0xe
  42a210:	b.eq	42a3e0 <ASN1_generate_nconf@plt+0xbae0>  // b.none
  42a214:	b	42a218 <ASN1_generate_nconf@plt+0xb918>
  42a218:	ldr	w8, [sp, #84]
  42a21c:	cmp	w8, #0xf
  42a220:	b.eq	42a3ec <ASN1_generate_nconf@plt+0xbaec>  // b.none
  42a224:	b	42a228 <ASN1_generate_nconf@plt+0xb928>
  42a228:	ldr	w8, [sp, #84]
  42a22c:	cmp	w8, #0x10
  42a230:	b.eq	42a3f8 <ASN1_generate_nconf@plt+0xbaf8>  // b.none
  42a234:	b	42a238 <ASN1_generate_nconf@plt+0xb938>
  42a238:	ldr	w8, [sp, #84]
  42a23c:	cmp	w8, #0x11
  42a240:	b.eq	42a40c <ASN1_generate_nconf@plt+0xbb0c>  // b.none
  42a244:	b	42a248 <ASN1_generate_nconf@plt+0xb948>
  42a248:	ldr	w8, [sp, #84]
  42a24c:	cmp	w8, #0x12
  42a250:	b.eq	42a41c <ASN1_generate_nconf@plt+0xbb1c>  // b.none
  42a254:	b	42a258 <ASN1_generate_nconf@plt+0xb958>
  42a258:	ldr	w8, [sp, #84]
  42a25c:	cmp	w8, #0x13
  42a260:	b.eq	42a42c <ASN1_generate_nconf@plt+0xbb2c>  // b.none
  42a264:	b	42a268 <ASN1_generate_nconf@plt+0xb968>
  42a268:	ldr	w8, [sp, #84]
  42a26c:	cmp	w8, #0x14
  42a270:	b.eq	42a480 <ASN1_generate_nconf@plt+0xbb80>  // b.none
  42a274:	b	42a278 <ASN1_generate_nconf@plt+0xb978>
  42a278:	ldr	w8, [sp, #84]
  42a27c:	cmp	w8, #0x15
  42a280:	b.eq	42a4d4 <ASN1_generate_nconf@plt+0xbbd4>  // b.none
  42a284:	b	42a288 <ASN1_generate_nconf@plt+0xb988>
  42a288:	ldr	w8, [sp, #84]
  42a28c:	cmp	w8, #0x5dc
  42a290:	b.eq	42a308 <ASN1_generate_nconf@plt+0xba08>  // b.none
  42a294:	b	42a298 <ASN1_generate_nconf@plt+0xb998>
  42a298:	ldr	w8, [sp, #84]
  42a29c:	subs	w9, w8, #0x5dd
  42a2a0:	cmp	w9, #0x1
  42a2a4:	b.ls	42a30c <ASN1_generate_nconf@plt+0xba0c>  // b.plast
  42a2a8:	b	42a2ac <ASN1_generate_nconf@plt+0xb9ac>
  42a2ac:	ldr	w8, [sp, #84]
  42a2b0:	cmp	w8, #0x5df
  42a2b4:	b.eq	42a308 <ASN1_generate_nconf@plt+0xba08>  // b.none
  42a2b8:	b	42a4f4 <ASN1_generate_nconf@plt+0xbbf4>
  42a2bc:	ldr	x8, [sp, #96]
  42a2c0:	ldr	x0, [x8]
  42a2c4:	ldr	x9, [sp, #128]
  42a2c8:	ldr	x2, [x9, #8]
  42a2cc:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  42a2d0:	add	x1, x1, #0x466
  42a2d4:	bl	4196e0 <BIO_printf@plt>
  42a2d8:	b	42aea4 <ASN1_generate_nconf@plt+0xc5a4>
  42a2dc:	adrp	x0, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42a2e0:	add	x0, x0, #0x440
  42a2e4:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  42a2e8:	stur	wzr, [x29, #-196]
  42a2ec:	b	42aea4 <ASN1_generate_nconf@plt+0xc5a4>
  42a2f0:	mov	w8, #0x1                   	// #1
  42a2f4:	stur	w8, [x29, #-176]
  42a2f8:	b	42a4f4 <ASN1_generate_nconf@plt+0xbbf4>
  42a2fc:	mov	w8, #0x2                   	// #2
  42a300:	stur	w8, [x29, #-176]
  42a304:	b	42a4f4 <ASN1_generate_nconf@plt+0xbbf4>
  42a308:	b	42a4f4 <ASN1_generate_nconf@plt+0xbbf4>
  42a30c:	ldur	w0, [x29, #-172]
  42a310:	bl	46a49c <ASN1_generate_nconf@plt+0x4bb9c>
  42a314:	cbnz	w0, 42a31c <ASN1_generate_nconf@plt+0xba1c>
  42a318:	b	42aea4 <ASN1_generate_nconf@plt+0xc5a4>
  42a31c:	b	42a4f4 <ASN1_generate_nconf@plt+0xbbf4>
  42a320:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42a324:	ldr	x8, [sp, #128]
  42a328:	str	x0, [x8, #24]
  42a32c:	b	42a4f4 <ASN1_generate_nconf@plt+0xbbf4>
  42a330:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42a334:	ldr	x8, [sp, #128]
  42a338:	str	x0, [x8, #16]
  42a33c:	b	42a4f4 <ASN1_generate_nconf@plt+0xbbf4>
  42a340:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42a344:	ldr	x8, [sp, #128]
  42a348:	str	x0, [x8, #56]
  42a34c:	b	42a4f4 <ASN1_generate_nconf@plt+0xbbf4>
  42a350:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42a354:	ldr	x8, [sp, #128]
  42a358:	str	x0, [x8, #16]
  42a35c:	mov	w9, #0x1                   	// #1
  42a360:	stur	w9, [x29, #-208]
  42a364:	stur	w9, [x29, #-204]
  42a368:	b	42a4f4 <ASN1_generate_nconf@plt+0xbbf4>
  42a36c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42a370:	ldr	x8, [sp, #128]
  42a374:	str	x0, [x8, #16]
  42a378:	mov	w9, #0x1                   	// #1
  42a37c:	stur	w9, [x29, #-208]
  42a380:	b	42a4f4 <ASN1_generate_nconf@plt+0xbbf4>
  42a384:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42a388:	ldr	x8, [sp, #128]
  42a38c:	str	x0, [x8]
  42a390:	b	42a4f4 <ASN1_generate_nconf@plt+0xbbf4>
  42a394:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42a398:	mov	x1, #0x7be                 	// #1982
  42a39c:	sub	x2, x29, #0xb8
  42a3a0:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  42a3a4:	cbnz	w0, 42a3ac <ASN1_generate_nconf@plt+0xbaac>
  42a3a8:	b	42a2bc <ASN1_generate_nconf@plt+0xb9bc>
  42a3ac:	b	42a4f4 <ASN1_generate_nconf@plt+0xbbf4>
  42a3b0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42a3b4:	mov	w8, wzr
  42a3b8:	mov	w1, w8
  42a3bc:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  42a3c0:	ldr	x9, [sp, #128]
  42a3c4:	str	x0, [x9, #112]
  42a3c8:	b	42a4f4 <ASN1_generate_nconf@plt+0xbbf4>
  42a3cc:	mov	w8, #0x1                   	// #1
  42a3d0:	stur	w8, [x29, #-228]
  42a3d4:	b	42a4f4 <ASN1_generate_nconf@plt+0xbbf4>
  42a3d8:	stur	wzr, [x29, #-200]
  42a3dc:	b	42a4f4 <ASN1_generate_nconf@plt+0xbbf4>
  42a3e0:	mov	w8, #0x1                   	// #1
  42a3e4:	stur	w8, [x29, #-200]
  42a3e8:	b	42a4f4 <ASN1_generate_nconf@plt+0xbbf4>
  42a3ec:	mov	w8, #0x1                   	// #1
  42a3f0:	stur	w8, [x29, #-180]
  42a3f4:	b	42a4f4 <ASN1_generate_nconf@plt+0xbbf4>
  42a3f8:	adrp	x8, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42a3fc:	add	x8, x8, #0x24a
  42a400:	ldr	x9, [sp, #128]
  42a404:	str	x8, [x9, #72]
  42a408:	b	42a4f4 <ASN1_generate_nconf@plt+0xbbf4>
  42a40c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42a410:	ldr	x8, [sp, #128]
  42a414:	str	x0, [x8, #72]
  42a418:	b	42a4f4 <ASN1_generate_nconf@plt+0xbbf4>
  42a41c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42a420:	ldr	x8, [sp, #128]
  42a424:	str	x0, [x8, #64]
  42a428:	b	42a4f4 <ASN1_generate_nconf@plt+0xbbf4>
  42a42c:	ldr	x8, [sp, #128]
  42a430:	ldr	x9, [x8, #88]
  42a434:	cbnz	x9, 42a444 <ASN1_generate_nconf@plt+0xbb44>
  42a438:	bl	42af4c <ASN1_generate_nconf@plt+0xc64c>
  42a43c:	ldr	x8, [sp, #128]
  42a440:	str	x0, [x8, #88]
  42a444:	ldr	x8, [sp, #128]
  42a448:	ldr	x9, [x8, #88]
  42a44c:	cbz	x9, 42a478 <ASN1_generate_nconf@plt+0xbb78>
  42a450:	ldr	x8, [sp, #128]
  42a454:	ldr	x0, [x8, #88]
  42a458:	str	x0, [sp, #72]
  42a45c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42a460:	ldr	x8, [sp, #72]
  42a464:	str	x0, [sp, #64]
  42a468:	mov	x0, x8
  42a46c:	ldr	x1, [sp, #64]
  42a470:	bl	42af60 <ASN1_generate_nconf@plt+0xc660>
  42a474:	cbnz	w0, 42a47c <ASN1_generate_nconf@plt+0xbb7c>
  42a478:	b	42a2bc <ASN1_generate_nconf@plt+0xb9bc>
  42a47c:	b	42a4f4 <ASN1_generate_nconf@plt+0xbbf4>
  42a480:	ldr	x8, [sp, #128]
  42a484:	ldr	x9, [x8, #80]
  42a488:	cbnz	x9, 42a498 <ASN1_generate_nconf@plt+0xbb98>
  42a48c:	bl	42af4c <ASN1_generate_nconf@plt+0xc64c>
  42a490:	ldr	x8, [sp, #128]
  42a494:	str	x0, [x8, #80]
  42a498:	ldr	x8, [sp, #128]
  42a49c:	ldr	x9, [x8, #80]
  42a4a0:	cbz	x9, 42a4cc <ASN1_generate_nconf@plt+0xbbcc>
  42a4a4:	ldr	x8, [sp, #128]
  42a4a8:	ldr	x0, [x8, #80]
  42a4ac:	str	x0, [sp, #56]
  42a4b0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42a4b4:	ldr	x8, [sp, #56]
  42a4b8:	str	x0, [sp, #48]
  42a4bc:	mov	x0, x8
  42a4c0:	ldr	x1, [sp, #48]
  42a4c4:	bl	42af60 <ASN1_generate_nconf@plt+0xc660>
  42a4c8:	cbnz	w0, 42a4d0 <ASN1_generate_nconf@plt+0xbbd0>
  42a4cc:	b	42a2bc <ASN1_generate_nconf@plt+0xb9bc>
  42a4d0:	b	42a4f4 <ASN1_generate_nconf@plt+0xbbf4>
  42a4d4:	bl	472534 <ASN1_generate_nconf@plt+0x53c34>
  42a4d8:	sub	x1, x29, #0x88
  42a4dc:	bl	471348 <ASN1_generate_nconf@plt+0x52a48>
  42a4e0:	cbnz	w0, 42a4e8 <ASN1_generate_nconf@plt+0xbbe8>
  42a4e4:	b	42a2bc <ASN1_generate_nconf@plt+0xb9bc>
  42a4e8:	ldr	x8, [sp, #128]
  42a4ec:	ldr	x9, [x8, #32]
  42a4f0:	str	x9, [x8, #40]
  42a4f4:	b	42a114 <ASN1_generate_nconf@plt+0xb814>
  42a4f8:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  42a4fc:	stur	w0, [x29, #-4]
  42a500:	bl	472544 <ASN1_generate_nconf@plt+0x53c44>
  42a504:	ldr	x8, [sp, #128]
  42a508:	str	x0, [x8, #152]
  42a50c:	ldr	x9, [x8, #16]
  42a510:	cbz	x9, 42a540 <ASN1_generate_nconf@plt+0xbc40>
  42a514:	ldur	w8, [x29, #-4]
  42a518:	cmp	w8, #0x1
  42a51c:	b.le	42a540 <ASN1_generate_nconf@plt+0xbc40>
  42a520:	ldr	x8, [sp, #96]
  42a524:	ldr	x0, [x8]
  42a528:	ldr	x9, [sp, #128]
  42a52c:	ldr	x2, [x9, #8]
  42a530:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42a534:	add	x1, x1, #0x25b
  42a538:	bl	4196e0 <BIO_printf@plt>
  42a53c:	b	42aea4 <ASN1_generate_nconf@plt+0xc5a4>
  42a540:	ldur	w8, [x29, #-208]
  42a544:	cbz	w8, 42a56c <ASN1_generate_nconf@plt+0xbc6c>
  42a548:	ldr	x8, [sp, #128]
  42a54c:	ldr	x9, [x8]
  42a550:	cbnz	x9, 42a56c <ASN1_generate_nconf@plt+0xbc6c>
  42a554:	ldr	x8, [sp, #96]
  42a558:	ldr	x0, [x8]
  42a55c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42a560:	add	x1, x1, #0x282
  42a564:	bl	4196e0 <BIO_printf@plt>
  42a568:	b	42aea4 <ASN1_generate_nconf@plt+0xc5a4>
  42a56c:	ldur	w8, [x29, #-228]
  42a570:	cbz	w8, 42a580 <ASN1_generate_nconf@plt+0xbc80>
  42a574:	ldr	x8, [sp, #128]
  42a578:	ldr	x9, [x8, #112]
  42a57c:	str	x9, [x8, #104]
  42a580:	bl	41b100 <BIO_s_file@plt>
  42a584:	bl	41b5c0 <BIO_new@plt>
  42a588:	ldr	x8, [sp, #128]
  42a58c:	str	x0, [x8, #144]
  42a590:	bl	41db00 <BIO_f_md@plt>
  42a594:	bl	41b5c0 <BIO_new@plt>
  42a598:	ldr	x8, [sp, #128]
  42a59c:	str	x0, [x8, #128]
  42a5a0:	ldr	x9, [x8, #144]
  42a5a4:	cbz	x9, 42a5b4 <ASN1_generate_nconf@plt+0xbcb4>
  42a5a8:	ldr	x8, [sp, #128]
  42a5ac:	ldr	x9, [x8, #128]
  42a5b0:	cbnz	x9, 42a5c4 <ASN1_generate_nconf@plt+0xbcc4>
  42a5b4:	ldr	x8, [sp, #96]
  42a5b8:	ldr	x0, [x8]
  42a5bc:	bl	41e780 <ERR_print_errors@plt>
  42a5c0:	b	42aea4 <ASN1_generate_nconf@plt+0xc5a4>
  42a5c4:	ldur	w8, [x29, #-180]
  42a5c8:	cbz	w8, 42a5f4 <ASN1_generate_nconf@plt+0xbcf4>
  42a5cc:	ldr	x8, [sp, #128]
  42a5d0:	ldr	x0, [x8, #144]
  42a5d4:	adrp	x1, 419000 <d2i_ECPrivateKey_bio@plt-0x500>
  42a5d8:	add	x1, x1, #0x770
  42a5dc:	bl	41aa70 <BIO_set_callback@plt>
  42a5e0:	ldr	x8, [sp, #128]
  42a5e4:	ldr	x0, [x8, #144]
  42a5e8:	ldr	x9, [sp, #96]
  42a5ec:	ldr	x1, [x9]
  42a5f0:	bl	41d000 <BIO_set_callback_arg@plt>
  42a5f4:	ldr	x8, [sp, #128]
  42a5f8:	ldr	x0, [x8, #56]
  42a5fc:	mov	x9, xzr
  42a600:	mov	x1, x9
  42a604:	sub	x2, x29, #0x78
  42a608:	mov	x3, x9
  42a60c:	bl	46b49c <ASN1_generate_nconf@plt+0x4cb9c>
  42a610:	cbnz	w0, 42a62c <ASN1_generate_nconf@plt+0xbd2c>
  42a614:	ldr	x8, [sp, #96]
  42a618:	ldr	x0, [x8]
  42a61c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  42a620:	add	x1, x1, #0x395
  42a624:	bl	4196e0 <BIO_printf@plt>
  42a628:	b	42aea4 <ASN1_generate_nconf@plt+0xc5a4>
  42a62c:	ldur	w8, [x29, #-200]
  42a630:	mov	w9, #0xffffffff            	// #-1
  42a634:	cmp	w8, w9
  42a638:	b.ne	42a658 <ASN1_generate_nconf@plt+0xbd58>  // b.any
  42a63c:	ldr	x8, [sp, #128]
  42a640:	ldr	x9, [x8, #16]
  42a644:	cbz	x9, 42a654 <ASN1_generate_nconf@plt+0xbd54>
  42a648:	mov	w8, #0x1                   	// #1
  42a64c:	stur	w8, [x29, #-200]
  42a650:	b	42a658 <ASN1_generate_nconf@plt+0xbd58>
  42a654:	stur	wzr, [x29, #-200]
  42a658:	ldr	x8, [sp, #128]
  42a65c:	ldr	x0, [x8, #24]
  42a660:	ldur	w9, [x29, #-200]
  42a664:	mov	w10, #0x8001                	// #32769
  42a668:	mov	w11, #0x2                   	// #2
  42a66c:	cmp	w9, #0x0
  42a670:	csel	w2, w11, w10, ne  // ne = any
  42a674:	mov	w1, #0x77                  	// #119
  42a678:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  42a67c:	ldr	x8, [sp, #128]
  42a680:	str	x0, [x8, #120]
  42a684:	ldr	x12, [x8, #120]
  42a688:	cbnz	x12, 42a690 <ASN1_generate_nconf@plt+0xbd90>
  42a68c:	b	42aea4 <ASN1_generate_nconf@plt+0xc5a4>
  42a690:	ldr	x8, [sp, #128]
  42a694:	ldr	x9, [x8, #64]
  42a698:	cmp	x9, #0x0
  42a69c:	cset	w10, eq  // eq = none
  42a6a0:	mov	w11, #0x1                   	// #1
  42a6a4:	eor	w10, w10, #0x1
  42a6a8:	and	w10, w10, #0x1
  42a6ac:	ldr	x9, [x8, #16]
  42a6b0:	cmp	x9, #0x0
  42a6b4:	cset	w12, eq  // eq = none
  42a6b8:	eor	w12, w12, w11
  42a6bc:	and	w12, w12, #0x1
  42a6c0:	add	w10, w10, w12
  42a6c4:	ldr	x9, [x8, #72]
  42a6c8:	cmp	x9, #0x0
  42a6cc:	cset	w12, eq  // eq = none
  42a6d0:	eor	w11, w12, w11
  42a6d4:	and	w11, w11, #0x1
  42a6d8:	add	w10, w10, w11
  42a6dc:	cmp	w10, #0x1
  42a6e0:	b.le	42a6fc <ASN1_generate_nconf@plt+0xbdfc>
  42a6e4:	ldr	x8, [sp, #96]
  42a6e8:	ldr	x0, [x8]
  42a6ec:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42a6f0:	add	x1, x1, #0x2b5
  42a6f4:	bl	4196e0 <BIO_printf@plt>
  42a6f8:	b	42aea4 <ASN1_generate_nconf@plt+0xc5a4>
  42a6fc:	ldr	x8, [sp, #128]
  42a700:	ldr	x9, [x8, #16]
  42a704:	cbz	x9, 42a7c8 <ASN1_generate_nconf@plt+0xbec8>
  42a708:	ldur	w8, [x29, #-204]
  42a70c:	cbz	w8, 42a748 <ASN1_generate_nconf@plt+0xbe48>
  42a710:	ldr	x8, [sp, #128]
  42a714:	ldr	x0, [x8, #16]
  42a718:	ldur	w1, [x29, #-184]
  42a71c:	ldr	x4, [x8, #112]
  42a720:	mov	w9, wzr
  42a724:	mov	w2, w9
  42a728:	mov	x10, xzr
  42a72c:	mov	x3, x10
  42a730:	adrp	x5, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  42a734:	add	x5, x5, #0x2a1
  42a738:	bl	46c750 <ASN1_generate_nconf@plt+0x4de50>
  42a73c:	ldr	x8, [sp, #128]
  42a740:	str	x0, [x8, #96]
  42a744:	b	42a778 <ASN1_generate_nconf@plt+0xbe78>
  42a748:	ldr	x8, [sp, #128]
  42a74c:	ldr	x0, [x8, #16]
  42a750:	ldur	w1, [x29, #-184]
  42a754:	ldr	x3, [x8, #48]
  42a758:	ldr	x4, [x8, #112]
  42a75c:	mov	w9, wzr
  42a760:	mov	w2, w9
  42a764:	adrp	x5, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  42a768:	add	x5, x5, #0x2a1
  42a76c:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  42a770:	ldr	x8, [sp, #128]
  42a774:	str	x0, [x8, #96]
  42a778:	ldr	x8, [sp, #128]
  42a77c:	ldr	x9, [x8, #96]
  42a780:	cbnz	x9, 42a788 <ASN1_generate_nconf@plt+0xbe88>
  42a784:	b	42aea4 <ASN1_generate_nconf@plt+0xc5a4>
  42a788:	ldr	x8, [sp, #128]
  42a78c:	ldr	x0, [x8, #96]
  42a790:	bl	41aac0 <EVP_PKEY_id@plt>
  42a794:	stur	w0, [x29, #-232]
  42a798:	ldur	w9, [x29, #-232]
  42a79c:	cmp	w9, #0x43f
  42a7a0:	b.eq	42a7b0 <ASN1_generate_nconf@plt+0xbeb0>  // b.none
  42a7a4:	ldur	w8, [x29, #-232]
  42a7a8:	cmp	w8, #0x440
  42a7ac:	b.ne	42a7c8 <ASN1_generate_nconf@plt+0xbec8>  // b.any
  42a7b0:	ldr	x8, [sp, #96]
  42a7b4:	ldr	x0, [x8]
  42a7b8:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42a7bc:	add	x1, x1, #0x2e3
  42a7c0:	bl	4196e0 <BIO_printf@plt>
  42a7c4:	b	42aea4 <ASN1_generate_nconf@plt+0xc5a4>
  42a7c8:	ldr	x8, [sp, #128]
  42a7cc:	ldr	x9, [x8, #64]
  42a7d0:	cbz	x9, 42a8f8 <ASN1_generate_nconf@plt+0xbff8>
  42a7d4:	add	x0, sp, #0xf0
  42a7d8:	mov	x8, xzr
  42a7dc:	str	x8, [sp, #240]
  42a7e0:	mov	w9, wzr
  42a7e4:	str	wzr, [sp, #236]
  42a7e8:	ldr	x8, [sp, #128]
  42a7ec:	ldr	x1, [x8, #64]
  42a7f0:	ldr	x2, [x8, #104]
  42a7f4:	mov	w3, w9
  42a7f8:	bl	431a54 <ASN1_generate_nconf@plt+0x13154>
  42a7fc:	cbnz	w0, 42a804 <ASN1_generate_nconf@plt+0xbf04>
  42a800:	b	42a8e4 <ASN1_generate_nconf@plt+0xbfe4>
  42a804:	ldr	x8, [sp, #128]
  42a808:	ldr	x9, [x8, #80]
  42a80c:	cbz	x9, 42a89c <ASN1_generate_nconf@plt+0xbf9c>
  42a810:	stur	wzr, [x29, #-192]
  42a814:	ldur	w8, [x29, #-192]
  42a818:	ldr	x9, [sp, #128]
  42a81c:	ldr	x0, [x9, #80]
  42a820:	str	w8, [sp, #44]
  42a824:	bl	42af8c <ASN1_generate_nconf@plt+0xc68c>
  42a828:	ldr	w8, [sp, #44]
  42a82c:	cmp	w8, w0
  42a830:	b.ge	42a89c <ASN1_generate_nconf@plt+0xbf9c>  // b.tcont
  42a834:	ldr	x8, [sp, #128]
  42a838:	ldr	x0, [x8, #80]
  42a83c:	ldur	w1, [x29, #-192]
  42a840:	bl	42afb0 <ASN1_generate_nconf@plt+0xc6b0>
  42a844:	str	x0, [sp, #224]
  42a848:	ldr	x0, [sp, #240]
  42a84c:	ldr	x1, [sp, #224]
  42a850:	bl	46ed48 <ASN1_generate_nconf@plt+0x50448>
  42a854:	cmp	w0, #0x0
  42a858:	cset	w9, gt
  42a85c:	tbnz	w9, #0, 42a88c <ASN1_generate_nconf@plt+0xbf8c>
  42a860:	ldr	x8, [sp, #96]
  42a864:	ldr	x0, [x8]
  42a868:	ldr	x2, [sp, #224]
  42a86c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42a870:	add	x1, x1, #0x30e
  42a874:	bl	4196e0 <BIO_printf@plt>
  42a878:	ldr	x8, [sp, #96]
  42a87c:	ldr	x9, [x8]
  42a880:	mov	x0, x9
  42a884:	bl	41e780 <ERR_print_errors@plt>
  42a888:	b	42a8e4 <ASN1_generate_nconf@plt+0xbfe4>
  42a88c:	ldur	w8, [x29, #-192]
  42a890:	add	w8, w8, #0x1
  42a894:	stur	w8, [x29, #-192]
  42a898:	b	42a814 <ASN1_generate_nconf@plt+0xbf14>
  42a89c:	ldr	x0, [sp, #240]
  42a8a0:	sub	x1, x29, #0x48
  42a8a4:	bl	41c8c0 <EVP_PKEY_keygen@plt>
  42a8a8:	cmp	w0, #0x0
  42a8ac:	cset	w8, gt
  42a8b0:	tbnz	w8, #0, 42a8dc <ASN1_generate_nconf@plt+0xbfdc>
  42a8b4:	ldr	x8, [sp, #96]
  42a8b8:	ldr	x0, [x8]
  42a8bc:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42a8c0:	add	x1, x1, #0x328
  42a8c4:	bl	41a930 <BIO_puts@plt>
  42a8c8:	ldr	x8, [sp, #96]
  42a8cc:	ldr	x9, [x8]
  42a8d0:	mov	x0, x9
  42a8d4:	bl	41e780 <ERR_print_errors@plt>
  42a8d8:	b	42a8e4 <ASN1_generate_nconf@plt+0xbfe4>
  42a8dc:	mov	w8, #0x1                   	// #1
  42a8e0:	str	w8, [sp, #236]
  42a8e4:	ldr	x0, [sp, #240]
  42a8e8:	bl	41c380 <EVP_PKEY_CTX_free@plt>
  42a8ec:	ldr	w8, [sp, #236]
  42a8f0:	cbnz	w8, 42a8f8 <ASN1_generate_nconf@plt+0xbff8>
  42a8f4:	b	42aea4 <ASN1_generate_nconf@plt+0xc5a4>
  42a8f8:	ldr	x8, [sp, #128]
  42a8fc:	ldr	x9, [x8, #72]
  42a900:	cbz	x9, 42a930 <ASN1_generate_nconf@plt+0xc030>
  42a904:	ldr	x8, [sp, #128]
  42a908:	ldr	x1, [x8, #104]
  42a90c:	ldr	x2, [x8, #72]
  42a910:	mov	w0, #0x357                 	// #855
  42a914:	mov	x3, #0xffffffffffffffff    	// #-1
  42a918:	bl	41d630 <EVP_PKEY_new_raw_private_key@plt>
  42a91c:	ldr	x8, [sp, #128]
  42a920:	str	x0, [x8, #96]
  42a924:	ldr	x9, [x8, #96]
  42a928:	cbnz	x9, 42a930 <ASN1_generate_nconf@plt+0xc030>
  42a92c:	b	42aea4 <ASN1_generate_nconf@plt+0xc5a4>
  42a930:	ldr	x8, [sp, #128]
  42a934:	ldr	x9, [x8, #96]
  42a938:	cbz	x9, 42aaa4 <ASN1_generate_nconf@plt+0xc1a4>
  42a93c:	add	x3, sp, #0xd8
  42a940:	mov	x8, xzr
  42a944:	str	x8, [sp, #216]
  42a948:	str	x8, [sp, #208]
  42a94c:	ldr	x9, [sp, #128]
  42a950:	ldr	x0, [x9, #128]
  42a954:	mov	w1, #0x78                  	// #120
  42a958:	mov	x2, x8
  42a95c:	bl	41de30 <BIO_ctrl@plt>
  42a960:	cbnz	x0, 42a98c <ASN1_generate_nconf@plt+0xc08c>
  42a964:	ldr	x8, [sp, #96]
  42a968:	ldr	x0, [x8]
  42a96c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42a970:	add	x1, x1, #0x33e
  42a974:	bl	4196e0 <BIO_printf@plt>
  42a978:	ldr	x8, [sp, #96]
  42a97c:	ldr	x9, [x8]
  42a980:	mov	x0, x9
  42a984:	bl	41e780 <ERR_print_errors@plt>
  42a988:	b	42aea4 <ASN1_generate_nconf@plt+0xc5a4>
  42a98c:	ldur	w8, [x29, #-208]
  42a990:	cbz	w8, 42a9b8 <ASN1_generate_nconf@plt+0xc0b8>
  42a994:	ldr	x0, [sp, #216]
  42a998:	ldr	x8, [sp, #128]
  42a99c:	ldr	x2, [x8, #40]
  42a9a0:	ldr	x3, [x8, #104]
  42a9a4:	ldr	x4, [x8, #96]
  42a9a8:	add	x1, sp, #0xd0
  42a9ac:	bl	41b6b0 <EVP_DigestVerifyInit@plt>
  42a9b0:	str	w0, [sp, #204]
  42a9b4:	b	42a9d8 <ASN1_generate_nconf@plt+0xc0d8>
  42a9b8:	ldr	x0, [sp, #216]
  42a9bc:	ldr	x8, [sp, #128]
  42a9c0:	ldr	x2, [x8, #40]
  42a9c4:	ldr	x3, [x8, #104]
  42a9c8:	ldr	x4, [x8, #96]
  42a9cc:	add	x1, sp, #0xd0
  42a9d0:	bl	41a780 <EVP_DigestSignInit@plt>
  42a9d4:	str	w0, [sp, #204]
  42a9d8:	ldr	w8, [sp, #204]
  42a9dc:	cbnz	w8, 42aa08 <ASN1_generate_nconf@plt+0xc108>
  42a9e0:	ldr	x8, [sp, #96]
  42a9e4:	ldr	x0, [x8]
  42a9e8:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42a9ec:	add	x1, x1, #0x355
  42a9f0:	bl	4196e0 <BIO_printf@plt>
  42a9f4:	ldr	x8, [sp, #96]
  42a9f8:	ldr	x9, [x8]
  42a9fc:	mov	x0, x9
  42aa00:	bl	41e780 <ERR_print_errors@plt>
  42aa04:	b	42aea4 <ASN1_generate_nconf@plt+0xc5a4>
  42aa08:	ldr	x8, [sp, #128]
  42aa0c:	ldr	x9, [x8, #88]
  42aa10:	cbz	x9, 42aaa0 <ASN1_generate_nconf@plt+0xc1a0>
  42aa14:	stur	wzr, [x29, #-192]
  42aa18:	ldur	w8, [x29, #-192]
  42aa1c:	ldr	x9, [sp, #128]
  42aa20:	ldr	x0, [x9, #88]
  42aa24:	str	w8, [sp, #40]
  42aa28:	bl	42af8c <ASN1_generate_nconf@plt+0xc68c>
  42aa2c:	ldr	w8, [sp, #40]
  42aa30:	cmp	w8, w0
  42aa34:	b.ge	42aaa0 <ASN1_generate_nconf@plt+0xc1a0>  // b.tcont
  42aa38:	ldr	x8, [sp, #128]
  42aa3c:	ldr	x0, [x8, #88]
  42aa40:	ldur	w1, [x29, #-192]
  42aa44:	bl	42afb0 <ASN1_generate_nconf@plt+0xc6b0>
  42aa48:	str	x0, [sp, #192]
  42aa4c:	ldr	x0, [sp, #208]
  42aa50:	ldr	x1, [sp, #192]
  42aa54:	bl	46ed48 <ASN1_generate_nconf@plt+0x50448>
  42aa58:	cmp	w0, #0x0
  42aa5c:	cset	w9, gt
  42aa60:	tbnz	w9, #0, 42aa90 <ASN1_generate_nconf@plt+0xc190>
  42aa64:	ldr	x8, [sp, #96]
  42aa68:	ldr	x0, [x8]
  42aa6c:	ldr	x2, [sp, #192]
  42aa70:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42aa74:	add	x1, x1, #0x312
  42aa78:	bl	4196e0 <BIO_printf@plt>
  42aa7c:	ldr	x8, [sp, #96]
  42aa80:	ldr	x9, [x8]
  42aa84:	mov	x0, x9
  42aa88:	bl	41e780 <ERR_print_errors@plt>
  42aa8c:	b	42aea4 <ASN1_generate_nconf@plt+0xc5a4>
  42aa90:	ldur	w8, [x29, #-192]
  42aa94:	add	w8, w8, #0x1
  42aa98:	stur	w8, [x29, #-192]
  42aa9c:	b	42aa18 <ASN1_generate_nconf@plt+0xc118>
  42aaa0:	b	42ab48 <ASN1_generate_nconf@plt+0xc248>
  42aaa4:	add	x3, sp, #0xb8
  42aaa8:	mov	x8, xzr
  42aaac:	str	x8, [sp, #184]
  42aab0:	ldr	x9, [sp, #128]
  42aab4:	ldr	x0, [x9, #128]
  42aab8:	mov	w1, #0x78                  	// #120
  42aabc:	mov	x2, x8
  42aac0:	bl	41de30 <BIO_ctrl@plt>
  42aac4:	cbnz	x0, 42aaf0 <ASN1_generate_nconf@plt+0xc1f0>
  42aac8:	ldr	x8, [sp, #96]
  42aacc:	ldr	x0, [x8]
  42aad0:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42aad4:	add	x1, x1, #0x33e
  42aad8:	bl	4196e0 <BIO_printf@plt>
  42aadc:	ldr	x8, [sp, #96]
  42aae0:	ldr	x9, [x8]
  42aae4:	mov	x0, x9
  42aae8:	bl	41e780 <ERR_print_errors@plt>
  42aaec:	b	42aea4 <ASN1_generate_nconf@plt+0xc5a4>
  42aaf0:	ldr	x8, [sp, #128]
  42aaf4:	ldr	x9, [x8, #40]
  42aaf8:	cbnz	x9, 42ab08 <ASN1_generate_nconf@plt+0xc208>
  42aafc:	bl	41dfd0 <EVP_sha256@plt>
  42ab00:	ldr	x8, [sp, #128]
  42ab04:	str	x0, [x8, #40]
  42ab08:	ldr	x0, [sp, #184]
  42ab0c:	ldr	x8, [sp, #128]
  42ab10:	ldr	x1, [x8, #40]
  42ab14:	ldr	x2, [x8, #104]
  42ab18:	bl	419680 <EVP_DigestInit_ex@plt>
  42ab1c:	cbnz	w0, 42ab48 <ASN1_generate_nconf@plt+0xc248>
  42ab20:	ldr	x8, [sp, #96]
  42ab24:	ldr	x0, [x8]
  42ab28:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42ab2c:	add	x1, x1, #0x36c
  42ab30:	bl	4196e0 <BIO_printf@plt>
  42ab34:	ldr	x8, [sp, #96]
  42ab38:	ldr	x9, [x8]
  42ab3c:	mov	x0, x9
  42ab40:	bl	41e780 <ERR_print_errors@plt>
  42ab44:	b	42aea4 <ASN1_generate_nconf@plt+0xc5a4>
  42ab48:	ldr	x8, [sp, #128]
  42ab4c:	ldr	x9, [x8]
  42ab50:	cbz	x9, 42ac30 <ASN1_generate_nconf@plt+0xc330>
  42ab54:	ldr	x8, [sp, #128]
  42ab58:	ldr	x9, [x8, #96]
  42ab5c:	cbz	x9, 42ac30 <ASN1_generate_nconf@plt+0xc330>
  42ab60:	ldr	x8, [sp, #128]
  42ab64:	ldr	x0, [x8]
  42ab68:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  42ab6c:	add	x1, x1, #0x9f4
  42ab70:	bl	41b160 <BIO_new_file@plt>
  42ab74:	str	x0, [sp, #176]
  42ab78:	ldr	x8, [sp, #176]
  42ab7c:	cbnz	x8, 42abb0 <ASN1_generate_nconf@plt+0xc2b0>
  42ab80:	ldr	x8, [sp, #96]
  42ab84:	ldr	x0, [x8]
  42ab88:	ldr	x9, [sp, #128]
  42ab8c:	ldr	x2, [x9]
  42ab90:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42ab94:	add	x1, x1, #0x382
  42ab98:	bl	4196e0 <BIO_printf@plt>
  42ab9c:	ldr	x8, [sp, #96]
  42aba0:	ldr	x9, [x8]
  42aba4:	mov	x0, x9
  42aba8:	bl	41e780 <ERR_print_errors@plt>
  42abac:	b	42aea4 <ASN1_generate_nconf@plt+0xc5a4>
  42abb0:	ldr	x8, [sp, #128]
  42abb4:	ldr	x0, [x8, #96]
  42abb8:	bl	41c3a0 <EVP_PKEY_size@plt>
  42abbc:	stur	w0, [x29, #-188]
  42abc0:	ldur	w0, [x29, #-188]
  42abc4:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42abc8:	add	x1, x1, #0x3a3
  42abcc:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  42abd0:	stur	x0, [x29, #-224]
  42abd4:	ldr	x0, [sp, #176]
  42abd8:	ldur	x1, [x29, #-224]
  42abdc:	ldur	w2, [x29, #-188]
  42abe0:	bl	41ceb0 <BIO_read@plt>
  42abe4:	stur	w0, [x29, #-188]
  42abe8:	ldr	x0, [sp, #176]
  42abec:	bl	41de90 <BIO_free@plt>
  42abf0:	ldur	w9, [x29, #-188]
  42abf4:	cmp	w9, #0x0
  42abf8:	cset	w9, gt
  42abfc:	tbnz	w9, #0, 42ac30 <ASN1_generate_nconf@plt+0xc330>
  42ac00:	ldr	x8, [sp, #96]
  42ac04:	ldr	x0, [x8]
  42ac08:	ldr	x9, [sp, #128]
  42ac0c:	ldr	x2, [x9]
  42ac10:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42ac14:	add	x1, x1, #0x3b4
  42ac18:	bl	4196e0 <BIO_printf@plt>
  42ac1c:	ldr	x8, [sp, #96]
  42ac20:	ldr	x9, [x8]
  42ac24:	mov	x0, x9
  42ac28:	bl	41e780 <ERR_print_errors@plt>
  42ac2c:	b	42aea4 <ASN1_generate_nconf@plt+0xc5a4>
  42ac30:	ldr	x8, [sp, #128]
  42ac34:	ldr	x0, [x8, #128]
  42ac38:	ldr	x1, [x8, #144]
  42ac3c:	bl	41aa90 <BIO_push@plt>
  42ac40:	ldr	x8, [sp, #128]
  42ac44:	str	x0, [x8, #136]
  42ac48:	ldr	x9, [x8, #40]
  42ac4c:	cbnz	x9, 42ac80 <ASN1_generate_nconf@plt+0xc380>
  42ac50:	ldr	x8, [sp, #128]
  42ac54:	ldr	x0, [x8, #128]
  42ac58:	mov	w1, #0x78                  	// #120
  42ac5c:	mov	x9, xzr
  42ac60:	mov	x2, x9
  42ac64:	add	x3, sp, #0xa8
  42ac68:	bl	41de30 <BIO_ctrl@plt>
  42ac6c:	ldr	x8, [sp, #168]
  42ac70:	mov	x0, x8
  42ac74:	bl	419c20 <EVP_MD_CTX_md@plt>
  42ac78:	ldr	x8, [sp, #128]
  42ac7c:	str	x0, [x8, #40]
  42ac80:	ldur	w8, [x29, #-4]
  42ac84:	cbnz	w8, 42ad08 <ASN1_generate_nconf@plt+0xc408>
  42ac88:	ldr	x8, [sp, #128]
  42ac8c:	ldr	x0, [x8, #144]
  42ac90:	adrp	x9, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  42ac94:	add	x9, x9, #0xff0
  42ac98:	ldr	x3, [x9]
  42ac9c:	mov	w1, #0x6a                  	// #106
  42aca0:	mov	x9, xzr
  42aca4:	mov	x2, x9
  42aca8:	str	x9, [sp, #32]
  42acac:	bl	41de30 <BIO_ctrl@plt>
  42acb0:	ldr	x8, [sp, #128]
  42acb4:	ldr	x9, [x8, #120]
  42acb8:	ldur	x1, [x29, #-216]
  42acbc:	ldr	x2, [x8, #136]
  42acc0:	ldur	w3, [x29, #-176]
  42acc4:	ldur	w4, [x29, #-200]
  42acc8:	ldr	x5, [x8, #96]
  42accc:	ldur	x6, [x29, #-224]
  42acd0:	ldur	w7, [x29, #-188]
  42acd4:	mov	x0, x9
  42acd8:	mov	x9, sp
  42acdc:	ldr	x10, [sp, #32]
  42ace0:	str	x10, [x9]
  42ace4:	mov	x9, sp
  42ace8:	str	x10, [x9, #8]
  42acec:	mov	x9, sp
  42acf0:	adrp	x11, 482000 <ASN1_generate_nconf@plt+0x63700>
  42acf4:	add	x11, x11, #0x20b
  42acf8:	str	x11, [x9, #16]
  42acfc:	bl	42afdc <ASN1_generate_nconf@plt+0xc6dc>
  42ad00:	stur	w0, [x29, #-196]
  42ad04:	b	42aea4 <ASN1_generate_nconf@plt+0xc5a4>
  42ad08:	mov	x8, xzr
  42ad0c:	str	x8, [sp, #160]
  42ad10:	str	x8, [sp, #152]
  42ad14:	ldur	w9, [x29, #-200]
  42ad18:	cbnz	w9, 42ad84 <ASN1_generate_nconf@plt+0xc484>
  42ad1c:	ldr	x8, [sp, #128]
  42ad20:	ldr	x9, [x8, #96]
  42ad24:	cbz	x9, 42ad64 <ASN1_generate_nconf@plt+0xc464>
  42ad28:	ldr	x8, [sp, #128]
  42ad2c:	ldr	x0, [x8, #96]
  42ad30:	bl	41c250 <EVP_PKEY_get0_asn1@plt>
  42ad34:	str	x0, [sp, #144]
  42ad38:	ldr	x8, [sp, #144]
  42ad3c:	cbz	x8, 42ad64 <ASN1_generate_nconf@plt+0xc464>
  42ad40:	ldr	x5, [sp, #144]
  42ad44:	mov	x8, xzr
  42ad48:	mov	x0, x8
  42ad4c:	str	x0, [sp, #24]
  42ad50:	ldr	x1, [sp, #24]
  42ad54:	ldr	x2, [sp, #24]
  42ad58:	mov	x3, x8
  42ad5c:	add	x4, sp, #0x98
  42ad60:	bl	41bc90 <EVP_PKEY_asn1_get0_info@plt>
  42ad64:	ldr	x8, [sp, #128]
  42ad68:	ldr	x9, [x8, #40]
  42ad6c:	cbz	x9, 42ad84 <ASN1_generate_nconf@plt+0xc484>
  42ad70:	ldr	x8, [sp, #128]
  42ad74:	ldr	x0, [x8, #40]
  42ad78:	bl	419600 <EVP_MD_type@plt>
  42ad7c:	bl	41dde0 <OBJ_nid2sn@plt>
  42ad80:	str	x0, [sp, #160]
  42ad84:	stur	wzr, [x29, #-196]
  42ad88:	stur	wzr, [x29, #-192]
  42ad8c:	ldur	w8, [x29, #-192]
  42ad90:	ldur	w9, [x29, #-4]
  42ad94:	cmp	w8, w9
  42ad98:	b.ge	42aea4 <ASN1_generate_nconf@plt+0xc5a4>  // b.tcont
  42ad9c:	ldr	x8, [sp, #128]
  42ada0:	ldr	x0, [x8, #144]
  42ada4:	ldr	x9, [x8, #152]
  42ada8:	ldursw	x10, [x29, #-192]
  42adac:	mov	x11, #0x8                   	// #8
  42adb0:	mul	x10, x11, x10
  42adb4:	add	x9, x9, x10
  42adb8:	ldr	x3, [x9]
  42adbc:	mov	w1, #0x6c                  	// #108
  42adc0:	mov	x2, #0x3                   	// #3
  42adc4:	bl	41de30 <BIO_ctrl@plt>
  42adc8:	cmp	w0, #0x0
  42adcc:	cset	w12, gt
  42add0:	tbnz	w12, #0, 42ae04 <ASN1_generate_nconf@plt+0xc504>
  42add4:	ldr	x8, [sp, #128]
  42add8:	ldr	x9, [x8, #152]
  42addc:	ldursw	x10, [x29, #-192]
  42ade0:	mov	x11, #0x8                   	// #8
  42ade4:	mul	x10, x11, x10
  42ade8:	add	x9, x9, x10
  42adec:	ldr	x0, [x9]
  42adf0:	bl	41be30 <perror@plt>
  42adf4:	ldur	w12, [x29, #-196]
  42adf8:	add	w12, w12, #0x1
  42adfc:	stur	w12, [x29, #-196]
  42ae00:	b	42ae94 <ASN1_generate_nconf@plt+0xc594>
  42ae04:	ldr	x8, [sp, #128]
  42ae08:	ldr	x0, [x8, #120]
  42ae0c:	ldur	x1, [x29, #-216]
  42ae10:	ldr	x2, [x8, #136]
  42ae14:	ldur	w3, [x29, #-176]
  42ae18:	ldur	w4, [x29, #-200]
  42ae1c:	ldr	x5, [x8, #96]
  42ae20:	ldur	x6, [x29, #-224]
  42ae24:	ldur	w7, [x29, #-188]
  42ae28:	ldr	x9, [sp, #152]
  42ae2c:	ldr	x10, [sp, #160]
  42ae30:	ldr	x11, [x8, #152]
  42ae34:	ldursw	x12, [x29, #-192]
  42ae38:	mov	x13, #0x8                   	// #8
  42ae3c:	mul	x12, x13, x12
  42ae40:	add	x11, x11, x12
  42ae44:	ldr	x11, [x11]
  42ae48:	mov	x12, sp
  42ae4c:	str	x9, [x12]
  42ae50:	mov	x9, sp
  42ae54:	str	x10, [x9, #8]
  42ae58:	mov	x9, sp
  42ae5c:	str	x11, [x9, #16]
  42ae60:	bl	42afdc <ASN1_generate_nconf@plt+0xc6dc>
  42ae64:	str	w0, [sp, #140]
  42ae68:	ldr	w8, [sp, #140]
  42ae6c:	cbz	w8, 42ae78 <ASN1_generate_nconf@plt+0xc578>
  42ae70:	ldr	w8, [sp, #140]
  42ae74:	stur	w8, [x29, #-196]
  42ae78:	ldr	x8, [sp, #128]
  42ae7c:	ldr	x0, [x8, #128]
  42ae80:	mov	w1, #0x1                   	// #1
  42ae84:	mov	x9, xzr
  42ae88:	mov	x2, x9
  42ae8c:	mov	x3, x9
  42ae90:	bl	41de30 <BIO_ctrl@plt>
  42ae94:	ldur	w8, [x29, #-192]
  42ae98:	add	w8, w8, #0x1
  42ae9c:	stur	w8, [x29, #-192]
  42aea0:	b	42ad8c <ASN1_generate_nconf@plt+0xc48c>
  42aea4:	ldur	x0, [x29, #-216]
  42aea8:	mov	x1, #0x2000                	// #8192
  42aeac:	ldr	x2, [sp, #88]
  42aeb0:	mov	w3, #0x193                 	// #403
  42aeb4:	bl	41e8c0 <CRYPTO_clear_free@plt>
  42aeb8:	ldr	x8, [sp, #128]
  42aebc:	ldr	x0, [x8, #144]
  42aec0:	bl	41de90 <BIO_free@plt>
  42aec4:	ldr	x8, [sp, #128]
  42aec8:	ldr	x9, [x8, #48]
  42aecc:	mov	x0, x9
  42aed0:	ldr	x1, [sp, #88]
  42aed4:	mov	w2, #0x195                 	// #405
  42aed8:	bl	41b180 <CRYPTO_free@plt>
  42aedc:	ldr	x8, [sp, #128]
  42aee0:	ldr	x0, [x8, #120]
  42aee4:	bl	41cde0 <BIO_free_all@plt>
  42aee8:	ldr	x8, [sp, #128]
  42aeec:	ldr	x0, [x8, #96]
  42aef0:	bl	41d960 <EVP_PKEY_free@plt>
  42aef4:	ldr	x8, [sp, #128]
  42aef8:	ldr	x0, [x8, #88]
  42aefc:	bl	42b3e8 <ASN1_generate_nconf@plt+0xcae8>
  42af00:	ldr	x8, [sp, #128]
  42af04:	ldr	x0, [x8, #80]
  42af08:	bl	42b3e8 <ASN1_generate_nconf@plt+0xcae8>
  42af0c:	ldur	x0, [x29, #-224]
  42af10:	ldr	x1, [sp, #88]
  42af14:	mov	w2, #0x19a                 	// #410
  42af18:	bl	41b180 <CRYPTO_free@plt>
  42af1c:	ldr	x8, [sp, #128]
  42af20:	ldr	x0, [x8, #128]
  42af24:	bl	41de90 <BIO_free@plt>
  42af28:	ldr	x8, [sp, #128]
  42af2c:	ldr	x9, [x8, #112]
  42af30:	mov	x0, x9
  42af34:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  42af38:	ldur	w0, [x29, #-196]
  42af3c:	add	sp, sp, #0x1e0
  42af40:	ldr	x28, [sp, #16]
  42af44:	ldp	x29, x30, [sp], #32
  42af48:	ret
  42af4c:	stp	x29, x30, [sp, #-16]!
  42af50:	mov	x29, sp
  42af54:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  42af58:	ldp	x29, x30, [sp], #16
  42af5c:	ret
  42af60:	sub	sp, sp, #0x20
  42af64:	stp	x29, x30, [sp, #16]
  42af68:	add	x29, sp, #0x10
  42af6c:	str	x0, [sp, #8]
  42af70:	str	x1, [sp]
  42af74:	ldr	x0, [sp, #8]
  42af78:	ldr	x1, [sp]
  42af7c:	bl	41cf20 <OPENSSL_sk_push@plt>
  42af80:	ldp	x29, x30, [sp, #16]
  42af84:	add	sp, sp, #0x20
  42af88:	ret
  42af8c:	sub	sp, sp, #0x20
  42af90:	stp	x29, x30, [sp, #16]
  42af94:	add	x29, sp, #0x10
  42af98:	str	x0, [sp, #8]
  42af9c:	ldr	x0, [sp, #8]
  42afa0:	bl	41df60 <OPENSSL_sk_num@plt>
  42afa4:	ldp	x29, x30, [sp, #16]
  42afa8:	add	sp, sp, #0x20
  42afac:	ret
  42afb0:	sub	sp, sp, #0x20
  42afb4:	stp	x29, x30, [sp, #16]
  42afb8:	add	x29, sp, #0x10
  42afbc:	str	x0, [sp, #8]
  42afc0:	str	w1, [sp, #4]
  42afc4:	ldr	x0, [sp, #8]
  42afc8:	ldr	w1, [sp, #4]
  42afcc:	bl	4195d0 <OPENSSL_sk_value@plt>
  42afd0:	ldp	x29, x30, [sp, #16]
  42afd4:	add	sp, sp, #0x20
  42afd8:	ret
  42afdc:	sub	sp, sp, #0xa0
  42afe0:	stp	x29, x30, [sp, #144]
  42afe4:	add	x29, sp, #0x90
  42afe8:	ldr	x8, [x29, #16]
  42afec:	ldr	x9, [x29, #24]
  42aff0:	ldr	x10, [x29, #32]
  42aff4:	adrp	x11, 4b1000 <stdin@@GLIBC_2.17+0x10>
  42aff8:	add	x11, x11, #0xc0
  42affc:	stur	x0, [x29, #-16]
  42b000:	stur	x1, [x29, #-24]
  42b004:	stur	x2, [x29, #-32]
  42b008:	stur	w3, [x29, #-36]
  42b00c:	stur	w4, [x29, #-40]
  42b010:	stur	x5, [x29, #-48]
  42b014:	stur	x6, [x29, #-56]
  42b018:	stur	w7, [x29, #-60]
  42b01c:	str	x8, [sp, #72]
  42b020:	str	x9, [sp, #64]
  42b024:	str	x10, [sp, #56]
  42b028:	str	x11, [sp, #16]
  42b02c:	ldur	x0, [x29, #-32]
  42b030:	mov	w1, #0xa                   	// #10
  42b034:	mov	x8, xzr
  42b038:	mov	x2, x8
  42b03c:	mov	x3, x8
  42b040:	bl	41de30 <BIO_ctrl@plt>
  42b044:	mov	w9, #0x1                   	// #1
  42b048:	str	w9, [sp, #12]
  42b04c:	cbnz	w0, 42b078 <ASN1_generate_nconf@plt+0xc778>
  42b050:	ldur	x0, [x29, #-32]
  42b054:	mov	w1, #0x2                   	// #2
  42b058:	mov	x8, xzr
  42b05c:	mov	x2, x8
  42b060:	mov	x3, x8
  42b064:	bl	41de30 <BIO_ctrl@plt>
  42b068:	cmp	w0, #0x0
  42b06c:	cset	w9, ne  // ne = any
  42b070:	eor	w9, w9, #0x1
  42b074:	str	w9, [sp, #12]
  42b078:	ldr	w8, [sp, #12]
  42b07c:	tbnz	w8, #0, 42b084 <ASN1_generate_nconf@plt+0xc784>
  42b080:	b	42b0ec <ASN1_generate_nconf@plt+0xc7ec>
  42b084:	ldur	x0, [x29, #-32]
  42b088:	ldur	x1, [x29, #-24]
  42b08c:	mov	w2, #0x2000                	// #8192
  42b090:	bl	41ceb0 <BIO_read@plt>
  42b094:	str	w0, [sp, #44]
  42b098:	ldr	w8, [sp, #44]
  42b09c:	cmp	w8, #0x0
  42b0a0:	cset	w8, ge  // ge = tcont
  42b0a4:	tbnz	w8, #0, 42b0dc <ASN1_generate_nconf@plt+0xc7dc>
  42b0a8:	ldr	x8, [sp, #16]
  42b0ac:	ldr	x0, [x8]
  42b0b0:	ldr	x2, [sp, #56]
  42b0b4:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42b0b8:	add	x1, x1, #0x3e1
  42b0bc:	bl	4196e0 <BIO_printf@plt>
  42b0c0:	ldr	x8, [sp, #16]
  42b0c4:	ldr	x9, [x8]
  42b0c8:	mov	x0, x9
  42b0cc:	bl	41e780 <ERR_print_errors@plt>
  42b0d0:	mov	w10, #0x1                   	// #1
  42b0d4:	stur	w10, [x29, #-4]
  42b0d8:	b	42b3d8 <ASN1_generate_nconf@plt+0xcad8>
  42b0dc:	ldr	w8, [sp, #44]
  42b0e0:	cbnz	w8, 42b0e8 <ASN1_generate_nconf@plt+0xc7e8>
  42b0e4:	b	42b0ec <ASN1_generate_nconf@plt+0xc7ec>
  42b0e8:	b	42b02c <ASN1_generate_nconf@plt+0xc72c>
  42b0ec:	ldur	x8, [x29, #-56]
  42b0f0:	cbz	x8, 42b1a8 <ASN1_generate_nconf@plt+0xc8a8>
  42b0f4:	ldur	x0, [x29, #-32]
  42b0f8:	mov	w1, #0x78                  	// #120
  42b0fc:	mov	x8, xzr
  42b100:	mov	x2, x8
  42b104:	add	x3, sp, #0x20
  42b108:	bl	41de30 <BIO_ctrl@plt>
  42b10c:	ldr	x8, [sp, #32]
  42b110:	ldur	x1, [x29, #-56]
  42b114:	ldur	w9, [x29, #-60]
  42b118:	mov	w2, w9
  42b11c:	mov	x0, x8
  42b120:	bl	41c6e0 <EVP_DigestVerifyFinal@plt>
  42b124:	str	w0, [sp, #44]
  42b128:	ldr	w9, [sp, #44]
  42b12c:	cmp	w9, #0x0
  42b130:	cset	w9, le
  42b134:	tbnz	w9, #0, 42b14c <ASN1_generate_nconf@plt+0xc84c>
  42b138:	ldur	x0, [x29, #-16]
  42b13c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42b140:	add	x1, x1, #0x3f3
  42b144:	bl	4196e0 <BIO_printf@plt>
  42b148:	b	42b1a0 <ASN1_generate_nconf@plt+0xc8a0>
  42b14c:	ldr	w8, [sp, #44]
  42b150:	cbnz	w8, 42b170 <ASN1_generate_nconf@plt+0xc870>
  42b154:	ldur	x0, [x29, #-16]
  42b158:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  42b15c:	add	x1, x1, #0x3c5
  42b160:	bl	4196e0 <BIO_printf@plt>
  42b164:	mov	w8, #0x1                   	// #1
  42b168:	stur	w8, [x29, #-4]
  42b16c:	b	42b3d8 <ASN1_generate_nconf@plt+0xcad8>
  42b170:	ldr	x8, [sp, #16]
  42b174:	ldr	x0, [x8]
  42b178:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42b17c:	add	x1, x1, #0x400
  42b180:	bl	4196e0 <BIO_printf@plt>
  42b184:	ldr	x8, [sp, #16]
  42b188:	ldr	x9, [x8]
  42b18c:	mov	x0, x9
  42b190:	bl	41e780 <ERR_print_errors@plt>
  42b194:	mov	w10, #0x1                   	// #1
  42b198:	stur	w10, [x29, #-4]
  42b19c:	b	42b3d8 <ASN1_generate_nconf@plt+0xcad8>
  42b1a0:	stur	wzr, [x29, #-4]
  42b1a4:	b	42b3d8 <ASN1_generate_nconf@plt+0xcad8>
  42b1a8:	ldur	x8, [x29, #-48]
  42b1ac:	cbz	x8, 42b21c <ASN1_generate_nconf@plt+0xc91c>
  42b1b0:	ldur	x0, [x29, #-32]
  42b1b4:	mov	w1, #0x78                  	// #120
  42b1b8:	mov	x8, xzr
  42b1bc:	mov	x2, x8
  42b1c0:	add	x3, sp, #0x18
  42b1c4:	bl	41de30 <BIO_ctrl@plt>
  42b1c8:	add	x2, sp, #0x30
  42b1cc:	mov	x8, #0x2000                	// #8192
  42b1d0:	str	x8, [sp, #48]
  42b1d4:	ldr	x8, [sp, #24]
  42b1d8:	ldur	x1, [x29, #-24]
  42b1dc:	mov	x0, x8
  42b1e0:	bl	41bb10 <EVP_DigestSignFinal@plt>
  42b1e4:	cbnz	w0, 42b218 <ASN1_generate_nconf@plt+0xc918>
  42b1e8:	ldr	x8, [sp, #16]
  42b1ec:	ldr	x0, [x8]
  42b1f0:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42b1f4:	add	x1, x1, #0x416
  42b1f8:	bl	4196e0 <BIO_printf@plt>
  42b1fc:	ldr	x8, [sp, #16]
  42b200:	ldr	x9, [x8]
  42b204:	mov	x0, x9
  42b208:	bl	41e780 <ERR_print_errors@plt>
  42b20c:	mov	w10, #0x1                   	// #1
  42b210:	stur	w10, [x29, #-4]
  42b214:	b	42b3d8 <ASN1_generate_nconf@plt+0xcad8>
  42b218:	b	42b260 <ASN1_generate_nconf@plt+0xc960>
  42b21c:	ldur	x0, [x29, #-32]
  42b220:	ldur	x1, [x29, #-24]
  42b224:	mov	w2, #0x2000                	// #8192
  42b228:	bl	41b0c0 <BIO_gets@plt>
  42b22c:	mov	w1, w0
  42b230:	sxtw	x8, w1
  42b234:	str	x8, [sp, #48]
  42b238:	ldr	x8, [sp, #48]
  42b23c:	cmp	w8, #0x0
  42b240:	cset	w8, ge  // ge = tcont
  42b244:	tbnz	w8, #0, 42b260 <ASN1_generate_nconf@plt+0xc960>
  42b248:	ldr	x8, [sp, #16]
  42b24c:	ldr	x0, [x8]
  42b250:	bl	41e780 <ERR_print_errors@plt>
  42b254:	mov	w9, #0x1                   	// #1
  42b258:	stur	w9, [x29, #-4]
  42b25c:	b	42b3d8 <ASN1_generate_nconf@plt+0xcad8>
  42b260:	ldur	w8, [x29, #-40]
  42b264:	cbz	w8, 42b280 <ASN1_generate_nconf@plt+0xc980>
  42b268:	ldur	x0, [x29, #-16]
  42b26c:	ldur	x1, [x29, #-24]
  42b270:	ldr	x8, [sp, #48]
  42b274:	mov	w2, w8
  42b278:	bl	41cb40 <BIO_write@plt>
  42b27c:	b	42b3d4 <ASN1_generate_nconf@plt+0xcad4>
  42b280:	ldur	w8, [x29, #-36]
  42b284:	cmp	w8, #0x2
  42b288:	b.ne	42b2e4 <ASN1_generate_nconf@plt+0xc9e4>  // b.any
  42b28c:	str	wzr, [sp, #44]
  42b290:	ldr	w8, [sp, #44]
  42b294:	ldr	x9, [sp, #48]
  42b298:	cmp	w8, w9
  42b29c:	b.ge	42b2cc <ASN1_generate_nconf@plt+0xc9cc>  // b.tcont
  42b2a0:	ldur	x0, [x29, #-16]
  42b2a4:	ldur	x8, [x29, #-24]
  42b2a8:	ldrsw	x9, [sp, #44]
  42b2ac:	ldrb	w2, [x8, x9]
  42b2b0:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  42b2b4:	add	x1, x1, #0xfe8
  42b2b8:	bl	4196e0 <BIO_printf@plt>
  42b2bc:	ldr	w8, [sp, #44]
  42b2c0:	add	w8, w8, #0x1
  42b2c4:	str	w8, [sp, #44]
  42b2c8:	b	42b290 <ASN1_generate_nconf@plt+0xc990>
  42b2cc:	ldur	x0, [x29, #-16]
  42b2d0:	ldr	x2, [sp, #56]
  42b2d4:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42b2d8:	add	x1, x1, #0x42a
  42b2dc:	bl	4196e0 <BIO_printf@plt>
  42b2e0:	b	42b3d4 <ASN1_generate_nconf@plt+0xcad4>
  42b2e4:	ldr	x8, [sp, #72]
  42b2e8:	cbz	x8, 42b32c <ASN1_generate_nconf@plt+0xca2c>
  42b2ec:	ldur	x0, [x29, #-16]
  42b2f0:	ldr	x1, [sp, #72]
  42b2f4:	bl	41a930 <BIO_puts@plt>
  42b2f8:	ldr	x8, [sp, #64]
  42b2fc:	cbz	x8, 42b314 <ASN1_generate_nconf@plt+0xca14>
  42b300:	ldur	x0, [x29, #-16]
  42b304:	ldr	x2, [sp, #64]
  42b308:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42b30c:	add	x1, x1, #0x430
  42b310:	bl	4196e0 <BIO_printf@plt>
  42b314:	ldur	x0, [x29, #-16]
  42b318:	ldr	x2, [sp, #56]
  42b31c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42b320:	add	x1, x1, #0x436
  42b324:	bl	4196e0 <BIO_printf@plt>
  42b328:	b	42b364 <ASN1_generate_nconf@plt+0xca64>
  42b32c:	ldr	x8, [sp, #64]
  42b330:	cbz	x8, 42b350 <ASN1_generate_nconf@plt+0xca50>
  42b334:	ldur	x0, [x29, #-16]
  42b338:	ldr	x2, [sp, #64]
  42b33c:	ldr	x3, [sp, #56]
  42b340:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42b344:	add	x1, x1, #0x434
  42b348:	bl	4196e0 <BIO_printf@plt>
  42b34c:	b	42b364 <ASN1_generate_nconf@plt+0xca64>
  42b350:	ldur	x0, [x29, #-16]
  42b354:	ldr	x2, [sp, #56]
  42b358:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42b35c:	add	x1, x1, #0x436
  42b360:	bl	4196e0 <BIO_printf@plt>
  42b364:	str	wzr, [sp, #44]
  42b368:	ldr	w8, [sp, #44]
  42b36c:	ldr	x9, [sp, #48]
  42b370:	cmp	w8, w9
  42b374:	b.ge	42b3c4 <ASN1_generate_nconf@plt+0xcac4>  // b.tcont
  42b378:	ldur	w8, [x29, #-36]
  42b37c:	cbz	w8, 42b398 <ASN1_generate_nconf@plt+0xca98>
  42b380:	ldr	w8, [sp, #44]
  42b384:	cbz	w8, 42b398 <ASN1_generate_nconf@plt+0xca98>
  42b388:	ldur	x0, [x29, #-16]
  42b38c:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  42b390:	add	x1, x1, #0x260
  42b394:	bl	4196e0 <BIO_printf@plt>
  42b398:	ldur	x0, [x29, #-16]
  42b39c:	ldur	x8, [x29, #-24]
  42b3a0:	ldrsw	x9, [sp, #44]
  42b3a4:	ldrb	w2, [x8, x9]
  42b3a8:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  42b3ac:	add	x1, x1, #0xfe8
  42b3b0:	bl	4196e0 <BIO_printf@plt>
  42b3b4:	ldr	w8, [sp, #44]
  42b3b8:	add	w8, w8, #0x1
  42b3bc:	str	w8, [sp, #44]
  42b3c0:	b	42b368 <ASN1_generate_nconf@plt+0xca68>
  42b3c4:	ldur	x0, [x29, #-16]
  42b3c8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42b3cc:	add	x1, x1, #0xec1
  42b3d0:	bl	4196e0 <BIO_printf@plt>
  42b3d4:	stur	wzr, [x29, #-4]
  42b3d8:	ldur	w0, [x29, #-4]
  42b3dc:	ldp	x29, x30, [sp, #144]
  42b3e0:	add	sp, sp, #0xa0
  42b3e4:	ret
  42b3e8:	sub	sp, sp, #0x20
  42b3ec:	stp	x29, x30, [sp, #16]
  42b3f0:	add	x29, sp, #0x10
  42b3f4:	str	x0, [sp, #8]
  42b3f8:	ldr	x0, [sp, #8]
  42b3fc:	bl	41dd70 <OPENSSL_sk_free@plt>
  42b400:	ldp	x29, x30, [sp, #16]
  42b404:	add	sp, sp, #0x20
  42b408:	ret
  42b40c:	sub	sp, sp, #0xf0
  42b410:	stp	x29, x30, [sp, #224]
  42b414:	add	x29, sp, #0xe0
  42b418:	mov	x8, xzr
  42b41c:	mov	w9, #0x1                   	// #1
  42b420:	mov	w10, #0x8005                	// #32773
  42b424:	adrp	x2, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42b428:	add	x2, x2, #0xc80
  42b42c:	adrp	x11, 4b1000 <stdin@@GLIBC_2.17+0x10>
  42b430:	add	x11, x11, #0xc0
  42b434:	stur	w0, [x29, #-4]
  42b438:	stur	x1, [x29, #-16]
  42b43c:	stur	x8, [x29, #-24]
  42b440:	stur	x8, [x29, #-32]
  42b444:	stur	x8, [x29, #-40]
  42b448:	stur	x8, [x29, #-48]
  42b44c:	stur	x8, [x29, #-56]
  42b450:	stur	x8, [x29, #-72]
  42b454:	stur	wzr, [x29, #-76]
  42b458:	stur	wzr, [x29, #-84]
  42b45c:	stur	wzr, [x29, #-88]
  42b460:	stur	w9, [x29, #-92]
  42b464:	stur	wzr, [x29, #-96]
  42b468:	stur	wzr, [x29, #-100]
  42b46c:	stur	w10, [x29, #-104]
  42b470:	stur	w10, [x29, #-108]
  42b474:	str	wzr, [sp, #112]
  42b478:	str	wzr, [sp, #108]
  42b47c:	ldur	w0, [x29, #-4]
  42b480:	ldur	x1, [x29, #-16]
  42b484:	str	x11, [sp, #32]
  42b488:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  42b48c:	stur	x0, [x29, #-64]
  42b490:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  42b494:	str	w0, [sp, #104]
  42b498:	cbz	w0, 42b6bc <ASN1_generate_nconf@plt+0xcdbc>
  42b49c:	ldr	w8, [sp, #104]
  42b4a0:	add	w9, w8, #0x1
  42b4a4:	cmp	w9, #0x1
  42b4a8:	str	w8, [sp, #28]
  42b4ac:	b.ls	42b5b8 <ASN1_generate_nconf@plt+0xccb8>  // b.plast
  42b4b0:	b	42b4b4 <ASN1_generate_nconf@plt+0xcbb4>
  42b4b4:	ldr	w8, [sp, #28]
  42b4b8:	cmp	w8, #0x1
  42b4bc:	b.eq	42b5d4 <ASN1_generate_nconf@plt+0xccd4>  // b.none
  42b4c0:	b	42b4c4 <ASN1_generate_nconf@plt+0xcbc4>
  42b4c4:	ldr	w8, [sp, #28]
  42b4c8:	cmp	w8, #0x2
  42b4cc:	b.eq	42b5e8 <ASN1_generate_nconf@plt+0xcce8>  // b.none
  42b4d0:	b	42b4d4 <ASN1_generate_nconf@plt+0xcbd4>
  42b4d4:	ldr	w8, [sp, #28]
  42b4d8:	cmp	w8, #0x3
  42b4dc:	b.eq	42b604 <ASN1_generate_nconf@plt+0xcd04>  // b.none
  42b4e0:	b	42b4e4 <ASN1_generate_nconf@plt+0xcbe4>
  42b4e4:	ldr	w8, [sp, #28]
  42b4e8:	cmp	w8, #0x4
  42b4ec:	b.eq	42b620 <ASN1_generate_nconf@plt+0xcd20>  // b.none
  42b4f0:	b	42b4f4 <ASN1_generate_nconf@plt+0xcbf4>
  42b4f4:	ldr	w8, [sp, #28]
  42b4f8:	cmp	w8, #0x5
  42b4fc:	b.eq	42b62c <ASN1_generate_nconf@plt+0xcd2c>  // b.none
  42b500:	b	42b504 <ASN1_generate_nconf@plt+0xcc04>
  42b504:	ldr	w8, [sp, #28]
  42b508:	cmp	w8, #0x6
  42b50c:	b.eq	42b638 <ASN1_generate_nconf@plt+0xcd38>  // b.none
  42b510:	b	42b514 <ASN1_generate_nconf@plt+0xcc14>
  42b514:	ldr	w8, [sp, #28]
  42b518:	cmp	w8, #0x7
  42b51c:	b.eq	42b650 <ASN1_generate_nconf@plt+0xcd50>  // b.none
  42b520:	b	42b524 <ASN1_generate_nconf@plt+0xcc24>
  42b524:	ldr	w8, [sp, #28]
  42b528:	cmp	w8, #0x8
  42b52c:	b.eq	42b65c <ASN1_generate_nconf@plt+0xcd5c>  // b.none
  42b530:	b	42b534 <ASN1_generate_nconf@plt+0xcc34>
  42b534:	ldr	w8, [sp, #28]
  42b538:	cmp	w8, #0x9
  42b53c:	b.eq	42b698 <ASN1_generate_nconf@plt+0xcd98>  // b.none
  42b540:	b	42b544 <ASN1_generate_nconf@plt+0xcc44>
  42b544:	ldr	w8, [sp, #28]
  42b548:	cmp	w8, #0xa
  42b54c:	b.eq	42b668 <ASN1_generate_nconf@plt+0xcd68>  // b.none
  42b550:	b	42b554 <ASN1_generate_nconf@plt+0xcc54>
  42b554:	ldr	w8, [sp, #28]
  42b558:	cmp	w8, #0xb
  42b55c:	b.eq	42b674 <ASN1_generate_nconf@plt+0xcd74>  // b.none
  42b560:	b	42b564 <ASN1_generate_nconf@plt+0xcc64>
  42b564:	ldr	w8, [sp, #28]
  42b568:	cmp	w8, #0xc
  42b56c:	b.eq	42b680 <ASN1_generate_nconf@plt+0xcd80>  // b.none
  42b570:	b	42b574 <ASN1_generate_nconf@plt+0xcc74>
  42b574:	ldr	w8, [sp, #28]
  42b578:	cmp	w8, #0xd
  42b57c:	b.eq	42b68c <ASN1_generate_nconf@plt+0xcd8c>  // b.none
  42b580:	b	42b584 <ASN1_generate_nconf@plt+0xcc84>
  42b584:	ldr	w8, [sp, #28]
  42b588:	cmp	w8, #0x5dc
  42b58c:	b.eq	42b6a4 <ASN1_generate_nconf@plt+0xcda4>  // b.none
  42b590:	b	42b594 <ASN1_generate_nconf@plt+0xcc94>
  42b594:	ldr	w8, [sp, #28]
  42b598:	subs	w9, w8, #0x5dd
  42b59c:	cmp	w9, #0x1
  42b5a0:	b.ls	42b6a8 <ASN1_generate_nconf@plt+0xcda8>  // b.plast
  42b5a4:	b	42b5a8 <ASN1_generate_nconf@plt+0xcca8>
  42b5a8:	ldr	w8, [sp, #28]
  42b5ac:	cmp	w8, #0x5df
  42b5b0:	b.eq	42b6a4 <ASN1_generate_nconf@plt+0xcda4>  // b.none
  42b5b4:	b	42b6b8 <ASN1_generate_nconf@plt+0xcdb8>
  42b5b8:	ldr	x8, [sp, #32]
  42b5bc:	ldr	x0, [x8]
  42b5c0:	ldur	x2, [x29, #-64]
  42b5c4:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  42b5c8:	add	x1, x1, #0x466
  42b5cc:	bl	4196e0 <BIO_printf@plt>
  42b5d0:	b	42be20 <ASN1_generate_nconf@plt+0xd520>
  42b5d4:	adrp	x0, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42b5d8:	add	x0, x0, #0xc80
  42b5dc:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  42b5e0:	stur	wzr, [x29, #-92]
  42b5e4:	b	42be20 <ASN1_generate_nconf@plt+0xd520>
  42b5e8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42b5ec:	mov	x1, #0x2                   	// #2
  42b5f0:	sub	x2, x29, #0x68
  42b5f4:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  42b5f8:	cbnz	w0, 42b600 <ASN1_generate_nconf@plt+0xcd00>
  42b5fc:	b	42b5b8 <ASN1_generate_nconf@plt+0xccb8>
  42b600:	b	42b6b8 <ASN1_generate_nconf@plt+0xcdb8>
  42b604:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42b608:	mov	x1, #0x2                   	// #2
  42b60c:	sub	x2, x29, #0x6c
  42b610:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  42b614:	cbnz	w0, 42b61c <ASN1_generate_nconf@plt+0xcd1c>
  42b618:	b	42b5b8 <ASN1_generate_nconf@plt+0xccb8>
  42b61c:	b	42b6b8 <ASN1_generate_nconf@plt+0xcdb8>
  42b620:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42b624:	stur	x0, [x29, #-48]
  42b628:	b	42b6b8 <ASN1_generate_nconf@plt+0xcdb8>
  42b62c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42b630:	stur	x0, [x29, #-56]
  42b634:	b	42b6b8 <ASN1_generate_nconf@plt+0xcdb8>
  42b638:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42b63c:	mov	w8, wzr
  42b640:	mov	w1, w8
  42b644:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  42b648:	stur	x0, [x29, #-72]
  42b64c:	b	42b6b8 <ASN1_generate_nconf@plt+0xcdb8>
  42b650:	mov	w8, #0x1                   	// #1
  42b654:	str	w8, [sp, #112]
  42b658:	b	42b6b8 <ASN1_generate_nconf@plt+0xcdb8>
  42b65c:	mov	w8, #0x1                   	// #1
  42b660:	stur	w8, [x29, #-84]
  42b664:	b	42b6b8 <ASN1_generate_nconf@plt+0xcdb8>
  42b668:	mov	w8, #0x1                   	// #1
  42b66c:	stur	w8, [x29, #-76]
  42b670:	b	42b6b8 <ASN1_generate_nconf@plt+0xcdb8>
  42b674:	mov	w8, #0x1                   	// #1
  42b678:	stur	w8, [x29, #-88]
  42b67c:	b	42b6b8 <ASN1_generate_nconf@plt+0xcdb8>
  42b680:	mov	w8, #0x2                   	// #2
  42b684:	stur	w8, [x29, #-100]
  42b688:	b	42b6b8 <ASN1_generate_nconf@plt+0xcdb8>
  42b68c:	mov	w8, #0x5                   	// #5
  42b690:	stur	w8, [x29, #-100]
  42b694:	b	42b6b8 <ASN1_generate_nconf@plt+0xcdb8>
  42b698:	mov	w8, #0x1                   	// #1
  42b69c:	str	w8, [sp, #108]
  42b6a0:	b	42b6b8 <ASN1_generate_nconf@plt+0xcdb8>
  42b6a4:	b	42b6b8 <ASN1_generate_nconf@plt+0xcdb8>
  42b6a8:	ldr	w0, [sp, #104]
  42b6ac:	bl	46a49c <ASN1_generate_nconf@plt+0x4bb9c>
  42b6b0:	cbnz	w0, 42b6b8 <ASN1_generate_nconf@plt+0xcdb8>
  42b6b4:	b	42be20 <ASN1_generate_nconf@plt+0xd520>
  42b6b8:	b	42b490 <ASN1_generate_nconf@plt+0xcb90>
  42b6bc:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  42b6c0:	stur	w0, [x29, #-4]
  42b6c4:	bl	472544 <ASN1_generate_nconf@plt+0x53c44>
  42b6c8:	stur	x0, [x29, #-16]
  42b6cc:	ldur	x8, [x29, #-16]
  42b6d0:	ldr	x8, [x8]
  42b6d4:	cbz	x8, 42b700 <ASN1_generate_nconf@plt+0xce00>
  42b6d8:	ldur	x8, [x29, #-16]
  42b6dc:	ldr	x0, [x8]
  42b6e0:	sub	x1, x29, #0x60
  42b6e4:	bl	4714a0 <ASN1_generate_nconf@plt+0x52ba0>
  42b6e8:	cbz	w0, 42b6fc <ASN1_generate_nconf@plt+0xcdfc>
  42b6ec:	ldur	w8, [x29, #-96]
  42b6f0:	cmp	w8, #0x0
  42b6f4:	cset	w8, gt
  42b6f8:	tbnz	w8, #0, 42b700 <ASN1_generate_nconf@plt+0xce00>
  42b6fc:	b	42be20 <ASN1_generate_nconf@plt+0xd520>
  42b700:	ldur	w8, [x29, #-100]
  42b704:	cbz	w8, 42b718 <ASN1_generate_nconf@plt+0xce18>
  42b708:	ldur	w8, [x29, #-96]
  42b70c:	cbnz	w8, 42b718 <ASN1_generate_nconf@plt+0xce18>
  42b710:	mov	w8, #0x800                 	// #2048
  42b714:	stur	w8, [x29, #-96]
  42b718:	ldur	w8, [x29, #-76]
  42b71c:	cbz	w8, 42b740 <ASN1_generate_nconf@plt+0xce40>
  42b720:	ldur	w8, [x29, #-100]
  42b724:	cbz	w8, 42b740 <ASN1_generate_nconf@plt+0xce40>
  42b728:	ldr	x8, [sp, #32]
  42b72c:	ldr	x0, [x8]
  42b730:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42b734:	add	x1, x1, #0x821
  42b738:	bl	4196e0 <BIO_printf@plt>
  42b73c:	b	42be20 <ASN1_generate_nconf@plt+0xd520>
  42b740:	ldur	x0, [x29, #-56]
  42b744:	ldur	w2, [x29, #-108]
  42b748:	mov	w1, #0x77                  	// #119
  42b74c:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  42b750:	stur	x0, [x29, #-32]
  42b754:	ldur	x8, [x29, #-32]
  42b758:	cbnz	x8, 42b760 <ASN1_generate_nconf@plt+0xce60>
  42b75c:	b	42be20 <ASN1_generate_nconf@plt+0xd520>
  42b760:	ldur	w8, [x29, #-96]
  42b764:	cbz	w8, 42b778 <ASN1_generate_nconf@plt+0xce78>
  42b768:	ldur	w8, [x29, #-100]
  42b76c:	cbnz	w8, 42b778 <ASN1_generate_nconf@plt+0xce78>
  42b770:	mov	w8, #0x2                   	// #2
  42b774:	stur	w8, [x29, #-100]
  42b778:	ldur	w8, [x29, #-96]
  42b77c:	cbz	w8, 42b8ec <ASN1_generate_nconf@plt+0xcfec>
  42b780:	bl	4195c0 <BN_GENCB_new@plt>
  42b784:	str	x0, [sp, #96]
  42b788:	ldr	x8, [sp, #96]
  42b78c:	cbnz	x8, 42b7a0 <ASN1_generate_nconf@plt+0xcea0>
  42b790:	ldr	x8, [sp, #32]
  42b794:	ldr	x0, [x8]
  42b798:	bl	41e780 <ERR_print_errors@plt>
  42b79c:	b	42be20 <ASN1_generate_nconf@plt+0xd520>
  42b7a0:	ldr	x0, [sp, #96]
  42b7a4:	ldr	x8, [sp, #32]
  42b7a8:	ldr	x2, [x8]
  42b7ac:	adrp	x1, 42b000 <ASN1_generate_nconf@plt+0xc700>
  42b7b0:	add	x1, x1, #0xe54
  42b7b4:	bl	41bdf0 <BN_GENCB_set@plt>
  42b7b8:	ldur	w9, [x29, #-76]
  42b7bc:	cbz	w9, 42b86c <ASN1_generate_nconf@plt+0xcf6c>
  42b7c0:	bl	41e5d0 <DSA_new@plt>
  42b7c4:	str	x0, [sp, #88]
  42b7c8:	ldr	x8, [sp, #32]
  42b7cc:	ldr	x0, [x8]
  42b7d0:	ldur	w2, [x29, #-96]
  42b7d4:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42b7d8:	add	x1, x1, #0x851
  42b7dc:	bl	4196e0 <BIO_printf@plt>
  42b7e0:	ldr	x8, [sp, #88]
  42b7e4:	cbz	x8, 42b814 <ASN1_generate_nconf@plt+0xcf14>
  42b7e8:	ldr	x0, [sp, #88]
  42b7ec:	ldur	w1, [x29, #-96]
  42b7f0:	ldr	x6, [sp, #96]
  42b7f4:	mov	x8, xzr
  42b7f8:	mov	x2, x8
  42b7fc:	mov	w9, wzr
  42b800:	mov	w3, w9
  42b804:	mov	x4, x8
  42b808:	mov	x5, x8
  42b80c:	bl	419760 <DSA_generate_parameters_ex@plt>
  42b810:	cbnz	w0, 42b834 <ASN1_generate_nconf@plt+0xcf34>
  42b814:	ldr	x0, [sp, #88]
  42b818:	bl	41cd30 <DSA_free@plt>
  42b81c:	ldr	x0, [sp, #96]
  42b820:	bl	41e7d0 <BN_GENCB_free@plt>
  42b824:	ldr	x8, [sp, #32]
  42b828:	ldr	x0, [x8]
  42b82c:	bl	41e780 <ERR_print_errors@plt>
  42b830:	b	42be20 <ASN1_generate_nconf@plt+0xd520>
  42b834:	ldr	x0, [sp, #88]
  42b838:	bl	41de80 <DSA_dup_DH@plt>
  42b83c:	stur	x0, [x29, #-40]
  42b840:	ldr	x0, [sp, #88]
  42b844:	bl	41cd30 <DSA_free@plt>
  42b848:	ldur	x8, [x29, #-40]
  42b84c:	cbnz	x8, 42b868 <ASN1_generate_nconf@plt+0xcf68>
  42b850:	ldr	x0, [sp, #96]
  42b854:	bl	41e7d0 <BN_GENCB_free@plt>
  42b858:	ldr	x8, [sp, #32]
  42b85c:	ldr	x0, [x8]
  42b860:	bl	41e780 <ERR_print_errors@plt>
  42b864:	b	42be20 <ASN1_generate_nconf@plt+0xd520>
  42b868:	b	42b8e0 <ASN1_generate_nconf@plt+0xcfe0>
  42b86c:	bl	41af70 <DH_new@plt>
  42b870:	stur	x0, [x29, #-40]
  42b874:	ldr	x8, [sp, #32]
  42b878:	ldr	x0, [x8]
  42b87c:	ldur	w2, [x29, #-96]
  42b880:	ldur	w3, [x29, #-100]
  42b884:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42b888:	add	x1, x1, #0x87f
  42b88c:	bl	4196e0 <BIO_printf@plt>
  42b890:	ldr	x8, [sp, #32]
  42b894:	ldr	x9, [x8]
  42b898:	mov	x0, x9
  42b89c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42b8a0:	add	x1, x1, #0x8bf
  42b8a4:	bl	4196e0 <BIO_printf@plt>
  42b8a8:	ldur	x8, [x29, #-40]
  42b8ac:	cbz	x8, 42b8c8 <ASN1_generate_nconf@plt+0xcfc8>
  42b8b0:	ldur	x0, [x29, #-40]
  42b8b4:	ldur	w1, [x29, #-96]
  42b8b8:	ldur	w2, [x29, #-100]
  42b8bc:	ldr	x3, [sp, #96]
  42b8c0:	bl	419610 <DH_generate_parameters_ex@plt>
  42b8c4:	cbnz	w0, 42b8e0 <ASN1_generate_nconf@plt+0xcfe0>
  42b8c8:	ldr	x0, [sp, #96]
  42b8cc:	bl	41e7d0 <BN_GENCB_free@plt>
  42b8d0:	ldr	x8, [sp, #32]
  42b8d4:	ldr	x0, [x8]
  42b8d8:	bl	41e780 <ERR_print_errors@plt>
  42b8dc:	b	42be20 <ASN1_generate_nconf@plt+0xd520>
  42b8e0:	ldr	x0, [sp, #96]
  42b8e4:	bl	41e7d0 <BN_GENCB_free@plt>
  42b8e8:	b	42ba8c <ASN1_generate_nconf@plt+0xd18c>
  42b8ec:	ldur	x0, [x29, #-48]
  42b8f0:	ldur	w2, [x29, #-104]
  42b8f4:	mov	w1, #0x72                  	// #114
  42b8f8:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  42b8fc:	stur	x0, [x29, #-24]
  42b900:	ldur	x8, [x29, #-24]
  42b904:	cbnz	x8, 42b90c <ASN1_generate_nconf@plt+0xd00c>
  42b908:	b	42be20 <ASN1_generate_nconf@plt+0xd520>
  42b90c:	ldur	w8, [x29, #-76]
  42b910:	cbz	w8, 42b9c4 <ASN1_generate_nconf@plt+0xd0c4>
  42b914:	ldur	w8, [x29, #-104]
  42b918:	cmp	w8, #0x4
  42b91c:	b.ne	42b948 <ASN1_generate_nconf@plt+0xd048>  // b.any
  42b920:	ldur	x2, [x29, #-24]
  42b924:	adrp	x0, 41e000 <X509_delete_ext@plt>
  42b928:	add	x0, x0, #0x5d0
  42b92c:	adrp	x1, 41e000 <X509_delete_ext@plt>
  42b930:	add	x1, x1, #0x6f0
  42b934:	mov	x8, xzr
  42b938:	mov	x3, x8
  42b93c:	bl	419830 <ASN1_d2i_bio@plt>
  42b940:	str	x0, [sp, #80]
  42b944:	b	42b964 <ASN1_generate_nconf@plt+0xd064>
  42b948:	ldur	x0, [x29, #-24]
  42b94c:	mov	x8, xzr
  42b950:	mov	x1, x8
  42b954:	mov	x2, x8
  42b958:	mov	x3, x8
  42b95c:	bl	41a5c0 <PEM_read_bio_DSAparams@plt>
  42b960:	str	x0, [sp, #80]
  42b964:	ldr	x8, [sp, #80]
  42b968:	cbnz	x8, 42b994 <ASN1_generate_nconf@plt+0xd094>
  42b96c:	ldr	x8, [sp, #32]
  42b970:	ldr	x0, [x8]
  42b974:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42b978:	add	x1, x1, #0x8e2
  42b97c:	bl	4196e0 <BIO_printf@plt>
  42b980:	ldr	x8, [sp, #32]
  42b984:	ldr	x9, [x8]
  42b988:	mov	x0, x9
  42b98c:	bl	41e780 <ERR_print_errors@plt>
  42b990:	b	42be20 <ASN1_generate_nconf@plt+0xd520>
  42b994:	ldr	x0, [sp, #80]
  42b998:	bl	41de80 <DSA_dup_DH@plt>
  42b99c:	stur	x0, [x29, #-40]
  42b9a0:	ldr	x0, [sp, #80]
  42b9a4:	bl	41cd30 <DSA_free@plt>
  42b9a8:	ldur	x8, [x29, #-40]
  42b9ac:	cbnz	x8, 42b9c0 <ASN1_generate_nconf@plt+0xd0c0>
  42b9b0:	ldr	x8, [sp, #32]
  42b9b4:	ldr	x0, [x8]
  42b9b8:	bl	41e780 <ERR_print_errors@plt>
  42b9bc:	b	42be20 <ASN1_generate_nconf@plt+0xd520>
  42b9c0:	b	42ba8c <ASN1_generate_nconf@plt+0xd18c>
  42b9c4:	ldur	w8, [x29, #-104]
  42b9c8:	cmp	w8, #0x4
  42b9cc:	b.ne	42ba40 <ASN1_generate_nconf@plt+0xd140>  // b.any
  42b9d0:	ldur	x2, [x29, #-24]
  42b9d4:	adrp	x0, 41a000 <SSL_get_current_cipher@plt>
  42b9d8:	add	x0, x0, #0xf70
  42b9dc:	adrp	x1, 419000 <d2i_ECPrivateKey_bio@plt-0x500>
  42b9e0:	add	x1, x1, #0xf30
  42b9e4:	mov	x8, xzr
  42b9e8:	mov	x3, x8
  42b9ec:	bl	419830 <ASN1_d2i_bio@plt>
  42b9f0:	stur	x0, [x29, #-40]
  42b9f4:	ldur	x8, [x29, #-40]
  42b9f8:	cbnz	x8, 42ba3c <ASN1_generate_nconf@plt+0xd13c>
  42b9fc:	ldur	x0, [x29, #-24]
  42ba00:	mov	w1, #0x1                   	// #1
  42ba04:	mov	x8, xzr
  42ba08:	mov	x2, x8
  42ba0c:	mov	x3, x8
  42ba10:	bl	41de30 <BIO_ctrl@plt>
  42ba14:	cbnz	w0, 42ba3c <ASN1_generate_nconf@plt+0xd13c>
  42ba18:	ldur	x2, [x29, #-24]
  42ba1c:	adrp	x0, 41a000 <SSL_get_current_cipher@plt>
  42ba20:	add	x0, x0, #0xf70
  42ba24:	adrp	x1, 419000 <d2i_ECPrivateKey_bio@plt-0x500>
  42ba28:	add	x1, x1, #0x860
  42ba2c:	mov	x8, xzr
  42ba30:	mov	x3, x8
  42ba34:	bl	419830 <ASN1_d2i_bio@plt>
  42ba38:	stur	x0, [x29, #-40]
  42ba3c:	b	42ba5c <ASN1_generate_nconf@plt+0xd15c>
  42ba40:	ldur	x0, [x29, #-24]
  42ba44:	mov	x8, xzr
  42ba48:	mov	x1, x8
  42ba4c:	mov	x2, x8
  42ba50:	mov	x3, x8
  42ba54:	bl	41d010 <PEM_read_bio_DHparams@plt>
  42ba58:	stur	x0, [x29, #-40]
  42ba5c:	ldur	x8, [x29, #-40]
  42ba60:	cbnz	x8, 42ba8c <ASN1_generate_nconf@plt+0xd18c>
  42ba64:	ldr	x8, [sp, #32]
  42ba68:	ldr	x0, [x8]
  42ba6c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42ba70:	add	x1, x1, #0x901
  42ba74:	bl	4196e0 <BIO_printf@plt>
  42ba78:	ldr	x8, [sp, #32]
  42ba7c:	ldr	x9, [x8]
  42ba80:	mov	x0, x9
  42ba84:	bl	41e780 <ERR_print_errors@plt>
  42ba88:	b	42be20 <ASN1_generate_nconf@plt+0xd520>
  42ba8c:	ldur	w8, [x29, #-84]
  42ba90:	cbz	w8, 42baa0 <ASN1_generate_nconf@plt+0xd1a0>
  42ba94:	ldur	x0, [x29, #-32]
  42ba98:	ldur	x1, [x29, #-40]
  42ba9c:	bl	41bd20 <DHparams_print@plt>
  42baa0:	ldr	w8, [sp, #112]
  42baa4:	cbz	w8, 42bbec <ASN1_generate_nconf@plt+0xd2ec>
  42baa8:	ldur	x0, [x29, #-40]
  42baac:	sub	x1, x29, #0x50
  42bab0:	bl	41adc0 <DH_check@plt>
  42bab4:	cbnz	w0, 42bac8 <ASN1_generate_nconf@plt+0xd1c8>
  42bab8:	ldr	x8, [sp, #32]
  42babc:	ldr	x0, [x8]
  42bac0:	bl	41e780 <ERR_print_errors@plt>
  42bac4:	b	42be20 <ASN1_generate_nconf@plt+0xd520>
  42bac8:	ldur	w8, [x29, #-80]
  42bacc:	and	w8, w8, #0x1
  42bad0:	cbz	w8, 42bae8 <ASN1_generate_nconf@plt+0xd1e8>
  42bad4:	ldr	x8, [sp, #32]
  42bad8:	ldr	x0, [x8]
  42badc:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42bae0:	add	x1, x1, #0x91f
  42bae4:	bl	4196e0 <BIO_printf@plt>
  42bae8:	ldur	w8, [x29, #-80]
  42baec:	and	w8, w8, #0x2
  42baf0:	cbz	w8, 42bb08 <ASN1_generate_nconf@plt+0xd208>
  42baf4:	ldr	x8, [sp, #32]
  42baf8:	ldr	x0, [x8]
  42bafc:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42bb00:	add	x1, x1, #0x93e
  42bb04:	bl	4196e0 <BIO_printf@plt>
  42bb08:	ldur	w8, [x29, #-80]
  42bb0c:	and	w8, w8, #0x10
  42bb10:	cbz	w8, 42bb28 <ASN1_generate_nconf@plt+0xd228>
  42bb14:	ldr	x8, [sp, #32]
  42bb18:	ldr	x0, [x8]
  42bb1c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42bb20:	add	x1, x1, #0x964
  42bb24:	bl	4196e0 <BIO_printf@plt>
  42bb28:	ldur	w8, [x29, #-80]
  42bb2c:	and	w8, w8, #0x20
  42bb30:	cbz	w8, 42bb48 <ASN1_generate_nconf@plt+0xd248>
  42bb34:	ldr	x8, [sp, #32]
  42bb38:	ldr	x0, [x8]
  42bb3c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42bb40:	add	x1, x1, #0x985
  42bb44:	bl	4196e0 <BIO_printf@plt>
  42bb48:	ldur	w8, [x29, #-80]
  42bb4c:	and	w8, w8, #0x40
  42bb50:	cbz	w8, 42bb68 <ASN1_generate_nconf@plt+0xd268>
  42bb54:	ldr	x8, [sp, #32]
  42bb58:	ldr	x0, [x8]
  42bb5c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42bb60:	add	x1, x1, #0x9a2
  42bb64:	bl	4196e0 <BIO_printf@plt>
  42bb68:	ldur	w8, [x29, #-80]
  42bb6c:	and	w8, w8, #0x4
  42bb70:	cbz	w8, 42bb88 <ASN1_generate_nconf@plt+0xd288>
  42bb74:	ldr	x8, [sp, #32]
  42bb78:	ldr	x0, [x8]
  42bb7c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42bb80:	add	x1, x1, #0x9bf
  42bb84:	bl	4196e0 <BIO_printf@plt>
  42bb88:	ldur	w8, [x29, #-80]
  42bb8c:	and	w8, w8, #0x8
  42bb90:	cbz	w8, 42bba8 <ASN1_generate_nconf@plt+0xd2a8>
  42bb94:	ldr	x8, [sp, #32]
  42bb98:	ldr	x0, [x8]
  42bb9c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42bba0:	add	x1, x1, #0x9ed
  42bba4:	bl	4196e0 <BIO_printf@plt>
  42bba8:	ldur	w8, [x29, #-80]
  42bbac:	cbnz	w8, 42bbc4 <ASN1_generate_nconf@plt+0xd2c4>
  42bbb0:	ldr	x8, [sp, #32]
  42bbb4:	ldr	x0, [x8]
  42bbb8:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42bbbc:	add	x1, x1, #0xa16
  42bbc0:	bl	4196e0 <BIO_printf@plt>
  42bbc4:	ldur	w8, [x29, #-96]
  42bbc8:	cbz	w8, 42bbec <ASN1_generate_nconf@plt+0xd2ec>
  42bbcc:	ldur	w8, [x29, #-80]
  42bbd0:	cbz	w8, 42bbec <ASN1_generate_nconf@plt+0xd2ec>
  42bbd4:	ldr	x8, [sp, #32]
  42bbd8:	ldr	x0, [x8]
  42bbdc:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42bbe0:	add	x1, x1, #0xa36
  42bbe4:	bl	4196e0 <BIO_printf@plt>
  42bbe8:	b	42be20 <ASN1_generate_nconf@plt+0xd520>
  42bbec:	ldur	w8, [x29, #-88]
  42bbf0:	cbz	w8, 42bd54 <ASN1_generate_nconf@plt+0xd454>
  42bbf4:	ldur	x0, [x29, #-40]
  42bbf8:	bl	41a090 <DH_size@plt>
  42bbfc:	str	w0, [sp, #68]
  42bc00:	ldur	x0, [x29, #-40]
  42bc04:	bl	41e300 <DH_bits@plt>
  42bc08:	str	w0, [sp, #64]
  42bc0c:	ldur	x0, [x29, #-40]
  42bc10:	add	x1, sp, #0x38
  42bc14:	mov	x8, xzr
  42bc18:	mov	x2, x8
  42bc1c:	add	x3, sp, #0x30
  42bc20:	bl	41e760 <DH_get0_pqg@plt>
  42bc24:	ldr	w0, [sp, #68]
  42bc28:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42bc2c:	add	x1, x1, #0xa5b
  42bc30:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  42bc34:	str	x0, [sp, #72]
  42bc38:	ldur	x0, [x29, #-32]
  42bc3c:	ldr	w2, [sp, #64]
  42bc40:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42bc44:	add	x1, x1, #0xa66
  42bc48:	bl	4196e0 <BIO_printf@plt>
  42bc4c:	ldur	x8, [x29, #-32]
  42bc50:	ldr	x1, [sp, #56]
  42bc54:	ldr	w3, [sp, #64]
  42bc58:	ldr	x4, [sp, #72]
  42bc5c:	mov	x0, x8
  42bc60:	adrp	x2, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42bc64:	add	x2, x2, #0xa83
  42bc68:	bl	46d120 <ASN1_generate_nconf@plt+0x4e820>
  42bc6c:	ldur	x0, [x29, #-32]
  42bc70:	ldr	x1, [sp, #48]
  42bc74:	ldr	w3, [sp, #64]
  42bc78:	ldr	x4, [sp, #72]
  42bc7c:	adrp	x2, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42bc80:	add	x2, x2, #0xa87
  42bc84:	bl	46d120 <ASN1_generate_nconf@plt+0x4e820>
  42bc88:	ldur	x0, [x29, #-32]
  42bc8c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42bc90:	add	x1, x1, #0xa8b
  42bc94:	bl	4196e0 <BIO_printf@plt>
  42bc98:	ldur	x8, [x29, #-32]
  42bc9c:	ldr	w2, [sp, #64]
  42bca0:	ldr	w3, [sp, #64]
  42bca4:	mov	x0, x8
  42bca8:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42bcac:	add	x1, x1, #0xae0
  42bcb0:	bl	4196e0 <BIO_printf@plt>
  42bcb4:	ldur	x8, [x29, #-32]
  42bcb8:	ldr	w2, [sp, #64]
  42bcbc:	ldr	w3, [sp, #64]
  42bcc0:	mov	x0, x8
  42bcc4:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42bcc8:	add	x1, x1, #0xb12
  42bccc:	bl	4196e0 <BIO_printf@plt>
  42bcd0:	ldur	x8, [x29, #-32]
  42bcd4:	mov	x0, x8
  42bcd8:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42bcdc:	add	x1, x1, #0xb44
  42bce0:	bl	4196e0 <BIO_printf@plt>
  42bce4:	ldur	x8, [x29, #-40]
  42bce8:	mov	x0, x8
  42bcec:	bl	41d320 <DH_get_length@plt>
  42bcf0:	cmp	x0, #0x0
  42bcf4:	cset	w9, le
  42bcf8:	tbnz	w9, #0, 42bd2c <ASN1_generate_nconf@plt+0xd42c>
  42bcfc:	ldur	x0, [x29, #-32]
  42bd00:	ldur	x8, [x29, #-40]
  42bd04:	str	x0, [sp, #16]
  42bd08:	mov	x0, x8
  42bd0c:	bl	41d320 <DH_get_length@plt>
  42bd10:	ldr	x8, [sp, #16]
  42bd14:	str	x0, [sp, #8]
  42bd18:	mov	x0, x8
  42bd1c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42bd20:	add	x1, x1, #0xbeb
  42bd24:	ldr	x2, [sp, #8]
  42bd28:	bl	4196e0 <BIO_printf@plt>
  42bd2c:	ldur	x0, [x29, #-32]
  42bd30:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42bd34:	add	x1, x1, #0xc3f
  42bd38:	bl	4196e0 <BIO_printf@plt>
  42bd3c:	ldr	x8, [sp, #72]
  42bd40:	mov	x0, x8
  42bd44:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42bd48:	add	x1, x1, #0xc51
  42bd4c:	mov	w2, #0x153                 	// #339
  42bd50:	bl	41b180 <CRYPTO_free@plt>
  42bd54:	ldr	w8, [sp, #108]
  42bd58:	cbnz	w8, 42be1c <ASN1_generate_nconf@plt+0xd51c>
  42bd5c:	ldur	x0, [x29, #-40]
  42bd60:	mov	x8, xzr
  42bd64:	mov	x1, x8
  42bd68:	add	x2, sp, #0x28
  42bd6c:	mov	x3, x8
  42bd70:	bl	41e760 <DH_get0_pqg@plt>
  42bd74:	ldur	w9, [x29, #-108]
  42bd78:	cmp	w9, #0x4
  42bd7c:	b.ne	42bdc0 <ASN1_generate_nconf@plt+0xd4c0>  // b.any
  42bd80:	ldr	x8, [sp, #40]
  42bd84:	cbz	x8, 42bda4 <ASN1_generate_nconf@plt+0xd4a4>
  42bd88:	ldur	x1, [x29, #-32]
  42bd8c:	ldur	x2, [x29, #-40]
  42bd90:	adrp	x0, 41d000 <BIO_set_callback_arg@plt>
  42bd94:	add	x0, x0, #0x4a0
  42bd98:	bl	41d290 <ASN1_i2d_bio@plt>
  42bd9c:	stur	w0, [x29, #-80]
  42bda0:	b	42bdbc <ASN1_generate_nconf@plt+0xd4bc>
  42bda4:	ldur	x1, [x29, #-32]
  42bda8:	ldur	x2, [x29, #-40]
  42bdac:	adrp	x0, 41d000 <BIO_set_callback_arg@plt>
  42bdb0:	add	x0, x0, #0x300
  42bdb4:	bl	41d290 <ASN1_i2d_bio@plt>
  42bdb8:	stur	w0, [x29, #-80]
  42bdbc:	b	42bdec <ASN1_generate_nconf@plt+0xd4ec>
  42bdc0:	ldr	x8, [sp, #40]
  42bdc4:	cbz	x8, 42bddc <ASN1_generate_nconf@plt+0xd4dc>
  42bdc8:	ldur	x0, [x29, #-32]
  42bdcc:	ldur	x1, [x29, #-40]
  42bdd0:	bl	41c370 <PEM_write_bio_DHxparams@plt>
  42bdd4:	stur	w0, [x29, #-80]
  42bdd8:	b	42bdec <ASN1_generate_nconf@plt+0xd4ec>
  42bddc:	ldur	x0, [x29, #-32]
  42bde0:	ldur	x1, [x29, #-40]
  42bde4:	bl	41e420 <PEM_write_bio_DHparams@plt>
  42bde8:	stur	w0, [x29, #-80]
  42bdec:	ldur	w8, [x29, #-80]
  42bdf0:	cbnz	w8, 42be1c <ASN1_generate_nconf@plt+0xd51c>
  42bdf4:	ldr	x8, [sp, #32]
  42bdf8:	ldr	x0, [x8]
  42bdfc:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42be00:	add	x1, x1, #0xc60
  42be04:	bl	4196e0 <BIO_printf@plt>
  42be08:	ldr	x8, [sp, #32]
  42be0c:	ldr	x9, [x8]
  42be10:	mov	x0, x9
  42be14:	bl	41e780 <ERR_print_errors@plt>
  42be18:	b	42be20 <ASN1_generate_nconf@plt+0xd520>
  42be1c:	stur	wzr, [x29, #-92]
  42be20:	ldur	x0, [x29, #-24]
  42be24:	bl	41de90 <BIO_free@plt>
  42be28:	ldur	x8, [x29, #-32]
  42be2c:	mov	x0, x8
  42be30:	bl	41cde0 <BIO_free_all@plt>
  42be34:	ldur	x0, [x29, #-40]
  42be38:	bl	41d1d0 <DH_free@plt>
  42be3c:	ldur	x0, [x29, #-72]
  42be40:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  42be44:	ldur	w0, [x29, #-92]
  42be48:	ldp	x29, x30, [sp, #224]
  42be4c:	add	sp, sp, #0xf0
  42be50:	ret
  42be54:	sub	sp, sp, #0x40
  42be58:	stp	x29, x30, [sp, #48]
  42be5c:	add	x29, sp, #0x30
  42be60:	stur	w0, [x29, #-4]
  42be64:	stur	w1, [x29, #-8]
  42be68:	stur	x2, [x29, #-16]
  42be6c:	ldur	w8, [x29, #-4]
  42be70:	cmp	w8, #0x0
  42be74:	cset	w8, lt  // lt = tstop
  42be78:	tbnz	w8, #0, 42bea0 <ASN1_generate_nconf@plt+0xd5a0>
  42be7c:	ldursw	x8, [x29, #-4]
  42be80:	cmp	x8, #0x4
  42be84:	b.cs	42bea0 <ASN1_generate_nconf@plt+0xd5a0>  // b.hs, b.nlast
  42be88:	ldursw	x8, [x29, #-4]
  42be8c:	adrp	x9, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42be90:	add	x9, x9, #0xe30
  42be94:	ldrb	w10, [x9, x8]
  42be98:	str	w10, [sp, #24]
  42be9c:	b	42bea8 <ASN1_generate_nconf@plt+0xd5a8>
  42bea0:	mov	w8, #0x3f                  	// #63
  42bea4:	str	w8, [sp, #24]
  42bea8:	ldr	w8, [sp, #24]
  42beac:	sub	x1, x29, #0x11
  42beb0:	sturb	w8, [x29, #-17]
  42beb4:	ldur	x0, [x29, #-16]
  42beb8:	str	x1, [sp, #16]
  42bebc:	bl	419e30 <BN_GENCB_get_arg@plt>
  42bec0:	ldr	x1, [sp, #16]
  42bec4:	mov	w8, #0x1                   	// #1
  42bec8:	mov	w2, w8
  42becc:	str	w8, [sp, #12]
  42bed0:	bl	41cb40 <BIO_write@plt>
  42bed4:	ldur	x9, [x29, #-16]
  42bed8:	mov	x0, x9
  42bedc:	bl	419e30 <BN_GENCB_get_arg@plt>
  42bee0:	mov	w1, #0xb                   	// #11
  42bee4:	mov	x9, xzr
  42bee8:	mov	x2, x9
  42beec:	mov	x3, x9
  42bef0:	bl	41de30 <BIO_ctrl@plt>
  42bef4:	ldr	w8, [sp, #12]
  42bef8:	mov	w0, w8
  42befc:	ldp	x29, x30, [sp, #48]
  42bf00:	add	sp, sp, #0x40
  42bf04:	ret
  42bf08:	sub	sp, sp, #0xe0
  42bf0c:	stp	x29, x30, [sp, #208]
  42bf10:	add	x29, sp, #0xd0
  42bf14:	mov	x8, xzr
  42bf18:	mov	w9, #0x8005                	// #32773
  42bf1c:	mov	w10, #0x1                   	// #1
  42bf20:	mov	w11, #0x2                   	// #2
  42bf24:	adrp	x2, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42bf28:	add	x2, x2, #0xe88
  42bf2c:	adrp	x12, 4b1000 <stdin@@GLIBC_2.17+0x10>
  42bf30:	add	x12, x12, #0xc0
  42bf34:	stur	w0, [x29, #-4]
  42bf38:	stur	x1, [x29, #-16]
  42bf3c:	stur	x8, [x29, #-24]
  42bf40:	stur	x8, [x29, #-32]
  42bf44:	stur	x8, [x29, #-40]
  42bf48:	stur	x8, [x29, #-48]
  42bf4c:	stur	x8, [x29, #-56]
  42bf50:	stur	x8, [x29, #-64]
  42bf54:	stur	x8, [x29, #-80]
  42bf58:	stur	x8, [x29, #-88]
  42bf5c:	stur	x8, [x29, #-96]
  42bf60:	str	x8, [sp, #104]
  42bf64:	str	w9, [sp, #96]
  42bf68:	str	w9, [sp, #92]
  42bf6c:	str	wzr, [sp, #88]
  42bf70:	str	wzr, [sp, #84]
  42bf74:	str	wzr, [sp, #76]
  42bf78:	str	wzr, [sp, #72]
  42bf7c:	str	wzr, [sp, #68]
  42bf80:	str	w10, [sp, #64]
  42bf84:	str	w11, [sp, #60]
  42bf88:	str	wzr, [sp, #56]
  42bf8c:	ldur	w0, [x29, #-4]
  42bf90:	ldur	x1, [x29, #-16]
  42bf94:	str	x12, [sp, #24]
  42bf98:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  42bf9c:	stur	x0, [x29, #-72]
  42bfa0:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  42bfa4:	str	w0, [sp, #100]
  42bfa8:	cbz	w0, 42c0f8 <ASN1_generate_nconf@plt+0xd7f8>
  42bfac:	ldr	w8, [sp, #100]
  42bfb0:	add	w8, w8, #0x1
  42bfb4:	mov	w9, w8
  42bfb8:	ubfx	x9, x9, #0, #32
  42bfbc:	cmp	x9, #0x12
  42bfc0:	str	x9, [sp, #16]
  42bfc4:	b.hi	42c0f4 <ASN1_generate_nconf@plt+0xd7f4>  // b.pmore
  42bfc8:	adrp	x8, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42bfcc:	add	x8, x8, #0xe38
  42bfd0:	ldr	x11, [sp, #16]
  42bfd4:	ldrsw	x10, [x8, x11, lsl #2]
  42bfd8:	add	x9, x8, x10
  42bfdc:	br	x9
  42bfe0:	str	wzr, [sp, #64]
  42bfe4:	ldr	x8, [sp, #24]
  42bfe8:	ldr	x0, [x8]
  42bfec:	ldur	x2, [x29, #-72]
  42bff0:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  42bff4:	add	x1, x1, #0x466
  42bff8:	bl	4196e0 <BIO_printf@plt>
  42bffc:	b	42c4e0 <ASN1_generate_nconf@plt+0xdbe0>
  42c000:	adrp	x0, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42c004:	add	x0, x0, #0xe88
  42c008:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  42c00c:	str	wzr, [sp, #64]
  42c010:	b	42c4e0 <ASN1_generate_nconf@plt+0xdbe0>
  42c014:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42c018:	mov	x1, #0x7be                 	// #1982
  42c01c:	add	x2, sp, #0x60
  42c020:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  42c024:	cbnz	w0, 42c02c <ASN1_generate_nconf@plt+0xd72c>
  42c028:	b	42bfe0 <ASN1_generate_nconf@plt+0xd6e0>
  42c02c:	b	42c0f4 <ASN1_generate_nconf@plt+0xd7f4>
  42c030:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42c034:	stur	x0, [x29, #-56]
  42c038:	b	42c0f4 <ASN1_generate_nconf@plt+0xd7f4>
  42c03c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42c040:	mov	x1, #0x7be                 	// #1982
  42c044:	add	x2, sp, #0x5c
  42c048:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  42c04c:	cbnz	w0, 42c054 <ASN1_generate_nconf@plt+0xd754>
  42c050:	b	42bfe0 <ASN1_generate_nconf@plt+0xd6e0>
  42c054:	b	42c0f4 <ASN1_generate_nconf@plt+0xd7f4>
  42c058:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42c05c:	stur	x0, [x29, #-64]
  42c060:	b	42c0f4 <ASN1_generate_nconf@plt+0xd7f4>
  42c064:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42c068:	mov	w8, wzr
  42c06c:	mov	w1, w8
  42c070:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  42c074:	stur	x0, [x29, #-40]
  42c078:	b	42c0f4 <ASN1_generate_nconf@plt+0xd7f4>
  42c07c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42c080:	stur	x0, [x29, #-96]
  42c084:	b	42c0f4 <ASN1_generate_nconf@plt+0xd7f4>
  42c088:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42c08c:	str	x0, [sp, #104]
  42c090:	b	42c0f4 <ASN1_generate_nconf@plt+0xd7f4>
  42c094:	ldr	w8, [sp, #100]
  42c098:	subs	w8, w8, #0x7
  42c09c:	str	w8, [sp, #60]
  42c0a0:	b	42c0f4 <ASN1_generate_nconf@plt+0xd7f4>
  42c0a4:	mov	w8, #0x1                   	// #1
  42c0a8:	str	w8, [sp, #84]
  42c0ac:	b	42c0f4 <ASN1_generate_nconf@plt+0xd7f4>
  42c0b0:	mov	w8, #0x1                   	// #1
  42c0b4:	str	w8, [sp, #88]
  42c0b8:	b	42c0f4 <ASN1_generate_nconf@plt+0xd7f4>
  42c0bc:	mov	w8, #0x1                   	// #1
  42c0c0:	str	w8, [sp, #76]
  42c0c4:	b	42c0f4 <ASN1_generate_nconf@plt+0xd7f4>
  42c0c8:	mov	w8, #0x1                   	// #1
  42c0cc:	str	w8, [sp, #72]
  42c0d0:	b	42c0f4 <ASN1_generate_nconf@plt+0xd7f4>
  42c0d4:	mov	w8, #0x1                   	// #1
  42c0d8:	str	w8, [sp, #68]
  42c0dc:	b	42c0f4 <ASN1_generate_nconf@plt+0xd7f4>
  42c0e0:	bl	472534 <ASN1_generate_nconf@plt+0x53c34>
  42c0e4:	sub	x1, x29, #0x30
  42c0e8:	bl	4712d4 <ASN1_generate_nconf@plt+0x529d4>
  42c0ec:	cbnz	w0, 42c0f4 <ASN1_generate_nconf@plt+0xd7f4>
  42c0f0:	b	42c4e0 <ASN1_generate_nconf@plt+0xdbe0>
  42c0f4:	b	42bfa0 <ASN1_generate_nconf@plt+0xd6a0>
  42c0f8:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  42c0fc:	stur	w0, [x29, #-4]
  42c100:	ldur	w8, [x29, #-4]
  42c104:	cbz	w8, 42c10c <ASN1_generate_nconf@plt+0xd80c>
  42c108:	b	42bfe0 <ASN1_generate_nconf@plt+0xd6e0>
  42c10c:	ldr	w8, [sp, #72]
  42c110:	mov	w9, #0x1                   	// #1
  42c114:	str	w9, [sp, #12]
  42c118:	cbnz	w8, 42c12c <ASN1_generate_nconf@plt+0xd82c>
  42c11c:	ldr	w8, [sp, #68]
  42c120:	cmp	w8, #0x0
  42c124:	cset	w8, ne  // ne = any
  42c128:	str	w8, [sp, #12]
  42c12c:	ldr	w8, [sp, #12]
  42c130:	mov	w9, #0x1                   	// #1
  42c134:	mov	w10, wzr
  42c138:	tst	w8, #0x1
  42c13c:	csel	w8, w10, w9, ne  // ne = any
  42c140:	str	w8, [sp, #56]
  42c144:	ldr	w8, [sp, #88]
  42c148:	cbz	w8, 42c15c <ASN1_generate_nconf@plt+0xd85c>
  42c14c:	ldr	w8, [sp, #72]
  42c150:	cbnz	w8, 42c15c <ASN1_generate_nconf@plt+0xd85c>
  42c154:	mov	w8, #0x1                   	// #1
  42c158:	str	w8, [sp, #56]
  42c15c:	ldur	x0, [x29, #-96]
  42c160:	ldr	x1, [sp, #104]
  42c164:	sub	x2, x29, #0x50
  42c168:	sub	x3, x29, #0x58
  42c16c:	bl	46b49c <ASN1_generate_nconf@plt+0x4cb9c>
  42c170:	cbnz	w0, 42c18c <ASN1_generate_nconf@plt+0xd88c>
  42c174:	ldr	x8, [sp, #24]
  42c178:	ldr	x0, [x8]
  42c17c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42c180:	add	x1, x1, #0x1b7
  42c184:	bl	4196e0 <BIO_printf@plt>
  42c188:	b	42c4e0 <ASN1_generate_nconf@plt+0xdbe0>
  42c18c:	ldr	x8, [sp, #24]
  42c190:	ldr	x0, [x8]
  42c194:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42c198:	add	x1, x1, #0x1d0
  42c19c:	bl	4196e0 <BIO_printf@plt>
  42c1a0:	ldr	w9, [sp, #72]
  42c1a4:	cbz	w9, 42c1d0 <ASN1_generate_nconf@plt+0xd8d0>
  42c1a8:	ldur	x0, [x29, #-56]
  42c1ac:	ldr	w1, [sp, #96]
  42c1b0:	ldur	x3, [x29, #-80]
  42c1b4:	ldur	x4, [x29, #-40]
  42c1b8:	mov	w2, #0x1                   	// #1
  42c1bc:	adrp	x5, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42c1c0:	add	x5, x5, #0x1de
  42c1c4:	bl	46c750 <ASN1_generate_nconf@plt+0x4de50>
  42c1c8:	str	x0, [sp, #48]
  42c1cc:	b	42c1f4 <ASN1_generate_nconf@plt+0xd8f4>
  42c1d0:	ldur	x0, [x29, #-56]
  42c1d4:	ldr	w1, [sp, #96]
  42c1d8:	ldur	x3, [x29, #-80]
  42c1dc:	ldur	x4, [x29, #-40]
  42c1e0:	mov	w2, #0x1                   	// #1
  42c1e4:	adrp	x5, 492000 <ASN1_generate_nconf@plt+0x73700>
  42c1e8:	add	x5, x5, #0xef7
  42c1ec:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  42c1f0:	str	x0, [sp, #48]
  42c1f4:	ldr	x8, [sp, #48]
  42c1f8:	cbz	x8, 42c210 <ASN1_generate_nconf@plt+0xd910>
  42c1fc:	ldr	x0, [sp, #48]
  42c200:	bl	41abb0 <EVP_PKEY_get1_DSA@plt>
  42c204:	stur	x0, [x29, #-32]
  42c208:	ldr	x0, [sp, #48]
  42c20c:	bl	41d960 <EVP_PKEY_free@plt>
  42c210:	ldur	x8, [x29, #-32]
  42c214:	cbnz	x8, 42c240 <ASN1_generate_nconf@plt+0xd940>
  42c218:	ldr	x8, [sp, #24]
  42c21c:	ldr	x0, [x8]
  42c220:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42c224:	add	x1, x1, #0x1e9
  42c228:	bl	4196e0 <BIO_printf@plt>
  42c22c:	ldr	x8, [sp, #24]
  42c230:	ldr	x9, [x8]
  42c234:	mov	x0, x9
  42c238:	bl	41e780 <ERR_print_errors@plt>
  42c23c:	b	42c4e0 <ASN1_generate_nconf@plt+0xdbe0>
  42c240:	ldur	x0, [x29, #-64]
  42c244:	ldr	w1, [sp, #92]
  42c248:	ldr	w2, [sp, #56]
  42c24c:	bl	46f71c <ASN1_generate_nconf@plt+0x50e1c>
  42c250:	stur	x0, [x29, #-24]
  42c254:	ldur	x8, [x29, #-24]
  42c258:	cbnz	x8, 42c260 <ASN1_generate_nconf@plt+0xd960>
  42c25c:	b	42c4e0 <ASN1_generate_nconf@plt+0xdbe0>
  42c260:	ldr	w8, [sp, #88]
  42c264:	cbz	w8, 42c298 <ASN1_generate_nconf@plt+0xd998>
  42c268:	ldur	x0, [x29, #-24]
  42c26c:	ldur	x1, [x29, #-32]
  42c270:	mov	w8, wzr
  42c274:	mov	w2, w8
  42c278:	bl	41bd60 <DSA_print@plt>
  42c27c:	cbnz	w0, 42c298 <ASN1_generate_nconf@plt+0xd998>
  42c280:	ldur	x0, [x29, #-64]
  42c284:	bl	41be30 <perror@plt>
  42c288:	ldr	x8, [sp, #24]
  42c28c:	ldr	x0, [x8]
  42c290:	bl	41e780 <ERR_print_errors@plt>
  42c294:	b	42c4e0 <ASN1_generate_nconf@plt+0xdbe0>
  42c298:	ldr	w8, [sp, #76]
  42c29c:	cbz	w8, 42c2ec <ASN1_generate_nconf@plt+0xd9ec>
  42c2a0:	add	x1, sp, #0x28
  42c2a4:	mov	x8, xzr
  42c2a8:	str	x8, [sp, #40]
  42c2ac:	ldur	x0, [x29, #-32]
  42c2b0:	mov	x2, x8
  42c2b4:	bl	41b0f0 <DSA_get0_key@plt>
  42c2b8:	ldur	x0, [x29, #-24]
  42c2bc:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42c2c0:	add	x1, x1, #0x1fd
  42c2c4:	bl	4196e0 <BIO_printf@plt>
  42c2c8:	ldur	x8, [x29, #-24]
  42c2cc:	ldr	x1, [sp, #40]
  42c2d0:	mov	x0, x8
  42c2d4:	bl	41d210 <BN_print@plt>
  42c2d8:	ldur	x8, [x29, #-24]
  42c2dc:	mov	x0, x8
  42c2e0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42c2e4:	add	x1, x1, #0xec1
  42c2e8:	bl	4196e0 <BIO_printf@plt>
  42c2ec:	ldr	w8, [sp, #84]
  42c2f0:	cbz	w8, 42c2fc <ASN1_generate_nconf@plt+0xd9fc>
  42c2f4:	str	wzr, [sp, #64]
  42c2f8:	b	42c4e0 <ASN1_generate_nconf@plt+0xdbe0>
  42c2fc:	ldr	x8, [sp, #24]
  42c300:	ldr	x0, [x8]
  42c304:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42c308:	add	x1, x1, #0x209
  42c30c:	bl	4196e0 <BIO_printf@plt>
  42c310:	ldr	w9, [sp, #92]
  42c314:	cmp	w9, #0x4
  42c318:	b.ne	42c354 <ASN1_generate_nconf@plt+0xda54>  // b.any
  42c31c:	ldr	w8, [sp, #72]
  42c320:	cbnz	w8, 42c32c <ASN1_generate_nconf@plt+0xda2c>
  42c324:	ldr	w8, [sp, #68]
  42c328:	cbz	w8, 42c340 <ASN1_generate_nconf@plt+0xda40>
  42c32c:	ldur	x0, [x29, #-24]
  42c330:	ldur	x1, [x29, #-32]
  42c334:	bl	419b00 <i2d_DSA_PUBKEY_bio@plt>
  42c338:	str	w0, [sp, #80]
  42c33c:	b	42c350 <ASN1_generate_nconf@plt+0xda50>
  42c340:	ldur	x0, [x29, #-24]
  42c344:	ldur	x1, [x29, #-32]
  42c348:	bl	41af40 <i2d_DSAPrivateKey_bio@plt>
  42c34c:	str	w0, [sp, #80]
  42c350:	b	42c4a4 <ASN1_generate_nconf@plt+0xdba4>
  42c354:	ldr	w8, [sp, #92]
  42c358:	mov	w9, #0x8005                	// #32773
  42c35c:	cmp	w8, w9
  42c360:	b.ne	42c3b8 <ASN1_generate_nconf@plt+0xdab8>  // b.any
  42c364:	ldr	w8, [sp, #72]
  42c368:	cbnz	w8, 42c374 <ASN1_generate_nconf@plt+0xda74>
  42c36c:	ldr	w8, [sp, #68]
  42c370:	cbz	w8, 42c388 <ASN1_generate_nconf@plt+0xda88>
  42c374:	ldur	x0, [x29, #-24]
  42c378:	ldur	x1, [x29, #-32]
  42c37c:	bl	41e340 <PEM_write_bio_DSA_PUBKEY@plt>
  42c380:	str	w0, [sp, #80]
  42c384:	b	42c3b4 <ASN1_generate_nconf@plt+0xdab4>
  42c388:	ldur	x0, [x29, #-24]
  42c38c:	ldur	x1, [x29, #-32]
  42c390:	ldur	x2, [x29, #-48]
  42c394:	ldur	x6, [x29, #-88]
  42c398:	mov	x8, xzr
  42c39c:	mov	x3, x8
  42c3a0:	mov	w9, wzr
  42c3a4:	mov	w4, w9
  42c3a8:	mov	x5, x8
  42c3ac:	bl	41d120 <PEM_write_bio_DSAPrivateKey@plt>
  42c3b0:	str	w0, [sp, #80]
  42c3b4:	b	42c4a4 <ASN1_generate_nconf@plt+0xdba4>
  42c3b8:	ldr	w8, [sp, #92]
  42c3bc:	cmp	w8, #0xb
  42c3c0:	b.eq	42c3d0 <ASN1_generate_nconf@plt+0xdad0>  // b.none
  42c3c4:	ldr	w8, [sp, #92]
  42c3c8:	cmp	w8, #0xc
  42c3cc:	b.ne	42c48c <ASN1_generate_nconf@plt+0xdb8c>  // b.any
  42c3d0:	bl	41a3a0 <EVP_PKEY_new@plt>
  42c3d4:	str	x0, [sp, #32]
  42c3d8:	ldr	x8, [sp, #32]
  42c3dc:	cbnz	x8, 42c3e4 <ASN1_generate_nconf@plt+0xdae4>
  42c3e0:	b	42c4e0 <ASN1_generate_nconf@plt+0xdbe0>
  42c3e4:	ldr	x0, [sp, #32]
  42c3e8:	ldur	x1, [x29, #-32]
  42c3ec:	bl	4198a0 <EVP_PKEY_set1_DSA@plt>
  42c3f0:	ldr	w8, [sp, #92]
  42c3f4:	cmp	w8, #0xc
  42c3f8:	b.ne	42c44c <ASN1_generate_nconf@plt+0xdb4c>  // b.any
  42c3fc:	ldr	w8, [sp, #72]
  42c400:	cbz	w8, 42c428 <ASN1_generate_nconf@plt+0xdb28>
  42c404:	ldr	x8, [sp, #24]
  42c408:	ldr	x0, [x8]
  42c40c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42c410:	add	x1, x1, #0x21a
  42c414:	bl	4196e0 <BIO_printf@plt>
  42c418:	ldr	x8, [sp, #32]
  42c41c:	mov	x0, x8
  42c420:	bl	41d960 <EVP_PKEY_free@plt>
  42c424:	b	42c4e0 <ASN1_generate_nconf@plt+0xdbe0>
  42c428:	ldur	x0, [x29, #-24]
  42c42c:	ldr	x1, [sp, #32]
  42c430:	ldr	w2, [sp, #60]
  42c434:	ldur	x4, [x29, #-88]
  42c438:	mov	x8, xzr
  42c43c:	mov	x3, x8
  42c440:	bl	41a2b0 <i2b_PVK_bio@plt>
  42c444:	str	w0, [sp, #80]
  42c448:	b	42c480 <ASN1_generate_nconf@plt+0xdb80>
  42c44c:	ldr	w8, [sp, #72]
  42c450:	cbnz	w8, 42c45c <ASN1_generate_nconf@plt+0xdb5c>
  42c454:	ldr	w8, [sp, #68]
  42c458:	cbz	w8, 42c470 <ASN1_generate_nconf@plt+0xdb70>
  42c45c:	ldur	x0, [x29, #-24]
  42c460:	ldr	x1, [sp, #32]
  42c464:	bl	41a6f0 <i2b_PublicKey_bio@plt>
  42c468:	str	w0, [sp, #80]
  42c46c:	b	42c480 <ASN1_generate_nconf@plt+0xdb80>
  42c470:	ldur	x0, [x29, #-24]
  42c474:	ldr	x1, [sp, #32]
  42c478:	bl	41df10 <i2b_PrivateKey_bio@plt>
  42c47c:	str	w0, [sp, #80]
  42c480:	ldr	x0, [sp, #32]
  42c484:	bl	41d960 <EVP_PKEY_free@plt>
  42c488:	b	42c4a4 <ASN1_generate_nconf@plt+0xdba4>
  42c48c:	ldr	x8, [sp, #24]
  42c490:	ldr	x0, [x8]
  42c494:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42c498:	add	x1, x1, #0x245
  42c49c:	bl	4196e0 <BIO_printf@plt>
  42c4a0:	b	42c4e0 <ASN1_generate_nconf@plt+0xdbe0>
  42c4a4:	ldr	w8, [sp, #80]
  42c4a8:	cmp	w8, #0x0
  42c4ac:	cset	w8, gt
  42c4b0:	tbnz	w8, #0, 42c4dc <ASN1_generate_nconf@plt+0xdbdc>
  42c4b4:	ldr	x8, [sp, #24]
  42c4b8:	ldr	x0, [x8]
  42c4bc:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42c4c0:	add	x1, x1, #0x26e
  42c4c4:	bl	4196e0 <BIO_printf@plt>
  42c4c8:	ldr	x8, [sp, #24]
  42c4cc:	ldr	x9, [x8]
  42c4d0:	mov	x0, x9
  42c4d4:	bl	41e780 <ERR_print_errors@plt>
  42c4d8:	b	42c4e0 <ASN1_generate_nconf@plt+0xdbe0>
  42c4dc:	str	wzr, [sp, #64]
  42c4e0:	ldur	x0, [x29, #-24]
  42c4e4:	bl	41cde0 <BIO_free_all@plt>
  42c4e8:	ldur	x0, [x29, #-32]
  42c4ec:	bl	41cd30 <DSA_free@plt>
  42c4f0:	ldur	x0, [x29, #-40]
  42c4f4:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  42c4f8:	ldur	x0, [x29, #-80]
  42c4fc:	adrp	x8, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42c500:	add	x8, x8, #0x28b
  42c504:	mov	x1, x8
  42c508:	mov	w2, #0x105                 	// #261
  42c50c:	str	x8, [sp]
  42c510:	bl	41b180 <CRYPTO_free@plt>
  42c514:	ldur	x0, [x29, #-88]
  42c518:	ldr	x1, [sp]
  42c51c:	mov	w2, #0x106                 	// #262
  42c520:	bl	41b180 <CRYPTO_free@plt>
  42c524:	ldr	w0, [sp, #64]
  42c528:	ldp	x29, x30, [sp, #208]
  42c52c:	add	sp, sp, #0xe0
  42c530:	ret
  42c534:	sub	sp, sp, #0xf0
  42c538:	stp	x29, x30, [sp, #224]
  42c53c:	add	x29, sp, #0xe0
  42c540:	mov	x8, xzr
  42c544:	mov	w9, #0xffffffff            	// #-1
  42c548:	mov	w10, #0x8005                	// #32773
  42c54c:	mov	w11, #0x1                   	// #1
  42c550:	adrp	x2, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42c554:	add	x2, x2, #0x610
  42c558:	adrp	x12, 4b1000 <stdin@@GLIBC_2.17+0x10>
  42c55c:	add	x12, x12, #0xc0
  42c560:	adrp	x13, 4b1000 <stdin@@GLIBC_2.17+0x10>
  42c564:	add	x13, x13, #0xb8
  42c568:	stur	w0, [x29, #-4]
  42c56c:	stur	x1, [x29, #-16]
  42c570:	stur	x8, [x29, #-24]
  42c574:	stur	x8, [x29, #-32]
  42c578:	stur	x8, [x29, #-40]
  42c57c:	stur	x8, [x29, #-48]
  42c580:	stur	x8, [x29, #-56]
  42c584:	stur	w9, [x29, #-60]
  42c588:	stur	wzr, [x29, #-64]
  42c58c:	stur	wzr, [x29, #-68]
  42c590:	stur	w10, [x29, #-72]
  42c594:	stur	w10, [x29, #-76]
  42c598:	stur	wzr, [x29, #-80]
  42c59c:	stur	wzr, [x29, #-84]
  42c5a0:	stur	w11, [x29, #-88]
  42c5a4:	stur	wzr, [x29, #-96]
  42c5a8:	stur	wzr, [x29, #-100]
  42c5ac:	str	x8, [sp, #112]
  42c5b0:	str	x8, [sp, #104]
  42c5b4:	ldur	w0, [x29, #-4]
  42c5b8:	ldur	x1, [x29, #-16]
  42c5bc:	str	x12, [sp, #32]
  42c5c0:	str	x13, [sp, #24]
  42c5c4:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  42c5c8:	str	x0, [sp, #96]
  42c5cc:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  42c5d0:	str	w0, [sp, #92]
  42c5d4:	cbz	w0, 42c7a4 <ASN1_generate_nconf@plt+0xdea4>
  42c5d8:	ldr	w8, [sp, #92]
  42c5dc:	add	w9, w8, #0x1
  42c5e0:	cmp	w9, #0x1
  42c5e4:	str	w8, [sp, #20]
  42c5e8:	b.ls	42c6c4 <ASN1_generate_nconf@plt+0xddc4>  // b.plast
  42c5ec:	b	42c5f0 <ASN1_generate_nconf@plt+0xdcf0>
  42c5f0:	ldr	w8, [sp, #20]
  42c5f4:	cmp	w8, #0x1
  42c5f8:	b.eq	42c6e0 <ASN1_generate_nconf@plt+0xdde0>  // b.none
  42c5fc:	b	42c600 <ASN1_generate_nconf@plt+0xdd00>
  42c600:	ldr	w8, [sp, #20]
  42c604:	cmp	w8, #0x2
  42c608:	b.eq	42c6f4 <ASN1_generate_nconf@plt+0xddf4>  // b.none
  42c60c:	b	42c610 <ASN1_generate_nconf@plt+0xdd10>
  42c610:	ldr	w8, [sp, #20]
  42c614:	cmp	w8, #0x3
  42c618:	b.eq	42c71c <ASN1_generate_nconf@plt+0xde1c>  // b.none
  42c61c:	b	42c620 <ASN1_generate_nconf@plt+0xdd20>
  42c620:	ldr	w8, [sp, #20]
  42c624:	cmp	w8, #0x4
  42c628:	b.eq	42c710 <ASN1_generate_nconf@plt+0xde10>  // b.none
  42c62c:	b	42c630 <ASN1_generate_nconf@plt+0xdd30>
  42c630:	ldr	w8, [sp, #20]
  42c634:	cmp	w8, #0x5
  42c638:	b.eq	42c738 <ASN1_generate_nconf@plt+0xde38>  // b.none
  42c63c:	b	42c640 <ASN1_generate_nconf@plt+0xdd40>
  42c640:	ldr	w8, [sp, #20]
  42c644:	cmp	w8, #0x6
  42c648:	b.eq	42c75c <ASN1_generate_nconf@plt+0xde5c>  // b.none
  42c64c:	b	42c650 <ASN1_generate_nconf@plt+0xdd50>
  42c650:	ldr	w8, [sp, #20]
  42c654:	cmp	w8, #0x7
  42c658:	b.eq	42c768 <ASN1_generate_nconf@plt+0xde68>  // b.none
  42c65c:	b	42c660 <ASN1_generate_nconf@plt+0xdd60>
  42c660:	ldr	w8, [sp, #20]
  42c664:	cmp	w8, #0x8
  42c668:	b.eq	42c798 <ASN1_generate_nconf@plt+0xde98>  // b.none
  42c66c:	b	42c670 <ASN1_generate_nconf@plt+0xdd70>
  42c670:	ldr	w8, [sp, #20]
  42c674:	cmp	w8, #0x9
  42c678:	b.eq	42c774 <ASN1_generate_nconf@plt+0xde74>  // b.none
  42c67c:	b	42c680 <ASN1_generate_nconf@plt+0xdd80>
  42c680:	ldr	w8, [sp, #20]
  42c684:	cmp	w8, #0xa
  42c688:	b.eq	42c744 <ASN1_generate_nconf@plt+0xde44>  // b.none
  42c68c:	b	42c690 <ASN1_generate_nconf@plt+0xdd90>
  42c690:	ldr	w8, [sp, #20]
  42c694:	cmp	w8, #0x5dc
  42c698:	b.eq	42c780 <ASN1_generate_nconf@plt+0xde80>  // b.none
  42c69c:	b	42c6a0 <ASN1_generate_nconf@plt+0xdda0>
  42c6a0:	ldr	w8, [sp, #20]
  42c6a4:	subs	w9, w8, #0x5dd
  42c6a8:	cmp	w9, #0x1
  42c6ac:	b.ls	42c784 <ASN1_generate_nconf@plt+0xde84>  // b.plast
  42c6b0:	b	42c6b4 <ASN1_generate_nconf@plt+0xddb4>
  42c6b4:	ldr	w8, [sp, #20]
  42c6b8:	cmp	w8, #0x5df
  42c6bc:	b.eq	42c780 <ASN1_generate_nconf@plt+0xde80>  // b.none
  42c6c0:	b	42c7a0 <ASN1_generate_nconf@plt+0xdea0>
  42c6c4:	ldr	x8, [sp, #32]
  42c6c8:	ldr	x0, [x8]
  42c6cc:	ldr	x2, [sp, #96]
  42c6d0:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  42c6d4:	add	x1, x1, #0x466
  42c6d8:	bl	4196e0 <BIO_printf@plt>
  42c6dc:	b	42ccd4 <ASN1_generate_nconf@plt+0xe3d4>
  42c6e0:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42c6e4:	add	x0, x0, #0x610
  42c6e8:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  42c6ec:	stur	wzr, [x29, #-88]
  42c6f0:	b	42ccd4 <ASN1_generate_nconf@plt+0xe3d4>
  42c6f4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42c6f8:	mov	x1, #0x2                   	// #2
  42c6fc:	sub	x2, x29, #0x48
  42c700:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  42c704:	cbnz	w0, 42c70c <ASN1_generate_nconf@plt+0xde0c>
  42c708:	b	42c6c4 <ASN1_generate_nconf@plt+0xddc4>
  42c70c:	b	42c7a0 <ASN1_generate_nconf@plt+0xdea0>
  42c710:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42c714:	str	x0, [sp, #112]
  42c718:	b	42c7a0 <ASN1_generate_nconf@plt+0xdea0>
  42c71c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42c720:	mov	x1, #0x2                   	// #2
  42c724:	sub	x2, x29, #0x4c
  42c728:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  42c72c:	cbnz	w0, 42c734 <ASN1_generate_nconf@plt+0xde34>
  42c730:	b	42c6c4 <ASN1_generate_nconf@plt+0xddc4>
  42c734:	b	42c7a0 <ASN1_generate_nconf@plt+0xdea0>
  42c738:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42c73c:	str	x0, [sp, #104]
  42c740:	b	42c7a0 <ASN1_generate_nconf@plt+0xdea0>
  42c744:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42c748:	mov	w8, wzr
  42c74c:	mov	w1, w8
  42c750:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  42c754:	stur	x0, [x29, #-24]
  42c758:	b	42c7a0 <ASN1_generate_nconf@plt+0xdea0>
  42c75c:	mov	w8, #0x1                   	// #1
  42c760:	stur	w8, [x29, #-96]
  42c764:	b	42c7a0 <ASN1_generate_nconf@plt+0xdea0>
  42c768:	mov	w8, #0x1                   	// #1
  42c76c:	stur	w8, [x29, #-84]
  42c770:	b	42c7a0 <ASN1_generate_nconf@plt+0xdea0>
  42c774:	mov	w8, #0x1                   	// #1
  42c778:	stur	w8, [x29, #-68]
  42c77c:	b	42c7a0 <ASN1_generate_nconf@plt+0xdea0>
  42c780:	b	42c7a0 <ASN1_generate_nconf@plt+0xdea0>
  42c784:	ldr	w0, [sp, #92]
  42c788:	bl	46a49c <ASN1_generate_nconf@plt+0x4bb9c>
  42c78c:	cbnz	w0, 42c794 <ASN1_generate_nconf@plt+0xde94>
  42c790:	b	42ccd4 <ASN1_generate_nconf@plt+0xe3d4>
  42c794:	b	42c7a0 <ASN1_generate_nconf@plt+0xdea0>
  42c798:	mov	w8, #0x1                   	// #1
  42c79c:	stur	w8, [x29, #-80]
  42c7a0:	b	42c5cc <ASN1_generate_nconf@plt+0xdccc>
  42c7a4:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  42c7a8:	stur	w0, [x29, #-4]
  42c7ac:	bl	472544 <ASN1_generate_nconf@plt+0x53c44>
  42c7b0:	stur	x0, [x29, #-16]
  42c7b4:	ldur	w8, [x29, #-4]
  42c7b8:	cmp	w8, #0x1
  42c7bc:	b.ne	42c7f0 <ASN1_generate_nconf@plt+0xdef0>  // b.any
  42c7c0:	ldur	x8, [x29, #-16]
  42c7c4:	ldr	x0, [x8]
  42c7c8:	sub	x1, x29, #0x40
  42c7cc:	bl	4714a0 <ASN1_generate_nconf@plt+0x52ba0>
  42c7d0:	cbz	w0, 42c7e4 <ASN1_generate_nconf@plt+0xdee4>
  42c7d4:	ldur	w8, [x29, #-64]
  42c7d8:	cmp	w8, #0x0
  42c7dc:	cset	w8, ge  // ge = tcont
  42c7e0:	tbnz	w8, #0, 42c7e8 <ASN1_generate_nconf@plt+0xdee8>
  42c7e4:	b	42ccd4 <ASN1_generate_nconf@plt+0xe3d4>
  42c7e8:	ldur	w8, [x29, #-64]
  42c7ec:	stur	w8, [x29, #-60]
  42c7f0:	ldur	w8, [x29, #-68]
  42c7f4:	mov	w9, wzr
  42c7f8:	mov	w10, #0x1                   	// #1
  42c7fc:	cmp	w8, #0x0
  42c800:	csel	w8, w10, w9, ne  // ne = any
  42c804:	stur	w8, [x29, #-100]
  42c808:	ldr	x0, [sp, #112]
  42c80c:	ldur	w2, [x29, #-72]
  42c810:	mov	w1, #0x72                  	// #114
  42c814:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  42c818:	stur	x0, [x29, #-40]
  42c81c:	ldur	x11, [x29, #-40]
  42c820:	cbnz	x11, 42c828 <ASN1_generate_nconf@plt+0xdf28>
  42c824:	b	42ccd4 <ASN1_generate_nconf@plt+0xe3d4>
  42c828:	ldr	x0, [sp, #104]
  42c82c:	ldur	w1, [x29, #-76]
  42c830:	ldur	w2, [x29, #-100]
  42c834:	bl	46f71c <ASN1_generate_nconf@plt+0x50e1c>
  42c838:	stur	x0, [x29, #-48]
  42c83c:	ldur	x8, [x29, #-48]
  42c840:	cbnz	x8, 42c848 <ASN1_generate_nconf@plt+0xdf48>
  42c844:	b	42ccd4 <ASN1_generate_nconf@plt+0xe3d4>
  42c848:	ldur	w8, [x29, #-60]
  42c84c:	cmp	w8, #0x0
  42c850:	cset	w8, le
  42c854:	tbnz	w8, #0, 42c978 <ASN1_generate_nconf@plt+0xe078>
  42c858:	ldur	w8, [x29, #-60]
  42c85c:	mov	w9, #0x2710                	// #10000
  42c860:	cmp	w8, w9
  42c864:	b.le	42c884 <ASN1_generate_nconf@plt+0xdf84>
  42c868:	ldr	x8, [sp, #32]
  42c86c:	ldr	x0, [x8]
  42c870:	ldur	w3, [x29, #-60]
  42c874:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42c878:	add	x1, x1, #0x2d6
  42c87c:	mov	w2, #0x2710                	// #10000
  42c880:	bl	4196e0 <BIO_printf@plt>
  42c884:	bl	4195c0 <BN_GENCB_new@plt>
  42c888:	stur	x0, [x29, #-56]
  42c88c:	ldur	x8, [x29, #-56]
  42c890:	cbnz	x8, 42c8ac <ASN1_generate_nconf@plt+0xdfac>
  42c894:	ldr	x8, [sp, #32]
  42c898:	ldr	x0, [x8]
  42c89c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42c8a0:	add	x1, x1, #0x366
  42c8a4:	bl	4196e0 <BIO_printf@plt>
  42c8a8:	b	42ccd4 <ASN1_generate_nconf@plt+0xe3d4>
  42c8ac:	ldur	x0, [x29, #-56]
  42c8b0:	ldr	x8, [sp, #32]
  42c8b4:	ldr	x2, [x8]
  42c8b8:	adrp	x1, 42c000 <ASN1_generate_nconf@plt+0xd700>
  42c8bc:	add	x1, x1, #0xd10
  42c8c0:	bl	41bdf0 <BN_GENCB_set@plt>
  42c8c4:	bl	41e5d0 <DSA_new@plt>
  42c8c8:	stur	x0, [x29, #-32]
  42c8cc:	ldur	x8, [x29, #-32]
  42c8d0:	cbnz	x8, 42c8ec <ASN1_generate_nconf@plt+0xdfec>
  42c8d4:	ldr	x8, [sp, #32]
  42c8d8:	ldr	x0, [x8]
  42c8dc:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42c8e0:	add	x1, x1, #0x388
  42c8e4:	bl	4196e0 <BIO_printf@plt>
  42c8e8:	b	42ccd4 <ASN1_generate_nconf@plt+0xe3d4>
  42c8ec:	ldr	x8, [sp, #32]
  42c8f0:	ldr	x0, [x8]
  42c8f4:	ldur	w2, [x29, #-64]
  42c8f8:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42c8fc:	add	x1, x1, #0x851
  42c900:	bl	4196e0 <BIO_printf@plt>
  42c904:	ldr	x8, [sp, #32]
  42c908:	ldr	x9, [x8]
  42c90c:	mov	x0, x9
  42c910:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42c914:	add	x1, x1, #0x3a5
  42c918:	bl	4196e0 <BIO_printf@plt>
  42c91c:	ldur	x8, [x29, #-32]
  42c920:	ldur	w1, [x29, #-64]
  42c924:	ldur	x6, [x29, #-56]
  42c928:	mov	x0, x8
  42c92c:	mov	x8, xzr
  42c930:	mov	x3, x8
  42c934:	mov	x2, x3
  42c938:	mov	w10, wzr
  42c93c:	mov	w3, w10
  42c940:	mov	x4, x8
  42c944:	mov	x5, x8
  42c948:	bl	419760 <DSA_generate_parameters_ex@plt>
  42c94c:	cbnz	w0, 42c974 <ASN1_generate_nconf@plt+0xe074>
  42c950:	ldr	x8, [sp, #32]
  42c954:	ldr	x0, [x8]
  42c958:	bl	41e780 <ERR_print_errors@plt>
  42c95c:	ldr	x8, [sp, #32]
  42c960:	ldr	x0, [x8]
  42c964:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42c968:	add	x1, x1, #0x3c0
  42c96c:	bl	4196e0 <BIO_printf@plt>
  42c970:	b	42ccd4 <ASN1_generate_nconf@plt+0xe3d4>
  42c974:	b	42c9c8 <ASN1_generate_nconf@plt+0xe0c8>
  42c978:	ldur	w8, [x29, #-72]
  42c97c:	cmp	w8, #0x4
  42c980:	b.ne	42c9ac <ASN1_generate_nconf@plt+0xe0ac>  // b.any
  42c984:	ldur	x2, [x29, #-40]
  42c988:	adrp	x0, 41e000 <X509_delete_ext@plt>
  42c98c:	add	x0, x0, #0x5d0
  42c990:	adrp	x1, 41e000 <X509_delete_ext@plt>
  42c994:	add	x1, x1, #0x6f0
  42c998:	mov	x8, xzr
  42c99c:	mov	x3, x8
  42c9a0:	bl	419830 <ASN1_d2i_bio@plt>
  42c9a4:	stur	x0, [x29, #-32]
  42c9a8:	b	42c9c8 <ASN1_generate_nconf@plt+0xe0c8>
  42c9ac:	ldur	x0, [x29, #-40]
  42c9b0:	mov	x8, xzr
  42c9b4:	mov	x1, x8
  42c9b8:	mov	x2, x8
  42c9bc:	mov	x3, x8
  42c9c0:	bl	41a5c0 <PEM_read_bio_DSAparams@plt>
  42c9c4:	stur	x0, [x29, #-32]
  42c9c8:	ldur	x8, [x29, #-32]
  42c9cc:	cbnz	x8, 42c9f8 <ASN1_generate_nconf@plt+0xe0f8>
  42c9d0:	ldr	x8, [sp, #32]
  42c9d4:	ldr	x0, [x8]
  42c9d8:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  42c9dc:	add	x1, x1, #0x8e2
  42c9e0:	bl	4196e0 <BIO_printf@plt>
  42c9e4:	ldr	x8, [sp, #32]
  42c9e8:	ldr	x9, [x8]
  42c9ec:	mov	x0, x9
  42c9f0:	bl	41e780 <ERR_print_errors@plt>
  42c9f4:	b	42ccd4 <ASN1_generate_nconf@plt+0xe3d4>
  42c9f8:	ldur	w8, [x29, #-96]
  42c9fc:	cbz	w8, 42ca0c <ASN1_generate_nconf@plt+0xe10c>
  42ca00:	ldur	x0, [x29, #-48]
  42ca04:	ldur	x1, [x29, #-32]
  42ca08:	bl	41b920 <DSAparams_print@plt>
  42ca0c:	ldur	w8, [x29, #-84]
  42ca10:	cbz	w8, 42cbac <ASN1_generate_nconf@plt+0xe2ac>
  42ca14:	add	x1, sp, #0x50
  42ca18:	mov	x8, xzr
  42ca1c:	str	x8, [sp, #80]
  42ca20:	add	x2, sp, #0x48
  42ca24:	str	x8, [sp, #72]
  42ca28:	add	x3, sp, #0x40
  42ca2c:	str	x8, [sp, #64]
  42ca30:	ldur	x0, [x29, #-32]
  42ca34:	bl	41d560 <DSA_get0_pqg@plt>
  42ca38:	ldr	x0, [sp, #80]
  42ca3c:	bl	41ac60 <BN_num_bits@plt>
  42ca40:	add	w9, w0, #0x7
  42ca44:	mov	w10, #0x8                   	// #8
  42ca48:	sdiv	w9, w9, w10
  42ca4c:	str	w9, [sp, #52]
  42ca50:	ldr	x0, [sp, #80]
  42ca54:	bl	41ac60 <BN_num_bits@plt>
  42ca58:	str	w0, [sp, #48]
  42ca5c:	ldr	w9, [sp, #52]
  42ca60:	add	w0, w9, #0x14
  42ca64:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42ca68:	add	x1, x1, #0x3e2
  42ca6c:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  42ca70:	str	x0, [sp, #56]
  42ca74:	ldr	x8, [sp, #24]
  42ca78:	ldr	x0, [x8]
  42ca7c:	ldr	w2, [sp, #48]
  42ca80:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42ca84:	add	x1, x1, #0x3eb
  42ca88:	bl	4196e0 <BIO_printf@plt>
  42ca8c:	ldr	x8, [sp, #24]
  42ca90:	ldr	x11, [x8]
  42ca94:	ldr	x1, [sp, #80]
  42ca98:	ldr	w3, [sp, #48]
  42ca9c:	ldr	x4, [sp, #56]
  42caa0:	mov	x0, x11
  42caa4:	adrp	x2, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42caa8:	add	x2, x2, #0x40a
  42caac:	bl	46d120 <ASN1_generate_nconf@plt+0x4e820>
  42cab0:	ldr	x8, [sp, #24]
  42cab4:	ldr	x0, [x8]
  42cab8:	ldr	x1, [sp, #72]
  42cabc:	ldr	w3, [sp, #48]
  42cac0:	ldr	x4, [sp, #56]
  42cac4:	adrp	x2, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42cac8:	add	x2, x2, #0x40f
  42cacc:	bl	46d120 <ASN1_generate_nconf@plt+0x4e820>
  42cad0:	ldr	x8, [sp, #24]
  42cad4:	ldr	x0, [x8]
  42cad8:	ldr	x1, [sp, #64]
  42cadc:	ldr	w3, [sp, #48]
  42cae0:	ldr	x4, [sp, #56]
  42cae4:	adrp	x2, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42cae8:	add	x2, x2, #0x414
  42caec:	bl	46d120 <ASN1_generate_nconf@plt+0x4e820>
  42caf0:	ldr	x8, [sp, #24]
  42caf4:	ldr	x0, [x8]
  42caf8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42cafc:	add	x1, x1, #0x419
  42cb00:	bl	4196e0 <BIO_printf@plt>
  42cb04:	ldr	x8, [sp, #24]
  42cb08:	ldr	x11, [x8]
  42cb0c:	mov	x0, x11
  42cb10:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42cb14:	add	x1, x1, #0x44c
  42cb18:	bl	4196e0 <BIO_printf@plt>
  42cb1c:	ldr	x8, [sp, #24]
  42cb20:	ldr	x11, [x8]
  42cb24:	ldr	w2, [sp, #48]
  42cb28:	ldr	w3, [sp, #48]
  42cb2c:	mov	x0, x11
  42cb30:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42cb34:	add	x1, x1, #0x477
  42cb38:	bl	4196e0 <BIO_printf@plt>
  42cb3c:	ldr	x8, [sp, #24]
  42cb40:	ldr	x11, [x8]
  42cb44:	ldr	w2, [sp, #48]
  42cb48:	ldr	w3, [sp, #48]
  42cb4c:	mov	x0, x11
  42cb50:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42cb54:	add	x1, x1, #0x4c2
  42cb58:	bl	4196e0 <BIO_printf@plt>
  42cb5c:	ldr	x8, [sp, #24]
  42cb60:	ldr	x11, [x8]
  42cb64:	ldr	w2, [sp, #48]
  42cb68:	ldr	w3, [sp, #48]
  42cb6c:	mov	x0, x11
  42cb70:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42cb74:	add	x1, x1, #0x50d
  42cb78:	bl	4196e0 <BIO_printf@plt>
  42cb7c:	ldr	x8, [sp, #24]
  42cb80:	ldr	x11, [x8]
  42cb84:	mov	x0, x11
  42cb88:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42cb8c:	add	x1, x1, #0x55b
  42cb90:	bl	4196e0 <BIO_printf@plt>
  42cb94:	ldr	x8, [sp, #56]
  42cb98:	mov	x0, x8
  42cb9c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42cba0:	add	x1, x1, #0x5dc
  42cba4:	mov	w2, #0xcc                  	// #204
  42cba8:	bl	41b180 <CRYPTO_free@plt>
  42cbac:	ldur	w8, [x29, #-76]
  42cbb0:	cmp	w8, #0x4
  42cbb4:	b.ne	42cbc8 <ASN1_generate_nconf@plt+0xe2c8>  // b.any
  42cbb8:	ldur	w8, [x29, #-68]
  42cbbc:	cbz	w8, 42cbc8 <ASN1_generate_nconf@plt+0xe2c8>
  42cbc0:	mov	w8, #0x1                   	// #1
  42cbc4:	stur	w8, [x29, #-80]
  42cbc8:	ldur	w8, [x29, #-80]
  42cbcc:	cbnz	w8, 42cc38 <ASN1_generate_nconf@plt+0xe338>
  42cbd0:	ldur	w8, [x29, #-76]
  42cbd4:	cmp	w8, #0x4
  42cbd8:	b.ne	42cbf8 <ASN1_generate_nconf@plt+0xe2f8>  // b.any
  42cbdc:	ldur	x1, [x29, #-48]
  42cbe0:	ldur	x2, [x29, #-32]
  42cbe4:	adrp	x0, 41b000 <PKCS7_to_TS_TST_INFO@plt>
  42cbe8:	add	x0, x0, #0x20
  42cbec:	bl	41d290 <ASN1_i2d_bio@plt>
  42cbf0:	stur	w0, [x29, #-92]
  42cbf4:	b	42cc08 <ASN1_generate_nconf@plt+0xe308>
  42cbf8:	ldur	x0, [x29, #-48]
  42cbfc:	ldur	x1, [x29, #-32]
  42cc00:	bl	41d770 <PEM_write_bio_DSAparams@plt>
  42cc04:	stur	w0, [x29, #-92]
  42cc08:	ldur	w8, [x29, #-92]
  42cc0c:	cbnz	w8, 42cc38 <ASN1_generate_nconf@plt+0xe338>
  42cc10:	ldr	x8, [sp, #32]
  42cc14:	ldr	x0, [x8]
  42cc18:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42cc1c:	add	x1, x1, #0x5ec
  42cc20:	bl	4196e0 <BIO_printf@plt>
  42cc24:	ldr	x8, [sp, #32]
  42cc28:	ldr	x9, [x8]
  42cc2c:	mov	x0, x9
  42cc30:	bl	41e780 <ERR_print_errors@plt>
  42cc34:	b	42ccd4 <ASN1_generate_nconf@plt+0xe3d4>
  42cc38:	ldur	w8, [x29, #-68]
  42cc3c:	cbz	w8, 42ccd0 <ASN1_generate_nconf@plt+0xe3d0>
  42cc40:	ldur	x0, [x29, #-32]
  42cc44:	bl	41cb20 <DSAparams_dup@plt>
  42cc48:	str	x0, [sp, #40]
  42cc4c:	cbnz	x0, 42cc54 <ASN1_generate_nconf@plt+0xe354>
  42cc50:	b	42ccd4 <ASN1_generate_nconf@plt+0xe3d4>
  42cc54:	ldr	x0, [sp, #40]
  42cc58:	bl	41ac20 <DSA_generate_key@plt>
  42cc5c:	cbnz	w0, 42cc78 <ASN1_generate_nconf@plt+0xe378>
  42cc60:	ldr	x8, [sp, #32]
  42cc64:	ldr	x0, [x8]
  42cc68:	bl	41e780 <ERR_print_errors@plt>
  42cc6c:	ldr	x0, [sp, #40]
  42cc70:	bl	41cd30 <DSA_free@plt>
  42cc74:	b	42ccd4 <ASN1_generate_nconf@plt+0xe3d4>
  42cc78:	ldur	w8, [x29, #-76]
  42cc7c:	cmp	w8, #0x4
  42cc80:	b.ne	42cc98 <ASN1_generate_nconf@plt+0xe398>  // b.any
  42cc84:	ldur	x0, [x29, #-48]
  42cc88:	ldr	x1, [sp, #40]
  42cc8c:	bl	41af40 <i2d_DSAPrivateKey_bio@plt>
  42cc90:	stur	w0, [x29, #-92]
  42cc94:	b	42ccc8 <ASN1_generate_nconf@plt+0xe3c8>
  42cc98:	ldur	x0, [x29, #-48]
  42cc9c:	ldr	x1, [sp, #40]
  42cca0:	mov	x8, xzr
  42cca4:	mov	x2, x8
  42cca8:	mov	x3, x8
  42ccac:	str	x3, [sp, #8]
  42ccb0:	mov	w9, wzr
  42ccb4:	mov	w4, w9
  42ccb8:	mov	x5, x8
  42ccbc:	ldr	x6, [sp, #8]
  42ccc0:	bl	41d120 <PEM_write_bio_DSAPrivateKey@plt>
  42ccc4:	stur	w0, [x29, #-92]
  42ccc8:	ldr	x0, [sp, #40]
  42cccc:	bl	41cd30 <DSA_free@plt>
  42ccd0:	stur	wzr, [x29, #-88]
  42ccd4:	ldur	x0, [x29, #-56]
  42ccd8:	bl	41e7d0 <BN_GENCB_free@plt>
  42ccdc:	ldur	x0, [x29, #-40]
  42cce0:	bl	41de90 <BIO_free@plt>
  42cce4:	ldur	x8, [x29, #-48]
  42cce8:	mov	x0, x8
  42ccec:	bl	41cde0 <BIO_free_all@plt>
  42ccf0:	ldur	x0, [x29, #-32]
  42ccf4:	bl	41cd30 <DSA_free@plt>
  42ccf8:	ldur	x0, [x29, #-24]
  42ccfc:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  42cd00:	ldur	w0, [x29, #-88]
  42cd04:	ldp	x29, x30, [sp, #224]
  42cd08:	add	sp, sp, #0xf0
  42cd0c:	ret
  42cd10:	sub	sp, sp, #0x40
  42cd14:	stp	x29, x30, [sp, #48]
  42cd18:	add	x29, sp, #0x30
  42cd1c:	stur	w0, [x29, #-4]
  42cd20:	stur	w1, [x29, #-8]
  42cd24:	stur	x2, [x29, #-16]
  42cd28:	ldur	w8, [x29, #-4]
  42cd2c:	cmp	w8, #0x0
  42cd30:	cset	w8, lt  // lt = tstop
  42cd34:	tbnz	w8, #0, 42cd5c <ASN1_generate_nconf@plt+0xe45c>
  42cd38:	ldursw	x8, [x29, #-4]
  42cd3c:	cmp	x8, #0x4
  42cd40:	b.cs	42cd5c <ASN1_generate_nconf@plt+0xe45c>  // b.hs, b.nlast
  42cd44:	ldursw	x8, [x29, #-4]
  42cd48:	adrp	x9, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42cd4c:	add	x9, x9, #0x748
  42cd50:	ldrb	w10, [x9, x8]
  42cd54:	str	w10, [sp, #24]
  42cd58:	b	42cd64 <ASN1_generate_nconf@plt+0xe464>
  42cd5c:	mov	w8, #0x3f                  	// #63
  42cd60:	str	w8, [sp, #24]
  42cd64:	ldr	w8, [sp, #24]
  42cd68:	sub	x1, x29, #0x11
  42cd6c:	sturb	w8, [x29, #-17]
  42cd70:	ldur	x0, [x29, #-16]
  42cd74:	str	x1, [sp, #16]
  42cd78:	bl	419e30 <BN_GENCB_get_arg@plt>
  42cd7c:	ldr	x1, [sp, #16]
  42cd80:	mov	w8, #0x1                   	// #1
  42cd84:	mov	w2, w8
  42cd88:	str	w8, [sp, #12]
  42cd8c:	bl	41cb40 <BIO_write@plt>
  42cd90:	ldur	x9, [x29, #-16]
  42cd94:	mov	x0, x9
  42cd98:	bl	419e30 <BN_GENCB_get_arg@plt>
  42cd9c:	mov	w1, #0xb                   	// #11
  42cda0:	mov	x9, xzr
  42cda4:	mov	x2, x9
  42cda8:	mov	x3, x9
  42cdac:	bl	41de30 <BIO_ctrl@plt>
  42cdb0:	ldr	w8, [sp, #12]
  42cdb4:	mov	w0, w8
  42cdb8:	ldp	x29, x30, [sp, #48]
  42cdbc:	add	sp, sp, #0x40
  42cdc0:	ret
  42cdc4:	sub	sp, sp, #0x100
  42cdc8:	stp	x29, x30, [sp, #240]
  42cdcc:	add	x29, sp, #0xf0
  42cdd0:	mov	x8, xzr
  42cdd4:	mov	w9, #0x4                   	// #4
  42cdd8:	mov	w10, #0x1                   	// #1
  42cddc:	mov	w11, #0x8005                	// #32773
  42cde0:	adrp	x2, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42cde4:	add	x2, x2, #0x7a0
  42cde8:	adrp	x12, 4b1000 <stdin@@GLIBC_2.17+0x10>
  42cdec:	add	x12, x12, #0xc0
  42cdf0:	stur	w0, [x29, #-4]
  42cdf4:	stur	x1, [x29, #-16]
  42cdf8:	stur	x8, [x29, #-24]
  42cdfc:	stur	x8, [x29, #-32]
  42ce00:	stur	x8, [x29, #-40]
  42ce04:	stur	x8, [x29, #-48]
  42ce08:	stur	x8, [x29, #-64]
  42ce0c:	stur	w9, [x29, #-68]
  42ce10:	stur	x8, [x29, #-80]
  42ce14:	stur	x8, [x29, #-88]
  42ce18:	stur	x8, [x29, #-104]
  42ce1c:	stur	x8, [x29, #-112]
  42ce20:	str	x8, [sp, #120]
  42ce24:	str	x8, [sp, #112]
  42ce28:	str	w10, [sp, #104]
  42ce2c:	str	wzr, [sp, #100]
  42ce30:	str	wzr, [sp, #96]
  42ce34:	str	w11, [sp, #92]
  42ce38:	str	w11, [sp, #88]
  42ce3c:	str	wzr, [sp, #84]
  42ce40:	str	wzr, [sp, #80]
  42ce44:	str	wzr, [sp, #76]
  42ce48:	str	wzr, [sp, #72]
  42ce4c:	str	wzr, [sp, #68]
  42ce50:	str	w10, [sp, #60]
  42ce54:	str	wzr, [sp, #56]
  42ce58:	str	wzr, [sp, #52]
  42ce5c:	str	wzr, [sp, #48]
  42ce60:	ldur	w0, [x29, #-4]
  42ce64:	ldur	x1, [x29, #-16]
  42ce68:	str	x12, [sp, #32]
  42ce6c:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  42ce70:	stur	x0, [x29, #-96]
  42ce74:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  42ce78:	str	w0, [sp, #108]
  42ce7c:	cbz	w0, 42d030 <ASN1_generate_nconf@plt+0xe730>
  42ce80:	ldr	w8, [sp, #108]
  42ce84:	add	w8, w8, #0x1
  42ce88:	mov	w9, w8
  42ce8c:	ubfx	x9, x9, #0, #32
  42ce90:	cmp	x9, #0x13
  42ce94:	str	x9, [sp, #24]
  42ce98:	b.hi	42d02c <ASN1_generate_nconf@plt+0xe72c>  // b.pmore
  42ce9c:	adrp	x8, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42cea0:	add	x8, x8, #0x750
  42cea4:	ldr	x11, [sp, #24]
  42cea8:	ldrsw	x10, [x8, x11, lsl #2]
  42ceac:	add	x9, x8, x10
  42ceb0:	br	x9
  42ceb4:	ldr	x8, [sp, #32]
  42ceb8:	ldr	x0, [x8]
  42cebc:	ldur	x2, [x29, #-96]
  42cec0:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  42cec4:	add	x1, x1, #0x466
  42cec8:	bl	4196e0 <BIO_printf@plt>
  42cecc:	b	42d46c <ASN1_generate_nconf@plt+0xeb6c>
  42ced0:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42ced4:	add	x0, x0, #0x7a0
  42ced8:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  42cedc:	str	wzr, [sp, #60]
  42cee0:	b	42d46c <ASN1_generate_nconf@plt+0xeb6c>
  42cee4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42cee8:	mov	x1, #0x7be                 	// #1982
  42ceec:	add	x2, sp, #0x5c
  42cef0:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  42cef4:	cbnz	w0, 42cefc <ASN1_generate_nconf@plt+0xe5fc>
  42cef8:	b	42ceb4 <ASN1_generate_nconf@plt+0xe5b4>
  42cefc:	b	42d02c <ASN1_generate_nconf@plt+0xe72c>
  42cf00:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42cf04:	stur	x0, [x29, #-80]
  42cf08:	b	42d02c <ASN1_generate_nconf@plt+0xe72c>
  42cf0c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42cf10:	mov	x1, #0x2                   	// #2
  42cf14:	add	x2, sp, #0x58
  42cf18:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  42cf1c:	cbnz	w0, 42cf24 <ASN1_generate_nconf@plt+0xe624>
  42cf20:	b	42ceb4 <ASN1_generate_nconf@plt+0xe5b4>
  42cf24:	b	42d02c <ASN1_generate_nconf@plt+0xe72c>
  42cf28:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42cf2c:	stur	x0, [x29, #-88]
  42cf30:	b	42d02c <ASN1_generate_nconf@plt+0xe72c>
  42cf34:	mov	w8, #0x1                   	// #1
  42cf38:	str	w8, [sp, #80]
  42cf3c:	b	42d02c <ASN1_generate_nconf@plt+0xe72c>
  42cf40:	mov	w8, #0x1                   	// #1
  42cf44:	str	w8, [sp, #84]
  42cf48:	b	42d02c <ASN1_generate_nconf@plt+0xe72c>
  42cf4c:	mov	w8, #0x1                   	// #1
  42cf50:	str	w8, [sp, #68]
  42cf54:	b	42d02c <ASN1_generate_nconf@plt+0xe72c>
  42cf58:	mov	w8, #0x1                   	// #1
  42cf5c:	str	w8, [sp, #76]
  42cf60:	b	42d02c <ASN1_generate_nconf@plt+0xe72c>
  42cf64:	mov	w8, #0x1                   	// #1
  42cf68:	str	w8, [sp, #72]
  42cf6c:	b	42d02c <ASN1_generate_nconf@plt+0xe72c>
  42cf70:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42cf74:	str	x0, [sp, #120]
  42cf78:	b	42d02c <ASN1_generate_nconf@plt+0xe72c>
  42cf7c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42cf80:	str	x0, [sp, #112]
  42cf84:	b	42d02c <ASN1_generate_nconf@plt+0xe72c>
  42cf88:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42cf8c:	mov	w8, wzr
  42cf90:	mov	w1, w8
  42cf94:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  42cf98:	stur	x0, [x29, #-40]
  42cf9c:	b	42d02c <ASN1_generate_nconf@plt+0xe72c>
  42cfa0:	bl	472534 <ASN1_generate_nconf@plt+0x53c34>
  42cfa4:	sub	x1, x29, #0x40
  42cfa8:	bl	4712d4 <ASN1_generate_nconf@plt+0x529d4>
  42cfac:	cbnz	w0, 42cfb4 <ASN1_generate_nconf@plt+0xe6b4>
  42cfb0:	b	42ceb4 <ASN1_generate_nconf@plt+0xe5b4>
  42cfb4:	b	42d02c <ASN1_generate_nconf@plt+0xe72c>
  42cfb8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42cfbc:	adrp	x1, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  42cfc0:	add	x1, x1, #0xa70
  42cfc4:	add	x2, sp, #0x40
  42cfc8:	bl	4713bc <ASN1_generate_nconf@plt+0x52abc>
  42cfcc:	cbnz	w0, 42cfd4 <ASN1_generate_nconf@plt+0xe6d4>
  42cfd0:	b	42ceb4 <ASN1_generate_nconf@plt+0xe5b4>
  42cfd4:	mov	w8, #0x1                   	// #1
  42cfd8:	str	w8, [sp, #100]
  42cfdc:	ldr	w8, [sp, #64]
  42cfe0:	stur	w8, [x29, #-68]
  42cfe4:	b	42d02c <ASN1_generate_nconf@plt+0xe72c>
  42cfe8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42cfec:	adrp	x1, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  42cff0:	add	x1, x1, #0xab0
  42cff4:	add	x2, sp, #0x40
  42cff8:	bl	4713bc <ASN1_generate_nconf@plt+0x52abc>
  42cffc:	cbnz	w0, 42d004 <ASN1_generate_nconf@plt+0xe704>
  42d000:	b	42ceb4 <ASN1_generate_nconf@plt+0xe5b4>
  42d004:	mov	w8, #0x1                   	// #1
  42d008:	str	w8, [sp, #96]
  42d00c:	ldr	w8, [sp, #64]
  42d010:	str	w8, [sp, #104]
  42d014:	b	42d02c <ASN1_generate_nconf@plt+0xe72c>
  42d018:	mov	w8, #0x1                   	// #1
  42d01c:	str	w8, [sp, #52]
  42d020:	b	42d02c <ASN1_generate_nconf@plt+0xe72c>
  42d024:	mov	w8, #0x1                   	// #1
  42d028:	str	w8, [sp, #48]
  42d02c:	b	42ce74 <ASN1_generate_nconf@plt+0xe574>
  42d030:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  42d034:	stur	w0, [x29, #-4]
  42d038:	ldur	w8, [x29, #-4]
  42d03c:	cbz	w8, 42d044 <ASN1_generate_nconf@plt+0xe744>
  42d040:	b	42ceb4 <ASN1_generate_nconf@plt+0xe5b4>
  42d044:	ldr	w8, [sp, #68]
  42d048:	mov	w9, #0x1                   	// #1
  42d04c:	str	w9, [sp, #20]
  42d050:	cbnz	w8, 42d074 <ASN1_generate_nconf@plt+0xe774>
  42d054:	ldr	w8, [sp, #76]
  42d058:	mov	w9, #0x1                   	// #1
  42d05c:	str	w9, [sp, #20]
  42d060:	cbnz	w8, 42d074 <ASN1_generate_nconf@plt+0xe774>
  42d064:	ldr	w8, [sp, #72]
  42d068:	cmp	w8, #0x0
  42d06c:	cset	w8, ne  // ne = any
  42d070:	str	w8, [sp, #20]
  42d074:	ldr	w8, [sp, #20]
  42d078:	mov	w9, wzr
  42d07c:	mov	w10, #0x1                   	// #1
  42d080:	tst	w8, #0x1
  42d084:	csel	w8, w9, w10, ne  // ne = any
  42d088:	str	w8, [sp, #56]
  42d08c:	ldr	w8, [sp, #84]
  42d090:	cbz	w8, 42d0a4 <ASN1_generate_nconf@plt+0xe7a4>
  42d094:	ldr	w8, [sp, #76]
  42d098:	cbnz	w8, 42d0a4 <ASN1_generate_nconf@plt+0xe7a4>
  42d09c:	mov	w8, #0x1                   	// #1
  42d0a0:	str	w8, [sp, #56]
  42d0a4:	ldr	x0, [sp, #120]
  42d0a8:	ldr	x1, [sp, #112]
  42d0ac:	sub	x2, x29, #0x68
  42d0b0:	sub	x3, x29, #0x70
  42d0b4:	bl	46b49c <ASN1_generate_nconf@plt+0x4cb9c>
  42d0b8:	cbnz	w0, 42d0d4 <ASN1_generate_nconf@plt+0xe7d4>
  42d0bc:	ldr	x8, [sp, #32]
  42d0c0:	ldr	x0, [x8]
  42d0c4:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42d0c8:	add	x1, x1, #0x1b7
  42d0cc:	bl	4196e0 <BIO_printf@plt>
  42d0d0:	b	42d46c <ASN1_generate_nconf@plt+0xeb6c>
  42d0d4:	ldr	w8, [sp, #92]
  42d0d8:	cmp	w8, #0x8
  42d0dc:	b.eq	42d100 <ASN1_generate_nconf@plt+0xe800>  // b.none
  42d0e0:	ldur	x0, [x29, #-80]
  42d0e4:	ldr	w2, [sp, #92]
  42d0e8:	mov	w1, #0x72                  	// #114
  42d0ec:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  42d0f0:	stur	x0, [x29, #-24]
  42d0f4:	ldur	x8, [x29, #-24]
  42d0f8:	cbnz	x8, 42d100 <ASN1_generate_nconf@plt+0xe800>
  42d0fc:	b	42d46c <ASN1_generate_nconf@plt+0xeb6c>
  42d100:	ldr	x8, [sp, #32]
  42d104:	ldr	x0, [x8]
  42d108:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42d10c:	add	x1, x1, #0xa51
  42d110:	bl	4196e0 <BIO_printf@plt>
  42d114:	ldr	w9, [sp, #92]
  42d118:	cmp	w9, #0x4
  42d11c:	b.ne	42d158 <ASN1_generate_nconf@plt+0xe858>  // b.any
  42d120:	ldr	w8, [sp, #76]
  42d124:	cbz	w8, 42d140 <ASN1_generate_nconf@plt+0xe840>
  42d128:	ldur	x0, [x29, #-24]
  42d12c:	mov	x8, xzr
  42d130:	mov	x1, x8
  42d134:	bl	41df80 <d2i_EC_PUBKEY_bio@plt>
  42d138:	stur	x0, [x29, #-48]
  42d13c:	b	42d154 <ASN1_generate_nconf@plt+0xe854>
  42d140:	ldur	x0, [x29, #-24]
  42d144:	mov	x8, xzr
  42d148:	mov	x1, x8
  42d14c:	bl	419500 <d2i_ECPrivateKey_bio@plt>
  42d150:	stur	x0, [x29, #-48]
  42d154:	b	42d21c <ASN1_generate_nconf@plt+0xe91c>
  42d158:	ldr	w8, [sp, #92]
  42d15c:	cmp	w8, #0x8
  42d160:	b.ne	42d1d8 <ASN1_generate_nconf@plt+0xe8d8>  // b.any
  42d164:	ldr	w8, [sp, #76]
  42d168:	cbz	w8, 42d194 <ASN1_generate_nconf@plt+0xe894>
  42d16c:	ldur	x0, [x29, #-80]
  42d170:	ldr	w1, [sp, #92]
  42d174:	ldur	x3, [x29, #-104]
  42d178:	ldur	x4, [x29, #-40]
  42d17c:	mov	w2, #0x1                   	// #1
  42d180:	adrp	x5, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42d184:	add	x5, x5, #0x1de
  42d188:	bl	46c750 <ASN1_generate_nconf@plt+0x4de50>
  42d18c:	str	x0, [sp, #40]
  42d190:	b	42d1b8 <ASN1_generate_nconf@plt+0xe8b8>
  42d194:	ldur	x0, [x29, #-80]
  42d198:	ldr	w1, [sp, #92]
  42d19c:	ldur	x3, [x29, #-104]
  42d1a0:	ldur	x4, [x29, #-40]
  42d1a4:	mov	w2, #0x1                   	// #1
  42d1a8:	adrp	x5, 492000 <ASN1_generate_nconf@plt+0x73700>
  42d1ac:	add	x5, x5, #0xef7
  42d1b0:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  42d1b4:	str	x0, [sp, #40]
  42d1b8:	ldr	x8, [sp, #40]
  42d1bc:	cbz	x8, 42d1d4 <ASN1_generate_nconf@plt+0xe8d4>
  42d1c0:	ldr	x0, [sp, #40]
  42d1c4:	bl	419c90 <EVP_PKEY_get1_EC_KEY@plt>
  42d1c8:	stur	x0, [x29, #-48]
  42d1cc:	ldr	x0, [sp, #40]
  42d1d0:	bl	41d960 <EVP_PKEY_free@plt>
  42d1d4:	b	42d21c <ASN1_generate_nconf@plt+0xe91c>
  42d1d8:	ldr	w8, [sp, #76]
  42d1dc:	cbz	w8, 42d200 <ASN1_generate_nconf@plt+0xe900>
  42d1e0:	ldur	x0, [x29, #-24]
  42d1e4:	mov	x8, xzr
  42d1e8:	mov	x1, x8
  42d1ec:	mov	x2, x8
  42d1f0:	mov	x3, x8
  42d1f4:	bl	41c620 <PEM_read_bio_EC_PUBKEY@plt>
  42d1f8:	stur	x0, [x29, #-48]
  42d1fc:	b	42d21c <ASN1_generate_nconf@plt+0xe91c>
  42d200:	ldur	x0, [x29, #-24]
  42d204:	ldur	x3, [x29, #-104]
  42d208:	mov	x8, xzr
  42d20c:	mov	x1, x8
  42d210:	mov	x2, x8
  42d214:	bl	41cd50 <PEM_read_bio_ECPrivateKey@plt>
  42d218:	stur	x0, [x29, #-48]
  42d21c:	ldur	x8, [x29, #-48]
  42d220:	cbnz	x8, 42d24c <ASN1_generate_nconf@plt+0xe94c>
  42d224:	ldr	x8, [sp, #32]
  42d228:	ldr	x0, [x8]
  42d22c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42d230:	add	x1, x1, #0x1e9
  42d234:	bl	4196e0 <BIO_printf@plt>
  42d238:	ldr	x8, [sp, #32]
  42d23c:	ldr	x9, [x8]
  42d240:	mov	x0, x9
  42d244:	bl	41e780 <ERR_print_errors@plt>
  42d248:	b	42d46c <ASN1_generate_nconf@plt+0xeb6c>
  42d24c:	ldur	x0, [x29, #-88]
  42d250:	ldr	w1, [sp, #88]
  42d254:	ldr	w2, [sp, #56]
  42d258:	bl	46f71c <ASN1_generate_nconf@plt+0x50e1c>
  42d25c:	stur	x0, [x29, #-32]
  42d260:	ldur	x8, [x29, #-32]
  42d264:	cbnz	x8, 42d26c <ASN1_generate_nconf@plt+0xe96c>
  42d268:	b	42d46c <ASN1_generate_nconf@plt+0xeb6c>
  42d26c:	ldur	x0, [x29, #-48]
  42d270:	bl	41b060 <EC_KEY_get0_group@plt>
  42d274:	stur	x0, [x29, #-56]
  42d278:	ldr	w8, [sp, #100]
  42d27c:	cbz	w8, 42d28c <ASN1_generate_nconf@plt+0xe98c>
  42d280:	ldur	x0, [x29, #-48]
  42d284:	ldur	w1, [x29, #-68]
  42d288:	bl	41c680 <EC_KEY_set_conv_form@plt>
  42d28c:	ldr	w8, [sp, #96]
  42d290:	cbz	w8, 42d2a0 <ASN1_generate_nconf@plt+0xe9a0>
  42d294:	ldur	x0, [x29, #-48]
  42d298:	ldr	w1, [sp, #104]
  42d29c:	bl	41e0e0 <EC_KEY_set_asn1_flag@plt>
  42d2a0:	ldr	w8, [sp, #52]
  42d2a4:	cbz	w8, 42d2b4 <ASN1_generate_nconf@plt+0xe9b4>
  42d2a8:	ldur	x0, [x29, #-48]
  42d2ac:	mov	w1, #0x2                   	// #2
  42d2b0:	bl	41a500 <EC_KEY_set_enc_flags@plt>
  42d2b4:	ldr	w8, [sp, #84]
  42d2b8:	cbz	w8, 42d2ec <ASN1_generate_nconf@plt+0xe9ec>
  42d2bc:	ldur	x0, [x29, #-32]
  42d2c0:	ldur	x1, [x29, #-48]
  42d2c4:	mov	w8, wzr
  42d2c8:	mov	w2, w8
  42d2cc:	bl	41afe0 <EC_KEY_print@plt>
  42d2d0:	cbnz	w0, 42d2ec <ASN1_generate_nconf@plt+0xe9ec>
  42d2d4:	ldur	x0, [x29, #-88]
  42d2d8:	bl	41be30 <perror@plt>
  42d2dc:	ldr	x8, [sp, #32]
  42d2e0:	ldr	x0, [x8]
  42d2e4:	bl	41e780 <ERR_print_errors@plt>
  42d2e8:	b	42d46c <ASN1_generate_nconf@plt+0xeb6c>
  42d2ec:	ldr	w8, [sp, #48]
  42d2f0:	cbz	w8, 42d340 <ASN1_generate_nconf@plt+0xea40>
  42d2f4:	ldur	x0, [x29, #-48]
  42d2f8:	bl	41a4a0 <EC_KEY_check_key@plt>
  42d2fc:	cmp	w0, #0x1
  42d300:	b.ne	42d31c <ASN1_generate_nconf@plt+0xea1c>  // b.any
  42d304:	ldr	x8, [sp, #32]
  42d308:	ldr	x0, [x8]
  42d30c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42d310:	add	x1, x1, #0xa5e
  42d314:	bl	4196e0 <BIO_printf@plt>
  42d318:	b	42d340 <ASN1_generate_nconf@plt+0xea40>
  42d31c:	ldr	x8, [sp, #32]
  42d320:	ldr	x0, [x8]
  42d324:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42d328:	add	x1, x1, #0xa6d
  42d32c:	bl	4196e0 <BIO_printf@plt>
  42d330:	ldr	x8, [sp, #32]
  42d334:	ldr	x9, [x8]
  42d338:	mov	x0, x9
  42d33c:	bl	41e780 <ERR_print_errors@plt>
  42d340:	ldr	w8, [sp, #80]
  42d344:	cbz	w8, 42d350 <ASN1_generate_nconf@plt+0xea50>
  42d348:	str	wzr, [sp, #60]
  42d34c:	b	42d46c <ASN1_generate_nconf@plt+0xeb6c>
  42d350:	ldr	x8, [sp, #32]
  42d354:	ldr	x0, [x8]
  42d358:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42d35c:	add	x1, x1, #0xa7e
  42d360:	bl	4196e0 <BIO_printf@plt>
  42d364:	ldr	w9, [sp, #88]
  42d368:	cmp	w9, #0x4
  42d36c:	b.ne	42d3cc <ASN1_generate_nconf@plt+0xeacc>  // b.any
  42d370:	ldr	w8, [sp, #68]
  42d374:	cbz	w8, 42d394 <ASN1_generate_nconf@plt+0xea94>
  42d378:	ldur	x1, [x29, #-32]
  42d37c:	ldur	x2, [x29, #-56]
  42d380:	adrp	x0, 41b000 <PKCS7_to_TS_TST_INFO@plt>
  42d384:	add	x0, x0, #0x760
  42d388:	bl	41d290 <ASN1_i2d_bio@plt>
  42d38c:	str	w0, [sp, #64]
  42d390:	b	42d3c8 <ASN1_generate_nconf@plt+0xeac8>
  42d394:	ldr	w8, [sp, #76]
  42d398:	cbnz	w8, 42d3a4 <ASN1_generate_nconf@plt+0xeaa4>
  42d39c:	ldr	w8, [sp, #72]
  42d3a0:	cbz	w8, 42d3b8 <ASN1_generate_nconf@plt+0xeab8>
  42d3a4:	ldur	x0, [x29, #-32]
  42d3a8:	ldur	x1, [x29, #-48]
  42d3ac:	bl	41b560 <i2d_EC_PUBKEY_bio@plt>
  42d3b0:	str	w0, [sp, #64]
  42d3b4:	b	42d3c8 <ASN1_generate_nconf@plt+0xeac8>
  42d3b8:	ldur	x0, [x29, #-32]
  42d3bc:	ldur	x1, [x29, #-48]
  42d3c0:	bl	4198d0 <i2d_ECPrivateKey_bio@plt>
  42d3c4:	str	w0, [sp, #64]
  42d3c8:	b	42d438 <ASN1_generate_nconf@plt+0xeb38>
  42d3cc:	ldr	w8, [sp, #68]
  42d3d0:	cbz	w8, 42d3e8 <ASN1_generate_nconf@plt+0xeae8>
  42d3d4:	ldur	x0, [x29, #-32]
  42d3d8:	ldur	x1, [x29, #-56]
  42d3dc:	bl	41a0c0 <PEM_write_bio_ECPKParameters@plt>
  42d3e0:	str	w0, [sp, #64]
  42d3e4:	b	42d438 <ASN1_generate_nconf@plt+0xeb38>
  42d3e8:	ldr	w8, [sp, #76]
  42d3ec:	cbnz	w8, 42d3f8 <ASN1_generate_nconf@plt+0xeaf8>
  42d3f0:	ldr	w8, [sp, #72]
  42d3f4:	cbz	w8, 42d40c <ASN1_generate_nconf@plt+0xeb0c>
  42d3f8:	ldur	x0, [x29, #-32]
  42d3fc:	ldur	x1, [x29, #-48]
  42d400:	bl	41e8e0 <PEM_write_bio_EC_PUBKEY@plt>
  42d404:	str	w0, [sp, #64]
  42d408:	b	42d438 <ASN1_generate_nconf@plt+0xeb38>
  42d40c:	ldur	x0, [x29, #-32]
  42d410:	ldur	x1, [x29, #-48]
  42d414:	ldur	x2, [x29, #-64]
  42d418:	ldur	x6, [x29, #-112]
  42d41c:	mov	x8, xzr
  42d420:	mov	x3, x8
  42d424:	mov	w9, wzr
  42d428:	mov	w4, w9
  42d42c:	mov	x5, x8
  42d430:	bl	41c790 <PEM_write_bio_ECPrivateKey@plt>
  42d434:	str	w0, [sp, #64]
  42d438:	ldr	w8, [sp, #64]
  42d43c:	cbnz	w8, 42d468 <ASN1_generate_nconf@plt+0xeb68>
  42d440:	ldr	x8, [sp, #32]
  42d444:	ldr	x0, [x8]
  42d448:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42d44c:	add	x1, x1, #0x26e
  42d450:	bl	4196e0 <BIO_printf@plt>
  42d454:	ldr	x8, [sp, #32]
  42d458:	ldr	x9, [x8]
  42d45c:	mov	x0, x9
  42d460:	bl	41e780 <ERR_print_errors@plt>
  42d464:	b	42d46c <ASN1_generate_nconf@plt+0xeb6c>
  42d468:	str	wzr, [sp, #60]
  42d46c:	ldur	x0, [x29, #-24]
  42d470:	bl	41de90 <BIO_free@plt>
  42d474:	ldur	x8, [x29, #-32]
  42d478:	mov	x0, x8
  42d47c:	bl	41cde0 <BIO_free_all@plt>
  42d480:	ldur	x0, [x29, #-48]
  42d484:	bl	4198e0 <EC_KEY_free@plt>
  42d488:	ldur	x0, [x29, #-40]
  42d48c:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  42d490:	ldur	x0, [x29, #-104]
  42d494:	adrp	x8, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42d498:	add	x8, x8, #0xa8e
  42d49c:	mov	x1, x8
  42d4a0:	mov	w2, #0x117                 	// #279
  42d4a4:	str	x8, [sp, #8]
  42d4a8:	bl	41b180 <CRYPTO_free@plt>
  42d4ac:	ldur	x0, [x29, #-112]
  42d4b0:	ldr	x1, [sp, #8]
  42d4b4:	mov	w2, #0x118                 	// #280
  42d4b8:	bl	41b180 <CRYPTO_free@plt>
  42d4bc:	ldr	w0, [sp, #60]
  42d4c0:	ldp	x29, x30, [sp, #240]
  42d4c4:	add	sp, sp, #0x100
  42d4c8:	ret
  42d4cc:	sub	sp, sp, #0x190
  42d4d0:	stp	x29, x30, [sp, #368]
  42d4d4:	str	x28, [sp, #384]
  42d4d8:	add	x29, sp, #0x170
  42d4dc:	mov	x8, xzr
  42d4e0:	mov	w9, #0x4                   	// #4
  42d4e4:	mov	w10, #0x1                   	// #1
  42d4e8:	mov	w11, #0x8005                	// #32773
  42d4ec:	adrp	x2, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42d4f0:	add	x2, x2, #0x350
  42d4f4:	adrp	x12, 4b1000 <stdin@@GLIBC_2.17+0x10>
  42d4f8:	add	x12, x12, #0xc0
  42d4fc:	adrp	x13, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42d500:	add	x13, x13, #0xc67
  42d504:	stur	w0, [x29, #-4]
  42d508:	stur	x1, [x29, #-16]
  42d50c:	stur	x8, [x29, #-24]
  42d510:	stur	x8, [x29, #-32]
  42d514:	stur	x8, [x29, #-40]
  42d518:	stur	x8, [x29, #-48]
  42d51c:	stur	x8, [x29, #-56]
  42d520:	stur	x8, [x29, #-64]
  42d524:	stur	x8, [x29, #-72]
  42d528:	stur	x8, [x29, #-80]
  42d52c:	stur	x8, [x29, #-88]
  42d530:	stur	x8, [x29, #-96]
  42d534:	stur	w9, [x29, #-100]
  42d538:	stur	x8, [x29, #-112]
  42d53c:	stur	x8, [x29, #-120]
  42d540:	stur	x8, [x29, #-128]
  42d544:	stur	x8, [x29, #-144]
  42d548:	stur	w10, [x29, #-152]
  42d54c:	stur	wzr, [x29, #-156]
  42d550:	stur	w11, [x29, #-160]
  42d554:	stur	w11, [x29, #-164]
  42d558:	stur	wzr, [x29, #-168]
  42d55c:	stur	wzr, [x29, #-172]
  42d560:	stur	w10, [x29, #-176]
  42d564:	stur	wzr, [x29, #-180]
  42d568:	str	wzr, [sp, #184]
  42d56c:	str	wzr, [sp, #180]
  42d570:	str	wzr, [sp, #176]
  42d574:	str	wzr, [sp, #172]
  42d578:	str	wzr, [sp, #168]
  42d57c:	str	wzr, [sp, #160]
  42d580:	ldur	w0, [x29, #-4]
  42d584:	ldur	x1, [x29, #-16]
  42d588:	str	x12, [sp, #56]
  42d58c:	str	x13, [sp, #48]
  42d590:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  42d594:	stur	x0, [x29, #-136]
  42d598:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  42d59c:	stur	w0, [x29, #-148]
  42d5a0:	cbz	w0, 42d858 <ASN1_generate_nconf@plt+0xef58>
  42d5a4:	ldur	w8, [x29, #-148]
  42d5a8:	add	w9, w8, #0x1
  42d5ac:	cmp	w9, #0x1
  42d5b0:	str	w8, [sp, #44]
  42d5b4:	b.ls	42d6f0 <ASN1_generate_nconf@plt+0xedf0>  // b.plast
  42d5b8:	b	42d5bc <ASN1_generate_nconf@plt+0xecbc>
  42d5bc:	ldr	w8, [sp, #44]
  42d5c0:	cmp	w8, #0x1
  42d5c4:	b.eq	42d70c <ASN1_generate_nconf@plt+0xee0c>  // b.none
  42d5c8:	b	42d5cc <ASN1_generate_nconf@plt+0xeccc>
  42d5cc:	ldr	w8, [sp, #44]
  42d5d0:	cmp	w8, #0x2
  42d5d4:	b.eq	42d720 <ASN1_generate_nconf@plt+0xee20>  // b.none
  42d5d8:	b	42d5dc <ASN1_generate_nconf@plt+0xecdc>
  42d5dc:	ldr	w8, [sp, #44]
  42d5e0:	cmp	w8, #0x3
  42d5e4:	b.eq	42d748 <ASN1_generate_nconf@plt+0xee48>  // b.none
  42d5e8:	b	42d5ec <ASN1_generate_nconf@plt+0xecec>
  42d5ec:	ldr	w8, [sp, #44]
  42d5f0:	cmp	w8, #0x4
  42d5f4:	b.eq	42d73c <ASN1_generate_nconf@plt+0xee3c>  // b.none
  42d5f8:	b	42d5fc <ASN1_generate_nconf@plt+0xecfc>
  42d5fc:	ldr	w8, [sp, #44]
  42d600:	cmp	w8, #0x5
  42d604:	b.eq	42d764 <ASN1_generate_nconf@plt+0xee64>  // b.none
  42d608:	b	42d60c <ASN1_generate_nconf@plt+0xed0c>
  42d60c:	ldr	w8, [sp, #44]
  42d610:	cmp	w8, #0x6
  42d614:	b.eq	42d770 <ASN1_generate_nconf@plt+0xee70>  // b.none
  42d618:	b	42d61c <ASN1_generate_nconf@plt+0xed1c>
  42d61c:	ldr	w8, [sp, #44]
  42d620:	cmp	w8, #0x7
  42d624:	b.eq	42d77c <ASN1_generate_nconf@plt+0xee7c>  // b.none
  42d628:	b	42d62c <ASN1_generate_nconf@plt+0xed2c>
  42d62c:	ldr	w8, [sp, #44]
  42d630:	cmp	w8, #0x8
  42d634:	b.eq	42d788 <ASN1_generate_nconf@plt+0xee88>  // b.none
  42d638:	b	42d63c <ASN1_generate_nconf@plt+0xed3c>
  42d63c:	ldr	w8, [sp, #44]
  42d640:	cmp	w8, #0x9
  42d644:	b.eq	42d794 <ASN1_generate_nconf@plt+0xee94>  // b.none
  42d648:	b	42d64c <ASN1_generate_nconf@plt+0xed4c>
  42d64c:	ldr	w8, [sp, #44]
  42d650:	cmp	w8, #0xa
  42d654:	b.eq	42d7a0 <ASN1_generate_nconf@plt+0xeea0>  // b.none
  42d658:	b	42d65c <ASN1_generate_nconf@plt+0xed5c>
  42d65c:	ldr	w8, [sp, #44]
  42d660:	cmp	w8, #0xb
  42d664:	b.eq	42d7ac <ASN1_generate_nconf@plt+0xeeac>  // b.none
  42d668:	b	42d66c <ASN1_generate_nconf@plt+0xed6c>
  42d66c:	ldr	w8, [sp, #44]
  42d670:	cmp	w8, #0xc
  42d674:	b.eq	42d7b8 <ASN1_generate_nconf@plt+0xeeb8>  // b.none
  42d678:	b	42d67c <ASN1_generate_nconf@plt+0xed7c>
  42d67c:	ldr	w8, [sp, #44]
  42d680:	cmp	w8, #0xd
  42d684:	b.eq	42d7c4 <ASN1_generate_nconf@plt+0xeec4>  // b.none
  42d688:	b	42d68c <ASN1_generate_nconf@plt+0xed8c>
  42d68c:	ldr	w8, [sp, #44]
  42d690:	cmp	w8, #0xe
  42d694:	b.eq	42d7f4 <ASN1_generate_nconf@plt+0xeef4>  // b.none
  42d698:	b	42d69c <ASN1_generate_nconf@plt+0xed9c>
  42d69c:	ldr	w8, [sp, #44]
  42d6a0:	cmp	w8, #0xf
  42d6a4:	b.eq	42d81c <ASN1_generate_nconf@plt+0xef1c>  // b.none
  42d6a8:	b	42d6ac <ASN1_generate_nconf@plt+0xedac>
  42d6ac:	ldr	w8, [sp, #44]
  42d6b0:	cmp	w8, #0x10
  42d6b4:	b.eq	42d840 <ASN1_generate_nconf@plt+0xef40>  // b.none
  42d6b8:	b	42d6bc <ASN1_generate_nconf@plt+0xedbc>
  42d6bc:	ldr	w8, [sp, #44]
  42d6c0:	cmp	w8, #0x5dc
  42d6c4:	b.eq	42d828 <ASN1_generate_nconf@plt+0xef28>  // b.none
  42d6c8:	b	42d6cc <ASN1_generate_nconf@plt+0xedcc>
  42d6cc:	ldr	w8, [sp, #44]
  42d6d0:	subs	w9, w8, #0x5dd
  42d6d4:	cmp	w9, #0x1
  42d6d8:	b.ls	42d82c <ASN1_generate_nconf@plt+0xef2c>  // b.plast
  42d6dc:	b	42d6e0 <ASN1_generate_nconf@plt+0xede0>
  42d6e0:	ldr	w8, [sp, #44]
  42d6e4:	cmp	w8, #0x5df
  42d6e8:	b.eq	42d828 <ASN1_generate_nconf@plt+0xef28>  // b.none
  42d6ec:	b	42d854 <ASN1_generate_nconf@plt+0xef54>
  42d6f0:	ldr	x8, [sp, #56]
  42d6f4:	ldr	x0, [x8]
  42d6f8:	ldur	x2, [x29, #-136]
  42d6fc:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  42d700:	add	x1, x1, #0x466
  42d704:	bl	4196e0 <BIO_printf@plt>
  42d708:	b	42e2bc <ASN1_generate_nconf@plt+0xf9bc>
  42d70c:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42d710:	add	x0, x0, #0x350
  42d714:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  42d718:	stur	wzr, [x29, #-176]
  42d71c:	b	42e2bc <ASN1_generate_nconf@plt+0xf9bc>
  42d720:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42d724:	mov	x1, #0x2                   	// #2
  42d728:	sub	x2, x29, #0xa0
  42d72c:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  42d730:	cbnz	w0, 42d738 <ASN1_generate_nconf@plt+0xee38>
  42d734:	b	42d6f0 <ASN1_generate_nconf@plt+0xedf0>
  42d738:	b	42d854 <ASN1_generate_nconf@plt+0xef54>
  42d73c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42d740:	stur	x0, [x29, #-120]
  42d744:	b	42d854 <ASN1_generate_nconf@plt+0xef54>
  42d748:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42d74c:	mov	x1, #0x2                   	// #2
  42d750:	sub	x2, x29, #0xa4
  42d754:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  42d758:	cbnz	w0, 42d760 <ASN1_generate_nconf@plt+0xee60>
  42d75c:	b	42d6f0 <ASN1_generate_nconf@plt+0xedf0>
  42d760:	b	42d854 <ASN1_generate_nconf@plt+0xef54>
  42d764:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42d768:	stur	x0, [x29, #-128]
  42d76c:	b	42d854 <ASN1_generate_nconf@plt+0xef54>
  42d770:	mov	w8, #0x1                   	// #1
  42d774:	str	w8, [sp, #168]
  42d778:	b	42d854 <ASN1_generate_nconf@plt+0xef54>
  42d77c:	mov	w8, #0x1                   	// #1
  42d780:	stur	w8, [x29, #-172]
  42d784:	b	42d854 <ASN1_generate_nconf@plt+0xef54>
  42d788:	mov	w8, #0x1                   	// #1
  42d78c:	str	w8, [sp, #176]
  42d790:	b	42d854 <ASN1_generate_nconf@plt+0xef54>
  42d794:	mov	w8, #0x1                   	// #1
  42d798:	str	w8, [sp, #184]
  42d79c:	b	42d854 <ASN1_generate_nconf@plt+0xef54>
  42d7a0:	mov	w8, #0x1                   	// #1
  42d7a4:	str	w8, [sp, #180]
  42d7a8:	b	42d854 <ASN1_generate_nconf@plt+0xef54>
  42d7ac:	mov	w8, #0x1                   	// #1
  42d7b0:	stur	w8, [x29, #-168]
  42d7b4:	b	42d854 <ASN1_generate_nconf@plt+0xef54>
  42d7b8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42d7bc:	stur	x0, [x29, #-112]
  42d7c0:	b	42d854 <ASN1_generate_nconf@plt+0xef54>
  42d7c4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42d7c8:	adrp	x1, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  42d7cc:	add	x1, x1, #0xae0
  42d7d0:	add	x2, sp, #0xac
  42d7d4:	bl	4713bc <ASN1_generate_nconf@plt+0x52abc>
  42d7d8:	cbnz	w0, 42d7e0 <ASN1_generate_nconf@plt+0xeee0>
  42d7dc:	b	42d6f0 <ASN1_generate_nconf@plt+0xedf0>
  42d7e0:	ldr	w8, [sp, #172]
  42d7e4:	stur	w8, [x29, #-100]
  42d7e8:	mov	w8, #0x1                   	// #1
  42d7ec:	str	w8, [sp, #172]
  42d7f0:	b	42d854 <ASN1_generate_nconf@plt+0xef54>
  42d7f4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42d7f8:	adrp	x1, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  42d7fc:	add	x1, x1, #0xb20
  42d800:	sub	x2, x29, #0x98
  42d804:	bl	4713bc <ASN1_generate_nconf@plt+0x52abc>
  42d808:	cbnz	w0, 42d810 <ASN1_generate_nconf@plt+0xef10>
  42d80c:	b	42d6f0 <ASN1_generate_nconf@plt+0xedf0>
  42d810:	mov	w8, #0x1                   	// #1
  42d814:	stur	w8, [x29, #-156]
  42d818:	b	42d854 <ASN1_generate_nconf@plt+0xef54>
  42d81c:	mov	w8, #0x1                   	// #1
  42d820:	str	w8, [sp, #160]
  42d824:	b	42d854 <ASN1_generate_nconf@plt+0xef54>
  42d828:	b	42d854 <ASN1_generate_nconf@plt+0xef54>
  42d82c:	ldur	w0, [x29, #-148]
  42d830:	bl	46a49c <ASN1_generate_nconf@plt+0x4bb9c>
  42d834:	cbnz	w0, 42d83c <ASN1_generate_nconf@plt+0xef3c>
  42d838:	b	42e2bc <ASN1_generate_nconf@plt+0xf9bc>
  42d83c:	b	42d854 <ASN1_generate_nconf@plt+0xef54>
  42d840:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42d844:	mov	w8, wzr
  42d848:	mov	w1, w8
  42d84c:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  42d850:	stur	x0, [x29, #-24]
  42d854:	b	42d598 <ASN1_generate_nconf@plt+0xec98>
  42d858:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  42d85c:	stur	w0, [x29, #-4]
  42d860:	ldur	w8, [x29, #-4]
  42d864:	cbz	w8, 42d86c <ASN1_generate_nconf@plt+0xef6c>
  42d868:	b	42d6f0 <ASN1_generate_nconf@plt+0xedf0>
  42d86c:	ldr	w8, [sp, #160]
  42d870:	mov	w9, wzr
  42d874:	mov	w10, #0x1                   	// #1
  42d878:	cmp	w8, #0x0
  42d87c:	csel	w8, w10, w9, ne  // ne = any
  42d880:	stur	w8, [x29, #-180]
  42d884:	ldur	x0, [x29, #-120]
  42d888:	ldur	w2, [x29, #-160]
  42d88c:	mov	w1, #0x72                  	// #114
  42d890:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  42d894:	stur	x0, [x29, #-80]
  42d898:	ldur	x11, [x29, #-80]
  42d89c:	cbnz	x11, 42d8a4 <ASN1_generate_nconf@plt+0xefa4>
  42d8a0:	b	42e2bc <ASN1_generate_nconf@plt+0xf9bc>
  42d8a4:	ldur	x0, [x29, #-128]
  42d8a8:	ldur	w1, [x29, #-164]
  42d8ac:	ldur	w2, [x29, #-180]
  42d8b0:	bl	46f71c <ASN1_generate_nconf@plt+0x50e1c>
  42d8b4:	stur	x0, [x29, #-88]
  42d8b8:	ldur	x8, [x29, #-88]
  42d8bc:	cbnz	x8, 42d8c4 <ASN1_generate_nconf@plt+0xefc4>
  42d8c0:	b	42e2bc <ASN1_generate_nconf@plt+0xf9bc>
  42d8c4:	ldr	w8, [sp, #184]
  42d8c8:	cbz	w8, 42d9ec <ASN1_generate_nconf@plt+0xf0ec>
  42d8cc:	mov	x8, xzr
  42d8d0:	str	x8, [sp, #152]
  42d8d4:	mov	x0, x8
  42d8d8:	mov	x1, x8
  42d8dc:	bl	419f60 <EC_get_builtin_curves@plt>
  42d8e0:	str	x0, [sp, #144]
  42d8e4:	ldr	x8, [sp, #144]
  42d8e8:	mov	x9, #0x10                  	// #16
  42d8ec:	mul	x8, x9, x8
  42d8f0:	mov	w0, w8
  42d8f4:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42d8f8:	add	x1, x1, #0xc5b
  42d8fc:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  42d900:	str	x0, [sp, #152]
  42d904:	ldr	x0, [sp, #152]
  42d908:	ldr	x1, [sp, #144]
  42d90c:	bl	419f60 <EC_get_builtin_curves@plt>
  42d910:	cbnz	x0, 42d928 <ASN1_generate_nconf@plt+0xf028>
  42d914:	ldr	x0, [sp, #152]
  42d918:	ldr	x1, [sp, #48]
  42d91c:	mov	w2, #0xb9                  	// #185
  42d920:	bl	41b180 <CRYPTO_free@plt>
  42d924:	b	42e2bc <ASN1_generate_nconf@plt+0xf9bc>
  42d928:	str	xzr, [sp, #136]
  42d92c:	ldr	x8, [sp, #136]
  42d930:	ldr	x9, [sp, #144]
  42d934:	cmp	x8, x9
  42d938:	b.cs	42d9d4 <ASN1_generate_nconf@plt+0xf0d4>  // b.hs, b.nlast
  42d93c:	ldr	x8, [sp, #152]
  42d940:	ldr	x9, [sp, #136]
  42d944:	mov	x10, #0x10                  	// #16
  42d948:	mul	x9, x10, x9
  42d94c:	add	x8, x8, x9
  42d950:	ldr	x8, [x8, #8]
  42d954:	str	x8, [sp, #128]
  42d958:	ldr	x8, [sp, #152]
  42d95c:	ldr	x9, [sp, #136]
  42d960:	mul	x9, x10, x9
  42d964:	ldr	w0, [x8, x9]
  42d968:	bl	41dde0 <OBJ_nid2sn@plt>
  42d96c:	str	x0, [sp, #120]
  42d970:	ldr	x8, [sp, #128]
  42d974:	cbnz	x8, 42d984 <ASN1_generate_nconf@plt+0xf084>
  42d978:	adrp	x8, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42d97c:	add	x8, x8, #0xc76
  42d980:	str	x8, [sp, #128]
  42d984:	ldr	x8, [sp, #120]
  42d988:	cbnz	x8, 42d998 <ASN1_generate_nconf@plt+0xf098>
  42d98c:	adrp	x8, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42d990:	add	x8, x8, #0xec2
  42d994:	str	x8, [sp, #120]
  42d998:	ldur	x0, [x29, #-88]
  42d99c:	ldr	x2, [sp, #120]
  42d9a0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42d9a4:	add	x1, x1, #0xc96
  42d9a8:	bl	4196e0 <BIO_printf@plt>
  42d9ac:	ldur	x8, [x29, #-88]
  42d9b0:	ldr	x2, [sp, #128]
  42d9b4:	mov	x0, x8
  42d9b8:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  42d9bc:	add	x1, x1, #0x34f
  42d9c0:	bl	4196e0 <BIO_printf@plt>
  42d9c4:	ldr	x8, [sp, #136]
  42d9c8:	add	x8, x8, #0x1
  42d9cc:	str	x8, [sp, #136]
  42d9d0:	b	42d92c <ASN1_generate_nconf@plt+0xf02c>
  42d9d4:	ldr	x0, [sp, #152]
  42d9d8:	ldr	x1, [sp, #48]
  42d9dc:	mov	w2, #0xcb                  	// #203
  42d9e0:	bl	41b180 <CRYPTO_free@plt>
  42d9e4:	stur	wzr, [x29, #-176]
  42d9e8:	b	42e2bc <ASN1_generate_nconf@plt+0xf9bc>
  42d9ec:	ldur	x8, [x29, #-112]
  42d9f0:	cbz	x8, 42daec <ASN1_generate_nconf@plt+0xf1ec>
  42d9f4:	ldur	x0, [x29, #-112]
  42d9f8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42d9fc:	add	x1, x1, #0xca0
  42da00:	bl	41d200 <strcmp@plt>
  42da04:	cbnz	w0, 42da28 <ASN1_generate_nconf@plt+0xf128>
  42da08:	ldr	x8, [sp, #56]
  42da0c:	ldr	x0, [x8]
  42da10:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42da14:	add	x1, x1, #0xcaa
  42da18:	bl	4196e0 <BIO_printf@plt>
  42da1c:	mov	w9, #0x199                 	// #409
  42da20:	str	w9, [sp, #116]
  42da24:	b	42da68 <ASN1_generate_nconf@plt+0xf168>
  42da28:	ldur	x0, [x29, #-112]
  42da2c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42da30:	add	x1, x1, #0xcdc
  42da34:	bl	41d200 <strcmp@plt>
  42da38:	cbnz	w0, 42da5c <ASN1_generate_nconf@plt+0xf15c>
  42da3c:	ldr	x8, [sp, #56]
  42da40:	ldr	x0, [x8]
  42da44:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42da48:	add	x1, x1, #0xce6
  42da4c:	bl	4196e0 <BIO_printf@plt>
  42da50:	mov	w9, #0x19f                 	// #415
  42da54:	str	w9, [sp, #116]
  42da58:	b	42da68 <ASN1_generate_nconf@plt+0xf168>
  42da5c:	ldur	x0, [x29, #-112]
  42da60:	bl	41cd00 <OBJ_sn2nid@plt>
  42da64:	str	w0, [sp, #116]
  42da68:	ldr	w8, [sp, #116]
  42da6c:	cbnz	w8, 42da7c <ASN1_generate_nconf@plt+0xf17c>
  42da70:	ldur	x0, [x29, #-112]
  42da74:	bl	41ca40 <EC_curve_nist2nid@plt>
  42da78:	str	w0, [sp, #116]
  42da7c:	ldr	w8, [sp, #116]
  42da80:	cbnz	w8, 42daa0 <ASN1_generate_nconf@plt+0xf1a0>
  42da84:	ldr	x8, [sp, #56]
  42da88:	ldr	x0, [x8]
  42da8c:	ldur	x2, [x29, #-112]
  42da90:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42da94:	add	x1, x1, #0xd18
  42da98:	bl	4196e0 <BIO_printf@plt>
  42da9c:	b	42e2bc <ASN1_generate_nconf@plt+0xf9bc>
  42daa0:	ldr	w0, [sp, #116]
  42daa4:	bl	41a1e0 <EC_GROUP_new_by_curve_name@plt>
  42daa8:	stur	x0, [x29, #-96]
  42daac:	ldur	x8, [x29, #-96]
  42dab0:	cbnz	x8, 42dad0 <ASN1_generate_nconf@plt+0xf1d0>
  42dab4:	ldr	x8, [sp, #56]
  42dab8:	ldr	x0, [x8]
  42dabc:	ldur	x2, [x29, #-112]
  42dac0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42dac4:	add	x1, x1, #0xd31
  42dac8:	bl	4196e0 <BIO_printf@plt>
  42dacc:	b	42e2bc <ASN1_generate_nconf@plt+0xf9bc>
  42dad0:	ldur	x0, [x29, #-96]
  42dad4:	ldur	w1, [x29, #-152]
  42dad8:	bl	41d4d0 <EC_GROUP_set_asn1_flag@plt>
  42dadc:	ldur	x0, [x29, #-96]
  42dae0:	ldur	w1, [x29, #-100]
  42dae4:	bl	41be10 <EC_GROUP_set_point_conversion_form@plt>
  42dae8:	b	42db38 <ASN1_generate_nconf@plt+0xf238>
  42daec:	ldur	w8, [x29, #-160]
  42daf0:	cmp	w8, #0x4
  42daf4:	b.ne	42db1c <ASN1_generate_nconf@plt+0xf21c>  // b.any
  42daf8:	ldur	x2, [x29, #-80]
  42dafc:	mov	x8, xzr
  42db00:	mov	x0, x8
  42db04:	adrp	x1, 41d000 <BIO_set_callback_arg@plt>
  42db08:	add	x1, x1, #0x8c0
  42db0c:	mov	x3, x8
  42db10:	bl	419830 <ASN1_d2i_bio@plt>
  42db14:	stur	x0, [x29, #-96]
  42db18:	b	42db38 <ASN1_generate_nconf@plt+0xf238>
  42db1c:	ldur	x0, [x29, #-80]
  42db20:	mov	x8, xzr
  42db24:	mov	x1, x8
  42db28:	mov	x2, x8
  42db2c:	mov	x3, x8
  42db30:	bl	41a210 <PEM_read_bio_ECPKParameters@plt>
  42db34:	stur	x0, [x29, #-96]
  42db38:	ldur	x8, [x29, #-96]
  42db3c:	cbnz	x8, 42db68 <ASN1_generate_nconf@plt+0xf268>
  42db40:	ldr	x8, [sp, #56]
  42db44:	ldr	x0, [x8]
  42db48:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42db4c:	add	x1, x1, #0xd4e
  42db50:	bl	4196e0 <BIO_printf@plt>
  42db54:	ldr	x8, [sp, #56]
  42db58:	ldr	x9, [x8]
  42db5c:	mov	x0, x9
  42db60:	bl	41e780 <ERR_print_errors@plt>
  42db64:	b	42e2bc <ASN1_generate_nconf@plt+0xf9bc>
  42db68:	ldr	w8, [sp, #172]
  42db6c:	cbz	w8, 42db7c <ASN1_generate_nconf@plt+0xf27c>
  42db70:	ldur	x0, [x29, #-96]
  42db74:	ldur	w1, [x29, #-100]
  42db78:	bl	41be10 <EC_GROUP_set_point_conversion_form@plt>
  42db7c:	ldur	w8, [x29, #-156]
  42db80:	cbz	w8, 42db90 <ASN1_generate_nconf@plt+0xf290>
  42db84:	ldur	x0, [x29, #-96]
  42db88:	ldur	w1, [x29, #-152]
  42db8c:	bl	41d4d0 <EC_GROUP_set_asn1_flag@plt>
  42db90:	ldr	w8, [sp, #180]
  42db94:	cbz	w8, 42dbac <ASN1_generate_nconf@plt+0xf2ac>
  42db98:	ldur	x0, [x29, #-96]
  42db9c:	mov	x8, xzr
  42dba0:	mov	x1, x8
  42dba4:	mov	x2, x8
  42dba8:	bl	41d6d0 <EC_GROUP_set_seed@plt>
  42dbac:	ldr	w8, [sp, #168]
  42dbb0:	cbz	w8, 42dbd0 <ASN1_generate_nconf@plt+0xf2d0>
  42dbb4:	ldur	x0, [x29, #-88]
  42dbb8:	ldur	x1, [x29, #-96]
  42dbbc:	mov	w8, wzr
  42dbc0:	mov	w2, w8
  42dbc4:	bl	41bb30 <ECPKParameters_print@plt>
  42dbc8:	cbnz	w0, 42dbd0 <ASN1_generate_nconf@plt+0xf2d0>
  42dbcc:	b	42e2bc <ASN1_generate_nconf@plt+0xf9bc>
  42dbd0:	ldr	w8, [sp, #176]
  42dbd4:	cbz	w8, 42dc40 <ASN1_generate_nconf@plt+0xf340>
  42dbd8:	ldr	x8, [sp, #56]
  42dbdc:	ldr	x0, [x8]
  42dbe0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42dbe4:	add	x1, x1, #0xd78
  42dbe8:	bl	4196e0 <BIO_printf@plt>
  42dbec:	ldur	x8, [x29, #-96]
  42dbf0:	mov	x0, x8
  42dbf4:	mov	x8, xzr
  42dbf8:	mov	x1, x8
  42dbfc:	bl	41d390 <EC_GROUP_check@plt>
  42dc00:	cbnz	w0, 42dc2c <ASN1_generate_nconf@plt+0xf32c>
  42dc04:	ldr	x8, [sp, #56]
  42dc08:	ldr	x0, [x8]
  42dc0c:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42dc10:	add	x1, x1, #0x928
  42dc14:	bl	4196e0 <BIO_printf@plt>
  42dc18:	ldr	x8, [sp, #56]
  42dc1c:	ldr	x9, [x8]
  42dc20:	mov	x0, x9
  42dc24:	bl	41e780 <ERR_print_errors@plt>
  42dc28:	b	42e2bc <ASN1_generate_nconf@plt+0xf9bc>
  42dc2c:	ldr	x8, [sp, #56]
  42dc30:	ldr	x0, [x8]
  42dc34:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  42dc38:	add	x1, x1, #0xc66
  42dc3c:	bl	4196e0 <BIO_printf@plt>
  42dc40:	ldur	w8, [x29, #-172]
  42dc44:	cbz	w8, 42e128 <ASN1_generate_nconf@plt+0xf828>
  42dc48:	str	xzr, [sp, #104]
  42dc4c:	str	xzr, [sp, #96]
  42dc50:	str	wzr, [sp, #80]
  42dc54:	ldur	x0, [x29, #-96]
  42dc58:	bl	41a850 <EC_GROUP_method_of@plt>
  42dc5c:	str	x0, [sp, #72]
  42dc60:	bl	41c1e0 <BN_new@plt>
  42dc64:	stur	x0, [x29, #-56]
  42dc68:	cbz	x0, 42dca8 <ASN1_generate_nconf@plt+0xf3a8>
  42dc6c:	bl	41c1e0 <BN_new@plt>
  42dc70:	stur	x0, [x29, #-64]
  42dc74:	cbz	x0, 42dca8 <ASN1_generate_nconf@plt+0xf3a8>
  42dc78:	bl	41c1e0 <BN_new@plt>
  42dc7c:	stur	x0, [x29, #-72]
  42dc80:	cbz	x0, 42dca8 <ASN1_generate_nconf@plt+0xf3a8>
  42dc84:	bl	41c1e0 <BN_new@plt>
  42dc88:	stur	x0, [x29, #-32]
  42dc8c:	cbz	x0, 42dca8 <ASN1_generate_nconf@plt+0xf3a8>
  42dc90:	bl	41c1e0 <BN_new@plt>
  42dc94:	stur	x0, [x29, #-40]
  42dc98:	cbz	x0, 42dca8 <ASN1_generate_nconf@plt+0xf3a8>
  42dc9c:	bl	41c1e0 <BN_new@plt>
  42dca0:	stur	x0, [x29, #-48]
  42dca4:	cbnz	x0, 42dcb8 <ASN1_generate_nconf@plt+0xf3b8>
  42dca8:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42dcac:	add	x0, x0, #0xd9d
  42dcb0:	bl	41be30 <perror@plt>
  42dcb4:	b	42e2bc <ASN1_generate_nconf@plt+0xf9bc>
  42dcb8:	ldr	x0, [sp, #72]
  42dcbc:	bl	41e4a0 <EC_METHOD_get_field_type@plt>
  42dcc0:	cmp	w0, #0x196
  42dcc4:	cset	w8, eq  // eq = none
  42dcc8:	and	w8, w8, #0x1
  42dccc:	str	w8, [sp, #84]
  42dcd0:	ldr	w8, [sp, #84]
  42dcd4:	cbnz	w8, 42dcf0 <ASN1_generate_nconf@plt+0xf3f0>
  42dcd8:	ldr	x8, [sp, #56]
  42dcdc:	ldr	x0, [x8]
  42dce0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42dce4:	add	x1, x1, #0xdaf
  42dce8:	bl	4196e0 <BIO_printf@plt>
  42dcec:	b	42e2bc <ASN1_generate_nconf@plt+0xf9bc>
  42dcf0:	ldur	x0, [x29, #-96]
  42dcf4:	ldur	x1, [x29, #-56]
  42dcf8:	ldur	x2, [x29, #-64]
  42dcfc:	ldur	x3, [x29, #-72]
  42dd00:	mov	x8, xzr
  42dd04:	mov	x4, x8
  42dd08:	bl	41e040 <EC_GROUP_get_curve@plt>
  42dd0c:	cbnz	w0, 42dd14 <ASN1_generate_nconf@plt+0xf414>
  42dd10:	b	42e2bc <ASN1_generate_nconf@plt+0xf9bc>
  42dd14:	ldur	x0, [x29, #-96]
  42dd18:	bl	41b620 <EC_GROUP_get0_generator@plt>
  42dd1c:	str	x0, [sp, #88]
  42dd20:	cbnz	x0, 42dd28 <ASN1_generate_nconf@plt+0xf428>
  42dd24:	b	42e2bc <ASN1_generate_nconf@plt+0xf9bc>
  42dd28:	ldur	x0, [x29, #-96]
  42dd2c:	ldr	x1, [sp, #88]
  42dd30:	ldur	x8, [x29, #-96]
  42dd34:	str	x0, [sp, #32]
  42dd38:	mov	x0, x8
  42dd3c:	str	x1, [sp, #24]
  42dd40:	bl	419590 <EC_GROUP_get_point_conversion_form@plt>
  42dd44:	ldur	x3, [x29, #-32]
  42dd48:	ldr	x8, [sp, #32]
  42dd4c:	str	w0, [sp, #20]
  42dd50:	mov	x0, x8
  42dd54:	ldr	x1, [sp, #24]
  42dd58:	ldr	w2, [sp, #20]
  42dd5c:	mov	x9, xzr
  42dd60:	mov	x4, x9
  42dd64:	bl	41a330 <EC_POINT_point2bn@plt>
  42dd68:	cbnz	x0, 42dd70 <ASN1_generate_nconf@plt+0xf470>
  42dd6c:	b	42e2bc <ASN1_generate_nconf@plt+0xf9bc>
  42dd70:	ldur	x0, [x29, #-96]
  42dd74:	ldur	x1, [x29, #-40]
  42dd78:	mov	x8, xzr
  42dd7c:	mov	x2, x8
  42dd80:	bl	41c740 <EC_GROUP_get_order@plt>
  42dd84:	cbnz	w0, 42dd8c <ASN1_generate_nconf@plt+0xf48c>
  42dd88:	b	42e2bc <ASN1_generate_nconf@plt+0xf9bc>
  42dd8c:	ldur	x0, [x29, #-96]
  42dd90:	ldur	x1, [x29, #-48]
  42dd94:	mov	x8, xzr
  42dd98:	mov	x2, x8
  42dd9c:	bl	41e480 <EC_GROUP_get_cofactor@plt>
  42dda0:	cbnz	w0, 42dda8 <ASN1_generate_nconf@plt+0xf4a8>
  42dda4:	b	42e2bc <ASN1_generate_nconf@plt+0xf9bc>
  42dda8:	ldur	x8, [x29, #-56]
  42ddac:	cbz	x8, 42ddd8 <ASN1_generate_nconf@plt+0xf4d8>
  42ddb0:	ldur	x8, [x29, #-64]
  42ddb4:	cbz	x8, 42ddd8 <ASN1_generate_nconf@plt+0xf4d8>
  42ddb8:	ldur	x8, [x29, #-72]
  42ddbc:	cbz	x8, 42ddd8 <ASN1_generate_nconf@plt+0xf4d8>
  42ddc0:	ldur	x8, [x29, #-32]
  42ddc4:	cbz	x8, 42ddd8 <ASN1_generate_nconf@plt+0xf4d8>
  42ddc8:	ldur	x8, [x29, #-40]
  42ddcc:	cbz	x8, 42ddd8 <ASN1_generate_nconf@plt+0xf4d8>
  42ddd0:	ldur	x8, [x29, #-48]
  42ddd4:	cbnz	x8, 42dddc <ASN1_generate_nconf@plt+0xf4dc>
  42ddd8:	b	42e2bc <ASN1_generate_nconf@plt+0xf9bc>
  42dddc:	ldur	x0, [x29, #-40]
  42dde0:	bl	41ac60 <BN_num_bits@plt>
  42dde4:	str	w0, [sp, #80]
  42dde8:	ldur	x0, [x29, #-56]
  42ddec:	bl	41ac60 <BN_num_bits@plt>
  42ddf0:	add	w8, w0, #0x7
  42ddf4:	mov	w9, #0x8                   	// #8
  42ddf8:	sdiv	w8, w8, w9
  42ddfc:	mov	w1, w8
  42de00:	sxtw	x10, w1
  42de04:	str	x10, [sp, #96]
  42de08:	ldr	x11, [sp, #104]
  42de0c:	cmp	x10, x11
  42de10:	b.ls	42de1c <ASN1_generate_nconf@plt+0xf51c>  // b.plast
  42de14:	ldr	x8, [sp, #96]
  42de18:	str	x8, [sp, #104]
  42de1c:	ldur	x0, [x29, #-64]
  42de20:	bl	41ac60 <BN_num_bits@plt>
  42de24:	add	w8, w0, #0x7
  42de28:	mov	w9, #0x8                   	// #8
  42de2c:	sdiv	w8, w8, w9
  42de30:	mov	w1, w8
  42de34:	sxtw	x10, w1
  42de38:	str	x10, [sp, #96]
  42de3c:	ldr	x11, [sp, #104]
  42de40:	cmp	x10, x11
  42de44:	b.ls	42de50 <ASN1_generate_nconf@plt+0xf550>  // b.plast
  42de48:	ldr	x8, [sp, #96]
  42de4c:	str	x8, [sp, #104]
  42de50:	ldur	x0, [x29, #-72]
  42de54:	bl	41ac60 <BN_num_bits@plt>
  42de58:	add	w8, w0, #0x7
  42de5c:	mov	w9, #0x8                   	// #8
  42de60:	sdiv	w8, w8, w9
  42de64:	mov	w1, w8
  42de68:	sxtw	x10, w1
  42de6c:	str	x10, [sp, #96]
  42de70:	ldr	x11, [sp, #104]
  42de74:	cmp	x10, x11
  42de78:	b.ls	42de84 <ASN1_generate_nconf@plt+0xf584>  // b.plast
  42de7c:	ldr	x8, [sp, #96]
  42de80:	str	x8, [sp, #104]
  42de84:	ldur	x0, [x29, #-32]
  42de88:	bl	41ac60 <BN_num_bits@plt>
  42de8c:	add	w8, w0, #0x7
  42de90:	mov	w9, #0x8                   	// #8
  42de94:	sdiv	w8, w8, w9
  42de98:	mov	w1, w8
  42de9c:	sxtw	x10, w1
  42dea0:	str	x10, [sp, #96]
  42dea4:	ldr	x11, [sp, #104]
  42dea8:	cmp	x10, x11
  42deac:	b.ls	42deb8 <ASN1_generate_nconf@plt+0xf5b8>  // b.plast
  42deb0:	ldr	x8, [sp, #96]
  42deb4:	str	x8, [sp, #104]
  42deb8:	ldur	x0, [x29, #-40]
  42debc:	bl	41ac60 <BN_num_bits@plt>
  42dec0:	add	w8, w0, #0x7
  42dec4:	mov	w9, #0x8                   	// #8
  42dec8:	sdiv	w8, w8, w9
  42decc:	mov	w1, w8
  42ded0:	sxtw	x10, w1
  42ded4:	str	x10, [sp, #96]
  42ded8:	ldr	x11, [sp, #104]
  42dedc:	cmp	x10, x11
  42dee0:	b.ls	42deec <ASN1_generate_nconf@plt+0xf5ec>  // b.plast
  42dee4:	ldr	x8, [sp, #96]
  42dee8:	str	x8, [sp, #104]
  42deec:	ldur	x0, [x29, #-48]
  42def0:	bl	41ac60 <BN_num_bits@plt>
  42def4:	add	w8, w0, #0x7
  42def8:	mov	w9, #0x8                   	// #8
  42defc:	sdiv	w8, w8, w9
  42df00:	mov	w1, w8
  42df04:	sxtw	x10, w1
  42df08:	str	x10, [sp, #96]
  42df0c:	ldr	x11, [sp, #104]
  42df10:	cmp	x10, x11
  42df14:	b.ls	42df20 <ASN1_generate_nconf@plt+0xf620>  // b.plast
  42df18:	ldr	x8, [sp, #96]
  42df1c:	str	x8, [sp, #104]
  42df20:	ldr	x8, [sp, #104]
  42df24:	mov	w0, w8
  42df28:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42df2c:	add	x1, x1, #0xdd3
  42df30:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  42df34:	stur	x0, [x29, #-144]
  42df38:	ldur	x0, [x29, #-88]
  42df3c:	ldr	w2, [sp, #80]
  42df40:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42df44:	add	x1, x1, #0xddd
  42df48:	bl	4196e0 <BIO_printf@plt>
  42df4c:	ldur	x9, [x29, #-88]
  42df50:	ldur	x1, [x29, #-56]
  42df54:	ldr	w3, [sp, #80]
  42df58:	ldur	x4, [x29, #-144]
  42df5c:	mov	x0, x9
  42df60:	adrp	x2, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42df64:	add	x2, x2, #0xe00
  42df68:	bl	46d120 <ASN1_generate_nconf@plt+0x4e820>
  42df6c:	ldur	x0, [x29, #-88]
  42df70:	ldur	x1, [x29, #-64]
  42df74:	ldr	w3, [sp, #80]
  42df78:	ldur	x4, [x29, #-144]
  42df7c:	adrp	x2, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42df80:	add	x2, x2, #0xe05
  42df84:	bl	46d120 <ASN1_generate_nconf@plt+0x4e820>
  42df88:	ldur	x0, [x29, #-88]
  42df8c:	ldur	x1, [x29, #-72]
  42df90:	ldr	w3, [sp, #80]
  42df94:	ldur	x4, [x29, #-144]
  42df98:	adrp	x2, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42df9c:	add	x2, x2, #0xe0a
  42dfa0:	bl	46d120 <ASN1_generate_nconf@plt+0x4e820>
  42dfa4:	ldur	x0, [x29, #-88]
  42dfa8:	ldur	x1, [x29, #-32]
  42dfac:	ldr	w3, [sp, #80]
  42dfb0:	ldur	x4, [x29, #-144]
  42dfb4:	adrp	x2, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42dfb8:	add	x2, x2, #0xe0f
  42dfbc:	bl	46d120 <ASN1_generate_nconf@plt+0x4e820>
  42dfc0:	ldur	x0, [x29, #-88]
  42dfc4:	ldur	x1, [x29, #-40]
  42dfc8:	ldr	w3, [sp, #80]
  42dfcc:	ldur	x4, [x29, #-144]
  42dfd0:	adrp	x2, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42dfd4:	add	x2, x2, #0xe16
  42dfd8:	bl	46d120 <ASN1_generate_nconf@plt+0x4e820>
  42dfdc:	ldur	x0, [x29, #-88]
  42dfe0:	ldur	x1, [x29, #-48]
  42dfe4:	ldr	w3, [sp, #80]
  42dfe8:	ldur	x4, [x29, #-144]
  42dfec:	adrp	x2, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42dff0:	add	x2, x2, #0xe1f
  42dff4:	bl	46d120 <ASN1_generate_nconf@plt+0x4e820>
  42dff8:	ldur	x0, [x29, #-88]
  42dffc:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42e000:	add	x1, x1, #0xe2b
  42e004:	bl	4196e0 <BIO_printf@plt>
  42e008:	ldur	x9, [x29, #-88]
  42e00c:	ldr	w2, [sp, #80]
  42e010:	ldr	w3, [sp, #80]
  42e014:	mov	x0, x9
  42e018:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42e01c:	add	x1, x1, #0xec3
  42e020:	bl	4196e0 <BIO_printf@plt>
  42e024:	ldur	x9, [x29, #-88]
  42e028:	ldr	w2, [sp, #80]
  42e02c:	ldr	w3, [sp, #80]
  42e030:	mov	x0, x9
  42e034:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42e038:	add	x1, x1, #0xf1b
  42e03c:	bl	4196e0 <BIO_printf@plt>
  42e040:	ldur	x9, [x29, #-88]
  42e044:	ldr	w2, [sp, #80]
  42e048:	ldr	w3, [sp, #80]
  42e04c:	mov	x0, x9
  42e050:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42e054:	add	x1, x1, #0xf73
  42e058:	bl	4196e0 <BIO_printf@plt>
  42e05c:	ldur	x9, [x29, #-88]
  42e060:	mov	x0, x9
  42e064:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42e068:	add	x1, x1, #0xfcb
  42e06c:	bl	4196e0 <BIO_printf@plt>
  42e070:	ldur	x9, [x29, #-88]
  42e074:	mov	x0, x9
  42e078:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42e07c:	add	x1, x1, #0x2c
  42e080:	bl	4196e0 <BIO_printf@plt>
  42e084:	ldur	x9, [x29, #-88]
  42e088:	ldr	w2, [sp, #80]
  42e08c:	ldr	w3, [sp, #80]
  42e090:	mov	x0, x9
  42e094:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42e098:	add	x1, x1, #0x47
  42e09c:	bl	4196e0 <BIO_printf@plt>
  42e0a0:	ldur	x9, [x29, #-88]
  42e0a4:	mov	x0, x9
  42e0a8:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42e0ac:	add	x1, x1, #0xa4
  42e0b0:	bl	4196e0 <BIO_printf@plt>
  42e0b4:	ldur	x9, [x29, #-88]
  42e0b8:	mov	x0, x9
  42e0bc:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42e0c0:	add	x1, x1, #0xde
  42e0c4:	bl	4196e0 <BIO_printf@plt>
  42e0c8:	ldur	x9, [x29, #-88]
  42e0cc:	ldr	w2, [sp, #80]
  42e0d0:	ldr	w3, [sp, #80]
  42e0d4:	mov	x0, x9
  42e0d8:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42e0dc:	add	x1, x1, #0x108
  42e0e0:	bl	4196e0 <BIO_printf@plt>
  42e0e4:	ldur	x9, [x29, #-88]
  42e0e8:	ldr	w2, [sp, #80]
  42e0ec:	ldr	w3, [sp, #80]
  42e0f0:	mov	x0, x9
  42e0f4:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42e0f8:	add	x1, x1, #0x169
  42e0fc:	bl	4196e0 <BIO_printf@plt>
  42e100:	ldur	x9, [x29, #-88]
  42e104:	mov	x0, x9
  42e108:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42e10c:	add	x1, x1, #0x1d0
  42e110:	bl	4196e0 <BIO_printf@plt>
  42e114:	ldur	x9, [x29, #-88]
  42e118:	mov	x0, x9
  42e11c:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42e120:	add	x1, x1, #0x228
  42e124:	bl	4196e0 <BIO_printf@plt>
  42e128:	ldur	w8, [x29, #-164]
  42e12c:	cmp	w8, #0x4
  42e130:	b.ne	42e144 <ASN1_generate_nconf@plt+0xf844>  // b.any
  42e134:	ldr	w8, [sp, #160]
  42e138:	cbz	w8, 42e144 <ASN1_generate_nconf@plt+0xf844>
  42e13c:	mov	w8, #0x1                   	// #1
  42e140:	stur	w8, [x29, #-168]
  42e144:	ldur	w8, [x29, #-168]
  42e148:	cbnz	w8, 42e1b4 <ASN1_generate_nconf@plt+0xf8b4>
  42e14c:	ldur	w8, [x29, #-164]
  42e150:	cmp	w8, #0x4
  42e154:	b.ne	42e174 <ASN1_generate_nconf@plt+0xf874>  // b.any
  42e158:	ldur	x1, [x29, #-88]
  42e15c:	ldur	x2, [x29, #-96]
  42e160:	adrp	x0, 41b000 <PKCS7_to_TS_TST_INFO@plt>
  42e164:	add	x0, x0, #0x760
  42e168:	bl	41d290 <ASN1_i2d_bio@plt>
  42e16c:	str	w0, [sp, #164]
  42e170:	b	42e184 <ASN1_generate_nconf@plt+0xf884>
  42e174:	ldur	x0, [x29, #-88]
  42e178:	ldur	x1, [x29, #-96]
  42e17c:	bl	41a0c0 <PEM_write_bio_ECPKParameters@plt>
  42e180:	str	w0, [sp, #164]
  42e184:	ldr	w8, [sp, #164]
  42e188:	cbnz	w8, 42e1b4 <ASN1_generate_nconf@plt+0xf8b4>
  42e18c:	ldr	x8, [sp, #56]
  42e190:	ldr	x0, [x8]
  42e194:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42e198:	add	x1, x1, #0x2e2
  42e19c:	bl	4196e0 <BIO_printf@plt>
  42e1a0:	ldr	x8, [sp, #56]
  42e1a4:	ldr	x9, [x8]
  42e1a8:	mov	x0, x9
  42e1ac:	bl	41e780 <ERR_print_errors@plt>
  42e1b0:	b	42e2bc <ASN1_generate_nconf@plt+0xf9bc>
  42e1b4:	ldr	w8, [sp, #160]
  42e1b8:	cbz	w8, 42e2b8 <ASN1_generate_nconf@plt+0xf9b8>
  42e1bc:	bl	419990 <EC_KEY_new@plt>
  42e1c0:	str	x0, [sp, #64]
  42e1c4:	ldr	x8, [sp, #64]
  42e1c8:	cbnz	x8, 42e1d0 <ASN1_generate_nconf@plt+0xf8d0>
  42e1cc:	b	42e2bc <ASN1_generate_nconf@plt+0xf9bc>
  42e1d0:	ldr	x0, [sp, #64]
  42e1d4:	ldur	x1, [x29, #-96]
  42e1d8:	bl	41aa80 <EC_KEY_set_group@plt>
  42e1dc:	cbnz	w0, 42e210 <ASN1_generate_nconf@plt+0xf910>
  42e1e0:	ldr	x8, [sp, #56]
  42e1e4:	ldr	x0, [x8]
  42e1e8:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42e1ec:	add	x1, x1, #0x30d
  42e1f0:	bl	4196e0 <BIO_printf@plt>
  42e1f4:	ldr	x8, [sp, #64]
  42e1f8:	mov	x0, x8
  42e1fc:	bl	4198e0 <EC_KEY_free@plt>
  42e200:	ldr	x8, [sp, #56]
  42e204:	ldr	x0, [x8]
  42e208:	bl	41e780 <ERR_print_errors@plt>
  42e20c:	b	42e2bc <ASN1_generate_nconf@plt+0xf9bc>
  42e210:	ldr	w8, [sp, #172]
  42e214:	cbz	w8, 42e224 <ASN1_generate_nconf@plt+0xf924>
  42e218:	ldr	x0, [sp, #64]
  42e21c:	ldur	w1, [x29, #-100]
  42e220:	bl	41c680 <EC_KEY_set_conv_form@plt>
  42e224:	ldr	x0, [sp, #64]
  42e228:	bl	41b440 <EC_KEY_generate_key@plt>
  42e22c:	cbnz	w0, 42e260 <ASN1_generate_nconf@plt+0xf960>
  42e230:	ldr	x8, [sp, #56]
  42e234:	ldr	x0, [x8]
  42e238:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42e23c:	add	x1, x1, #0x336
  42e240:	bl	4196e0 <BIO_printf@plt>
  42e244:	ldr	x8, [sp, #64]
  42e248:	mov	x0, x8
  42e24c:	bl	4198e0 <EC_KEY_free@plt>
  42e250:	ldr	x8, [sp, #56]
  42e254:	ldr	x0, [x8]
  42e258:	bl	41e780 <ERR_print_errors@plt>
  42e25c:	b	42e2bc <ASN1_generate_nconf@plt+0xf9bc>
  42e260:	ldur	w8, [x29, #-164]
  42e264:	cmp	w8, #0x4
  42e268:	b.ne	42e280 <ASN1_generate_nconf@plt+0xf980>  // b.any
  42e26c:	ldur	x0, [x29, #-88]
  42e270:	ldr	x1, [sp, #64]
  42e274:	bl	4198d0 <i2d_ECPrivateKey_bio@plt>
  42e278:	str	w0, [sp, #164]
  42e27c:	b	42e2b0 <ASN1_generate_nconf@plt+0xf9b0>
  42e280:	ldur	x0, [x29, #-88]
  42e284:	ldr	x1, [sp, #64]
  42e288:	mov	x8, xzr
  42e28c:	mov	x2, x8
  42e290:	mov	x3, x8
  42e294:	str	x3, [sp, #8]
  42e298:	mov	w9, wzr
  42e29c:	mov	w4, w9
  42e2a0:	mov	x5, x8
  42e2a4:	ldr	x6, [sp, #8]
  42e2a8:	bl	41c790 <PEM_write_bio_ECPrivateKey@plt>
  42e2ac:	str	w0, [sp, #164]
  42e2b0:	ldr	x0, [sp, #64]
  42e2b4:	bl	4198e0 <EC_KEY_free@plt>
  42e2b8:	stur	wzr, [x29, #-176]
  42e2bc:	ldur	x0, [x29, #-56]
  42e2c0:	bl	41e800 <BN_free@plt>
  42e2c4:	ldur	x0, [x29, #-64]
  42e2c8:	bl	41e800 <BN_free@plt>
  42e2cc:	ldur	x0, [x29, #-72]
  42e2d0:	bl	41e800 <BN_free@plt>
  42e2d4:	ldur	x0, [x29, #-32]
  42e2d8:	bl	41e800 <BN_free@plt>
  42e2dc:	ldur	x0, [x29, #-40]
  42e2e0:	bl	41e800 <BN_free@plt>
  42e2e4:	ldur	x0, [x29, #-48]
  42e2e8:	bl	41e800 <BN_free@plt>
  42e2ec:	ldur	x0, [x29, #-144]
  42e2f0:	ldr	x1, [sp, #48]
  42e2f4:	mov	w2, #0x1ba                 	// #442
  42e2f8:	bl	41b180 <CRYPTO_free@plt>
  42e2fc:	ldur	x0, [x29, #-96]
  42e300:	bl	41a9d0 <EC_GROUP_free@plt>
  42e304:	ldur	x0, [x29, #-24]
  42e308:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  42e30c:	ldur	x0, [x29, #-80]
  42e310:	bl	41de90 <BIO_free@plt>
  42e314:	ldur	x8, [x29, #-88]
  42e318:	mov	x0, x8
  42e31c:	bl	41cde0 <BIO_free_all@plt>
  42e320:	ldur	w0, [x29, #-176]
  42e324:	ldr	x28, [sp, #384]
  42e328:	ldp	x29, x30, [sp, #368]
  42e32c:	add	sp, sp, #0x190
  42e330:	ret
  42e334:	stp	x29, x30, [sp, #-32]!
  42e338:	str	x28, [sp, #16]
  42e33c:	mov	x29, sp
  42e340:	sub	sp, sp, #0x3d0
  42e344:	mov	x8, xzr
  42e348:	mov	w9, #0x2000                	// #8192
  42e34c:	mov	w10, #0x1                   	// #1
  42e350:	mov	w11, #0x2                   	// #2
  42e354:	adrp	x12, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42e358:	add	x12, x12, #0x619
  42e35c:	adrp	x13, 4b1000 <stdin@@GLIBC_2.17+0x10>
  42e360:	add	x13, x13, #0xc0
  42e364:	adrp	x14, 419000 <d2i_ECPrivateKey_bio@plt-0x500>
  42e368:	add	x14, x14, #0x770
  42e36c:	adrp	x15, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42e370:	add	x15, x15, #0xec1
  42e374:	adrp	x16, 495000 <ASN1_generate_nconf@plt+0x76700>
  42e378:	add	x16, x16, #0x409
  42e37c:	adrp	x17, 4b1000 <stdin@@GLIBC_2.17+0x10>
  42e380:	add	x17, x17, #0x14
  42e384:	adrp	x18, 4b1000 <stdin@@GLIBC_2.17+0x10>
  42e388:	add	x18, x18, #0xb8
  42e38c:	adrp	x2, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42e390:	add	x2, x2, #0xa5e
  42e394:	stur	w0, [x29, #-4]
  42e398:	stur	x1, [x29, #-16]
  42e39c:	stur	x8, [x29, #-24]
  42e3a0:	stur	x8, [x29, #-32]
  42e3a4:	stur	x8, [x29, #-40]
  42e3a8:	stur	x8, [x29, #-48]
  42e3ac:	stur	x8, [x29, #-56]
  42e3b0:	stur	x8, [x29, #-64]
  42e3b4:	stur	x8, [x29, #-72]
  42e3b8:	stur	x8, [x29, #-80]
  42e3bc:	stur	x8, [x29, #-88]
  42e3c0:	stur	x8, [x29, #-104]
  42e3c4:	stur	x8, [x29, #-112]
  42e3c8:	stur	x8, [x29, #-120]
  42e3cc:	stur	x8, [x29, #-128]
  42e3d0:	stur	x8, [x29, #-144]
  42e3d4:	stur	x8, [x29, #-152]
  42e3d8:	stur	x8, [x29, #-168]
  42e3dc:	stur	x8, [x29, #-176]
  42e3e0:	stur	x8, [x29, #-184]
  42e3e4:	stur	x8, [x29, #-192]
  42e3e8:	stur	w9, [x29, #-208]
  42e3ec:	stur	wzr, [x29, #-212]
  42e3f0:	stur	wzr, [x29, #-216]
  42e3f4:	stur	wzr, [x29, #-220]
  42e3f8:	stur	wzr, [x29, #-224]
  42e3fc:	stur	w10, [x29, #-228]
  42e400:	stur	wzr, [x29, #-232]
  42e404:	stur	wzr, [x29, #-244]
  42e408:	stur	w11, [x29, #-248]
  42e40c:	stur	w11, [x29, #-252]
  42e410:	stur	w10, [x29, #-256]
  42e414:	str	wzr, [sp, #712]
  42e418:	str	x8, [sp, #624]
  42e41c:	str	wzr, [sp, #612]
  42e420:	str	wzr, [sp, #608]
  42e424:	str	wzr, [sp, #580]
  42e428:	str	x8, [sp, #568]
  42e42c:	ldur	x8, [x29, #-16]
  42e430:	ldr	x0, [x8]
  42e434:	str	x12, [sp, #248]
  42e438:	str	x13, [sp, #240]
  42e43c:	str	x14, [sp, #232]
  42e440:	str	x15, [sp, #224]
  42e444:	str	x16, [sp, #216]
  42e448:	str	x17, [sp, #208]
  42e44c:	str	x18, [sp, #200]
  42e450:	str	x2, [sp, #192]
  42e454:	bl	470cd0 <ASN1_generate_nconf@plt+0x523d0>
  42e458:	stur	x0, [x29, #-160]
  42e45c:	ldur	x0, [x29, #-160]
  42e460:	ldr	x1, [sp, #248]
  42e464:	bl	41d200 <strcmp@plt>
  42e468:	cbnz	w0, 42e478 <ASN1_generate_nconf@plt+0xfb78>
  42e46c:	mov	w8, #0x1                   	// #1
  42e470:	stur	w8, [x29, #-244]
  42e474:	b	42e4dc <ASN1_generate_nconf@plt+0xfbdc>
  42e478:	ldur	x0, [x29, #-160]
  42e47c:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42e480:	add	x1, x1, #0x7a7
  42e484:	bl	41d200 <strcmp@plt>
  42e488:	cbnz	w0, 42e498 <ASN1_generate_nconf@plt+0xfb98>
  42e48c:	mov	w8, #0x1                   	// #1
  42e490:	str	w8, [sp, #580]
  42e494:	b	42e4dc <ASN1_generate_nconf@plt+0xfbdc>
  42e498:	ldur	x0, [x29, #-160]
  42e49c:	bl	41ce10 <EVP_get_cipherbyname@plt>
  42e4a0:	stur	x0, [x29, #-88]
  42e4a4:	ldur	x8, [x29, #-88]
  42e4a8:	cbnz	x8, 42e4dc <ASN1_generate_nconf@plt+0xfbdc>
  42e4ac:	ldur	x0, [x29, #-160]
  42e4b0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42e4b4:	add	x1, x1, #0x9ee
  42e4b8:	bl	41d200 <strcmp@plt>
  42e4bc:	cbz	w0, 42e4dc <ASN1_generate_nconf@plt+0xfbdc>
  42e4c0:	ldr	x8, [sp, #240]
  42e4c4:	ldr	x0, [x8]
  42e4c8:	ldur	x2, [x29, #-160]
  42e4cc:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42e4d0:	add	x1, x1, #0x7ac
  42e4d4:	bl	4196e0 <BIO_printf@plt>
  42e4d8:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42e4dc:	ldur	w0, [x29, #-4]
  42e4e0:	ldur	x1, [x29, #-16]
  42e4e4:	adrp	x2, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42e4e8:	add	x2, x2, #0xae8
  42e4ec:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  42e4f0:	stur	x0, [x29, #-160]
  42e4f4:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  42e4f8:	stur	w0, [x29, #-204]
  42e4fc:	cbz	w0, 42eb40 <ASN1_generate_nconf@plt+0x10240>
  42e500:	ldur	w8, [x29, #-204]
  42e504:	add	w9, w8, #0x1
  42e508:	cmp	w9, #0x1
  42e50c:	str	w8, [sp, #188]
  42e510:	b.ls	42e71c <ASN1_generate_nconf@plt+0xfe1c>  // b.plast
  42e514:	b	42e518 <ASN1_generate_nconf@plt+0xfc18>
  42e518:	ldr	w8, [sp, #188]
  42e51c:	cmp	w8, #0x1
  42e520:	b.eq	42e738 <ASN1_generate_nconf@plt+0xfe38>  // b.none
  42e524:	b	42e528 <ASN1_generate_nconf@plt+0xfc28>
  42e528:	ldr	w8, [sp, #188]
  42e52c:	cmp	w8, #0x2
  42e530:	b.eq	42e74c <ASN1_generate_nconf@plt+0xfe4c>  // b.none
  42e534:	b	42e538 <ASN1_generate_nconf@plt+0xfc38>
  42e538:	ldr	w8, [sp, #188]
  42e53c:	cmp	w8, #0x3
  42e540:	b.eq	42e7a0 <ASN1_generate_nconf@plt+0xfea0>  // b.none
  42e544:	b	42e548 <ASN1_generate_nconf@plt+0xfc48>
  42e548:	ldr	w8, [sp, #188]
  42e54c:	cmp	w8, #0x4
  42e550:	b.eq	42e7ac <ASN1_generate_nconf@plt+0xfeac>  // b.none
  42e554:	b	42e558 <ASN1_generate_nconf@plt+0xfc58>
  42e558:	ldr	w8, [sp, #188]
  42e55c:	cmp	w8, #0x5
  42e560:	b.eq	42e7b8 <ASN1_generate_nconf@plt+0xfeb8>  // b.none
  42e564:	b	42e568 <ASN1_generate_nconf@plt+0xfc68>
  42e568:	ldr	w8, [sp, #188]
  42e56c:	cmp	w8, #0x6
  42e570:	b.eq	42e7c4 <ASN1_generate_nconf@plt+0xfec4>  // b.none
  42e574:	b	42e578 <ASN1_generate_nconf@plt+0xfc78>
  42e578:	ldr	w8, [sp, #188]
  42e57c:	cmp	w8, #0x7
  42e580:	b.eq	42e7d0 <ASN1_generate_nconf@plt+0xfed0>  // b.none
  42e584:	b	42e588 <ASN1_generate_nconf@plt+0xfc88>
  42e588:	ldr	w8, [sp, #188]
  42e58c:	cmp	w8, #0x8
  42e590:	b.eq	42e7e8 <ASN1_generate_nconf@plt+0xfee8>  // b.none
  42e594:	b	42e598 <ASN1_generate_nconf@plt+0xfc98>
  42e598:	ldr	w8, [sp, #188]
  42e59c:	cmp	w8, #0x9
  42e5a0:	b.eq	42e7f0 <ASN1_generate_nconf@plt+0xfef0>  // b.none
  42e5a4:	b	42e5a8 <ASN1_generate_nconf@plt+0xfca8>
  42e5a8:	ldr	w8, [sp, #188]
  42e5ac:	cmp	w8, #0xa
  42e5b0:	b.eq	42e7fc <ASN1_generate_nconf@plt+0xfefc>  // b.none
  42e5b4:	b	42e5b8 <ASN1_generate_nconf@plt+0xfcb8>
  42e5b8:	ldr	w8, [sp, #188]
  42e5bc:	cmp	w8, #0xb
  42e5c0:	b.eq	42e808 <ASN1_generate_nconf@plt+0xff08>  // b.none
  42e5c4:	b	42e5c8 <ASN1_generate_nconf@plt+0xfcc8>
  42e5c8:	ldr	w8, [sp, #188]
  42e5cc:	cmp	w8, #0xc
  42e5d0:	b.eq	42e814 <ASN1_generate_nconf@plt+0xff14>  // b.none
  42e5d4:	b	42e5d8 <ASN1_generate_nconf@plt+0xfcd8>
  42e5d8:	ldr	w8, [sp, #188]
  42e5dc:	cmp	w8, #0xd
  42e5e0:	b.eq	42e81c <ASN1_generate_nconf@plt+0xff1c>  // b.none
  42e5e4:	b	42e5e8 <ASN1_generate_nconf@plt+0xfce8>
  42e5e8:	ldr	w8, [sp, #188]
  42e5ec:	cmp	w8, #0xe
  42e5f0:	b.eq	42e828 <ASN1_generate_nconf@plt+0xff28>  // b.none
  42e5f4:	b	42e5f8 <ASN1_generate_nconf@plt+0xfcf8>
  42e5f8:	ldr	w8, [sp, #188]
  42e5fc:	cmp	w8, #0xf
  42e600:	b.eq	42e834 <ASN1_generate_nconf@plt+0xff34>  // b.none
  42e604:	b	42e608 <ASN1_generate_nconf@plt+0xfd08>
  42e608:	ldr	w8, [sp, #188]
  42e60c:	cmp	w8, #0x10
  42e610:	b.eq	42e840 <ASN1_generate_nconf@plt+0xff40>  // b.none
  42e614:	b	42e618 <ASN1_generate_nconf@plt+0xfd18>
  42e618:	ldr	w8, [sp, #188]
  42e61c:	cmp	w8, #0x11
  42e620:	b.eq	42e84c <ASN1_generate_nconf@plt+0xff4c>  // b.none
  42e624:	b	42e628 <ASN1_generate_nconf@plt+0xfd28>
  42e628:	ldr	w8, [sp, #188]
  42e62c:	cmp	w8, #0x12
  42e630:	b.eq	42e858 <ASN1_generate_nconf@plt+0xff58>  // b.none
  42e634:	b	42e638 <ASN1_generate_nconf@plt+0xfd38>
  42e638:	ldr	w8, [sp, #188]
  42e63c:	cmp	w8, #0x13
  42e640:	b.eq	42e864 <ASN1_generate_nconf@plt+0xff64>  // b.none
  42e644:	b	42e648 <ASN1_generate_nconf@plt+0xfd48>
  42e648:	ldr	w8, [sp, #188]
  42e64c:	cmp	w8, #0x14
  42e650:	b.eq	42e930 <ASN1_generate_nconf@plt+0x10030>  // b.none
  42e654:	b	42e658 <ASN1_generate_nconf@plt+0xfd58>
  42e658:	ldr	w8, [sp, #188]
  42e65c:	cmp	w8, #0x15
  42e660:	b.eq	42e93c <ASN1_generate_nconf@plt+0x1003c>  // b.none
  42e664:	b	42e668 <ASN1_generate_nconf@plt+0xfd68>
  42e668:	ldr	w8, [sp, #188]
  42e66c:	cmp	w8, #0x16
  42e670:	b.eq	42ea84 <ASN1_generate_nconf@plt+0x10184>  // b.none
  42e674:	b	42e678 <ASN1_generate_nconf@plt+0xfd78>
  42e678:	ldr	w8, [sp, #188]
  42e67c:	cmp	w8, #0x17
  42e680:	b.eq	42eb1c <ASN1_generate_nconf@plt+0x1021c>  // b.none
  42e684:	b	42e688 <ASN1_generate_nconf@plt+0xfd88>
  42e688:	ldr	w8, [sp, #188]
  42e68c:	cmp	w8, #0x18
  42e690:	b.eq	42ea90 <ASN1_generate_nconf@plt+0x10190>  // b.none
  42e694:	b	42e698 <ASN1_generate_nconf@plt+0xfd98>
  42e698:	ldr	w8, [sp, #188]
  42e69c:	cmp	w8, #0x19
  42e6a0:	b.eq	42ea9c <ASN1_generate_nconf@plt+0x1019c>  // b.none
  42e6a4:	b	42e6a8 <ASN1_generate_nconf@plt+0xfda8>
  42e6a8:	ldr	w8, [sp, #188]
  42e6ac:	cmp	w8, #0x1a
  42e6b0:	b.eq	42eaa8 <ASN1_generate_nconf@plt+0x101a8>  // b.none
  42e6b4:	b	42e6b8 <ASN1_generate_nconf@plt+0xfdb8>
  42e6b8:	ldr	w8, [sp, #188]
  42e6bc:	cmp	w8, #0x1b
  42e6c0:	b.eq	42eae0 <ASN1_generate_nconf@plt+0x101e0>  // b.none
  42e6c4:	b	42e6c8 <ASN1_generate_nconf@plt+0xfdc8>
  42e6c8:	ldr	w8, [sp, #188]
  42e6cc:	cmp	w8, #0x1c
  42e6d0:	b.eq	42eb00 <ASN1_generate_nconf@plt+0x10200>  // b.none
  42e6d4:	b	42e6d8 <ASN1_generate_nconf@plt+0xfdd8>
  42e6d8:	ldr	w8, [sp, #188]
  42e6dc:	cmp	w8, #0x1d
  42e6e0:	b.eq	42eac0 <ASN1_generate_nconf@plt+0x101c0>  // b.none
  42e6e4:	b	42e6e8 <ASN1_generate_nconf@plt+0xfde8>
  42e6e8:	ldr	w8, [sp, #188]
  42e6ec:	cmp	w8, #0x5dc
  42e6f0:	b.eq	42eb28 <ASN1_generate_nconf@plt+0x10228>  // b.none
  42e6f4:	b	42e6f8 <ASN1_generate_nconf@plt+0xfdf8>
  42e6f8:	ldr	w8, [sp, #188]
  42e6fc:	subs	w9, w8, #0x5dd
  42e700:	cmp	w9, #0x1
  42e704:	b.ls	42eb2c <ASN1_generate_nconf@plt+0x1022c>  // b.plast
  42e708:	b	42e70c <ASN1_generate_nconf@plt+0xfe0c>
  42e70c:	ldr	w8, [sp, #188]
  42e710:	cmp	w8, #0x5df
  42e714:	b.eq	42eb28 <ASN1_generate_nconf@plt+0x10228>  // b.none
  42e718:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42e71c:	ldr	x8, [sp, #240]
  42e720:	ldr	x0, [x8]
  42e724:	ldur	x2, [x29, #-160]
  42e728:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  42e72c:	add	x1, x1, #0x466
  42e730:	bl	4196e0 <BIO_printf@plt>
  42e734:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42e738:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42e73c:	add	x0, x0, #0xae8
  42e740:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  42e744:	stur	wzr, [x29, #-256]
  42e748:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42e74c:	ldr	x8, [sp, #200]
  42e750:	ldr	x0, [x8]
  42e754:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42e758:	add	x1, x1, #0x7c6
  42e75c:	bl	4196e0 <BIO_printf@plt>
  42e760:	ldr	x8, [sp, #200]
  42e764:	ldr	x9, [x8]
  42e768:	add	x2, sp, #0x248
  42e76c:	str	x9, [sp, #584]
  42e770:	str	wzr, [sp, #592]
  42e774:	mov	w10, #0x2                   	// #2
  42e778:	mov	w0, w10
  42e77c:	adrp	x1, 42f000 <ASN1_generate_nconf@plt+0x10700>
  42e780:	add	x1, x1, #0x7fc
  42e784:	bl	419ed0 <OBJ_NAME_do_all_sorted@plt>
  42e788:	ldr	x8, [sp, #200]
  42e78c:	ldr	x0, [x8]
  42e790:	ldr	x1, [sp, #224]
  42e794:	bl	4196e0 <BIO_printf@plt>
  42e798:	stur	wzr, [x29, #-256]
  42e79c:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42e7a0:	mov	w8, #0x1                   	// #1
  42e7a4:	stur	w8, [x29, #-228]
  42e7a8:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42e7ac:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42e7b0:	stur	x0, [x29, #-144]
  42e7b4:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42e7b8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42e7bc:	stur	x0, [x29, #-152]
  42e7c0:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42e7c4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42e7c8:	stur	x0, [x29, #-176]
  42e7cc:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42e7d0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42e7d4:	mov	w8, wzr
  42e7d8:	mov	w1, w8
  42e7dc:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  42e7e0:	stur	x0, [x29, #-24]
  42e7e4:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42e7e8:	stur	wzr, [x29, #-228]
  42e7ec:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42e7f0:	mov	w8, #0x1                   	// #1
  42e7f4:	stur	w8, [x29, #-232]
  42e7f8:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42e7fc:	mov	w8, #0x1                   	// #1
  42e800:	stur	w8, [x29, #-212]
  42e804:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42e808:	mov	w8, #0x1                   	// #1
  42e80c:	str	w8, [sp, #712]
  42e810:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42e814:	stur	wzr, [x29, #-224]
  42e818:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42e81c:	mov	w8, #0x1                   	// #1
  42e820:	stur	w8, [x29, #-224]
  42e824:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42e828:	mov	w8, #0x1                   	// #1
  42e82c:	stur	w8, [x29, #-216]
  42e830:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42e834:	mov	w8, #0x2                   	// #2
  42e838:	stur	w8, [x29, #-232]
  42e83c:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42e840:	mov	w8, #0x1                   	// #1
  42e844:	stur	w8, [x29, #-220]
  42e848:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42e84c:	mov	w8, #0x1                   	// #1
  42e850:	stur	w8, [x29, #-244]
  42e854:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42e858:	mov	w8, #0x1                   	// #1
  42e85c:	str	w8, [sp, #580]
  42e860:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42e864:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42e868:	stur	x0, [x29, #-136]
  42e86c:	ldur	x0, [x29, #-136]
  42e870:	bl	41e3c0 <strlen@plt>
  42e874:	subs	w8, w0, #0x1
  42e878:	stur	w8, [x29, #-236]
  42e87c:	ldur	w8, [x29, #-236]
  42e880:	mov	w9, #0x0                   	// #0
  42e884:	cmp	w8, #0x1
  42e888:	str	w9, [sp, #184]
  42e88c:	b.lt	42e8a8 <ASN1_generate_nconf@plt+0xffa8>  // b.tstop
  42e890:	ldur	x8, [x29, #-136]
  42e894:	ldursw	x9, [x29, #-236]
  42e898:	ldrb	w10, [x8, x9]
  42e89c:	cmp	w10, #0x6b
  42e8a0:	cset	w10, eq  // eq = none
  42e8a4:	str	w10, [sp, #184]
  42e8a8:	ldr	w8, [sp, #184]
  42e8ac:	and	w8, w8, #0x1
  42e8b0:	stur	w8, [x29, #-240]
  42e8b4:	ldur	w8, [x29, #-240]
  42e8b8:	cbz	w8, 42e8d0 <ASN1_generate_nconf@plt+0xffd0>
  42e8bc:	ldur	x8, [x29, #-136]
  42e8c0:	ldursw	x9, [x29, #-236]
  42e8c4:	add	x8, x8, x9
  42e8c8:	mov	w10, #0x0                   	// #0
  42e8cc:	strb	w10, [x8]
  42e8d0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42e8d4:	add	x1, sp, #0x258
  42e8d8:	bl	471534 <ASN1_generate_nconf@plt+0x52c34>
  42e8dc:	cbz	w0, 42e908 <ASN1_generate_nconf@plt+0x10008>
  42e8e0:	ldr	x8, [sp, #600]
  42e8e4:	cmp	x8, #0x0
  42e8e8:	cset	w9, lt  // lt = tstop
  42e8ec:	tbnz	w9, #0, 42e908 <ASN1_generate_nconf@plt+0x10008>
  42e8f0:	ldur	w8, [x29, #-240]
  42e8f4:	cbz	w8, 42e90c <ASN1_generate_nconf@plt+0x1000c>
  42e8f8:	ldr	x8, [sp, #600]
  42e8fc:	mov	x9, #0x1fffffffffffff      	// #9007199254740991
  42e900:	cmp	x8, x9
  42e904:	b.lt	42e90c <ASN1_generate_nconf@plt+0x1000c>  // b.tstop
  42e908:	b	42e71c <ASN1_generate_nconf@plt+0xfe1c>
  42e90c:	ldur	w8, [x29, #-240]
  42e910:	cbz	w8, 42e924 <ASN1_generate_nconf@plt+0x10024>
  42e914:	ldr	x8, [sp, #600]
  42e918:	mov	x9, #0x400                 	// #1024
  42e91c:	mul	x8, x8, x9
  42e920:	str	x8, [sp, #600]
  42e924:	ldr	x8, [sp, #600]
  42e928:	stur	w8, [x29, #-208]
  42e92c:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42e930:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42e934:	stur	x0, [x29, #-168]
  42e938:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42e93c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42e940:	mov	w1, #0x72                  	// #114
  42e944:	mov	w2, #0x8001                	// #32769
  42e948:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  42e94c:	stur	x0, [x29, #-32]
  42e950:	ldur	x8, [x29, #-32]
  42e954:	cbnz	x8, 42e95c <ASN1_generate_nconf@plt+0x1005c>
  42e958:	b	42e71c <ASN1_generate_nconf@plt+0xfe1c>
  42e95c:	ldur	x0, [x29, #-32]
  42e960:	ldr	x1, [sp, #208]
  42e964:	mov	w2, #0x80                  	// #128
  42e968:	bl	41b0c0 <BIO_gets@plt>
  42e96c:	stur	w0, [x29, #-236]
  42e970:	ldur	x0, [x29, #-32]
  42e974:	bl	41de90 <BIO_free@plt>
  42e978:	mov	x8, xzr
  42e97c:	stur	x8, [x29, #-32]
  42e980:	ldur	w9, [x29, #-236]
  42e984:	cmp	w9, #0x0
  42e988:	cset	w9, gt
  42e98c:	tbnz	w9, #0, 42e9cc <ASN1_generate_nconf@plt+0x100cc>
  42e990:	ldr	x8, [sp, #240]
  42e994:	ldr	x0, [x8]
  42e998:	ldur	x2, [x29, #-160]
  42e99c:	str	x0, [sp, #176]
  42e9a0:	str	x2, [sp, #168]
  42e9a4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42e9a8:	ldr	x8, [sp, #176]
  42e9ac:	str	x0, [sp, #160]
  42e9b0:	mov	x0, x8
  42e9b4:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42e9b8:	add	x1, x1, #0x7da
  42e9bc:	ldr	x2, [sp, #168]
  42e9c0:	ldr	x3, [sp, #160]
  42e9c4:	bl	4196e0 <BIO_printf@plt>
  42e9c8:	b	42e71c <ASN1_generate_nconf@plt+0xfe1c>
  42e9cc:	ldur	w8, [x29, #-236]
  42e9d0:	subs	w8, w8, #0x1
  42e9d4:	stur	w8, [x29, #-236]
  42e9d8:	cmp	w8, #0x0
  42e9dc:	cset	w8, le
  42e9e0:	mov	w9, #0x0                   	// #0
  42e9e4:	str	w9, [sp, #156]
  42e9e8:	tbnz	w8, #0, 42ea28 <ASN1_generate_nconf@plt+0x10128>
  42e9ec:	ldursw	x8, [x29, #-236]
  42e9f0:	ldr	x9, [sp, #208]
  42e9f4:	ldrb	w10, [x9, x8]
  42e9f8:	mov	w11, #0x1                   	// #1
  42e9fc:	cmp	w10, #0xd
  42ea00:	str	w11, [sp, #152]
  42ea04:	b.eq	42ea20 <ASN1_generate_nconf@plt+0x10120>  // b.none
  42ea08:	ldursw	x8, [x29, #-236]
  42ea0c:	ldr	x9, [sp, #208]
  42ea10:	ldrb	w10, [x9, x8]
  42ea14:	cmp	w10, #0xa
  42ea18:	cset	w10, eq  // eq = none
  42ea1c:	str	w10, [sp, #152]
  42ea20:	ldr	w8, [sp, #152]
  42ea24:	str	w8, [sp, #156]
  42ea28:	ldr	w8, [sp, #156]
  42ea2c:	tbnz	w8, #0, 42ea34 <ASN1_generate_nconf@plt+0x10134>
  42ea30:	b	42ea4c <ASN1_generate_nconf@plt+0x1014c>
  42ea34:	ldursw	x8, [x29, #-236]
  42ea38:	ldr	x9, [sp, #208]
  42ea3c:	add	x8, x9, x8
  42ea40:	mov	w10, #0x0                   	// #0
  42ea44:	strb	w10, [x8]
  42ea48:	b	42e9cc <ASN1_generate_nconf@plt+0x100cc>
  42ea4c:	ldur	w8, [x29, #-236]
  42ea50:	cmp	w8, #0x0
  42ea54:	cset	w8, gt
  42ea58:	tbnz	w8, #0, 42ea78 <ASN1_generate_nconf@plt+0x10178>
  42ea5c:	ldr	x8, [sp, #240]
  42ea60:	ldr	x0, [x8]
  42ea64:	ldur	x2, [x29, #-160]
  42ea68:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42ea6c:	add	x1, x1, #0x7f5
  42ea70:	bl	4196e0 <BIO_printf@plt>
  42ea74:	b	42e71c <ASN1_generate_nconf@plt+0xfe1c>
  42ea78:	ldr	x8, [sp, #208]
  42ea7c:	stur	x8, [x29, #-168]
  42ea80:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42ea84:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42ea88:	stur	x0, [x29, #-112]
  42ea8c:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42ea90:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42ea94:	stur	x0, [x29, #-128]
  42ea98:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42ea9c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42eaa0:	stur	x0, [x29, #-120]
  42eaa4:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42eaa8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42eaac:	sub	x1, x29, #0x68
  42eab0:	bl	471348 <ASN1_generate_nconf@plt+0x52a48>
  42eab4:	cbnz	w0, 42eabc <ASN1_generate_nconf@plt+0x101bc>
  42eab8:	b	42e71c <ASN1_generate_nconf@plt+0xfe1c>
  42eabc:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42eac0:	bl	472534 <ASN1_generate_nconf@plt+0x53c34>
  42eac4:	sub	x1, x29, #0x60
  42eac8:	bl	4712d4 <ASN1_generate_nconf@plt+0x529d4>
  42eacc:	cbnz	w0, 42ead4 <ASN1_generate_nconf@plt+0x101d4>
  42ead0:	b	42e71c <ASN1_generate_nconf@plt+0xfe1c>
  42ead4:	ldur	x8, [x29, #-96]
  42ead8:	stur	x8, [x29, #-88]
  42eadc:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42eae0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42eae4:	add	x1, sp, #0x260
  42eae8:	bl	4714a0 <ASN1_generate_nconf@plt+0x52ba0>
  42eaec:	cbnz	w0, 42eaf4 <ASN1_generate_nconf@plt+0x101f4>
  42eaf0:	b	42e71c <ASN1_generate_nconf@plt+0xfe1c>
  42eaf4:	mov	w8, #0x1                   	// #1
  42eaf8:	str	w8, [sp, #612]
  42eafc:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42eb00:	mov	w8, #0x1                   	// #1
  42eb04:	str	w8, [sp, #612]
  42eb08:	ldr	w8, [sp, #608]
  42eb0c:	cbnz	w8, 42eb18 <ASN1_generate_nconf@plt+0x10218>
  42eb10:	mov	w8, #0x2710                	// #10000
  42eb14:	str	w8, [sp, #608]
  42eb18:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42eb1c:	mov	x8, xzr
  42eb20:	stur	x8, [x29, #-88]
  42eb24:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42eb28:	b	42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42eb2c:	ldur	w0, [x29, #-204]
  42eb30:	bl	46a49c <ASN1_generate_nconf@plt+0x4bb9c>
  42eb34:	cbnz	w0, 42eb3c <ASN1_generate_nconf@plt+0x1023c>
  42eb38:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42eb3c:	b	42e4f4 <ASN1_generate_nconf@plt+0xfbf4>
  42eb40:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  42eb44:	cbz	w0, 42eb60 <ASN1_generate_nconf@plt+0x10260>
  42eb48:	ldr	x8, [sp, #240]
  42eb4c:	ldr	x0, [x8]
  42eb50:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42eb54:	add	x1, x1, #0x80f
  42eb58:	bl	4196e0 <BIO_printf@plt>
  42eb5c:	b	42e71c <ASN1_generate_nconf@plt+0xfe1c>
  42eb60:	ldur	x8, [x29, #-88]
  42eb64:	cbz	x8, 42eb94 <ASN1_generate_nconf@plt+0x10294>
  42eb68:	ldur	x0, [x29, #-88]
  42eb6c:	bl	419df0 <EVP_CIPHER_flags@plt>
  42eb70:	and	x8, x0, #0x200000
  42eb74:	cbz	x8, 42eb94 <ASN1_generate_nconf@plt+0x10294>
  42eb78:	ldr	x8, [sp, #240]
  42eb7c:	ldr	x0, [x8]
  42eb80:	ldur	x2, [x29, #-160]
  42eb84:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42eb88:	add	x1, x1, #0x827
  42eb8c:	bl	4196e0 <BIO_printf@plt>
  42eb90:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42eb94:	ldur	x8, [x29, #-88]
  42eb98:	cbz	x8, 42ebdc <ASN1_generate_nconf@plt+0x102dc>
  42eb9c:	ldur	x0, [x29, #-88]
  42eba0:	bl	419df0 <EVP_CIPHER_flags@plt>
  42eba4:	mov	x8, #0x7                   	// #7
  42eba8:	movk	x8, #0xf, lsl #16
  42ebac:	and	x8, x0, x8
  42ebb0:	mov	x9, #0x1                   	// #1
  42ebb4:	movk	x9, #0x1, lsl #16
  42ebb8:	cmp	x8, x9
  42ebbc:	b.ne	42ebdc <ASN1_generate_nconf@plt+0x102dc>  // b.any
  42ebc0:	ldr	x8, [sp, #240]
  42ebc4:	ldr	x0, [x8]
  42ebc8:	ldur	x2, [x29, #-160]
  42ebcc:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42ebd0:	add	x1, x1, #0x847
  42ebd4:	bl	4196e0 <BIO_printf@plt>
  42ebd8:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42ebdc:	ldur	x8, [x29, #-104]
  42ebe0:	cbnz	x8, 42ebec <ASN1_generate_nconf@plt+0x102ec>
  42ebe4:	bl	41dfd0 <EVP_sha256@plt>
  42ebe8:	stur	x0, [x29, #-104]
  42ebec:	ldr	w8, [sp, #608]
  42ebf0:	cbnz	w8, 42ebfc <ASN1_generate_nconf@plt+0x102fc>
  42ebf4:	mov	w8, #0x1                   	// #1
  42ebf8:	str	w8, [sp, #608]
  42ebfc:	ldur	w8, [x29, #-244]
  42ec00:	cbz	w8, 42ec18 <ASN1_generate_nconf@plt+0x10318>
  42ec04:	ldur	w8, [x29, #-208]
  42ec08:	cmp	w8, #0x50
  42ec0c:	b.ge	42ec18 <ASN1_generate_nconf@plt+0x10318>  // b.tcont
  42ec10:	mov	w8, #0x50                  	// #80
  42ec14:	stur	w8, [x29, #-208]
  42ec18:	ldur	w8, [x29, #-212]
  42ec1c:	cbz	w8, 42ec38 <ASN1_generate_nconf@plt+0x10338>
  42ec20:	ldr	x8, [sp, #240]
  42ec24:	ldr	x0, [x8]
  42ec28:	ldur	w2, [x29, #-208]
  42ec2c:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42ec30:	add	x1, x1, #0x865
  42ec34:	bl	4196e0 <BIO_printf@plt>
  42ec38:	ldr	w8, [sp, #580]
  42ec3c:	cbnz	w8, 42ec64 <ASN1_generate_nconf@plt+0x10364>
  42ec40:	ldur	w8, [x29, #-244]
  42ec44:	cbz	w8, 42ec64 <ASN1_generate_nconf@plt+0x10364>
  42ec48:	ldur	w8, [x29, #-228]
  42ec4c:	cbz	w8, 42ec5c <ASN1_generate_nconf@plt+0x1035c>
  42ec50:	mov	w8, #0x8003                	// #32771
  42ec54:	stur	w8, [x29, #-252]
  42ec58:	b	42ec64 <ASN1_generate_nconf@plt+0x10364>
  42ec5c:	mov	w8, #0x8003                	// #32771
  42ec60:	stur	w8, [x29, #-248]
  42ec64:	mov	w0, #0x200                 	// #512
  42ec68:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42ec6c:	add	x1, x1, #0x871
  42ec70:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  42ec74:	stur	x0, [x29, #-192]
  42ec78:	ldur	w8, [x29, #-208]
  42ec7c:	mov	w9, #0x2                   	// #2
  42ec80:	add	w8, w8, #0x2
  42ec84:	mov	w10, #0x3                   	// #3
  42ec88:	sdiv	w8, w8, w10
  42ec8c:	mov	w10, #0x4                   	// #4
  42ec90:	mul	w8, w8, w10
  42ec94:	ldur	w10, [x29, #-208]
  42ec98:	mov	w11, #0x30                  	// #48
  42ec9c:	sdiv	w10, w10, w11
  42eca0:	add	w10, w10, #0x1
  42eca4:	mul	w9, w10, w9
  42eca8:	add	w8, w8, w9
  42ecac:	add	w0, w8, #0x50
  42ecb0:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42ecb4:	add	x1, x1, #0x878
  42ecb8:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  42ecbc:	str	x0, [sp, #624]
  42ecc0:	ldur	x12, [x29, #-144]
  42ecc4:	cbnz	x12, 42ecd8 <ASN1_generate_nconf@plt+0x103d8>
  42ecc8:	ldur	w0, [x29, #-248]
  42eccc:	bl	46c168 <ASN1_generate_nconf@plt+0x4d868>
  42ecd0:	stur	x0, [x29, #-32]
  42ecd4:	b	42ecec <ASN1_generate_nconf@plt+0x103ec>
  42ecd8:	ldur	x0, [x29, #-144]
  42ecdc:	ldur	w2, [x29, #-248]
  42ece0:	mov	w1, #0x72                  	// #114
  42ece4:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  42ece8:	stur	x0, [x29, #-32]
  42ecec:	ldur	x8, [x29, #-32]
  42ecf0:	cbnz	x8, 42ecf8 <ASN1_generate_nconf@plt+0x103f8>
  42ecf4:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42ecf8:	ldur	x8, [x29, #-168]
  42ecfc:	cbnz	x8, 42ed44 <ASN1_generate_nconf@plt+0x10444>
  42ed00:	ldur	x8, [x29, #-176]
  42ed04:	cbz	x8, 42ed44 <ASN1_generate_nconf@plt+0x10444>
  42ed08:	ldur	x0, [x29, #-176]
  42ed0c:	mov	x8, xzr
  42ed10:	mov	x1, x8
  42ed14:	sub	x2, x29, #0xb8
  42ed18:	mov	x3, x8
  42ed1c:	bl	46b49c <ASN1_generate_nconf@plt+0x4cb9c>
  42ed20:	cbnz	w0, 42ed3c <ASN1_generate_nconf@plt+0x1043c>
  42ed24:	ldr	x8, [sp, #240]
  42ed28:	ldr	x0, [x8]
  42ed2c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  42ed30:	add	x1, x1, #0x395
  42ed34:	bl	4196e0 <BIO_printf@plt>
  42ed38:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42ed3c:	ldur	x8, [x29, #-184]
  42ed40:	stur	x8, [x29, #-168]
  42ed44:	ldur	x8, [x29, #-168]
  42ed48:	cbnz	x8, 42ee28 <ASN1_generate_nconf@plt+0x10528>
  42ed4c:	ldur	x8, [x29, #-88]
  42ed50:	cbz	x8, 42ee28 <ASN1_generate_nconf@plt+0x10528>
  42ed54:	ldur	x8, [x29, #-112]
  42ed58:	cbnz	x8, 42ee28 <ASN1_generate_nconf@plt+0x10528>
  42ed5c:	ldur	x0, [x29, #-88]
  42ed60:	bl	41df20 <EVP_CIPHER_nid@plt>
  42ed64:	bl	41a1d0 <OBJ_nid2ln@plt>
  42ed68:	ldur	w8, [x29, #-228]
  42ed6c:	adrp	x9, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  42ed70:	add	x9, x9, #0x6e9
  42ed74:	adrp	x10, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42ed78:	add	x10, x10, #0x899
  42ed7c:	cmp	w8, #0x0
  42ed80:	csel	x4, x10, x9, ne  // ne = any
  42ed84:	add	x9, sp, #0x170
  42ed88:	str	x0, [sp, #144]
  42ed8c:	mov	x0, x9
  42ed90:	mov	x1, #0xc8                  	// #200
  42ed94:	adrp	x2, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42ed98:	add	x2, x2, #0x883
  42ed9c:	ldr	x3, [sp, #144]
  42eda0:	str	x9, [sp, #136]
  42eda4:	bl	41d170 <BIO_snprintf@plt>
  42eda8:	ldur	x9, [x29, #-192]
  42edac:	mov	w8, #0x0                   	// #0
  42edb0:	strb	w8, [x9]
  42edb4:	ldur	x9, [x29, #-192]
  42edb8:	ldur	w3, [x29, #-228]
  42edbc:	mov	x0, x9
  42edc0:	mov	w1, #0x200                 	// #512
  42edc4:	ldr	x2, [sp, #136]
  42edc8:	bl	41a5f0 <EVP_read_pw_string@plt>
  42edcc:	stur	w0, [x29, #-236]
  42edd0:	ldur	w8, [x29, #-236]
  42edd4:	cbnz	w8, 42edfc <ASN1_generate_nconf@plt+0x104fc>
  42edd8:	ldur	x8, [x29, #-192]
  42eddc:	ldrb	w9, [x8]
  42ede0:	cbnz	w9, 42edf0 <ASN1_generate_nconf@plt+0x104f0>
  42ede4:	mov	w8, #0x1                   	// #1
  42ede8:	stur	w8, [x29, #-256]
  42edec:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42edf0:	ldur	x8, [x29, #-192]
  42edf4:	stur	x8, [x29, #-168]
  42edf8:	b	42ee28 <ASN1_generate_nconf@plt+0x10528>
  42edfc:	ldur	w8, [x29, #-236]
  42ee00:	cmp	w8, #0x0
  42ee04:	cset	w8, ge  // ge = tcont
  42ee08:	tbnz	w8, #0, 42ee24 <ASN1_generate_nconf@plt+0x10524>
  42ee0c:	ldr	x8, [sp, #240]
  42ee10:	ldr	x0, [x8]
  42ee14:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42ee18:	add	x1, x1, #0x8a4
  42ee1c:	bl	4196e0 <BIO_printf@plt>
  42ee20:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42ee24:	b	42ed5c <ASN1_generate_nconf@plt+0x1045c>
  42ee28:	ldur	x0, [x29, #-152]
  42ee2c:	ldur	w2, [x29, #-252]
  42ee30:	mov	w1, #0x77                  	// #119
  42ee34:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  42ee38:	stur	x0, [x29, #-40]
  42ee3c:	ldur	x8, [x29, #-40]
  42ee40:	cbnz	x8, 42ee48 <ASN1_generate_nconf@plt+0x10548>
  42ee44:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42ee48:	ldur	w8, [x29, #-216]
  42ee4c:	cbz	w8, 42ee88 <ASN1_generate_nconf@plt+0x10588>
  42ee50:	ldur	x0, [x29, #-32]
  42ee54:	ldr	x1, [sp, #232]
  42ee58:	bl	41aa70 <BIO_set_callback@plt>
  42ee5c:	ldur	x0, [x29, #-40]
  42ee60:	ldr	x1, [sp, #232]
  42ee64:	bl	41aa70 <BIO_set_callback@plt>
  42ee68:	ldur	x0, [x29, #-32]
  42ee6c:	ldr	x8, [sp, #240]
  42ee70:	ldr	x1, [x8]
  42ee74:	bl	41d000 <BIO_set_callback_arg@plt>
  42ee78:	ldur	x0, [x29, #-40]
  42ee7c:	ldr	x8, [sp, #240]
  42ee80:	ldr	x1, [x8]
  42ee84:	bl	41d000 <BIO_set_callback_arg@plt>
  42ee88:	ldur	x8, [x29, #-32]
  42ee8c:	stur	x8, [x29, #-64]
  42ee90:	ldur	x8, [x29, #-40]
  42ee94:	stur	x8, [x29, #-72]
  42ee98:	ldr	w9, [sp, #580]
  42ee9c:	cbz	w9, 42ef04 <ASN1_generate_nconf@plt+0x10604>
  42eea0:	bl	41dda0 <BIO_f_zlib@plt>
  42eea4:	bl	41b5c0 <BIO_new@plt>
  42eea8:	str	x0, [sp, #568]
  42eeac:	cbnz	x0, 42eeb4 <ASN1_generate_nconf@plt+0x105b4>
  42eeb0:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42eeb4:	ldur	w8, [x29, #-216]
  42eeb8:	cbz	w8, 42eed8 <ASN1_generate_nconf@plt+0x105d8>
  42eebc:	ldr	x0, [sp, #568]
  42eec0:	ldr	x1, [sp, #232]
  42eec4:	bl	41aa70 <BIO_set_callback@plt>
  42eec8:	ldr	x0, [sp, #568]
  42eecc:	ldr	x8, [sp, #240]
  42eed0:	ldr	x1, [x8]
  42eed4:	bl	41d000 <BIO_set_callback_arg@plt>
  42eed8:	ldur	w8, [x29, #-228]
  42eedc:	cbz	w8, 42eef4 <ASN1_generate_nconf@plt+0x105f4>
  42eee0:	ldr	x0, [sp, #568]
  42eee4:	ldur	x1, [x29, #-72]
  42eee8:	bl	41aa90 <BIO_push@plt>
  42eeec:	stur	x0, [x29, #-72]
  42eef0:	b	42ef04 <ASN1_generate_nconf@plt+0x10604>
  42eef4:	ldr	x0, [sp, #568]
  42eef8:	ldur	x1, [x29, #-64]
  42eefc:	bl	41aa90 <BIO_push@plt>
  42ef00:	stur	x0, [x29, #-64]
  42ef04:	ldur	w8, [x29, #-244]
  42ef08:	cbz	w8, 42ef84 <ASN1_generate_nconf@plt+0x10684>
  42ef0c:	bl	41c400 <BIO_f_base64@plt>
  42ef10:	bl	41b5c0 <BIO_new@plt>
  42ef14:	stur	x0, [x29, #-48]
  42ef18:	cbnz	x0, 42ef20 <ASN1_generate_nconf@plt+0x10620>
  42ef1c:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42ef20:	ldur	w8, [x29, #-216]
  42ef24:	cbz	w8, 42ef44 <ASN1_generate_nconf@plt+0x10644>
  42ef28:	ldur	x0, [x29, #-48]
  42ef2c:	ldr	x1, [sp, #232]
  42ef30:	bl	41aa70 <BIO_set_callback@plt>
  42ef34:	ldur	x0, [x29, #-48]
  42ef38:	ldr	x8, [sp, #240]
  42ef3c:	ldr	x1, [x8]
  42ef40:	bl	41d000 <BIO_set_callback_arg@plt>
  42ef44:	ldur	w8, [x29, #-220]
  42ef48:	cbz	w8, 42ef58 <ASN1_generate_nconf@plt+0x10658>
  42ef4c:	ldur	x0, [x29, #-48]
  42ef50:	mov	w1, #0x100                 	// #256
  42ef54:	bl	41d3c0 <BIO_set_flags@plt>
  42ef58:	ldur	w8, [x29, #-228]
  42ef5c:	cbz	w8, 42ef74 <ASN1_generate_nconf@plt+0x10674>
  42ef60:	ldur	x0, [x29, #-48]
  42ef64:	ldur	x1, [x29, #-72]
  42ef68:	bl	41aa90 <BIO_push@plt>
  42ef6c:	stur	x0, [x29, #-72]
  42ef70:	b	42ef84 <ASN1_generate_nconf@plt+0x10684>
  42ef74:	ldur	x0, [x29, #-48]
  42ef78:	ldur	x1, [x29, #-64]
  42ef7c:	bl	41aa90 <BIO_push@plt>
  42ef80:	stur	x0, [x29, #-64]
  42ef84:	ldur	x8, [x29, #-88]
  42ef88:	cbz	x8, 42f5f4 <ASN1_generate_nconf@plt+0x10cf4>
  42ef8c:	ldur	x8, [x29, #-168]
  42ef90:	cbz	x8, 42f250 <ASN1_generate_nconf@plt+0x10950>
  42ef94:	ldur	x0, [x29, #-168]
  42ef98:	bl	41e3c0 <strlen@plt>
  42ef9c:	str	x0, [sp, #352]
  42efa0:	ldur	w8, [x29, #-224]
  42efa4:	cbz	w8, 42efb4 <ASN1_generate_nconf@plt+0x106b4>
  42efa8:	mov	x8, xzr
  42efac:	str	x8, [sp, #360]
  42efb0:	b	42f10c <ASN1_generate_nconf@plt+0x1080c>
  42efb4:	ldur	w8, [x29, #-228]
  42efb8:	cbz	w8, 42f07c <ASN1_generate_nconf@plt+0x1077c>
  42efbc:	ldur	x8, [x29, #-128]
  42efc0:	cbz	x8, 42eff4 <ASN1_generate_nconf@plt+0x106f4>
  42efc4:	ldur	x0, [x29, #-128]
  42efc8:	add	x1, sp, #0x268
  42efcc:	mov	w2, #0x8                   	// #8
  42efd0:	bl	42f900 <ASN1_generate_nconf@plt+0x11000>
  42efd4:	cbnz	w0, 42eff0 <ASN1_generate_nconf@plt+0x106f0>
  42efd8:	ldr	x8, [sp, #240]
  42efdc:	ldr	x0, [x8]
  42efe0:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42efe4:	add	x1, x1, #0x8b7
  42efe8:	bl	4196e0 <BIO_printf@plt>
  42efec:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42eff0:	b	42f010 <ASN1_generate_nconf@plt+0x10710>
  42eff4:	add	x0, sp, #0x268
  42eff8:	mov	w1, #0x8                   	// #8
  42effc:	bl	41d740 <RAND_bytes@plt>
  42f000:	cmp	w0, #0x0
  42f004:	cset	w8, gt
  42f008:	tbnz	w8, #0, 42f010 <ASN1_generate_nconf@plt+0x10710>
  42f00c:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42f010:	ldur	w8, [x29, #-232]
  42f014:	cmp	w8, #0x2
  42f018:	b.eq	42f078 <ASN1_generate_nconf@plt+0x10778>  // b.none
  42f01c:	ldur	x0, [x29, #-72]
  42f020:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42f024:	add	x1, x1, #0xe00
  42f028:	mov	w2, #0x8                   	// #8
  42f02c:	bl	41cb40 <BIO_write@plt>
  42f030:	mov	w1, w0
  42f034:	sxtw	x8, w1
  42f038:	cmp	x8, #0x8
  42f03c:	b.ne	42f060 <ASN1_generate_nconf@plt+0x10760>  // b.any
  42f040:	ldur	x0, [x29, #-72]
  42f044:	add	x1, sp, #0x268
  42f048:	mov	w2, #0x8                   	// #8
  42f04c:	bl	41cb40 <BIO_write@plt>
  42f050:	mov	w1, w0
  42f054:	sxtw	x8, w1
  42f058:	cmp	x8, #0x8
  42f05c:	b.eq	42f078 <ASN1_generate_nconf@plt+0x10778>  // b.none
  42f060:	ldr	x8, [sp, #240]
  42f064:	ldr	x0, [x8]
  42f068:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42f06c:	add	x1, x1, #0x8cf
  42f070:	bl	4196e0 <BIO_printf@plt>
  42f074:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42f078:	b	42f104 <ASN1_generate_nconf@plt+0x10804>
  42f07c:	ldur	x0, [x29, #-64]
  42f080:	sub	x1, x29, #0xc8
  42f084:	mov	w2, #0x8                   	// #8
  42f088:	bl	41ceb0 <BIO_read@plt>
  42f08c:	mov	w1, w0
  42f090:	sxtw	x8, w1
  42f094:	cmp	x8, #0x8
  42f098:	b.ne	42f0bc <ASN1_generate_nconf@plt+0x107bc>  // b.any
  42f09c:	ldur	x0, [x29, #-64]
  42f0a0:	add	x1, sp, #0x268
  42f0a4:	mov	w2, #0x8                   	// #8
  42f0a8:	bl	41ceb0 <BIO_read@plt>
  42f0ac:	mov	w1, w0
  42f0b0:	sxtw	x8, w1
  42f0b4:	cmp	x8, #0x8
  42f0b8:	b.eq	42f0d4 <ASN1_generate_nconf@plt+0x107d4>  // b.none
  42f0bc:	ldr	x8, [sp, #240]
  42f0c0:	ldr	x0, [x8]
  42f0c4:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42f0c8:	add	x1, x1, #0x8ea
  42f0cc:	bl	4196e0 <BIO_printf@plt>
  42f0d0:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42f0d4:	sub	x0, x29, #0xc8
  42f0d8:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42f0dc:	add	x1, x1, #0xe00
  42f0e0:	mov	x2, #0x8                   	// #8
  42f0e4:	bl	41c840 <memcmp@plt>
  42f0e8:	cbz	w0, 42f104 <ASN1_generate_nconf@plt+0x10804>
  42f0ec:	ldr	x8, [sp, #240]
  42f0f0:	ldr	x0, [x8]
  42f0f4:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42f0f8:	add	x1, x1, #0x904
  42f0fc:	bl	4196e0 <BIO_printf@plt>
  42f100:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42f104:	add	x8, sp, #0x268
  42f108:	str	x8, [sp, #360]
  42f10c:	ldr	w8, [sp, #612]
  42f110:	cmp	w8, #0x1
  42f114:	b.ne	42f1c8 <ASN1_generate_nconf@plt+0x108c8>  // b.any
  42f118:	ldur	x0, [x29, #-88]
  42f11c:	bl	41a550 <EVP_CIPHER_key_length@plt>
  42f120:	str	w0, [sp, #268]
  42f124:	ldur	x0, [x29, #-88]
  42f128:	bl	41cfd0 <EVP_CIPHER_iv_length@plt>
  42f12c:	str	w0, [sp, #264]
  42f130:	ldr	x8, [sp, #360]
  42f134:	mov	x9, xzr
  42f138:	mov	x10, #0x8                   	// #8
  42f13c:	cmp	x8, #0x0
  42f140:	csel	x8, x10, x9, ne  // ne = any
  42f144:	str	w8, [sp, #260]
  42f148:	ldur	x0, [x29, #-168]
  42f14c:	ldr	x9, [sp, #352]
  42f150:	ldr	x2, [sp, #360]
  42f154:	ldr	w3, [sp, #260]
  42f158:	ldr	w4, [sp, #608]
  42f15c:	ldur	x5, [x29, #-104]
  42f160:	ldr	w8, [sp, #268]
  42f164:	ldr	w11, [sp, #264]
  42f168:	add	w6, w8, w11
  42f16c:	mov	w1, w9
  42f170:	add	x7, sp, #0x110
  42f174:	bl	419660 <PKCS5_PBKDF2_HMAC@plt>
  42f178:	cbnz	w0, 42f194 <ASN1_generate_nconf@plt+0x10894>
  42f17c:	ldr	x8, [sp, #240]
  42f180:	ldr	x0, [x8]
  42f184:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42f188:	add	x1, x1, #0x916
  42f18c:	bl	4196e0 <BIO_printf@plt>
  42f190:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42f194:	ldrsw	x2, [sp, #268]
  42f198:	add	x0, sp, #0x288
  42f19c:	add	x8, sp, #0x110
  42f1a0:	mov	x1, x8
  42f1a4:	str	x8, [sp, #128]
  42f1a8:	bl	41a7b0 <memcpy@plt>
  42f1ac:	ldrsw	x8, [sp, #268]
  42f1b0:	ldr	x9, [sp, #128]
  42f1b4:	add	x1, x9, x8
  42f1b8:	ldrsw	x2, [sp, #264]
  42f1bc:	add	x0, sp, #0x278
  42f1c0:	bl	41a7b0 <memcpy@plt>
  42f1c4:	b	42f224 <ASN1_generate_nconf@plt+0x10924>
  42f1c8:	ldr	x8, [sp, #240]
  42f1cc:	ldr	x0, [x8]
  42f1d0:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42f1d4:	add	x1, x1, #0x930
  42f1d8:	bl	4196e0 <BIO_printf@plt>
  42f1dc:	ldur	x8, [x29, #-88]
  42f1e0:	ldur	x1, [x29, #-104]
  42f1e4:	ldr	x2, [sp, #360]
  42f1e8:	ldur	x3, [x29, #-168]
  42f1ec:	ldr	x9, [sp, #352]
  42f1f0:	mov	x0, x8
  42f1f4:	mov	w4, w9
  42f1f8:	mov	w5, #0x1                   	// #1
  42f1fc:	add	x6, sp, #0x288
  42f200:	add	x7, sp, #0x278
  42f204:	bl	41db60 <EVP_BytesToKey@plt>
  42f208:	cbnz	w0, 42f224 <ASN1_generate_nconf@plt+0x10924>
  42f20c:	ldr	x8, [sp, #240]
  42f210:	ldr	x0, [x8]
  42f214:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42f218:	add	x1, x1, #0x987
  42f21c:	bl	4196e0 <BIO_printf@plt>
  42f220:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42f224:	ldur	x8, [x29, #-168]
  42f228:	ldur	x9, [x29, #-192]
  42f22c:	cmp	x8, x9
  42f230:	b.ne	42f244 <ASN1_generate_nconf@plt+0x10944>  // b.any
  42f234:	ldur	x0, [x29, #-168]
  42f238:	mov	x1, #0x200                 	// #512
  42f23c:	bl	41d420 <OPENSSL_cleanse@plt>
  42f240:	b	42f250 <ASN1_generate_nconf@plt+0x10950>
  42f244:	ldur	x0, [x29, #-168]
  42f248:	ldr	x1, [sp, #352]
  42f24c:	bl	41d420 <OPENSSL_cleanse@plt>
  42f250:	ldur	x8, [x29, #-120]
  42f254:	cbz	x8, 42f2b0 <ASN1_generate_nconf@plt+0x109b0>
  42f258:	ldur	x0, [x29, #-88]
  42f25c:	bl	41cfd0 <EVP_CIPHER_iv_length@plt>
  42f260:	str	w0, [sp, #256]
  42f264:	ldr	w8, [sp, #256]
  42f268:	cbnz	w8, 42f284 <ASN1_generate_nconf@plt+0x10984>
  42f26c:	ldr	x8, [sp, #240]
  42f270:	ldr	x0, [x8]
  42f274:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42f278:	add	x1, x1, #0x99e
  42f27c:	bl	4196e0 <BIO_printf@plt>
  42f280:	b	42f2b0 <ASN1_generate_nconf@plt+0x109b0>
  42f284:	ldur	x0, [x29, #-120]
  42f288:	ldr	w2, [sp, #256]
  42f28c:	add	x1, sp, #0x278
  42f290:	bl	42f900 <ASN1_generate_nconf@plt+0x11000>
  42f294:	cbnz	w0, 42f2b0 <ASN1_generate_nconf@plt+0x109b0>
  42f298:	ldr	x8, [sp, #240]
  42f29c:	ldr	x0, [x8]
  42f2a0:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42f2a4:	add	x1, x1, #0x9c3
  42f2a8:	bl	4196e0 <BIO_printf@plt>
  42f2ac:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42f2b0:	ldur	x8, [x29, #-120]
  42f2b4:	cbnz	x8, 42f2e4 <ASN1_generate_nconf@plt+0x109e4>
  42f2b8:	ldur	x8, [x29, #-168]
  42f2bc:	cbnz	x8, 42f2e4 <ASN1_generate_nconf@plt+0x109e4>
  42f2c0:	ldur	x0, [x29, #-88]
  42f2c4:	bl	41cfd0 <EVP_CIPHER_iv_length@plt>
  42f2c8:	cbz	w0, 42f2e4 <ASN1_generate_nconf@plt+0x109e4>
  42f2cc:	ldr	x8, [sp, #240]
  42f2d0:	ldr	x0, [x8]
  42f2d4:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42f2d8:	add	x1, x1, #0x9d9
  42f2dc:	bl	4196e0 <BIO_printf@plt>
  42f2e0:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42f2e4:	ldur	x8, [x29, #-112]
  42f2e8:	cbz	x8, 42f35c <ASN1_generate_nconf@plt+0x10a5c>
  42f2ec:	ldur	x0, [x29, #-112]
  42f2f0:	ldur	x8, [x29, #-88]
  42f2f4:	str	x0, [sp, #120]
  42f2f8:	mov	x0, x8
  42f2fc:	bl	41a550 <EVP_CIPHER_key_length@plt>
  42f300:	ldr	x8, [sp, #120]
  42f304:	str	w0, [sp, #116]
  42f308:	mov	x0, x8
  42f30c:	add	x1, sp, #0x288
  42f310:	ldr	w2, [sp, #116]
  42f314:	bl	42f900 <ASN1_generate_nconf@plt+0x11000>
  42f318:	cbnz	w0, 42f334 <ASN1_generate_nconf@plt+0x10a34>
  42f31c:	ldr	x8, [sp, #240]
  42f320:	ldr	x0, [x8]
  42f324:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42f328:	add	x1, x1, #0x9e7
  42f32c:	bl	4196e0 <BIO_printf@plt>
  42f330:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42f334:	ldur	x0, [x29, #-112]
  42f338:	ldur	x8, [x29, #-112]
  42f33c:	str	x0, [sp, #104]
  42f340:	mov	x0, x8
  42f344:	bl	41e3c0 <strlen@plt>
  42f348:	ldr	x8, [sp, #104]
  42f34c:	str	x0, [sp, #96]
  42f350:	mov	x0, x8
  42f354:	ldr	x1, [sp, #96]
  42f358:	bl	41d420 <OPENSSL_cleanse@plt>
  42f35c:	bl	41c1c0 <BIO_f_cipher@plt>
  42f360:	bl	41b5c0 <BIO_new@plt>
  42f364:	stur	x0, [x29, #-56]
  42f368:	cbnz	x0, 42f370 <ASN1_generate_nconf@plt+0x10a70>
  42f36c:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42f370:	ldur	x0, [x29, #-56]
  42f374:	mov	w1, #0x81                  	// #129
  42f378:	mov	x8, xzr
  42f37c:	mov	x2, x8
  42f380:	sub	x3, x29, #0x50
  42f384:	str	x8, [sp, #88]
  42f388:	bl	41de30 <BIO_ctrl@plt>
  42f38c:	ldur	x8, [x29, #-80]
  42f390:	ldur	x1, [x29, #-88]
  42f394:	ldur	w5, [x29, #-228]
  42f398:	mov	x0, x8
  42f39c:	ldr	x8, [sp, #88]
  42f3a0:	mov	x2, x8
  42f3a4:	ldr	x8, [sp, #88]
  42f3a8:	mov	x3, x8
  42f3ac:	mov	x4, x8
  42f3b0:	bl	419a40 <EVP_CipherInit_ex@plt>
  42f3b4:	cbnz	w0, 42f404 <ASN1_generate_nconf@plt+0x10b04>
  42f3b8:	ldr	x8, [sp, #240]
  42f3bc:	ldr	x0, [x8]
  42f3c0:	ldur	x9, [x29, #-88]
  42f3c4:	str	x0, [sp, #80]
  42f3c8:	mov	x0, x9
  42f3cc:	bl	41df20 <EVP_CIPHER_nid@plt>
  42f3d0:	bl	41dde0 <OBJ_nid2sn@plt>
  42f3d4:	ldr	x8, [sp, #80]
  42f3d8:	str	x0, [sp, #72]
  42f3dc:	mov	x0, x8
  42f3e0:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42f3e4:	add	x1, x1, #0x9fe
  42f3e8:	ldr	x2, [sp, #72]
  42f3ec:	bl	4196e0 <BIO_printf@plt>
  42f3f0:	ldr	x8, [sp, #240]
  42f3f4:	ldr	x9, [x8]
  42f3f8:	mov	x0, x9
  42f3fc:	bl	41e780 <ERR_print_errors@plt>
  42f400:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42f404:	ldr	w8, [sp, #712]
  42f408:	cbz	w8, 42f41c <ASN1_generate_nconf@plt+0x10b1c>
  42f40c:	ldur	x0, [x29, #-80]
  42f410:	mov	w8, wzr
  42f414:	mov	w1, w8
  42f418:	bl	41dba0 <EVP_CIPHER_CTX_set_padding@plt>
  42f41c:	ldur	x0, [x29, #-80]
  42f420:	ldur	w5, [x29, #-228]
  42f424:	mov	x8, xzr
  42f428:	mov	x1, x8
  42f42c:	mov	x2, x8
  42f430:	add	x3, sp, #0x288
  42f434:	add	x4, sp, #0x278
  42f438:	bl	419a40 <EVP_CipherInit_ex@plt>
  42f43c:	cbnz	w0, 42f48c <ASN1_generate_nconf@plt+0x10b8c>
  42f440:	ldr	x8, [sp, #240]
  42f444:	ldr	x0, [x8]
  42f448:	ldur	x9, [x29, #-88]
  42f44c:	str	x0, [sp, #64]
  42f450:	mov	x0, x9
  42f454:	bl	41df20 <EVP_CIPHER_nid@plt>
  42f458:	bl	41dde0 <OBJ_nid2sn@plt>
  42f45c:	ldr	x8, [sp, #64]
  42f460:	str	x0, [sp, #56]
  42f464:	mov	x0, x8
  42f468:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42f46c:	add	x1, x1, #0x9fe
  42f470:	ldr	x2, [sp, #56]
  42f474:	bl	4196e0 <BIO_printf@plt>
  42f478:	ldr	x8, [sp, #240]
  42f47c:	ldr	x9, [x8]
  42f480:	mov	x0, x9
  42f484:	bl	41e780 <ERR_print_errors@plt>
  42f488:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42f48c:	ldur	w8, [x29, #-216]
  42f490:	cbz	w8, 42f4b0 <ASN1_generate_nconf@plt+0x10bb0>
  42f494:	ldur	x0, [x29, #-56]
  42f498:	ldr	x1, [sp, #232]
  42f49c:	bl	41aa70 <BIO_set_callback@plt>
  42f4a0:	ldur	x0, [x29, #-56]
  42f4a4:	ldr	x8, [sp, #240]
  42f4a8:	ldr	x1, [x8]
  42f4ac:	bl	41d000 <BIO_set_callback_arg@plt>
  42f4b0:	ldur	w8, [x29, #-232]
  42f4b4:	cbz	w8, 42f5f4 <ASN1_generate_nconf@plt+0x10cf4>
  42f4b8:	ldur	w8, [x29, #-224]
  42f4bc:	cbnz	w8, 42f508 <ASN1_generate_nconf@plt+0x10c08>
  42f4c0:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42f4c4:	add	x0, x0, #0xa17
  42f4c8:	bl	41e150 <printf@plt>
  42f4cc:	stur	wzr, [x29, #-236]
  42f4d0:	ldur	w8, [x29, #-236]
  42f4d4:	cmp	w8, #0x8
  42f4d8:	b.ge	42f500 <ASN1_generate_nconf@plt+0x10c00>  // b.tcont
  42f4dc:	ldursw	x8, [x29, #-236]
  42f4e0:	add	x9, sp, #0x268
  42f4e4:	ldrb	w1, [x9, x8]
  42f4e8:	ldr	x0, [sp, #216]
  42f4ec:	bl	41e150 <printf@plt>
  42f4f0:	ldur	w8, [x29, #-236]
  42f4f4:	add	w8, w8, #0x1
  42f4f8:	stur	w8, [x29, #-236]
  42f4fc:	b	42f4d0 <ASN1_generate_nconf@plt+0x10bd0>
  42f500:	ldr	x0, [sp, #224]
  42f504:	bl	41e150 <printf@plt>
  42f508:	ldur	x0, [x29, #-88]
  42f50c:	bl	41a550 <EVP_CIPHER_key_length@plt>
  42f510:	cmp	w0, #0x0
  42f514:	cset	w8, le
  42f518:	tbnz	w8, #0, 42f574 <ASN1_generate_nconf@plt+0x10c74>
  42f51c:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42f520:	add	x0, x0, #0xa1d
  42f524:	bl	41e150 <printf@plt>
  42f528:	stur	wzr, [x29, #-236]
  42f52c:	ldur	w8, [x29, #-236]
  42f530:	ldur	x0, [x29, #-88]
  42f534:	str	w8, [sp, #52]
  42f538:	bl	41a550 <EVP_CIPHER_key_length@plt>
  42f53c:	ldr	w8, [sp, #52]
  42f540:	cmp	w8, w0
  42f544:	b.ge	42f56c <ASN1_generate_nconf@plt+0x10c6c>  // b.tcont
  42f548:	ldursw	x8, [x29, #-236]
  42f54c:	add	x9, sp, #0x288
  42f550:	ldrb	w1, [x9, x8]
  42f554:	ldr	x0, [sp, #216]
  42f558:	bl	41e150 <printf@plt>
  42f55c:	ldur	w8, [x29, #-236]
  42f560:	add	w8, w8, #0x1
  42f564:	stur	w8, [x29, #-236]
  42f568:	b	42f52c <ASN1_generate_nconf@plt+0x10c2c>
  42f56c:	ldr	x0, [sp, #224]
  42f570:	bl	41e150 <printf@plt>
  42f574:	ldur	x0, [x29, #-88]
  42f578:	bl	41cfd0 <EVP_CIPHER_iv_length@plt>
  42f57c:	cmp	w0, #0x0
  42f580:	cset	w8, le
  42f584:	tbnz	w8, #0, 42f5e0 <ASN1_generate_nconf@plt+0x10ce0>
  42f588:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42f58c:	add	x0, x0, #0xa22
  42f590:	bl	41e150 <printf@plt>
  42f594:	stur	wzr, [x29, #-236]
  42f598:	ldur	w8, [x29, #-236]
  42f59c:	ldur	x0, [x29, #-88]
  42f5a0:	str	w8, [sp, #48]
  42f5a4:	bl	41cfd0 <EVP_CIPHER_iv_length@plt>
  42f5a8:	ldr	w8, [sp, #48]
  42f5ac:	cmp	w8, w0
  42f5b0:	b.ge	42f5d8 <ASN1_generate_nconf@plt+0x10cd8>  // b.tcont
  42f5b4:	ldursw	x8, [x29, #-236]
  42f5b8:	add	x9, sp, #0x278
  42f5bc:	ldrb	w1, [x9, x8]
  42f5c0:	ldr	x0, [sp, #216]
  42f5c4:	bl	41e150 <printf@plt>
  42f5c8:	ldur	w8, [x29, #-236]
  42f5cc:	add	w8, w8, #0x1
  42f5d0:	stur	w8, [x29, #-236]
  42f5d4:	b	42f598 <ASN1_generate_nconf@plt+0x10c98>
  42f5d8:	ldr	x0, [sp, #224]
  42f5dc:	bl	41e150 <printf@plt>
  42f5e0:	ldur	w8, [x29, #-232]
  42f5e4:	cmp	w8, #0x2
  42f5e8:	b.ne	42f5f4 <ASN1_generate_nconf@plt+0x10cf4>  // b.any
  42f5ec:	stur	wzr, [x29, #-256]
  42f5f0:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42f5f4:	ldur	x8, [x29, #-56]
  42f5f8:	cbz	x8, 42f60c <ASN1_generate_nconf@plt+0x10d0c>
  42f5fc:	ldur	x0, [x29, #-56]
  42f600:	ldur	x1, [x29, #-72]
  42f604:	bl	41aa90 <BIO_push@plt>
  42f608:	stur	x0, [x29, #-72]
  42f60c:	ldur	x0, [x29, #-64]
  42f610:	mov	w1, #0xa                   	// #10
  42f614:	mov	x8, xzr
  42f618:	mov	x2, x8
  42f61c:	mov	x3, x8
  42f620:	bl	41de30 <BIO_ctrl@plt>
  42f624:	mov	w9, #0x1                   	// #1
  42f628:	str	w9, [sp, #44]
  42f62c:	cbnz	w0, 42f658 <ASN1_generate_nconf@plt+0x10d58>
  42f630:	ldur	x0, [x29, #-64]
  42f634:	mov	w1, #0x2                   	// #2
  42f638:	mov	x8, xzr
  42f63c:	mov	x2, x8
  42f640:	mov	x3, x8
  42f644:	bl	41de30 <BIO_ctrl@plt>
  42f648:	cmp	w0, #0x0
  42f64c:	cset	w9, ne  // ne = any
  42f650:	eor	w9, w9, #0x1
  42f654:	str	w9, [sp, #44]
  42f658:	ldr	w8, [sp, #44]
  42f65c:	tbnz	w8, #0, 42f664 <ASN1_generate_nconf@plt+0x10d64>
  42f660:	b	42f6c4 <ASN1_generate_nconf@plt+0x10dc4>
  42f664:	ldur	x0, [x29, #-64]
  42f668:	ldr	x1, [sp, #624]
  42f66c:	ldur	w2, [x29, #-208]
  42f670:	bl	41ceb0 <BIO_read@plt>
  42f674:	str	w0, [sp, #716]
  42f678:	ldr	w8, [sp, #716]
  42f67c:	cmp	w8, #0x0
  42f680:	cset	w8, gt
  42f684:	tbnz	w8, #0, 42f68c <ASN1_generate_nconf@plt+0x10d8c>
  42f688:	b	42f6c4 <ASN1_generate_nconf@plt+0x10dc4>
  42f68c:	ldur	x0, [x29, #-72]
  42f690:	ldr	x1, [sp, #624]
  42f694:	ldr	w2, [sp, #716]
  42f698:	bl	41cb40 <BIO_write@plt>
  42f69c:	ldr	w8, [sp, #716]
  42f6a0:	cmp	w0, w8
  42f6a4:	b.eq	42f6c0 <ASN1_generate_nconf@plt+0x10dc0>  // b.none
  42f6a8:	ldr	x8, [sp, #240]
  42f6ac:	ldr	x0, [x8]
  42f6b0:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42f6b4:	add	x1, x1, #0x8cf
  42f6b8:	bl	4196e0 <BIO_printf@plt>
  42f6bc:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42f6c0:	b	42f60c <ASN1_generate_nconf@plt+0x10d0c>
  42f6c4:	ldur	x0, [x29, #-72]
  42f6c8:	mov	w1, #0xb                   	// #11
  42f6cc:	mov	x8, xzr
  42f6d0:	mov	x2, x8
  42f6d4:	mov	x3, x8
  42f6d8:	bl	41de30 <BIO_ctrl@plt>
  42f6dc:	cbnz	w0, 42f6f8 <ASN1_generate_nconf@plt+0x10df8>
  42f6e0:	ldr	x8, [sp, #240]
  42f6e4:	ldr	x0, [x8]
  42f6e8:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42f6ec:	add	x1, x1, #0xa27
  42f6f0:	bl	4196e0 <BIO_printf@plt>
  42f6f4:	b	42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42f6f8:	stur	wzr, [x29, #-256]
  42f6fc:	ldur	w8, [x29, #-212]
  42f700:	cbz	w8, 42f76c <ASN1_generate_nconf@plt+0x10e6c>
  42f704:	ldr	x8, [sp, #240]
  42f708:	ldr	x0, [x8]
  42f70c:	ldur	x9, [x29, #-32]
  42f710:	str	x0, [sp, #32]
  42f714:	mov	x0, x9
  42f718:	bl	41c6b0 <BIO_number_read@plt>
  42f71c:	ldr	x8, [sp, #32]
  42f720:	str	x0, [sp, #24]
  42f724:	mov	x0, x8
  42f728:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42f72c:	add	x1, x1, #0xa34
  42f730:	ldr	x2, [sp, #24]
  42f734:	bl	4196e0 <BIO_printf@plt>
  42f738:	ldr	x8, [sp, #240]
  42f73c:	ldr	x9, [x8]
  42f740:	ldur	x10, [x29, #-40]
  42f744:	mov	x0, x10
  42f748:	str	x9, [sp, #16]
  42f74c:	bl	41a230 <BIO_number_written@plt>
  42f750:	ldr	x8, [sp, #16]
  42f754:	str	x0, [sp, #8]
  42f758:	mov	x0, x8
  42f75c:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42f760:	add	x1, x1, #0xa49
  42f764:	ldr	x2, [sp, #8]
  42f768:	bl	4196e0 <BIO_printf@plt>
  42f76c:	ldr	x8, [sp, #240]
  42f770:	ldr	x0, [x8]
  42f774:	bl	41e780 <ERR_print_errors@plt>
  42f778:	ldur	x0, [x29, #-192]
  42f77c:	ldr	x1, [sp, #192]
  42f780:	mov	w2, #0x262                 	// #610
  42f784:	bl	41b180 <CRYPTO_free@plt>
  42f788:	ldr	x0, [sp, #624]
  42f78c:	ldr	x1, [sp, #192]
  42f790:	mov	w2, #0x263                 	// #611
  42f794:	bl	41b180 <CRYPTO_free@plt>
  42f798:	ldur	x0, [x29, #-32]
  42f79c:	bl	41de90 <BIO_free@plt>
  42f7a0:	ldur	x8, [x29, #-40]
  42f7a4:	mov	x0, x8
  42f7a8:	bl	41cde0 <BIO_free_all@plt>
  42f7ac:	ldur	x0, [x29, #-56]
  42f7b0:	bl	41de90 <BIO_free@plt>
  42f7b4:	ldur	x8, [x29, #-48]
  42f7b8:	mov	x0, x8
  42f7bc:	bl	41de90 <BIO_free@plt>
  42f7c0:	ldr	x8, [sp, #568]
  42f7c4:	mov	x0, x8
  42f7c8:	bl	41de90 <BIO_free@plt>
  42f7cc:	ldur	x8, [x29, #-24]
  42f7d0:	mov	x0, x8
  42f7d4:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  42f7d8:	ldur	x0, [x29, #-184]
  42f7dc:	ldr	x1, [sp, #192]
  42f7e0:	mov	w2, #0x26c                 	// #620
  42f7e4:	bl	41b180 <CRYPTO_free@plt>
  42f7e8:	ldur	w0, [x29, #-256]
  42f7ec:	add	sp, sp, #0x3d0
  42f7f0:	ldr	x28, [sp, #16]
  42f7f4:	ldp	x29, x30, [sp], #32
  42f7f8:	ret
  42f7fc:	sub	sp, sp, #0x30
  42f800:	stp	x29, x30, [sp, #32]
  42f804:	add	x29, sp, #0x20
  42f808:	stur	x0, [x29, #-8]
  42f80c:	str	x1, [sp, #16]
  42f810:	ldr	x8, [sp, #16]
  42f814:	str	x8, [sp, #8]
  42f818:	bl	41a870 <__ctype_b_loc@plt>
  42f81c:	ldr	x8, [x0]
  42f820:	ldur	x9, [x29, #-8]
  42f824:	ldr	x9, [x9, #8]
  42f828:	ldrb	w10, [x9]
  42f82c:	ldrh	w10, [x8, w10, sxtw #1]
  42f830:	and	w10, w10, #0x200
  42f834:	cbnz	w10, 42f83c <ASN1_generate_nconf@plt+0x10f3c>
  42f838:	b	42f8f4 <ASN1_generate_nconf@plt+0x10ff4>
  42f83c:	ldur	x8, [x29, #-8]
  42f840:	ldr	x0, [x8, #8]
  42f844:	bl	41ce10 <EVP_get_cipherbyname@plt>
  42f848:	str	x0, [sp]
  42f84c:	ldr	x8, [sp]
  42f850:	cbz	x8, 42f888 <ASN1_generate_nconf@plt+0x10f88>
  42f854:	ldr	x0, [sp]
  42f858:	bl	419df0 <EVP_CIPHER_flags@plt>
  42f85c:	and	x8, x0, #0x200000
  42f860:	cbnz	x8, 42f888 <ASN1_generate_nconf@plt+0x10f88>
  42f864:	ldr	x0, [sp]
  42f868:	bl	419df0 <EVP_CIPHER_flags@plt>
  42f86c:	mov	x8, #0x7                   	// #7
  42f870:	movk	x8, #0xf, lsl #16
  42f874:	and	x8, x0, x8
  42f878:	mov	x9, #0x1                   	// #1
  42f87c:	movk	x9, #0x1, lsl #16
  42f880:	cmp	x8, x9
  42f884:	b.ne	42f88c <ASN1_generate_nconf@plt+0x10f8c>  // b.any
  42f888:	b	42f8f4 <ASN1_generate_nconf@plt+0x10ff4>
  42f88c:	ldr	x8, [sp, #8]
  42f890:	ldr	x0, [x8]
  42f894:	ldur	x8, [x29, #-8]
  42f898:	ldr	x2, [x8, #8]
  42f89c:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42f8a0:	add	x1, x1, #0xa69
  42f8a4:	bl	4196e0 <BIO_printf@plt>
  42f8a8:	ldr	x8, [sp, #8]
  42f8ac:	ldr	w9, [x8, #8]
  42f8b0:	add	w9, w9, #0x1
  42f8b4:	str	w9, [x8, #8]
  42f8b8:	cmp	w9, #0x3
  42f8bc:	b.ne	42f8e0 <ASN1_generate_nconf@plt+0x10fe0>  // b.any
  42f8c0:	ldr	x8, [sp, #8]
  42f8c4:	ldr	x0, [x8]
  42f8c8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  42f8cc:	add	x1, x1, #0xec1
  42f8d0:	bl	4196e0 <BIO_printf@plt>
  42f8d4:	ldr	x8, [sp, #8]
  42f8d8:	str	wzr, [x8, #8]
  42f8dc:	b	42f8f4 <ASN1_generate_nconf@plt+0x10ff4>
  42f8e0:	ldr	x8, [sp, #8]
  42f8e4:	ldr	x0, [x8]
  42f8e8:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  42f8ec:	add	x1, x1, #0xfe5
  42f8f0:	bl	4196e0 <BIO_printf@plt>
  42f8f4:	ldp	x29, x30, [sp, #32]
  42f8f8:	add	sp, sp, #0x30
  42f8fc:	ret
  42f900:	sub	sp, sp, #0x40
  42f904:	stp	x29, x30, [sp, #48]
  42f908:	add	x29, sp, #0x30
  42f90c:	mov	w8, #0x2                   	// #2
  42f910:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  42f914:	add	x9, x9, #0xc0
  42f918:	stur	x0, [x29, #-16]
  42f91c:	str	x1, [sp, #24]
  42f920:	str	w2, [sp, #20]
  42f924:	ldr	w10, [sp, #20]
  42f928:	mul	w8, w10, w8
  42f92c:	str	w8, [sp, #16]
  42f930:	ldur	x0, [x29, #-16]
  42f934:	str	x9, [sp]
  42f938:	bl	41e3c0 <strlen@plt>
  42f93c:	str	w0, [sp, #12]
  42f940:	ldr	w8, [sp, #12]
  42f944:	ldr	w10, [sp, #16]
  42f948:	cmp	w8, w10
  42f94c:	b.le	42f970 <ASN1_generate_nconf@plt+0x11070>
  42f950:	ldr	x8, [sp]
  42f954:	ldr	x0, [x8]
  42f958:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42f95c:	add	x1, x1, #0xa70
  42f960:	bl	4196e0 <BIO_printf@plt>
  42f964:	ldr	w9, [sp, #16]
  42f968:	str	w9, [sp, #12]
  42f96c:	b	42f994 <ASN1_generate_nconf@plt+0x11094>
  42f970:	ldr	w8, [sp, #12]
  42f974:	ldr	w9, [sp, #16]
  42f978:	cmp	w8, w9
  42f97c:	b.ge	42f994 <ASN1_generate_nconf@plt+0x11094>  // b.tcont
  42f980:	ldr	x8, [sp]
  42f984:	ldr	x0, [x8]
  42f988:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42f98c:	add	x1, x1, #0xa99
  42f990:	bl	4196e0 <BIO_printf@plt>
  42f994:	ldr	x0, [sp, #24]
  42f998:	ldrsw	x2, [sp, #20]
  42f99c:	mov	w8, wzr
  42f9a0:	mov	w1, w8
  42f9a4:	bl	41e730 <memset@plt>
  42f9a8:	str	wzr, [sp, #16]
  42f9ac:	ldr	w8, [sp, #16]
  42f9b0:	ldr	w9, [sp, #12]
  42f9b4:	cmp	w8, w9
  42f9b8:	b.ge	42fa84 <ASN1_generate_nconf@plt+0x11184>  // b.tcont
  42f9bc:	ldur	x8, [x29, #-16]
  42f9c0:	add	x9, x8, #0x1
  42f9c4:	stur	x9, [x29, #-16]
  42f9c8:	ldrb	w10, [x8]
  42f9cc:	strb	w10, [sp, #11]
  42f9d0:	bl	41a870 <__ctype_b_loc@plt>
  42f9d4:	ldr	x8, [x0]
  42f9d8:	ldrb	w10, [sp, #11]
  42f9dc:	ldrh	w10, [x8, w10, sxtw #1]
  42f9e0:	and	w10, w10, #0x1000
  42f9e4:	cbnz	w10, 42fa04 <ASN1_generate_nconf@plt+0x11104>
  42f9e8:	ldr	x8, [sp]
  42f9ec:	ldr	x0, [x8]
  42f9f0:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42f9f4:	add	x1, x1, #0xad5
  42f9f8:	bl	4196e0 <BIO_printf@plt>
  42f9fc:	stur	wzr, [x29, #-4]
  42fa00:	b	42fa8c <ASN1_generate_nconf@plt+0x1118c>
  42fa04:	ldrb	w0, [sp, #11]
  42fa08:	bl	41d7b0 <OPENSSL_hexchar2int@plt>
  42fa0c:	strb	w0, [sp, #11]
  42fa10:	ldr	w8, [sp, #16]
  42fa14:	and	w8, w8, #0x1
  42fa18:	cbz	w8, 42fa4c <ASN1_generate_nconf@plt+0x1114c>
  42fa1c:	ldrb	w8, [sp, #11]
  42fa20:	ldr	x9, [sp, #24]
  42fa24:	ldr	w10, [sp, #16]
  42fa28:	mov	w11, #0x2                   	// #2
  42fa2c:	sdiv	w10, w10, w11
  42fa30:	mov	w0, w10
  42fa34:	sxtw	x12, w0
  42fa38:	add	x9, x9, x12
  42fa3c:	ldrb	w10, [x9]
  42fa40:	orr	w8, w10, w8
  42fa44:	strb	w8, [x9]
  42fa48:	b	42fa74 <ASN1_generate_nconf@plt+0x11174>
  42fa4c:	ldrb	w8, [sp, #11]
  42fa50:	lsl	w8, w8, #4
  42fa54:	ldr	x9, [sp, #24]
  42fa58:	ldr	w10, [sp, #16]
  42fa5c:	mov	w11, #0x2                   	// #2
  42fa60:	sdiv	w10, w10, w11
  42fa64:	mov	w0, w10
  42fa68:	sxtw	x12, w0
  42fa6c:	add	x9, x9, x12
  42fa70:	strb	w8, [x9]
  42fa74:	ldr	w8, [sp, #16]
  42fa78:	add	w8, w8, #0x1
  42fa7c:	str	w8, [sp, #16]
  42fa80:	b	42f9ac <ASN1_generate_nconf@plt+0x110ac>
  42fa84:	mov	w8, #0x1                   	// #1
  42fa88:	stur	w8, [x29, #-4]
  42fa8c:	ldur	w0, [x29, #-4]
  42fa90:	ldp	x29, x30, [sp, #48]
  42fa94:	add	sp, sp, #0x40
  42fa98:	ret
  42fa9c:	sub	sp, sp, #0x190
  42faa0:	stp	x29, x30, [sp, #368]
  42faa4:	str	x28, [sp, #384]
  42faa8:	add	x29, sp, #0x170
  42faac:	mov	w8, #0x1                   	// #1
  42fab0:	adrp	x9, 493000 <ASN1_generate_nconf@plt+0x74700>
  42fab4:	add	x9, x9, #0xd1d
  42fab8:	mov	w10, #0x8001                	// #32769
  42fabc:	adrp	x11, 4b1000 <stdin@@GLIBC_2.17+0x10>
  42fac0:	add	x11, x11, #0xc0
  42fac4:	stur	w0, [x29, #-4]
  42fac8:	stur	x1, [x29, #-16]
  42facc:	stur	w8, [x29, #-20]
  42fad0:	stur	wzr, [x29, #-28]
  42fad4:	stur	wzr, [x29, #-32]
  42fad8:	stur	wzr, [x29, #-36]
  42fadc:	stur	wzr, [x29, #-40]
  42fae0:	str	x9, [sp, #144]
  42fae4:	str	w10, [sp, #140]
  42fae8:	str	x11, [sp, #128]
  42faec:	bl	4302a0 <ASN1_generate_nconf@plt+0x119a0>
  42faf0:	stur	x0, [x29, #-56]
  42faf4:	bl	4302b4 <ASN1_generate_nconf@plt+0x119b4>
  42faf8:	stur	x0, [x29, #-64]
  42fafc:	bl	4302b4 <ASN1_generate_nconf@plt+0x119b4>
  42fb00:	stur	x0, [x29, #-72]
  42fb04:	ldr	x9, [sp, #144]
  42fb08:	stur	x9, [x29, #-88]
  42fb0c:	ldr	w0, [sp, #140]
  42fb10:	bl	46f580 <ASN1_generate_nconf@plt+0x50c80>
  42fb14:	stur	x0, [x29, #-80]
  42fb18:	ldur	x9, [x29, #-56]
  42fb1c:	cbz	x9, 42fb30 <ASN1_generate_nconf@plt+0x11230>
  42fb20:	ldur	x8, [x29, #-64]
  42fb24:	cbz	x8, 42fb30 <ASN1_generate_nconf@plt+0x11230>
  42fb28:	ldur	x8, [x29, #-72]
  42fb2c:	cbnz	x8, 42fb34 <ASN1_generate_nconf@plt+0x11234>
  42fb30:	b	430260 <ASN1_generate_nconf@plt+0x11960>
  42fb34:	ldur	x8, [x29, #-16]
  42fb38:	ldr	x8, [x8]
  42fb3c:	stur	x8, [x29, #-104]
  42fb40:	ldur	x8, [x29, #-16]
  42fb44:	ldr	x8, [x8, #8]
  42fb48:	stur	x8, [x29, #-112]
  42fb4c:	mov	w9, #0x0                   	// #0
  42fb50:	str	w9, [sp, #124]
  42fb54:	cbz	x8, 42fb6c <ASN1_generate_nconf@plt+0x1126c>
  42fb58:	ldur	x8, [x29, #-112]
  42fb5c:	ldrb	w9, [x8]
  42fb60:	cmp	w9, #0x2d
  42fb64:	cset	w9, ne  // ne = any
  42fb68:	str	w9, [sp, #124]
  42fb6c:	ldr	w8, [sp, #124]
  42fb70:	tbnz	w8, #0, 42fb78 <ASN1_generate_nconf@plt+0x11278>
  42fb74:	b	42fba0 <ASN1_generate_nconf@plt+0x112a0>
  42fb78:	ldur	x0, [x29, #-56]
  42fb7c:	ldur	x1, [x29, #-112]
  42fb80:	bl	4302c8 <ASN1_generate_nconf@plt+0x119c8>
  42fb84:	ldur	w8, [x29, #-4]
  42fb88:	subs	w8, w8, #0x1
  42fb8c:	stur	w8, [x29, #-4]
  42fb90:	ldur	x9, [x29, #-16]
  42fb94:	add	x9, x9, #0x8
  42fb98:	stur	x9, [x29, #-16]
  42fb9c:	b	42fb40 <ASN1_generate_nconf@plt+0x11240>
  42fba0:	ldur	x8, [x29, #-104]
  42fba4:	ldur	x9, [x29, #-16]
  42fba8:	str	x8, [x9]
  42fbac:	ldur	w0, [x29, #-4]
  42fbb0:	ldur	x1, [x29, #-16]
  42fbb4:	adrp	x2, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42fbb8:	add	x2, x2, #0xfb8
  42fbbc:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  42fbc0:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  42fbc4:	stur	w0, [x29, #-92]
  42fbc8:	cbz	w0, 42fccc <ASN1_generate_nconf@plt+0x113cc>
  42fbcc:	ldur	w8, [x29, #-92]
  42fbd0:	add	w8, w8, #0x1
  42fbd4:	mov	w9, w8
  42fbd8:	ubfx	x9, x9, #0, #32
  42fbdc:	cmp	x9, #0x68
  42fbe0:	str	x9, [sp, #112]
  42fbe4:	b.hi	42fcc8 <ASN1_generate_nconf@plt+0x113c8>  // b.pmore
  42fbe8:	adrp	x8, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42fbec:	add	x8, x8, #0xe10
  42fbf0:	ldr	x11, [sp, #112]
  42fbf4:	ldrsw	x10, [x8, x11, lsl #2]
  42fbf8:	add	x9, x8, x10
  42fbfc:	br	x9
  42fc00:	ldr	x8, [sp, #128]
  42fc04:	ldr	x0, [x8]
  42fc08:	ldur	x2, [x29, #-104]
  42fc0c:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  42fc10:	add	x1, x1, #0x466
  42fc14:	bl	4196e0 <BIO_printf@plt>
  42fc18:	b	430260 <ASN1_generate_nconf@plt+0x11960>
  42fc1c:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  42fc20:	add	x0, x0, #0xfb8
  42fc24:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  42fc28:	stur	wzr, [x29, #-20]
  42fc2c:	b	430260 <ASN1_generate_nconf@plt+0x11960>
  42fc30:	ldur	w8, [x29, #-92]
  42fc34:	subs	w8, w8, #0x64
  42fc38:	add	w8, w8, #0x1
  42fc3c:	stur	w8, [x29, #-24]
  42fc40:	ldur	w8, [x29, #-28]
  42fc44:	ldur	w9, [x29, #-24]
  42fc48:	cmp	w8, w9
  42fc4c:	b.ge	42fc58 <ASN1_generate_nconf@plt+0x11358>  // b.tcont
  42fc50:	ldur	w8, [x29, #-24]
  42fc54:	stur	w8, [x29, #-28]
  42fc58:	b	42fcc8 <ASN1_generate_nconf@plt+0x113c8>
  42fc5c:	mov	w8, #0x1                   	// #1
  42fc60:	stur	w8, [x29, #-32]
  42fc64:	b	42fcc8 <ASN1_generate_nconf@plt+0x113c8>
  42fc68:	ldur	w8, [x29, #-40]
  42fc6c:	add	w8, w8, #0x1
  42fc70:	stur	w8, [x29, #-40]
  42fc74:	ldur	w8, [x29, #-36]
  42fc78:	add	w8, w8, #0x1
  42fc7c:	stur	w8, [x29, #-36]
  42fc80:	b	42fcc8 <ASN1_generate_nconf@plt+0x113c8>
  42fc84:	ldur	x0, [x29, #-64]
  42fc88:	str	x0, [sp, #104]
  42fc8c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42fc90:	ldr	x8, [sp, #104]
  42fc94:	str	x0, [sp, #96]
  42fc98:	mov	x0, x8
  42fc9c:	ldr	x1, [sp, #96]
  42fca0:	bl	4302f4 <ASN1_generate_nconf@plt+0x119f4>
  42fca4:	b	42fcc8 <ASN1_generate_nconf@plt+0x113c8>
  42fca8:	ldur	x0, [x29, #-72]
  42fcac:	str	x0, [sp, #88]
  42fcb0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  42fcb4:	ldr	x8, [sp, #88]
  42fcb8:	str	x0, [sp, #80]
  42fcbc:	mov	x0, x8
  42fcc0:	ldr	x1, [sp, #80]
  42fcc4:	bl	4302f4 <ASN1_generate_nconf@plt+0x119f4>
  42fcc8:	b	42fbc0 <ASN1_generate_nconf@plt+0x112c0>
  42fccc:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  42fcd0:	stur	w0, [x29, #-4]
  42fcd4:	bl	472544 <ASN1_generate_nconf@plt+0x53c44>
  42fcd8:	stur	x0, [x29, #-16]
  42fcdc:	ldur	x8, [x29, #-16]
  42fce0:	ldr	x8, [x8]
  42fce4:	cbz	x8, 42fd54 <ASN1_generate_nconf@plt+0x11454>
  42fce8:	ldur	x8, [x29, #-16]
  42fcec:	ldr	x8, [x8]
  42fcf0:	ldrb	w9, [x8]
  42fcf4:	cmp	w9, #0x2d
  42fcf8:	b.ne	42fd34 <ASN1_generate_nconf@plt+0x11434>  // b.any
  42fcfc:	ldr	x8, [sp, #128]
  42fd00:	ldr	x0, [x8]
  42fd04:	ldur	x2, [x29, #-104]
  42fd08:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  42fd0c:	add	x1, x1, #0x30a
  42fd10:	bl	4196e0 <BIO_printf@plt>
  42fd14:	ldr	x8, [sp, #128]
  42fd18:	ldr	x9, [x8]
  42fd1c:	ldur	x2, [x29, #-104]
  42fd20:	mov	x0, x9
  42fd24:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  42fd28:	add	x1, x1, #0x466
  42fd2c:	bl	4196e0 <BIO_printf@plt>
  42fd30:	b	430260 <ASN1_generate_nconf@plt+0x11960>
  42fd34:	ldur	x0, [x29, #-56]
  42fd38:	ldur	x8, [x29, #-16]
  42fd3c:	ldr	x1, [x8]
  42fd40:	bl	4302c8 <ASN1_generate_nconf@plt+0x119c8>
  42fd44:	ldur	x8, [x29, #-16]
  42fd48:	add	x8, x8, #0x8
  42fd4c:	stur	x8, [x29, #-16]
  42fd50:	b	42fcdc <ASN1_generate_nconf@plt+0x113dc>
  42fd54:	ldur	x0, [x29, #-56]
  42fd58:	bl	430320 <ASN1_generate_nconf@plt+0x11a20>
  42fd5c:	cbnz	w0, 42fda8 <ASN1_generate_nconf@plt+0x114a8>
  42fd60:	bl	41a730 <ENGINE_get_first@plt>
  42fd64:	stur	x0, [x29, #-48]
  42fd68:	ldur	x8, [x29, #-48]
  42fd6c:	cbz	x8, 42fda8 <ASN1_generate_nconf@plt+0x114a8>
  42fd70:	ldur	x0, [x29, #-56]
  42fd74:	ldur	x8, [x29, #-48]
  42fd78:	str	x0, [sp, #72]
  42fd7c:	mov	x0, x8
  42fd80:	bl	419620 <ENGINE_get_id@plt>
  42fd84:	ldr	x8, [sp, #72]
  42fd88:	str	x0, [sp, #64]
  42fd8c:	mov	x0, x8
  42fd90:	ldr	x1, [sp, #64]
  42fd94:	bl	4302c8 <ASN1_generate_nconf@plt+0x119c8>
  42fd98:	ldur	x0, [x29, #-48]
  42fd9c:	bl	41de50 <ENGINE_get_next@plt>
  42fda0:	stur	x0, [x29, #-48]
  42fda4:	b	42fd68 <ASN1_generate_nconf@plt+0x11468>
  42fda8:	stur	wzr, [x29, #-20]
  42fdac:	stur	wzr, [x29, #-24]
  42fdb0:	ldur	w8, [x29, #-24]
  42fdb4:	ldur	x0, [x29, #-56]
  42fdb8:	str	w8, [sp, #60]
  42fdbc:	bl	430320 <ASN1_generate_nconf@plt+0x11a20>
  42fdc0:	ldr	w8, [sp, #60]
  42fdc4:	cmp	w8, w0
  42fdc8:	b.ge	430260 <ASN1_generate_nconf@plt+0x11960>  // b.tcont
  42fdcc:	ldur	x0, [x29, #-56]
  42fdd0:	ldur	w1, [x29, #-24]
  42fdd4:	bl	430344 <ASN1_generate_nconf@plt+0x11a44>
  42fdd8:	stur	x0, [x29, #-120]
  42fddc:	ldur	x0, [x29, #-120]
  42fde0:	bl	41d860 <ENGINE_by_id@plt>
  42fde4:	stur	x0, [x29, #-48]
  42fde8:	cbz	x0, 430228 <ASN1_generate_nconf@plt+0x11928>
  42fdec:	ldur	x0, [x29, #-48]
  42fdf0:	bl	41a790 <ENGINE_get_name@plt>
  42fdf4:	stur	x0, [x29, #-128]
  42fdf8:	ldur	x0, [x29, #-80]
  42fdfc:	ldur	x2, [x29, #-120]
  42fe00:	ldur	x3, [x29, #-128]
  42fe04:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  42fe08:	add	x1, x1, #0x33a
  42fe0c:	bl	4196e0 <BIO_printf@plt>
  42fe10:	ldur	x8, [x29, #-48]
  42fe14:	ldur	x1, [x29, #-64]
  42fe18:	ldur	x2, [x29, #-80]
  42fe1c:	ldur	x3, [x29, #-88]
  42fe20:	mov	x0, x8
  42fe24:	bl	430370 <ASN1_generate_nconf@plt+0x11a70>
  42fe28:	ldur	x0, [x29, #-48]
  42fe2c:	bl	419620 <ENGINE_get_id@plt>
  42fe30:	ldur	x1, [x29, #-120]
  42fe34:	bl	41d200 <strcmp@plt>
  42fe38:	cbz	w0, 42fe80 <ASN1_generate_nconf@plt+0x11580>
  42fe3c:	ldur	x0, [x29, #-80]
  42fe40:	ldur	x8, [x29, #-48]
  42fe44:	str	x0, [sp, #48]
  42fe48:	mov	x0, x8
  42fe4c:	bl	419620 <ENGINE_get_id@plt>
  42fe50:	ldur	x8, [x29, #-48]
  42fe54:	str	x0, [sp, #40]
  42fe58:	mov	x0, x8
  42fe5c:	bl	41a790 <ENGINE_get_name@plt>
  42fe60:	ldr	x8, [sp, #48]
  42fe64:	str	x0, [sp, #32]
  42fe68:	mov	x0, x8
  42fe6c:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  42fe70:	add	x1, x1, #0x332
  42fe74:	ldr	x2, [sp, #40]
  42fe78:	ldr	x3, [sp, #32]
  42fe7c:	bl	4196e0 <BIO_printf@plt>
  42fe80:	ldur	w8, [x29, #-32]
  42fe84:	cbz	w8, 430164 <ASN1_generate_nconf@plt+0x11864>
  42fe88:	mov	w8, #0x100                 	// #256
  42fe8c:	stur	w8, [x29, #-132]
  42fe90:	mov	x9, xzr
  42fe94:	stur	x9, [x29, #-144]
  42fe98:	ldur	x0, [x29, #-48]
  42fe9c:	bl	41e1f0 <ENGINE_get_RSA@plt>
  42fea0:	cbz	x0, 42fec0 <ASN1_generate_nconf@plt+0x115c0>
  42fea4:	sub	x0, x29, #0x90
  42fea8:	sub	x1, x29, #0x84
  42feac:	adrp	x2, 47f000 <ASN1_generate_nconf@plt+0x60700>
  42feb0:	add	x2, x2, #0x343
  42feb4:	bl	430524 <ASN1_generate_nconf@plt+0x11c24>
  42feb8:	cbnz	w0, 42fec0 <ASN1_generate_nconf@plt+0x115c0>
  42febc:	b	430260 <ASN1_generate_nconf@plt+0x11960>
  42fec0:	ldur	x0, [x29, #-48]
  42fec4:	bl	41bba0 <ENGINE_get_DSA@plt>
  42fec8:	cbz	x0, 42fee8 <ASN1_generate_nconf@plt+0x115e8>
  42fecc:	sub	x0, x29, #0x90
  42fed0:	sub	x1, x29, #0x84
  42fed4:	adrp	x2, 495000 <ASN1_generate_nconf@plt+0x76700>
  42fed8:	add	x2, x2, #0x418
  42fedc:	bl	430524 <ASN1_generate_nconf@plt+0x11c24>
  42fee0:	cbnz	w0, 42fee8 <ASN1_generate_nconf@plt+0x115e8>
  42fee4:	b	430260 <ASN1_generate_nconf@plt+0x11960>
  42fee8:	ldur	x0, [x29, #-48]
  42feec:	bl	41b750 <ENGINE_get_DH@plt>
  42fef0:	cbz	x0, 42ff10 <ASN1_generate_nconf@plt+0x11610>
  42fef4:	sub	x0, x29, #0x90
  42fef8:	sub	x1, x29, #0x84
  42fefc:	adrp	x2, 495000 <ASN1_generate_nconf@plt+0x76700>
  42ff00:	add	x2, x2, #0x391
  42ff04:	bl	430524 <ASN1_generate_nconf@plt+0x11c24>
  42ff08:	cbnz	w0, 42ff10 <ASN1_generate_nconf@plt+0x11610>
  42ff0c:	b	430260 <ASN1_generate_nconf@plt+0x11960>
  42ff10:	ldur	x0, [x29, #-48]
  42ff14:	bl	41ade0 <ENGINE_get_RAND@plt>
  42ff18:	cbz	x0, 42ff38 <ASN1_generate_nconf@plt+0x11638>
  42ff1c:	sub	x0, x29, #0x90
  42ff20:	sub	x1, x29, #0x84
  42ff24:	adrp	x2, 47f000 <ASN1_generate_nconf@plt+0x60700>
  42ff28:	add	x2, x2, #0x347
  42ff2c:	bl	430524 <ASN1_generate_nconf@plt+0x11c24>
  42ff30:	cbnz	w0, 42ff38 <ASN1_generate_nconf@plt+0x11638>
  42ff34:	b	430260 <ASN1_generate_nconf@plt+0x11960>
  42ff38:	ldur	x0, [x29, #-48]
  42ff3c:	bl	419510 <ENGINE_get_ciphers@plt>
  42ff40:	stur	x0, [x29, #-168]
  42ff44:	ldur	x8, [x29, #-168]
  42ff48:	cbnz	x8, 42ff50 <ASN1_generate_nconf@plt+0x11650>
  42ff4c:	b	42ffc8 <ASN1_generate_nconf@plt+0x116c8>
  42ff50:	ldur	x8, [x29, #-168]
  42ff54:	ldur	x0, [x29, #-48]
  42ff58:	mov	x9, xzr
  42ff5c:	mov	x1, x9
  42ff60:	sub	x2, x29, #0xa0
  42ff64:	mov	w10, wzr
  42ff68:	mov	w3, w10
  42ff6c:	blr	x8
  42ff70:	stur	w0, [x29, #-152]
  42ff74:	stur	wzr, [x29, #-148]
  42ff78:	ldur	w8, [x29, #-148]
  42ff7c:	ldur	w9, [x29, #-152]
  42ff80:	cmp	w8, w9
  42ff84:	b.ge	42ffc8 <ASN1_generate_nconf@plt+0x116c8>  // b.tcont
  42ff88:	ldur	x8, [x29, #-160]
  42ff8c:	ldursw	x9, [x29, #-148]
  42ff90:	ldr	w0, [x8, x9, lsl #2]
  42ff94:	bl	41dde0 <OBJ_nid2sn@plt>
  42ff98:	sub	x8, x29, #0x90
  42ff9c:	str	x0, [sp, #24]
  42ffa0:	mov	x0, x8
  42ffa4:	sub	x1, x29, #0x84
  42ffa8:	ldr	x2, [sp, #24]
  42ffac:	bl	430524 <ASN1_generate_nconf@plt+0x11c24>
  42ffb0:	cbnz	w0, 42ffb8 <ASN1_generate_nconf@plt+0x116b8>
  42ffb4:	b	430260 <ASN1_generate_nconf@plt+0x11960>
  42ffb8:	ldur	w8, [x29, #-148]
  42ffbc:	add	w8, w8, #0x1
  42ffc0:	stur	w8, [x29, #-148]
  42ffc4:	b	42ff78 <ASN1_generate_nconf@plt+0x11678>
  42ffc8:	ldur	x0, [x29, #-48]
  42ffcc:	bl	41c570 <ENGINE_get_digests@plt>
  42ffd0:	stur	x0, [x29, #-176]
  42ffd4:	ldur	x8, [x29, #-176]
  42ffd8:	cbnz	x8, 42ffe0 <ASN1_generate_nconf@plt+0x116e0>
  42ffdc:	b	430058 <ASN1_generate_nconf@plt+0x11758>
  42ffe0:	ldur	x8, [x29, #-176]
  42ffe4:	ldur	x0, [x29, #-48]
  42ffe8:	mov	x9, xzr
  42ffec:	mov	x1, x9
  42fff0:	sub	x2, x29, #0xa0
  42fff4:	mov	w10, wzr
  42fff8:	mov	w3, w10
  42fffc:	blr	x8
  430000:	stur	w0, [x29, #-152]
  430004:	stur	wzr, [x29, #-148]
  430008:	ldur	w8, [x29, #-148]
  43000c:	ldur	w9, [x29, #-152]
  430010:	cmp	w8, w9
  430014:	b.ge	430058 <ASN1_generate_nconf@plt+0x11758>  // b.tcont
  430018:	ldur	x8, [x29, #-160]
  43001c:	ldursw	x9, [x29, #-148]
  430020:	ldr	w0, [x8, x9, lsl #2]
  430024:	bl	41dde0 <OBJ_nid2sn@plt>
  430028:	sub	x8, x29, #0x90
  43002c:	str	x0, [sp, #16]
  430030:	mov	x0, x8
  430034:	sub	x1, x29, #0x84
  430038:	ldr	x2, [sp, #16]
  43003c:	bl	430524 <ASN1_generate_nconf@plt+0x11c24>
  430040:	cbnz	w0, 430048 <ASN1_generate_nconf@plt+0x11748>
  430044:	b	430260 <ASN1_generate_nconf@plt+0x11960>
  430048:	ldur	w8, [x29, #-148]
  43004c:	add	w8, w8, #0x1
  430050:	stur	w8, [x29, #-148]
  430054:	b	430008 <ASN1_generate_nconf@plt+0x11708>
  430058:	ldur	x0, [x29, #-48]
  43005c:	bl	41c230 <ENGINE_get_pkey_meths@plt>
  430060:	str	x0, [sp, #184]
  430064:	ldr	x8, [sp, #184]
  430068:	cbnz	x8, 430070 <ASN1_generate_nconf@plt+0x11770>
  43006c:	b	4300e8 <ASN1_generate_nconf@plt+0x117e8>
  430070:	ldr	x8, [sp, #184]
  430074:	ldur	x0, [x29, #-48]
  430078:	mov	x9, xzr
  43007c:	mov	x1, x9
  430080:	sub	x2, x29, #0xa0
  430084:	mov	w10, wzr
  430088:	mov	w3, w10
  43008c:	blr	x8
  430090:	stur	w0, [x29, #-152]
  430094:	stur	wzr, [x29, #-148]
  430098:	ldur	w8, [x29, #-148]
  43009c:	ldur	w9, [x29, #-152]
  4300a0:	cmp	w8, w9
  4300a4:	b.ge	4300e8 <ASN1_generate_nconf@plt+0x117e8>  // b.tcont
  4300a8:	ldur	x8, [x29, #-160]
  4300ac:	ldursw	x9, [x29, #-148]
  4300b0:	ldr	w0, [x8, x9, lsl #2]
  4300b4:	bl	41dde0 <OBJ_nid2sn@plt>
  4300b8:	sub	x8, x29, #0x90
  4300bc:	str	x0, [sp, #8]
  4300c0:	mov	x0, x8
  4300c4:	sub	x1, x29, #0x84
  4300c8:	ldr	x2, [sp, #8]
  4300cc:	bl	430524 <ASN1_generate_nconf@plt+0x11c24>
  4300d0:	cbnz	w0, 4300d8 <ASN1_generate_nconf@plt+0x117d8>
  4300d4:	b	430260 <ASN1_generate_nconf@plt+0x11960>
  4300d8:	ldur	w8, [x29, #-148]
  4300dc:	add	w8, w8, #0x1
  4300e0:	stur	w8, [x29, #-148]
  4300e4:	b	430098 <ASN1_generate_nconf@plt+0x11798>
  4300e8:	ldur	x8, [x29, #-48]
  4300ec:	add	x9, sp, #0x98
  4300f0:	str	x8, [sp, #152]
  4300f4:	sub	x8, x29, #0x90
  4300f8:	str	x8, [x9, #8]
  4300fc:	sub	x8, x29, #0x84
  430100:	str	x8, [x9, #16]
  430104:	mov	w10, #0x1                   	// #1
  430108:	str	w10, [sp, #176]
  43010c:	adrp	x0, 430000 <ASN1_generate_nconf@plt+0x11700>
  430110:	add	x0, x0, #0x6dc
  430114:	mov	x1, x9
  430118:	bl	41d5b0 <OSSL_STORE_do_all_loaders@plt>
  43011c:	ldr	w10, [sp, #176]
  430120:	cbnz	w10, 430128 <ASN1_generate_nconf@plt+0x11828>
  430124:	b	430260 <ASN1_generate_nconf@plt+0x11960>
  430128:	ldur	x8, [x29, #-144]
  43012c:	cbz	x8, 430150 <ASN1_generate_nconf@plt+0x11850>
  430130:	ldur	x8, [x29, #-144]
  430134:	ldrb	w9, [x8]
  430138:	cbz	w9, 430150 <ASN1_generate_nconf@plt+0x11850>
  43013c:	ldur	x0, [x29, #-80]
  430140:	ldur	x2, [x29, #-144]
  430144:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  430148:	add	x1, x1, #0x34c
  43014c:	bl	4196e0 <BIO_printf@plt>
  430150:	ldur	x0, [x29, #-144]
  430154:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  430158:	add	x1, x1, #0x353
  43015c:	mov	w2, #0x1c6                 	// #454
  430160:	bl	41b180 <CRYPTO_free@plt>
  430164:	ldur	w8, [x29, #-36]
  430168:	cbz	w8, 4301f0 <ASN1_generate_nconf@plt+0x118f0>
  43016c:	ldur	x0, [x29, #-80]
  430170:	ldur	x2, [x29, #-88]
  430174:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  430178:	add	x1, x1, #0x59
  43017c:	bl	4196e0 <BIO_printf@plt>
  430180:	ldur	x8, [x29, #-48]
  430184:	mov	x0, x8
  430188:	bl	41d070 <ENGINE_init@plt>
  43018c:	cbz	w0, 4301c4 <ASN1_generate_nconf@plt+0x118c4>
  430190:	ldur	x0, [x29, #-80]
  430194:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  430198:	add	x1, x1, #0x361
  43019c:	bl	4196e0 <BIO_printf@plt>
  4301a0:	ldur	x8, [x29, #-48]
  4301a4:	ldur	x1, [x29, #-72]
  4301a8:	ldur	x2, [x29, #-80]
  4301ac:	ldur	x3, [x29, #-88]
  4301b0:	mov	x0, x8
  4301b4:	bl	430370 <ASN1_generate_nconf@plt+0x11a70>
  4301b8:	ldur	x0, [x29, #-48]
  4301bc:	bl	41c880 <ENGINE_finish@plt>
  4301c0:	b	4301f0 <ASN1_generate_nconf@plt+0x118f0>
  4301c4:	ldur	x0, [x29, #-80]
  4301c8:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  4301cc:	add	x1, x1, #0x370
  4301d0:	bl	4196e0 <BIO_printf@plt>
  4301d4:	ldur	w8, [x29, #-40]
  4301d8:	cbz	w8, 4301ec <ASN1_generate_nconf@plt+0x118ec>
  4301dc:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  4301e0:	add	x8, x8, #0xfe8
  4301e4:	ldr	x0, [x8]
  4301e8:	bl	41dbf0 <ERR_print_errors_fp@plt>
  4301ec:	bl	41a250 <ERR_clear_error@plt>
  4301f0:	ldur	w8, [x29, #-28]
  4301f4:	cmp	w8, #0x0
  4301f8:	cset	w8, le
  4301fc:	tbnz	w8, #0, 43021c <ASN1_generate_nconf@plt+0x1191c>
  430200:	ldur	x0, [x29, #-48]
  430204:	ldur	w1, [x29, #-28]
  430208:	ldur	x2, [x29, #-80]
  43020c:	ldur	x3, [x29, #-88]
  430210:	bl	430778 <ASN1_generate_nconf@plt+0x11e78>
  430214:	cbnz	w0, 43021c <ASN1_generate_nconf@plt+0x1191c>
  430218:	b	430260 <ASN1_generate_nconf@plt+0x11960>
  43021c:	ldur	x0, [x29, #-48]
  430220:	bl	41c8f0 <ENGINE_free@plt>
  430224:	b	430250 <ASN1_generate_nconf@plt+0x11950>
  430228:	ldr	x8, [sp, #128]
  43022c:	ldr	x0, [x8]
  430230:	bl	41e780 <ERR_print_errors@plt>
  430234:	ldur	w9, [x29, #-20]
  430238:	add	w9, w9, #0x1
  43023c:	stur	w9, [x29, #-20]
  430240:	cmp	w9, #0x7f
  430244:	b.le	430250 <ASN1_generate_nconf@plt+0x11950>
  430248:	mov	w8, #0x7f                  	// #127
  43024c:	stur	w8, [x29, #-20]
  430250:	ldur	w8, [x29, #-24]
  430254:	add	w8, w8, #0x1
  430258:	stur	w8, [x29, #-24]
  43025c:	b	42fdb0 <ASN1_generate_nconf@plt+0x114b0>
  430260:	ldr	x8, [sp, #128]
  430264:	ldr	x0, [x8]
  430268:	bl	41e780 <ERR_print_errors@plt>
  43026c:	ldur	x0, [x29, #-56]
  430270:	bl	430b68 <ASN1_generate_nconf@plt+0x12268>
  430274:	ldur	x0, [x29, #-64]
  430278:	bl	430b8c <ASN1_generate_nconf@plt+0x1228c>
  43027c:	ldur	x0, [x29, #-72]
  430280:	bl	430b8c <ASN1_generate_nconf@plt+0x1228c>
  430284:	ldur	x0, [x29, #-80]
  430288:	bl	41cde0 <BIO_free_all@plt>
  43028c:	ldur	w0, [x29, #-20]
  430290:	ldr	x28, [sp, #384]
  430294:	ldp	x29, x30, [sp, #368]
  430298:	add	sp, sp, #0x190
  43029c:	ret
  4302a0:	stp	x29, x30, [sp, #-16]!
  4302a4:	mov	x29, sp
  4302a8:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  4302ac:	ldp	x29, x30, [sp], #16
  4302b0:	ret
  4302b4:	stp	x29, x30, [sp, #-16]!
  4302b8:	mov	x29, sp
  4302bc:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  4302c0:	ldp	x29, x30, [sp], #16
  4302c4:	ret
  4302c8:	sub	sp, sp, #0x20
  4302cc:	stp	x29, x30, [sp, #16]
  4302d0:	add	x29, sp, #0x10
  4302d4:	str	x0, [sp, #8]
  4302d8:	str	x1, [sp]
  4302dc:	ldr	x0, [sp, #8]
  4302e0:	ldr	x1, [sp]
  4302e4:	bl	41cf20 <OPENSSL_sk_push@plt>
  4302e8:	ldp	x29, x30, [sp, #16]
  4302ec:	add	sp, sp, #0x20
  4302f0:	ret
  4302f4:	sub	sp, sp, #0x20
  4302f8:	stp	x29, x30, [sp, #16]
  4302fc:	add	x29, sp, #0x10
  430300:	str	x0, [sp, #8]
  430304:	str	x1, [sp]
  430308:	ldr	x0, [sp, #8]
  43030c:	ldr	x1, [sp]
  430310:	bl	41cf20 <OPENSSL_sk_push@plt>
  430314:	ldp	x29, x30, [sp, #16]
  430318:	add	sp, sp, #0x20
  43031c:	ret
  430320:	sub	sp, sp, #0x20
  430324:	stp	x29, x30, [sp, #16]
  430328:	add	x29, sp, #0x10
  43032c:	str	x0, [sp, #8]
  430330:	ldr	x0, [sp, #8]
  430334:	bl	41df60 <OPENSSL_sk_num@plt>
  430338:	ldp	x29, x30, [sp, #16]
  43033c:	add	sp, sp, #0x20
  430340:	ret
  430344:	sub	sp, sp, #0x20
  430348:	stp	x29, x30, [sp, #16]
  43034c:	add	x29, sp, #0x10
  430350:	str	x0, [sp, #8]
  430354:	str	w1, [sp, #4]
  430358:	ldr	x0, [sp, #8]
  43035c:	ldr	w1, [sp, #4]
  430360:	bl	4195d0 <OPENSSL_sk_value@plt>
  430364:	ldp	x29, x30, [sp, #16]
  430368:	add	sp, sp, #0x20
  43036c:	ret
  430370:	sub	sp, sp, #0x170
  430374:	stp	x29, x30, [sp, #336]
  430378:	str	x28, [sp, #352]
  43037c:	add	x29, sp, #0x150
  430380:	stur	x0, [x29, #-8]
  430384:	stur	x1, [x29, #-16]
  430388:	stur	x2, [x29, #-24]
  43038c:	stur	x3, [x29, #-32]
  430390:	ldur	x0, [x29, #-16]
  430394:	bl	430bb0 <ASN1_generate_nconf@plt+0x122b0>
  430398:	stur	w0, [x29, #-44]
  43039c:	ldur	w8, [x29, #-44]
  4303a0:	cmp	w8, #0x0
  4303a4:	cset	w8, ge  // ge = tcont
  4303a8:	tbnz	w8, #0, 4303c0 <ASN1_generate_nconf@plt+0x11ac0>
  4303ac:	ldur	x0, [x29, #-24]
  4303b0:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  4303b4:	add	x1, x1, #0x381
  4303b8:	bl	4196e0 <BIO_printf@plt>
  4303bc:	b	430514 <ASN1_generate_nconf@plt+0x11c14>
  4303c0:	stur	wzr, [x29, #-36]
  4303c4:	ldur	w8, [x29, #-36]
  4303c8:	ldur	w9, [x29, #-44]
  4303cc:	cmp	w8, w9
  4303d0:	b.ge	430514 <ASN1_generate_nconf@plt+0x11c14>  // b.tcont
  4303d4:	ldur	x0, [x29, #-16]
  4303d8:	ldur	w1, [x29, #-36]
  4303dc:	bl	430bd4 <ASN1_generate_nconf@plt+0x122d4>
  4303e0:	str	x0, [sp, #24]
  4303e4:	mov	w8, #0x1                   	// #1
  4303e8:	stur	w8, [x29, #-40]
  4303ec:	ldr	x0, [sp, #24]
  4303f0:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  4303f4:	add	x1, x1, #0x260
  4303f8:	bl	41afa0 <strstr@plt>
  4303fc:	str	x0, [sp, #16]
  430400:	cbnz	x0, 43042c <ASN1_generate_nconf@plt+0x11b2c>
  430404:	ldur	x0, [x29, #-8]
  430408:	ldr	x1, [sp, #24]
  43040c:	mov	x8, xzr
  430410:	mov	x2, x8
  430414:	mov	w9, wzr
  430418:	mov	w3, w9
  43041c:	bl	41dae0 <ENGINE_ctrl_cmd_string@plt>
  430420:	cbnz	w0, 430428 <ASN1_generate_nconf@plt+0x11b28>
  430424:	stur	wzr, [x29, #-40]
  430428:	b	4304c4 <ASN1_generate_nconf@plt+0x11bc4>
  43042c:	ldr	x8, [sp, #16]
  430430:	ldr	x9, [sp, #24]
  430434:	subs	x8, x8, x9
  430438:	cmp	w8, #0xfe
  43043c:	b.le	430454 <ASN1_generate_nconf@plt+0x11b54>
  430440:	ldur	x0, [x29, #-24]
  430444:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  430448:	add	x1, x1, #0x3a0
  43044c:	bl	4196e0 <BIO_printf@plt>
  430450:	b	430514 <ASN1_generate_nconf@plt+0x11c14>
  430454:	ldr	x1, [sp, #24]
  430458:	ldr	x8, [sp, #16]
  43045c:	ldr	x9, [sp, #24]
  430460:	subs	x8, x8, x9
  430464:	lsl	x8, x8, #32
  430468:	asr	x2, x8, #32
  43046c:	add	x8, sp, #0x24
  430470:	mov	x0, x8
  430474:	str	x8, [sp, #8]
  430478:	bl	41a7b0 <memcpy@plt>
  43047c:	ldr	x8, [sp, #16]
  430480:	ldr	x9, [sp, #24]
  430484:	subs	x8, x8, x9
  430488:	ldr	x9, [sp, #8]
  43048c:	add	x8, x9, x8
  430490:	mov	w10, #0x0                   	// #0
  430494:	strb	w10, [x8]
  430498:	ldr	x8, [sp, #16]
  43049c:	add	x8, x8, #0x1
  4304a0:	str	x8, [sp, #16]
  4304a4:	ldur	x0, [x29, #-8]
  4304a8:	ldr	x2, [sp, #16]
  4304ac:	mov	x1, x9
  4304b0:	mov	w10, wzr
  4304b4:	mov	w3, w10
  4304b8:	bl	41dae0 <ENGINE_ctrl_cmd_string@plt>
  4304bc:	cbnz	w0, 4304c4 <ASN1_generate_nconf@plt+0x11bc4>
  4304c0:	stur	wzr, [x29, #-40]
  4304c4:	ldur	w8, [x29, #-40]
  4304c8:	cbz	w8, 4304e4 <ASN1_generate_nconf@plt+0x11be4>
  4304cc:	ldur	x0, [x29, #-24]
  4304d0:	ldr	x2, [sp, #24]
  4304d4:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  4304d8:	add	x1, x1, #0x3c0
  4304dc:	bl	4196e0 <BIO_printf@plt>
  4304e0:	b	430504 <ASN1_generate_nconf@plt+0x11c04>
  4304e4:	ldur	x0, [x29, #-24]
  4304e8:	ldr	x2, [sp, #24]
  4304ec:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  4304f0:	add	x1, x1, #0x3cf
  4304f4:	bl	4196e0 <BIO_printf@plt>
  4304f8:	ldur	x8, [x29, #-24]
  4304fc:	mov	x0, x8
  430500:	bl	41e780 <ERR_print_errors@plt>
  430504:	ldur	w8, [x29, #-36]
  430508:	add	w8, w8, #0x1
  43050c:	stur	w8, [x29, #-36]
  430510:	b	4303c4 <ASN1_generate_nconf@plt+0x11ac4>
  430514:	ldr	x28, [sp, #352]
  430518:	ldp	x29, x30, [sp, #336]
  43051c:	add	sp, sp, #0x170
  430520:	ret
  430524:	sub	sp, sp, #0x50
  430528:	stp	x29, x30, [sp, #64]
  43052c:	add	x29, sp, #0x40
  430530:	mov	w8, #0x100                 	// #256
  430534:	stur	x0, [x29, #-16]
  430538:	stur	x1, [x29, #-24]
  43053c:	str	x2, [sp, #32]
  430540:	str	w8, [sp, #28]
  430544:	ldr	x0, [sp, #32]
  430548:	bl	41e3c0 <strlen@plt>
  43054c:	add	x9, x0, #0x1
  430550:	str	w9, [sp, #24]
  430554:	ldur	x10, [x29, #-16]
  430558:	ldr	x10, [x10]
  43055c:	str	x10, [sp, #16]
  430560:	ldr	x10, [sp, #16]
  430564:	cbnz	x10, 4305ac <ASN1_generate_nconf@plt+0x11cac>
  430568:	ldr	w8, [sp, #24]
  43056c:	mov	w9, #0x100                 	// #256
  430570:	add	w8, w8, #0x100
  430574:	subs	w8, w8, #0x1
  430578:	sdiv	w8, w8, w9
  43057c:	mul	w8, w8, w9
  430580:	ldur	x10, [x29, #-24]
  430584:	str	w8, [x10]
  430588:	ldur	x10, [x29, #-24]
  43058c:	ldr	w0, [x10]
  430590:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  430594:	add	x1, x1, #0x3de
  430598:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  43059c:	ldur	x10, [x29, #-16]
  4305a0:	str	x0, [x10]
  4305a4:	str	x0, [sp, #16]
  4305a8:	b	4306b8 <ASN1_generate_nconf@plt+0x11db8>
  4305ac:	ldr	x0, [sp, #16]
  4305b0:	bl	41e3c0 <strlen@plt>
  4305b4:	str	w0, [sp, #12]
  4305b8:	ldr	w8, [sp, #12]
  4305bc:	cmp	w8, #0x0
  4305c0:	cset	w8, le
  4305c4:	tbnz	w8, #0, 4305dc <ASN1_generate_nconf@plt+0x11cdc>
  4305c8:	ldr	w8, [sp, #12]
  4305cc:	add	w8, w8, #0x2
  4305d0:	ldr	w9, [sp, #24]
  4305d4:	add	w8, w9, w8
  4305d8:	str	w8, [sp, #24]
  4305dc:	ldr	w8, [sp, #24]
  4305e0:	ldur	x9, [x29, #-24]
  4305e4:	ldr	w10, [x9]
  4305e8:	cmp	w8, w10
  4305ec:	b.le	430670 <ASN1_generate_nconf@plt+0x11d70>
  4305f0:	ldr	w8, [sp, #24]
  4305f4:	mov	w9, #0x100                 	// #256
  4305f8:	add	w8, w8, #0x100
  4305fc:	subs	w8, w8, #0x1
  430600:	sdiv	w8, w8, w9
  430604:	mul	w8, w8, w9
  430608:	ldur	x10, [x29, #-24]
  43060c:	str	w8, [x10]
  430610:	ldr	x0, [sp, #16]
  430614:	ldur	x10, [x29, #-24]
  430618:	ldrsw	x1, [x10]
  43061c:	adrp	x2, 47f000 <ASN1_generate_nconf@plt+0x60700>
  430620:	add	x2, x2, #0x353
  430624:	mov	w3, #0x43                  	// #67
  430628:	bl	41c3c0 <CRYPTO_realloc@plt>
  43062c:	str	x0, [sp, #16]
  430630:	ldr	x10, [sp, #16]
  430634:	cbnz	x10, 430664 <ASN1_generate_nconf@plt+0x11d64>
  430638:	ldur	x8, [x29, #-16]
  43063c:	ldr	x0, [x8]
  430640:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  430644:	add	x1, x1, #0x353
  430648:	mov	w2, #0x45                  	// #69
  43064c:	bl	41b180 <CRYPTO_free@plt>
  430650:	ldur	x8, [x29, #-16]
  430654:	mov	x9, xzr
  430658:	str	x9, [x8]
  43065c:	stur	wzr, [x29, #-4]
  430660:	b	4306cc <ASN1_generate_nconf@plt+0x11dcc>
  430664:	ldr	x8, [sp, #16]
  430668:	ldur	x9, [x29, #-16]
  43066c:	str	x8, [x9]
  430670:	ldr	w8, [sp, #12]
  430674:	cmp	w8, #0x0
  430678:	cset	w8, le
  43067c:	tbnz	w8, #0, 4306b8 <ASN1_generate_nconf@plt+0x11db8>
  430680:	ldrsw	x8, [sp, #12]
  430684:	ldr	x9, [sp, #16]
  430688:	add	x8, x9, x8
  43068c:	str	x8, [sp, #16]
  430690:	ldr	x8, [sp, #16]
  430694:	add	x9, x8, #0x1
  430698:	str	x9, [sp, #16]
  43069c:	mov	w10, #0x2c                  	// #44
  4306a0:	strb	w10, [x8]
  4306a4:	ldr	x8, [sp, #16]
  4306a8:	add	x9, x8, #0x1
  4306ac:	str	x9, [sp, #16]
  4306b0:	mov	w10, #0x20                  	// #32
  4306b4:	strb	w10, [x8]
  4306b8:	ldr	x0, [sp, #16]
  4306bc:	ldr	x1, [sp, #32]
  4306c0:	bl	41e180 <strcpy@plt>
  4306c4:	mov	w8, #0x1                   	// #1
  4306c8:	stur	w8, [x29, #-4]
  4306cc:	ldur	w0, [x29, #-4]
  4306d0:	ldp	x29, x30, [sp, #64]
  4306d4:	add	sp, sp, #0x50
  4306d8:	ret
  4306dc:	sub	sp, sp, #0x150
  4306e0:	stp	x29, x30, [sp, #304]
  4306e4:	str	x28, [sp, #320]
  4306e8:	add	x29, sp, #0x130
  4306ec:	stur	x0, [x29, #-8]
  4306f0:	stur	x1, [x29, #-16]
  4306f4:	ldur	x8, [x29, #-16]
  4306f8:	stur	x8, [x29, #-24]
  4306fc:	ldur	x0, [x29, #-8]
  430700:	bl	41db50 <OSSL_STORE_LOADER_get0_engine@plt>
  430704:	ldur	x8, [x29, #-24]
  430708:	ldr	x8, [x8]
  43070c:	cmp	x0, x8
  430710:	b.ne	430768 <ASN1_generate_nconf@plt+0x11e68>  // b.any
  430714:	ldur	x0, [x29, #-8]
  430718:	bl	41cc70 <OSSL_STORE_LOADER_get0_scheme@plt>
  43071c:	add	x8, sp, #0x18
  430720:	str	x0, [sp, #16]
  430724:	mov	x0, x8
  430728:	mov	x1, #0x100                 	// #256
  43072c:	adrp	x2, 47f000 <ASN1_generate_nconf@plt+0x60700>
  430730:	add	x2, x2, #0x3ec
  430734:	ldr	x3, [sp, #16]
  430738:	str	x8, [sp, #8]
  43073c:	bl	41d170 <BIO_snprintf@plt>
  430740:	ldur	x8, [x29, #-24]
  430744:	ldr	x8, [x8, #8]
  430748:	ldur	x9, [x29, #-24]
  43074c:	ldr	x1, [x9, #16]
  430750:	mov	x0, x8
  430754:	ldr	x2, [sp, #8]
  430758:	bl	430524 <ASN1_generate_nconf@plt+0x11c24>
  43075c:	cbnz	w0, 430768 <ASN1_generate_nconf@plt+0x11e68>
  430760:	ldur	x8, [x29, #-24]
  430764:	str	wzr, [x8, #24]
  430768:	ldr	x28, [sp, #320]
  43076c:	ldp	x29, x30, [sp, #304]
  430770:	add	sp, sp, #0x150
  430774:	ret
  430778:	sub	sp, sp, #0xa0
  43077c:	stp	x29, x30, [sp, #144]
  430780:	add	x29, sp, #0x90
  430784:	mov	x8, xzr
  430788:	mov	w9, #0xa                   	// #10
  43078c:	mov	x4, x8
  430790:	adrp	x10, 47f000 <ASN1_generate_nconf@plt+0x60700>
  430794:	add	x10, x10, #0x353
  430798:	stur	x0, [x29, #-16]
  43079c:	stur	w1, [x29, #-20]
  4307a0:	stur	x2, [x29, #-32]
  4307a4:	stur	x3, [x29, #-40]
  4307a8:	stur	wzr, [x29, #-48]
  4307ac:	stur	x8, [x29, #-56]
  4307b0:	stur	x8, [x29, #-64]
  4307b4:	str	wzr, [sp, #72]
  4307b8:	str	x8, [sp, #64]
  4307bc:	ldur	x0, [x29, #-16]
  4307c0:	mov	w1, w9
  4307c4:	mov	x2, x8
  4307c8:	mov	x3, x8
  4307cc:	str	x10, [sp, #48]
  4307d0:	bl	41b8b0 <ENGINE_ctrl@plt>
  4307d4:	cbz	w0, 430804 <ASN1_generate_nconf@plt+0x11f04>
  4307d8:	ldur	x0, [x29, #-16]
  4307dc:	mov	w1, #0xb                   	// #11
  4307e0:	mov	x8, xzr
  4307e4:	mov	x2, x8
  4307e8:	mov	x3, x8
  4307ec:	mov	x4, x8
  4307f0:	bl	41b8b0 <ENGINE_ctrl@plt>
  4307f4:	stur	w0, [x29, #-44]
  4307f8:	cmp	w0, #0x0
  4307fc:	cset	w9, gt
  430800:	tbnz	w9, #0, 430810 <ASN1_generate_nconf@plt+0x11f10>
  430804:	mov	w8, #0x1                   	// #1
  430808:	stur	w8, [x29, #-4]
  43080c:	b	430b58 <ASN1_generate_nconf@plt+0x12258>
  430810:	bl	4302b4 <ASN1_generate_nconf@plt+0x119b4>
  430814:	str	x0, [sp, #64]
  430818:	ldr	x8, [sp, #64]
  43081c:	cbnz	x8, 430824 <ASN1_generate_nconf@plt+0x11f24>
  430820:	b	430b28 <ASN1_generate_nconf@plt+0x12228>
  430824:	ldur	x0, [x29, #-16]
  430828:	ldursw	x2, [x29, #-44]
  43082c:	mov	w1, #0x12                  	// #18
  430830:	mov	x8, xzr
  430834:	mov	x3, x8
  430838:	mov	x4, x8
  43083c:	bl	41b8b0 <ENGINE_ctrl@plt>
  430840:	stur	w0, [x29, #-68]
  430844:	cmp	w0, #0x0
  430848:	cset	w9, ge  // ge = tcont
  43084c:	tbnz	w9, #0, 430854 <ASN1_generate_nconf@plt+0x11f54>
  430850:	b	430b28 <ASN1_generate_nconf@plt+0x12228>
  430854:	ldur	w8, [x29, #-68]
  430858:	and	w8, w8, #0x8
  43085c:	cbz	w8, 43086c <ASN1_generate_nconf@plt+0x11f6c>
  430860:	ldur	w8, [x29, #-20]
  430864:	cmp	w8, #0x4
  430868:	b.lt	430aa0 <ASN1_generate_nconf@plt+0x121a0>  // b.tstop
  43086c:	ldur	x0, [x29, #-16]
  430870:	ldursw	x2, [x29, #-44]
  430874:	mov	w1, #0xe                   	// #14
  430878:	mov	x8, xzr
  43087c:	mov	x3, x8
  430880:	mov	x4, x8
  430884:	bl	41b8b0 <ENGINE_ctrl@plt>
  430888:	str	w0, [sp, #60]
  43088c:	cmp	w0, #0x0
  430890:	cset	w9, gt
  430894:	tbnz	w9, #0, 43089c <ASN1_generate_nconf@plt+0x11f9c>
  430898:	b	430b28 <ASN1_generate_nconf@plt+0x12228>
  43089c:	ldr	w8, [sp, #60]
  4308a0:	add	w0, w8, #0x1
  4308a4:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  4308a8:	add	x1, x1, #0xe6a
  4308ac:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  4308b0:	stur	x0, [x29, #-56]
  4308b4:	ldur	x0, [x29, #-16]
  4308b8:	ldursw	x2, [x29, #-44]
  4308bc:	ldur	x3, [x29, #-56]
  4308c0:	mov	w1, #0xf                   	// #15
  4308c4:	mov	x9, xzr
  4308c8:	mov	x4, x9
  4308cc:	bl	41b8b0 <ENGINE_ctrl@plt>
  4308d0:	cmp	w0, #0x0
  4308d4:	cset	w8, gt
  4308d8:	tbnz	w8, #0, 4308e0 <ASN1_generate_nconf@plt+0x11fe0>
  4308dc:	b	430b28 <ASN1_generate_nconf@plt+0x12228>
  4308e0:	ldur	x0, [x29, #-16]
  4308e4:	ldursw	x2, [x29, #-44]
  4308e8:	mov	w1, #0x10                  	// #16
  4308ec:	mov	x8, xzr
  4308f0:	mov	x3, x8
  4308f4:	mov	x4, x8
  4308f8:	bl	41b8b0 <ENGINE_ctrl@plt>
  4308fc:	str	w0, [sp, #60]
  430900:	cmp	w0, #0x0
  430904:	cset	w9, ge  // ge = tcont
  430908:	tbnz	w9, #0, 430910 <ASN1_generate_nconf@plt+0x12010>
  43090c:	b	430b28 <ASN1_generate_nconf@plt+0x12228>
  430910:	ldr	w8, [sp, #60]
  430914:	cmp	w8, #0x0
  430918:	cset	w8, le
  43091c:	tbnz	w8, #0, 430964 <ASN1_generate_nconf@plt+0x12064>
  430920:	ldr	w8, [sp, #60]
  430924:	add	w0, w8, #0x1
  430928:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  43092c:	add	x1, x1, #0x3f6
  430930:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  430934:	stur	x0, [x29, #-64]
  430938:	ldur	x0, [x29, #-16]
  43093c:	ldursw	x2, [x29, #-44]
  430940:	ldur	x3, [x29, #-64]
  430944:	mov	w1, #0x11                  	// #17
  430948:	mov	x9, xzr
  43094c:	mov	x4, x9
  430950:	bl	41b8b0 <ENGINE_ctrl@plt>
  430954:	cmp	w0, #0x0
  430958:	cset	w8, gt
  43095c:	tbnz	w8, #0, 430964 <ASN1_generate_nconf@plt+0x12064>
  430960:	b	430b28 <ASN1_generate_nconf@plt+0x12228>
  430964:	ldr	w8, [sp, #72]
  430968:	cbnz	w8, 430980 <ASN1_generate_nconf@plt+0x12080>
  43096c:	ldur	x0, [x29, #-32]
  430970:	ldur	x1, [x29, #-40]
  430974:	bl	41a930 <BIO_puts@plt>
  430978:	str	w0, [sp, #72]
  43097c:	b	43099c <ASN1_generate_nconf@plt+0x1209c>
  430980:	ldur	x0, [x29, #-32]
  430984:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  430988:	add	x1, x1, #0xd59
  43098c:	bl	4196e0 <BIO_printf@plt>
  430990:	ldr	w8, [sp, #72]
  430994:	add	w8, w8, w0
  430998:	str	w8, [sp, #72]
  43099c:	ldur	w8, [x29, #-20]
  4309a0:	cmp	w8, #0x1
  4309a4:	b.ne	430a2c <ASN1_generate_nconf@plt+0x1212c>  // b.any
  4309a8:	ldr	w8, [sp, #72]
  4309ac:	ldur	x0, [x29, #-40]
  4309b0:	str	w8, [sp, #44]
  4309b4:	bl	41e3c0 <strlen@plt>
  4309b8:	ldr	w8, [sp, #44]
  4309bc:	cmp	w8, w0
  4309c0:	b.le	430a08 <ASN1_generate_nconf@plt+0x12108>
  4309c4:	ldr	w8, [sp, #72]
  4309c8:	ldur	x0, [x29, #-56]
  4309cc:	str	w8, [sp, #40]
  4309d0:	bl	41e3c0 <strlen@plt>
  4309d4:	ldr	w8, [sp, #40]
  4309d8:	add	w9, w8, w0
  4309dc:	cmp	w9, #0x4e
  4309e0:	b.le	430a08 <ASN1_generate_nconf@plt+0x12108>
  4309e4:	ldur	x0, [x29, #-32]
  4309e8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4309ec:	add	x1, x1, #0xec1
  4309f0:	bl	4196e0 <BIO_printf@plt>
  4309f4:	ldur	x8, [x29, #-32]
  4309f8:	ldur	x1, [x29, #-40]
  4309fc:	mov	x0, x8
  430a00:	bl	41a930 <BIO_puts@plt>
  430a04:	str	w0, [sp, #72]
  430a08:	ldur	x0, [x29, #-32]
  430a0c:	ldur	x2, [x29, #-56]
  430a10:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  430a14:	add	x1, x1, #0x59
  430a18:	bl	4196e0 <BIO_printf@plt>
  430a1c:	ldr	w8, [sp, #72]
  430a20:	add	w8, w8, w0
  430a24:	str	w8, [sp, #72]
  430a28:	b	430aa0 <ASN1_generate_nconf@plt+0x121a0>
  430a2c:	ldur	x0, [x29, #-32]
  430a30:	ldur	x2, [x29, #-56]
  430a34:	ldur	x8, [x29, #-64]
  430a38:	str	x0, [sp, #32]
  430a3c:	str	x2, [sp, #24]
  430a40:	cbnz	x8, 430a54 <ASN1_generate_nconf@plt+0x12154>
  430a44:	adrp	x8, 47f000 <ASN1_generate_nconf@plt+0x60700>
  430a48:	add	x8, x8, #0x409
  430a4c:	str	x8, [sp, #16]
  430a50:	b	430a5c <ASN1_generate_nconf@plt+0x1215c>
  430a54:	ldur	x8, [x29, #-64]
  430a58:	str	x8, [sp, #16]
  430a5c:	ldr	x8, [sp, #16]
  430a60:	ldr	x0, [sp, #32]
  430a64:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  430a68:	add	x1, x1, #0xa5b
  430a6c:	ldr	x2, [sp, #24]
  430a70:	mov	x3, x8
  430a74:	bl	4196e0 <BIO_printf@plt>
  430a78:	ldur	w9, [x29, #-20]
  430a7c:	cmp	w9, #0x3
  430a80:	b.lt	430a9c <ASN1_generate_nconf@plt+0x1219c>  // b.tstop
  430a84:	ldur	x0, [x29, #-32]
  430a88:	ldur	w1, [x29, #-68]
  430a8c:	ldur	x2, [x29, #-40]
  430a90:	bl	430c00 <ASN1_generate_nconf@plt+0x12300>
  430a94:	cbnz	w0, 430a9c <ASN1_generate_nconf@plt+0x1219c>
  430a98:	b	430b28 <ASN1_generate_nconf@plt+0x12228>
  430a9c:	str	wzr, [sp, #72]
  430aa0:	ldur	x0, [x29, #-56]
  430aa4:	ldr	x1, [sp, #48]
  430aa8:	mov	w2, #0xd9                  	// #217
  430aac:	bl	41b180 <CRYPTO_free@plt>
  430ab0:	mov	x8, xzr
  430ab4:	stur	x8, [x29, #-56]
  430ab8:	ldur	x0, [x29, #-64]
  430abc:	ldr	x1, [sp, #48]
  430ac0:	mov	w2, #0xdb                  	// #219
  430ac4:	str	x8, [sp, #8]
  430ac8:	bl	41b180 <CRYPTO_free@plt>
  430acc:	ldr	x8, [sp, #8]
  430ad0:	stur	x8, [x29, #-64]
  430ad4:	ldur	x0, [x29, #-16]
  430ad8:	ldursw	x2, [x29, #-44]
  430adc:	mov	w1, #0xc                   	// #12
  430ae0:	mov	x3, x8
  430ae4:	mov	x4, x8
  430ae8:	bl	41b8b0 <ENGINE_ctrl@plt>
  430aec:	stur	w0, [x29, #-44]
  430af0:	ldur	w8, [x29, #-44]
  430af4:	cmp	w8, #0x0
  430af8:	cset	w8, gt
  430afc:	tbnz	w8, #0, 430824 <ASN1_generate_nconf@plt+0x11f24>
  430b00:	ldr	w8, [sp, #72]
  430b04:	cmp	w8, #0x0
  430b08:	cset	w8, le
  430b0c:	tbnz	w8, #0, 430b20 <ASN1_generate_nconf@plt+0x12220>
  430b10:	ldur	x0, [x29, #-32]
  430b14:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  430b18:	add	x1, x1, #0xec1
  430b1c:	bl	4196e0 <BIO_printf@plt>
  430b20:	mov	w8, #0x1                   	// #1
  430b24:	stur	w8, [x29, #-48]
  430b28:	ldr	x0, [sp, #64]
  430b2c:	bl	430b8c <ASN1_generate_nconf@plt+0x1228c>
  430b30:	ldur	x0, [x29, #-56]
  430b34:	ldr	x1, [sp, #48]
  430b38:	mov	w2, #0xe5                  	// #229
  430b3c:	bl	41b180 <CRYPTO_free@plt>
  430b40:	ldur	x0, [x29, #-64]
  430b44:	ldr	x1, [sp, #48]
  430b48:	mov	w2, #0xe6                  	// #230
  430b4c:	bl	41b180 <CRYPTO_free@plt>
  430b50:	ldur	w8, [x29, #-48]
  430b54:	stur	w8, [x29, #-4]
  430b58:	ldur	w0, [x29, #-4]
  430b5c:	ldp	x29, x30, [sp, #144]
  430b60:	add	sp, sp, #0xa0
  430b64:	ret
  430b68:	sub	sp, sp, #0x20
  430b6c:	stp	x29, x30, [sp, #16]
  430b70:	add	x29, sp, #0x10
  430b74:	str	x0, [sp, #8]
  430b78:	ldr	x0, [sp, #8]
  430b7c:	bl	41dd70 <OPENSSL_sk_free@plt>
  430b80:	ldp	x29, x30, [sp, #16]
  430b84:	add	sp, sp, #0x20
  430b88:	ret
  430b8c:	sub	sp, sp, #0x20
  430b90:	stp	x29, x30, [sp, #16]
  430b94:	add	x29, sp, #0x10
  430b98:	str	x0, [sp, #8]
  430b9c:	ldr	x0, [sp, #8]
  430ba0:	bl	41dd70 <OPENSSL_sk_free@plt>
  430ba4:	ldp	x29, x30, [sp, #16]
  430ba8:	add	sp, sp, #0x20
  430bac:	ret
  430bb0:	sub	sp, sp, #0x20
  430bb4:	stp	x29, x30, [sp, #16]
  430bb8:	add	x29, sp, #0x10
  430bbc:	str	x0, [sp, #8]
  430bc0:	ldr	x0, [sp, #8]
  430bc4:	bl	41df60 <OPENSSL_sk_num@plt>
  430bc8:	ldp	x29, x30, [sp, #16]
  430bcc:	add	sp, sp, #0x20
  430bd0:	ret
  430bd4:	sub	sp, sp, #0x20
  430bd8:	stp	x29, x30, [sp, #16]
  430bdc:	add	x29, sp, #0x10
  430be0:	str	x0, [sp, #8]
  430be4:	str	w1, [sp, #4]
  430be8:	ldr	x0, [sp, #8]
  430bec:	ldr	w1, [sp, #4]
  430bf0:	bl	4195d0 <OPENSSL_sk_value@plt>
  430bf4:	ldp	x29, x30, [sp, #16]
  430bf8:	add	sp, sp, #0x20
  430bfc:	ret
  430c00:	sub	sp, sp, #0x40
  430c04:	stp	x29, x30, [sp, #48]
  430c08:	add	x29, sp, #0x30
  430c0c:	adrp	x8, 47f000 <ASN1_generate_nconf@plt+0x60700>
  430c10:	add	x8, x8, #0x41a
  430c14:	adrp	x9, 47f000 <ASN1_generate_nconf@plt+0x60700>
  430c18:	add	x9, x9, #0x44e
  430c1c:	stur	x0, [x29, #-16]
  430c20:	stur	w1, [x29, #-20]
  430c24:	str	x2, [sp, #16]
  430c28:	str	wzr, [sp, #12]
  430c2c:	str	wzr, [sp, #8]
  430c30:	ldur	x0, [x29, #-16]
  430c34:	ldr	x2, [sp, #16]
  430c38:	ldr	x3, [sp, #16]
  430c3c:	mov	x1, x8
  430c40:	str	x9, [sp]
  430c44:	bl	4196e0 <BIO_printf@plt>
  430c48:	ldur	w10, [x29, #-20]
  430c4c:	cbnz	w10, 430c6c <ASN1_generate_nconf@plt+0x1236c>
  430c50:	ldur	x0, [x29, #-16]
  430c54:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  430c58:	add	x1, x1, #0x42e
  430c5c:	bl	4196e0 <BIO_printf@plt>
  430c60:	mov	w8, #0x1                   	// #1
  430c64:	stur	w8, [x29, #-4]
  430c68:	b	430da4 <ASN1_generate_nconf@plt+0x124a4>
  430c6c:	ldur	w8, [x29, #-20]
  430c70:	and	w8, w8, #0x8
  430c74:	cbz	w8, 430c88 <ASN1_generate_nconf@plt+0x12388>
  430c78:	ldur	x0, [x29, #-16]
  430c7c:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  430c80:	add	x1, x1, #0x43a
  430c84:	bl	4196e0 <BIO_printf@plt>
  430c88:	ldur	w8, [x29, #-20]
  430c8c:	and	w8, w8, #0x1
  430c90:	cbz	w8, 430cac <ASN1_generate_nconf@plt+0x123ac>
  430c94:	ldur	x0, [x29, #-16]
  430c98:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  430c9c:	add	x1, x1, #0x446
  430ca0:	bl	4196e0 <BIO_printf@plt>
  430ca4:	mov	w8, #0x1                   	// #1
  430ca8:	str	w8, [sp, #12]
  430cac:	ldur	w8, [x29, #-20]
  430cb0:	and	w8, w8, #0x2
  430cb4:	cbz	w8, 430cec <ASN1_generate_nconf@plt+0x123ec>
  430cb8:	ldr	w8, [sp, #12]
  430cbc:	cbz	w8, 430cd4 <ASN1_generate_nconf@plt+0x123d4>
  430cc0:	ldur	x0, [x29, #-16]
  430cc4:	ldr	x1, [sp]
  430cc8:	bl	4196e0 <BIO_printf@plt>
  430ccc:	mov	w8, #0x1                   	// #1
  430cd0:	str	w8, [sp, #8]
  430cd4:	ldur	x0, [x29, #-16]
  430cd8:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  430cdc:	add	x1, x1, #0x450
  430ce0:	bl	4196e0 <BIO_printf@plt>
  430ce4:	mov	w8, #0x1                   	// #1
  430ce8:	str	w8, [sp, #12]
  430cec:	ldur	w8, [x29, #-20]
  430cf0:	and	w8, w8, #0x4
  430cf4:	cbz	w8, 430d2c <ASN1_generate_nconf@plt+0x1242c>
  430cf8:	ldr	w8, [sp, #12]
  430cfc:	cbz	w8, 430d14 <ASN1_generate_nconf@plt+0x12414>
  430d00:	ldur	x0, [x29, #-16]
  430d04:	ldr	x1, [sp]
  430d08:	bl	4196e0 <BIO_printf@plt>
  430d0c:	mov	w8, #0x1                   	// #1
  430d10:	str	w8, [sp, #8]
  430d14:	ldur	x0, [x29, #-16]
  430d18:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  430d1c:	add	x1, x1, #0x457
  430d20:	bl	4196e0 <BIO_printf@plt>
  430d24:	mov	w8, #0x1                   	// #1
  430d28:	str	w8, [sp, #12]
  430d2c:	ldur	w8, [x29, #-20]
  430d30:	and	w8, w8, #0xfffffffe
  430d34:	and	w8, w8, #0xfffffffd
  430d38:	and	w8, w8, #0xfffffffb
  430d3c:	and	w8, w8, #0xfffffff7
  430d40:	stur	w8, [x29, #-20]
  430d44:	ldur	w8, [x29, #-20]
  430d48:	cbz	w8, 430d74 <ASN1_generate_nconf@plt+0x12474>
  430d4c:	ldr	w8, [sp, #12]
  430d50:	cbz	w8, 430d60 <ASN1_generate_nconf@plt+0x12460>
  430d54:	ldur	x0, [x29, #-16]
  430d58:	ldr	x1, [sp]
  430d5c:	bl	4196e0 <BIO_printf@plt>
  430d60:	ldur	x0, [x29, #-16]
  430d64:	ldur	w2, [x29, #-20]
  430d68:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  430d6c:	add	x1, x1, #0x460
  430d70:	bl	4196e0 <BIO_printf@plt>
  430d74:	ldr	w8, [sp, #8]
  430d78:	cbz	w8, 430d8c <ASN1_generate_nconf@plt+0x1248c>
  430d7c:	ldur	x0, [x29, #-16]
  430d80:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  430d84:	add	x1, x1, #0x469
  430d88:	bl	4196e0 <BIO_printf@plt>
  430d8c:	ldur	x0, [x29, #-16]
  430d90:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  430d94:	add	x1, x1, #0xec1
  430d98:	bl	4196e0 <BIO_printf@plt>
  430d9c:	mov	w8, #0x1                   	// #1
  430da0:	stur	w8, [x29, #-4]
  430da4:	ldur	w0, [x29, #-4]
  430da8:	ldp	x29, x30, [sp, #48]
  430dac:	add	sp, sp, #0x40
  430db0:	ret
  430db4:	sub	sp, sp, #0x160
  430db8:	stp	x29, x30, [sp, #320]
  430dbc:	str	x28, [sp, #336]
  430dc0:	add	x29, sp, #0x140
  430dc4:	mov	w8, #0x1                   	// #1
  430dc8:	adrp	x2, 47f000 <ASN1_generate_nconf@plt+0x60700>
  430dcc:	add	x2, x2, #0x4b8
  430dd0:	stur	w0, [x29, #-4]
  430dd4:	stur	x1, [x29, #-16]
  430dd8:	str	w8, [sp, #28]
  430ddc:	ldur	w0, [x29, #-4]
  430de0:	ldur	x1, [x29, #-16]
  430de4:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  430de8:	str	x0, [sp, #32]
  430dec:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  430df0:	stur	w0, [x29, #-20]
  430df4:	cbz	w0, 430e58 <ASN1_generate_nconf@plt+0x12558>
  430df8:	ldur	w8, [x29, #-20]
  430dfc:	add	w9, w8, #0x1
  430e00:	cmp	w9, #0x1
  430e04:	str	w8, [sp, #12]
  430e08:	b.ls	430e20 <ASN1_generate_nconf@plt+0x12520>  // b.plast
  430e0c:	b	430e10 <ASN1_generate_nconf@plt+0x12510>
  430e10:	ldr	w8, [sp, #12]
  430e14:	cmp	w8, #0x1
  430e18:	b.eq	430e40 <ASN1_generate_nconf@plt+0x12540>  // b.none
  430e1c:	b	430e54 <ASN1_generate_nconf@plt+0x12554>
  430e20:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  430e24:	add	x8, x8, #0xc0
  430e28:	ldr	x0, [x8]
  430e2c:	ldr	x2, [sp, #32]
  430e30:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  430e34:	add	x1, x1, #0x466
  430e38:	bl	4196e0 <BIO_printf@plt>
  430e3c:	b	430ef8 <ASN1_generate_nconf@plt+0x125f8>
  430e40:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60700>
  430e44:	add	x0, x0, #0x4b8
  430e48:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  430e4c:	str	wzr, [sp, #28]
  430e50:	b	430ef8 <ASN1_generate_nconf@plt+0x125f8>
  430e54:	b	430dec <ASN1_generate_nconf@plt+0x124ec>
  430e58:	str	wzr, [sp, #28]
  430e5c:	bl	472544 <ASN1_generate_nconf@plt+0x53c44>
  430e60:	stur	x0, [x29, #-16]
  430e64:	ldur	x8, [x29, #-16]
  430e68:	ldr	x8, [x8]
  430e6c:	cbz	x8, 430ef8 <ASN1_generate_nconf@plt+0x125f8>
  430e70:	ldur	x8, [x29, #-16]
  430e74:	ldr	x0, [x8]
  430e78:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  430e7c:	add	x1, x1, #0x4b3
  430e80:	add	x2, sp, #0x10
  430e84:	bl	41b380 <__isoc99_sscanf@plt>
  430e88:	cbnz	w0, 430e9c <ASN1_generate_nconf@plt+0x1259c>
  430e8c:	ldr	w8, [sp, #28]
  430e90:	add	w8, w8, #0x1
  430e94:	str	w8, [sp, #28]
  430e98:	b	430ee8 <ASN1_generate_nconf@plt+0x125e8>
  430e9c:	mov	x0, #0x2                   	// #2
  430ea0:	movk	x0, #0x20, lsl #16
  430ea4:	mov	x8, xzr
  430ea8:	mov	x1, x8
  430eac:	bl	41d060 <OPENSSL_init_ssl@plt>
  430eb0:	ldr	x8, [sp, #16]
  430eb4:	mov	x0, x8
  430eb8:	add	x8, sp, #0x2c
  430ebc:	mov	x1, x8
  430ec0:	mov	x2, #0x100                 	// #256
  430ec4:	str	x8, [sp]
  430ec8:	bl	41a420 <ERR_error_string_n@plt>
  430ecc:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  430ed0:	add	x8, x8, #0xb8
  430ed4:	ldr	x0, [x8]
  430ed8:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  430edc:	add	x1, x1, #0x34f
  430ee0:	ldr	x2, [sp]
  430ee4:	bl	4196e0 <BIO_printf@plt>
  430ee8:	ldur	x8, [x29, #-16]
  430eec:	add	x8, x8, #0x8
  430ef0:	stur	x8, [x29, #-16]
  430ef4:	b	430e64 <ASN1_generate_nconf@plt+0x12564>
  430ef8:	ldr	w0, [sp, #28]
  430efc:	ldr	x28, [sp, #336]
  430f00:	ldp	x29, x30, [sp, #320]
  430f04:	add	sp, sp, #0x160
  430f08:	ret
  430f0c:	sub	sp, sp, #0xc0
  430f10:	stp	x29, x30, [sp, #176]
  430f14:	add	x29, sp, #0xb0
  430f18:	mov	x8, xzr
  430f1c:	mov	w9, #0x1                   	// #1
  430f20:	adrp	x2, 47f000 <ASN1_generate_nconf@plt+0x60700>
  430f24:	add	x2, x2, #0x5d8
  430f28:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  430f2c:	add	x10, x10, #0xc0
  430f30:	stur	w0, [x29, #-4]
  430f34:	stur	x1, [x29, #-16]
  430f38:	stur	x8, [x29, #-24]
  430f3c:	stur	x8, [x29, #-32]
  430f40:	stur	x8, [x29, #-40]
  430f44:	stur	x8, [x29, #-48]
  430f48:	stur	x8, [x29, #-56]
  430f4c:	stur	x8, [x29, #-64]
  430f50:	stur	x8, [x29, #-72]
  430f54:	stur	x8, [x29, #-80]
  430f58:	str	x8, [sp, #88]
  430f5c:	str	w9, [sp, #72]
  430f60:	str	wzr, [sp, #68]
  430f64:	str	x8, [sp, #56]
  430f68:	ldur	w0, [x29, #-4]
  430f6c:	ldur	x1, [x29, #-16]
  430f70:	str	x10, [sp, #48]
  430f74:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  430f78:	str	x0, [sp, #80]
  430f7c:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  430f80:	str	w0, [sp, #76]
  430f84:	cbz	w0, 4310b4 <ASN1_generate_nconf@plt+0x127b4>
  430f88:	ldr	w8, [sp, #76]
  430f8c:	add	w9, w8, #0x1
  430f90:	cmp	w9, #0x1
  430f94:	str	w8, [sp, #44]
  430f98:	b.ls	431024 <ASN1_generate_nconf@plt+0x12724>  // b.plast
  430f9c:	b	430fa0 <ASN1_generate_nconf@plt+0x126a0>
  430fa0:	ldr	w8, [sp, #44]
  430fa4:	cmp	w8, #0x1
  430fa8:	b.eq	431040 <ASN1_generate_nconf@plt+0x12740>  // b.none
  430fac:	b	430fb0 <ASN1_generate_nconf@plt+0x126b0>
  430fb0:	ldr	w8, [sp, #44]
  430fb4:	cmp	w8, #0x2
  430fb8:	b.eq	431054 <ASN1_generate_nconf@plt+0x12754>  // b.none
  430fbc:	b	430fc0 <ASN1_generate_nconf@plt+0x126c0>
  430fc0:	ldr	w8, [sp, #44]
  430fc4:	cmp	w8, #0x3
  430fc8:	b.eq	431060 <ASN1_generate_nconf@plt+0x12760>  // b.none
  430fcc:	b	430fd0 <ASN1_generate_nconf@plt+0x126d0>
  430fd0:	ldr	w8, [sp, #44]
  430fd4:	cmp	w8, #0x4
  430fd8:	b.eq	43106c <ASN1_generate_nconf@plt+0x1276c>  // b.none
  430fdc:	b	430fe0 <ASN1_generate_nconf@plt+0x126e0>
  430fe0:	ldr	w8, [sp, #44]
  430fe4:	cmp	w8, #0x5
  430fe8:	b.eq	43109c <ASN1_generate_nconf@plt+0x1279c>  // b.none
  430fec:	b	430ff0 <ASN1_generate_nconf@plt+0x126f0>
  430ff0:	ldr	w8, [sp, #44]
  430ff4:	cmp	w8, #0x5dc
  430ff8:	b.eq	431084 <ASN1_generate_nconf@plt+0x12784>  // b.none
  430ffc:	b	431000 <ASN1_generate_nconf@plt+0x12700>
  431000:	ldr	w8, [sp, #44]
  431004:	subs	w9, w8, #0x5dd
  431008:	cmp	w9, #0x1
  43100c:	b.ls	431088 <ASN1_generate_nconf@plt+0x12788>  // b.plast
  431010:	b	431014 <ASN1_generate_nconf@plt+0x12714>
  431014:	ldr	w8, [sp, #44]
  431018:	cmp	w8, #0x5df
  43101c:	b.eq	431084 <ASN1_generate_nconf@plt+0x12784>  // b.none
  431020:	b	4310b0 <ASN1_generate_nconf@plt+0x127b0>
  431024:	ldr	x8, [sp, #48]
  431028:	ldr	x0, [x8]
  43102c:	ldr	x2, [sp, #80]
  431030:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  431034:	add	x1, x1, #0x466
  431038:	bl	4196e0 <BIO_printf@plt>
  43103c:	b	431288 <ASN1_generate_nconf@plt+0x12988>
  431040:	str	wzr, [sp, #72]
  431044:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60700>
  431048:	add	x0, x0, #0x5d8
  43104c:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  431050:	b	431288 <ASN1_generate_nconf@plt+0x12988>
  431054:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  431058:	stur	x0, [x29, #-72]
  43105c:	b	4310b0 <ASN1_generate_nconf@plt+0x127b0>
  431060:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  431064:	stur	x0, [x29, #-80]
  431068:	b	4310b0 <ASN1_generate_nconf@plt+0x127b0>
  43106c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  431070:	mov	w8, wzr
  431074:	mov	w1, w8
  431078:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  43107c:	stur	x0, [x29, #-24]
  431080:	b	4310b0 <ASN1_generate_nconf@plt+0x127b0>
  431084:	b	4310b0 <ASN1_generate_nconf@plt+0x127b0>
  431088:	ldr	w0, [sp, #76]
  43108c:	bl	46a49c <ASN1_generate_nconf@plt+0x4bb9c>
  431090:	cbnz	w0, 431098 <ASN1_generate_nconf@plt+0x12798>
  431094:	b	431288 <ASN1_generate_nconf@plt+0x12988>
  431098:	b	4310b0 <ASN1_generate_nconf@plt+0x127b0>
  43109c:	bl	472534 <ASN1_generate_nconf@plt+0x53c34>
  4310a0:	sub	x1, x29, #0x38
  4310a4:	bl	4712d4 <ASN1_generate_nconf@plt+0x529d4>
  4310a8:	cbnz	w0, 4310b0 <ASN1_generate_nconf@plt+0x127b0>
  4310ac:	b	431288 <ASN1_generate_nconf@plt+0x12988>
  4310b0:	b	430f7c <ASN1_generate_nconf@plt+0x1267c>
  4310b4:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  4310b8:	stur	w0, [x29, #-4]
  4310bc:	bl	472544 <ASN1_generate_nconf@plt+0x53c44>
  4310c0:	stur	x0, [x29, #-16]
  4310c4:	mov	w8, #0x1                   	// #1
  4310c8:	str	w8, [sp, #68]
  4310cc:	ldur	w8, [x29, #-4]
  4310d0:	cmp	w8, #0x1
  4310d4:	b.eq	4310dc <ASN1_generate_nconf@plt+0x127dc>  // b.none
  4310d8:	b	431024 <ASN1_generate_nconf@plt+0x12724>
  4310dc:	ldur	x8, [x29, #-16]
  4310e0:	ldr	x8, [x8]
  4310e4:	stur	x8, [x29, #-64]
  4310e8:	ldur	x1, [x29, #-80]
  4310ec:	mov	x8, xzr
  4310f0:	mov	x0, x8
  4310f4:	mov	x2, x8
  4310f8:	add	x3, sp, #0x58
  4310fc:	bl	46b49c <ASN1_generate_nconf@plt+0x4cb9c>
  431100:	cbnz	w0, 43111c <ASN1_generate_nconf@plt+0x1281c>
  431104:	ldr	x8, [sp, #48]
  431108:	ldr	x0, [x8]
  43110c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  431110:	add	x1, x1, #0x395
  431114:	bl	4196e0 <BIO_printf@plt>
  431118:	b	431288 <ASN1_generate_nconf@plt+0x12988>
  43111c:	ldur	x0, [x29, #-64]
  431120:	mov	w1, #0x72                  	// #114
  431124:	mov	w2, #0x8005                	// #32773
  431128:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  43112c:	stur	x0, [x29, #-40]
  431130:	ldur	x8, [x29, #-40]
  431134:	cbnz	x8, 43113c <ASN1_generate_nconf@plt+0x1283c>
  431138:	b	43129c <ASN1_generate_nconf@plt+0x1299c>
  43113c:	ldur	x0, [x29, #-40]
  431140:	mov	x8, xzr
  431144:	mov	x1, x8
  431148:	mov	x2, x8
  43114c:	mov	x3, x8
  431150:	bl	41a5c0 <PEM_read_bio_DSAparams@plt>
  431154:	stur	x0, [x29, #-48]
  431158:	cbnz	x0, 431174 <ASN1_generate_nconf@plt+0x12874>
  43115c:	ldr	x8, [sp, #48]
  431160:	ldr	x0, [x8]
  431164:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  431168:	add	x1, x1, #0x58a
  43116c:	bl	4196e0 <BIO_printf@plt>
  431170:	b	431288 <ASN1_generate_nconf@plt+0x12988>
  431174:	ldur	x0, [x29, #-40]
  431178:	bl	41de90 <BIO_free@plt>
  43117c:	mov	x8, xzr
  431180:	stur	x8, [x29, #-40]
  431184:	ldur	x8, [x29, #-72]
  431188:	ldr	w2, [sp, #68]
  43118c:	mov	x0, x8
  431190:	mov	w1, #0x8005                	// #32773
  431194:	bl	46f71c <ASN1_generate_nconf@plt+0x50e1c>
  431198:	stur	x0, [x29, #-32]
  43119c:	ldur	x8, [x29, #-32]
  4311a0:	cbnz	x8, 4311a8 <ASN1_generate_nconf@plt+0x128a8>
  4311a4:	b	43129c <ASN1_generate_nconf@plt+0x1299c>
  4311a8:	ldur	x0, [x29, #-48]
  4311ac:	add	x1, sp, #0x38
  4311b0:	mov	x8, xzr
  4311b4:	mov	x2, x8
  4311b8:	mov	x3, x8
  4311bc:	bl	41d560 <DSA_get0_pqg@plt>
  4311c0:	ldr	x0, [sp, #56]
  4311c4:	bl	41ac60 <BN_num_bits@plt>
  4311c8:	mov	w9, #0x2710                	// #10000
  4311cc:	cmp	w0, w9
  4311d0:	b.le	43120c <ASN1_generate_nconf@plt+0x1290c>
  4311d4:	ldr	x8, [sp, #48]
  4311d8:	ldr	x0, [x8]
  4311dc:	ldr	x9, [sp, #56]
  4311e0:	str	x0, [sp, #32]
  4311e4:	mov	x0, x9
  4311e8:	bl	41ac60 <BN_num_bits@plt>
  4311ec:	ldr	x8, [sp, #32]
  4311f0:	str	w0, [sp, #28]
  4311f4:	mov	x0, x8
  4311f8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4311fc:	add	x1, x1, #0x2d6
  431200:	mov	w2, #0x2710                	// #10000
  431204:	ldr	w3, [sp, #28]
  431208:	bl	4196e0 <BIO_printf@plt>
  43120c:	ldr	x8, [sp, #48]
  431210:	ldr	x0, [x8]
  431214:	ldr	x9, [sp, #56]
  431218:	str	x0, [sp, #16]
  43121c:	mov	x0, x9
  431220:	bl	41ac60 <BN_num_bits@plt>
  431224:	ldr	x8, [sp, #16]
  431228:	str	w0, [sp, #12]
  43122c:	mov	x0, x8
  431230:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  431234:	add	x1, x1, #0x5ad
  431238:	ldr	w2, [sp, #12]
  43123c:	bl	4196e0 <BIO_printf@plt>
  431240:	ldur	x8, [x29, #-48]
  431244:	mov	x0, x8
  431248:	bl	41ac20 <DSA_generate_key@plt>
  43124c:	cbnz	w0, 431254 <ASN1_generate_nconf@plt+0x12954>
  431250:	b	431288 <ASN1_generate_nconf@plt+0x12988>
  431254:	ldur	x0, [x29, #-32]
  431258:	ldur	x1, [x29, #-48]
  43125c:	ldur	x2, [x29, #-56]
  431260:	ldr	x6, [sp, #88]
  431264:	mov	x8, xzr
  431268:	mov	x3, x8
  43126c:	mov	w9, wzr
  431270:	mov	w4, w9
  431274:	mov	x5, x8
  431278:	bl	41d120 <PEM_write_bio_DSAPrivateKey@plt>
  43127c:	cbnz	w0, 431284 <ASN1_generate_nconf@plt+0x12984>
  431280:	b	431288 <ASN1_generate_nconf@plt+0x12988>
  431284:	str	wzr, [sp, #72]
  431288:	ldr	w8, [sp, #72]
  43128c:	cbz	w8, 43129c <ASN1_generate_nconf@plt+0x1299c>
  431290:	ldr	x8, [sp, #48]
  431294:	ldr	x0, [x8]
  431298:	bl	41e780 <ERR_print_errors@plt>
  43129c:	ldur	x0, [x29, #-40]
  4312a0:	bl	41de90 <BIO_free@plt>
  4312a4:	ldur	x8, [x29, #-32]
  4312a8:	mov	x0, x8
  4312ac:	bl	41cde0 <BIO_free_all@plt>
  4312b0:	ldur	x0, [x29, #-48]
  4312b4:	bl	41cd30 <DSA_free@plt>
  4312b8:	ldur	x0, [x29, #-24]
  4312bc:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  4312c0:	ldr	x0, [sp, #88]
  4312c4:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  4312c8:	add	x1, x1, #0x5ca
  4312cc:	mov	w2, #0x8f                  	// #143
  4312d0:	bl	41b180 <CRYPTO_free@plt>
  4312d4:	ldr	w0, [sp, #72]
  4312d8:	ldp	x29, x30, [sp, #176]
  4312dc:	add	sp, sp, #0xc0
  4312e0:	ret
  4312e4:	sub	sp, sp, #0xe0
  4312e8:	stp	x29, x30, [sp, #208]
  4312ec:	add	x29, sp, #0xd0
  4312f0:	mov	x8, xzr
  4312f4:	mov	w9, #0x8005                	// #32773
  4312f8:	mov	w10, #0x1                   	// #1
  4312fc:	adrp	x2, 47f000 <ASN1_generate_nconf@plt+0x60700>
  431300:	add	x2, x2, #0x700
  431304:	adrp	x11, 4b1000 <stdin@@GLIBC_2.17+0x10>
  431308:	add	x11, x11, #0xc0
  43130c:	stur	w0, [x29, #-4]
  431310:	stur	x1, [x29, #-16]
  431314:	stur	x8, [x29, #-24]
  431318:	stur	x8, [x29, #-32]
  43131c:	stur	x8, [x29, #-40]
  431320:	stur	x8, [x29, #-48]
  431324:	stur	x8, [x29, #-56]
  431328:	stur	x8, [x29, #-64]
  43132c:	stur	x8, [x29, #-72]
  431330:	stur	x8, [x29, #-80]
  431334:	stur	x8, [x29, #-96]
  431338:	str	w9, [sp, #104]
  43133c:	str	wzr, [sp, #100]
  431340:	str	w10, [sp, #96]
  431344:	str	wzr, [sp, #88]
  431348:	str	wzr, [sp, #84]
  43134c:	ldur	w0, [x29, #-4]
  431350:	ldur	x1, [x29, #-16]
  431354:	str	x11, [sp, #72]
  431358:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  43135c:	stur	x0, [x29, #-88]
  431360:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  431364:	stur	w0, [x29, #-100]
  431368:	cbz	w0, 431604 <ASN1_generate_nconf@plt+0x12d04>
  43136c:	ldur	w8, [x29, #-100]
  431370:	add	w8, w8, #0x1
  431374:	mov	w9, w8
  431378:	ubfx	x9, x9, #0, #32
  43137c:	cmp	x9, #0xc
  431380:	str	x9, [sp, #64]
  431384:	b.hi	431600 <ASN1_generate_nconf@plt+0x12d00>  // b.pmore
  431388:	adrp	x8, 47f000 <ASN1_generate_nconf@plt+0x60700>
  43138c:	add	x8, x8, #0x6c8
  431390:	ldr	x11, [sp, #64]
  431394:	ldrsw	x10, [x8, x11, lsl #2]
  431398:	add	x9, x8, x10
  43139c:	br	x9
  4313a0:	ldr	x8, [sp, #72]
  4313a4:	ldr	x0, [x8]
  4313a8:	ldur	x2, [x29, #-88]
  4313ac:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  4313b0:	add	x1, x1, #0x466
  4313b4:	bl	4196e0 <BIO_printf@plt>
  4313b8:	b	431890 <ASN1_generate_nconf@plt+0x12f90>
  4313bc:	str	wzr, [sp, #96]
  4313c0:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60700>
  4313c4:	add	x0, x0, #0x700
  4313c8:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  4313cc:	b	431890 <ASN1_generate_nconf@plt+0x12f90>
  4313d0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4313d4:	mov	x1, #0x2                   	// #2
  4313d8:	add	x2, sp, #0x68
  4313dc:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  4313e0:	cbnz	w0, 4313e8 <ASN1_generate_nconf@plt+0x12ae8>
  4313e4:	b	4313a0 <ASN1_generate_nconf@plt+0x12aa0>
  4313e8:	b	431600 <ASN1_generate_nconf@plt+0x12d00>
  4313ec:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4313f0:	stur	x0, [x29, #-64]
  4313f4:	b	431600 <ASN1_generate_nconf@plt+0x12d00>
  4313f8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4313fc:	stur	x0, [x29, #-72]
  431400:	b	431600 <ASN1_generate_nconf@plt+0x12d00>
  431404:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  431408:	mov	w8, wzr
  43140c:	mov	w1, w8
  431410:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  431414:	stur	x0, [x29, #-40]
  431418:	b	431600 <ASN1_generate_nconf@plt+0x12d00>
  43141c:	ldr	w8, [sp, #88]
  431420:	cmp	w8, #0x1
  431424:	b.ne	43142c <ASN1_generate_nconf@plt+0x12b2c>  // b.any
  431428:	b	4313a0 <ASN1_generate_nconf@plt+0x12aa0>
  43142c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  431430:	ldur	x2, [x29, #-40]
  431434:	sub	x8, x29, #0x38
  431438:	str	x0, [sp, #56]
  43143c:	mov	x0, x8
  431440:	ldr	x1, [sp, #56]
  431444:	bl	4318e0 <ASN1_generate_nconf@plt+0x12fe0>
  431448:	cbnz	w0, 431450 <ASN1_generate_nconf@plt+0x12b50>
  43144c:	b	431890 <ASN1_generate_nconf@plt+0x12f90>
  431450:	b	431600 <ASN1_generate_nconf@plt+0x12d00>
  431454:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  431458:	ldur	x2, [x29, #-40]
  43145c:	ldr	w3, [sp, #88]
  431460:	sub	x8, x29, #0x38
  431464:	str	x0, [sp, #48]
  431468:	mov	x0, x8
  43146c:	ldr	x1, [sp, #48]
  431470:	bl	431a54 <ASN1_generate_nconf@plt+0x13154>
  431474:	cbnz	w0, 43147c <ASN1_generate_nconf@plt+0x12b7c>
  431478:	b	431890 <ASN1_generate_nconf@plt+0x12f90>
  43147c:	b	431600 <ASN1_generate_nconf@plt+0x12d00>
  431480:	ldur	x8, [x29, #-56]
  431484:	cbnz	x8, 4314a4 <ASN1_generate_nconf@plt+0x12ba4>
  431488:	ldr	x8, [sp, #72]
  43148c:	ldr	x0, [x8]
  431490:	ldur	x2, [x29, #-88]
  431494:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  431498:	add	x1, x1, #0x954
  43149c:	bl	4196e0 <BIO_printf@plt>
  4314a0:	b	4313a0 <ASN1_generate_nconf@plt+0x12aa0>
  4314a4:	ldur	x0, [x29, #-56]
  4314a8:	str	x0, [sp, #40]
  4314ac:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4314b0:	ldr	x8, [sp, #40]
  4314b4:	str	x0, [sp, #32]
  4314b8:	mov	x0, x8
  4314bc:	ldr	x1, [sp, #32]
  4314c0:	bl	46ed48 <ASN1_generate_nconf@plt+0x50448>
  4314c4:	cmp	w0, #0x0
  4314c8:	cset	w9, gt
  4314cc:	tbnz	w9, #0, 43151c <ASN1_generate_nconf@plt+0x12c1c>
  4314d0:	ldr	x8, [sp, #72]
  4314d4:	ldr	x0, [x8]
  4314d8:	ldur	x2, [x29, #-88]
  4314dc:	str	x0, [sp, #24]
  4314e0:	str	x2, [sp, #16]
  4314e4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4314e8:	ldr	x8, [sp, #24]
  4314ec:	str	x0, [sp, #8]
  4314f0:	mov	x0, x8
  4314f4:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  4314f8:	add	x1, x1, #0x96f
  4314fc:	ldr	x2, [sp, #16]
  431500:	ldr	x3, [sp, #8]
  431504:	bl	4196e0 <BIO_printf@plt>
  431508:	ldr	x8, [sp, #72]
  43150c:	ldr	x9, [x8]
  431510:	mov	x0, x9
  431514:	bl	41e780 <ERR_print_errors@plt>
  431518:	b	431890 <ASN1_generate_nconf@plt+0x12f90>
  43151c:	b	431600 <ASN1_generate_nconf@plt+0x12d00>
  431520:	ldur	x8, [x29, #-56]
  431524:	cbz	x8, 43152c <ASN1_generate_nconf@plt+0x12c2c>
  431528:	b	4313a0 <ASN1_generate_nconf@plt+0x12aa0>
  43152c:	mov	w8, #0x1                   	// #1
  431530:	str	w8, [sp, #88]
  431534:	b	431600 <ASN1_generate_nconf@plt+0x12d00>
  431538:	mov	w8, #0x1                   	// #1
  43153c:	str	w8, [sp, #100]
  431540:	b	431600 <ASN1_generate_nconf@plt+0x12d00>
  431544:	bl	472534 <ASN1_generate_nconf@plt+0x53c34>
  431548:	sub	x1, x29, #0x60
  43154c:	bl	4712d4 <ASN1_generate_nconf@plt+0x529d4>
  431550:	cbz	w0, 431560 <ASN1_generate_nconf@plt+0x12c60>
  431554:	ldr	w8, [sp, #88]
  431558:	cmp	w8, #0x1
  43155c:	b.ne	431564 <ASN1_generate_nconf@plt+0x12c64>  // b.any
  431560:	b	4313a0 <ASN1_generate_nconf@plt+0x12aa0>
  431564:	ldur	x0, [x29, #-96]
  431568:	bl	419df0 <EVP_CIPHER_flags@plt>
  43156c:	mov	x8, #0x7                   	// #7
  431570:	movk	x8, #0xf, lsl #16
  431574:	and	x8, x0, x8
  431578:	cmp	x8, #0x6
  43157c:	b.eq	4315e4 <ASN1_generate_nconf@plt+0x12ce4>  // b.none
  431580:	ldur	x0, [x29, #-96]
  431584:	bl	419df0 <EVP_CIPHER_flags@plt>
  431588:	mov	x8, #0x7                   	// #7
  43158c:	movk	x8, #0xf, lsl #16
  431590:	and	x8, x0, x8
  431594:	cmp	x8, #0x7
  431598:	b.eq	4315e4 <ASN1_generate_nconf@plt+0x12ce4>  // b.none
  43159c:	ldur	x0, [x29, #-96]
  4315a0:	bl	419df0 <EVP_CIPHER_flags@plt>
  4315a4:	mov	x8, #0x7                   	// #7
  4315a8:	movk	x8, #0xf, lsl #16
  4315ac:	and	x8, x0, x8
  4315b0:	mov	x9, #0x1                   	// #1
  4315b4:	movk	x9, #0x1, lsl #16
  4315b8:	cmp	x8, x9
  4315bc:	b.eq	4315e4 <ASN1_generate_nconf@plt+0x12ce4>  // b.none
  4315c0:	ldur	x0, [x29, #-96]
  4315c4:	bl	419df0 <EVP_CIPHER_flags@plt>
  4315c8:	mov	x8, #0x7                   	// #7
  4315cc:	movk	x8, #0xf, lsl #16
  4315d0:	and	x8, x0, x8
  4315d4:	mov	x9, #0x3                   	// #3
  4315d8:	movk	x9, #0x1, lsl #16
  4315dc:	cmp	x8, x9
  4315e0:	b.ne	431600 <ASN1_generate_nconf@plt+0x12d00>  // b.any
  4315e4:	ldr	x8, [sp, #72]
  4315e8:	ldr	x0, [x8]
  4315ec:	ldur	x2, [x29, #-88]
  4315f0:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  4315f4:	add	x1, x1, #0x990
  4315f8:	bl	4196e0 <BIO_printf@plt>
  4315fc:	b	431890 <ASN1_generate_nconf@plt+0x12f90>
  431600:	b	431360 <ASN1_generate_nconf@plt+0x12a60>
  431604:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  431608:	stur	w0, [x29, #-4]
  43160c:	ldur	w8, [x29, #-4]
  431610:	cbz	w8, 431618 <ASN1_generate_nconf@plt+0x12d18>
  431614:	b	4313a0 <ASN1_generate_nconf@plt+0x12aa0>
  431618:	ldr	w8, [sp, #88]
  43161c:	mov	w9, wzr
  431620:	mov	w10, #0x1                   	// #1
  431624:	cmp	w8, #0x0
  431628:	csel	w8, w9, w10, ne  // ne = any
  43162c:	str	w8, [sp, #84]
  431630:	ldur	x11, [x29, #-56]
  431634:	cbnz	x11, 43163c <ASN1_generate_nconf@plt+0x12d3c>
  431638:	b	4313a0 <ASN1_generate_nconf@plt+0x12aa0>
  43163c:	ldur	x0, [x29, #-72]
  431640:	mov	x8, xzr
  431644:	mov	x1, x8
  431648:	sub	x2, x29, #0x50
  43164c:	mov	x3, x8
  431650:	bl	46b49c <ASN1_generate_nconf@plt+0x4cb9c>
  431654:	cbnz	w0, 431670 <ASN1_generate_nconf@plt+0x12d70>
  431658:	ldr	x8, [sp, #72]
  43165c:	ldr	x0, [x8]
  431660:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  431664:	add	x1, x1, #0x395
  431668:	bl	41a930 <BIO_puts@plt>
  43166c:	b	431890 <ASN1_generate_nconf@plt+0x12f90>
  431670:	ldur	x0, [x29, #-64]
  431674:	ldr	w1, [sp, #104]
  431678:	ldr	w2, [sp, #84]
  43167c:	bl	46f71c <ASN1_generate_nconf@plt+0x50e1c>
  431680:	stur	x0, [x29, #-32]
  431684:	ldur	x8, [x29, #-32]
  431688:	cbnz	x8, 431690 <ASN1_generate_nconf@plt+0x12d90>
  43168c:	b	431890 <ASN1_generate_nconf@plt+0x12f90>
  431690:	ldur	x0, [x29, #-56]
  431694:	adrp	x1, 431000 <ASN1_generate_nconf@plt+0x12700>
  431698:	add	x1, x1, #0xbfc
  43169c:	bl	41dc30 <EVP_PKEY_CTX_set_cb@plt>
  4316a0:	ldur	x0, [x29, #-56]
  4316a4:	ldr	x8, [sp, #72]
  4316a8:	ldr	x1, [x8]
  4316ac:	bl	41e160 <EVP_PKEY_CTX_set_app_data@plt>
  4316b0:	ldr	w9, [sp, #88]
  4316b4:	cbz	w9, 4316fc <ASN1_generate_nconf@plt+0x12dfc>
  4316b8:	ldur	x0, [x29, #-56]
  4316bc:	sub	x1, x29, #0x30
  4316c0:	bl	419720 <EVP_PKEY_paramgen@plt>
  4316c4:	cmp	w0, #0x0
  4316c8:	cset	w8, gt
  4316cc:	tbnz	w8, #0, 4316f8 <ASN1_generate_nconf@plt+0x12df8>
  4316d0:	ldr	x8, [sp, #72]
  4316d4:	ldr	x0, [x8]
  4316d8:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  4316dc:	add	x1, x1, #0x9af
  4316e0:	bl	41a930 <BIO_puts@plt>
  4316e4:	ldr	x8, [sp, #72]
  4316e8:	ldr	x9, [x8]
  4316ec:	mov	x0, x9
  4316f0:	bl	41e780 <ERR_print_errors@plt>
  4316f4:	b	431890 <ASN1_generate_nconf@plt+0x12f90>
  4316f8:	b	43173c <ASN1_generate_nconf@plt+0x12e3c>
  4316fc:	ldur	x0, [x29, #-56]
  431700:	sub	x1, x29, #0x30
  431704:	bl	41c8c0 <EVP_PKEY_keygen@plt>
  431708:	cmp	w0, #0x0
  43170c:	cset	w8, gt
  431710:	tbnz	w8, #0, 43173c <ASN1_generate_nconf@plt+0x12e3c>
  431714:	ldr	x8, [sp, #72]
  431718:	ldr	x0, [x8]
  43171c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  431720:	add	x1, x1, #0x328
  431724:	bl	41a930 <BIO_puts@plt>
  431728:	ldr	x8, [sp, #72]
  43172c:	ldr	x9, [x8]
  431730:	mov	x0, x9
  431734:	bl	41e780 <ERR_print_errors@plt>
  431738:	b	431890 <ASN1_generate_nconf@plt+0x12f90>
  43173c:	ldr	w8, [sp, #88]
  431740:	cbz	w8, 431758 <ASN1_generate_nconf@plt+0x12e58>
  431744:	ldur	x0, [x29, #-32]
  431748:	ldur	x1, [x29, #-48]
  43174c:	bl	41e020 <PEM_write_bio_Parameters@plt>
  431750:	str	w0, [sp, #92]
  431754:	b	4317d0 <ASN1_generate_nconf@plt+0x12ed0>
  431758:	ldr	w8, [sp, #104]
  43175c:	mov	w9, #0x8005                	// #32773
  431760:	cmp	w8, w9
  431764:	b.ne	431798 <ASN1_generate_nconf@plt+0x12e98>  // b.any
  431768:	ldur	x0, [x29, #-32]
  43176c:	ldur	x1, [x29, #-48]
  431770:	ldur	x2, [x29, #-96]
  431774:	ldur	x6, [x29, #-80]
  431778:	mov	x8, xzr
  43177c:	mov	x3, x8
  431780:	mov	w9, wzr
  431784:	mov	w4, w9
  431788:	mov	x5, x8
  43178c:	bl	41e880 <PEM_write_bio_PrivateKey@plt>
  431790:	str	w0, [sp, #92]
  431794:	b	4317d0 <ASN1_generate_nconf@plt+0x12ed0>
  431798:	ldr	w8, [sp, #104]
  43179c:	cmp	w8, #0x4
  4317a0:	b.ne	4317b8 <ASN1_generate_nconf@plt+0x12eb8>  // b.any
  4317a4:	ldur	x0, [x29, #-32]
  4317a8:	ldur	x1, [x29, #-48]
  4317ac:	bl	41cc80 <i2d_PrivateKey_bio@plt>
  4317b0:	str	w0, [sp, #92]
  4317b4:	b	4317d0 <ASN1_generate_nconf@plt+0x12ed0>
  4317b8:	ldr	x8, [sp, #72]
  4317bc:	ldr	x0, [x8]
  4317c0:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  4317c4:	add	x1, x1, #0x9cc
  4317c8:	bl	4196e0 <BIO_printf@plt>
  4317cc:	b	431890 <ASN1_generate_nconf@plt+0x12f90>
  4317d0:	ldr	w8, [sp, #92]
  4317d4:	cmp	w8, #0x0
  4317d8:	cset	w8, gt
  4317dc:	tbnz	w8, #0, 431804 <ASN1_generate_nconf@plt+0x12f04>
  4317e0:	ldr	x8, [sp, #72]
  4317e4:	ldr	x0, [x8]
  4317e8:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  4317ec:	add	x1, x1, #0x9ea
  4317f0:	bl	41a930 <BIO_puts@plt>
  4317f4:	ldr	x8, [sp, #72]
  4317f8:	ldr	x9, [x8]
  4317fc:	mov	x0, x9
  431800:	bl	41e780 <ERR_print_errors@plt>
  431804:	ldr	w8, [sp, #100]
  431808:	cbz	w8, 43188c <ASN1_generate_nconf@plt+0x12f8c>
  43180c:	ldr	w8, [sp, #88]
  431810:	cbz	w8, 431838 <ASN1_generate_nconf@plt+0x12f38>
  431814:	ldur	x0, [x29, #-32]
  431818:	ldur	x1, [x29, #-48]
  43181c:	mov	w8, wzr
  431820:	mov	w2, w8
  431824:	mov	x9, xzr
  431828:	mov	x3, x9
  43182c:	bl	41c0c0 <EVP_PKEY_print_params@plt>
  431830:	str	w0, [sp, #92]
  431834:	b	431858 <ASN1_generate_nconf@plt+0x12f58>
  431838:	ldur	x0, [x29, #-32]
  43183c:	ldur	x1, [x29, #-48]
  431840:	mov	w8, wzr
  431844:	mov	w2, w8
  431848:	mov	x9, xzr
  43184c:	mov	x3, x9
  431850:	bl	41ac80 <EVP_PKEY_print_private@plt>
  431854:	str	w0, [sp, #92]
  431858:	ldr	w8, [sp, #92]
  43185c:	cmp	w8, #0x0
  431860:	cset	w8, gt
  431864:	tbnz	w8, #0, 43188c <ASN1_generate_nconf@plt+0x12f8c>
  431868:	ldr	x8, [sp, #72]
  43186c:	ldr	x0, [x8]
  431870:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  431874:	add	x1, x1, #0x9fd
  431878:	bl	41a930 <BIO_puts@plt>
  43187c:	ldr	x8, [sp, #72]
  431880:	ldr	x9, [x8]
  431884:	mov	x0, x9
  431888:	bl	41e780 <ERR_print_errors@plt>
  43188c:	str	wzr, [sp, #96]
  431890:	ldur	x0, [x29, #-48]
  431894:	bl	41d960 <EVP_PKEY_free@plt>
  431898:	ldur	x0, [x29, #-56]
  43189c:	bl	41c380 <EVP_PKEY_CTX_free@plt>
  4318a0:	ldur	x0, [x29, #-32]
  4318a4:	bl	41cde0 <BIO_free_all@plt>
  4318a8:	ldur	x0, [x29, #-24]
  4318ac:	bl	41de90 <BIO_free@plt>
  4318b0:	ldur	x8, [x29, #-40]
  4318b4:	mov	x0, x8
  4318b8:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  4318bc:	ldur	x0, [x29, #-80]
  4318c0:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  4318c4:	add	x1, x1, #0xa11
  4318c8:	mov	w2, #0xcd                  	// #205
  4318cc:	bl	41b180 <CRYPTO_free@plt>
  4318d0:	ldr	w0, [sp, #96]
  4318d4:	ldp	x29, x30, [sp, #208]
  4318d8:	add	sp, sp, #0xe0
  4318dc:	ret
  4318e0:	sub	sp, sp, #0x50
  4318e4:	stp	x29, x30, [sp, #64]
  4318e8:	add	x29, sp, #0x40
  4318ec:	mov	x8, xzr
  4318f0:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4318f4:	add	x9, x9, #0xc0
  4318f8:	stur	x0, [x29, #-16]
  4318fc:	stur	x1, [x29, #-24]
  431900:	str	x2, [sp, #32]
  431904:	str	x8, [sp, #16]
  431908:	str	x8, [sp, #8]
  43190c:	ldur	x8, [x29, #-16]
  431910:	ldr	x8, [x8]
  431914:	str	x9, [sp]
  431918:	cbz	x8, 431938 <ASN1_generate_nconf@plt+0x13038>
  43191c:	ldr	x8, [sp]
  431920:	ldr	x0, [x8]
  431924:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  431928:	add	x1, x1, #0xa6f
  43192c:	bl	41a930 <BIO_puts@plt>
  431930:	stur	wzr, [x29, #-4]
  431934:	b	431a44 <ASN1_generate_nconf@plt+0x13144>
  431938:	ldur	x0, [x29, #-24]
  43193c:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  431940:	add	x1, x1, #0x45a
  431944:	bl	41b160 <BIO_new_file@plt>
  431948:	str	x0, [sp, #24]
  43194c:	ldr	x8, [sp, #24]
  431950:	cbnz	x8, 431974 <ASN1_generate_nconf@plt+0x13074>
  431954:	ldr	x8, [sp]
  431958:	ldr	x0, [x8]
  43195c:	ldur	x2, [x29, #-24]
  431960:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  431964:	add	x1, x1, #0xa88
  431968:	bl	4196e0 <BIO_printf@plt>
  43196c:	stur	wzr, [x29, #-4]
  431970:	b	431a44 <ASN1_generate_nconf@plt+0x13144>
  431974:	ldr	x0, [sp, #24]
  431978:	mov	x8, xzr
  43197c:	mov	x1, x8
  431980:	bl	41b350 <PEM_read_bio_Parameters@plt>
  431984:	str	x0, [sp, #16]
  431988:	ldr	x0, [sp, #24]
  43198c:	bl	41de90 <BIO_free@plt>
  431990:	ldr	x8, [sp, #16]
  431994:	cbnz	x8, 4319b8 <ASN1_generate_nconf@plt+0x130b8>
  431998:	ldr	x8, [sp]
  43199c:	ldr	x0, [x8]
  4319a0:	ldur	x2, [x29, #-24]
  4319a4:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  4319a8:	add	x1, x1, #0xaa6
  4319ac:	bl	4196e0 <BIO_printf@plt>
  4319b0:	stur	wzr, [x29, #-4]
  4319b4:	b	431a44 <ASN1_generate_nconf@plt+0x13144>
  4319b8:	ldr	x0, [sp, #16]
  4319bc:	ldr	x1, [sp, #32]
  4319c0:	bl	41a2a0 <EVP_PKEY_CTX_new@plt>
  4319c4:	str	x0, [sp, #8]
  4319c8:	ldr	x8, [sp, #8]
  4319cc:	cbnz	x8, 4319d4 <ASN1_generate_nconf@plt+0x130d4>
  4319d0:	b	431a0c <ASN1_generate_nconf@plt+0x1310c>
  4319d4:	ldr	x0, [sp, #8]
  4319d8:	bl	41b3b0 <EVP_PKEY_keygen_init@plt>
  4319dc:	cmp	w0, #0x0
  4319e0:	cset	w8, gt
  4319e4:	tbnz	w8, #0, 4319ec <ASN1_generate_nconf@plt+0x130ec>
  4319e8:	b	431a0c <ASN1_generate_nconf@plt+0x1310c>
  4319ec:	ldr	x0, [sp, #16]
  4319f0:	bl	41d960 <EVP_PKEY_free@plt>
  4319f4:	ldr	x8, [sp, #8]
  4319f8:	ldur	x9, [x29, #-16]
  4319fc:	str	x8, [x9]
  431a00:	mov	w10, #0x1                   	// #1
  431a04:	stur	w10, [x29, #-4]
  431a08:	b	431a44 <ASN1_generate_nconf@plt+0x13144>
  431a0c:	ldr	x8, [sp]
  431a10:	ldr	x0, [x8]
  431a14:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  431a18:	add	x1, x1, #0x25e
  431a1c:	bl	41a930 <BIO_puts@plt>
  431a20:	ldr	x8, [sp]
  431a24:	ldr	x9, [x8]
  431a28:	mov	x0, x9
  431a2c:	bl	41e780 <ERR_print_errors@plt>
  431a30:	ldr	x0, [sp, #8]
  431a34:	bl	41c380 <EVP_PKEY_CTX_free@plt>
  431a38:	ldr	x0, [sp, #16]
  431a3c:	bl	41d960 <EVP_PKEY_free@plt>
  431a40:	stur	wzr, [x29, #-4]
  431a44:	ldur	w0, [x29, #-4]
  431a48:	ldp	x29, x30, [sp, #64]
  431a4c:	add	sp, sp, #0x50
  431a50:	ret
  431a54:	sub	sp, sp, #0x70
  431a58:	stp	x29, x30, [sp, #96]
  431a5c:	add	x29, sp, #0x60
  431a60:	mov	x8, xzr
  431a64:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  431a68:	add	x9, x9, #0xc0
  431a6c:	stur	x0, [x29, #-16]
  431a70:	stur	x1, [x29, #-24]
  431a74:	stur	x2, [x29, #-32]
  431a78:	stur	w3, [x29, #-36]
  431a7c:	str	x8, [sp, #48]
  431a80:	str	x8, [sp, #32]
  431a84:	ldur	x8, [x29, #-16]
  431a88:	ldr	x8, [x8]
  431a8c:	str	x9, [sp, #16]
  431a90:	cbz	x8, 431ab0 <ASN1_generate_nconf@plt+0x131b0>
  431a94:	ldr	x8, [sp, #16]
  431a98:	ldr	x0, [x8]
  431a9c:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  431aa0:	add	x1, x1, #0xa20
  431aa4:	bl	41a930 <BIO_puts@plt>
  431aa8:	stur	wzr, [x29, #-4]
  431aac:	b	431bec <ASN1_generate_nconf@plt+0x132ec>
  431ab0:	ldur	x1, [x29, #-24]
  431ab4:	add	x0, sp, #0x20
  431ab8:	mov	w2, #0xffffffff            	// #-1
  431abc:	bl	41df70 <EVP_PKEY_asn1_find_str@plt>
  431ac0:	str	x0, [sp, #40]
  431ac4:	ldr	x8, [sp, #40]
  431ac8:	cbnz	x8, 431ae8 <ASN1_generate_nconf@plt+0x131e8>
  431acc:	ldur	x8, [x29, #-32]
  431ad0:	cbz	x8, 431ae8 <ASN1_generate_nconf@plt+0x131e8>
  431ad4:	ldur	x0, [x29, #-32]
  431ad8:	ldur	x1, [x29, #-24]
  431adc:	mov	w2, #0xffffffff            	// #-1
  431ae0:	bl	41bf10 <ENGINE_get_pkey_asn1_meth_str@plt>
  431ae4:	str	x0, [sp, #40]
  431ae8:	ldr	x8, [sp, #40]
  431aec:	cbnz	x8, 431b10 <ASN1_generate_nconf@plt+0x13210>
  431af0:	ldr	x8, [sp, #16]
  431af4:	ldr	x0, [x8]
  431af8:	ldur	x2, [x29, #-24]
  431afc:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  431b00:	add	x1, x1, #0xa38
  431b04:	bl	4196e0 <BIO_printf@plt>
  431b08:	stur	wzr, [x29, #-4]
  431b0c:	b	431bec <ASN1_generate_nconf@plt+0x132ec>
  431b10:	bl	41a250 <ERR_clear_error@plt>
  431b14:	ldr	x5, [sp, #40]
  431b18:	add	x0, sp, #0x1c
  431b1c:	mov	x8, xzr
  431b20:	mov	x1, x8
  431b24:	str	x1, [sp, #8]
  431b28:	ldr	x2, [sp, #8]
  431b2c:	mov	x3, x8
  431b30:	mov	x4, x8
  431b34:	bl	41bc90 <EVP_PKEY_asn1_get0_info@plt>
  431b38:	ldr	x8, [sp, #32]
  431b3c:	mov	x0, x8
  431b40:	bl	41c880 <ENGINE_finish@plt>
  431b44:	ldr	w9, [sp, #28]
  431b48:	ldur	x1, [x29, #-32]
  431b4c:	mov	w0, w9
  431b50:	bl	41df40 <EVP_PKEY_CTX_new_id@plt>
  431b54:	str	x0, [sp, #48]
  431b58:	ldr	x8, [sp, #48]
  431b5c:	cbnz	x8, 431b64 <ASN1_generate_nconf@plt+0x13264>
  431b60:	b	431bb8 <ASN1_generate_nconf@plt+0x132b8>
  431b64:	ldur	w8, [x29, #-36]
  431b68:	cbz	w8, 431b88 <ASN1_generate_nconf@plt+0x13288>
  431b6c:	ldr	x0, [sp, #48]
  431b70:	bl	419d50 <EVP_PKEY_paramgen_init@plt>
  431b74:	cmp	w0, #0x0
  431b78:	cset	w8, gt
  431b7c:	tbnz	w8, #0, 431b84 <ASN1_generate_nconf@plt+0x13284>
  431b80:	b	431bb8 <ASN1_generate_nconf@plt+0x132b8>
  431b84:	b	431ba0 <ASN1_generate_nconf@plt+0x132a0>
  431b88:	ldr	x0, [sp, #48]
  431b8c:	bl	41b3b0 <EVP_PKEY_keygen_init@plt>
  431b90:	cmp	w0, #0x0
  431b94:	cset	w8, gt
  431b98:	tbnz	w8, #0, 431ba0 <ASN1_generate_nconf@plt+0x132a0>
  431b9c:	b	431bb8 <ASN1_generate_nconf@plt+0x132b8>
  431ba0:	ldr	x8, [sp, #48]
  431ba4:	ldur	x9, [x29, #-16]
  431ba8:	str	x8, [x9]
  431bac:	mov	w10, #0x1                   	// #1
  431bb0:	stur	w10, [x29, #-4]
  431bb4:	b	431bec <ASN1_generate_nconf@plt+0x132ec>
  431bb8:	ldr	x8, [sp, #16]
  431bbc:	ldr	x0, [x8]
  431bc0:	ldur	x2, [x29, #-24]
  431bc4:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  431bc8:	add	x1, x1, #0xa50
  431bcc:	bl	4196e0 <BIO_printf@plt>
  431bd0:	ldr	x8, [sp, #16]
  431bd4:	ldr	x9, [x8]
  431bd8:	mov	x0, x9
  431bdc:	bl	41e780 <ERR_print_errors@plt>
  431be0:	ldr	x0, [sp, #48]
  431be4:	bl	41c380 <EVP_PKEY_CTX_free@plt>
  431be8:	stur	wzr, [x29, #-4]
  431bec:	ldur	w0, [x29, #-4]
  431bf0:	ldp	x29, x30, [sp, #96]
  431bf4:	add	sp, sp, #0x70
  431bf8:	ret
  431bfc:	sub	sp, sp, #0x40
  431c00:	stp	x29, x30, [sp, #48]
  431c04:	add	x29, sp, #0x30
  431c08:	mov	w8, #0x2a                  	// #42
  431c0c:	mov	w9, wzr
  431c10:	stur	x0, [x29, #-8]
  431c14:	sturb	w8, [x29, #-9]
  431c18:	ldur	x0, [x29, #-8]
  431c1c:	str	w9, [sp, #16]
  431c20:	bl	41a980 <EVP_PKEY_CTX_get_app_data@plt>
  431c24:	str	x0, [sp, #24]
  431c28:	ldur	x0, [x29, #-8]
  431c2c:	ldr	w1, [sp, #16]
  431c30:	bl	41c810 <EVP_PKEY_CTX_get_keygen_info@plt>
  431c34:	str	w0, [sp, #20]
  431c38:	ldr	w8, [sp, #20]
  431c3c:	cbnz	w8, 431c48 <ASN1_generate_nconf@plt+0x13348>
  431c40:	mov	w8, #0x2e                  	// #46
  431c44:	sturb	w8, [x29, #-9]
  431c48:	ldr	w8, [sp, #20]
  431c4c:	cmp	w8, #0x1
  431c50:	b.ne	431c5c <ASN1_generate_nconf@plt+0x1335c>  // b.any
  431c54:	mov	w8, #0x2b                  	// #43
  431c58:	sturb	w8, [x29, #-9]
  431c5c:	ldr	w8, [sp, #20]
  431c60:	cmp	w8, #0x2
  431c64:	b.ne	431c70 <ASN1_generate_nconf@plt+0x13370>  // b.any
  431c68:	mov	w8, #0x2a                  	// #42
  431c6c:	sturb	w8, [x29, #-9]
  431c70:	ldr	w8, [sp, #20]
  431c74:	cmp	w8, #0x3
  431c78:	b.ne	431c84 <ASN1_generate_nconf@plt+0x13384>  // b.any
  431c7c:	mov	w8, #0xa                   	// #10
  431c80:	sturb	w8, [x29, #-9]
  431c84:	ldr	x0, [sp, #24]
  431c88:	sub	x1, x29, #0x9
  431c8c:	mov	w8, #0x1                   	// #1
  431c90:	mov	w2, w8
  431c94:	str	w8, [sp, #12]
  431c98:	bl	41cb40 <BIO_write@plt>
  431c9c:	ldr	x9, [sp, #24]
  431ca0:	mov	x0, x9
  431ca4:	mov	w1, #0xb                   	// #11
  431ca8:	mov	x9, xzr
  431cac:	mov	x2, x9
  431cb0:	mov	x3, x9
  431cb4:	bl	41de30 <BIO_ctrl@plt>
  431cb8:	ldr	w8, [sp, #12]
  431cbc:	mov	w0, w8
  431cc0:	ldp	x29, x30, [sp, #48]
  431cc4:	add	sp, sp, #0x40
  431cc8:	ret
  431ccc:	sub	sp, sp, #0x100
  431cd0:	stp	x29, x30, [sp, #240]
  431cd4:	add	x29, sp, #0xf0
  431cd8:	sub	x8, x29, #0x18
  431cdc:	mov	x9, xzr
  431ce0:	mov	w10, #0x1                   	// #1
  431ce4:	mov	w11, #0x800                 	// #2048
  431ce8:	mov	w12, #0x2                   	// #2
  431cec:	mov	x13, #0x1                   	// #1
  431cf0:	movk	x13, #0x1, lsl #16
  431cf4:	adrp	x14, 4b1000 <stdin@@GLIBC_2.17+0x10>
  431cf8:	add	x14, x14, #0xc0
  431cfc:	adrp	x15, 47f000 <ASN1_generate_nconf@plt+0x60700>
  431d00:	add	x15, x15, #0xc1b
  431d04:	stur	w0, [x29, #-4]
  431d08:	str	x1, [x8, #8]
  431d0c:	str	x8, [sp, #64]
  431d10:	str	x9, [sp, #56]
  431d14:	str	w10, [sp, #52]
  431d18:	str	w11, [sp, #48]
  431d1c:	str	w12, [sp, #44]
  431d20:	str	x13, [sp, #32]
  431d24:	str	x14, [sp, #24]
  431d28:	str	x15, [sp, #16]
  431d2c:	bl	4195c0 <BN_GENCB_new@plt>
  431d30:	ldr	x8, [sp, #64]
  431d34:	str	x0, [x8]
  431d38:	ldr	x9, [sp, #56]
  431d3c:	stur	x9, [x29, #-48]
  431d40:	bl	41c1e0 <BN_new@plt>
  431d44:	stur	x0, [x29, #-56]
  431d48:	ldr	x8, [sp, #56]
  431d4c:	stur	x8, [x29, #-64]
  431d50:	stur	x8, [x29, #-80]
  431d54:	stur	x8, [x29, #-88]
  431d58:	ldr	w10, [sp, #52]
  431d5c:	stur	w10, [x29, #-92]
  431d60:	ldr	w11, [sp, #48]
  431d64:	stur	w11, [x29, #-96]
  431d68:	stur	wzr, [x29, #-100]
  431d6c:	ldr	w12, [sp, #44]
  431d70:	stur	w12, [x29, #-104]
  431d74:	ldr	x9, [sp, #32]
  431d78:	stur	x9, [x29, #-112]
  431d7c:	str	x8, [sp, #120]
  431d80:	str	x8, [sp, #112]
  431d84:	str	x8, [sp, #104]
  431d88:	ldur	x13, [x29, #-56]
  431d8c:	cbz	x13, 431d9c <ASN1_generate_nconf@plt+0x1349c>
  431d90:	ldr	x8, [sp, #64]
  431d94:	ldr	x9, [x8]
  431d98:	cbnz	x9, 431da0 <ASN1_generate_nconf@plt+0x134a0>
  431d9c:	b	4321bc <ASN1_generate_nconf@plt+0x138bc>
  431da0:	ldr	x8, [sp, #64]
  431da4:	ldr	x0, [x8]
  431da8:	ldr	x9, [sp, #24]
  431dac:	ldr	x2, [x9]
  431db0:	adrp	x1, 432000 <ASN1_generate_nconf@plt+0x13700>
  431db4:	add	x1, x1, #0x21c
  431db8:	bl	41bdf0 <BN_GENCB_set@plt>
  431dbc:	ldur	w0, [x29, #-4]
  431dc0:	ldr	x8, [sp, #64]
  431dc4:	ldr	x1, [x8, #8]
  431dc8:	adrp	x2, 47f000 <ASN1_generate_nconf@plt+0x60700>
  431dcc:	add	x2, x2, #0xc30
  431dd0:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  431dd4:	str	x0, [sp, #96]
  431dd8:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  431ddc:	str	w0, [sp, #76]
  431de0:	cbz	w0, 431f74 <ASN1_generate_nconf@plt+0x13674>
  431de4:	ldr	w8, [sp, #76]
  431de8:	add	w9, w8, #0x1
  431dec:	cmp	w9, #0x1
  431df0:	str	w8, [sp, #12]
  431df4:	b.ls	431eb0 <ASN1_generate_nconf@plt+0x135b0>  // b.plast
  431df8:	b	431dfc <ASN1_generate_nconf@plt+0x134fc>
  431dfc:	ldr	w8, [sp, #12]
  431e00:	cmp	w8, #0x1
  431e04:	b.eq	431ecc <ASN1_generate_nconf@plt+0x135cc>  // b.none
  431e08:	b	431e0c <ASN1_generate_nconf@plt+0x1350c>
  431e0c:	ldr	w8, [sp, #12]
  431e10:	cmp	w8, #0x2
  431e14:	b.eq	431ee0 <ASN1_generate_nconf@plt+0x135e0>  // b.none
  431e18:	b	431e1c <ASN1_generate_nconf@plt+0x1351c>
  431e1c:	ldr	w8, [sp, #12]
  431e20:	cmp	w8, #0x3
  431e24:	b.eq	431eec <ASN1_generate_nconf@plt+0x135ec>  // b.none
  431e28:	b	431e2c <ASN1_generate_nconf@plt+0x1352c>
  431e2c:	ldr	w8, [sp, #12]
  431e30:	cmp	w8, #0x4
  431e34:	b.eq	431f08 <ASN1_generate_nconf@plt+0x13608>  // b.none
  431e38:	b	431e3c <ASN1_generate_nconf@plt+0x1353c>
  431e3c:	ldr	w8, [sp, #12]
  431e40:	cmp	w8, #0x5
  431e44:	b.eq	431efc <ASN1_generate_nconf@plt+0x135fc>  // b.none
  431e48:	b	431e4c <ASN1_generate_nconf@plt+0x1354c>
  431e4c:	ldr	w8, [sp, #12]
  431e50:	cmp	w8, #0x6
  431e54:	b.eq	431f38 <ASN1_generate_nconf@plt+0x13638>  // b.none
  431e58:	b	431e5c <ASN1_generate_nconf@plt+0x1355c>
  431e5c:	ldr	w8, [sp, #12]
  431e60:	cmp	w8, #0x7
  431e64:	b.eq	431f44 <ASN1_generate_nconf@plt+0x13644>  // b.none
  431e68:	b	431e6c <ASN1_generate_nconf@plt+0x1356c>
  431e6c:	ldr	w8, [sp, #12]
  431e70:	cmp	w8, #0x8
  431e74:	b.eq	431f5c <ASN1_generate_nconf@plt+0x1365c>  // b.none
  431e78:	b	431e7c <ASN1_generate_nconf@plt+0x1357c>
  431e7c:	ldr	w8, [sp, #12]
  431e80:	cmp	w8, #0x5dc
  431e84:	b.eq	431f20 <ASN1_generate_nconf@plt+0x13620>  // b.none
  431e88:	b	431e8c <ASN1_generate_nconf@plt+0x1358c>
  431e8c:	ldr	w8, [sp, #12]
  431e90:	subs	w9, w8, #0x5dd
  431e94:	cmp	w9, #0x1
  431e98:	b.ls	431f24 <ASN1_generate_nconf@plt+0x13624>  // b.plast
  431e9c:	b	431ea0 <ASN1_generate_nconf@plt+0x135a0>
  431ea0:	ldr	w8, [sp, #12]
  431ea4:	cmp	w8, #0x5df
  431ea8:	b.eq	431f20 <ASN1_generate_nconf@plt+0x13620>  // b.none
  431eac:	b	431f70 <ASN1_generate_nconf@plt+0x13670>
  431eb0:	ldr	x8, [sp, #24]
  431eb4:	ldr	x0, [x8]
  431eb8:	ldr	x2, [sp, #96]
  431ebc:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  431ec0:	add	x1, x1, #0x466
  431ec4:	bl	4196e0 <BIO_printf@plt>
  431ec8:	b	4321bc <ASN1_generate_nconf@plt+0x138bc>
  431ecc:	stur	wzr, [x29, #-92]
  431ed0:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60700>
  431ed4:	add	x0, x0, #0xc30
  431ed8:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  431edc:	b	4321bc <ASN1_generate_nconf@plt+0x138bc>
  431ee0:	mov	x8, #0x3                   	// #3
  431ee4:	stur	x8, [x29, #-112]
  431ee8:	b	431f70 <ASN1_generate_nconf@plt+0x13670>
  431eec:	mov	x8, #0x1                   	// #1
  431ef0:	movk	x8, #0x1, lsl #16
  431ef4:	stur	x8, [x29, #-112]
  431ef8:	b	431f70 <ASN1_generate_nconf@plt+0x13670>
  431efc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  431f00:	str	x0, [sp, #120]
  431f04:	b	431f70 <ASN1_generate_nconf@plt+0x13670>
  431f08:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  431f0c:	mov	w8, wzr
  431f10:	mov	w1, w8
  431f14:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  431f18:	stur	x0, [x29, #-48]
  431f1c:	b	431f70 <ASN1_generate_nconf@plt+0x13670>
  431f20:	b	431f70 <ASN1_generate_nconf@plt+0x13670>
  431f24:	ldr	w0, [sp, #76]
  431f28:	bl	46a49c <ASN1_generate_nconf@plt+0x4bb9c>
  431f2c:	cbnz	w0, 431f34 <ASN1_generate_nconf@plt+0x13634>
  431f30:	b	4321bc <ASN1_generate_nconf@plt+0x138bc>
  431f34:	b	431f70 <ASN1_generate_nconf@plt+0x13670>
  431f38:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  431f3c:	str	x0, [sp, #112]
  431f40:	b	431f70 <ASN1_generate_nconf@plt+0x13670>
  431f44:	bl	472534 <ASN1_generate_nconf@plt+0x53c34>
  431f48:	sub	x1, x29, #0x58
  431f4c:	bl	4712d4 <ASN1_generate_nconf@plt+0x529d4>
  431f50:	cbnz	w0, 431f58 <ASN1_generate_nconf@plt+0x13658>
  431f54:	b	4321bc <ASN1_generate_nconf@plt+0x138bc>
  431f58:	b	431f70 <ASN1_generate_nconf@plt+0x13670>
  431f5c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  431f60:	sub	x1, x29, #0x68
  431f64:	bl	4714a0 <ASN1_generate_nconf@plt+0x52ba0>
  431f68:	cbnz	w0, 431f70 <ASN1_generate_nconf@plt+0x13670>
  431f6c:	b	4321bc <ASN1_generate_nconf@plt+0x138bc>
  431f70:	b	431dd8 <ASN1_generate_nconf@plt+0x134d8>
  431f74:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  431f78:	stur	w0, [x29, #-4]
  431f7c:	bl	472544 <ASN1_generate_nconf@plt+0x53c44>
  431f80:	ldr	x8, [sp, #64]
  431f84:	str	x0, [x8, #8]
  431f88:	ldur	w9, [x29, #-4]
  431f8c:	cmp	w9, #0x1
  431f90:	b.ne	431fec <ASN1_generate_nconf@plt+0x136ec>  // b.any
  431f94:	ldr	x8, [sp, #64]
  431f98:	ldr	x9, [x8, #8]
  431f9c:	ldr	x0, [x9]
  431fa0:	sub	x1, x29, #0x60
  431fa4:	bl	4714a0 <ASN1_generate_nconf@plt+0x52ba0>
  431fa8:	cbz	w0, 431fbc <ASN1_generate_nconf@plt+0x136bc>
  431fac:	ldur	w8, [x29, #-96]
  431fb0:	cmp	w8, #0x0
  431fb4:	cset	w8, gt
  431fb8:	tbnz	w8, #0, 431fc0 <ASN1_generate_nconf@plt+0x136c0>
  431fbc:	b	4321bc <ASN1_generate_nconf@plt+0x138bc>
  431fc0:	ldur	w8, [x29, #-96]
  431fc4:	cmp	w8, #0x4, lsl #12
  431fc8:	b.le	431fe8 <ASN1_generate_nconf@plt+0x136e8>
  431fcc:	ldr	x8, [sp, #24]
  431fd0:	ldr	x0, [x8]
  431fd4:	ldur	w3, [x29, #-96]
  431fd8:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  431fdc:	add	x1, x1, #0xb3e
  431fe0:	mov	w2, #0x4000                	// #16384
  431fe4:	bl	4196e0 <BIO_printf@plt>
  431fe8:	b	432014 <ASN1_generate_nconf@plt+0x13714>
  431fec:	ldur	w8, [x29, #-4]
  431ff0:	cmp	w8, #0x0
  431ff4:	cset	w8, le
  431ff8:	tbnz	w8, #0, 432014 <ASN1_generate_nconf@plt+0x13714>
  431ffc:	ldr	x8, [sp, #24]
  432000:	ldr	x0, [x8]
  432004:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  432008:	add	x1, x1, #0x80f
  43200c:	bl	4196e0 <BIO_printf@plt>
  432010:	b	431eb0 <ASN1_generate_nconf@plt+0x135b0>
  432014:	mov	w8, #0x1                   	// #1
  432018:	stur	w8, [x29, #-100]
  43201c:	ldr	x1, [sp, #112]
  432020:	mov	x9, xzr
  432024:	mov	x0, x9
  432028:	mov	x2, x9
  43202c:	add	x3, sp, #0x68
  432030:	bl	46b49c <ASN1_generate_nconf@plt+0x4cb9c>
  432034:	cbnz	w0, 432050 <ASN1_generate_nconf@plt+0x13750>
  432038:	ldr	x8, [sp, #24]
  43203c:	ldr	x0, [x8]
  432040:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  432044:	add	x1, x1, #0x395
  432048:	bl	4196e0 <BIO_printf@plt>
  43204c:	b	4321bc <ASN1_generate_nconf@plt+0x138bc>
  432050:	ldr	x0, [sp, #120]
  432054:	ldur	w2, [x29, #-100]
  432058:	mov	w1, #0x8005                	// #32773
  43205c:	bl	46f71c <ASN1_generate_nconf@plt+0x50e1c>
  432060:	stur	x0, [x29, #-64]
  432064:	ldur	x8, [x29, #-64]
  432068:	cbnz	x8, 432070 <ASN1_generate_nconf@plt+0x13770>
  43206c:	b	4321bc <ASN1_generate_nconf@plt+0x138bc>
  432070:	ldr	x8, [sp, #24]
  432074:	ldr	x0, [x8]
  432078:	ldur	w2, [x29, #-96]
  43207c:	ldur	w3, [x29, #-104]
  432080:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  432084:	add	x1, x1, #0xbce
  432088:	bl	4196e0 <BIO_printf@plt>
  43208c:	ldur	x8, [x29, #-48]
  432090:	cbz	x8, 4320a4 <ASN1_generate_nconf@plt+0x137a4>
  432094:	ldur	x0, [x29, #-48]
  432098:	bl	41e6e0 <RSA_new_method@plt>
  43209c:	str	x0, [sp]
  4320a0:	b	4320ac <ASN1_generate_nconf@plt+0x137ac>
  4320a4:	bl	41b6c0 <RSA_new@plt>
  4320a8:	str	x0, [sp]
  4320ac:	ldr	x8, [sp]
  4320b0:	stur	x8, [x29, #-80]
  4320b4:	ldur	x8, [x29, #-80]
  4320b8:	cbnz	x8, 4320c0 <ASN1_generate_nconf@plt+0x137c0>
  4320bc:	b	4321bc <ASN1_generate_nconf@plt+0x138bc>
  4320c0:	ldur	x0, [x29, #-56]
  4320c4:	ldur	x1, [x29, #-112]
  4320c8:	bl	41a750 <BN_set_word@plt>
  4320cc:	cbz	w0, 4320f0 <ASN1_generate_nconf@plt+0x137f0>
  4320d0:	ldur	x0, [x29, #-80]
  4320d4:	ldur	w1, [x29, #-96]
  4320d8:	ldur	w2, [x29, #-104]
  4320dc:	ldur	x3, [x29, #-56]
  4320e0:	ldr	x8, [sp, #64]
  4320e4:	ldr	x4, [x8]
  4320e8:	bl	41d0a0 <RSA_generate_multi_prime_key@plt>
  4320ec:	cbnz	w0, 4320f4 <ASN1_generate_nconf@plt+0x137f4>
  4320f0:	b	4321bc <ASN1_generate_nconf@plt+0x138bc>
  4320f4:	ldur	x0, [x29, #-80]
  4320f8:	mov	x8, xzr
  4320fc:	mov	x1, x8
  432100:	sub	x2, x29, #0x48
  432104:	mov	x3, x8
  432108:	bl	41e610 <RSA_get0_key@plt>
  43210c:	ldur	x0, [x29, #-72]
  432110:	bl	41c910 <BN_bn2hex@plt>
  432114:	str	x0, [sp, #88]
  432118:	ldur	x0, [x29, #-72]
  43211c:	bl	41a990 <BN_bn2dec@plt>
  432120:	str	x0, [sp, #80]
  432124:	ldr	x8, [sp, #88]
  432128:	cbz	x8, 432150 <ASN1_generate_nconf@plt+0x13850>
  43212c:	ldr	x8, [sp, #80]
  432130:	cbz	x8, 432150 <ASN1_generate_nconf@plt+0x13850>
  432134:	ldr	x8, [sp, #24]
  432138:	ldr	x0, [x8]
  43213c:	ldr	x2, [sp, #80]
  432140:	ldr	x3, [sp, #88]
  432144:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  432148:	add	x1, x1, #0xc0b
  43214c:	bl	4196e0 <BIO_printf@plt>
  432150:	ldr	x0, [sp, #88]
  432154:	ldr	x1, [sp, #16]
  432158:	mov	w2, #0xa2                  	// #162
  43215c:	bl	41b180 <CRYPTO_free@plt>
  432160:	ldr	x0, [sp, #80]
  432164:	ldr	x1, [sp, #16]
  432168:	mov	w2, #0xa3                  	// #163
  43216c:	bl	41b180 <CRYPTO_free@plt>
  432170:	ldr	x8, [sp, #104]
  432174:	sub	x9, x29, #0x28
  432178:	stur	x8, [x29, #-40]
  43217c:	ldr	x8, [sp, #120]
  432180:	str	x8, [x9, #8]
  432184:	ldur	x0, [x29, #-64]
  432188:	ldur	x1, [x29, #-80]
  43218c:	ldur	x2, [x29, #-88]
  432190:	mov	x8, xzr
  432194:	mov	x3, x8
  432198:	mov	w10, wzr
  43219c:	mov	w4, w10
  4321a0:	adrp	x5, 46b000 <ASN1_generate_nconf@plt+0x4c700>
  4321a4:	add	x5, x5, #0x1c0
  4321a8:	mov	x6, x9
  4321ac:	bl	41cf80 <PEM_write_bio_RSAPrivateKey@plt>
  4321b0:	cbnz	w0, 4321b8 <ASN1_generate_nconf@plt+0x138b8>
  4321b4:	b	4321bc <ASN1_generate_nconf@plt+0x138bc>
  4321b8:	stur	wzr, [x29, #-92]
  4321bc:	ldur	x0, [x29, #-56]
  4321c0:	bl	41e800 <BN_free@plt>
  4321c4:	ldr	x8, [sp, #64]
  4321c8:	ldr	x0, [x8]
  4321cc:	bl	41e7d0 <BN_GENCB_free@plt>
  4321d0:	ldur	x0, [x29, #-80]
  4321d4:	bl	41dca0 <RSA_free@plt>
  4321d8:	ldur	x0, [x29, #-64]
  4321dc:	bl	41cde0 <BIO_free_all@plt>
  4321e0:	ldur	x0, [x29, #-48]
  4321e4:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  4321e8:	ldr	x0, [sp, #104]
  4321ec:	ldr	x1, [sp, #16]
  4321f0:	mov	w2, #0xb3                  	// #179
  4321f4:	bl	41b180 <CRYPTO_free@plt>
  4321f8:	ldur	w9, [x29, #-92]
  4321fc:	cbz	w9, 43220c <ASN1_generate_nconf@plt+0x1390c>
  432200:	ldr	x8, [sp, #24]
  432204:	ldr	x0, [x8]
  432208:	bl	41e780 <ERR_print_errors@plt>
  43220c:	ldur	w0, [x29, #-92]
  432210:	ldp	x29, x30, [sp, #240]
  432214:	add	sp, sp, #0x100
  432218:	ret
  43221c:	sub	sp, sp, #0x30
  432220:	stp	x29, x30, [sp, #32]
  432224:	add	x29, sp, #0x20
  432228:	mov	w8, #0x2a                  	// #42
  43222c:	stur	w0, [x29, #-4]
  432230:	stur	w1, [x29, #-8]
  432234:	str	x2, [sp, #16]
  432238:	strb	w8, [sp, #15]
  43223c:	ldur	w8, [x29, #-4]
  432240:	cbnz	w8, 43224c <ASN1_generate_nconf@plt+0x1394c>
  432244:	mov	w8, #0x2e                  	// #46
  432248:	strb	w8, [sp, #15]
  43224c:	ldur	w8, [x29, #-4]
  432250:	cmp	w8, #0x1
  432254:	b.ne	432260 <ASN1_generate_nconf@plt+0x13960>  // b.any
  432258:	mov	w8, #0x2b                  	// #43
  43225c:	strb	w8, [sp, #15]
  432260:	ldur	w8, [x29, #-4]
  432264:	cmp	w8, #0x2
  432268:	b.ne	432274 <ASN1_generate_nconf@plt+0x13974>  // b.any
  43226c:	mov	w8, #0x2a                  	// #42
  432270:	strb	w8, [sp, #15]
  432274:	ldur	w8, [x29, #-4]
  432278:	cmp	w8, #0x3
  43227c:	b.ne	432288 <ASN1_generate_nconf@plt+0x13988>  // b.any
  432280:	mov	w8, #0xa                   	// #10
  432284:	strb	w8, [sp, #15]
  432288:	ldr	x0, [sp, #16]
  43228c:	bl	419e30 <BN_GENCB_get_arg@plt>
  432290:	add	x1, sp, #0xf
  432294:	mov	w8, #0x1                   	// #1
  432298:	mov	w2, w8
  43229c:	str	w8, [sp, #8]
  4322a0:	bl	41cb40 <BIO_write@plt>
  4322a4:	ldr	x9, [sp, #16]
  4322a8:	mov	x0, x9
  4322ac:	bl	419e30 <BN_GENCB_get_arg@plt>
  4322b0:	mov	w1, #0xb                   	// #11
  4322b4:	mov	x9, xzr
  4322b8:	mov	x2, x9
  4322bc:	mov	x3, x9
  4322c0:	bl	41de30 <BIO_ctrl@plt>
  4322c4:	ldr	w8, [sp, #8]
  4322c8:	mov	w0, w8
  4322cc:	ldp	x29, x30, [sp, #32]
  4322d0:	add	sp, sp, #0x30
  4322d4:	ret
  4322d8:	sub	sp, sp, #0x80
  4322dc:	stp	x29, x30, [sp, #112]
  4322e0:	add	x29, sp, #0x70
  4322e4:	mov	x8, xzr
  4322e8:	mov	w9, #0x1                   	// #1
  4322ec:	adrp	x2, 47f000 <ASN1_generate_nconf@plt+0x60700>
  4322f0:	add	x2, x2, #0xd68
  4322f4:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4322f8:	add	x10, x10, #0xc0
  4322fc:	stur	w0, [x29, #-4]
  432300:	stur	x1, [x29, #-16]
  432304:	stur	x8, [x29, #-24]
  432308:	stur	x8, [x29, #-32]
  43230c:	stur	x8, [x29, #-40]
  432310:	stur	x8, [x29, #-48]
  432314:	str	wzr, [sp, #56]
  432318:	str	w9, [sp, #52]
  43231c:	str	x8, [sp, #40]
  432320:	str	x8, [sp, #32]
  432324:	ldur	w0, [x29, #-4]
  432328:	ldur	x1, [x29, #-16]
  43232c:	str	x10, [sp, #16]
  432330:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  432334:	str	x0, [sp, #24]
  432338:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  43233c:	stur	w0, [x29, #-52]
  432340:	cbz	w0, 4323cc <ASN1_generate_nconf@plt+0x13acc>
  432344:	ldur	w8, [x29, #-52]
  432348:	add	w8, w8, #0x1
  43234c:	mov	w9, w8
  432350:	ubfx	x9, x9, #0, #32
  432354:	cmp	x9, #0x5
  432358:	str	x9, [sp, #8]
  43235c:	b.hi	4323c8 <ASN1_generate_nconf@plt+0x13ac8>  // b.pmore
  432360:	adrp	x8, 47f000 <ASN1_generate_nconf@plt+0x60700>
  432364:	add	x8, x8, #0xd50
  432368:	ldr	x11, [sp, #8]
  43236c:	ldrsw	x10, [x8, x11, lsl #2]
  432370:	add	x9, x8, x10
  432374:	br	x9
  432378:	ldr	x8, [sp, #16]
  43237c:	ldr	x0, [x8]
  432380:	ldr	x2, [sp, #24]
  432384:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  432388:	add	x1, x1, #0x466
  43238c:	bl	4196e0 <BIO_printf@plt>
  432390:	b	43259c <ASN1_generate_nconf@plt+0x13c9c>
  432394:	str	wzr, [sp, #52]
  432398:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60700>
  43239c:	add	x0, x0, #0xd68
  4323a0:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  4323a4:	b	43259c <ASN1_generate_nconf@plt+0x13c9c>
  4323a8:	mov	w8, #0x1                   	// #1
  4323ac:	str	w8, [sp, #56]
  4323b0:	b	4323c8 <ASN1_generate_nconf@plt+0x13ac8>
  4323b4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4323b8:	str	x0, [sp, #40]
  4323bc:	b	4323c8 <ASN1_generate_nconf@plt+0x13ac8>
  4323c0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4323c4:	str	x0, [sp, #32]
  4323c8:	b	432338 <ASN1_generate_nconf@plt+0x13a38>
  4323cc:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  4323d0:	stur	w0, [x29, #-4]
  4323d4:	ldur	w8, [x29, #-4]
  4323d8:	cbz	w8, 4323e0 <ASN1_generate_nconf@plt+0x13ae0>
  4323dc:	b	432378 <ASN1_generate_nconf@plt+0x13a78>
  4323e0:	ldr	x0, [sp, #40]
  4323e4:	mov	w1, #0x72                  	// #114
  4323e8:	mov	w2, #0x8005                	// #32773
  4323ec:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  4323f0:	stur	x0, [x29, #-24]
  4323f4:	ldur	x8, [x29, #-24]
  4323f8:	cbnz	x8, 432400 <ASN1_generate_nconf@plt+0x13b00>
  4323fc:	b	43259c <ASN1_generate_nconf@plt+0x13c9c>
  432400:	ldr	x0, [sp, #32]
  432404:	mov	w1, #0x77                  	// #119
  432408:	mov	w2, #0x8005                	// #32773
  43240c:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  432410:	stur	x0, [x29, #-32]
  432414:	ldur	x8, [x29, #-32]
  432418:	cbnz	x8, 432420 <ASN1_generate_nconf@plt+0x13b20>
  43241c:	b	43259c <ASN1_generate_nconf@plt+0x13c9c>
  432420:	ldr	w8, [sp, #56]
  432424:	cbz	w8, 4324e0 <ASN1_generate_nconf@plt+0x13be0>
  432428:	bl	41a270 <NETSCAPE_CERT_SEQUENCE_new@plt>
  43242c:	stur	x0, [x29, #-48]
  432430:	ldur	x8, [x29, #-48]
  432434:	cbnz	x8, 43243c <ASN1_generate_nconf@plt+0x13b3c>
  432438:	b	43259c <ASN1_generate_nconf@plt+0x13c9c>
  43243c:	bl	4325c8 <ASN1_generate_nconf@plt+0x13cc8>
  432440:	ldur	x8, [x29, #-48]
  432444:	str	x0, [x8, #8]
  432448:	ldur	x8, [x29, #-48]
  43244c:	ldr	x8, [x8, #8]
  432450:	cbnz	x8, 432458 <ASN1_generate_nconf@plt+0x13b58>
  432454:	b	43259c <ASN1_generate_nconf@plt+0x13c9c>
  432458:	ldur	x0, [x29, #-24]
  43245c:	mov	x8, xzr
  432460:	mov	x1, x8
  432464:	mov	x2, x8
  432468:	mov	x3, x8
  43246c:	bl	41da50 <PEM_read_bio_X509@plt>
  432470:	stur	x0, [x29, #-40]
  432474:	cbz	x0, 43248c <ASN1_generate_nconf@plt+0x13b8c>
  432478:	ldur	x8, [x29, #-48]
  43247c:	ldr	x0, [x8, #8]
  432480:	ldur	x1, [x29, #-40]
  432484:	bl	4325dc <ASN1_generate_nconf@plt+0x13cdc>
  432488:	b	432458 <ASN1_generate_nconf@plt+0x13b58>
  43248c:	ldur	x8, [x29, #-48]
  432490:	ldr	x0, [x8, #8]
  432494:	bl	432608 <ASN1_generate_nconf@plt+0x13d08>
  432498:	cbnz	w0, 4324cc <ASN1_generate_nconf@plt+0x13bcc>
  43249c:	ldr	x8, [sp, #16]
  4324a0:	ldr	x0, [x8]
  4324a4:	ldr	x2, [sp, #24]
  4324a8:	ldr	x3, [sp, #40]
  4324ac:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  4324b0:	add	x1, x1, #0xdfe
  4324b4:	bl	4196e0 <BIO_printf@plt>
  4324b8:	ldr	x8, [sp, #16]
  4324bc:	ldr	x9, [x8]
  4324c0:	mov	x0, x9
  4324c4:	bl	41e780 <ERR_print_errors@plt>
  4324c8:	b	43259c <ASN1_generate_nconf@plt+0x13c9c>
  4324cc:	ldur	x0, [x29, #-32]
  4324d0:	ldur	x1, [x29, #-48]
  4324d4:	bl	41b480 <PEM_write_bio_NETSCAPE_CERT_SEQUENCE@plt>
  4324d8:	str	wzr, [sp, #52]
  4324dc:	b	43259c <ASN1_generate_nconf@plt+0x13c9c>
  4324e0:	ldur	x0, [x29, #-24]
  4324e4:	mov	x8, xzr
  4324e8:	mov	x1, x8
  4324ec:	mov	x2, x8
  4324f0:	mov	x3, x8
  4324f4:	bl	4199e0 <PEM_read_bio_NETSCAPE_CERT_SEQUENCE@plt>
  4324f8:	stur	x0, [x29, #-48]
  4324fc:	ldur	x8, [x29, #-48]
  432500:	cbnz	x8, 432534 <ASN1_generate_nconf@plt+0x13c34>
  432504:	ldr	x8, [sp, #16]
  432508:	ldr	x0, [x8]
  43250c:	ldr	x2, [sp, #24]
  432510:	ldr	x3, [sp, #40]
  432514:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  432518:	add	x1, x1, #0xe1f
  43251c:	bl	4196e0 <BIO_printf@plt>
  432520:	ldr	x8, [sp, #16]
  432524:	ldr	x9, [x8]
  432528:	mov	x0, x9
  43252c:	bl	41e780 <ERR_print_errors@plt>
  432530:	b	43259c <ASN1_generate_nconf@plt+0x13c9c>
  432534:	str	wzr, [sp, #48]
  432538:	ldr	w8, [sp, #48]
  43253c:	ldur	x9, [x29, #-48]
  432540:	ldr	x0, [x9, #8]
  432544:	str	w8, [sp, #4]
  432548:	bl	432608 <ASN1_generate_nconf@plt+0x13d08>
  43254c:	ldr	w8, [sp, #4]
  432550:	cmp	w8, w0
  432554:	b.ge	432598 <ASN1_generate_nconf@plt+0x13c98>  // b.tcont
  432558:	ldur	x8, [x29, #-48]
  43255c:	ldr	x0, [x8, #8]
  432560:	ldr	w1, [sp, #48]
  432564:	bl	43262c <ASN1_generate_nconf@plt+0x13d2c>
  432568:	stur	x0, [x29, #-40]
  43256c:	ldur	x0, [x29, #-32]
  432570:	ldur	x1, [x29, #-40]
  432574:	bl	46abf4 <ASN1_generate_nconf@plt+0x4c2f4>
  432578:	ldur	x8, [x29, #-32]
  43257c:	ldur	x1, [x29, #-40]
  432580:	mov	x0, x8
  432584:	bl	41ab30 <PEM_write_bio_X509@plt>
  432588:	ldr	w8, [sp, #48]
  43258c:	add	w8, w8, #0x1
  432590:	str	w8, [sp, #48]
  432594:	b	432538 <ASN1_generate_nconf@plt+0x13c38>
  432598:	str	wzr, [sp, #52]
  43259c:	ldur	x0, [x29, #-24]
  4325a0:	bl	41de90 <BIO_free@plt>
  4325a4:	ldur	x8, [x29, #-32]
  4325a8:	mov	x0, x8
  4325ac:	bl	41cde0 <BIO_free_all@plt>
  4325b0:	ldur	x0, [x29, #-48]
  4325b4:	bl	41e860 <NETSCAPE_CERT_SEQUENCE_free@plt>
  4325b8:	ldr	w0, [sp, #52]
  4325bc:	ldp	x29, x30, [sp, #112]
  4325c0:	add	sp, sp, #0x80
  4325c4:	ret
  4325c8:	stp	x29, x30, [sp, #-16]!
  4325cc:	mov	x29, sp
  4325d0:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  4325d4:	ldp	x29, x30, [sp], #16
  4325d8:	ret
  4325dc:	sub	sp, sp, #0x20
  4325e0:	stp	x29, x30, [sp, #16]
  4325e4:	add	x29, sp, #0x10
  4325e8:	str	x0, [sp, #8]
  4325ec:	str	x1, [sp]
  4325f0:	ldr	x0, [sp, #8]
  4325f4:	ldr	x1, [sp]
  4325f8:	bl	41cf20 <OPENSSL_sk_push@plt>
  4325fc:	ldp	x29, x30, [sp, #16]
  432600:	add	sp, sp, #0x20
  432604:	ret
  432608:	sub	sp, sp, #0x20
  43260c:	stp	x29, x30, [sp, #16]
  432610:	add	x29, sp, #0x10
  432614:	str	x0, [sp, #8]
  432618:	ldr	x0, [sp, #8]
  43261c:	bl	41df60 <OPENSSL_sk_num@plt>
  432620:	ldp	x29, x30, [sp, #16]
  432624:	add	sp, sp, #0x20
  432628:	ret
  43262c:	sub	sp, sp, #0x20
  432630:	stp	x29, x30, [sp, #16]
  432634:	add	x29, sp, #0x10
  432638:	str	x0, [sp, #8]
  43263c:	str	w1, [sp, #4]
  432640:	ldr	x0, [sp, #8]
  432644:	ldr	w1, [sp, #4]
  432648:	bl	4195d0 <OPENSSL_sk_value@plt>
  43264c:	ldp	x29, x30, [sp, #16]
  432650:	add	sp, sp, #0x20
  432654:	ret
  432658:	stp	x29, x30, [sp, #-32]!
  43265c:	str	x28, [sp, #16]
  432660:	mov	x29, sp
  432664:	sub	sp, sp, #0x2d0
  432668:	mov	x8, xzr
  43266c:	adrp	x9, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  432670:	add	x9, x9, #0xda9
  432674:	mov	w10, #0xffffffff            	// #-1
  432678:	mov	w11, #0x1                   	// #1
  43267c:	mov	x12, #0x12c                 	// #300
  432680:	mov	x13, #0xffffffffffffffff    	// #-1
  432684:	adrp	x14, 4b1000 <stdin@@GLIBC_2.17+0x10>
  432688:	add	x14, x14, #0x98
  43268c:	adrp	x15, 4b1000 <stdin@@GLIBC_2.17+0x10>
  432690:	add	x15, x15, #0xc0
  432694:	adrp	x16, 480000 <ASN1_generate_nconf@plt+0x61700>
  432698:	add	x16, x16, #0x6ed
  43269c:	adrp	x17, 41e000 <X509_delete_ext@plt>
  4326a0:	add	x17, x17, #0x1e0
  4326a4:	stur	w0, [x29, #-8]
  4326a8:	stur	x1, [x29, #-16]
  4326ac:	stur	x8, [x29, #-24]
  4326b0:	stur	x8, [x29, #-32]
  4326b4:	stur	x8, [x29, #-40]
  4326b8:	stur	x8, [x29, #-48]
  4326bc:	stur	x8, [x29, #-56]
  4326c0:	stur	x8, [x29, #-64]
  4326c4:	stur	x8, [x29, #-72]
  4326c8:	stur	wzr, [x29, #-76]
  4326cc:	stur	x8, [x29, #-88]
  4326d0:	stur	x8, [x29, #-96]
  4326d4:	stur	x8, [x29, #-104]
  4326d8:	stur	x8, [x29, #-112]
  4326dc:	stur	x8, [x29, #-120]
  4326e0:	stur	x8, [x29, #-128]
  4326e4:	stur	x8, [x29, #-136]
  4326e8:	stur	x8, [x29, #-144]
  4326ec:	stur	x8, [x29, #-152]
  4326f0:	stur	x8, [x29, #-160]
  4326f4:	stur	x8, [x29, #-168]
  4326f8:	stur	x8, [x29, #-176]
  4326fc:	stur	x8, [x29, #-184]
  432700:	stur	x8, [x29, #-192]
  432704:	stur	x8, [x29, #-200]
  432708:	stur	x8, [x29, #-208]
  43270c:	stur	x8, [x29, #-216]
  432710:	stur	x8, [x29, #-224]
  432714:	stur	x8, [x29, #-232]
  432718:	stur	x8, [x29, #-240]
  43271c:	stur	x8, [x29, #-248]
  432720:	stur	x8, [x29, #-256]
  432724:	str	x8, [sp, #440]
  432728:	str	x8, [sp, #432]
  43272c:	str	x9, [sp, #424]
  432730:	str	x8, [sp, #416]
  432734:	str	x8, [sp, #408]
  432738:	str	x8, [sp, #400]
  43273c:	str	x8, [sp, #392]
  432740:	str	x8, [sp, #384]
  432744:	str	x8, [sp, #376]
  432748:	str	x8, [sp, #368]
  43274c:	str	x8, [sp, #360]
  432750:	str	x8, [sp, #352]
  432754:	str	x8, [sp, #344]
  432758:	str	x8, [sp, #336]
  43275c:	str	x8, [sp, #328]
  432760:	str	x8, [sp, #320]
  432764:	str	x8, [sp, #312]
  432768:	str	x8, [sp, #304]
  43276c:	str	x8, [sp, #296]
  432770:	str	x8, [sp, #288]
  432774:	str	wzr, [sp, #284]
  432778:	str	wzr, [sp, #280]
  43277c:	str	w10, [sp, #276]
  432780:	str	w11, [sp, #272]
  432784:	str	wzr, [sp, #268]
  432788:	str	w10, [sp, #264]
  43278c:	str	wzr, [sp, #260]
  432790:	str	wzr, [sp, #256]
  432794:	str	wzr, [sp, #248]
  432798:	str	wzr, [sp, #244]
  43279c:	str	w10, [sp, #240]
  4327a0:	str	wzr, [sp, #236]
  4327a4:	str	wzr, [sp, #232]
  4327a8:	str	w11, [sp, #228]
  4327ac:	str	w10, [sp, #224]
  4327b0:	str	x12, [sp, #216]
  4327b4:	str	x13, [sp, #208]
  4327b8:	str	xzr, [sp, #200]
  4327bc:	str	xzr, [sp, #192]
  4327c0:	str	xzr, [sp, #184]
  4327c4:	str	x14, [sp, #160]
  4327c8:	str	x15, [sp, #152]
  4327cc:	str	x16, [sp, #144]
  4327d0:	str	x17, [sp, #136]
  4327d4:	bl	433d08 <ASN1_generate_nconf@plt+0x15408>
  4327d8:	stur	x0, [x29, #-152]
  4327dc:	ldur	x8, [x29, #-152]
  4327e0:	cbnz	x8, 4327e8 <ASN1_generate_nconf@plt+0x13ee8>
  4327e4:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  4327e8:	bl	433d1c <ASN1_generate_nconf@plt+0x1541c>
  4327ec:	stur	x0, [x29, #-144]
  4327f0:	ldur	x8, [x29, #-144]
  4327f4:	cbnz	x8, 4327fc <ASN1_generate_nconf@plt+0x13efc>
  4327f8:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  4327fc:	bl	419bf0 <X509_VERIFY_PARAM_new@plt>
  432800:	stur	x0, [x29, #-240]
  432804:	cbnz	x0, 432814 <ASN1_generate_nconf@plt+0x13f14>
  432808:	mov	w8, #0x1                   	// #1
  43280c:	stur	w8, [x29, #-4]
  432810:	b	433cf4 <ASN1_generate_nconf@plt+0x153f4>
  432814:	ldur	w0, [x29, #-8]
  432818:	ldur	x1, [x29, #-16]
  43281c:	adrp	x2, 480000 <ASN1_generate_nconf@plt+0x61700>
  432820:	add	x2, x2, #0xe58
  432824:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  432828:	ldr	x8, [sp, #160]
  43282c:	str	x0, [x8]
  432830:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  432834:	str	w0, [sp, #180]
  432838:	cbz	w0, 4331ec <ASN1_generate_nconf@plt+0x148ec>
  43283c:	ldr	w8, [sp, #180]
  432840:	add	w9, w8, #0x1
  432844:	cmp	w9, #0x1
  432848:	str	w8, [sp, #132]
  43284c:	b.ls	432c08 <ASN1_generate_nconf@plt+0x14308>  // b.plast
  432850:	b	432854 <ASN1_generate_nconf@plt+0x13f54>
  432854:	ldr	w8, [sp, #132]
  432858:	cmp	w8, #0x1
  43285c:	b.eq	432c28 <ASN1_generate_nconf@plt+0x14328>  // b.none
  432860:	b	432864 <ASN1_generate_nconf@plt+0x13f64>
  432864:	ldr	w8, [sp, #132]
  432868:	cmp	w8, #0x2
  43286c:	b.eq	432c3c <ASN1_generate_nconf@plt+0x1433c>  // b.none
  432870:	b	432874 <ASN1_generate_nconf@plt+0x13f74>
  432874:	ldr	w8, [sp, #132]
  432878:	cmp	w8, #0x3
  43287c:	b.eq	432c48 <ASN1_generate_nconf@plt+0x14348>  // b.none
  432880:	b	432884 <ASN1_generate_nconf@plt+0x13f84>
  432884:	ldr	w8, [sp, #132]
  432888:	cmp	w8, #0x4
  43288c:	b.eq	432c58 <ASN1_generate_nconf@plt+0x14358>  // b.none
  432890:	b	432894 <ASN1_generate_nconf@plt+0x13f94>
  432894:	ldr	w8, [sp, #132]
  432898:	cmp	w8, #0x5
  43289c:	b.eq	432cf0 <ASN1_generate_nconf@plt+0x143f0>  // b.none
  4328a0:	b	4328a4 <ASN1_generate_nconf@plt+0x13fa4>
  4328a4:	ldr	w8, [sp, #132]
  4328a8:	cmp	w8, #0x6
  4328ac:	b.eq	432cfc <ASN1_generate_nconf@plt+0x143fc>  // b.none
  4328b0:	b	4328b4 <ASN1_generate_nconf@plt+0x13fb4>
  4328b4:	ldr	w8, [sp, #132]
  4328b8:	cmp	w8, #0x7
  4328bc:	b.eq	432d08 <ASN1_generate_nconf@plt+0x14408>  // b.none
  4328c0:	b	4328c4 <ASN1_generate_nconf@plt+0x13fc4>
  4328c4:	ldr	w8, [sp, #132]
  4328c8:	cmp	w8, #0x8
  4328cc:	b.eq	432d14 <ASN1_generate_nconf@plt+0x14414>  // b.none
  4328d0:	b	4328d4 <ASN1_generate_nconf@plt+0x13fd4>
  4328d4:	ldr	w8, [sp, #132]
  4328d8:	cmp	w8, #0x9
  4328dc:	b.eq	432d20 <ASN1_generate_nconf@plt+0x14420>  // b.none
  4328e0:	b	4328e4 <ASN1_generate_nconf@plt+0x13fe4>
  4328e4:	ldr	w8, [sp, #132]
  4328e8:	cmp	w8, #0xa
  4328ec:	b.eq	432d2c <ASN1_generate_nconf@plt+0x1442c>  // b.none
  4328f0:	b	4328f4 <ASN1_generate_nconf@plt+0x13ff4>
  4328f4:	ldr	w8, [sp, #132]
  4328f8:	cmp	w8, #0xb
  4328fc:	b.eq	432d34 <ASN1_generate_nconf@plt+0x14434>  // b.none
  432900:	b	432904 <ASN1_generate_nconf@plt+0x14004>
  432904:	ldr	w8, [sp, #132]
  432908:	cmp	w8, #0xc
  43290c:	b.eq	432d44 <ASN1_generate_nconf@plt+0x14444>  // b.none
  432910:	b	432914 <ASN1_generate_nconf@plt+0x14014>
  432914:	ldr	w8, [sp, #132]
  432918:	cmp	w8, #0xd
  43291c:	b.eq	432d54 <ASN1_generate_nconf@plt+0x14454>  // b.none
  432920:	b	432924 <ASN1_generate_nconf@plt+0x14024>
  432924:	ldr	w8, [sp, #132]
  432928:	cmp	w8, #0xe
  43292c:	b.eq	432d64 <ASN1_generate_nconf@plt+0x14464>  // b.none
  432930:	b	432934 <ASN1_generate_nconf@plt+0x14034>
  432934:	ldr	w8, [sp, #132]
  432938:	cmp	w8, #0xf
  43293c:	b.eq	432d74 <ASN1_generate_nconf@plt+0x14474>  // b.none
  432940:	b	432944 <ASN1_generate_nconf@plt+0x14044>
  432944:	ldr	w8, [sp, #132]
  432948:	cmp	w8, #0x10
  43294c:	b.eq	432d84 <ASN1_generate_nconf@plt+0x14484>  // b.none
  432950:	b	432954 <ASN1_generate_nconf@plt+0x14054>
  432954:	ldr	w8, [sp, #132]
  432958:	cmp	w8, #0x11
  43295c:	b.eq	432d94 <ASN1_generate_nconf@plt+0x14494>  // b.none
  432960:	b	432964 <ASN1_generate_nconf@plt+0x14064>
  432964:	ldr	w8, [sp, #132]
  432968:	cmp	w8, #0x12
  43296c:	b.eq	432da4 <ASN1_generate_nconf@plt+0x144a4>  // b.none
  432970:	b	432974 <ASN1_generate_nconf@plt+0x14074>
  432974:	ldr	w8, [sp, #132]
  432978:	cmp	w8, #0x13
  43297c:	b.eq	432db4 <ASN1_generate_nconf@plt+0x144b4>  // b.none
  432980:	b	432984 <ASN1_generate_nconf@plt+0x14084>
  432984:	ldr	w8, [sp, #132]
  432988:	cmp	w8, #0x14
  43298c:	b.eq	432dc4 <ASN1_generate_nconf@plt+0x144c4>  // b.none
  432990:	b	432994 <ASN1_generate_nconf@plt+0x14094>
  432994:	ldr	w8, [sp, #132]
  432998:	cmp	w8, #0x15
  43299c:	b.eq	432dd4 <ASN1_generate_nconf@plt+0x144d4>  // b.none
  4329a0:	b	4329a4 <ASN1_generate_nconf@plt+0x140a4>
  4329a4:	ldr	w8, [sp, #132]
  4329a8:	cmp	w8, #0x16
  4329ac:	b.eq	432de0 <ASN1_generate_nconf@plt+0x144e0>  // b.none
  4329b0:	b	4329b4 <ASN1_generate_nconf@plt+0x140b4>
  4329b4:	ldr	w8, [sp, #132]
  4329b8:	cmp	w8, #0x17
  4329bc:	b.eq	432df0 <ASN1_generate_nconf@plt+0x144f0>  // b.none
  4329c0:	b	4329c4 <ASN1_generate_nconf@plt+0x140c4>
  4329c4:	ldr	w8, [sp, #132]
  4329c8:	cmp	w8, #0x18
  4329cc:	b.eq	432dfc <ASN1_generate_nconf@plt+0x144fc>  // b.none
  4329d0:	b	4329d4 <ASN1_generate_nconf@plt+0x140d4>
  4329d4:	ldr	w8, [sp, #132]
  4329d8:	cmp	w8, #0x19
  4329dc:	b.eq	432e08 <ASN1_generate_nconf@plt+0x14508>  // b.none
  4329e0:	b	4329e4 <ASN1_generate_nconf@plt+0x140e4>
  4329e4:	ldr	w8, [sp, #132]
  4329e8:	cmp	w8, #0x1a
  4329ec:	b.eq	432e14 <ASN1_generate_nconf@plt+0x14514>  // b.none
  4329f0:	b	4329f4 <ASN1_generate_nconf@plt+0x140f4>
  4329f4:	ldr	w8, [sp, #132]
  4329f8:	cmp	w8, #0x1b
  4329fc:	b.eq	432e20 <ASN1_generate_nconf@plt+0x14520>  // b.none
  432a00:	b	432a04 <ASN1_generate_nconf@plt+0x14104>
  432a04:	ldr	w8, [sp, #132]
  432a08:	cmp	w8, #0x1c
  432a0c:	b.eq	432e2c <ASN1_generate_nconf@plt+0x1452c>  // b.none
  432a10:	b	432a14 <ASN1_generate_nconf@plt+0x14114>
  432a14:	ldr	w8, [sp, #132]
  432a18:	cmp	w8, #0x1d
  432a1c:	b.eq	432e44 <ASN1_generate_nconf@plt+0x14544>  // b.none
  432a20:	b	432a24 <ASN1_generate_nconf@plt+0x14124>
  432a24:	ldr	w8, [sp, #132]
  432a28:	cmp	w8, #0x1e
  432a2c:	b.eq	432e50 <ASN1_generate_nconf@plt+0x14550>  // b.none
  432a30:	b	432a34 <ASN1_generate_nconf@plt+0x14134>
  432a34:	ldr	w8, [sp, #132]
  432a38:	cmp	w8, #0x1f
  432a3c:	b.eq	432e5c <ASN1_generate_nconf@plt+0x1455c>  // b.none
  432a40:	b	432a44 <ASN1_generate_nconf@plt+0x14144>
  432a44:	ldr	w8, [sp, #132]
  432a48:	cmp	w8, #0x20
  432a4c:	b.eq	432e68 <ASN1_generate_nconf@plt+0x14568>  // b.none
  432a50:	b	432a54 <ASN1_generate_nconf@plt+0x14154>
  432a54:	ldr	w8, [sp, #132]
  432a58:	cmp	w8, #0x21
  432a5c:	b.eq	432e74 <ASN1_generate_nconf@plt+0x14574>  // b.none
  432a60:	b	432a64 <ASN1_generate_nconf@plt+0x14164>
  432a64:	ldr	w8, [sp, #132]
  432a68:	cmp	w8, #0x22
  432a6c:	b.eq	432e80 <ASN1_generate_nconf@plt+0x14580>  // b.none
  432a70:	b	432a74 <ASN1_generate_nconf@plt+0x14174>
  432a74:	ldr	w8, [sp, #132]
  432a78:	cmp	w8, #0x23
  432a7c:	b.eq	432eb4 <ASN1_generate_nconf@plt+0x145b4>  // b.none
  432a80:	b	432a84 <ASN1_generate_nconf@plt+0x14184>
  432a84:	ldr	w8, [sp, #132]
  432a88:	cmp	w8, #0x24
  432a8c:	b.eq	432ec4 <ASN1_generate_nconf@plt+0x145c4>  // b.none
  432a90:	b	432a94 <ASN1_generate_nconf@plt+0x14194>
  432a94:	ldr	w8, [sp, #132]
  432a98:	cmp	w8, #0x25
  432a9c:	b.eq	432ed4 <ASN1_generate_nconf@plt+0x145d4>  // b.none
  432aa0:	b	432aa4 <ASN1_generate_nconf@plt+0x141a4>
  432aa4:	ldr	w8, [sp, #132]
  432aa8:	cmp	w8, #0x26
  432aac:	b.eq	432ee0 <ASN1_generate_nconf@plt+0x145e0>  // b.none
  432ab0:	b	432ab4 <ASN1_generate_nconf@plt+0x141b4>
  432ab4:	ldr	w8, [sp, #132]
  432ab8:	cmp	w8, #0x27
  432abc:	b.eq	432eec <ASN1_generate_nconf@plt+0x145ec>  // b.none
  432ac0:	b	432ac4 <ASN1_generate_nconf@plt+0x141c4>
  432ac4:	ldr	w8, [sp, #132]
  432ac8:	cmp	w8, #0x28
  432acc:	b.eq	432ef8 <ASN1_generate_nconf@plt+0x145f8>  // b.none
  432ad0:	b	432ad4 <ASN1_generate_nconf@plt+0x141d4>
  432ad4:	ldr	w8, [sp, #132]
  432ad8:	cmp	w8, #0x29
  432adc:	b.eq	432f04 <ASN1_generate_nconf@plt+0x14604>  // b.none
  432ae0:	b	432ae4 <ASN1_generate_nconf@plt+0x141e4>
  432ae4:	ldr	w8, [sp, #132]
  432ae8:	cmp	w8, #0x2a
  432aec:	b.eq	432f50 <ASN1_generate_nconf@plt+0x14650>  // b.none
  432af0:	b	432af4 <ASN1_generate_nconf@plt+0x141f4>
  432af4:	ldr	w8, [sp, #132]
  432af8:	cmp	w8, #0x2b
  432afc:	b.eq	432fdc <ASN1_generate_nconf@plt+0x146dc>  // b.none
  432b00:	b	432b04 <ASN1_generate_nconf@plt+0x14204>
  432b04:	ldr	w8, [sp, #132]
  432b08:	cmp	w8, #0x2c
  432b0c:	b.eq	433048 <ASN1_generate_nconf@plt+0x14748>  // b.none
  432b10:	b	432b14 <ASN1_generate_nconf@plt+0x14214>
  432b14:	ldr	w8, [sp, #132]
  432b18:	cmp	w8, #0x2d
  432b1c:	b.eq	433054 <ASN1_generate_nconf@plt+0x14754>  // b.none
  432b20:	b	432b24 <ASN1_generate_nconf@plt+0x14224>
  432b24:	ldr	w8, [sp, #132]
  432b28:	cmp	w8, #0x2e
  432b2c:	b.eq	433060 <ASN1_generate_nconf@plt+0x14760>  // b.none
  432b30:	b	432b34 <ASN1_generate_nconf@plt+0x14234>
  432b34:	ldr	w8, [sp, #132]
  432b38:	cmp	w8, #0x2f
  432b3c:	b.eq	433084 <ASN1_generate_nconf@plt+0x14784>  // b.none
  432b40:	b	432b44 <ASN1_generate_nconf@plt+0x14244>
  432b44:	ldr	w8, [sp, #132]
  432b48:	cmp	w8, #0x30
  432b4c:	b.eq	433094 <ASN1_generate_nconf@plt+0x14794>  // b.none
  432b50:	b	432b54 <ASN1_generate_nconf@plt+0x14254>
  432b54:	ldr	w8, [sp, #132]
  432b58:	cmp	w8, #0x31
  432b5c:	b.eq	4330a4 <ASN1_generate_nconf@plt+0x147a4>  // b.none
  432b60:	b	432b64 <ASN1_generate_nconf@plt+0x14264>
  432b64:	ldr	w8, [sp, #132]
  432b68:	cmp	w8, #0x32
  432b6c:	b.eq	4330b0 <ASN1_generate_nconf@plt+0x147b0>  // b.none
  432b70:	b	432b74 <ASN1_generate_nconf@plt+0x14274>
  432b74:	ldr	w8, [sp, #132]
  432b78:	cmp	w8, #0x33
  432b7c:	b.eq	4330bc <ASN1_generate_nconf@plt+0x147bc>  // b.none
  432b80:	b	432b84 <ASN1_generate_nconf@plt+0x14284>
  432b84:	ldr	w8, [sp, #132]
  432b88:	cmp	w8, #0x34
  432b8c:	b.eq	4330c8 <ASN1_generate_nconf@plt+0x147c8>  // b.none
  432b90:	b	432b94 <ASN1_generate_nconf@plt+0x14294>
  432b94:	ldr	w8, [sp, #132]
  432b98:	cmp	w8, #0x35
  432b9c:	b.eq	4330e0 <ASN1_generate_nconf@plt+0x147e0>  // b.none
  432ba0:	b	432ba4 <ASN1_generate_nconf@plt+0x142a4>
  432ba4:	ldr	w8, [sp, #132]
  432ba8:	cmp	w8, #0x36
  432bac:	b.eq	433124 <ASN1_generate_nconf@plt+0x14824>  // b.none
  432bb0:	b	432bb4 <ASN1_generate_nconf@plt+0x142b4>
  432bb4:	ldr	w8, [sp, #132]
  432bb8:	cmp	w8, #0x7d0
  432bbc:	b.eq	432e8c <ASN1_generate_nconf@plt+0x1458c>  // b.none
  432bc0:	b	432bc4 <ASN1_generate_nconf@plt+0x142c4>
  432bc4:	ldr	w8, [sp, #132]
  432bc8:	subs	w9, w8, #0x7d1
  432bcc:	cmp	w9, #0x1d
  432bd0:	b.ls	432e90 <ASN1_generate_nconf@plt+0x14590>  // b.plast
  432bd4:	b	432bd8 <ASN1_generate_nconf@plt+0x142d8>
  432bd8:	ldr	w8, [sp, #132]
  432bdc:	cmp	w8, #0x7ef
  432be0:	b.eq	432e8c <ASN1_generate_nconf@plt+0x1458c>  // b.none
  432be4:	b	432be8 <ASN1_generate_nconf@plt+0x142e8>
  432be8:	ldr	w8, [sp, #132]
  432bec:	cmp	w8, #0x7f0
  432bf0:	b.eq	43318c <ASN1_generate_nconf@plt+0x1488c>  // b.none
  432bf4:	b	432bf8 <ASN1_generate_nconf@plt+0x142f8>
  432bf8:	ldr	w8, [sp, #132]
  432bfc:	cmp	w8, #0x7f1
  432c00:	b.eq	4331d4 <ASN1_generate_nconf@plt+0x148d4>  // b.none
  432c04:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432c08:	ldr	x8, [sp, #152]
  432c0c:	ldr	x0, [x8]
  432c10:	ldr	x9, [sp, #160]
  432c14:	ldr	x2, [x9]
  432c18:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  432c1c:	add	x1, x1, #0x466
  432c20:	bl	4196e0 <BIO_printf@plt>
  432c24:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  432c28:	str	wzr, [sp, #228]
  432c2c:	adrp	x0, 480000 <ASN1_generate_nconf@plt+0x61700>
  432c30:	add	x0, x0, #0xe58
  432c34:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  432c38:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  432c3c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  432c40:	str	x0, [sp, #416]
  432c44:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432c48:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  432c4c:	bl	41a130 <atoi@plt>
  432c50:	str	w0, [sp, #224]
  432c54:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432c58:	ldr	x0, [sp, #304]
  432c5c:	ldr	x1, [sp, #144]
  432c60:	mov	w2, #0x129                 	// #297
  432c64:	bl	41b180 <CRYPTO_free@plt>
  432c68:	ldr	x0, [sp, #296]
  432c6c:	ldr	x1, [sp, #144]
  432c70:	mov	w2, #0x12a                 	// #298
  432c74:	bl	41b180 <CRYPTO_free@plt>
  432c78:	ldr	x0, [sp, #288]
  432c7c:	ldr	x1, [sp, #144]
  432c80:	mov	w2, #0x12b                 	// #299
  432c84:	bl	41b180 <CRYPTO_free@plt>
  432c88:	mov	x8, xzr
  432c8c:	str	x8, [sp, #288]
  432c90:	str	x8, [sp, #296]
  432c94:	str	x8, [sp, #304]
  432c98:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  432c9c:	add	x1, sp, #0x1b8
  432ca0:	add	x2, sp, #0x1b0
  432ca4:	add	x3, sp, #0x1a8
  432ca8:	add	x4, sp, #0x108
  432cac:	bl	41be50 <OCSP_parse_url@plt>
  432cb0:	cbnz	w0, 432cd4 <ASN1_generate_nconf@plt+0x143d4>
  432cb4:	ldr	x8, [sp, #152]
  432cb8:	ldr	x0, [x8]
  432cbc:	ldr	x9, [sp, #160]
  432cc0:	ldr	x2, [x9]
  432cc4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  432cc8:	add	x1, x1, #0x6f9
  432ccc:	bl	4196e0 <BIO_printf@plt>
  432cd0:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  432cd4:	ldr	x8, [sp, #440]
  432cd8:	str	x8, [sp, #304]
  432cdc:	ldr	x8, [sp, #432]
  432ce0:	str	x8, [sp, #296]
  432ce4:	ldr	x8, [sp, #424]
  432ce8:	str	x8, [sp, #288]
  432cec:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432cf0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  432cf4:	str	x0, [sp, #440]
  432cf8:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432cfc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  432d00:	str	x0, [sp, #432]
  432d04:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432d08:	mov	w8, #0x1                   	// #1
  432d0c:	str	w8, [sp, #248]
  432d10:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432d14:	mov	w8, #0x1                   	// #1
  432d18:	str	w8, [sp, #268]
  432d1c:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432d20:	mov	w8, #0x2                   	// #2
  432d24:	str	w8, [sp, #272]
  432d28:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432d2c:	str	wzr, [sp, #272]
  432d30:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432d34:	ldr	x8, [sp, #184]
  432d38:	orr	x8, x8, #0x1
  432d3c:	str	x8, [sp, #184]
  432d40:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432d44:	ldr	x8, [sp, #184]
  432d48:	orr	x8, x8, #0x400
  432d4c:	str	x8, [sp, #184]
  432d50:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432d54:	ldr	x8, [sp, #200]
  432d58:	orr	x8, x8, #0x1
  432d5c:	str	x8, [sp, #200]
  432d60:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432d64:	ldr	x8, [sp, #192]
  432d68:	orr	x8, x8, #0x4
  432d6c:	str	x8, [sp, #192]
  432d70:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432d74:	ldr	x8, [sp, #192]
  432d78:	orr	x8, x8, #0x10
  432d7c:	str	x8, [sp, #192]
  432d80:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432d84:	ldr	x8, [sp, #192]
  432d88:	orr	x8, x8, #0x8
  432d8c:	str	x8, [sp, #192]
  432d90:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432d94:	ldr	x8, [sp, #192]
  432d98:	orr	x8, x8, #0x100
  432d9c:	str	x8, [sp, #192]
  432da0:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432da4:	ldr	x8, [sp, #192]
  432da8:	orr	x8, x8, #0x20
  432dac:	str	x8, [sp, #192]
  432db0:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432db4:	ldr	x8, [sp, #192]
  432db8:	orr	x8, x8, #0x200
  432dbc:	str	x8, [sp, #192]
  432dc0:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432dc4:	ldr	x8, [sp, #192]
  432dc8:	orr	x8, x8, #0x2
  432dcc:	str	x8, [sp, #192]
  432dd0:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432dd4:	mov	w8, #0x1                   	// #1
  432dd8:	str	w8, [sp, #256]
  432ddc:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432de0:	mov	w8, #0x1                   	// #1
  432de4:	str	w8, [sp, #232]
  432de8:	str	w8, [sp, #236]
  432dec:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432df0:	mov	w8, #0x1                   	// #1
  432df4:	str	w8, [sp, #236]
  432df8:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432dfc:	mov	w8, #0x1                   	// #1
  432e00:	str	w8, [sp, #232]
  432e04:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432e08:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  432e0c:	str	x0, [sp, #400]
  432e10:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432e14:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  432e18:	str	x0, [sp, #392]
  432e1c:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432e20:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  432e24:	str	x0, [sp, #320]
  432e28:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432e2c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  432e30:	str	x0, [sp, #336]
  432e34:	ldr	x8, [sp, #192]
  432e38:	orr	x8, x8, #0x200
  432e3c:	str	x8, [sp, #192]
  432e40:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432e44:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  432e48:	str	x0, [sp, #344]
  432e4c:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432e50:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  432e54:	str	x0, [sp, #336]
  432e58:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432e5c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  432e60:	stur	x0, [x29, #-248]
  432e64:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432e68:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  432e6c:	stur	x0, [x29, #-256]
  432e70:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432e74:	mov	w8, #0x1                   	// #1
  432e78:	str	w8, [sp, #284]
  432e7c:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432e80:	mov	w8, #0x1                   	// #1
  432e84:	str	w8, [sp, #280]
  432e88:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432e8c:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432e90:	ldr	w0, [sp, #180]
  432e94:	ldur	x1, [x29, #-240]
  432e98:	bl	471ab8 <ASN1_generate_nconf@plt+0x531b8>
  432e9c:	cbnz	w0, 432ea4 <ASN1_generate_nconf@plt+0x145a4>
  432ea0:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  432ea4:	ldr	w8, [sp, #260]
  432ea8:	add	w8, w8, #0x1
  432eac:	str	w8, [sp, #260]
  432eb0:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432eb4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  432eb8:	add	x1, sp, #0xd8
  432ebc:	bl	471534 <ASN1_generate_nconf@plt+0x52c34>
  432ec0:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432ec4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  432ec8:	add	x1, sp, #0xd0
  432ecc:	bl	471534 <ASN1_generate_nconf@plt+0x52c34>
  432ed0:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432ed4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  432ed8:	str	x0, [sp, #312]
  432edc:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432ee0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  432ee4:	str	x0, [sp, #384]
  432ee8:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432eec:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  432ef0:	str	x0, [sp, #376]
  432ef4:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432ef8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  432efc:	str	x0, [sp, #424]
  432f00:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432f04:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  432f08:	mov	w1, #0x8005                	// #32773
  432f0c:	adrp	x2, 480000 <ASN1_generate_nconf@plt+0x61700>
  432f10:	add	x2, x2, #0x70f
  432f14:	bl	46bd9c <ASN1_generate_nconf@plt+0x4d49c>
  432f18:	stur	x0, [x29, #-192]
  432f1c:	ldur	x8, [x29, #-192]
  432f20:	cbnz	x8, 432f28 <ASN1_generate_nconf@plt+0x14628>
  432f24:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  432f28:	ldur	x8, [x29, #-184]
  432f2c:	cbnz	x8, 432f40 <ASN1_generate_nconf@plt+0x14640>
  432f30:	bl	433d30 <ASN1_generate_nconf@plt+0x15430>
  432f34:	stur	x0, [x29, #-184]
  432f38:	cbnz	x0, 432f40 <ASN1_generate_nconf@plt+0x14640>
  432f3c:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  432f40:	ldur	x0, [x29, #-184]
  432f44:	ldur	x1, [x29, #-192]
  432f48:	bl	433d44 <ASN1_generate_nconf@plt+0x15444>
  432f4c:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432f50:	ldur	x0, [x29, #-200]
  432f54:	bl	41e1e0 <X509_free@plt>
  432f58:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  432f5c:	mov	w1, #0x8005                	// #32773
  432f60:	adrp	x2, 487000 <ASN1_generate_nconf@plt+0x68700>
  432f64:	add	x2, x2, #0xee1
  432f68:	bl	46bd9c <ASN1_generate_nconf@plt+0x4d49c>
  432f6c:	stur	x0, [x29, #-200]
  432f70:	ldur	x8, [x29, #-200]
  432f74:	cbnz	x8, 432f7c <ASN1_generate_nconf@plt+0x1467c>
  432f78:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  432f7c:	ldur	x8, [x29, #-56]
  432f80:	cbnz	x8, 432f8c <ASN1_generate_nconf@plt+0x1468c>
  432f84:	bl	41c340 <EVP_sha1@plt>
  432f88:	stur	x0, [x29, #-56]
  432f8c:	ldur	x1, [x29, #-200]
  432f90:	ldur	x2, [x29, #-56]
  432f94:	ldur	x3, [x29, #-192]
  432f98:	ldur	x4, [x29, #-144]
  432f9c:	sub	x0, x29, #0x78
  432fa0:	bl	433d70 <ASN1_generate_nconf@plt+0x15470>
  432fa4:	cbnz	w0, 432fac <ASN1_generate_nconf@plt+0x146ac>
  432fa8:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  432fac:	ldur	x0, [x29, #-152]
  432fb0:	str	x0, [sp, #120]
  432fb4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  432fb8:	ldr	x8, [sp, #120]
  432fbc:	str	x0, [sp, #112]
  432fc0:	mov	x0, x8
  432fc4:	ldr	x1, [sp, #112]
  432fc8:	bl	433e60 <ASN1_generate_nconf@plt+0x15560>
  432fcc:	cbnz	w0, 432fd4 <ASN1_generate_nconf@plt+0x146d4>
  432fd0:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  432fd4:	stur	wzr, [x29, #-76]
  432fd8:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  432fdc:	ldur	x8, [x29, #-56]
  432fe0:	cbnz	x8, 432fec <ASN1_generate_nconf@plt+0x146ec>
  432fe4:	bl	41c340 <EVP_sha1@plt>
  432fe8:	stur	x0, [x29, #-56]
  432fec:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  432ff0:	ldur	x2, [x29, #-56]
  432ff4:	ldur	x3, [x29, #-192]
  432ff8:	ldur	x4, [x29, #-144]
  432ffc:	sub	x8, x29, #0x78
  433000:	str	x0, [sp, #104]
  433004:	mov	x0, x8
  433008:	ldr	x1, [sp, #104]
  43300c:	bl	433e8c <ASN1_generate_nconf@plt+0x1558c>
  433010:	cbnz	w0, 433018 <ASN1_generate_nconf@plt+0x14718>
  433014:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  433018:	ldur	x0, [x29, #-152]
  43301c:	str	x0, [sp, #96]
  433020:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  433024:	ldr	x8, [sp, #96]
  433028:	str	x0, [sp, #88]
  43302c:	mov	x0, x8
  433030:	ldr	x1, [sp, #88]
  433034:	bl	433e60 <ASN1_generate_nconf@plt+0x15560>
  433038:	cbnz	w0, 433040 <ASN1_generate_nconf@plt+0x14740>
  43303c:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  433040:	stur	wzr, [x29, #-76]
  433044:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  433048:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43304c:	str	x0, [sp, #368]
  433050:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  433054:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  433058:	str	x0, [sp, #408]
  43305c:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  433060:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  433064:	add	x1, sp, #0xf4
  433068:	bl	4714a0 <ASN1_generate_nconf@plt+0x52ba0>
  43306c:	ldr	w8, [sp, #240]
  433070:	mov	w9, #0xffffffff            	// #-1
  433074:	cmp	w8, w9
  433078:	b.ne	433080 <ASN1_generate_nconf@plt+0x14780>  // b.any
  43307c:	str	wzr, [sp, #240]
  433080:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  433084:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  433088:	add	x1, sp, #0x114
  43308c:	bl	4714a0 <ASN1_generate_nconf@plt+0x52ba0>
  433090:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  433094:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  433098:	bl	41a130 <atoi@plt>
  43309c:	str	w0, [sp, #240]
  4330a0:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  4330a4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4330a8:	str	x0, [sp, #360]
  4330ac:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  4330b0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4330b4:	str	x0, [sp, #352]
  4330b8:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  4330bc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4330c0:	str	x0, [sp, #328]
  4330c4:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  4330c8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4330cc:	sub	x1, x29, #0x40
  4330d0:	bl	471348 <ASN1_generate_nconf@plt+0x52a48>
  4330d4:	cbnz	w0, 4330dc <ASN1_generate_nconf@plt+0x147dc>
  4330d8:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  4330dc:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  4330e0:	ldur	x8, [x29, #-72]
  4330e4:	cbnz	x8, 4330f0 <ASN1_generate_nconf@plt+0x147f0>
  4330e8:	bl	433d08 <ASN1_generate_nconf@plt+0x15408>
  4330ec:	stur	x0, [x29, #-72]
  4330f0:	ldur	x8, [x29, #-72]
  4330f4:	cbz	x8, 43311c <ASN1_generate_nconf@plt+0x1481c>
  4330f8:	ldur	x0, [x29, #-72]
  4330fc:	str	x0, [sp, #80]
  433100:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  433104:	ldr	x8, [sp, #80]
  433108:	str	x0, [sp, #72]
  43310c:	mov	x0, x8
  433110:	ldr	x1, [sp, #72]
  433114:	bl	433e60 <ASN1_generate_nconf@plt+0x15560>
  433118:	cbnz	w0, 433120 <ASN1_generate_nconf@plt+0x14820>
  43311c:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  433120:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  433124:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  433128:	str	x0, [sp, #456]
  43312c:	ldr	x0, [sp, #456]
  433130:	mov	w1, #0x3d                  	// #61
  433134:	bl	41d7e0 <strchr@plt>
  433138:	str	x0, [sp, #448]
  43313c:	ldr	x8, [sp, #448]
  433140:	cbnz	x8, 43315c <ASN1_generate_nconf@plt+0x1485c>
  433144:	ldr	x8, [sp, #152]
  433148:	ldr	x0, [x8]
  43314c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  433150:	add	x1, x1, #0x722
  433154:	bl	4196e0 <BIO_printf@plt>
  433158:	b	432c08 <ASN1_generate_nconf@plt+0x14308>
  43315c:	ldr	x8, [sp, #448]
  433160:	add	x9, x8, #0x1
  433164:	str	x9, [sp, #448]
  433168:	mov	w10, #0x0                   	// #0
  43316c:	strb	w10, [x8]
  433170:	ldr	x0, [sp, #456]
  433174:	ldr	x1, [sp, #448]
  433178:	sub	x2, x29, #0x88
  43317c:	bl	41e2e0 <X509V3_add_value@plt>
  433180:	cbnz	w0, 433188 <ASN1_generate_nconf@plt+0x14888>
  433184:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  433188:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  43318c:	ldur	w8, [x29, #-76]
  433190:	cbz	w8, 4331b4 <ASN1_generate_nconf@plt+0x148b4>
  433194:	ldr	x8, [sp, #152]
  433198:	ldr	x0, [x8]
  43319c:	ldr	x9, [sp, #160]
  4331a0:	ldr	x2, [x9]
  4331a4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  4331a8:	add	x1, x1, #0x741
  4331ac:	bl	4196e0 <BIO_printf@plt>
  4331b0:	b	432c08 <ASN1_generate_nconf@plt+0x14308>
  4331b4:	bl	472534 <ASN1_generate_nconf@plt+0x53c34>
  4331b8:	sub	x1, x29, #0x38
  4331bc:	bl	471348 <ASN1_generate_nconf@plt+0x52a48>
  4331c0:	cbnz	w0, 4331c8 <ASN1_generate_nconf@plt+0x148c8>
  4331c4:	b	432c08 <ASN1_generate_nconf@plt+0x14308>
  4331c8:	mov	w8, #0x1                   	// #1
  4331cc:	stur	w8, [x29, #-76]
  4331d0:	b	4331e8 <ASN1_generate_nconf@plt+0x148e8>
  4331d4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4331d8:	bl	41a130 <atoi@plt>
  4331dc:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4331e0:	add	x8, x8, #0xa0
  4331e4:	str	w0, [x8]
  4331e8:	b	432830 <ASN1_generate_nconf@plt+0x13f30>
  4331ec:	ldur	w8, [x29, #-76]
  4331f0:	cbz	w8, 433214 <ASN1_generate_nconf@plt+0x14914>
  4331f4:	ldr	x8, [sp, #152]
  4331f8:	ldr	x0, [x8]
  4331fc:	ldr	x9, [sp, #160]
  433200:	ldr	x2, [x9]
  433204:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  433208:	add	x1, x1, #0x741
  43320c:	bl	4196e0 <BIO_printf@plt>
  433210:	b	432c08 <ASN1_generate_nconf@plt+0x14308>
  433214:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  433218:	stur	w0, [x29, #-8]
  43321c:	ldur	w8, [x29, #-8]
  433220:	cbz	w8, 433228 <ASN1_generate_nconf@plt+0x14928>
  433224:	b	432c08 <ASN1_generate_nconf@plt+0x14308>
  433228:	ldur	x8, [x29, #-120]
  43322c:	cbnz	x8, 433254 <ASN1_generate_nconf@plt+0x14954>
  433230:	ldr	x8, [sp, #400]
  433234:	cbnz	x8, 433254 <ASN1_generate_nconf@plt+0x14954>
  433238:	ldr	x8, [sp, #392]
  43323c:	cbnz	x8, 433254 <ASN1_generate_nconf@plt+0x14954>
  433240:	ldr	x8, [sp, #432]
  433244:	cbz	x8, 433250 <ASN1_generate_nconf@plt+0x14950>
  433248:	ldr	x8, [sp, #368]
  43324c:	cbnz	x8, 433254 <ASN1_generate_nconf@plt+0x14954>
  433250:	b	432c08 <ASN1_generate_nconf@plt+0x14308>
  433254:	ldr	x0, [sp, #416]
  433258:	mov	w1, #0x77                  	// #119
  43325c:	mov	w2, #0x8001                	// #32769
  433260:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  433264:	stur	x0, [x29, #-48]
  433268:	ldur	x8, [x29, #-48]
  43326c:	cbnz	x8, 433274 <ASN1_generate_nconf@plt+0x14974>
  433270:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  433274:	ldur	x8, [x29, #-120]
  433278:	cbnz	x8, 43328c <ASN1_generate_nconf@plt+0x1498c>
  43327c:	ldr	w8, [sp, #272]
  433280:	cmp	w8, #0x2
  433284:	b.eq	43328c <ASN1_generate_nconf@plt+0x1498c>  // b.none
  433288:	str	wzr, [sp, #272]
  43328c:	ldur	x8, [x29, #-120]
  433290:	cbnz	x8, 433308 <ASN1_generate_nconf@plt+0x14a08>
  433294:	ldr	x8, [sp, #400]
  433298:	cbz	x8, 433308 <ASN1_generate_nconf@plt+0x14a08>
  43329c:	ldr	x0, [sp, #400]
  4332a0:	mov	w1, #0x72                  	// #114
  4332a4:	mov	w2, #0x4                   	// #4
  4332a8:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  4332ac:	stur	x0, [x29, #-40]
  4332b0:	ldur	x8, [x29, #-40]
  4332b4:	cbnz	x8, 4332bc <ASN1_generate_nconf@plt+0x149bc>
  4332b8:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  4332bc:	ldur	x2, [x29, #-40]
  4332c0:	adrp	x0, 419000 <d2i_ECPrivateKey_bio@plt-0x500>
  4332c4:	add	x0, x0, #0xa00
  4332c8:	adrp	x1, 41d000 <BIO_set_callback_arg@plt>
  4332cc:	add	x1, x1, #0x5c0
  4332d0:	mov	x8, xzr
  4332d4:	mov	x3, x8
  4332d8:	bl	419830 <ASN1_d2i_bio@plt>
  4332dc:	stur	x0, [x29, #-120]
  4332e0:	ldur	x0, [x29, #-40]
  4332e4:	bl	41de90 <BIO_free@plt>
  4332e8:	ldur	x8, [x29, #-120]
  4332ec:	cbnz	x8, 433308 <ASN1_generate_nconf@plt+0x14a08>
  4332f0:	ldr	x8, [sp, #152]
  4332f4:	ldr	x0, [x8]
  4332f8:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  4332fc:	add	x1, x1, #0x76d
  433300:	bl	4196e0 <BIO_printf@plt>
  433304:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  433308:	ldur	x8, [x29, #-120]
  43330c:	cbnz	x8, 433330 <ASN1_generate_nconf@plt+0x14a30>
  433310:	ldr	x8, [sp, #432]
  433314:	cbz	x8, 433330 <ASN1_generate_nconf@plt+0x14a30>
  433318:	ldr	x0, [sp, #432]
  43331c:	bl	433fe0 <ASN1_generate_nconf@plt+0x156e0>
  433320:	stur	x0, [x29, #-24]
  433324:	ldur	x8, [x29, #-24]
  433328:	cbnz	x8, 433330 <ASN1_generate_nconf@plt+0x14a30>
  43332c:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  433330:	ldr	x8, [sp, #360]
  433334:	cbz	x8, 433410 <ASN1_generate_nconf@plt+0x14b10>
  433338:	ldr	x8, [sp, #352]
  43333c:	cbnz	x8, 433348 <ASN1_generate_nconf@plt+0x14a48>
  433340:	ldr	x8, [sp, #360]
  433344:	str	x8, [sp, #352]
  433348:	ldr	x0, [sp, #360]
  43334c:	mov	w1, #0x8005                	// #32773
  433350:	adrp	x2, 480000 <ASN1_generate_nconf@plt+0x61700>
  433354:	add	x2, x2, #0x789
  433358:	bl	46bd9c <ASN1_generate_nconf@plt+0x4d49c>
  43335c:	stur	x0, [x29, #-224]
  433360:	ldur	x8, [x29, #-224]
  433364:	cbnz	x8, 433380 <ASN1_generate_nconf@plt+0x14a80>
  433368:	ldr	x8, [sp, #152]
  43336c:	ldr	x0, [x8]
  433370:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  433374:	add	x1, x1, #0x79f
  433378:	bl	4196e0 <BIO_printf@plt>
  43337c:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  433380:	ldr	x0, [sp, #408]
  433384:	sub	x1, x29, #0xd0
  433388:	mov	w2, #0x8005                	// #32773
  43338c:	mov	x8, xzr
  433390:	mov	x3, x8
  433394:	adrp	x4, 487000 <ASN1_generate_nconf@plt+0x68700>
  433398:	add	x4, x4, #0xede
  43339c:	bl	46ca14 <ASN1_generate_nconf@plt+0x4e114>
  4333a0:	cbnz	w0, 4333a8 <ASN1_generate_nconf@plt+0x14aa8>
  4333a4:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  4333a8:	ldr	x8, [sp, #328]
  4333ac:	cbz	x8, 4333d8 <ASN1_generate_nconf@plt+0x14ad8>
  4333b0:	ldr	x0, [sp, #328]
  4333b4:	sub	x1, x29, #0xb0
  4333b8:	mov	w2, #0x8005                	// #32773
  4333bc:	mov	x8, xzr
  4333c0:	mov	x3, x8
  4333c4:	adrp	x4, 480000 <ASN1_generate_nconf@plt+0x61700>
  4333c8:	add	x4, x4, #0x7c4
  4333cc:	bl	46ca14 <ASN1_generate_nconf@plt+0x4e114>
  4333d0:	cbnz	w0, 4333d8 <ASN1_generate_nconf@plt+0x14ad8>
  4333d4:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  4333d8:	ldr	x0, [sp, #352]
  4333dc:	mov	w1, #0x8005                	// #32773
  4333e0:	mov	w8, wzr
  4333e4:	mov	w2, w8
  4333e8:	mov	x9, xzr
  4333ec:	mov	x3, x9
  4333f0:	mov	x4, x9
  4333f4:	adrp	x5, 480000 <ASN1_generate_nconf@plt+0x61700>
  4333f8:	add	x5, x5, #0x7e1
  4333fc:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  433400:	stur	x0, [x29, #-104]
  433404:	ldur	x9, [x29, #-104]
  433408:	cbnz	x9, 433410 <ASN1_generate_nconf@plt+0x14b10>
  43340c:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  433410:	ldr	x8, [sp, #368]
  433414:	cbz	x8, 433448 <ASN1_generate_nconf@plt+0x14b48>
  433418:	ldur	x8, [x29, #-104]
  43341c:	cbz	x8, 433430 <ASN1_generate_nconf@plt+0x14b30>
  433420:	ldur	x8, [x29, #-224]
  433424:	cbz	x8, 433430 <ASN1_generate_nconf@plt+0x14b30>
  433428:	ldur	x8, [x29, #-208]
  43342c:	cbnz	x8, 433448 <ASN1_generate_nconf@plt+0x14b48>
  433430:	ldr	x8, [sp, #152]
  433434:	ldr	x0, [x8]
  433438:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  43343c:	add	x1, x1, #0x7f7
  433440:	bl	4196e0 <BIO_printf@plt>
  433444:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  433448:	ldr	x8, [sp, #368]
  43344c:	cbz	x8, 43348c <ASN1_generate_nconf@plt+0x14b8c>
  433450:	ldr	x0, [sp, #368]
  433454:	mov	x8, xzr
  433458:	mov	x1, x8
  43345c:	bl	46dd80 <ASN1_generate_nconf@plt+0x4f480>
  433460:	stur	x0, [x29, #-88]
  433464:	ldur	x8, [x29, #-88]
  433468:	cbz	x8, 433480 <ASN1_generate_nconf@plt+0x14b80>
  43346c:	ldur	x0, [x29, #-88]
  433470:	bl	46e00c <ASN1_generate_nconf@plt+0x4f70c>
  433474:	cmp	w0, #0x0
  433478:	cset	w8, gt
  43347c:	tbnz	w8, #0, 43348c <ASN1_generate_nconf@plt+0x14b8c>
  433480:	mov	w8, #0x1                   	// #1
  433484:	str	w8, [sp, #228]
  433488:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  43348c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  433490:	add	x8, x8, #0xa0
  433494:	ldr	w9, [x8]
  433498:	cbz	w9, 4334a8 <ASN1_generate_nconf@plt+0x14ba8>
  43349c:	ldur	x8, [x29, #-24]
  4334a0:	cbz	x8, 4334a8 <ASN1_generate_nconf@plt+0x14ba8>
  4334a4:	bl	434108 <ASN1_generate_nconf@plt+0x15808>
  4334a8:	ldur	x8, [x29, #-24]
  4334ac:	cbz	x8, 4334d0 <ASN1_generate_nconf@plt+0x14bd0>
  4334b0:	ldr	w8, [sp, #224]
  4334b4:	cmp	w8, #0x0
  4334b8:	cset	w8, le
  4334bc:	tbnz	w8, #0, 4334d0 <ASN1_generate_nconf@plt+0x14bd0>
  4334c0:	mov	w0, #0xe                   	// #14
  4334c4:	adrp	x1, 434000 <ASN1_generate_nconf@plt+0x15700>
  4334c8:	add	x1, x1, #0x57c
  4334cc:	bl	41bed0 <signal@plt>
  4334d0:	ldur	x8, [x29, #-24]
  4334d4:	cbz	x8, 4334e8 <ASN1_generate_nconf@plt+0x14be8>
  4334d8:	mov	w0, #0x6                   	// #6
  4334dc:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  4334e0:	add	x1, x1, #0x82a
  4334e4:	bl	4345c8 <ASN1_generate_nconf@plt+0x15cc8>
  4334e8:	ldur	x8, [x29, #-24]
  4334ec:	cbz	x8, 4335ac <ASN1_generate_nconf@plt+0x14cac>
  4334f0:	ldur	x0, [x29, #-88]
  4334f4:	bl	434758 <ASN1_generate_nconf@plt+0x15e58>
  4334f8:	cbz	w0, 43355c <ASN1_generate_nconf@plt+0x14c5c>
  4334fc:	ldr	x0, [sp, #368]
  433500:	mov	x8, xzr
  433504:	mov	x1, x8
  433508:	bl	46dd80 <ASN1_generate_nconf@plt+0x4f480>
  43350c:	str	x0, [sp, #168]
  433510:	ldr	x8, [sp, #168]
  433514:	cbz	x8, 433540 <ASN1_generate_nconf@plt+0x14c40>
  433518:	ldr	x0, [sp, #168]
  43351c:	bl	46e00c <ASN1_generate_nconf@plt+0x4f70c>
  433520:	cmp	w0, #0x0
  433524:	cset	w8, le
  433528:	tbnz	w8, #0, 433540 <ASN1_generate_nconf@plt+0x14c40>
  43352c:	ldur	x0, [x29, #-88]
  433530:	bl	46e7bc <ASN1_generate_nconf@plt+0x4febc>
  433534:	ldr	x8, [sp, #168]
  433538:	stur	x8, [x29, #-88]
  43353c:	b	43355c <ASN1_generate_nconf@plt+0x14c5c>
  433540:	ldr	x0, [sp, #168]
  433544:	bl	46e7bc <ASN1_generate_nconf@plt+0x4febc>
  433548:	ldr	x2, [sp, #368]
  43354c:	mov	w0, #0x3                   	// #3
  433550:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  433554:	add	x1, x1, #0x851
  433558:	bl	4345c8 <ASN1_generate_nconf@plt+0x15cc8>
  43355c:	sub	x0, x29, #0x78
  433560:	mov	x8, xzr
  433564:	stur	x8, [x29, #-120]
  433568:	ldur	x2, [x29, #-24]
  43356c:	ldr	w3, [sp, #224]
  433570:	sub	x1, x29, #0x20
  433574:	bl	43480c <ASN1_generate_nconf@plt+0x15f0c>
  433578:	cbnz	w0, 433580 <ASN1_generate_nconf@plt+0x14c80>
  43357c:	b	4334e8 <ASN1_generate_nconf@plt+0x14be8>
  433580:	ldur	x8, [x29, #-120]
  433584:	cbnz	x8, 4335ac <ASN1_generate_nconf@plt+0x14cac>
  433588:	mov	w0, #0x1                   	// #1
  43358c:	mov	x8, xzr
  433590:	mov	x1, x8
  433594:	bl	41d9a0 <OCSP_response_create@plt>
  433598:	stur	x0, [x29, #-128]
  43359c:	ldur	x0, [x29, #-32]
  4335a0:	ldur	x1, [x29, #-128]
  4335a4:	bl	434be8 <ASN1_generate_nconf@plt+0x162e8>
  4335a8:	b	4338cc <ASN1_generate_nconf@plt+0x14fcc>
  4335ac:	ldur	x8, [x29, #-120]
  4335b0:	cbnz	x8, 4335f4 <ASN1_generate_nconf@plt+0x14cf4>
  4335b4:	ldr	x8, [sp, #320]
  4335b8:	cbnz	x8, 4335dc <ASN1_generate_nconf@plt+0x14cdc>
  4335bc:	ldr	x8, [sp, #384]
  4335c0:	cbnz	x8, 4335dc <ASN1_generate_nconf@plt+0x14cdc>
  4335c4:	ldr	x8, [sp, #440]
  4335c8:	cbnz	x8, 4335dc <ASN1_generate_nconf@plt+0x14cdc>
  4335cc:	ldr	w8, [sp, #272]
  4335d0:	cbnz	w8, 4335dc <ASN1_generate_nconf@plt+0x14cdc>
  4335d4:	ldr	x8, [sp, #368]
  4335d8:	cbz	x8, 4335f4 <ASN1_generate_nconf@plt+0x14cf4>
  4335dc:	ldr	x8, [sp, #152]
  4335e0:	ldr	x0, [x8]
  4335e4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  4335e8:	add	x1, x1, #0x873
  4335ec:	bl	4196e0 <BIO_printf@plt>
  4335f0:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  4335f4:	ldur	x8, [x29, #-120]
  4335f8:	cbz	x8, 433620 <ASN1_generate_nconf@plt+0x14d20>
  4335fc:	ldr	w8, [sp, #272]
  433600:	cbz	w8, 433620 <ASN1_generate_nconf@plt+0x14d20>
  433604:	ldur	x0, [x29, #-120]
  433608:	mov	x8, xzr
  43360c:	mov	x1, x8
  433610:	mov	w2, #0xffffffff            	// #-1
  433614:	bl	41c5b0 <OCSP_request_add1_nonce@plt>
  433618:	cbnz	w0, 433620 <ASN1_generate_nconf@plt+0x14d20>
  43361c:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  433620:	ldr	x8, [sp, #320]
  433624:	cbz	x8, 433714 <ASN1_generate_nconf@plt+0x14e14>
  433628:	ldr	x8, [sp, #312]
  43362c:	cbnz	x8, 433638 <ASN1_generate_nconf@plt+0x14d38>
  433630:	ldr	x8, [sp, #320]
  433634:	str	x8, [sp, #312]
  433638:	ldr	x0, [sp, #320]
  43363c:	mov	w1, #0x8005                	// #32773
  433640:	adrp	x2, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  433644:	add	x2, x2, #0xab1
  433648:	bl	46bd9c <ASN1_generate_nconf@plt+0x4d49c>
  43364c:	stur	x0, [x29, #-216]
  433650:	ldur	x8, [x29, #-216]
  433654:	cbnz	x8, 433670 <ASN1_generate_nconf@plt+0x14d70>
  433658:	ldr	x8, [sp, #152]
  43365c:	ldr	x0, [x8]
  433660:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  433664:	add	x1, x1, #0x89d
  433668:	bl	4196e0 <BIO_printf@plt>
  43366c:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  433670:	ldr	x8, [sp, #344]
  433674:	cbz	x8, 4336a0 <ASN1_generate_nconf@plt+0x14da0>
  433678:	ldr	x0, [sp, #344]
  43367c:	sub	x1, x29, #0xa0
  433680:	mov	w2, #0x8005                	// #32773
  433684:	mov	x8, xzr
  433688:	mov	x3, x8
  43368c:	adrp	x4, 480000 <ASN1_generate_nconf@plt+0x61700>
  433690:	add	x4, x4, #0x8bf
  433694:	bl	46ca14 <ASN1_generate_nconf@plt+0x4e114>
  433698:	cbnz	w0, 4336a0 <ASN1_generate_nconf@plt+0x14da0>
  43369c:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  4336a0:	ldr	x0, [sp, #312]
  4336a4:	mov	w1, #0x8005                	// #32773
  4336a8:	mov	w8, wzr
  4336ac:	mov	w2, w8
  4336b0:	mov	x9, xzr
  4336b4:	mov	x3, x9
  4336b8:	mov	x4, x9
  4336bc:	adrp	x5, 480000 <ASN1_generate_nconf@plt+0x61700>
  4336c0:	add	x5, x5, #0x8d3
  4336c4:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  4336c8:	stur	x0, [x29, #-96]
  4336cc:	ldur	x9, [x29, #-96]
  4336d0:	cbnz	x9, 4336d8 <ASN1_generate_nconf@plt+0x14dd8>
  4336d4:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  4336d8:	ldur	x0, [x29, #-120]
  4336dc:	ldur	x1, [x29, #-216]
  4336e0:	ldur	x2, [x29, #-96]
  4336e4:	ldur	x4, [x29, #-160]
  4336e8:	ldr	x5, [sp, #200]
  4336ec:	mov	x8, xzr
  4336f0:	mov	x3, x8
  4336f4:	bl	41d680 <OCSP_request_sign@plt>
  4336f8:	cbnz	w0, 433714 <ASN1_generate_nconf@plt+0x14e14>
  4336fc:	ldr	x8, [sp, #152]
  433700:	ldr	x0, [x8]
  433704:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  433708:	add	x1, x1, #0x8e6
  43370c:	bl	4196e0 <BIO_printf@plt>
  433710:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  433714:	ldr	w8, [sp, #236]
  433718:	cbz	w8, 433738 <ASN1_generate_nconf@plt+0x14e38>
  43371c:	ldur	x8, [x29, #-120]
  433720:	cbz	x8, 433738 <ASN1_generate_nconf@plt+0x14e38>
  433724:	ldur	x0, [x29, #-48]
  433728:	ldur	x1, [x29, #-120]
  43372c:	mov	x8, xzr
  433730:	mov	x2, x8
  433734:	bl	41e230 <OCSP_REQUEST_print@plt>
  433738:	ldr	x8, [sp, #384]
  43373c:	cbz	x8, 433780 <ASN1_generate_nconf@plt+0x14e80>
  433740:	ldr	x0, [sp, #384]
  433744:	mov	w1, #0x77                  	// #119
  433748:	mov	w2, #0x4                   	// #4
  43374c:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  433750:	stur	x0, [x29, #-40]
  433754:	ldur	x8, [x29, #-40]
  433758:	cbnz	x8, 433760 <ASN1_generate_nconf@plt+0x14e60>
  43375c:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  433760:	ldur	x1, [x29, #-40]
  433764:	ldur	x2, [x29, #-120]
  433768:	adrp	x0, 41a000 <SSL_get_current_cipher@plt>
  43376c:	add	x0, x0, #0x40
  433770:	bl	41d290 <ASN1_i2d_bio@plt>
  433774:	ldur	x8, [x29, #-40]
  433778:	mov	x0, x8
  43377c:	bl	41de90 <BIO_free@plt>
  433780:	ldur	x8, [x29, #-88]
  433784:	cbz	x8, 433810 <ASN1_generate_nconf@plt+0x14f10>
  433788:	ldr	x8, [sp, #152]
  43378c:	ldr	x0, [x8]
  433790:	ldur	x2, [x29, #-120]
  433794:	ldur	x3, [x29, #-88]
  433798:	ldur	x4, [x29, #-208]
  43379c:	ldur	x5, [x29, #-224]
  4337a0:	ldur	x6, [x29, #-104]
  4337a4:	ldur	x7, [x29, #-64]
  4337a8:	ldur	x9, [x29, #-72]
  4337ac:	ldur	x10, [x29, #-176]
  4337b0:	ldr	x11, [sp, #184]
  4337b4:	ldr	w12, [sp, #244]
  4337b8:	ldr	w13, [sp, #240]
  4337bc:	ldr	w14, [sp, #256]
  4337c0:	sub	x1, x29, #0x80
  4337c4:	mov	x15, sp
  4337c8:	str	x9, [x15]
  4337cc:	mov	x9, sp
  4337d0:	str	x10, [x9, #8]
  4337d4:	mov	x9, sp
  4337d8:	str	x11, [x9, #16]
  4337dc:	mov	x9, sp
  4337e0:	str	w12, [x9, #24]
  4337e4:	mov	x9, sp
  4337e8:	str	w13, [x9, #32]
  4337ec:	mov	x9, sp
  4337f0:	str	w14, [x9, #40]
  4337f4:	bl	434cac <ASN1_generate_nconf@plt+0x163ac>
  4337f8:	ldur	x8, [x29, #-32]
  4337fc:	cbz	x8, 43380c <ASN1_generate_nconf@plt+0x14f0c>
  433800:	ldur	x0, [x29, #-32]
  433804:	ldur	x1, [x29, #-128]
  433808:	bl	434be8 <ASN1_generate_nconf@plt+0x162e8>
  43380c:	b	4338cc <ASN1_generate_nconf@plt+0x14fcc>
  433810:	ldr	x8, [sp, #440]
  433814:	cbz	x8, 43384c <ASN1_generate_nconf@plt+0x14f4c>
  433818:	ldur	x0, [x29, #-120]
  43381c:	ldr	x1, [sp, #440]
  433820:	ldr	x2, [sp, #424]
  433824:	ldr	x3, [sp, #432]
  433828:	ldr	w4, [sp, #264]
  43382c:	ldur	x5, [x29, #-136]
  433830:	ldr	w6, [sp, #224]
  433834:	bl	435234 <ASN1_generate_nconf@plt+0x16934>
  433838:	stur	x0, [x29, #-128]
  43383c:	ldur	x8, [x29, #-128]
  433840:	cbnz	x8, 433848 <ASN1_generate_nconf@plt+0x14f48>
  433844:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  433848:	b	4338cc <ASN1_generate_nconf@plt+0x14fcc>
  43384c:	ldr	x8, [sp, #392]
  433850:	cbz	x8, 4338c4 <ASN1_generate_nconf@plt+0x14fc4>
  433854:	ldr	x0, [sp, #392]
  433858:	mov	w1, #0x72                  	// #114
  43385c:	mov	w2, #0x4                   	// #4
  433860:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  433864:	stur	x0, [x29, #-40]
  433868:	ldur	x8, [x29, #-40]
  43386c:	cbnz	x8, 433874 <ASN1_generate_nconf@plt+0x14f74>
  433870:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  433874:	ldur	x2, [x29, #-40]
  433878:	adrp	x0, 41b000 <PKCS7_to_TS_TST_INFO@plt>
  43387c:	add	x0, x0, #0x4c0
  433880:	adrp	x1, 41b000 <PKCS7_to_TS_TST_INFO@plt>
  433884:	add	x1, x1, #0xce0
  433888:	mov	x8, xzr
  43388c:	mov	x3, x8
  433890:	bl	419830 <ASN1_d2i_bio@plt>
  433894:	stur	x0, [x29, #-128]
  433898:	ldur	x0, [x29, #-40]
  43389c:	bl	41de90 <BIO_free@plt>
  4338a0:	ldur	x8, [x29, #-128]
  4338a4:	cbnz	x8, 4338c0 <ASN1_generate_nconf@plt+0x14fc0>
  4338a8:	ldr	x8, [sp, #152]
  4338ac:	ldr	x0, [x8]
  4338b0:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4338b4:	add	x1, x1, #0x690
  4338b8:	bl	4196e0 <BIO_printf@plt>
  4338bc:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  4338c0:	b	4338cc <ASN1_generate_nconf@plt+0x14fcc>
  4338c4:	str	wzr, [sp, #228]
  4338c8:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  4338cc:	ldr	x8, [sp, #376]
  4338d0:	cbz	x8, 433914 <ASN1_generate_nconf@plt+0x15014>
  4338d4:	ldr	x0, [sp, #376]
  4338d8:	mov	w1, #0x77                  	// #119
  4338dc:	mov	w2, #0x4                   	// #4
  4338e0:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  4338e4:	stur	x0, [x29, #-40]
  4338e8:	ldur	x8, [x29, #-40]
  4338ec:	cbnz	x8, 4338f4 <ASN1_generate_nconf@plt+0x14ff4>
  4338f0:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  4338f4:	ldur	x1, [x29, #-40]
  4338f8:	ldur	x2, [x29, #-128]
  4338fc:	adrp	x0, 41a000 <SSL_get_current_cipher@plt>
  433900:	add	x0, x0, #0x170
  433904:	bl	41d290 <ASN1_i2d_bio@plt>
  433908:	ldur	x8, [x29, #-40]
  43390c:	mov	x0, x8
  433910:	bl	41de90 <BIO_free@plt>
  433914:	ldur	x0, [x29, #-128]
  433918:	bl	419930 <OCSP_response_status@plt>
  43391c:	str	w0, [sp, #252]
  433920:	ldr	w8, [sp, #252]
  433924:	cbz	w8, 433968 <ASN1_generate_nconf@plt+0x15068>
  433928:	ldur	x0, [x29, #-48]
  43392c:	ldrsw	x8, [sp, #252]
  433930:	str	x0, [sp, #64]
  433934:	mov	x0, x8
  433938:	bl	41d430 <OCSP_response_status_str@plt>
  43393c:	ldr	w3, [sp, #252]
  433940:	ldr	x8, [sp, #64]
  433944:	str	x0, [sp, #56]
  433948:	mov	x0, x8
  43394c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  433950:	add	x1, x1, #0x902
  433954:	ldr	x2, [sp, #56]
  433958:	bl	4196e0 <BIO_printf@plt>
  43395c:	ldr	w9, [sp, #248]
  433960:	cbnz	w9, 433968 <ASN1_generate_nconf@plt+0x15068>
  433964:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  433968:	ldr	w8, [sp, #232]
  43396c:	cbz	w8, 433984 <ASN1_generate_nconf@plt+0x15084>
  433970:	ldur	x0, [x29, #-48]
  433974:	ldur	x1, [x29, #-128]
  433978:	mov	x8, xzr
  43397c:	mov	x2, x8
  433980:	bl	41b400 <OCSP_RESPONSE_print@plt>
  433984:	ldur	x8, [x29, #-32]
  433988:	cbz	x8, 4339f4 <ASN1_generate_nconf@plt+0x150f4>
  43398c:	ldr	w8, [sp, #276]
  433990:	mov	w9, #0xffffffff            	// #-1
  433994:	cmp	w8, w9
  433998:	b.eq	4339bc <ASN1_generate_nconf@plt+0x150bc>  // b.none
  43399c:	ldr	w8, [sp, #276]
  4339a0:	subs	w8, w8, #0x1
  4339a4:	str	w8, [sp, #276]
  4339a8:	cmp	w8, #0x0
  4339ac:	cset	w8, gt
  4339b0:	tbnz	w8, #0, 4339bc <ASN1_generate_nconf@plt+0x150bc>
  4339b4:	str	wzr, [sp, #228]
  4339b8:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  4339bc:	ldur	x0, [x29, #-32]
  4339c0:	bl	41cde0 <BIO_free_all@plt>
  4339c4:	mov	x8, xzr
  4339c8:	stur	x8, [x29, #-32]
  4339cc:	ldur	x0, [x29, #-120]
  4339d0:	str	x8, [sp, #48]
  4339d4:	bl	41aea0 <OCSP_REQUEST_free@plt>
  4339d8:	ldr	x8, [sp, #48]
  4339dc:	stur	x8, [x29, #-120]
  4339e0:	ldur	x0, [x29, #-128]
  4339e4:	bl	41cef0 <OCSP_RESPONSE_free@plt>
  4339e8:	ldr	x8, [sp, #48]
  4339ec:	stur	x8, [x29, #-128]
  4339f0:	b	4334e8 <ASN1_generate_nconf@plt+0x14be8>
  4339f4:	ldr	x8, [sp, #368]
  4339f8:	cbz	x8, 433a04 <ASN1_generate_nconf@plt+0x15104>
  4339fc:	str	wzr, [sp, #228]
  433a00:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  433a04:	ldur	x8, [x29, #-232]
  433a08:	cbnz	x8, 433a30 <ASN1_generate_nconf@plt+0x15130>
  433a0c:	ldur	x0, [x29, #-248]
  433a10:	ldur	x1, [x29, #-256]
  433a14:	ldr	w2, [sp, #284]
  433a18:	ldr	w3, [sp, #280]
  433a1c:	bl	46d344 <ASN1_generate_nconf@plt+0x4ea44>
  433a20:	stur	x0, [x29, #-232]
  433a24:	ldur	x8, [x29, #-232]
  433a28:	cbnz	x8, 433a30 <ASN1_generate_nconf@plt+0x15130>
  433a2c:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  433a30:	ldr	w8, [sp, #260]
  433a34:	cbz	w8, 433a44 <ASN1_generate_nconf@plt+0x15144>
  433a38:	ldur	x0, [x29, #-232]
  433a3c:	ldur	x1, [x29, #-240]
  433a40:	bl	41df00 <X509_STORE_set1_param@plt>
  433a44:	ldr	x8, [sp, #336]
  433a48:	cbz	x8, 433a74 <ASN1_generate_nconf@plt+0x15174>
  433a4c:	ldr	x0, [sp, #336]
  433a50:	sub	x1, x29, #0xa8
  433a54:	mov	w2, #0x8005                	// #32773
  433a58:	mov	x8, xzr
  433a5c:	mov	x3, x8
  433a60:	adrp	x4, 480000 <ASN1_generate_nconf@plt+0x61700>
  433a64:	add	x4, x4, #0x91c
  433a68:	bl	46ca14 <ASN1_generate_nconf@plt+0x4e114>
  433a6c:	cbnz	w0, 433a74 <ASN1_generate_nconf@plt+0x15174>
  433a70:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  433a74:	ldur	x0, [x29, #-128]
  433a78:	bl	419570 <OCSP_response_get1_basic@plt>
  433a7c:	stur	x0, [x29, #-112]
  433a80:	ldur	x8, [x29, #-112]
  433a84:	cbnz	x8, 433aa0 <ASN1_generate_nconf@plt+0x151a0>
  433a88:	ldr	x8, [sp, #152]
  433a8c:	ldr	x0, [x8]
  433a90:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  433a94:	add	x1, x1, #0x932
  433a98:	bl	4196e0 <BIO_printf@plt>
  433a9c:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  433aa0:	str	wzr, [sp, #228]
  433aa4:	ldr	w8, [sp, #268]
  433aa8:	cbnz	w8, 433bc8 <ASN1_generate_nconf@plt+0x152c8>
  433aac:	ldur	x8, [x29, #-120]
  433ab0:	cbz	x8, 433b18 <ASN1_generate_nconf@plt+0x15218>
  433ab4:	ldur	x0, [x29, #-120]
  433ab8:	ldur	x1, [x29, #-112]
  433abc:	bl	41acb0 <OCSP_check_nonce@plt>
  433ac0:	str	w0, [sp, #252]
  433ac4:	cmp	w0, #0x0
  433ac8:	cset	w8, gt
  433acc:	tbnz	w8, #0, 433b18 <ASN1_generate_nconf@plt+0x15218>
  433ad0:	ldr	w8, [sp, #252]
  433ad4:	mov	w9, #0xffffffff            	// #-1
  433ad8:	cmp	w8, w9
  433adc:	b.ne	433af8 <ASN1_generate_nconf@plt+0x151f8>  // b.any
  433ae0:	ldr	x8, [sp, #152]
  433ae4:	ldr	x0, [x8]
  433ae8:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  433aec:	add	x1, x1, #0x94a
  433af0:	bl	4196e0 <BIO_printf@plt>
  433af4:	b	433b18 <ASN1_generate_nconf@plt+0x15218>
  433af8:	ldr	x8, [sp, #152]
  433afc:	ldr	x0, [x8]
  433b00:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  433b04:	add	x1, x1, #0x969
  433b08:	bl	4196e0 <BIO_printf@plt>
  433b0c:	mov	w9, #0x1                   	// #1
  433b10:	str	w9, [sp, #228]
  433b14:	b	433be8 <ASN1_generate_nconf@plt+0x152e8>
  433b18:	ldur	x0, [x29, #-112]
  433b1c:	ldur	x1, [x29, #-168]
  433b20:	ldur	x2, [x29, #-232]
  433b24:	ldr	x3, [sp, #192]
  433b28:	bl	41d890 <OCSP_basic_verify@plt>
  433b2c:	str	w0, [sp, #252]
  433b30:	ldr	w8, [sp, #252]
  433b34:	cmp	w8, #0x0
  433b38:	cset	w8, gt
  433b3c:	tbnz	w8, #0, 433b74 <ASN1_generate_nconf@plt+0x15274>
  433b40:	ldur	x8, [x29, #-184]
  433b44:	cbz	x8, 433b74 <ASN1_generate_nconf@plt+0x15274>
  433b48:	ldur	x0, [x29, #-112]
  433b4c:	ldur	x1, [x29, #-184]
  433b50:	ldur	x2, [x29, #-232]
  433b54:	mov	x3, #0x200                 	// #512
  433b58:	bl	41d890 <OCSP_basic_verify@plt>
  433b5c:	str	w0, [sp, #252]
  433b60:	ldr	w8, [sp, #252]
  433b64:	cmp	w8, #0x0
  433b68:	cset	w8, le
  433b6c:	tbnz	w8, #0, 433b74 <ASN1_generate_nconf@plt+0x15274>
  433b70:	bl	41a250 <ERR_clear_error@plt>
  433b74:	ldr	w8, [sp, #252]
  433b78:	cmp	w8, #0x0
  433b7c:	cset	w8, gt
  433b80:	tbnz	w8, #0, 433bb4 <ASN1_generate_nconf@plt+0x152b4>
  433b84:	ldr	x8, [sp, #152]
  433b88:	ldr	x0, [x8]
  433b8c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  433b90:	add	x1, x1, #0x97d
  433b94:	bl	4196e0 <BIO_printf@plt>
  433b98:	ldr	x8, [sp, #152]
  433b9c:	ldr	x9, [x8]
  433ba0:	mov	x0, x9
  433ba4:	bl	41e780 <ERR_print_errors@plt>
  433ba8:	mov	w10, #0x1                   	// #1
  433bac:	str	w10, [sp, #228]
  433bb0:	b	433bc8 <ASN1_generate_nconf@plt+0x152c8>
  433bb4:	ldr	x8, [sp, #152]
  433bb8:	ldr	x0, [x8]
  433bbc:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  433bc0:	add	x1, x1, #0x996
  433bc4:	bl	4196e0 <BIO_printf@plt>
  433bc8:	ldur	x0, [x29, #-48]
  433bcc:	ldur	x1, [x29, #-112]
  433bd0:	ldur	x2, [x29, #-120]
  433bd4:	ldur	x3, [x29, #-152]
  433bd8:	ldur	x4, [x29, #-144]
  433bdc:	ldr	x5, [sp, #216]
  433be0:	ldr	x6, [sp, #208]
  433be4:	bl	435390 <ASN1_generate_nconf@plt+0x16a90>
  433be8:	ldr	x8, [sp, #152]
  433bec:	ldr	x0, [x8]
  433bf0:	bl	41e780 <ERR_print_errors@plt>
  433bf4:	ldur	x0, [x29, #-216]
  433bf8:	bl	41e1e0 <X509_free@plt>
  433bfc:	ldur	x0, [x29, #-232]
  433c00:	bl	41db70 <X509_STORE_free@plt>
  433c04:	ldur	x0, [x29, #-240]
  433c08:	bl	419dd0 <X509_VERIFY_PARAM_free@plt>
  433c0c:	ldur	x0, [x29, #-72]
  433c10:	bl	4355ec <ASN1_generate_nconf@plt+0x16cec>
  433c14:	ldur	x0, [x29, #-96]
  433c18:	bl	41d960 <EVP_PKEY_free@plt>
  433c1c:	ldur	x0, [x29, #-104]
  433c20:	bl	41d960 <EVP_PKEY_free@plt>
  433c24:	ldur	x0, [x29, #-200]
  433c28:	bl	41e1e0 <X509_free@plt>
  433c2c:	ldur	x0, [x29, #-184]
  433c30:	ldr	x1, [sp, #136]
  433c34:	bl	435610 <ASN1_generate_nconf@plt+0x16d10>
  433c38:	ldur	x0, [x29, #-224]
  433c3c:	bl	41e1e0 <X509_free@plt>
  433c40:	ldur	x0, [x29, #-208]
  433c44:	ldr	x1, [sp, #136]
  433c48:	bl	435610 <ASN1_generate_nconf@plt+0x16d10>
  433c4c:	ldur	x0, [x29, #-88]
  433c50:	bl	46e7bc <ASN1_generate_nconf@plt+0x4febc>
  433c54:	ldur	x0, [x29, #-32]
  433c58:	bl	41cde0 <BIO_free_all@plt>
  433c5c:	ldur	x0, [x29, #-24]
  433c60:	bl	41cde0 <BIO_free_all@plt>
  433c64:	ldur	x0, [x29, #-48]
  433c68:	bl	41cde0 <BIO_free_all@plt>
  433c6c:	ldur	x0, [x29, #-120]
  433c70:	bl	41aea0 <OCSP_REQUEST_free@plt>
  433c74:	ldur	x0, [x29, #-128]
  433c78:	bl	41cef0 <OCSP_RESPONSE_free@plt>
  433c7c:	ldur	x0, [x29, #-112]
  433c80:	bl	41c190 <OCSP_BASICRESP_free@plt>
  433c84:	ldur	x0, [x29, #-152]
  433c88:	bl	4355ec <ASN1_generate_nconf@plt+0x16cec>
  433c8c:	ldur	x0, [x29, #-144]
  433c90:	bl	43563c <ASN1_generate_nconf@plt+0x16d3c>
  433c94:	ldur	x0, [x29, #-160]
  433c98:	ldr	x1, [sp, #136]
  433c9c:	bl	435610 <ASN1_generate_nconf@plt+0x16d10>
  433ca0:	ldur	x0, [x29, #-168]
  433ca4:	ldr	x1, [sp, #136]
  433ca8:	bl	435610 <ASN1_generate_nconf@plt+0x16d10>
  433cac:	ldur	x0, [x29, #-136]
  433cb0:	adrp	x1, 41d000 <BIO_set_callback_arg@plt>
  433cb4:	add	x1, x1, #0x880
  433cb8:	bl	435660 <ASN1_generate_nconf@plt+0x16d60>
  433cbc:	ldr	x0, [sp, #304]
  433cc0:	ldr	x1, [sp, #144]
  433cc4:	mov	w2, #0x33e                 	// #830
  433cc8:	bl	41b180 <CRYPTO_free@plt>
  433ccc:	ldr	x0, [sp, #296]
  433cd0:	ldr	x1, [sp, #144]
  433cd4:	mov	w2, #0x33f                 	// #831
  433cd8:	bl	41b180 <CRYPTO_free@plt>
  433cdc:	ldr	x0, [sp, #288]
  433ce0:	ldr	x1, [sp, #144]
  433ce4:	mov	w2, #0x340                 	// #832
  433ce8:	bl	41b180 <CRYPTO_free@plt>
  433cec:	ldr	w9, [sp, #228]
  433cf0:	stur	w9, [x29, #-4]
  433cf4:	ldur	w0, [x29, #-4]
  433cf8:	add	sp, sp, #0x2d0
  433cfc:	ldr	x28, [sp, #16]
  433d00:	ldp	x29, x30, [sp], #32
  433d04:	ret
  433d08:	stp	x29, x30, [sp, #-16]!
  433d0c:	mov	x29, sp
  433d10:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  433d14:	ldp	x29, x30, [sp], #16
  433d18:	ret
  433d1c:	stp	x29, x30, [sp, #-16]!
  433d20:	mov	x29, sp
  433d24:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  433d28:	ldp	x29, x30, [sp], #16
  433d2c:	ret
  433d30:	stp	x29, x30, [sp, #-16]!
  433d34:	mov	x29, sp
  433d38:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  433d3c:	ldp	x29, x30, [sp], #16
  433d40:	ret
  433d44:	sub	sp, sp, #0x20
  433d48:	stp	x29, x30, [sp, #16]
  433d4c:	add	x29, sp, #0x10
  433d50:	str	x0, [sp, #8]
  433d54:	str	x1, [sp]
  433d58:	ldr	x0, [sp, #8]
  433d5c:	ldr	x1, [sp]
  433d60:	bl	41cf20 <OPENSSL_sk_push@plt>
  433d64:	ldp	x29, x30, [sp, #16]
  433d68:	add	sp, sp, #0x20
  433d6c:	ret
  433d70:	sub	sp, sp, #0x50
  433d74:	stp	x29, x30, [sp, #64]
  433d78:	add	x29, sp, #0x40
  433d7c:	stur	x0, [x29, #-16]
  433d80:	stur	x1, [x29, #-24]
  433d84:	str	x2, [sp, #32]
  433d88:	str	x3, [sp, #24]
  433d8c:	str	x4, [sp, #16]
  433d90:	ldr	x8, [sp, #24]
  433d94:	cbnz	x8, 433db8 <ASN1_generate_nconf@plt+0x154b8>
  433d98:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  433d9c:	add	x8, x8, #0xc0
  433da0:	ldr	x0, [x8]
  433da4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  433da8:	add	x1, x1, #0xb76
  433dac:	bl	4196e0 <BIO_printf@plt>
  433db0:	stur	wzr, [x29, #-4]
  433db4:	b	433e50 <ASN1_generate_nconf@plt+0x15550>
  433db8:	ldur	x8, [x29, #-16]
  433dbc:	ldr	x8, [x8]
  433dc0:	cbnz	x8, 433dd0 <ASN1_generate_nconf@plt+0x154d0>
  433dc4:	bl	419a00 <OCSP_REQUEST_new@plt>
  433dc8:	ldur	x8, [x29, #-16]
  433dcc:	str	x0, [x8]
  433dd0:	ldur	x8, [x29, #-16]
  433dd4:	ldr	x8, [x8]
  433dd8:	cbnz	x8, 433de0 <ASN1_generate_nconf@plt+0x154e0>
  433ddc:	b	433e34 <ASN1_generate_nconf@plt+0x15534>
  433de0:	ldr	x0, [sp, #32]
  433de4:	ldur	x1, [x29, #-24]
  433de8:	ldr	x2, [sp, #24]
  433dec:	bl	41d240 <OCSP_cert_to_id@plt>
  433df0:	str	x0, [sp, #8]
  433df4:	ldr	x8, [sp, #8]
  433df8:	cbz	x8, 433e0c <ASN1_generate_nconf@plt+0x1550c>
  433dfc:	ldr	x0, [sp, #16]
  433e00:	ldr	x1, [sp, #8]
  433e04:	bl	435c84 <ASN1_generate_nconf@plt+0x17384>
  433e08:	cbnz	w0, 433e10 <ASN1_generate_nconf@plt+0x15510>
  433e0c:	b	433e34 <ASN1_generate_nconf@plt+0x15534>
  433e10:	ldur	x8, [x29, #-16]
  433e14:	ldr	x0, [x8]
  433e18:	ldr	x1, [sp, #8]
  433e1c:	bl	41e680 <OCSP_request_add0_id@plt>
  433e20:	cbnz	x0, 433e28 <ASN1_generate_nconf@plt+0x15528>
  433e24:	b	433e34 <ASN1_generate_nconf@plt+0x15534>
  433e28:	mov	w8, #0x1                   	// #1
  433e2c:	stur	w8, [x29, #-4]
  433e30:	b	433e50 <ASN1_generate_nconf@plt+0x15550>
  433e34:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  433e38:	add	x8, x8, #0xc0
  433e3c:	ldr	x0, [x8]
  433e40:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  433e44:	add	x1, x1, #0xb97
  433e48:	bl	4196e0 <BIO_printf@plt>
  433e4c:	stur	wzr, [x29, #-4]
  433e50:	ldur	w0, [x29, #-4]
  433e54:	ldp	x29, x30, [sp, #64]
  433e58:	add	sp, sp, #0x50
  433e5c:	ret
  433e60:	sub	sp, sp, #0x20
  433e64:	stp	x29, x30, [sp, #16]
  433e68:	add	x29, sp, #0x10
  433e6c:	str	x0, [sp, #8]
  433e70:	str	x1, [sp]
  433e74:	ldr	x0, [sp, #8]
  433e78:	ldr	x1, [sp]
  433e7c:	bl	41cf20 <OPENSSL_sk_push@plt>
  433e80:	ldp	x29, x30, [sp, #16]
  433e84:	add	sp, sp, #0x20
  433e88:	ret
  433e8c:	sub	sp, sp, #0x70
  433e90:	stp	x29, x30, [sp, #96]
  433e94:	add	x29, sp, #0x60
  433e98:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  433e9c:	add	x8, x8, #0xc0
  433ea0:	stur	x0, [x29, #-16]
  433ea4:	stur	x1, [x29, #-24]
  433ea8:	stur	x2, [x29, #-32]
  433eac:	stur	x3, [x29, #-40]
  433eb0:	str	x4, [sp, #48]
  433eb4:	ldur	x9, [x29, #-40]
  433eb8:	str	x8, [sp, #8]
  433ebc:	cbnz	x9, 433edc <ASN1_generate_nconf@plt+0x155dc>
  433ec0:	ldr	x8, [sp, #8]
  433ec4:	ldr	x0, [x8]
  433ec8:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  433ecc:	add	x1, x1, #0xb76
  433ed0:	bl	4196e0 <BIO_printf@plt>
  433ed4:	stur	wzr, [x29, #-4]
  433ed8:	b	433fd0 <ASN1_generate_nconf@plt+0x156d0>
  433edc:	ldur	x8, [x29, #-16]
  433ee0:	ldr	x8, [x8]
  433ee4:	cbnz	x8, 433ef4 <ASN1_generate_nconf@plt+0x155f4>
  433ee8:	bl	419a00 <OCSP_REQUEST_new@plt>
  433eec:	ldur	x8, [x29, #-16]
  433ef0:	str	x0, [x8]
  433ef4:	ldur	x8, [x29, #-16]
  433ef8:	ldr	x8, [x8]
  433efc:	cbnz	x8, 433f04 <ASN1_generate_nconf@plt+0x15604>
  433f00:	b	433fb8 <ASN1_generate_nconf@plt+0x156b8>
  433f04:	ldur	x0, [x29, #-40]
  433f08:	bl	41d5d0 <X509_get_subject_name@plt>
  433f0c:	str	x0, [sp, #32]
  433f10:	ldur	x0, [x29, #-40]
  433f14:	bl	41b850 <X509_get0_pubkey_bitstr@plt>
  433f18:	str	x0, [sp, #24]
  433f1c:	ldur	x1, [x29, #-24]
  433f20:	mov	x8, xzr
  433f24:	mov	x0, x8
  433f28:	bl	419d20 <s2i_ASN1_INTEGER@plt>
  433f2c:	str	x0, [sp, #16]
  433f30:	ldr	x8, [sp, #16]
  433f34:	cbnz	x8, 433f58 <ASN1_generate_nconf@plt+0x15658>
  433f38:	ldr	x8, [sp, #8]
  433f3c:	ldr	x0, [x8]
  433f40:	ldur	x2, [x29, #-24]
  433f44:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  433f48:	add	x1, x1, #0xbb4
  433f4c:	bl	4196e0 <BIO_printf@plt>
  433f50:	stur	wzr, [x29, #-4]
  433f54:	b	433fd0 <ASN1_generate_nconf@plt+0x156d0>
  433f58:	ldur	x0, [x29, #-32]
  433f5c:	ldr	x1, [sp, #32]
  433f60:	ldr	x2, [sp, #24]
  433f64:	ldr	x3, [sp, #16]
  433f68:	bl	41e580 <OCSP_cert_id_new@plt>
  433f6c:	str	x0, [sp, #40]
  433f70:	ldr	x0, [sp, #16]
  433f74:	bl	41b7a0 <ASN1_INTEGER_free@plt>
  433f78:	ldr	x8, [sp, #40]
  433f7c:	cbz	x8, 433f90 <ASN1_generate_nconf@plt+0x15690>
  433f80:	ldr	x0, [sp, #48]
  433f84:	ldr	x1, [sp, #40]
  433f88:	bl	435c84 <ASN1_generate_nconf@plt+0x17384>
  433f8c:	cbnz	w0, 433f94 <ASN1_generate_nconf@plt+0x15694>
  433f90:	b	433fb8 <ASN1_generate_nconf@plt+0x156b8>
  433f94:	ldur	x8, [x29, #-16]
  433f98:	ldr	x0, [x8]
  433f9c:	ldr	x1, [sp, #40]
  433fa0:	bl	41e680 <OCSP_request_add0_id@plt>
  433fa4:	cbnz	x0, 433fac <ASN1_generate_nconf@plt+0x156ac>
  433fa8:	b	433fb8 <ASN1_generate_nconf@plt+0x156b8>
  433fac:	mov	w8, #0x1                   	// #1
  433fb0:	stur	w8, [x29, #-4]
  433fb4:	b	433fd0 <ASN1_generate_nconf@plt+0x156d0>
  433fb8:	ldr	x8, [sp, #8]
  433fbc:	ldr	x0, [x8]
  433fc0:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  433fc4:	add	x1, x1, #0xb97
  433fc8:	bl	4196e0 <BIO_printf@plt>
  433fcc:	stur	wzr, [x29, #-4]
  433fd0:	ldur	w0, [x29, #-4]
  433fd4:	ldp	x29, x30, [sp, #96]
  433fd8:	add	sp, sp, #0x70
  433fdc:	ret
  433fe0:	sub	sp, sp, #0x30
  433fe4:	stp	x29, x30, [sp, #32]
  433fe8:	add	x29, sp, #0x20
  433fec:	mov	x8, xzr
  433ff0:	str	x0, [sp, #16]
  433ff4:	str	x8, [sp, #8]
  433ff8:	str	x8, [sp]
  433ffc:	bl	41d1e0 <BIO_f_buffer@plt>
  434000:	bl	41b5c0 <BIO_new@plt>
  434004:	str	x0, [sp]
  434008:	ldr	x8, [sp]
  43400c:	cbnz	x8, 434014 <ASN1_generate_nconf@plt+0x15714>
  434010:	b	4340e0 <ASN1_generate_nconf@plt+0x157e0>
  434014:	bl	41a860 <BIO_s_accept@plt>
  434018:	bl	41b5c0 <BIO_new@plt>
  43401c:	str	x0, [sp, #8]
  434020:	ldr	x8, [sp, #8]
  434024:	cbz	x8, 43406c <ASN1_generate_nconf@plt+0x1576c>
  434028:	ldr	x0, [sp, #8]
  43402c:	mov	w1, #0x83                  	// #131
  434030:	mov	x2, #0x1                   	// #1
  434034:	mov	x8, xzr
  434038:	mov	x3, x8
  43403c:	bl	41de30 <BIO_ctrl@plt>
  434040:	cmp	x0, #0x0
  434044:	cset	w9, lt  // lt = tstop
  434048:	tbnz	w9, #0, 43406c <ASN1_generate_nconf@plt+0x1576c>
  43404c:	ldr	x0, [sp, #8]
  434050:	ldr	x3, [sp, #16]
  434054:	mov	w1, #0x76                  	// #118
  434058:	mov	x2, #0x1                   	// #1
  43405c:	bl	41de30 <BIO_ctrl@plt>
  434060:	cmp	x0, #0x0
  434064:	cset	w8, ge  // ge = tcont
  434068:	tbnz	w8, #0, 434080 <ASN1_generate_nconf@plt+0x15780>
  43406c:	mov	w0, #0x3                   	// #3
  434070:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  434074:	add	x1, x1, #0xc63
  434078:	bl	4345c8 <ASN1_generate_nconf@plt+0x15cc8>
  43407c:	b	4340e0 <ASN1_generate_nconf@plt+0x157e0>
  434080:	ldr	x0, [sp, #8]
  434084:	ldr	x3, [sp]
  434088:	mov	w1, #0x76                  	// #118
  43408c:	mov	x2, #0x3                   	// #3
  434090:	bl	41de30 <BIO_ctrl@plt>
  434094:	mov	x8, xzr
  434098:	str	x8, [sp]
  43409c:	ldr	x9, [sp, #8]
  4340a0:	mov	x0, x9
  4340a4:	mov	w1, #0x65                  	// #101
  4340a8:	mov	x2, x8
  4340ac:	mov	x3, x8
  4340b0:	bl	41de30 <BIO_ctrl@plt>
  4340b4:	cmp	x0, #0x0
  4340b8:	cset	w10, gt
  4340bc:	tbnz	w10, #0, 4340d4 <ASN1_generate_nconf@plt+0x157d4>
  4340c0:	mov	w0, #0x3                   	// #3
  4340c4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  4340c8:	add	x1, x1, #0xc7f
  4340cc:	bl	4345c8 <ASN1_generate_nconf@plt+0x15cc8>
  4340d0:	b	4340e0 <ASN1_generate_nconf@plt+0x157e0>
  4340d4:	ldr	x8, [sp, #8]
  4340d8:	stur	x8, [x29, #-8]
  4340dc:	b	4340f8 <ASN1_generate_nconf@plt+0x157f8>
  4340e0:	ldr	x0, [sp, #8]
  4340e4:	bl	41cde0 <BIO_free_all@plt>
  4340e8:	ldr	x0, [sp]
  4340ec:	bl	41de90 <BIO_free@plt>
  4340f0:	mov	x8, xzr
  4340f4:	stur	x8, [x29, #-8]
  4340f8:	ldur	x0, [x29, #-8]
  4340fc:	ldp	x29, x30, [sp, #32]
  434100:	add	sp, sp, #0x30
  434104:	ret
  434108:	sub	sp, sp, #0x70
  43410c:	stp	x29, x30, [sp, #96]
  434110:	add	x29, sp, #0x60
  434114:	mov	x8, xzr
  434118:	mov	w9, wzr
  43411c:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  434120:	add	x10, x10, #0x98
  434124:	mov	w1, #0x1                   	// #1
  434128:	mov	w2, #0x18                  	// #24
  43412c:	adrp	x11, 4b1000 <stdin@@GLIBC_2.17+0x10>
  434130:	add	x11, x11, #0xa0
  434134:	adrp	x12, 4b1000 <stdin@@GLIBC_2.17+0x10>
  434138:	add	x12, x12, #0xa4
  43413c:	stur	x8, [x29, #-8]
  434140:	stur	wzr, [x29, #-16]
  434144:	ldr	x0, [x10]
  434148:	stur	w9, [x29, #-28]
  43414c:	stur	x11, [x29, #-40]
  434150:	str	x12, [sp, #48]
  434154:	bl	41d660 <openlog@plt>
  434158:	ldur	w0, [x29, #-28]
  43415c:	ldur	w1, [x29, #-28]
  434160:	bl	41cd40 <setpgid@plt>
  434164:	cbz	w0, 434198 <ASN1_generate_nconf@plt+0x15898>
  434168:	bl	41bc50 <__errno_location@plt>
  43416c:	ldr	w0, [x0]
  434170:	bl	41dee0 <strerror@plt>
  434174:	mov	w8, #0x3                   	// #3
  434178:	str	x0, [sp, #40]
  43417c:	mov	w0, w8
  434180:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  434184:	add	x1, x1, #0xa2a
  434188:	ldr	x2, [sp, #40]
  43418c:	bl	41b840 <syslog@plt>
  434190:	mov	w0, #0x1                   	// #1
  434194:	bl	41abc0 <exit@plt>
  434198:	ldur	x8, [x29, #-40]
  43419c:	ldrsw	x9, [x8]
  4341a0:	mov	x10, #0x4                   	// #4
  4341a4:	mul	x9, x9, x10
  4341a8:	mov	w0, w9
  4341ac:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  4341b0:	add	x1, x1, #0xa5f
  4341b4:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  4341b8:	stur	x0, [x29, #-8]
  4341bc:	stur	wzr, [x29, #-20]
  4341c0:	ldur	w8, [x29, #-20]
  4341c4:	ldur	x9, [x29, #-40]
  4341c8:	ldr	w10, [x9]
  4341cc:	cmp	w8, w10
  4341d0:	b.ge	4341f4 <ASN1_generate_nconf@plt+0x158f4>  // b.tcont
  4341d4:	ldur	x8, [x29, #-8]
  4341d8:	ldursw	x9, [x29, #-20]
  4341dc:	mov	w10, wzr
  4341e0:	str	w10, [x8, x9, lsl #2]
  4341e4:	ldur	w8, [x29, #-20]
  4341e8:	add	w8, w8, #0x1
  4341ec:	stur	w8, [x29, #-20]
  4341f0:	b	4341c0 <ASN1_generate_nconf@plt+0x158c0>
  4341f4:	mov	w0, #0x2                   	// #2
  4341f8:	adrp	x8, 435000 <ASN1_generate_nconf@plt+0x16700>
  4341fc:	add	x8, x8, #0xbd8
  434200:	mov	x1, x8
  434204:	str	x8, [sp, #32]
  434208:	bl	41bed0 <signal@plt>
  43420c:	mov	w9, #0xf                   	// #15
  434210:	mov	w0, w9
  434214:	ldr	x1, [sp, #32]
  434218:	bl	41bed0 <signal@plt>
  43421c:	ldr	x8, [sp, #48]
  434220:	ldr	w9, [x8]
  434224:	cbnz	w9, 434548 <ASN1_generate_nconf@plt+0x15c48>
  434228:	ldr	x8, [sp, #48]
  43422c:	ldr	w9, [x8]
  434230:	mov	w10, #0x0                   	// #0
  434234:	str	w10, [sp, #28]
  434238:	cbnz	w9, 434254 <ASN1_generate_nconf@plt+0x15954>
  43423c:	ldur	w8, [x29, #-16]
  434240:	ldur	x9, [x29, #-40]
  434244:	ldr	w10, [x9]
  434248:	cmp	w8, w10
  43424c:	cset	w8, ge  // ge = tcont
  434250:	str	w8, [sp, #28]
  434254:	ldr	w8, [sp, #28]
  434258:	tbnz	w8, #0, 434260 <ASN1_generate_nconf@plt+0x15960>
  43425c:	b	4343fc <ASN1_generate_nconf@plt+0x15afc>
  434260:	mov	w0, #0xffffffff            	// #-1
  434264:	sub	x1, x29, #0xc
  434268:	mov	w8, wzr
  43426c:	mov	w2, w8
  434270:	bl	41cd10 <waitpid@plt>
  434274:	stur	w0, [x29, #-24]
  434278:	cmp	w0, #0x0
  43427c:	cset	w8, le
  434280:	tbnz	w8, #0, 4343b4 <ASN1_generate_nconf@plt+0x15ab4>
  434284:	stur	wzr, [x29, #-20]
  434288:	ldur	w8, [x29, #-20]
  43428c:	ldur	w9, [x29, #-16]
  434290:	cmp	w8, w9
  434294:	b.ge	4342e0 <ASN1_generate_nconf@plt+0x159e0>  // b.tcont
  434298:	ldur	x8, [x29, #-8]
  43429c:	ldursw	x9, [x29, #-20]
  4342a0:	ldr	w10, [x8, x9, lsl #2]
  4342a4:	ldur	w11, [x29, #-24]
  4342a8:	cmp	w10, w11
  4342ac:	b.ne	4342d0 <ASN1_generate_nconf@plt+0x159d0>  // b.any
  4342b0:	ldur	x8, [x29, #-8]
  4342b4:	ldursw	x9, [x29, #-20]
  4342b8:	mov	w10, wzr
  4342bc:	str	w10, [x8, x9, lsl #2]
  4342c0:	ldur	w10, [x29, #-16]
  4342c4:	subs	w10, w10, #0x1
  4342c8:	stur	w10, [x29, #-16]
  4342cc:	b	4342e0 <ASN1_generate_nconf@plt+0x159e0>
  4342d0:	ldur	w8, [x29, #-20]
  4342d4:	add	w8, w8, #0x1
  4342d8:	stur	w8, [x29, #-20]
  4342dc:	b	434288 <ASN1_generate_nconf@plt+0x15988>
  4342e0:	ldur	w8, [x29, #-20]
  4342e4:	ldur	x9, [x29, #-40]
  4342e8:	ldr	w10, [x9]
  4342ec:	cmp	w8, w10
  4342f0:	b.lt	434314 <ASN1_generate_nconf@plt+0x15a14>  // b.tstop
  4342f4:	ldursw	x2, [x29, #-24]
  4342f8:	mov	w0, #0x3                   	// #3
  4342fc:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  434300:	add	x1, x1, #0xa6f
  434304:	bl	41b840 <syslog@plt>
  434308:	ldur	x1, [x29, #-8]
  43430c:	mov	w0, #0x1                   	// #1
  434310:	bl	435bf8 <ASN1_generate_nconf@plt+0x172f8>
  434314:	ldur	w8, [x29, #-12]
  434318:	cbz	w8, 4343b0 <ASN1_generate_nconf@plt+0x15ab0>
  43431c:	ldur	w8, [x29, #-12]
  434320:	and	w8, w8, #0x7f
  434324:	cbnz	w8, 43434c <ASN1_generate_nconf@plt+0x15a4c>
  434328:	ldursw	x2, [x29, #-24]
  43432c:	ldur	w8, [x29, #-12]
  434330:	and	w8, w8, #0xff00
  434334:	asr	w3, w8, #8
  434338:	mov	w0, #0x4                   	// #4
  43433c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  434340:	add	x1, x1, #0xaaa
  434344:	bl	41b840 <syslog@plt>
  434348:	b	4343a8 <ASN1_generate_nconf@plt+0x15aa8>
  43434c:	ldur	w8, [x29, #-12]
  434350:	and	w8, w8, #0x7f
  434354:	add	w8, w8, #0x1
  434358:	lsl	w8, w8, #24
  43435c:	asr	w8, w8, #24
  434360:	asr	w8, w8, #1
  434364:	cmp	w8, #0x0
  434368:	cset	w8, le
  43436c:	tbnz	w8, #0, 4343a8 <ASN1_generate_nconf@plt+0x15aa8>
  434370:	ldursw	x2, [x29, #-24]
  434374:	ldur	w8, [x29, #-12]
  434378:	and	w3, w8, #0x7f
  43437c:	ldur	w8, [x29, #-12]
  434380:	adrp	x9, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  434384:	add	x9, x9, #0xec2
  434388:	adrp	x10, 480000 <ASN1_generate_nconf@plt+0x61700>
  43438c:	add	x10, x10, #0xaf3
  434390:	tst	w8, #0x80
  434394:	csel	x4, x10, x9, ne  // ne = any
  434398:	mov	w0, #0x4                   	// #4
  43439c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  4343a0:	add	x1, x1, #0xace
  4343a4:	bl	41b840 <syslog@plt>
  4343a8:	mov	w0, #0x1                   	// #1
  4343ac:	bl	41ae90 <sleep@plt>
  4343b0:	b	4343fc <ASN1_generate_nconf@plt+0x15afc>
  4343b4:	bl	41bc50 <__errno_location@plt>
  4343b8:	ldr	w8, [x0]
  4343bc:	cmp	w8, #0x4
  4343c0:	b.eq	4343f8 <ASN1_generate_nconf@plt+0x15af8>  // b.none
  4343c4:	bl	41bc50 <__errno_location@plt>
  4343c8:	ldr	w0, [x0]
  4343cc:	bl	41dee0 <strerror@plt>
  4343d0:	mov	w8, #0x3                   	// #3
  4343d4:	str	x0, [sp, #16]
  4343d8:	mov	w0, w8
  4343dc:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  4343e0:	add	x1, x1, #0xb02
  4343e4:	ldr	x2, [sp, #16]
  4343e8:	bl	41b840 <syslog@plt>
  4343ec:	ldur	x1, [x29, #-8]
  4343f0:	mov	w0, #0x1                   	// #1
  4343f4:	bl	435bf8 <ASN1_generate_nconf@plt+0x172f8>
  4343f8:	b	434228 <ASN1_generate_nconf@plt+0x15928>
  4343fc:	ldr	x8, [sp, #48]
  434400:	ldr	w9, [x8]
  434404:	cbz	w9, 43440c <ASN1_generate_nconf@plt+0x15b0c>
  434408:	b	434548 <ASN1_generate_nconf@plt+0x15c48>
  43440c:	bl	41c000 <fork@plt>
  434410:	stur	w0, [x29, #-24]
  434414:	mov	w8, #0xffffffff            	// #-1
  434418:	cmp	w0, w8
  43441c:	str	w0, [sp, #12]
  434420:	b.eq	434434 <ASN1_generate_nconf@plt+0x15b34>  // b.none
  434424:	b	434428 <ASN1_generate_nconf@plt+0x15b28>
  434428:	ldr	w8, [sp, #12]
  43442c:	cbz	w8, 434440 <ASN1_generate_nconf@plt+0x15b40>
  434430:	b	4344bc <ASN1_generate_nconf@plt+0x15bbc>
  434434:	mov	w0, #0x1e                  	// #30
  434438:	bl	41ae90 <sleep@plt>
  43443c:	b	434544 <ASN1_generate_nconf@plt+0x15c44>
  434440:	ldur	x0, [x29, #-8]
  434444:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  434448:	add	x1, x1, #0x6ed
  43444c:	mov	w2, #0x3d8                 	// #984
  434450:	bl	41b180 <CRYPTO_free@plt>
  434454:	mov	w0, #0x2                   	// #2
  434458:	mov	x8, xzr
  43445c:	mov	x1, x8
  434460:	str	x8, [sp]
  434464:	bl	41bed0 <signal@plt>
  434468:	mov	w9, #0xf                   	// #15
  43446c:	mov	w0, w9
  434470:	ldr	x1, [sp]
  434474:	bl	41bed0 <signal@plt>
  434478:	ldr	x8, [sp, #48]
  43447c:	ldr	w9, [x8]
  434480:	cbz	w9, 434490 <ASN1_generate_nconf@plt+0x15b90>
  434484:	mov	w8, wzr
  434488:	mov	w0, w8
  43448c:	bl	41b040 <_exit@plt>
  434490:	bl	41a2f0 <RAND_poll@plt>
  434494:	cmp	w0, #0x0
  434498:	cset	w8, gt
  43449c:	tbnz	w8, #0, 4344b8 <ASN1_generate_nconf@plt+0x15bb8>
  4344a0:	mov	w0, #0x3                   	// #3
  4344a4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  4344a8:	add	x1, x1, #0xb17
  4344ac:	bl	41b840 <syslog@plt>
  4344b0:	mov	w0, #0x1                   	// #1
  4344b4:	bl	41b040 <_exit@plt>
  4344b8:	b	434570 <ASN1_generate_nconf@plt+0x15c70>
  4344bc:	stur	wzr, [x29, #-20]
  4344c0:	ldur	w8, [x29, #-20]
  4344c4:	ldur	x9, [x29, #-40]
  4344c8:	ldr	w10, [x9]
  4344cc:	cmp	w8, w10
  4344d0:	b.ge	434514 <ASN1_generate_nconf@plt+0x15c14>  // b.tcont
  4344d4:	ldur	x8, [x29, #-8]
  4344d8:	ldursw	x9, [x29, #-20]
  4344dc:	ldr	w10, [x8, x9, lsl #2]
  4344e0:	cbnz	w10, 434504 <ASN1_generate_nconf@plt+0x15c04>
  4344e4:	ldur	w8, [x29, #-24]
  4344e8:	ldur	x9, [x29, #-8]
  4344ec:	ldursw	x10, [x29, #-20]
  4344f0:	str	w8, [x9, x10, lsl #2]
  4344f4:	ldur	w8, [x29, #-16]
  4344f8:	add	w8, w8, #0x1
  4344fc:	stur	w8, [x29, #-16]
  434500:	b	434514 <ASN1_generate_nconf@plt+0x15c14>
  434504:	ldur	w8, [x29, #-20]
  434508:	add	w8, w8, #0x1
  43450c:	stur	w8, [x29, #-20]
  434510:	b	4344c0 <ASN1_generate_nconf@plt+0x15bc0>
  434514:	ldur	w8, [x29, #-20]
  434518:	ldur	x9, [x29, #-40]
  43451c:	ldr	w10, [x9]
  434520:	cmp	w8, w10
  434524:	b.lt	434544 <ASN1_generate_nconf@plt+0x15c44>  // b.tstop
  434528:	mov	w0, #0x3                   	// #3
  43452c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  434530:	add	x1, x1, #0xb31
  434534:	bl	41b840 <syslog@plt>
  434538:	ldur	x1, [x29, #-8]
  43453c:	mov	w0, #0x1                   	// #1
  434540:	bl	435bf8 <ASN1_generate_nconf@plt+0x172f8>
  434544:	b	43421c <ASN1_generate_nconf@plt+0x1591c>
  434548:	ldr	x8, [sp, #48]
  43454c:	ldr	w2, [x8]
  434550:	mov	w0, #0x6                   	// #6
  434554:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  434558:	add	x1, x1, #0xb5c
  43455c:	bl	41b840 <syslog@plt>
  434560:	ldur	x1, [x29, #-8]
  434564:	mov	w9, wzr
  434568:	mov	w0, w9
  43456c:	bl	435bf8 <ASN1_generate_nconf@plt+0x172f8>
  434570:	ldp	x29, x30, [sp, #96]
  434574:	add	sp, sp, #0x70
  434578:	ret
  43457c:	sub	sp, sp, #0x20
  434580:	stp	x29, x30, [sp, #16]
  434584:	add	x29, sp, #0x10
  434588:	adrp	x8, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  43458c:	add	x8, x8, #0xb50
  434590:	mov	w9, #0xffffffff            	// #-1
  434594:	stur	w0, [x29, #-4]
  434598:	ldr	w10, [x8]
  43459c:	cmp	w10, w9
  4345a0:	b.eq	4345bc <ASN1_generate_nconf@plt+0x15cbc>  // b.none
  4345a4:	adrp	x8, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  4345a8:	add	x8, x8, #0xb50
  4345ac:	ldr	w0, [x8]
  4345b0:	mov	w9, wzr
  4345b4:	mov	w1, w9
  4345b8:	bl	41af00 <shutdown@plt>
  4345bc:	ldp	x29, x30, [sp, #16]
  4345c0:	add	sp, sp, #0x20
  4345c4:	ret
  4345c8:	stp	x29, x30, [sp, #-32]!
  4345cc:	str	x28, [sp, #16]
  4345d0:	mov	x29, sp
  4345d4:	sub	sp, sp, #0x530
  4345d8:	str	q7, [sp, #128]
  4345dc:	str	q6, [sp, #112]
  4345e0:	str	q5, [sp, #96]
  4345e4:	str	q4, [sp, #80]
  4345e8:	str	q3, [sp, #64]
  4345ec:	str	q2, [sp, #48]
  4345f0:	str	q1, [sp, #32]
  4345f4:	str	q0, [sp, #16]
  4345f8:	str	x7, [sp, #184]
  4345fc:	str	x6, [sp, #176]
  434600:	str	x5, [sp, #168]
  434604:	str	x4, [sp, #160]
  434608:	str	x3, [sp, #152]
  43460c:	str	x2, [sp, #144]
  434610:	stur	w0, [x29, #-4]
  434614:	stur	x1, [x29, #-16]
  434618:	mov	w8, #0xffffff80            	// #-128
  43461c:	stur	w8, [x29, #-20]
  434620:	mov	w8, #0xffffffd0            	// #-48
  434624:	stur	w8, [x29, #-24]
  434628:	add	x9, sp, #0x10
  43462c:	add	x9, x9, #0x80
  434630:	stur	x9, [x29, #-32]
  434634:	add	x9, sp, #0x90
  434638:	add	x9, x9, #0x30
  43463c:	stur	x9, [x29, #-40]
  434640:	add	x9, x29, #0x20
  434644:	stur	x9, [x29, #-48]
  434648:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43464c:	ldr	w8, [x9, #160]
  434650:	cbz	w8, 4346cc <ASN1_generate_nconf@plt+0x15dcc>
  434654:	b	434658 <ASN1_generate_nconf@plt+0x15d58>
  434658:	ldur	x2, [x29, #-16]
  43465c:	ldur	q0, [x29, #-48]
  434660:	ldur	q1, [x29, #-32]
  434664:	str	q1, [sp, #240]
  434668:	str	q0, [sp, #224]
  43466c:	mov	w8, #0x400                 	// #1024
  434670:	mov	w1, w8
  434674:	add	x0, sp, #0x100
  434678:	add	x3, sp, #0xe0
  43467c:	bl	41d5e0 <vsnprintf@plt>
  434680:	subs	w8, w0, #0x1
  434684:	b.lt	4346a4 <ASN1_generate_nconf@plt+0x15da4>  // b.tstop
  434688:	b	43468c <ASN1_generate_nconf@plt+0x15d8c>
  43468c:	ldur	w0, [x29, #-4]
  434690:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  434694:	add	x1, x1, #0x59
  434698:	add	x2, sp, #0x100
  43469c:	bl	41b840 <syslog@plt>
  4346a0:	b	4346a4 <ASN1_generate_nconf@plt+0x15da4>
  4346a4:	ldur	w8, [x29, #-4]
  4346a8:	subs	w8, w8, #0x3
  4346ac:	b.lt	4346c8 <ASN1_generate_nconf@plt+0x15dc8>  // b.tstop
  4346b0:	b	4346b4 <ASN1_generate_nconf@plt+0x15db4>
  4346b4:	adrp	x0, 435000 <ASN1_generate_nconf@plt+0x16700>
  4346b8:	add	x0, x0, #0xb64
  4346bc:	sub	x1, x29, #0x4
  4346c0:	bl	41c150 <ERR_print_errors_cb@plt>
  4346c4:	b	4346c8 <ASN1_generate_nconf@plt+0x15dc8>
  4346c8:	b	4346cc <ASN1_generate_nconf@plt+0x15dcc>
  4346cc:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4346d0:	ldr	w9, [x8, #160]
  4346d4:	cbnz	w9, 434748 <ASN1_generate_nconf@plt+0x15e48>
  4346d8:	b	4346dc <ASN1_generate_nconf@plt+0x15ddc>
  4346dc:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4346e0:	ldr	x0, [x8, #192]
  4346e4:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4346e8:	ldr	x2, [x9, #152]
  4346ec:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  4346f0:	add	x1, x1, #0xa02
  4346f4:	str	x8, [sp, #8]
  4346f8:	bl	4196e0 <BIO_printf@plt>
  4346fc:	ldr	x8, [sp, #8]
  434700:	ldr	x9, [x8, #192]
  434704:	ldur	x1, [x29, #-16]
  434708:	ldur	q0, [x29, #-48]
  43470c:	ldur	q1, [x29, #-32]
  434710:	str	q1, [sp, #208]
  434714:	str	q0, [sp, #192]
  434718:	add	x2, sp, #0xc0
  43471c:	str	w0, [sp, #4]
  434720:	mov	x0, x9
  434724:	bl	41e490 <BIO_vprintf@plt>
  434728:	ldr	x8, [sp, #8]
  43472c:	ldr	x9, [x8, #192]
  434730:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  434734:	add	x1, x1, #0xec1
  434738:	str	w0, [sp]
  43473c:	mov	x0, x9
  434740:	bl	4196e0 <BIO_printf@plt>
  434744:	b	434748 <ASN1_generate_nconf@plt+0x15e48>
  434748:	add	sp, sp, #0x530
  43474c:	ldr	x28, [sp, #16]
  434750:	ldp	x29, x30, [sp], #32
  434754:	ret
  434758:	sub	sp, sp, #0xa0
  43475c:	stp	x29, x30, [sp, #144]
  434760:	add	x29, sp, #0x90
  434764:	stur	x0, [x29, #-16]
  434768:	ldur	x8, [x29, #-16]
  43476c:	cbz	x8, 4347f8 <ASN1_generate_nconf@plt+0x15ef8>
  434770:	ldur	x8, [x29, #-16]
  434774:	ldr	x0, [x8, #16]
  434778:	mov	x1, sp
  43477c:	bl	476f90 <ASN1_generate_nconf@plt+0x58690>
  434780:	mov	w9, #0xffffffff            	// #-1
  434784:	cmp	w0, w9
  434788:	b.eq	4347f8 <ASN1_generate_nconf@plt+0x15ef8>  // b.none
  43478c:	ldur	x8, [x29, #-16]
  434790:	ldr	x8, [x8, #112]
  434794:	ldr	x9, [sp, #88]
  434798:	cmp	x8, x9
  43479c:	b.ne	4347dc <ASN1_generate_nconf@plt+0x15edc>  // b.any
  4347a0:	ldur	x8, [x29, #-16]
  4347a4:	ldr	x8, [x8, #128]
  4347a8:	ldr	x9, [sp, #104]
  4347ac:	cmp	x8, x9
  4347b0:	b.ne	4347dc <ASN1_generate_nconf@plt+0x15edc>  // b.any
  4347b4:	ldur	x8, [x29, #-16]
  4347b8:	ldr	x8, [x8, #32]
  4347bc:	ldr	x9, [sp, #8]
  4347c0:	cmp	x8, x9
  4347c4:	b.ne	4347dc <ASN1_generate_nconf@plt+0x15edc>  // b.any
  4347c8:	ldur	x8, [x29, #-16]
  4347cc:	ldr	x8, [x8, #24]
  4347d0:	ldr	x9, [sp]
  4347d4:	cmp	x8, x9
  4347d8:	b.eq	4347f8 <ASN1_generate_nconf@plt+0x15ef8>  // b.none
  4347dc:	mov	w0, #0x6                   	// #6
  4347e0:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  4347e4:	add	x1, x1, #0xa0c
  4347e8:	bl	41b840 <syslog@plt>
  4347ec:	mov	w8, #0x1                   	// #1
  4347f0:	stur	w8, [x29, #-4]
  4347f4:	b	4347fc <ASN1_generate_nconf@plt+0x15efc>
  4347f8:	stur	wzr, [x29, #-4]
  4347fc:	ldur	w0, [x29, #-4]
  434800:	ldp	x29, x30, [sp, #144]
  434804:	add	sp, sp, #0xa0
  434808:	ret
  43480c:	stp	x29, x30, [sp, #-32]!
  434810:	str	x28, [sp, #16]
  434814:	mov	x29, sp
  434818:	sub	sp, sp, #0x1, lsl #12
  43481c:	sub	sp, sp, #0x60
  434820:	mov	x8, xzr
  434824:	mov	w9, #0x65                  	// #101
  434828:	mov	x4, x8
  43482c:	stur	x0, [x29, #-16]
  434830:	stur	x1, [x29, #-24]
  434834:	stur	x2, [x29, #-32]
  434838:	stur	w3, [x29, #-36]
  43483c:	stur	x8, [x29, #-48]
  434840:	str	x8, [sp, #24]
  434844:	str	x8, [sp, #16]
  434848:	str	x8, [sp, #8]
  43484c:	ldur	x10, [x29, #-16]
  434850:	str	x8, [x10]
  434854:	ldur	x0, [x29, #-32]
  434858:	mov	w1, w9
  43485c:	mov	x2, x8
  434860:	mov	x3, x4
  434864:	bl	41de30 <BIO_ctrl@plt>
  434868:	cmp	x0, #0x0
  43486c:	cset	w9, gt
  434870:	tbnz	w9, #0, 43487c <ASN1_generate_nconf@plt+0x15f7c>
  434874:	stur	wzr, [x29, #-4]
  434878:	b	434bd0 <ASN1_generate_nconf@plt+0x162d0>
  43487c:	ldur	x0, [x29, #-32]
  434880:	bl	41c220 <BIO_pop@plt>
  434884:	str	x0, [sp, #24]
  434888:	ldr	x8, [sp, #24]
  43488c:	ldur	x9, [x29, #-24]
  434890:	str	x8, [x9]
  434894:	ldr	x0, [sp, #24]
  434898:	mov	w1, #0x7c                  	// #124
  43489c:	mov	x2, #0x2                   	// #2
  4348a0:	bl	41b8a0 <BIO_ptr_ctrl@plt>
  4348a4:	str	x0, [sp]
  4348a8:	ldur	w10, [x29, #-36]
  4348ac:	cmp	w10, #0x0
  4348b0:	cset	w10, le
  4348b4:	tbnz	w10, #0, 4348e0 <ASN1_generate_nconf@plt+0x15fe0>
  4348b8:	ldr	x0, [sp, #24]
  4348bc:	mov	w1, #0x69                  	// #105
  4348c0:	mov	x8, xzr
  4348c4:	mov	x2, x8
  4348c8:	adrp	x3, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  4348cc:	add	x3, x3, #0xb50
  4348d0:	bl	41de30 <BIO_ctrl@plt>
  4348d4:	ldur	w9, [x29, #-36]
  4348d8:	mov	w0, w9
  4348dc:	bl	419c10 <alarm@plt>
  4348e0:	ldr	x0, [sp, #24]
  4348e4:	add	x1, sp, #0x30
  4348e8:	mov	w2, #0x800                 	// #2048
  4348ec:	bl	41b0c0 <BIO_gets@plt>
  4348f0:	stur	w0, [x29, #-40]
  4348f4:	ldur	w8, [x29, #-40]
  4348f8:	cmp	w8, #0x0
  4348fc:	cset	w8, gt
  434900:	tbnz	w8, #0, 434908 <ASN1_generate_nconf@plt+0x16008>
  434904:	b	434b9c <ASN1_generate_nconf@plt+0x1629c>
  434908:	add	x0, sp, #0x30
  43490c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  434910:	add	x1, x1, #0xc95
  434914:	mov	x2, #0x4                   	// #4
  434918:	bl	41b3f0 <strncmp@plt>
  43491c:	cbnz	w0, 434a94 <ASN1_generate_nconf@plt+0x16194>
  434920:	add	x8, sp, #0x30
  434924:	add	x8, x8, #0x4
  434928:	str	x8, [sp, #40]
  43492c:	ldr	x8, [sp, #40]
  434930:	ldrb	w9, [x8]
  434934:	cmp	w9, #0x20
  434938:	b.ne	43494c <ASN1_generate_nconf@plt+0x1604c>  // b.any
  43493c:	ldr	x8, [sp, #40]
  434940:	add	x8, x8, #0x1
  434944:	str	x8, [sp, #40]
  434948:	b	43492c <ASN1_generate_nconf@plt+0x1602c>
  43494c:	ldr	x8, [sp, #40]
  434950:	ldrb	w9, [x8]
  434954:	cmp	w9, #0x2f
  434958:	b.eq	434974 <ASN1_generate_nconf@plt+0x16074>  // b.none
  43495c:	ldr	x2, [sp]
  434960:	mov	w0, #0x6                   	// #6
  434964:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  434968:	add	x1, x1, #0xc9a
  43496c:	bl	4345c8 <ASN1_generate_nconf@plt+0x15cc8>
  434970:	b	434b9c <ASN1_generate_nconf@plt+0x1629c>
  434974:	ldr	x8, [sp, #40]
  434978:	add	x8, x8, #0x1
  43497c:	str	x8, [sp, #40]
  434980:	ldr	x8, [sp, #40]
  434984:	str	x8, [sp, #32]
  434988:	ldr	x8, [sp, #32]
  43498c:	ldrb	w9, [x8]
  434990:	cbz	w9, 4349b8 <ASN1_generate_nconf@plt+0x160b8>
  434994:	ldr	x8, [sp, #32]
  434998:	ldrb	w9, [x8]
  43499c:	cmp	w9, #0x20
  4349a0:	b.ne	4349a8 <ASN1_generate_nconf@plt+0x160a8>  // b.any
  4349a4:	b	4349b8 <ASN1_generate_nconf@plt+0x160b8>
  4349a8:	ldr	x8, [sp, #32]
  4349ac:	add	x8, x8, #0x1
  4349b0:	str	x8, [sp, #32]
  4349b4:	b	434988 <ASN1_generate_nconf@plt+0x16088>
  4349b8:	ldr	x0, [sp, #32]
  4349bc:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  4349c0:	add	x1, x1, #0xcb9
  4349c4:	mov	x2, #0x8                   	// #8
  4349c8:	bl	41b3f0 <strncmp@plt>
  4349cc:	cbz	w0, 4349e8 <ASN1_generate_nconf@plt+0x160e8>
  4349d0:	ldr	x2, [sp]
  4349d4:	mov	w0, #0x6                   	// #6
  4349d8:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  4349dc:	add	x1, x1, #0xcc2
  4349e0:	bl	4345c8 <ASN1_generate_nconf@plt+0x15cc8>
  4349e4:	b	434b9c <ASN1_generate_nconf@plt+0x1629c>
  4349e8:	ldr	x8, [sp, #32]
  4349ec:	mov	w9, #0x0                   	// #0
  4349f0:	strb	w9, [x8]
  4349f4:	ldr	x8, [sp, #40]
  4349f8:	ldrb	w9, [x8]
  4349fc:	cbnz	w9, 434a04 <ASN1_generate_nconf@plt+0x16104>
  434a00:	b	434b9c <ASN1_generate_nconf@plt+0x1629c>
  434a04:	ldr	x0, [sp, #40]
  434a08:	bl	435ebc <ASN1_generate_nconf@plt+0x175bc>
  434a0c:	stur	w0, [x29, #-40]
  434a10:	ldur	w8, [x29, #-40]
  434a14:	cmp	w8, #0x0
  434a18:	cset	w8, gt
  434a1c:	tbnz	w8, #0, 434a38 <ASN1_generate_nconf@plt+0x16138>
  434a20:	ldr	x2, [sp]
  434a24:	mov	w0, #0x6                   	// #6
  434a28:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  434a2c:	add	x1, x1, #0xcea
  434a30:	bl	4345c8 <ASN1_generate_nconf@plt+0x15cc8>
  434a34:	b	434b9c <ASN1_generate_nconf@plt+0x1629c>
  434a38:	ldr	x0, [sp, #40]
  434a3c:	ldur	w1, [x29, #-40]
  434a40:	bl	41bf20 <BIO_new_mem_buf@plt>
  434a44:	str	x0, [sp, #16]
  434a48:	cbz	x0, 434a5c <ASN1_generate_nconf@plt+0x1615c>
  434a4c:	bl	41c400 <BIO_f_base64@plt>
  434a50:	bl	41b5c0 <BIO_new@plt>
  434a54:	str	x0, [sp, #8]
  434a58:	cbnz	x0, 434a74 <ASN1_generate_nconf@plt+0x16174>
  434a5c:	ldr	x2, [sp]
  434a60:	mov	w0, #0x3                   	// #3
  434a64:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  434a68:	add	x1, x1, #0xd12
  434a6c:	bl	4345c8 <ASN1_generate_nconf@plt+0x15cc8>
  434a70:	b	434b9c <ASN1_generate_nconf@plt+0x1629c>
  434a74:	ldr	x0, [sp, #8]
  434a78:	mov	w1, #0x100                 	// #256
  434a7c:	bl	41d3c0 <BIO_set_flags@plt>
  434a80:	ldr	x0, [sp, #8]
  434a84:	ldr	x1, [sp, #16]
  434a88:	bl	41aa90 <BIO_push@plt>
  434a8c:	str	x0, [sp, #16]
  434a90:	b	434ac4 <ASN1_generate_nconf@plt+0x161c4>
  434a94:	add	x0, sp, #0x30
  434a98:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  434a9c:	add	x1, x1, #0xd34
  434aa0:	mov	x2, #0x5                   	// #5
  434aa4:	bl	41b3f0 <strncmp@plt>
  434aa8:	cbz	w0, 434ac4 <ASN1_generate_nconf@plt+0x161c4>
  434aac:	ldr	x2, [sp]
  434ab0:	mov	w0, #0x6                   	// #6
  434ab4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  434ab8:	add	x1, x1, #0xd3a
  434abc:	bl	4345c8 <ASN1_generate_nconf@plt+0x15cc8>
  434ac0:	b	434b9c <ASN1_generate_nconf@plt+0x1629c>
  434ac4:	ldr	x0, [sp, #24]
  434ac8:	add	x1, sp, #0x830
  434acc:	mov	w2, #0x800                 	// #2048
  434ad0:	bl	41b0c0 <BIO_gets@plt>
  434ad4:	stur	w0, [x29, #-40]
  434ad8:	ldur	w8, [x29, #-40]
  434adc:	cmp	w8, #0x0
  434ae0:	cset	w8, gt
  434ae4:	tbnz	w8, #0, 434aec <ASN1_generate_nconf@plt+0x161ec>
  434ae8:	b	434b9c <ASN1_generate_nconf@plt+0x1629c>
  434aec:	ldrb	w8, [sp, #2096]
  434af0:	cmp	w8, #0xd
  434af4:	b.eq	434b04 <ASN1_generate_nconf@plt+0x16204>  // b.none
  434af8:	ldrb	w8, [sp, #2096]
  434afc:	cmp	w8, #0xa
  434b00:	b.ne	434b08 <ASN1_generate_nconf@plt+0x16208>  // b.any
  434b04:	b	434b0c <ASN1_generate_nconf@plt+0x1620c>
  434b08:	b	434ac4 <ASN1_generate_nconf@plt+0x161c4>
  434b0c:	mov	w8, wzr
  434b10:	mov	w0, w8
  434b14:	bl	419c10 <alarm@plt>
  434b18:	stur	wzr, [x29, #-36]
  434b1c:	ldr	x9, [sp, #16]
  434b20:	cbz	x9, 434b54 <ASN1_generate_nconf@plt+0x16254>
  434b24:	ldr	x2, [sp, #16]
  434b28:	adrp	x0, 419000 <d2i_ECPrivateKey_bio@plt-0x500>
  434b2c:	add	x0, x0, #0xa00
  434b30:	adrp	x1, 41d000 <BIO_set_callback_arg@plt>
  434b34:	add	x1, x1, #0x5c0
  434b38:	mov	x8, xzr
  434b3c:	mov	x3, x8
  434b40:	bl	419830 <ASN1_d2i_bio@plt>
  434b44:	stur	x0, [x29, #-48]
  434b48:	ldr	x0, [sp, #16]
  434b4c:	bl	41cde0 <BIO_free_all@plt>
  434b50:	b	434b78 <ASN1_generate_nconf@plt+0x16278>
  434b54:	ldr	x2, [sp, #24]
  434b58:	adrp	x0, 419000 <d2i_ECPrivateKey_bio@plt-0x500>
  434b5c:	add	x0, x0, #0xa00
  434b60:	adrp	x1, 41d000 <BIO_set_callback_arg@plt>
  434b64:	add	x1, x1, #0x5c0
  434b68:	mov	x8, xzr
  434b6c:	mov	x3, x8
  434b70:	bl	419830 <ASN1_d2i_bio@plt>
  434b74:	stur	x0, [x29, #-48]
  434b78:	ldur	x8, [x29, #-48]
  434b7c:	cbnz	x8, 434b90 <ASN1_generate_nconf@plt+0x16290>
  434b80:	mov	w0, #0x3                   	// #3
  434b84:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  434b88:	add	x1, x1, #0xd5f
  434b8c:	bl	4345c8 <ASN1_generate_nconf@plt+0x15cc8>
  434b90:	ldur	x8, [x29, #-48]
  434b94:	ldur	x9, [x29, #-16]
  434b98:	str	x8, [x9]
  434b9c:	ldur	w8, [x29, #-36]
  434ba0:	cmp	w8, #0x0
  434ba4:	cset	w8, le
  434ba8:	tbnz	w8, #0, 434bb8 <ASN1_generate_nconf@plt+0x162b8>
  434bac:	mov	w8, wzr
  434bb0:	mov	w0, w8
  434bb4:	bl	419c10 <alarm@plt>
  434bb8:	mov	w8, #0xffffffff            	// #-1
  434bbc:	adrp	x9, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  434bc0:	add	x9, x9, #0xb50
  434bc4:	str	w8, [x9]
  434bc8:	mov	w8, #0x1                   	// #1
  434bcc:	stur	w8, [x29, #-4]
  434bd0:	ldur	w0, [x29, #-4]
  434bd4:	add	sp, sp, #0x1, lsl #12
  434bd8:	add	sp, sp, #0x60
  434bdc:	ldr	x28, [sp, #16]
  434be0:	ldp	x29, x30, [sp], #32
  434be4:	ret
  434be8:	sub	sp, sp, #0xa0
  434bec:	stp	x29, x30, [sp, #144]
  434bf0:	add	x29, sp, #0x90
  434bf4:	adrp	x8, 480000 <ASN1_generate_nconf@plt+0x61700>
  434bf8:	add	x8, x8, #0xd7a
  434bfc:	mov	x2, #0x51                  	// #81
  434c00:	add	x9, sp, #0x27
  434c04:	stur	x0, [x29, #-16]
  434c08:	stur	x1, [x29, #-24]
  434c0c:	mov	x0, x9
  434c10:	mov	x1, x8
  434c14:	bl	41a7b0 <memcpy@plt>
  434c18:	ldur	x8, [x29, #-16]
  434c1c:	cbnz	x8, 434c28 <ASN1_generate_nconf@plt+0x16328>
  434c20:	stur	wzr, [x29, #-4]
  434c24:	b	434c9c <ASN1_generate_nconf@plt+0x1639c>
  434c28:	ldur	x0, [x29, #-16]
  434c2c:	ldur	x8, [x29, #-24]
  434c30:	str	x0, [sp, #24]
  434c34:	mov	x0, x8
  434c38:	mov	x8, xzr
  434c3c:	mov	x1, x8
  434c40:	str	x8, [sp, #16]
  434c44:	bl	41a170 <i2d_OCSP_RESPONSE@plt>
  434c48:	ldr	x8, [sp, #24]
  434c4c:	str	w0, [sp, #12]
  434c50:	mov	x0, x8
  434c54:	add	x1, sp, #0x27
  434c58:	ldr	w2, [sp, #12]
  434c5c:	bl	4196e0 <BIO_printf@plt>
  434c60:	ldur	x1, [x29, #-16]
  434c64:	ldur	x2, [x29, #-24]
  434c68:	adrp	x8, 41a000 <SSL_get_current_cipher@plt>
  434c6c:	add	x8, x8, #0x170
  434c70:	mov	x0, x8
  434c74:	bl	41d290 <ASN1_i2d_bio@plt>
  434c78:	ldur	x8, [x29, #-16]
  434c7c:	mov	x0, x8
  434c80:	mov	w1, #0xb                   	// #11
  434c84:	ldr	x2, [sp, #16]
  434c88:	ldr	x8, [sp, #16]
  434c8c:	mov	x3, x8
  434c90:	bl	41de30 <BIO_ctrl@plt>
  434c94:	mov	w9, #0x1                   	// #1
  434c98:	stur	w9, [x29, #-4]
  434c9c:	ldur	w0, [x29, #-4]
  434ca0:	ldp	x29, x30, [sp, #144]
  434ca4:	add	sp, sp, #0xa0
  434ca8:	ret
  434cac:	sub	sp, sp, #0x150
  434cb0:	stp	x29, x30, [sp, #304]
  434cb4:	str	x28, [sp, #320]
  434cb8:	add	x29, sp, #0x130
  434cbc:	ldr	x8, [x29, #32]
  434cc0:	ldr	x9, [x29, #40]
  434cc4:	ldr	x10, [x29, #48]
  434cc8:	ldr	w11, [x29, #56]
  434ccc:	ldr	w12, [x29, #64]
  434cd0:	ldr	w13, [x29, #72]
  434cd4:	mov	x14, xzr
  434cd8:	stur	x0, [x29, #-8]
  434cdc:	stur	x1, [x29, #-16]
  434ce0:	stur	x2, [x29, #-24]
  434ce4:	stur	x3, [x29, #-32]
  434ce8:	stur	x4, [x29, #-40]
  434cec:	stur	x5, [x29, #-48]
  434cf0:	stur	x6, [x29, #-56]
  434cf4:	stur	x7, [x29, #-64]
  434cf8:	stur	x8, [x29, #-72]
  434cfc:	stur	x9, [x29, #-80]
  434d00:	stur	x10, [x29, #-88]
  434d04:	stur	w11, [x29, #-92]
  434d08:	stur	w12, [x29, #-96]
  434d0c:	stur	w13, [x29, #-100]
  434d10:	stur	x14, [x29, #-112]
  434d14:	stur	x14, [x29, #-120]
  434d18:	stur	x14, [x29, #-136]
  434d1c:	str	x14, [sp, #152]
  434d20:	str	x14, [sp, #144]
  434d24:	ldur	x0, [x29, #-24]
  434d28:	bl	41a8d0 <OCSP_request_onereq_count@plt>
  434d2c:	stur	w0, [x29, #-144]
  434d30:	ldur	w11, [x29, #-144]
  434d34:	cmp	w11, #0x0
  434d38:	cset	w11, gt
  434d3c:	tbnz	w11, #0, 434d5c <ASN1_generate_nconf@plt+0x1645c>
  434d40:	mov	w0, #0x1                   	// #1
  434d44:	mov	x8, xzr
  434d48:	mov	x1, x8
  434d4c:	bl	41d9a0 <OCSP_response_create@plt>
  434d50:	ldur	x8, [x29, #-16]
  434d54:	str	x0, [x8]
  434d58:	b	435204 <ASN1_generate_nconf@plt+0x16904>
  434d5c:	bl	41e670 <OCSP_BASICRESP_new@plt>
  434d60:	stur	x0, [x29, #-136]
  434d64:	mov	x8, xzr
  434d68:	mov	x0, x8
  434d6c:	mov	x1, x8
  434d70:	bl	41b6d0 <X509_gmtime_adj@plt>
  434d74:	stur	x0, [x29, #-112]
  434d78:	ldur	w9, [x29, #-96]
  434d7c:	mov	w10, #0xffffffff            	// #-1
  434d80:	cmp	w9, w10
  434d84:	b.eq	434db4 <ASN1_generate_nconf@plt+0x164b4>  // b.none
  434d88:	ldur	w1, [x29, #-96]
  434d8c:	ldur	w8, [x29, #-92]
  434d90:	mov	w9, #0x3c                  	// #60
  434d94:	mul	w8, w8, w9
  434d98:	mov	w0, w8
  434d9c:	sxtw	x2, w0
  434da0:	mov	x10, xzr
  434da4:	mov	x0, x10
  434da8:	mov	x3, x10
  434dac:	bl	41b050 <X509_time_adj_ex@plt>
  434db0:	stur	x0, [x29, #-120]
  434db4:	stur	wzr, [x29, #-140]
  434db8:	ldur	w8, [x29, #-140]
  434dbc:	ldur	w9, [x29, #-144]
  434dc0:	cmp	w8, w9
  434dc4:	b.ge	4350a8 <ASN1_generate_nconf@plt+0x167a8>  // b.tcont
  434dc8:	str	wzr, [sp, #112]
  434dcc:	ldur	x0, [x29, #-24]
  434dd0:	ldur	w1, [x29, #-140]
  434dd4:	bl	41bc80 <OCSP_request_onereq_get0@plt>
  434dd8:	str	x0, [sp, #136]
  434ddc:	ldr	x0, [sp, #136]
  434de0:	bl	41a9f0 <OCSP_onereq_get0_id@plt>
  434de4:	stur	x0, [x29, #-128]
  434de8:	ldur	x4, [x29, #-128]
  434dec:	mov	x8, xzr
  434df0:	mov	x0, x8
  434df4:	add	x1, sp, #0x68
  434df8:	mov	x2, x8
  434dfc:	mov	x3, x8
  434e00:	bl	419550 <OCSP_id_get0_info@plt>
  434e04:	ldr	x8, [sp, #104]
  434e08:	mov	x0, x8
  434e0c:	bl	41a260 <OBJ_obj2nid@plt>
  434e10:	bl	41dde0 <OBJ_nid2sn@plt>
  434e14:	bl	41a960 <EVP_get_digestbyname@plt>
  434e18:	str	x0, [sp, #96]
  434e1c:	ldr	x8, [sp, #96]
  434e20:	cbnz	x8, 434e40 <ASN1_generate_nconf@plt+0x16540>
  434e24:	mov	w0, #0x2                   	// #2
  434e28:	mov	x8, xzr
  434e2c:	mov	x1, x8
  434e30:	bl	41d9a0 <OCSP_response_create@plt>
  434e34:	ldur	x8, [x29, #-16]
  434e38:	str	x0, [x8]
  434e3c:	b	435204 <ASN1_generate_nconf@plt+0x16904>
  434e40:	str	wzr, [sp, #116]
  434e44:	ldr	w8, [sp, #116]
  434e48:	ldur	x0, [x29, #-40]
  434e4c:	str	w8, [sp, #20]
  434e50:	bl	435d50 <ASN1_generate_nconf@plt+0x17450>
  434e54:	mov	w8, #0x0                   	// #0
  434e58:	ldr	w9, [sp, #20]
  434e5c:	cmp	w9, w0
  434e60:	str	w8, [sp, #16]
  434e64:	b.ge	434e7c <ASN1_generate_nconf@plt+0x1657c>  // b.tcont
  434e68:	ldr	w8, [sp, #112]
  434e6c:	cmp	w8, #0x0
  434e70:	cset	w8, ne  // ne = any
  434e74:	eor	w8, w8, #0x1
  434e78:	str	w8, [sp, #16]
  434e7c:	ldr	w8, [sp, #16]
  434e80:	tbnz	w8, #0, 434e88 <ASN1_generate_nconf@plt+0x16588>
  434e84:	b	434ee0 <ASN1_generate_nconf@plt+0x165e0>
  434e88:	ldur	x0, [x29, #-40]
  434e8c:	ldr	w1, [sp, #116]
  434e90:	bl	435d74 <ASN1_generate_nconf@plt+0x17474>
  434e94:	str	x0, [sp, #88]
  434e98:	ldr	x0, [sp, #96]
  434e9c:	ldr	x2, [sp, #88]
  434ea0:	mov	x8, xzr
  434ea4:	mov	x1, x8
  434ea8:	bl	41d240 <OCSP_cert_to_id@plt>
  434eac:	str	x0, [sp, #80]
  434eb0:	ldr	x0, [sp, #80]
  434eb4:	ldur	x1, [x29, #-128]
  434eb8:	bl	41d820 <OCSP_id_issuer_cmp@plt>
  434ebc:	cbnz	w0, 434ec8 <ASN1_generate_nconf@plt+0x165c8>
  434ec0:	mov	w8, #0x1                   	// #1
  434ec4:	str	w8, [sp, #112]
  434ec8:	ldr	x0, [sp, #80]
  434ecc:	bl	419900 <OCSP_CERTID_free@plt>
  434ed0:	ldr	w8, [sp, #116]
  434ed4:	add	w8, w8, #0x1
  434ed8:	str	w8, [sp, #116]
  434edc:	b	434e44 <ASN1_generate_nconf@plt+0x16544>
  434ee0:	ldr	w8, [sp, #112]
  434ee4:	cbnz	w8, 434f14 <ASN1_generate_nconf@plt+0x16614>
  434ee8:	ldur	x0, [x29, #-136]
  434eec:	ldur	x1, [x29, #-128]
  434ef0:	ldur	x5, [x29, #-112]
  434ef4:	ldur	x6, [x29, #-120]
  434ef8:	mov	w2, #0x2                   	// #2
  434efc:	mov	w8, wzr
  434f00:	mov	w3, w8
  434f04:	mov	x9, xzr
  434f08:	mov	x4, x9
  434f0c:	bl	41b010 <OCSP_basic_add1_status@plt>
  434f10:	b	435098 <ASN1_generate_nconf@plt+0x16798>
  434f14:	ldur	x4, [x29, #-128]
  434f18:	mov	x8, xzr
  434f1c:	mov	x0, x8
  434f20:	str	x0, [sp, #8]
  434f24:	mov	x1, x8
  434f28:	ldr	x2, [sp, #8]
  434f2c:	add	x3, sp, #0x80
  434f30:	bl	419550 <OCSP_id_get0_info@plt>
  434f34:	ldur	x8, [x29, #-32]
  434f38:	ldr	x1, [sp, #128]
  434f3c:	mov	x0, x8
  434f40:	bl	435da0 <ASN1_generate_nconf@plt+0x174a0>
  434f44:	str	x0, [sp, #120]
  434f48:	ldr	x8, [sp, #120]
  434f4c:	cbnz	x8, 434f7c <ASN1_generate_nconf@plt+0x1667c>
  434f50:	ldur	x0, [x29, #-136]
  434f54:	ldur	x1, [x29, #-128]
  434f58:	ldur	x5, [x29, #-112]
  434f5c:	ldur	x6, [x29, #-120]
  434f60:	mov	w2, #0x2                   	// #2
  434f64:	mov	w8, wzr
  434f68:	mov	w3, w8
  434f6c:	mov	x9, xzr
  434f70:	mov	x4, x9
  434f74:	bl	41b010 <OCSP_basic_add1_status@plt>
  434f78:	b	435098 <ASN1_generate_nconf@plt+0x16798>
  434f7c:	ldr	x8, [sp, #120]
  434f80:	ldr	x8, [x8]
  434f84:	ldrb	w9, [x8]
  434f88:	cmp	w9, #0x56
  434f8c:	b.ne	434fbc <ASN1_generate_nconf@plt+0x166bc>  // b.any
  434f90:	ldur	x0, [x29, #-136]
  434f94:	ldur	x1, [x29, #-128]
  434f98:	ldur	x5, [x29, #-112]
  434f9c:	ldur	x6, [x29, #-120]
  434fa0:	mov	w8, wzr
  434fa4:	mov	w2, w8
  434fa8:	mov	w3, w8
  434fac:	mov	x9, xzr
  434fb0:	mov	x4, x9
  434fb4:	bl	41b010 <OCSP_basic_add1_status@plt>
  434fb8:	b	435098 <ASN1_generate_nconf@plt+0x16798>
  434fbc:	ldr	x8, [sp, #120]
  434fc0:	ldr	x8, [x8]
  434fc4:	ldrb	w9, [x8]
  434fc8:	cmp	w9, #0x52
  434fcc:	b.ne	435098 <ASN1_generate_nconf@plt+0x16798>  // b.any
  434fd0:	add	x2, sp, #0x48
  434fd4:	mov	x8, xzr
  434fd8:	str	x8, [sp, #72]
  434fdc:	add	x0, sp, #0x40
  434fe0:	str	x8, [sp, #64]
  434fe4:	add	x3, sp, #0x38
  434fe8:	str	x8, [sp, #56]
  434fec:	add	x1, sp, #0x2c
  434ff0:	mov	w9, #0xffffffff            	// #-1
  434ff4:	str	w9, [sp, #44]
  434ff8:	ldr	x8, [sp, #120]
  434ffc:	ldr	x4, [x8, #16]
  435000:	bl	423cbc <ASN1_generate_nconf@plt+0x53bc>
  435004:	ldur	x8, [x29, #-136]
  435008:	ldur	x1, [x29, #-128]
  43500c:	ldr	w3, [sp, #44]
  435010:	ldr	x4, [sp, #64]
  435014:	ldur	x5, [x29, #-112]
  435018:	ldur	x6, [x29, #-120]
  43501c:	mov	x0, x8
  435020:	mov	w2, #0x1                   	// #1
  435024:	bl	41b010 <OCSP_basic_add1_status@plt>
  435028:	str	x0, [sp, #48]
  43502c:	ldr	x8, [sp, #56]
  435030:	cbz	x8, 435058 <ASN1_generate_nconf@plt+0x16758>
  435034:	ldr	x0, [sp, #48]
  435038:	ldr	x2, [sp, #56]
  43503c:	mov	w1, #0x8e                  	// #142
  435040:	mov	w8, wzr
  435044:	mov	w3, w8
  435048:	mov	x9, xzr
  43504c:	mov	x4, x9
  435050:	bl	41e710 <OCSP_SINGLERESP_add1_ext_i2d@plt>
  435054:	b	435080 <ASN1_generate_nconf@plt+0x16780>
  435058:	ldr	x8, [sp, #72]
  43505c:	cbz	x8, 435080 <ASN1_generate_nconf@plt+0x16780>
  435060:	ldr	x0, [sp, #48]
  435064:	ldr	x2, [sp, #72]
  435068:	mov	w1, #0x1ae                 	// #430
  43506c:	mov	w8, wzr
  435070:	mov	w3, w8
  435074:	mov	x9, xzr
  435078:	mov	x4, x9
  43507c:	bl	41e710 <OCSP_SINGLERESP_add1_ext_i2d@plt>
  435080:	ldr	x0, [sp, #72]
  435084:	bl	41d4b0 <ASN1_OBJECT_free@plt>
  435088:	ldr	x0, [sp, #64]
  43508c:	bl	419a50 <ASN1_TIME_free@plt>
  435090:	ldr	x0, [sp, #56]
  435094:	bl	41c5c0 <ASN1_GENERALIZEDTIME_free@plt>
  435098:	ldur	w8, [x29, #-140]
  43509c:	add	w8, w8, #0x1
  4350a0:	stur	w8, [x29, #-140]
  4350a4:	b	434db8 <ASN1_generate_nconf@plt+0x164b8>
  4350a8:	ldur	x0, [x29, #-136]
  4350ac:	ldur	x1, [x29, #-24]
  4350b0:	bl	41a0f0 <OCSP_copy_nonce@plt>
  4350b4:	bl	41be40 <EVP_MD_CTX_new@plt>
  4350b8:	str	x0, [sp, #152]
  4350bc:	ldr	x8, [sp, #152]
  4350c0:	cbz	x8, 4350e4 <ASN1_generate_nconf@plt+0x167e4>
  4350c4:	ldr	x0, [sp, #152]
  4350c8:	ldur	x2, [x29, #-64]
  4350cc:	ldur	x4, [x29, #-56]
  4350d0:	add	x1, sp, #0x90
  4350d4:	mov	x8, xzr
  4350d8:	mov	x3, x8
  4350dc:	bl	41a780 <EVP_DigestSignInit@plt>
  4350e0:	cbnz	w0, 435100 <ASN1_generate_nconf@plt+0x16800>
  4350e4:	mov	w0, #0x2                   	// #2
  4350e8:	mov	x8, xzr
  4350ec:	mov	x1, x8
  4350f0:	bl	41d9a0 <OCSP_response_create@plt>
  4350f4:	ldur	x8, [x29, #-16]
  4350f8:	str	x0, [x8]
  4350fc:	b	435204 <ASN1_generate_nconf@plt+0x16904>
  435100:	stur	wzr, [x29, #-140]
  435104:	ldur	w8, [x29, #-140]
  435108:	ldur	x0, [x29, #-72]
  43510c:	str	w8, [sp, #4]
  435110:	bl	435cb0 <ASN1_generate_nconf@plt+0x173b0>
  435114:	ldr	w8, [sp, #4]
  435118:	cmp	w8, w0
  43511c:	b.ge	43519c <ASN1_generate_nconf@plt+0x1689c>  // b.tcont
  435120:	ldur	x0, [x29, #-72]
  435124:	ldur	w1, [x29, #-140]
  435128:	bl	435d24 <ASN1_generate_nconf@plt+0x17424>
  43512c:	str	x0, [sp, #32]
  435130:	ldr	x0, [sp, #144]
  435134:	ldr	x1, [sp, #32]
  435138:	bl	46ed48 <ASN1_generate_nconf@plt+0x50448>
  43513c:	cmp	w0, #0x0
  435140:	cset	w8, gt
  435144:	tbnz	w8, #0, 43518c <ASN1_generate_nconf@plt+0x1688c>
  435148:	ldur	x0, [x29, #-8]
  43514c:	ldr	x2, [sp, #32]
  435150:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  435154:	add	x1, x1, #0x312
  435158:	bl	4196e0 <BIO_printf@plt>
  43515c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  435160:	add	x8, x8, #0xc0
  435164:	ldr	x8, [x8]
  435168:	mov	x0, x8
  43516c:	bl	41e780 <ERR_print_errors@plt>
  435170:	mov	w0, #0x2                   	// #2
  435174:	mov	x8, xzr
  435178:	mov	x1, x8
  43517c:	bl	41d9a0 <OCSP_response_create@plt>
  435180:	ldur	x8, [x29, #-16]
  435184:	str	x0, [x8]
  435188:	b	435204 <ASN1_generate_nconf@plt+0x16904>
  43518c:	ldur	w8, [x29, #-140]
  435190:	add	w8, w8, #0x1
  435194:	stur	w8, [x29, #-140]
  435198:	b	435104 <ASN1_generate_nconf@plt+0x16804>
  43519c:	ldur	x0, [x29, #-136]
  4351a0:	ldur	x1, [x29, #-48]
  4351a4:	ldr	x2, [sp, #152]
  4351a8:	ldur	x3, [x29, #-80]
  4351ac:	ldur	x4, [x29, #-88]
  4351b0:	bl	41dbb0 <OCSP_basic_sign_ctx@plt>
  4351b4:	cbnz	w0, 4351d0 <ASN1_generate_nconf@plt+0x168d0>
  4351b8:	ldur	x1, [x29, #-136]
  4351bc:	mov	w0, #0x2                   	// #2
  4351c0:	bl	41d9a0 <OCSP_response_create@plt>
  4351c4:	ldur	x8, [x29, #-16]
  4351c8:	str	x0, [x8]
  4351cc:	b	435204 <ASN1_generate_nconf@plt+0x16904>
  4351d0:	ldur	w8, [x29, #-100]
  4351d4:	cbz	w8, 4351ec <ASN1_generate_nconf@plt+0x168ec>
  4351d8:	ldur	x0, [x29, #-136]
  4351dc:	bl	41aa10 <OCSP_resp_get0_signature@plt>
  4351e0:	str	x0, [sp, #24]
  4351e4:	ldr	x0, [sp, #24]
  4351e8:	bl	46fdac <ASN1_generate_nconf@plt+0x514ac>
  4351ec:	ldur	x1, [x29, #-136]
  4351f0:	mov	w8, wzr
  4351f4:	mov	w0, w8
  4351f8:	bl	41d9a0 <OCSP_response_create@plt>
  4351fc:	ldur	x9, [x29, #-16]
  435200:	str	x0, [x9]
  435204:	ldr	x0, [sp, #152]
  435208:	bl	41d650 <EVP_MD_CTX_free@plt>
  43520c:	ldur	x0, [x29, #-112]
  435210:	bl	419a50 <ASN1_TIME_free@plt>
  435214:	ldur	x0, [x29, #-120]
  435218:	bl	419a50 <ASN1_TIME_free@plt>
  43521c:	ldur	x0, [x29, #-136]
  435220:	bl	41c190 <OCSP_BASICRESP_free@plt>
  435224:	ldr	x28, [sp, #320]
  435228:	ldp	x29, x30, [sp, #304]
  43522c:	add	sp, sp, #0x150
  435230:	ret
  435234:	sub	sp, sp, #0x70
  435238:	stp	x29, x30, [sp, #96]
  43523c:	add	x29, sp, #0x60
  435240:	mov	x8, xzr
  435244:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  435248:	add	x9, x9, #0xc0
  43524c:	stur	x0, [x29, #-8]
  435250:	stur	x1, [x29, #-16]
  435254:	stur	x2, [x29, #-24]
  435258:	stur	x3, [x29, #-32]
  43525c:	stur	w4, [x29, #-36]
  435260:	str	x5, [sp, #48]
  435264:	str	w6, [sp, #44]
  435268:	str	x8, [sp, #32]
  43526c:	str	x8, [sp, #24]
  435270:	str	x8, [sp, #16]
  435274:	ldur	x0, [x29, #-16]
  435278:	str	x9, [sp]
  43527c:	bl	419af0 <BIO_new_connect@plt>
  435280:	str	x0, [sp, #32]
  435284:	ldr	x8, [sp, #32]
  435288:	cbnz	x8, 4352a4 <ASN1_generate_nconf@plt+0x169a4>
  43528c:	ldr	x8, [sp]
  435290:	ldr	x0, [x8]
  435294:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  435298:	add	x1, x1, #0x9aa
  43529c:	bl	4196e0 <BIO_printf@plt>
  4352a0:	b	435370 <ASN1_generate_nconf@plt+0x16a70>
  4352a4:	ldur	x8, [x29, #-32]
  4352a8:	cbz	x8, 4352c0 <ASN1_generate_nconf@plt+0x169c0>
  4352ac:	ldr	x0, [sp, #32]
  4352b0:	ldur	x3, [x29, #-32]
  4352b4:	mov	w1, #0x64                  	// #100
  4352b8:	mov	x2, #0x1                   	// #1
  4352bc:	bl	41de30 <BIO_ctrl@plt>
  4352c0:	ldur	w8, [x29, #-36]
  4352c4:	cmp	w8, #0x1
  4352c8:	b.ne	435334 <ASN1_generate_nconf@plt+0x16a34>  // b.any
  4352cc:	bl	4199c0 <TLS_client_method@plt>
  4352d0:	bl	41daf0 <SSL_CTX_new@plt>
  4352d4:	str	x0, [sp, #24]
  4352d8:	ldr	x8, [sp, #24]
  4352dc:	cbnz	x8, 4352f8 <ASN1_generate_nconf@plt+0x169f8>
  4352e0:	ldr	x8, [sp]
  4352e4:	ldr	x0, [x8]
  4352e8:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  4352ec:	add	x1, x1, #0x9c6
  4352f0:	bl	4196e0 <BIO_printf@plt>
  4352f4:	b	435370 <ASN1_generate_nconf@plt+0x16a70>
  4352f8:	ldr	x0, [sp, #24]
  4352fc:	mov	w1, #0x21                  	// #33
  435300:	mov	x2, #0x4                   	// #4
  435304:	mov	x8, xzr
  435308:	mov	x3, x8
  43530c:	bl	41ad30 <SSL_CTX_ctrl@plt>
  435310:	ldr	x8, [sp, #24]
  435314:	mov	x0, x8
  435318:	mov	w1, #0x1                   	// #1
  43531c:	bl	41c650 <BIO_new_ssl@plt>
  435320:	str	x0, [sp, #8]
  435324:	ldr	x0, [sp, #8]
  435328:	ldr	x1, [sp, #32]
  43532c:	bl	41aa90 <BIO_push@plt>
  435330:	str	x0, [sp, #32]
  435334:	ldr	x0, [sp, #32]
  435338:	ldur	x1, [x29, #-16]
  43533c:	ldur	x2, [x29, #-24]
  435340:	ldr	x3, [sp, #48]
  435344:	ldur	x4, [x29, #-8]
  435348:	ldr	w5, [sp, #44]
  43534c:	bl	43568c <ASN1_generate_nconf@plt+0x16d8c>
  435350:	str	x0, [sp, #16]
  435354:	ldr	x8, [sp, #16]
  435358:	cbnz	x8, 435370 <ASN1_generate_nconf@plt+0x16a70>
  43535c:	ldr	x8, [sp]
  435360:	ldr	x0, [x8]
  435364:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  435368:	add	x1, x1, #0x9e3
  43536c:	bl	4196e0 <BIO_printf@plt>
  435370:	ldr	x0, [sp, #32]
  435374:	bl	41cde0 <BIO_free_all@plt>
  435378:	ldr	x0, [sp, #24]
  43537c:	bl	419b60 <SSL_CTX_free@plt>
  435380:	ldr	x0, [sp, #16]
  435384:	ldp	x29, x30, [sp, #96]
  435388:	add	sp, sp, #0x70
  43538c:	ret
  435390:	sub	sp, sp, #0xb0
  435394:	stp	x29, x30, [sp, #160]
  435398:	add	x29, sp, #0xa0
  43539c:	adrp	x8, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4353a0:	add	x8, x8, #0xec1
  4353a4:	stur	x0, [x29, #-8]
  4353a8:	stur	x1, [x29, #-16]
  4353ac:	stur	x2, [x29, #-24]
  4353b0:	stur	x3, [x29, #-32]
  4353b4:	stur	x4, [x29, #-40]
  4353b8:	stur	x5, [x29, #-48]
  4353bc:	stur	x6, [x29, #-56]
  4353c0:	ldur	x9, [x29, #-16]
  4353c4:	str	x8, [sp, #40]
  4353c8:	cbz	x9, 4353ec <ASN1_generate_nconf@plt+0x16aec>
  4353cc:	ldur	x8, [x29, #-24]
  4353d0:	cbz	x8, 4353ec <ASN1_generate_nconf@plt+0x16aec>
  4353d4:	ldur	x0, [x29, #-32]
  4353d8:	bl	435cb0 <ASN1_generate_nconf@plt+0x173b0>
  4353dc:	cbz	w0, 4353ec <ASN1_generate_nconf@plt+0x16aec>
  4353e0:	ldur	x0, [x29, #-40]
  4353e4:	bl	435cd4 <ASN1_generate_nconf@plt+0x173d4>
  4353e8:	cbnz	w0, 4353f0 <ASN1_generate_nconf@plt+0x16af0>
  4353ec:	b	4355e0 <ASN1_generate_nconf@plt+0x16ce0>
  4353f0:	stur	wzr, [x29, #-76]
  4353f4:	ldur	w8, [x29, #-76]
  4353f8:	ldur	x0, [x29, #-40]
  4353fc:	str	w8, [sp, #36]
  435400:	bl	435cd4 <ASN1_generate_nconf@plt+0x173d4>
  435404:	ldr	w8, [sp, #36]
  435408:	cmp	w8, w0
  43540c:	b.ge	4355e0 <ASN1_generate_nconf@plt+0x16ce0>  // b.tcont
  435410:	ldur	x0, [x29, #-40]
  435414:	ldur	w1, [x29, #-76]
  435418:	bl	435cf8 <ASN1_generate_nconf@plt+0x173f8>
  43541c:	stur	x0, [x29, #-64]
  435420:	ldur	x0, [x29, #-32]
  435424:	ldur	w1, [x29, #-76]
  435428:	bl	435d24 <ASN1_generate_nconf@plt+0x17424>
  43542c:	stur	x0, [x29, #-72]
  435430:	ldur	x0, [x29, #-8]
  435434:	ldur	x2, [x29, #-72]
  435438:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  43543c:	add	x1, x1, #0xa02
  435440:	bl	4196e0 <BIO_printf@plt>
  435444:	ldur	x8, [x29, #-16]
  435448:	ldur	x1, [x29, #-64]
  43544c:	mov	x0, x8
  435450:	add	x2, sp, #0x50
  435454:	add	x3, sp, #0x4c
  435458:	add	x4, sp, #0x40
  43545c:	add	x5, sp, #0x38
  435460:	add	x6, sp, #0x30
  435464:	bl	41ac40 <OCSP_resp_find_status@plt>
  435468:	cbnz	w0, 435480 <ASN1_generate_nconf@plt+0x16b80>
  43546c:	ldur	x0, [x29, #-8]
  435470:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  435474:	add	x1, x1, #0xbd7
  435478:	bl	41a930 <BIO_puts@plt>
  43547c:	b	4355d0 <ASN1_generate_nconf@plt+0x16cd0>
  435480:	ldr	x0, [sp, #56]
  435484:	ldr	x1, [sp, #48]
  435488:	ldur	x2, [x29, #-48]
  43548c:	ldur	x3, [x29, #-56]
  435490:	bl	41cae0 <OCSP_check_validity@plt>
  435494:	cbnz	w0, 4354b4 <ASN1_generate_nconf@plt+0x16bb4>
  435498:	ldur	x0, [x29, #-8]
  43549c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  4354a0:	add	x1, x1, #0xbf0
  4354a4:	bl	41a930 <BIO_puts@plt>
  4354a8:	ldur	x8, [x29, #-8]
  4354ac:	mov	x0, x8
  4354b0:	bl	41e780 <ERR_print_errors@plt>
  4354b4:	ldur	x0, [x29, #-8]
  4354b8:	ldrsw	x8, [sp, #80]
  4354bc:	str	x0, [sp, #24]
  4354c0:	mov	x0, x8
  4354c4:	bl	41c040 <OCSP_cert_status_str@plt>
  4354c8:	ldr	x8, [sp, #24]
  4354cc:	str	x0, [sp, #16]
  4354d0:	mov	x0, x8
  4354d4:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  4354d8:	add	x1, x1, #0x34f
  4354dc:	ldr	x2, [sp, #16]
  4354e0:	bl	4196e0 <BIO_printf@plt>
  4354e4:	ldur	x8, [x29, #-8]
  4354e8:	mov	x0, x8
  4354ec:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  4354f0:	add	x1, x1, #0xc10
  4354f4:	bl	41a930 <BIO_puts@plt>
  4354f8:	ldur	x8, [x29, #-8]
  4354fc:	ldr	x1, [sp, #56]
  435500:	mov	x0, x8
  435504:	bl	41c670 <ASN1_GENERALIZEDTIME_print@plt>
  435508:	ldur	x8, [x29, #-8]
  43550c:	mov	x0, x8
  435510:	ldr	x1, [sp, #40]
  435514:	bl	41a930 <BIO_puts@plt>
  435518:	ldr	x8, [sp, #48]
  43551c:	cbz	x8, 435550 <ASN1_generate_nconf@plt+0x16c50>
  435520:	ldur	x0, [x29, #-8]
  435524:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  435528:	add	x1, x1, #0xc1f
  43552c:	bl	41a930 <BIO_puts@plt>
  435530:	ldur	x8, [x29, #-8]
  435534:	ldr	x1, [sp, #48]
  435538:	mov	x0, x8
  43553c:	bl	41c670 <ASN1_GENERALIZEDTIME_print@plt>
  435540:	ldur	x8, [x29, #-8]
  435544:	mov	x0, x8
  435548:	ldr	x1, [sp, #40]
  43554c:	bl	41a930 <BIO_puts@plt>
  435550:	ldr	w8, [sp, #80]
  435554:	cmp	w8, #0x1
  435558:	b.eq	435560 <ASN1_generate_nconf@plt+0x16c60>  // b.none
  43555c:	b	4355d0 <ASN1_generate_nconf@plt+0x16cd0>
  435560:	ldr	w8, [sp, #76]
  435564:	mov	w9, #0xffffffff            	// #-1
  435568:	cmp	w8, w9
  43556c:	b.eq	4355a0 <ASN1_generate_nconf@plt+0x16ca0>  // b.none
  435570:	ldur	x0, [x29, #-8]
  435574:	ldrsw	x8, [sp, #76]
  435578:	str	x0, [sp, #8]
  43557c:	mov	x0, x8
  435580:	bl	41c100 <OCSP_crl_reason_str@plt>
  435584:	ldr	x8, [sp, #8]
  435588:	str	x0, [sp]
  43558c:	mov	x0, x8
  435590:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  435594:	add	x1, x1, #0xc2e
  435598:	ldr	x2, [sp]
  43559c:	bl	4196e0 <BIO_printf@plt>
  4355a0:	ldur	x0, [x29, #-8]
  4355a4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  4355a8:	add	x1, x1, #0xc3b
  4355ac:	bl	41a930 <BIO_puts@plt>
  4355b0:	ldur	x8, [x29, #-8]
  4355b4:	ldr	x1, [sp, #64]
  4355b8:	mov	x0, x8
  4355bc:	bl	41c670 <ASN1_GENERALIZEDTIME_print@plt>
  4355c0:	ldur	x8, [x29, #-8]
  4355c4:	mov	x0, x8
  4355c8:	ldr	x1, [sp, #40]
  4355cc:	bl	41a930 <BIO_puts@plt>
  4355d0:	ldur	w8, [x29, #-76]
  4355d4:	add	w8, w8, #0x1
  4355d8:	stur	w8, [x29, #-76]
  4355dc:	b	4353f4 <ASN1_generate_nconf@plt+0x16af4>
  4355e0:	ldp	x29, x30, [sp, #160]
  4355e4:	add	sp, sp, #0xb0
  4355e8:	ret
  4355ec:	sub	sp, sp, #0x20
  4355f0:	stp	x29, x30, [sp, #16]
  4355f4:	add	x29, sp, #0x10
  4355f8:	str	x0, [sp, #8]
  4355fc:	ldr	x0, [sp, #8]
  435600:	bl	41dd70 <OPENSSL_sk_free@plt>
  435604:	ldp	x29, x30, [sp, #16]
  435608:	add	sp, sp, #0x20
  43560c:	ret
  435610:	sub	sp, sp, #0x20
  435614:	stp	x29, x30, [sp, #16]
  435618:	add	x29, sp, #0x10
  43561c:	str	x0, [sp, #8]
  435620:	str	x1, [sp]
  435624:	ldr	x0, [sp, #8]
  435628:	ldr	x1, [sp]
  43562c:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  435630:	ldp	x29, x30, [sp, #16]
  435634:	add	sp, sp, #0x20
  435638:	ret
  43563c:	sub	sp, sp, #0x20
  435640:	stp	x29, x30, [sp, #16]
  435644:	add	x29, sp, #0x10
  435648:	str	x0, [sp, #8]
  43564c:	ldr	x0, [sp, #8]
  435650:	bl	41dd70 <OPENSSL_sk_free@plt>
  435654:	ldp	x29, x30, [sp, #16]
  435658:	add	sp, sp, #0x20
  43565c:	ret
  435660:	sub	sp, sp, #0x20
  435664:	stp	x29, x30, [sp, #16]
  435668:	add	x29, sp, #0x10
  43566c:	str	x0, [sp, #8]
  435670:	str	x1, [sp]
  435674:	ldr	x0, [sp, #8]
  435678:	ldr	x1, [sp]
  43567c:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  435680:	ldp	x29, x30, [sp, #16]
  435684:	add	sp, sp, #0x20
  435688:	ret
  43568c:	sub	sp, sp, #0x140
  435690:	stp	x29, x30, [sp, #288]
  435694:	str	x28, [sp, #304]
  435698:	add	x29, sp, #0x120
  43569c:	mov	w8, #0x1                   	// #1
  4356a0:	mov	x9, xzr
  4356a4:	mov	w10, #0xffffffff            	// #-1
  4356a8:	adrp	x11, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4356ac:	add	x11, x11, #0xc0
  4356b0:	stur	x0, [x29, #-16]
  4356b4:	stur	x1, [x29, #-24]
  4356b8:	stur	x2, [x29, #-32]
  4356bc:	stur	x3, [x29, #-40]
  4356c0:	stur	x4, [x29, #-48]
  4356c4:	stur	w5, [x29, #-52]
  4356c8:	stur	w8, [x29, #-68]
  4356cc:	stur	x9, [x29, #-80]
  4356d0:	stur	x9, [x29, #-88]
  4356d4:	ldur	w8, [x29, #-52]
  4356d8:	cmp	w8, w10
  4356dc:	str	x11, [sp, #8]
  4356e0:	b.eq	4356fc <ASN1_generate_nconf@plt+0x16dfc>  // b.none
  4356e4:	ldur	x0, [x29, #-16]
  4356e8:	mov	w1, #0x66                  	// #102
  4356ec:	mov	x2, #0x1                   	// #1
  4356f0:	mov	x8, xzr
  4356f4:	mov	x3, x8
  4356f8:	bl	41de30 <BIO_ctrl@plt>
  4356fc:	ldur	x0, [x29, #-16]
  435700:	mov	w1, #0x65                  	// #101
  435704:	mov	x8, xzr
  435708:	mov	x2, x8
  43570c:	mov	x3, x8
  435710:	bl	41de30 <BIO_ctrl@plt>
  435714:	stur	w0, [x29, #-60]
  435718:	ldur	w9, [x29, #-60]
  43571c:	cmp	w9, #0x0
  435720:	cset	w9, gt
  435724:	tbnz	w9, #0, 435768 <ASN1_generate_nconf@plt+0x16e68>
  435728:	ldur	w8, [x29, #-52]
  43572c:	mov	w9, #0xffffffff            	// #-1
  435730:	cmp	w8, w9
  435734:	b.eq	435748 <ASN1_generate_nconf@plt+0x16e48>  // b.none
  435738:	ldur	x0, [x29, #-16]
  43573c:	mov	w1, #0x8                   	// #8
  435740:	bl	41cfb0 <BIO_test_flags@plt>
  435744:	cbnz	w0, 435768 <ASN1_generate_nconf@plt+0x16e68>
  435748:	ldr	x8, [sp, #8]
  43574c:	ldr	x0, [x8]
  435750:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  435754:	add	x1, x1, #0xdcb
  435758:	bl	41a930 <BIO_puts@plt>
  43575c:	mov	x8, xzr
  435760:	stur	x8, [x29, #-8]
  435764:	b	435b50 <ASN1_generate_nconf@plt+0x17250>
  435768:	ldur	x0, [x29, #-16]
  43576c:	mov	w1, #0x69                  	// #105
  435770:	mov	x8, xzr
  435774:	mov	x2, x8
  435778:	sub	x3, x29, #0x38
  43577c:	bl	41de30 <BIO_ctrl@plt>
  435780:	cmp	x0, #0x0
  435784:	cset	w9, ge  // ge = tcont
  435788:	tbnz	w9, #0, 4357a4 <ASN1_generate_nconf@plt+0x16ea4>
  43578c:	ldr	x8, [sp, #8]
  435790:	ldr	x0, [x8]
  435794:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  435798:	add	x1, x1, #0xde1
  43579c:	bl	41a930 <BIO_puts@plt>
  4357a0:	b	435b40 <ASN1_generate_nconf@plt+0x17240>
  4357a4:	ldur	w8, [x29, #-52]
  4357a8:	mov	w9, #0xffffffff            	// #-1
  4357ac:	cmp	w8, w9
  4357b0:	b.eq	4358a8 <ASN1_generate_nconf@plt+0x16fa8>  // b.none
  4357b4:	ldur	w8, [x29, #-60]
  4357b8:	cmp	w8, #0x0
  4357bc:	cset	w8, gt
  4357c0:	tbnz	w8, #0, 4358a8 <ASN1_generate_nconf@plt+0x16fa8>
  4357c4:	add	x8, sp, #0x48
  4357c8:	str	x8, [sp, #40]
  4357cc:	str	wzr, [sp, #52]
  4357d0:	ldr	w8, [sp, #52]
  4357d4:	mov	w9, w8
  4357d8:	cmp	x9, #0x10
  4357dc:	b.cs	435804 <ASN1_generate_nconf@plt+0x16f04>  // b.hs, b.nlast
  4357e0:	ldr	x8, [sp, #40]
  4357e4:	ldr	w9, [sp, #52]
  4357e8:	mov	w10, w9
  4357ec:	mov	x11, xzr
  4357f0:	str	x11, [x8, x10, lsl #3]
  4357f4:	ldr	w8, [sp, #52]
  4357f8:	add	w8, w8, #0x1
  4357fc:	str	w8, [sp, #52]
  435800:	b	4357d0 <ASN1_generate_nconf@plt+0x16ed0>
  435804:	ldur	w8, [x29, #-56]
  435808:	mov	w9, #0x40                  	// #64
  43580c:	sdiv	w10, w8, w9
  435810:	mul	w10, w10, w9
  435814:	subs	w8, w8, w10
  435818:	mov	x11, #0x1                   	// #1
  43581c:	mov	w12, w8
  435820:	lsl	x11, x11, x12
  435824:	ldur	w8, [x29, #-56]
  435828:	sdiv	w8, w8, w9
  43582c:	mov	w0, w8
  435830:	sxtw	x12, w0
  435834:	mov	x13, #0x8                   	// #8
  435838:	mul	x12, x13, x12
  43583c:	add	x13, sp, #0x48
  435840:	add	x12, x13, x12
  435844:	ldr	x14, [x12]
  435848:	orr	x11, x14, x11
  43584c:	str	x11, [x12]
  435850:	add	x4, sp, #0x38
  435854:	mov	x11, xzr
  435858:	str	xzr, [sp, #64]
  43585c:	ldursw	x12, [x29, #-52]
  435860:	str	x12, [sp, #56]
  435864:	ldur	w8, [x29, #-56]
  435868:	add	w0, w8, #0x1
  43586c:	mov	x1, x11
  435870:	mov	x2, x13
  435874:	mov	x3, x11
  435878:	bl	41ae10 <select@plt>
  43587c:	stur	w0, [x29, #-60]
  435880:	ldur	w8, [x29, #-60]
  435884:	cbnz	w8, 4358a8 <ASN1_generate_nconf@plt+0x16fa8>
  435888:	ldr	x8, [sp, #8]
  43588c:	ldr	x0, [x8]
  435890:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  435894:	add	x1, x1, #0xdfa
  435898:	bl	41a930 <BIO_puts@plt>
  43589c:	mov	x8, xzr
  4358a0:	stur	x8, [x29, #-8]
  4358a4:	b	435b50 <ASN1_generate_nconf@plt+0x17250>
  4358a8:	ldur	x0, [x29, #-16]
  4358ac:	ldur	x1, [x29, #-32]
  4358b0:	mov	x8, xzr
  4358b4:	mov	x2, x8
  4358b8:	mov	w3, #0xffffffff            	// #-1
  4358bc:	bl	41bc00 <OCSP_sendreq_new@plt>
  4358c0:	stur	x0, [x29, #-80]
  4358c4:	ldur	x8, [x29, #-80]
  4358c8:	cbnz	x8, 4358d8 <ASN1_generate_nconf@plt+0x16fd8>
  4358cc:	mov	x8, xzr
  4358d0:	stur	x8, [x29, #-8]
  4358d4:	b	435b50 <ASN1_generate_nconf@plt+0x17250>
  4358d8:	stur	wzr, [x29, #-64]
  4358dc:	ldur	w8, [x29, #-64]
  4358e0:	ldur	x0, [x29, #-40]
  4358e4:	str	w8, [sp, #4]
  4358e8:	bl	435fdc <ASN1_generate_nconf@plt+0x176dc>
  4358ec:	ldr	w8, [sp, #4]
  4358f0:	cmp	w8, w0
  4358f4:	b.ge	435960 <ASN1_generate_nconf@plt+0x17060>  // b.tcont
  4358f8:	ldur	x0, [x29, #-40]
  4358fc:	ldur	w1, [x29, #-64]
  435900:	bl	436000 <ASN1_generate_nconf@plt+0x17700>
  435904:	str	x0, [sp, #32]
  435908:	ldur	w8, [x29, #-68]
  43590c:	cmp	w8, #0x1
  435910:	b.ne	435930 <ASN1_generate_nconf@plt+0x17030>  // b.any
  435914:	ldr	x8, [sp, #32]
  435918:	ldr	x1, [x8, #8]
  43591c:	adrp	x0, 492000 <ASN1_generate_nconf@plt+0x73700>
  435920:	add	x0, x0, #0xab4
  435924:	bl	41e4c0 <strcasecmp@plt>
  435928:	cbnz	w0, 435930 <ASN1_generate_nconf@plt+0x17030>
  43592c:	stur	wzr, [x29, #-68]
  435930:	ldur	x0, [x29, #-80]
  435934:	ldr	x8, [sp, #32]
  435938:	ldr	x1, [x8, #8]
  43593c:	ldr	x8, [sp, #32]
  435940:	ldr	x2, [x8, #16]
  435944:	bl	41bf60 <OCSP_REQ_CTX_add1_header@plt>
  435948:	cbnz	w0, 435950 <ASN1_generate_nconf@plt+0x17050>
  43594c:	b	435b40 <ASN1_generate_nconf@plt+0x17240>
  435950:	ldur	w8, [x29, #-64]
  435954:	add	w8, w8, #0x1
  435958:	stur	w8, [x29, #-64]
  43595c:	b	4358dc <ASN1_generate_nconf@plt+0x16fdc>
  435960:	ldur	w8, [x29, #-68]
  435964:	cmp	w8, #0x1
  435968:	b.ne	435988 <ASN1_generate_nconf@plt+0x17088>  // b.any
  43596c:	ldur	x0, [x29, #-80]
  435970:	ldur	x2, [x29, #-24]
  435974:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  435978:	add	x1, x1, #0xe0e
  43597c:	bl	41bf60 <OCSP_REQ_CTX_add1_header@plt>
  435980:	cbnz	w0, 435988 <ASN1_generate_nconf@plt+0x17088>
  435984:	b	435b40 <ASN1_generate_nconf@plt+0x17240>
  435988:	ldur	x0, [x29, #-80]
  43598c:	ldur	x1, [x29, #-48]
  435990:	bl	41e650 <OCSP_REQ_CTX_set1_req@plt>
  435994:	cbnz	w0, 43599c <ASN1_generate_nconf@plt+0x1709c>
  435998:	b	435b40 <ASN1_generate_nconf@plt+0x17240>
  43599c:	ldur	x1, [x29, #-80]
  4359a0:	sub	x0, x29, #0x58
  4359a4:	bl	41e250 <OCSP_sendreq_nbio@plt>
  4359a8:	stur	w0, [x29, #-60]
  4359ac:	ldur	w8, [x29, #-60]
  4359b0:	mov	w9, #0xffffffff            	// #-1
  4359b4:	cmp	w8, w9
  4359b8:	b.eq	4359c0 <ASN1_generate_nconf@plt+0x170c0>  // b.none
  4359bc:	b	435b40 <ASN1_generate_nconf@plt+0x17240>
  4359c0:	ldur	w8, [x29, #-52]
  4359c4:	mov	w9, #0xffffffff            	// #-1
  4359c8:	cmp	w8, w9
  4359cc:	b.ne	4359d4 <ASN1_generate_nconf@plt+0x170d4>  // b.any
  4359d0:	b	43599c <ASN1_generate_nconf@plt+0x1709c>
  4359d4:	add	x8, sp, #0x48
  4359d8:	str	x8, [sp, #16]
  4359dc:	str	wzr, [sp, #28]
  4359e0:	ldr	w8, [sp, #28]
  4359e4:	mov	w9, w8
  4359e8:	cmp	x9, #0x10
  4359ec:	b.cs	435a14 <ASN1_generate_nconf@plt+0x17114>  // b.hs, b.nlast
  4359f0:	ldr	x8, [sp, #16]
  4359f4:	ldr	w9, [sp, #28]
  4359f8:	mov	w10, w9
  4359fc:	mov	x11, xzr
  435a00:	str	x11, [x8, x10, lsl #3]
  435a04:	ldr	w8, [sp, #28]
  435a08:	add	w8, w8, #0x1
  435a0c:	str	w8, [sp, #28]
  435a10:	b	4359e0 <ASN1_generate_nconf@plt+0x170e0>
  435a14:	ldur	w8, [x29, #-56]
  435a18:	mov	w9, #0x40                  	// #64
  435a1c:	sdiv	w10, w8, w9
  435a20:	mul	w10, w10, w9
  435a24:	subs	w8, w8, w10
  435a28:	mov	x11, #0x1                   	// #1
  435a2c:	mov	w12, w8
  435a30:	lsl	x11, x11, x12
  435a34:	ldur	w8, [x29, #-56]
  435a38:	sdiv	w8, w8, w9
  435a3c:	mov	w0, w8
  435a40:	sxtw	x12, w0
  435a44:	mov	x13, #0x8                   	// #8
  435a48:	mul	x12, x13, x12
  435a4c:	add	x13, sp, #0x48
  435a50:	add	x12, x13, x12
  435a54:	ldr	x13, [x12]
  435a58:	orr	x11, x13, x11
  435a5c:	str	x11, [x12]
  435a60:	str	xzr, [sp, #64]
  435a64:	ldursw	x11, [x29, #-52]
  435a68:	str	x11, [sp, #56]
  435a6c:	ldur	x0, [x29, #-16]
  435a70:	mov	w1, #0x1                   	// #1
  435a74:	bl	41cfb0 <BIO_test_flags@plt>
  435a78:	cbz	w0, 435aa4 <ASN1_generate_nconf@plt+0x171a4>
  435a7c:	ldur	w8, [x29, #-56]
  435a80:	add	w0, w8, #0x1
  435a84:	add	x1, sp, #0x48
  435a88:	mov	x9, xzr
  435a8c:	mov	x2, x9
  435a90:	mov	x3, x9
  435a94:	add	x4, sp, #0x38
  435a98:	bl	41ae10 <select@plt>
  435a9c:	stur	w0, [x29, #-60]
  435aa0:	b	435af4 <ASN1_generate_nconf@plt+0x171f4>
  435aa4:	ldur	x0, [x29, #-16]
  435aa8:	mov	w1, #0x2                   	// #2
  435aac:	bl	41cfb0 <BIO_test_flags@plt>
  435ab0:	cbz	w0, 435adc <ASN1_generate_nconf@plt+0x171dc>
  435ab4:	ldur	w8, [x29, #-56]
  435ab8:	add	w0, w8, #0x1
  435abc:	mov	x9, xzr
  435ac0:	mov	x1, x9
  435ac4:	add	x2, sp, #0x48
  435ac8:	mov	x3, x9
  435acc:	add	x4, sp, #0x38
  435ad0:	bl	41ae10 <select@plt>
  435ad4:	stur	w0, [x29, #-60]
  435ad8:	b	435af4 <ASN1_generate_nconf@plt+0x171f4>
  435adc:	ldr	x8, [sp, #8]
  435ae0:	ldr	x0, [x8]
  435ae4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  435ae8:	add	x1, x1, #0xe13
  435aec:	bl	41a930 <BIO_puts@plt>
  435af0:	b	435b40 <ASN1_generate_nconf@plt+0x17240>
  435af4:	ldur	w8, [x29, #-60]
  435af8:	cbnz	w8, 435b14 <ASN1_generate_nconf@plt+0x17214>
  435afc:	ldr	x8, [sp, #8]
  435b00:	ldr	x0, [x8]
  435b04:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  435b08:	add	x1, x1, #0xe2f
  435b0c:	bl	41a930 <BIO_puts@plt>
  435b10:	b	435b40 <ASN1_generate_nconf@plt+0x17240>
  435b14:	ldur	w8, [x29, #-60]
  435b18:	mov	w9, #0xffffffff            	// #-1
  435b1c:	cmp	w8, w9
  435b20:	b.ne	435b3c <ASN1_generate_nconf@plt+0x1723c>  // b.any
  435b24:	ldr	x8, [sp, #8]
  435b28:	ldr	x0, [x8]
  435b2c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  435b30:	add	x1, x1, #0xe43
  435b34:	bl	41a930 <BIO_puts@plt>
  435b38:	b	435b40 <ASN1_generate_nconf@plt+0x17240>
  435b3c:	b	43599c <ASN1_generate_nconf@plt+0x1709c>
  435b40:	ldur	x0, [x29, #-80]
  435b44:	bl	41aba0 <OCSP_REQ_CTX_free@plt>
  435b48:	ldur	x8, [x29, #-88]
  435b4c:	stur	x8, [x29, #-8]
  435b50:	ldur	x0, [x29, #-8]
  435b54:	ldr	x28, [sp, #304]
  435b58:	ldp	x29, x30, [sp, #288]
  435b5c:	add	sp, sp, #0x140
  435b60:	ret
  435b64:	sub	sp, sp, #0x40
  435b68:	stp	x29, x30, [sp, #48]
  435b6c:	add	x29, sp, #0x30
  435b70:	stur	x0, [x29, #-8]
  435b74:	stur	x1, [x29, #-16]
  435b78:	str	x2, [sp, #24]
  435b7c:	ldr	x8, [sp, #24]
  435b80:	ldr	w9, [x8]
  435b84:	str	w9, [sp, #20]
  435b88:	ldur	x8, [x29, #-16]
  435b8c:	cmp	x8, #0x3e8
  435b90:	b.ls	435ba0 <ASN1_generate_nconf@plt+0x172a0>  // b.plast
  435b94:	mov	x8, #0x3e8                 	// #1000
  435b98:	str	x8, [sp, #8]
  435b9c:	b	435ba8 <ASN1_generate_nconf@plt+0x172a8>
  435ba0:	ldur	x8, [x29, #-16]
  435ba4:	str	x8, [sp, #8]
  435ba8:	ldr	x8, [sp, #8]
  435bac:	str	w8, [sp, #16]
  435bb0:	ldr	w0, [sp, #20]
  435bb4:	ldr	w2, [sp, #16]
  435bb8:	ldur	x3, [x29, #-8]
  435bbc:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  435bc0:	add	x1, x1, #0xa07
  435bc4:	bl	41b840 <syslog@plt>
  435bc8:	ldr	w0, [sp, #16]
  435bcc:	ldp	x29, x30, [sp, #48]
  435bd0:	add	sp, sp, #0x40
  435bd4:	ret
  435bd8:	sub	sp, sp, #0x10
  435bdc:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  435be0:	add	x8, x8, #0xa4
  435be4:	str	w0, [sp, #12]
  435be8:	ldr	w9, [sp, #12]
  435bec:	str	w9, [x8]
  435bf0:	add	sp, sp, #0x10
  435bf4:	ret
  435bf8:	sub	sp, sp, #0x30
  435bfc:	stp	x29, x30, [sp, #32]
  435c00:	add	x29, sp, #0x20
  435c04:	stur	w0, [x29, #-4]
  435c08:	str	x1, [sp, #16]
  435c0c:	str	wzr, [sp, #12]
  435c10:	ldr	w8, [sp, #12]
  435c14:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  435c18:	add	x9, x9, #0xa0
  435c1c:	ldr	w10, [x9]
  435c20:	cmp	w8, w10
  435c24:	b.ge	435c5c <ASN1_generate_nconf@plt+0x1735c>  // b.tcont
  435c28:	ldr	x8, [sp, #16]
  435c2c:	ldrsw	x9, [sp, #12]
  435c30:	ldr	w10, [x8, x9, lsl #2]
  435c34:	cbz	w10, 435c4c <ASN1_generate_nconf@plt+0x1734c>
  435c38:	ldr	x8, [sp, #16]
  435c3c:	ldrsw	x9, [sp, #12]
  435c40:	ldr	w0, [x8, x9, lsl #2]
  435c44:	mov	w1, #0xf                   	// #15
  435c48:	bl	4195e0 <kill@plt>
  435c4c:	ldr	w8, [sp, #12]
  435c50:	add	w8, w8, #0x1
  435c54:	str	w8, [sp, #12]
  435c58:	b	435c10 <ASN1_generate_nconf@plt+0x17310>
  435c5c:	ldr	x0, [sp, #16]
  435c60:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  435c64:	add	x1, x1, #0x6ed
  435c68:	mov	w2, #0x380                 	// #896
  435c6c:	bl	41b180 <CRYPTO_free@plt>
  435c70:	mov	w0, #0x1                   	// #1
  435c74:	bl	41ae90 <sleep@plt>
  435c78:	ldur	w8, [x29, #-4]
  435c7c:	mov	w0, w8
  435c80:	bl	41abc0 <exit@plt>
  435c84:	sub	sp, sp, #0x20
  435c88:	stp	x29, x30, [sp, #16]
  435c8c:	add	x29, sp, #0x10
  435c90:	str	x0, [sp, #8]
  435c94:	str	x1, [sp]
  435c98:	ldr	x0, [sp, #8]
  435c9c:	ldr	x1, [sp]
  435ca0:	bl	41cf20 <OPENSSL_sk_push@plt>
  435ca4:	ldp	x29, x30, [sp, #16]
  435ca8:	add	sp, sp, #0x20
  435cac:	ret
  435cb0:	sub	sp, sp, #0x20
  435cb4:	stp	x29, x30, [sp, #16]
  435cb8:	add	x29, sp, #0x10
  435cbc:	str	x0, [sp, #8]
  435cc0:	ldr	x0, [sp, #8]
  435cc4:	bl	41df60 <OPENSSL_sk_num@plt>
  435cc8:	ldp	x29, x30, [sp, #16]
  435ccc:	add	sp, sp, #0x20
  435cd0:	ret
  435cd4:	sub	sp, sp, #0x20
  435cd8:	stp	x29, x30, [sp, #16]
  435cdc:	add	x29, sp, #0x10
  435ce0:	str	x0, [sp, #8]
  435ce4:	ldr	x0, [sp, #8]
  435ce8:	bl	41df60 <OPENSSL_sk_num@plt>
  435cec:	ldp	x29, x30, [sp, #16]
  435cf0:	add	sp, sp, #0x20
  435cf4:	ret
  435cf8:	sub	sp, sp, #0x20
  435cfc:	stp	x29, x30, [sp, #16]
  435d00:	add	x29, sp, #0x10
  435d04:	str	x0, [sp, #8]
  435d08:	str	w1, [sp, #4]
  435d0c:	ldr	x0, [sp, #8]
  435d10:	ldr	w1, [sp, #4]
  435d14:	bl	4195d0 <OPENSSL_sk_value@plt>
  435d18:	ldp	x29, x30, [sp, #16]
  435d1c:	add	sp, sp, #0x20
  435d20:	ret
  435d24:	sub	sp, sp, #0x20
  435d28:	stp	x29, x30, [sp, #16]
  435d2c:	add	x29, sp, #0x10
  435d30:	str	x0, [sp, #8]
  435d34:	str	w1, [sp, #4]
  435d38:	ldr	x0, [sp, #8]
  435d3c:	ldr	w1, [sp, #4]
  435d40:	bl	4195d0 <OPENSSL_sk_value@plt>
  435d44:	ldp	x29, x30, [sp, #16]
  435d48:	add	sp, sp, #0x20
  435d4c:	ret
  435d50:	sub	sp, sp, #0x20
  435d54:	stp	x29, x30, [sp, #16]
  435d58:	add	x29, sp, #0x10
  435d5c:	str	x0, [sp, #8]
  435d60:	ldr	x0, [sp, #8]
  435d64:	bl	41df60 <OPENSSL_sk_num@plt>
  435d68:	ldp	x29, x30, [sp, #16]
  435d6c:	add	sp, sp, #0x20
  435d70:	ret
  435d74:	sub	sp, sp, #0x20
  435d78:	stp	x29, x30, [sp, #16]
  435d7c:	add	x29, sp, #0x10
  435d80:	str	x0, [sp, #8]
  435d84:	str	w1, [sp, #4]
  435d88:	ldr	x0, [sp, #8]
  435d8c:	ldr	w1, [sp, #4]
  435d90:	bl	4195d0 <OPENSSL_sk_value@plt>
  435d94:	ldp	x29, x30, [sp, #16]
  435d98:	add	sp, sp, #0x20
  435d9c:	ret
  435da0:	sub	sp, sp, #0x80
  435da4:	stp	x29, x30, [sp, #112]
  435da8:	add	x29, sp, #0x70
  435dac:	mov	x8, xzr
  435db0:	adrp	x9, 480000 <ASN1_generate_nconf@plt+0x61700>
  435db4:	add	x9, x9, #0x6ed
  435db8:	stur	x0, [x29, #-8]
  435dbc:	stur	x1, [x29, #-16]
  435dc0:	stur	x8, [x29, #-32]
  435dc4:	stur	wzr, [x29, #-20]
  435dc8:	str	x9, [sp, #8]
  435dcc:	ldur	w8, [x29, #-20]
  435dd0:	cmp	w8, #0x6
  435dd4:	b.ge	435e04 <ASN1_generate_nconf@plt+0x17504>  // b.tcont
  435dd8:	ldursw	x8, [x29, #-20]
  435ddc:	mov	x9, #0x8                   	// #8
  435de0:	mul	x8, x9, x8
  435de4:	add	x9, sp, #0x18
  435de8:	add	x8, x9, x8
  435dec:	mov	x9, xzr
  435df0:	str	x9, [x8]
  435df4:	ldur	w8, [x29, #-20]
  435df8:	add	w8, w8, #0x1
  435dfc:	stur	w8, [x29, #-20]
  435e00:	b	435dcc <ASN1_generate_nconf@plt+0x174cc>
  435e04:	ldur	x0, [x29, #-16]
  435e08:	mov	x8, xzr
  435e0c:	mov	x1, x8
  435e10:	bl	41aa30 <ASN1_INTEGER_to_BN@plt>
  435e14:	stur	x0, [x29, #-32]
  435e18:	ldur	x8, [x29, #-32]
  435e1c:	cbz	x8, 435e24 <ASN1_generate_nconf@plt+0x17524>
  435e20:	b	435e38 <ASN1_generate_nconf@plt+0x17538>
  435e24:	adrp	x0, 480000 <ASN1_generate_nconf@plt+0x61700>
  435e28:	add	x0, x0, #0xc4e
  435e2c:	ldr	x1, [sp, #8]
  435e30:	mov	w2, #0x4fd                 	// #1277
  435e34:	bl	41ab50 <OPENSSL_die@plt>
  435e38:	ldur	x0, [x29, #-32]
  435e3c:	bl	419e10 <BN_is_zero@plt>
  435e40:	cbz	w0, 435e60 <ASN1_generate_nconf@plt+0x17560>
  435e44:	adrp	x0, 493000 <ASN1_generate_nconf@plt+0x74700>
  435e48:	add	x0, x0, #0xd16
  435e4c:	ldr	x1, [sp, #8]
  435e50:	mov	w2, #0x500                 	// #1280
  435e54:	bl	41af30 <CRYPTO_strdup@plt>
  435e58:	stur	x0, [x29, #-40]
  435e5c:	b	435e6c <ASN1_generate_nconf@plt+0x1756c>
  435e60:	ldur	x0, [x29, #-32]
  435e64:	bl	41c910 <BN_bn2hex@plt>
  435e68:	stur	x0, [x29, #-40]
  435e6c:	ldur	x8, [x29, #-40]
  435e70:	add	x9, sp, #0x18
  435e74:	str	x8, [x9, #24]
  435e78:	ldur	x0, [x29, #-32]
  435e7c:	str	x9, [sp]
  435e80:	bl	41e800 <BN_free@plt>
  435e84:	ldur	x8, [x29, #-8]
  435e88:	ldr	x0, [x8, #8]
  435e8c:	mov	w1, #0x3                   	// #3
  435e90:	ldr	x2, [sp]
  435e94:	bl	419cb0 <TXT_DB_get_by_index@plt>
  435e98:	str	x0, [sp, #16]
  435e9c:	ldur	x0, [x29, #-40]
  435ea0:	ldr	x1, [sp, #8]
  435ea4:	mov	w2, #0x506                 	// #1286
  435ea8:	bl	41b180 <CRYPTO_free@plt>
  435eac:	ldr	x0, [sp, #16]
  435eb0:	ldp	x29, x30, [sp, #112]
  435eb4:	add	sp, sp, #0x80
  435eb8:	ret
  435ebc:	sub	sp, sp, #0x40
  435ec0:	stp	x29, x30, [sp, #48]
  435ec4:	add	x29, sp, #0x30
  435ec8:	stur	x0, [x29, #-16]
  435ecc:	ldur	x8, [x29, #-16]
  435ed0:	str	x8, [sp, #24]
  435ed4:	ldr	x8, [sp, #24]
  435ed8:	str	x8, [sp, #16]
  435edc:	ldur	x8, [x29, #-16]
  435ee0:	ldrb	w9, [x8]
  435ee4:	cbz	w9, 435fb0 <ASN1_generate_nconf@plt+0x176b0>
  435ee8:	ldur	x8, [x29, #-16]
  435eec:	ldrb	w9, [x8]
  435ef0:	cmp	w9, #0x25
  435ef4:	b.eq	435f14 <ASN1_generate_nconf@plt+0x17614>  // b.none
  435ef8:	ldur	x8, [x29, #-16]
  435efc:	ldrb	w9, [x8]
  435f00:	ldr	x8, [sp, #24]
  435f04:	add	x10, x8, #0x1
  435f08:	str	x10, [sp, #24]
  435f0c:	strb	w9, [x8]
  435f10:	b	435fa0 <ASN1_generate_nconf@plt+0x176a0>
  435f14:	bl	41a870 <__ctype_b_loc@plt>
  435f18:	ldr	x8, [x0]
  435f1c:	ldur	x9, [x29, #-16]
  435f20:	ldrb	w10, [x9, #1]
  435f24:	ldrh	w10, [x8, w10, sxtw #1]
  435f28:	and	w10, w10, #0x1000
  435f2c:	cbz	w10, 435f94 <ASN1_generate_nconf@plt+0x17694>
  435f30:	bl	41a870 <__ctype_b_loc@plt>
  435f34:	ldr	x8, [x0]
  435f38:	ldur	x9, [x29, #-16]
  435f3c:	ldrb	w10, [x9, #2]
  435f40:	ldrh	w10, [x8, w10, sxtw #1]
  435f44:	and	w10, w10, #0x1000
  435f48:	cbz	w10, 435f94 <ASN1_generate_nconf@plt+0x17694>
  435f4c:	ldur	x8, [x29, #-16]
  435f50:	ldrb	w0, [x8, #1]
  435f54:	bl	41d7b0 <OPENSSL_hexchar2int@plt>
  435f58:	ldur	x8, [x29, #-16]
  435f5c:	ldrb	w9, [x8, #2]
  435f60:	str	w0, [sp, #12]
  435f64:	mov	w0, w9
  435f68:	bl	41d7b0 <OPENSSL_hexchar2int@plt>
  435f6c:	ldr	w9, [sp, #12]
  435f70:	orr	w10, w0, w9, lsl #4
  435f74:	ldr	x8, [sp, #24]
  435f78:	add	x11, x8, #0x1
  435f7c:	str	x11, [sp, #24]
  435f80:	strb	w10, [x8]
  435f84:	ldur	x8, [x29, #-16]
  435f88:	add	x8, x8, #0x2
  435f8c:	stur	x8, [x29, #-16]
  435f90:	b	435fa0 <ASN1_generate_nconf@plt+0x176a0>
  435f94:	mov	w8, #0xffffffff            	// #-1
  435f98:	stur	w8, [x29, #-4]
  435f9c:	b	435fcc <ASN1_generate_nconf@plt+0x176cc>
  435fa0:	ldur	x8, [x29, #-16]
  435fa4:	add	x8, x8, #0x1
  435fa8:	stur	x8, [x29, #-16]
  435fac:	b	435edc <ASN1_generate_nconf@plt+0x175dc>
  435fb0:	ldr	x8, [sp, #24]
  435fb4:	mov	w9, #0x0                   	// #0
  435fb8:	strb	w9, [x8]
  435fbc:	ldr	x8, [sp, #24]
  435fc0:	ldr	x10, [sp, #16]
  435fc4:	subs	x8, x8, x10
  435fc8:	stur	w8, [x29, #-4]
  435fcc:	ldur	w0, [x29, #-4]
  435fd0:	ldp	x29, x30, [sp, #48]
  435fd4:	add	sp, sp, #0x40
  435fd8:	ret
  435fdc:	sub	sp, sp, #0x20
  435fe0:	stp	x29, x30, [sp, #16]
  435fe4:	add	x29, sp, #0x10
  435fe8:	str	x0, [sp, #8]
  435fec:	ldr	x0, [sp, #8]
  435ff0:	bl	41df60 <OPENSSL_sk_num@plt>
  435ff4:	ldp	x29, x30, [sp, #16]
  435ff8:	add	sp, sp, #0x20
  435ffc:	ret
  436000:	sub	sp, sp, #0x20
  436004:	stp	x29, x30, [sp, #16]
  436008:	add	x29, sp, #0x10
  43600c:	str	x0, [sp, #8]
  436010:	str	w1, [sp, #4]
  436014:	ldr	x0, [sp, #8]
  436018:	ldr	w1, [sp, #4]
  43601c:	bl	4195d0 <OPENSSL_sk_value@plt>
  436020:	ldp	x29, x30, [sp, #16]
  436024:	add	sp, sp, #0x20
  436028:	ret
  43602c:	stp	x29, x30, [sp, #-32]!
  436030:	str	x28, [sp, #16]
  436034:	mov	x29, sp
  436038:	sub	sp, sp, #0x4e0
  43603c:	mov	x8, xzr
  436040:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  436044:	add	x9, x9, #0xa8
  436048:	mov	w10, #0x8001                	// #32769
  43604c:	adrp	x11, 4b1000 <stdin@@GLIBC_2.17+0x10>
  436050:	add	x11, x11, #0xb0
  436054:	adrp	x12, 4b1000 <stdin@@GLIBC_2.17+0x10>
  436058:	add	x12, x12, #0xb8
  43605c:	adrp	x13, 4b1000 <stdin@@GLIBC_2.17+0x10>
  436060:	add	x13, x13, #0xc0
  436064:	adrp	x14, 481000 <ASN1_generate_nconf@plt+0x62700>
  436068:	add	x14, x14, #0x850
  43606c:	adrp	x15, 481000 <ASN1_generate_nconf@plt+0x62700>
  436070:	add	x15, x15, #0x8ea
  436074:	add	x16, sp, #0x70
  436078:	stur	wzr, [x29, #-4]
  43607c:	stur	w0, [x29, #-8]
  436080:	stur	x1, [x29, #-16]
  436084:	stur	x8, [x29, #-64]
  436088:	stur	x8, [x29, #-72]
  43608c:	str	wzr, [sp, #96]
  436090:	str	x8, [x16, #8]
  436094:	str	wzr, [sp, #112]
  436098:	str	x9, [sp, #88]
  43609c:	str	w10, [sp, #84]
  4360a0:	str	x11, [sp, #72]
  4360a4:	str	x12, [sp, #64]
  4360a8:	str	x13, [sp, #56]
  4360ac:	str	x14, [sp, #48]
  4360b0:	str	x15, [sp, #40]
  4360b4:	bl	4364d0 <ASN1_generate_nconf@plt+0x17bd0>
  4360b8:	ldr	x8, [sp, #88]
  4360bc:	str	x0, [x8]
  4360c0:	ldr	w0, [sp, #84]
  4360c4:	bl	46c168 <ASN1_generate_nconf@plt+0x4d868>
  4360c8:	ldr	x8, [sp, #72]
  4360cc:	str	x0, [x8]
  4360d0:	ldr	w0, [sp, #84]
  4360d4:	bl	46f580 <ASN1_generate_nconf@plt+0x50c80>
  4360d8:	ldr	x8, [sp, #64]
  4360dc:	str	x0, [x8]
  4360e0:	ldr	w0, [sp, #84]
  4360e4:	bl	46f670 <ASN1_generate_nconf@plt+0x50d70>
  4360e8:	ldr	x8, [sp, #56]
  4360ec:	str	x0, [x8]
  4360f0:	ldr	x0, [sp, #48]
  4360f4:	bl	41d540 <getenv@plt>
  4360f8:	stur	x0, [x29, #-80]
  4360fc:	ldur	x8, [x29, #-80]
  436100:	cbz	x8, 436120 <ASN1_generate_nconf@plt+0x17820>
  436104:	ldur	x0, [x29, #-80]
  436108:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  43610c:	add	x1, x1, #0xed0
  436110:	bl	41d200 <strcmp@plt>
  436114:	cbnz	w0, 436120 <ASN1_generate_nconf@plt+0x17820>
  436118:	mov	w0, #0x1                   	// #1
  43611c:	bl	41ba90 <CRYPTO_set_mem_debug@plt>
  436120:	mov	w0, #0x1                   	// #1
  436124:	bl	41e790 <CRYPTO_mem_ctrl@plt>
  436128:	adrp	x8, 481000 <ASN1_generate_nconf@plt+0x62700>
  43612c:	add	x8, x8, #0x865
  436130:	mov	x0, x8
  436134:	bl	41d540 <getenv@plt>
  436138:	cbz	x0, 436168 <ASN1_generate_nconf@plt+0x17868>
  43613c:	ldr	x8, [sp, #56]
  436140:	ldr	x0, [x8]
  436144:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62700>
  436148:	add	x1, x1, #0x872
  43614c:	bl	4196e0 <BIO_printf@plt>
  436150:	mov	w9, #0x1                   	// #1
  436154:	mov	w0, w9
  436158:	add	sp, sp, #0x4e0
  43615c:	ldr	x28, [sp, #16]
  436160:	ldp	x29, x30, [sp], #32
  436164:	ret
  436168:	bl	436590 <ASN1_generate_nconf@plt+0x17c90>
  43616c:	cbnz	w0, 4361a0 <ASN1_generate_nconf@plt+0x178a0>
  436170:	ldr	x8, [sp, #56]
  436174:	ldr	x0, [x8]
  436178:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62700>
  43617c:	add	x1, x1, #0x88c
  436180:	bl	4196e0 <BIO_printf@plt>
  436184:	ldr	x8, [sp, #56]
  436188:	ldr	x9, [x8]
  43618c:	mov	x0, x9
  436190:	bl	41e780 <ERR_print_errors@plt>
  436194:	mov	w10, #0x1                   	// #1
  436198:	str	w10, [sp, #96]
  43619c:	b	43644c <ASN1_generate_nconf@plt+0x17b4c>
  4361a0:	bl	4365f4 <ASN1_generate_nconf@plt+0x17cf4>
  4361a4:	stur	x0, [x29, #-64]
  4361a8:	ldur	x8, [x29, #-16]
  4361ac:	ldr	x0, [x8]
  4361b0:	bl	470cd0 <ASN1_generate_nconf@plt+0x523d0>
  4361b4:	stur	x0, [x29, #-88]
  4361b8:	ldur	x8, [x29, #-88]
  4361bc:	sub	x9, x29, #0x30
  4361c0:	str	x8, [x9, #8]
  4361c4:	ldur	x0, [x29, #-64]
  4361c8:	mov	x1, x9
  4361cc:	bl	436710 <ASN1_generate_nconf@plt+0x17e10>
  4361d0:	stur	x0, [x29, #-56]
  4361d4:	ldur	x8, [x29, #-56]
  4361d8:	cbz	x8, 436204 <ASN1_generate_nconf@plt+0x17904>
  4361dc:	ldur	x8, [x29, #-88]
  4361e0:	ldur	x9, [x29, #-16]
  4361e4:	str	x8, [x9]
  4361e8:	ldur	x8, [x29, #-56]
  4361ec:	ldr	x8, [x8, #16]
  4361f0:	ldur	w0, [x29, #-8]
  4361f4:	ldur	x1, [x29, #-16]
  4361f8:	blr	x8
  4361fc:	str	w0, [sp, #96]
  436200:	b	43644c <ASN1_generate_nconf@plt+0x17b4c>
  436204:	ldur	w8, [x29, #-8]
  436208:	cmp	w8, #0x1
  43620c:	b.eq	436254 <ASN1_generate_nconf@plt+0x17954>  // b.none
  436210:	ldur	w8, [x29, #-8]
  436214:	subs	w8, w8, #0x1
  436218:	stur	w8, [x29, #-8]
  43621c:	ldur	x9, [x29, #-16]
  436220:	add	x9, x9, #0x8
  436224:	stur	x9, [x29, #-16]
  436228:	ldur	x0, [x29, #-64]
  43622c:	ldur	w1, [x29, #-8]
  436230:	ldur	x2, [x29, #-16]
  436234:	bl	43673c <ASN1_generate_nconf@plt+0x17e3c>
  436238:	str	w0, [sp, #96]
  43623c:	ldr	w8, [sp, #96]
  436240:	cmp	w8, #0x0
  436244:	cset	w8, ge  // ge = tcont
  436248:	tbnz	w8, #0, 436250 <ASN1_generate_nconf@plt+0x17950>
  43624c:	str	wzr, [sp, #96]
  436250:	b	43644c <ASN1_generate_nconf@plt+0x17b4c>
  436254:	str	wzr, [sp, #96]
  436258:	add	x8, sp, #0x88
  43625c:	stur	x8, [x29, #-80]
  436260:	mov	w9, #0x400                 	// #1024
  436264:	str	w9, [sp, #104]
  436268:	str	wzr, [sp, #100]
  43626c:	mov	w9, #0x1                   	// #1
  436270:	str	w9, [sp, #108]
  436274:	ldr	w8, [sp, #104]
  436278:	cmp	w8, #0x0
  43627c:	cset	w8, le
  436280:	tbnz	w8, #0, 436378 <ASN1_generate_nconf@plt+0x17a78>
  436284:	ldr	w8, [sp, #108]
  436288:	adrp	x9, 481000 <ASN1_generate_nconf@plt+0x62700>
  43628c:	add	x9, x9, #0x8cd
  436290:	adrp	x10, 481000 <ASN1_generate_nconf@plt+0x62700>
  436294:	add	x10, x10, #0x8c6
  436298:	cmp	w8, #0x0
  43629c:	csel	x9, x10, x9, ne  // ne = any
  4362a0:	str	x9, [sp, #128]
  4362a4:	ldur	x9, [x29, #-80]
  4362a8:	mov	w8, #0x0                   	// #0
  4362ac:	strb	w8, [x9]
  4362b0:	ldr	x0, [sp, #128]
  4362b4:	adrp	x9, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  4362b8:	add	x9, x9, #0xfe8
  4362bc:	ldr	x1, [x9]
  4362c0:	str	x9, [sp, #32]
  4362c4:	bl	41e140 <fputs@plt>
  4362c8:	ldr	x9, [sp, #32]
  4362cc:	ldr	x10, [x9]
  4362d0:	mov	x0, x10
  4362d4:	bl	41b910 <fflush@plt>
  4362d8:	ldur	x9, [x29, #-80]
  4362dc:	ldr	w1, [sp, #104]
  4362e0:	adrp	x10, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  4362e4:	add	x10, x10, #0xff0
  4362e8:	ldr	x2, [x10]
  4362ec:	mov	x0, x9
  4362f0:	bl	419a30 <fgets@plt>
  4362f4:	cbnz	x0, 4362fc <ASN1_generate_nconf@plt+0x179fc>
  4362f8:	b	43644c <ASN1_generate_nconf@plt+0x17b4c>
  4362fc:	ldur	x8, [x29, #-80]
  436300:	ldrb	w9, [x8]
  436304:	cbnz	w9, 43630c <ASN1_generate_nconf@plt+0x17a0c>
  436308:	b	43644c <ASN1_generate_nconf@plt+0x17b4c>
  43630c:	ldur	x0, [x29, #-80]
  436310:	bl	41e3c0 <strlen@plt>
  436314:	str	w0, [sp, #100]
  436318:	ldr	w8, [sp, #100]
  43631c:	cmp	w8, #0x1
  436320:	b.gt	436328 <ASN1_generate_nconf@plt+0x17a28>
  436324:	b	436378 <ASN1_generate_nconf@plt+0x17a78>
  436328:	ldur	x8, [x29, #-80]
  43632c:	ldr	w9, [sp, #100]
  436330:	subs	w9, w9, #0x2
  436334:	ldrb	w9, [x8, w9, sxtw]
  436338:	cmp	w9, #0x5c
  43633c:	b.eq	436344 <ASN1_generate_nconf@plt+0x17a44>  // b.none
  436340:	b	436378 <ASN1_generate_nconf@plt+0x17a78>
  436344:	ldr	w8, [sp, #100]
  436348:	subs	w8, w8, #0x2
  43634c:	str	w8, [sp, #100]
  436350:	ldrsw	x9, [sp, #100]
  436354:	ldur	x10, [x29, #-80]
  436358:	add	x9, x10, x9
  43635c:	stur	x9, [x29, #-80]
  436360:	ldr	w8, [sp, #100]
  436364:	ldr	w11, [sp, #104]
  436368:	subs	w8, w11, w8
  43636c:	str	w8, [sp, #104]
  436370:	str	wzr, [sp, #108]
  436374:	b	436274 <ASN1_generate_nconf@plt+0x17974>
  436378:	add	x0, sp, #0x70
  43637c:	add	x1, sp, #0x88
  436380:	bl	46a65c <ASN1_generate_nconf@plt+0x4bd5c>
  436384:	cbnz	w0, 4363a0 <ASN1_generate_nconf@plt+0x17aa0>
  436388:	ldr	x8, [sp, #56]
  43638c:	ldr	x0, [x8]
  436390:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62700>
  436394:	add	x1, x1, #0x8d0
  436398:	bl	4196e0 <BIO_printf@plt>
  43639c:	b	436444 <ASN1_generate_nconf@plt+0x17b44>
  4363a0:	ldur	x0, [x29, #-64]
  4363a4:	add	x8, sp, #0x70
  4363a8:	ldr	w1, [sp, #116]
  4363ac:	ldr	x2, [x8, #8]
  4363b0:	bl	43673c <ASN1_generate_nconf@plt+0x17e3c>
  4363b4:	str	w0, [sp, #96]
  4363b8:	ldr	w9, [sp, #96]
  4363bc:	mov	w10, #0xffffffff            	// #-1
  4363c0:	cmp	w9, w10
  4363c4:	b.ne	4363d0 <ASN1_generate_nconf@plt+0x17ad0>  // b.any
  4363c8:	str	wzr, [sp, #96]
  4363cc:	b	43644c <ASN1_generate_nconf@plt+0x17b4c>
  4363d0:	ldr	w8, [sp, #96]
  4363d4:	cbz	w8, 4363f8 <ASN1_generate_nconf@plt+0x17af8>
  4363d8:	ldr	x8, [sp, #56]
  4363dc:	ldr	x0, [x8]
  4363e0:	add	x9, sp, #0x70
  4363e4:	ldr	x9, [x9, #8]
  4363e8:	ldr	x2, [x9]
  4363ec:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  4363f0:	add	x1, x1, #0xf60
  4363f4:	bl	4196e0 <BIO_printf@plt>
  4363f8:	ldr	x8, [sp, #64]
  4363fc:	ldr	x0, [x8]
  436400:	mov	w9, #0xb                   	// #11
  436404:	mov	w1, w9
  436408:	mov	x10, xzr
  43640c:	mov	x2, x10
  436410:	mov	x3, x10
  436414:	str	x3, [sp, #24]
  436418:	str	w9, [sp, #20]
  43641c:	str	x10, [sp, #8]
  436420:	bl	41de30 <BIO_ctrl@plt>
  436424:	ldr	x8, [sp, #56]
  436428:	ldr	x10, [x8]
  43642c:	mov	x0, x10
  436430:	ldr	w1, [sp, #20]
  436434:	ldr	x2, [sp, #8]
  436438:	ldr	x3, [sp, #24]
  43643c:	bl	41de30 <BIO_ctrl@plt>
  436440:	b	436254 <ASN1_generate_nconf@plt+0x17954>
  436444:	mov	w8, #0x1                   	// #1
  436448:	str	w8, [sp, #96]
  43644c:	ldur	x0, [x29, #-72]
  436450:	ldr	x1, [sp, #40]
  436454:	mov	w2, #0xfe                  	// #254
  436458:	bl	41b180 <CRYPTO_free@plt>
  43645c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  436460:	add	x8, x8, #0xa8
  436464:	ldr	x0, [x8]
  436468:	ldr	x1, [sp, #40]
  43646c:	mov	w2, #0xff                  	// #255
  436470:	bl	41b180 <CRYPTO_free@plt>
  436474:	ldur	x0, [x29, #-64]
  436478:	bl	43695c <ASN1_generate_nconf@plt+0x1805c>
  43647c:	add	x8, sp, #0x70
  436480:	ldr	x0, [x8, #8]
  436484:	ldr	x1, [sp, #40]
  436488:	mov	w2, #0x101                 	// #257
  43648c:	bl	41b180 <CRYPTO_free@plt>
  436490:	bl	46a404 <ASN1_generate_nconf@plt+0x4bb04>
  436494:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  436498:	add	x8, x8, #0xb0
  43649c:	ldr	x0, [x8]
  4364a0:	bl	41de90 <BIO_free@plt>
  4364a4:	ldr	x8, [sp, #64]
  4364a8:	ldr	x9, [x8]
  4364ac:	mov	x0, x9
  4364b0:	bl	41cde0 <BIO_free_all@plt>
  4364b4:	bl	436980 <ASN1_generate_nconf@plt+0x18080>
  4364b8:	ldr	x8, [sp, #56]
  4364bc:	ldr	x0, [x8]
  4364c0:	bl	41de90 <BIO_free@plt>
  4364c4:	ldr	w10, [sp, #96]
  4364c8:	mov	w0, w10
  4364cc:	bl	41abc0 <exit@plt>
  4364d0:	sub	sp, sp, #0x30
  4364d4:	stp	x29, x30, [sp, #32]
  4364d8:	add	x29, sp, #0x20
  4364dc:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62700>
  4364e0:	add	x0, x0, #0xb8c
  4364e4:	bl	41d540 <getenv@plt>
  4364e8:	str	x0, [sp, #16]
  4364ec:	cbz	x0, 43650c <ASN1_generate_nconf@plt+0x17c0c>
  4364f0:	ldr	x0, [sp, #16]
  4364f4:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62700>
  4364f8:	add	x1, x1, #0x8ea
  4364fc:	mov	w2, #0x69                  	// #105
  436500:	bl	41af30 <CRYPTO_strdup@plt>
  436504:	stur	x0, [x29, #-8]
  436508:	b	436580 <ASN1_generate_nconf@plt+0x17c80>
  43650c:	bl	41c480 <X509_get_default_cert_area@plt>
  436510:	str	x0, [sp, #16]
  436514:	ldr	x0, [sp, #16]
  436518:	bl	41e3c0 <strlen@plt>
  43651c:	add	x8, x0, #0x1
  436520:	add	x8, x8, #0xb
  436524:	add	x8, x8, #0x1
  436528:	str	x8, [sp, #8]
  43652c:	ldr	x8, [sp, #8]
  436530:	mov	w0, w8
  436534:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62700>
  436538:	add	x1, x1, #0xb99
  43653c:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  436540:	str	x0, [sp]
  436544:	ldr	x0, [sp]
  436548:	ldr	x1, [sp, #16]
  43654c:	bl	41e180 <strcpy@plt>
  436550:	ldr	x9, [sp]
  436554:	mov	x0, x9
  436558:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  43655c:	add	x1, x1, #0xda9
  436560:	bl	41a460 <strcat@plt>
  436564:	ldr	x9, [sp]
  436568:	mov	x0, x9
  43656c:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62700>
  436570:	add	x1, x1, #0xbb0
  436574:	bl	41a460 <strcat@plt>
  436578:	ldr	x9, [sp]
  43657c:	stur	x9, [x29, #-8]
  436580:	ldur	x0, [x29, #-8]
  436584:	ldp	x29, x30, [sp, #32]
  436588:	add	sp, sp, #0x30
  43658c:	ret
  436590:	sub	sp, sp, #0x30
  436594:	stp	x29, x30, [sp, #32]
  436598:	add	x29, sp, #0x20
  43659c:	mov	w0, #0xd                   	// #13
  4365a0:	mov	x8, #0x1                   	// #1
  4365a4:	mov	x9, #0x7640                	// #30272
  4365a8:	mov	x10, xzr
  4365ac:	mov	x1, x8
  4365b0:	str	x9, [sp, #16]
  4365b4:	str	x10, [sp, #8]
  4365b8:	bl	41bed0 <signal@plt>
  4365bc:	ldr	x8, [sp, #16]
  4365c0:	mov	x0, x8
  4365c4:	ldr	x1, [sp, #8]
  4365c8:	bl	41d060 <OPENSSL_init_ssl@plt>
  4365cc:	cbnz	w0, 4365d8 <ASN1_generate_nconf@plt+0x17cd8>
  4365d0:	stur	wzr, [x29, #-4]
  4365d4:	b	4365e4 <ASN1_generate_nconf@plt+0x17ce4>
  4365d8:	bl	46add8 <ASN1_generate_nconf@plt+0x4c4d8>
  4365dc:	mov	w8, #0x1                   	// #1
  4365e0:	stur	w8, [x29, #-4]
  4365e4:	ldur	w0, [x29, #-4]
  4365e8:	ldp	x29, x30, [sp, #32]
  4365ec:	add	sp, sp, #0x30
  4365f0:	ret
  4365f4:	sub	sp, sp, #0x40
  4365f8:	stp	x29, x30, [sp, #48]
  4365fc:	add	x29, sp, #0x30
  436600:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  436604:	add	x8, x8, #0xd0
  436608:	adrp	x9, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  43660c:	add	x9, x9, #0xb58
  436610:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  436614:	add	x10, x10, #0xc8
  436618:	ldr	w11, [x8]
  43661c:	str	x9, [sp, #16]
  436620:	str	x10, [sp, #8]
  436624:	cbz	w11, 436638 <ASN1_generate_nconf@plt+0x17d38>
  436628:	ldr	x8, [sp, #8]
  43662c:	ldr	x9, [x8]
  436630:	stur	x9, [x29, #-8]
  436634:	b	436700 <ASN1_generate_nconf@plt+0x17e00>
  436638:	mov	w8, #0x1                   	// #1
  43663c:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  436640:	add	x9, x9, #0xd0
  436644:	str	w8, [x9]
  436648:	str	xzr, [sp, #24]
  43664c:	ldr	x9, [sp, #16]
  436650:	stur	x9, [x29, #-16]
  436654:	ldur	x8, [x29, #-16]
  436658:	ldr	x8, [x8, #8]
  43665c:	cbz	x8, 43667c <ASN1_generate_nconf@plt+0x17d7c>
  436660:	ldur	x8, [x29, #-16]
  436664:	add	x8, x8, #0x20
  436668:	stur	x8, [x29, #-16]
  43666c:	ldr	x8, [sp, #24]
  436670:	add	x8, x8, #0x1
  436674:	str	x8, [sp, #24]
  436678:	b	436654 <ASN1_generate_nconf@plt+0x17d54>
  43667c:	ldr	x1, [sp, #24]
  436680:	ldr	x0, [sp, #16]
  436684:	mov	x2, #0x20                  	// #32
  436688:	adrp	x3, 437000 <ASN1_generate_nconf@plt+0x18700>
  43668c:	add	x3, x3, #0x638
  436690:	bl	41a190 <qsort@plt>
  436694:	adrp	x0, 437000 <ASN1_generate_nconf@plt+0x18700>
  436698:	add	x0, x0, #0x6e4
  43669c:	adrp	x1, 437000 <ASN1_generate_nconf@plt+0x18700>
  4366a0:	add	x1, x1, #0x70c
  4366a4:	bl	4376b8 <ASN1_generate_nconf@plt+0x18db8>
  4366a8:	ldr	x8, [sp, #8]
  4366ac:	str	x0, [x8]
  4366b0:	cbnz	x0, 4366c0 <ASN1_generate_nconf@plt+0x17dc0>
  4366b4:	mov	x8, xzr
  4366b8:	stur	x8, [x29, #-8]
  4366bc:	b	436700 <ASN1_generate_nconf@plt+0x17e00>
  4366c0:	ldr	x8, [sp, #16]
  4366c4:	stur	x8, [x29, #-16]
  4366c8:	ldur	x8, [x29, #-16]
  4366cc:	ldr	x8, [x8, #8]
  4366d0:	cbz	x8, 4366f4 <ASN1_generate_nconf@plt+0x17df4>
  4366d4:	ldr	x8, [sp, #8]
  4366d8:	ldr	x0, [x8]
  4366dc:	ldur	x1, [x29, #-16]
  4366e0:	bl	437744 <ASN1_generate_nconf@plt+0x18e44>
  4366e4:	ldur	x8, [x29, #-16]
  4366e8:	add	x8, x8, #0x20
  4366ec:	stur	x8, [x29, #-16]
  4366f0:	b	4366c8 <ASN1_generate_nconf@plt+0x17dc8>
  4366f4:	ldr	x8, [sp, #8]
  4366f8:	ldr	x9, [x8]
  4366fc:	stur	x9, [x29, #-8]
  436700:	ldur	x0, [x29, #-8]
  436704:	ldp	x29, x30, [sp, #48]
  436708:	add	sp, sp, #0x40
  43670c:	ret
  436710:	sub	sp, sp, #0x20
  436714:	stp	x29, x30, [sp, #16]
  436718:	add	x29, sp, #0x10
  43671c:	str	x0, [sp, #8]
  436720:	str	x1, [sp]
  436724:	ldr	x0, [sp, #8]
  436728:	ldr	x1, [sp]
  43672c:	bl	41b640 <OPENSSL_LH_retrieve@plt>
  436730:	ldp	x29, x30, [sp, #16]
  436734:	add	sp, sp, #0x20
  436738:	ret
  43673c:	sub	sp, sp, #0x60
  436740:	stp	x29, x30, [sp, #80]
  436744:	add	x29, sp, #0x50
  436748:	stur	x0, [x29, #-16]
  43674c:	stur	w1, [x29, #-20]
  436750:	stur	x2, [x29, #-32]
  436754:	ldur	w8, [x29, #-20]
  436758:	cmp	w8, #0x0
  43675c:	cset	w8, le
  436760:	tbnz	w8, #0, 436770 <ASN1_generate_nconf@plt+0x17e70>
  436764:	ldur	x8, [x29, #-32]
  436768:	ldr	x8, [x8]
  43676c:	cbnz	x8, 436778 <ASN1_generate_nconf@plt+0x17e78>
  436770:	stur	wzr, [x29, #-4]
  436774:	b	43694c <ASN1_generate_nconf@plt+0x1804c>
  436778:	ldur	x8, [x29, #-32]
  43677c:	ldr	x8, [x8]
  436780:	add	x9, sp, #0x10
  436784:	str	x8, [x9, #8]
  436788:	ldur	x0, [x29, #-16]
  43678c:	mov	x1, x9
  436790:	bl	436710 <ASN1_generate_nconf@plt+0x17e10>
  436794:	str	x0, [sp, #8]
  436798:	ldr	x8, [sp, #8]
  43679c:	cbnz	x8, 4367fc <ASN1_generate_nconf@plt+0x17efc>
  4367a0:	ldur	x8, [x29, #-32]
  4367a4:	ldr	x0, [x8]
  4367a8:	bl	41a960 <EVP_get_digestbyname@plt>
  4367ac:	cbz	x0, 4367d0 <ASN1_generate_nconf@plt+0x17ed0>
  4367b0:	add	x8, sp, #0x10
  4367b4:	mov	w9, #0x2                   	// #2
  4367b8:	str	w9, [sp, #16]
  4367bc:	adrp	x10, 429000 <ASN1_generate_nconf@plt+0xa700>
  4367c0:	add	x10, x10, #0xfec
  4367c4:	str	x10, [x8, #16]
  4367c8:	str	x8, [sp, #8]
  4367cc:	b	4367fc <ASN1_generate_nconf@plt+0x17efc>
  4367d0:	ldur	x8, [x29, #-32]
  4367d4:	ldr	x0, [x8]
  4367d8:	bl	41ce10 <EVP_get_cipherbyname@plt>
  4367dc:	cbz	x0, 4367fc <ASN1_generate_nconf@plt+0x17efc>
  4367e0:	add	x8, sp, #0x10
  4367e4:	mov	w9, #0x3                   	// #3
  4367e8:	str	w9, [sp, #16]
  4367ec:	adrp	x10, 42e000 <ASN1_generate_nconf@plt+0xf700>
  4367f0:	add	x10, x10, #0x334
  4367f4:	str	x10, [x8, #16]
  4367f8:	str	x8, [sp, #8]
  4367fc:	ldr	x8, [sp, #8]
  436800:	cbz	x8, 436820 <ASN1_generate_nconf@plt+0x17f20>
  436804:	ldr	x8, [sp, #8]
  436808:	ldr	x8, [x8, #16]
  43680c:	ldur	w0, [x29, #-20]
  436810:	ldur	x1, [x29, #-32]
  436814:	blr	x8
  436818:	stur	w0, [x29, #-4]
  43681c:	b	43694c <ASN1_generate_nconf@plt+0x1804c>
  436820:	ldur	x8, [x29, #-32]
  436824:	ldr	x0, [x8]
  436828:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43682c:	add	x1, x1, #0xb4
  436830:	mov	x2, #0x3                   	// #3
  436834:	bl	41b3f0 <strncmp@plt>
  436838:	cbnz	w0, 4368b8 <ASN1_generate_nconf@plt+0x17fb8>
  43683c:	ldur	x8, [x29, #-32]
  436840:	ldr	x8, [x8]
  436844:	add	x8, x8, #0x3
  436848:	add	x9, sp, #0x10
  43684c:	str	x8, [x9, #8]
  436850:	ldur	x0, [x29, #-16]
  436854:	mov	x1, x9
  436858:	bl	436710 <ASN1_generate_nconf@plt+0x17e10>
  43685c:	cbnz	x0, 436888 <ASN1_generate_nconf@plt+0x17f88>
  436860:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  436864:	add	x8, x8, #0xb8
  436868:	ldr	x0, [x8]
  43686c:	ldur	x8, [x29, #-32]
  436870:	ldr	x2, [x8]
  436874:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  436878:	add	x1, x1, #0x34f
  43687c:	bl	4196e0 <BIO_printf@plt>
  436880:	stur	wzr, [x29, #-4]
  436884:	b	43694c <ASN1_generate_nconf@plt+0x1804c>
  436888:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43688c:	add	x8, x8, #0xb8
  436890:	ldr	x0, [x8]
  436894:	ldur	x8, [x29, #-32]
  436898:	ldr	x8, [x8]
  43689c:	add	x2, x8, #0x3
  4368a0:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  4368a4:	add	x1, x1, #0x34f
  4368a8:	bl	4196e0 <BIO_printf@plt>
  4368ac:	mov	w9, #0x1                   	// #1
  4368b0:	stur	w9, [x29, #-4]
  4368b4:	b	43694c <ASN1_generate_nconf@plt+0x1804c>
  4368b8:	ldur	x8, [x29, #-32]
  4368bc:	ldr	x0, [x8]
  4368c0:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  4368c4:	add	x1, x1, #0xb8
  4368c8:	bl	41d200 <strcmp@plt>
  4368cc:	cbz	w0, 436918 <ASN1_generate_nconf@plt+0x18018>
  4368d0:	ldur	x8, [x29, #-32]
  4368d4:	ldr	x0, [x8]
  4368d8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4368dc:	add	x1, x1, #0x412
  4368e0:	bl	41d200 <strcmp@plt>
  4368e4:	cbz	w0, 436918 <ASN1_generate_nconf@plt+0x18018>
  4368e8:	ldur	x8, [x29, #-32]
  4368ec:	ldr	x0, [x8]
  4368f0:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  4368f4:	add	x1, x1, #0x56d
  4368f8:	bl	41d200 <strcmp@plt>
  4368fc:	cbz	w0, 436918 <ASN1_generate_nconf@plt+0x18018>
  436900:	ldur	x8, [x29, #-32]
  436904:	ldr	x0, [x8]
  436908:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43690c:	add	x1, x1, #0xbd
  436910:	bl	41d200 <strcmp@plt>
  436914:	cbnz	w0, 436924 <ASN1_generate_nconf@plt+0x18024>
  436918:	mov	w8, #0xffffffff            	// #-1
  43691c:	stur	w8, [x29, #-4]
  436920:	b	43694c <ASN1_generate_nconf@plt+0x1804c>
  436924:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  436928:	add	x8, x8, #0xc0
  43692c:	ldr	x0, [x8]
  436930:	ldur	x8, [x29, #-32]
  436934:	ldr	x2, [x8]
  436938:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62700>
  43693c:	add	x1, x1, #0xbdf
  436940:	bl	4196e0 <BIO_printf@plt>
  436944:	mov	w9, #0x1                   	// #1
  436948:	stur	w9, [x29, #-4]
  43694c:	ldur	w0, [x29, #-4]
  436950:	ldp	x29, x30, [sp, #80]
  436954:	add	sp, sp, #0x60
  436958:	ret
  43695c:	sub	sp, sp, #0x20
  436960:	stp	x29, x30, [sp, #16]
  436964:	add	x29, sp, #0x10
  436968:	str	x0, [sp, #8]
  43696c:	ldr	x0, [sp, #8]
  436970:	bl	41af10 <OPENSSL_LH_free@plt>
  436974:	ldp	x29, x30, [sp, #16]
  436978:	add	sp, sp, #0x20
  43697c:	ret
  436980:	stp	x29, x30, [sp, #-16]!
  436984:	mov	x29, sp
  436988:	bl	46b16c <ASN1_generate_nconf@plt+0x4c86c>
  43698c:	bl	46f6dc <ASN1_generate_nconf@plt+0x50ddc>
  436990:	ldp	x29, x30, [sp], #16
  436994:	ret
  436998:	sub	sp, sp, #0x40
  43699c:	stp	x29, x30, [sp, #48]
  4369a0:	add	x29, sp, #0x30
  4369a4:	adrp	x2, 481000 <ASN1_generate_nconf@plt+0x62700>
  4369a8:	add	x2, x2, #0x6b8
  4369ac:	stur	w0, [x29, #-8]
  4369b0:	stur	x1, [x29, #-16]
  4369b4:	str	wzr, [sp, #16]
  4369b8:	str	wzr, [sp, #12]
  4369bc:	ldur	w0, [x29, #-8]
  4369c0:	ldur	x1, [x29, #-16]
  4369c4:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  4369c8:	str	x0, [sp, #24]
  4369cc:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  4369d0:	str	w0, [sp, #20]
  4369d4:	cbz	w0, 436aec <ASN1_generate_nconf@plt+0x181ec>
  4369d8:	ldr	w8, [sp, #20]
  4369dc:	add	w8, w8, #0x1
  4369e0:	mov	w9, w8
  4369e4:	ubfx	x9, x9, #0, #32
  4369e8:	cmp	x9, #0xd
  4369ec:	str	x9, [sp]
  4369f0:	b.hi	436ae0 <ASN1_generate_nconf@plt+0x181e0>  // b.pmore
  4369f4:	adrp	x8, 481000 <ASN1_generate_nconf@plt+0x62700>
  4369f8:	add	x8, x8, #0x680
  4369fc:	ldr	x11, [sp]
  436a00:	ldrsw	x10, [x8, x11, lsl #2]
  436a04:	add	x9, x8, x10
  436a08:	br	x9
  436a0c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  436a10:	add	x8, x8, #0xc0
  436a14:	ldr	x0, [x8]
  436a18:	ldr	x2, [sp, #24]
  436a1c:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  436a20:	add	x1, x1, #0x466
  436a24:	bl	4196e0 <BIO_printf@plt>
  436a28:	mov	w9, #0x1                   	// #1
  436a2c:	stur	w9, [x29, #-4]
  436a30:	b	436b20 <ASN1_generate_nconf@plt+0x18220>
  436a34:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62700>
  436a38:	add	x0, x0, #0x6b8
  436a3c:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  436a40:	b	436ae0 <ASN1_generate_nconf@plt+0x181e0>
  436a44:	mov	w8, #0x1                   	// #1
  436a48:	str	w8, [sp, #16]
  436a4c:	b	436ae0 <ASN1_generate_nconf@plt+0x181e0>
  436a50:	ldr	w1, [sp, #16]
  436a54:	mov	w0, #0x1                   	// #1
  436a58:	bl	436b30 <ASN1_generate_nconf@plt+0x18230>
  436a5c:	b	436ae0 <ASN1_generate_nconf@plt+0x181e0>
  436a60:	ldr	w1, [sp, #16]
  436a64:	mov	w0, #0x2                   	// #2
  436a68:	bl	436b30 <ASN1_generate_nconf@plt+0x18230>
  436a6c:	b	436ae0 <ASN1_generate_nconf@plt+0x181e0>
  436a70:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  436a74:	add	x8, x8, #0xb8
  436a78:	ldr	x1, [x8]
  436a7c:	adrp	x0, 436000 <ASN1_generate_nconf@plt+0x17700>
  436a80:	add	x0, x0, #0xc60
  436a84:	bl	419bd0 <EVP_MD_do_all_sorted@plt>
  436a88:	b	436ae0 <ASN1_generate_nconf@plt+0x181e0>
  436a8c:	ldr	w1, [sp, #16]
  436a90:	mov	w0, #0x3                   	// #3
  436a94:	bl	436b30 <ASN1_generate_nconf@plt+0x18230>
  436a98:	b	436ae0 <ASN1_generate_nconf@plt+0x181e0>
  436a9c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  436aa0:	add	x8, x8, #0xb8
  436aa4:	ldr	x1, [x8]
  436aa8:	adrp	x0, 436000 <ASN1_generate_nconf@plt+0x17700>
  436aac:	add	x0, x0, #0xd08
  436ab0:	bl	41e690 <EVP_CIPHER_do_all_sorted@plt>
  436ab4:	b	436ae0 <ASN1_generate_nconf@plt+0x181e0>
  436ab8:	bl	436db0 <ASN1_generate_nconf@plt+0x184b0>
  436abc:	b	436ae0 <ASN1_generate_nconf@plt+0x181e0>
  436ac0:	bl	436f4c <ASN1_generate_nconf@plt+0x1864c>
  436ac4:	b	436ae0 <ASN1_generate_nconf@plt+0x181e0>
  436ac8:	bl	43701c <ASN1_generate_nconf@plt+0x1871c>
  436acc:	b	436ae0 <ASN1_generate_nconf@plt+0x181e0>
  436ad0:	bl	4370f0 <ASN1_generate_nconf@plt+0x187f0>
  436ad4:	b	436ae0 <ASN1_generate_nconf@plt+0x181e0>
  436ad8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  436adc:	bl	4371cc <ASN1_generate_nconf@plt+0x188cc>
  436ae0:	mov	w8, #0x1                   	// #1
  436ae4:	str	w8, [sp, #12]
  436ae8:	b	4369cc <ASN1_generate_nconf@plt+0x180cc>
  436aec:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  436af0:	cbz	w0, 436b10 <ASN1_generate_nconf@plt+0x18210>
  436af4:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  436af8:	add	x8, x8, #0xc0
  436afc:	ldr	x0, [x8]
  436b00:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  436b04:	add	x1, x1, #0x80f
  436b08:	bl	4196e0 <BIO_printf@plt>
  436b0c:	b	436a0c <ASN1_generate_nconf@plt+0x1810c>
  436b10:	ldr	w8, [sp, #12]
  436b14:	cbnz	w8, 436b1c <ASN1_generate_nconf@plt+0x1821c>
  436b18:	b	436a0c <ASN1_generate_nconf@plt+0x1810c>
  436b1c:	stur	wzr, [x29, #-4]
  436b20:	ldur	w0, [x29, #-4]
  436b24:	ldp	x29, x30, [sp, #48]
  436b28:	add	sp, sp, #0x40
  436b2c:	ret
  436b30:	sub	sp, sp, #0x40
  436b34:	stp	x29, x30, [sp, #48]
  436b38:	add	x29, sp, #0x30
  436b3c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  436b40:	add	x8, x8, #0xb8
  436b44:	stur	w0, [x29, #-4]
  436b48:	stur	w1, [x29, #-8]
  436b4c:	stur	wzr, [x29, #-20]
  436b50:	str	xzr, [sp, #16]
  436b54:	ldur	w9, [x29, #-8]
  436b58:	str	x8, [sp, #8]
  436b5c:	cbnz	w9, 436b68 <ASN1_generate_nconf@plt+0x18268>
  436b60:	add	x0, sp, #0x10
  436b64:	bl	437574 <ASN1_generate_nconf@plt+0x18c74>
  436b68:	adrp	x8, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  436b6c:	add	x8, x8, #0xb58
  436b70:	stur	x8, [x29, #-16]
  436b74:	ldur	x8, [x29, #-16]
  436b78:	ldr	x8, [x8, #8]
  436b7c:	cbz	x8, 436c38 <ASN1_generate_nconf@plt+0x18338>
  436b80:	ldur	x8, [x29, #-16]
  436b84:	ldr	w9, [x8]
  436b88:	ldur	w10, [x29, #-4]
  436b8c:	cmp	w9, w10
  436b90:	b.eq	436b98 <ASN1_generate_nconf@plt+0x18298>  // b.none
  436b94:	b	436c28 <ASN1_generate_nconf@plt+0x18328>
  436b98:	ldur	w8, [x29, #-8]
  436b9c:	cbz	w8, 436bc0 <ASN1_generate_nconf@plt+0x182c0>
  436ba0:	ldr	x8, [sp, #8]
  436ba4:	ldr	x0, [x8]
  436ba8:	ldur	x9, [x29, #-16]
  436bac:	ldr	x2, [x9, #8]
  436bb0:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  436bb4:	add	x1, x1, #0x34f
  436bb8:	bl	4196e0 <BIO_printf@plt>
  436bbc:	b	436c28 <ASN1_generate_nconf@plt+0x18328>
  436bc0:	ldur	w8, [x29, #-20]
  436bc4:	ldr	w9, [sp, #16]
  436bc8:	sdiv	w10, w8, w9
  436bcc:	mul	w9, w10, w9
  436bd0:	subs	w8, w8, w9
  436bd4:	cbnz	w8, 436bfc <ASN1_generate_nconf@plt+0x182fc>
  436bd8:	ldur	w8, [x29, #-20]
  436bdc:	cmp	w8, #0x0
  436be0:	cset	w8, le
  436be4:	tbnz	w8, #0, 436bfc <ASN1_generate_nconf@plt+0x182fc>
  436be8:	ldr	x8, [sp, #8]
  436bec:	ldr	x0, [x8]
  436bf0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  436bf4:	add	x1, x1, #0xec1
  436bf8:	bl	4196e0 <BIO_printf@plt>
  436bfc:	ldr	x8, [sp, #8]
  436c00:	ldr	x0, [x8]
  436c04:	ldr	w2, [sp, #20]
  436c08:	ldur	x9, [x29, #-16]
  436c0c:	ldr	x3, [x9, #8]
  436c10:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62700>
  436c14:	add	x1, x1, #0xb87
  436c18:	bl	4196e0 <BIO_printf@plt>
  436c1c:	ldur	w10, [x29, #-20]
  436c20:	add	w10, w10, #0x1
  436c24:	stur	w10, [x29, #-20]
  436c28:	ldur	x8, [x29, #-16]
  436c2c:	add	x8, x8, #0x20
  436c30:	stur	x8, [x29, #-16]
  436c34:	b	436b74 <ASN1_generate_nconf@plt+0x18274>
  436c38:	ldur	w8, [x29, #-8]
  436c3c:	cbnz	w8, 436c54 <ASN1_generate_nconf@plt+0x18354>
  436c40:	ldr	x8, [sp, #8]
  436c44:	ldr	x0, [x8]
  436c48:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  436c4c:	add	x1, x1, #0xec0
  436c50:	bl	4196e0 <BIO_printf@plt>
  436c54:	ldp	x29, x30, [sp, #48]
  436c58:	add	sp, sp, #0x40
  436c5c:	ret
  436c60:	sub	sp, sp, #0x40
  436c64:	stp	x29, x30, [sp, #48]
  436c68:	add	x29, sp, #0x30
  436c6c:	stur	x0, [x29, #-8]
  436c70:	stur	x1, [x29, #-16]
  436c74:	str	x2, [sp, #24]
  436c78:	str	x3, [sp, #16]
  436c7c:	ldur	x8, [x29, #-8]
  436c80:	cbz	x8, 436cbc <ASN1_generate_nconf@plt+0x183bc>
  436c84:	ldr	x0, [sp, #16]
  436c88:	ldur	x8, [x29, #-8]
  436c8c:	str	x0, [sp, #8]
  436c90:	mov	x0, x8
  436c94:	bl	419600 <EVP_MD_type@plt>
  436c98:	bl	41dde0 <OBJ_nid2sn@plt>
  436c9c:	ldr	x8, [sp, #8]
  436ca0:	str	x0, [sp]
  436ca4:	mov	x0, x8
  436ca8:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  436cac:	add	x1, x1, #0x34f
  436cb0:	ldr	x2, [sp]
  436cb4:	bl	4196e0 <BIO_printf@plt>
  436cb8:	b	436cfc <ASN1_generate_nconf@plt+0x183fc>
  436cbc:	ldur	x8, [x29, #-16]
  436cc0:	cbnz	x8, 436cd0 <ASN1_generate_nconf@plt+0x183d0>
  436cc4:	adrp	x8, 481000 <ASN1_generate_nconf@plt+0x62700>
  436cc8:	add	x8, x8, #0xbbc
  436ccc:	stur	x8, [x29, #-16]
  436cd0:	ldr	x8, [sp, #24]
  436cd4:	cbnz	x8, 436ce4 <ASN1_generate_nconf@plt+0x183e4>
  436cd8:	adrp	x8, 481000 <ASN1_generate_nconf@plt+0x62700>
  436cdc:	add	x8, x8, #0xbbc
  436ce0:	str	x8, [sp, #24]
  436ce4:	ldr	x0, [sp, #16]
  436ce8:	ldur	x2, [x29, #-16]
  436cec:	ldr	x3, [sp, #24]
  436cf0:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62700>
  436cf4:	add	x1, x1, #0xbc8
  436cf8:	bl	4196e0 <BIO_printf@plt>
  436cfc:	ldp	x29, x30, [sp, #48]
  436d00:	add	sp, sp, #0x40
  436d04:	ret
  436d08:	sub	sp, sp, #0x40
  436d0c:	stp	x29, x30, [sp, #48]
  436d10:	add	x29, sp, #0x30
  436d14:	stur	x0, [x29, #-8]
  436d18:	stur	x1, [x29, #-16]
  436d1c:	str	x2, [sp, #24]
  436d20:	str	x3, [sp, #16]
  436d24:	ldur	x8, [x29, #-8]
  436d28:	cbz	x8, 436d64 <ASN1_generate_nconf@plt+0x18464>
  436d2c:	ldr	x0, [sp, #16]
  436d30:	ldur	x8, [x29, #-8]
  436d34:	str	x0, [sp, #8]
  436d38:	mov	x0, x8
  436d3c:	bl	41df20 <EVP_CIPHER_nid@plt>
  436d40:	bl	41dde0 <OBJ_nid2sn@plt>
  436d44:	ldr	x8, [sp, #8]
  436d48:	str	x0, [sp]
  436d4c:	mov	x0, x8
  436d50:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  436d54:	add	x1, x1, #0x34f
  436d58:	ldr	x2, [sp]
  436d5c:	bl	4196e0 <BIO_printf@plt>
  436d60:	b	436da4 <ASN1_generate_nconf@plt+0x184a4>
  436d64:	ldur	x8, [x29, #-16]
  436d68:	cbnz	x8, 436d78 <ASN1_generate_nconf@plt+0x18478>
  436d6c:	adrp	x8, 481000 <ASN1_generate_nconf@plt+0x62700>
  436d70:	add	x8, x8, #0xbbc
  436d74:	stur	x8, [x29, #-16]
  436d78:	ldr	x8, [sp, #24]
  436d7c:	cbnz	x8, 436d8c <ASN1_generate_nconf@plt+0x1848c>
  436d80:	adrp	x8, 481000 <ASN1_generate_nconf@plt+0x62700>
  436d84:	add	x8, x8, #0xbbc
  436d88:	str	x8, [sp, #24]
  436d8c:	ldr	x0, [sp, #16]
  436d90:	ldur	x2, [x29, #-16]
  436d94:	ldr	x3, [sp, #24]
  436d98:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62700>
  436d9c:	add	x1, x1, #0xbc8
  436da0:	bl	4196e0 <BIO_printf@plt>
  436da4:	ldp	x29, x30, [sp, #48]
  436da8:	add	sp, sp, #0x40
  436dac:	ret
  436db0:	sub	sp, sp, #0x80
  436db4:	stp	x29, x30, [sp, #112]
  436db8:	add	x29, sp, #0x70
  436dbc:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  436dc0:	add	x8, x8, #0xb8
  436dc4:	stur	wzr, [x29, #-4]
  436dc8:	str	x8, [sp, #56]
  436dcc:	ldur	w8, [x29, #-4]
  436dd0:	str	w8, [sp, #52]
  436dd4:	bl	41d3a0 <EVP_PKEY_asn1_get_count@plt>
  436dd8:	ldr	w8, [sp, #52]
  436ddc:	cmp	w8, w0
  436de0:	b.ge	436f40 <ASN1_generate_nconf@plt+0x18640>  // b.tcont
  436de4:	ldur	w0, [x29, #-4]
  436de8:	bl	41cc60 <EVP_PKEY_asn1_get0@plt>
  436dec:	stur	x0, [x29, #-16]
  436df0:	ldur	x5, [x29, #-16]
  436df4:	sub	x0, x29, #0x14
  436df8:	sub	x1, x29, #0x18
  436dfc:	sub	x2, x29, #0x1c
  436e00:	sub	x3, x29, #0x28
  436e04:	sub	x4, x29, #0x30
  436e08:	bl	41bc90 <EVP_PKEY_asn1_get0_info@plt>
  436e0c:	ldur	w8, [x29, #-28]
  436e10:	and	w8, w8, #0x1
  436e14:	cbz	w8, 436e84 <ASN1_generate_nconf@plt+0x18584>
  436e18:	ldr	x8, [sp, #56]
  436e1c:	ldr	x0, [x8]
  436e20:	ldur	w9, [x29, #-20]
  436e24:	str	x0, [sp, #40]
  436e28:	mov	w0, w9
  436e2c:	bl	41a1d0 <OBJ_nid2ln@plt>
  436e30:	ldr	x8, [sp, #40]
  436e34:	str	x0, [sp, #32]
  436e38:	mov	x0, x8
  436e3c:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  436e40:	add	x1, x1, #0xc1
  436e44:	ldr	x2, [sp, #32]
  436e48:	bl	4196e0 <BIO_printf@plt>
  436e4c:	ldr	x8, [sp, #56]
  436e50:	ldr	x10, [x8]
  436e54:	ldur	w9, [x29, #-24]
  436e58:	mov	w0, w9
  436e5c:	str	x10, [sp, #24]
  436e60:	bl	41a1d0 <OBJ_nid2ln@plt>
  436e64:	ldr	x8, [sp, #24]
  436e68:	str	x0, [sp, #16]
  436e6c:	mov	x0, x8
  436e70:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  436e74:	add	x1, x1, #0xcb
  436e78:	ldr	x2, [sp, #16]
  436e7c:	bl	4196e0 <BIO_printf@plt>
  436e80:	b	436f30 <ASN1_generate_nconf@plt+0x18630>
  436e84:	ldr	x8, [sp, #56]
  436e88:	ldr	x0, [x8]
  436e8c:	ldur	x2, [x29, #-40]
  436e90:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  436e94:	add	x1, x1, #0xc1
  436e98:	bl	4196e0 <BIO_printf@plt>
  436e9c:	ldr	x8, [sp, #56]
  436ea0:	ldr	x9, [x8]
  436ea4:	ldur	w10, [x29, #-28]
  436ea8:	adrp	x11, 482000 <ASN1_generate_nconf@plt+0x63700>
  436eac:	add	x11, x11, #0xf9
  436eb0:	adrp	x12, 482000 <ASN1_generate_nconf@plt+0x63700>
  436eb4:	add	x12, x12, #0xf0
  436eb8:	tst	w10, #0x2
  436ebc:	csel	x2, x12, x11, ne  // ne = any
  436ec0:	mov	x0, x9
  436ec4:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  436ec8:	add	x1, x1, #0xdb
  436ecc:	bl	4196e0 <BIO_printf@plt>
  436ed0:	ldr	x8, [sp, #56]
  436ed4:	ldr	x9, [x8]
  436ed8:	ldur	w10, [x29, #-20]
  436edc:	mov	w0, w10
  436ee0:	str	x9, [sp, #8]
  436ee4:	bl	41a1d0 <OBJ_nid2ln@plt>
  436ee8:	ldr	x8, [sp, #8]
  436eec:	str	x0, [sp]
  436ef0:	mov	x0, x8
  436ef4:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  436ef8:	add	x1, x1, #0x101
  436efc:	ldr	x2, [sp]
  436f00:	bl	4196e0 <BIO_printf@plt>
  436f04:	ldur	x8, [x29, #-48]
  436f08:	cbnz	x8, 436f18 <ASN1_generate_nconf@plt+0x18618>
  436f0c:	adrp	x8, 482000 <ASN1_generate_nconf@plt+0x63700>
  436f10:	add	x8, x8, #0x10b
  436f14:	stur	x8, [x29, #-48]
  436f18:	ldr	x8, [sp, #56]
  436f1c:	ldr	x0, [x8]
  436f20:	ldur	x2, [x29, #-48]
  436f24:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  436f28:	add	x1, x1, #0x112
  436f2c:	bl	4196e0 <BIO_printf@plt>
  436f30:	ldur	w8, [x29, #-4]
  436f34:	add	w8, w8, #0x1
  436f38:	stur	w8, [x29, #-4]
  436f3c:	b	436dcc <ASN1_generate_nconf@plt+0x184cc>
  436f40:	ldp	x29, x30, [sp, #112]
  436f44:	add	sp, sp, #0x80
  436f48:	ret
  436f4c:	sub	sp, sp, #0x50
  436f50:	stp	x29, x30, [sp, #64]
  436f54:	add	x29, sp, #0x40
  436f58:	bl	41b9a0 <EVP_PKEY_meth_get_count@plt>
  436f5c:	stur	x0, [x29, #-16]
  436f60:	stur	xzr, [x29, #-8]
  436f64:	ldur	x8, [x29, #-8]
  436f68:	ldur	x9, [x29, #-16]
  436f6c:	cmp	x8, x9
  436f70:	b.cs	437010 <ASN1_generate_nconf@plt+0x18710>  // b.hs, b.nlast
  436f74:	ldur	x0, [x29, #-8]
  436f78:	bl	41e4f0 <EVP_PKEY_meth_get0@plt>
  436f7c:	stur	x0, [x29, #-24]
  436f80:	ldur	x2, [x29, #-24]
  436f84:	sub	x0, x29, #0x1c
  436f88:	add	x1, sp, #0x20
  436f8c:	bl	41dcb0 <EVP_PKEY_meth_get0_info@plt>
  436f90:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  436f94:	add	x8, x8, #0xb8
  436f98:	ldr	x0, [x8]
  436f9c:	ldur	w9, [x29, #-28]
  436fa0:	str	x0, [sp, #24]
  436fa4:	mov	w0, w9
  436fa8:	str	x8, [sp, #16]
  436fac:	bl	41a1d0 <OBJ_nid2ln@plt>
  436fb0:	ldr	x8, [sp, #24]
  436fb4:	str	x0, [sp, #8]
  436fb8:	mov	x0, x8
  436fbc:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  436fc0:	add	x1, x1, #0x34f
  436fc4:	ldr	x2, [sp, #8]
  436fc8:	bl	4196e0 <BIO_printf@plt>
  436fcc:	ldr	x8, [sp, #16]
  436fd0:	ldr	x10, [x8]
  436fd4:	ldr	w9, [sp, #32]
  436fd8:	adrp	x11, 482000 <ASN1_generate_nconf@plt+0x63700>
  436fdc:	add	x11, x11, #0xf9
  436fe0:	adrp	x12, 482000 <ASN1_generate_nconf@plt+0x63700>
  436fe4:	add	x12, x12, #0xf0
  436fe8:	tst	w9, #0x2
  436fec:	csel	x2, x12, x11, ne  // ne = any
  436ff0:	mov	x0, x10
  436ff4:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  436ff8:	add	x1, x1, #0xdb
  436ffc:	bl	4196e0 <BIO_printf@plt>
  437000:	ldur	x8, [x29, #-8]
  437004:	add	x8, x8, #0x1
  437008:	stur	x8, [x29, #-8]
  43700c:	b	436f64 <ASN1_generate_nconf@plt+0x18664>
  437010:	ldp	x29, x30, [sp, #64]
  437014:	add	sp, sp, #0x50
  437018:	ret
  43701c:	sub	sp, sp, #0x40
  437020:	stp	x29, x30, [sp, #48]
  437024:	add	x29, sp, #0x30
  437028:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43702c:	add	x8, x8, #0xb8
  437030:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  437034:	add	x1, x1, #0x123
  437038:	adrp	x9, 482000 <ASN1_generate_nconf@plt+0x63700>
  43703c:	add	x9, x9, #0x139
  437040:	adrp	x10, 482000 <ASN1_generate_nconf@plt+0x63700>
  437044:	add	x10, x10, #0x145
  437048:	adrp	x11, 482000 <ASN1_generate_nconf@plt+0x63700>
  43704c:	add	x11, x11, #0x14a
  437050:	adrp	x12, 482000 <ASN1_generate_nconf@plt+0x63700>
  437054:	add	x12, x12, #0x14f
  437058:	adrp	x13, 482000 <ASN1_generate_nconf@plt+0x63700>
  43705c:	add	x13, x13, #0x155
  437060:	ldr	x0, [x8]
  437064:	stur	x8, [x29, #-8]
  437068:	stur	x9, [x29, #-16]
  43706c:	str	x10, [sp, #24]
  437070:	str	x11, [sp, #16]
  437074:	str	x12, [sp, #8]
  437078:	str	x13, [sp]
  43707c:	bl	41a930 <BIO_puts@plt>
  437080:	ldur	x8, [x29, #-8]
  437084:	ldr	x9, [x8]
  437088:	mov	x0, x9
  43708c:	ldur	x1, [x29, #-16]
  437090:	bl	41a930 <BIO_puts@plt>
  437094:	ldur	x8, [x29, #-8]
  437098:	ldr	x9, [x8]
  43709c:	mov	x0, x9
  4370a0:	ldr	x1, [sp, #24]
  4370a4:	bl	41a930 <BIO_puts@plt>
  4370a8:	ldur	x8, [x29, #-8]
  4370ac:	ldr	x9, [x8]
  4370b0:	mov	x0, x9
  4370b4:	ldr	x1, [sp, #16]
  4370b8:	bl	41a930 <BIO_puts@plt>
  4370bc:	ldur	x8, [x29, #-8]
  4370c0:	ldr	x9, [x8]
  4370c4:	mov	x0, x9
  4370c8:	ldr	x1, [sp, #8]
  4370cc:	bl	41a930 <BIO_puts@plt>
  4370d0:	ldur	x8, [x29, #-8]
  4370d4:	ldr	x9, [x8]
  4370d8:	mov	x0, x9
  4370dc:	ldr	x1, [sp]
  4370e0:	bl	41a930 <BIO_puts@plt>
  4370e4:	ldp	x29, x30, [sp, #48]
  4370e8:	add	sp, sp, #0x40
  4370ec:	ret
  4370f0:	sub	sp, sp, #0x20
  4370f4:	stp	x29, x30, [sp, #16]
  4370f8:	add	x29, sp, #0x10
  4370fc:	adrp	x8, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  437100:	add	x8, x8, #0xb58
  437104:	str	x8, [sp, #8]
  437108:	ldr	x8, [sp, #8]
  43710c:	ldr	x8, [x8, #8]
  437110:	cbz	x8, 4371c0 <ASN1_generate_nconf@plt+0x188c0>
  437114:	ldr	x8, [sp, #8]
  437118:	ldr	x8, [x8, #24]
  43711c:	str	x8, [sp]
  437120:	cbz	x8, 437178 <ASN1_generate_nconf@plt+0x18878>
  437124:	ldr	x8, [sp]
  437128:	ldr	x8, [x8]
  43712c:	cbz	x8, 437174 <ASN1_generate_nconf@plt+0x18874>
  437130:	ldr	x8, [sp]
  437134:	ldr	x8, [x8, #16]
  437138:	cbnz	x8, 437164 <ASN1_generate_nconf@plt+0x18864>
  43713c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  437140:	add	x8, x8, #0xb8
  437144:	ldr	x0, [x8]
  437148:	ldr	x8, [sp, #8]
  43714c:	ldr	x2, [x8, #8]
  437150:	ldr	x8, [sp]
  437154:	ldr	x3, [x8]
  437158:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62700>
  43715c:	add	x1, x1, #0xbd2
  437160:	bl	4196e0 <BIO_printf@plt>
  437164:	ldr	x8, [sp]
  437168:	add	x8, x8, #0x18
  43716c:	str	x8, [sp]
  437170:	b	437124 <ASN1_generate_nconf@plt+0x18824>
  437174:	b	4371b0 <ASN1_generate_nconf@plt+0x188b0>
  437178:	ldr	x8, [sp, #8]
  43717c:	ldr	x8, [x8, #16]
  437180:	adrp	x9, 429000 <ASN1_generate_nconf@plt+0xa700>
  437184:	add	x9, x9, #0xfec
  437188:	cmp	x8, x9
  43718c:	b.eq	4371b0 <ASN1_generate_nconf@plt+0x188b0>  // b.none
  437190:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  437194:	add	x8, x8, #0xb8
  437198:	ldr	x0, [x8]
  43719c:	ldr	x8, [sp, #8]
  4371a0:	ldr	x2, [x8, #8]
  4371a4:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62700>
  4371a8:	add	x1, x1, #0xbd9
  4371ac:	bl	4196e0 <BIO_printf@plt>
  4371b0:	ldr	x8, [sp, #8]
  4371b4:	add	x8, x8, #0x20
  4371b8:	str	x8, [sp, #8]
  4371bc:	b	437108 <ASN1_generate_nconf@plt+0x18808>
  4371c0:	ldp	x29, x30, [sp, #16]
  4371c4:	add	sp, sp, #0x20
  4371c8:	ret
  4371cc:	sub	sp, sp, #0x30
  4371d0:	stp	x29, x30, [sp, #32]
  4371d4:	add	x29, sp, #0x20
  4371d8:	adrp	x8, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  4371dc:	add	x8, x8, #0xb58
  4371e0:	stur	x0, [x29, #-8]
  4371e4:	str	x8, [sp, #16]
  4371e8:	ldr	x8, [sp, #16]
  4371ec:	ldr	x8, [x8, #8]
  4371f0:	cbz	x8, 43721c <ASN1_generate_nconf@plt+0x1891c>
  4371f4:	ldr	x8, [sp, #16]
  4371f8:	ldr	x0, [x8, #8]
  4371fc:	ldur	x1, [x29, #-8]
  437200:	bl	41d200 <strcmp@plt>
  437204:	cbnz	w0, 43720c <ASN1_generate_nconf@plt+0x1890c>
  437208:	b	43721c <ASN1_generate_nconf@plt+0x1891c>
  43720c:	ldr	x8, [sp, #16]
  437210:	add	x8, x8, #0x20
  437214:	str	x8, [sp, #16]
  437218:	b	4371e8 <ASN1_generate_nconf@plt+0x188e8>
  43721c:	ldr	x8, [sp, #16]
  437220:	ldr	x8, [x8, #8]
  437224:	cbnz	x8, 437248 <ASN1_generate_nconf@plt+0x18948>
  437228:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43722c:	add	x8, x8, #0xc0
  437230:	ldr	x0, [x8]
  437234:	ldur	x2, [x29, #-8]
  437238:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62700>
  43723c:	add	x1, x1, #0xbdf
  437240:	bl	4196e0 <BIO_printf@plt>
  437244:	b	4372e4 <ASN1_generate_nconf@plt+0x189e4>
  437248:	ldr	x8, [sp, #16]
  43724c:	ldr	x8, [x8, #24]
  437250:	str	x8, [sp, #8]
  437254:	cbnz	x8, 43725c <ASN1_generate_nconf@plt+0x1895c>
  437258:	b	4372e4 <ASN1_generate_nconf@plt+0x189e4>
  43725c:	ldr	x8, [sp, #8]
  437260:	ldr	x8, [x8]
  437264:	cbz	x8, 4372e4 <ASN1_generate_nconf@plt+0x189e4>
  437268:	ldr	x8, [sp, #8]
  43726c:	ldr	x8, [x8]
  437270:	adrp	x9, 494000 <ASN1_generate_nconf@plt+0x75700>
  437274:	add	x9, x9, #0x824
  437278:	cmp	x8, x9
  43727c:	b.eq	4372a8 <ASN1_generate_nconf@plt+0x189a8>  // b.none
  437280:	ldr	x8, [sp, #8]
  437284:	ldr	x8, [x8]
  437288:	adrp	x9, 494000 <ASN1_generate_nconf@plt+0x75700>
  43728c:	add	x9, x9, #0x827
  437290:	cmp	x8, x9
  437294:	b.eq	4372a8 <ASN1_generate_nconf@plt+0x189a8>  // b.none
  437298:	ldr	x8, [sp, #8]
  43729c:	ldr	x8, [x8]
  4372a0:	ldrb	w9, [x8]
  4372a4:	cbnz	w9, 4372ac <ASN1_generate_nconf@plt+0x189ac>
  4372a8:	b	4372d4 <ASN1_generate_nconf@plt+0x189d4>
  4372ac:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4372b0:	add	x8, x8, #0xb8
  4372b4:	ldr	x0, [x8]
  4372b8:	ldr	x8, [sp, #8]
  4372bc:	ldr	x2, [x8]
  4372c0:	ldr	x8, [sp, #8]
  4372c4:	ldr	w3, [x8, #12]
  4372c8:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62700>
  4372cc:	add	x1, x1, #0xc0e
  4372d0:	bl	4196e0 <BIO_printf@plt>
  4372d4:	ldr	x8, [sp, #8]
  4372d8:	add	x8, x8, #0x18
  4372dc:	str	x8, [sp, #8]
  4372e0:	b	43725c <ASN1_generate_nconf@plt+0x1895c>
  4372e4:	ldp	x29, x30, [sp, #32]
  4372e8:	add	sp, sp, #0x30
  4372ec:	ret
  4372f0:	sub	sp, sp, #0x80
  4372f4:	stp	x29, x30, [sp, #112]
  4372f8:	add	x29, sp, #0x70
  4372fc:	adrp	x2, 481000 <ASN1_generate_nconf@plt+0x62700>
  437300:	add	x2, x2, #0x7f0
  437304:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  437308:	add	x8, x8, #0xc0
  43730c:	stur	w0, [x29, #-8]
  437310:	stur	x1, [x29, #-16]
  437314:	ldur	w0, [x29, #-8]
  437318:	ldur	x1, [x29, #-16]
  43731c:	str	x8, [sp, #16]
  437320:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  437324:	stur	x0, [x29, #-48]
  437328:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  43732c:	stur	w0, [x29, #-52]
  437330:	cbz	w0, 437398 <ASN1_generate_nconf@plt+0x18a98>
  437334:	ldur	w8, [x29, #-52]
  437338:	add	w9, w8, #0x1
  43733c:	cmp	w9, #0x1
  437340:	str	w8, [sp, #12]
  437344:	b.ls	43735c <ASN1_generate_nconf@plt+0x18a5c>  // b.plast
  437348:	b	43734c <ASN1_generate_nconf@plt+0x18a4c>
  43734c:	ldr	w8, [sp, #12]
  437350:	cmp	w8, #0x1
  437354:	b.eq	437380 <ASN1_generate_nconf@plt+0x18a80>  // b.none
  437358:	b	437394 <ASN1_generate_nconf@plt+0x18a94>
  43735c:	ldr	x8, [sp, #16]
  437360:	ldr	x0, [x8]
  437364:	ldur	x2, [x29, #-48]
  437368:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  43736c:	add	x1, x1, #0x466
  437370:	bl	4196e0 <BIO_printf@plt>
  437374:	mov	w9, #0x1                   	// #1
  437378:	stur	w9, [x29, #-4]
  43737c:	b	437564 <ASN1_generate_nconf@plt+0x18c64>
  437380:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62700>
  437384:	add	x0, x0, #0x7f0
  437388:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  43738c:	stur	wzr, [x29, #-4]
  437390:	b	437564 <ASN1_generate_nconf@plt+0x18c64>
  437394:	b	437328 <ASN1_generate_nconf@plt+0x18a28>
  437398:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  43739c:	cmp	w0, #0x1
  4373a0:	b.ne	4373e4 <ASN1_generate_nconf@plt+0x18ae4>  // b.any
  4373a4:	bl	472544 <ASN1_generate_nconf@plt+0x53c44>
  4373a8:	ldr	x8, [x0]
  4373ac:	add	x9, sp, #0x18
  4373b0:	str	x8, [sp, #24]
  4373b4:	adrp	x8, 481000 <ASN1_generate_nconf@plt+0x62700>
  4373b8:	add	x8, x8, #0xae4
  4373bc:	str	x8, [x9, #8]
  4373c0:	mov	x8, xzr
  4373c4:	str	x8, [x9, #16]
  4373c8:	str	x9, [sp]
  4373cc:	bl	4365f4 <ASN1_generate_nconf@plt+0x17cf4>
  4373d0:	mov	w1, #0x2                   	// #2
  4373d4:	ldr	x2, [sp]
  4373d8:	bl	43673c <ASN1_generate_nconf@plt+0x17e3c>
  4373dc:	stur	w0, [x29, #-4]
  4373e0:	b	437564 <ASN1_generate_nconf@plt+0x18c64>
  4373e4:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  4373e8:	cbz	w0, 437410 <ASN1_generate_nconf@plt+0x18b10>
  4373ec:	ldr	x8, [sp, #16]
  4373f0:	ldr	x0, [x8]
  4373f4:	ldur	x2, [x29, #-48]
  4373f8:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62700>
  4373fc:	add	x1, x1, #0xaeb
  437400:	bl	4196e0 <BIO_printf@plt>
  437404:	mov	w9, #0x1                   	// #1
  437408:	stur	w9, [x29, #-4]
  43740c:	b	437564 <ASN1_generate_nconf@plt+0x18c64>
  437410:	add	x0, sp, #0x34
  437414:	bl	437574 <ASN1_generate_nconf@plt+0x18c74>
  437418:	ldr	x8, [sp, #16]
  43741c:	ldr	x0, [x8]
  437420:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62700>
  437424:	add	x1, x1, #0xaf6
  437428:	bl	4196e0 <BIO_printf@plt>
  43742c:	stur	wzr, [x29, #-28]
  437430:	stur	wzr, [x29, #-36]
  437434:	adrp	x8, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  437438:	add	x8, x8, #0xb58
  43743c:	stur	x8, [x29, #-24]
  437440:	ldur	x8, [x29, #-24]
  437444:	ldr	x8, [x8, #8]
  437448:	cbz	x8, 43754c <ASN1_generate_nconf@plt+0x18c4c>
  43744c:	stur	wzr, [x29, #-32]
  437450:	ldur	w8, [x29, #-28]
  437454:	add	w9, w8, #0x1
  437458:	stur	w9, [x29, #-28]
  43745c:	ldr	w9, [sp, #52]
  437460:	sdiv	w10, w8, w9
  437464:	mul	w9, w10, w9
  437468:	subs	w8, w8, w9
  43746c:	cbnz	w8, 43748c <ASN1_generate_nconf@plt+0x18b8c>
  437470:	ldr	x8, [sp, #16]
  437474:	ldr	x0, [x8]
  437478:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  43747c:	add	x1, x1, #0xec1
  437480:	bl	4196e0 <BIO_printf@plt>
  437484:	mov	w9, #0x1                   	// #1
  437488:	stur	w9, [x29, #-32]
  43748c:	ldur	x8, [x29, #-24]
  437490:	ldr	w9, [x8]
  437494:	ldur	w10, [x29, #-36]
  437498:	cmp	w9, w10
  43749c:	b.eq	43751c <ASN1_generate_nconf@plt+0x18c1c>  // b.none
  4374a0:	ldur	x8, [x29, #-24]
  4374a4:	ldr	w9, [x8]
  4374a8:	stur	w9, [x29, #-36]
  4374ac:	ldur	w9, [x29, #-32]
  4374b0:	cbnz	w9, 4374c8 <ASN1_generate_nconf@plt+0x18bc8>
  4374b4:	ldr	x8, [sp, #16]
  4374b8:	ldr	x0, [x8]
  4374bc:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4374c0:	add	x1, x1, #0xec1
  4374c4:	bl	4196e0 <BIO_printf@plt>
  4374c8:	ldur	w8, [x29, #-36]
  4374cc:	cmp	w8, #0x2
  4374d0:	b.ne	4374f4 <ASN1_generate_nconf@plt+0x18bf4>  // b.any
  4374d4:	mov	w8, #0x1                   	// #1
  4374d8:	stur	w8, [x29, #-28]
  4374dc:	ldr	x9, [sp, #16]
  4374e0:	ldr	x0, [x9]
  4374e4:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62700>
  4374e8:	add	x1, x1, #0xb08
  4374ec:	bl	4196e0 <BIO_printf@plt>
  4374f0:	b	43751c <ASN1_generate_nconf@plt+0x18c1c>
  4374f4:	ldur	w8, [x29, #-36]
  4374f8:	cmp	w8, #0x3
  4374fc:	b.ne	43751c <ASN1_generate_nconf@plt+0x18c1c>  // b.any
  437500:	mov	w8, #0x1                   	// #1
  437504:	stur	w8, [x29, #-28]
  437508:	ldr	x9, [sp, #16]
  43750c:	ldr	x0, [x9]
  437510:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62700>
  437514:	add	x1, x1, #0xb4c
  437518:	bl	4196e0 <BIO_printf@plt>
  43751c:	ldr	x8, [sp, #16]
  437520:	ldr	x0, [x8]
  437524:	ldr	w2, [sp, #56]
  437528:	ldur	x9, [x29, #-24]
  43752c:	ldr	x3, [x9, #8]
  437530:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62700>
  437534:	add	x1, x1, #0xb87
  437538:	bl	4196e0 <BIO_printf@plt>
  43753c:	ldur	x8, [x29, #-24]
  437540:	add	x8, x8, #0x20
  437544:	stur	x8, [x29, #-24]
  437548:	b	437440 <ASN1_generate_nconf@plt+0x18b40>
  43754c:	ldr	x8, [sp, #16]
  437550:	ldr	x0, [x8]
  437554:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  437558:	add	x1, x1, #0xec0
  43755c:	bl	4196e0 <BIO_printf@plt>
  437560:	stur	wzr, [x29, #-4]
  437564:	ldur	w0, [x29, #-4]
  437568:	ldp	x29, x30, [sp, #112]
  43756c:	add	sp, sp, #0x80
  437570:	ret
  437574:	sub	sp, sp, #0x30
  437578:	stp	x29, x30, [sp, #32]
  43757c:	add	x29, sp, #0x20
  437580:	adrp	x8, 4a9000 <EVP_PKEY_derive_init@OPENSSL_1_1_0>
  437584:	add	x8, x8, #0xb58
  437588:	stur	x0, [x29, #-8]
  43758c:	str	wzr, [sp, #8]
  437590:	str	x8, [sp, #16]
  437594:	ldr	x8, [sp, #16]
  437598:	ldr	x8, [x8, #8]
  43759c:	cbz	x8, 437604 <ASN1_generate_nconf@plt+0x18d04>
  4375a0:	ldr	x8, [sp, #16]
  4375a4:	ldr	w9, [x8]
  4375a8:	cmp	w9, #0x1
  4375ac:	b.eq	4375d0 <ASN1_generate_nconf@plt+0x18cd0>  // b.none
  4375b0:	ldr	x8, [sp, #16]
  4375b4:	ldr	w9, [x8]
  4375b8:	cmp	w9, #0x2
  4375bc:	b.eq	4375d0 <ASN1_generate_nconf@plt+0x18cd0>  // b.none
  4375c0:	ldr	x8, [sp, #16]
  4375c4:	ldr	w9, [x8]
  4375c8:	cmp	w9, #0x3
  4375cc:	b.ne	4375f4 <ASN1_generate_nconf@plt+0x18cf4>  // b.any
  4375d0:	ldr	x8, [sp, #16]
  4375d4:	ldr	x0, [x8, #8]
  4375d8:	bl	41e3c0 <strlen@plt>
  4375dc:	str	w0, [sp, #12]
  4375e0:	ldr	w9, [sp, #8]
  4375e4:	cmp	w0, w9
  4375e8:	b.le	4375f4 <ASN1_generate_nconf@plt+0x18cf4>
  4375ec:	ldr	w8, [sp, #12]
  4375f0:	str	w8, [sp, #8]
  4375f4:	ldr	x8, [sp, #16]
  4375f8:	add	x8, x8, #0x20
  4375fc:	str	x8, [sp, #16]
  437600:	b	437594 <ASN1_generate_nconf@plt+0x18c94>
  437604:	ldr	w8, [sp, #8]
  437608:	add	w8, w8, #0x2
  43760c:	ldur	x9, [x29, #-8]
  437610:	str	w8, [x9, #4]
  437614:	ldur	x9, [x29, #-8]
  437618:	ldr	w8, [x9, #4]
  43761c:	mov	w10, #0x4f                  	// #79
  437620:	sdiv	w8, w10, w8
  437624:	ldur	x9, [x29, #-8]
  437628:	str	w8, [x9]
  43762c:	ldp	x29, x30, [sp, #32]
  437630:	add	sp, sp, #0x30
  437634:	ret
  437638:	sub	sp, sp, #0x40
  43763c:	stp	x29, x30, [sp, #48]
  437640:	add	x29, sp, #0x30
  437644:	stur	x0, [x29, #-16]
  437648:	str	x1, [sp, #24]
  43764c:	ldur	x8, [x29, #-16]
  437650:	str	x8, [sp, #16]
  437654:	ldr	x8, [sp, #24]
  437658:	str	x8, [sp, #8]
  43765c:	ldr	x8, [sp, #16]
  437660:	ldr	w9, [x8]
  437664:	ldr	x8, [sp, #8]
  437668:	ldr	w10, [x8]
  43766c:	cmp	w9, w10
  437670:	b.eq	437690 <ASN1_generate_nconf@plt+0x18d90>  // b.none
  437674:	ldr	x8, [sp, #16]
  437678:	ldr	w9, [x8]
  43767c:	ldr	x8, [sp, #8]
  437680:	ldr	w10, [x8]
  437684:	subs	w9, w9, w10
  437688:	stur	w9, [x29, #-4]
  43768c:	b	4376a8 <ASN1_generate_nconf@plt+0x18da8>
  437690:	ldr	x8, [sp, #16]
  437694:	ldr	x0, [x8, #8]
  437698:	ldr	x8, [sp, #8]
  43769c:	ldr	x1, [x8, #8]
  4376a0:	bl	41d200 <strcmp@plt>
  4376a4:	stur	w0, [x29, #-4]
  4376a8:	ldur	w0, [x29, #-4]
  4376ac:	ldp	x29, x30, [sp, #48]
  4376b0:	add	sp, sp, #0x40
  4376b4:	ret
  4376b8:	sub	sp, sp, #0x20
  4376bc:	stp	x29, x30, [sp, #16]
  4376c0:	add	x29, sp, #0x10
  4376c4:	str	x0, [sp, #8]
  4376c8:	str	x1, [sp]
  4376cc:	ldr	x0, [sp, #8]
  4376d0:	ldr	x1, [sp]
  4376d4:	bl	41b0b0 <OPENSSL_LH_new@plt>
  4376d8:	ldp	x29, x30, [sp, #16]
  4376dc:	add	sp, sp, #0x20
  4376e0:	ret
  4376e4:	sub	sp, sp, #0x20
  4376e8:	stp	x29, x30, [sp, #16]
  4376ec:	add	x29, sp, #0x10
  4376f0:	str	x0, [sp, #8]
  4376f4:	ldr	x8, [sp, #8]
  4376f8:	ldr	x0, [x8, #8]
  4376fc:	bl	4197f0 <OPENSSL_LH_strhash@plt>
  437700:	ldp	x29, x30, [sp, #16]
  437704:	add	sp, sp, #0x20
  437708:	ret
  43770c:	sub	sp, sp, #0x20
  437710:	stp	x29, x30, [sp, #16]
  437714:	add	x29, sp, #0x10
  437718:	mov	x2, #0x8                   	// #8
  43771c:	str	x0, [sp, #8]
  437720:	str	x1, [sp]
  437724:	ldr	x8, [sp, #8]
  437728:	ldr	x0, [x8, #8]
  43772c:	ldr	x8, [sp]
  437730:	ldr	x1, [x8, #8]
  437734:	bl	41b3f0 <strncmp@plt>
  437738:	ldp	x29, x30, [sp, #16]
  43773c:	add	sp, sp, #0x20
  437740:	ret
  437744:	sub	sp, sp, #0x20
  437748:	stp	x29, x30, [sp, #16]
  43774c:	add	x29, sp, #0x10
  437750:	str	x0, [sp, #8]
  437754:	str	x1, [sp]
  437758:	ldr	x0, [sp, #8]
  43775c:	ldr	x1, [sp]
  437760:	bl	41cbd0 <OPENSSL_LH_insert@plt>
  437764:	ldp	x29, x30, [sp, #16]
  437768:	add	sp, sp, #0x20
  43776c:	ret
  437770:	stp	x29, x30, [sp, #-32]!
  437774:	str	x28, [sp, #16]
  437778:	mov	x29, sp
  43777c:	sub	sp, sp, #0x2, lsl #12
  437780:	sub	sp, sp, #0xd0
  437784:	mov	x8, xzr
  437788:	mov	w9, #0x1                   	// #1
  43778c:	mov	x10, #0x100                 	// #256
  437790:	adrp	x2, 482000 <ASN1_generate_nconf@plt+0x63700>
  437794:	add	x2, x2, #0x360
  437798:	stur	w0, [x29, #-4]
  43779c:	stur	x1, [x29, #-16]
  4377a0:	stur	x8, [x29, #-24]
  4377a4:	stur	x8, [x29, #-32]
  4377a8:	stur	x8, [x29, #-40]
  4377ac:	stur	x8, [x29, #-48]
  4377b0:	stur	x8, [x29, #-56]
  4377b4:	stur	x8, [x29, #-64]
  4377b8:	stur	x8, [x29, #-72]
  4377bc:	stur	wzr, [x29, #-88]
  4377c0:	stur	wzr, [x29, #-92]
  4377c4:	stur	wzr, [x29, #-96]
  4377c8:	stur	wzr, [x29, #-100]
  4377cc:	stur	wzr, [x29, #-104]
  4377d0:	stur	wzr, [x29, #-108]
  4377d4:	stur	wzr, [x29, #-112]
  4377d8:	stur	w9, [x29, #-116]
  4377dc:	stur	wzr, [x29, #-120]
  4377e0:	stur	xzr, [x29, #-128]
  4377e4:	stur	x10, [x29, #-136]
  4377e8:	ldur	w0, [x29, #-4]
  4377ec:	ldur	x1, [x29, #-16]
  4377f0:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  4377f4:	stur	x0, [x29, #-80]
  4377f8:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  4377fc:	stur	w0, [x29, #-84]
  437800:	cbz	w0, 437a8c <ASN1_generate_nconf@plt+0x1918c>
  437804:	ldur	w8, [x29, #-84]
  437808:	add	w9, w8, #0x1
  43780c:	cmp	w9, #0x1
  437810:	str	w8, [sp, #52]
  437814:	b.ls	437930 <ASN1_generate_nconf@plt+0x19030>  // b.plast
  437818:	b	43781c <ASN1_generate_nconf@plt+0x18f1c>
  43781c:	ldr	w8, [sp, #52]
  437820:	cmp	w8, #0x1
  437824:	b.eq	437950 <ASN1_generate_nconf@plt+0x19050>  // b.none
  437828:	b	43782c <ASN1_generate_nconf@plt+0x18f2c>
  43782c:	ldr	w8, [sp, #52]
  437830:	cmp	w8, #0x2
  437834:	b.eq	437964 <ASN1_generate_nconf@plt+0x19064>  // b.none
  437838:	b	43783c <ASN1_generate_nconf@plt+0x18f3c>
  43783c:	ldr	w8, [sp, #52]
  437840:	cmp	w8, #0x3
  437844:	b.eq	437984 <ASN1_generate_nconf@plt+0x19084>  // b.none
  437848:	b	43784c <ASN1_generate_nconf@plt+0x18f4c>
  43784c:	ldr	w8, [sp, #52]
  437850:	cmp	w8, #0x4
  437854:	b.eq	437990 <ASN1_generate_nconf@plt+0x19090>  // b.none
  437858:	b	43785c <ASN1_generate_nconf@plt+0x18f5c>
  43785c:	ldr	w8, [sp, #52]
  437860:	cmp	w8, #0x5
  437864:	b.eq	43799c <ASN1_generate_nconf@plt+0x1909c>  // b.none
  437868:	b	43786c <ASN1_generate_nconf@plt+0x18f6c>
  43786c:	ldr	w8, [sp, #52]
  437870:	cmp	w8, #0x6
  437874:	b.eq	4379a8 <ASN1_generate_nconf@plt+0x190a8>  // b.none
  437878:	b	43787c <ASN1_generate_nconf@plt+0x18f7c>
  43787c:	ldr	w8, [sp, #52]
  437880:	cmp	w8, #0x7
  437884:	b.eq	4379fc <ASN1_generate_nconf@plt+0x190fc>  // b.none
  437888:	b	43788c <ASN1_generate_nconf@plt+0x18f8c>
  43788c:	ldr	w8, [sp, #52]
  437890:	cmp	w8, #0x8
  437894:	b.eq	4379b4 <ASN1_generate_nconf@plt+0x190b4>  // b.none
  437898:	b	43789c <ASN1_generate_nconf@plt+0x18f9c>
  43789c:	ldr	w8, [sp, #52]
  4378a0:	cmp	w8, #0x9
  4378a4:	b.eq	4379cc <ASN1_generate_nconf@plt+0x190cc>  // b.none
  4378a8:	b	4378ac <ASN1_generate_nconf@plt+0x18fac>
  4378ac:	ldr	w8, [sp, #52]
  4378b0:	cmp	w8, #0xa
  4378b4:	b.eq	4379e4 <ASN1_generate_nconf@plt+0x190e4>  // b.none
  4378b8:	b	4378bc <ASN1_generate_nconf@plt+0x18fbc>
  4378bc:	ldr	w8, [sp, #52]
  4378c0:	cmp	w8, #0xb
  4378c4:	b.eq	437a2c <ASN1_generate_nconf@plt+0x1912c>  // b.none
  4378c8:	b	4378cc <ASN1_generate_nconf@plt+0x18fcc>
  4378cc:	ldr	w8, [sp, #52]
  4378d0:	cmp	w8, #0xc
  4378d4:	b.eq	437a14 <ASN1_generate_nconf@plt+0x19114>  // b.none
  4378d8:	b	4378dc <ASN1_generate_nconf@plt+0x18fdc>
  4378dc:	ldr	w8, [sp, #52]
  4378e0:	cmp	w8, #0xd
  4378e4:	b.eq	437a44 <ASN1_generate_nconf@plt+0x19144>  // b.none
  4378e8:	b	4378ec <ASN1_generate_nconf@plt+0x18fec>
  4378ec:	ldr	w8, [sp, #52]
  4378f0:	cmp	w8, #0xe
  4378f4:	b.eq	437a58 <ASN1_generate_nconf@plt+0x19158>  // b.none
  4378f8:	b	4378fc <ASN1_generate_nconf@plt+0x18ffc>
  4378fc:	ldr	w8, [sp, #52]
  437900:	cmp	w8, #0x5dc
  437904:	b.eq	437a74 <ASN1_generate_nconf@plt+0x19174>  // b.none
  437908:	b	43790c <ASN1_generate_nconf@plt+0x1900c>
  43790c:	ldr	w8, [sp, #52]
  437910:	subs	w9, w8, #0x5dd
  437914:	cmp	w9, #0x1
  437918:	b.ls	437a78 <ASN1_generate_nconf@plt+0x19178>  // b.plast
  43791c:	b	437920 <ASN1_generate_nconf@plt+0x19020>
  437920:	ldr	w8, [sp, #52]
  437924:	cmp	w8, #0x5df
  437928:	b.eq	437a74 <ASN1_generate_nconf@plt+0x19174>  // b.none
  43792c:	b	437a88 <ASN1_generate_nconf@plt+0x19188>
  437930:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  437934:	add	x8, x8, #0xc0
  437938:	ldr	x0, [x8]
  43793c:	ldur	x2, [x29, #-80]
  437940:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  437944:	add	x1, x1, #0x466
  437948:	bl	4196e0 <BIO_printf@plt>
  43794c:	b	437d94 <ASN1_generate_nconf@plt+0x19494>
  437950:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63700>
  437954:	add	x0, x0, #0x360
  437958:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  43795c:	stur	wzr, [x29, #-116]
  437960:	b	437d94 <ASN1_generate_nconf@plt+0x19494>
  437964:	ldur	w8, [x29, #-92]
  437968:	cbz	w8, 437970 <ASN1_generate_nconf@plt+0x19070>
  43796c:	b	437930 <ASN1_generate_nconf@plt+0x19030>
  437970:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  437974:	stur	x0, [x29, #-32]
  437978:	mov	w8, #0x1                   	// #1
  43797c:	stur	w8, [x29, #-92]
  437980:	b	437a88 <ASN1_generate_nconf@plt+0x19188>
  437984:	mov	w8, #0x1                   	// #1
  437988:	stur	w8, [x29, #-96]
  43798c:	b	437a88 <ASN1_generate_nconf@plt+0x19188>
  437990:	mov	w8, #0x1                   	// #1
  437994:	stur	w8, [x29, #-104]
  437998:	b	437a88 <ASN1_generate_nconf@plt+0x19188>
  43799c:	mov	w8, #0x1                   	// #1
  4379a0:	stur	w8, [x29, #-108]
  4379a4:	b	437a88 <ASN1_generate_nconf@plt+0x19188>
  4379a8:	mov	w8, #0x1                   	// #1
  4379ac:	stur	w8, [x29, #-112]
  4379b0:	b	437a88 <ASN1_generate_nconf@plt+0x19188>
  4379b4:	ldur	w8, [x29, #-120]
  4379b8:	cbz	w8, 4379c0 <ASN1_generate_nconf@plt+0x190c0>
  4379bc:	b	437930 <ASN1_generate_nconf@plt+0x19030>
  4379c0:	mov	w8, #0x2                   	// #2
  4379c4:	stur	w8, [x29, #-120]
  4379c8:	b	437a88 <ASN1_generate_nconf@plt+0x19188>
  4379cc:	ldur	w8, [x29, #-120]
  4379d0:	cbz	w8, 4379d8 <ASN1_generate_nconf@plt+0x190d8>
  4379d4:	b	437930 <ASN1_generate_nconf@plt+0x19030>
  4379d8:	mov	w8, #0x4                   	// #4
  4379dc:	stur	w8, [x29, #-120]
  4379e0:	b	437a88 <ASN1_generate_nconf@plt+0x19188>
  4379e4:	ldur	w8, [x29, #-120]
  4379e8:	cbz	w8, 4379f0 <ASN1_generate_nconf@plt+0x190f0>
  4379ec:	b	437930 <ASN1_generate_nconf@plt+0x19030>
  4379f0:	mov	w8, #0x5                   	// #5
  4379f4:	stur	w8, [x29, #-120]
  4379f8:	b	437a88 <ASN1_generate_nconf@plt+0x19188>
  4379fc:	ldur	w8, [x29, #-120]
  437a00:	cbz	w8, 437a08 <ASN1_generate_nconf@plt+0x19108>
  437a04:	b	437930 <ASN1_generate_nconf@plt+0x19030>
  437a08:	mov	w8, #0x3                   	// #3
  437a0c:	stur	w8, [x29, #-120]
  437a10:	b	437a88 <ASN1_generate_nconf@plt+0x19188>
  437a14:	ldur	w8, [x29, #-120]
  437a18:	cbz	w8, 437a20 <ASN1_generate_nconf@plt+0x19120>
  437a1c:	b	437930 <ASN1_generate_nconf@plt+0x19030>
  437a20:	mov	w8, #0x6                   	// #6
  437a24:	stur	w8, [x29, #-120]
  437a28:	b	437a88 <ASN1_generate_nconf@plt+0x19188>
  437a2c:	ldur	w8, [x29, #-120]
  437a30:	cbz	w8, 437a38 <ASN1_generate_nconf@plt+0x19138>
  437a34:	b	437930 <ASN1_generate_nconf@plt+0x19030>
  437a38:	mov	w8, #0x1                   	// #1
  437a3c:	stur	w8, [x29, #-120]
  437a40:	b	437a88 <ASN1_generate_nconf@plt+0x19188>
  437a44:	mov	w8, #0x1                   	// #1
  437a48:	stur	w8, [x29, #-100]
  437a4c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  437a50:	stur	x0, [x29, #-40]
  437a54:	b	437a88 <ASN1_generate_nconf@plt+0x19188>
  437a58:	ldur	w8, [x29, #-92]
  437a5c:	cbz	w8, 437a64 <ASN1_generate_nconf@plt+0x19164>
  437a60:	b	437930 <ASN1_generate_nconf@plt+0x19030>
  437a64:	mov	w8, #0x1                   	// #1
  437a68:	stur	w8, [x29, #-88]
  437a6c:	stur	w8, [x29, #-92]
  437a70:	b	437a88 <ASN1_generate_nconf@plt+0x19188>
  437a74:	b	437a88 <ASN1_generate_nconf@plt+0x19188>
  437a78:	ldur	w0, [x29, #-84]
  437a7c:	bl	46a49c <ASN1_generate_nconf@plt+0x4bb9c>
  437a80:	cbnz	w0, 437a88 <ASN1_generate_nconf@plt+0x19188>
  437a84:	b	437d94 <ASN1_generate_nconf@plt+0x19494>
  437a88:	b	4377f8 <ASN1_generate_nconf@plt+0x18ef8>
  437a8c:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  437a90:	stur	w0, [x29, #-4]
  437a94:	bl	472544 <ASN1_generate_nconf@plt+0x53c44>
  437a98:	stur	x0, [x29, #-16]
  437a9c:	ldur	x8, [x29, #-16]
  437aa0:	ldr	x8, [x8]
  437aa4:	cbz	x8, 437ac4 <ASN1_generate_nconf@plt+0x191c4>
  437aa8:	ldur	w8, [x29, #-92]
  437aac:	cbz	w8, 437ab4 <ASN1_generate_nconf@plt+0x191b4>
  437ab0:	b	437930 <ASN1_generate_nconf@plt+0x19030>
  437ab4:	mov	w8, #0x1                   	// #1
  437ab8:	stur	w8, [x29, #-92]
  437abc:	ldur	x9, [x29, #-16]
  437ac0:	stur	x9, [x29, #-56]
  437ac4:	ldur	w8, [x29, #-120]
  437ac8:	cbnz	w8, 437ad4 <ASN1_generate_nconf@plt+0x191d4>
  437acc:	mov	w8, #0x1                   	// #1
  437ad0:	stur	w8, [x29, #-120]
  437ad4:	ldur	x8, [x29, #-32]
  437ad8:	cbz	x8, 437b04 <ASN1_generate_nconf@plt+0x19204>
  437adc:	ldur	w8, [x29, #-88]
  437ae0:	cbz	w8, 437b04 <ASN1_generate_nconf@plt+0x19204>
  437ae4:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  437ae8:	add	x8, x8, #0xc0
  437aec:	ldr	x0, [x8]
  437af0:	ldur	x2, [x29, #-80]
  437af4:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  437af8:	add	x1, x1, #0x2d6
  437afc:	bl	4196e0 <BIO_printf@plt>
  437b00:	b	437d94 <ASN1_generate_nconf@plt+0x19494>
  437b04:	ldur	x8, [x29, #-32]
  437b08:	cbnz	x8, 437b14 <ASN1_generate_nconf@plt+0x19214>
  437b0c:	ldur	w8, [x29, #-88]
  437b10:	cbz	w8, 437b34 <ASN1_generate_nconf@plt+0x19234>
  437b14:	ldur	x0, [x29, #-32]
  437b18:	mov	w1, #0x72                  	// #114
  437b1c:	mov	w2, #0x8001                	// #32769
  437b20:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  437b24:	stur	x0, [x29, #-24]
  437b28:	ldur	x8, [x29, #-24]
  437b2c:	cbnz	x8, 437b34 <ASN1_generate_nconf@plt+0x19234>
  437b30:	b	437d94 <ASN1_generate_nconf@plt+0x19494>
  437b34:	ldur	w8, [x29, #-120]
  437b38:	cmp	w8, #0x1
  437b3c:	b.ne	437b48 <ASN1_generate_nconf@plt+0x19248>  // b.any
  437b40:	mov	x8, #0x8                   	// #8
  437b44:	stur	x8, [x29, #-136]
  437b48:	ldur	x8, [x29, #-56]
  437b4c:	cbnz	x8, 437b78 <ASN1_generate_nconf@plt+0x19278>
  437b50:	ldur	x8, [x29, #-136]
  437b54:	add	x8, x8, #0x2
  437b58:	stur	x8, [x29, #-128]
  437b5c:	ldur	x8, [x29, #-128]
  437b60:	mov	w0, w8
  437b64:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  437b68:	add	x1, x1, #0xe19
  437b6c:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  437b70:	stur	x0, [x29, #-72]
  437b74:	stur	x0, [x29, #-48]
  437b78:	ldur	x8, [x29, #-24]
  437b7c:	cbnz	x8, 437c00 <ASN1_generate_nconf@plt+0x19300>
  437b80:	ldur	x8, [x29, #-56]
  437b84:	cbnz	x8, 437c00 <ASN1_generate_nconf@plt+0x19300>
  437b88:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  437b8c:	add	x8, x8, #0xd8
  437b90:	stur	x8, [x29, #-56]
  437b94:	ldur	x8, [x29, #-24]
  437b98:	cbnz	x8, 437bf4 <ASN1_generate_nconf@plt+0x192f4>
  437b9c:	ldur	x0, [x29, #-72]
  437ba0:	ldur	x8, [x29, #-128]
  437ba4:	ldur	w9, [x29, #-100]
  437ba8:	mov	w10, #0x1                   	// #1
  437bac:	str	x0, [sp, #40]
  437bb0:	str	w8, [sp, #36]
  437bb4:	str	w10, [sp, #32]
  437bb8:	cbnz	w9, 437bcc <ASN1_generate_nconf@plt+0x192cc>
  437bbc:	ldur	w8, [x29, #-96]
  437bc0:	cmp	w8, #0x0
  437bc4:	cset	w8, ne  // ne = any
  437bc8:	str	w8, [sp, #32]
  437bcc:	ldr	w8, [sp, #32]
  437bd0:	eor	w8, w8, #0x1
  437bd4:	and	w3, w8, #0x1
  437bd8:	ldr	x0, [sp, #40]
  437bdc:	ldr	w1, [sp, #36]
  437be0:	adrp	x2, 482000 <ASN1_generate_nconf@plt+0x63700>
  437be4:	add	x2, x2, #0x2f8
  437be8:	bl	41a5f0 <EVP_read_pw_string@plt>
  437bec:	cbz	w0, 437bf4 <ASN1_generate_nconf@plt+0x192f4>
  437bf0:	b	437d94 <ASN1_generate_nconf@plt+0x19494>
  437bf4:	ldur	x8, [x29, #-72]
  437bf8:	ldur	x9, [x29, #-56]
  437bfc:	str	x8, [x9]
  437c00:	ldur	x8, [x29, #-24]
  437c04:	cbnz	x8, 437c78 <ASN1_generate_nconf@plt+0x19378>
  437c08:	ldur	x8, [x29, #-56]
  437c0c:	add	x9, x8, #0x8
  437c10:	stur	x9, [x29, #-56]
  437c14:	ldr	x8, [x8]
  437c18:	stur	x8, [x29, #-48]
  437c1c:	ldur	w0, [x29, #-100]
  437c20:	ldur	x3, [x29, #-48]
  437c24:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  437c28:	add	x8, x8, #0xb8
  437c2c:	ldr	x4, [x8]
  437c30:	ldur	w5, [x29, #-104]
  437c34:	ldur	w6, [x29, #-108]
  437c38:	ldur	w7, [x29, #-112]
  437c3c:	ldur	x8, [x29, #-136]
  437c40:	ldur	w10, [x29, #-120]
  437c44:	sub	x1, x29, #0x28
  437c48:	sub	x2, x29, #0x40
  437c4c:	mov	x9, sp
  437c50:	str	x8, [x9]
  437c54:	mov	x8, sp
  437c58:	str	w10, [x8, #8]
  437c5c:	bl	437de4 <ASN1_generate_nconf@plt+0x194e4>
  437c60:	cbnz	w0, 437c68 <ASN1_generate_nconf@plt+0x19368>
  437c64:	b	437d94 <ASN1_generate_nconf@plt+0x19494>
  437c68:	ldur	x8, [x29, #-56]
  437c6c:	ldr	x8, [x8]
  437c70:	cbnz	x8, 437c08 <ASN1_generate_nconf@plt+0x19308>
  437c74:	b	437d90 <ASN1_generate_nconf@plt+0x19490>
  437c78:	ldur	x0, [x29, #-24]
  437c7c:	ldur	x1, [x29, #-48]
  437c80:	ldur	x8, [x29, #-136]
  437c84:	add	x8, x8, #0x1
  437c88:	mov	w2, w8
  437c8c:	bl	41b0c0 <BIO_gets@plt>
  437c90:	stur	w0, [x29, #-144]
  437c94:	ldur	w8, [x29, #-144]
  437c98:	cmp	w8, #0x0
  437c9c:	cset	w8, le
  437ca0:	tbnz	w8, #0, 437d68 <ASN1_generate_nconf@plt+0x19468>
  437ca4:	ldur	x0, [x29, #-48]
  437ca8:	mov	w1, #0xa                   	// #10
  437cac:	bl	41d7e0 <strchr@plt>
  437cb0:	stur	x0, [x29, #-152]
  437cb4:	ldur	x8, [x29, #-152]
  437cb8:	cbz	x8, 437ccc <ASN1_generate_nconf@plt+0x193cc>
  437cbc:	ldur	x8, [x29, #-152]
  437cc0:	mov	w9, #0x0                   	// #0
  437cc4:	strb	w9, [x8]
  437cc8:	b	437d1c <ASN1_generate_nconf@plt+0x1941c>
  437ccc:	ldur	x0, [x29, #-24]
  437cd0:	add	x1, sp, #0x38
  437cd4:	mov	w2, #0x2000                	// #8192
  437cd8:	bl	41b0c0 <BIO_gets@plt>
  437cdc:	stur	w0, [x29, #-144]
  437ce0:	ldur	w8, [x29, #-144]
  437ce4:	cmp	w8, #0x0
  437ce8:	cset	w8, le
  437cec:	mov	w9, #0x0                   	// #0
  437cf0:	str	w9, [sp, #28]
  437cf4:	tbnz	w8, #0, 437d14 <ASN1_generate_nconf@plt+0x19414>
  437cf8:	add	x0, sp, #0x38
  437cfc:	mov	w1, #0xa                   	// #10
  437d00:	bl	41d7e0 <strchr@plt>
  437d04:	cmp	x0, #0x0
  437d08:	cset	w8, ne  // ne = any
  437d0c:	eor	w8, w8, #0x1
  437d10:	str	w8, [sp, #28]
  437d14:	ldr	w8, [sp, #28]
  437d18:	tbnz	w8, #0, 437ccc <ASN1_generate_nconf@plt+0x193cc>
  437d1c:	ldur	w0, [x29, #-100]
  437d20:	ldur	x3, [x29, #-48]
  437d24:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  437d28:	add	x8, x8, #0xb8
  437d2c:	ldr	x4, [x8]
  437d30:	ldur	w5, [x29, #-104]
  437d34:	ldur	w6, [x29, #-108]
  437d38:	ldur	w7, [x29, #-112]
  437d3c:	ldur	x8, [x29, #-136]
  437d40:	ldur	w9, [x29, #-120]
  437d44:	sub	x1, x29, #0x28
  437d48:	sub	x2, x29, #0x40
  437d4c:	mov	x10, sp
  437d50:	str	x8, [x10]
  437d54:	mov	x8, sp
  437d58:	str	w9, [x8, #8]
  437d5c:	bl	437de4 <ASN1_generate_nconf@plt+0x194e4>
  437d60:	cbnz	w0, 437d68 <ASN1_generate_nconf@plt+0x19468>
  437d64:	b	437d94 <ASN1_generate_nconf@plt+0x19494>
  437d68:	ldur	w8, [x29, #-144]
  437d6c:	cmp	w8, #0x0
  437d70:	cset	w8, le
  437d74:	and	w8, w8, #0x1
  437d78:	stur	w8, [x29, #-140]
  437d7c:	ldur	w8, [x29, #-140]
  437d80:	cmp	w8, #0x0
  437d84:	cset	w8, ne  // ne = any
  437d88:	eor	w8, w8, #0x1
  437d8c:	tbnz	w8, #0, 437c78 <ASN1_generate_nconf@plt+0x19378>
  437d90:	stur	wzr, [x29, #-116]
  437d94:	ldur	x0, [x29, #-64]
  437d98:	adrp	x8, 482000 <ASN1_generate_nconf@plt+0x63700>
  437d9c:	add	x8, x8, #0x303
  437da0:	mov	x1, x8
  437da4:	mov	w2, #0x128                 	// #296
  437da8:	str	x8, [sp, #16]
  437dac:	bl	41b180 <CRYPTO_free@plt>
  437db0:	ldur	x0, [x29, #-72]
  437db4:	ldr	x1, [sp, #16]
  437db8:	mov	w2, #0x129                 	// #297
  437dbc:	bl	41b180 <CRYPTO_free@plt>
  437dc0:	ldur	x0, [x29, #-24]
  437dc4:	bl	41de90 <BIO_free@plt>
  437dc8:	ldur	w9, [x29, #-116]
  437dcc:	mov	w0, w9
  437dd0:	add	sp, sp, #0x2, lsl #12
  437dd4:	add	sp, sp, #0xd0
  437dd8:	ldr	x28, [sp, #16]
  437ddc:	ldp	x29, x30, [sp], #32
  437de0:	ret
  437de4:	sub	sp, sp, #0x70
  437de8:	stp	x29, x30, [sp, #96]
  437dec:	add	x29, sp, #0x60
  437df0:	ldr	x8, [x29, #16]
  437df4:	ldr	w9, [x29, #24]
  437df8:	mov	x10, xzr
  437dfc:	stur	w0, [x29, #-8]
  437e00:	stur	x1, [x29, #-16]
  437e04:	stur	x2, [x29, #-24]
  437e08:	stur	x3, [x29, #-32]
  437e0c:	stur	x4, [x29, #-40]
  437e10:	stur	w5, [x29, #-44]
  437e14:	str	w6, [sp, #48]
  437e18:	str	w7, [sp, #44]
  437e1c:	str	x8, [sp, #32]
  437e20:	str	w9, [sp, #28]
  437e24:	str	x10, [sp, #16]
  437e28:	ldur	w9, [x29, #-8]
  437e2c:	cbnz	w9, 437f68 <ASN1_generate_nconf@plt+0x19668>
  437e30:	str	xzr, [sp, #8]
  437e34:	ldr	w8, [sp, #28]
  437e38:	cmp	w8, #0x1
  437e3c:	b.ne	437e48 <ASN1_generate_nconf@plt+0x19548>  // b.any
  437e40:	mov	x8, #0x2                   	// #2
  437e44:	str	x8, [sp, #8]
  437e48:	ldr	w8, [sp, #28]
  437e4c:	cmp	w8, #0x2
  437e50:	b.eq	437e6c <ASN1_generate_nconf@plt+0x1956c>  // b.none
  437e54:	ldr	w8, [sp, #28]
  437e58:	cmp	w8, #0x3
  437e5c:	b.eq	437e6c <ASN1_generate_nconf@plt+0x1956c>  // b.none
  437e60:	ldr	w8, [sp, #28]
  437e64:	cmp	w8, #0x6
  437e68:	b.ne	437e74 <ASN1_generate_nconf@plt+0x19574>  // b.any
  437e6c:	mov	x8, #0x8                   	// #8
  437e70:	str	x8, [sp, #8]
  437e74:	ldr	w8, [sp, #28]
  437e78:	cmp	w8, #0x4
  437e7c:	b.eq	437e8c <ASN1_generate_nconf@plt+0x1958c>  // b.none
  437e80:	ldr	w8, [sp, #28]
  437e84:	cmp	w8, #0x5
  437e88:	b.ne	437e94 <ASN1_generate_nconf@plt+0x19594>  // b.any
  437e8c:	mov	x8, #0x10                  	// #16
  437e90:	str	x8, [sp, #8]
  437e94:	ldur	x8, [x29, #-24]
  437e98:	ldr	x8, [x8]
  437e9c:	cbnz	x8, 437ec8 <ASN1_generate_nconf@plt+0x195c8>
  437ea0:	ldr	x8, [sp, #8]
  437ea4:	add	x8, x8, #0x1
  437ea8:	mov	w0, w8
  437eac:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  437eb0:	add	x1, x1, #0x311
  437eb4:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  437eb8:	ldur	x9, [x29, #-24]
  437ebc:	str	x0, [x9]
  437ec0:	ldur	x9, [x29, #-16]
  437ec4:	str	x0, [x9]
  437ec8:	ldur	x8, [x29, #-16]
  437ecc:	ldr	x0, [x8]
  437ed0:	ldr	x8, [sp, #8]
  437ed4:	mov	w1, w8
  437ed8:	bl	41d740 <RAND_bytes@plt>
  437edc:	cmp	w0, #0x0
  437ee0:	cset	w8, gt
  437ee4:	tbnz	w8, #0, 437eec <ASN1_generate_nconf@plt+0x195ec>
  437ee8:	b	438108 <ASN1_generate_nconf@plt+0x19808>
  437eec:	str	xzr, [sp]
  437ef0:	ldr	x8, [sp]
  437ef4:	ldr	x9, [sp, #8]
  437ef8:	cmp	x8, x9
  437efc:	b.cs	437f50 <ASN1_generate_nconf@plt+0x19650>  // b.hs, b.nlast
  437f00:	ldur	x8, [x29, #-16]
  437f04:	ldr	x8, [x8]
  437f08:	ldr	x9, [sp]
  437f0c:	ldrb	w10, [x8, x9]
  437f10:	and	w10, w10, #0x3f
  437f14:	mov	w0, w10
  437f18:	sxtw	x8, w0
  437f1c:	adrp	x9, 482000 <ASN1_generate_nconf@plt+0x63700>
  437f20:	add	x9, x9, #0x4f8
  437f24:	add	x8, x9, x8
  437f28:	ldrb	w10, [x8]
  437f2c:	ldur	x8, [x29, #-16]
  437f30:	ldr	x8, [x8]
  437f34:	ldr	x9, [sp]
  437f38:	add	x8, x8, x9
  437f3c:	strb	w10, [x8]
  437f40:	ldr	x8, [sp]
  437f44:	add	x8, x8, #0x1
  437f48:	str	x8, [sp]
  437f4c:	b	437ef0 <ASN1_generate_nconf@plt+0x195f0>
  437f50:	ldur	x8, [x29, #-16]
  437f54:	ldr	x8, [x8]
  437f58:	ldr	x9, [sp]
  437f5c:	add	x8, x8, x9
  437f60:	mov	w10, #0x0                   	// #0
  437f64:	strb	w10, [x8]
  437f68:	ldur	x0, [x29, #-32]
  437f6c:	bl	41e3c0 <strlen@plt>
  437f70:	ldr	x8, [sp, #32]
  437f74:	cmp	x0, x8
  437f78:	b.ls	437fb8 <ASN1_generate_nconf@plt+0x196b8>  // b.plast
  437f7c:	ldur	w8, [x29, #-44]
  437f80:	cbnz	w8, 437fa4 <ASN1_generate_nconf@plt+0x196a4>
  437f84:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  437f88:	add	x8, x8, #0xc0
  437f8c:	ldr	x0, [x8]
  437f90:	ldr	x8, [sp, #32]
  437f94:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  437f98:	add	x1, x1, #0x31d
  437f9c:	mov	w2, w8
  437fa0:	bl	4196e0 <BIO_printf@plt>
  437fa4:	ldur	x8, [x29, #-32]
  437fa8:	ldr	x9, [sp, #32]
  437fac:	add	x8, x8, x9
  437fb0:	mov	w10, #0x0                   	// #0
  437fb4:	strb	w10, [x8]
  437fb8:	ldr	w8, [sp, #28]
  437fbc:	cmp	w8, #0x1
  437fc0:	b.ne	437fd8 <ASN1_generate_nconf@plt+0x196d8>  // b.any
  437fc4:	ldur	x0, [x29, #-32]
  437fc8:	ldur	x8, [x29, #-16]
  437fcc:	ldr	x1, [x8]
  437fd0:	bl	41d050 <DES_crypt@plt>
  437fd4:	str	x0, [sp, #16]
  437fd8:	ldr	w8, [sp, #28]
  437fdc:	cmp	w8, #0x2
  437fe0:	b.eq	437ff0 <ASN1_generate_nconf@plt+0x196f0>  // b.none
  437fe4:	ldr	w8, [sp, #28]
  437fe8:	cmp	w8, #0x3
  437fec:	b.ne	438020 <ASN1_generate_nconf@plt+0x19720>  // b.any
  437ff0:	ldur	x0, [x29, #-32]
  437ff4:	ldr	w8, [sp, #28]
  437ff8:	adrp	x9, 482000 <ASN1_generate_nconf@plt+0x63700>
  437ffc:	add	x9, x9, #0x251
  438000:	adrp	x10, 495000 <ASN1_generate_nconf@plt+0x76700>
  438004:	add	x10, x10, #0x44d
  438008:	cmp	w8, #0x2
  43800c:	csel	x1, x10, x9, eq  // eq = none
  438010:	ldur	x9, [x29, #-16]
  438014:	ldr	x2, [x9]
  438018:	bl	43811c <ASN1_generate_nconf@plt+0x1981c>
  43801c:	str	x0, [sp, #16]
  438020:	ldr	w8, [sp, #28]
  438024:	cmp	w8, #0x6
  438028:	b.ne	438048 <ASN1_generate_nconf@plt+0x19748>  // b.any
  43802c:	ldur	x0, [x29, #-32]
  438030:	ldur	x8, [x29, #-16]
  438034:	ldr	x2, [x8]
  438038:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  43803c:	add	x1, x1, #0xec2
  438040:	bl	43811c <ASN1_generate_nconf@plt+0x1981c>
  438044:	str	x0, [sp, #16]
  438048:	ldr	w8, [sp, #28]
  43804c:	cmp	w8, #0x4
  438050:	b.eq	438060 <ASN1_generate_nconf@plt+0x19760>  // b.none
  438054:	ldr	w8, [sp, #28]
  438058:	cmp	w8, #0x5
  43805c:	b.ne	438090 <ASN1_generate_nconf@plt+0x19790>  // b.any
  438060:	ldur	x0, [x29, #-32]
  438064:	ldr	w8, [sp, #28]
  438068:	adrp	x9, 481000 <ASN1_generate_nconf@plt+0x62700>
  43806c:	add	x9, x9, #0xcfc
  438070:	adrp	x10, 495000 <ASN1_generate_nconf@plt+0x76700>
  438074:	add	x10, x10, #0xf22
  438078:	cmp	w8, #0x4
  43807c:	csel	x1, x10, x9, eq  // eq = none
  438080:	ldur	x9, [x29, #-16]
  438084:	ldr	x2, [x9]
  438088:	bl	438918 <ASN1_generate_nconf@plt+0x1a018>
  43808c:	str	x0, [sp, #16]
  438090:	ldr	w8, [sp, #48]
  438094:	cbz	w8, 4380bc <ASN1_generate_nconf@plt+0x197bc>
  438098:	ldr	w8, [sp, #44]
  43809c:	cbnz	w8, 4380bc <ASN1_generate_nconf@plt+0x197bc>
  4380a0:	ldur	x0, [x29, #-40]
  4380a4:	ldur	x2, [x29, #-32]
  4380a8:	ldr	x3, [sp, #16]
  4380ac:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  4380b0:	add	x1, x1, #0x34c
  4380b4:	bl	4196e0 <BIO_printf@plt>
  4380b8:	b	4380fc <ASN1_generate_nconf@plt+0x197fc>
  4380bc:	ldr	w8, [sp, #48]
  4380c0:	cbz	w8, 4380e8 <ASN1_generate_nconf@plt+0x197e8>
  4380c4:	ldr	w8, [sp, #44]
  4380c8:	cbz	w8, 4380e8 <ASN1_generate_nconf@plt+0x197e8>
  4380cc:	ldur	x0, [x29, #-40]
  4380d0:	ldr	x2, [sp, #16]
  4380d4:	ldur	x3, [x29, #-32]
  4380d8:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  4380dc:	add	x1, x1, #0x34c
  4380e0:	bl	4196e0 <BIO_printf@plt>
  4380e4:	b	4380fc <ASN1_generate_nconf@plt+0x197fc>
  4380e8:	ldur	x0, [x29, #-40]
  4380ec:	ldr	x2, [sp, #16]
  4380f0:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  4380f4:	add	x1, x1, #0x34f
  4380f8:	bl	4196e0 <BIO_printf@plt>
  4380fc:	mov	w8, #0x1                   	// #1
  438100:	stur	w8, [x29, #-4]
  438104:	b	43810c <ASN1_generate_nconf@plt+0x1980c>
  438108:	stur	wzr, [x29, #-4]
  43810c:	ldur	w0, [x29, #-4]
  438110:	ldp	x29, x30, [sp, #96]
  438114:	add	sp, sp, #0x70
  438118:	ret
  43811c:	sub	sp, sp, #0x190
  438120:	stp	x29, x30, [sp, #368]
  438124:	str	x28, [sp, #384]
  438128:	add	x29, sp, #0x170
  43812c:	mov	x8, xzr
  438130:	mov	w9, #0x0                   	// #0
  438134:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  438138:	add	x10, x10, #0xe8
  43813c:	mov	x11, #0x5                   	// #5
  438140:	mov	x12, #0x9                   	// #9
  438144:	adrp	x13, 482000 <ASN1_generate_nconf@plt+0x63700>
  438148:	add	x13, x13, #0x538
  43814c:	adrp	x14, 482000 <ASN1_generate_nconf@plt+0x63700>
  438150:	add	x14, x14, #0x4f8
  438154:	sub	x15, x29, #0x35
  438158:	sub	x16, x29, #0x3e
  43815c:	stur	x0, [x29, #-16]
  438160:	stur	x1, [x29, #-24]
  438164:	stur	x2, [x29, #-32]
  438168:	stur	x8, [x29, #-72]
  43816c:	stur	x8, [x29, #-96]
  438170:	stur	x8, [x29, #-104]
  438174:	ldur	x0, [x29, #-16]
  438178:	stur	w9, [x29, #-164]
  43817c:	stur	x10, [x29, #-176]
  438180:	str	x11, [sp, #184]
  438184:	str	x12, [sp, #176]
  438188:	str	x13, [sp, #168]
  43818c:	str	x14, [sp, #160]
  438190:	str	x15, [sp, #152]
  438194:	str	x16, [sp, #144]
  438198:	bl	41e3c0 <strlen@plt>
  43819c:	stur	x0, [x29, #-112]
  4381a0:	ldur	w9, [x29, #-164]
  4381a4:	ldur	x8, [x29, #-176]
  4381a8:	strb	w9, [x8]
  4381ac:	ldur	x0, [x29, #-24]
  4381b0:	bl	41e3c0 <strlen@plt>
  4381b4:	stur	x0, [x29, #-128]
  4381b8:	ldur	x1, [x29, #-24]
  4381bc:	ldr	x0, [sp, #152]
  4381c0:	ldr	x2, [sp, #184]
  4381c4:	bl	41e130 <OPENSSL_strlcpy@plt>
  4381c8:	ldur	x1, [x29, #-32]
  4381cc:	ldr	x8, [sp, #144]
  4381d0:	mov	x0, x8
  4381d4:	ldr	x2, [sp, #176]
  4381d8:	bl	41e130 <OPENSSL_strlcpy@plt>
  4381dc:	ldr	x8, [sp, #144]
  4381e0:	mov	x0, x8
  4381e4:	bl	41e3c0 <strlen@plt>
  4381e8:	stur	x0, [x29, #-120]
  4381ec:	ldur	x8, [x29, #-128]
  4381f0:	cmp	x8, #0x0
  4381f4:	cset	w9, ls  // ls = plast
  4381f8:	tbnz	w9, #0, 438248 <ASN1_generate_nconf@plt+0x19948>
  4381fc:	ldur	x0, [x29, #-176]
  438200:	ldr	x1, [sp, #168]
  438204:	mov	x2, #0x29                  	// #41
  438208:	bl	41a3c0 <OPENSSL_strlcat@plt>
  43820c:	ldur	x8, [x29, #-128]
  438210:	cmp	x8, #0x4
  438214:	b.ls	43821c <ASN1_generate_nconf@plt+0x1991c>  // b.plast
  438218:	b	4388d8 <ASN1_generate_nconf@plt+0x19fd8>
  43821c:	ldur	x0, [x29, #-176]
  438220:	sub	x1, x29, #0x35
  438224:	mov	x8, #0x29                  	// #41
  438228:	mov	x2, x8
  43822c:	str	x8, [sp, #136]
  438230:	bl	41a3c0 <OPENSSL_strlcat@plt>
  438234:	ldur	x8, [x29, #-176]
  438238:	mov	x0, x8
  43823c:	ldr	x1, [sp, #168]
  438240:	ldr	x2, [sp, #136]
  438244:	bl	41a3c0 <OPENSSL_strlcat@plt>
  438248:	ldur	x0, [x29, #-176]
  43824c:	sub	x1, x29, #0x3e
  438250:	mov	x2, #0x29                  	// #41
  438254:	bl	41a3c0 <OPENSSL_strlcat@plt>
  438258:	ldur	x8, [x29, #-176]
  43825c:	mov	x0, x8
  438260:	bl	41e3c0 <strlen@plt>
  438264:	cmp	x0, #0xe
  438268:	b.ls	438270 <ASN1_generate_nconf@plt+0x19970>  // b.plast
  43826c:	b	4388d8 <ASN1_generate_nconf@plt+0x19fd8>
  438270:	ldur	x8, [x29, #-176]
  438274:	stur	x8, [x29, #-80]
  438278:	ldur	x9, [x29, #-128]
  43827c:	cmp	x9, #0x0
  438280:	cset	w10, ls  // ls = plast
  438284:	tbnz	w10, #0, 43829c <ASN1_generate_nconf@plt+0x1999c>
  438288:	ldur	x8, [x29, #-128]
  43828c:	add	x8, x8, #0x2
  438290:	ldur	x9, [x29, #-80]
  438294:	add	x8, x9, x8
  438298:	stur	x8, [x29, #-80]
  43829c:	ldur	x8, [x29, #-120]
  4382a0:	cmp	x8, #0x8
  4382a4:	b.ls	4382ac <ASN1_generate_nconf@plt+0x199ac>  // b.plast
  4382a8:	b	4388d8 <ASN1_generate_nconf@plt+0x19fd8>
  4382ac:	bl	41be40 <EVP_MD_CTX_new@plt>
  4382b0:	stur	x0, [x29, #-96]
  4382b4:	ldur	x8, [x29, #-96]
  4382b8:	cbz	x8, 4382fc <ASN1_generate_nconf@plt+0x199fc>
  4382bc:	ldur	x0, [x29, #-96]
  4382c0:	str	x0, [sp, #128]
  4382c4:	bl	41ac50 <EVP_md5@plt>
  4382c8:	ldr	x8, [sp, #128]
  4382cc:	str	x0, [sp, #120]
  4382d0:	mov	x0, x8
  4382d4:	ldr	x1, [sp, #120]
  4382d8:	mov	x9, xzr
  4382dc:	mov	x2, x9
  4382e0:	bl	419680 <EVP_DigestInit_ex@plt>
  4382e4:	cbz	w0, 4382fc <ASN1_generate_nconf@plt+0x199fc>
  4382e8:	ldur	x0, [x29, #-96]
  4382ec:	ldur	x1, [x29, #-16]
  4382f0:	ldur	x2, [x29, #-112]
  4382f4:	bl	41af60 <EVP_DigestUpdate@plt>
  4382f8:	cbnz	w0, 438300 <ASN1_generate_nconf@plt+0x19a00>
  4382fc:	b	4388d8 <ASN1_generate_nconf@plt+0x19fd8>
  438300:	ldur	x8, [x29, #-128]
  438304:	cmp	x8, #0x0
  438308:	cset	w9, ls  // ls = plast
  43830c:	tbnz	w9, #0, 438350 <ASN1_generate_nconf@plt+0x19a50>
  438310:	ldur	x0, [x29, #-96]
  438314:	ldr	x1, [sp, #168]
  438318:	mov	x2, #0x1                   	// #1
  43831c:	bl	41af60 <EVP_DigestUpdate@plt>
  438320:	cbz	w0, 43834c <ASN1_generate_nconf@plt+0x19a4c>
  438324:	ldur	x0, [x29, #-96]
  438328:	ldur	x2, [x29, #-128]
  43832c:	sub	x1, x29, #0x35
  438330:	bl	41af60 <EVP_DigestUpdate@plt>
  438334:	cbz	w0, 43834c <ASN1_generate_nconf@plt+0x19a4c>
  438338:	ldur	x0, [x29, #-96]
  43833c:	ldr	x1, [sp, #168]
  438340:	mov	x2, #0x1                   	// #1
  438344:	bl	41af60 <EVP_DigestUpdate@plt>
  438348:	cbnz	w0, 438350 <ASN1_generate_nconf@plt+0x19a50>
  43834c:	b	4388d8 <ASN1_generate_nconf@plt+0x19fd8>
  438350:	ldur	x0, [x29, #-96]
  438354:	ldur	x2, [x29, #-120]
  438358:	sub	x1, x29, #0x3e
  43835c:	bl	41af60 <EVP_DigestUpdate@plt>
  438360:	cbnz	w0, 438368 <ASN1_generate_nconf@plt+0x19a68>
  438364:	b	4388d8 <ASN1_generate_nconf@plt+0x19fd8>
  438368:	bl	41be40 <EVP_MD_CTX_new@plt>
  43836c:	stur	x0, [x29, #-104]
  438370:	ldur	x8, [x29, #-104]
  438374:	cbz	x8, 4383f8 <ASN1_generate_nconf@plt+0x19af8>
  438378:	ldur	x0, [x29, #-104]
  43837c:	str	x0, [sp, #112]
  438380:	bl	41ac50 <EVP_md5@plt>
  438384:	ldr	x8, [sp, #112]
  438388:	str	x0, [sp, #104]
  43838c:	mov	x0, x8
  438390:	ldr	x1, [sp, #104]
  438394:	mov	x9, xzr
  438398:	mov	x2, x9
  43839c:	bl	419680 <EVP_DigestInit_ex@plt>
  4383a0:	cbz	w0, 4383f8 <ASN1_generate_nconf@plt+0x19af8>
  4383a4:	ldur	x0, [x29, #-104]
  4383a8:	ldur	x1, [x29, #-16]
  4383ac:	ldur	x2, [x29, #-112]
  4383b0:	bl	41af60 <EVP_DigestUpdate@plt>
  4383b4:	cbz	w0, 4383f8 <ASN1_generate_nconf@plt+0x19af8>
  4383b8:	ldur	x0, [x29, #-104]
  4383bc:	ldur	x2, [x29, #-120]
  4383c0:	sub	x1, x29, #0x3e
  4383c4:	bl	41af60 <EVP_DigestUpdate@plt>
  4383c8:	cbz	w0, 4383f8 <ASN1_generate_nconf@plt+0x19af8>
  4383cc:	ldur	x0, [x29, #-104]
  4383d0:	ldur	x1, [x29, #-16]
  4383d4:	ldur	x2, [x29, #-112]
  4383d8:	bl	41af60 <EVP_DigestUpdate@plt>
  4383dc:	cbz	w0, 4383f8 <ASN1_generate_nconf@plt+0x19af8>
  4383e0:	ldur	x0, [x29, #-104]
  4383e4:	sub	x1, x29, #0x30
  4383e8:	mov	x8, xzr
  4383ec:	mov	x2, x8
  4383f0:	bl	41b2c0 <EVP_DigestFinal_ex@plt>
  4383f4:	cbnz	w0, 4383fc <ASN1_generate_nconf@plt+0x19afc>
  4383f8:	b	4388d8 <ASN1_generate_nconf@plt+0x19fd8>
  4383fc:	ldur	x8, [x29, #-112]
  438400:	stur	w8, [x29, #-88]
  438404:	ldur	w8, [x29, #-88]
  438408:	mov	w9, w8
  43840c:	cmp	x9, #0x10
  438410:	b.ls	438440 <ASN1_generate_nconf@plt+0x19b40>  // b.plast
  438414:	ldur	x0, [x29, #-96]
  438418:	sub	x1, x29, #0x30
  43841c:	mov	x2, #0x10                  	// #16
  438420:	bl	41af60 <EVP_DigestUpdate@plt>
  438424:	cbnz	w0, 43842c <ASN1_generate_nconf@plt+0x19b2c>
  438428:	b	4388d8 <ASN1_generate_nconf@plt+0x19fd8>
  43842c:	ldur	w8, [x29, #-88]
  438430:	mov	w9, w8
  438434:	subs	x9, x9, #0x10
  438438:	stur	w9, [x29, #-88]
  43843c:	b	438404 <ASN1_generate_nconf@plt+0x19b04>
  438440:	ldur	x0, [x29, #-96]
  438444:	ldur	w8, [x29, #-88]
  438448:	mov	w2, w8
  43844c:	sub	x1, x29, #0x30
  438450:	bl	41af60 <EVP_DigestUpdate@plt>
  438454:	cbnz	w0, 43845c <ASN1_generate_nconf@plt+0x19b5c>
  438458:	b	4388d8 <ASN1_generate_nconf@plt+0x19fd8>
  43845c:	ldur	x8, [x29, #-112]
  438460:	stur	w8, [x29, #-84]
  438464:	ldur	w8, [x29, #-84]
  438468:	cbz	w8, 4384c4 <ASN1_generate_nconf@plt+0x19bc4>
  43846c:	ldur	x0, [x29, #-96]
  438470:	ldur	w8, [x29, #-84]
  438474:	and	w8, w8, #0x1
  438478:	str	x0, [sp, #96]
  43847c:	cbz	w8, 438490 <ASN1_generate_nconf@plt+0x19b90>
  438480:	adrp	x8, 482000 <ASN1_generate_nconf@plt+0x63700>
  438484:	add	x8, x8, #0x53a
  438488:	str	x8, [sp, #88]
  43848c:	b	438498 <ASN1_generate_nconf@plt+0x19b98>
  438490:	ldur	x8, [x29, #-16]
  438494:	str	x8, [sp, #88]
  438498:	ldr	x8, [sp, #88]
  43849c:	ldr	x0, [sp, #96]
  4384a0:	mov	x1, x8
  4384a4:	mov	x2, #0x1                   	// #1
  4384a8:	bl	41af60 <EVP_DigestUpdate@plt>
  4384ac:	cbnz	w0, 4384b4 <ASN1_generate_nconf@plt+0x19bb4>
  4384b0:	b	4388d8 <ASN1_generate_nconf@plt+0x19fd8>
  4384b4:	ldur	w8, [x29, #-84]
  4384b8:	asr	w8, w8, #1
  4384bc:	stur	w8, [x29, #-84]
  4384c0:	b	438464 <ASN1_generate_nconf@plt+0x19b64>
  4384c4:	ldur	x0, [x29, #-96]
  4384c8:	sub	x1, x29, #0x30
  4384cc:	mov	x8, xzr
  4384d0:	mov	x2, x8
  4384d4:	bl	41b2c0 <EVP_DigestFinal_ex@plt>
  4384d8:	cbnz	w0, 4384e8 <ASN1_generate_nconf@plt+0x19be8>
  4384dc:	mov	x8, xzr
  4384e0:	stur	x8, [x29, #-8]
  4384e4:	b	438904 <ASN1_generate_nconf@plt+0x1a004>
  4384e8:	stur	wzr, [x29, #-88]
  4384ec:	ldur	w8, [x29, #-88]
  4384f0:	cmp	w8, #0x3e8
  4384f4:	b.cs	43868c <ASN1_generate_nconf@plt+0x19d8c>  // b.hs, b.nlast
  4384f8:	ldur	x0, [x29, #-104]
  4384fc:	str	x0, [sp, #80]
  438500:	bl	41ac50 <EVP_md5@plt>
  438504:	ldr	x8, [sp, #80]
  438508:	str	x0, [sp, #72]
  43850c:	mov	x0, x8
  438510:	ldr	x1, [sp, #72]
  438514:	mov	x9, xzr
  438518:	mov	x2, x9
  43851c:	bl	419680 <EVP_DigestInit_ex@plt>
  438520:	cbnz	w0, 438528 <ASN1_generate_nconf@plt+0x19c28>
  438524:	b	4388d8 <ASN1_generate_nconf@plt+0x19fd8>
  438528:	ldur	x0, [x29, #-104]
  43852c:	ldur	w8, [x29, #-88]
  438530:	and	w8, w8, #0x1
  438534:	str	x0, [sp, #64]
  438538:	cbz	w8, 438548 <ASN1_generate_nconf@plt+0x19c48>
  43853c:	ldur	x8, [x29, #-16]
  438540:	str	x8, [sp, #56]
  438544:	b	438550 <ASN1_generate_nconf@plt+0x19c50>
  438548:	sub	x8, x29, #0x30
  43854c:	str	x8, [sp, #56]
  438550:	ldr	x8, [sp, #56]
  438554:	ldur	w9, [x29, #-88]
  438558:	and	w9, w9, #0x1
  43855c:	str	x8, [sp, #48]
  438560:	cbz	w9, 438570 <ASN1_generate_nconf@plt+0x19c70>
  438564:	ldur	x8, [x29, #-112]
  438568:	str	x8, [sp, #40]
  43856c:	b	438578 <ASN1_generate_nconf@plt+0x19c78>
  438570:	mov	x8, #0x10                  	// #16
  438574:	str	x8, [sp, #40]
  438578:	ldr	x8, [sp, #40]
  43857c:	ldr	x0, [sp, #64]
  438580:	ldr	x1, [sp, #48]
  438584:	mov	x2, x8
  438588:	bl	41af60 <EVP_DigestUpdate@plt>
  43858c:	cbnz	w0, 438594 <ASN1_generate_nconf@plt+0x19c94>
  438590:	b	4388d8 <ASN1_generate_nconf@plt+0x19fd8>
  438594:	ldur	w8, [x29, #-88]
  438598:	mov	w9, #0x3                   	// #3
  43859c:	udiv	w10, w8, w9
  4385a0:	mul	w9, w10, w9
  4385a4:	subs	w8, w8, w9
  4385a8:	cbz	w8, 4385c4 <ASN1_generate_nconf@plt+0x19cc4>
  4385ac:	ldur	x0, [x29, #-104]
  4385b0:	ldur	x2, [x29, #-120]
  4385b4:	sub	x1, x29, #0x3e
  4385b8:	bl	41af60 <EVP_DigestUpdate@plt>
  4385bc:	cbnz	w0, 4385c4 <ASN1_generate_nconf@plt+0x19cc4>
  4385c0:	b	4388d8 <ASN1_generate_nconf@plt+0x19fd8>
  4385c4:	ldur	w8, [x29, #-88]
  4385c8:	mov	w9, #0x7                   	// #7
  4385cc:	udiv	w10, w8, w9
  4385d0:	mul	w9, w10, w9
  4385d4:	subs	w8, w8, w9
  4385d8:	cbz	w8, 4385f4 <ASN1_generate_nconf@plt+0x19cf4>
  4385dc:	ldur	x0, [x29, #-104]
  4385e0:	ldur	x1, [x29, #-16]
  4385e4:	ldur	x2, [x29, #-112]
  4385e8:	bl	41af60 <EVP_DigestUpdate@plt>
  4385ec:	cbnz	w0, 4385f4 <ASN1_generate_nconf@plt+0x19cf4>
  4385f0:	b	4388d8 <ASN1_generate_nconf@plt+0x19fd8>
  4385f4:	ldur	x0, [x29, #-104]
  4385f8:	ldur	w8, [x29, #-88]
  4385fc:	and	w8, w8, #0x1
  438600:	str	x0, [sp, #32]
  438604:	cbz	w8, 438614 <ASN1_generate_nconf@plt+0x19d14>
  438608:	sub	x8, x29, #0x30
  43860c:	str	x8, [sp, #24]
  438610:	b	43861c <ASN1_generate_nconf@plt+0x19d1c>
  438614:	ldur	x8, [x29, #-16]
  438618:	str	x8, [sp, #24]
  43861c:	ldr	x8, [sp, #24]
  438620:	ldur	w9, [x29, #-88]
  438624:	and	w9, w9, #0x1
  438628:	str	x8, [sp, #16]
  43862c:	cbz	w9, 43863c <ASN1_generate_nconf@plt+0x19d3c>
  438630:	mov	x8, #0x10                  	// #16
  438634:	str	x8, [sp, #8]
  438638:	b	438644 <ASN1_generate_nconf@plt+0x19d44>
  43863c:	ldur	x8, [x29, #-112]
  438640:	str	x8, [sp, #8]
  438644:	ldr	x8, [sp, #8]
  438648:	ldr	x0, [sp, #32]
  43864c:	ldr	x1, [sp, #16]
  438650:	mov	x2, x8
  438654:	bl	41af60 <EVP_DigestUpdate@plt>
  438658:	cbnz	w0, 438660 <ASN1_generate_nconf@plt+0x19d60>
  43865c:	b	4388d8 <ASN1_generate_nconf@plt+0x19fd8>
  438660:	ldur	x0, [x29, #-104]
  438664:	sub	x1, x29, #0x30
  438668:	mov	x8, xzr
  43866c:	mov	x2, x8
  438670:	bl	41b2c0 <EVP_DigestFinal_ex@plt>
  438674:	cbnz	w0, 43867c <ASN1_generate_nconf@plt+0x19d7c>
  438678:	b	4388d8 <ASN1_generate_nconf@plt+0x19fd8>
  43867c:	ldur	w8, [x29, #-88]
  438680:	add	w8, w8, #0x1
  438684:	stur	w8, [x29, #-88]
  438688:	b	4384ec <ASN1_generate_nconf@plt+0x19bec>
  43868c:	ldur	x0, [x29, #-104]
  438690:	bl	41d650 <EVP_MD_CTX_free@plt>
  438694:	ldur	x0, [x29, #-96]
  438698:	bl	41d650 <EVP_MD_CTX_free@plt>
  43869c:	mov	x8, xzr
  4386a0:	stur	x8, [x29, #-104]
  4386a4:	stur	x8, [x29, #-96]
  4386a8:	stur	wzr, [x29, #-148]
  4386ac:	stur	wzr, [x29, #-152]
  4386b0:	ldur	w8, [x29, #-148]
  4386b4:	cmp	w8, #0xe
  4386b8:	b.ge	438708 <ASN1_generate_nconf@plt+0x19e08>  // b.tcont
  4386bc:	ldursw	x8, [x29, #-152]
  4386c0:	sub	x9, x29, #0x30
  4386c4:	add	x8, x9, x8
  4386c8:	ldrb	w10, [x8]
  4386cc:	ldursw	x8, [x29, #-148]
  4386d0:	sub	x9, x29, #0x90
  4386d4:	add	x8, x9, x8
  4386d8:	strb	w10, [x8]
  4386dc:	ldur	w8, [x29, #-148]
  4386e0:	add	w8, w8, #0x1
  4386e4:	stur	w8, [x29, #-148]
  4386e8:	ldur	w8, [x29, #-152]
  4386ec:	add	w8, w8, #0x6
  4386f0:	mov	w9, #0x11                  	// #17
  4386f4:	sdiv	w10, w8, w9
  4386f8:	mul	w9, w10, w9
  4386fc:	subs	w8, w8, w9
  438700:	stur	w8, [x29, #-152]
  438704:	b	4386b0 <ASN1_generate_nconf@plt+0x19db0>
  438708:	sub	x8, x29, #0x30
  43870c:	ldrb	w9, [x8, #5]
  438710:	sub	x10, x29, #0x90
  438714:	strb	w9, [x10, #14]
  438718:	ldrb	w9, [x8, #11]
  43871c:	strb	w9, [x10, #15]
  438720:	ldur	x8, [x29, #-80]
  438724:	ldur	x10, [x29, #-120]
  438728:	add	x8, x8, x10
  43872c:	stur	x8, [x29, #-160]
  438730:	ldr	x8, [sp, #168]
  438734:	ldrb	w9, [x8]
  438738:	ldur	x10, [x29, #-160]
  43873c:	add	x11, x10, #0x1
  438740:	stur	x11, [x29, #-160]
  438744:	strb	w9, [x10]
  438748:	stur	wzr, [x29, #-88]
  43874c:	ldur	w8, [x29, #-88]
  438750:	cmp	w8, #0xf
  438754:	b.cs	438858 <ASN1_generate_nconf@plt+0x19f58>  // b.hs, b.nlast
  438758:	ldur	w8, [x29, #-88]
  43875c:	add	w8, w8, #0x2
  438760:	sub	x9, x29, #0x90
  438764:	ldrb	w8, [x9, w8, uxtw]
  438768:	and	w8, w8, #0x3f
  43876c:	mov	w0, w8
  438770:	sxtw	x10, w0
  438774:	ldr	x11, [sp, #160]
  438778:	add	x10, x11, x10
  43877c:	ldrb	w8, [x10]
  438780:	ldur	x10, [x29, #-160]
  438784:	add	x12, x10, #0x1
  438788:	stur	x12, [x29, #-160]
  43878c:	strb	w8, [x10]
  438790:	ldur	w8, [x29, #-88]
  438794:	add	w8, w8, #0x1
  438798:	ldrb	w8, [x9, w8, uxtw]
  43879c:	and	w8, w8, #0xf
  4387a0:	ldur	w13, [x29, #-88]
  4387a4:	add	w13, w13, #0x2
  4387a8:	ldrb	w13, [x9, w13, uxtw]
  4387ac:	asr	w13, w13, #6
  4387b0:	orr	w8, w13, w8, lsl #2
  4387b4:	mov	w0, w8
  4387b8:	sxtw	x10, w0
  4387bc:	add	x10, x11, x10
  4387c0:	ldrb	w8, [x10]
  4387c4:	ldur	x10, [x29, #-160]
  4387c8:	add	x12, x10, #0x1
  4387cc:	stur	x12, [x29, #-160]
  4387d0:	strb	w8, [x10]
  4387d4:	ldur	w8, [x29, #-88]
  4387d8:	mov	w10, w8
  4387dc:	ldrb	w8, [x9, x10]
  4387e0:	and	w8, w8, #0x3
  4387e4:	ldur	w13, [x29, #-88]
  4387e8:	add	w13, w13, #0x1
  4387ec:	ldrb	w13, [x9, w13, uxtw]
  4387f0:	asr	w13, w13, #4
  4387f4:	orr	w8, w13, w8, lsl #4
  4387f8:	mov	w0, w8
  4387fc:	sxtw	x10, w0
  438800:	add	x10, x11, x10
  438804:	ldrb	w8, [x10]
  438808:	ldur	x10, [x29, #-160]
  43880c:	add	x12, x10, #0x1
  438810:	stur	x12, [x29, #-160]
  438814:	strb	w8, [x10]
  438818:	ldur	w8, [x29, #-88]
  43881c:	mov	w10, w8
  438820:	ldrb	w8, [x9, x10]
  438824:	asr	w8, w8, #2
  438828:	mov	w0, w8
  43882c:	sxtw	x9, w0
  438830:	add	x9, x11, x9
  438834:	ldrb	w8, [x9]
  438838:	ldur	x9, [x29, #-160]
  43883c:	add	x10, x9, #0x1
  438840:	stur	x10, [x29, #-160]
  438844:	strb	w8, [x9]
  438848:	ldur	w8, [x29, #-88]
  43884c:	add	w8, w8, #0x3
  438850:	stur	w8, [x29, #-88]
  438854:	b	43874c <ASN1_generate_nconf@plt+0x19e4c>
  438858:	ldur	w8, [x29, #-88]
  43885c:	mov	w9, w8
  438860:	sub	x10, x29, #0x90
  438864:	ldrb	w8, [x10, x9]
  438868:	and	w8, w8, #0x3f
  43886c:	mov	w0, w8
  438870:	sxtw	x9, w0
  438874:	ldr	x11, [sp, #160]
  438878:	add	x9, x11, x9
  43887c:	ldrb	w8, [x9]
  438880:	ldur	x9, [x29, #-160]
  438884:	add	x12, x9, #0x1
  438888:	stur	x12, [x29, #-160]
  43888c:	strb	w8, [x9]
  438890:	ldur	w8, [x29, #-88]
  438894:	mov	w9, w8
  438898:	ldrb	w8, [x10, x9]
  43889c:	asr	w8, w8, #6
  4388a0:	mov	w0, w8
  4388a4:	sxtw	x9, w0
  4388a8:	add	x9, x11, x9
  4388ac:	ldrb	w8, [x9]
  4388b0:	ldur	x9, [x29, #-160]
  4388b4:	add	x10, x9, #0x1
  4388b8:	stur	x10, [x29, #-160]
  4388bc:	strb	w8, [x9]
  4388c0:	ldur	x9, [x29, #-160]
  4388c4:	mov	w8, #0x0                   	// #0
  4388c8:	strb	w8, [x9]
  4388cc:	ldur	x9, [x29, #-176]
  4388d0:	stur	x9, [x29, #-8]
  4388d4:	b	438904 <ASN1_generate_nconf@plt+0x1a004>
  4388d8:	ldur	x0, [x29, #-72]
  4388dc:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  4388e0:	add	x1, x1, #0x303
  4388e4:	mov	w2, #0x1e2                 	// #482
  4388e8:	bl	41b180 <CRYPTO_free@plt>
  4388ec:	ldur	x0, [x29, #-104]
  4388f0:	bl	41d650 <EVP_MD_CTX_free@plt>
  4388f4:	ldur	x0, [x29, #-96]
  4388f8:	bl	41d650 <EVP_MD_CTX_free@plt>
  4388fc:	mov	x8, xzr
  438900:	stur	x8, [x29, #-8]
  438904:	ldur	x0, [x29, #-8]
  438908:	ldr	x28, [sp, #384]
  43890c:	ldp	x29, x30, [sp, #368]
  438910:	add	sp, sp, #0x190
  438914:	ret
  438918:	stp	x29, x30, [sp, #-32]!
  43891c:	str	x28, [sp, #16]
  438920:	mov	x29, sp
  438924:	sub	sp, sp, #0x350
  438928:	mov	x8, xzr
  43892c:	mov	w9, #0x1388                	// #5000
  438930:	mov	w10, #0x0                   	// #0
  438934:	adrp	x11, 4b1000 <stdin@@GLIBC_2.17+0x10>
  438938:	add	x11, x11, #0x111
  43893c:	adrp	x12, 482000 <ASN1_generate_nconf@plt+0x63700>
  438940:	add	x12, x12, #0x538
  438944:	adrp	x13, 482000 <ASN1_generate_nconf@plt+0x63700>
  438948:	add	x13, x13, #0x303
  43894c:	adrp	x14, 482000 <ASN1_generate_nconf@plt+0x63700>
  438950:	add	x14, x14, #0x4f8
  438954:	stur	x0, [x29, #-16]
  438958:	stur	x1, [x29, #-24]
  43895c:	stur	x2, [x29, #-32]
  438960:	stur	xzr, [x29, #-168]
  438964:	stur	x8, [x29, #-200]
  438968:	stur	x8, [x29, #-216]
  43896c:	stur	x8, [x29, #-224]
  438970:	stur	x8, [x29, #-232]
  438974:	str	w9, [sp, #588]
  438978:	strb	w10, [sp, #587]
  43897c:	str	x8, [sp, #576]
  438980:	str	x8, [sp, #568]
  438984:	str	x8, [sp, #560]
  438988:	ldur	x0, [x29, #-16]
  43898c:	str	x11, [sp, #184]
  438990:	str	x12, [sp, #176]
  438994:	str	x13, [sp, #168]
  438998:	str	x14, [sp, #160]
  43899c:	bl	41e3c0 <strlen@plt>
  4389a0:	stur	x0, [x29, #-240]
  4389a4:	ldur	x0, [x29, #-24]
  4389a8:	bl	41e3c0 <strlen@plt>
  4389ac:	stur	x0, [x29, #-256]
  4389b0:	ldur	x8, [x29, #-256]
  4389b4:	cmp	x8, #0x1
  4389b8:	b.eq	4389c8 <ASN1_generate_nconf@plt+0x1a0c8>  // b.none
  4389bc:	mov	x8, xzr
  4389c0:	stur	x8, [x29, #-8]
  4389c4:	b	43a1ec <ASN1_generate_nconf@plt+0x1b8ec>
  4389c8:	ldur	x8, [x29, #-24]
  4389cc:	ldrb	w9, [x8]
  4389d0:	cmp	w9, #0x35
  4389d4:	str	w9, [sp, #156]
  4389d8:	b.eq	4389f0 <ASN1_generate_nconf@plt+0x1a0f0>  // b.none
  4389dc:	b	4389e0 <ASN1_generate_nconf@plt+0x1a0e0>
  4389e0:	ldr	w8, [sp, #156]
  4389e4:	cmp	w8, #0x36
  4389e8:	b.eq	438a04 <ASN1_generate_nconf@plt+0x1a104>  // b.none
  4389ec:	b	438a18 <ASN1_generate_nconf@plt+0x1a118>
  4389f0:	bl	41dfd0 <EVP_sha256@plt>
  4389f4:	stur	x0, [x29, #-232]
  4389f8:	mov	x8, #0x20                  	// #32
  4389fc:	stur	x8, [x29, #-168]
  438a00:	b	438a24 <ASN1_generate_nconf@plt+0x1a124>
  438a04:	bl	41ded0 <EVP_sha512@plt>
  438a08:	stur	x0, [x29, #-232]
  438a0c:	mov	x8, #0x40                  	// #64
  438a10:	stur	x8, [x29, #-168]
  438a14:	b	438a24 <ASN1_generate_nconf@plt+0x1a124>
  438a18:	mov	x8, xzr
  438a1c:	stur	x8, [x29, #-8]
  438a20:	b	43a1ec <ASN1_generate_nconf@plt+0x1b8ec>
  438a24:	ldur	x0, [x29, #-32]
  438a28:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  438a2c:	add	x1, x1, #0x53c
  438a30:	mov	x2, #0x7                   	// #7
  438a34:	bl	41b3f0 <strncmp@plt>
  438a38:	cbnz	w0, 438ad4 <ASN1_generate_nconf@plt+0x1a1d4>
  438a3c:	ldur	x8, [x29, #-32]
  438a40:	add	x8, x8, #0x7
  438a44:	str	x8, [sp, #552]
  438a48:	ldr	x0, [sp, #552]
  438a4c:	add	x1, sp, #0x220
  438a50:	mov	w2, #0xa                   	// #10
  438a54:	bl	41ce50 <strtoul@plt>
  438a58:	str	x0, [sp, #536]
  438a5c:	ldr	x8, [sp, #544]
  438a60:	ldrb	w9, [x8]
  438a64:	cmp	w9, #0x24
  438a68:	b.ne	438ac8 <ASN1_generate_nconf@plt+0x1a1c8>  // b.any
  438a6c:	ldr	x8, [sp, #544]
  438a70:	add	x8, x8, #0x1
  438a74:	stur	x8, [x29, #-32]
  438a78:	ldr	x8, [sp, #536]
  438a7c:	mov	x9, #0xc9ff                	// #51711
  438a80:	movk	x9, #0x3b9a, lsl #16
  438a84:	cmp	x8, x9
  438a88:	b.ls	438a9c <ASN1_generate_nconf@plt+0x1a19c>  // b.plast
  438a8c:	mov	w8, #0xc9ff                	// #51711
  438a90:	movk	w8, #0x3b9a, lsl #16
  438a94:	str	w8, [sp, #588]
  438a98:	b	438abc <ASN1_generate_nconf@plt+0x1a1bc>
  438a9c:	ldr	x8, [sp, #536]
  438aa0:	cmp	x8, #0x3e8
  438aa4:	b.cs	438ab4 <ASN1_generate_nconf@plt+0x1a1b4>  // b.hs, b.nlast
  438aa8:	mov	w8, #0x3e8                 	// #1000
  438aac:	str	w8, [sp, #588]
  438ab0:	b	438abc <ASN1_generate_nconf@plt+0x1a1bc>
  438ab4:	ldr	x8, [sp, #536]
  438ab8:	str	w8, [sp, #588]
  438abc:	mov	w8, #0x1                   	// #1
  438ac0:	strb	w8, [sp, #587]
  438ac4:	b	438ad4 <ASN1_generate_nconf@plt+0x1a1d4>
  438ac8:	mov	x8, xzr
  438acc:	stur	x8, [x29, #-8]
  438ad0:	b	43a1ec <ASN1_generate_nconf@plt+0x1b8ec>
  438ad4:	ldur	x1, [x29, #-24]
  438ad8:	sub	x8, x29, #0xaa
  438adc:	mov	x0, x8
  438ae0:	mov	x2, #0x2                   	// #2
  438ae4:	str	x8, [sp, #144]
  438ae8:	bl	41e130 <OPENSSL_strlcpy@plt>
  438aec:	ldur	x1, [x29, #-32]
  438af0:	sub	x8, x29, #0xbb
  438af4:	mov	x0, x8
  438af8:	mov	x2, #0x11                  	// #17
  438afc:	str	x8, [sp, #136]
  438b00:	bl	41e130 <OPENSSL_strlcpy@plt>
  438b04:	ldr	x8, [sp, #136]
  438b08:	mov	x0, x8
  438b0c:	bl	41e3c0 <strlen@plt>
  438b10:	stur	x0, [x29, #-248]
  438b14:	mov	w9, #0x0                   	// #0
  438b18:	ldr	x8, [sp, #184]
  438b1c:	strb	w9, [x8]
  438b20:	mov	x0, x8
  438b24:	ldr	x1, [sp, #176]
  438b28:	mov	x10, #0x7c                  	// #124
  438b2c:	mov	x2, x10
  438b30:	str	x10, [sp, #128]
  438b34:	bl	41a3c0 <OPENSSL_strlcat@plt>
  438b38:	ldr	x8, [sp, #184]
  438b3c:	mov	x0, x8
  438b40:	ldr	x1, [sp, #144]
  438b44:	ldr	x2, [sp, #128]
  438b48:	bl	41a3c0 <OPENSSL_strlcat@plt>
  438b4c:	ldr	x8, [sp, #184]
  438b50:	mov	x0, x8
  438b54:	ldr	x1, [sp, #176]
  438b58:	ldr	x2, [sp, #128]
  438b5c:	bl	41a3c0 <OPENSSL_strlcat@plt>
  438b60:	ldrb	w9, [sp, #587]
  438b64:	cbz	w9, 438bb4 <ASN1_generate_nconf@plt+0x1a2b4>
  438b68:	ldr	w2, [sp, #588]
  438b6c:	add	x8, sp, #0x1c8
  438b70:	mov	x0, x8
  438b74:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  438b78:	add	x1, x1, #0x353
  438b7c:	str	x8, [sp, #120]
  438b80:	bl	41df50 <sprintf@plt>
  438b84:	ldr	x8, [sp, #184]
  438b88:	mov	x0, x8
  438b8c:	ldr	x1, [sp, #120]
  438b90:	mov	x9, #0x7c                  	// #124
  438b94:	mov	x2, x9
  438b98:	str	x9, [sp, #112]
  438b9c:	bl	41a3c0 <OPENSSL_strlcat@plt>
  438ba0:	ldr	x8, [sp, #184]
  438ba4:	mov	x0, x8
  438ba8:	ldr	x1, [sp, #176]
  438bac:	ldr	x2, [sp, #112]
  438bb0:	bl	41a3c0 <OPENSSL_strlcat@plt>
  438bb4:	ldr	x0, [sp, #184]
  438bb8:	sub	x1, x29, #0xbb
  438bbc:	mov	x2, #0x7c                  	// #124
  438bc0:	bl	41a3c0 <OPENSSL_strlcat@plt>
  438bc4:	ldr	x8, [sp, #184]
  438bc8:	mov	x0, x8
  438bcc:	bl	41e3c0 <strlen@plt>
  438bd0:	ldrb	w9, [sp, #587]
  438bd4:	mov	w10, #0x11                  	// #17
  438bd8:	mul	w9, w10, w9
  438bdc:	add	w9, w9, #0x3
  438be0:	ldur	x8, [x29, #-248]
  438be4:	add	x8, x8, w9, sxtw
  438be8:	cmp	x0, x8
  438bec:	b.ls	438bf4 <ASN1_generate_nconf@plt+0x1a2f4>  // b.plast
  438bf0:	b	43a1a4 <ASN1_generate_nconf@plt+0x1b8a4>
  438bf4:	bl	41be40 <EVP_MD_CTX_new@plt>
  438bf8:	stur	x0, [x29, #-216]
  438bfc:	ldur	x8, [x29, #-216]
  438c00:	cbz	x8, 438c44 <ASN1_generate_nconf@plt+0x1a344>
  438c04:	ldur	x0, [x29, #-216]
  438c08:	ldur	x1, [x29, #-232]
  438c0c:	mov	x8, xzr
  438c10:	mov	x2, x8
  438c14:	bl	419680 <EVP_DigestInit_ex@plt>
  438c18:	cbz	w0, 438c44 <ASN1_generate_nconf@plt+0x1a344>
  438c1c:	ldur	x0, [x29, #-216]
  438c20:	ldur	x1, [x29, #-16]
  438c24:	ldur	x2, [x29, #-240]
  438c28:	bl	41af60 <EVP_DigestUpdate@plt>
  438c2c:	cbz	w0, 438c44 <ASN1_generate_nconf@plt+0x1a344>
  438c30:	ldur	x0, [x29, #-216]
  438c34:	ldur	x2, [x29, #-248]
  438c38:	sub	x1, x29, #0xbb
  438c3c:	bl	41af60 <EVP_DigestUpdate@plt>
  438c40:	cbnz	w0, 438c48 <ASN1_generate_nconf@plt+0x1a348>
  438c44:	b	43a1a4 <ASN1_generate_nconf@plt+0x1b8a4>
  438c48:	bl	41be40 <EVP_MD_CTX_new@plt>
  438c4c:	stur	x0, [x29, #-224]
  438c50:	ldur	x8, [x29, #-224]
  438c54:	cbz	x8, 438cc4 <ASN1_generate_nconf@plt+0x1a3c4>
  438c58:	ldur	x0, [x29, #-224]
  438c5c:	ldur	x1, [x29, #-232]
  438c60:	mov	x8, xzr
  438c64:	mov	x2, x8
  438c68:	bl	419680 <EVP_DigestInit_ex@plt>
  438c6c:	cbz	w0, 438cc4 <ASN1_generate_nconf@plt+0x1a3c4>
  438c70:	ldur	x0, [x29, #-224]
  438c74:	ldur	x1, [x29, #-16]
  438c78:	ldur	x2, [x29, #-240]
  438c7c:	bl	41af60 <EVP_DigestUpdate@plt>
  438c80:	cbz	w0, 438cc4 <ASN1_generate_nconf@plt+0x1a3c4>
  438c84:	ldur	x0, [x29, #-224]
  438c88:	ldur	x2, [x29, #-248]
  438c8c:	sub	x1, x29, #0xbb
  438c90:	bl	41af60 <EVP_DigestUpdate@plt>
  438c94:	cbz	w0, 438cc4 <ASN1_generate_nconf@plt+0x1a3c4>
  438c98:	ldur	x0, [x29, #-224]
  438c9c:	ldur	x1, [x29, #-16]
  438ca0:	ldur	x2, [x29, #-240]
  438ca4:	bl	41af60 <EVP_DigestUpdate@plt>
  438ca8:	cbz	w0, 438cc4 <ASN1_generate_nconf@plt+0x1a3c4>
  438cac:	ldur	x0, [x29, #-224]
  438cb0:	sub	x1, x29, #0x60
  438cb4:	mov	x8, xzr
  438cb8:	mov	x2, x8
  438cbc:	bl	41b2c0 <EVP_DigestFinal_ex@plt>
  438cc0:	cbnz	w0, 438cc8 <ASN1_generate_nconf@plt+0x1a3c8>
  438cc4:	b	43a1a4 <ASN1_generate_nconf@plt+0x1b8a4>
  438cc8:	ldur	x8, [x29, #-240]
  438ccc:	stur	x8, [x29, #-208]
  438cd0:	ldur	x8, [x29, #-208]
  438cd4:	ldur	x9, [x29, #-168]
  438cd8:	cmp	x8, x9
  438cdc:	b.ls	438d0c <ASN1_generate_nconf@plt+0x1a40c>  // b.plast
  438ce0:	ldur	x0, [x29, #-216]
  438ce4:	ldur	x2, [x29, #-168]
  438ce8:	sub	x1, x29, #0x60
  438cec:	bl	41af60 <EVP_DigestUpdate@plt>
  438cf0:	cbnz	w0, 438cf8 <ASN1_generate_nconf@plt+0x1a3f8>
  438cf4:	b	43a1a4 <ASN1_generate_nconf@plt+0x1b8a4>
  438cf8:	ldur	x8, [x29, #-168]
  438cfc:	ldur	x9, [x29, #-208]
  438d00:	subs	x8, x9, x8
  438d04:	stur	x8, [x29, #-208]
  438d08:	b	438cd0 <ASN1_generate_nconf@plt+0x1a3d0>
  438d0c:	ldur	x0, [x29, #-216]
  438d10:	ldur	x2, [x29, #-208]
  438d14:	sub	x1, x29, #0x60
  438d18:	bl	41af60 <EVP_DigestUpdate@plt>
  438d1c:	cbnz	w0, 438d24 <ASN1_generate_nconf@plt+0x1a424>
  438d20:	b	43a1a4 <ASN1_generate_nconf@plt+0x1b8a4>
  438d24:	ldur	x8, [x29, #-240]
  438d28:	stur	x8, [x29, #-208]
  438d2c:	ldur	x8, [x29, #-208]
  438d30:	cbz	x8, 438db0 <ASN1_generate_nconf@plt+0x1a4b0>
  438d34:	ldur	x0, [x29, #-216]
  438d38:	ldur	x8, [x29, #-208]
  438d3c:	and	x8, x8, #0x1
  438d40:	str	x0, [sp, #104]
  438d44:	cbz	x8, 438d54 <ASN1_generate_nconf@plt+0x1a454>
  438d48:	sub	x8, x29, #0x60
  438d4c:	str	x8, [sp, #96]
  438d50:	b	438d5c <ASN1_generate_nconf@plt+0x1a45c>
  438d54:	ldur	x8, [x29, #-16]
  438d58:	str	x8, [sp, #96]
  438d5c:	ldr	x8, [sp, #96]
  438d60:	ldur	x9, [x29, #-208]
  438d64:	and	x9, x9, #0x1
  438d68:	str	x8, [sp, #88]
  438d6c:	cbz	x9, 438d7c <ASN1_generate_nconf@plt+0x1a47c>
  438d70:	ldur	x8, [x29, #-168]
  438d74:	str	x8, [sp, #80]
  438d78:	b	438d84 <ASN1_generate_nconf@plt+0x1a484>
  438d7c:	ldur	x8, [x29, #-240]
  438d80:	str	x8, [sp, #80]
  438d84:	ldr	x8, [sp, #80]
  438d88:	ldr	x0, [sp, #104]
  438d8c:	ldr	x1, [sp, #88]
  438d90:	mov	x2, x8
  438d94:	bl	41af60 <EVP_DigestUpdate@plt>
  438d98:	cbnz	w0, 438da0 <ASN1_generate_nconf@plt+0x1a4a0>
  438d9c:	b	43a1a4 <ASN1_generate_nconf@plt+0x1b8a4>
  438da0:	ldur	x8, [x29, #-208]
  438da4:	lsr	x8, x8, #1
  438da8:	stur	x8, [x29, #-208]
  438dac:	b	438d2c <ASN1_generate_nconf@plt+0x1a42c>
  438db0:	ldur	x0, [x29, #-216]
  438db4:	sub	x1, x29, #0x60
  438db8:	mov	x8, xzr
  438dbc:	mov	x2, x8
  438dc0:	bl	41b2c0 <EVP_DigestFinal_ex@plt>
  438dc4:	cbnz	w0, 438dd4 <ASN1_generate_nconf@plt+0x1a4d4>
  438dc8:	mov	x8, xzr
  438dcc:	stur	x8, [x29, #-8]
  438dd0:	b	43a1ec <ASN1_generate_nconf@plt+0x1b8ec>
  438dd4:	ldur	x0, [x29, #-224]
  438dd8:	ldur	x1, [x29, #-232]
  438ddc:	mov	x8, xzr
  438de0:	mov	x2, x8
  438de4:	bl	419680 <EVP_DigestInit_ex@plt>
  438de8:	cbnz	w0, 438df0 <ASN1_generate_nconf@plt+0x1a4f0>
  438dec:	b	43a1a4 <ASN1_generate_nconf@plt+0x1b8a4>
  438df0:	ldur	x8, [x29, #-240]
  438df4:	stur	x8, [x29, #-208]
  438df8:	ldur	x8, [x29, #-208]
  438dfc:	cmp	x8, #0x0
  438e00:	cset	w9, ls  // ls = plast
  438e04:	tbnz	w9, #0, 438e30 <ASN1_generate_nconf@plt+0x1a530>
  438e08:	ldur	x0, [x29, #-224]
  438e0c:	ldur	x1, [x29, #-16]
  438e10:	ldur	x2, [x29, #-240]
  438e14:	bl	41af60 <EVP_DigestUpdate@plt>
  438e18:	cbnz	w0, 438e20 <ASN1_generate_nconf@plt+0x1a520>
  438e1c:	b	43a1a4 <ASN1_generate_nconf@plt+0x1b8a4>
  438e20:	ldur	x8, [x29, #-208]
  438e24:	subs	x8, x8, #0x1
  438e28:	stur	x8, [x29, #-208]
  438e2c:	b	438df8 <ASN1_generate_nconf@plt+0x1a4f8>
  438e30:	ldur	x0, [x29, #-224]
  438e34:	sub	x1, x29, #0xa0
  438e38:	mov	x8, xzr
  438e3c:	mov	x2, x8
  438e40:	bl	41b2c0 <EVP_DigestFinal_ex@plt>
  438e44:	cbnz	w0, 438e54 <ASN1_generate_nconf@plt+0x1a554>
  438e48:	mov	x8, xzr
  438e4c:	stur	x8, [x29, #-8]
  438e50:	b	43a1ec <ASN1_generate_nconf@plt+0x1b8ec>
  438e54:	ldur	x0, [x29, #-240]
  438e58:	ldr	x1, [sp, #168]
  438e5c:	mov	w2, #0x289                 	// #649
  438e60:	bl	41c990 <CRYPTO_zalloc@plt>
  438e64:	str	x0, [sp, #576]
  438e68:	cbnz	x0, 438e70 <ASN1_generate_nconf@plt+0x1a570>
  438e6c:	b	43a1a4 <ASN1_generate_nconf@plt+0x1b8a4>
  438e70:	ldr	x8, [sp, #576]
  438e74:	str	x8, [sp, #560]
  438e78:	ldur	x8, [x29, #-240]
  438e7c:	stur	x8, [x29, #-208]
  438e80:	ldur	x8, [x29, #-208]
  438e84:	ldur	x9, [x29, #-168]
  438e88:	cmp	x8, x9
  438e8c:	b.ls	438ec4 <ASN1_generate_nconf@plt+0x1a5c4>  // b.plast
  438e90:	ldr	x0, [sp, #560]
  438e94:	ldur	x2, [x29, #-168]
  438e98:	sub	x1, x29, #0xa0
  438e9c:	bl	41a7b0 <memcpy@plt>
  438ea0:	ldur	x8, [x29, #-168]
  438ea4:	ldur	x9, [x29, #-208]
  438ea8:	subs	x8, x9, x8
  438eac:	stur	x8, [x29, #-208]
  438eb0:	ldur	x8, [x29, #-168]
  438eb4:	ldr	x9, [sp, #560]
  438eb8:	add	x8, x9, x8
  438ebc:	str	x8, [sp, #560]
  438ec0:	b	438e80 <ASN1_generate_nconf@plt+0x1a580>
  438ec4:	ldr	x0, [sp, #560]
  438ec8:	ldur	x2, [x29, #-208]
  438ecc:	sub	x1, x29, #0xa0
  438ed0:	bl	41a7b0 <memcpy@plt>
  438ed4:	ldur	x0, [x29, #-224]
  438ed8:	ldur	x1, [x29, #-232]
  438edc:	mov	x8, xzr
  438ee0:	mov	x2, x8
  438ee4:	bl	419680 <EVP_DigestInit_ex@plt>
  438ee8:	cbnz	w0, 438ef0 <ASN1_generate_nconf@plt+0x1a5f0>
  438eec:	b	43a1a4 <ASN1_generate_nconf@plt+0x1b8a4>
  438ef0:	ldurb	w8, [x29, #-96]
  438ef4:	add	w8, w8, #0x10
  438ef8:	mov	w0, w8
  438efc:	sxtw	x9, w0
  438f00:	stur	x9, [x29, #-208]
  438f04:	ldur	x8, [x29, #-208]
  438f08:	cmp	x8, #0x0
  438f0c:	cset	w9, ls  // ls = plast
  438f10:	tbnz	w9, #0, 438f3c <ASN1_generate_nconf@plt+0x1a63c>
  438f14:	ldur	x0, [x29, #-224]
  438f18:	ldur	x2, [x29, #-248]
  438f1c:	sub	x1, x29, #0xbb
  438f20:	bl	41af60 <EVP_DigestUpdate@plt>
  438f24:	cbnz	w0, 438f2c <ASN1_generate_nconf@plt+0x1a62c>
  438f28:	b	43a1a4 <ASN1_generate_nconf@plt+0x1b8a4>
  438f2c:	ldur	x8, [x29, #-208]
  438f30:	subs	x8, x8, #0x1
  438f34:	stur	x8, [x29, #-208]
  438f38:	b	438f04 <ASN1_generate_nconf@plt+0x1a604>
  438f3c:	ldur	x0, [x29, #-224]
  438f40:	sub	x1, x29, #0xa0
  438f44:	mov	x8, xzr
  438f48:	mov	x2, x8
  438f4c:	bl	41b2c0 <EVP_DigestFinal_ex@plt>
  438f50:	cbnz	w0, 438f60 <ASN1_generate_nconf@plt+0x1a660>
  438f54:	mov	x8, xzr
  438f58:	stur	x8, [x29, #-8]
  438f5c:	b	43a1ec <ASN1_generate_nconf@plt+0x1b8ec>
  438f60:	ldur	x0, [x29, #-248]
  438f64:	ldr	x1, [sp, #168]
  438f68:	mov	w2, #0x29a                 	// #666
  438f6c:	bl	41c990 <CRYPTO_zalloc@plt>
  438f70:	str	x0, [sp, #568]
  438f74:	cbnz	x0, 438f7c <ASN1_generate_nconf@plt+0x1a67c>
  438f78:	b	43a1a4 <ASN1_generate_nconf@plt+0x1b8a4>
  438f7c:	ldr	x8, [sp, #568]
  438f80:	str	x8, [sp, #560]
  438f84:	ldur	x8, [x29, #-248]
  438f88:	stur	x8, [x29, #-208]
  438f8c:	ldur	x8, [x29, #-208]
  438f90:	ldur	x9, [x29, #-168]
  438f94:	cmp	x8, x9
  438f98:	b.ls	438fd0 <ASN1_generate_nconf@plt+0x1a6d0>  // b.plast
  438f9c:	ldr	x0, [sp, #560]
  438fa0:	ldur	x2, [x29, #-168]
  438fa4:	sub	x1, x29, #0xa0
  438fa8:	bl	41a7b0 <memcpy@plt>
  438fac:	ldur	x8, [x29, #-168]
  438fb0:	ldur	x9, [x29, #-208]
  438fb4:	subs	x8, x9, x8
  438fb8:	stur	x8, [x29, #-208]
  438fbc:	ldur	x8, [x29, #-168]
  438fc0:	ldr	x9, [sp, #560]
  438fc4:	add	x8, x9, x8
  438fc8:	str	x8, [sp, #560]
  438fcc:	b	438f8c <ASN1_generate_nconf@plt+0x1a68c>
  438fd0:	ldr	x0, [sp, #560]
  438fd4:	ldur	x2, [x29, #-208]
  438fd8:	sub	x1, x29, #0xa0
  438fdc:	bl	41a7b0 <memcpy@plt>
  438fe0:	stur	xzr, [x29, #-208]
  438fe4:	ldur	x8, [x29, #-208]
  438fe8:	ldr	w9, [sp, #588]
  438fec:	mov	w10, w9
  438ff0:	cmp	x8, x10
  438ff4:	b.cs	439178 <ASN1_generate_nconf@plt+0x1a878>  // b.hs, b.nlast
  438ff8:	ldur	x0, [x29, #-224]
  438ffc:	ldur	x1, [x29, #-232]
  439000:	mov	x8, xzr
  439004:	mov	x2, x8
  439008:	bl	419680 <EVP_DigestInit_ex@plt>
  43900c:	cbnz	w0, 439014 <ASN1_generate_nconf@plt+0x1a714>
  439010:	b	43a1a4 <ASN1_generate_nconf@plt+0x1b8a4>
  439014:	ldur	x0, [x29, #-224]
  439018:	ldur	x8, [x29, #-208]
  43901c:	and	x8, x8, #0x1
  439020:	str	x0, [sp, #72]
  439024:	cbz	x8, 439034 <ASN1_generate_nconf@plt+0x1a734>
  439028:	ldr	x8, [sp, #576]
  43902c:	str	x8, [sp, #64]
  439030:	b	43903c <ASN1_generate_nconf@plt+0x1a73c>
  439034:	sub	x8, x29, #0x60
  439038:	str	x8, [sp, #64]
  43903c:	ldr	x8, [sp, #64]
  439040:	ldur	x9, [x29, #-208]
  439044:	and	x9, x9, #0x1
  439048:	str	x8, [sp, #56]
  43904c:	cbz	x9, 43905c <ASN1_generate_nconf@plt+0x1a75c>
  439050:	ldur	x8, [x29, #-240]
  439054:	str	x8, [sp, #48]
  439058:	b	439064 <ASN1_generate_nconf@plt+0x1a764>
  43905c:	ldur	x8, [x29, #-168]
  439060:	str	x8, [sp, #48]
  439064:	ldr	x8, [sp, #48]
  439068:	ldr	x0, [sp, #72]
  43906c:	ldr	x1, [sp, #56]
  439070:	mov	x2, x8
  439074:	bl	41af60 <EVP_DigestUpdate@plt>
  439078:	cbnz	w0, 439080 <ASN1_generate_nconf@plt+0x1a780>
  43907c:	b	43a1a4 <ASN1_generate_nconf@plt+0x1b8a4>
  439080:	ldur	x8, [x29, #-208]
  439084:	mov	x9, #0x3                   	// #3
  439088:	udiv	x10, x8, x9
  43908c:	mul	x9, x10, x9
  439090:	subs	x8, x8, x9
  439094:	cbz	x8, 4390b0 <ASN1_generate_nconf@plt+0x1a7b0>
  439098:	ldur	x0, [x29, #-224]
  43909c:	ldr	x1, [sp, #568]
  4390a0:	ldur	x2, [x29, #-248]
  4390a4:	bl	41af60 <EVP_DigestUpdate@plt>
  4390a8:	cbnz	w0, 4390b0 <ASN1_generate_nconf@plt+0x1a7b0>
  4390ac:	b	43a1a4 <ASN1_generate_nconf@plt+0x1b8a4>
  4390b0:	ldur	x8, [x29, #-208]
  4390b4:	mov	x9, #0x7                   	// #7
  4390b8:	udiv	x10, x8, x9
  4390bc:	mul	x9, x10, x9
  4390c0:	subs	x8, x8, x9
  4390c4:	cbz	x8, 4390e0 <ASN1_generate_nconf@plt+0x1a7e0>
  4390c8:	ldur	x0, [x29, #-224]
  4390cc:	ldr	x1, [sp, #576]
  4390d0:	ldur	x2, [x29, #-240]
  4390d4:	bl	41af60 <EVP_DigestUpdate@plt>
  4390d8:	cbnz	w0, 4390e0 <ASN1_generate_nconf@plt+0x1a7e0>
  4390dc:	b	43a1a4 <ASN1_generate_nconf@plt+0x1b8a4>
  4390e0:	ldur	x0, [x29, #-224]
  4390e4:	ldur	x8, [x29, #-208]
  4390e8:	and	x8, x8, #0x1
  4390ec:	str	x0, [sp, #40]
  4390f0:	cbz	x8, 439100 <ASN1_generate_nconf@plt+0x1a800>
  4390f4:	sub	x8, x29, #0x60
  4390f8:	str	x8, [sp, #32]
  4390fc:	b	439108 <ASN1_generate_nconf@plt+0x1a808>
  439100:	ldr	x8, [sp, #576]
  439104:	str	x8, [sp, #32]
  439108:	ldr	x8, [sp, #32]
  43910c:	ldur	x9, [x29, #-208]
  439110:	and	x9, x9, #0x1
  439114:	str	x8, [sp, #24]
  439118:	cbz	x9, 439128 <ASN1_generate_nconf@plt+0x1a828>
  43911c:	ldur	x8, [x29, #-168]
  439120:	str	x8, [sp, #16]
  439124:	b	439130 <ASN1_generate_nconf@plt+0x1a830>
  439128:	ldur	x8, [x29, #-240]
  43912c:	str	x8, [sp, #16]
  439130:	ldr	x8, [sp, #16]
  439134:	ldr	x0, [sp, #40]
  439138:	ldr	x1, [sp, #24]
  43913c:	mov	x2, x8
  439140:	bl	41af60 <EVP_DigestUpdate@plt>
  439144:	cbnz	w0, 43914c <ASN1_generate_nconf@plt+0x1a84c>
  439148:	b	43a1a4 <ASN1_generate_nconf@plt+0x1b8a4>
  43914c:	ldur	x0, [x29, #-224]
  439150:	sub	x1, x29, #0x60
  439154:	mov	x8, xzr
  439158:	mov	x2, x8
  43915c:	bl	41b2c0 <EVP_DigestFinal_ex@plt>
  439160:	cbnz	w0, 439168 <ASN1_generate_nconf@plt+0x1a868>
  439164:	b	43a1a4 <ASN1_generate_nconf@plt+0x1b8a4>
  439168:	ldur	x8, [x29, #-208]
  43916c:	add	x8, x8, #0x1
  439170:	stur	x8, [x29, #-208]
  439174:	b	438fe4 <ASN1_generate_nconf@plt+0x1a6e4>
  439178:	ldur	x0, [x29, #-224]
  43917c:	bl	41d650 <EVP_MD_CTX_free@plt>
  439180:	ldur	x0, [x29, #-216]
  439184:	bl	41d650 <EVP_MD_CTX_free@plt>
  439188:	mov	x8, xzr
  43918c:	stur	x8, [x29, #-224]
  439190:	stur	x8, [x29, #-216]
  439194:	ldr	x0, [sp, #576]
  439198:	ldr	x1, [sp, #168]
  43919c:	mov	w2, #0x2ba                 	// #698
  4391a0:	str	x8, [sp, #8]
  4391a4:	bl	41b180 <CRYPTO_free@plt>
  4391a8:	ldr	x0, [sp, #568]
  4391ac:	ldr	x1, [sp, #168]
  4391b0:	mov	w2, #0x2bb                 	// #699
  4391b4:	bl	41b180 <CRYPTO_free@plt>
  4391b8:	ldr	x8, [sp, #8]
  4391bc:	str	x8, [sp, #576]
  4391c0:	str	x8, [sp, #568]
  4391c4:	ldr	x0, [sp, #184]
  4391c8:	bl	41e3c0 <strlen@plt>
  4391cc:	ldr	x8, [sp, #184]
  4391d0:	add	x9, x8, x0
  4391d4:	str	x9, [sp, #560]
  4391d8:	ldr	x9, [sp, #176]
  4391dc:	ldrb	w10, [x9]
  4391e0:	ldr	x11, [sp, #560]
  4391e4:	add	x12, x11, #0x1
  4391e8:	str	x12, [sp, #560]
  4391ec:	strb	w10, [x11]
  4391f0:	ldur	x11, [x29, #-24]
  4391f4:	ldrb	w10, [x11]
  4391f8:	cmp	w10, #0x35
  4391fc:	str	w10, [sp, #4]
  439200:	b.eq	439218 <ASN1_generate_nconf@plt+0x1a918>  // b.none
  439204:	b	439208 <ASN1_generate_nconf@plt+0x1a908>
  439208:	ldr	w8, [sp, #4]
  43920c:	cmp	w8, #0x36
  439210:	b.eq	439740 <ASN1_generate_nconf@plt+0x1ae40>  // b.none
  439214:	b	43a188 <ASN1_generate_nconf@plt+0x1b888>
  439218:	ldurb	w8, [x29, #-96]
  43921c:	ldurb	w9, [x29, #-86]
  439220:	lsl	w9, w9, #8
  439224:	orr	w8, w9, w8, lsl #16
  439228:	ldurb	w9, [x29, #-76]
  43922c:	orr	w8, w8, w9
  439230:	str	w8, [sp, #452]
  439234:	mov	w8, #0x4                   	// #4
  439238:	str	w8, [sp, #448]
  43923c:	ldr	w8, [sp, #448]
  439240:	subs	w9, w8, #0x1
  439244:	str	w9, [sp, #448]
  439248:	cmp	w8, #0x0
  43924c:	cset	w8, le
  439250:	tbnz	w8, #0, 439290 <ASN1_generate_nconf@plt+0x1a990>
  439254:	ldr	w8, [sp, #452]
  439258:	and	w8, w8, #0x3f
  43925c:	mov	w9, w8
  439260:	ubfx	x9, x9, #0, #32
  439264:	ldr	x10, [sp, #160]
  439268:	add	x9, x10, x9
  43926c:	ldrb	w8, [x9]
  439270:	ldr	x9, [sp, #560]
  439274:	add	x11, x9, #0x1
  439278:	str	x11, [sp, #560]
  43927c:	strb	w8, [x9]
  439280:	ldr	w8, [sp, #452]
  439284:	lsr	w8, w8, #6
  439288:	str	w8, [sp, #452]
  43928c:	b	43923c <ASN1_generate_nconf@plt+0x1a93c>
  439290:	ldurb	w8, [x29, #-75]
  439294:	ldurb	w9, [x29, #-95]
  439298:	lsl	w9, w9, #8
  43929c:	orr	w8, w9, w8, lsl #16
  4392a0:	ldurb	w9, [x29, #-85]
  4392a4:	orr	w8, w8, w9
  4392a8:	str	w8, [sp, #444]
  4392ac:	mov	w8, #0x4                   	// #4
  4392b0:	str	w8, [sp, #440]
  4392b4:	ldr	w8, [sp, #440]
  4392b8:	subs	w9, w8, #0x1
  4392bc:	str	w9, [sp, #440]
  4392c0:	cmp	w8, #0x0
  4392c4:	cset	w8, le
  4392c8:	tbnz	w8, #0, 439308 <ASN1_generate_nconf@plt+0x1aa08>
  4392cc:	ldr	w8, [sp, #444]
  4392d0:	and	w8, w8, #0x3f
  4392d4:	mov	w9, w8
  4392d8:	ubfx	x9, x9, #0, #32
  4392dc:	ldr	x10, [sp, #160]
  4392e0:	add	x9, x10, x9
  4392e4:	ldrb	w8, [x9]
  4392e8:	ldr	x9, [sp, #560]
  4392ec:	add	x11, x9, #0x1
  4392f0:	str	x11, [sp, #560]
  4392f4:	strb	w8, [x9]
  4392f8:	ldr	w8, [sp, #444]
  4392fc:	lsr	w8, w8, #6
  439300:	str	w8, [sp, #444]
  439304:	b	4392b4 <ASN1_generate_nconf@plt+0x1a9b4>
  439308:	ldurb	w8, [x29, #-84]
  43930c:	ldurb	w9, [x29, #-74]
  439310:	lsl	w9, w9, #8
  439314:	orr	w8, w9, w8, lsl #16
  439318:	ldurb	w9, [x29, #-94]
  43931c:	orr	w8, w8, w9
  439320:	str	w8, [sp, #436]
  439324:	mov	w8, #0x4                   	// #4
  439328:	str	w8, [sp, #432]
  43932c:	ldr	w8, [sp, #432]
  439330:	subs	w9, w8, #0x1
  439334:	str	w9, [sp, #432]
  439338:	cmp	w8, #0x0
  43933c:	cset	w8, le
  439340:	tbnz	w8, #0, 439380 <ASN1_generate_nconf@plt+0x1aa80>
  439344:	ldr	w8, [sp, #436]
  439348:	and	w8, w8, #0x3f
  43934c:	mov	w9, w8
  439350:	ubfx	x9, x9, #0, #32
  439354:	ldr	x10, [sp, #160]
  439358:	add	x9, x10, x9
  43935c:	ldrb	w8, [x9]
  439360:	ldr	x9, [sp, #560]
  439364:	add	x11, x9, #0x1
  439368:	str	x11, [sp, #560]
  43936c:	strb	w8, [x9]
  439370:	ldr	w8, [sp, #436]
  439374:	lsr	w8, w8, #6
  439378:	str	w8, [sp, #436]
  43937c:	b	43932c <ASN1_generate_nconf@plt+0x1aa2c>
  439380:	ldurb	w8, [x29, #-93]
  439384:	ldurb	w9, [x29, #-83]
  439388:	lsl	w9, w9, #8
  43938c:	orr	w8, w9, w8, lsl #16
  439390:	ldurb	w9, [x29, #-73]
  439394:	orr	w8, w8, w9
  439398:	str	w8, [sp, #428]
  43939c:	mov	w8, #0x4                   	// #4
  4393a0:	str	w8, [sp, #424]
  4393a4:	ldr	w8, [sp, #424]
  4393a8:	subs	w9, w8, #0x1
  4393ac:	str	w9, [sp, #424]
  4393b0:	cmp	w8, #0x0
  4393b4:	cset	w8, le
  4393b8:	tbnz	w8, #0, 4393f8 <ASN1_generate_nconf@plt+0x1aaf8>
  4393bc:	ldr	w8, [sp, #428]
  4393c0:	and	w8, w8, #0x3f
  4393c4:	mov	w9, w8
  4393c8:	ubfx	x9, x9, #0, #32
  4393cc:	ldr	x10, [sp, #160]
  4393d0:	add	x9, x10, x9
  4393d4:	ldrb	w8, [x9]
  4393d8:	ldr	x9, [sp, #560]
  4393dc:	add	x11, x9, #0x1
  4393e0:	str	x11, [sp, #560]
  4393e4:	strb	w8, [x9]
  4393e8:	ldr	w8, [sp, #428]
  4393ec:	lsr	w8, w8, #6
  4393f0:	str	w8, [sp, #428]
  4393f4:	b	4393a4 <ASN1_generate_nconf@plt+0x1aaa4>
  4393f8:	ldurb	w8, [x29, #-72]
  4393fc:	ldurb	w9, [x29, #-92]
  439400:	lsl	w9, w9, #8
  439404:	orr	w8, w9, w8, lsl #16
  439408:	ldurb	w9, [x29, #-82]
  43940c:	orr	w8, w8, w9
  439410:	str	w8, [sp, #420]
  439414:	mov	w8, #0x4                   	// #4
  439418:	str	w8, [sp, #416]
  43941c:	ldr	w8, [sp, #416]
  439420:	subs	w9, w8, #0x1
  439424:	str	w9, [sp, #416]
  439428:	cmp	w8, #0x0
  43942c:	cset	w8, le
  439430:	tbnz	w8, #0, 439470 <ASN1_generate_nconf@plt+0x1ab70>
  439434:	ldr	w8, [sp, #420]
  439438:	and	w8, w8, #0x3f
  43943c:	mov	w9, w8
  439440:	ubfx	x9, x9, #0, #32
  439444:	ldr	x10, [sp, #160]
  439448:	add	x9, x10, x9
  43944c:	ldrb	w8, [x9]
  439450:	ldr	x9, [sp, #560]
  439454:	add	x11, x9, #0x1
  439458:	str	x11, [sp, #560]
  43945c:	strb	w8, [x9]
  439460:	ldr	w8, [sp, #420]
  439464:	lsr	w8, w8, #6
  439468:	str	w8, [sp, #420]
  43946c:	b	43941c <ASN1_generate_nconf@plt+0x1ab1c>
  439470:	ldurb	w8, [x29, #-81]
  439474:	ldurb	w9, [x29, #-71]
  439478:	lsl	w9, w9, #8
  43947c:	orr	w8, w9, w8, lsl #16
  439480:	ldurb	w9, [x29, #-91]
  439484:	orr	w8, w8, w9
  439488:	str	w8, [sp, #412]
  43948c:	mov	w8, #0x4                   	// #4
  439490:	str	w8, [sp, #408]
  439494:	ldr	w8, [sp, #408]
  439498:	subs	w9, w8, #0x1
  43949c:	str	w9, [sp, #408]
  4394a0:	cmp	w8, #0x0
  4394a4:	cset	w8, le
  4394a8:	tbnz	w8, #0, 4394e8 <ASN1_generate_nconf@plt+0x1abe8>
  4394ac:	ldr	w8, [sp, #412]
  4394b0:	and	w8, w8, #0x3f
  4394b4:	mov	w9, w8
  4394b8:	ubfx	x9, x9, #0, #32
  4394bc:	ldr	x10, [sp, #160]
  4394c0:	add	x9, x10, x9
  4394c4:	ldrb	w8, [x9]
  4394c8:	ldr	x9, [sp, #560]
  4394cc:	add	x11, x9, #0x1
  4394d0:	str	x11, [sp, #560]
  4394d4:	strb	w8, [x9]
  4394d8:	ldr	w8, [sp, #412]
  4394dc:	lsr	w8, w8, #6
  4394e0:	str	w8, [sp, #412]
  4394e4:	b	439494 <ASN1_generate_nconf@plt+0x1ab94>
  4394e8:	ldurb	w8, [x29, #-90]
  4394ec:	ldurb	w9, [x29, #-80]
  4394f0:	lsl	w9, w9, #8
  4394f4:	orr	w8, w9, w8, lsl #16
  4394f8:	ldurb	w9, [x29, #-70]
  4394fc:	orr	w8, w8, w9
  439500:	str	w8, [sp, #404]
  439504:	mov	w8, #0x4                   	// #4
  439508:	str	w8, [sp, #400]
  43950c:	ldr	w8, [sp, #400]
  439510:	subs	w9, w8, #0x1
  439514:	str	w9, [sp, #400]
  439518:	cmp	w8, #0x0
  43951c:	cset	w8, le
  439520:	tbnz	w8, #0, 439560 <ASN1_generate_nconf@plt+0x1ac60>
  439524:	ldr	w8, [sp, #404]
  439528:	and	w8, w8, #0x3f
  43952c:	mov	w9, w8
  439530:	ubfx	x9, x9, #0, #32
  439534:	ldr	x10, [sp, #160]
  439538:	add	x9, x10, x9
  43953c:	ldrb	w8, [x9]
  439540:	ldr	x9, [sp, #560]
  439544:	add	x11, x9, #0x1
  439548:	str	x11, [sp, #560]
  43954c:	strb	w8, [x9]
  439550:	ldr	w8, [sp, #404]
  439554:	lsr	w8, w8, #6
  439558:	str	w8, [sp, #404]
  43955c:	b	43950c <ASN1_generate_nconf@plt+0x1ac0c>
  439560:	ldurb	w8, [x29, #-69]
  439564:	ldurb	w9, [x29, #-89]
  439568:	lsl	w9, w9, #8
  43956c:	orr	w8, w9, w8, lsl #16
  439570:	ldurb	w9, [x29, #-79]
  439574:	orr	w8, w8, w9
  439578:	str	w8, [sp, #396]
  43957c:	mov	w8, #0x4                   	// #4
  439580:	str	w8, [sp, #392]
  439584:	ldr	w8, [sp, #392]
  439588:	subs	w9, w8, #0x1
  43958c:	str	w9, [sp, #392]
  439590:	cmp	w8, #0x0
  439594:	cset	w8, le
  439598:	tbnz	w8, #0, 4395d8 <ASN1_generate_nconf@plt+0x1acd8>
  43959c:	ldr	w8, [sp, #396]
  4395a0:	and	w8, w8, #0x3f
  4395a4:	mov	w9, w8
  4395a8:	ubfx	x9, x9, #0, #32
  4395ac:	ldr	x10, [sp, #160]
  4395b0:	add	x9, x10, x9
  4395b4:	ldrb	w8, [x9]
  4395b8:	ldr	x9, [sp, #560]
  4395bc:	add	x11, x9, #0x1
  4395c0:	str	x11, [sp, #560]
  4395c4:	strb	w8, [x9]
  4395c8:	ldr	w8, [sp, #396]
  4395cc:	lsr	w8, w8, #6
  4395d0:	str	w8, [sp, #396]
  4395d4:	b	439584 <ASN1_generate_nconf@plt+0x1ac84>
  4395d8:	ldurb	w8, [x29, #-78]
  4395dc:	ldurb	w9, [x29, #-68]
  4395e0:	lsl	w9, w9, #8
  4395e4:	orr	w8, w9, w8, lsl #16
  4395e8:	ldurb	w9, [x29, #-88]
  4395ec:	orr	w8, w8, w9
  4395f0:	str	w8, [sp, #388]
  4395f4:	mov	w8, #0x4                   	// #4
  4395f8:	str	w8, [sp, #384]
  4395fc:	ldr	w8, [sp, #384]
  439600:	subs	w9, w8, #0x1
  439604:	str	w9, [sp, #384]
  439608:	cmp	w8, #0x0
  43960c:	cset	w8, le
  439610:	tbnz	w8, #0, 439650 <ASN1_generate_nconf@plt+0x1ad50>
  439614:	ldr	w8, [sp, #388]
  439618:	and	w8, w8, #0x3f
  43961c:	mov	w9, w8
  439620:	ubfx	x9, x9, #0, #32
  439624:	ldr	x10, [sp, #160]
  439628:	add	x9, x10, x9
  43962c:	ldrb	w8, [x9]
  439630:	ldr	x9, [sp, #560]
  439634:	add	x11, x9, #0x1
  439638:	str	x11, [sp, #560]
  43963c:	strb	w8, [x9]
  439640:	ldr	w8, [sp, #388]
  439644:	lsr	w8, w8, #6
  439648:	str	w8, [sp, #388]
  43964c:	b	4395fc <ASN1_generate_nconf@plt+0x1acfc>
  439650:	ldurb	w8, [x29, #-87]
  439654:	ldurb	w9, [x29, #-77]
  439658:	lsl	w9, w9, #8
  43965c:	orr	w8, w9, w8, lsl #16
  439660:	ldurb	w9, [x29, #-67]
  439664:	orr	w8, w8, w9
  439668:	str	w8, [sp, #380]
  43966c:	mov	w8, #0x4                   	// #4
  439670:	str	w8, [sp, #376]
  439674:	ldr	w8, [sp, #376]
  439678:	subs	w9, w8, #0x1
  43967c:	str	w9, [sp, #376]
  439680:	cmp	w8, #0x0
  439684:	cset	w8, le
  439688:	tbnz	w8, #0, 4396c8 <ASN1_generate_nconf@plt+0x1adc8>
  43968c:	ldr	w8, [sp, #380]
  439690:	and	w8, w8, #0x3f
  439694:	mov	w9, w8
  439698:	ubfx	x9, x9, #0, #32
  43969c:	ldr	x10, [sp, #160]
  4396a0:	add	x9, x10, x9
  4396a4:	ldrb	w8, [x9]
  4396a8:	ldr	x9, [sp, #560]
  4396ac:	add	x11, x9, #0x1
  4396b0:	str	x11, [sp, #560]
  4396b4:	strb	w8, [x9]
  4396b8:	ldr	w8, [sp, #380]
  4396bc:	lsr	w8, w8, #6
  4396c0:	str	w8, [sp, #380]
  4396c4:	b	439674 <ASN1_generate_nconf@plt+0x1ad74>
  4396c8:	ldurb	w8, [x29, #-65]
  4396cc:	mov	w9, wzr
  4396d0:	orr	w8, w9, w8, lsl #8
  4396d4:	ldurb	w9, [x29, #-66]
  4396d8:	orr	w8, w8, w9
  4396dc:	str	w8, [sp, #372]
  4396e0:	mov	w8, #0x3                   	// #3
  4396e4:	str	w8, [sp, #368]
  4396e8:	ldr	w8, [sp, #368]
  4396ec:	subs	w9, w8, #0x1
  4396f0:	str	w9, [sp, #368]
  4396f4:	cmp	w8, #0x0
  4396f8:	cset	w8, le
  4396fc:	tbnz	w8, #0, 43973c <ASN1_generate_nconf@plt+0x1ae3c>
  439700:	ldr	w8, [sp, #372]
  439704:	and	w8, w8, #0x3f
  439708:	mov	w9, w8
  43970c:	ubfx	x9, x9, #0, #32
  439710:	ldr	x10, [sp, #160]
  439714:	add	x9, x10, x9
  439718:	ldrb	w8, [x9]
  43971c:	ldr	x9, [sp, #560]
  439720:	add	x11, x9, #0x1
  439724:	str	x11, [sp, #560]
  439728:	strb	w8, [x9]
  43972c:	ldr	w8, [sp, #372]
  439730:	lsr	w8, w8, #6
  439734:	str	w8, [sp, #372]
  439738:	b	4396e8 <ASN1_generate_nconf@plt+0x1ade8>
  43973c:	b	43a18c <ASN1_generate_nconf@plt+0x1b88c>
  439740:	ldurb	w8, [x29, #-96]
  439744:	ldurb	w9, [x29, #-75]
  439748:	lsl	w9, w9, #8
  43974c:	orr	w8, w9, w8, lsl #16
  439750:	ldurb	w9, [x29, #-54]
  439754:	orr	w8, w8, w9
  439758:	str	w8, [sp, #364]
  43975c:	mov	w8, #0x4                   	// #4
  439760:	str	w8, [sp, #360]
  439764:	ldr	w8, [sp, #360]
  439768:	subs	w9, w8, #0x1
  43976c:	str	w9, [sp, #360]
  439770:	cmp	w8, #0x0
  439774:	cset	w8, le
  439778:	tbnz	w8, #0, 4397b8 <ASN1_generate_nconf@plt+0x1aeb8>
  43977c:	ldr	w8, [sp, #364]
  439780:	and	w8, w8, #0x3f
  439784:	mov	w9, w8
  439788:	ubfx	x9, x9, #0, #32
  43978c:	ldr	x10, [sp, #160]
  439790:	add	x9, x10, x9
  439794:	ldrb	w8, [x9]
  439798:	ldr	x9, [sp, #560]
  43979c:	add	x11, x9, #0x1
  4397a0:	str	x11, [sp, #560]
  4397a4:	strb	w8, [x9]
  4397a8:	ldr	w8, [sp, #364]
  4397ac:	lsr	w8, w8, #6
  4397b0:	str	w8, [sp, #364]
  4397b4:	b	439764 <ASN1_generate_nconf@plt+0x1ae64>
  4397b8:	ldurb	w8, [x29, #-74]
  4397bc:	ldurb	w9, [x29, #-53]
  4397c0:	lsl	w9, w9, #8
  4397c4:	orr	w8, w9, w8, lsl #16
  4397c8:	ldurb	w9, [x29, #-95]
  4397cc:	orr	w8, w8, w9
  4397d0:	str	w8, [sp, #356]
  4397d4:	mov	w8, #0x4                   	// #4
  4397d8:	str	w8, [sp, #352]
  4397dc:	ldr	w8, [sp, #352]
  4397e0:	subs	w9, w8, #0x1
  4397e4:	str	w9, [sp, #352]
  4397e8:	cmp	w8, #0x0
  4397ec:	cset	w8, le
  4397f0:	tbnz	w8, #0, 439830 <ASN1_generate_nconf@plt+0x1af30>
  4397f4:	ldr	w8, [sp, #356]
  4397f8:	and	w8, w8, #0x3f
  4397fc:	mov	w9, w8
  439800:	ubfx	x9, x9, #0, #32
  439804:	ldr	x10, [sp, #160]
  439808:	add	x9, x10, x9
  43980c:	ldrb	w8, [x9]
  439810:	ldr	x9, [sp, #560]
  439814:	add	x11, x9, #0x1
  439818:	str	x11, [sp, #560]
  43981c:	strb	w8, [x9]
  439820:	ldr	w8, [sp, #356]
  439824:	lsr	w8, w8, #6
  439828:	str	w8, [sp, #356]
  43982c:	b	4397dc <ASN1_generate_nconf@plt+0x1aedc>
  439830:	ldurb	w8, [x29, #-52]
  439834:	ldurb	w9, [x29, #-94]
  439838:	lsl	w9, w9, #8
  43983c:	orr	w8, w9, w8, lsl #16
  439840:	ldurb	w9, [x29, #-73]
  439844:	orr	w8, w8, w9
  439848:	str	w8, [sp, #348]
  43984c:	mov	w8, #0x4                   	// #4
  439850:	str	w8, [sp, #344]
  439854:	ldr	w8, [sp, #344]
  439858:	subs	w9, w8, #0x1
  43985c:	str	w9, [sp, #344]
  439860:	cmp	w8, #0x0
  439864:	cset	w8, le
  439868:	tbnz	w8, #0, 4398a8 <ASN1_generate_nconf@plt+0x1afa8>
  43986c:	ldr	w8, [sp, #348]
  439870:	and	w8, w8, #0x3f
  439874:	mov	w9, w8
  439878:	ubfx	x9, x9, #0, #32
  43987c:	ldr	x10, [sp, #160]
  439880:	add	x9, x10, x9
  439884:	ldrb	w8, [x9]
  439888:	ldr	x9, [sp, #560]
  43988c:	add	x11, x9, #0x1
  439890:	str	x11, [sp, #560]
  439894:	strb	w8, [x9]
  439898:	ldr	w8, [sp, #348]
  43989c:	lsr	w8, w8, #6
  4398a0:	str	w8, [sp, #348]
  4398a4:	b	439854 <ASN1_generate_nconf@plt+0x1af54>
  4398a8:	ldurb	w8, [x29, #-93]
  4398ac:	ldurb	w9, [x29, #-72]
  4398b0:	lsl	w9, w9, #8
  4398b4:	orr	w8, w9, w8, lsl #16
  4398b8:	ldurb	w9, [x29, #-51]
  4398bc:	orr	w8, w8, w9
  4398c0:	str	w8, [sp, #340]
  4398c4:	mov	w8, #0x4                   	// #4
  4398c8:	str	w8, [sp, #336]
  4398cc:	ldr	w8, [sp, #336]
  4398d0:	subs	w9, w8, #0x1
  4398d4:	str	w9, [sp, #336]
  4398d8:	cmp	w8, #0x0
  4398dc:	cset	w8, le
  4398e0:	tbnz	w8, #0, 439920 <ASN1_generate_nconf@plt+0x1b020>
  4398e4:	ldr	w8, [sp, #340]
  4398e8:	and	w8, w8, #0x3f
  4398ec:	mov	w9, w8
  4398f0:	ubfx	x9, x9, #0, #32
  4398f4:	ldr	x10, [sp, #160]
  4398f8:	add	x9, x10, x9
  4398fc:	ldrb	w8, [x9]
  439900:	ldr	x9, [sp, #560]
  439904:	add	x11, x9, #0x1
  439908:	str	x11, [sp, #560]
  43990c:	strb	w8, [x9]
  439910:	ldr	w8, [sp, #340]
  439914:	lsr	w8, w8, #6
  439918:	str	w8, [sp, #340]
  43991c:	b	4398cc <ASN1_generate_nconf@plt+0x1afcc>
  439920:	ldurb	w8, [x29, #-71]
  439924:	ldurb	w9, [x29, #-50]
  439928:	lsl	w9, w9, #8
  43992c:	orr	w8, w9, w8, lsl #16
  439930:	ldurb	w9, [x29, #-92]
  439934:	orr	w8, w8, w9
  439938:	str	w8, [sp, #332]
  43993c:	mov	w8, #0x4                   	// #4
  439940:	str	w8, [sp, #328]
  439944:	ldr	w8, [sp, #328]
  439948:	subs	w9, w8, #0x1
  43994c:	str	w9, [sp, #328]
  439950:	cmp	w8, #0x0
  439954:	cset	w8, le
  439958:	tbnz	w8, #0, 439998 <ASN1_generate_nconf@plt+0x1b098>
  43995c:	ldr	w8, [sp, #332]
  439960:	and	w8, w8, #0x3f
  439964:	mov	w9, w8
  439968:	ubfx	x9, x9, #0, #32
  43996c:	ldr	x10, [sp, #160]
  439970:	add	x9, x10, x9
  439974:	ldrb	w8, [x9]
  439978:	ldr	x9, [sp, #560]
  43997c:	add	x11, x9, #0x1
  439980:	str	x11, [sp, #560]
  439984:	strb	w8, [x9]
  439988:	ldr	w8, [sp, #332]
  43998c:	lsr	w8, w8, #6
  439990:	str	w8, [sp, #332]
  439994:	b	439944 <ASN1_generate_nconf@plt+0x1b044>
  439998:	ldurb	w8, [x29, #-49]
  43999c:	ldurb	w9, [x29, #-91]
  4399a0:	lsl	w9, w9, #8
  4399a4:	orr	w8, w9, w8, lsl #16
  4399a8:	ldurb	w9, [x29, #-70]
  4399ac:	orr	w8, w8, w9
  4399b0:	str	w8, [sp, #324]
  4399b4:	mov	w8, #0x4                   	// #4
  4399b8:	str	w8, [sp, #320]
  4399bc:	ldr	w8, [sp, #320]
  4399c0:	subs	w9, w8, #0x1
  4399c4:	str	w9, [sp, #320]
  4399c8:	cmp	w8, #0x0
  4399cc:	cset	w8, le
  4399d0:	tbnz	w8, #0, 439a10 <ASN1_generate_nconf@plt+0x1b110>
  4399d4:	ldr	w8, [sp, #324]
  4399d8:	and	w8, w8, #0x3f
  4399dc:	mov	w9, w8
  4399e0:	ubfx	x9, x9, #0, #32
  4399e4:	ldr	x10, [sp, #160]
  4399e8:	add	x9, x10, x9
  4399ec:	ldrb	w8, [x9]
  4399f0:	ldr	x9, [sp, #560]
  4399f4:	add	x11, x9, #0x1
  4399f8:	str	x11, [sp, #560]
  4399fc:	strb	w8, [x9]
  439a00:	ldr	w8, [sp, #324]
  439a04:	lsr	w8, w8, #6
  439a08:	str	w8, [sp, #324]
  439a0c:	b	4399bc <ASN1_generate_nconf@plt+0x1b0bc>
  439a10:	ldurb	w8, [x29, #-90]
  439a14:	ldurb	w9, [x29, #-69]
  439a18:	lsl	w9, w9, #8
  439a1c:	orr	w8, w9, w8, lsl #16
  439a20:	ldurb	w9, [x29, #-48]
  439a24:	orr	w8, w8, w9
  439a28:	str	w8, [sp, #316]
  439a2c:	mov	w8, #0x4                   	// #4
  439a30:	str	w8, [sp, #312]
  439a34:	ldr	w8, [sp, #312]
  439a38:	subs	w9, w8, #0x1
  439a3c:	str	w9, [sp, #312]
  439a40:	cmp	w8, #0x0
  439a44:	cset	w8, le
  439a48:	tbnz	w8, #0, 439a88 <ASN1_generate_nconf@plt+0x1b188>
  439a4c:	ldr	w8, [sp, #316]
  439a50:	and	w8, w8, #0x3f
  439a54:	mov	w9, w8
  439a58:	ubfx	x9, x9, #0, #32
  439a5c:	ldr	x10, [sp, #160]
  439a60:	add	x9, x10, x9
  439a64:	ldrb	w8, [x9]
  439a68:	ldr	x9, [sp, #560]
  439a6c:	add	x11, x9, #0x1
  439a70:	str	x11, [sp, #560]
  439a74:	strb	w8, [x9]
  439a78:	ldr	w8, [sp, #316]
  439a7c:	lsr	w8, w8, #6
  439a80:	str	w8, [sp, #316]
  439a84:	b	439a34 <ASN1_generate_nconf@plt+0x1b134>
  439a88:	ldurb	w8, [x29, #-68]
  439a8c:	ldurb	w9, [x29, #-47]
  439a90:	lsl	w9, w9, #8
  439a94:	orr	w8, w9, w8, lsl #16
  439a98:	ldurb	w9, [x29, #-89]
  439a9c:	orr	w8, w8, w9
  439aa0:	str	w8, [sp, #308]
  439aa4:	mov	w8, #0x4                   	// #4
  439aa8:	str	w8, [sp, #304]
  439aac:	ldr	w8, [sp, #304]
  439ab0:	subs	w9, w8, #0x1
  439ab4:	str	w9, [sp, #304]
  439ab8:	cmp	w8, #0x0
  439abc:	cset	w8, le
  439ac0:	tbnz	w8, #0, 439b00 <ASN1_generate_nconf@plt+0x1b200>
  439ac4:	ldr	w8, [sp, #308]
  439ac8:	and	w8, w8, #0x3f
  439acc:	mov	w9, w8
  439ad0:	ubfx	x9, x9, #0, #32
  439ad4:	ldr	x10, [sp, #160]
  439ad8:	add	x9, x10, x9
  439adc:	ldrb	w8, [x9]
  439ae0:	ldr	x9, [sp, #560]
  439ae4:	add	x11, x9, #0x1
  439ae8:	str	x11, [sp, #560]
  439aec:	strb	w8, [x9]
  439af0:	ldr	w8, [sp, #308]
  439af4:	lsr	w8, w8, #6
  439af8:	str	w8, [sp, #308]
  439afc:	b	439aac <ASN1_generate_nconf@plt+0x1b1ac>
  439b00:	ldurb	w8, [x29, #-46]
  439b04:	ldurb	w9, [x29, #-88]
  439b08:	lsl	w9, w9, #8
  439b0c:	orr	w8, w9, w8, lsl #16
  439b10:	ldurb	w9, [x29, #-67]
  439b14:	orr	w8, w8, w9
  439b18:	str	w8, [sp, #300]
  439b1c:	mov	w8, #0x4                   	// #4
  439b20:	str	w8, [sp, #296]
  439b24:	ldr	w8, [sp, #296]
  439b28:	subs	w9, w8, #0x1
  439b2c:	str	w9, [sp, #296]
  439b30:	cmp	w8, #0x0
  439b34:	cset	w8, le
  439b38:	tbnz	w8, #0, 439b78 <ASN1_generate_nconf@plt+0x1b278>
  439b3c:	ldr	w8, [sp, #300]
  439b40:	and	w8, w8, #0x3f
  439b44:	mov	w9, w8
  439b48:	ubfx	x9, x9, #0, #32
  439b4c:	ldr	x10, [sp, #160]
  439b50:	add	x9, x10, x9
  439b54:	ldrb	w8, [x9]
  439b58:	ldr	x9, [sp, #560]
  439b5c:	add	x11, x9, #0x1
  439b60:	str	x11, [sp, #560]
  439b64:	strb	w8, [x9]
  439b68:	ldr	w8, [sp, #300]
  439b6c:	lsr	w8, w8, #6
  439b70:	str	w8, [sp, #300]
  439b74:	b	439b24 <ASN1_generate_nconf@plt+0x1b224>
  439b78:	ldurb	w8, [x29, #-87]
  439b7c:	ldurb	w9, [x29, #-66]
  439b80:	lsl	w9, w9, #8
  439b84:	orr	w8, w9, w8, lsl #16
  439b88:	ldurb	w9, [x29, #-45]
  439b8c:	orr	w8, w8, w9
  439b90:	str	w8, [sp, #292]
  439b94:	mov	w8, #0x4                   	// #4
  439b98:	str	w8, [sp, #288]
  439b9c:	ldr	w8, [sp, #288]
  439ba0:	subs	w9, w8, #0x1
  439ba4:	str	w9, [sp, #288]
  439ba8:	cmp	w8, #0x0
  439bac:	cset	w8, le
  439bb0:	tbnz	w8, #0, 439bf0 <ASN1_generate_nconf@plt+0x1b2f0>
  439bb4:	ldr	w8, [sp, #292]
  439bb8:	and	w8, w8, #0x3f
  439bbc:	mov	w9, w8
  439bc0:	ubfx	x9, x9, #0, #32
  439bc4:	ldr	x10, [sp, #160]
  439bc8:	add	x9, x10, x9
  439bcc:	ldrb	w8, [x9]
  439bd0:	ldr	x9, [sp, #560]
  439bd4:	add	x11, x9, #0x1
  439bd8:	str	x11, [sp, #560]
  439bdc:	strb	w8, [x9]
  439be0:	ldr	w8, [sp, #292]
  439be4:	lsr	w8, w8, #6
  439be8:	str	w8, [sp, #292]
  439bec:	b	439b9c <ASN1_generate_nconf@plt+0x1b29c>
  439bf0:	ldurb	w8, [x29, #-65]
  439bf4:	ldurb	w9, [x29, #-44]
  439bf8:	lsl	w9, w9, #8
  439bfc:	orr	w8, w9, w8, lsl #16
  439c00:	ldurb	w9, [x29, #-86]
  439c04:	orr	w8, w8, w9
  439c08:	str	w8, [sp, #284]
  439c0c:	mov	w8, #0x4                   	// #4
  439c10:	str	w8, [sp, #280]
  439c14:	ldr	w8, [sp, #280]
  439c18:	subs	w9, w8, #0x1
  439c1c:	str	w9, [sp, #280]
  439c20:	cmp	w8, #0x0
  439c24:	cset	w8, le
  439c28:	tbnz	w8, #0, 439c68 <ASN1_generate_nconf@plt+0x1b368>
  439c2c:	ldr	w8, [sp, #284]
  439c30:	and	w8, w8, #0x3f
  439c34:	mov	w9, w8
  439c38:	ubfx	x9, x9, #0, #32
  439c3c:	ldr	x10, [sp, #160]
  439c40:	add	x9, x10, x9
  439c44:	ldrb	w8, [x9]
  439c48:	ldr	x9, [sp, #560]
  439c4c:	add	x11, x9, #0x1
  439c50:	str	x11, [sp, #560]
  439c54:	strb	w8, [x9]
  439c58:	ldr	w8, [sp, #284]
  439c5c:	lsr	w8, w8, #6
  439c60:	str	w8, [sp, #284]
  439c64:	b	439c14 <ASN1_generate_nconf@plt+0x1b314>
  439c68:	ldurb	w8, [x29, #-43]
  439c6c:	ldurb	w9, [x29, #-85]
  439c70:	lsl	w9, w9, #8
  439c74:	orr	w8, w9, w8, lsl #16
  439c78:	ldurb	w9, [x29, #-64]
  439c7c:	orr	w8, w8, w9
  439c80:	str	w8, [sp, #276]
  439c84:	mov	w8, #0x4                   	// #4
  439c88:	str	w8, [sp, #272]
  439c8c:	ldr	w8, [sp, #272]
  439c90:	subs	w9, w8, #0x1
  439c94:	str	w9, [sp, #272]
  439c98:	cmp	w8, #0x0
  439c9c:	cset	w8, le
  439ca0:	tbnz	w8, #0, 439ce0 <ASN1_generate_nconf@plt+0x1b3e0>
  439ca4:	ldr	w8, [sp, #276]
  439ca8:	and	w8, w8, #0x3f
  439cac:	mov	w9, w8
  439cb0:	ubfx	x9, x9, #0, #32
  439cb4:	ldr	x10, [sp, #160]
  439cb8:	add	x9, x10, x9
  439cbc:	ldrb	w8, [x9]
  439cc0:	ldr	x9, [sp, #560]
  439cc4:	add	x11, x9, #0x1
  439cc8:	str	x11, [sp, #560]
  439ccc:	strb	w8, [x9]
  439cd0:	ldr	w8, [sp, #276]
  439cd4:	lsr	w8, w8, #6
  439cd8:	str	w8, [sp, #276]
  439cdc:	b	439c8c <ASN1_generate_nconf@plt+0x1b38c>
  439ce0:	ldurb	w8, [x29, #-84]
  439ce4:	ldurb	w9, [x29, #-63]
  439ce8:	lsl	w9, w9, #8
  439cec:	orr	w8, w9, w8, lsl #16
  439cf0:	ldurb	w9, [x29, #-42]
  439cf4:	orr	w8, w8, w9
  439cf8:	str	w8, [sp, #268]
  439cfc:	mov	w8, #0x4                   	// #4
  439d00:	str	w8, [sp, #264]
  439d04:	ldr	w8, [sp, #264]
  439d08:	subs	w9, w8, #0x1
  439d0c:	str	w9, [sp, #264]
  439d10:	cmp	w8, #0x0
  439d14:	cset	w8, le
  439d18:	tbnz	w8, #0, 439d58 <ASN1_generate_nconf@plt+0x1b458>
  439d1c:	ldr	w8, [sp, #268]
  439d20:	and	w8, w8, #0x3f
  439d24:	mov	w9, w8
  439d28:	ubfx	x9, x9, #0, #32
  439d2c:	ldr	x10, [sp, #160]
  439d30:	add	x9, x10, x9
  439d34:	ldrb	w8, [x9]
  439d38:	ldr	x9, [sp, #560]
  439d3c:	add	x11, x9, #0x1
  439d40:	str	x11, [sp, #560]
  439d44:	strb	w8, [x9]
  439d48:	ldr	w8, [sp, #268]
  439d4c:	lsr	w8, w8, #6
  439d50:	str	w8, [sp, #268]
  439d54:	b	439d04 <ASN1_generate_nconf@plt+0x1b404>
  439d58:	ldurb	w8, [x29, #-62]
  439d5c:	ldurb	w9, [x29, #-41]
  439d60:	lsl	w9, w9, #8
  439d64:	orr	w8, w9, w8, lsl #16
  439d68:	ldurb	w9, [x29, #-83]
  439d6c:	orr	w8, w8, w9
  439d70:	str	w8, [sp, #260]
  439d74:	mov	w8, #0x4                   	// #4
  439d78:	str	w8, [sp, #256]
  439d7c:	ldr	w8, [sp, #256]
  439d80:	subs	w9, w8, #0x1
  439d84:	str	w9, [sp, #256]
  439d88:	cmp	w8, #0x0
  439d8c:	cset	w8, le
  439d90:	tbnz	w8, #0, 439dd0 <ASN1_generate_nconf@plt+0x1b4d0>
  439d94:	ldr	w8, [sp, #260]
  439d98:	and	w8, w8, #0x3f
  439d9c:	mov	w9, w8
  439da0:	ubfx	x9, x9, #0, #32
  439da4:	ldr	x10, [sp, #160]
  439da8:	add	x9, x10, x9
  439dac:	ldrb	w8, [x9]
  439db0:	ldr	x9, [sp, #560]
  439db4:	add	x11, x9, #0x1
  439db8:	str	x11, [sp, #560]
  439dbc:	strb	w8, [x9]
  439dc0:	ldr	w8, [sp, #260]
  439dc4:	lsr	w8, w8, #6
  439dc8:	str	w8, [sp, #260]
  439dcc:	b	439d7c <ASN1_generate_nconf@plt+0x1b47c>
  439dd0:	ldurb	w8, [x29, #-40]
  439dd4:	ldurb	w9, [x29, #-82]
  439dd8:	lsl	w9, w9, #8
  439ddc:	orr	w8, w9, w8, lsl #16
  439de0:	ldurb	w9, [x29, #-61]
  439de4:	orr	w8, w8, w9
  439de8:	str	w8, [sp, #252]
  439dec:	mov	w8, #0x4                   	// #4
  439df0:	str	w8, [sp, #248]
  439df4:	ldr	w8, [sp, #248]
  439df8:	subs	w9, w8, #0x1
  439dfc:	str	w9, [sp, #248]
  439e00:	cmp	w8, #0x0
  439e04:	cset	w8, le
  439e08:	tbnz	w8, #0, 439e48 <ASN1_generate_nconf@plt+0x1b548>
  439e0c:	ldr	w8, [sp, #252]
  439e10:	and	w8, w8, #0x3f
  439e14:	mov	w9, w8
  439e18:	ubfx	x9, x9, #0, #32
  439e1c:	ldr	x10, [sp, #160]
  439e20:	add	x9, x10, x9
  439e24:	ldrb	w8, [x9]
  439e28:	ldr	x9, [sp, #560]
  439e2c:	add	x11, x9, #0x1
  439e30:	str	x11, [sp, #560]
  439e34:	strb	w8, [x9]
  439e38:	ldr	w8, [sp, #252]
  439e3c:	lsr	w8, w8, #6
  439e40:	str	w8, [sp, #252]
  439e44:	b	439df4 <ASN1_generate_nconf@plt+0x1b4f4>
  439e48:	ldurb	w8, [x29, #-81]
  439e4c:	ldurb	w9, [x29, #-60]
  439e50:	lsl	w9, w9, #8
  439e54:	orr	w8, w9, w8, lsl #16
  439e58:	ldurb	w9, [x29, #-39]
  439e5c:	orr	w8, w8, w9
  439e60:	str	w8, [sp, #244]
  439e64:	mov	w8, #0x4                   	// #4
  439e68:	str	w8, [sp, #240]
  439e6c:	ldr	w8, [sp, #240]
  439e70:	subs	w9, w8, #0x1
  439e74:	str	w9, [sp, #240]
  439e78:	cmp	w8, #0x0
  439e7c:	cset	w8, le
  439e80:	tbnz	w8, #0, 439ec0 <ASN1_generate_nconf@plt+0x1b5c0>
  439e84:	ldr	w8, [sp, #244]
  439e88:	and	w8, w8, #0x3f
  439e8c:	mov	w9, w8
  439e90:	ubfx	x9, x9, #0, #32
  439e94:	ldr	x10, [sp, #160]
  439e98:	add	x9, x10, x9
  439e9c:	ldrb	w8, [x9]
  439ea0:	ldr	x9, [sp, #560]
  439ea4:	add	x11, x9, #0x1
  439ea8:	str	x11, [sp, #560]
  439eac:	strb	w8, [x9]
  439eb0:	ldr	w8, [sp, #244]
  439eb4:	lsr	w8, w8, #6
  439eb8:	str	w8, [sp, #244]
  439ebc:	b	439e6c <ASN1_generate_nconf@plt+0x1b56c>
  439ec0:	ldurb	w8, [x29, #-59]
  439ec4:	ldurb	w9, [x29, #-38]
  439ec8:	lsl	w9, w9, #8
  439ecc:	orr	w8, w9, w8, lsl #16
  439ed0:	ldurb	w9, [x29, #-80]
  439ed4:	orr	w8, w8, w9
  439ed8:	str	w8, [sp, #236]
  439edc:	mov	w8, #0x4                   	// #4
  439ee0:	str	w8, [sp, #232]
  439ee4:	ldr	w8, [sp, #232]
  439ee8:	subs	w9, w8, #0x1
  439eec:	str	w9, [sp, #232]
  439ef0:	cmp	w8, #0x0
  439ef4:	cset	w8, le
  439ef8:	tbnz	w8, #0, 439f38 <ASN1_generate_nconf@plt+0x1b638>
  439efc:	ldr	w8, [sp, #236]
  439f00:	and	w8, w8, #0x3f
  439f04:	mov	w9, w8
  439f08:	ubfx	x9, x9, #0, #32
  439f0c:	ldr	x10, [sp, #160]
  439f10:	add	x9, x10, x9
  439f14:	ldrb	w8, [x9]
  439f18:	ldr	x9, [sp, #560]
  439f1c:	add	x11, x9, #0x1
  439f20:	str	x11, [sp, #560]
  439f24:	strb	w8, [x9]
  439f28:	ldr	w8, [sp, #236]
  439f2c:	lsr	w8, w8, #6
  439f30:	str	w8, [sp, #236]
  439f34:	b	439ee4 <ASN1_generate_nconf@plt+0x1b5e4>
  439f38:	ldurb	w8, [x29, #-37]
  439f3c:	ldurb	w9, [x29, #-79]
  439f40:	lsl	w9, w9, #8
  439f44:	orr	w8, w9, w8, lsl #16
  439f48:	ldurb	w9, [x29, #-58]
  439f4c:	orr	w8, w8, w9
  439f50:	str	w8, [sp, #228]
  439f54:	mov	w8, #0x4                   	// #4
  439f58:	str	w8, [sp, #224]
  439f5c:	ldr	w8, [sp, #224]
  439f60:	subs	w9, w8, #0x1
  439f64:	str	w9, [sp, #224]
  439f68:	cmp	w8, #0x0
  439f6c:	cset	w8, le
  439f70:	tbnz	w8, #0, 439fb0 <ASN1_generate_nconf@plt+0x1b6b0>
  439f74:	ldr	w8, [sp, #228]
  439f78:	and	w8, w8, #0x3f
  439f7c:	mov	w9, w8
  439f80:	ubfx	x9, x9, #0, #32
  439f84:	ldr	x10, [sp, #160]
  439f88:	add	x9, x10, x9
  439f8c:	ldrb	w8, [x9]
  439f90:	ldr	x9, [sp, #560]
  439f94:	add	x11, x9, #0x1
  439f98:	str	x11, [sp, #560]
  439f9c:	strb	w8, [x9]
  439fa0:	ldr	w8, [sp, #228]
  439fa4:	lsr	w8, w8, #6
  439fa8:	str	w8, [sp, #228]
  439fac:	b	439f5c <ASN1_generate_nconf@plt+0x1b65c>
  439fb0:	ldurb	w8, [x29, #-78]
  439fb4:	ldurb	w9, [x29, #-57]
  439fb8:	lsl	w9, w9, #8
  439fbc:	orr	w8, w9, w8, lsl #16
  439fc0:	ldurb	w9, [x29, #-36]
  439fc4:	orr	w8, w8, w9
  439fc8:	str	w8, [sp, #220]
  439fcc:	mov	w8, #0x4                   	// #4
  439fd0:	str	w8, [sp, #216]
  439fd4:	ldr	w8, [sp, #216]
  439fd8:	subs	w9, w8, #0x1
  439fdc:	str	w9, [sp, #216]
  439fe0:	cmp	w8, #0x0
  439fe4:	cset	w8, le
  439fe8:	tbnz	w8, #0, 43a028 <ASN1_generate_nconf@plt+0x1b728>
  439fec:	ldr	w8, [sp, #220]
  439ff0:	and	w8, w8, #0x3f
  439ff4:	mov	w9, w8
  439ff8:	ubfx	x9, x9, #0, #32
  439ffc:	ldr	x10, [sp, #160]
  43a000:	add	x9, x10, x9
  43a004:	ldrb	w8, [x9]
  43a008:	ldr	x9, [sp, #560]
  43a00c:	add	x11, x9, #0x1
  43a010:	str	x11, [sp, #560]
  43a014:	strb	w8, [x9]
  43a018:	ldr	w8, [sp, #220]
  43a01c:	lsr	w8, w8, #6
  43a020:	str	w8, [sp, #220]
  43a024:	b	439fd4 <ASN1_generate_nconf@plt+0x1b6d4>
  43a028:	ldurb	w8, [x29, #-56]
  43a02c:	ldurb	w9, [x29, #-35]
  43a030:	lsl	w9, w9, #8
  43a034:	orr	w8, w9, w8, lsl #16
  43a038:	ldurb	w9, [x29, #-77]
  43a03c:	orr	w8, w8, w9
  43a040:	str	w8, [sp, #212]
  43a044:	mov	w8, #0x4                   	// #4
  43a048:	str	w8, [sp, #208]
  43a04c:	ldr	w8, [sp, #208]
  43a050:	subs	w9, w8, #0x1
  43a054:	str	w9, [sp, #208]
  43a058:	cmp	w8, #0x0
  43a05c:	cset	w8, le
  43a060:	tbnz	w8, #0, 43a0a0 <ASN1_generate_nconf@plt+0x1b7a0>
  43a064:	ldr	w8, [sp, #212]
  43a068:	and	w8, w8, #0x3f
  43a06c:	mov	w9, w8
  43a070:	ubfx	x9, x9, #0, #32
  43a074:	ldr	x10, [sp, #160]
  43a078:	add	x9, x10, x9
  43a07c:	ldrb	w8, [x9]
  43a080:	ldr	x9, [sp, #560]
  43a084:	add	x11, x9, #0x1
  43a088:	str	x11, [sp, #560]
  43a08c:	strb	w8, [x9]
  43a090:	ldr	w8, [sp, #212]
  43a094:	lsr	w8, w8, #6
  43a098:	str	w8, [sp, #212]
  43a09c:	b	43a04c <ASN1_generate_nconf@plt+0x1b74c>
  43a0a0:	ldurb	w8, [x29, #-34]
  43a0a4:	ldurb	w9, [x29, #-76]
  43a0a8:	lsl	w9, w9, #8
  43a0ac:	orr	w8, w9, w8, lsl #16
  43a0b0:	ldurb	w9, [x29, #-55]
  43a0b4:	orr	w8, w8, w9
  43a0b8:	str	w8, [sp, #204]
  43a0bc:	mov	w8, #0x4                   	// #4
  43a0c0:	str	w8, [sp, #200]
  43a0c4:	ldr	w8, [sp, #200]
  43a0c8:	subs	w9, w8, #0x1
  43a0cc:	str	w9, [sp, #200]
  43a0d0:	cmp	w8, #0x0
  43a0d4:	cset	w8, le
  43a0d8:	tbnz	w8, #0, 43a118 <ASN1_generate_nconf@plt+0x1b818>
  43a0dc:	ldr	w8, [sp, #204]
  43a0e0:	and	w8, w8, #0x3f
  43a0e4:	mov	w9, w8
  43a0e8:	ubfx	x9, x9, #0, #32
  43a0ec:	ldr	x10, [sp, #160]
  43a0f0:	add	x9, x10, x9
  43a0f4:	ldrb	w8, [x9]
  43a0f8:	ldr	x9, [sp, #560]
  43a0fc:	add	x11, x9, #0x1
  43a100:	str	x11, [sp, #560]
  43a104:	strb	w8, [x9]
  43a108:	ldr	w8, [sp, #204]
  43a10c:	lsr	w8, w8, #6
  43a110:	str	w8, [sp, #204]
  43a114:	b	43a0c4 <ASN1_generate_nconf@plt+0x1b7c4>
  43a118:	ldurb	w8, [x29, #-33]
  43a11c:	mov	w9, wzr
  43a120:	orr	w8, w9, w8
  43a124:	str	w8, [sp, #196]
  43a128:	mov	w8, #0x2                   	// #2
  43a12c:	str	w8, [sp, #192]
  43a130:	ldr	w8, [sp, #192]
  43a134:	subs	w9, w8, #0x1
  43a138:	str	w9, [sp, #192]
  43a13c:	cmp	w8, #0x0
  43a140:	cset	w8, le
  43a144:	tbnz	w8, #0, 43a184 <ASN1_generate_nconf@plt+0x1b884>
  43a148:	ldr	w8, [sp, #196]
  43a14c:	and	w8, w8, #0x3f
  43a150:	mov	w9, w8
  43a154:	ubfx	x9, x9, #0, #32
  43a158:	ldr	x10, [sp, #160]
  43a15c:	add	x9, x10, x9
  43a160:	ldrb	w8, [x9]
  43a164:	ldr	x9, [sp, #560]
  43a168:	add	x11, x9, #0x1
  43a16c:	str	x11, [sp, #560]
  43a170:	strb	w8, [x9]
  43a174:	ldr	w8, [sp, #196]
  43a178:	lsr	w8, w8, #6
  43a17c:	str	w8, [sp, #196]
  43a180:	b	43a130 <ASN1_generate_nconf@plt+0x1b830>
  43a184:	b	43a18c <ASN1_generate_nconf@plt+0x1b88c>
  43a188:	b	43a1a4 <ASN1_generate_nconf@plt+0x1b8a4>
  43a18c:	ldr	x8, [sp, #560]
  43a190:	mov	w9, #0x0                   	// #0
  43a194:	strb	w9, [x8]
  43a198:	ldr	x8, [sp, #184]
  43a19c:	stur	x8, [x29, #-8]
  43a1a0:	b	43a1ec <ASN1_generate_nconf@plt+0x1b8ec>
  43a1a4:	ldur	x0, [x29, #-224]
  43a1a8:	bl	41d650 <EVP_MD_CTX_free@plt>
  43a1ac:	ldur	x0, [x29, #-216]
  43a1b0:	bl	41d650 <EVP_MD_CTX_free@plt>
  43a1b4:	ldr	x0, [sp, #576]
  43a1b8:	ldr	x1, [sp, #168]
  43a1bc:	mov	w2, #0x300                 	// #768
  43a1c0:	bl	41b180 <CRYPTO_free@plt>
  43a1c4:	ldr	x0, [sp, #568]
  43a1c8:	ldr	x1, [sp, #168]
  43a1cc:	mov	w2, #0x301                 	// #769
  43a1d0:	bl	41b180 <CRYPTO_free@plt>
  43a1d4:	ldur	x0, [x29, #-200]
  43a1d8:	ldr	x1, [sp, #168]
  43a1dc:	mov	w2, #0x302                 	// #770
  43a1e0:	bl	41b180 <CRYPTO_free@plt>
  43a1e4:	mov	x8, xzr
  43a1e8:	stur	x8, [x29, #-8]
  43a1ec:	ldur	x0, [x29, #-8]
  43a1f0:	add	sp, sp, #0x350
  43a1f4:	ldr	x28, [sp, #16]
  43a1f8:	ldp	x29, x30, [sp], #32
  43a1fc:	ret
  43a200:	stp	x29, x30, [sp, #-32]!
  43a204:	str	x28, [sp, #16]
  43a208:	mov	x29, sp
  43a20c:	sub	sp, sp, #0x1, lsl #12
  43a210:	sub	sp, sp, #0x2a0
  43a214:	add	x8, sp, #0x190
  43a218:	mov	x9, xzr
  43a21c:	mov	x10, #0x800                 	// #2048
  43a220:	mov	w11, wzr
  43a224:	mov	w12, #0x800                 	// #2048
  43a228:	mov	w13, #0x95                  	// #149
  43a22c:	mov	w14, #0x92                  	// #146
  43a230:	mov	w15, #0x1                   	// #1
  43a234:	adrp	x2, 482000 <ASN1_generate_nconf@plt+0x63700>
  43a238:	add	x2, x2, #0x560
  43a23c:	adrp	x16, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43a240:	add	x16, x16, #0xc0
  43a244:	adrp	x17, 482000 <ASN1_generate_nconf@plt+0x63700>
  43a248:	add	x17, x17, #0xde2
  43a24c:	adrp	x18, 482000 <ASN1_generate_nconf@plt+0x63700>
  43a250:	add	x18, x18, #0xec7
  43a254:	add	x3, sp, #0xa60
  43a258:	add	x4, sp, #0x260
  43a25c:	stur	w0, [x29, #-4]
  43a260:	str	x1, [x8, #4352]
  43a264:	str	x9, [x8, #4344]
  43a268:	str	x9, [x8, #4336]
  43a26c:	str	x9, [x8, #4328]
  43a270:	str	x9, [x8, #4320]
  43a274:	str	x9, [x8, #4312]
  43a278:	str	x9, [x8, #4304]
  43a27c:	mov	x0, x3
  43a280:	mov	w5, w11
  43a284:	mov	w1, w5
  43a288:	str	x2, [sp, #256]
  43a28c:	mov	x2, x10
  43a290:	str	x8, [sp, #248]
  43a294:	str	x9, [sp, #240]
  43a298:	str	x10, [sp, #232]
  43a29c:	str	w11, [sp, #228]
  43a2a0:	str	w12, [sp, #224]
  43a2a4:	str	w13, [sp, #220]
  43a2a8:	str	w14, [sp, #216]
  43a2ac:	str	w15, [sp, #212]
  43a2b0:	str	x16, [sp, #200]
  43a2b4:	str	x17, [sp, #192]
  43a2b8:	str	x18, [sp, #184]
  43a2bc:	str	x4, [sp, #176]
  43a2c0:	bl	41e730 <memset@plt>
  43a2c4:	ldr	x0, [sp, #176]
  43a2c8:	ldr	w11, [sp, #228]
  43a2cc:	mov	w1, w11
  43a2d0:	ldr	x2, [sp, #232]
  43a2d4:	bl	41e730 <memset@plt>
  43a2d8:	str	wzr, [sp, #604]
  43a2dc:	str	wzr, [sp, #600]
  43a2e0:	str	wzr, [sp, #596]
  43a2e4:	str	wzr, [sp, #592]
  43a2e8:	str	wzr, [sp, #588]
  43a2ec:	ldr	w11, [sp, #224]
  43a2f0:	str	w11, [sp, #584]
  43a2f4:	str	w11, [sp, #580]
  43a2f8:	ldr	w12, [sp, #220]
  43a2fc:	str	w12, [sp, #576]
  43a300:	ldr	w13, [sp, #216]
  43a304:	str	w13, [sp, #572]
  43a308:	ldr	w14, [sp, #212]
  43a30c:	str	w14, [sp, #568]
  43a310:	str	w14, [sp, #564]
  43a314:	str	wzr, [sp, #560]
  43a318:	str	wzr, [sp, #556]
  43a31c:	str	wzr, [sp, #552]
  43a320:	ldr	x8, [sp, #240]
  43a324:	ldr	x9, [sp, #248]
  43a328:	str	x8, [x9, #144]
  43a32c:	str	x8, [x9, #136]
  43a330:	str	x8, [x9, #128]
  43a334:	str	x8, [x9, #120]
  43a338:	str	x8, [x9, #112]
  43a33c:	str	x8, [x9, #104]
  43a340:	str	x8, [x9, #96]
  43a344:	str	x8, [x9, #88]
  43a348:	str	x8, [x9, #80]
  43a34c:	str	x8, [x9, #72]
  43a350:	str	x8, [x9, #64]
  43a354:	str	wzr, [sp, #452]
  43a358:	str	wzr, [sp, #448]
  43a35c:	str	x8, [x9, #40]
  43a360:	str	x8, [x9, #32]
  43a364:	str	x8, [x9, #24]
  43a368:	str	x8, [x9, #16]
  43a36c:	str	x8, [x9, #8]
  43a370:	bl	41c9a0 <EVP_des_ede3_cbc@plt>
  43a374:	ldr	x8, [sp, #248]
  43a378:	str	x0, [x8]
  43a37c:	ldur	w0, [x29, #-4]
  43a380:	ldr	x1, [x8, #4352]
  43a384:	ldr	x2, [sp, #256]
  43a388:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  43a38c:	ldr	x8, [sp, #248]
  43a390:	str	x0, [x8, #56]
  43a394:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  43a398:	str	w0, [sp, #396]
  43a39c:	cbz	w0, 43a940 <ASN1_generate_nconf@plt+0x1c040>
  43a3a0:	ldr	w8, [sp, #396]
  43a3a4:	add	w9, w8, #0x1
  43a3a8:	cmp	w9, #0x1
  43a3ac:	str	w8, [sp, #172]
  43a3b0:	b.ls	43a65c <ASN1_generate_nconf@plt+0x1bd5c>  // b.plast
  43a3b4:	b	43a3b8 <ASN1_generate_nconf@plt+0x1bab8>
  43a3b8:	ldr	w8, [sp, #172]
  43a3bc:	cmp	w8, #0x1
  43a3c0:	b.eq	43a67c <ASN1_generate_nconf@plt+0x1bd7c>  // b.none
  43a3c4:	b	43a3c8 <ASN1_generate_nconf@plt+0x1bac8>
  43a3c8:	ldr	w8, [sp, #172]
  43a3cc:	cmp	w8, #0x2
  43a3d0:	b.eq	43a740 <ASN1_generate_nconf@plt+0x1be40>  // b.none
  43a3d4:	b	43a3d8 <ASN1_generate_nconf@plt+0x1bad8>
  43a3d8:	ldr	w8, [sp, #172]
  43a3dc:	cmp	w8, #0x3
  43a3e0:	b.eq	43a690 <ASN1_generate_nconf@plt+0x1bd90>  // b.none
  43a3e4:	b	43a3e8 <ASN1_generate_nconf@plt+0x1bae8>
  43a3e8:	ldr	w8, [sp, #172]
  43a3ec:	cmp	w8, #0x4
  43a3f0:	b.eq	43a6a0 <ASN1_generate_nconf@plt+0x1bda0>  // b.none
  43a3f4:	b	43a3f8 <ASN1_generate_nconf@plt+0x1baf8>
  43a3f8:	ldr	w8, [sp, #172]
  43a3fc:	cmp	w8, #0x5
  43a400:	b.eq	43a6ac <ASN1_generate_nconf@plt+0x1bdac>  // b.none
  43a404:	b	43a408 <ASN1_generate_nconf@plt+0x1bb08>
  43a408:	ldr	w8, [sp, #172]
  43a40c:	cmp	w8, #0x6
  43a410:	b.eq	43a6b8 <ASN1_generate_nconf@plt+0x1bdb8>  // b.none
  43a414:	b	43a418 <ASN1_generate_nconf@plt+0x1bb18>
  43a418:	ldr	w8, [sp, #172]
  43a41c:	cmp	w8, #0x7
  43a420:	b.eq	43a6c8 <ASN1_generate_nconf@plt+0x1bdc8>  // b.none
  43a424:	b	43a428 <ASN1_generate_nconf@plt+0x1bb28>
  43a428:	ldr	w8, [sp, #172]
  43a42c:	cmp	w8, #0x8
  43a430:	b.eq	43a6d8 <ASN1_generate_nconf@plt+0x1bdd8>  // b.none
  43a434:	b	43a438 <ASN1_generate_nconf@plt+0x1bb38>
  43a438:	ldr	w8, [sp, #172]
  43a43c:	cmp	w8, #0x9
  43a440:	b.eq	43a6e8 <ASN1_generate_nconf@plt+0x1bde8>  // b.none
  43a444:	b	43a448 <ASN1_generate_nconf@plt+0x1bb48>
  43a448:	ldr	w8, [sp, #172]
  43a44c:	cmp	w8, #0xa
  43a450:	b.eq	43a6f8 <ASN1_generate_nconf@plt+0x1bdf8>  // b.none
  43a454:	b	43a458 <ASN1_generate_nconf@plt+0x1bb58>
  43a458:	ldr	w8, [sp, #172]
  43a45c:	cmp	w8, #0xb
  43a460:	b.eq	43a708 <ASN1_generate_nconf@plt+0x1be08>  // b.none
  43a464:	b	43a468 <ASN1_generate_nconf@plt+0x1bb68>
  43a468:	ldr	w8, [sp, #172]
  43a46c:	cmp	w8, #0xc
  43a470:	b.eq	43a714 <ASN1_generate_nconf@plt+0x1be14>  // b.none
  43a474:	b	43a478 <ASN1_generate_nconf@plt+0x1bb78>
  43a478:	ldr	w8, [sp, #172]
  43a47c:	cmp	w8, #0xd
  43a480:	b.eq	43a720 <ASN1_generate_nconf@plt+0x1be20>  // b.none
  43a484:	b	43a488 <ASN1_generate_nconf@plt+0x1bb88>
  43a488:	ldr	w8, [sp, #172]
  43a48c:	cmp	w8, #0xe
  43a490:	b.eq	43a728 <ASN1_generate_nconf@plt+0x1be28>  // b.none
  43a494:	b	43a498 <ASN1_generate_nconf@plt+0x1bb98>
  43a498:	ldr	w8, [sp, #172]
  43a49c:	cmp	w8, #0xf
  43a4a0:	b.eq	43a734 <ASN1_generate_nconf@plt+0x1be34>  // b.none
  43a4a4:	b	43a4a8 <ASN1_generate_nconf@plt+0x1bba8>
  43a4a8:	ldr	w8, [sp, #172]
  43a4ac:	cmp	w8, #0x10
  43a4b0:	b.eq	43a758 <ASN1_generate_nconf@plt+0x1be58>  // b.none
  43a4b4:	b	43a4b8 <ASN1_generate_nconf@plt+0x1bbb8>
  43a4b8:	ldr	w8, [sp, #172]
  43a4bc:	cmp	w8, #0x11
  43a4c0:	b.eq	43a764 <ASN1_generate_nconf@plt+0x1be64>  // b.none
  43a4c4:	b	43a4c8 <ASN1_generate_nconf@plt+0x1bbc8>
  43a4c8:	ldr	w8, [sp, #172]
  43a4cc:	cmp	w8, #0x12
  43a4d0:	b.eq	43a770 <ASN1_generate_nconf@plt+0x1be70>  // b.none
  43a4d4:	b	43a4d8 <ASN1_generate_nconf@plt+0x1bbd8>
  43a4d8:	ldr	w8, [sp, #172]
  43a4dc:	cmp	w8, #0x13
  43a4e0:	b.eq	43a77c <ASN1_generate_nconf@plt+0x1be7c>  // b.none
  43a4e4:	b	43a4e8 <ASN1_generate_nconf@plt+0x1bbe8>
  43a4e8:	ldr	w8, [sp, #172]
  43a4ec:	cmp	w8, #0x14
  43a4f0:	b.eq	43a838 <ASN1_generate_nconf@plt+0x1bf38>  // b.none
  43a4f4:	b	43a4f8 <ASN1_generate_nconf@plt+0x1bbf8>
  43a4f8:	ldr	w8, [sp, #172]
  43a4fc:	cmp	w8, #0x15
  43a500:	b.eq	43a798 <ASN1_generate_nconf@plt+0x1be98>  // b.none
  43a504:	b	43a508 <ASN1_generate_nconf@plt+0x1bc08>
  43a508:	ldr	w8, [sp, #172]
  43a50c:	cmp	w8, #0x16
  43a510:	b.eq	43a788 <ASN1_generate_nconf@plt+0x1be88>  // b.none
  43a514:	b	43a518 <ASN1_generate_nconf@plt+0x1bc18>
  43a518:	ldr	w8, [sp, #172]
  43a51c:	cmp	w8, #0x17
  43a520:	b.eq	43a7a8 <ASN1_generate_nconf@plt+0x1bea8>  // b.none
  43a524:	b	43a528 <ASN1_generate_nconf@plt+0x1bc28>
  43a528:	ldr	w8, [sp, #172]
  43a52c:	cmp	w8, #0x18
  43a530:	b.eq	43a7cc <ASN1_generate_nconf@plt+0x1becc>  // b.none
  43a534:	b	43a538 <ASN1_generate_nconf@plt+0x1bc38>
  43a538:	ldr	w8, [sp, #172]
  43a53c:	cmp	w8, #0x19
  43a540:	b.eq	43a808 <ASN1_generate_nconf@plt+0x1bf08>  // b.none
  43a544:	b	43a548 <ASN1_generate_nconf@plt+0x1bc48>
  43a548:	ldr	w8, [sp, #172]
  43a54c:	cmp	w8, #0x1a
  43a550:	b.eq	43a818 <ASN1_generate_nconf@plt+0x1bf18>  // b.none
  43a554:	b	43a558 <ASN1_generate_nconf@plt+0x1bc58>
  43a558:	ldr	w8, [sp, #172]
  43a55c:	cmp	w8, #0x1b
  43a560:	b.eq	43a828 <ASN1_generate_nconf@plt+0x1bf28>  // b.none
  43a564:	b	43a568 <ASN1_generate_nconf@plt+0x1bc68>
  43a568:	ldr	w8, [sp, #172]
  43a56c:	cmp	w8, #0x1c
  43a570:	b.eq	43a844 <ASN1_generate_nconf@plt+0x1bf44>  // b.none
  43a574:	b	43a578 <ASN1_generate_nconf@plt+0x1bc78>
  43a578:	ldr	w8, [sp, #172]
  43a57c:	cmp	w8, #0x1d
  43a580:	b.eq	43a854 <ASN1_generate_nconf@plt+0x1bf54>  // b.none
  43a584:	b	43a588 <ASN1_generate_nconf@plt+0x1bc88>
  43a588:	ldr	w8, [sp, #172]
  43a58c:	cmp	w8, #0x1e
  43a590:	b.eq	43a89c <ASN1_generate_nconf@plt+0x1bf9c>  // b.none
  43a594:	b	43a598 <ASN1_generate_nconf@plt+0x1bc98>
  43a598:	ldr	w8, [sp, #172]
  43a59c:	cmp	w8, #0x1f
  43a5a0:	b.eq	43a8ac <ASN1_generate_nconf@plt+0x1bfac>  // b.none
  43a5a4:	b	43a5a8 <ASN1_generate_nconf@plt+0x1bca8>
  43a5a8:	ldr	w8, [sp, #172]
  43a5ac:	cmp	w8, #0x20
  43a5b0:	b.eq	43a8bc <ASN1_generate_nconf@plt+0x1bfbc>  // b.none
  43a5b4:	b	43a5b8 <ASN1_generate_nconf@plt+0x1bcb8>
  43a5b8:	ldr	w8, [sp, #172]
  43a5bc:	cmp	w8, #0x21
  43a5c0:	b.eq	43a8cc <ASN1_generate_nconf@plt+0x1bfcc>  // b.none
  43a5c4:	b	43a5c8 <ASN1_generate_nconf@plt+0x1bcc8>
  43a5c8:	ldr	w8, [sp, #172]
  43a5cc:	cmp	w8, #0x22
  43a5d0:	b.eq	43a8dc <ASN1_generate_nconf@plt+0x1bfdc>  // b.none
  43a5d4:	b	43a5d8 <ASN1_generate_nconf@plt+0x1bcd8>
  43a5d8:	ldr	w8, [sp, #172]
  43a5dc:	cmp	w8, #0x23
  43a5e0:	b.eq	43a8ec <ASN1_generate_nconf@plt+0x1bfec>  // b.none
  43a5e4:	b	43a5e8 <ASN1_generate_nconf@plt+0x1bce8>
  43a5e8:	ldr	w8, [sp, #172]
  43a5ec:	cmp	w8, #0x24
  43a5f0:	b.eq	43a8fc <ASN1_generate_nconf@plt+0x1bffc>  // b.none
  43a5f4:	b	43a5f8 <ASN1_generate_nconf@plt+0x1bcf8>
  43a5f8:	ldr	w8, [sp, #172]
  43a5fc:	cmp	w8, #0x25
  43a600:	b.eq	43a90c <ASN1_generate_nconf@plt+0x1c00c>  // b.none
  43a604:	b	43a608 <ASN1_generate_nconf@plt+0x1bd08>
  43a608:	ldr	w8, [sp, #172]
  43a60c:	cmp	w8, #0x26
  43a610:	b.eq	43a918 <ASN1_generate_nconf@plt+0x1c018>  // b.none
  43a614:	b	43a618 <ASN1_generate_nconf@plt+0x1bd18>
  43a618:	ldr	w8, [sp, #172]
  43a61c:	cmp	w8, #0x27
  43a620:	b.eq	43a924 <ASN1_generate_nconf@plt+0x1c024>  // b.none
  43a624:	b	43a628 <ASN1_generate_nconf@plt+0x1bd28>
  43a628:	ldr	w8, [sp, #172]
  43a62c:	cmp	w8, #0x5dc
  43a630:	b.eq	43a7f0 <ASN1_generate_nconf@plt+0x1bef0>  // b.none
  43a634:	b	43a638 <ASN1_generate_nconf@plt+0x1bd38>
  43a638:	ldr	w8, [sp, #172]
  43a63c:	subs	w9, w8, #0x5dd
  43a640:	cmp	w9, #0x1
  43a644:	b.ls	43a7f4 <ASN1_generate_nconf@plt+0x1bef4>  // b.plast
  43a648:	b	43a64c <ASN1_generate_nconf@plt+0x1bd4c>
  43a64c:	ldr	w8, [sp, #172]
  43a650:	cmp	w8, #0x5df
  43a654:	b.eq	43a7f0 <ASN1_generate_nconf@plt+0x1bef0>  // b.none
  43a658:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a65c:	ldr	x8, [sp, #200]
  43a660:	ldr	x0, [x8]
  43a664:	ldr	x9, [sp, #248]
  43a668:	ldr	x2, [x9, #56]
  43a66c:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  43a670:	add	x1, x1, #0x466
  43a674:	bl	4196e0 <BIO_printf@plt>
  43a678:	b	43b378 <ASN1_generate_nconf@plt+0x1ca78>
  43a67c:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63700>
  43a680:	add	x0, x0, #0x560
  43a684:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  43a688:	str	wzr, [sp, #568]
  43a68c:	b	43b378 <ASN1_generate_nconf@plt+0x1ca78>
  43a690:	ldr	w8, [sp, #600]
  43a694:	orr	w8, w8, #0x1
  43a698:	str	w8, [sp, #600]
  43a69c:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a6a0:	mov	w8, #0x10                  	// #16
  43a6a4:	str	w8, [sp, #588]
  43a6a8:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a6ac:	mov	w8, #0x80                  	// #128
  43a6b0:	str	w8, [sp, #588]
  43a6b4:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a6b8:	ldr	w8, [sp, #600]
  43a6bc:	orr	w8, w8, #0x2
  43a6c0:	str	w8, [sp, #600]
  43a6c4:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a6c8:	ldr	w8, [sp, #600]
  43a6cc:	orr	w8, w8, #0x8
  43a6d0:	str	w8, [sp, #600]
  43a6d4:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a6d8:	ldr	w8, [sp, #600]
  43a6dc:	orr	w8, w8, #0x10
  43a6e0:	str	w8, [sp, #600]
  43a6e4:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a6e8:	ldr	w8, [sp, #600]
  43a6ec:	orr	w8, w8, #0x3
  43a6f0:	str	w8, [sp, #600]
  43a6f4:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a6f8:	ldr	w8, [sp, #600]
  43a6fc:	orr	w8, w8, #0x4
  43a700:	str	w8, [sp, #600]
  43a704:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a708:	mov	w8, #0x1                   	// #1
  43a70c:	str	w8, [sp, #596]
  43a710:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a714:	mov	w8, #0x1                   	// #1
  43a718:	str	w8, [sp, #592]
  43a71c:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a720:	str	wzr, [sp, #564]
  43a724:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a728:	mov	w8, #0x92                  	// #146
  43a72c:	str	w8, [sp, #576]
  43a730:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a734:	mov	w8, #0x1                   	// #1
  43a738:	str	w8, [sp, #604]
  43a73c:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a740:	bl	472534 <ASN1_generate_nconf@plt+0x53c34>
  43a744:	add	x1, sp, #0x190
  43a748:	bl	4712d4 <ASN1_generate_nconf@plt+0x529d4>
  43a74c:	cbnz	w0, 43a754 <ASN1_generate_nconf@plt+0x1be54>
  43a750:	b	43a65c <ASN1_generate_nconf@plt+0x1bd5c>
  43a754:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a758:	mov	w8, #0x1                   	// #1
  43a75c:	str	w8, [sp, #584]
  43a760:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a764:	mov	w8, #0x800                 	// #2048
  43a768:	str	w8, [sp, #580]
  43a76c:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a770:	mov	w8, #0x1                   	// #1
  43a774:	str	w8, [sp, #580]
  43a778:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a77c:	mov	w8, #0xffffffff            	// #-1
  43a780:	str	w8, [sp, #580]
  43a784:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a788:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43a78c:	ldr	x8, [sp, #248]
  43a790:	str	x0, [x8, #104]
  43a794:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a798:	mov	x8, xzr
  43a79c:	ldr	x9, [sp, #248]
  43a7a0:	str	x8, [x9]
  43a7a4:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a7a8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43a7ac:	add	x8, sp, #0x240
  43a7b0:	str	x0, [sp, #160]
  43a7b4:	mov	x0, x8
  43a7b8:	ldr	x1, [sp, #160]
  43a7bc:	bl	43b40c <ASN1_generate_nconf@plt+0x1cb0c>
  43a7c0:	cbnz	w0, 43a7c8 <ASN1_generate_nconf@plt+0x1bec8>
  43a7c4:	b	43a65c <ASN1_generate_nconf@plt+0x1bd5c>
  43a7c8:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a7cc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43a7d0:	add	x8, sp, #0x23c
  43a7d4:	str	x0, [sp, #152]
  43a7d8:	mov	x0, x8
  43a7dc:	ldr	x1, [sp, #152]
  43a7e0:	bl	43b40c <ASN1_generate_nconf@plt+0x1cb0c>
  43a7e4:	cbnz	w0, 43a7ec <ASN1_generate_nconf@plt+0x1beec>
  43a7e8:	b	43a65c <ASN1_generate_nconf@plt+0x1bd5c>
  43a7ec:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a7f0:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a7f4:	ldr	w0, [sp, #396]
  43a7f8:	bl	46a49c <ASN1_generate_nconf@plt+0x4bb9c>
  43a7fc:	cbnz	w0, 43a804 <ASN1_generate_nconf@plt+0x1bf04>
  43a800:	b	43b378 <ASN1_generate_nconf@plt+0x1ca78>
  43a804:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a808:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43a80c:	ldr	x8, [sp, #248]
  43a810:	str	x0, [x8, #4328]
  43a814:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a818:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43a81c:	ldr	x8, [sp, #248]
  43a820:	str	x0, [x8, #4320]
  43a824:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a828:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43a82c:	ldr	x8, [sp, #248]
  43a830:	str	x0, [x8, #4312]
  43a834:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a838:	mov	w8, #0x1                   	// #1
  43a83c:	str	w8, [sp, #560]
  43a840:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a844:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43a848:	ldr	x8, [sp, #248]
  43a84c:	str	x0, [x8, #4304]
  43a850:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a854:	ldr	x8, [sp, #248]
  43a858:	ldr	x9, [x8, #8]
  43a85c:	cbnz	x9, 43a874 <ASN1_generate_nconf@plt+0x1bf74>
  43a860:	bl	43b4b4 <ASN1_generate_nconf@plt+0x1cbb4>
  43a864:	ldr	x8, [sp, #248]
  43a868:	str	x0, [x8, #8]
  43a86c:	cbnz	x0, 43a874 <ASN1_generate_nconf@plt+0x1bf74>
  43a870:	b	43b378 <ASN1_generate_nconf@plt+0x1ca78>
  43a874:	ldr	x8, [sp, #248]
  43a878:	ldr	x0, [x8, #8]
  43a87c:	str	x0, [sp, #144]
  43a880:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43a884:	ldr	x8, [sp, #144]
  43a888:	str	x0, [sp, #136]
  43a88c:	mov	x0, x8
  43a890:	ldr	x1, [sp, #136]
  43a894:	bl	43b4c8 <ASN1_generate_nconf@plt+0x1cbc8>
  43a898:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a89c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43a8a0:	ldr	x8, [sp, #248]
  43a8a4:	str	x0, [x8, #4344]
  43a8a8:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a8ac:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43a8b0:	ldr	x8, [sp, #248]
  43a8b4:	str	x0, [x8, #4336]
  43a8b8:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a8bc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43a8c0:	ldr	x8, [sp, #248]
  43a8c4:	str	x0, [x8, #144]
  43a8c8:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a8cc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43a8d0:	ldr	x8, [sp, #248]
  43a8d4:	str	x0, [x8, #136]
  43a8d8:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a8dc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43a8e0:	ldr	x8, [sp, #248]
  43a8e4:	str	x0, [x8, #128]
  43a8e8:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a8ec:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43a8f0:	ldr	x8, [sp, #248]
  43a8f4:	str	x0, [x8, #72]
  43a8f8:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a8fc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43a900:	ldr	x8, [sp, #248]
  43a904:	str	x0, [x8, #64]
  43a908:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a90c:	mov	w8, #0x1                   	// #1
  43a910:	str	w8, [sp, #452]
  43a914:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a918:	mov	w8, #0x1                   	// #1
  43a91c:	str	w8, [sp, #448]
  43a920:	b	43a93c <ASN1_generate_nconf@plt+0x1c03c>
  43a924:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43a928:	mov	w8, wzr
  43a92c:	mov	w1, w8
  43a930:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  43a934:	ldr	x9, [sp, #248]
  43a938:	str	x0, [x9, #40]
  43a93c:	b	43a394 <ASN1_generate_nconf@plt+0x1ba94>
  43a940:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  43a944:	stur	w0, [x29, #-4]
  43a948:	ldur	w8, [x29, #-4]
  43a94c:	cbz	w8, 43a954 <ASN1_generate_nconf@plt+0x1c054>
  43a950:	b	43a65c <ASN1_generate_nconf@plt+0x1bd5c>
  43a954:	mov	w8, #0x1                   	// #1
  43a958:	str	w8, [sp, #556]
  43a95c:	ldr	x9, [sp, #248]
  43a960:	ldr	x10, [x9, #128]
  43a964:	cbz	x10, 43a98c <ASN1_generate_nconf@plt+0x1c08c>
  43a968:	ldr	w8, [sp, #604]
  43a96c:	cbz	w8, 43a980 <ASN1_generate_nconf@plt+0x1c080>
  43a970:	ldr	x8, [sp, #248]
  43a974:	ldr	x9, [x8, #128]
  43a978:	str	x9, [x8, #136]
  43a97c:	b	43a98c <ASN1_generate_nconf@plt+0x1c08c>
  43a980:	ldr	x8, [sp, #248]
  43a984:	ldr	x9, [x8, #128]
  43a988:	str	x9, [x8, #144]
  43a98c:	ldr	x8, [sp, #248]
  43a990:	ldr	x0, [x8, #144]
  43a994:	ldr	x1, [x8, #136]
  43a998:	add	x2, sp, #0x208
  43a99c:	add	x3, sp, #0x200
  43a9a0:	bl	46b49c <ASN1_generate_nconf@plt+0x4cb9c>
  43a9a4:	cbnz	w0, 43a9c0 <ASN1_generate_nconf@plt+0x1c0c0>
  43a9a8:	ldr	x8, [sp, #200]
  43a9ac:	ldr	x0, [x8]
  43a9b0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  43a9b4:	add	x1, x1, #0x1b7
  43a9b8:	bl	4196e0 <BIO_printf@plt>
  43a9bc:	b	43b378 <ASN1_generate_nconf@plt+0x1ca78>
  43a9c0:	ldr	x8, [sp, #248]
  43a9c4:	ldr	x9, [x8, #96]
  43a9c8:	cbnz	x9, 43a9f0 <ASN1_generate_nconf@plt+0x1c0f0>
  43a9cc:	ldr	w8, [sp, #604]
  43a9d0:	cbz	w8, 43a9e4 <ASN1_generate_nconf@plt+0x1c0e4>
  43a9d4:	ldr	x8, [sp, #248]
  43a9d8:	ldr	x9, [x8, #112]
  43a9dc:	str	x9, [x8, #96]
  43a9e0:	b	43a9f0 <ASN1_generate_nconf@plt+0x1c0f0>
  43a9e4:	ldr	x8, [sp, #248]
  43a9e8:	ldr	x9, [x8, #120]
  43a9ec:	str	x9, [x8, #96]
  43a9f0:	ldr	x8, [sp, #248]
  43a9f4:	ldr	x9, [x8, #96]
  43a9f8:	cbz	x9, 43aa54 <ASN1_generate_nconf@plt+0x1c154>
  43a9fc:	ldr	x8, [sp, #248]
  43aa00:	ldr	x9, [x8, #96]
  43aa04:	str	x9, [x8, #88]
  43aa08:	mov	w10, #0x1                   	// #1
  43aa0c:	str	w10, [sp, #552]
  43aa10:	ldr	w10, [sp, #592]
  43aa14:	cbz	w10, 43aa50 <ASN1_generate_nconf@plt+0x1c150>
  43aa18:	ldr	w8, [sp, #604]
  43aa1c:	cbz	w8, 43aa38 <ASN1_generate_nconf@plt+0x1c138>
  43aa20:	ldr	x8, [sp, #200]
  43aa24:	ldr	x0, [x8]
  43aa28:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43aa2c:	add	x1, x1, #0xd59
  43aa30:	bl	4196e0 <BIO_printf@plt>
  43aa34:	b	43aa4c <ASN1_generate_nconf@plt+0x1c14c>
  43aa38:	ldr	x8, [sp, #200]
  43aa3c:	ldr	x0, [x8]
  43aa40:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43aa44:	add	x1, x1, #0xd94
  43aa48:	bl	4196e0 <BIO_printf@plt>
  43aa4c:	b	43b378 <ASN1_generate_nconf@plt+0x1ca78>
  43aa50:	b	43aa68 <ASN1_generate_nconf@plt+0x1c168>
  43aa54:	add	x8, sp, #0xa60
  43aa58:	ldr	x9, [sp, #248]
  43aa5c:	str	x8, [x9, #96]
  43aa60:	add	x8, sp, #0x260
  43aa64:	str	x8, [x9, #88]
  43aa68:	ldr	w8, [sp, #592]
  43aa6c:	cbz	w8, 43aaa0 <ASN1_generate_nconf@plt+0x1c1a0>
  43aa70:	ldr	w3, [sp, #604]
  43aa74:	add	x0, sp, #0x260
  43aa78:	mov	w1, #0x800                 	// #2048
  43aa7c:	adrp	x2, 482000 <ASN1_generate_nconf@plt+0x63700>
  43aa80:	add	x2, x2, #0xdce
  43aa84:	bl	41a5f0 <EVP_read_pw_string@plt>
  43aa88:	cbz	w0, 43aaa0 <ASN1_generate_nconf@plt+0x1c1a0>
  43aa8c:	ldr	x8, [sp, #200]
  43aa90:	ldr	x0, [x8]
  43aa94:	ldr	x1, [sp, #192]
  43aa98:	bl	4196e0 <BIO_printf@plt>
  43aa9c:	b	43b378 <ASN1_generate_nconf@plt+0x1ca78>
  43aaa0:	ldr	w8, [sp, #604]
  43aaa4:	cbz	w8, 43aff4 <ASN1_generate_nconf@plt+0x1c6f4>
  43aaa8:	mov	x8, xzr
  43aaac:	str	x8, [sp, #384]
  43aab0:	str	x8, [sp, #376]
  43aab4:	str	x8, [sp, #368]
  43aab8:	str	x8, [sp, #360]
  43aabc:	str	x8, [sp, #352]
  43aac0:	str	x8, [sp, #344]
  43aac4:	ldr	w9, [sp, #600]
  43aac8:	and	w9, w9, #0x3
  43aacc:	cmp	w9, #0x3
  43aad0:	b.ne	43aaec <ASN1_generate_nconf@plt+0x1c1ec>  // b.any
  43aad4:	ldr	x8, [sp, #200]
  43aad8:	ldr	x0, [x8]
  43aadc:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43aae0:	add	x1, x1, #0xdf7
  43aae4:	bl	4196e0 <BIO_printf@plt>
  43aae8:	b	43afd0 <ASN1_generate_nconf@plt+0x1c6d0>
  43aaec:	ldr	w8, [sp, #600]
  43aaf0:	and	w8, w8, #0x2
  43aaf4:	cbz	w8, 43aafc <ASN1_generate_nconf@plt+0x1c1fc>
  43aaf8:	str	wzr, [sp, #596]
  43aafc:	ldr	w8, [sp, #600]
  43ab00:	and	w8, w8, #0x1
  43ab04:	cbnz	w8, 43ab68 <ASN1_generate_nconf@plt+0x1c268>
  43ab08:	ldr	x8, [sp, #248]
  43ab0c:	ldr	x9, [x8, #4328]
  43ab10:	cbz	x9, 43ab24 <ASN1_generate_nconf@plt+0x1c224>
  43ab14:	ldr	x8, [sp, #248]
  43ab18:	ldr	x9, [x8, #4328]
  43ab1c:	str	x9, [sp, #128]
  43ab20:	b	43ab30 <ASN1_generate_nconf@plt+0x1c230>
  43ab24:	ldr	x8, [sp, #248]
  43ab28:	ldr	x9, [x8, #4344]
  43ab2c:	str	x9, [sp, #128]
  43ab30:	ldr	x8, [sp, #128]
  43ab34:	ldr	x9, [sp, #248]
  43ab38:	ldr	x3, [x9, #120]
  43ab3c:	ldr	x4, [x9, #40]
  43ab40:	mov	x0, x8
  43ab44:	mov	w1, #0x8005                	// #32773
  43ab48:	mov	w2, #0x1                   	// #1
  43ab4c:	adrp	x5, 478000 <ASN1_generate_nconf@plt+0x59700>
  43ab50:	add	x5, x5, #0x3b0
  43ab54:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  43ab58:	str	x0, [sp, #384]
  43ab5c:	ldr	x8, [sp, #384]
  43ab60:	cbnz	x8, 43ab68 <ASN1_generate_nconf@plt+0x1c268>
  43ab64:	b	43afd0 <ASN1_generate_nconf@plt+0x1c6d0>
  43ab68:	ldr	w8, [sp, #600]
  43ab6c:	and	w8, w8, #0x2
  43ab70:	cbnz	w8, 43ac68 <ASN1_generate_nconf@plt+0x1c368>
  43ab74:	ldr	x8, [sp, #248]
  43ab78:	ldr	x0, [x8, #4344]
  43ab7c:	add	x1, sp, #0x168
  43ab80:	mov	w2, #0x8005                	// #32773
  43ab84:	mov	x9, xzr
  43ab88:	mov	x3, x9
  43ab8c:	adrp	x4, 482000 <ASN1_generate_nconf@plt+0x63700>
  43ab90:	add	x4, x4, #0xa0a
  43ab94:	bl	46ca14 <ASN1_generate_nconf@plt+0x4e114>
  43ab98:	cbnz	w0, 43aba0 <ASN1_generate_nconf@plt+0x1c2a0>
  43ab9c:	b	43afd0 <ASN1_generate_nconf@plt+0x1c6d0>
  43aba0:	ldr	x8, [sp, #384]
  43aba4:	cbz	x8, 43ac68 <ASN1_generate_nconf@plt+0x1c368>
  43aba8:	str	wzr, [sp, #340]
  43abac:	ldr	w8, [sp, #340]
  43abb0:	ldr	x0, [sp, #360]
  43abb4:	str	w8, [sp, #124]
  43abb8:	bl	43b4f4 <ASN1_generate_nconf@plt+0x1cbf4>
  43abbc:	ldr	w8, [sp, #124]
  43abc0:	cmp	w8, w0
  43abc4:	b.ge	43ac48 <ASN1_generate_nconf@plt+0x1c348>  // b.tcont
  43abc8:	ldr	x0, [sp, #360]
  43abcc:	ldr	w1, [sp, #340]
  43abd0:	bl	43b518 <ASN1_generate_nconf@plt+0x1cc18>
  43abd4:	str	x0, [sp, #368]
  43abd8:	ldr	x0, [sp, #368]
  43abdc:	ldr	x1, [sp, #384]
  43abe0:	bl	41ca80 <X509_check_private_key@plt>
  43abe4:	cbz	w0, 43ac38 <ASN1_generate_nconf@plt+0x1c338>
  43abe8:	ldr	x8, [sp, #368]
  43abec:	str	x8, [sp, #376]
  43abf0:	ldr	x0, [sp, #376]
  43abf4:	mov	x8, xzr
  43abf8:	mov	x1, x8
  43abfc:	mov	w9, wzr
  43ac00:	mov	w2, w9
  43ac04:	str	x8, [sp, #112]
  43ac08:	str	w9, [sp, #108]
  43ac0c:	bl	41bf50 <X509_keyid_set1@plt>
  43ac10:	ldr	x8, [sp, #376]
  43ac14:	mov	x0, x8
  43ac18:	ldr	x1, [sp, #112]
  43ac1c:	ldr	w2, [sp, #108]
  43ac20:	bl	41cf90 <X509_alias_set1@plt>
  43ac24:	ldr	x8, [sp, #360]
  43ac28:	ldr	w1, [sp, #340]
  43ac2c:	mov	x0, x8
  43ac30:	bl	43b544 <ASN1_generate_nconf@plt+0x1cc44>
  43ac34:	b	43ac48 <ASN1_generate_nconf@plt+0x1c348>
  43ac38:	ldr	w8, [sp, #340]
  43ac3c:	add	w8, w8, #0x1
  43ac40:	str	w8, [sp, #340]
  43ac44:	b	43abac <ASN1_generate_nconf@plt+0x1c2ac>
  43ac48:	ldr	x8, [sp, #376]
  43ac4c:	cbnz	x8, 43ac68 <ASN1_generate_nconf@plt+0x1c368>
  43ac50:	ldr	x8, [sp, #200]
  43ac54:	ldr	x0, [x8]
  43ac58:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43ac5c:	add	x1, x1, #0xe07
  43ac60:	bl	4196e0 <BIO_printf@plt>
  43ac64:	b	43afd0 <ASN1_generate_nconf@plt+0x1c6d0>
  43ac68:	ldr	x8, [sp, #248]
  43ac6c:	ldr	x9, [x8, #4320]
  43ac70:	cbz	x9, 43aca0 <ASN1_generate_nconf@plt+0x1c3a0>
  43ac74:	ldr	x8, [sp, #248]
  43ac78:	ldr	x0, [x8, #4320]
  43ac7c:	add	x1, sp, #0x168
  43ac80:	mov	w2, #0x8005                	// #32773
  43ac84:	mov	x9, xzr
  43ac88:	mov	x3, x9
  43ac8c:	adrp	x4, 482000 <ASN1_generate_nconf@plt+0x63700>
  43ac90:	add	x4, x4, #0xe2b
  43ac94:	bl	46ca14 <ASN1_generate_nconf@plt+0x4e114>
  43ac98:	cbnz	w0, 43aca0 <ASN1_generate_nconf@plt+0x1c3a0>
  43ac9c:	b	43afd0 <ASN1_generate_nconf@plt+0x1c6d0>
  43aca0:	ldr	w8, [sp, #596]
  43aca4:	cbz	w8, 43adc4 <ASN1_generate_nconf@plt+0x1c4c4>
  43aca8:	ldr	x8, [sp, #248]
  43acac:	ldr	x0, [x8, #64]
  43acb0:	ldr	x1, [x8, #72]
  43acb4:	ldr	w2, [sp, #448]
  43acb8:	ldr	w3, [sp, #452]
  43acbc:	bl	46d344 <ASN1_generate_nconf@plt+0x4ea44>
  43acc0:	str	x0, [sp, #320]
  43acc4:	cbnz	x0, 43accc <ASN1_generate_nconf@plt+0x1c3cc>
  43acc8:	b	43afd0 <ASN1_generate_nconf@plt+0x1c6d0>
  43accc:	ldr	x0, [sp, #376]
  43acd0:	ldr	x1, [sp, #320]
  43acd4:	add	x2, sp, #0x148
  43acd8:	bl	43b570 <ASN1_generate_nconf@plt+0x1cc70>
  43acdc:	str	w0, [sp, #336]
  43ace0:	ldr	x0, [sp, #320]
  43ace4:	bl	41db70 <X509_STORE_free@plt>
  43ace8:	ldr	w8, [sp, #336]
  43acec:	cbnz	w8, 43ad70 <ASN1_generate_nconf@plt+0x1c470>
  43acf0:	mov	w8, #0x1                   	// #1
  43acf4:	str	w8, [sp, #340]
  43acf8:	ldr	w8, [sp, #340]
  43acfc:	ldr	x0, [sp, #328]
  43ad00:	str	w8, [sp, #104]
  43ad04:	bl	43b4f4 <ASN1_generate_nconf@plt+0x1cbf4>
  43ad08:	ldr	w8, [sp, #104]
  43ad0c:	cmp	w8, w0
  43ad10:	b.ge	43ad50 <ASN1_generate_nconf@plt+0x1c450>  // b.tcont
  43ad14:	ldr	x0, [sp, #360]
  43ad18:	ldr	x8, [sp, #328]
  43ad1c:	ldr	w1, [sp, #340]
  43ad20:	str	x0, [sp, #96]
  43ad24:	mov	x0, x8
  43ad28:	bl	43b518 <ASN1_generate_nconf@plt+0x1cc18>
  43ad2c:	ldr	x8, [sp, #96]
  43ad30:	str	x0, [sp, #88]
  43ad34:	mov	x0, x8
  43ad38:	ldr	x1, [sp, #88]
  43ad3c:	bl	43b63c <ASN1_generate_nconf@plt+0x1cd3c>
  43ad40:	ldr	w8, [sp, #340]
  43ad44:	add	w8, w8, #0x1
  43ad48:	str	w8, [sp, #340]
  43ad4c:	b	43acf8 <ASN1_generate_nconf@plt+0x1c3f8>
  43ad50:	ldr	x0, [sp, #328]
  43ad54:	mov	w8, wzr
  43ad58:	mov	w1, w8
  43ad5c:	bl	43b518 <ASN1_generate_nconf@plt+0x1cc18>
  43ad60:	bl	41e1e0 <X509_free@plt>
  43ad64:	ldr	x0, [sp, #328]
  43ad68:	bl	43b668 <ASN1_generate_nconf@plt+0x1cd68>
  43ad6c:	b	43adc4 <ASN1_generate_nconf@plt+0x1c4c4>
  43ad70:	ldr	w8, [sp, #336]
  43ad74:	cmp	w8, #0x1
  43ad78:	b.eq	43adb4 <ASN1_generate_nconf@plt+0x1c4b4>  // b.none
  43ad7c:	ldr	x8, [sp, #200]
  43ad80:	ldr	x0, [x8]
  43ad84:	ldrsw	x9, [sp, #336]
  43ad88:	str	x0, [sp, #80]
  43ad8c:	mov	x0, x9
  43ad90:	bl	41d590 <X509_verify_cert_error_string@plt>
  43ad94:	ldr	x8, [sp, #80]
  43ad98:	str	x0, [sp, #72]
  43ad9c:	mov	x0, x8
  43ada0:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43ada4:	add	x1, x1, #0xe46
  43ada8:	ldr	x2, [sp, #72]
  43adac:	bl	4196e0 <BIO_printf@plt>
  43adb0:	b	43adc0 <ASN1_generate_nconf@plt+0x1c4c0>
  43adb4:	ldr	x8, [sp, #200]
  43adb8:	ldr	x0, [x8]
  43adbc:	bl	41e780 <ERR_print_errors@plt>
  43adc0:	b	43afd0 <ASN1_generate_nconf@plt+0x1c6d0>
  43adc4:	str	wzr, [sp, #340]
  43adc8:	ldr	w8, [sp, #340]
  43adcc:	ldr	x9, [sp, #248]
  43add0:	ldr	x0, [x9, #8]
  43add4:	str	w8, [sp, #68]
  43add8:	bl	43b68c <ASN1_generate_nconf@plt+0x1cd8c>
  43addc:	ldr	w8, [sp, #68]
  43ade0:	cmp	w8, w0
  43ade4:	b.ge	43ae24 <ASN1_generate_nconf@plt+0x1c524>  // b.tcont
  43ade8:	ldr	x8, [sp, #248]
  43adec:	ldr	x0, [x8, #8]
  43adf0:	ldr	w1, [sp, #340]
  43adf4:	bl	43b6b0 <ASN1_generate_nconf@plt+0x1cdb0>
  43adf8:	str	x0, [sp, #344]
  43adfc:	ldr	x0, [sp, #360]
  43ae00:	ldr	w1, [sp, #340]
  43ae04:	bl	43b518 <ASN1_generate_nconf@plt+0x1cc18>
  43ae08:	ldr	x1, [sp, #344]
  43ae0c:	mov	w2, #0xffffffff            	// #-1
  43ae10:	bl	41cf90 <X509_alias_set1@plt>
  43ae14:	ldr	w8, [sp, #340]
  43ae18:	add	w8, w8, #0x1
  43ae1c:	str	w8, [sp, #340]
  43ae20:	b	43adc8 <ASN1_generate_nconf@plt+0x1c4c8>
  43ae24:	ldr	x8, [sp, #248]
  43ae28:	ldr	x9, [x8, #4304]
  43ae2c:	cbz	x9, 43ae54 <ASN1_generate_nconf@plt+0x1c554>
  43ae30:	ldr	x8, [sp, #384]
  43ae34:	cbz	x8, 43ae54 <ASN1_generate_nconf@plt+0x1c554>
  43ae38:	ldr	x0, [sp, #384]
  43ae3c:	ldr	x8, [sp, #248]
  43ae40:	ldr	x3, [x8, #4304]
  43ae44:	mov	w1, #0x1a1                 	// #417
  43ae48:	mov	w2, #0x1001                	// #4097
  43ae4c:	mov	w4, #0xffffffff            	// #-1
  43ae50:	bl	41cda0 <EVP_PKEY_add1_attr_by_NID@plt>
  43ae54:	ldr	w8, [sp, #560]
  43ae58:	cbz	w8, 43ae84 <ASN1_generate_nconf@plt+0x1c584>
  43ae5c:	ldr	x8, [sp, #384]
  43ae60:	cbz	x8, 43ae84 <ASN1_generate_nconf@plt+0x1c584>
  43ae64:	ldr	x0, [sp, #384]
  43ae68:	mov	w1, #0x358                 	// #856
  43ae6c:	mov	w8, wzr
  43ae70:	mov	w2, w8
  43ae74:	mov	x9, xzr
  43ae78:	mov	x3, x9
  43ae7c:	mov	w4, #0xffffffff            	// #-1
  43ae80:	bl	41cda0 <EVP_PKEY_add1_attr_by_NID@plt>
  43ae84:	ldr	w8, [sp, #552]
  43ae88:	cbnz	w8, 43aebc <ASN1_generate_nconf@plt+0x1c5bc>
  43ae8c:	add	x0, sp, #0xa60
  43ae90:	mov	w1, #0x800                 	// #2048
  43ae94:	adrp	x2, 482000 <ASN1_generate_nconf@plt+0x63700>
  43ae98:	add	x2, x2, #0xe5f
  43ae9c:	mov	w3, #0x1                   	// #1
  43aea0:	bl	41a5f0 <EVP_read_pw_string@plt>
  43aea4:	cbz	w0, 43aebc <ASN1_generate_nconf@plt+0x1c5bc>
  43aea8:	ldr	x8, [sp, #200]
  43aeac:	ldr	x0, [x8]
  43aeb0:	ldr	x1, [sp, #192]
  43aeb4:	bl	4196e0 <BIO_printf@plt>
  43aeb8:	b	43afd0 <ASN1_generate_nconf@plt+0x1c6d0>
  43aebc:	ldr	w8, [sp, #592]
  43aec0:	cbnz	w8, 43aed4 <ASN1_generate_nconf@plt+0x1c5d4>
  43aec4:	add	x0, sp, #0x260
  43aec8:	add	x1, sp, #0xa60
  43aecc:	mov	x2, #0x800                 	// #2048
  43aed0:	bl	41e130 <OPENSSL_strlcpy@plt>
  43aed4:	ldr	x8, [sp, #248]
  43aed8:	ldr	x0, [x8, #96]
  43aedc:	ldr	x1, [x8, #4312]
  43aee0:	ldr	x2, [sp, #384]
  43aee4:	ldr	x3, [sp, #376]
  43aee8:	ldr	x4, [sp, #360]
  43aeec:	ldr	w5, [sp, #572]
  43aef0:	ldr	w6, [sp, #576]
  43aef4:	ldr	w7, [sp, #584]
  43aef8:	ldr	w9, [sp, #588]
  43aefc:	mov	x10, sp
  43af00:	mov	w11, #0xffffffff            	// #-1
  43af04:	str	w11, [x10]
  43af08:	mov	x10, sp
  43af0c:	str	w9, [x10, #8]
  43af10:	bl	4195b0 <PKCS12_create@plt>
  43af14:	ldr	x8, [sp, #248]
  43af18:	str	x0, [x8, #16]
  43af1c:	ldr	x10, [x8, #16]
  43af20:	cbnz	x10, 43af34 <ASN1_generate_nconf@plt+0x1c634>
  43af24:	ldr	x8, [sp, #200]
  43af28:	ldr	x0, [x8]
  43af2c:	bl	41e780 <ERR_print_errors@plt>
  43af30:	b	43afd0 <ASN1_generate_nconf@plt+0x1c6d0>
  43af34:	ldr	x8, [sp, #248]
  43af38:	ldr	x9, [x8, #104]
  43af3c:	cbz	x9, 43af58 <ASN1_generate_nconf@plt+0x1c658>
  43af40:	ldr	x8, [sp, #248]
  43af44:	ldr	x0, [x8, #104]
  43af48:	add	x1, sp, #0x160
  43af4c:	bl	471348 <ASN1_generate_nconf@plt+0x52a48>
  43af50:	cbnz	w0, 43af58 <ASN1_generate_nconf@plt+0x1c658>
  43af54:	b	43a65c <ASN1_generate_nconf@plt+0x1bd5c>
  43af58:	ldr	w8, [sp, #580]
  43af5c:	mov	w9, #0xffffffff            	// #-1
  43af60:	cmp	w8, w9
  43af64:	b.eq	43af94 <ASN1_generate_nconf@plt+0x1c694>  // b.none
  43af68:	ldr	x8, [sp, #248]
  43af6c:	ldr	x0, [x8, #16]
  43af70:	ldr	x1, [x8, #88]
  43af74:	ldr	w5, [sp, #580]
  43af78:	ldr	x6, [sp, #352]
  43af7c:	mov	w2, #0xffffffff            	// #-1
  43af80:	mov	x9, xzr
  43af84:	mov	x3, x9
  43af88:	mov	w10, wzr
  43af8c:	mov	w4, w10
  43af90:	bl	41daa0 <PKCS12_set_mac@plt>
  43af94:	ldr	x8, [sp, #248]
  43af98:	ldr	x0, [x8, #4336]
  43af9c:	ldr	w2, [sp, #556]
  43afa0:	mov	w1, #0x6                   	// #6
  43afa4:	bl	46f71c <ASN1_generate_nconf@plt+0x50e1c>
  43afa8:	ldr	x8, [sp, #248]
  43afac:	str	x0, [x8, #24]
  43afb0:	ldr	x9, [x8, #24]
  43afb4:	cbnz	x9, 43afbc <ASN1_generate_nconf@plt+0x1c6bc>
  43afb8:	b	43b378 <ASN1_generate_nconf@plt+0x1ca78>
  43afbc:	ldr	x8, [sp, #248]
  43afc0:	ldr	x0, [x8, #24]
  43afc4:	ldr	x1, [x8, #16]
  43afc8:	bl	41c1a0 <i2d_PKCS12_bio@plt>
  43afcc:	str	wzr, [sp, #568]
  43afd0:	ldr	x0, [sp, #384]
  43afd4:	bl	41d960 <EVP_PKEY_free@plt>
  43afd8:	ldr	x0, [sp, #360]
  43afdc:	adrp	x1, 41e000 <X509_delete_ext@plt>
  43afe0:	add	x1, x1, #0x1e0
  43afe4:	bl	43b6dc <ASN1_generate_nconf@plt+0x1cddc>
  43afe8:	ldr	x0, [sp, #376]
  43afec:	bl	41e1e0 <X509_free@plt>
  43aff0:	b	43b378 <ASN1_generate_nconf@plt+0x1ca78>
  43aff4:	ldr	x8, [sp, #248]
  43aff8:	ldr	x0, [x8, #4344]
  43affc:	mov	w1, #0x72                  	// #114
  43b000:	mov	w2, #0x6                   	// #6
  43b004:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  43b008:	ldr	x8, [sp, #248]
  43b00c:	str	x0, [x8, #32]
  43b010:	ldr	x9, [x8, #32]
  43b014:	cbnz	x9, 43b01c <ASN1_generate_nconf@plt+0x1c71c>
  43b018:	b	43b378 <ASN1_generate_nconf@plt+0x1ca78>
  43b01c:	ldr	x8, [sp, #248]
  43b020:	ldr	x0, [x8, #4336]
  43b024:	ldr	w2, [sp, #556]
  43b028:	mov	w1, #0x8005                	// #32773
  43b02c:	bl	46f71c <ASN1_generate_nconf@plt+0x50e1c>
  43b030:	ldr	x8, [sp, #248]
  43b034:	str	x0, [x8, #24]
  43b038:	ldr	x9, [x8, #24]
  43b03c:	cbnz	x9, 43b044 <ASN1_generate_nconf@plt+0x1c744>
  43b040:	b	43b378 <ASN1_generate_nconf@plt+0x1ca78>
  43b044:	ldr	x8, [sp, #248]
  43b048:	ldr	x0, [x8, #32]
  43b04c:	mov	x9, xzr
  43b050:	mov	x1, x9
  43b054:	bl	41e4e0 <d2i_PKCS12_bio@plt>
  43b058:	ldr	x8, [sp, #248]
  43b05c:	str	x0, [x8, #16]
  43b060:	cbnz	x0, 43b074 <ASN1_generate_nconf@plt+0x1c774>
  43b064:	ldr	x8, [sp, #200]
  43b068:	ldr	x0, [x8]
  43b06c:	bl	41e780 <ERR_print_errors@plt>
  43b070:	b	43b378 <ASN1_generate_nconf@plt+0x1ca78>
  43b074:	ldr	w8, [sp, #552]
  43b078:	cbnz	w8, 43b0b0 <ASN1_generate_nconf@plt+0x1c7b0>
  43b07c:	add	x0, sp, #0xa60
  43b080:	mov	w1, #0x800                 	// #2048
  43b084:	adrp	x2, 482000 <ASN1_generate_nconf@plt+0x63700>
  43b088:	add	x2, x2, #0xe76
  43b08c:	mov	w8, wzr
  43b090:	mov	w3, w8
  43b094:	bl	41a5f0 <EVP_read_pw_string@plt>
  43b098:	cbz	w0, 43b0b0 <ASN1_generate_nconf@plt+0x1c7b0>
  43b09c:	ldr	x8, [sp, #200]
  43b0a0:	ldr	x0, [x8]
  43b0a4:	ldr	x1, [sp, #192]
  43b0a8:	bl	4196e0 <BIO_printf@plt>
  43b0ac:	b	43b378 <ASN1_generate_nconf@plt+0x1ca78>
  43b0b0:	ldr	w8, [sp, #592]
  43b0b4:	cbnz	w8, 43b0c8 <ASN1_generate_nconf@plt+0x1c7c8>
  43b0b8:	add	x0, sp, #0x260
  43b0bc:	add	x1, sp, #0xa60
  43b0c0:	mov	x2, #0x800                 	// #2048
  43b0c4:	bl	41e130 <OPENSSL_strlcpy@plt>
  43b0c8:	ldr	w8, [sp, #600]
  43b0cc:	and	w8, w8, #0x4
  43b0d0:	cbz	w8, 43b204 <ASN1_generate_nconf@plt+0x1c904>
  43b0d4:	ldr	x8, [sp, #248]
  43b0d8:	ldr	x0, [x8, #16]
  43b0dc:	bl	419d30 <PKCS12_mac_present@plt>
  43b0e0:	cbz	w0, 43b204 <ASN1_generate_nconf@plt+0x1c904>
  43b0e4:	ldr	x8, [sp, #248]
  43b0e8:	ldr	x4, [x8, #16]
  43b0ec:	add	x0, sp, #0x120
  43b0f0:	add	x1, sp, #0x130
  43b0f4:	add	x2, sp, #0x118
  43b0f8:	add	x3, sp, #0x138
  43b0fc:	bl	41d670 <PKCS12_get0_mac@plt>
  43b100:	ldr	x3, [sp, #304]
  43b104:	add	x0, sp, #0x128
  43b108:	mov	x8, xzr
  43b10c:	mov	x1, x8
  43b110:	mov	x2, x8
  43b114:	bl	41a8b0 <X509_ALGOR_get0@plt>
  43b118:	ldr	x8, [sp, #200]
  43b11c:	ldr	x0, [x8]
  43b120:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43b124:	add	x1, x1, #0xe8d
  43b128:	bl	41a930 <BIO_puts@plt>
  43b12c:	ldr	x8, [sp, #200]
  43b130:	ldr	x9, [x8]
  43b134:	ldr	x1, [sp, #296]
  43b138:	mov	x0, x9
  43b13c:	bl	41a7d0 <i2a_ASN1_OBJECT@plt>
  43b140:	ldr	x8, [sp, #200]
  43b144:	ldr	x9, [x8]
  43b148:	ldr	x10, [sp, #312]
  43b14c:	str	x9, [sp, #56]
  43b150:	cbz	x10, 43b164 <ASN1_generate_nconf@plt+0x1c864>
  43b154:	ldr	x0, [sp, #312]
  43b158:	bl	41bd10 <ASN1_INTEGER_get@plt>
  43b15c:	str	x0, [sp, #48]
  43b160:	b	43b16c <ASN1_generate_nconf@plt+0x1c86c>
  43b164:	mov	x8, #0x1                   	// #1
  43b168:	str	x8, [sp, #48]
  43b16c:	ldr	x8, [sp, #48]
  43b170:	ldr	x0, [sp, #56]
  43b174:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43b178:	add	x1, x1, #0xe93
  43b17c:	mov	x2, x8
  43b180:	bl	4196e0 <BIO_printf@plt>
  43b184:	ldr	x8, [sp, #200]
  43b188:	ldr	x9, [x8]
  43b18c:	ldr	x10, [sp, #288]
  43b190:	str	x9, [sp, #40]
  43b194:	cbz	x10, 43b1b0 <ASN1_generate_nconf@plt+0x1c8b0>
  43b198:	ldr	x0, [sp, #288]
  43b19c:	bl	41e840 <ASN1_STRING_length@plt>
  43b1a0:	mov	w1, w0
  43b1a4:	sxtw	x8, w1
  43b1a8:	str	x8, [sp, #32]
  43b1ac:	b	43b1b8 <ASN1_generate_nconf@plt+0x1c8b8>
  43b1b0:	mov	x8, xzr
  43b1b4:	str	x8, [sp, #32]
  43b1b8:	ldr	x8, [sp, #32]
  43b1bc:	ldr	x9, [sp, #280]
  43b1c0:	str	x8, [sp, #24]
  43b1c4:	cbz	x9, 43b1e0 <ASN1_generate_nconf@plt+0x1c8e0>
  43b1c8:	ldr	x0, [sp, #280]
  43b1cc:	bl	41e840 <ASN1_STRING_length@plt>
  43b1d0:	mov	w1, w0
  43b1d4:	sxtw	x8, w1
  43b1d8:	str	x8, [sp, #16]
  43b1dc:	b	43b1e8 <ASN1_generate_nconf@plt+0x1c8e8>
  43b1e0:	mov	x8, xzr
  43b1e4:	str	x8, [sp, #16]
  43b1e8:	ldr	x8, [sp, #16]
  43b1ec:	ldr	x0, [sp, #40]
  43b1f0:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43b1f4:	add	x1, x1, #0xea4
  43b1f8:	ldr	x2, [sp, #24]
  43b1fc:	mov	x3, x8
  43b200:	bl	4196e0 <BIO_printf@plt>
  43b204:	ldr	w8, [sp, #564]
  43b208:	cbz	w8, 43b324 <ASN1_generate_nconf@plt+0x1ca24>
  43b20c:	ldr	x8, [sp, #248]
  43b210:	ldr	x9, [x8, #88]
  43b214:	ldrb	w10, [x9]
  43b218:	cbnz	w10, 43b254 <ASN1_generate_nconf@plt+0x1c954>
  43b21c:	ldr	x8, [sp, #248]
  43b220:	ldr	x0, [x8, #16]
  43b224:	mov	x9, xzr
  43b228:	mov	x1, x9
  43b22c:	mov	w10, wzr
  43b230:	mov	w2, w10
  43b234:	bl	41c870 <PKCS12_verify_mac@plt>
  43b238:	cbz	w0, 43b254 <ASN1_generate_nconf@plt+0x1c954>
  43b23c:	ldr	w8, [sp, #592]
  43b240:	cbnz	w8, 43b250 <ASN1_generate_nconf@plt+0x1c950>
  43b244:	mov	x8, xzr
  43b248:	ldr	x9, [sp, #248]
  43b24c:	str	x8, [x9, #96]
  43b250:	b	43b324 <ASN1_generate_nconf@plt+0x1ca24>
  43b254:	ldr	x8, [sp, #248]
  43b258:	ldr	x0, [x8, #16]
  43b25c:	ldr	x1, [x8, #88]
  43b260:	mov	w2, #0xffffffff            	// #-1
  43b264:	bl	41c870 <PKCS12_verify_mac@plt>
  43b268:	cbnz	w0, 43b324 <ASN1_generate_nconf@plt+0x1ca24>
  43b26c:	ldr	x8, [sp, #248]
  43b270:	ldr	x0, [x8, #88]
  43b274:	mov	w1, #0xffffffff            	// #-1
  43b278:	mov	x9, xzr
  43b27c:	mov	x2, x9
  43b280:	add	x3, sp, #0x10c
  43b284:	bl	41ddf0 <OPENSSL_asc2uni@plt>
  43b288:	str	x0, [sp, #272]
  43b28c:	ldr	x8, [sp, #272]
  43b290:	cbnz	x8, 43b298 <ASN1_generate_nconf@plt+0x1c998>
  43b294:	b	43b378 <ASN1_generate_nconf@plt+0x1ca78>
  43b298:	ldr	x0, [sp, #272]
  43b29c:	ldr	w1, [sp, #268]
  43b2a0:	bl	41d080 <OPENSSL_uni2utf8@plt>
  43b2a4:	ldr	x8, [sp, #248]
  43b2a8:	str	x0, [x8, #80]
  43b2ac:	ldr	x0, [sp, #272]
  43b2b0:	ldr	x1, [sp, #184]
  43b2b4:	mov	w2, #0x237                 	// #567
  43b2b8:	bl	41b180 <CRYPTO_free@plt>
  43b2bc:	ldr	x8, [sp, #248]
  43b2c0:	ldr	x0, [x8, #16]
  43b2c4:	ldr	x1, [x8, #80]
  43b2c8:	mov	w2, #0xffffffff            	// #-1
  43b2cc:	bl	41c870 <PKCS12_verify_mac@plt>
  43b2d0:	cbnz	w0, 43b2fc <ASN1_generate_nconf@plt+0x1c9fc>
  43b2d4:	ldr	x8, [sp, #200]
  43b2d8:	ldr	x0, [x8]
  43b2dc:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43b2e0:	add	x1, x1, #0xed5
  43b2e4:	bl	4196e0 <BIO_printf@plt>
  43b2e8:	ldr	x8, [sp, #200]
  43b2ec:	ldr	x9, [x8]
  43b2f0:	mov	x0, x9
  43b2f4:	bl	41e780 <ERR_print_errors@plt>
  43b2f8:	b	43b378 <ASN1_generate_nconf@plt+0x1ca78>
  43b2fc:	ldr	x8, [sp, #200]
  43b300:	ldr	x0, [x8]
  43b304:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43b308:	add	x1, x1, #0xefa
  43b30c:	bl	4196e0 <BIO_printf@plt>
  43b310:	ldr	w9, [sp, #592]
  43b314:	cbnz	w9, 43b324 <ASN1_generate_nconf@plt+0x1ca24>
  43b318:	ldr	x8, [sp, #248]
  43b31c:	ldr	x9, [x8, #80]
  43b320:	str	x9, [x8, #96]
  43b324:	ldr	x8, [sp, #248]
  43b328:	ldr	x0, [x8, #24]
  43b32c:	ldr	x1, [x8, #16]
  43b330:	ldr	x2, [x8, #96]
  43b334:	ldr	w4, [sp, #600]
  43b338:	ldr	x5, [x8, #112]
  43b33c:	ldr	x6, [x8]
  43b340:	mov	w3, #0xffffffff            	// #-1
  43b344:	bl	43b708 <ASN1_generate_nconf@plt+0x1ce08>
  43b348:	cbnz	w0, 43b374 <ASN1_generate_nconf@plt+0x1ca74>
  43b34c:	ldr	x8, [sp, #200]
  43b350:	ldr	x0, [x8]
  43b354:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43b358:	add	x1, x1, #0xf1b
  43b35c:	bl	4196e0 <BIO_printf@plt>
  43b360:	ldr	x8, [sp, #200]
  43b364:	ldr	x9, [x8]
  43b368:	mov	x0, x9
  43b36c:	bl	41e780 <ERR_print_errors@plt>
  43b370:	b	43b378 <ASN1_generate_nconf@plt+0x1ca78>
  43b374:	str	wzr, [sp, #568]
  43b378:	ldr	x8, [sp, #248]
  43b37c:	ldr	x0, [x8, #16]
  43b380:	bl	41e640 <PKCS12_free@plt>
  43b384:	ldr	x8, [sp, #248]
  43b388:	ldr	x0, [x8, #40]
  43b38c:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  43b390:	ldr	x8, [sp, #248]
  43b394:	ldr	x0, [x8, #32]
  43b398:	bl	41de90 <BIO_free@plt>
  43b39c:	ldr	x8, [sp, #248]
  43b3a0:	ldr	x9, [x8, #24]
  43b3a4:	mov	x0, x9
  43b3a8:	bl	41cde0 <BIO_free_all@plt>
  43b3ac:	ldr	x8, [sp, #248]
  43b3b0:	ldr	x0, [x8, #8]
  43b3b4:	bl	43b8d4 <ASN1_generate_nconf@plt+0x1cfd4>
  43b3b8:	ldr	x8, [sp, #248]
  43b3bc:	ldr	x0, [x8, #80]
  43b3c0:	ldr	x1, [sp, #184]
  43b3c4:	mov	w2, #0x251                 	// #593
  43b3c8:	bl	41b180 <CRYPTO_free@plt>
  43b3cc:	ldr	x8, [sp, #248]
  43b3d0:	ldr	x0, [x8, #120]
  43b3d4:	ldr	x1, [sp, #184]
  43b3d8:	mov	w2, #0x252                 	// #594
  43b3dc:	bl	41b180 <CRYPTO_free@plt>
  43b3e0:	ldr	x8, [sp, #248]
  43b3e4:	ldr	x0, [x8, #112]
  43b3e8:	ldr	x1, [sp, #184]
  43b3ec:	mov	w2, #0x253                 	// #595
  43b3f0:	bl	41b180 <CRYPTO_free@plt>
  43b3f4:	ldr	w0, [sp, #568]
  43b3f8:	add	sp, sp, #0x1, lsl #12
  43b3fc:	add	sp, sp, #0x2a0
  43b400:	ldr	x28, [sp, #16]
  43b404:	ldp	x29, x30, [sp], #32
  43b408:	ret
  43b40c:	sub	sp, sp, #0x30
  43b410:	stp	x29, x30, [sp, #32]
  43b414:	add	x29, sp, #0x20
  43b418:	str	x0, [sp, #16]
  43b41c:	str	x1, [sp, #8]
  43b420:	ldr	x8, [sp, #8]
  43b424:	cbnz	x8, 43b430 <ASN1_generate_nconf@plt+0x1cb30>
  43b428:	stur	wzr, [x29, #-4]
  43b42c:	b	43b4a4 <ASN1_generate_nconf@plt+0x1cba4>
  43b430:	ldr	x0, [sp, #8]
  43b434:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  43b438:	add	x1, x1, #0xd51
  43b43c:	bl	41d200 <strcmp@plt>
  43b440:	cbnz	w0, 43b45c <ASN1_generate_nconf@plt+0x1cb5c>
  43b444:	ldr	x8, [sp, #16]
  43b448:	mov	w9, #0xffffffff            	// #-1
  43b44c:	str	w9, [x8]
  43b450:	mov	w9, #0x1                   	// #1
  43b454:	stur	w9, [x29, #-4]
  43b458:	b	43b4a4 <ASN1_generate_nconf@plt+0x1cba4>
  43b45c:	ldr	x0, [sp, #8]
  43b460:	bl	41bad0 <OBJ_txt2nid@plt>
  43b464:	ldr	x8, [sp, #16]
  43b468:	str	w0, [x8]
  43b46c:	ldr	x8, [sp, #16]
  43b470:	ldr	w9, [x8]
  43b474:	cbnz	w9, 43b49c <ASN1_generate_nconf@plt+0x1cb9c>
  43b478:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43b47c:	add	x8, x8, #0xc0
  43b480:	ldr	x0, [x8]
  43b484:	ldr	x2, [sp, #8]
  43b488:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  43b48c:	add	x1, x1, #0x497
  43b490:	bl	4196e0 <BIO_printf@plt>
  43b494:	stur	wzr, [x29, #-4]
  43b498:	b	43b4a4 <ASN1_generate_nconf@plt+0x1cba4>
  43b49c:	mov	w8, #0x1                   	// #1
  43b4a0:	stur	w8, [x29, #-4]
  43b4a4:	ldur	w0, [x29, #-4]
  43b4a8:	ldp	x29, x30, [sp, #32]
  43b4ac:	add	sp, sp, #0x30
  43b4b0:	ret
  43b4b4:	stp	x29, x30, [sp, #-16]!
  43b4b8:	mov	x29, sp
  43b4bc:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  43b4c0:	ldp	x29, x30, [sp], #16
  43b4c4:	ret
  43b4c8:	sub	sp, sp, #0x20
  43b4cc:	stp	x29, x30, [sp, #16]
  43b4d0:	add	x29, sp, #0x10
  43b4d4:	str	x0, [sp, #8]
  43b4d8:	str	x1, [sp]
  43b4dc:	ldr	x0, [sp, #8]
  43b4e0:	ldr	x1, [sp]
  43b4e4:	bl	41cf20 <OPENSSL_sk_push@plt>
  43b4e8:	ldp	x29, x30, [sp, #16]
  43b4ec:	add	sp, sp, #0x20
  43b4f0:	ret
  43b4f4:	sub	sp, sp, #0x20
  43b4f8:	stp	x29, x30, [sp, #16]
  43b4fc:	add	x29, sp, #0x10
  43b500:	str	x0, [sp, #8]
  43b504:	ldr	x0, [sp, #8]
  43b508:	bl	41df60 <OPENSSL_sk_num@plt>
  43b50c:	ldp	x29, x30, [sp, #16]
  43b510:	add	sp, sp, #0x20
  43b514:	ret
  43b518:	sub	sp, sp, #0x20
  43b51c:	stp	x29, x30, [sp, #16]
  43b520:	add	x29, sp, #0x10
  43b524:	str	x0, [sp, #8]
  43b528:	str	w1, [sp, #4]
  43b52c:	ldr	x0, [sp, #8]
  43b530:	ldr	w1, [sp, #4]
  43b534:	bl	4195d0 <OPENSSL_sk_value@plt>
  43b538:	ldp	x29, x30, [sp, #16]
  43b53c:	add	sp, sp, #0x20
  43b540:	ret
  43b544:	sub	sp, sp, #0x20
  43b548:	stp	x29, x30, [sp, #16]
  43b54c:	add	x29, sp, #0x10
  43b550:	str	x0, [sp, #8]
  43b554:	str	w1, [sp, #4]
  43b558:	ldr	x0, [sp, #8]
  43b55c:	ldr	w1, [sp, #4]
  43b560:	bl	41cb90 <OPENSSL_sk_delete@plt>
  43b564:	ldp	x29, x30, [sp, #16]
  43b568:	add	sp, sp, #0x20
  43b56c:	ret
  43b570:	sub	sp, sp, #0x40
  43b574:	stp	x29, x30, [sp, #48]
  43b578:	add	x29, sp, #0x30
  43b57c:	mov	x8, xzr
  43b580:	stur	x0, [x29, #-8]
  43b584:	stur	x1, [x29, #-16]
  43b588:	str	x2, [sp, #24]
  43b58c:	str	x8, [sp, #16]
  43b590:	str	x8, [sp, #8]
  43b594:	str	wzr, [sp, #4]
  43b598:	bl	41d3b0 <X509_STORE_CTX_new@plt>
  43b59c:	str	x0, [sp, #16]
  43b5a0:	ldr	x8, [sp, #16]
  43b5a4:	cbnz	x8, 43b5b4 <ASN1_generate_nconf@plt+0x1ccb4>
  43b5a8:	mov	w8, #0x1                   	// #1
  43b5ac:	str	w8, [sp, #4]
  43b5b0:	b	43b618 <ASN1_generate_nconf@plt+0x1cd18>
  43b5b4:	ldr	x0, [sp, #16]
  43b5b8:	ldur	x1, [x29, #-16]
  43b5bc:	ldur	x2, [x29, #-8]
  43b5c0:	mov	x8, xzr
  43b5c4:	mov	x3, x8
  43b5c8:	bl	41d440 <X509_STORE_CTX_init@plt>
  43b5cc:	cbnz	w0, 43b5dc <ASN1_generate_nconf@plt+0x1ccdc>
  43b5d0:	mov	w8, #0x1                   	// #1
  43b5d4:	str	w8, [sp, #4]
  43b5d8:	b	43b618 <ASN1_generate_nconf@plt+0x1cd18>
  43b5dc:	ldr	x0, [sp, #16]
  43b5e0:	bl	419700 <X509_verify_cert@plt>
  43b5e4:	cmp	w0, #0x0
  43b5e8:	cset	w8, le
  43b5ec:	tbnz	w8, #0, 43b600 <ASN1_generate_nconf@plt+0x1cd00>
  43b5f0:	ldr	x0, [sp, #16]
  43b5f4:	bl	41bc60 <X509_STORE_CTX_get1_chain@plt>
  43b5f8:	str	x0, [sp, #8]
  43b5fc:	b	43b618 <ASN1_generate_nconf@plt+0x1cd18>
  43b600:	ldr	x0, [sp, #16]
  43b604:	bl	41ddc0 <X509_STORE_CTX_get_error@plt>
  43b608:	str	w0, [sp, #4]
  43b60c:	cbnz	w0, 43b618 <ASN1_generate_nconf@plt+0x1cd18>
  43b610:	mov	w8, #0x1                   	// #1
  43b614:	str	w8, [sp, #4]
  43b618:	ldr	x0, [sp, #16]
  43b61c:	bl	41c6a0 <X509_STORE_CTX_free@plt>
  43b620:	ldr	x8, [sp, #8]
  43b624:	ldr	x9, [sp, #24]
  43b628:	str	x8, [x9]
  43b62c:	ldr	w0, [sp, #4]
  43b630:	ldp	x29, x30, [sp, #48]
  43b634:	add	sp, sp, #0x40
  43b638:	ret
  43b63c:	sub	sp, sp, #0x20
  43b640:	stp	x29, x30, [sp, #16]
  43b644:	add	x29, sp, #0x10
  43b648:	str	x0, [sp, #8]
  43b64c:	str	x1, [sp]
  43b650:	ldr	x0, [sp, #8]
  43b654:	ldr	x1, [sp]
  43b658:	bl	41cf20 <OPENSSL_sk_push@plt>
  43b65c:	ldp	x29, x30, [sp, #16]
  43b660:	add	sp, sp, #0x20
  43b664:	ret
  43b668:	sub	sp, sp, #0x20
  43b66c:	stp	x29, x30, [sp, #16]
  43b670:	add	x29, sp, #0x10
  43b674:	str	x0, [sp, #8]
  43b678:	ldr	x0, [sp, #8]
  43b67c:	bl	41dd70 <OPENSSL_sk_free@plt>
  43b680:	ldp	x29, x30, [sp, #16]
  43b684:	add	sp, sp, #0x20
  43b688:	ret
  43b68c:	sub	sp, sp, #0x20
  43b690:	stp	x29, x30, [sp, #16]
  43b694:	add	x29, sp, #0x10
  43b698:	str	x0, [sp, #8]
  43b69c:	ldr	x0, [sp, #8]
  43b6a0:	bl	41df60 <OPENSSL_sk_num@plt>
  43b6a4:	ldp	x29, x30, [sp, #16]
  43b6a8:	add	sp, sp, #0x20
  43b6ac:	ret
  43b6b0:	sub	sp, sp, #0x20
  43b6b4:	stp	x29, x30, [sp, #16]
  43b6b8:	add	x29, sp, #0x10
  43b6bc:	str	x0, [sp, #8]
  43b6c0:	str	w1, [sp, #4]
  43b6c4:	ldr	x0, [sp, #8]
  43b6c8:	ldr	w1, [sp, #4]
  43b6cc:	bl	4195d0 <OPENSSL_sk_value@plt>
  43b6d0:	ldp	x29, x30, [sp, #16]
  43b6d4:	add	sp, sp, #0x20
  43b6d8:	ret
  43b6dc:	sub	sp, sp, #0x20
  43b6e0:	stp	x29, x30, [sp, #16]
  43b6e4:	add	x29, sp, #0x10
  43b6e8:	str	x0, [sp, #8]
  43b6ec:	str	x1, [sp]
  43b6f0:	ldr	x0, [sp, #8]
  43b6f4:	ldr	x1, [sp]
  43b6f8:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  43b6fc:	ldp	x29, x30, [sp, #16]
  43b700:	add	sp, sp, #0x20
  43b704:	ret
  43b708:	sub	sp, sp, #0x80
  43b70c:	stp	x29, x30, [sp, #112]
  43b710:	add	x29, sp, #0x70
  43b714:	mov	x8, xzr
  43b718:	stur	x0, [x29, #-16]
  43b71c:	stur	x1, [x29, #-24]
  43b720:	stur	x2, [x29, #-32]
  43b724:	stur	w3, [x29, #-36]
  43b728:	stur	w4, [x29, #-40]
  43b72c:	stur	x5, [x29, #-48]
  43b730:	str	x6, [sp, #56]
  43b734:	str	x8, [sp, #48]
  43b738:	str	wzr, [sp, #28]
  43b73c:	ldur	x0, [x29, #-24]
  43b740:	bl	41d260 <PKCS12_unpack_authsafes@plt>
  43b744:	str	x0, [sp, #48]
  43b748:	cbnz	x0, 43b754 <ASN1_generate_nconf@plt+0x1ce54>
  43b74c:	stur	wzr, [x29, #-4]
  43b750:	b	43b8c4 <ASN1_generate_nconf@plt+0x1cfc4>
  43b754:	str	wzr, [sp, #36]
  43b758:	ldr	w8, [sp, #36]
  43b75c:	ldr	x0, [sp, #48]
  43b760:	str	w8, [sp, #12]
  43b764:	bl	43b8f8 <ASN1_generate_nconf@plt+0x1cff8>
  43b768:	ldr	w8, [sp, #12]
  43b76c:	cmp	w8, w0
  43b770:	b.ge	43b8a4 <ASN1_generate_nconf@plt+0x1cfa4>  // b.tcont
  43b774:	ldr	x0, [sp, #48]
  43b778:	ldr	w1, [sp, #36]
  43b77c:	bl	43b91c <ASN1_generate_nconf@plt+0x1d01c>
  43b780:	str	x0, [sp, #16]
  43b784:	ldr	x8, [sp, #16]
  43b788:	ldr	x0, [x8, #24]
  43b78c:	bl	41a260 <OBJ_obj2nid@plt>
  43b790:	str	w0, [sp, #32]
  43b794:	ldr	w9, [sp, #32]
  43b798:	cmp	w9, #0x15
  43b79c:	b.ne	43b7d4 <ASN1_generate_nconf@plt+0x1ced4>  // b.any
  43b7a0:	ldr	x0, [sp, #16]
  43b7a4:	bl	41cf30 <PKCS12_unpack_p7data@plt>
  43b7a8:	str	x0, [sp, #40]
  43b7ac:	ldur	w8, [x29, #-40]
  43b7b0:	and	w8, w8, #0x4
  43b7b4:	cbz	w8, 43b7d0 <ASN1_generate_nconf@plt+0x1ced0>
  43b7b8:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43b7bc:	add	x8, x8, #0xc0
  43b7c0:	ldr	x0, [x8]
  43b7c4:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43b7c8:	add	x1, x1, #0xf43
  43b7cc:	bl	4196e0 <BIO_printf@plt>
  43b7d0:	b	43b838 <ASN1_generate_nconf@plt+0x1cf38>
  43b7d4:	ldr	w8, [sp, #32]
  43b7d8:	cmp	w8, #0x1a
  43b7dc:	b.ne	43b834 <ASN1_generate_nconf@plt+0x1cf34>  // b.any
  43b7e0:	ldur	w8, [x29, #-40]
  43b7e4:	and	w8, w8, #0x4
  43b7e8:	cbz	w8, 43b81c <ASN1_generate_nconf@plt+0x1cf1c>
  43b7ec:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43b7f0:	add	x8, x8, #0xc0
  43b7f4:	ldr	x0, [x8]
  43b7f8:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43b7fc:	add	x1, x1, #0xf4f
  43b800:	bl	4196e0 <BIO_printf@plt>
  43b804:	ldr	x8, [sp, #16]
  43b808:	ldr	x8, [x8, #32]
  43b80c:	ldr	x8, [x8, #8]
  43b810:	ldr	x8, [x8, #8]
  43b814:	mov	x0, x8
  43b818:	bl	43b948 <ASN1_generate_nconf@plt+0x1d048>
  43b81c:	ldr	x0, [sp, #16]
  43b820:	ldur	x1, [x29, #-32]
  43b824:	ldur	w2, [x29, #-36]
  43b828:	bl	41a590 <PKCS12_unpack_p7encdata@plt>
  43b82c:	str	x0, [sp, #40]
  43b830:	b	43b838 <ASN1_generate_nconf@plt+0x1cf38>
  43b834:	b	43b894 <ASN1_generate_nconf@plt+0x1cf94>
  43b838:	ldr	x8, [sp, #40]
  43b83c:	cbnz	x8, 43b844 <ASN1_generate_nconf@plt+0x1cf44>
  43b840:	b	43b8ac <ASN1_generate_nconf@plt+0x1cfac>
  43b844:	ldur	x0, [x29, #-16]
  43b848:	ldr	x1, [sp, #40]
  43b84c:	ldur	x2, [x29, #-32]
  43b850:	ldur	w3, [x29, #-36]
  43b854:	ldur	w4, [x29, #-40]
  43b858:	ldur	x5, [x29, #-48]
  43b85c:	ldr	x6, [sp, #56]
  43b860:	bl	43bd44 <ASN1_generate_nconf@plt+0x1d444>
  43b864:	cbnz	w0, 43b87c <ASN1_generate_nconf@plt+0x1cf7c>
  43b868:	ldr	x0, [sp, #40]
  43b86c:	adrp	x1, 41d000 <BIO_set_callback_arg@plt>
  43b870:	add	x1, x1, #0xab0
  43b874:	bl	43be00 <ASN1_generate_nconf@plt+0x1d500>
  43b878:	b	43b8ac <ASN1_generate_nconf@plt+0x1cfac>
  43b87c:	ldr	x0, [sp, #40]
  43b880:	adrp	x1, 41d000 <BIO_set_callback_arg@plt>
  43b884:	add	x1, x1, #0xab0
  43b888:	bl	43be00 <ASN1_generate_nconf@plt+0x1d500>
  43b88c:	mov	x8, xzr
  43b890:	str	x8, [sp, #40]
  43b894:	ldr	w8, [sp, #36]
  43b898:	add	w8, w8, #0x1
  43b89c:	str	w8, [sp, #36]
  43b8a0:	b	43b758 <ASN1_generate_nconf@plt+0x1ce58>
  43b8a4:	mov	w8, #0x1                   	// #1
  43b8a8:	str	w8, [sp, #28]
  43b8ac:	ldr	x0, [sp, #48]
  43b8b0:	adrp	x1, 41d000 <BIO_set_callback_arg@plt>
  43b8b4:	add	x1, x1, #0xcc0
  43b8b8:	bl	43be2c <ASN1_generate_nconf@plt+0x1d52c>
  43b8bc:	ldr	w8, [sp, #28]
  43b8c0:	stur	w8, [x29, #-4]
  43b8c4:	ldur	w0, [x29, #-4]
  43b8c8:	ldp	x29, x30, [sp, #112]
  43b8cc:	add	sp, sp, #0x80
  43b8d0:	ret
  43b8d4:	sub	sp, sp, #0x20
  43b8d8:	stp	x29, x30, [sp, #16]
  43b8dc:	add	x29, sp, #0x10
  43b8e0:	str	x0, [sp, #8]
  43b8e4:	ldr	x0, [sp, #8]
  43b8e8:	bl	41dd70 <OPENSSL_sk_free@plt>
  43b8ec:	ldp	x29, x30, [sp, #16]
  43b8f0:	add	sp, sp, #0x20
  43b8f4:	ret
  43b8f8:	sub	sp, sp, #0x20
  43b8fc:	stp	x29, x30, [sp, #16]
  43b900:	add	x29, sp, #0x10
  43b904:	str	x0, [sp, #8]
  43b908:	ldr	x0, [sp, #8]
  43b90c:	bl	41df60 <OPENSSL_sk_num@plt>
  43b910:	ldp	x29, x30, [sp, #16]
  43b914:	add	sp, sp, #0x20
  43b918:	ret
  43b91c:	sub	sp, sp, #0x20
  43b920:	stp	x29, x30, [sp, #16]
  43b924:	add	x29, sp, #0x10
  43b928:	str	x0, [sp, #8]
  43b92c:	str	w1, [sp, #4]
  43b930:	ldr	x0, [sp, #8]
  43b934:	ldr	w1, [sp, #4]
  43b938:	bl	4195d0 <OPENSSL_sk_value@plt>
  43b93c:	ldp	x29, x30, [sp, #16]
  43b940:	add	sp, sp, #0x20
  43b944:	ret
  43b948:	sub	sp, sp, #0x100
  43b94c:	stp	x29, x30, [sp, #240]
  43b950:	add	x29, sp, #0xf0
  43b954:	mov	x8, xzr
  43b958:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43b95c:	add	x9, x9, #0xc0
  43b960:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  43b964:	add	x1, x1, #0x59
  43b968:	adrp	x10, 483000 <ASN1_generate_nconf@plt+0x64700>
  43b96c:	add	x10, x10, #0x38
  43b970:	sub	x11, x29, #0x10
  43b974:	sub	x12, x29, #0x18
  43b978:	sub	x2, x29, #0x20
  43b97c:	stur	x0, [x29, #-8]
  43b980:	stur	x8, [x29, #-40]
  43b984:	ldur	x3, [x29, #-8]
  43b988:	mov	x0, x12
  43b98c:	stur	x1, [x29, #-88]
  43b990:	mov	x1, x11
  43b994:	stur	x9, [x29, #-96]
  43b998:	stur	x10, [x29, #-104]
  43b99c:	bl	41a8b0 <X509_ALGOR_get0@plt>
  43b9a0:	ldur	x0, [x29, #-24]
  43b9a4:	bl	41a260 <OBJ_obj2nid@plt>
  43b9a8:	stur	w0, [x29, #-12]
  43b9ac:	ldur	x8, [x29, #-96]
  43b9b0:	ldr	x0, [x8]
  43b9b4:	ldur	w13, [x29, #-12]
  43b9b8:	stur	x0, [x29, #-112]
  43b9bc:	mov	w0, w13
  43b9c0:	bl	41a1d0 <OBJ_nid2ln@plt>
  43b9c4:	ldur	x8, [x29, #-112]
  43b9c8:	str	x0, [sp, #120]
  43b9cc:	mov	x0, x8
  43b9d0:	ldur	x1, [x29, #-88]
  43b9d4:	ldr	x2, [sp, #120]
  43b9d8:	bl	4196e0 <BIO_printf@plt>
  43b9dc:	ldur	w13, [x29, #-12]
  43b9e0:	cmp	w13, #0xa1
  43b9e4:	b.ne	43bc9c <ASN1_generate_nconf@plt+0x1d39c>  // b.any
  43b9e8:	mov	x8, xzr
  43b9ec:	stur	x8, [x29, #-48]
  43b9f0:	ldur	w9, [x29, #-16]
  43b9f4:	cmp	w9, #0x10
  43b9f8:	b.ne	43ba10 <ASN1_generate_nconf@plt+0x1d110>  // b.any
  43b9fc:	ldur	x0, [x29, #-32]
  43ba00:	adrp	x1, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  43ba04:	add	x1, x1, #0x848
  43ba08:	bl	41e740 <ASN1_item_unpack@plt>
  43ba0c:	stur	x0, [x29, #-48]
  43ba10:	ldur	x8, [x29, #-48]
  43ba14:	cbnz	x8, 43ba2c <ASN1_generate_nconf@plt+0x1d12c>
  43ba18:	ldur	x8, [x29, #-96]
  43ba1c:	ldr	x0, [x8]
  43ba20:	ldur	x1, [x29, #-104]
  43ba24:	bl	41a930 <BIO_puts@plt>
  43ba28:	b	43bd1c <ASN1_generate_nconf@plt+0x1d41c>
  43ba2c:	ldur	x8, [x29, #-48]
  43ba30:	ldr	x3, [x8]
  43ba34:	sub	x8, x29, #0x18
  43ba38:	mov	x0, x8
  43ba3c:	sub	x1, x29, #0x10
  43ba40:	sub	x2, x29, #0x20
  43ba44:	str	x8, [sp, #112]
  43ba48:	bl	41a8b0 <X509_ALGOR_get0@plt>
  43ba4c:	ldur	x0, [x29, #-24]
  43ba50:	bl	41a260 <OBJ_obj2nid@plt>
  43ba54:	stur	w0, [x29, #-12]
  43ba58:	ldur	x8, [x29, #-48]
  43ba5c:	ldr	x3, [x8, #8]
  43ba60:	ldr	x0, [sp, #112]
  43ba64:	mov	x8, xzr
  43ba68:	mov	x1, x8
  43ba6c:	mov	x2, x8
  43ba70:	bl	41a8b0 <X509_ALGOR_get0@plt>
  43ba74:	ldur	x0, [x29, #-24]
  43ba78:	bl	41a260 <OBJ_obj2nid@plt>
  43ba7c:	stur	w0, [x29, #-52]
  43ba80:	ldur	x8, [x29, #-96]
  43ba84:	ldr	x0, [x8]
  43ba88:	ldur	w9, [x29, #-12]
  43ba8c:	str	x0, [sp, #104]
  43ba90:	mov	w0, w9
  43ba94:	bl	41a1d0 <OBJ_nid2ln@plt>
  43ba98:	ldur	w9, [x29, #-52]
  43ba9c:	str	x0, [sp, #96]
  43baa0:	mov	w0, w9
  43baa4:	bl	41dde0 <OBJ_nid2sn@plt>
  43baa8:	ldr	x8, [sp, #104]
  43baac:	str	x0, [sp, #88]
  43bab0:	mov	x0, x8
  43bab4:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  43bab8:	add	x1, x1, #0x53
  43babc:	ldr	x2, [sp, #96]
  43bac0:	ldr	x3, [sp, #88]
  43bac4:	bl	4196e0 <BIO_printf@plt>
  43bac8:	ldur	w9, [x29, #-12]
  43bacc:	cmp	w9, #0x45
  43bad0:	b.ne	43bbb4 <ASN1_generate_nconf@plt+0x1d2b4>  // b.any
  43bad4:	mov	x8, xzr
  43bad8:	stur	x8, [x29, #-64]
  43badc:	ldur	w9, [x29, #-16]
  43bae0:	cmp	w9, #0x10
  43bae4:	b.ne	43bafc <ASN1_generate_nconf@plt+0x1d1fc>  // b.any
  43bae8:	ldur	x0, [x29, #-32]
  43baec:	adrp	x1, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  43baf0:	add	x1, x1, #0x7d8
  43baf4:	bl	41e740 <ASN1_item_unpack@plt>
  43baf8:	stur	x0, [x29, #-64]
  43bafc:	ldur	x8, [x29, #-64]
  43bb00:	cbnz	x8, 43bb18 <ASN1_generate_nconf@plt+0x1d218>
  43bb04:	ldur	x8, [x29, #-96]
  43bb08:	ldr	x0, [x8]
  43bb0c:	ldur	x1, [x29, #-104]
  43bb10:	bl	41a930 <BIO_puts@plt>
  43bb14:	b	43bd1c <ASN1_generate_nconf@plt+0x1d41c>
  43bb18:	ldur	x8, [x29, #-64]
  43bb1c:	ldr	x8, [x8, #24]
  43bb20:	cbnz	x8, 43bb30 <ASN1_generate_nconf@plt+0x1d230>
  43bb24:	mov	w8, #0xa3                  	// #163
  43bb28:	stur	w8, [x29, #-68]
  43bb2c:	b	43bb58 <ASN1_generate_nconf@plt+0x1d258>
  43bb30:	ldur	x8, [x29, #-64]
  43bb34:	ldr	x3, [x8, #24]
  43bb38:	sub	x0, x29, #0x18
  43bb3c:	mov	x8, xzr
  43bb40:	mov	x1, x8
  43bb44:	mov	x2, x8
  43bb48:	bl	41a8b0 <X509_ALGOR_get0@plt>
  43bb4c:	ldur	x0, [x29, #-24]
  43bb50:	bl	41a260 <OBJ_obj2nid@plt>
  43bb54:	stur	w0, [x29, #-68]
  43bb58:	ldur	x8, [x29, #-96]
  43bb5c:	ldr	x0, [x8]
  43bb60:	ldur	x9, [x29, #-64]
  43bb64:	ldr	x9, [x9, #8]
  43bb68:	str	x0, [sp, #80]
  43bb6c:	mov	x0, x9
  43bb70:	bl	41bd10 <ASN1_INTEGER_get@plt>
  43bb74:	ldur	w10, [x29, #-68]
  43bb78:	str	x0, [sp, #72]
  43bb7c:	mov	w0, w10
  43bb80:	bl	41dde0 <OBJ_nid2sn@plt>
  43bb84:	ldr	x8, [sp, #80]
  43bb88:	str	x0, [sp, #64]
  43bb8c:	mov	x0, x8
  43bb90:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  43bb94:	add	x1, x1, #0x5c
  43bb98:	ldr	x2, [sp, #72]
  43bb9c:	ldr	x3, [sp, #64]
  43bba0:	bl	4196e0 <BIO_printf@plt>
  43bba4:	ldur	x8, [x29, #-64]
  43bba8:	mov	x0, x8
  43bbac:	bl	41aed0 <PBKDF2PARAM_free@plt>
  43bbb0:	b	43bc90 <ASN1_generate_nconf@plt+0x1d390>
  43bbb4:	ldur	w8, [x29, #-12]
  43bbb8:	cmp	w8, #0x3cd
  43bbbc:	b.ne	43bc90 <ASN1_generate_nconf@plt+0x1d390>  // b.any
  43bbc0:	mov	x8, xzr
  43bbc4:	stur	x8, [x29, #-80]
  43bbc8:	ldur	w9, [x29, #-16]
  43bbcc:	cmp	w9, #0x10
  43bbd0:	b.ne	43bbe8 <ASN1_generate_nconf@plt+0x1d2e8>  // b.any
  43bbd4:	ldur	x0, [x29, #-32]
  43bbd8:	adrp	x1, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  43bbdc:	add	x1, x1, #0x810
  43bbe0:	bl	41e740 <ASN1_item_unpack@plt>
  43bbe4:	stur	x0, [x29, #-80]
  43bbe8:	ldur	x8, [x29, #-80]
  43bbec:	cbnz	x8, 43bc04 <ASN1_generate_nconf@plt+0x1d304>
  43bbf0:	ldur	x8, [x29, #-96]
  43bbf4:	ldr	x0, [x8]
  43bbf8:	ldur	x1, [x29, #-104]
  43bbfc:	bl	41a930 <BIO_puts@plt>
  43bc00:	b	43bd1c <ASN1_generate_nconf@plt+0x1d41c>
  43bc04:	ldur	x8, [x29, #-96]
  43bc08:	ldr	x0, [x8]
  43bc0c:	ldur	x9, [x29, #-80]
  43bc10:	ldr	x9, [x9]
  43bc14:	str	x0, [sp, #56]
  43bc18:	mov	x0, x9
  43bc1c:	bl	41e840 <ASN1_STRING_length@plt>
  43bc20:	ldur	x8, [x29, #-80]
  43bc24:	ldr	x8, [x8, #8]
  43bc28:	str	w0, [sp, #52]
  43bc2c:	mov	x0, x8
  43bc30:	bl	41bd10 <ASN1_INTEGER_get@plt>
  43bc34:	ldur	x8, [x29, #-80]
  43bc38:	ldr	x8, [x8, #16]
  43bc3c:	str	x0, [sp, #40]
  43bc40:	mov	x0, x8
  43bc44:	bl	41bd10 <ASN1_INTEGER_get@plt>
  43bc48:	ldur	x8, [x29, #-80]
  43bc4c:	ldr	x8, [x8, #24]
  43bc50:	str	x0, [sp, #32]
  43bc54:	mov	x0, x8
  43bc58:	bl	41bd10 <ASN1_INTEGER_get@plt>
  43bc5c:	ldr	x8, [sp, #56]
  43bc60:	str	x0, [sp, #24]
  43bc64:	mov	x0, x8
  43bc68:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  43bc6c:	add	x1, x1, #0x74
  43bc70:	ldr	w2, [sp, #52]
  43bc74:	ldr	x3, [sp, #40]
  43bc78:	ldr	x4, [sp, #32]
  43bc7c:	ldr	x5, [sp, #24]
  43bc80:	bl	4196e0 <BIO_printf@plt>
  43bc84:	ldur	x8, [x29, #-80]
  43bc88:	mov	x0, x8
  43bc8c:	bl	41cd60 <SCRYPT_PARAMS_free@plt>
  43bc90:	ldur	x0, [x29, #-48]
  43bc94:	bl	41e620 <PBE2PARAM_free@plt>
  43bc98:	b	43bd1c <ASN1_generate_nconf@plt+0x1d41c>
  43bc9c:	ldur	w8, [x29, #-16]
  43bca0:	cmp	w8, #0x10
  43bca4:	b.ne	43bcbc <ASN1_generate_nconf@plt+0x1d3bc>  // b.any
  43bca8:	ldur	x0, [x29, #-32]
  43bcac:	adrp	x1, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  43bcb0:	add	x1, x1, #0x880
  43bcb4:	bl	41e740 <ASN1_item_unpack@plt>
  43bcb8:	stur	x0, [x29, #-40]
  43bcbc:	ldur	x8, [x29, #-40]
  43bcc0:	cbnz	x8, 43bcd8 <ASN1_generate_nconf@plt+0x1d3d8>
  43bcc4:	ldur	x8, [x29, #-96]
  43bcc8:	ldr	x0, [x8]
  43bccc:	ldur	x1, [x29, #-104]
  43bcd0:	bl	41a930 <BIO_puts@plt>
  43bcd4:	b	43bd1c <ASN1_generate_nconf@plt+0x1d41c>
  43bcd8:	ldur	x8, [x29, #-96]
  43bcdc:	ldr	x0, [x8]
  43bce0:	ldur	x9, [x29, #-40]
  43bce4:	ldr	x9, [x9, #8]
  43bce8:	str	x0, [sp, #16]
  43bcec:	mov	x0, x9
  43bcf0:	bl	41bd10 <ASN1_INTEGER_get@plt>
  43bcf4:	ldr	x8, [sp, #16]
  43bcf8:	str	x0, [sp, #8]
  43bcfc:	mov	x0, x8
  43bd00:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  43bd04:	add	x1, x1, #0xbd
  43bd08:	ldr	x2, [sp, #8]
  43bd0c:	bl	4196e0 <BIO_printf@plt>
  43bd10:	ldur	x8, [x29, #-40]
  43bd14:	mov	x0, x8
  43bd18:	bl	4197b0 <PBEPARAM_free@plt>
  43bd1c:	ldur	x8, [x29, #-96]
  43bd20:	ldr	x0, [x8]
  43bd24:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  43bd28:	add	x1, x1, #0xec1
  43bd2c:	bl	41a930 <BIO_puts@plt>
  43bd30:	mov	w9, #0x1                   	// #1
  43bd34:	mov	w0, w9
  43bd38:	ldp	x29, x30, [sp, #240]
  43bd3c:	add	sp, sp, #0x100
  43bd40:	ret
  43bd44:	sub	sp, sp, #0x60
  43bd48:	stp	x29, x30, [sp, #80]
  43bd4c:	add	x29, sp, #0x50
  43bd50:	stur	x0, [x29, #-16]
  43bd54:	stur	x1, [x29, #-24]
  43bd58:	stur	x2, [x29, #-32]
  43bd5c:	stur	w3, [x29, #-36]
  43bd60:	str	w4, [sp, #40]
  43bd64:	str	x5, [sp, #32]
  43bd68:	str	x6, [sp, #24]
  43bd6c:	str	wzr, [sp, #20]
  43bd70:	ldr	w8, [sp, #20]
  43bd74:	ldur	x0, [x29, #-24]
  43bd78:	str	w8, [sp, #16]
  43bd7c:	bl	43be58 <ASN1_generate_nconf@plt+0x1d558>
  43bd80:	ldr	w8, [sp, #16]
  43bd84:	cmp	w8, w0
  43bd88:	b.ge	43bde8 <ASN1_generate_nconf@plt+0x1d4e8>  // b.tcont
  43bd8c:	ldur	x0, [x29, #-16]
  43bd90:	ldur	x8, [x29, #-24]
  43bd94:	ldr	w1, [sp, #20]
  43bd98:	str	x0, [sp, #8]
  43bd9c:	mov	x0, x8
  43bda0:	bl	43c2ec <ASN1_generate_nconf@plt+0x1d9ec>
  43bda4:	ldur	x2, [x29, #-32]
  43bda8:	ldur	w3, [x29, #-36]
  43bdac:	ldr	w4, [sp, #40]
  43bdb0:	ldr	x5, [sp, #32]
  43bdb4:	ldr	x6, [sp, #24]
  43bdb8:	ldr	x8, [sp, #8]
  43bdbc:	str	x0, [sp]
  43bdc0:	mov	x0, x8
  43bdc4:	ldr	x1, [sp]
  43bdc8:	bl	43be7c <ASN1_generate_nconf@plt+0x1d57c>
  43bdcc:	cbnz	w0, 43bdd8 <ASN1_generate_nconf@plt+0x1d4d8>
  43bdd0:	stur	wzr, [x29, #-4]
  43bdd4:	b	43bdf0 <ASN1_generate_nconf@plt+0x1d4f0>
  43bdd8:	ldr	w8, [sp, #20]
  43bddc:	add	w8, w8, #0x1
  43bde0:	str	w8, [sp, #20]
  43bde4:	b	43bd70 <ASN1_generate_nconf@plt+0x1d470>
  43bde8:	mov	w8, #0x1                   	// #1
  43bdec:	stur	w8, [x29, #-4]
  43bdf0:	ldur	w0, [x29, #-4]
  43bdf4:	ldp	x29, x30, [sp, #80]
  43bdf8:	add	sp, sp, #0x60
  43bdfc:	ret
  43be00:	sub	sp, sp, #0x20
  43be04:	stp	x29, x30, [sp, #16]
  43be08:	add	x29, sp, #0x10
  43be0c:	str	x0, [sp, #8]
  43be10:	str	x1, [sp]
  43be14:	ldr	x0, [sp, #8]
  43be18:	ldr	x1, [sp]
  43be1c:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  43be20:	ldp	x29, x30, [sp, #16]
  43be24:	add	sp, sp, #0x20
  43be28:	ret
  43be2c:	sub	sp, sp, #0x20
  43be30:	stp	x29, x30, [sp, #16]
  43be34:	add	x29, sp, #0x10
  43be38:	str	x0, [sp, #8]
  43be3c:	str	x1, [sp]
  43be40:	ldr	x0, [sp, #8]
  43be44:	ldr	x1, [sp]
  43be48:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  43be4c:	ldp	x29, x30, [sp, #16]
  43be50:	add	sp, sp, #0x20
  43be54:	ret
  43be58:	sub	sp, sp, #0x20
  43be5c:	stp	x29, x30, [sp, #16]
  43be60:	add	x29, sp, #0x10
  43be64:	str	x0, [sp, #8]
  43be68:	ldr	x0, [sp, #8]
  43be6c:	bl	41df60 <OPENSSL_sk_num@plt>
  43be70:	ldp	x29, x30, [sp, #16]
  43be74:	add	sp, sp, #0x20
  43be78:	ret
  43be7c:	sub	sp, sp, #0xe0
  43be80:	stp	x29, x30, [sp, #208]
  43be84:	add	x29, sp, #0xd0
  43be88:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43be8c:	add	x8, x8, #0xc0
  43be90:	adrp	x9, 482000 <ASN1_generate_nconf@plt+0x63700>
  43be94:	add	x9, x9, #0xf6f
  43be98:	stur	x0, [x29, #-16]
  43be9c:	stur	x1, [x29, #-24]
  43bea0:	stur	x2, [x29, #-32]
  43bea4:	stur	w3, [x29, #-36]
  43bea8:	stur	w4, [x29, #-40]
  43beac:	stur	x5, [x29, #-48]
  43beb0:	stur	x6, [x29, #-56]
  43beb4:	stur	wzr, [x29, #-100]
  43beb8:	ldur	x0, [x29, #-24]
  43bebc:	str	x8, [sp, #80]
  43bec0:	str	x9, [sp, #72]
  43bec4:	bl	41d8a0 <PKCS12_SAFEBAG_get0_attrs@plt>
  43bec8:	stur	x0, [x29, #-96]
  43becc:	ldur	x0, [x29, #-24]
  43bed0:	bl	41e7e0 <PKCS12_SAFEBAG_get_nid@plt>
  43bed4:	subs	w10, w0, #0x96
  43bed8:	mov	w8, w10
  43bedc:	ubfx	x8, x8, #0, #32
  43bee0:	cmp	x8, #0x5
  43bee4:	str	x8, [sp, #64]
  43bee8:	b.hi	43c270 <ASN1_generate_nconf@plt+0x1d970>  // b.pmore
  43beec:	adrp	x8, 482000 <ASN1_generate_nconf@plt+0x63700>
  43bef0:	add	x8, x8, #0x548
  43bef4:	ldr	x11, [sp, #64]
  43bef8:	ldrsw	x10, [x8, x11, lsl #2]
  43befc:	add	x9, x8, x10
  43bf00:	br	x9
  43bf04:	ldur	w8, [x29, #-40]
  43bf08:	and	w8, w8, #0x4
  43bf0c:	cbz	w8, 43bf24 <ASN1_generate_nconf@plt+0x1d624>
  43bf10:	ldr	x8, [sp, #80]
  43bf14:	ldr	x0, [x8]
  43bf18:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43bf1c:	add	x1, x1, #0xf66
  43bf20:	bl	4196e0 <BIO_printf@plt>
  43bf24:	ldur	w8, [x29, #-40]
  43bf28:	and	w8, w8, #0x1
  43bf2c:	cbz	w8, 43bf3c <ASN1_generate_nconf@plt+0x1d63c>
  43bf30:	mov	w8, #0x1                   	// #1
  43bf34:	stur	w8, [x29, #-4]
  43bf38:	b	43c2dc <ASN1_generate_nconf@plt+0x1d9dc>
  43bf3c:	ldur	x0, [x29, #-16]
  43bf40:	ldur	x1, [x29, #-96]
  43bf44:	ldr	x2, [sp, #72]
  43bf48:	bl	43c318 <ASN1_generate_nconf@plt+0x1da18>
  43bf4c:	ldur	x8, [x29, #-24]
  43bf50:	mov	x0, x8
  43bf54:	bl	41a690 <PKCS12_SAFEBAG_get0_p8inf@plt>
  43bf58:	stur	x0, [x29, #-80]
  43bf5c:	ldur	x0, [x29, #-80]
  43bf60:	bl	41baf0 <EVP_PKCS82PKEY@plt>
  43bf64:	stur	x0, [x29, #-64]
  43bf68:	cbnz	x0, 43bf74 <ASN1_generate_nconf@plt+0x1d674>
  43bf6c:	stur	wzr, [x29, #-4]
  43bf70:	b	43c2dc <ASN1_generate_nconf@plt+0x1d9dc>
  43bf74:	ldur	x0, [x29, #-16]
  43bf78:	ldur	x8, [x29, #-80]
  43bf7c:	str	x0, [sp, #56]
  43bf80:	mov	x0, x8
  43bf84:	bl	41bec0 <PKCS8_pkey_get0_attrs@plt>
  43bf88:	ldr	x8, [sp, #56]
  43bf8c:	str	x0, [sp, #48]
  43bf90:	mov	x0, x8
  43bf94:	ldr	x1, [sp, #48]
  43bf98:	adrp	x2, 482000 <ASN1_generate_nconf@plt+0x63700>
  43bf9c:	add	x2, x2, #0xf7e
  43bfa0:	bl	43c318 <ASN1_generate_nconf@plt+0x1da18>
  43bfa4:	ldur	x8, [x29, #-16]
  43bfa8:	ldur	x1, [x29, #-64]
  43bfac:	ldur	x2, [x29, #-56]
  43bfb0:	ldur	x6, [x29, #-48]
  43bfb4:	mov	x0, x8
  43bfb8:	mov	x8, xzr
  43bfbc:	mov	x3, x8
  43bfc0:	mov	w9, wzr
  43bfc4:	mov	w4, w9
  43bfc8:	mov	x5, x8
  43bfcc:	bl	41e880 <PEM_write_bio_PrivateKey@plt>
  43bfd0:	stur	w0, [x29, #-100]
  43bfd4:	ldur	x0, [x29, #-64]
  43bfd8:	bl	41d960 <EVP_PKEY_free@plt>
  43bfdc:	b	43c2d4 <ASN1_generate_nconf@plt+0x1d9d4>
  43bfe0:	ldur	w8, [x29, #-40]
  43bfe4:	and	w8, w8, #0x4
  43bfe8:	cbz	w8, 43c02c <ASN1_generate_nconf@plt+0x1d72c>
  43bfec:	ldr	x8, [sp, #80]
  43bff0:	ldr	x0, [x8]
  43bff4:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43bff8:	add	x1, x1, #0xf8d
  43bffc:	bl	4196e0 <BIO_printf@plt>
  43c000:	ldur	x8, [x29, #-24]
  43c004:	mov	x0, x8
  43c008:	bl	41ce20 <PKCS12_SAFEBAG_get0_pkcs8@plt>
  43c00c:	str	x0, [sp, #96]
  43c010:	ldr	x0, [sp, #96]
  43c014:	add	x1, sp, #0x58
  43c018:	mov	x8, xzr
  43c01c:	mov	x2, x8
  43c020:	bl	41dbd0 <X509_SIG_get0@plt>
  43c024:	ldr	x0, [sp, #88]
  43c028:	bl	43b948 <ASN1_generate_nconf@plt+0x1d048>
  43c02c:	ldur	w8, [x29, #-40]
  43c030:	and	w8, w8, #0x1
  43c034:	cbz	w8, 43c044 <ASN1_generate_nconf@plt+0x1d744>
  43c038:	mov	w8, #0x1                   	// #1
  43c03c:	stur	w8, [x29, #-4]
  43c040:	b	43c2dc <ASN1_generate_nconf@plt+0x1d9dc>
  43c044:	ldur	x0, [x29, #-16]
  43c048:	ldur	x1, [x29, #-96]
  43c04c:	ldr	x2, [sp, #72]
  43c050:	bl	43c318 <ASN1_generate_nconf@plt+0x1da18>
  43c054:	ldur	x8, [x29, #-24]
  43c058:	ldur	x1, [x29, #-32]
  43c05c:	ldur	w2, [x29, #-36]
  43c060:	mov	x0, x8
  43c064:	bl	41c660 <PKCS12_decrypt_skey@plt>
  43c068:	stur	x0, [x29, #-72]
  43c06c:	cbnz	x0, 43c078 <ASN1_generate_nconf@plt+0x1d778>
  43c070:	stur	wzr, [x29, #-4]
  43c074:	b	43c2dc <ASN1_generate_nconf@plt+0x1d9dc>
  43c078:	ldur	x0, [x29, #-72]
  43c07c:	bl	41baf0 <EVP_PKCS82PKEY@plt>
  43c080:	stur	x0, [x29, #-64]
  43c084:	cbnz	x0, 43c098 <ASN1_generate_nconf@plt+0x1d798>
  43c088:	ldur	x0, [x29, #-72]
  43c08c:	bl	41e7a0 <PKCS8_PRIV_KEY_INFO_free@plt>
  43c090:	stur	wzr, [x29, #-4]
  43c094:	b	43c2dc <ASN1_generate_nconf@plt+0x1d9dc>
  43c098:	ldur	x0, [x29, #-16]
  43c09c:	ldur	x8, [x29, #-72]
  43c0a0:	str	x0, [sp, #40]
  43c0a4:	mov	x0, x8
  43c0a8:	bl	41bec0 <PKCS8_pkey_get0_attrs@plt>
  43c0ac:	ldr	x8, [sp, #40]
  43c0b0:	str	x0, [sp, #32]
  43c0b4:	mov	x0, x8
  43c0b8:	ldr	x1, [sp, #32]
  43c0bc:	adrp	x2, 482000 <ASN1_generate_nconf@plt+0x63700>
  43c0c0:	add	x2, x2, #0xf7e
  43c0c4:	bl	43c318 <ASN1_generate_nconf@plt+0x1da18>
  43c0c8:	ldur	x8, [x29, #-72]
  43c0cc:	mov	x0, x8
  43c0d0:	bl	41e7a0 <PKCS8_PRIV_KEY_INFO_free@plt>
  43c0d4:	ldur	x0, [x29, #-16]
  43c0d8:	ldur	x1, [x29, #-64]
  43c0dc:	ldur	x2, [x29, #-56]
  43c0e0:	ldur	x6, [x29, #-48]
  43c0e4:	mov	x8, xzr
  43c0e8:	mov	x3, x8
  43c0ec:	mov	w9, wzr
  43c0f0:	mov	w4, w9
  43c0f4:	mov	x5, x8
  43c0f8:	bl	41e880 <PEM_write_bio_PrivateKey@plt>
  43c0fc:	stur	w0, [x29, #-100]
  43c100:	ldur	x0, [x29, #-64]
  43c104:	bl	41d960 <EVP_PKEY_free@plt>
  43c108:	b	43c2d4 <ASN1_generate_nconf@plt+0x1d9d4>
  43c10c:	ldur	w8, [x29, #-40]
  43c110:	and	w8, w8, #0x4
  43c114:	cbz	w8, 43c12c <ASN1_generate_nconf@plt+0x1d82c>
  43c118:	ldr	x8, [sp, #80]
  43c11c:	ldr	x0, [x8]
  43c120:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43c124:	add	x1, x1, #0xf9f
  43c128:	bl	4196e0 <BIO_printf@plt>
  43c12c:	ldur	w8, [x29, #-40]
  43c130:	and	w8, w8, #0x2
  43c134:	cbz	w8, 43c144 <ASN1_generate_nconf@plt+0x1d844>
  43c138:	mov	w8, #0x1                   	// #1
  43c13c:	stur	w8, [x29, #-4]
  43c140:	b	43c2dc <ASN1_generate_nconf@plt+0x1d9dc>
  43c144:	ldur	x0, [x29, #-24]
  43c148:	mov	w1, #0x9d                  	// #157
  43c14c:	bl	41ccc0 <PKCS12_SAFEBAG_get0_attr@plt>
  43c150:	cbz	x0, 43c170 <ASN1_generate_nconf@plt+0x1d870>
  43c154:	ldur	w8, [x29, #-40]
  43c158:	and	w8, w8, #0x10
  43c15c:	cbz	w8, 43c16c <ASN1_generate_nconf@plt+0x1d86c>
  43c160:	mov	w8, #0x1                   	// #1
  43c164:	stur	w8, [x29, #-4]
  43c168:	b	43c2dc <ASN1_generate_nconf@plt+0x1d9dc>
  43c16c:	b	43c188 <ASN1_generate_nconf@plt+0x1d888>
  43c170:	ldur	w8, [x29, #-40]
  43c174:	and	w8, w8, #0x8
  43c178:	cbz	w8, 43c188 <ASN1_generate_nconf@plt+0x1d888>
  43c17c:	mov	w8, #0x1                   	// #1
  43c180:	stur	w8, [x29, #-4]
  43c184:	b	43c2dc <ASN1_generate_nconf@plt+0x1d9dc>
  43c188:	ldur	x0, [x29, #-16]
  43c18c:	ldur	x1, [x29, #-96]
  43c190:	ldr	x2, [sp, #72]
  43c194:	bl	43c318 <ASN1_generate_nconf@plt+0x1da18>
  43c198:	ldur	x8, [x29, #-24]
  43c19c:	mov	x0, x8
  43c1a0:	bl	41e8f0 <PKCS12_SAFEBAG_get_bag_nid@plt>
  43c1a4:	cmp	w0, #0x9e
  43c1a8:	b.eq	43c1b8 <ASN1_generate_nconf@plt+0x1d8b8>  // b.none
  43c1ac:	mov	w8, #0x1                   	// #1
  43c1b0:	stur	w8, [x29, #-4]
  43c1b4:	b	43c2dc <ASN1_generate_nconf@plt+0x1d9dc>
  43c1b8:	ldur	x0, [x29, #-24]
  43c1bc:	bl	41d800 <PKCS12_SAFEBAG_get1_cert@plt>
  43c1c0:	stur	x0, [x29, #-88]
  43c1c4:	cbnz	x0, 43c1d0 <ASN1_generate_nconf@plt+0x1d8d0>
  43c1c8:	stur	wzr, [x29, #-4]
  43c1cc:	b	43c2dc <ASN1_generate_nconf@plt+0x1d9dc>
  43c1d0:	ldur	x0, [x29, #-16]
  43c1d4:	ldur	x1, [x29, #-88]
  43c1d8:	bl	46abf4 <ASN1_generate_nconf@plt+0x4c2f4>
  43c1dc:	ldur	x8, [x29, #-16]
  43c1e0:	ldur	x1, [x29, #-88]
  43c1e4:	mov	x0, x8
  43c1e8:	bl	41ab30 <PEM_write_bio_X509@plt>
  43c1ec:	stur	w0, [x29, #-100]
  43c1f0:	ldur	x0, [x29, #-88]
  43c1f4:	bl	41e1e0 <X509_free@plt>
  43c1f8:	b	43c2d4 <ASN1_generate_nconf@plt+0x1d9d4>
  43c1fc:	ldur	w8, [x29, #-40]
  43c200:	and	w8, w8, #0x4
  43c204:	cbz	w8, 43c21c <ASN1_generate_nconf@plt+0x1d91c>
  43c208:	ldr	x8, [sp, #80]
  43c20c:	ldr	x0, [x8]
  43c210:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43c214:	add	x1, x1, #0xfb0
  43c218:	bl	4196e0 <BIO_printf@plt>
  43c21c:	ldur	x0, [x29, #-16]
  43c220:	ldur	x1, [x29, #-96]
  43c224:	ldr	x2, [sp, #72]
  43c228:	bl	43c318 <ASN1_generate_nconf@plt+0x1da18>
  43c22c:	ldur	x8, [x29, #-16]
  43c230:	ldur	x9, [x29, #-24]
  43c234:	mov	x0, x9
  43c238:	str	x8, [sp, #24]
  43c23c:	bl	41a140 <PKCS12_SAFEBAG_get0_safes@plt>
  43c240:	ldur	x2, [x29, #-32]
  43c244:	ldur	w3, [x29, #-36]
  43c248:	ldur	w4, [x29, #-40]
  43c24c:	ldur	x5, [x29, #-48]
  43c250:	ldur	x6, [x29, #-56]
  43c254:	ldr	x8, [sp, #24]
  43c258:	str	x0, [sp, #16]
  43c25c:	mov	x0, x8
  43c260:	ldr	x1, [sp, #16]
  43c264:	bl	43bd44 <ASN1_generate_nconf@plt+0x1d444>
  43c268:	stur	w0, [x29, #-4]
  43c26c:	b	43c2dc <ASN1_generate_nconf@plt+0x1d9dc>
  43c270:	ldr	x8, [sp, #80]
  43c274:	ldr	x0, [x8]
  43c278:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43c27c:	add	x1, x1, #0xfc3
  43c280:	bl	4196e0 <BIO_printf@plt>
  43c284:	ldr	x8, [sp, #80]
  43c288:	ldr	x9, [x8]
  43c28c:	ldur	x10, [x29, #-24]
  43c290:	mov	x0, x10
  43c294:	str	x9, [sp, #8]
  43c298:	bl	41cbb0 <PKCS12_SAFEBAG_get0_type@plt>
  43c29c:	ldr	x8, [sp, #8]
  43c2a0:	str	x0, [sp]
  43c2a4:	mov	x0, x8
  43c2a8:	ldr	x1, [sp]
  43c2ac:	bl	41a7d0 <i2a_ASN1_OBJECT@plt>
  43c2b0:	ldr	x8, [sp, #80]
  43c2b4:	ldr	x9, [x8]
  43c2b8:	mov	x0, x9
  43c2bc:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  43c2c0:	add	x1, x1, #0xec1
  43c2c4:	bl	4196e0 <BIO_printf@plt>
  43c2c8:	mov	w11, #0x1                   	// #1
  43c2cc:	stur	w11, [x29, #-4]
  43c2d0:	b	43c2dc <ASN1_generate_nconf@plt+0x1d9dc>
  43c2d4:	ldur	w8, [x29, #-100]
  43c2d8:	stur	w8, [x29, #-4]
  43c2dc:	ldur	w0, [x29, #-4]
  43c2e0:	ldp	x29, x30, [sp, #208]
  43c2e4:	add	sp, sp, #0xe0
  43c2e8:	ret
  43c2ec:	sub	sp, sp, #0x20
  43c2f0:	stp	x29, x30, [sp, #16]
  43c2f4:	add	x29, sp, #0x10
  43c2f8:	str	x0, [sp, #8]
  43c2fc:	str	w1, [sp, #4]
  43c300:	ldr	x0, [sp, #8]
  43c304:	ldr	w1, [sp, #4]
  43c308:	bl	4195d0 <OPENSSL_sk_value@plt>
  43c30c:	ldp	x29, x30, [sp, #16]
  43c310:	add	sp, sp, #0x20
  43c314:	ret
  43c318:	sub	sp, sp, #0x80
  43c31c:	stp	x29, x30, [sp, #112]
  43c320:	add	x29, sp, #0x70
  43c324:	stur	x0, [x29, #-16]
  43c328:	stur	x1, [x29, #-24]
  43c32c:	stur	x2, [x29, #-32]
  43c330:	ldur	x8, [x29, #-24]
  43c334:	cbnz	x8, 43c358 <ASN1_generate_nconf@plt+0x1da58>
  43c338:	ldur	x0, [x29, #-16]
  43c33c:	ldur	x2, [x29, #-32]
  43c340:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43c344:	add	x1, x1, #0xfe2
  43c348:	bl	4196e0 <BIO_printf@plt>
  43c34c:	mov	w8, #0x1                   	// #1
  43c350:	stur	w8, [x29, #-4]
  43c354:	b	43c5a8 <ASN1_generate_nconf@plt+0x1dca8>
  43c358:	ldur	x0, [x29, #-24]
  43c35c:	bl	43c624 <ASN1_generate_nconf@plt+0x1dd24>
  43c360:	cbnz	w0, 43c384 <ASN1_generate_nconf@plt+0x1da84>
  43c364:	ldur	x0, [x29, #-16]
  43c368:	ldur	x2, [x29, #-32]
  43c36c:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43c370:	add	x1, x1, #0xff7
  43c374:	bl	4196e0 <BIO_printf@plt>
  43c378:	mov	w8, #0x1                   	// #1
  43c37c:	stur	w8, [x29, #-4]
  43c380:	b	43c5a8 <ASN1_generate_nconf@plt+0x1dca8>
  43c384:	ldur	x0, [x29, #-16]
  43c388:	ldur	x2, [x29, #-32]
  43c38c:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43c390:	add	x1, x1, #0x34f
  43c394:	bl	4196e0 <BIO_printf@plt>
  43c398:	str	wzr, [sp, #52]
  43c39c:	ldr	w8, [sp, #52]
  43c3a0:	ldur	x0, [x29, #-24]
  43c3a4:	str	w8, [sp, #36]
  43c3a8:	bl	43c624 <ASN1_generate_nconf@plt+0x1dd24>
  43c3ac:	ldr	w8, [sp, #36]
  43c3b0:	cmp	w8, w0
  43c3b4:	b.ge	43c5a0 <ASN1_generate_nconf@plt+0x1dca0>  // b.tcont
  43c3b8:	ldur	x0, [x29, #-24]
  43c3bc:	ldr	w1, [sp, #52]
  43c3c0:	bl	43c648 <ASN1_generate_nconf@plt+0x1dd48>
  43c3c4:	stur	x0, [x29, #-40]
  43c3c8:	ldur	x0, [x29, #-40]
  43c3cc:	bl	419920 <X509_ATTRIBUTE_get0_object@plt>
  43c3d0:	str	x0, [sp, #40]
  43c3d4:	ldr	x0, [sp, #40]
  43c3d8:	bl	41a260 <OBJ_obj2nid@plt>
  43c3dc:	str	w0, [sp, #48]
  43c3e0:	ldur	x0, [x29, #-16]
  43c3e4:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  43c3e8:	add	x1, x1, #0xd4e
  43c3ec:	bl	4196e0 <BIO_printf@plt>
  43c3f0:	ldr	w8, [sp, #48]
  43c3f4:	cbnz	w8, 43c41c <ASN1_generate_nconf@plt+0x1db1c>
  43c3f8:	ldur	x0, [x29, #-16]
  43c3fc:	ldr	x1, [sp, #40]
  43c400:	bl	41a7d0 <i2a_ASN1_OBJECT@plt>
  43c404:	ldur	x8, [x29, #-16]
  43c408:	mov	x0, x8
  43c40c:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  43c410:	add	x1, x1, #0x7f
  43c414:	bl	4196e0 <BIO_printf@plt>
  43c418:	b	43c44c <ASN1_generate_nconf@plt+0x1db4c>
  43c41c:	ldur	x0, [x29, #-16]
  43c420:	ldr	w8, [sp, #48]
  43c424:	str	x0, [sp, #24]
  43c428:	mov	w0, w8
  43c42c:	bl	41a1d0 <OBJ_nid2ln@plt>
  43c430:	ldr	x9, [sp, #24]
  43c434:	str	x0, [sp, #16]
  43c438:	mov	x0, x9
  43c43c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  43c440:	add	x1, x1, #0xa02
  43c444:	ldr	x2, [sp, #16]
  43c448:	bl	4196e0 <BIO_printf@plt>
  43c44c:	ldur	x0, [x29, #-40]
  43c450:	bl	4198b0 <X509_ATTRIBUTE_count@plt>
  43c454:	cbz	w0, 43c580 <ASN1_generate_nconf@plt+0x1dc80>
  43c458:	ldur	x0, [x29, #-40]
  43c45c:	mov	w8, wzr
  43c460:	mov	w1, w8
  43c464:	bl	41a2d0 <X509_ATTRIBUTE_get0_type@plt>
  43c468:	stur	x0, [x29, #-48]
  43c46c:	ldur	x9, [x29, #-48]
  43c470:	ldr	w8, [x9]
  43c474:	cmp	w8, #0x3
  43c478:	str	w8, [sp, #12]
  43c47c:	b.eq	43c530 <ASN1_generate_nconf@plt+0x1dc30>  // b.none
  43c480:	b	43c484 <ASN1_generate_nconf@plt+0x1db84>
  43c484:	ldr	w8, [sp, #12]
  43c488:	cmp	w8, #0x4
  43c48c:	b.eq	43c4fc <ASN1_generate_nconf@plt+0x1dbfc>  // b.none
  43c490:	b	43c494 <ASN1_generate_nconf@plt+0x1db94>
  43c494:	ldr	w8, [sp, #12]
  43c498:	cmp	w8, #0x1e
  43c49c:	cset	w9, eq  // eq = none
  43c4a0:	eor	w9, w9, #0x1
  43c4a4:	tbnz	w9, #0, 43c564 <ASN1_generate_nconf@plt+0x1dc64>
  43c4a8:	b	43c4ac <ASN1_generate_nconf@plt+0x1dbac>
  43c4ac:	ldur	x8, [x29, #-48]
  43c4b0:	ldr	x8, [x8, #8]
  43c4b4:	ldr	x0, [x8, #8]
  43c4b8:	ldur	x8, [x29, #-48]
  43c4bc:	ldr	x8, [x8, #8]
  43c4c0:	ldr	w1, [x8]
  43c4c4:	bl	41cb60 <OPENSSL_uni2asc@plt>
  43c4c8:	str	x0, [sp, #56]
  43c4cc:	ldur	x0, [x29, #-16]
  43c4d0:	ldr	x2, [sp, #56]
  43c4d4:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43c4d8:	add	x1, x1, #0x34f
  43c4dc:	bl	4196e0 <BIO_printf@plt>
  43c4e0:	ldr	x8, [sp, #56]
  43c4e4:	mov	x0, x8
  43c4e8:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43c4ec:	add	x1, x1, #0xec7
  43c4f0:	mov	w2, #0x397                 	// #919
  43c4f4:	bl	41b180 <CRYPTO_free@plt>
  43c4f8:	b	43c57c <ASN1_generate_nconf@plt+0x1dc7c>
  43c4fc:	ldur	x0, [x29, #-16]
  43c500:	ldur	x8, [x29, #-48]
  43c504:	ldr	x8, [x8, #8]
  43c508:	ldr	x1, [x8, #8]
  43c50c:	ldur	x8, [x29, #-48]
  43c510:	ldr	x8, [x8, #8]
  43c514:	ldr	w2, [x8]
  43c518:	bl	43c674 <ASN1_generate_nconf@plt+0x1dd74>
  43c51c:	ldur	x0, [x29, #-16]
  43c520:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  43c524:	add	x1, x1, #0xec1
  43c528:	bl	4196e0 <BIO_printf@plt>
  43c52c:	b	43c57c <ASN1_generate_nconf@plt+0x1dc7c>
  43c530:	ldur	x0, [x29, #-16]
  43c534:	ldur	x8, [x29, #-48]
  43c538:	ldr	x8, [x8, #8]
  43c53c:	ldr	x1, [x8, #8]
  43c540:	ldur	x8, [x29, #-48]
  43c544:	ldr	x8, [x8, #8]
  43c548:	ldr	w2, [x8]
  43c54c:	bl	43c674 <ASN1_generate_nconf@plt+0x1dd74>
  43c550:	ldur	x0, [x29, #-16]
  43c554:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  43c558:	add	x1, x1, #0xec1
  43c55c:	bl	4196e0 <BIO_printf@plt>
  43c560:	b	43c57c <ASN1_generate_nconf@plt+0x1dc7c>
  43c564:	ldur	x0, [x29, #-16]
  43c568:	ldur	x8, [x29, #-48]
  43c56c:	ldr	w2, [x8]
  43c570:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  43c574:	add	x1, x1, #0xf
  43c578:	bl	4196e0 <BIO_printf@plt>
  43c57c:	b	43c590 <ASN1_generate_nconf@plt+0x1dc90>
  43c580:	ldur	x0, [x29, #-16]
  43c584:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  43c588:	add	x1, x1, #0x25
  43c58c:	bl	4196e0 <BIO_printf@plt>
  43c590:	ldr	w8, [sp, #52]
  43c594:	add	w8, w8, #0x1
  43c598:	str	w8, [sp, #52]
  43c59c:	b	43c39c <ASN1_generate_nconf@plt+0x1da9c>
  43c5a0:	mov	w8, #0x1                   	// #1
  43c5a4:	stur	w8, [x29, #-4]
  43c5a8:	ldur	w0, [x29, #-4]
  43c5ac:	ldp	x29, x30, [sp, #112]
  43c5b0:	add	sp, sp, #0x80
  43c5b4:	ret
  43c5b8:	sub	sp, sp, #0x30
  43c5bc:	stp	x29, x30, [sp, #32]
  43c5c0:	add	x29, sp, #0x20
  43c5c4:	stur	x0, [x29, #-8]
  43c5c8:	str	x1, [sp, #16]
  43c5cc:	str	wzr, [sp, #12]
  43c5d0:	ldur	x0, [x29, #-8]
  43c5d4:	mov	x8, xzr
  43c5d8:	mov	x1, x8
  43c5dc:	mov	x2, x8
  43c5e0:	mov	x3, x8
  43c5e4:	bl	41da50 <PEM_read_bio_X509@plt>
  43c5e8:	str	x0, [sp]
  43c5ec:	cbz	x0, 43c608 <ASN1_generate_nconf@plt+0x1dd08>
  43c5f0:	mov	w8, #0x1                   	// #1
  43c5f4:	str	w8, [sp, #12]
  43c5f8:	ldr	x0, [sp, #16]
  43c5fc:	ldr	x1, [sp]
  43c600:	bl	43b63c <ASN1_generate_nconf@plt+0x1cd3c>
  43c604:	b	43c5d0 <ASN1_generate_nconf@plt+0x1dcd0>
  43c608:	ldr	w8, [sp, #12]
  43c60c:	cbz	w8, 43c614 <ASN1_generate_nconf@plt+0x1dd14>
  43c610:	bl	41a250 <ERR_clear_error@plt>
  43c614:	ldr	w0, [sp, #12]
  43c618:	ldp	x29, x30, [sp, #32]
  43c61c:	add	sp, sp, #0x30
  43c620:	ret
  43c624:	sub	sp, sp, #0x20
  43c628:	stp	x29, x30, [sp, #16]
  43c62c:	add	x29, sp, #0x10
  43c630:	str	x0, [sp, #8]
  43c634:	ldr	x0, [sp, #8]
  43c638:	bl	41df60 <OPENSSL_sk_num@plt>
  43c63c:	ldp	x29, x30, [sp, #16]
  43c640:	add	sp, sp, #0x20
  43c644:	ret
  43c648:	sub	sp, sp, #0x20
  43c64c:	stp	x29, x30, [sp, #16]
  43c650:	add	x29, sp, #0x10
  43c654:	str	x0, [sp, #8]
  43c658:	str	w1, [sp, #4]
  43c65c:	ldr	x0, [sp, #8]
  43c660:	ldr	w1, [sp, #4]
  43c664:	bl	4195d0 <OPENSSL_sk_value@plt>
  43c668:	ldp	x29, x30, [sp, #16]
  43c66c:	add	sp, sp, #0x20
  43c670:	ret
  43c674:	sub	sp, sp, #0x30
  43c678:	stp	x29, x30, [sp, #32]
  43c67c:	add	x29, sp, #0x20
  43c680:	stur	x0, [x29, #-8]
  43c684:	str	x1, [sp, #16]
  43c688:	str	w2, [sp, #12]
  43c68c:	str	wzr, [sp, #8]
  43c690:	ldr	w8, [sp, #8]
  43c694:	ldr	w9, [sp, #12]
  43c698:	cmp	w8, w9
  43c69c:	b.ge	43c6cc <ASN1_generate_nconf@plt+0x1ddcc>  // b.tcont
  43c6a0:	ldur	x0, [x29, #-8]
  43c6a4:	ldr	x8, [sp, #16]
  43c6a8:	ldrsw	x9, [sp, #8]
  43c6ac:	ldrb	w2, [x8, x9]
  43c6b0:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  43c6b4:	add	x1, x1, #0x32
  43c6b8:	bl	4196e0 <BIO_printf@plt>
  43c6bc:	ldr	w8, [sp, #8]
  43c6c0:	add	w8, w8, #0x1
  43c6c4:	str	w8, [sp, #8]
  43c6c8:	b	43c690 <ASN1_generate_nconf@plt+0x1dd90>
  43c6cc:	ldp	x29, x30, [sp, #32]
  43c6d0:	add	sp, sp, #0x30
  43c6d4:	ret
  43c6d8:	sub	sp, sp, #0xe0
  43c6dc:	stp	x29, x30, [sp, #208]
  43c6e0:	add	x29, sp, #0xd0
  43c6e4:	mov	x8, xzr
  43c6e8:	mov	w9, #0x8005                	// #32773
  43c6ec:	mov	w10, #0x1                   	// #1
  43c6f0:	adrp	x2, 483000 <ASN1_generate_nconf@plt+0x64700>
  43c6f4:	add	x2, x2, #0x100
  43c6f8:	adrp	x11, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43c6fc:	add	x11, x11, #0xc0
  43c700:	stur	w0, [x29, #-4]
  43c704:	stur	x1, [x29, #-16]
  43c708:	stur	x8, [x29, #-24]
  43c70c:	stur	x8, [x29, #-32]
  43c710:	stur	x8, [x29, #-40]
  43c714:	stur	x8, [x29, #-48]
  43c718:	stur	w9, [x29, #-52]
  43c71c:	stur	w9, [x29, #-56]
  43c720:	stur	x8, [x29, #-64]
  43c724:	stur	x8, [x29, #-72]
  43c728:	stur	wzr, [x29, #-88]
  43c72c:	stur	wzr, [x29, #-92]
  43c730:	stur	wzr, [x29, #-96]
  43c734:	stur	wzr, [x29, #-100]
  43c738:	str	w10, [sp, #104]
  43c73c:	ldur	w0, [x29, #-4]
  43c740:	ldur	x1, [x29, #-16]
  43c744:	str	x11, [sp, #56]
  43c748:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  43c74c:	stur	x0, [x29, #-80]
  43c750:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  43c754:	str	w0, [sp, #100]
  43c758:	cbz	w0, 43c858 <ASN1_generate_nconf@plt+0x1df58>
  43c75c:	ldr	w8, [sp, #100]
  43c760:	add	w8, w8, #0x1
  43c764:	mov	w9, w8
  43c768:	ubfx	x9, x9, #0, #32
  43c76c:	cmp	x9, #0xb
  43c770:	str	x9, [sp, #48]
  43c774:	b.hi	43c854 <ASN1_generate_nconf@plt+0x1df54>  // b.pmore
  43c778:	adrp	x8, 483000 <ASN1_generate_nconf@plt+0x64700>
  43c77c:	add	x8, x8, #0xd0
  43c780:	ldr	x11, [sp, #48]
  43c784:	ldrsw	x10, [x8, x11, lsl #2]
  43c788:	add	x9, x8, x10
  43c78c:	br	x9
  43c790:	ldr	x8, [sp, #56]
  43c794:	ldr	x0, [x8]
  43c798:	ldur	x2, [x29, #-80]
  43c79c:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  43c7a0:	add	x1, x1, #0x466
  43c7a4:	bl	4196e0 <BIO_printf@plt>
  43c7a8:	b	43cb84 <ASN1_generate_nconf@plt+0x1e284>
  43c7ac:	adrp	x0, 483000 <ASN1_generate_nconf@plt+0x64700>
  43c7b0:	add	x0, x0, #0x100
  43c7b4:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  43c7b8:	str	wzr, [sp, #104]
  43c7bc:	b	43cb84 <ASN1_generate_nconf@plt+0x1e284>
  43c7c0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43c7c4:	mov	x1, #0x2                   	// #2
  43c7c8:	sub	x2, x29, #0x34
  43c7cc:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  43c7d0:	cbnz	w0, 43c7d8 <ASN1_generate_nconf@plt+0x1ded8>
  43c7d4:	b	43c790 <ASN1_generate_nconf@plt+0x1de90>
  43c7d8:	b	43c854 <ASN1_generate_nconf@plt+0x1df54>
  43c7dc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43c7e0:	mov	x1, #0x2                   	// #2
  43c7e4:	sub	x2, x29, #0x38
  43c7e8:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  43c7ec:	cbnz	w0, 43c7f4 <ASN1_generate_nconf@plt+0x1def4>
  43c7f0:	b	43c790 <ASN1_generate_nconf@plt+0x1de90>
  43c7f4:	b	43c854 <ASN1_generate_nconf@plt+0x1df54>
  43c7f8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43c7fc:	stur	x0, [x29, #-64]
  43c800:	b	43c854 <ASN1_generate_nconf@plt+0x1df54>
  43c804:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43c808:	stur	x0, [x29, #-72]
  43c80c:	b	43c854 <ASN1_generate_nconf@plt+0x1df54>
  43c810:	mov	w8, #0x1                   	// #1
  43c814:	stur	w8, [x29, #-96]
  43c818:	b	43c854 <ASN1_generate_nconf@plt+0x1df54>
  43c81c:	mov	w8, #0x1                   	// #1
  43c820:	stur	w8, [x29, #-92]
  43c824:	b	43c854 <ASN1_generate_nconf@plt+0x1df54>
  43c828:	mov	w8, #0x1                   	// #1
  43c82c:	stur	w8, [x29, #-100]
  43c830:	b	43c854 <ASN1_generate_nconf@plt+0x1df54>
  43c834:	mov	w8, #0x1                   	// #1
  43c838:	stur	w8, [x29, #-88]
  43c83c:	b	43c854 <ASN1_generate_nconf@plt+0x1df54>
  43c840:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43c844:	mov	w8, wzr
  43c848:	mov	w1, w8
  43c84c:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  43c850:	stur	x0, [x29, #-24]
  43c854:	b	43c750 <ASN1_generate_nconf@plt+0x1de50>
  43c858:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  43c85c:	stur	w0, [x29, #-4]
  43c860:	ldur	w8, [x29, #-4]
  43c864:	cbz	w8, 43c86c <ASN1_generate_nconf@plt+0x1df6c>
  43c868:	b	43c790 <ASN1_generate_nconf@plt+0x1de90>
  43c86c:	ldur	x0, [x29, #-64]
  43c870:	ldur	w2, [x29, #-52]
  43c874:	mov	w1, #0x72                  	// #114
  43c878:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  43c87c:	stur	x0, [x29, #-40]
  43c880:	ldur	x8, [x29, #-40]
  43c884:	cbnz	x8, 43c88c <ASN1_generate_nconf@plt+0x1df8c>
  43c888:	b	43cb84 <ASN1_generate_nconf@plt+0x1e284>
  43c88c:	ldur	w8, [x29, #-52]
  43c890:	cmp	w8, #0x4
  43c894:	b.ne	43c8b0 <ASN1_generate_nconf@plt+0x1dfb0>  // b.any
  43c898:	ldur	x0, [x29, #-40]
  43c89c:	mov	x8, xzr
  43c8a0:	mov	x1, x8
  43c8a4:	bl	41b2e0 <d2i_PKCS7_bio@plt>
  43c8a8:	stur	x0, [x29, #-32]
  43c8ac:	b	43c8cc <ASN1_generate_nconf@plt+0x1dfcc>
  43c8b0:	ldur	x0, [x29, #-40]
  43c8b4:	mov	x8, xzr
  43c8b8:	mov	x1, x8
  43c8bc:	mov	x2, x8
  43c8c0:	mov	x3, x8
  43c8c4:	bl	41aee0 <PEM_read_bio_PKCS7@plt>
  43c8c8:	stur	x0, [x29, #-32]
  43c8cc:	ldur	x8, [x29, #-32]
  43c8d0:	cbnz	x8, 43c8fc <ASN1_generate_nconf@plt+0x1dffc>
  43c8d4:	ldr	x8, [sp, #56]
  43c8d8:	ldr	x0, [x8]
  43c8dc:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  43c8e0:	add	x1, x1, #0x2ae
  43c8e4:	bl	4196e0 <BIO_printf@plt>
  43c8e8:	ldr	x8, [sp, #56]
  43c8ec:	ldr	x9, [x8]
  43c8f0:	mov	x0, x9
  43c8f4:	bl	41e780 <ERR_print_errors@plt>
  43c8f8:	b	43cb84 <ASN1_generate_nconf@plt+0x1e284>
  43c8fc:	ldur	x0, [x29, #-72]
  43c900:	ldur	w2, [x29, #-56]
  43c904:	mov	w1, #0x77                  	// #119
  43c908:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  43c90c:	stur	x0, [x29, #-48]
  43c910:	ldur	x8, [x29, #-48]
  43c914:	cbnz	x8, 43c91c <ASN1_generate_nconf@plt+0x1e01c>
  43c918:	b	43cb84 <ASN1_generate_nconf@plt+0x1e284>
  43c91c:	ldur	w8, [x29, #-100]
  43c920:	cbz	w8, 43c940 <ASN1_generate_nconf@plt+0x1e040>
  43c924:	ldur	x0, [x29, #-48]
  43c928:	ldur	x1, [x29, #-32]
  43c92c:	mov	w8, wzr
  43c930:	mov	w2, w8
  43c934:	mov	x9, xzr
  43c938:	mov	x3, x9
  43c93c:	bl	41e3b0 <PKCS7_print_ctx@plt>
  43c940:	ldur	w8, [x29, #-88]
  43c944:	cbz	w8, 43cb18 <ASN1_generate_nconf@plt+0x1e218>
  43c948:	mov	x8, xzr
  43c94c:	str	x8, [sp, #88]
  43c950:	str	x8, [sp, #80]
  43c954:	ldur	x8, [x29, #-32]
  43c958:	ldr	x0, [x8, #24]
  43c95c:	bl	41a260 <OBJ_obj2nid@plt>
  43c960:	stur	w0, [x29, #-84]
  43c964:	ldur	w9, [x29, #-84]
  43c968:	cmp	w9, #0x16
  43c96c:	str	w9, [sp, #44]
  43c970:	b.eq	43c988 <ASN1_generate_nconf@plt+0x1e088>  // b.none
  43c974:	b	43c978 <ASN1_generate_nconf@plt+0x1e078>
  43c978:	ldr	w8, [sp, #44]
  43c97c:	cmp	w8, #0x18
  43c980:	b.eq	43c9b8 <ASN1_generate_nconf@plt+0x1e0b8>  // b.none
  43c984:	b	43c9e8 <ASN1_generate_nconf@plt+0x1e0e8>
  43c988:	ldur	x8, [x29, #-32]
  43c98c:	ldr	x8, [x8, #32]
  43c990:	cbz	x8, 43c9b4 <ASN1_generate_nconf@plt+0x1e0b4>
  43c994:	ldur	x8, [x29, #-32]
  43c998:	ldr	x8, [x8, #32]
  43c99c:	ldr	x8, [x8, #16]
  43c9a0:	str	x8, [sp, #88]
  43c9a4:	ldur	x8, [x29, #-32]
  43c9a8:	ldr	x8, [x8, #32]
  43c9ac:	ldr	x8, [x8, #24]
  43c9b0:	str	x8, [sp, #80]
  43c9b4:	b	43c9e8 <ASN1_generate_nconf@plt+0x1e0e8>
  43c9b8:	ldur	x8, [x29, #-32]
  43c9bc:	ldr	x8, [x8, #32]
  43c9c0:	cbz	x8, 43c9e4 <ASN1_generate_nconf@plt+0x1e0e4>
  43c9c4:	ldur	x8, [x29, #-32]
  43c9c8:	ldr	x8, [x8, #32]
  43c9cc:	ldr	x8, [x8, #16]
  43c9d0:	str	x8, [sp, #88]
  43c9d4:	ldur	x8, [x29, #-32]
  43c9d8:	ldr	x8, [x8, #32]
  43c9dc:	ldr	x8, [x8, #24]
  43c9e0:	str	x8, [sp, #80]
  43c9e4:	b	43c9e8 <ASN1_generate_nconf@plt+0x1e0e8>
  43c9e8:	ldr	x8, [sp, #88]
  43c9ec:	cbz	x8, 43ca78 <ASN1_generate_nconf@plt+0x1e178>
  43c9f0:	stur	wzr, [x29, #-84]
  43c9f4:	ldur	w8, [x29, #-84]
  43c9f8:	ldr	x0, [sp, #88]
  43c9fc:	str	w8, [sp, #40]
  43ca00:	bl	43cbb8 <ASN1_generate_nconf@plt+0x1e2b8>
  43ca04:	ldr	w8, [sp, #40]
  43ca08:	cmp	w8, w0
  43ca0c:	b.ge	43ca78 <ASN1_generate_nconf@plt+0x1e178>  // b.tcont
  43ca10:	ldr	x0, [sp, #88]
  43ca14:	ldur	w1, [x29, #-84]
  43ca18:	bl	43cbdc <ASN1_generate_nconf@plt+0x1e2dc>
  43ca1c:	str	x0, [sp, #72]
  43ca20:	ldur	w8, [x29, #-92]
  43ca24:	cbz	w8, 43ca38 <ASN1_generate_nconf@plt+0x1e138>
  43ca28:	ldur	x0, [x29, #-48]
  43ca2c:	ldr	x1, [sp, #72]
  43ca30:	bl	41d8d0 <X509_print@plt>
  43ca34:	b	43ca44 <ASN1_generate_nconf@plt+0x1e144>
  43ca38:	ldur	x0, [x29, #-48]
  43ca3c:	ldr	x1, [sp, #72]
  43ca40:	bl	46abf4 <ASN1_generate_nconf@plt+0x4c2f4>
  43ca44:	ldur	w8, [x29, #-96]
  43ca48:	cbnz	w8, 43ca58 <ASN1_generate_nconf@plt+0x1e158>
  43ca4c:	ldur	x0, [x29, #-48]
  43ca50:	ldr	x1, [sp, #72]
  43ca54:	bl	41ab30 <PEM_write_bio_X509@plt>
  43ca58:	ldur	x0, [x29, #-48]
  43ca5c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  43ca60:	add	x1, x1, #0xec1
  43ca64:	bl	41a930 <BIO_puts@plt>
  43ca68:	ldur	w8, [x29, #-84]
  43ca6c:	add	w8, w8, #0x1
  43ca70:	stur	w8, [x29, #-84]
  43ca74:	b	43c9f4 <ASN1_generate_nconf@plt+0x1e0f4>
  43ca78:	ldr	x8, [sp, #80]
  43ca7c:	cbz	x8, 43cb10 <ASN1_generate_nconf@plt+0x1e210>
  43ca80:	stur	wzr, [x29, #-84]
  43ca84:	ldur	w8, [x29, #-84]
  43ca88:	ldr	x0, [sp, #80]
  43ca8c:	str	w8, [sp, #36]
  43ca90:	bl	43cc08 <ASN1_generate_nconf@plt+0x1e308>
  43ca94:	ldr	w8, [sp, #36]
  43ca98:	cmp	w8, w0
  43ca9c:	b.ge	43cb10 <ASN1_generate_nconf@plt+0x1e210>  // b.tcont
  43caa0:	ldr	x0, [sp, #80]
  43caa4:	ldur	w1, [x29, #-84]
  43caa8:	bl	43cc2c <ASN1_generate_nconf@plt+0x1e32c>
  43caac:	str	x0, [sp, #64]
  43cab0:	ldur	x0, [x29, #-48]
  43cab4:	ldr	x1, [sp, #64]
  43cab8:	str	x0, [sp, #24]
  43cabc:	str	x1, [sp, #16]
  43cac0:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  43cac4:	ldr	x8, [sp, #24]
  43cac8:	str	x0, [sp, #8]
  43cacc:	mov	x0, x8
  43cad0:	ldr	x1, [sp, #16]
  43cad4:	ldr	x2, [sp, #8]
  43cad8:	bl	41d4e0 <X509_CRL_print_ex@plt>
  43cadc:	ldur	w9, [x29, #-96]
  43cae0:	cbnz	w9, 43caf0 <ASN1_generate_nconf@plt+0x1e1f0>
  43cae4:	ldur	x0, [x29, #-48]
  43cae8:	ldr	x1, [sp, #64]
  43caec:	bl	41a490 <PEM_write_bio_X509_CRL@plt>
  43caf0:	ldur	x0, [x29, #-48]
  43caf4:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  43caf8:	add	x1, x1, #0xec1
  43cafc:	bl	41a930 <BIO_puts@plt>
  43cb00:	ldur	w8, [x29, #-84]
  43cb04:	add	w8, w8, #0x1
  43cb08:	stur	w8, [x29, #-84]
  43cb0c:	b	43ca84 <ASN1_generate_nconf@plt+0x1e184>
  43cb10:	str	wzr, [sp, #104]
  43cb14:	b	43cb84 <ASN1_generate_nconf@plt+0x1e284>
  43cb18:	ldur	w8, [x29, #-96]
  43cb1c:	cbnz	w8, 43cb80 <ASN1_generate_nconf@plt+0x1e280>
  43cb20:	ldur	w8, [x29, #-56]
  43cb24:	cmp	w8, #0x4
  43cb28:	b.ne	43cb40 <ASN1_generate_nconf@plt+0x1e240>  // b.any
  43cb2c:	ldur	x0, [x29, #-48]
  43cb30:	ldur	x1, [x29, #-32]
  43cb34:	bl	41dc40 <i2d_PKCS7_bio@plt>
  43cb38:	stur	w0, [x29, #-84]
  43cb3c:	b	43cb50 <ASN1_generate_nconf@plt+0x1e250>
  43cb40:	ldur	x0, [x29, #-48]
  43cb44:	ldur	x1, [x29, #-32]
  43cb48:	bl	41bbd0 <PEM_write_bio_PKCS7@plt>
  43cb4c:	stur	w0, [x29, #-84]
  43cb50:	ldur	w8, [x29, #-84]
  43cb54:	cbnz	w8, 43cb80 <ASN1_generate_nconf@plt+0x1e280>
  43cb58:	ldr	x8, [sp, #56]
  43cb5c:	ldr	x0, [x8]
  43cb60:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  43cb64:	add	x1, x1, #0xf3f
  43cb68:	bl	4196e0 <BIO_printf@plt>
  43cb6c:	ldr	x8, [sp, #56]
  43cb70:	ldr	x9, [x8]
  43cb74:	mov	x0, x9
  43cb78:	bl	41e780 <ERR_print_errors@plt>
  43cb7c:	b	43cb84 <ASN1_generate_nconf@plt+0x1e284>
  43cb80:	str	wzr, [sp, #104]
  43cb84:	ldur	x0, [x29, #-32]
  43cb88:	bl	41dcc0 <PKCS7_free@plt>
  43cb8c:	ldur	x0, [x29, #-24]
  43cb90:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  43cb94:	ldur	x0, [x29, #-40]
  43cb98:	bl	41de90 <BIO_free@plt>
  43cb9c:	ldur	x8, [x29, #-48]
  43cba0:	mov	x0, x8
  43cba4:	bl	41cde0 <BIO_free_all@plt>
  43cba8:	ldr	w0, [sp, #104]
  43cbac:	ldp	x29, x30, [sp, #208]
  43cbb0:	add	sp, sp, #0xe0
  43cbb4:	ret
  43cbb8:	sub	sp, sp, #0x20
  43cbbc:	stp	x29, x30, [sp, #16]
  43cbc0:	add	x29, sp, #0x10
  43cbc4:	str	x0, [sp, #8]
  43cbc8:	ldr	x0, [sp, #8]
  43cbcc:	bl	41df60 <OPENSSL_sk_num@plt>
  43cbd0:	ldp	x29, x30, [sp, #16]
  43cbd4:	add	sp, sp, #0x20
  43cbd8:	ret
  43cbdc:	sub	sp, sp, #0x20
  43cbe0:	stp	x29, x30, [sp, #16]
  43cbe4:	add	x29, sp, #0x10
  43cbe8:	str	x0, [sp, #8]
  43cbec:	str	w1, [sp, #4]
  43cbf0:	ldr	x0, [sp, #8]
  43cbf4:	ldr	w1, [sp, #4]
  43cbf8:	bl	4195d0 <OPENSSL_sk_value@plt>
  43cbfc:	ldp	x29, x30, [sp, #16]
  43cc00:	add	sp, sp, #0x20
  43cc04:	ret
  43cc08:	sub	sp, sp, #0x20
  43cc0c:	stp	x29, x30, [sp, #16]
  43cc10:	add	x29, sp, #0x10
  43cc14:	str	x0, [sp, #8]
  43cc18:	ldr	x0, [sp, #8]
  43cc1c:	bl	41df60 <OPENSSL_sk_num@plt>
  43cc20:	ldp	x29, x30, [sp, #16]
  43cc24:	add	sp, sp, #0x20
  43cc28:	ret
  43cc2c:	sub	sp, sp, #0x20
  43cc30:	stp	x29, x30, [sp, #16]
  43cc34:	add	x29, sp, #0x10
  43cc38:	str	x0, [sp, #8]
  43cc3c:	str	w1, [sp, #4]
  43cc40:	ldr	x0, [sp, #8]
  43cc44:	ldr	w1, [sp, #4]
  43cc48:	bl	4195d0 <OPENSSL_sk_value@plt>
  43cc4c:	ldp	x29, x30, [sp, #16]
  43cc50:	add	sp, sp, #0x20
  43cc54:	ret
  43cc58:	stp	x29, x30, [sp, #-32]!
  43cc5c:	str	x28, [sp, #16]
  43cc60:	mov	x29, sp
  43cc64:	sub	sp, sp, #0x550
  43cc68:	mov	x8, xzr
  43cc6c:	mov	w9, #0x1                   	// #1
  43cc70:	mov	w10, #0x800                 	// #2048
  43cc74:	mov	w11, #0x8005                	// #32773
  43cc78:	mov	w12, #0xffffffff            	// #-1
  43cc7c:	adrp	x2, 483000 <ASN1_generate_nconf@plt+0x64700>
  43cc80:	add	x2, x2, #0x580
  43cc84:	adrp	x13, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43cc88:	add	x13, x13, #0xc0
  43cc8c:	adrp	x14, 47f000 <ASN1_generate_nconf@plt+0x60700>
  43cc90:	add	x14, x14, #0x9cc
  43cc94:	stur	w0, [x29, #-4]
  43cc98:	stur	x1, [x29, #-16]
  43cc9c:	stur	x8, [x29, #-24]
  43cca0:	stur	x8, [x29, #-32]
  43cca4:	stur	x8, [x29, #-40]
  43cca8:	stur	x8, [x29, #-48]
  43ccac:	stur	x8, [x29, #-56]
  43ccb0:	stur	x8, [x29, #-64]
  43ccb4:	stur	x8, [x29, #-72]
  43ccb8:	stur	x8, [x29, #-80]
  43ccbc:	stur	x8, [x29, #-88]
  43ccc0:	stur	x8, [x29, #-96]
  43ccc4:	stur	x8, [x29, #-104]
  43ccc8:	str	x8, [sp, #216]
  43cccc:	str	x8, [sp, #208]
  43ccd0:	str	x8, [sp, #200]
  43ccd4:	str	wzr, [sp, #192]
  43ccd8:	str	w9, [sp, #188]
  43ccdc:	str	w10, [sp, #184]
  43cce0:	str	w11, [sp, #180]
  43cce4:	str	w11, [sp, #176]
  43cce8:	str	wzr, [sp, #172]
  43ccec:	str	w12, [sp, #168]
  43ccf0:	str	wzr, [sp, #164]
  43ccf4:	str	wzr, [sp, #160]
  43ccf8:	str	xzr, [sp, #152]
  43ccfc:	str	xzr, [sp, #144]
  43cd00:	str	xzr, [sp, #136]
  43cd04:	ldur	w0, [x29, #-4]
  43cd08:	ldur	x1, [x29, #-16]
  43cd0c:	str	x13, [sp, #120]
  43cd10:	str	x14, [sp, #112]
  43cd14:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  43cd18:	stur	x0, [x29, #-112]
  43cd1c:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  43cd20:	str	w0, [sp, #196]
  43cd24:	cbz	w0, 43d154 <ASN1_generate_nconf@plt+0x1e854>
  43cd28:	ldr	w8, [sp, #196]
  43cd2c:	add	w9, w8, #0x1
  43cd30:	cmp	w9, #0x1
  43cd34:	str	w8, [sp, #108]
  43cd38:	b.ls	43ceb4 <ASN1_generate_nconf@plt+0x1e5b4>  // b.plast
  43cd3c:	b	43cd40 <ASN1_generate_nconf@plt+0x1e440>
  43cd40:	ldr	w8, [sp, #108]
  43cd44:	cmp	w8, #0x1
  43cd48:	b.eq	43ced0 <ASN1_generate_nconf@plt+0x1e5d0>  // b.none
  43cd4c:	b	43cd50 <ASN1_generate_nconf@plt+0x1e450>
  43cd50:	ldr	w8, [sp, #108]
  43cd54:	cmp	w8, #0x2
  43cd58:	b.eq	43cee4 <ASN1_generate_nconf@plt+0x1e5e4>  // b.none
  43cd5c:	b	43cd60 <ASN1_generate_nconf@plt+0x1e460>
  43cd60:	ldr	w8, [sp, #108]
  43cd64:	cmp	w8, #0x3
  43cd68:	b.eq	43cf0c <ASN1_generate_nconf@plt+0x1e60c>  // b.none
  43cd6c:	b	43cd70 <ASN1_generate_nconf@plt+0x1e470>
  43cd70:	ldr	w8, [sp, #108]
  43cd74:	cmp	w8, #0x4
  43cd78:	b.eq	43d098 <ASN1_generate_nconf@plt+0x1e798>  // b.none
  43cd7c:	b	43cd80 <ASN1_generate_nconf@plt+0x1e480>
  43cd80:	ldr	w8, [sp, #108]
  43cd84:	cmp	w8, #0x5
  43cd88:	b.eq	43cf00 <ASN1_generate_nconf@plt+0x1e600>  // b.none
  43cd8c:	b	43cd90 <ASN1_generate_nconf@plt+0x1e490>
  43cd90:	ldr	w8, [sp, #108]
  43cd94:	cmp	w8, #0x6
  43cd98:	b.eq	43cf28 <ASN1_generate_nconf@plt+0x1e628>  // b.none
  43cd9c:	b	43cda0 <ASN1_generate_nconf@plt+0x1e4a0>
  43cda0:	ldr	w8, [sp, #108]
  43cda4:	cmp	w8, #0x7
  43cda8:	b.eq	43cf34 <ASN1_generate_nconf@plt+0x1e634>  // b.none
  43cdac:	b	43cdb0 <ASN1_generate_nconf@plt+0x1e4b0>
  43cdb0:	ldr	w8, [sp, #108]
  43cdb4:	cmp	w8, #0x8
  43cdb8:	b.eq	43cf40 <ASN1_generate_nconf@plt+0x1e640>  // b.none
  43cdbc:	b	43cdc0 <ASN1_generate_nconf@plt+0x1e4c0>
  43cdc0:	ldr	w8, [sp, #108]
  43cdc4:	cmp	w8, #0x9
  43cdc8:	b.eq	43cf4c <ASN1_generate_nconf@plt+0x1e64c>  // b.none
  43cdcc:	b	43cdd0 <ASN1_generate_nconf@plt+0x1e4d0>
  43cdd0:	ldr	w8, [sp, #108]
  43cdd4:	cmp	w8, #0xa
  43cdd8:	b.eq	43d0b0 <ASN1_generate_nconf@plt+0x1e7b0>  // b.none
  43cddc:	b	43cde0 <ASN1_generate_nconf@plt+0x1e4e0>
  43cde0:	ldr	w8, [sp, #108]
  43cde4:	cmp	w8, #0xb
  43cde8:	b.eq	43d0dc <ASN1_generate_nconf@plt+0x1e7dc>  // b.none
  43cdec:	b	43cdf0 <ASN1_generate_nconf@plt+0x1e4f0>
  43cdf0:	ldr	w8, [sp, #108]
  43cdf4:	cmp	w8, #0xc
  43cdf8:	b.eq	43d104 <ASN1_generate_nconf@plt+0x1e804>  // b.none
  43cdfc:	b	43ce00 <ASN1_generate_nconf@plt+0x1e500>
  43ce00:	ldr	w8, [sp, #108]
  43ce04:	cmp	w8, #0xd
  43ce08:	b.eq	43d12c <ASN1_generate_nconf@plt+0x1e82c>  // b.none
  43ce0c:	b	43ce10 <ASN1_generate_nconf@plt+0x1e510>
  43ce10:	ldr	w8, [sp, #108]
  43ce14:	cmp	w8, #0xe
  43ce18:	b.eq	43cf7c <ASN1_generate_nconf@plt+0x1e67c>  // b.none
  43ce1c:	b	43ce20 <ASN1_generate_nconf@plt+0x1e520>
  43ce20:	ldr	w8, [sp, #108]
  43ce24:	cmp	w8, #0xf
  43ce28:	b.eq	43cf94 <ASN1_generate_nconf@plt+0x1e694>  // b.none
  43ce2c:	b	43ce30 <ASN1_generate_nconf@plt+0x1e530>
  43ce30:	ldr	w8, [sp, #108]
  43ce34:	cmp	w8, #0x10
  43ce38:	b.eq	43cfe8 <ASN1_generate_nconf@plt+0x1e6e8>  // b.none
  43ce3c:	b	43ce40 <ASN1_generate_nconf@plt+0x1e540>
  43ce40:	ldr	w8, [sp, #108]
  43ce44:	cmp	w8, #0x11
  43ce48:	b.eq	43d068 <ASN1_generate_nconf@plt+0x1e768>  // b.none
  43ce4c:	b	43ce50 <ASN1_generate_nconf@plt+0x1e550>
  43ce50:	ldr	w8, [sp, #108]
  43ce54:	cmp	w8, #0x12
  43ce58:	b.eq	43d080 <ASN1_generate_nconf@plt+0x1e780>  // b.none
  43ce5c:	b	43ce60 <ASN1_generate_nconf@plt+0x1e560>
  43ce60:	ldr	w8, [sp, #108]
  43ce64:	cmp	w8, #0x13
  43ce68:	b.eq	43d08c <ASN1_generate_nconf@plt+0x1e78c>  // b.none
  43ce6c:	b	43ce70 <ASN1_generate_nconf@plt+0x1e570>
  43ce70:	ldr	w8, [sp, #108]
  43ce74:	cmp	w8, #0x14
  43ce78:	b.eq	43cf70 <ASN1_generate_nconf@plt+0x1e670>  // b.none
  43ce7c:	b	43ce80 <ASN1_generate_nconf@plt+0x1e580>
  43ce80:	ldr	w8, [sp, #108]
  43ce84:	cmp	w8, #0x5dc
  43ce88:	b.eq	43cf58 <ASN1_generate_nconf@plt+0x1e658>  // b.none
  43ce8c:	b	43ce90 <ASN1_generate_nconf@plt+0x1e590>
  43ce90:	ldr	w8, [sp, #108]
  43ce94:	subs	w9, w8, #0x5dd
  43ce98:	cmp	w9, #0x1
  43ce9c:	b.ls	43cf5c <ASN1_generate_nconf@plt+0x1e65c>  // b.plast
  43cea0:	b	43cea4 <ASN1_generate_nconf@plt+0x1e5a4>
  43cea4:	ldr	w8, [sp, #108]
  43cea8:	cmp	w8, #0x5df
  43ceac:	b.eq	43cf58 <ASN1_generate_nconf@plt+0x1e658>  // b.none
  43ceb0:	b	43d150 <ASN1_generate_nconf@plt+0x1e850>
  43ceb4:	ldr	x8, [sp, #120]
  43ceb8:	ldr	x0, [x8]
  43cebc:	ldur	x2, [x29, #-112]
  43cec0:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  43cec4:	add	x1, x1, #0x466
  43cec8:	bl	4196e0 <BIO_printf@plt>
  43cecc:	b	43d744 <ASN1_generate_nconf@plt+0x1ee44>
  43ced0:	adrp	x0, 483000 <ASN1_generate_nconf@plt+0x64700>
  43ced4:	add	x0, x0, #0x580
  43ced8:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  43cedc:	str	wzr, [sp, #188]
  43cee0:	b	43d744 <ASN1_generate_nconf@plt+0x1ee44>
  43cee4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43cee8:	mov	x1, #0x2                   	// #2
  43ceec:	add	x2, sp, #0xb4
  43cef0:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  43cef4:	cbnz	w0, 43cefc <ASN1_generate_nconf@plt+0x1e5fc>
  43cef8:	b	43ceb4 <ASN1_generate_nconf@plt+0x1e5b4>
  43cefc:	b	43d150 <ASN1_generate_nconf@plt+0x1e850>
  43cf00:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43cf04:	stur	x0, [x29, #-80]
  43cf08:	b	43d150 <ASN1_generate_nconf@plt+0x1e850>
  43cf0c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43cf10:	mov	x1, #0x2                   	// #2
  43cf14:	add	x2, sp, #0xb0
  43cf18:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  43cf1c:	cbnz	w0, 43cf24 <ASN1_generate_nconf@plt+0x1e624>
  43cf20:	b	43ceb4 <ASN1_generate_nconf@plt+0x1e5b4>
  43cf24:	b	43d150 <ASN1_generate_nconf@plt+0x1e850>
  43cf28:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43cf2c:	stur	x0, [x29, #-88]
  43cf30:	b	43d150 <ASN1_generate_nconf@plt+0x1e850>
  43cf34:	mov	w8, #0x1                   	// #1
  43cf38:	str	w8, [sp, #172]
  43cf3c:	b	43d150 <ASN1_generate_nconf@plt+0x1e850>
  43cf40:	mov	w8, #0x1                   	// #1
  43cf44:	str	w8, [sp, #184]
  43cf48:	b	43d150 <ASN1_generate_nconf@plt+0x1e850>
  43cf4c:	mov	w8, #0x1                   	// #1
  43cf50:	str	w8, [sp, #192]
  43cf54:	b	43d150 <ASN1_generate_nconf@plt+0x1e850>
  43cf58:	b	43d150 <ASN1_generate_nconf@plt+0x1e850>
  43cf5c:	ldr	w0, [sp, #196]
  43cf60:	bl	46a49c <ASN1_generate_nconf@plt+0x4bb9c>
  43cf64:	cbnz	w0, 43cf6c <ASN1_generate_nconf@plt+0x1e66c>
  43cf68:	b	43d744 <ASN1_generate_nconf@plt+0x1ee44>
  43cf6c:	b	43d150 <ASN1_generate_nconf@plt+0x1e850>
  43cf70:	mov	w8, #0x1                   	// #1
  43cf74:	str	w8, [sp, #160]
  43cf78:	b	43d150 <ASN1_generate_nconf@plt+0x1e850>
  43cf7c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43cf80:	sub	x1, x29, #0x48
  43cf84:	bl	4712d4 <ASN1_generate_nconf@plt+0x529d4>
  43cf88:	cbnz	w0, 43cf90 <ASN1_generate_nconf@plt+0x1e690>
  43cf8c:	b	43ceb4 <ASN1_generate_nconf@plt+0x1e5b4>
  43cf90:	b	43d150 <ASN1_generate_nconf@plt+0x1e850>
  43cf94:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43cf98:	bl	41bad0 <OBJ_txt2nid@plt>
  43cf9c:	str	w0, [sp, #168]
  43cfa0:	ldr	w8, [sp, #168]
  43cfa4:	cbnz	w8, 43cfe4 <ASN1_generate_nconf@plt+0x1e6e4>
  43cfa8:	ldr	x8, [sp, #120]
  43cfac:	ldr	x0, [x8]
  43cfb0:	ldur	x2, [x29, #-112]
  43cfb4:	str	x0, [sp, #96]
  43cfb8:	str	x2, [sp, #88]
  43cfbc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43cfc0:	ldr	x8, [sp, #96]
  43cfc4:	str	x0, [sp, #80]
  43cfc8:	mov	x0, x8
  43cfcc:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  43cfd0:	add	x1, x1, #0x493
  43cfd4:	ldr	x2, [sp, #88]
  43cfd8:	ldr	x3, [sp, #80]
  43cfdc:	bl	4196e0 <BIO_printf@plt>
  43cfe0:	b	43ceb4 <ASN1_generate_nconf@plt+0x1e5b4>
  43cfe4:	b	43d150 <ASN1_generate_nconf@plt+0x1e850>
  43cfe8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43cfec:	bl	41bad0 <OBJ_txt2nid@plt>
  43cff0:	str	w0, [sp, #168]
  43cff4:	ldr	w1, [sp, #168]
  43cff8:	mov	w0, #0x1                   	// #1
  43cffc:	mov	x8, xzr
  43d000:	mov	x2, x8
  43d004:	str	x2, [sp, #72]
  43d008:	ldr	x3, [sp, #72]
  43d00c:	mov	x4, x8
  43d010:	bl	41bbf0 <EVP_PBE_find@plt>
  43d014:	cbnz	w0, 43d054 <ASN1_generate_nconf@plt+0x1e754>
  43d018:	ldr	x8, [sp, #120]
  43d01c:	ldr	x0, [x8]
  43d020:	ldur	x2, [x29, #-112]
  43d024:	str	x0, [sp, #64]
  43d028:	str	x2, [sp, #56]
  43d02c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43d030:	ldr	x8, [sp, #64]
  43d034:	str	x0, [sp, #48]
  43d038:	mov	x0, x8
  43d03c:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  43d040:	add	x1, x1, #0x4b1
  43d044:	ldr	x2, [sp, #56]
  43d048:	ldr	x3, [sp, #48]
  43d04c:	bl	4196e0 <BIO_printf@plt>
  43d050:	b	43ceb4 <ASN1_generate_nconf@plt+0x1e5b4>
  43d054:	ldur	x8, [x29, #-72]
  43d058:	cbnz	x8, 43d064 <ASN1_generate_nconf@plt+0x1e764>
  43d05c:	bl	41c930 <EVP_aes_256_cbc@plt>
  43d060:	stur	x0, [x29, #-72]
  43d064:	b	43d150 <ASN1_generate_nconf@plt+0x1e850>
  43d068:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43d06c:	add	x1, sp, #0xb8
  43d070:	bl	4714a0 <ASN1_generate_nconf@plt+0x52ba0>
  43d074:	cbnz	w0, 43d07c <ASN1_generate_nconf@plt+0x1e77c>
  43d078:	b	43ceb4 <ASN1_generate_nconf@plt+0x1e5b4>
  43d07c:	b	43d150 <ASN1_generate_nconf@plt+0x1e850>
  43d080:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43d084:	stur	x0, [x29, #-96]
  43d088:	b	43d150 <ASN1_generate_nconf@plt+0x1e850>
  43d08c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43d090:	stur	x0, [x29, #-104]
  43d094:	b	43d150 <ASN1_generate_nconf@plt+0x1e850>
  43d098:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43d09c:	mov	w8, wzr
  43d0a0:	mov	w1, w8
  43d0a4:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  43d0a8:	stur	x0, [x29, #-40]
  43d0ac:	b	43d150 <ASN1_generate_nconf@plt+0x1e850>
  43d0b0:	mov	x8, #0x4000                	// #16384
  43d0b4:	str	x8, [sp, #152]
  43d0b8:	mov	x8, #0x8                   	// #8
  43d0bc:	str	x8, [sp, #144]
  43d0c0:	mov	x8, #0x1                   	// #1
  43d0c4:	str	x8, [sp, #136]
  43d0c8:	ldur	x8, [x29, #-72]
  43d0cc:	cbnz	x8, 43d0d8 <ASN1_generate_nconf@plt+0x1e7d8>
  43d0d0:	bl	41c930 <EVP_aes_256_cbc@plt>
  43d0d4:	stur	x0, [x29, #-72]
  43d0d8:	b	43d150 <ASN1_generate_nconf@plt+0x1e850>
  43d0dc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43d0e0:	add	x1, sp, #0x98
  43d0e4:	bl	471534 <ASN1_generate_nconf@plt+0x52c34>
  43d0e8:	cbz	w0, 43d0fc <ASN1_generate_nconf@plt+0x1e7fc>
  43d0ec:	ldr	x8, [sp, #152]
  43d0f0:	cmp	x8, #0x0
  43d0f4:	cset	w9, gt
  43d0f8:	tbnz	w9, #0, 43d100 <ASN1_generate_nconf@plt+0x1e800>
  43d0fc:	b	43ceb4 <ASN1_generate_nconf@plt+0x1e5b4>
  43d100:	b	43d150 <ASN1_generate_nconf@plt+0x1e850>
  43d104:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43d108:	add	x1, sp, #0x90
  43d10c:	bl	471534 <ASN1_generate_nconf@plt+0x52c34>
  43d110:	cbz	w0, 43d124 <ASN1_generate_nconf@plt+0x1e824>
  43d114:	ldr	x8, [sp, #144]
  43d118:	cmp	x8, #0x0
  43d11c:	cset	w9, gt
  43d120:	tbnz	w9, #0, 43d128 <ASN1_generate_nconf@plt+0x1e828>
  43d124:	b	43ceb4 <ASN1_generate_nconf@plt+0x1e5b4>
  43d128:	b	43d150 <ASN1_generate_nconf@plt+0x1e850>
  43d12c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43d130:	add	x1, sp, #0x88
  43d134:	bl	471534 <ASN1_generate_nconf@plt+0x52c34>
  43d138:	cbz	w0, 43d14c <ASN1_generate_nconf@plt+0x1e84c>
  43d13c:	ldr	x8, [sp, #136]
  43d140:	cmp	x8, #0x0
  43d144:	cset	w9, gt
  43d148:	tbnz	w9, #0, 43d150 <ASN1_generate_nconf@plt+0x1e850>
  43d14c:	b	43ceb4 <ASN1_generate_nconf@plt+0x1e5b4>
  43d150:	b	43cd1c <ASN1_generate_nconf@plt+0x1e41c>
  43d154:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  43d158:	stur	w0, [x29, #-4]
  43d15c:	ldur	w8, [x29, #-4]
  43d160:	cbz	w8, 43d168 <ASN1_generate_nconf@plt+0x1e868>
  43d164:	b	43ceb4 <ASN1_generate_nconf@plt+0x1e5b4>
  43d168:	mov	w8, #0x1                   	// #1
  43d16c:	str	w8, [sp, #164]
  43d170:	ldur	x0, [x29, #-96]
  43d174:	ldur	x1, [x29, #-104]
  43d178:	add	x2, sp, #0xd8
  43d17c:	add	x3, sp, #0xd0
  43d180:	bl	46b49c <ASN1_generate_nconf@plt+0x4cb9c>
  43d184:	cbnz	w0, 43d1a0 <ASN1_generate_nconf@plt+0x1e8a0>
  43d188:	ldr	x8, [sp, #120]
  43d18c:	ldr	x0, [x8]
  43d190:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  43d194:	add	x1, x1, #0x1b7
  43d198:	bl	4196e0 <BIO_printf@plt>
  43d19c:	b	43d744 <ASN1_generate_nconf@plt+0x1ee44>
  43d1a0:	ldr	w8, [sp, #168]
  43d1a4:	mov	w9, #0xffffffff            	// #-1
  43d1a8:	cmp	w8, w9
  43d1ac:	b.ne	43d1c0 <ASN1_generate_nconf@plt+0x1e8c0>  // b.any
  43d1b0:	ldur	x8, [x29, #-72]
  43d1b4:	cbnz	x8, 43d1c0 <ASN1_generate_nconf@plt+0x1e8c0>
  43d1b8:	bl	41c930 <EVP_aes_256_cbc@plt>
  43d1bc:	stur	x0, [x29, #-72]
  43d1c0:	ldur	x0, [x29, #-80]
  43d1c4:	ldr	w2, [sp, #180]
  43d1c8:	mov	w1, #0x72                  	// #114
  43d1cc:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  43d1d0:	stur	x0, [x29, #-24]
  43d1d4:	ldur	x8, [x29, #-24]
  43d1d8:	cbnz	x8, 43d1e0 <ASN1_generate_nconf@plt+0x1e8e0>
  43d1dc:	b	43d744 <ASN1_generate_nconf@plt+0x1ee44>
  43d1e0:	ldur	x0, [x29, #-88]
  43d1e4:	ldr	w1, [sp, #176]
  43d1e8:	ldr	w2, [sp, #164]
  43d1ec:	bl	46f71c <ASN1_generate_nconf@plt+0x50e1c>
  43d1f0:	stur	x0, [x29, #-32]
  43d1f4:	ldur	x8, [x29, #-32]
  43d1f8:	cbnz	x8, 43d200 <ASN1_generate_nconf@plt+0x1e900>
  43d1fc:	b	43d744 <ASN1_generate_nconf@plt+0x1ee44>
  43d200:	ldr	w8, [sp, #172]
  43d204:	cbz	w8, 43d4a0 <ASN1_generate_nconf@plt+0x1eba0>
  43d208:	ldur	x0, [x29, #-80]
  43d20c:	ldr	w1, [sp, #180]
  43d210:	ldr	x3, [sp, #216]
  43d214:	ldur	x4, [x29, #-40]
  43d218:	mov	w2, #0x1                   	// #1
  43d21c:	adrp	x5, 495000 <ASN1_generate_nconf@plt+0x76700>
  43d220:	add	x5, x5, #0xd89
  43d224:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  43d228:	stur	x0, [x29, #-48]
  43d22c:	ldur	x8, [x29, #-48]
  43d230:	cbnz	x8, 43d238 <ASN1_generate_nconf@plt+0x1e938>
  43d234:	b	43d744 <ASN1_generate_nconf@plt+0x1ee44>
  43d238:	ldur	x0, [x29, #-48]
  43d23c:	bl	41a0d0 <EVP_PKEY2PKCS8@plt>
  43d240:	stur	x0, [x29, #-56]
  43d244:	cbnz	x0, 43d270 <ASN1_generate_nconf@plt+0x1e970>
  43d248:	ldr	x8, [sp, #120]
  43d24c:	ldr	x0, [x8]
  43d250:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  43d254:	add	x1, x1, #0x4cf
  43d258:	bl	4196e0 <BIO_printf@plt>
  43d25c:	ldr	x8, [sp, #120]
  43d260:	ldr	x9, [x8]
  43d264:	mov	x0, x9
  43d268:	bl	41e780 <ERR_print_errors@plt>
  43d26c:	b	43d744 <ASN1_generate_nconf@plt+0x1ee44>
  43d270:	ldr	w8, [sp, #192]
  43d274:	cbz	w8, 43d2cc <ASN1_generate_nconf@plt+0x1e9cc>
  43d278:	ldr	w8, [sp, #176]
  43d27c:	mov	w9, #0x8005                	// #32773
  43d280:	cmp	w8, w9
  43d284:	b.ne	43d298 <ASN1_generate_nconf@plt+0x1e998>  // b.any
  43d288:	ldur	x0, [x29, #-32]
  43d28c:	ldur	x1, [x29, #-56]
  43d290:	bl	41b240 <PEM_write_bio_PKCS8_PRIV_KEY_INFO@plt>
  43d294:	b	43d2c8 <ASN1_generate_nconf@plt+0x1e9c8>
  43d298:	ldr	w8, [sp, #176]
  43d29c:	cmp	w8, #0x4
  43d2a0:	b.ne	43d2b4 <ASN1_generate_nconf@plt+0x1e9b4>  // b.any
  43d2a4:	ldur	x0, [x29, #-32]
  43d2a8:	ldur	x1, [x29, #-56]
  43d2ac:	bl	41b8f0 <i2d_PKCS8_PRIV_KEY_INFO_bio@plt>
  43d2b0:	b	43d2c8 <ASN1_generate_nconf@plt+0x1e9c8>
  43d2b4:	ldr	x8, [sp, #120]
  43d2b8:	ldr	x0, [x8]
  43d2bc:	ldr	x1, [sp, #112]
  43d2c0:	bl	4196e0 <BIO_printf@plt>
  43d2c4:	b	43d744 <ASN1_generate_nconf@plt+0x1ee44>
  43d2c8:	b	43d498 <ASN1_generate_nconf@plt+0x1eb98>
  43d2cc:	ldur	x8, [x29, #-72]
  43d2d0:	cbz	x8, 43d348 <ASN1_generate_nconf@plt+0x1ea48>
  43d2d4:	ldr	x8, [sp, #152]
  43d2d8:	cbz	x8, 43d31c <ASN1_generate_nconf@plt+0x1ea1c>
  43d2dc:	ldr	x8, [sp, #144]
  43d2e0:	cbz	x8, 43d31c <ASN1_generate_nconf@plt+0x1ea1c>
  43d2e4:	ldr	x8, [sp, #136]
  43d2e8:	cbz	x8, 43d31c <ASN1_generate_nconf@plt+0x1ea1c>
  43d2ec:	ldur	x0, [x29, #-72]
  43d2f0:	ldr	x4, [sp, #152]
  43d2f4:	ldr	x5, [sp, #144]
  43d2f8:	ldr	x6, [sp, #136]
  43d2fc:	mov	x8, xzr
  43d300:	mov	x1, x8
  43d304:	mov	w9, wzr
  43d308:	mov	w2, w9
  43d30c:	mov	x3, x8
  43d310:	bl	41e410 <PKCS5_pbe2_set_scrypt@plt>
  43d314:	str	x0, [sp, #128]
  43d318:	b	43d344 <ASN1_generate_nconf@plt+0x1ea44>
  43d31c:	ldur	x0, [x29, #-72]
  43d320:	ldr	w1, [sp, #184]
  43d324:	ldr	w5, [sp, #168]
  43d328:	mov	x8, xzr
  43d32c:	mov	x2, x8
  43d330:	mov	w9, wzr
  43d334:	mov	w3, w9
  43d338:	mov	x4, x8
  43d33c:	bl	419790 <PKCS5_pbe2_set_iv@plt>
  43d340:	str	x0, [sp, #128]
  43d344:	b	43d368 <ASN1_generate_nconf@plt+0x1ea68>
  43d348:	ldr	w0, [sp, #168]
  43d34c:	ldr	w1, [sp, #184]
  43d350:	mov	x8, xzr
  43d354:	mov	x2, x8
  43d358:	mov	w9, wzr
  43d35c:	mov	w3, w9
  43d360:	bl	41cb80 <PKCS5_pbe_set@plt>
  43d364:	str	x0, [sp, #128]
  43d368:	ldr	x8, [sp, #128]
  43d36c:	cbnz	x8, 43d398 <ASN1_generate_nconf@plt+0x1ea98>
  43d370:	ldr	x8, [sp, #120]
  43d374:	ldr	x0, [x8]
  43d378:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  43d37c:	add	x1, x1, #0x4e5
  43d380:	bl	4196e0 <BIO_printf@plt>
  43d384:	ldr	x8, [sp, #120]
  43d388:	ldr	x9, [x8]
  43d38c:	mov	x0, x9
  43d390:	bl	41e780 <ERR_print_errors@plt>
  43d394:	b	43d744 <ASN1_generate_nconf@plt+0x1ee44>
  43d398:	ldr	x8, [sp, #208]
  43d39c:	cbz	x8, 43d3ac <ASN1_generate_nconf@plt+0x1eaac>
  43d3a0:	ldr	x8, [sp, #208]
  43d3a4:	str	x8, [sp, #200]
  43d3a8:	b	43d3dc <ASN1_generate_nconf@plt+0x1eadc>
  43d3ac:	add	x8, sp, #0xe0
  43d3b0:	str	x8, [sp, #200]
  43d3b4:	mov	x0, x8
  43d3b8:	mov	w1, #0x400                 	// #1024
  43d3bc:	adrp	x2, 483000 <ASN1_generate_nconf@plt+0x64700>
  43d3c0:	add	x2, x2, #0x502
  43d3c4:	mov	w3, #0x1                   	// #1
  43d3c8:	bl	41a5f0 <EVP_read_pw_string@plt>
  43d3cc:	cbz	w0, 43d3dc <ASN1_generate_nconf@plt+0x1eadc>
  43d3d0:	ldr	x0, [sp, #128]
  43d3d4:	bl	41b940 <X509_ALGOR_free@plt>
  43d3d8:	b	43d744 <ASN1_generate_nconf@plt+0x1ee44>
  43d3dc:	ldr	x0, [sp, #200]
  43d3e0:	ldr	x8, [sp, #200]
  43d3e4:	str	x0, [sp, #40]
  43d3e8:	mov	x0, x8
  43d3ec:	bl	41e3c0 <strlen@plt>
  43d3f0:	ldur	x2, [x29, #-56]
  43d3f4:	ldr	x3, [sp, #128]
  43d3f8:	ldr	x8, [sp, #40]
  43d3fc:	str	w0, [sp, #36]
  43d400:	mov	x0, x8
  43d404:	ldr	w1, [sp, #36]
  43d408:	bl	41b860 <PKCS8_set0_pbe@plt>
  43d40c:	stur	x0, [x29, #-64]
  43d410:	ldur	x8, [x29, #-64]
  43d414:	cbnz	x8, 43d448 <ASN1_generate_nconf@plt+0x1eb48>
  43d418:	ldr	x0, [sp, #128]
  43d41c:	bl	41b940 <X509_ALGOR_free@plt>
  43d420:	ldr	x8, [sp, #120]
  43d424:	ldr	x0, [x8]
  43d428:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  43d42c:	add	x1, x1, #0x51d
  43d430:	bl	4196e0 <BIO_printf@plt>
  43d434:	ldr	x8, [sp, #120]
  43d438:	ldr	x9, [x8]
  43d43c:	mov	x0, x9
  43d440:	bl	41e780 <ERR_print_errors@plt>
  43d444:	b	43d744 <ASN1_generate_nconf@plt+0x1ee44>
  43d448:	ldr	w8, [sp, #176]
  43d44c:	mov	w9, #0x8005                	// #32773
  43d450:	cmp	w8, w9
  43d454:	b.ne	43d468 <ASN1_generate_nconf@plt+0x1eb68>  // b.any
  43d458:	ldur	x0, [x29, #-32]
  43d45c:	ldur	x1, [x29, #-64]
  43d460:	bl	419780 <PEM_write_bio_PKCS8@plt>
  43d464:	b	43d498 <ASN1_generate_nconf@plt+0x1eb98>
  43d468:	ldr	w8, [sp, #176]
  43d46c:	cmp	w8, #0x4
  43d470:	b.ne	43d484 <ASN1_generate_nconf@plt+0x1eb84>  // b.any
  43d474:	ldur	x0, [x29, #-32]
  43d478:	ldur	x1, [x29, #-64]
  43d47c:	bl	41b5b0 <i2d_PKCS8_bio@plt>
  43d480:	b	43d498 <ASN1_generate_nconf@plt+0x1eb98>
  43d484:	ldr	x8, [sp, #120]
  43d488:	ldr	x0, [x8]
  43d48c:	ldr	x1, [sp, #112]
  43d490:	bl	4196e0 <BIO_printf@plt>
  43d494:	b	43d744 <ASN1_generate_nconf@plt+0x1ee44>
  43d498:	str	wzr, [sp, #188]
  43d49c:	b	43d744 <ASN1_generate_nconf@plt+0x1ee44>
  43d4a0:	ldr	w8, [sp, #192]
  43d4a4:	cbz	w8, 43d514 <ASN1_generate_nconf@plt+0x1ec14>
  43d4a8:	ldr	w8, [sp, #180]
  43d4ac:	mov	w9, #0x8005                	// #32773
  43d4b0:	cmp	w8, w9
  43d4b4:	b.ne	43d4d8 <ASN1_generate_nconf@plt+0x1ebd8>  // b.any
  43d4b8:	ldur	x0, [x29, #-24]
  43d4bc:	mov	x8, xzr
  43d4c0:	mov	x1, x8
  43d4c4:	mov	x2, x8
  43d4c8:	mov	x3, x8
  43d4cc:	bl	41ce90 <PEM_read_bio_PKCS8_PRIV_KEY_INFO@plt>
  43d4d0:	stur	x0, [x29, #-56]
  43d4d4:	b	43d510 <ASN1_generate_nconf@plt+0x1ec10>
  43d4d8:	ldr	w8, [sp, #180]
  43d4dc:	cmp	w8, #0x4
  43d4e0:	b.ne	43d4fc <ASN1_generate_nconf@plt+0x1ebfc>  // b.any
  43d4e4:	ldur	x0, [x29, #-24]
  43d4e8:	mov	x8, xzr
  43d4ec:	mov	x1, x8
  43d4f0:	bl	41bee0 <d2i_PKCS8_PRIV_KEY_INFO_bio@plt>
  43d4f4:	stur	x0, [x29, #-56]
  43d4f8:	b	43d510 <ASN1_generate_nconf@plt+0x1ec10>
  43d4fc:	ldr	x8, [sp, #120]
  43d500:	ldr	x0, [x8]
  43d504:	ldr	x1, [sp, #112]
  43d508:	bl	4196e0 <BIO_printf@plt>
  43d50c:	b	43d744 <ASN1_generate_nconf@plt+0x1ee44>
  43d510:	b	43d638 <ASN1_generate_nconf@plt+0x1ed38>
  43d514:	ldr	w8, [sp, #180]
  43d518:	mov	w9, #0x8005                	// #32773
  43d51c:	cmp	w8, w9
  43d520:	b.ne	43d544 <ASN1_generate_nconf@plt+0x1ec44>  // b.any
  43d524:	ldur	x0, [x29, #-24]
  43d528:	mov	x8, xzr
  43d52c:	mov	x1, x8
  43d530:	mov	x2, x8
  43d534:	mov	x3, x8
  43d538:	bl	41b210 <PEM_read_bio_PKCS8@plt>
  43d53c:	stur	x0, [x29, #-64]
  43d540:	b	43d57c <ASN1_generate_nconf@plt+0x1ec7c>
  43d544:	ldr	w8, [sp, #180]
  43d548:	cmp	w8, #0x4
  43d54c:	b.ne	43d568 <ASN1_generate_nconf@plt+0x1ec68>  // b.any
  43d550:	ldur	x0, [x29, #-24]
  43d554:	mov	x8, xzr
  43d558:	mov	x1, x8
  43d55c:	bl	41c5d0 <d2i_PKCS8_bio@plt>
  43d560:	stur	x0, [x29, #-64]
  43d564:	b	43d57c <ASN1_generate_nconf@plt+0x1ec7c>
  43d568:	ldr	x8, [sp, #120]
  43d56c:	ldr	x0, [x8]
  43d570:	ldr	x1, [sp, #112]
  43d574:	bl	4196e0 <BIO_printf@plt>
  43d578:	b	43d744 <ASN1_generate_nconf@plt+0x1ee44>
  43d57c:	ldur	x8, [x29, #-64]
  43d580:	cbnz	x8, 43d5ac <ASN1_generate_nconf@plt+0x1ecac>
  43d584:	ldr	x8, [sp, #120]
  43d588:	ldr	x0, [x8]
  43d58c:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  43d590:	add	x1, x1, #0x533
  43d594:	bl	4196e0 <BIO_printf@plt>
  43d598:	ldr	x8, [sp, #120]
  43d59c:	ldr	x9, [x8]
  43d5a0:	mov	x0, x9
  43d5a4:	bl	41e780 <ERR_print_errors@plt>
  43d5a8:	b	43d744 <ASN1_generate_nconf@plt+0x1ee44>
  43d5ac:	ldr	x8, [sp, #216]
  43d5b0:	cbz	x8, 43d5c0 <ASN1_generate_nconf@plt+0x1ecc0>
  43d5b4:	ldr	x8, [sp, #216]
  43d5b8:	str	x8, [sp, #200]
  43d5bc:	b	43d600 <ASN1_generate_nconf@plt+0x1ed00>
  43d5c0:	add	x8, sp, #0xe0
  43d5c4:	str	x8, [sp, #200]
  43d5c8:	mov	x0, x8
  43d5cc:	mov	w1, #0x400                 	// #1024
  43d5d0:	adrp	x2, 483000 <ASN1_generate_nconf@plt+0x64700>
  43d5d4:	add	x2, x2, #0x546
  43d5d8:	mov	w9, wzr
  43d5dc:	mov	w3, w9
  43d5e0:	bl	41a5f0 <EVP_read_pw_string@plt>
  43d5e4:	cbz	w0, 43d600 <ASN1_generate_nconf@plt+0x1ed00>
  43d5e8:	ldr	x8, [sp, #120]
  43d5ec:	ldr	x0, [x8]
  43d5f0:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43d5f4:	add	x1, x1, #0xde2
  43d5f8:	bl	4196e0 <BIO_printf@plt>
  43d5fc:	b	43d744 <ASN1_generate_nconf@plt+0x1ee44>
  43d600:	ldur	x0, [x29, #-64]
  43d604:	ldr	x1, [sp, #200]
  43d608:	ldr	x8, [sp, #200]
  43d60c:	str	x0, [sp, #24]
  43d610:	mov	x0, x8
  43d614:	str	x1, [sp, #16]
  43d618:	bl	41e3c0 <strlen@plt>
  43d61c:	ldr	x8, [sp, #24]
  43d620:	str	w0, [sp, #12]
  43d624:	mov	x0, x8
  43d628:	ldr	x1, [sp, #16]
  43d62c:	ldr	w2, [sp, #12]
  43d630:	bl	419db0 <PKCS8_decrypt@plt>
  43d634:	stur	x0, [x29, #-56]
  43d638:	ldur	x8, [x29, #-56]
  43d63c:	cbnz	x8, 43d668 <ASN1_generate_nconf@plt+0x1ed68>
  43d640:	ldr	x8, [sp, #120]
  43d644:	ldr	x0, [x8]
  43d648:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  43d64c:	add	x1, x1, #0x556
  43d650:	bl	4196e0 <BIO_printf@plt>
  43d654:	ldr	x8, [sp, #120]
  43d658:	ldr	x9, [x8]
  43d65c:	mov	x0, x9
  43d660:	bl	41e780 <ERR_print_errors@plt>
  43d664:	b	43d744 <ASN1_generate_nconf@plt+0x1ee44>
  43d668:	ldur	x0, [x29, #-56]
  43d66c:	bl	41baf0 <EVP_PKCS82PKEY@plt>
  43d670:	stur	x0, [x29, #-48]
  43d674:	cbnz	x0, 43d6a0 <ASN1_generate_nconf@plt+0x1eda0>
  43d678:	ldr	x8, [sp, #120]
  43d67c:	ldr	x0, [x8]
  43d680:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  43d684:	add	x1, x1, #0x4cf
  43d688:	bl	4196e0 <BIO_printf@plt>
  43d68c:	ldr	x8, [sp, #120]
  43d690:	ldr	x9, [x8]
  43d694:	mov	x0, x9
  43d698:	bl	41e780 <ERR_print_errors@plt>
  43d69c:	b	43d744 <ASN1_generate_nconf@plt+0x1ee44>
  43d6a0:	ldr	w8, [sp, #176]
  43d6a4:	mov	w9, #0x8005                	// #32773
  43d6a8:	cmp	w8, w9
  43d6ac:	b.ne	43d710 <ASN1_generate_nconf@plt+0x1ee10>  // b.any
  43d6b0:	ldr	w8, [sp, #160]
  43d6b4:	cbz	w8, 43d6e4 <ASN1_generate_nconf@plt+0x1ede4>
  43d6b8:	ldur	x0, [x29, #-32]
  43d6bc:	ldur	x1, [x29, #-48]
  43d6c0:	ldr	x6, [sp, #208]
  43d6c4:	mov	x8, xzr
  43d6c8:	mov	x2, x8
  43d6cc:	mov	x3, x8
  43d6d0:	mov	w9, wzr
  43d6d4:	mov	w4, w9
  43d6d8:	mov	x5, x8
  43d6dc:	bl	419ee0 <PEM_write_bio_PrivateKey_traditional@plt>
  43d6e0:	b	43d70c <ASN1_generate_nconf@plt+0x1ee0c>
  43d6e4:	ldur	x0, [x29, #-32]
  43d6e8:	ldur	x1, [x29, #-48]
  43d6ec:	ldr	x6, [sp, #208]
  43d6f0:	mov	x8, xzr
  43d6f4:	mov	x2, x8
  43d6f8:	mov	x3, x8
  43d6fc:	mov	w9, wzr
  43d700:	mov	w4, w9
  43d704:	mov	x5, x8
  43d708:	bl	41e880 <PEM_write_bio_PrivateKey@plt>
  43d70c:	b	43d740 <ASN1_generate_nconf@plt+0x1ee40>
  43d710:	ldr	w8, [sp, #176]
  43d714:	cmp	w8, #0x4
  43d718:	b.ne	43d72c <ASN1_generate_nconf@plt+0x1ee2c>  // b.any
  43d71c:	ldur	x0, [x29, #-32]
  43d720:	ldur	x1, [x29, #-48]
  43d724:	bl	41cc80 <i2d_PrivateKey_bio@plt>
  43d728:	b	43d740 <ASN1_generate_nconf@plt+0x1ee40>
  43d72c:	ldr	x8, [sp, #120]
  43d730:	ldr	x0, [x8]
  43d734:	ldr	x1, [sp, #112]
  43d738:	bl	4196e0 <BIO_printf@plt>
  43d73c:	b	43d744 <ASN1_generate_nconf@plt+0x1ee44>
  43d740:	str	wzr, [sp, #188]
  43d744:	ldur	x0, [x29, #-64]
  43d748:	bl	41d3f0 <X509_SIG_free@plt>
  43d74c:	ldur	x0, [x29, #-56]
  43d750:	bl	41e7a0 <PKCS8_PRIV_KEY_INFO_free@plt>
  43d754:	ldur	x0, [x29, #-48]
  43d758:	bl	41d960 <EVP_PKEY_free@plt>
  43d75c:	ldur	x0, [x29, #-40]
  43d760:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  43d764:	ldur	x0, [x29, #-32]
  43d768:	bl	41cde0 <BIO_free_all@plt>
  43d76c:	ldur	x0, [x29, #-24]
  43d770:	bl	41de90 <BIO_free@plt>
  43d774:	ldr	x8, [sp, #216]
  43d778:	mov	x0, x8
  43d77c:	adrp	x8, 483000 <ASN1_generate_nconf@plt+0x64700>
  43d780:	add	x8, x8, #0x56c
  43d784:	mov	x1, x8
  43d788:	mov	w2, #0x163                 	// #355
  43d78c:	str	x8, [sp]
  43d790:	bl	41b180 <CRYPTO_free@plt>
  43d794:	ldr	x0, [sp, #208]
  43d798:	ldr	x1, [sp]
  43d79c:	mov	w2, #0x164                 	// #356
  43d7a0:	bl	41b180 <CRYPTO_free@plt>
  43d7a4:	ldr	w0, [sp, #188]
  43d7a8:	add	sp, sp, #0x550
  43d7ac:	ldr	x28, [sp, #16]
  43d7b0:	ldp	x29, x30, [sp], #32
  43d7b4:	ret
  43d7b8:	sub	sp, sp, #0x100
  43d7bc:	stp	x29, x30, [sp, #240]
  43d7c0:	add	x29, sp, #0xf0
  43d7c4:	mov	x8, xzr
  43d7c8:	mov	w9, #0x8005                	// #32773
  43d7cc:	mov	w10, #0x1                   	// #1
  43d7d0:	adrp	x2, 483000 <ASN1_generate_nconf@plt+0x64700>
  43d7d4:	add	x2, x2, #0x7f8
  43d7d8:	adrp	x11, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43d7dc:	add	x11, x11, #0xc0
  43d7e0:	stur	w0, [x29, #-4]
  43d7e4:	stur	x1, [x29, #-16]
  43d7e8:	stur	x8, [x29, #-24]
  43d7ec:	stur	x8, [x29, #-32]
  43d7f0:	stur	x8, [x29, #-40]
  43d7f4:	stur	x8, [x29, #-48]
  43d7f8:	stur	x8, [x29, #-56]
  43d7fc:	stur	x8, [x29, #-64]
  43d800:	stur	x8, [x29, #-72]
  43d804:	stur	x8, [x29, #-80]
  43d808:	stur	x8, [x29, #-88]
  43d80c:	stur	x8, [x29, #-96]
  43d810:	stur	x8, [x29, #-104]
  43d814:	str	w9, [sp, #120]
  43d818:	str	w9, [sp, #116]
  43d81c:	str	wzr, [sp, #112]
  43d820:	str	wzr, [sp, #108]
  43d824:	str	wzr, [sp, #104]
  43d828:	str	wzr, [sp, #100]
  43d82c:	str	wzr, [sp, #96]
  43d830:	str	w10, [sp, #92]
  43d834:	str	wzr, [sp, #88]
  43d838:	str	wzr, [sp, #84]
  43d83c:	str	wzr, [sp, #80]
  43d840:	str	wzr, [sp, #76]
  43d844:	ldur	w0, [x29, #-4]
  43d848:	ldur	x1, [x29, #-16]
  43d84c:	str	x11, [sp, #48]
  43d850:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  43d854:	stur	x0, [x29, #-112]
  43d858:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  43d85c:	stur	w0, [x29, #-116]
  43d860:	cbz	w0, 43d9cc <ASN1_generate_nconf@plt+0x1f0cc>
  43d864:	ldur	w8, [x29, #-116]
  43d868:	add	w8, w8, #0x1
  43d86c:	mov	w9, w8
  43d870:	ubfx	x9, x9, #0, #32
  43d874:	cmp	x9, #0x12
  43d878:	str	x9, [sp, #40]
  43d87c:	b.hi	43d9c8 <ASN1_generate_nconf@plt+0x1f0c8>  // b.pmore
  43d880:	adrp	x8, 483000 <ASN1_generate_nconf@plt+0x64700>
  43d884:	add	x8, x8, #0x7a8
  43d888:	ldr	x11, [sp, #40]
  43d88c:	ldrsw	x10, [x8, x11, lsl #2]
  43d890:	add	x9, x8, x10
  43d894:	br	x9
  43d898:	ldr	x8, [sp, #48]
  43d89c:	ldr	x0, [x8]
  43d8a0:	ldur	x2, [x29, #-112]
  43d8a4:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  43d8a8:	add	x1, x1, #0x466
  43d8ac:	bl	4196e0 <BIO_printf@plt>
  43d8b0:	b	43dd30 <ASN1_generate_nconf@plt+0x1f430>
  43d8b4:	adrp	x0, 483000 <ASN1_generate_nconf@plt+0x64700>
  43d8b8:	add	x0, x0, #0x7f8
  43d8bc:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  43d8c0:	str	wzr, [sp, #92]
  43d8c4:	b	43dd30 <ASN1_generate_nconf@plt+0x1f430>
  43d8c8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43d8cc:	mov	x1, #0x7be                 	// #1982
  43d8d0:	add	x2, sp, #0x78
  43d8d4:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  43d8d8:	cbnz	w0, 43d8e0 <ASN1_generate_nconf@plt+0x1efe0>
  43d8dc:	b	43d898 <ASN1_generate_nconf@plt+0x1ef98>
  43d8e0:	b	43d9c8 <ASN1_generate_nconf@plt+0x1f0c8>
  43d8e4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43d8e8:	mov	x1, #0x2                   	// #2
  43d8ec:	add	x2, sp, #0x74
  43d8f0:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  43d8f4:	cbnz	w0, 43d8fc <ASN1_generate_nconf@plt+0x1effc>
  43d8f8:	b	43d898 <ASN1_generate_nconf@plt+0x1ef98>
  43d8fc:	b	43d9c8 <ASN1_generate_nconf@plt+0x1f0c8>
  43d900:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43d904:	stur	x0, [x29, #-96]
  43d908:	b	43d9c8 <ASN1_generate_nconf@plt+0x1f0c8>
  43d90c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43d910:	stur	x0, [x29, #-104]
  43d914:	b	43d9c8 <ASN1_generate_nconf@plt+0x1f0c8>
  43d918:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43d91c:	mov	w8, wzr
  43d920:	mov	w1, w8
  43d924:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  43d928:	stur	x0, [x29, #-40]
  43d92c:	b	43d9c8 <ASN1_generate_nconf@plt+0x1f0c8>
  43d930:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43d934:	stur	x0, [x29, #-64]
  43d938:	b	43d9c8 <ASN1_generate_nconf@plt+0x1f0c8>
  43d93c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43d940:	stur	x0, [x29, #-72]
  43d944:	b	43d9c8 <ASN1_generate_nconf@plt+0x1f0c8>
  43d948:	mov	w8, #0x1                   	// #1
  43d94c:	str	w8, [sp, #104]
  43d950:	str	w8, [sp, #108]
  43d954:	str	w8, [sp, #112]
  43d958:	b	43d9c8 <ASN1_generate_nconf@plt+0x1f0c8>
  43d95c:	mov	w8, #0x1                   	// #1
  43d960:	str	w8, [sp, #108]
  43d964:	b	43d9c8 <ASN1_generate_nconf@plt+0x1f0c8>
  43d968:	mov	w8, #0x1                   	// #1
  43d96c:	str	w8, [sp, #100]
  43d970:	str	w8, [sp, #104]
  43d974:	b	43d9c8 <ASN1_generate_nconf@plt+0x1f0c8>
  43d978:	mov	w8, #0x1                   	// #1
  43d97c:	str	w8, [sp, #100]
  43d980:	b	43d9c8 <ASN1_generate_nconf@plt+0x1f0c8>
  43d984:	mov	w8, #0x1                   	// #1
  43d988:	str	w8, [sp, #96]
  43d98c:	b	43d9c8 <ASN1_generate_nconf@plt+0x1f0c8>
  43d990:	mov	w8, #0x1                   	// #1
  43d994:	str	w8, [sp, #84]
  43d998:	b	43d9c8 <ASN1_generate_nconf@plt+0x1f0c8>
  43d99c:	mov	w8, #0x1                   	// #1
  43d9a0:	str	w8, [sp, #80]
  43d9a4:	b	43d9c8 <ASN1_generate_nconf@plt+0x1f0c8>
  43d9a8:	mov	w8, #0x1                   	// #1
  43d9ac:	str	w8, [sp, #76]
  43d9b0:	b	43d9c8 <ASN1_generate_nconf@plt+0x1f0c8>
  43d9b4:	bl	472534 <ASN1_generate_nconf@plt+0x53c34>
  43d9b8:	sub	x1, x29, #0x38
  43d9bc:	bl	4712d4 <ASN1_generate_nconf@plt+0x529d4>
  43d9c0:	cbnz	w0, 43d9c8 <ASN1_generate_nconf@plt+0x1f0c8>
  43d9c4:	b	43d898 <ASN1_generate_nconf@plt+0x1ef98>
  43d9c8:	b	43d858 <ASN1_generate_nconf@plt+0x1ef58>
  43d9cc:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  43d9d0:	stur	w0, [x29, #-4]
  43d9d4:	ldur	w8, [x29, #-4]
  43d9d8:	cbz	w8, 43d9e0 <ASN1_generate_nconf@plt+0x1f0e0>
  43d9dc:	b	43d898 <ASN1_generate_nconf@plt+0x1ef98>
  43d9e0:	ldr	w8, [sp, #96]
  43d9e4:	mov	w9, #0x0                   	// #0
  43d9e8:	str	w9, [sp, #36]
  43d9ec:	cbnz	w8, 43da04 <ASN1_generate_nconf@plt+0x1f104>
  43d9f0:	ldr	w8, [sp, #108]
  43d9f4:	cmp	w8, #0x0
  43d9f8:	cset	w8, ne  // ne = any
  43d9fc:	eor	w8, w8, #0x1
  43da00:	str	w8, [sp, #36]
  43da04:	ldr	w8, [sp, #36]
  43da08:	mov	w9, #0x1                   	// #1
  43da0c:	mov	w10, wzr
  43da10:	tst	w8, #0x1
  43da14:	csel	w8, w9, w10, ne  // ne = any
  43da18:	str	w8, [sp, #88]
  43da1c:	ldr	w8, [sp, #100]
  43da20:	cbz	w8, 43da34 <ASN1_generate_nconf@plt+0x1f134>
  43da24:	ldr	w8, [sp, #104]
  43da28:	cbnz	w8, 43da34 <ASN1_generate_nconf@plt+0x1f134>
  43da2c:	mov	w8, #0x1                   	// #1
  43da30:	str	w8, [sp, #88]
  43da34:	ldur	x0, [x29, #-96]
  43da38:	ldur	x1, [x29, #-104]
  43da3c:	sub	x2, x29, #0x50
  43da40:	sub	x3, x29, #0x58
  43da44:	bl	46b49c <ASN1_generate_nconf@plt+0x4cb9c>
  43da48:	cbnz	w0, 43da64 <ASN1_generate_nconf@plt+0x1f164>
  43da4c:	ldr	x8, [sp, #48]
  43da50:	ldr	x0, [x8]
  43da54:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  43da58:	add	x1, x1, #0x1b7
  43da5c:	bl	4196e0 <BIO_printf@plt>
  43da60:	b	43dd30 <ASN1_generate_nconf@plt+0x1f430>
  43da64:	ldur	x0, [x29, #-72]
  43da68:	ldr	w1, [sp, #116]
  43da6c:	ldr	w2, [sp, #88]
  43da70:	bl	46f71c <ASN1_generate_nconf@plt+0x50e1c>
  43da74:	stur	x0, [x29, #-32]
  43da78:	ldur	x8, [x29, #-32]
  43da7c:	cbnz	x8, 43da84 <ASN1_generate_nconf@plt+0x1f184>
  43da80:	b	43dd30 <ASN1_generate_nconf@plt+0x1f430>
  43da84:	ldr	w8, [sp, #112]
  43da88:	cbz	w8, 43dab4 <ASN1_generate_nconf@plt+0x1f1b4>
  43da8c:	ldur	x0, [x29, #-64]
  43da90:	ldr	w1, [sp, #120]
  43da94:	ldur	x3, [x29, #-80]
  43da98:	ldur	x4, [x29, #-40]
  43da9c:	mov	w2, #0x1                   	// #1
  43daa0:	adrp	x5, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  43daa4:	add	x5, x5, #0x1de
  43daa8:	bl	46c750 <ASN1_generate_nconf@plt+0x4de50>
  43daac:	stur	x0, [x29, #-48]
  43dab0:	b	43dad8 <ASN1_generate_nconf@plt+0x1f1d8>
  43dab4:	ldur	x0, [x29, #-64]
  43dab8:	ldr	w1, [sp, #120]
  43dabc:	ldur	x3, [x29, #-80]
  43dac0:	ldur	x4, [x29, #-40]
  43dac4:	mov	w2, #0x1                   	// #1
  43dac8:	adrp	x5, 495000 <ASN1_generate_nconf@plt+0x76700>
  43dacc:	add	x5, x5, #0xd89
  43dad0:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  43dad4:	stur	x0, [x29, #-48]
  43dad8:	ldur	x8, [x29, #-48]
  43dadc:	cbnz	x8, 43dae4 <ASN1_generate_nconf@plt+0x1f1e4>
  43dae0:	b	43dd30 <ASN1_generate_nconf@plt+0x1f430>
  43dae4:	ldr	w8, [sp, #80]
  43dae8:	cbnz	w8, 43daf4 <ASN1_generate_nconf@plt+0x1f1f4>
  43daec:	ldr	w8, [sp, #76]
  43daf0:	cbz	w8, 43dbbc <ASN1_generate_nconf@plt+0x1f2bc>
  43daf4:	ldur	x0, [x29, #-48]
  43daf8:	ldur	x1, [x29, #-40]
  43dafc:	bl	41a2a0 <EVP_PKEY_CTX_new@plt>
  43db00:	str	x0, [sp, #64]
  43db04:	ldr	x8, [sp, #64]
  43db08:	cbnz	x8, 43db1c <ASN1_generate_nconf@plt+0x1f21c>
  43db0c:	ldr	x8, [sp, #48]
  43db10:	ldr	x0, [x8]
  43db14:	bl	41e780 <ERR_print_errors@plt>
  43db18:	b	43dd30 <ASN1_generate_nconf@plt+0x1f430>
  43db1c:	ldr	w8, [sp, #80]
  43db20:	cbz	w8, 43db34 <ASN1_generate_nconf@plt+0x1f234>
  43db24:	ldr	x0, [sp, #64]
  43db28:	bl	41b3c0 <EVP_PKEY_check@plt>
  43db2c:	str	w0, [sp, #72]
  43db30:	b	43db40 <ASN1_generate_nconf@plt+0x1f240>
  43db34:	ldr	x0, [sp, #64]
  43db38:	bl	419740 <EVP_PKEY_public_check@plt>
  43db3c:	str	w0, [sp, #72]
  43db40:	ldr	w8, [sp, #72]
  43db44:	cmp	w8, #0x1
  43db48:	b.ne	43db60 <ASN1_generate_nconf@plt+0x1f260>  // b.any
  43db4c:	ldur	x0, [x29, #-32]
  43db50:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  43db54:	add	x1, x1, #0xa9c
  43db58:	bl	4196e0 <BIO_printf@plt>
  43db5c:	b	43dbb4 <ASN1_generate_nconf@plt+0x1f2b4>
  43db60:	ldur	x0, [x29, #-32]
  43db64:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  43db68:	add	x1, x1, #0xaaa
  43db6c:	bl	4196e0 <BIO_printf@plt>
  43db70:	bl	41ca20 <ERR_peek_error@plt>
  43db74:	str	x0, [sp, #56]
  43db78:	cbz	x0, 43dbb4 <ASN1_generate_nconf@plt+0x1f2b4>
  43db7c:	ldur	x0, [x29, #-32]
  43db80:	ldr	x8, [sp, #56]
  43db84:	str	x0, [sp, #24]
  43db88:	mov	x0, x8
  43db8c:	bl	419690 <ERR_reason_error_string@plt>
  43db90:	ldr	x8, [sp, #24]
  43db94:	str	x0, [sp, #16]
  43db98:	mov	x0, x8
  43db9c:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  43dba0:	add	x1, x1, #0xaba
  43dba4:	ldr	x2, [sp, #16]
  43dba8:	bl	4196e0 <BIO_printf@plt>
  43dbac:	bl	419a20 <ERR_get_error@plt>
  43dbb0:	b	43db70 <ASN1_generate_nconf@plt+0x1f270>
  43dbb4:	ldr	x0, [sp, #64]
  43dbb8:	bl	41c380 <EVP_PKEY_CTX_free@plt>
  43dbbc:	ldr	w8, [sp, #96]
  43dbc0:	cbnz	w8, 43dcc0 <ASN1_generate_nconf@plt+0x1f3c0>
  43dbc4:	ldr	w8, [sp, #116]
  43dbc8:	mov	w9, #0x8005                	// #32773
  43dbcc:	cmp	w8, w9
  43dbd0:	b.ne	43dc64 <ASN1_generate_nconf@plt+0x1f364>  // b.any
  43dbd4:	ldr	w8, [sp, #108]
  43dbd8:	cbz	w8, 43dbf4 <ASN1_generate_nconf@plt+0x1f2f4>
  43dbdc:	ldur	x0, [x29, #-32]
  43dbe0:	ldur	x1, [x29, #-48]
  43dbe4:	bl	41c2c0 <PEM_write_bio_PUBKEY@plt>
  43dbe8:	cbnz	w0, 43dbf0 <ASN1_generate_nconf@plt+0x1f2f0>
  43dbec:	b	43dd30 <ASN1_generate_nconf@plt+0x1f430>
  43dbf0:	b	43dc60 <ASN1_generate_nconf@plt+0x1f360>
  43dbf4:	ldr	w8, [sp, #84]
  43dbf8:	cbz	w8, 43dc30 <ASN1_generate_nconf@plt+0x1f330>
  43dbfc:	ldur	x0, [x29, #-32]
  43dc00:	ldur	x1, [x29, #-48]
  43dc04:	ldur	x2, [x29, #-56]
  43dc08:	ldur	x6, [x29, #-88]
  43dc0c:	mov	x8, xzr
  43dc10:	mov	x3, x8
  43dc14:	mov	w9, wzr
  43dc18:	mov	w4, w9
  43dc1c:	mov	x5, x8
  43dc20:	bl	419ee0 <PEM_write_bio_PrivateKey_traditional@plt>
  43dc24:	cbnz	w0, 43dc2c <ASN1_generate_nconf@plt+0x1f32c>
  43dc28:	b	43dd30 <ASN1_generate_nconf@plt+0x1f430>
  43dc2c:	b	43dc60 <ASN1_generate_nconf@plt+0x1f360>
  43dc30:	ldur	x0, [x29, #-32]
  43dc34:	ldur	x1, [x29, #-48]
  43dc38:	ldur	x2, [x29, #-56]
  43dc3c:	ldur	x6, [x29, #-88]
  43dc40:	mov	x8, xzr
  43dc44:	mov	x3, x8
  43dc48:	mov	w9, wzr
  43dc4c:	mov	w4, w9
  43dc50:	mov	x5, x8
  43dc54:	bl	41e880 <PEM_write_bio_PrivateKey@plt>
  43dc58:	cbnz	w0, 43dc60 <ASN1_generate_nconf@plt+0x1f360>
  43dc5c:	b	43dd30 <ASN1_generate_nconf@plt+0x1f430>
  43dc60:	b	43dcc0 <ASN1_generate_nconf@plt+0x1f3c0>
  43dc64:	ldr	w8, [sp, #116]
  43dc68:	cmp	w8, #0x4
  43dc6c:	b.ne	43dca8 <ASN1_generate_nconf@plt+0x1f3a8>  // b.any
  43dc70:	ldr	w8, [sp, #108]
  43dc74:	cbz	w8, 43dc90 <ASN1_generate_nconf@plt+0x1f390>
  43dc78:	ldur	x0, [x29, #-32]
  43dc7c:	ldur	x1, [x29, #-48]
  43dc80:	bl	4197d0 <i2d_PUBKEY_bio@plt>
  43dc84:	cbnz	w0, 43dc8c <ASN1_generate_nconf@plt+0x1f38c>
  43dc88:	b	43dd30 <ASN1_generate_nconf@plt+0x1f430>
  43dc8c:	b	43dca4 <ASN1_generate_nconf@plt+0x1f3a4>
  43dc90:	ldur	x0, [x29, #-32]
  43dc94:	ldur	x1, [x29, #-48]
  43dc98:	bl	41cc80 <i2d_PrivateKey_bio@plt>
  43dc9c:	cbnz	w0, 43dca4 <ASN1_generate_nconf@plt+0x1f3a4>
  43dca0:	b	43dd30 <ASN1_generate_nconf@plt+0x1f430>
  43dca4:	b	43dcc0 <ASN1_generate_nconf@plt+0x1f3c0>
  43dca8:	ldr	x8, [sp, #48]
  43dcac:	ldr	x0, [x8]
  43dcb0:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  43dcb4:	add	x1, x1, #0x9cc
  43dcb8:	bl	4196e0 <BIO_printf@plt>
  43dcbc:	b	43dd30 <ASN1_generate_nconf@plt+0x1f430>
  43dcc0:	ldr	w8, [sp, #100]
  43dcc4:	cbz	w8, 43dd2c <ASN1_generate_nconf@plt+0x1f42c>
  43dcc8:	ldr	w8, [sp, #104]
  43dccc:	cbz	w8, 43dd00 <ASN1_generate_nconf@plt+0x1f400>
  43dcd0:	ldur	x0, [x29, #-32]
  43dcd4:	ldur	x1, [x29, #-48]
  43dcd8:	mov	w8, wzr
  43dcdc:	mov	w2, w8
  43dce0:	mov	x9, xzr
  43dce4:	mov	x3, x9
  43dce8:	bl	41de20 <EVP_PKEY_print_public@plt>
  43dcec:	cmp	w0, #0x0
  43dcf0:	cset	w8, gt
  43dcf4:	tbnz	w8, #0, 43dcfc <ASN1_generate_nconf@plt+0x1f3fc>
  43dcf8:	b	43dd30 <ASN1_generate_nconf@plt+0x1f430>
  43dcfc:	b	43dd2c <ASN1_generate_nconf@plt+0x1f42c>
  43dd00:	ldur	x0, [x29, #-32]
  43dd04:	ldur	x1, [x29, #-48]
  43dd08:	mov	w8, wzr
  43dd0c:	mov	w2, w8
  43dd10:	mov	x9, xzr
  43dd14:	mov	x3, x9
  43dd18:	bl	41ac80 <EVP_PKEY_print_private@plt>
  43dd1c:	cmp	w0, #0x0
  43dd20:	cset	w8, gt
  43dd24:	tbnz	w8, #0, 43dd2c <ASN1_generate_nconf@plt+0x1f42c>
  43dd28:	b	43dd30 <ASN1_generate_nconf@plt+0x1f430>
  43dd2c:	str	wzr, [sp, #92]
  43dd30:	ldr	w8, [sp, #92]
  43dd34:	cbz	w8, 43dd44 <ASN1_generate_nconf@plt+0x1f444>
  43dd38:	ldr	x8, [sp, #48]
  43dd3c:	ldr	x0, [x8]
  43dd40:	bl	41e780 <ERR_print_errors@plt>
  43dd44:	ldur	x0, [x29, #-48]
  43dd48:	bl	41d960 <EVP_PKEY_free@plt>
  43dd4c:	ldur	x0, [x29, #-40]
  43dd50:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  43dd54:	ldur	x0, [x29, #-32]
  43dd58:	bl	41cde0 <BIO_free_all@plt>
  43dd5c:	ldur	x0, [x29, #-24]
  43dd60:	bl	41de90 <BIO_free@plt>
  43dd64:	ldur	x8, [x29, #-80]
  43dd68:	mov	x0, x8
  43dd6c:	adrp	x8, 483000 <ASN1_generate_nconf@plt+0x64700>
  43dd70:	add	x8, x8, #0xace
  43dd74:	mov	x1, x8
  43dd78:	mov	w2, #0xef                  	// #239
  43dd7c:	str	x8, [sp, #8]
  43dd80:	bl	41b180 <CRYPTO_free@plt>
  43dd84:	ldur	x0, [x29, #-88]
  43dd88:	ldr	x1, [sp, #8]
  43dd8c:	mov	w2, #0xf0                  	// #240
  43dd90:	bl	41b180 <CRYPTO_free@plt>
  43dd94:	ldr	w0, [sp, #92]
  43dd98:	ldp	x29, x30, [sp, #240]
  43dd9c:	add	sp, sp, #0x100
  43dda0:	ret
  43dda4:	sub	sp, sp, #0xb0
  43dda8:	stp	x29, x30, [sp, #160]
  43ddac:	add	x29, sp, #0xa0
  43ddb0:	mov	x8, xzr
  43ddb4:	mov	w9, #0x1                   	// #1
  43ddb8:	adrp	x2, 483000 <ASN1_generate_nconf@plt+0x64700>
  43ddbc:	add	x2, x2, #0xb08
  43ddc0:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43ddc4:	add	x10, x10, #0xc0
  43ddc8:	stur	w0, [x29, #-4]
  43ddcc:	stur	x1, [x29, #-16]
  43ddd0:	stur	x8, [x29, #-24]
  43ddd4:	stur	x8, [x29, #-32]
  43ddd8:	stur	x8, [x29, #-40]
  43dddc:	stur	x8, [x29, #-48]
  43dde0:	stur	wzr, [x29, #-52]
  43dde4:	stur	wzr, [x29, #-56]
  43dde8:	stur	w9, [x29, #-60]
  43ddec:	stur	wzr, [x29, #-64]
  43ddf0:	str	x8, [sp, #80]
  43ddf4:	str	x8, [sp, #72]
  43ddf8:	ldur	w0, [x29, #-4]
  43ddfc:	ldur	x1, [x29, #-16]
  43de00:	str	x10, [sp, #32]
  43de04:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  43de08:	str	x0, [sp, #64]
  43de0c:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  43de10:	stur	w0, [x29, #-68]
  43de14:	cbz	w0, 43ded0 <ASN1_generate_nconf@plt+0x1f5d0>
  43de18:	ldur	w8, [x29, #-68]
  43de1c:	add	w8, w8, #0x1
  43de20:	mov	w9, w8
  43de24:	ubfx	x9, x9, #0, #32
  43de28:	cmp	x9, #0x8
  43de2c:	str	x9, [sp, #24]
  43de30:	b.hi	43decc <ASN1_generate_nconf@plt+0x1f5cc>  // b.pmore
  43de34:	adrp	x8, 483000 <ASN1_generate_nconf@plt+0x64700>
  43de38:	add	x8, x8, #0xae0
  43de3c:	ldr	x11, [sp, #24]
  43de40:	ldrsw	x10, [x8, x11, lsl #2]
  43de44:	add	x9, x8, x10
  43de48:	br	x9
  43de4c:	ldr	x8, [sp, #32]
  43de50:	ldr	x0, [x8]
  43de54:	ldr	x2, [sp, #64]
  43de58:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  43de5c:	add	x1, x1, #0x466
  43de60:	bl	4196e0 <BIO_printf@plt>
  43de64:	b	43e05c <ASN1_generate_nconf@plt+0x1f75c>
  43de68:	adrp	x0, 483000 <ASN1_generate_nconf@plt+0x64700>
  43de6c:	add	x0, x0, #0xb08
  43de70:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  43de74:	stur	wzr, [x29, #-60]
  43de78:	b	43e05c <ASN1_generate_nconf@plt+0x1f75c>
  43de7c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43de80:	str	x0, [sp, #80]
  43de84:	b	43decc <ASN1_generate_nconf@plt+0x1f5cc>
  43de88:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43de8c:	str	x0, [sp, #72]
  43de90:	b	43decc <ASN1_generate_nconf@plt+0x1f5cc>
  43de94:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43de98:	mov	w8, wzr
  43de9c:	mov	w1, w8
  43dea0:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  43dea4:	stur	x0, [x29, #-24]
  43dea8:	b	43decc <ASN1_generate_nconf@plt+0x1f5cc>
  43deac:	mov	w8, #0x1                   	// #1
  43deb0:	stur	w8, [x29, #-52]
  43deb4:	b	43decc <ASN1_generate_nconf@plt+0x1f5cc>
  43deb8:	mov	w8, #0x1                   	// #1
  43debc:	stur	w8, [x29, #-56]
  43dec0:	b	43decc <ASN1_generate_nconf@plt+0x1f5cc>
  43dec4:	mov	w8, #0x1                   	// #1
  43dec8:	stur	w8, [x29, #-64]
  43decc:	b	43de0c <ASN1_generate_nconf@plt+0x1f50c>
  43ded0:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  43ded4:	stur	w0, [x29, #-4]
  43ded8:	ldur	w8, [x29, #-4]
  43dedc:	cbz	w8, 43dee4 <ASN1_generate_nconf@plt+0x1f5e4>
  43dee0:	b	43de4c <ASN1_generate_nconf@plt+0x1f54c>
  43dee4:	ldr	x0, [sp, #80]
  43dee8:	mov	w1, #0x72                  	// #114
  43deec:	mov	w2, #0x8005                	// #32773
  43def0:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  43def4:	stur	x0, [x29, #-32]
  43def8:	ldur	x8, [x29, #-32]
  43defc:	cbnz	x8, 43df04 <ASN1_generate_nconf@plt+0x1f604>
  43df00:	b	43e05c <ASN1_generate_nconf@plt+0x1f75c>
  43df04:	ldr	x0, [sp, #72]
  43df08:	mov	w1, #0x77                  	// #119
  43df0c:	mov	w2, #0x8005                	// #32773
  43df10:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  43df14:	stur	x0, [x29, #-40]
  43df18:	ldur	x8, [x29, #-40]
  43df1c:	cbnz	x8, 43df24 <ASN1_generate_nconf@plt+0x1f624>
  43df20:	b	43e05c <ASN1_generate_nconf@plt+0x1f75c>
  43df24:	ldur	x0, [x29, #-32]
  43df28:	mov	x8, xzr
  43df2c:	mov	x1, x8
  43df30:	bl	41b350 <PEM_read_bio_Parameters@plt>
  43df34:	stur	x0, [x29, #-48]
  43df38:	ldur	x8, [x29, #-48]
  43df3c:	cbnz	x8, 43df68 <ASN1_generate_nconf@plt+0x1f668>
  43df40:	ldr	x8, [sp, #32]
  43df44:	ldr	x0, [x8]
  43df48:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  43df4c:	add	x1, x1, #0xc1d
  43df50:	bl	4196e0 <BIO_printf@plt>
  43df54:	ldr	x8, [sp, #32]
  43df58:	ldr	x9, [x8]
  43df5c:	mov	x0, x9
  43df60:	bl	41e780 <ERR_print_errors@plt>
  43df64:	b	43e05c <ASN1_generate_nconf@plt+0x1f75c>
  43df68:	ldur	w8, [x29, #-64]
  43df6c:	cbz	w8, 43e020 <ASN1_generate_nconf@plt+0x1f720>
  43df70:	ldur	x0, [x29, #-48]
  43df74:	ldur	x1, [x29, #-24]
  43df78:	bl	41a2a0 <EVP_PKEY_CTX_new@plt>
  43df7c:	str	x0, [sp, #48]
  43df80:	ldr	x8, [sp, #48]
  43df84:	cbnz	x8, 43df98 <ASN1_generate_nconf@plt+0x1f698>
  43df88:	ldr	x8, [sp, #32]
  43df8c:	ldr	x0, [x8]
  43df90:	bl	41e780 <ERR_print_errors@plt>
  43df94:	b	43e05c <ASN1_generate_nconf@plt+0x1f75c>
  43df98:	ldr	x0, [sp, #48]
  43df9c:	bl	41ced0 <EVP_PKEY_param_check@plt>
  43dfa0:	str	w0, [sp, #60]
  43dfa4:	ldr	w8, [sp, #60]
  43dfa8:	cmp	w8, #0x1
  43dfac:	b.ne	43dfc4 <ASN1_generate_nconf@plt+0x1f6c4>  // b.any
  43dfb0:	ldur	x0, [x29, #-40]
  43dfb4:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  43dfb8:	add	x1, x1, #0xc37
  43dfbc:	bl	4196e0 <BIO_printf@plt>
  43dfc0:	b	43e018 <ASN1_generate_nconf@plt+0x1f718>
  43dfc4:	ldur	x0, [x29, #-40]
  43dfc8:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  43dfcc:	add	x1, x1, #0xc4d
  43dfd0:	bl	4196e0 <BIO_printf@plt>
  43dfd4:	bl	41ca20 <ERR_peek_error@plt>
  43dfd8:	str	x0, [sp, #40]
  43dfdc:	cbz	x0, 43e018 <ASN1_generate_nconf@plt+0x1f718>
  43dfe0:	ldur	x0, [x29, #-40]
  43dfe4:	ldr	x8, [sp, #40]
  43dfe8:	str	x0, [sp, #16]
  43dfec:	mov	x0, x8
  43dff0:	bl	419690 <ERR_reason_error_string@plt>
  43dff4:	ldr	x8, [sp, #16]
  43dff8:	str	x0, [sp, #8]
  43dffc:	mov	x0, x8
  43e000:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  43e004:	add	x1, x1, #0xaba
  43e008:	ldr	x2, [sp, #8]
  43e00c:	bl	4196e0 <BIO_printf@plt>
  43e010:	bl	419a20 <ERR_get_error@plt>
  43e014:	b	43dfd4 <ASN1_generate_nconf@plt+0x1f6d4>
  43e018:	ldr	x0, [sp, #48]
  43e01c:	bl	41c380 <EVP_PKEY_CTX_free@plt>
  43e020:	ldur	w8, [x29, #-56]
  43e024:	cbnz	w8, 43e034 <ASN1_generate_nconf@plt+0x1f734>
  43e028:	ldur	x0, [x29, #-40]
  43e02c:	ldur	x1, [x29, #-48]
  43e030:	bl	41e020 <PEM_write_bio_Parameters@plt>
  43e034:	ldur	w8, [x29, #-52]
  43e038:	cbz	w8, 43e058 <ASN1_generate_nconf@plt+0x1f758>
  43e03c:	ldur	x0, [x29, #-40]
  43e040:	ldur	x1, [x29, #-48]
  43e044:	mov	w8, wzr
  43e048:	mov	w2, w8
  43e04c:	mov	x9, xzr
  43e050:	mov	x3, x9
  43e054:	bl	41c0c0 <EVP_PKEY_print_params@plt>
  43e058:	stur	wzr, [x29, #-60]
  43e05c:	ldur	x0, [x29, #-48]
  43e060:	bl	41d960 <EVP_PKEY_free@plt>
  43e064:	ldur	x0, [x29, #-24]
  43e068:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  43e06c:	ldur	x0, [x29, #-40]
  43e070:	bl	41cde0 <BIO_free_all@plt>
  43e074:	ldur	x0, [x29, #-32]
  43e078:	bl	41de90 <BIO_free@plt>
  43e07c:	ldur	w8, [x29, #-60]
  43e080:	mov	w0, w8
  43e084:	ldp	x29, x30, [sp, #160]
  43e088:	add	sp, sp, #0xb0
  43e08c:	ret
  43e090:	sub	sp, sp, #0x160
  43e094:	stp	x29, x30, [sp, #320]
  43e098:	str	x28, [sp, #336]
  43e09c:	add	x29, sp, #0x140
  43e0a0:	mov	x8, xzr
  43e0a4:	mov	w9, #0x0                   	// #0
  43e0a8:	mov	w10, #0xffffffff            	// #-1
  43e0ac:	mov	w11, #0x8005                	// #32773
  43e0b0:	mov	w12, #0x8                   	// #8
  43e0b4:	mov	w13, #0x1                   	// #1
  43e0b8:	adrp	x2, 483000 <ASN1_generate_nconf@plt+0x64700>
  43e0bc:	add	x2, x2, #0xc78
  43e0c0:	adrp	x14, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43e0c4:	add	x14, x14, #0xc0
  43e0c8:	adrp	x15, 484000 <ASN1_generate_nconf@plt+0x65700>
  43e0cc:	add	x15, x15, #0x41c
  43e0d0:	stur	w0, [x29, #-4]
  43e0d4:	stur	x1, [x29, #-16]
  43e0d8:	stur	x8, [x29, #-24]
  43e0dc:	stur	x8, [x29, #-32]
  43e0e0:	stur	x8, [x29, #-40]
  43e0e4:	stur	x8, [x29, #-48]
  43e0e8:	stur	x8, [x29, #-56]
  43e0ec:	stur	x8, [x29, #-64]
  43e0f0:	stur	x8, [x29, #-72]
  43e0f4:	stur	x8, [x29, #-80]
  43e0f8:	sturb	w9, [x29, #-81]
  43e0fc:	sturb	w9, [x29, #-82]
  43e100:	sturb	w9, [x29, #-83]
  43e104:	stur	x8, [x29, #-104]
  43e108:	stur	x8, [x29, #-112]
  43e10c:	stur	x8, [x29, #-120]
  43e110:	stur	wzr, [x29, #-128]
  43e114:	stur	w10, [x29, #-132]
  43e118:	stur	w11, [x29, #-136]
  43e11c:	stur	w11, [x29, #-140]
  43e120:	stur	w10, [x29, #-144]
  43e124:	stur	w12, [x29, #-148]
  43e128:	stur	w13, [x29, #-152]
  43e12c:	stur	wzr, [x29, #-156]
  43e130:	str	w13, [sp, #160]
  43e134:	str	w10, [sp, #156]
  43e138:	str	x8, [sp, #136]
  43e13c:	str	x8, [sp, #128]
  43e140:	str	x8, [sp, #120]
  43e144:	str	wzr, [sp, #116]
  43e148:	str	x8, [sp, #104]
  43e14c:	ldur	w0, [x29, #-4]
  43e150:	ldur	x1, [x29, #-16]
  43e154:	str	x14, [sp, #48]
  43e158:	str	x15, [sp, #40]
  43e15c:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  43e160:	stur	x0, [x29, #-96]
  43e164:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  43e168:	stur	w0, [x29, #-124]
  43e16c:	cbz	w0, 43e538 <ASN1_generate_nconf@plt+0x1fc38>
  43e170:	ldur	w8, [x29, #-124]
  43e174:	add	w9, w8, #0x1
  43e178:	cmp	w9, #0x1
  43e17c:	str	w8, [sp, #36]
  43e180:	b.ls	43e34c <ASN1_generate_nconf@plt+0x1fa4c>  // b.plast
  43e184:	b	43e188 <ASN1_generate_nconf@plt+0x1f888>
  43e188:	ldr	w8, [sp, #36]
  43e18c:	cmp	w8, #0x1
  43e190:	b.eq	43e368 <ASN1_generate_nconf@plt+0x1fa68>  // b.none
  43e194:	b	43e198 <ASN1_generate_nconf@plt+0x1f898>
  43e198:	ldr	w8, [sp, #36]
  43e19c:	cmp	w8, #0x2
  43e1a0:	b.eq	43e420 <ASN1_generate_nconf@plt+0x1fb20>  // b.none
  43e1a4:	b	43e1a8 <ASN1_generate_nconf@plt+0x1f8a8>
  43e1a8:	ldr	w8, [sp, #36]
  43e1ac:	cmp	w8, #0x3
  43e1b0:	b.eq	43e3a0 <ASN1_generate_nconf@plt+0x1faa0>  // b.none
  43e1b4:	b	43e1b8 <ASN1_generate_nconf@plt+0x1f8b8>
  43e1b8:	ldr	w8, [sp, #36]
  43e1bc:	cmp	w8, #0x4
  43e1c0:	b.eq	43e37c <ASN1_generate_nconf@plt+0x1fa7c>  // b.none
  43e1c4:	b	43e1c8 <ASN1_generate_nconf@plt+0x1f8c8>
  43e1c8:	ldr	w8, [sp, #36]
  43e1cc:	cmp	w8, #0x5
  43e1d0:	b.eq	43e388 <ASN1_generate_nconf@plt+0x1fa88>  // b.none
  43e1d4:	b	43e1d8 <ASN1_generate_nconf@plt+0x1f8d8>
  43e1d8:	ldr	w8, [sp, #36]
  43e1dc:	cmp	w8, #0x6
  43e1e0:	b.eq	43e438 <ASN1_generate_nconf@plt+0x1fb38>  // b.none
  43e1e4:	b	43e1e8 <ASN1_generate_nconf@plt+0x1f8e8>
  43e1e8:	ldr	w8, [sp, #36]
  43e1ec:	cmp	w8, #0x7
  43e1f0:	b.eq	43e444 <ASN1_generate_nconf@plt+0x1fb44>  // b.none
  43e1f4:	b	43e1f8 <ASN1_generate_nconf@plt+0x1f8f8>
  43e1f8:	ldr	w8, [sp, #36]
  43e1fc:	cmp	w8, #0x8
  43e200:	b.eq	43e450 <ASN1_generate_nconf@plt+0x1fb50>  // b.none
  43e204:	b	43e208 <ASN1_generate_nconf@plt+0x1f908>
  43e208:	ldr	w8, [sp, #36]
  43e20c:	cmp	w8, #0x9
  43e210:	b.eq	43e45c <ASN1_generate_nconf@plt+0x1fb5c>  // b.none
  43e214:	b	43e218 <ASN1_generate_nconf@plt+0x1f918>
  43e218:	ldr	w8, [sp, #36]
  43e21c:	cmp	w8, #0xa
  43e220:	b.eq	43e468 <ASN1_generate_nconf@plt+0x1fb68>  // b.none
  43e224:	b	43e228 <ASN1_generate_nconf@plt+0x1f928>
  43e228:	ldr	w8, [sp, #36]
  43e22c:	cmp	w8, #0xb
  43e230:	b.eq	43e474 <ASN1_generate_nconf@plt+0x1fb74>  // b.none
  43e234:	b	43e238 <ASN1_generate_nconf@plt+0x1f938>
  43e238:	ldr	w8, [sp, #36]
  43e23c:	cmp	w8, #0xc
  43e240:	b.eq	43e480 <ASN1_generate_nconf@plt+0x1fb80>  // b.none
  43e244:	b	43e248 <ASN1_generate_nconf@plt+0x1f948>
  43e248:	ldr	w8, [sp, #36]
  43e24c:	cmp	w8, #0xd
  43e250:	b.eq	43e4d8 <ASN1_generate_nconf@plt+0x1fbd8>  // b.none
  43e254:	b	43e258 <ASN1_generate_nconf@plt+0x1f958>
  43e258:	ldr	w8, [sp, #36]
  43e25c:	cmp	w8, #0xe
  43e260:	b.eq	43e48c <ASN1_generate_nconf@plt+0x1fb8c>  // b.none
  43e264:	b	43e268 <ASN1_generate_nconf@plt+0x1f968>
  43e268:	ldr	w8, [sp, #36]
  43e26c:	cmp	w8, #0xf
  43e270:	b.eq	43e498 <ASN1_generate_nconf@plt+0x1fb98>  // b.none
  43e274:	b	43e278 <ASN1_generate_nconf@plt+0x1f978>
  43e278:	ldr	w8, [sp, #36]
  43e27c:	cmp	w8, #0x10
  43e280:	b.eq	43e4a4 <ASN1_generate_nconf@plt+0x1fba4>  // b.none
  43e284:	b	43e288 <ASN1_generate_nconf@plt+0x1f988>
  43e288:	ldr	w8, [sp, #36]
  43e28c:	cmp	w8, #0x11
  43e290:	b.eq	43e394 <ASN1_generate_nconf@plt+0x1fa94>  // b.none
  43e294:	b	43e298 <ASN1_generate_nconf@plt+0x1f998>
  43e298:	ldr	w8, [sp, #36]
  43e29c:	cmp	w8, #0x12
  43e2a0:	b.eq	43e3ac <ASN1_generate_nconf@plt+0x1faac>  // b.none
  43e2a4:	b	43e2a8 <ASN1_generate_nconf@plt+0x1f9a8>
  43e2a8:	ldr	w8, [sp, #36]
  43e2ac:	cmp	w8, #0x13
  43e2b0:	b.eq	43e3b8 <ASN1_generate_nconf@plt+0x1fab8>  // b.none
  43e2b4:	b	43e2b8 <ASN1_generate_nconf@plt+0x1f9b8>
  43e2b8:	ldr	w8, [sp, #36]
  43e2bc:	cmp	w8, #0x14
  43e2c0:	b.eq	43e3c4 <ASN1_generate_nconf@plt+0x1fac4>  // b.none
  43e2c4:	b	43e2c8 <ASN1_generate_nconf@plt+0x1f9c8>
  43e2c8:	ldr	w8, [sp, #36]
  43e2cc:	cmp	w8, #0x15
  43e2d0:	b.eq	43e3d0 <ASN1_generate_nconf@plt+0x1fad0>  // b.none
  43e2d4:	b	43e2d8 <ASN1_generate_nconf@plt+0x1f9d8>
  43e2d8:	ldr	w8, [sp, #36]
  43e2dc:	cmp	w8, #0x16
  43e2e0:	b.eq	43e3ec <ASN1_generate_nconf@plt+0x1faec>  // b.none
  43e2e4:	b	43e2e8 <ASN1_generate_nconf@plt+0x1f9e8>
  43e2e8:	ldr	w8, [sp, #36]
  43e2ec:	cmp	w8, #0x17
  43e2f0:	b.eq	43e4e4 <ASN1_generate_nconf@plt+0x1fbe4>  // b.none
  43e2f4:	b	43e2f8 <ASN1_generate_nconf@plt+0x1f9f8>
  43e2f8:	ldr	w8, [sp, #36]
  43e2fc:	cmp	w8, #0x18
  43e300:	b.eq	43e4b0 <ASN1_generate_nconf@plt+0x1fbb0>  // b.none
  43e304:	b	43e308 <ASN1_generate_nconf@plt+0x1fa08>
  43e308:	ldr	w8, [sp, #36]
  43e30c:	cmp	w8, #0x19
  43e310:	b.eq	43e4c8 <ASN1_generate_nconf@plt+0x1fbc8>  // b.none
  43e314:	b	43e318 <ASN1_generate_nconf@plt+0x1fa18>
  43e318:	ldr	w8, [sp, #36]
  43e31c:	cmp	w8, #0x5dc
  43e320:	b.eq	43e408 <ASN1_generate_nconf@plt+0x1fb08>  // b.none
  43e324:	b	43e328 <ASN1_generate_nconf@plt+0x1fa28>
  43e328:	ldr	w8, [sp, #36]
  43e32c:	subs	w9, w8, #0x5dd
  43e330:	cmp	w9, #0x1
  43e334:	b.ls	43e40c <ASN1_generate_nconf@plt+0x1fb0c>  // b.plast
  43e338:	b	43e33c <ASN1_generate_nconf@plt+0x1fa3c>
  43e33c:	ldr	w8, [sp, #36]
  43e340:	cmp	w8, #0x5df
  43e344:	b.eq	43e408 <ASN1_generate_nconf@plt+0x1fb08>  // b.none
  43e348:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e34c:	ldr	x8, [sp, #48]
  43e350:	ldr	x0, [x8]
  43e354:	ldur	x2, [x29, #-96]
  43e358:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  43e35c:	add	x1, x1, #0x466
  43e360:	bl	4196e0 <BIO_printf@plt>
  43e364:	b	43eb38 <ASN1_generate_nconf@plt+0x20238>
  43e368:	adrp	x0, 483000 <ASN1_generate_nconf@plt+0x64700>
  43e36c:	add	x0, x0, #0xc78
  43e370:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  43e374:	str	wzr, [sp, #160]
  43e378:	b	43eb38 <ASN1_generate_nconf@plt+0x20238>
  43e37c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43e380:	stur	x0, [x29, #-56]
  43e384:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e388:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43e38c:	stur	x0, [x29, #-64]
  43e390:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e394:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43e398:	stur	x0, [x29, #-72]
  43e39c:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e3a0:	mov	w8, #0x1                   	// #1
  43e3a4:	stur	w8, [x29, #-156]
  43e3a8:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e3ac:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43e3b0:	str	x0, [sp, #136]
  43e3b4:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e3b8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43e3bc:	str	x0, [sp, #128]
  43e3c0:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e3c4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43e3c8:	stur	x0, [x29, #-80]
  43e3cc:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e3d0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43e3d4:	mov	x1, #0x12                  	// #18
  43e3d8:	sub	x2, x29, #0x8c
  43e3dc:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  43e3e0:	cbnz	w0, 43e3e8 <ASN1_generate_nconf@plt+0x1fae8>
  43e3e4:	b	43e34c <ASN1_generate_nconf@plt+0x1fa4c>
  43e3e8:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e3ec:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43e3f0:	mov	x1, #0x12                  	// #18
  43e3f4:	sub	x2, x29, #0x88
  43e3f8:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  43e3fc:	cbnz	w0, 43e404 <ASN1_generate_nconf@plt+0x1fb04>
  43e400:	b	43e34c <ASN1_generate_nconf@plt+0x1fa4c>
  43e404:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e408:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e40c:	ldur	w0, [x29, #-124]
  43e410:	bl	46a49c <ASN1_generate_nconf@plt+0x4bb9c>
  43e414:	cbnz	w0, 43e41c <ASN1_generate_nconf@plt+0x1fb1c>
  43e418:	b	43eb38 <ASN1_generate_nconf@plt+0x20238>
  43e41c:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e420:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43e424:	mov	w8, wzr
  43e428:	mov	w1, w8
  43e42c:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  43e430:	stur	x0, [x29, #-40]
  43e434:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e438:	mov	w8, #0x2                   	// #2
  43e43c:	stur	w8, [x29, #-152]
  43e440:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e444:	mov	w8, #0x3                   	// #3
  43e448:	stur	w8, [x29, #-152]
  43e44c:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e450:	mov	w8, #0x1                   	// #1
  43e454:	sturb	w8, [x29, #-82]
  43e458:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e45c:	mov	w8, #0x1                   	// #1
  43e460:	sturb	w8, [x29, #-81]
  43e464:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e468:	mov	w8, #0x8                   	// #8
  43e46c:	stur	w8, [x29, #-148]
  43e470:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e474:	mov	w8, #0x10                  	// #16
  43e478:	stur	w8, [x29, #-148]
  43e47c:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e480:	mov	w8, #0x20                  	// #32
  43e484:	stur	w8, [x29, #-148]
  43e488:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e48c:	mov	w8, #0x100                 	// #256
  43e490:	stur	w8, [x29, #-148]
  43e494:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e498:	mov	w8, #0x200                 	// #512
  43e49c:	stur	w8, [x29, #-148]
  43e4a0:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e4a4:	mov	w8, #0x400                 	// #1024
  43e4a8:	stur	w8, [x29, #-148]
  43e4ac:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e4b0:	mov	w8, #0x400                 	// #1024
  43e4b4:	stur	w8, [x29, #-148]
  43e4b8:	stur	wzr, [x29, #-152]
  43e4bc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43e4c0:	str	x0, [sp, #120]
  43e4c4:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e4c8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43e4cc:	bl	41a130 <atoi@plt>
  43e4d0:	str	w0, [sp, #116]
  43e4d4:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e4d8:	mov	w8, #0x1                   	// #1
  43e4dc:	sturb	w8, [x29, #-83]
  43e4e0:	b	43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e4e4:	ldr	x8, [sp, #104]
  43e4e8:	cbnz	x8, 43e4f8 <ASN1_generate_nconf@plt+0x1fbf8>
  43e4ec:	bl	43eba8 <ASN1_generate_nconf@plt+0x202a8>
  43e4f0:	str	x0, [sp, #104]
  43e4f4:	cbz	x0, 43e51c <ASN1_generate_nconf@plt+0x1fc1c>
  43e4f8:	ldr	x0, [sp, #104]
  43e4fc:	str	x0, [sp, #24]
  43e500:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43e504:	ldr	x8, [sp, #24]
  43e508:	str	x0, [sp, #16]
  43e50c:	mov	x0, x8
  43e510:	ldr	x1, [sp, #16]
  43e514:	bl	43ebbc <ASN1_generate_nconf@plt+0x202bc>
  43e518:	cbnz	w0, 43e534 <ASN1_generate_nconf@plt+0x1fc34>
  43e51c:	ldr	x8, [sp, #48]
  43e520:	ldr	x0, [x8]
  43e524:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43e528:	add	x1, x1, #0xa0b
  43e52c:	bl	41a930 <BIO_puts@plt>
  43e530:	b	43eb38 <ASN1_generate_nconf@plt+0x20238>
  43e534:	b	43e164 <ASN1_generate_nconf@plt+0x1f864>
  43e538:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  43e53c:	stur	w0, [x29, #-4]
  43e540:	ldur	w8, [x29, #-4]
  43e544:	cbz	w8, 43e54c <ASN1_generate_nconf@plt+0x1fc4c>
  43e548:	b	43e34c <ASN1_generate_nconf@plt+0x1fa4c>
  43e54c:	ldr	x8, [sp, #120]
  43e550:	cbz	x8, 43e57c <ASN1_generate_nconf@plt+0x1fc7c>
  43e554:	ldr	w8, [sp, #116]
  43e558:	cbnz	w8, 43e578 <ASN1_generate_nconf@plt+0x1fc78>
  43e55c:	ldr	x8, [sp, #48]
  43e560:	ldr	x0, [x8]
  43e564:	ldur	x2, [x29, #-96]
  43e568:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43e56c:	add	x1, x1, #0x1d1
  43e570:	bl	4196e0 <BIO_printf@plt>
  43e574:	b	43e34c <ASN1_generate_nconf@plt+0x1fa4c>
  43e578:	b	43e5d0 <ASN1_generate_nconf@plt+0x1fcd0>
  43e57c:	ldr	x8, [sp, #136]
  43e580:	cbnz	x8, 43e5a0 <ASN1_generate_nconf@plt+0x1fca0>
  43e584:	ldr	x8, [sp, #48]
  43e588:	ldr	x0, [x8]
  43e58c:	ldur	x2, [x29, #-96]
  43e590:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43e594:	add	x1, x1, #0x1ff
  43e598:	bl	4196e0 <BIO_printf@plt>
  43e59c:	b	43e34c <ASN1_generate_nconf@plt+0x1fa4c>
  43e5a0:	ldr	x8, [sp, #128]
  43e5a4:	cbz	x8, 43e5d0 <ASN1_generate_nconf@plt+0x1fcd0>
  43e5a8:	ldur	w8, [x29, #-148]
  43e5ac:	cmp	w8, #0x400
  43e5b0:	b.eq	43e5d0 <ASN1_generate_nconf@plt+0x1fcd0>  // b.none
  43e5b4:	ldr	x8, [sp, #48]
  43e5b8:	ldr	x0, [x8]
  43e5bc:	ldur	x2, [x29, #-96]
  43e5c0:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43e5c4:	add	x1, x1, #0x22d
  43e5c8:	bl	4196e0 <BIO_printf@plt>
  43e5cc:	b	43e34c <ASN1_generate_nconf@plt+0x1fa4c>
  43e5d0:	ldr	x0, [sp, #120]
  43e5d4:	ldr	x2, [sp, #136]
  43e5d8:	ldur	w3, [x29, #-136]
  43e5dc:	ldur	w4, [x29, #-152]
  43e5e0:	ldur	x5, [x29, #-80]
  43e5e4:	ldur	w6, [x29, #-148]
  43e5e8:	ldur	x7, [x29, #-40]
  43e5ec:	ldur	w8, [x29, #-156]
  43e5f0:	sub	x1, x29, #0x90
  43e5f4:	mov	x9, sp
  43e5f8:	str	w8, [x9]
  43e5fc:	bl	43ebe8 <ASN1_generate_nconf@plt+0x202e8>
  43e600:	stur	x0, [x29, #-48]
  43e604:	ldur	x9, [x29, #-48]
  43e608:	cbnz	x9, 43e638 <ASN1_generate_nconf@plt+0x1fd38>
  43e60c:	ldr	x8, [sp, #48]
  43e610:	ldr	x0, [x8]
  43e614:	ldur	x2, [x29, #-96]
  43e618:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43e61c:	add	x1, x1, #0x25a
  43e620:	bl	4196e0 <BIO_printf@plt>
  43e624:	ldr	x8, [sp, #48]
  43e628:	ldr	x9, [x8]
  43e62c:	mov	x0, x9
  43e630:	bl	41e780 <ERR_print_errors@plt>
  43e634:	b	43eb38 <ASN1_generate_nconf@plt+0x20238>
  43e638:	ldr	x8, [sp, #128]
  43e63c:	cbz	x8, 43e684 <ASN1_generate_nconf@plt+0x1fd84>
  43e640:	ldur	x0, [x29, #-48]
  43e644:	ldur	w1, [x29, #-140]
  43e648:	ldr	x2, [sp, #128]
  43e64c:	ldur	x3, [x29, #-40]
  43e650:	bl	43ef44 <ASN1_generate_nconf@plt+0x20644>
  43e654:	cbnz	w0, 43e684 <ASN1_generate_nconf@plt+0x1fd84>
  43e658:	ldr	x8, [sp, #48]
  43e65c:	ldr	x0, [x8]
  43e660:	ldur	x2, [x29, #-96]
  43e664:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43e668:	add	x1, x1, #0x27a
  43e66c:	bl	4196e0 <BIO_printf@plt>
  43e670:	ldr	x8, [sp, #48]
  43e674:	ldr	x9, [x8]
  43e678:	mov	x0, x9
  43e67c:	bl	41e780 <ERR_print_errors@plt>
  43e680:	b	43eb38 <ASN1_generate_nconf@plt+0x20238>
  43e684:	ldr	x8, [sp, #104]
  43e688:	cbz	x8, 43e714 <ASN1_generate_nconf@plt+0x1fe14>
  43e68c:	ldr	x0, [sp, #104]
  43e690:	bl	43f03c <ASN1_generate_nconf@plt+0x2073c>
  43e694:	str	w0, [sp, #100]
  43e698:	str	wzr, [sp, #96]
  43e69c:	ldr	w8, [sp, #96]
  43e6a0:	ldr	w9, [sp, #100]
  43e6a4:	cmp	w8, w9
  43e6a8:	b.ge	43e714 <ASN1_generate_nconf@plt+0x1fe14>  // b.tcont
  43e6ac:	ldr	x0, [sp, #104]
  43e6b0:	ldr	w1, [sp, #96]
  43e6b4:	bl	43f060 <ASN1_generate_nconf@plt+0x20760>
  43e6b8:	str	x0, [sp, #88]
  43e6bc:	ldur	x0, [x29, #-48]
  43e6c0:	ldr	x1, [sp, #88]
  43e6c4:	bl	46ed48 <ASN1_generate_nconf@plt+0x50448>
  43e6c8:	cmp	w0, #0x0
  43e6cc:	cset	w8, gt
  43e6d0:	tbnz	w8, #0, 43e704 <ASN1_generate_nconf@plt+0x1fe04>
  43e6d4:	ldr	x8, [sp, #48]
  43e6d8:	ldr	x0, [x8]
  43e6dc:	ldur	x2, [x29, #-96]
  43e6e0:	ldr	x3, [sp, #88]
  43e6e4:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43e6e8:	add	x1, x1, #0x299
  43e6ec:	bl	4196e0 <BIO_printf@plt>
  43e6f0:	ldr	x8, [sp, #48]
  43e6f4:	ldr	x9, [x8]
  43e6f8:	mov	x0, x9
  43e6fc:	bl	41e780 <ERR_print_errors@plt>
  43e700:	b	43eb38 <ASN1_generate_nconf@plt+0x20238>
  43e704:	ldr	w8, [sp, #96]
  43e708:	add	w8, w8, #0x1
  43e70c:	str	w8, [sp, #96]
  43e710:	b	43e69c <ASN1_generate_nconf@plt+0x1fd9c>
  43e714:	ldur	x8, [x29, #-72]
  43e718:	cbz	x8, 43e744 <ASN1_generate_nconf@plt+0x1fe44>
  43e71c:	ldur	w8, [x29, #-148]
  43e720:	cmp	w8, #0x10
  43e724:	b.eq	43e744 <ASN1_generate_nconf@plt+0x1fe44>  // b.none
  43e728:	ldr	x8, [sp, #48]
  43e72c:	ldr	x0, [x8]
  43e730:	ldur	x2, [x29, #-96]
  43e734:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43e738:	add	x1, x1, #0x2b8
  43e73c:	bl	4196e0 <BIO_printf@plt>
  43e740:	b	43eb38 <ASN1_generate_nconf@plt+0x20238>
  43e744:	ldur	x8, [x29, #-72]
  43e748:	cbnz	x8, 43e774 <ASN1_generate_nconf@plt+0x1fe74>
  43e74c:	ldur	w8, [x29, #-148]
  43e750:	cmp	w8, #0x10
  43e754:	b.ne	43e774 <ASN1_generate_nconf@plt+0x1fe74>  // b.any
  43e758:	ldr	x8, [sp, #48]
  43e75c:	ldr	x0, [x8]
  43e760:	ldur	x2, [x29, #-96]
  43e764:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43e768:	add	x1, x1, #0x2e5
  43e76c:	bl	4196e0 <BIO_printf@plt>
  43e770:	b	43eb38 <ASN1_generate_nconf@plt+0x20238>
  43e774:	ldur	w8, [x29, #-148]
  43e778:	cmp	w8, #0x400
  43e77c:	b.eq	43e7a0 <ASN1_generate_nconf@plt+0x1fea0>  // b.none
  43e780:	ldur	x0, [x29, #-56]
  43e784:	mov	w1, #0x72                  	// #114
  43e788:	mov	w2, #0x2                   	// #2
  43e78c:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  43e790:	stur	x0, [x29, #-24]
  43e794:	ldur	x8, [x29, #-24]
  43e798:	cbnz	x8, 43e7a0 <ASN1_generate_nconf@plt+0x1fea0>
  43e79c:	b	43eb38 <ASN1_generate_nconf@plt+0x20238>
  43e7a0:	ldur	x0, [x29, #-64]
  43e7a4:	mov	w1, #0x77                  	// #119
  43e7a8:	mov	w2, #0x2                   	// #2
  43e7ac:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  43e7b0:	stur	x0, [x29, #-32]
  43e7b4:	ldur	x8, [x29, #-32]
  43e7b8:	cbnz	x8, 43e7c0 <ASN1_generate_nconf@plt+0x1fec0>
  43e7bc:	b	43eb38 <ASN1_generate_nconf@plt+0x20238>
  43e7c0:	ldur	x8, [x29, #-72]
  43e7c4:	cbz	x8, 43e84c <ASN1_generate_nconf@plt+0x1ff4c>
  43e7c8:	ldur	x0, [x29, #-72]
  43e7cc:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  43e7d0:	add	x1, x1, #0x9f4
  43e7d4:	bl	41b160 <BIO_new_file@plt>
  43e7d8:	str	x0, [sp, #80]
  43e7dc:	ldr	x8, [sp, #80]
  43e7e0:	cbnz	x8, 43e800 <ASN1_generate_nconf@plt+0x1ff00>
  43e7e4:	ldr	x8, [sp, #48]
  43e7e8:	ldr	x0, [x8]
  43e7ec:	ldur	x2, [x29, #-72]
  43e7f0:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43e7f4:	add	x1, x1, #0x311
  43e7f8:	bl	4196e0 <BIO_printf@plt>
  43e7fc:	b	43eb38 <ASN1_generate_nconf@plt+0x20238>
  43e800:	ldur	w8, [x29, #-144]
  43e804:	mov	w9, #0xa                   	// #10
  43e808:	mul	w1, w8, w9
  43e80c:	ldr	x2, [sp, #80]
  43e810:	sub	x0, x29, #0x78
  43e814:	bl	46ebfc <ASN1_generate_nconf@plt+0x502fc>
  43e818:	stur	w0, [x29, #-132]
  43e81c:	ldr	x0, [sp, #80]
  43e820:	bl	41de90 <BIO_free@plt>
  43e824:	ldur	w8, [x29, #-132]
  43e828:	cmp	w8, #0x0
  43e82c:	cset	w8, ge  // ge = tcont
  43e830:	tbnz	w8, #0, 43e84c <ASN1_generate_nconf@plt+0x1ff4c>
  43e834:	ldr	x8, [sp, #48]
  43e838:	ldr	x0, [x8]
  43e83c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43e840:	add	x1, x1, #0x32f
  43e844:	bl	4196e0 <BIO_printf@plt>
  43e848:	b	43eb38 <ASN1_generate_nconf@plt+0x20238>
  43e84c:	ldur	x8, [x29, #-24]
  43e850:	cbz	x8, 43e934 <ASN1_generate_nconf@plt+0x20034>
  43e854:	ldur	w8, [x29, #-144]
  43e858:	mov	w9, #0xa                   	// #10
  43e85c:	mul	w1, w8, w9
  43e860:	ldur	x2, [x29, #-24]
  43e864:	sub	x0, x29, #0x68
  43e868:	bl	46ebfc <ASN1_generate_nconf@plt+0x502fc>
  43e86c:	stur	w0, [x29, #-128]
  43e870:	ldur	w8, [x29, #-128]
  43e874:	cmp	w8, #0x0
  43e878:	cset	w8, ge  // ge = tcont
  43e87c:	tbnz	w8, #0, 43e898 <ASN1_generate_nconf@plt+0x1ff98>
  43e880:	ldr	x8, [sp, #48]
  43e884:	ldr	x0, [x8]
  43e888:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43e88c:	add	x1, x1, #0x34d
  43e890:	bl	4196e0 <BIO_printf@plt>
  43e894:	b	43eb38 <ASN1_generate_nconf@plt+0x20238>
  43e898:	ldurb	w8, [x29, #-83]
  43e89c:	cbz	w8, 43e934 <ASN1_generate_nconf@plt+0x20034>
  43e8a0:	ldursw	x8, [x29, #-128]
  43e8a4:	str	x8, [sp, #56]
  43e8a8:	str	xzr, [sp, #72]
  43e8ac:	ldr	x8, [sp, #72]
  43e8b0:	ldr	x9, [sp, #56]
  43e8b4:	mov	x10, #0x2                   	// #2
  43e8b8:	udiv	x9, x9, x10
  43e8bc:	cmp	x8, x9
  43e8c0:	b.cs	43e934 <ASN1_generate_nconf@plt+0x20034>  // b.hs, b.nlast
  43e8c4:	ldur	x8, [x29, #-104]
  43e8c8:	ldr	x9, [sp, #72]
  43e8cc:	add	x8, x8, x9
  43e8d0:	ldrb	w10, [x8]
  43e8d4:	strb	w10, [sp, #71]
  43e8d8:	ldur	x8, [x29, #-104]
  43e8dc:	ldr	x9, [sp, #56]
  43e8e0:	subs	x9, x9, #0x1
  43e8e4:	ldr	x11, [sp, #72]
  43e8e8:	subs	x9, x9, x11
  43e8ec:	add	x8, x8, x9
  43e8f0:	ldrb	w10, [x8]
  43e8f4:	ldur	x8, [x29, #-104]
  43e8f8:	ldr	x9, [sp, #72]
  43e8fc:	add	x8, x8, x9
  43e900:	strb	w10, [x8]
  43e904:	ldrb	w10, [sp, #71]
  43e908:	ldur	x8, [x29, #-104]
  43e90c:	ldr	x9, [sp, #56]
  43e910:	subs	x9, x9, #0x1
  43e914:	ldr	x11, [sp, #72]
  43e918:	subs	x9, x9, x11
  43e91c:	add	x8, x8, x9
  43e920:	strb	w10, [x8]
  43e924:	ldr	x8, [sp, #72]
  43e928:	add	x8, x8, #0x1
  43e92c:	str	x8, [sp, #72]
  43e930:	b	43e8ac <ASN1_generate_nconf@plt+0x1ffac>
  43e934:	ldur	w8, [x29, #-128]
  43e938:	cmp	w8, #0x40
  43e93c:	b.le	43e97c <ASN1_generate_nconf@plt+0x2007c>
  43e940:	ldur	w8, [x29, #-148]
  43e944:	cmp	w8, #0x8
  43e948:	b.eq	43e964 <ASN1_generate_nconf@plt+0x20064>  // b.none
  43e94c:	ldur	w8, [x29, #-148]
  43e950:	cmp	w8, #0x10
  43e954:	b.eq	43e964 <ASN1_generate_nconf@plt+0x20064>  // b.none
  43e958:	ldur	w8, [x29, #-148]
  43e95c:	cmp	w8, #0x20
  43e960:	b.ne	43e97c <ASN1_generate_nconf@plt+0x2007c>  // b.any
  43e964:	ldr	x8, [sp, #48]
  43e968:	ldr	x0, [x8]
  43e96c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43e970:	add	x1, x1, #0x367
  43e974:	bl	4196e0 <BIO_printf@plt>
  43e978:	b	43eb38 <ASN1_generate_nconf@plt+0x20238>
  43e97c:	ldur	w8, [x29, #-148]
  43e980:	cmp	w8, #0x10
  43e984:	b.ne	43e9dc <ASN1_generate_nconf@plt+0x200dc>  // b.any
  43e988:	ldur	x0, [x29, #-48]
  43e98c:	ldur	x1, [x29, #-120]
  43e990:	ldursw	x2, [x29, #-132]
  43e994:	ldur	x3, [x29, #-104]
  43e998:	ldursw	x4, [x29, #-128]
  43e99c:	bl	41e390 <EVP_PKEY_verify@plt>
  43e9a0:	str	w0, [sp, #156]
  43e9a4:	ldr	w8, [sp, #156]
  43e9a8:	cmp	w8, #0x1
  43e9ac:	b.ne	43e9c8 <ASN1_generate_nconf@plt+0x200c8>  // b.any
  43e9b0:	ldur	x0, [x29, #-32]
  43e9b4:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43e9b8:	add	x1, x1, #0x39a
  43e9bc:	bl	41a930 <BIO_puts@plt>
  43e9c0:	str	wzr, [sp, #160]
  43e9c4:	b	43e9d8 <ASN1_generate_nconf@plt+0x200d8>
  43e9c8:	ldur	x0, [x29, #-32]
  43e9cc:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43e9d0:	add	x1, x1, #0x3bb
  43e9d4:	bl	41a930 <BIO_puts@plt>
  43e9d8:	b	43eb38 <ASN1_generate_nconf@plt+0x20238>
  43e9dc:	ldr	w8, [sp, #116]
  43e9e0:	cbz	w8, 43e9f8 <ASN1_generate_nconf@plt+0x200f8>
  43e9e4:	ldrsw	x8, [sp, #116]
  43e9e8:	str	x8, [sp, #144]
  43e9ec:	mov	w9, #0x1                   	// #1
  43e9f0:	str	w9, [sp, #156]
  43e9f4:	b	43ea1c <ASN1_generate_nconf@plt+0x2011c>
  43e9f8:	ldur	x0, [x29, #-48]
  43e9fc:	ldur	w1, [x29, #-148]
  43ea00:	ldur	x4, [x29, #-104]
  43ea04:	ldursw	x5, [x29, #-128]
  43ea08:	mov	x8, xzr
  43ea0c:	mov	x2, x8
  43ea10:	add	x3, sp, #0x90
  43ea14:	bl	43f08c <ASN1_generate_nconf@plt+0x2078c>
  43ea18:	str	w0, [sp, #156]
  43ea1c:	ldr	w8, [sp, #156]
  43ea20:	cmp	w8, #0x0
  43ea24:	cset	w8, le
  43ea28:	tbnz	w8, #0, 43ea74 <ASN1_generate_nconf@plt+0x20174>
  43ea2c:	ldr	x8, [sp, #144]
  43ea30:	cbz	x8, 43ea74 <ASN1_generate_nconf@plt+0x20174>
  43ea34:	add	x3, sp, #0x90
  43ea38:	ldr	x8, [sp, #144]
  43ea3c:	mov	w0, w8
  43ea40:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43ea44:	add	x1, x1, #0x3db
  43ea48:	str	x3, [sp, #8]
  43ea4c:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  43ea50:	stur	x0, [x29, #-112]
  43ea54:	ldur	x0, [x29, #-48]
  43ea58:	ldur	w1, [x29, #-148]
  43ea5c:	ldur	x2, [x29, #-112]
  43ea60:	ldur	x4, [x29, #-104]
  43ea64:	ldursw	x5, [x29, #-128]
  43ea68:	ldr	x3, [sp, #8]
  43ea6c:	bl	43f08c <ASN1_generate_nconf@plt+0x2078c>
  43ea70:	str	w0, [sp, #156]
  43ea74:	ldr	w8, [sp, #156]
  43ea78:	cmp	w8, #0x0
  43ea7c:	cset	w8, gt
  43ea80:	tbnz	w8, #0, 43eacc <ASN1_generate_nconf@plt+0x201cc>
  43ea84:	ldur	w8, [x29, #-148]
  43ea88:	cmp	w8, #0x400
  43ea8c:	b.eq	43eaa8 <ASN1_generate_nconf@plt+0x201a8>  // b.none
  43ea90:	ldr	x8, [sp, #48]
  43ea94:	ldr	x0, [x8]
  43ea98:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43ea9c:	add	x1, x1, #0x3e9
  43eaa0:	bl	41a930 <BIO_puts@plt>
  43eaa4:	b	43eabc <ASN1_generate_nconf@plt+0x201bc>
  43eaa8:	ldr	x8, [sp, #48]
  43eaac:	ldr	x0, [x8]
  43eab0:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43eab4:	add	x1, x1, #0x405
  43eab8:	bl	41a930 <BIO_puts@plt>
  43eabc:	ldr	x8, [sp, #48]
  43eac0:	ldr	x0, [x8]
  43eac4:	bl	41e780 <ERR_print_errors@plt>
  43eac8:	b	43eb38 <ASN1_generate_nconf@plt+0x20238>
  43eacc:	str	wzr, [sp, #160]
  43ead0:	ldurb	w8, [x29, #-82]
  43ead4:	cbz	w8, 43eb04 <ASN1_generate_nconf@plt+0x20204>
  43ead8:	ldur	x0, [x29, #-32]
  43eadc:	ldur	x1, [x29, #-112]
  43eae0:	ldr	x2, [sp, #144]
  43eae4:	mov	w3, #0x1                   	// #1
  43eae8:	mov	w4, #0xffffffff            	// #-1
  43eaec:	bl	41b570 <ASN1_parse_dump@plt>
  43eaf0:	cbnz	w0, 43eb00 <ASN1_generate_nconf@plt+0x20200>
  43eaf4:	ldr	x8, [sp, #48]
  43eaf8:	ldr	x0, [x8]
  43eafc:	bl	41e780 <ERR_print_errors@plt>
  43eb00:	b	43eb38 <ASN1_generate_nconf@plt+0x20238>
  43eb04:	ldurb	w8, [x29, #-81]
  43eb08:	cbz	w8, 43eb24 <ASN1_generate_nconf@plt+0x20224>
  43eb0c:	ldur	x0, [x29, #-32]
  43eb10:	ldur	x1, [x29, #-112]
  43eb14:	ldr	x8, [sp, #144]
  43eb18:	mov	w2, w8
  43eb1c:	bl	419fd0 <BIO_dump@plt>
  43eb20:	b	43eb38 <ASN1_generate_nconf@plt+0x20238>
  43eb24:	ldur	x0, [x29, #-32]
  43eb28:	ldur	x1, [x29, #-112]
  43eb2c:	ldr	x8, [sp, #144]
  43eb30:	mov	w2, w8
  43eb34:	bl	41cb40 <BIO_write@plt>
  43eb38:	ldur	x0, [x29, #-48]
  43eb3c:	bl	41c380 <EVP_PKEY_CTX_free@plt>
  43eb40:	ldur	x0, [x29, #-40]
  43eb44:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  43eb48:	ldur	x0, [x29, #-24]
  43eb4c:	bl	41de90 <BIO_free@plt>
  43eb50:	ldur	x8, [x29, #-32]
  43eb54:	mov	x0, x8
  43eb58:	bl	41cde0 <BIO_free_all@plt>
  43eb5c:	ldur	x0, [x29, #-104]
  43eb60:	ldr	x1, [sp, #40]
  43eb64:	mov	w2, #0x166                 	// #358
  43eb68:	bl	41b180 <CRYPTO_free@plt>
  43eb6c:	ldur	x0, [x29, #-112]
  43eb70:	ldr	x1, [sp, #40]
  43eb74:	mov	w2, #0x167                 	// #359
  43eb78:	bl	41b180 <CRYPTO_free@plt>
  43eb7c:	ldur	x0, [x29, #-120]
  43eb80:	ldr	x1, [sp, #40]
  43eb84:	mov	w2, #0x168                 	// #360
  43eb88:	bl	41b180 <CRYPTO_free@plt>
  43eb8c:	ldr	x0, [sp, #104]
  43eb90:	bl	43f1ac <ASN1_generate_nconf@plt+0x208ac>
  43eb94:	ldr	w0, [sp, #160]
  43eb98:	ldr	x28, [sp, #336]
  43eb9c:	ldp	x29, x30, [sp, #320]
  43eba0:	add	sp, sp, #0x160
  43eba4:	ret
  43eba8:	stp	x29, x30, [sp, #-16]!
  43ebac:	mov	x29, sp
  43ebb0:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  43ebb4:	ldp	x29, x30, [sp], #16
  43ebb8:	ret
  43ebbc:	sub	sp, sp, #0x20
  43ebc0:	stp	x29, x30, [sp, #16]
  43ebc4:	add	x29, sp, #0x10
  43ebc8:	str	x0, [sp, #8]
  43ebcc:	str	x1, [sp]
  43ebd0:	ldr	x0, [sp, #8]
  43ebd4:	ldr	x1, [sp]
  43ebd8:	bl	41cf20 <OPENSSL_sk_push@plt>
  43ebdc:	ldp	x29, x30, [sp, #16]
  43ebe0:	add	sp, sp, #0x20
  43ebe4:	ret
  43ebe8:	sub	sp, sp, #0xa0
  43ebec:	stp	x29, x30, [sp, #144]
  43ebf0:	add	x29, sp, #0x90
  43ebf4:	ldr	w8, [x29, #16]
  43ebf8:	mov	x9, xzr
  43ebfc:	mov	w10, #0xffffffff            	// #-1
  43ec00:	adrp	x11, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43ec04:	add	x11, x11, #0xc0
  43ec08:	stur	x0, [x29, #-8]
  43ec0c:	stur	x1, [x29, #-16]
  43ec10:	stur	x2, [x29, #-24]
  43ec14:	stur	w3, [x29, #-28]
  43ec18:	stur	w4, [x29, #-32]
  43ec1c:	stur	x5, [x29, #-40]
  43ec20:	stur	w6, [x29, #-44]
  43ec24:	stur	x7, [x29, #-56]
  43ec28:	stur	w8, [x29, #-60]
  43ec2c:	str	x9, [sp, #72]
  43ec30:	str	x9, [sp, #64]
  43ec34:	str	x9, [sp, #56]
  43ec38:	str	x9, [sp, #48]
  43ec3c:	str	w10, [sp, #44]
  43ec40:	ldur	w8, [x29, #-44]
  43ec44:	cmp	w8, #0x8
  43ec48:	str	x11, [sp, #16]
  43ec4c:	b.eq	43ec68 <ASN1_generate_nconf@plt+0x20368>  // b.none
  43ec50:	ldur	w8, [x29, #-44]
  43ec54:	cmp	w8, #0x200
  43ec58:	b.eq	43ec68 <ASN1_generate_nconf@plt+0x20368>  // b.none
  43ec5c:	ldur	w8, [x29, #-44]
  43ec60:	cmp	w8, #0x400
  43ec64:	b.ne	43ec94 <ASN1_generate_nconf@plt+0x20394>  // b.any
  43ec68:	ldur	w8, [x29, #-32]
  43ec6c:	cmp	w8, #0x1
  43ec70:	b.eq	43ec94 <ASN1_generate_nconf@plt+0x20394>  // b.none
  43ec74:	ldur	x8, [x29, #-8]
  43ec78:	cbnz	x8, 43ec94 <ASN1_generate_nconf@plt+0x20394>
  43ec7c:	ldr	x8, [sp, #16]
  43ec80:	ldr	x0, [x8]
  43ec84:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43ec88:	add	x1, x1, #0x42b
  43ec8c:	bl	4196e0 <BIO_printf@plt>
  43ec90:	b	43ef20 <ASN1_generate_nconf@plt+0x20620>
  43ec94:	ldur	x0, [x29, #-40]
  43ec98:	mov	x8, xzr
  43ec9c:	mov	x1, x8
  43eca0:	add	x2, sp, #0x30
  43eca4:	mov	x3, x8
  43eca8:	bl	46b49c <ASN1_generate_nconf@plt+0x4cb9c>
  43ecac:	cbnz	w0, 43ecc8 <ASN1_generate_nconf@plt+0x203c8>
  43ecb0:	ldr	x8, [sp, #16]
  43ecb4:	ldr	x0, [x8]
  43ecb8:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  43ecbc:	add	x1, x1, #0x395
  43ecc0:	bl	4196e0 <BIO_printf@plt>
  43ecc4:	b	43ef20 <ASN1_generate_nconf@plt+0x20620>
  43ecc8:	ldur	w8, [x29, #-32]
  43eccc:	subs	w8, w8, #0x0
  43ecd0:	mov	w9, w8
  43ecd4:	ubfx	x9, x9, #0, #32
  43ecd8:	cmp	x9, #0x3
  43ecdc:	str	x9, [sp, #8]
  43ece0:	b.hi	43ed90 <ASN1_generate_nconf@plt+0x20490>  // b.pmore
  43ece4:	adrp	x8, 483000 <ASN1_generate_nconf@plt+0x64700>
  43ece8:	add	x8, x8, #0xc68
  43ecec:	ldr	x11, [sp, #8]
  43ecf0:	ldrsw	x10, [x8, x11, lsl #2]
  43ecf4:	add	x9, x8, x10
  43ecf8:	br	x9
  43ecfc:	ldur	x0, [x29, #-24]
  43ed00:	ldur	w1, [x29, #-28]
  43ed04:	ldr	x3, [sp, #48]
  43ed08:	ldur	x4, [x29, #-56]
  43ed0c:	mov	w8, wzr
  43ed10:	mov	w2, w8
  43ed14:	adrp	x5, 492000 <ASN1_generate_nconf@plt+0x73700>
  43ed18:	add	x5, x5, #0xef7
  43ed1c:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  43ed20:	str	x0, [sp, #72]
  43ed24:	b	43ed90 <ASN1_generate_nconf@plt+0x20490>
  43ed28:	ldur	x0, [x29, #-24]
  43ed2c:	ldur	w1, [x29, #-28]
  43ed30:	ldur	x4, [x29, #-56]
  43ed34:	mov	w8, wzr
  43ed38:	mov	w2, w8
  43ed3c:	mov	x9, xzr
  43ed40:	mov	x3, x9
  43ed44:	adrp	x5, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  43ed48:	add	x5, x5, #0x1de
  43ed4c:	bl	46c750 <ASN1_generate_nconf@plt+0x4de50>
  43ed50:	str	x0, [sp, #72]
  43ed54:	b	43ed90 <ASN1_generate_nconf@plt+0x20490>
  43ed58:	ldur	x0, [x29, #-24]
  43ed5c:	ldur	w1, [x29, #-28]
  43ed60:	adrp	x2, 495000 <ASN1_generate_nconf@plt+0x76700>
  43ed64:	add	x2, x2, #0x780
  43ed68:	bl	46bd9c <ASN1_generate_nconf@plt+0x4d49c>
  43ed6c:	str	x0, [sp, #32]
  43ed70:	ldr	x8, [sp, #32]
  43ed74:	cbz	x8, 43ed8c <ASN1_generate_nconf@plt+0x2048c>
  43ed78:	ldr	x0, [sp, #32]
  43ed7c:	bl	41a480 <X509_get_pubkey@plt>
  43ed80:	str	x0, [sp, #72]
  43ed84:	ldr	x0, [sp, #32]
  43ed88:	bl	41e1e0 <X509_free@plt>
  43ed8c:	b	43ed90 <ASN1_generate_nconf@plt+0x20490>
  43ed90:	ldur	w8, [x29, #-60]
  43ed94:	cbz	w8, 43eda0 <ASN1_generate_nconf@plt+0x204a0>
  43ed98:	ldur	x8, [x29, #-56]
  43ed9c:	str	x8, [sp, #56]
  43eda0:	ldur	x8, [x29, #-8]
  43eda4:	cbz	x8, 43ee00 <ASN1_generate_nconf@plt+0x20500>
  43eda8:	ldur	x0, [x29, #-8]
  43edac:	bl	41cd00 <OBJ_sn2nid@plt>
  43edb0:	str	w0, [sp, #28]
  43edb4:	ldr	w8, [sp, #28]
  43edb8:	cbnz	w8, 43edec <ASN1_generate_nconf@plt+0x204ec>
  43edbc:	ldur	x0, [x29, #-8]
  43edc0:	bl	41cf40 <OBJ_ln2nid@plt>
  43edc4:	str	w0, [sp, #28]
  43edc8:	ldr	w8, [sp, #28]
  43edcc:	cbnz	w8, 43edec <ASN1_generate_nconf@plt+0x204ec>
  43edd0:	ldr	x8, [sp, #16]
  43edd4:	ldr	x0, [x8]
  43edd8:	ldur	x2, [x29, #-8]
  43eddc:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43ede0:	add	x1, x1, #0x457
  43ede4:	bl	4196e0 <BIO_printf@plt>
  43ede8:	b	43ef20 <ASN1_generate_nconf@plt+0x20620>
  43edec:	ldr	w0, [sp, #28]
  43edf0:	ldr	x1, [sp, #56]
  43edf4:	bl	41df40 <EVP_PKEY_CTX_new_id@plt>
  43edf8:	str	x0, [sp, #64]
  43edfc:	b	43ee34 <ASN1_generate_nconf@plt+0x20534>
  43ee00:	ldr	x8, [sp, #72]
  43ee04:	cbnz	x8, 43ee0c <ASN1_generate_nconf@plt+0x2050c>
  43ee08:	b	43ef20 <ASN1_generate_nconf@plt+0x20620>
  43ee0c:	ldr	x0, [sp, #72]
  43ee10:	bl	41c3a0 <EVP_PKEY_size@plt>
  43ee14:	ldur	x8, [x29, #-16]
  43ee18:	str	w0, [x8]
  43ee1c:	ldr	x0, [sp, #72]
  43ee20:	ldr	x1, [sp, #56]
  43ee24:	bl	41a2a0 <EVP_PKEY_CTX_new@plt>
  43ee28:	str	x0, [sp, #64]
  43ee2c:	ldr	x0, [sp, #72]
  43ee30:	bl	41d960 <EVP_PKEY_free@plt>
  43ee34:	ldr	x8, [sp, #64]
  43ee38:	cbnz	x8, 43ee40 <ASN1_generate_nconf@plt+0x20540>
  43ee3c:	b	43ef20 <ASN1_generate_nconf@plt+0x20620>
  43ee40:	ldur	w8, [x29, #-44]
  43ee44:	cmp	w8, #0x8
  43ee48:	str	w8, [sp, #4]
  43ee4c:	b.eq	43eea4 <ASN1_generate_nconf@plt+0x205a4>  // b.none
  43ee50:	b	43ee54 <ASN1_generate_nconf@plt+0x20554>
  43ee54:	ldr	w8, [sp, #4]
  43ee58:	cmp	w8, #0x10
  43ee5c:	b.eq	43eeb4 <ASN1_generate_nconf@plt+0x205b4>  // b.none
  43ee60:	b	43ee64 <ASN1_generate_nconf@plt+0x20564>
  43ee64:	ldr	w8, [sp, #4]
  43ee68:	cmp	w8, #0x20
  43ee6c:	b.eq	43eec4 <ASN1_generate_nconf@plt+0x205c4>  // b.none
  43ee70:	b	43ee74 <ASN1_generate_nconf@plt+0x20574>
  43ee74:	ldr	w8, [sp, #4]
  43ee78:	cmp	w8, #0x100
  43ee7c:	b.eq	43eed4 <ASN1_generate_nconf@plt+0x205d4>  // b.none
  43ee80:	b	43ee84 <ASN1_generate_nconf@plt+0x20584>
  43ee84:	ldr	w8, [sp, #4]
  43ee88:	cmp	w8, #0x200
  43ee8c:	b.eq	43eee4 <ASN1_generate_nconf@plt+0x205e4>  // b.none
  43ee90:	b	43ee94 <ASN1_generate_nconf@plt+0x20594>
  43ee94:	ldr	w8, [sp, #4]
  43ee98:	cmp	w8, #0x400
  43ee9c:	b.eq	43eef4 <ASN1_generate_nconf@plt+0x205f4>  // b.none
  43eea0:	b	43ef00 <ASN1_generate_nconf@plt+0x20600>
  43eea4:	ldr	x0, [sp, #64]
  43eea8:	bl	41a600 <EVP_PKEY_sign_init@plt>
  43eeac:	str	w0, [sp, #44]
  43eeb0:	b	43ef00 <ASN1_generate_nconf@plt+0x20600>
  43eeb4:	ldr	x0, [sp, #64]
  43eeb8:	bl	41c730 <EVP_PKEY_verify_init@plt>
  43eebc:	str	w0, [sp, #44]
  43eec0:	b	43ef00 <ASN1_generate_nconf@plt+0x20600>
  43eec4:	ldr	x0, [sp, #64]
  43eec8:	bl	41b4d0 <EVP_PKEY_verify_recover_init@plt>
  43eecc:	str	w0, [sp, #44]
  43eed0:	b	43ef00 <ASN1_generate_nconf@plt+0x20600>
  43eed4:	ldr	x0, [sp, #64]
  43eed8:	bl	41a5b0 <EVP_PKEY_encrypt_init@plt>
  43eedc:	str	w0, [sp, #44]
  43eee0:	b	43ef00 <ASN1_generate_nconf@plt+0x20600>
  43eee4:	ldr	x0, [sp, #64]
  43eee8:	bl	41c490 <EVP_PKEY_decrypt_init@plt>
  43eeec:	str	w0, [sp, #44]
  43eef0:	b	43ef00 <ASN1_generate_nconf@plt+0x20600>
  43eef4:	ldr	x0, [sp, #64]
  43eef8:	bl	41d500 <EVP_PKEY_derive_init@plt>
  43eefc:	str	w0, [sp, #44]
  43ef00:	ldr	w8, [sp, #44]
  43ef04:	cmp	w8, #0x0
  43ef08:	cset	w8, gt
  43ef0c:	tbnz	w8, #0, 43ef20 <ASN1_generate_nconf@plt+0x20620>
  43ef10:	ldr	x0, [sp, #64]
  43ef14:	bl	41c380 <EVP_PKEY_CTX_free@plt>
  43ef18:	mov	x8, xzr
  43ef1c:	str	x8, [sp, #64]
  43ef20:	ldr	x0, [sp, #48]
  43ef24:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43ef28:	add	x1, x1, #0x41c
  43ef2c:	mov	w2, #0x1d4                 	// #468
  43ef30:	bl	41b180 <CRYPTO_free@plt>
  43ef34:	ldr	x0, [sp, #64]
  43ef38:	ldp	x29, x30, [sp, #144]
  43ef3c:	add	sp, sp, #0xa0
  43ef40:	ret
  43ef44:	sub	sp, sp, #0x60
  43ef48:	stp	x29, x30, [sp, #80]
  43ef4c:	add	x29, sp, #0x50
  43ef50:	mov	x8, xzr
  43ef54:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43ef58:	add	x9, x9, #0xc0
  43ef5c:	stur	x0, [x29, #-16]
  43ef60:	stur	w1, [x29, #-20]
  43ef64:	stur	x2, [x29, #-32]
  43ef68:	str	x3, [sp, #40]
  43ef6c:	str	x8, [sp, #32]
  43ef70:	str	x8, [sp, #24]
  43ef74:	ldur	w10, [x29, #-20]
  43ef78:	cmp	w10, #0x8
  43ef7c:	str	x9, [sp, #8]
  43ef80:	b.ne	43ef8c <ASN1_generate_nconf@plt+0x2068c>  // b.any
  43ef84:	ldr	x8, [sp, #40]
  43ef88:	str	x8, [sp, #24]
  43ef8c:	ldur	x0, [x29, #-32]
  43ef90:	ldur	w1, [x29, #-20]
  43ef94:	ldr	x4, [sp, #24]
  43ef98:	mov	w8, wzr
  43ef9c:	mov	w2, w8
  43efa0:	mov	x9, xzr
  43efa4:	mov	x3, x9
  43efa8:	adrp	x5, 484000 <ASN1_generate_nconf@plt+0x65700>
  43efac:	add	x5, x5, #0x477
  43efb0:	bl	46c750 <ASN1_generate_nconf@plt+0x4de50>
  43efb4:	str	x0, [sp, #32]
  43efb8:	ldr	x9, [sp, #32]
  43efbc:	cbnz	x9, 43eff0 <ASN1_generate_nconf@plt+0x206f0>
  43efc0:	ldr	x8, [sp, #8]
  43efc4:	ldr	x0, [x8]
  43efc8:	ldur	x2, [x29, #-32]
  43efcc:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43efd0:	add	x1, x1, #0x480
  43efd4:	bl	4196e0 <BIO_printf@plt>
  43efd8:	ldr	x8, [sp, #8]
  43efdc:	ldr	x9, [x8]
  43efe0:	mov	x0, x9
  43efe4:	bl	41e780 <ERR_print_errors@plt>
  43efe8:	stur	wzr, [x29, #-4]
  43efec:	b	43f02c <ASN1_generate_nconf@plt+0x2072c>
  43eff0:	ldur	x0, [x29, #-16]
  43eff4:	ldr	x1, [sp, #32]
  43eff8:	bl	41b9f0 <EVP_PKEY_derive_set_peer@plt>
  43effc:	str	w0, [sp, #20]
  43f000:	ldr	x0, [sp, #32]
  43f004:	bl	41d960 <EVP_PKEY_free@plt>
  43f008:	ldr	w8, [sp, #20]
  43f00c:	cmp	w8, #0x0
  43f010:	cset	w8, gt
  43f014:	tbnz	w8, #0, 43f024 <ASN1_generate_nconf@plt+0x20724>
  43f018:	ldr	x8, [sp, #8]
  43f01c:	ldr	x0, [x8]
  43f020:	bl	41e780 <ERR_print_errors@plt>
  43f024:	ldr	w8, [sp, #20]
  43f028:	stur	w8, [x29, #-4]
  43f02c:	ldur	w0, [x29, #-4]
  43f030:	ldp	x29, x30, [sp, #80]
  43f034:	add	sp, sp, #0x60
  43f038:	ret
  43f03c:	sub	sp, sp, #0x20
  43f040:	stp	x29, x30, [sp, #16]
  43f044:	add	x29, sp, #0x10
  43f048:	str	x0, [sp, #8]
  43f04c:	ldr	x0, [sp, #8]
  43f050:	bl	41df60 <OPENSSL_sk_num@plt>
  43f054:	ldp	x29, x30, [sp, #16]
  43f058:	add	sp, sp, #0x20
  43f05c:	ret
  43f060:	sub	sp, sp, #0x20
  43f064:	stp	x29, x30, [sp, #16]
  43f068:	add	x29, sp, #0x10
  43f06c:	str	x0, [sp, #8]
  43f070:	str	w1, [sp, #4]
  43f074:	ldr	x0, [sp, #8]
  43f078:	ldr	w1, [sp, #4]
  43f07c:	bl	4195d0 <OPENSSL_sk_value@plt>
  43f080:	ldp	x29, x30, [sp, #16]
  43f084:	add	sp, sp, #0x20
  43f088:	ret
  43f08c:	sub	sp, sp, #0x50
  43f090:	stp	x29, x30, [sp, #64]
  43f094:	add	x29, sp, #0x40
  43f098:	stur	x0, [x29, #-8]
  43f09c:	stur	w1, [x29, #-12]
  43f0a0:	stur	x2, [x29, #-24]
  43f0a4:	str	x3, [sp, #32]
  43f0a8:	str	x4, [sp, #24]
  43f0ac:	str	x5, [sp, #16]
  43f0b0:	str	wzr, [sp, #12]
  43f0b4:	ldur	w8, [x29, #-12]
  43f0b8:	cmp	w8, #0x8
  43f0bc:	str	w8, [sp, #8]
  43f0c0:	b.eq	43f128 <ASN1_generate_nconf@plt+0x20828>  // b.none
  43f0c4:	b	43f0c8 <ASN1_generate_nconf@plt+0x207c8>
  43f0c8:	ldr	w8, [sp, #8]
  43f0cc:	cmp	w8, #0x20
  43f0d0:	b.eq	43f108 <ASN1_generate_nconf@plt+0x20808>  // b.none
  43f0d4:	b	43f0d8 <ASN1_generate_nconf@plt+0x207d8>
  43f0d8:	ldr	w8, [sp, #8]
  43f0dc:	cmp	w8, #0x100
  43f0e0:	b.eq	43f148 <ASN1_generate_nconf@plt+0x20848>  // b.none
  43f0e4:	b	43f0e8 <ASN1_generate_nconf@plt+0x207e8>
  43f0e8:	ldr	w8, [sp, #8]
  43f0ec:	cmp	w8, #0x200
  43f0f0:	b.eq	43f168 <ASN1_generate_nconf@plt+0x20868>  // b.none
  43f0f4:	b	43f0f8 <ASN1_generate_nconf@plt+0x207f8>
  43f0f8:	ldr	w8, [sp, #8]
  43f0fc:	cmp	w8, #0x400
  43f100:	b.eq	43f188 <ASN1_generate_nconf@plt+0x20888>  // b.none
  43f104:	b	43f19c <ASN1_generate_nconf@plt+0x2089c>
  43f108:	ldur	x0, [x29, #-8]
  43f10c:	ldur	x1, [x29, #-24]
  43f110:	ldr	x2, [sp, #32]
  43f114:	ldr	x3, [sp, #24]
  43f118:	ldr	x4, [sp, #16]
  43f11c:	bl	41d020 <EVP_PKEY_verify_recover@plt>
  43f120:	str	w0, [sp, #12]
  43f124:	b	43f19c <ASN1_generate_nconf@plt+0x2089c>
  43f128:	ldur	x0, [x29, #-8]
  43f12c:	ldur	x1, [x29, #-24]
  43f130:	ldr	x2, [sp, #32]
  43f134:	ldr	x3, [sp, #24]
  43f138:	ldr	x4, [sp, #16]
  43f13c:	bl	4196c0 <EVP_PKEY_sign@plt>
  43f140:	str	w0, [sp, #12]
  43f144:	b	43f19c <ASN1_generate_nconf@plt+0x2089c>
  43f148:	ldur	x0, [x29, #-8]
  43f14c:	ldur	x1, [x29, #-24]
  43f150:	ldr	x2, [sp, #32]
  43f154:	ldr	x3, [sp, #24]
  43f158:	ldr	x4, [sp, #16]
  43f15c:	bl	4199b0 <EVP_PKEY_encrypt@plt>
  43f160:	str	w0, [sp, #12]
  43f164:	b	43f19c <ASN1_generate_nconf@plt+0x2089c>
  43f168:	ldur	x0, [x29, #-8]
  43f16c:	ldur	x1, [x29, #-24]
  43f170:	ldr	x2, [sp, #32]
  43f174:	ldr	x3, [sp, #24]
  43f178:	ldr	x4, [sp, #16]
  43f17c:	bl	41b790 <EVP_PKEY_decrypt@plt>
  43f180:	str	w0, [sp, #12]
  43f184:	b	43f19c <ASN1_generate_nconf@plt+0x2089c>
  43f188:	ldur	x0, [x29, #-8]
  43f18c:	ldur	x1, [x29, #-24]
  43f190:	ldr	x2, [sp, #32]
  43f194:	bl	41b650 <EVP_PKEY_derive@plt>
  43f198:	str	w0, [sp, #12]
  43f19c:	ldr	w0, [sp, #12]
  43f1a0:	ldp	x29, x30, [sp, #64]
  43f1a4:	add	sp, sp, #0x50
  43f1a8:	ret
  43f1ac:	sub	sp, sp, #0x20
  43f1b0:	stp	x29, x30, [sp, #16]
  43f1b4:	add	x29, sp, #0x10
  43f1b8:	str	x0, [sp, #8]
  43f1bc:	ldr	x0, [sp, #8]
  43f1c0:	bl	41dd70 <OPENSSL_sk_free@plt>
  43f1c4:	ldp	x29, x30, [sp, #16]
  43f1c8:	add	sp, sp, #0x20
  43f1cc:	ret
  43f1d0:	sub	sp, sp, #0xa0
  43f1d4:	stp	x29, x30, [sp, #144]
  43f1d8:	add	x29, sp, #0x90
  43f1dc:	mov	x8, xzr
  43f1e0:	mov	w9, #0x14                  	// #20
  43f1e4:	mov	w10, #0x1                   	// #1
  43f1e8:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65700>
  43f1ec:	add	x2, x2, #0x4c0
  43f1f0:	adrp	x11, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43f1f4:	add	x11, x11, #0xc0
  43f1f8:	adrp	x12, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43f1fc:	add	x12, x12, #0xb8
  43f200:	stur	w0, [x29, #-4]
  43f204:	stur	x1, [x29, #-16]
  43f208:	stur	x8, [x29, #-24]
  43f20c:	stur	wzr, [x29, #-28]
  43f210:	stur	w9, [x29, #-32]
  43f214:	stur	wzr, [x29, #-36]
  43f218:	stur	wzr, [x29, #-40]
  43f21c:	stur	wzr, [x29, #-44]
  43f220:	stur	w10, [x29, #-48]
  43f224:	ldur	w0, [x29, #-4]
  43f228:	ldur	x1, [x29, #-16]
  43f22c:	str	x11, [sp, #56]
  43f230:	str	x12, [sp, #48]
  43f234:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  43f238:	stur	x0, [x29, #-56]
  43f23c:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  43f240:	stur	w0, [x29, #-60]
  43f244:	cbz	w0, 43f2f0 <ASN1_generate_nconf@plt+0x209f0>
  43f248:	ldur	w8, [x29, #-60]
  43f24c:	add	w8, w8, #0x1
  43f250:	mov	w9, w8
  43f254:	ubfx	x9, x9, #0, #32
  43f258:	cmp	x9, #0x7
  43f25c:	str	x9, [sp, #40]
  43f260:	b.hi	43f2ec <ASN1_generate_nconf@plt+0x209ec>  // b.pmore
  43f264:	adrp	x8, 484000 <ASN1_generate_nconf@plt+0x65700>
  43f268:	add	x8, x8, #0x4a0
  43f26c:	ldr	x11, [sp, #40]
  43f270:	ldrsw	x10, [x8, x11, lsl #2]
  43f274:	add	x9, x8, x10
  43f278:	br	x9
  43f27c:	ldr	x8, [sp, #56]
  43f280:	ldr	x0, [x8]
  43f284:	ldur	x2, [x29, #-56]
  43f288:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  43f28c:	add	x1, x1, #0x466
  43f290:	bl	4196e0 <BIO_printf@plt>
  43f294:	b	43f550 <ASN1_generate_nconf@plt+0x20c50>
  43f298:	adrp	x0, 484000 <ASN1_generate_nconf@plt+0x65700>
  43f29c:	add	x0, x0, #0x4c0
  43f2a0:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  43f2a4:	stur	wzr, [x29, #-48]
  43f2a8:	b	43f550 <ASN1_generate_nconf@plt+0x20c50>
  43f2ac:	mov	w8, #0x1                   	// #1
  43f2b0:	stur	w8, [x29, #-28]
  43f2b4:	b	43f2ec <ASN1_generate_nconf@plt+0x209ec>
  43f2b8:	mov	w8, #0x1                   	// #1
  43f2bc:	stur	w8, [x29, #-36]
  43f2c0:	b	43f2ec <ASN1_generate_nconf@plt+0x209ec>
  43f2c4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43f2c8:	bl	41a130 <atoi@plt>
  43f2cc:	stur	w0, [x29, #-40]
  43f2d0:	b	43f2ec <ASN1_generate_nconf@plt+0x209ec>
  43f2d4:	mov	w8, #0x1                   	// #1
  43f2d8:	stur	w8, [x29, #-44]
  43f2dc:	b	43f2ec <ASN1_generate_nconf@plt+0x209ec>
  43f2e0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43f2e4:	bl	41a130 <atoi@plt>
  43f2e8:	stur	w0, [x29, #-32]
  43f2ec:	b	43f23c <ASN1_generate_nconf@plt+0x2093c>
  43f2f0:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  43f2f4:	stur	w0, [x29, #-4]
  43f2f8:	bl	472544 <ASN1_generate_nconf@plt+0x53c44>
  43f2fc:	stur	x0, [x29, #-16]
  43f300:	ldur	w8, [x29, #-36]
  43f304:	cbz	w8, 43f32c <ASN1_generate_nconf@plt+0x20a2c>
  43f308:	ldur	w8, [x29, #-4]
  43f30c:	cbz	w8, 43f328 <ASN1_generate_nconf@plt+0x20a28>
  43f310:	ldr	x8, [sp, #56]
  43f314:	ldr	x0, [x8]
  43f318:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  43f31c:	add	x1, x1, #0x80f
  43f320:	bl	4196e0 <BIO_printf@plt>
  43f324:	b	43f27c <ASN1_generate_nconf@plt+0x2097c>
  43f328:	b	43f350 <ASN1_generate_nconf@plt+0x20a50>
  43f32c:	ldur	w8, [x29, #-4]
  43f330:	cbnz	w8, 43f350 <ASN1_generate_nconf@plt+0x20a50>
  43f334:	ldr	x8, [sp, #56]
  43f338:	ldr	x0, [x8]
  43f33c:	ldur	x2, [x29, #-56]
  43f340:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43f344:	add	x1, x1, #0x663
  43f348:	bl	4196e0 <BIO_printf@plt>
  43f34c:	b	43f27c <ASN1_generate_nconf@plt+0x2097c>
  43f350:	ldur	w8, [x29, #-36]
  43f354:	cbz	w8, 43f460 <ASN1_generate_nconf@plt+0x20b60>
  43f358:	ldur	w8, [x29, #-40]
  43f35c:	cbnz	w8, 43f378 <ASN1_generate_nconf@plt+0x20a78>
  43f360:	ldr	x8, [sp, #56]
  43f364:	ldr	x0, [x8]
  43f368:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43f36c:	add	x1, x1, #0x67b
  43f370:	bl	4196e0 <BIO_printf@plt>
  43f374:	b	43f550 <ASN1_generate_nconf@plt+0x20c50>
  43f378:	bl	41c1e0 <BN_new@plt>
  43f37c:	stur	x0, [x29, #-24]
  43f380:	ldur	x8, [x29, #-24]
  43f384:	cbnz	x8, 43f3a0 <ASN1_generate_nconf@plt+0x20aa0>
  43f388:	ldr	x8, [sp, #56]
  43f38c:	ldr	x0, [x8]
  43f390:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43f394:	add	x1, x1, #0x698
  43f398:	bl	4196e0 <BIO_printf@plt>
  43f39c:	b	43f550 <ASN1_generate_nconf@plt+0x20c50>
  43f3a0:	ldur	x0, [x29, #-24]
  43f3a4:	ldur	w1, [x29, #-40]
  43f3a8:	ldur	w2, [x29, #-44]
  43f3ac:	mov	x8, xzr
  43f3b0:	mov	x3, x8
  43f3b4:	str	x3, [sp, #32]
  43f3b8:	ldr	x4, [sp, #32]
  43f3bc:	mov	x5, x8
  43f3c0:	bl	41a630 <BN_generate_prime_ex@plt>
  43f3c4:	cbnz	w0, 43f3e0 <ASN1_generate_nconf@plt+0x20ae0>
  43f3c8:	ldr	x8, [sp, #56]
  43f3cc:	ldr	x0, [x8]
  43f3d0:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43f3d4:	add	x1, x1, #0x6a8
  43f3d8:	bl	4196e0 <BIO_printf@plt>
  43f3dc:	b	43f550 <ASN1_generate_nconf@plt+0x20c50>
  43f3e0:	ldur	w8, [x29, #-28]
  43f3e4:	cbz	w8, 43f3f8 <ASN1_generate_nconf@plt+0x20af8>
  43f3e8:	ldur	x0, [x29, #-24]
  43f3ec:	bl	41c910 <BN_bn2hex@plt>
  43f3f0:	str	x0, [sp, #24]
  43f3f4:	b	43f404 <ASN1_generate_nconf@plt+0x20b04>
  43f3f8:	ldur	x0, [x29, #-24]
  43f3fc:	bl	41a990 <BN_bn2dec@plt>
  43f400:	str	x0, [sp, #24]
  43f404:	ldr	x8, [sp, #24]
  43f408:	str	x8, [sp, #72]
  43f40c:	ldr	x8, [sp, #72]
  43f410:	cbnz	x8, 43f42c <ASN1_generate_nconf@plt+0x20b2c>
  43f414:	ldr	x8, [sp, #56]
  43f418:	ldr	x0, [x8]
  43f41c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43f420:	add	x1, x1, #0x698
  43f424:	bl	4196e0 <BIO_printf@plt>
  43f428:	b	43f550 <ASN1_generate_nconf@plt+0x20c50>
  43f42c:	ldr	x8, [sp, #48]
  43f430:	ldr	x0, [x8]
  43f434:	ldr	x2, [sp, #72]
  43f438:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  43f43c:	add	x1, x1, #0x34f
  43f440:	bl	4196e0 <BIO_printf@plt>
  43f444:	ldr	x8, [sp, #72]
  43f448:	mov	x0, x8
  43f44c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43f450:	add	x1, x1, #0x6c3
  43f454:	mov	w2, #0x6a                  	// #106
  43f458:	bl	41b180 <CRYPTO_free@plt>
  43f45c:	b	43f54c <ASN1_generate_nconf@plt+0x20c4c>
  43f460:	ldur	x8, [x29, #-16]
  43f464:	ldr	x8, [x8]
  43f468:	cbz	x8, 43f54c <ASN1_generate_nconf@plt+0x20c4c>
  43f46c:	ldur	w8, [x29, #-28]
  43f470:	cbz	w8, 43f48c <ASN1_generate_nconf@plt+0x20b8c>
  43f474:	ldur	x8, [x29, #-16]
  43f478:	ldr	x1, [x8]
  43f47c:	sub	x0, x29, #0x18
  43f480:	bl	41b5e0 <BN_hex2bn@plt>
  43f484:	str	w0, [sp, #68]
  43f488:	b	43f4a0 <ASN1_generate_nconf@plt+0x20ba0>
  43f48c:	ldur	x8, [x29, #-16]
  43f490:	ldr	x1, [x8]
  43f494:	sub	x0, x29, #0x18
  43f498:	bl	41e1c0 <BN_dec2bn@plt>
  43f49c:	str	w0, [sp, #68]
  43f4a0:	ldr	w8, [sp, #68]
  43f4a4:	cbnz	w8, 43f4c8 <ASN1_generate_nconf@plt+0x20bc8>
  43f4a8:	ldr	x8, [sp, #56]
  43f4ac:	ldr	x0, [x8]
  43f4b0:	ldur	x9, [x29, #-16]
  43f4b4:	ldr	x2, [x9]
  43f4b8:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43f4bc:	add	x1, x1, #0x6d0
  43f4c0:	bl	4196e0 <BIO_printf@plt>
  43f4c4:	b	43f550 <ASN1_generate_nconf@plt+0x20c50>
  43f4c8:	ldr	x8, [sp, #48]
  43f4cc:	ldr	x0, [x8]
  43f4d0:	ldur	x1, [x29, #-24]
  43f4d4:	bl	41d210 <BN_print@plt>
  43f4d8:	ldr	x8, [sp, #48]
  43f4dc:	ldr	x9, [x8]
  43f4e0:	ldur	x10, [x29, #-16]
  43f4e4:	ldr	x2, [x10]
  43f4e8:	ldur	x10, [x29, #-24]
  43f4ec:	ldur	w1, [x29, #-32]
  43f4f0:	mov	x0, x10
  43f4f4:	mov	x10, xzr
  43f4f8:	mov	x3, x10
  43f4fc:	str	x2, [sp, #16]
  43f500:	mov	x2, x3
  43f504:	mov	x3, x10
  43f508:	str	x9, [sp, #8]
  43f50c:	bl	41ba30 <BN_is_prime_ex@plt>
  43f510:	adrp	x8, 484000 <ASN1_generate_nconf@plt+0x65700>
  43f514:	add	x8, x8, #0x701
  43f518:	adrp	x9, 484000 <ASN1_generate_nconf@plt+0x65700>
  43f51c:	add	x9, x9, #0x6fe
  43f520:	cmp	w0, #0x0
  43f524:	csel	x3, x9, x8, ne  // ne = any
  43f528:	ldr	x0, [sp, #8]
  43f52c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43f530:	add	x1, x1, #0x6ee
  43f534:	ldr	x2, [sp, #16]
  43f538:	bl	4196e0 <BIO_printf@plt>
  43f53c:	ldur	x8, [x29, #-16]
  43f540:	add	x8, x8, #0x8
  43f544:	stur	x8, [x29, #-16]
  43f548:	b	43f460 <ASN1_generate_nconf@plt+0x20b60>
  43f54c:	stur	wzr, [x29, #-48]
  43f550:	ldur	x0, [x29, #-24]
  43f554:	bl	41e800 <BN_free@plt>
  43f558:	ldur	w0, [x29, #-48]
  43f55c:	ldp	x29, x30, [sp, #144]
  43f560:	add	sp, sp, #0xa0
  43f564:	ret
  43f568:	stp	x29, x30, [sp, #-32]!
  43f56c:	str	x28, [sp, #16]
  43f570:	mov	x29, sp
  43f574:	sub	sp, sp, #0x1, lsl #12
  43f578:	sub	sp, sp, #0x70
  43f57c:	sub	x8, x29, #0x50
  43f580:	mov	x9, xzr
  43f584:	mov	w10, #0x2                   	// #2
  43f588:	mov	w11, #0xffffffff            	// #-1
  43f58c:	mov	w12, #0x1                   	// #1
  43f590:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65700>
  43f594:	add	x2, x2, #0x748
  43f598:	adrp	x13, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43f59c:	add	x13, x13, #0xc0
  43f5a0:	stur	w0, [x29, #-4]
  43f5a4:	str	x1, [x8, #64]
  43f5a8:	str	x9, [x8, #56]
  43f5ac:	str	x9, [x8, #48]
  43f5b0:	str	x9, [x8, #40]
  43f5b4:	stur	w10, [x29, #-56]
  43f5b8:	stur	w11, [x29, #-64]
  43f5bc:	stur	w12, [x29, #-72]
  43f5c0:	ldur	w0, [x29, #-4]
  43f5c4:	ldr	x1, [x8, #64]
  43f5c8:	str	x8, [sp, #16]
  43f5cc:	str	x13, [sp, #8]
  43f5d0:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  43f5d4:	ldr	x8, [sp, #16]
  43f5d8:	str	x0, [x8, #32]
  43f5dc:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  43f5e0:	stur	w0, [x29, #-52]
  43f5e4:	cbz	w0, 43f714 <ASN1_generate_nconf@plt+0x20e14>
  43f5e8:	ldur	w8, [x29, #-52]
  43f5ec:	add	w9, w8, #0x1
  43f5f0:	cmp	w9, #0x1
  43f5f4:	str	w8, [sp, #4]
  43f5f8:	b.ls	43f684 <ASN1_generate_nconf@plt+0x20d84>  // b.plast
  43f5fc:	b	43f600 <ASN1_generate_nconf@plt+0x20d00>
  43f600:	ldr	w8, [sp, #4]
  43f604:	cmp	w8, #0x1
  43f608:	b.eq	43f6a4 <ASN1_generate_nconf@plt+0x20da4>  // b.none
  43f60c:	b	43f610 <ASN1_generate_nconf@plt+0x20d10>
  43f610:	ldr	w8, [sp, #4]
  43f614:	cmp	w8, #0x2
  43f618:	b.eq	43f6b8 <ASN1_generate_nconf@plt+0x20db8>  // b.none
  43f61c:	b	43f620 <ASN1_generate_nconf@plt+0x20d20>
  43f620:	ldr	w8, [sp, #4]
  43f624:	cmp	w8, #0x3
  43f628:	b.eq	43f6c8 <ASN1_generate_nconf@plt+0x20dc8>  // b.none
  43f62c:	b	43f630 <ASN1_generate_nconf@plt+0x20d30>
  43f630:	ldr	w8, [sp, #4]
  43f634:	cmp	w8, #0x4
  43f638:	b.eq	43f6fc <ASN1_generate_nconf@plt+0x20dfc>  // b.none
  43f63c:	b	43f640 <ASN1_generate_nconf@plt+0x20d40>
  43f640:	ldr	w8, [sp, #4]
  43f644:	cmp	w8, #0x5
  43f648:	b.eq	43f708 <ASN1_generate_nconf@plt+0x20e08>  // b.none
  43f64c:	b	43f650 <ASN1_generate_nconf@plt+0x20d50>
  43f650:	ldr	w8, [sp, #4]
  43f654:	cmp	w8, #0x5dc
  43f658:	b.eq	43f6e4 <ASN1_generate_nconf@plt+0x20de4>  // b.none
  43f65c:	b	43f660 <ASN1_generate_nconf@plt+0x20d60>
  43f660:	ldr	w8, [sp, #4]
  43f664:	subs	w9, w8, #0x5dd
  43f668:	cmp	w9, #0x1
  43f66c:	b.ls	43f6e8 <ASN1_generate_nconf@plt+0x20de8>  // b.plast
  43f670:	b	43f674 <ASN1_generate_nconf@plt+0x20d74>
  43f674:	ldr	w8, [sp, #4]
  43f678:	cmp	w8, #0x5df
  43f67c:	b.eq	43f6e4 <ASN1_generate_nconf@plt+0x20de4>  // b.none
  43f680:	b	43f710 <ASN1_generate_nconf@plt+0x20e10>
  43f684:	ldr	x8, [sp, #8]
  43f688:	ldr	x0, [x8]
  43f68c:	ldr	x9, [sp, #16]
  43f690:	ldr	x2, [x9, #32]
  43f694:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  43f698:	add	x1, x1, #0x466
  43f69c:	bl	4196e0 <BIO_printf@plt>
  43f6a0:	b	43f938 <ASN1_generate_nconf@plt+0x21038>
  43f6a4:	adrp	x0, 484000 <ASN1_generate_nconf@plt+0x65700>
  43f6a8:	add	x0, x0, #0x748
  43f6ac:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  43f6b0:	stur	wzr, [x29, #-72]
  43f6b4:	b	43f938 <ASN1_generate_nconf@plt+0x21038>
  43f6b8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43f6bc:	ldr	x8, [sp, #16]
  43f6c0:	str	x0, [x8, #40]
  43f6c4:	b	43f710 <ASN1_generate_nconf@plt+0x20e10>
  43f6c8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  43f6cc:	mov	w8, wzr
  43f6d0:	mov	w1, w8
  43f6d4:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  43f6d8:	ldr	x9, [sp, #16]
  43f6dc:	str	x0, [x9, #56]
  43f6e0:	b	43f710 <ASN1_generate_nconf@plt+0x20e10>
  43f6e4:	b	43f710 <ASN1_generate_nconf@plt+0x20e10>
  43f6e8:	ldur	w0, [x29, #-52]
  43f6ec:	bl	46a49c <ASN1_generate_nconf@plt+0x4bb9c>
  43f6f0:	cbnz	w0, 43f6f8 <ASN1_generate_nconf@plt+0x20df8>
  43f6f4:	b	43f938 <ASN1_generate_nconf@plt+0x21038>
  43f6f8:	b	43f710 <ASN1_generate_nconf@plt+0x20e10>
  43f6fc:	mov	w8, #0x8003                	// #32771
  43f700:	stur	w8, [x29, #-56]
  43f704:	b	43f710 <ASN1_generate_nconf@plt+0x20e10>
  43f708:	mov	w8, #0x8001                	// #32769
  43f70c:	stur	w8, [x29, #-56]
  43f710:	b	43f5dc <ASN1_generate_nconf@plt+0x20cdc>
  43f714:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  43f718:	stur	w0, [x29, #-4]
  43f71c:	bl	472544 <ASN1_generate_nconf@plt+0x53c44>
  43f720:	ldr	x8, [sp, #16]
  43f724:	str	x0, [x8, #64]
  43f728:	ldur	w9, [x29, #-4]
  43f72c:	cmp	w9, #0x1
  43f730:	b.ne	43f764 <ASN1_generate_nconf@plt+0x20e64>  // b.any
  43f734:	ldr	x8, [sp, #16]
  43f738:	ldr	x9, [x8, #64]
  43f73c:	ldr	x0, [x9]
  43f740:	sub	x1, x29, #0x40
  43f744:	bl	4714a0 <ASN1_generate_nconf@plt+0x52ba0>
  43f748:	cbz	w0, 43f75c <ASN1_generate_nconf@plt+0x20e5c>
  43f74c:	ldur	w8, [x29, #-64]
  43f750:	cmp	w8, #0x0
  43f754:	cset	w8, gt
  43f758:	tbnz	w8, #0, 43f760 <ASN1_generate_nconf@plt+0x20e60>
  43f75c:	b	43f938 <ASN1_generate_nconf@plt+0x21038>
  43f760:	b	43f78c <ASN1_generate_nconf@plt+0x20e8c>
  43f764:	ldur	w8, [x29, #-4]
  43f768:	cmp	w8, #0x0
  43f76c:	cset	w8, le
  43f770:	tbnz	w8, #0, 43f78c <ASN1_generate_nconf@plt+0x20e8c>
  43f774:	ldr	x8, [sp, #8]
  43f778:	ldr	x0, [x8]
  43f77c:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  43f780:	add	x1, x1, #0x80f
  43f784:	bl	4196e0 <BIO_printf@plt>
  43f788:	b	43f684 <ASN1_generate_nconf@plt+0x20d84>
  43f78c:	ldr	x8, [sp, #16]
  43f790:	ldr	x0, [x8, #40]
  43f794:	ldur	w2, [x29, #-56]
  43f798:	mov	w1, #0x77                  	// #119
  43f79c:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  43f7a0:	ldr	x8, [sp, #16]
  43f7a4:	str	x0, [x8, #48]
  43f7a8:	ldr	x9, [x8, #48]
  43f7ac:	cbnz	x9, 43f7b4 <ASN1_generate_nconf@plt+0x20eb4>
  43f7b0:	b	43f938 <ASN1_generate_nconf@plt+0x21038>
  43f7b4:	ldur	w8, [x29, #-56]
  43f7b8:	mov	w9, #0x8003                	// #32771
  43f7bc:	cmp	w8, w9
  43f7c0:	b.ne	43f7f8 <ASN1_generate_nconf@plt+0x20ef8>  // b.any
  43f7c4:	bl	41c400 <BIO_f_base64@plt>
  43f7c8:	bl	41b5c0 <BIO_new@plt>
  43f7cc:	ldr	x8, [sp, #16]
  43f7d0:	str	x0, [x8]
  43f7d4:	ldr	x9, [x8]
  43f7d8:	cbnz	x9, 43f7e0 <ASN1_generate_nconf@plt+0x20ee0>
  43f7dc:	b	43f938 <ASN1_generate_nconf@plt+0x21038>
  43f7e0:	ldr	x8, [sp, #16]
  43f7e4:	ldr	x0, [x8]
  43f7e8:	ldr	x1, [x8, #48]
  43f7ec:	bl	41aa90 <BIO_push@plt>
  43f7f0:	ldr	x8, [sp, #16]
  43f7f4:	str	x0, [x8, #48]
  43f7f8:	ldur	w8, [x29, #-64]
  43f7fc:	cmp	w8, #0x0
  43f800:	cset	w8, le
  43f804:	tbnz	w8, #0, 43f8e4 <ASN1_generate_nconf@plt+0x20fe4>
  43f808:	ldur	w8, [x29, #-64]
  43f80c:	str	w8, [sp, #28]
  43f810:	ldr	w8, [sp, #28]
  43f814:	cmp	w8, #0x1, lsl #12
  43f818:	b.le	43f824 <ASN1_generate_nconf@plt+0x20f24>
  43f81c:	mov	w8, #0x1000                	// #4096
  43f820:	str	w8, [sp, #28]
  43f824:	ldr	w1, [sp, #28]
  43f828:	add	x0, sp, #0x20
  43f82c:	bl	41d740 <RAND_bytes@plt>
  43f830:	stur	w0, [x29, #-68]
  43f834:	ldur	w8, [x29, #-68]
  43f838:	cmp	w8, #0x0
  43f83c:	cset	w8, gt
  43f840:	tbnz	w8, #0, 43f848 <ASN1_generate_nconf@plt+0x20f48>
  43f844:	b	43f938 <ASN1_generate_nconf@plt+0x21038>
  43f848:	ldur	w8, [x29, #-56]
  43f84c:	mov	w9, #0x8001                	// #32769
  43f850:	cmp	w8, w9
  43f854:	b.eq	43f880 <ASN1_generate_nconf@plt+0x20f80>  // b.none
  43f858:	ldr	x8, [sp, #16]
  43f85c:	ldr	x0, [x8, #48]
  43f860:	ldr	w2, [sp, #28]
  43f864:	add	x1, sp, #0x20
  43f868:	bl	41cb40 <BIO_write@plt>
  43f86c:	ldr	w9, [sp, #28]
  43f870:	cmp	w0, w9
  43f874:	b.eq	43f87c <ASN1_generate_nconf@plt+0x20f7c>  // b.none
  43f878:	b	43f938 <ASN1_generate_nconf@plt+0x21038>
  43f87c:	b	43f8d0 <ASN1_generate_nconf@plt+0x20fd0>
  43f880:	stur	wzr, [x29, #-60]
  43f884:	ldur	w8, [x29, #-60]
  43f888:	ldr	w9, [sp, #28]
  43f88c:	cmp	w8, w9
  43f890:	b.ge	43f8d0 <ASN1_generate_nconf@plt+0x20fd0>  // b.tcont
  43f894:	ldr	x8, [sp, #16]
  43f898:	ldr	x0, [x8, #48]
  43f89c:	ldursw	x9, [x29, #-60]
  43f8a0:	add	x10, sp, #0x20
  43f8a4:	ldrb	w2, [x10, x9]
  43f8a8:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  43f8ac:	add	x1, x1, #0xfe8
  43f8b0:	bl	4196e0 <BIO_printf@plt>
  43f8b4:	cmp	w0, #0x2
  43f8b8:	b.eq	43f8c0 <ASN1_generate_nconf@plt+0x20fc0>  // b.none
  43f8bc:	b	43f938 <ASN1_generate_nconf@plt+0x21038>
  43f8c0:	ldur	w8, [x29, #-60]
  43f8c4:	add	w8, w8, #0x1
  43f8c8:	stur	w8, [x29, #-60]
  43f8cc:	b	43f884 <ASN1_generate_nconf@plt+0x20f84>
  43f8d0:	ldr	w8, [sp, #28]
  43f8d4:	ldur	w9, [x29, #-64]
  43f8d8:	subs	w8, w9, w8
  43f8dc:	stur	w8, [x29, #-64]
  43f8e0:	b	43f7f8 <ASN1_generate_nconf@plt+0x20ef8>
  43f8e4:	ldur	w8, [x29, #-56]
  43f8e8:	mov	w9, #0x8001                	// #32769
  43f8ec:	cmp	w8, w9
  43f8f0:	b.ne	43f908 <ASN1_generate_nconf@plt+0x21008>  // b.any
  43f8f4:	ldr	x8, [sp, #16]
  43f8f8:	ldr	x0, [x8, #48]
  43f8fc:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  43f900:	add	x1, x1, #0xec1
  43f904:	bl	41a930 <BIO_puts@plt>
  43f908:	ldr	x8, [sp, #16]
  43f90c:	ldr	x0, [x8, #48]
  43f910:	mov	w1, #0xb                   	// #11
  43f914:	mov	x9, xzr
  43f918:	mov	x2, x9
  43f91c:	mov	x3, x9
  43f920:	bl	41de30 <BIO_ctrl@plt>
  43f924:	cmp	w0, #0x0
  43f928:	cset	w10, gt
  43f92c:	tbnz	w10, #0, 43f934 <ASN1_generate_nconf@plt+0x21034>
  43f930:	b	43f938 <ASN1_generate_nconf@plt+0x21038>
  43f934:	stur	wzr, [x29, #-72]
  43f938:	ldur	w8, [x29, #-72]
  43f93c:	cbz	w8, 43f94c <ASN1_generate_nconf@plt+0x2104c>
  43f940:	ldr	x8, [sp, #8]
  43f944:	ldr	x0, [x8]
  43f948:	bl	41e780 <ERR_print_errors@plt>
  43f94c:	ldr	x8, [sp, #16]
  43f950:	ldr	x0, [x8, #56]
  43f954:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  43f958:	ldr	x8, [sp, #16]
  43f95c:	ldr	x0, [x8, #48]
  43f960:	bl	41cde0 <BIO_free_all@plt>
  43f964:	ldur	w0, [x29, #-72]
  43f968:	add	sp, sp, #0x1, lsl #12
  43f96c:	add	sp, sp, #0x70
  43f970:	ldr	x28, [sp, #16]
  43f974:	ldp	x29, x30, [sp], #32
  43f978:	ret
  43f97c:	sub	sp, sp, #0x60
  43f980:	stp	x29, x30, [sp, #80]
  43f984:	add	x29, sp, #0x50
  43f988:	mov	w8, #0x1                   	// #1
  43f98c:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65700>
  43f990:	add	x2, x2, #0x858
  43f994:	stur	w0, [x29, #-4]
  43f998:	stur	x1, [x29, #-16]
  43f99c:	str	wzr, [sp, #28]
  43f9a0:	str	w8, [sp, #20]
  43f9a4:	ldur	w0, [x29, #-4]
  43f9a8:	ldur	x1, [x29, #-16]
  43f9ac:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  43f9b0:	stur	x0, [x29, #-32]
  43f9b4:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  43f9b8:	str	w0, [sp, #24]
  43f9bc:	cbz	w0, 43fa5c <ASN1_generate_nconf@plt+0x2115c>
  43f9c0:	ldr	w8, [sp, #24]
  43f9c4:	add	w8, w8, #0x1
  43f9c8:	mov	w9, w8
  43f9cc:	ubfx	x9, x9, #0, #32
  43f9d0:	cmp	x9, #0x6
  43f9d4:	str	x9, [sp, #8]
  43f9d8:	b.hi	43fa58 <ASN1_generate_nconf@plt+0x21158>  // b.pmore
  43f9dc:	adrp	x8, 484000 <ASN1_generate_nconf@plt+0x65700>
  43f9e0:	add	x8, x8, #0x838
  43f9e4:	ldr	x11, [sp, #8]
  43f9e8:	ldrsw	x10, [x8, x11, lsl #2]
  43f9ec:	add	x9, x8, x10
  43f9f0:	br	x9
  43f9f4:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43f9f8:	add	x8, x8, #0xc0
  43f9fc:	ldr	x0, [x8]
  43fa00:	ldur	x2, [x29, #-32]
  43fa04:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  43fa08:	add	x1, x1, #0x466
  43fa0c:	bl	4196e0 <BIO_printf@plt>
  43fa10:	b	43fb90 <ASN1_generate_nconf@plt+0x21290>
  43fa14:	adrp	x0, 484000 <ASN1_generate_nconf@plt+0x65700>
  43fa18:	add	x0, x0, #0x858
  43fa1c:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  43fa20:	b	43fb90 <ASN1_generate_nconf@plt+0x21290>
  43fa24:	mov	w8, #0x2                   	// #2
  43fa28:	str	w8, [sp, #20]
  43fa2c:	b	43fa58 <ASN1_generate_nconf@plt+0x21158>
  43fa30:	str	wzr, [sp, #20]
  43fa34:	b	43fa58 <ASN1_generate_nconf@plt+0x21158>
  43fa38:	adrp	x8, 4aa000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3780>
  43fa3c:	add	x8, x8, #0xeb8
  43fa40:	str	wzr, [x8]
  43fa44:	b	43fa58 <ASN1_generate_nconf@plt+0x21158>
  43fa48:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43fa4c:	add	x8, x8, #0x190
  43fa50:	mov	w9, #0x1                   	// #1
  43fa54:	str	w9, [x8]
  43fa58:	b	43f9b4 <ASN1_generate_nconf@plt+0x210b4>
  43fa5c:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  43fa60:	stur	w0, [x29, #-4]
  43fa64:	bl	472544 <ASN1_generate_nconf@plt+0x53c44>
  43fa68:	stur	x0, [x29, #-16]
  43fa6c:	bl	41c340 <EVP_sha1@plt>
  43fa70:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43fa74:	add	x8, x8, #0x198
  43fa78:	str	x0, [x8]
  43fa7c:	ldr	x0, [x8]
  43fa80:	bl	41aca0 <EVP_MD_size@plt>
  43fa84:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43fa88:	add	x8, x8, #0x1a0
  43fa8c:	str	w0, [x8]
  43fa90:	ldur	x8, [x29, #-16]
  43fa94:	ldr	x8, [x8]
  43fa98:	cbz	x8, 43fad4 <ASN1_generate_nconf@plt+0x211d4>
  43fa9c:	ldur	x8, [x29, #-16]
  43faa0:	ldr	x8, [x8]
  43faa4:	cbz	x8, 43fad0 <ASN1_generate_nconf@plt+0x211d0>
  43faa8:	ldur	x8, [x29, #-16]
  43faac:	add	x9, x8, #0x8
  43fab0:	stur	x9, [x29, #-16]
  43fab4:	ldr	x0, [x8]
  43fab8:	ldr	w1, [sp, #20]
  43fabc:	bl	43fba0 <ASN1_generate_nconf@plt+0x212a0>
  43fac0:	ldr	w10, [sp, #28]
  43fac4:	add	w10, w10, w0
  43fac8:	str	w10, [sp, #28]
  43facc:	b	43fa9c <ASN1_generate_nconf@plt+0x2119c>
  43fad0:	b	43fb90 <ASN1_generate_nconf@plt+0x21290>
  43fad4:	bl	41cc40 <X509_get_default_cert_dir_env@plt>
  43fad8:	bl	41d540 <getenv@plt>
  43fadc:	stur	x0, [x29, #-24]
  43fae0:	cbz	x0, 43fb78 <ASN1_generate_nconf@plt+0x21278>
  43fae4:	adrp	x8, 48f000 <ASN1_generate_nconf@plt+0x70700>
  43fae8:	add	x8, x8, #0x260
  43faec:	ldrh	w9, [x8]
  43faf0:	add	x1, sp, #0x12
  43faf4:	strh	w9, [sp, #18]
  43faf8:	ldur	x0, [x29, #-24]
  43fafc:	adrp	x8, 484000 <ASN1_generate_nconf@plt+0x65700>
  43fb00:	add	x8, x8, #0x9cc
  43fb04:	str	x1, [sp]
  43fb08:	mov	x1, x8
  43fb0c:	mov	w2, #0x1fd                 	// #509
  43fb10:	bl	41af30 <CRYPTO_strdup@plt>
  43fb14:	str	x0, [sp, #32]
  43fb18:	ldr	x0, [sp, #32]
  43fb1c:	ldr	x1, [sp]
  43fb20:	bl	419ef0 <strtok@plt>
  43fb24:	str	x0, [sp, #40]
  43fb28:	ldr	x8, [sp, #40]
  43fb2c:	cbz	x8, 43fb60 <ASN1_generate_nconf@plt+0x21260>
  43fb30:	ldr	x0, [sp, #40]
  43fb34:	ldr	w1, [sp, #20]
  43fb38:	bl	43fba0 <ASN1_generate_nconf@plt+0x212a0>
  43fb3c:	ldr	w8, [sp, #28]
  43fb40:	add	w8, w8, w0
  43fb44:	str	w8, [sp, #28]
  43fb48:	mov	x8, xzr
  43fb4c:	mov	x0, x8
  43fb50:	add	x1, sp, #0x12
  43fb54:	bl	419ef0 <strtok@plt>
  43fb58:	str	x0, [sp, #40]
  43fb5c:	b	43fb28 <ASN1_generate_nconf@plt+0x21228>
  43fb60:	ldr	x0, [sp, #32]
  43fb64:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43fb68:	add	x1, x1, #0x9cc
  43fb6c:	mov	w2, #0x200                 	// #512
  43fb70:	bl	41b180 <CRYPTO_free@plt>
  43fb74:	b	43fb90 <ASN1_generate_nconf@plt+0x21290>
  43fb78:	bl	41e5b0 <X509_get_default_cert_dir@plt>
  43fb7c:	ldr	w1, [sp, #20]
  43fb80:	bl	43fba0 <ASN1_generate_nconf@plt+0x212a0>
  43fb84:	ldr	w8, [sp, #28]
  43fb88:	add	w8, w8, w0
  43fb8c:	str	w8, [sp, #28]
  43fb90:	ldr	w0, [sp, #28]
  43fb94:	ldp	x29, x30, [sp, #80]
  43fb98:	add	sp, sp, #0x60
  43fb9c:	ret
  43fba0:	sub	sp, sp, #0x1e0
  43fba4:	stp	x29, x30, [sp, #448]
  43fba8:	str	x28, [sp, #464]
  43fbac:	add	x29, sp, #0x1c0
  43fbb0:	mov	x8, xzr
  43fbb4:	mov	w9, #0x2                   	// #2
  43fbb8:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43fbbc:	add	x10, x10, #0x190
  43fbc0:	adrp	x11, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43fbc4:	add	x11, x11, #0xb8
  43fbc8:	adrp	x12, 484000 <ASN1_generate_nconf@plt+0x65700>
  43fbcc:	add	x12, x12, #0x9cc
  43fbd0:	adrp	x13, 4aa000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3780>
  43fbd4:	add	x13, x13, #0xec0
  43fbd8:	adrp	x14, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43fbdc:	add	x14, x14, #0xc0
  43fbe0:	stur	x0, [x29, #-16]
  43fbe4:	stur	w1, [x29, #-20]
  43fbe8:	stur	x8, [x29, #-64]
  43fbec:	str	wzr, [sp, #204]
  43fbf0:	str	x8, [sp, #160]
  43fbf4:	str	x8, [sp, #152]
  43fbf8:	ldur	x0, [x29, #-16]
  43fbfc:	mov	w1, w9
  43fc00:	str	x10, [sp, #144]
  43fc04:	str	x11, [sp, #136]
  43fc08:	str	x12, [sp, #128]
  43fc0c:	str	x13, [sp, #120]
  43fc10:	str	x14, [sp, #112]
  43fc14:	bl	46f43c <ASN1_generate_nconf@plt+0x50b3c>
  43fc18:	cmp	w0, #0x0
  43fc1c:	cset	w9, ge  // ge = tcont
  43fc20:	tbnz	w9, #0, 43fc48 <ASN1_generate_nconf@plt+0x21348>
  43fc24:	ldr	x8, [sp, #112]
  43fc28:	ldr	x0, [x8]
  43fc2c:	ldur	x2, [x29, #-16]
  43fc30:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43fc34:	add	x1, x1, #0x9da
  43fc38:	bl	4196e0 <BIO_printf@plt>
  43fc3c:	mov	w9, #0x1                   	// #1
  43fc40:	stur	w9, [x29, #-4]
  43fc44:	b	440338 <ASN1_generate_nconf@plt+0x21a38>
  43fc48:	ldur	x0, [x29, #-16]
  43fc4c:	bl	41e3c0 <strlen@plt>
  43fc50:	str	w0, [sp, #208]
  43fc54:	ldr	w8, [sp, #208]
  43fc58:	mov	w9, #0x0                   	// #0
  43fc5c:	str	w9, [sp, #108]
  43fc60:	cbz	w8, 43fc7c <ASN1_generate_nconf@plt+0x2137c>
  43fc64:	ldur	x0, [x29, #-16]
  43fc68:	bl	44034c <ASN1_generate_nconf@plt+0x21a4c>
  43fc6c:	cmp	w0, #0x0
  43fc70:	cset	w8, ne  // ne = any
  43fc74:	eor	w8, w8, #0x1
  43fc78:	str	w8, [sp, #108]
  43fc7c:	ldr	w8, [sp, #108]
  43fc80:	adrp	x9, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  43fc84:	add	x9, x9, #0xec2
  43fc88:	adrp	x10, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  43fc8c:	add	x10, x10, #0xda9
  43fc90:	tst	w8, #0x1
  43fc94:	csel	x9, x10, x9, ne  // ne = any
  43fc98:	str	x9, [sp, #184]
  43fc9c:	ldr	w8, [sp, #208]
  43fca0:	add	w8, w8, #0x101
  43fca4:	str	w8, [sp, #208]
  43fca8:	ldr	w0, [sp, #208]
  43fcac:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62700>
  43fcb0:	add	x1, x1, #0xba0
  43fcb4:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  43fcb8:	str	x0, [sp, #168]
  43fcbc:	ldr	x9, [sp, #144]
  43fcc0:	ldr	w8, [x9]
  43fcc4:	cbz	w8, 43fce0 <ASN1_generate_nconf@plt+0x213e0>
  43fcc8:	ldr	x8, [sp, #136]
  43fccc:	ldr	x0, [x8]
  43fcd0:	ldur	x2, [x29, #-16]
  43fcd4:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43fcd8:	add	x1, x1, #0x9f4
  43fcdc:	bl	4196e0 <BIO_printf@plt>
  43fce0:	bl	4403a0 <ASN1_generate_nconf@plt+0x21aa0>
  43fce4:	str	x0, [sp, #152]
  43fce8:	cbnz	x0, 43fd10 <ASN1_generate_nconf@plt+0x21410>
  43fcec:	ldr	x8, [sp, #112]
  43fcf0:	ldr	x0, [x8]
  43fcf4:	ldur	x2, [x29, #-16]
  43fcf8:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43fcfc:	add	x1, x1, #0x9fe
  43fd00:	bl	4196e0 <BIO_printf@plt>
  43fd04:	mov	w9, #0x1                   	// #1
  43fd08:	str	w9, [sp, #204]
  43fd0c:	b	440310 <ASN1_generate_nconf@plt+0x21a10>
  43fd10:	ldur	x1, [x29, #-16]
  43fd14:	sub	x0, x29, #0x40
  43fd18:	bl	41c920 <OPENSSL_DIR_read@plt>
  43fd1c:	str	x0, [sp, #176]
  43fd20:	cbz	x0, 43fd80 <ASN1_generate_nconf@plt+0x21480>
  43fd24:	ldr	x0, [sp, #176]
  43fd28:	ldr	x1, [sp, #128]
  43fd2c:	mov	w2, #0x160                 	// #352
  43fd30:	bl	41af30 <CRYPTO_strdup@plt>
  43fd34:	str	x0, [sp, #160]
  43fd38:	cbz	x0, 43fd4c <ASN1_generate_nconf@plt+0x2144c>
  43fd3c:	ldr	x0, [sp, #152]
  43fd40:	ldr	x1, [sp, #160]
  43fd44:	bl	4403b4 <ASN1_generate_nconf@plt+0x21ab4>
  43fd48:	cbnz	w0, 43fd7c <ASN1_generate_nconf@plt+0x2147c>
  43fd4c:	ldr	x0, [sp, #160]
  43fd50:	ldr	x1, [sp, #128]
  43fd54:	mov	w2, #0x162                 	// #354
  43fd58:	bl	41b180 <CRYPTO_free@plt>
  43fd5c:	ldr	x8, [sp, #112]
  43fd60:	ldr	x0, [x8]
  43fd64:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43fd68:	add	x1, x1, #0xa0b
  43fd6c:	bl	41a930 <BIO_puts@plt>
  43fd70:	mov	w9, #0x1                   	// #1
  43fd74:	str	w9, [sp, #204]
  43fd78:	b	440310 <ASN1_generate_nconf@plt+0x21a10>
  43fd7c:	b	43fd10 <ASN1_generate_nconf@plt+0x21410>
  43fd80:	sub	x0, x29, #0x40
  43fd84:	bl	41e810 <OPENSSL_DIR_end@plt>
  43fd88:	ldr	x8, [sp, #152]
  43fd8c:	mov	x0, x8
  43fd90:	bl	4403e0 <ASN1_generate_nconf@plt+0x21ae0>
  43fd94:	ldr	x0, [sp, #152]
  43fd98:	bl	440404 <ASN1_generate_nconf@plt+0x21b04>
  43fd9c:	str	w0, [sp, #216]
  43fda0:	str	wzr, [sp, #220]
  43fda4:	ldr	w8, [sp, #220]
  43fda8:	ldr	w9, [sp, #216]
  43fdac:	cmp	w8, w9
  43fdb0:	b.ge	43fe60 <ASN1_generate_nconf@plt+0x21560>  // b.tcont
  43fdb4:	ldr	x0, [sp, #152]
  43fdb8:	ldr	w1, [sp, #220]
  43fdbc:	bl	440428 <ASN1_generate_nconf@plt+0x21b28>
  43fdc0:	str	x0, [sp, #176]
  43fdc4:	ldr	x0, [sp, #168]
  43fdc8:	ldrsw	x1, [sp, #208]
  43fdcc:	ldur	x3, [x29, #-16]
  43fdd0:	ldr	x4, [sp, #184]
  43fdd4:	ldr	x5, [sp, #176]
  43fdd8:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65700>
  43fddc:	add	x2, x2, #0xa1a
  43fde0:	bl	41d170 <BIO_snprintf@plt>
  43fde4:	ldr	w8, [sp, #208]
  43fde8:	cmp	w0, w8
  43fdec:	b.lt	43fdf4 <ASN1_generate_nconf@plt+0x214f4>  // b.tstop
  43fdf0:	b	43fe50 <ASN1_generate_nconf@plt+0x21550>
  43fdf4:	ldr	x0, [sp, #168]
  43fdf8:	sub	x1, x29, #0xc0
  43fdfc:	bl	476fb0 <ASN1_generate_nconf@plt+0x586b0>
  43fe00:	cmp	w0, #0x0
  43fe04:	cset	w8, ge  // ge = tcont
  43fe08:	tbnz	w8, #0, 43fe10 <ASN1_generate_nconf@plt+0x21510>
  43fe0c:	b	43fe50 <ASN1_generate_nconf@plt+0x21550>
  43fe10:	ldur	w8, [x29, #-176]
  43fe14:	and	w8, w8, #0xf000
  43fe18:	cmp	w8, #0xa, lsl #12
  43fe1c:	b.ne	43fe34 <ASN1_generate_nconf@plt+0x21534>  // b.any
  43fe20:	ldr	x0, [sp, #176]
  43fe24:	ldr	x1, [sp, #168]
  43fe28:	bl	440454 <ASN1_generate_nconf@plt+0x21b54>
  43fe2c:	cbnz	w0, 43fe34 <ASN1_generate_nconf@plt+0x21534>
  43fe30:	b	43fe50 <ASN1_generate_nconf@plt+0x21550>
  43fe34:	ldr	x0, [sp, #176]
  43fe38:	ldr	x1, [sp, #168]
  43fe3c:	ldur	w2, [x29, #-20]
  43fe40:	bl	4406ac <ASN1_generate_nconf@plt+0x21dac>
  43fe44:	ldr	w8, [sp, #204]
  43fe48:	add	w8, w8, w0
  43fe4c:	str	w8, [sp, #204]
  43fe50:	ldr	w8, [sp, #220]
  43fe54:	add	w8, w8, #0x1
  43fe58:	str	w8, [sp, #220]
  43fe5c:	b	43fda4 <ASN1_generate_nconf@plt+0x214a4>
  43fe60:	str	xzr, [sp, #192]
  43fe64:	ldr	x8, [sp, #192]
  43fe68:	cmp	x8, #0x101
  43fe6c:	b.cs	440310 <ASN1_generate_nconf@plt+0x21a10>  // b.hs, b.nlast
  43fe70:	ldr	x8, [sp, #192]
  43fe74:	mov	x9, #0x8                   	// #8
  43fe78:	mul	x8, x9, x8
  43fe7c:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  43fe80:	add	x9, x9, #0x1a8
  43fe84:	add	x8, x9, x8
  43fe88:	ldr	x8, [x8]
  43fe8c:	stur	x8, [x29, #-32]
  43fe90:	ldur	x8, [x29, #-32]
  43fe94:	cbz	x8, 4402e0 <ASN1_generate_nconf@plt+0x219e0>
  43fe98:	ldur	x8, [x29, #-32]
  43fe9c:	ldr	x8, [x8]
  43fea0:	stur	x8, [x29, #-40]
  43fea4:	str	wzr, [sp, #212]
  43fea8:	ldur	x8, [x29, #-32]
  43feac:	ldrh	w9, [x8, #30]
  43feb0:	add	w9, w9, #0x7
  43feb4:	mov	w10, #0x8                   	// #8
  43feb8:	sdiv	w9, w9, w10
  43febc:	mov	w0, w9
  43fec0:	sxtw	x2, w0
  43fec4:	add	x0, sp, #0xe0
  43fec8:	mov	w9, wzr
  43fecc:	mov	w1, w9
  43fed0:	bl	41e730 <memset@plt>
  43fed4:	ldur	x8, [x29, #-32]
  43fed8:	ldr	x8, [x8, #8]
  43fedc:	stur	x8, [x29, #-48]
  43fee0:	ldur	x8, [x29, #-48]
  43fee4:	cbz	x8, 43ff20 <ASN1_generate_nconf@plt+0x21620>
  43fee8:	ldur	x8, [x29, #-48]
  43feec:	ldrh	w9, [x8, #16]
  43fef0:	ldur	x8, [x29, #-32]
  43fef4:	ldrh	w10, [x8, #30]
  43fef8:	cmp	w9, w10
  43fefc:	b.ge	43ff10 <ASN1_generate_nconf@plt+0x21610>  // b.tcont
  43ff00:	ldur	x8, [x29, #-48]
  43ff04:	ldrh	w1, [x8, #16]
  43ff08:	add	x0, sp, #0xe0
  43ff0c:	bl	4409b8 <ASN1_generate_nconf@plt+0x220b8>
  43ff10:	ldur	x8, [x29, #-48]
  43ff14:	ldr	x8, [x8]
  43ff18:	stur	x8, [x29, #-48]
  43ff1c:	b	43fee0 <ASN1_generate_nconf@plt+0x215e0>
  43ff20:	ldur	x8, [x29, #-32]
  43ff24:	ldr	x8, [x8, #8]
  43ff28:	stur	x8, [x29, #-48]
  43ff2c:	ldur	x8, [x29, #-48]
  43ff30:	cbz	x8, 4402c4 <ASN1_generate_nconf@plt+0x219c4>
  43ff34:	ldur	x8, [x29, #-48]
  43ff38:	ldr	x8, [x8]
  43ff3c:	stur	x8, [x29, #-56]
  43ff40:	ldur	x8, [x29, #-48]
  43ff44:	ldrh	w9, [x8, #16]
  43ff48:	ldur	x8, [x29, #-32]
  43ff4c:	ldrh	w10, [x8, #30]
  43ff50:	cmp	w9, w10
  43ff54:	b.ge	43ffcc <ASN1_generate_nconf@plt+0x216cc>  // b.tcont
  43ff58:	ldr	x0, [sp, #168]
  43ff5c:	ldrsw	x1, [sp, #208]
  43ff60:	ldur	x8, [x29, #-32]
  43ff64:	ldr	w3, [x8, #24]
  43ff68:	ldur	x8, [x29, #-32]
  43ff6c:	ldrh	w9, [x8, #28]
  43ff70:	mov	w8, w9
  43ff74:	mov	x10, #0x8                   	// #8
  43ff78:	mul	x8, x10, x8
  43ff7c:	ldr	x10, [sp, #120]
  43ff80:	add	x8, x10, x8
  43ff84:	ldr	x4, [x8]
  43ff88:	ldur	x8, [x29, #-48]
  43ff8c:	ldrh	w5, [x8, #16]
  43ff90:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65700>
  43ff94:	add	x2, x2, #0xa36
  43ff98:	bl	41d170 <BIO_snprintf@plt>
  43ff9c:	ldr	x8, [sp, #144]
  43ffa0:	ldr	w9, [x8]
  43ffa4:	cbz	w9, 43ffc8 <ASN1_generate_nconf@plt+0x216c8>
  43ffa8:	ldr	x8, [sp, #136]
  43ffac:	ldr	x0, [x8]
  43ffb0:	ldur	x9, [x29, #-48]
  43ffb4:	ldr	x2, [x9, #8]
  43ffb8:	ldr	x3, [sp, #168]
  43ffbc:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  43ffc0:	add	x1, x1, #0xa21
  43ffc4:	bl	4196e0 <BIO_printf@plt>
  43ffc8:	b	440294 <ASN1_generate_nconf@plt+0x21994>
  43ffcc:	ldur	x8, [x29, #-48]
  43ffd0:	ldrb	w9, [x8, #18]
  43ffd4:	cbz	w9, 440184 <ASN1_generate_nconf@plt+0x21884>
  43ffd8:	ldr	w1, [sp, #212]
  43ffdc:	add	x0, sp, #0xe0
  43ffe0:	bl	440a00 <ASN1_generate_nconf@plt+0x22100>
  43ffe4:	cbz	w0, 43fff8 <ASN1_generate_nconf@plt+0x216f8>
  43ffe8:	ldr	w8, [sp, #212]
  43ffec:	add	w8, w8, #0x1
  43fff0:	str	w8, [sp, #212]
  43fff4:	b	43ffd8 <ASN1_generate_nconf@plt+0x216d8>
  43fff8:	ldr	x0, [sp, #168]
  43fffc:	ldrsw	x1, [sp, #208]
  440000:	ldur	x3, [x29, #-16]
  440004:	ldr	x4, [sp, #184]
  440008:	ldur	x8, [x29, #-32]
  44000c:	ldr	w6, [x8, #24]
  440010:	ldur	x8, [x29, #-32]
  440014:	ldrh	w9, [x8, #28]
  440018:	mov	w8, w9
  44001c:	mov	x10, #0x8                   	// #8
  440020:	mul	x8, x10, x8
  440024:	ldr	x10, [sp, #120]
  440028:	add	x8, x10, x8
  44002c:	ldr	x7, [x8]
  440030:	ldr	w9, [sp, #212]
  440034:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65700>
  440038:	add	x2, x2, #0xa30
  44003c:	add	x5, sp, #0xdc
  440040:	mov	x8, sp
  440044:	str	w9, [x8]
  440048:	bl	41d170 <BIO_snprintf@plt>
  44004c:	ldr	x8, [sp, #144]
  440050:	ldr	w9, [x8]
  440054:	cbz	w9, 440080 <ASN1_generate_nconf@plt+0x21780>
  440058:	ldr	x8, [sp, #136]
  44005c:	ldr	x0, [x8]
  440060:	ldur	x9, [x29, #-48]
  440064:	ldr	x2, [x9, #8]
  440068:	ldr	x9, [sp, #168]
  44006c:	ldrsw	x10, [sp, #220]
  440070:	add	x3, x9, x10
  440074:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  440078:	add	x1, x1, #0xa21
  44007c:	bl	4196e0 <BIO_printf@plt>
  440080:	ldr	x0, [sp, #168]
  440084:	bl	4198f0 <unlink@plt>
  440088:	cmp	w0, #0x0
  44008c:	cset	w8, ge  // ge = tcont
  440090:	tbnz	w8, #0, 4400fc <ASN1_generate_nconf@plt+0x217fc>
  440094:	bl	41bc50 <__errno_location@plt>
  440098:	ldr	w8, [x0]
  44009c:	cmp	w8, #0x2
  4400a0:	b.eq	4400fc <ASN1_generate_nconf@plt+0x217fc>  // b.none
  4400a4:	ldr	x8, [sp, #112]
  4400a8:	ldr	x0, [x8]
  4400ac:	str	x0, [sp, #96]
  4400b0:	bl	470d74 <ASN1_generate_nconf@plt+0x52474>
  4400b4:	ldr	x3, [sp, #168]
  4400b8:	str	x0, [sp, #88]
  4400bc:	str	x3, [sp, #80]
  4400c0:	bl	41bc50 <__errno_location@plt>
  4400c4:	ldr	w0, [x0]
  4400c8:	bl	41dee0 <strerror@plt>
  4400cc:	ldr	x8, [sp, #96]
  4400d0:	str	x0, [sp, #72]
  4400d4:	mov	x0, x8
  4400d8:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  4400dc:	add	x1, x1, #0xa40
  4400e0:	ldr	x2, [sp, #88]
  4400e4:	ldr	x3, [sp, #80]
  4400e8:	ldr	x4, [sp, #72]
  4400ec:	bl	4196e0 <BIO_printf@plt>
  4400f0:	ldr	w9, [sp, #204]
  4400f4:	add	w9, w9, #0x1
  4400f8:	str	w9, [sp, #204]
  4400fc:	ldur	x8, [x29, #-48]
  440100:	ldr	x0, [x8, #8]
  440104:	ldr	x1, [sp, #168]
  440108:	bl	41a940 <symlink@plt>
  44010c:	cmp	w0, #0x0
  440110:	cset	w9, ge  // ge = tcont
  440114:	tbnz	w9, #0, 440174 <ASN1_generate_nconf@plt+0x21874>
  440118:	ldr	x8, [sp, #112]
  44011c:	ldr	x0, [x8]
  440120:	str	x0, [sp, #64]
  440124:	bl	470d74 <ASN1_generate_nconf@plt+0x52474>
  440128:	ldur	x8, [x29, #-48]
  44012c:	ldr	x3, [x8, #8]
  440130:	str	x0, [sp, #56]
  440134:	str	x3, [sp, #48]
  440138:	bl	41bc50 <__errno_location@plt>
  44013c:	ldr	w0, [x0]
  440140:	bl	41dee0 <strerror@plt>
  440144:	ldr	x8, [sp, #64]
  440148:	str	x0, [sp, #40]
  44014c:	mov	x0, x8
  440150:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  440154:	add	x1, x1, #0xa59
  440158:	ldr	x2, [sp, #56]
  44015c:	ldr	x3, [sp, #48]
  440160:	ldr	x4, [sp, #40]
  440164:	bl	4196e0 <BIO_printf@plt>
  440168:	ldr	w9, [sp, #204]
  44016c:	add	w9, w9, #0x1
  440170:	str	w9, [sp, #204]
  440174:	ldr	w1, [sp, #212]
  440178:	add	x0, sp, #0xe0
  44017c:	bl	4409b8 <ASN1_generate_nconf@plt+0x220b8>
  440180:	b	440294 <ASN1_generate_nconf@plt+0x21994>
  440184:	adrp	x8, 4aa000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3780>
  440188:	add	x8, x8, #0xeb8
  44018c:	ldr	w9, [x8]
  440190:	cbz	w9, 440294 <ASN1_generate_nconf@plt+0x21994>
  440194:	ldr	x0, [sp, #168]
  440198:	ldrsw	x1, [sp, #208]
  44019c:	ldur	x3, [x29, #-16]
  4401a0:	ldr	x4, [sp, #184]
  4401a4:	ldur	x8, [x29, #-32]
  4401a8:	ldr	w6, [x8, #24]
  4401ac:	ldur	x8, [x29, #-32]
  4401b0:	ldrh	w9, [x8, #28]
  4401b4:	mov	w8, w9
  4401b8:	mov	x10, #0x8                   	// #8
  4401bc:	mul	x8, x10, x8
  4401c0:	ldr	x10, [sp, #120]
  4401c4:	add	x8, x10, x8
  4401c8:	ldr	x7, [x8]
  4401cc:	ldur	x8, [x29, #-48]
  4401d0:	ldrh	w9, [x8, #16]
  4401d4:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65700>
  4401d8:	add	x2, x2, #0xa30
  4401dc:	add	x5, sp, #0xdc
  4401e0:	mov	x8, sp
  4401e4:	str	w9, [x8]
  4401e8:	bl	41d170 <BIO_snprintf@plt>
  4401ec:	ldr	x8, [sp, #144]
  4401f0:	ldr	w9, [x8]
  4401f4:	cbz	w9, 440218 <ASN1_generate_nconf@plt+0x21918>
  4401f8:	ldr	x8, [sp, #136]
  4401fc:	ldr	x0, [x8]
  440200:	ldr	x9, [sp, #168]
  440204:	ldrsw	x10, [sp, #220]
  440208:	add	x2, x9, x10
  44020c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  440210:	add	x1, x1, #0xa73
  440214:	bl	4196e0 <BIO_printf@plt>
  440218:	ldr	x0, [sp, #168]
  44021c:	bl	4198f0 <unlink@plt>
  440220:	cmp	w0, #0x0
  440224:	cset	w8, ge  // ge = tcont
  440228:	tbnz	w8, #0, 440294 <ASN1_generate_nconf@plt+0x21994>
  44022c:	bl	41bc50 <__errno_location@plt>
  440230:	ldr	w8, [x0]
  440234:	cmp	w8, #0x2
  440238:	b.eq	440294 <ASN1_generate_nconf@plt+0x21994>  // b.none
  44023c:	ldr	x8, [sp, #112]
  440240:	ldr	x0, [x8]
  440244:	str	x0, [sp, #32]
  440248:	bl	470d74 <ASN1_generate_nconf@plt+0x52474>
  44024c:	ldr	x3, [sp, #168]
  440250:	str	x0, [sp, #24]
  440254:	str	x3, [sp, #16]
  440258:	bl	41bc50 <__errno_location@plt>
  44025c:	ldr	w0, [x0]
  440260:	bl	41dee0 <strerror@plt>
  440264:	ldr	x8, [sp, #32]
  440268:	str	x0, [sp, #8]
  44026c:	mov	x0, x8
  440270:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  440274:	add	x1, x1, #0xa40
  440278:	ldr	x2, [sp, #24]
  44027c:	ldr	x3, [sp, #16]
  440280:	ldr	x4, [sp, #8]
  440284:	bl	4196e0 <BIO_printf@plt>
  440288:	ldr	w9, [sp, #204]
  44028c:	add	w9, w9, #0x1
  440290:	str	w9, [sp, #204]
  440294:	ldur	x8, [x29, #-48]
  440298:	ldr	x0, [x8, #8]
  44029c:	ldr	x1, [sp, #128]
  4402a0:	mov	w2, #0x1b2                 	// #434
  4402a4:	bl	41b180 <CRYPTO_free@plt>
  4402a8:	ldur	x0, [x29, #-48]
  4402ac:	ldr	x1, [sp, #128]
  4402b0:	mov	w2, #0x1b3                 	// #435
  4402b4:	bl	41b180 <CRYPTO_free@plt>
  4402b8:	ldur	x8, [x29, #-56]
  4402bc:	stur	x8, [x29, #-48]
  4402c0:	b	43ff2c <ASN1_generate_nconf@plt+0x2162c>
  4402c4:	ldur	x0, [x29, #-32]
  4402c8:	ldr	x1, [sp, #128]
  4402cc:	mov	w2, #0x1b5                 	// #437
  4402d0:	bl	41b180 <CRYPTO_free@plt>
  4402d4:	ldur	x8, [x29, #-40]
  4402d8:	stur	x8, [x29, #-32]
  4402dc:	b	43fe90 <ASN1_generate_nconf@plt+0x21590>
  4402e0:	ldr	x8, [sp, #192]
  4402e4:	mov	x9, #0x8                   	// #8
  4402e8:	mul	x8, x9, x8
  4402ec:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4402f0:	add	x9, x9, #0x1a8
  4402f4:	add	x8, x9, x8
  4402f8:	mov	x9, xzr
  4402fc:	str	x9, [x8]
  440300:	ldr	x8, [sp, #192]
  440304:	add	x8, x8, #0x1
  440308:	str	x8, [sp, #192]
  44030c:	b	43fe64 <ASN1_generate_nconf@plt+0x21564>
  440310:	ldr	x0, [sp, #152]
  440314:	adrp	x1, 440000 <ASN1_generate_nconf@plt+0x21700>
  440318:	add	x1, x1, #0xa64
  44031c:	bl	440a38 <ASN1_generate_nconf@plt+0x22138>
  440320:	ldr	x0, [sp, #168]
  440324:	ldr	x1, [sp, #128]
  440328:	mov	w2, #0x1bc                 	// #444
  44032c:	bl	41b180 <CRYPTO_free@plt>
  440330:	ldr	w8, [sp, #204]
  440334:	stur	w8, [x29, #-4]
  440338:	ldur	w0, [x29, #-4]
  44033c:	ldr	x28, [sp, #464]
  440340:	ldp	x29, x30, [sp, #448]
  440344:	add	sp, sp, #0x1e0
  440348:	ret
  44034c:	sub	sp, sp, #0x20
  440350:	stp	x29, x30, [sp, #16]
  440354:	add	x29, sp, #0x10
  440358:	str	x0, [sp, #8]
  44035c:	ldr	x8, [sp, #8]
  440360:	ldrb	w9, [x8]
  440364:	cbz	w9, 440380 <ASN1_generate_nconf@plt+0x21a80>
  440368:	ldr	x0, [sp, #8]
  44036c:	bl	41e3c0 <strlen@plt>
  440370:	subs	x8, x0, #0x1
  440374:	ldr	x9, [sp, #8]
  440378:	add	x8, x9, x8
  44037c:	str	x8, [sp, #8]
  440380:	ldr	x8, [sp, #8]
  440384:	ldrb	w9, [x8]
  440388:	cmp	w9, #0x2f
  44038c:	cset	w9, eq  // eq = none
  440390:	and	w0, w9, #0x1
  440394:	ldp	x29, x30, [sp, #16]
  440398:	add	sp, sp, #0x20
  44039c:	ret
  4403a0:	stp	x29, x30, [sp, #-16]!
  4403a4:	mov	x29, sp
  4403a8:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  4403ac:	ldp	x29, x30, [sp], #16
  4403b0:	ret
  4403b4:	sub	sp, sp, #0x20
  4403b8:	stp	x29, x30, [sp, #16]
  4403bc:	add	x29, sp, #0x10
  4403c0:	str	x0, [sp, #8]
  4403c4:	str	x1, [sp]
  4403c8:	ldr	x0, [sp, #8]
  4403cc:	ldr	x1, [sp]
  4403d0:	bl	41cf20 <OPENSSL_sk_push@plt>
  4403d4:	ldp	x29, x30, [sp, #16]
  4403d8:	add	sp, sp, #0x20
  4403dc:	ret
  4403e0:	sub	sp, sp, #0x20
  4403e4:	stp	x29, x30, [sp, #16]
  4403e8:	add	x29, sp, #0x10
  4403ec:	str	x0, [sp, #8]
  4403f0:	ldr	x0, [sp, #8]
  4403f4:	bl	419ac0 <OPENSSL_sk_sort@plt>
  4403f8:	ldp	x29, x30, [sp, #16]
  4403fc:	add	sp, sp, #0x20
  440400:	ret
  440404:	sub	sp, sp, #0x20
  440408:	stp	x29, x30, [sp, #16]
  44040c:	add	x29, sp, #0x10
  440410:	str	x0, [sp, #8]
  440414:	ldr	x0, [sp, #8]
  440418:	bl	41df60 <OPENSSL_sk_num@plt>
  44041c:	ldp	x29, x30, [sp, #16]
  440420:	add	sp, sp, #0x20
  440424:	ret
  440428:	sub	sp, sp, #0x20
  44042c:	stp	x29, x30, [sp, #16]
  440430:	add	x29, sp, #0x10
  440434:	str	x0, [sp, #8]
  440438:	str	w1, [sp, #4]
  44043c:	ldr	x0, [sp, #8]
  440440:	ldr	w1, [sp, #4]
  440444:	bl	4195d0 <OPENSSL_sk_value@plt>
  440448:	ldp	x29, x30, [sp, #16]
  44044c:	add	sp, sp, #0x20
  440450:	ret
  440454:	stp	x29, x30, [sp, #-32]!
  440458:	str	x28, [sp, #16]
  44045c:	mov	x29, sp
  440460:	sub	sp, sp, #0x1, lsl #12
  440464:	sub	sp, sp, #0x70
  440468:	sub	x8, x29, #0x29
  44046c:	stur	x0, [x29, #-16]
  440470:	stur	x1, [x29, #-24]
  440474:	stur	wzr, [x29, #-28]
  440478:	stur	wzr, [x29, #-32]
  44047c:	str	x8, [sp, #32]
  440480:	ldur	w8, [x29, #-32]
  440484:	cmp	w8, #0x8
  440488:	b.ge	440500 <ASN1_generate_nconf@plt+0x21c00>  // b.tcont
  44048c:	ldur	x8, [x29, #-16]
  440490:	ldursw	x9, [x29, #-32]
  440494:	add	x8, x8, x9
  440498:	ldrb	w10, [x8]
  44049c:	ldr	x8, [sp, #32]
  4404a0:	strb	w10, [x8]
  4404a4:	bl	41a870 <__ctype_b_loc@plt>
  4404a8:	ldr	x8, [x0]
  4404ac:	ldr	x9, [sp, #32]
  4404b0:	ldrb	w10, [x9]
  4404b4:	ldrh	w10, [x8, w10, sxtw #1]
  4404b8:	and	w10, w10, #0x1000
  4404bc:	cbnz	w10, 4404cc <ASN1_generate_nconf@plt+0x21bcc>
  4404c0:	mov	w8, #0xffffffff            	// #-1
  4404c4:	stur	w8, [x29, #-4]
  4404c8:	b	440694 <ASN1_generate_nconf@plt+0x21d94>
  4404cc:	ldur	w8, [x29, #-28]
  4404d0:	lsl	w8, w8, #4
  4404d4:	stur	w8, [x29, #-28]
  4404d8:	ldr	x9, [sp, #32]
  4404dc:	ldrb	w0, [x9]
  4404e0:	bl	41d7b0 <OPENSSL_hexchar2int@plt>
  4404e4:	ldur	w8, [x29, #-28]
  4404e8:	add	w8, w8, w0
  4404ec:	stur	w8, [x29, #-28]
  4404f0:	ldur	w8, [x29, #-32]
  4404f4:	add	w8, w8, #0x1
  4404f8:	stur	w8, [x29, #-32]
  4404fc:	b	440480 <ASN1_generate_nconf@plt+0x21b80>
  440500:	ldur	x8, [x29, #-16]
  440504:	ldursw	x9, [x29, #-32]
  440508:	mov	w10, w9
  44050c:	add	w10, w10, #0x1
  440510:	stur	w10, [x29, #-32]
  440514:	ldrb	w10, [x8, x9]
  440518:	cmp	w10, #0x2e
  44051c:	b.eq	44052c <ASN1_generate_nconf@plt+0x21c2c>  // b.none
  440520:	mov	w8, #0xffffffff            	// #-1
  440524:	stur	w8, [x29, #-4]
  440528:	b	440694 <ASN1_generate_nconf@plt+0x21d94>
  44052c:	mov	w8, #0x1                   	// #1
  440530:	stur	w8, [x29, #-36]
  440534:	ldur	w8, [x29, #-36]
  440538:	cmp	w8, #0x0
  44053c:	cset	w8, le
  440540:	tbnz	w8, #0, 4405b8 <ASN1_generate_nconf@plt+0x21cb8>
  440544:	ldursw	x8, [x29, #-36]
  440548:	mov	x9, #0x8                   	// #8
  44054c:	mul	x8, x9, x8
  440550:	adrp	x9, 4aa000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3780>
  440554:	add	x9, x9, #0xec0
  440558:	add	x8, x9, x8
  44055c:	ldr	x8, [x8]
  440560:	str	x8, [sp, #40]
  440564:	ldr	x0, [sp, #40]
  440568:	ldur	x8, [x29, #-16]
  44056c:	ldursw	x9, [x29, #-32]
  440570:	add	x1, x8, x9
  440574:	ldr	x8, [sp, #40]
  440578:	str	x0, [sp, #24]
  44057c:	mov	x0, x8
  440580:	str	x1, [sp, #16]
  440584:	bl	41e3c0 <strlen@plt>
  440588:	ldr	x8, [sp, #24]
  44058c:	str	x0, [sp, #8]
  440590:	mov	x0, x8
  440594:	ldr	x1, [sp, #16]
  440598:	ldr	x2, [sp, #8]
  44059c:	bl	41a470 <strncasecmp@plt>
  4405a0:	cbnz	w0, 4405a8 <ASN1_generate_nconf@plt+0x21ca8>
  4405a4:	b	4405b8 <ASN1_generate_nconf@plt+0x21cb8>
  4405a8:	ldur	w8, [x29, #-36]
  4405ac:	subs	w8, w8, #0x1
  4405b0:	stur	w8, [x29, #-36]
  4405b4:	b	440534 <ASN1_generate_nconf@plt+0x21c34>
  4405b8:	ldursw	x8, [x29, #-36]
  4405bc:	mov	x9, #0x8                   	// #8
  4405c0:	mul	x8, x9, x8
  4405c4:	adrp	x9, 4aa000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3780>
  4405c8:	add	x9, x9, #0xec0
  4405cc:	add	x8, x9, x8
  4405d0:	ldr	x0, [x8]
  4405d4:	bl	41e3c0 <strlen@plt>
  4405d8:	ldursw	x8, [x29, #-32]
  4405dc:	add	x8, x8, x0
  4405e0:	stur	w8, [x29, #-32]
  4405e4:	ldur	x9, [x29, #-16]
  4405e8:	ldursw	x10, [x29, #-32]
  4405ec:	add	x0, x9, x10
  4405f0:	add	x1, sp, #0x38
  4405f4:	mov	w2, #0xa                   	// #10
  4405f8:	bl	41ce50 <strtoul@plt>
  4405fc:	stur	w0, [x29, #-40]
  440600:	ldr	x9, [sp, #56]
  440604:	ldrb	w8, [x9]
  440608:	cbz	w8, 440618 <ASN1_generate_nconf@plt+0x21d18>
  44060c:	mov	w8, #0xffffffff            	// #-1
  440610:	stur	w8, [x29, #-4]
  440614:	b	440694 <ASN1_generate_nconf@plt+0x21d94>
  440618:	ldur	x0, [x29, #-24]
  44061c:	add	x1, sp, #0x47
  440620:	mov	x2, #0x1000                	// #4096
  440624:	bl	41a380 <readlink@plt>
  440628:	str	x0, [sp, #48]
  44062c:	ldr	x8, [sp, #48]
  440630:	cmp	x8, #0x0
  440634:	cset	w9, lt  // lt = tstop
  440638:	tbnz	w9, #0, 440648 <ASN1_generate_nconf@plt+0x21d48>
  44063c:	ldr	x8, [sp, #48]
  440640:	cmp	x8, #0x1, lsl #12
  440644:	b.lt	440654 <ASN1_generate_nconf@plt+0x21d54>  // b.tstop
  440648:	mov	w8, #0xffffffff            	// #-1
  44064c:	stur	w8, [x29, #-4]
  440650:	b	440694 <ASN1_generate_nconf@plt+0x21d94>
  440654:	ldr	x8, [sp, #48]
  440658:	add	x9, sp, #0x47
  44065c:	add	x8, x9, x8
  440660:	mov	w10, #0x0                   	// #0
  440664:	strb	w10, [x8]
  440668:	ldur	w0, [x29, #-36]
  44066c:	ldur	w1, [x29, #-28]
  440670:	ldur	w10, [x29, #-40]
  440674:	mov	x2, x9
  440678:	mov	x8, xzr
  44067c:	mov	x3, x8
  440680:	mov	w11, wzr
  440684:	mov	w4, w11
  440688:	mov	w5, w10
  44068c:	bl	440a94 <ASN1_generate_nconf@plt+0x22194>
  440690:	stur	w0, [x29, #-4]
  440694:	ldur	w0, [x29, #-4]
  440698:	add	sp, sp, #0x1, lsl #12
  44069c:	add	sp, sp, #0x70
  4406a0:	ldr	x28, [sp, #16]
  4406a4:	ldp	x29, x30, [sp], #32
  4406a8:	ret
  4406ac:	sub	sp, sp, #0xd0
  4406b0:	stp	x29, x30, [sp, #192]
  4406b4:	add	x29, sp, #0xc0
  4406b8:	mov	x8, xzr
  4406bc:	mov	w9, #0x2e                  	// #46
  4406c0:	stur	x0, [x29, #-8]
  4406c4:	stur	x1, [x29, #-16]
  4406c8:	stur	w2, [x29, #-20]
  4406cc:	stur	x8, [x29, #-32]
  4406d0:	stur	x8, [x29, #-48]
  4406d4:	str	wzr, [sp, #56]
  4406d8:	ldur	x0, [x29, #-8]
  4406dc:	mov	w1, w9
  4406e0:	bl	41acc0 <strrchr@plt>
  4406e4:	stur	x0, [x29, #-64]
  4406e8:	cbnz	x0, 4406f0 <ASN1_generate_nconf@plt+0x21df0>
  4406ec:	b	440998 <ASN1_generate_nconf@plt+0x22098>
  4406f0:	str	xzr, [sp, #48]
  4406f4:	ldr	x8, [sp, #48]
  4406f8:	cmp	x8, #0x4
  4406fc:	b.cs	440740 <ASN1_generate_nconf@plt+0x21e40>  // b.hs, b.nlast
  440700:	ldr	x8, [sp, #48]
  440704:	mov	x9, #0x8                   	// #8
  440708:	mul	x8, x9, x8
  44070c:	adrp	x9, 4aa000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3780>
  440710:	add	x9, x9, #0xed0
  440714:	add	x8, x9, x8
  440718:	ldr	x0, [x8]
  44071c:	ldur	x8, [x29, #-64]
  440720:	add	x1, x8, #0x1
  440724:	bl	41e4c0 <strcasecmp@plt>
  440728:	cbnz	w0, 440730 <ASN1_generate_nconf@plt+0x21e30>
  44072c:	b	440740 <ASN1_generate_nconf@plt+0x21e40>
  440730:	ldr	x8, [sp, #48]
  440734:	add	x8, x8, #0x1
  440738:	str	x8, [sp, #48]
  44073c:	b	4406f4 <ASN1_generate_nconf@plt+0x21df4>
  440740:	ldr	x8, [sp, #48]
  440744:	cmp	x8, #0x4
  440748:	b.cc	440750 <ASN1_generate_nconf@plt+0x21e50>  // b.lo, b.ul, b.last
  44074c:	b	440998 <ASN1_generate_nconf@plt+0x22098>
  440750:	ldur	x0, [x29, #-16]
  440754:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  440758:	add	x1, x1, #0x45a
  44075c:	bl	41b160 <BIO_new_file@plt>
  440760:	stur	x0, [x29, #-56]
  440764:	cbnz	x0, 4407ac <ASN1_generate_nconf@plt+0x21eac>
  440768:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44076c:	add	x8, x8, #0xc0
  440770:	ldr	x0, [x8]
  440774:	str	x0, [sp, #40]
  440778:	bl	470d74 <ASN1_generate_nconf@plt+0x52474>
  44077c:	ldur	x3, [x29, #-8]
  440780:	ldr	x8, [sp, #40]
  440784:	str	x0, [sp, #32]
  440788:	mov	x0, x8
  44078c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  440790:	add	x1, x1, #0xaec
  440794:	ldr	x2, [sp, #32]
  440798:	bl	4196e0 <BIO_printf@plt>
  44079c:	ldr	w9, [sp, #56]
  4407a0:	add	w9, w9, #0x1
  4407a4:	str	w9, [sp, #56]
  4407a8:	b	440998 <ASN1_generate_nconf@plt+0x22098>
  4407ac:	ldur	x0, [x29, #-56]
  4407b0:	mov	x8, xzr
  4407b4:	mov	x1, x8
  4407b8:	mov	x2, x8
  4407bc:	mov	x3, x8
  4407c0:	bl	41a540 <PEM_X509_INFO_read_bio@plt>
  4407c4:	stur	x0, [x29, #-32]
  4407c8:	ldur	x0, [x29, #-56]
  4407cc:	bl	41de90 <BIO_free@plt>
  4407d0:	ldur	x8, [x29, #-32]
  4407d4:	cbnz	x8, 4407dc <ASN1_generate_nconf@plt+0x21edc>
  4407d8:	b	440998 <ASN1_generate_nconf@plt+0x22098>
  4407dc:	ldur	x0, [x29, #-32]
  4407e0:	bl	440e1c <ASN1_generate_nconf@plt+0x2251c>
  4407e4:	cmp	w0, #0x1
  4407e8:	b.eq	440824 <ASN1_generate_nconf@plt+0x21f24>  // b.none
  4407ec:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4407f0:	add	x8, x8, #0xc0
  4407f4:	ldr	x0, [x8]
  4407f8:	str	x0, [sp, #24]
  4407fc:	bl	470d74 <ASN1_generate_nconf@plt+0x52474>
  440800:	ldur	x3, [x29, #-8]
  440804:	ldr	x8, [sp, #24]
  440808:	str	x0, [sp, #16]
  44080c:	mov	x0, x8
  440810:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  440814:	add	x1, x1, #0xb16
  440818:	ldr	x2, [sp, #16]
  44081c:	bl	4196e0 <BIO_printf@plt>
  440820:	b	440998 <ASN1_generate_nconf@plt+0x22098>
  440824:	ldur	x0, [x29, #-32]
  440828:	mov	w8, wzr
  44082c:	mov	w1, w8
  440830:	bl	440e40 <ASN1_generate_nconf@plt+0x22540>
  440834:	stur	x0, [x29, #-40]
  440838:	ldur	x9, [x29, #-40]
  44083c:	ldr	x9, [x9]
  440840:	cbz	x9, 440880 <ASN1_generate_nconf@plt+0x21f80>
  440844:	str	wzr, [sp, #60]
  440848:	ldur	x8, [x29, #-40]
  44084c:	ldr	x0, [x8]
  440850:	bl	41d5d0 <X509_get_subject_name@plt>
  440854:	stur	x0, [x29, #-48]
  440858:	ldur	x8, [x29, #-40]
  44085c:	ldr	x0, [x8]
  440860:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  440864:	add	x8, x8, #0x198
  440868:	ldr	x1, [x8]
  44086c:	add	x2, sp, #0x40
  440870:	mov	x8, xzr
  440874:	mov	x3, x8
  440878:	bl	41a300 <X509_digest@plt>
  44087c:	b	4408dc <ASN1_generate_nconf@plt+0x21fdc>
  440880:	ldur	x8, [x29, #-40]
  440884:	ldr	x8, [x8, #8]
  440888:	cbz	x8, 4408cc <ASN1_generate_nconf@plt+0x21fcc>
  44088c:	mov	w8, #0x1                   	// #1
  440890:	str	w8, [sp, #60]
  440894:	ldur	x9, [x29, #-40]
  440898:	ldr	x0, [x9, #8]
  44089c:	bl	41c410 <X509_CRL_get_issuer@plt>
  4408a0:	stur	x0, [x29, #-48]
  4408a4:	ldur	x9, [x29, #-40]
  4408a8:	ldr	x0, [x9, #8]
  4408ac:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4408b0:	add	x9, x9, #0x198
  4408b4:	ldr	x1, [x9]
  4408b8:	add	x2, sp, #0x40
  4408bc:	mov	x9, xzr
  4408c0:	mov	x3, x9
  4408c4:	bl	41e1a0 <X509_CRL_digest@plt>
  4408c8:	b	4408dc <ASN1_generate_nconf@plt+0x21fdc>
  4408cc:	ldr	w8, [sp, #56]
  4408d0:	add	w8, w8, #0x1
  4408d4:	str	w8, [sp, #56]
  4408d8:	b	440998 <ASN1_generate_nconf@plt+0x22098>
  4408dc:	ldur	x8, [x29, #-48]
  4408e0:	cbz	x8, 440998 <ASN1_generate_nconf@plt+0x22098>
  4408e4:	ldur	w8, [x29, #-20]
  4408e8:	cmp	w8, #0x1
  4408ec:	b.eq	4408fc <ASN1_generate_nconf@plt+0x21ffc>  // b.none
  4408f0:	ldur	w8, [x29, #-20]
  4408f4:	cmp	w8, #0x2
  4408f8:	b.ne	440940 <ASN1_generate_nconf@plt+0x22040>  // b.any
  4408fc:	ldr	w0, [sp, #60]
  440900:	ldur	x8, [x29, #-48]
  440904:	str	w0, [sp, #12]
  440908:	mov	x0, x8
  44090c:	bl	41bd30 <X509_NAME_hash@plt>
  440910:	ldur	x2, [x29, #-8]
  440914:	ldr	w9, [sp, #12]
  440918:	str	w0, [sp, #8]
  44091c:	mov	w0, w9
  440920:	ldr	w1, [sp, #8]
  440924:	add	x3, sp, #0x40
  440928:	mov	w4, #0x1                   	// #1
  44092c:	mov	w5, #0xffffffff            	// #-1
  440930:	bl	440a94 <ASN1_generate_nconf@plt+0x22194>
  440934:	ldr	w9, [sp, #56]
  440938:	add	w9, w9, w0
  44093c:	str	w9, [sp, #56]
  440940:	ldur	w8, [x29, #-20]
  440944:	cbz	w8, 440954 <ASN1_generate_nconf@plt+0x22054>
  440948:	ldur	w8, [x29, #-20]
  44094c:	cmp	w8, #0x2
  440950:	b.ne	440998 <ASN1_generate_nconf@plt+0x22098>  // b.any
  440954:	ldr	w0, [sp, #60]
  440958:	ldur	x8, [x29, #-48]
  44095c:	str	w0, [sp, #4]
  440960:	mov	x0, x8
  440964:	bl	41a770 <X509_NAME_hash_old@plt>
  440968:	ldur	x2, [x29, #-8]
  44096c:	ldr	w9, [sp, #4]
  440970:	str	w0, [sp]
  440974:	mov	w0, w9
  440978:	ldr	w1, [sp]
  44097c:	add	x3, sp, #0x40
  440980:	mov	w4, #0x1                   	// #1
  440984:	mov	w5, #0xffffffff            	// #-1
  440988:	bl	440a94 <ASN1_generate_nconf@plt+0x22194>
  44098c:	ldr	w9, [sp, #56]
  440990:	add	w9, w9, w0
  440994:	str	w9, [sp, #56]
  440998:	ldur	x0, [x29, #-32]
  44099c:	adrp	x1, 41a000 <SSL_get_current_cipher@plt>
  4409a0:	add	x1, x1, #0x620
  4409a4:	bl	440e6c <ASN1_generate_nconf@plt+0x2256c>
  4409a8:	ldr	w0, [sp, #56]
  4409ac:	ldp	x29, x30, [sp, #192]
  4409b0:	add	sp, sp, #0xd0
  4409b4:	ret
  4409b8:	sub	sp, sp, #0x10
  4409bc:	mov	w8, #0x1                   	// #1
  4409c0:	str	x0, [sp, #8]
  4409c4:	str	w1, [sp, #4]
  4409c8:	ldr	w9, [sp, #4]
  4409cc:	and	w9, w9, #0x7
  4409d0:	lsl	w8, w8, w9
  4409d4:	ldr	x10, [sp, #8]
  4409d8:	ldr	w9, [sp, #4]
  4409dc:	lsr	w9, w9, #3
  4409e0:	mov	w11, w9
  4409e4:	ubfx	x11, x11, #0, #32
  4409e8:	add	x10, x10, x11
  4409ec:	ldrb	w9, [x10]
  4409f0:	orr	w8, w9, w8
  4409f4:	strb	w8, [x10]
  4409f8:	add	sp, sp, #0x10
  4409fc:	ret
  440a00:	sub	sp, sp, #0x10
  440a04:	mov	w8, #0x1                   	// #1
  440a08:	str	x0, [sp, #8]
  440a0c:	str	w1, [sp, #4]
  440a10:	ldr	x9, [sp, #8]
  440a14:	ldr	w10, [sp, #4]
  440a18:	lsr	w10, w10, #3
  440a1c:	ldrb	w10, [x9, w10, uxtw]
  440a20:	ldr	w11, [sp, #4]
  440a24:	and	w11, w11, #0x7
  440a28:	lsl	w8, w8, w11
  440a2c:	and	w0, w10, w8
  440a30:	add	sp, sp, #0x10
  440a34:	ret
  440a38:	sub	sp, sp, #0x20
  440a3c:	stp	x29, x30, [sp, #16]
  440a40:	add	x29, sp, #0x10
  440a44:	str	x0, [sp, #8]
  440a48:	str	x1, [sp]
  440a4c:	ldr	x0, [sp, #8]
  440a50:	ldr	x1, [sp]
  440a54:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  440a58:	ldp	x29, x30, [sp, #16]
  440a5c:	add	sp, sp, #0x20
  440a60:	ret
  440a64:	sub	sp, sp, #0x20
  440a68:	stp	x29, x30, [sp, #16]
  440a6c:	add	x29, sp, #0x10
  440a70:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  440a74:	add	x1, x1, #0x9cc
  440a78:	mov	w2, #0x12c                 	// #300
  440a7c:	str	x0, [sp, #8]
  440a80:	ldr	x0, [sp, #8]
  440a84:	bl	41b180 <CRYPTO_free@plt>
  440a88:	ldp	x29, x30, [sp, #16]
  440a8c:	add	sp, sp, #0x20
  440a90:	ret
  440a94:	sub	sp, sp, #0x80
  440a98:	stp	x29, x30, [sp, #112]
  440a9c:	add	x29, sp, #0x70
  440aa0:	mov	x8, xzr
  440aa4:	mov	x9, #0x101                 	// #257
  440aa8:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  440aac:	add	x10, x10, #0x1a8
  440ab0:	stur	w0, [x29, #-8]
  440ab4:	stur	w1, [x29, #-12]
  440ab8:	stur	x2, [x29, #-24]
  440abc:	stur	x3, [x29, #-32]
  440ac0:	stur	w4, [x29, #-36]
  440ac4:	sturh	w5, [x29, #-38]
  440ac8:	str	x8, [sp, #48]
  440acc:	ldur	w11, [x29, #-8]
  440ad0:	ldur	w12, [x29, #-12]
  440ad4:	add	w11, w11, w12
  440ad8:	mov	w8, w11
  440adc:	ubfx	x8, x8, #0, #32
  440ae0:	udiv	x13, x8, x9
  440ae4:	mul	x9, x13, x9
  440ae8:	subs	x8, x8, x9
  440aec:	str	w8, [sp, #44]
  440af0:	ldr	w8, [sp, #44]
  440af4:	mov	w9, w8
  440af8:	mov	x13, #0x8                   	// #8
  440afc:	mul	x9, x13, x9
  440b00:	add	x9, x10, x9
  440b04:	ldr	x9, [x9]
  440b08:	stur	x9, [x29, #-48]
  440b0c:	str	x10, [sp, #32]
  440b10:	ldur	x8, [x29, #-48]
  440b14:	cbz	x8, 440b54 <ASN1_generate_nconf@plt+0x22254>
  440b18:	ldur	x8, [x29, #-48]
  440b1c:	ldrh	w9, [x8, #28]
  440b20:	ldur	w10, [x29, #-8]
  440b24:	cmp	w9, w10
  440b28:	b.ne	440b44 <ASN1_generate_nconf@plt+0x22244>  // b.any
  440b2c:	ldur	x8, [x29, #-48]
  440b30:	ldr	w9, [x8, #24]
  440b34:	ldur	w10, [x29, #-12]
  440b38:	cmp	w9, w10
  440b3c:	b.ne	440b44 <ASN1_generate_nconf@plt+0x22244>  // b.any
  440b40:	b	440b54 <ASN1_generate_nconf@plt+0x22254>
  440b44:	ldur	x8, [x29, #-48]
  440b48:	ldr	x8, [x8]
  440b4c:	stur	x8, [x29, #-48]
  440b50:	b	440b10 <ASN1_generate_nconf@plt+0x22210>
  440b54:	ldur	x8, [x29, #-48]
  440b58:	cbnz	x8, 440be0 <ASN1_generate_nconf@plt+0x222e0>
  440b5c:	mov	w0, #0x20                  	// #32
  440b60:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  440b64:	add	x1, x1, #0xa7e
  440b68:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  440b6c:	stur	x0, [x29, #-48]
  440b70:	ldur	x8, [x29, #-48]
  440b74:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  440b78:	add	x9, x9, #0x9b0
  440b7c:	ldr	q0, [x9]
  440b80:	str	q0, [x8]
  440b84:	ldr	q0, [x9, #16]
  440b88:	str	q0, [x8, #16]
  440b8c:	ldr	w10, [sp, #44]
  440b90:	mov	w8, w10
  440b94:	mov	x9, #0x8                   	// #8
  440b98:	mul	x8, x9, x8
  440b9c:	ldr	x11, [sp, #32]
  440ba0:	add	x8, x11, x8
  440ba4:	ldr	x8, [x8]
  440ba8:	ldur	x12, [x29, #-48]
  440bac:	str	x8, [x12]
  440bb0:	ldur	w10, [x29, #-8]
  440bb4:	ldur	x8, [x29, #-48]
  440bb8:	strh	w10, [x8, #28]
  440bbc:	ldur	w10, [x29, #-12]
  440bc0:	ldur	x8, [x29, #-48]
  440bc4:	str	w10, [x8, #24]
  440bc8:	ldur	x8, [x29, #-48]
  440bcc:	ldr	w10, [sp, #44]
  440bd0:	mov	w12, w10
  440bd4:	mul	x9, x9, x12
  440bd8:	add	x9, x11, x9
  440bdc:	str	x8, [x9]
  440be0:	ldur	x8, [x29, #-48]
  440be4:	ldr	x8, [x8, #8]
  440be8:	str	x8, [sp, #56]
  440bec:	ldr	x8, [sp, #56]
  440bf0:	cbz	x8, 440cac <ASN1_generate_nconf@plt+0x223ac>
  440bf4:	ldur	x8, [x29, #-32]
  440bf8:	cbz	x8, 440c74 <ASN1_generate_nconf@plt+0x22374>
  440bfc:	ldur	x0, [x29, #-32]
  440c00:	ldr	x8, [sp, #56]
  440c04:	add	x1, x8, #0x13
  440c08:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  440c0c:	add	x8, x8, #0x1a0
  440c10:	ldrsw	x2, [x8]
  440c14:	bl	41c840 <memcmp@plt>
  440c18:	cbnz	w0, 440c74 <ASN1_generate_nconf@plt+0x22374>
  440c1c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  440c20:	add	x8, x8, #0xc0
  440c24:	ldr	x0, [x8]
  440c28:	str	x0, [sp, #24]
  440c2c:	bl	470d74 <ASN1_generate_nconf@plt+0x52474>
  440c30:	ldur	w9, [x29, #-8]
  440c34:	adrp	x8, 477000 <ASN1_generate_nconf@plt+0x58700>
  440c38:	add	x8, x8, #0xe89
  440c3c:	adrp	x10, 487000 <ASN1_generate_nconf@plt+0x68700>
  440c40:	add	x10, x10, #0xee1
  440c44:	cmp	w9, #0x0
  440c48:	csel	x3, x10, x8, eq  // eq = none
  440c4c:	ldur	x4, [x29, #-24]
  440c50:	ldr	x8, [sp, #24]
  440c54:	str	x0, [sp, #16]
  440c58:	mov	x0, x8
  440c5c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  440c60:	add	x1, x1, #0xa8a
  440c64:	ldr	x2, [sp, #16]
  440c68:	bl	4196e0 <BIO_printf@plt>
  440c6c:	stur	wzr, [x29, #-4]
  440c70:	b	440e0c <ASN1_generate_nconf@plt+0x2250c>
  440c74:	ldur	x0, [x29, #-24]
  440c78:	ldr	x8, [sp, #56]
  440c7c:	ldr	x1, [x8, #8]
  440c80:	bl	41d200 <strcmp@plt>
  440c84:	cbnz	w0, 440c9c <ASN1_generate_nconf@plt+0x2239c>
  440c88:	ldr	x8, [sp, #56]
  440c8c:	str	x8, [sp, #48]
  440c90:	ldur	x8, [x29, #-32]
  440c94:	cbnz	x8, 440c9c <ASN1_generate_nconf@plt+0x2239c>
  440c98:	b	440cac <ASN1_generate_nconf@plt+0x223ac>
  440c9c:	ldr	x8, [sp, #56]
  440ca0:	ldr	x8, [x8]
  440ca4:	str	x8, [sp, #56]
  440ca8:	b	440bec <ASN1_generate_nconf@plt+0x222ec>
  440cac:	ldr	x8, [sp, #48]
  440cb0:	str	x8, [sp, #56]
  440cb4:	ldr	x8, [sp, #56]
  440cb8:	cbnz	x8, 440d9c <ASN1_generate_nconf@plt+0x2249c>
  440cbc:	ldur	x8, [x29, #-48]
  440cc0:	ldrh	w9, [x8, #30]
  440cc4:	cmp	w9, #0x100
  440cc8:	b.lt	440d0c <ASN1_generate_nconf@plt+0x2240c>  // b.tstop
  440ccc:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  440cd0:	add	x8, x8, #0xc0
  440cd4:	ldr	x0, [x8]
  440cd8:	str	x0, [sp, #8]
  440cdc:	bl	470d74 <ASN1_generate_nconf@plt+0x52474>
  440ce0:	ldur	x3, [x29, #-24]
  440ce4:	ldr	x8, [sp, #8]
  440ce8:	str	x0, [sp]
  440cec:	mov	x0, x8
  440cf0:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  440cf4:	add	x1, x1, #0xab4
  440cf8:	ldr	x2, [sp]
  440cfc:	bl	4196e0 <BIO_printf@plt>
  440d00:	mov	w9, #0x1                   	// #1
  440d04:	stur	w9, [x29, #-4]
  440d08:	b	440e0c <ASN1_generate_nconf@plt+0x2250c>
  440d0c:	mov	w0, #0x58                  	// #88
  440d10:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  440d14:	add	x1, x1, #0xadb
  440d18:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  440d1c:	str	x0, [sp, #56]
  440d20:	ldr	x0, [sp, #56]
  440d24:	adrp	x1, 4b1000 <stdin@@GLIBC_2.17+0x10>
  440d28:	add	x1, x1, #0x9d0
  440d2c:	mov	x2, #0x58                  	// #88
  440d30:	bl	41a7b0 <memcpy@plt>
  440d34:	ldr	x8, [sp, #56]
  440d38:	mov	w9, #0xffff                	// #65535
  440d3c:	strh	w9, [x8, #16]
  440d40:	ldur	x0, [x29, #-24]
  440d44:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  440d48:	add	x1, x1, #0x9cc
  440d4c:	mov	w2, #0xab                  	// #171
  440d50:	bl	41af30 <CRYPTO_strdup@plt>
  440d54:	ldr	x8, [sp, #56]
  440d58:	str	x0, [x8, #8]
  440d5c:	ldur	x8, [x29, #-48]
  440d60:	ldr	x8, [x8, #16]
  440d64:	cbz	x8, 440d78 <ASN1_generate_nconf@plt+0x22478>
  440d68:	ldr	x8, [sp, #56]
  440d6c:	ldur	x9, [x29, #-48]
  440d70:	ldr	x9, [x9, #16]
  440d74:	str	x8, [x9]
  440d78:	ldur	x8, [x29, #-48]
  440d7c:	ldr	x8, [x8, #8]
  440d80:	cbnz	x8, 440d90 <ASN1_generate_nconf@plt+0x22490>
  440d84:	ldr	x8, [sp, #56]
  440d88:	ldur	x9, [x29, #-48]
  440d8c:	str	x8, [x9, #8]
  440d90:	ldr	x8, [sp, #56]
  440d94:	ldur	x9, [x29, #-48]
  440d98:	str	x8, [x9, #16]
  440d9c:	ldurh	w8, [x29, #-38]
  440da0:	ldr	x9, [sp, #56]
  440da4:	ldrh	w10, [x9, #16]
  440da8:	cmp	w8, w10
  440dac:	b.ge	440dbc <ASN1_generate_nconf@plt+0x224bc>  // b.tcont
  440db0:	ldurh	w8, [x29, #-38]
  440db4:	ldr	x9, [sp, #56]
  440db8:	strh	w8, [x9, #16]
  440dbc:	ldur	w8, [x29, #-36]
  440dc0:	cbz	w8, 440e08 <ASN1_generate_nconf@plt+0x22508>
  440dc4:	ldr	x8, [sp, #56]
  440dc8:	ldrb	w9, [x8, #18]
  440dcc:	cbnz	w9, 440e08 <ASN1_generate_nconf@plt+0x22508>
  440dd0:	ldr	x8, [sp, #56]
  440dd4:	mov	w9, #0x1                   	// #1
  440dd8:	strb	w9, [x8, #18]
  440ddc:	ldur	x8, [x29, #-48]
  440de0:	ldrh	w9, [x8, #30]
  440de4:	add	w9, w9, #0x1
  440de8:	strh	w9, [x8, #30]
  440dec:	ldr	x8, [sp, #56]
  440df0:	add	x0, x8, #0x13
  440df4:	ldur	x1, [x29, #-32]
  440df8:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  440dfc:	add	x8, x8, #0x1a0
  440e00:	ldrsw	x2, [x8]
  440e04:	bl	41a7b0 <memcpy@plt>
  440e08:	stur	wzr, [x29, #-4]
  440e0c:	ldur	w0, [x29, #-4]
  440e10:	ldp	x29, x30, [sp, #112]
  440e14:	add	sp, sp, #0x80
  440e18:	ret
  440e1c:	sub	sp, sp, #0x20
  440e20:	stp	x29, x30, [sp, #16]
  440e24:	add	x29, sp, #0x10
  440e28:	str	x0, [sp, #8]
  440e2c:	ldr	x0, [sp, #8]
  440e30:	bl	41df60 <OPENSSL_sk_num@plt>
  440e34:	ldp	x29, x30, [sp, #16]
  440e38:	add	sp, sp, #0x20
  440e3c:	ret
  440e40:	sub	sp, sp, #0x20
  440e44:	stp	x29, x30, [sp, #16]
  440e48:	add	x29, sp, #0x10
  440e4c:	str	x0, [sp, #8]
  440e50:	str	w1, [sp, #4]
  440e54:	ldr	x0, [sp, #8]
  440e58:	ldr	w1, [sp, #4]
  440e5c:	bl	4195d0 <OPENSSL_sk_value@plt>
  440e60:	ldp	x29, x30, [sp, #16]
  440e64:	add	sp, sp, #0x20
  440e68:	ret
  440e6c:	sub	sp, sp, #0x20
  440e70:	stp	x29, x30, [sp, #16]
  440e74:	add	x29, sp, #0x10
  440e78:	str	x0, [sp, #8]
  440e7c:	str	x1, [sp]
  440e80:	ldr	x0, [sp, #8]
  440e84:	ldr	x1, [sp]
  440e88:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  440e8c:	ldp	x29, x30, [sp, #16]
  440e90:	add	sp, sp, #0x20
  440e94:	ret
  440e98:	stp	x29, x30, [sp, #-32]!
  440e9c:	str	x28, [sp, #16]
  440ea0:	mov	x29, sp
  440ea4:	sub	sp, sp, #0x4a0
  440ea8:	mov	x8, xzr
  440eac:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  440eb0:	add	x9, x9, #0xa8
  440eb4:	mov	w10, #0x1                   	// #1
  440eb8:	mov	w11, #0xffffffff            	// #-1
  440ebc:	mov	w12, #0x8005                	// #32773
  440ec0:	mov	x13, #0xffffffffffffffff    	// #-1
  440ec4:	mov	x14, #0x1001                	// #4097
  440ec8:	adrp	x2, 485000 <ASN1_generate_nconf@plt+0x66700>
  440ecc:	add	x2, x2, #0x838
  440ed0:	adrp	x15, 4b1000 <stdin@@GLIBC_2.17+0x10>
  440ed4:	add	x15, x15, #0xc0
  440ed8:	adrp	x16, 4b1000 <stdin@@GLIBC_2.17+0x10>
  440edc:	add	x16, x16, #0xa30
  440ee0:	adrp	x17, 4b1000 <stdin@@GLIBC_2.17+0x10>
  440ee4:	add	x17, x17, #0xa38
  440ee8:	adrp	x18, 492000 <ASN1_generate_nconf@plt+0x73700>
  440eec:	add	x18, x18, #0x8bb
  440ef0:	adrp	x3, 478000 <ASN1_generate_nconf@plt+0x59700>
  440ef4:	add	x3, x3, #0x6d4
  440ef8:	adrp	x4, 48b000 <ASN1_generate_nconf@plt+0x6c700>
  440efc:	add	x4, x4, #0x613
  440f00:	adrp	x5, 484000 <ASN1_generate_nconf@plt+0x65700>
  440f04:	add	x5, x5, #0xf84
  440f08:	adrp	x6, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  440f0c:	add	x6, x6, #0xfe8
  440f10:	adrp	x7, 485000 <ASN1_generate_nconf@plt+0x66700>
  440f14:	add	x7, x7, #0x411
  440f18:	stur	w0, [x29, #-4]
  440f1c:	stur	x1, [x29, #-16]
  440f20:	stur	x8, [x29, #-24]
  440f24:	stur	x8, [x29, #-32]
  440f28:	stur	x8, [x29, #-40]
  440f2c:	stur	x8, [x29, #-48]
  440f30:	stur	x8, [x29, #-56]
  440f34:	stur	x8, [x29, #-64]
  440f38:	stur	x8, [x29, #-72]
  440f3c:	stur	x8, [x29, #-80]
  440f40:	stur	x8, [x29, #-88]
  440f44:	stur	x8, [x29, #-96]
  440f48:	stur	x8, [x29, #-104]
  440f4c:	stur	x8, [x29, #-112]
  440f50:	stur	x8, [x29, #-120]
  440f54:	stur	x8, [x29, #-128]
  440f58:	stur	x8, [x29, #-136]
  440f5c:	stur	x8, [x29, #-144]
  440f60:	stur	x8, [x29, #-152]
  440f64:	stur	x8, [x29, #-160]
  440f68:	stur	x8, [x29, #-168]
  440f6c:	stur	x8, [x29, #-176]
  440f70:	stur	x8, [x29, #-184]
  440f74:	stur	x8, [x29, #-208]
  440f78:	stur	x8, [x29, #-216]
  440f7c:	stur	x8, [x29, #-224]
  440f80:	stur	x8, [x29, #-232]
  440f84:	stur	x8, [x29, #-240]
  440f88:	stur	x8, [x29, #-248]
  440f8c:	stur	x8, [x29, #-256]
  440f90:	str	x8, [sp, #920]
  440f94:	ldr	x9, [x9]
  440f98:	str	x9, [sp, #912]
  440f9c:	str	x8, [sp, #904]
  440fa0:	str	x8, [sp, #896]
  440fa4:	str	w10, [sp, #888]
  440fa8:	str	wzr, [sp, #884]
  440fac:	str	wzr, [sp, #880]
  440fb0:	str	wzr, [sp, #876]
  440fb4:	str	wzr, [sp, #872]
  440fb8:	str	wzr, [sp, #868]
  440fbc:	str	w11, [sp, #864]
  440fc0:	str	wzr, [sp, #860]
  440fc4:	str	w12, [sp, #856]
  440fc8:	str	w12, [sp, #852]
  440fcc:	str	w12, [sp, #848]
  440fd0:	str	wzr, [sp, #844]
  440fd4:	str	wzr, [sp, #840]
  440fd8:	str	wzr, [sp, #836]
  440fdc:	str	wzr, [sp, #832]
  440fe0:	str	wzr, [sp, #828]
  440fe4:	str	wzr, [sp, #824]
  440fe8:	str	wzr, [sp, #820]
  440fec:	str	wzr, [sp, #816]
  440ff0:	str	wzr, [sp, #812]
  440ff4:	str	wzr, [sp, #808]
  440ff8:	str	x13, [sp, #800]
  440ffc:	str	x14, [sp, #792]
  441000:	str	xzr, [sp, #784]
  441004:	str	x2, [sp, #440]
  441008:	str	x15, [sp, #432]
  44100c:	str	x16, [sp, #424]
  441010:	str	x17, [sp, #416]
  441014:	str	x18, [sp, #408]
  441018:	str	x3, [sp, #400]
  44101c:	str	x4, [sp, #392]
  441020:	str	x5, [sp, #384]
  441024:	str	x6, [sp, #376]
  441028:	str	x7, [sp, #368]
  44102c:	bl	41c9a0 <EVP_des_ede3_cbc@plt>
  441030:	stur	x0, [x29, #-120]
  441034:	ldur	w0, [x29, #-4]
  441038:	ldur	x1, [x29, #-16]
  44103c:	ldr	x2, [sp, #440]
  441040:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  441044:	stur	x0, [x29, #-200]
  441048:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  44104c:	str	w0, [sp, #892]
  441050:	cbz	w0, 441748 <ASN1_generate_nconf@plt+0x22e48>
  441054:	ldr	w8, [sp, #892]
  441058:	add	w9, w8, #0x1
  44105c:	cmp	w9, #0x1
  441060:	str	w8, [sp, #364]
  441064:	b.ls	441320 <ASN1_generate_nconf@plt+0x22a20>  // b.plast
  441068:	b	44106c <ASN1_generate_nconf@plt+0x2276c>
  44106c:	ldr	w8, [sp, #364]
  441070:	cmp	w8, #0x1
  441074:	b.eq	44133c <ASN1_generate_nconf@plt+0x22a3c>  // b.none
  441078:	b	44107c <ASN1_generate_nconf@plt+0x2277c>
  44107c:	ldr	w8, [sp, #364]
  441080:	cmp	w8, #0x2
  441084:	b.eq	441350 <ASN1_generate_nconf@plt+0x22a50>  // b.none
  441088:	b	44108c <ASN1_generate_nconf@plt+0x2278c>
  44108c:	ldr	w8, [sp, #364]
  441090:	cmp	w8, #0x3
  441094:	b.eq	44136c <ASN1_generate_nconf@plt+0x22a6c>  // b.none
  441098:	b	44109c <ASN1_generate_nconf@plt+0x2279c>
  44109c:	ldr	w8, [sp, #364]
  4410a0:	cmp	w8, #0x4
  4410a4:	b.eq	441388 <ASN1_generate_nconf@plt+0x22a88>  // b.none
  4410a8:	b	4410ac <ASN1_generate_nconf@plt+0x227ac>
  4410ac:	ldr	w8, [sp, #364]
  4410b0:	cmp	w8, #0x5
  4410b4:	b.eq	4413a0 <ASN1_generate_nconf@plt+0x22aa0>  // b.none
  4410b8:	b	4410bc <ASN1_generate_nconf@plt+0x227bc>
  4410bc:	ldr	w8, [sp, #364]
  4410c0:	cmp	w8, #0x6
  4410c4:	b.eq	4413d8 <ASN1_generate_nconf@plt+0x22ad8>  // b.none
  4410c8:	b	4410cc <ASN1_generate_nconf@plt+0x227cc>
  4410cc:	ldr	w8, [sp, #364]
  4410d0:	cmp	w8, #0x7
  4410d4:	b.eq	4413e4 <ASN1_generate_nconf@plt+0x22ae4>  // b.none
  4410d8:	b	4410dc <ASN1_generate_nconf@plt+0x227dc>
  4410dc:	ldr	w8, [sp, #364]
  4410e0:	cmp	w8, #0x8
  4410e4:	b.eq	4413f0 <ASN1_generate_nconf@plt+0x22af0>  // b.none
  4410e8:	b	4410ec <ASN1_generate_nconf@plt+0x227ec>
  4410ec:	ldr	w8, [sp, #364]
  4410f0:	cmp	w8, #0x9
  4410f4:	b.eq	4413fc <ASN1_generate_nconf@plt+0x22afc>  // b.none
  4410f8:	b	4410fc <ASN1_generate_nconf@plt+0x227fc>
  4410fc:	ldr	w8, [sp, #364]
  441100:	cmp	w8, #0xa
  441104:	b.eq	441408 <ASN1_generate_nconf@plt+0x22b08>  // b.none
  441108:	b	44110c <ASN1_generate_nconf@plt+0x2280c>
  44110c:	ldr	w8, [sp, #364]
  441110:	cmp	w8, #0xb
  441114:	b.eq	441424 <ASN1_generate_nconf@plt+0x22b24>  // b.none
  441118:	b	44111c <ASN1_generate_nconf@plt+0x2281c>
  44111c:	ldr	w8, [sp, #364]
  441120:	cmp	w8, #0xc
  441124:	b.eq	441430 <ASN1_generate_nconf@plt+0x22b30>  // b.none
  441128:	b	44112c <ASN1_generate_nconf@plt+0x2282c>
  44112c:	ldr	w8, [sp, #364]
  441130:	cmp	w8, #0xd
  441134:	b.eq	44143c <ASN1_generate_nconf@plt+0x22b3c>  // b.none
  441138:	b	44113c <ASN1_generate_nconf@plt+0x2283c>
  44113c:	ldr	w8, [sp, #364]
  441140:	cmp	w8, #0xe
  441144:	b.eq	441448 <ASN1_generate_nconf@plt+0x22b48>  // b.none
  441148:	b	44114c <ASN1_generate_nconf@plt+0x2284c>
  44114c:	ldr	w8, [sp, #364]
  441150:	cmp	w8, #0xf
  441154:	b.eq	441454 <ASN1_generate_nconf@plt+0x22b54>  // b.none
  441158:	b	44115c <ASN1_generate_nconf@plt+0x2285c>
  44115c:	ldr	w8, [sp, #364]
  441160:	cmp	w8, #0x10
  441164:	b.eq	441478 <ASN1_generate_nconf@plt+0x22b78>  // b.none
  441168:	b	44116c <ASN1_generate_nconf@plt+0x2286c>
  44116c:	ldr	w8, [sp, #364]
  441170:	cmp	w8, #0x11
  441174:	b.eq	44148c <ASN1_generate_nconf@plt+0x22b8c>  // b.none
  441178:	b	44117c <ASN1_generate_nconf@plt+0x2287c>
  44117c:	ldr	w8, [sp, #364]
  441180:	cmp	w8, #0x12
  441184:	b.eq	4414d0 <ASN1_generate_nconf@plt+0x22bd0>  // b.none
  441188:	b	44118c <ASN1_generate_nconf@plt+0x2288c>
  44118c:	ldr	w8, [sp, #364]
  441190:	cmp	w8, #0x13
  441194:	b.eq	441514 <ASN1_generate_nconf@plt+0x22c14>  // b.none
  441198:	b	44119c <ASN1_generate_nconf@plt+0x2289c>
  44119c:	ldr	w8, [sp, #364]
  4411a0:	cmp	w8, #0x14
  4411a4:	b.eq	441528 <ASN1_generate_nconf@plt+0x22c28>  // b.none
  4411a8:	b	4411ac <ASN1_generate_nconf@plt+0x228ac>
  4411ac:	ldr	w8, [sp, #364]
  4411b0:	cmp	w8, #0x15
  4411b4:	b.eq	441534 <ASN1_generate_nconf@plt+0x22c34>  // b.none
  4411b8:	b	4411bc <ASN1_generate_nconf@plt+0x228bc>
  4411bc:	ldr	w8, [sp, #364]
  4411c0:	cmp	w8, #0x16
  4411c4:	b.eq	441540 <ASN1_generate_nconf@plt+0x22c40>  // b.none
  4411c8:	b	4411cc <ASN1_generate_nconf@plt+0x228cc>
  4411cc:	ldr	w8, [sp, #364]
  4411d0:	cmp	w8, #0x17
  4411d4:	b.eq	44154c <ASN1_generate_nconf@plt+0x22c4c>  // b.none
  4411d8:	b	4411dc <ASN1_generate_nconf@plt+0x228dc>
  4411dc:	ldr	w8, [sp, #364]
  4411e0:	cmp	w8, #0x18
  4411e4:	b.eq	441558 <ASN1_generate_nconf@plt+0x22c58>  // b.none
  4411e8:	b	4411ec <ASN1_generate_nconf@plt+0x228ec>
  4411ec:	ldr	w8, [sp, #364]
  4411f0:	cmp	w8, #0x19
  4411f4:	b.eq	441564 <ASN1_generate_nconf@plt+0x22c64>  // b.none
  4411f8:	b	4411fc <ASN1_generate_nconf@plt+0x228fc>
  4411fc:	ldr	w8, [sp, #364]
  441200:	cmp	w8, #0x1a
  441204:	b.eq	441570 <ASN1_generate_nconf@plt+0x22c70>  // b.none
  441208:	b	44120c <ASN1_generate_nconf@plt+0x2290c>
  44120c:	ldr	w8, [sp, #364]
  441210:	cmp	w8, #0x1b
  441214:	b.eq	44157c <ASN1_generate_nconf@plt+0x22c7c>  // b.none
  441218:	b	44121c <ASN1_generate_nconf@plt+0x2291c>
  44121c:	ldr	w8, [sp, #364]
  441220:	cmp	w8, #0x1c
  441224:	b.eq	441590 <ASN1_generate_nconf@plt+0x22c90>  // b.none
  441228:	b	44122c <ASN1_generate_nconf@plt+0x2292c>
  44122c:	ldr	w8, [sp, #364]
  441230:	cmp	w8, #0x1d
  441234:	b.eq	441634 <ASN1_generate_nconf@plt+0x22d34>  // b.none
  441238:	b	44123c <ASN1_generate_nconf@plt+0x2293c>
  44123c:	ldr	w8, [sp, #364]
  441240:	cmp	w8, #0x1e
  441244:	b.eq	441628 <ASN1_generate_nconf@plt+0x22d28>  // b.none
  441248:	b	44124c <ASN1_generate_nconf@plt+0x2294c>
  44124c:	ldr	w8, [sp, #364]
  441250:	cmp	w8, #0x1f
  441254:	b.eq	4415b4 <ASN1_generate_nconf@plt+0x22cb4>  // b.none
  441258:	b	44125c <ASN1_generate_nconf@plt+0x2295c>
  44125c:	ldr	w8, [sp, #364]
  441260:	cmp	w8, #0x20
  441264:	b.eq	4415c0 <ASN1_generate_nconf@plt+0x22cc0>  // b.none
  441268:	b	44126c <ASN1_generate_nconf@plt+0x2296c>
  44126c:	ldr	w8, [sp, #364]
  441270:	cmp	w8, #0x21
  441274:	b.eq	441640 <ASN1_generate_nconf@plt+0x22d40>  // b.none
  441278:	b	44127c <ASN1_generate_nconf@plt+0x2297c>
  44127c:	ldr	w8, [sp, #364]
  441280:	cmp	w8, #0x22
  441284:	b.eq	4415cc <ASN1_generate_nconf@plt+0x22ccc>  // b.none
  441288:	b	44128c <ASN1_generate_nconf@plt+0x2298c>
  44128c:	ldr	w8, [sp, #364]
  441290:	cmp	w8, #0x23
  441294:	b.eq	4415dc <ASN1_generate_nconf@plt+0x22cdc>  // b.none
  441298:	b	44129c <ASN1_generate_nconf@plt+0x2299c>
  44129c:	ldr	w8, [sp, #364]
  4412a0:	cmp	w8, #0x24
  4412a4:	b.eq	44164c <ASN1_generate_nconf@plt+0x22d4c>  // b.none
  4412a8:	b	4412ac <ASN1_generate_nconf@plt+0x229ac>
  4412ac:	ldr	w8, [sp, #364]
  4412b0:	cmp	w8, #0x25
  4412b4:	b.eq	441700 <ASN1_generate_nconf@plt+0x22e00>  // b.none
  4412b8:	b	4412bc <ASN1_generate_nconf@plt+0x229bc>
  4412bc:	ldr	w8, [sp, #364]
  4412c0:	cmp	w8, #0x26
  4412c4:	b.eq	44170c <ASN1_generate_nconf@plt+0x22e0c>  // b.none
  4412c8:	b	4412cc <ASN1_generate_nconf@plt+0x229cc>
  4412cc:	ldr	w8, [sp, #364]
  4412d0:	cmp	w8, #0x27
  4412d4:	b.eq	441718 <ASN1_generate_nconf@plt+0x22e18>  // b.none
  4412d8:	b	4412dc <ASN1_generate_nconf@plt+0x229dc>
  4412dc:	ldr	w8, [sp, #364]
  4412e0:	cmp	w8, #0x28
  4412e4:	b.eq	441728 <ASN1_generate_nconf@plt+0x22e28>  // b.none
  4412e8:	b	4412ec <ASN1_generate_nconf@plt+0x229ec>
  4412ec:	ldr	w8, [sp, #364]
  4412f0:	cmp	w8, #0x5dc
  4412f4:	b.eq	441460 <ASN1_generate_nconf@plt+0x22b60>  // b.none
  4412f8:	b	4412fc <ASN1_generate_nconf@plt+0x229fc>
  4412fc:	ldr	w8, [sp, #364]
  441300:	subs	w9, w8, #0x5dd
  441304:	cmp	w9, #0x1
  441308:	b.ls	441464 <ASN1_generate_nconf@plt+0x22b64>  // b.plast
  44130c:	b	441310 <ASN1_generate_nconf@plt+0x22a10>
  441310:	ldr	w8, [sp, #364]
  441314:	cmp	w8, #0x5df
  441318:	b.eq	441460 <ASN1_generate_nconf@plt+0x22b60>  // b.none
  44131c:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  441320:	ldr	x8, [sp, #432]
  441324:	ldr	x0, [x8]
  441328:	ldur	x2, [x29, #-200]
  44132c:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  441330:	add	x1, x1, #0x466
  441334:	bl	4196e0 <BIO_printf@plt>
  441338:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  44133c:	adrp	x0, 485000 <ASN1_generate_nconf@plt+0x66700>
  441340:	add	x0, x0, #0x838
  441344:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  441348:	str	wzr, [sp, #888]
  44134c:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  441350:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  441354:	mov	x1, #0x2                   	// #2
  441358:	add	x2, sp, #0x358
  44135c:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  441360:	cbnz	w0, 441368 <ASN1_generate_nconf@plt+0x22a68>
  441364:	b	441320 <ASN1_generate_nconf@plt+0x22a20>
  441368:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  44136c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  441370:	mov	x1, #0x2                   	// #2
  441374:	add	x2, sp, #0x354
  441378:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  44137c:	cbnz	w0, 441384 <ASN1_generate_nconf@plt+0x22a84>
  441380:	b	441320 <ASN1_generate_nconf@plt+0x22a20>
  441384:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  441388:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44138c:	mov	w8, wzr
  441390:	mov	w1, w8
  441394:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  441398:	stur	x0, [x29, #-48]
  44139c:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  4413a0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4413a4:	bl	41d860 <ENGINE_by_id@plt>
  4413a8:	stur	x0, [x29, #-56]
  4413ac:	ldur	x8, [x29, #-56]
  4413b0:	cbnz	x8, 4413d4 <ASN1_generate_nconf@plt+0x22ad4>
  4413b4:	ldr	x8, [sp, #432]
  4413b8:	ldr	x0, [x8]
  4413bc:	ldur	x9, [x29, #-16]
  4413c0:	ldr	x2, [x9]
  4413c4:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  4413c8:	add	x1, x1, #0xee9
  4413cc:	bl	4196e0 <BIO_printf@plt>
  4413d0:	b	441320 <ASN1_generate_nconf@plt+0x22a20>
  4413d4:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  4413d8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4413dc:	stur	x0, [x29, #-176]
  4413e0:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  4413e4:	mov	w8, #0x1                   	// #1
  4413e8:	str	w8, [sp, #812]
  4413ec:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  4413f0:	mov	w8, #0x1                   	// #1
  4413f4:	str	w8, [sp, #872]
  4413f8:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  4413fc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  441400:	str	x0, [sp, #912]
  441404:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  441408:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44140c:	mov	x1, #0x7be                 	// #1982
  441410:	add	x2, sp, #0x350
  441414:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  441418:	cbnz	w0, 441420 <ASN1_generate_nconf@plt+0x22b20>
  44141c:	b	441320 <ASN1_generate_nconf@plt+0x22a20>
  441420:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  441424:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  441428:	stur	x0, [x29, #-160]
  44142c:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  441430:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  441434:	stur	x0, [x29, #-168]
  441438:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  44143c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  441440:	str	x0, [sp, #904]
  441444:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  441448:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44144c:	stur	x0, [x29, #-208]
  441450:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  441454:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  441458:	stur	x0, [x29, #-216]
  44145c:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  441460:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  441464:	ldr	w0, [sp, #892]
  441468:	bl	46a49c <ASN1_generate_nconf@plt+0x4bb9c>
  44146c:	cbnz	w0, 441474 <ASN1_generate_nconf@plt+0x22b74>
  441470:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  441474:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  441478:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44147c:	str	x0, [sp, #896]
  441480:	mov	w8, #0x1                   	// #1
  441484:	str	w8, [sp, #872]
  441488:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  44148c:	ldur	x8, [x29, #-80]
  441490:	cbnz	x8, 44149c <ASN1_generate_nconf@plt+0x22b9c>
  441494:	bl	442c0c <ASN1_generate_nconf@plt+0x2430c>
  441498:	stur	x0, [x29, #-80]
  44149c:	ldur	x8, [x29, #-80]
  4414a0:	cbz	x8, 4414c8 <ASN1_generate_nconf@plt+0x22bc8>
  4414a4:	ldur	x0, [x29, #-80]
  4414a8:	str	x0, [sp, #352]
  4414ac:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4414b0:	ldr	x8, [sp, #352]
  4414b4:	str	x0, [sp, #344]
  4414b8:	mov	x0, x8
  4414bc:	ldr	x1, [sp, #344]
  4414c0:	bl	442c20 <ASN1_generate_nconf@plt+0x24320>
  4414c4:	cbnz	w0, 4414cc <ASN1_generate_nconf@plt+0x22bcc>
  4414c8:	b	441320 <ASN1_generate_nconf@plt+0x22a20>
  4414cc:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  4414d0:	ldur	x8, [x29, #-88]
  4414d4:	cbnz	x8, 4414e0 <ASN1_generate_nconf@plt+0x22be0>
  4414d8:	bl	442c0c <ASN1_generate_nconf@plt+0x2430c>
  4414dc:	stur	x0, [x29, #-88]
  4414e0:	ldur	x8, [x29, #-88]
  4414e4:	cbz	x8, 44150c <ASN1_generate_nconf@plt+0x22c0c>
  4414e8:	ldur	x0, [x29, #-88]
  4414ec:	str	x0, [sp, #336]
  4414f0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4414f4:	ldr	x8, [sp, #336]
  4414f8:	str	x0, [sp, #328]
  4414fc:	mov	x0, x8
  441500:	ldr	x1, [sp, #328]
  441504:	bl	442c20 <ASN1_generate_nconf@plt+0x24320>
  441508:	cbnz	w0, 441510 <ASN1_generate_nconf@plt+0x22c10>
  44150c:	b	441320 <ASN1_generate_nconf@plt+0x22a20>
  441510:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  441514:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  441518:	add	x8, x8, #0xa28
  44151c:	mov	w9, #0x1                   	// #1
  441520:	str	w9, [x8]
  441524:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  441528:	mov	w8, #0x1                   	// #1
  44152c:	str	w8, [sp, #820]
  441530:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  441534:	mov	w8, #0x1                   	// #1
  441538:	str	w8, [sp, #844]
  44153c:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  441540:	mov	w8, #0x1                   	// #1
  441544:	str	w8, [sp, #836]
  441548:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  44154c:	mov	w8, #0x1                   	// #1
  441550:	str	w8, [sp, #824]
  441554:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  441558:	mov	w8, #0x1                   	// #1
  44155c:	str	w8, [sp, #832]
  441560:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  441564:	mov	w8, #0x1                   	// #1
  441568:	str	w8, [sp, #868]
  44156c:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  441570:	mov	x8, #0x1000                	// #4096
  441574:	str	x8, [sp, #792]
  441578:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  44157c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  441580:	bl	46aae8 <ASN1_generate_nconf@plt+0x4c1e8>
  441584:	cbnz	w0, 44158c <ASN1_generate_nconf@plt+0x22c8c>
  441588:	b	441320 <ASN1_generate_nconf@plt+0x22a20>
  44158c:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  441590:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  441594:	add	x8, sp, #0x310
  441598:	str	x0, [sp, #320]
  44159c:	mov	x0, x8
  4415a0:	ldr	x1, [sp, #320]
  4415a4:	bl	46cda0 <ASN1_generate_nconf@plt+0x4e4a0>
  4415a8:	cbnz	w0, 4415b0 <ASN1_generate_nconf@plt+0x22cb0>
  4415ac:	b	441320 <ASN1_generate_nconf@plt+0x22a20>
  4415b0:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  4415b4:	mov	w8, #0x1                   	// #1
  4415b8:	str	w8, [sp, #828]
  4415bc:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  4415c0:	mov	w8, #0x1                   	// #1
  4415c4:	str	w8, [sp, #884]
  4415c8:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  4415cc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4415d0:	bl	41a130 <atoi@plt>
  4415d4:	str	w0, [sp, #880]
  4415d8:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  4415dc:	ldur	x8, [x29, #-24]
  4415e0:	cbz	x8, 4415fc <ASN1_generate_nconf@plt+0x22cfc>
  4415e4:	ldr	x8, [sp, #432]
  4415e8:	ldr	x0, [x8]
  4415ec:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  4415f0:	add	x1, x1, #0xf06
  4415f4:	bl	4196e0 <BIO_printf@plt>
  4415f8:	b	441320 <ASN1_generate_nconf@plt+0x22a20>
  4415fc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  441600:	mov	x8, xzr
  441604:	str	x0, [sp, #312]
  441608:	mov	x0, x8
  44160c:	ldr	x1, [sp, #312]
  441610:	bl	419d20 <s2i_ASN1_INTEGER@plt>
  441614:	stur	x0, [x29, #-24]
  441618:	ldur	x8, [x29, #-24]
  44161c:	cbnz	x8, 441624 <ASN1_generate_nconf@plt+0x22d24>
  441620:	b	441320 <ASN1_generate_nconf@plt+0x22a20>
  441624:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  441628:	mov	w8, #0x1                   	// #1
  44162c:	str	w8, [sp, #816]
  441630:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  441634:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  441638:	str	x0, [sp, #920]
  44163c:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  441640:	mov	w8, #0x1                   	// #1
  441644:	str	w8, [sp, #840]
  441648:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  44164c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  441650:	stur	x0, [x29, #-192]
  441654:	ldur	x8, [x29, #-96]
  441658:	cbnz	x8, 441694 <ASN1_generate_nconf@plt+0x22d94>
  44165c:	adrp	x0, 442000 <ASN1_generate_nconf@plt+0x23700>
  441660:	add	x0, x0, #0xc78
  441664:	adrp	x1, 442000 <ASN1_generate_nconf@plt+0x23700>
  441668:	add	x1, x1, #0xc9c
  44166c:	bl	442c4c <ASN1_generate_nconf@plt+0x2434c>
  441670:	stur	x0, [x29, #-96]
  441674:	bl	41be60 <BIO_s_mem@plt>
  441678:	bl	41b5c0 <BIO_new@plt>
  44167c:	stur	x0, [x29, #-144]
  441680:	ldur	x8, [x29, #-96]
  441684:	cbz	x8, 441690 <ASN1_generate_nconf@plt+0x22d90>
  441688:	ldur	x8, [x29, #-144]
  44168c:	cbnz	x8, 441694 <ASN1_generate_nconf@plt+0x22d94>
  441690:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  441694:	ldur	x0, [x29, #-96]
  441698:	ldur	x1, [x29, #-192]
  44169c:	bl	442cc8 <ASN1_generate_nconf@plt+0x243c8>
  4416a0:	str	w0, [sp, #876]
  4416a4:	ldr	w8, [sp, #876]
  4416a8:	cmp	w8, #0x1
  4416ac:	b.ne	4416b4 <ASN1_generate_nconf@plt+0x22db4>  // b.any
  4416b0:	b	441320 <ASN1_generate_nconf@plt+0x22a20>
  4416b4:	ldr	w8, [sp, #876]
  4416b8:	cmp	w8, #0x0
  4416bc:	cset	w8, lt  // lt = tstop
  4416c0:	tbnz	w8, #0, 4416f8 <ASN1_generate_nconf@plt+0x22df8>
  4416c4:	ldur	x0, [x29, #-144]
  4416c8:	str	x0, [sp, #304]
  4416cc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4416d0:	ldr	x8, [sp, #304]
  4416d4:	str	x0, [sp, #296]
  4416d8:	mov	x0, x8
  4416dc:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  4416e0:	add	x1, x1, #0x34f
  4416e4:	ldr	x2, [sp, #296]
  4416e8:	bl	4196e0 <BIO_printf@plt>
  4416ec:	cmp	w0, #0x0
  4416f0:	cset	w9, ge  // ge = tcont
  4416f4:	tbnz	w9, #0, 4416fc <ASN1_generate_nconf@plt+0x22dfc>
  4416f8:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  4416fc:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  441700:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  441704:	stur	x0, [x29, #-152]
  441708:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  44170c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  441710:	stur	x0, [x29, #-256]
  441714:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  441718:	mov	w8, #0x1                   	// #1
  44171c:	str	w8, [sp, #808]
  441720:	str	w8, [sp, #872]
  441724:	b	441744 <ASN1_generate_nconf@plt+0x22e44>
  441728:	bl	472534 <ASN1_generate_nconf@plt+0x53c34>
  44172c:	sub	x1, x29, #0x80
  441730:	bl	471348 <ASN1_generate_nconf@plt+0x52a48>
  441734:	cbnz	w0, 44173c <ASN1_generate_nconf@plt+0x22e3c>
  441738:	b	441320 <ASN1_generate_nconf@plt+0x22a20>
  44173c:	ldur	x8, [x29, #-128]
  441740:	stur	x8, [x29, #-136]
  441744:	b	441048 <ASN1_generate_nconf@plt+0x22748>
  441748:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  44174c:	stur	w0, [x29, #-4]
  441750:	ldur	w8, [x29, #-4]
  441754:	cbz	w8, 44175c <ASN1_generate_nconf@plt+0x22e5c>
  441758:	b	441320 <ASN1_generate_nconf@plt+0x22a20>
  44175c:	ldr	w8, [sp, #880]
  441760:	cbz	w8, 441780 <ASN1_generate_nconf@plt+0x22e80>
  441764:	ldr	w8, [sp, #884]
  441768:	cbnz	w8, 441780 <ASN1_generate_nconf@plt+0x22e80>
  44176c:	ldr	x8, [sp, #432]
  441770:	ldr	x0, [x8]
  441774:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  441778:	add	x1, x1, #0xf24
  44177c:	bl	4196e0 <BIO_printf@plt>
  441780:	ldr	w8, [sp, #884]
  441784:	cbz	w8, 441798 <ASN1_generate_nconf@plt+0x22e98>
  441788:	ldur	x8, [x29, #-160]
  44178c:	cbnz	x8, 441798 <ASN1_generate_nconf@plt+0x22e98>
  441790:	mov	w8, #0x1                   	// #1
  441794:	str	w8, [sp, #872]
  441798:	ldr	w8, [sp, #872]
  44179c:	mov	w9, #0x0                   	// #0
  4417a0:	str	w9, [sp, #292]
  4417a4:	cbz	w8, 4417b8 <ASN1_generate_nconf@plt+0x22eb8>
  4417a8:	ldur	x8, [x29, #-64]
  4417ac:	cmp	x8, #0x0
  4417b0:	cset	w9, eq  // eq = none
  4417b4:	str	w9, [sp, #292]
  4417b8:	ldr	w8, [sp, #292]
  4417bc:	mov	w9, wzr
  4417c0:	mov	w10, #0x1                   	// #1
  4417c4:	tst	w8, #0x1
  4417c8:	csel	w8, w10, w9, ne  // ne = any
  4417cc:	str	w8, [sp, #860]
  4417d0:	ldur	x0, [x29, #-208]
  4417d4:	ldur	x1, [x29, #-216]
  4417d8:	sub	x2, x29, #0xe0
  4417dc:	sub	x3, x29, #0xe8
  4417e0:	bl	46b49c <ASN1_generate_nconf@plt+0x4cb9c>
  4417e4:	cbnz	w0, 441800 <ASN1_generate_nconf@plt+0x22f00>
  4417e8:	ldr	x8, [sp, #432]
  4417ec:	ldr	x0, [x8]
  4417f0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4417f4:	add	x1, x1, #0x1b7
  4417f8:	bl	4196e0 <BIO_printf@plt>
  4417fc:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  441800:	ldr	w8, [sp, #868]
  441804:	cbz	w8, 441820 <ASN1_generate_nconf@plt+0x22f20>
  441808:	ldr	x8, [sp, #432]
  44180c:	ldr	x0, [x8]
  441810:	ldr	x2, [sp, #912]
  441814:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  441818:	add	x1, x1, #0x2ed
  44181c:	bl	4196e0 <BIO_printf@plt>
  441820:	ldr	x0, [sp, #912]
  441824:	bl	46ba20 <ASN1_generate_nconf@plt+0x4d120>
  441828:	ldr	x8, [sp, #424]
  44182c:	str	x0, [x8]
  441830:	ldur	x9, [x29, #-144]
  441834:	cbz	x9, 44186c <ASN1_generate_nconf@plt+0x22f6c>
  441838:	ldr	w8, [sp, #868]
  44183c:	cbz	w8, 441854 <ASN1_generate_nconf@plt+0x22f54>
  441840:	ldr	x8, [sp, #432]
  441844:	ldr	x0, [x8]
  441848:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  44184c:	add	x1, x1, #0xf52
  441850:	bl	4196e0 <BIO_printf@plt>
  441854:	ldur	x0, [x29, #-144]
  441858:	mov	x8, xzr
  44185c:	mov	x1, x8
  441860:	bl	46b8e8 <ASN1_generate_nconf@plt+0x4cfe8>
  441864:	ldr	x8, [sp, #416]
  441868:	str	x0, [x8]
  44186c:	ldr	x8, [sp, #912]
  441870:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  441874:	add	x9, x9, #0xa8
  441878:	ldr	x9, [x9]
  44187c:	cmp	x8, x9
  441880:	b.eq	441898 <ASN1_generate_nconf@plt+0x22f98>  // b.none
  441884:	ldr	x8, [sp, #424]
  441888:	ldr	x0, [x8]
  44188c:	bl	46bb64 <ASN1_generate_nconf@plt+0x4d264>
  441890:	cbnz	w0, 441898 <ASN1_generate_nconf@plt+0x22f98>
  441894:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  441898:	ldr	x8, [sp, #424]
  44189c:	ldr	x9, [x8]
  4418a0:	cbz	x9, 44190c <ASN1_generate_nconf@plt+0x2300c>
  4418a4:	ldr	x8, [sp, #424]
  4418a8:	ldr	x0, [x8]
  4418ac:	mov	x9, xzr
  4418b0:	mov	x1, x9
  4418b4:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  4418b8:	add	x2, x2, #0x315
  4418bc:	bl	41cfe0 <NCONF_get_string@plt>
  4418c0:	stur	x0, [x29, #-192]
  4418c4:	ldur	x8, [x29, #-192]
  4418c8:	cbnz	x8, 4418d0 <ASN1_generate_nconf@plt+0x22fd0>
  4418cc:	bl	41a250 <ERR_clear_error@plt>
  4418d0:	ldur	x8, [x29, #-192]
  4418d4:	cbz	x8, 44190c <ASN1_generate_nconf@plt+0x2300c>
  4418d8:	ldur	x0, [x29, #-192]
  4418dc:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  4418e0:	add	x1, x1, #0x45a
  4418e4:	bl	41b160 <BIO_new_file@plt>
  4418e8:	str	x0, [sp, #776]
  4418ec:	ldr	x8, [sp, #776]
  4418f0:	cbnz	x8, 4418f8 <ASN1_generate_nconf@plt+0x22ff8>
  4418f4:	b	44190c <ASN1_generate_nconf@plt+0x2300c>
  4418f8:	ldr	x0, [sp, #776]
  4418fc:	bl	41ce40 <OBJ_create_objects@plt>
  441900:	ldr	x8, [sp, #776]
  441904:	mov	x0, x8
  441908:	bl	41de90 <BIO_free@plt>
  44190c:	ldr	x8, [sp, #424]
  441910:	ldr	x0, [x8]
  441914:	bl	46bc2c <ASN1_generate_nconf@plt+0x4d32c>
  441918:	cbnz	w0, 441920 <ASN1_generate_nconf@plt+0x23020>
  44191c:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  441920:	ldur	x8, [x29, #-128]
  441924:	cbnz	x8, 441970 <ASN1_generate_nconf@plt+0x23070>
  441928:	ldr	x8, [sp, #424]
  44192c:	ldr	x0, [x8]
  441930:	ldr	x1, [sp, #408]
  441934:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  441938:	add	x2, x2, #0x673
  44193c:	bl	41cfe0 <NCONF_get_string@plt>
  441940:	stur	x0, [x29, #-192]
  441944:	ldur	x8, [x29, #-192]
  441948:	cbnz	x8, 441954 <ASN1_generate_nconf@plt+0x23054>
  44194c:	bl	41a250 <ERR_clear_error@plt>
  441950:	b	441970 <ASN1_generate_nconf@plt+0x23070>
  441954:	ldur	x0, [x29, #-192]
  441958:	sub	x1, x29, #0x80
  44195c:	bl	471348 <ASN1_generate_nconf@plt+0x52a48>
  441960:	cbnz	w0, 441968 <ASN1_generate_nconf@plt+0x23068>
  441964:	b	441320 <ASN1_generate_nconf@plt+0x22a20>
  441968:	ldur	x8, [x29, #-128]
  44196c:	stur	x8, [x29, #-136]
  441970:	ldur	x8, [x29, #-152]
  441974:	cbnz	x8, 4419a0 <ASN1_generate_nconf@plt+0x230a0>
  441978:	ldr	x8, [sp, #424]
  44197c:	ldr	x0, [x8]
  441980:	ldr	x1, [sp, #408]
  441984:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  441988:	add	x2, x2, #0x6c4
  44198c:	bl	41cfe0 <NCONF_get_string@plt>
  441990:	stur	x0, [x29, #-152]
  441994:	ldur	x8, [x29, #-152]
  441998:	cbnz	x8, 4419a0 <ASN1_generate_nconf@plt+0x230a0>
  44199c:	bl	41a250 <ERR_clear_error@plt>
  4419a0:	ldur	x8, [x29, #-152]
  4419a4:	cbz	x8, 441a18 <ASN1_generate_nconf@plt+0x23118>
  4419a8:	add	x8, sp, #0x2d0
  4419ac:	mov	x0, x8
  4419b0:	mov	x9, xzr
  4419b4:	mov	x1, x9
  4419b8:	str	x1, [sp, #280]
  4419bc:	ldr	x2, [sp, #280]
  4419c0:	mov	x3, x9
  4419c4:	mov	x4, x9
  4419c8:	mov	w5, #0x1                   	// #1
  4419cc:	str	x8, [sp, #272]
  4419d0:	bl	41b190 <X509V3_set_ctx@plt>
  4419d4:	ldr	x8, [sp, #424]
  4419d8:	ldr	x1, [x8]
  4419dc:	ldr	x0, [sp, #272]
  4419e0:	bl	419a90 <X509V3_set_nconf@plt>
  4419e4:	ldr	x8, [sp, #424]
  4419e8:	ldr	x0, [x8]
  4419ec:	ldur	x2, [x29, #-152]
  4419f0:	ldr	x1, [sp, #272]
  4419f4:	ldr	x3, [sp, #280]
  4419f8:	bl	41a2e0 <X509V3_EXT_add_nconf@plt>
  4419fc:	cbnz	w0, 441a18 <ASN1_generate_nconf@plt+0x23118>
  441a00:	ldr	x8, [sp, #432]
  441a04:	ldr	x0, [x8]
  441a08:	ldur	x2, [x29, #-152]
  441a0c:	ldr	x1, [sp, #400]
  441a10:	bl	4196e0 <BIO_printf@plt>
  441a14:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  441a18:	ldr	x8, [sp, #416]
  441a1c:	ldr	x9, [x8]
  441a20:	cbz	x9, 441a90 <ASN1_generate_nconf@plt+0x23190>
  441a24:	add	x8, sp, #0x298
  441a28:	mov	x0, x8
  441a2c:	mov	x9, xzr
  441a30:	mov	x1, x9
  441a34:	str	x1, [sp, #264]
  441a38:	ldr	x2, [sp, #264]
  441a3c:	mov	x3, x9
  441a40:	mov	x4, x9
  441a44:	mov	w5, #0x1                   	// #1
  441a48:	str	x8, [sp, #256]
  441a4c:	bl	41b190 <X509V3_set_ctx@plt>
  441a50:	ldr	x8, [sp, #416]
  441a54:	ldr	x1, [x8]
  441a58:	ldr	x0, [sp, #256]
  441a5c:	bl	419a90 <X509V3_set_nconf@plt>
  441a60:	ldr	x8, [sp, #416]
  441a64:	ldr	x0, [x8]
  441a68:	ldr	x1, [sp, #256]
  441a6c:	ldr	x2, [sp, #392]
  441a70:	ldr	x3, [sp, #264]
  441a74:	bl	41a2e0 <X509V3_EXT_add_nconf@plt>
  441a78:	cbnz	w0, 441a90 <ASN1_generate_nconf@plt+0x23190>
  441a7c:	ldr	x8, [sp, #432]
  441a80:	ldr	x0, [x8]
  441a84:	ldr	x1, [sp, #384]
  441a88:	bl	4196e0 <BIO_printf@plt>
  441a8c:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  441a90:	ldur	x8, [x29, #-224]
  441a94:	cbnz	x8, 441ac4 <ASN1_generate_nconf@plt+0x231c4>
  441a98:	ldr	x8, [sp, #424]
  441a9c:	ldr	x0, [x8]
  441aa0:	ldr	x1, [sp, #408]
  441aa4:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65700>
  441aa8:	add	x2, x2, #0xfab
  441aac:	bl	41cfe0 <NCONF_get_string@plt>
  441ab0:	stur	x0, [x29, #-240]
  441ab4:	stur	x0, [x29, #-224]
  441ab8:	ldur	x8, [x29, #-224]
  441abc:	cbnz	x8, 441ac4 <ASN1_generate_nconf@plt+0x231c4>
  441ac0:	bl	41a250 <ERR_clear_error@plt>
  441ac4:	ldur	x8, [x29, #-232]
  441ac8:	cbnz	x8, 441af8 <ASN1_generate_nconf@plt+0x231f8>
  441acc:	ldr	x8, [sp, #424]
  441ad0:	ldr	x0, [x8]
  441ad4:	ldr	x1, [sp, #408]
  441ad8:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65700>
  441adc:	add	x2, x2, #0xfba
  441ae0:	bl	41cfe0 <NCONF_get_string@plt>
  441ae4:	stur	x0, [x29, #-248]
  441ae8:	stur	x0, [x29, #-232]
  441aec:	ldur	x8, [x29, #-232]
  441af0:	cbnz	x8, 441af8 <ASN1_generate_nconf@plt+0x231f8>
  441af4:	bl	41a250 <ERR_clear_error@plt>
  441af8:	ldr	x8, [sp, #424]
  441afc:	ldr	x0, [x8]
  441b00:	ldr	x1, [sp, #408]
  441b04:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  441b08:	add	x2, x2, #0x31e
  441b0c:	bl	41cfe0 <NCONF_get_string@plt>
  441b10:	stur	x0, [x29, #-192]
  441b14:	ldur	x8, [x29, #-192]
  441b18:	cbnz	x8, 441b20 <ASN1_generate_nconf@plt+0x23220>
  441b1c:	bl	41a250 <ERR_clear_error@plt>
  441b20:	ldur	x8, [x29, #-192]
  441b24:	cbz	x8, 441b50 <ASN1_generate_nconf@plt+0x23250>
  441b28:	ldur	x0, [x29, #-192]
  441b2c:	bl	41ba60 <ASN1_STRING_set_default_mask_asc@plt>
  441b30:	cbnz	w0, 441b50 <ASN1_generate_nconf@plt+0x23250>
  441b34:	ldr	x8, [sp, #432]
  441b38:	ldr	x0, [x8]
  441b3c:	ldur	x2, [x29, #-192]
  441b40:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  441b44:	add	x1, x1, #0x32a
  441b48:	bl	4196e0 <BIO_printf@plt>
  441b4c:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  441b50:	ldr	x8, [sp, #792]
  441b54:	cmp	x8, #0x1, lsl #12
  441b58:	b.eq	441ba4 <ASN1_generate_nconf@plt+0x232a4>  // b.none
  441b5c:	ldr	x8, [sp, #424]
  441b60:	ldr	x0, [x8]
  441b64:	ldr	x1, [sp, #408]
  441b68:	adrp	x2, 477000 <ASN1_generate_nconf@plt+0x58700>
  441b6c:	add	x2, x2, #0xaf6
  441b70:	bl	41cfe0 <NCONF_get_string@plt>
  441b74:	stur	x0, [x29, #-192]
  441b78:	ldur	x8, [x29, #-192]
  441b7c:	cbnz	x8, 441b88 <ASN1_generate_nconf@plt+0x23288>
  441b80:	bl	41a250 <ERR_clear_error@plt>
  441b84:	b	441ba4 <ASN1_generate_nconf@plt+0x232a4>
  441b88:	ldur	x0, [x29, #-192]
  441b8c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  441b90:	add	x1, x1, #0x351
  441b94:	bl	41d200 <strcmp@plt>
  441b98:	cbnz	w0, 441ba4 <ASN1_generate_nconf@plt+0x232a4>
  441b9c:	mov	x8, #0x1000                	// #4096
  441ba0:	str	x8, [sp, #792]
  441ba4:	ldur	x8, [x29, #-256]
  441ba8:	cbnz	x8, 441bd4 <ASN1_generate_nconf@plt+0x232d4>
  441bac:	ldr	x8, [sp, #424]
  441bb0:	ldr	x0, [x8]
  441bb4:	ldr	x1, [sp, #408]
  441bb8:	adrp	x2, 484000 <ASN1_generate_nconf@plt+0x65700>
  441bbc:	add	x2, x2, #0xfca
  441bc0:	bl	41cfe0 <NCONF_get_string@plt>
  441bc4:	stur	x0, [x29, #-256]
  441bc8:	ldur	x8, [x29, #-256]
  441bcc:	cbnz	x8, 441bd4 <ASN1_generate_nconf@plt+0x232d4>
  441bd0:	bl	41a250 <ERR_clear_error@plt>
  441bd4:	ldur	x8, [x29, #-256]
  441bd8:	cbz	x8, 441c50 <ASN1_generate_nconf@plt+0x23350>
  441bdc:	add	x8, sp, #0x260
  441be0:	mov	x0, x8
  441be4:	mov	x9, xzr
  441be8:	mov	x1, x9
  441bec:	str	x1, [sp, #248]
  441bf0:	ldr	x2, [sp, #248]
  441bf4:	mov	x3, x9
  441bf8:	mov	x4, x9
  441bfc:	mov	w5, #0x1                   	// #1
  441c00:	str	x8, [sp, #240]
  441c04:	bl	41b190 <X509V3_set_ctx@plt>
  441c08:	ldr	x8, [sp, #424]
  441c0c:	ldr	x1, [x8]
  441c10:	ldr	x0, [sp, #240]
  441c14:	bl	419a90 <X509V3_set_nconf@plt>
  441c18:	ldr	x8, [sp, #424]
  441c1c:	ldr	x0, [x8]
  441c20:	ldur	x2, [x29, #-256]
  441c24:	ldr	x1, [sp, #240]
  441c28:	ldr	x3, [sp, #248]
  441c2c:	bl	41a2e0 <X509V3_EXT_add_nconf@plt>
  441c30:	cbnz	w0, 441c50 <ASN1_generate_nconf@plt+0x23350>
  441c34:	ldr	x8, [sp, #432]
  441c38:	ldr	x0, [x8]
  441c3c:	ldur	x2, [x29, #-256]
  441c40:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  441c44:	add	x1, x1, #0xfd9
  441c48:	bl	4196e0 <BIO_printf@plt>
  441c4c:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  441c50:	ldur	x8, [x29, #-176]
  441c54:	cbz	x8, 441c9c <ASN1_generate_nconf@plt+0x2339c>
  441c58:	ldur	x0, [x29, #-176]
  441c5c:	ldr	w1, [sp, #848]
  441c60:	ldur	x3, [x29, #-224]
  441c64:	ldur	x4, [x29, #-48]
  441c68:	mov	w8, wzr
  441c6c:	mov	w2, w8
  441c70:	adrp	x5, 492000 <ASN1_generate_nconf@plt+0x73700>
  441c74:	add	x5, x5, #0xef7
  441c78:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  441c7c:	stur	x0, [x29, #-64]
  441c80:	ldur	x9, [x29, #-64]
  441c84:	cbnz	x9, 441c8c <ASN1_generate_nconf@plt+0x2338c>
  441c88:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  441c8c:	ldr	x8, [sp, #424]
  441c90:	ldr	x0, [x8]
  441c94:	ldr	x1, [sp, #408]
  441c98:	bl	46a344 <ASN1_generate_nconf@plt+0x4ba44>
  441c9c:	ldr	w8, [sp, #872]
  441ca0:	cbz	w8, 4420d0 <ASN1_generate_nconf@plt+0x237d0>
  441ca4:	ldur	x8, [x29, #-64]
  441ca8:	cbnz	x8, 4420d0 <ASN1_generate_nconf@plt+0x237d0>
  441cac:	ldr	x8, [sp, #424]
  441cb0:	ldr	x0, [x8]
  441cb4:	ldr	x1, [sp, #408]
  441cb8:	bl	46a344 <ASN1_generate_nconf@plt+0x4ba44>
  441cbc:	ldr	x8, [sp, #424]
  441cc0:	ldr	x0, [x8]
  441cc4:	ldr	x1, [sp, #408]
  441cc8:	adrp	x2, 485000 <ASN1_generate_nconf@plt+0x66700>
  441ccc:	add	x2, x2, #0x5
  441cd0:	add	x3, sp, #0x320
  441cd4:	bl	41b2f0 <NCONF_get_number_e@plt>
  441cd8:	cbnz	w0, 441ce4 <ASN1_generate_nconf@plt+0x233e4>
  441cdc:	mov	x8, #0x800                 	// #2048
  441ce0:	str	x8, [sp, #800]
  441ce4:	ldr	x8, [sp, #896]
  441ce8:	cbz	x8, 441d14 <ASN1_generate_nconf@plt+0x23414>
  441cec:	ldr	x0, [sp, #896]
  441cf0:	ldur	x4, [x29, #-56]
  441cf4:	add	x1, sp, #0x360
  441cf8:	add	x2, sp, #0x320
  441cfc:	sub	x3, x29, #0xb8
  441d00:	bl	442e9c <ASN1_generate_nconf@plt+0x2459c>
  441d04:	stur	x0, [x29, #-72]
  441d08:	ldur	x8, [x29, #-72]
  441d0c:	cbnz	x8, 441d14 <ASN1_generate_nconf@plt+0x23414>
  441d10:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  441d14:	ldr	x8, [sp, #800]
  441d18:	cmp	x8, #0x200
  441d1c:	b.ge	441d70 <ASN1_generate_nconf@plt+0x23470>  // b.tcont
  441d20:	ldr	w8, [sp, #864]
  441d24:	cmp	w8, #0x6
  441d28:	b.eq	441d38 <ASN1_generate_nconf@plt+0x23438>  // b.none
  441d2c:	ldr	w8, [sp, #864]
  441d30:	cmp	w8, #0x74
  441d34:	b.ne	441d70 <ASN1_generate_nconf@plt+0x23470>  // b.any
  441d38:	ldr	x8, [sp, #432]
  441d3c:	ldr	x0, [x8]
  441d40:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  441d44:	add	x1, x1, #0x12
  441d48:	bl	4196e0 <BIO_printf@plt>
  441d4c:	ldr	x8, [sp, #432]
  441d50:	ldr	x9, [x8]
  441d54:	ldr	x3, [sp, #800]
  441d58:	mov	x0, x9
  441d5c:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  441d60:	add	x1, x1, #0x34
  441d64:	mov	w2, #0x200                 	// #512
  441d68:	bl	4196e0 <BIO_printf@plt>
  441d6c:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  441d70:	ldr	w8, [sp, #864]
  441d74:	cmp	w8, #0x6
  441d78:	b.ne	441da4 <ASN1_generate_nconf@plt+0x234a4>  // b.any
  441d7c:	ldr	x8, [sp, #800]
  441d80:	cmp	x8, #0x4, lsl #12
  441d84:	b.le	441da4 <ASN1_generate_nconf@plt+0x234a4>
  441d88:	ldr	x8, [sp, #432]
  441d8c:	ldr	x0, [x8]
  441d90:	ldr	x3, [sp, #800]
  441d94:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  441d98:	add	x1, x1, #0x5e
  441d9c:	mov	w2, #0x4000                	// #16384
  441da0:	bl	4196e0 <BIO_printf@plt>
  441da4:	ldr	w8, [sp, #864]
  441da8:	cmp	w8, #0x74
  441dac:	b.ne	441ddc <ASN1_generate_nconf@plt+0x234dc>  // b.any
  441db0:	ldr	x8, [sp, #800]
  441db4:	mov	x9, #0x2710                	// #10000
  441db8:	cmp	x8, x9
  441dbc:	b.le	441ddc <ASN1_generate_nconf@plt+0x234dc>
  441dc0:	ldr	x8, [sp, #432]
  441dc4:	ldr	x0, [x8]
  441dc8:	ldr	x3, [sp, #800]
  441dcc:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  441dd0:	add	x1, x1, #0xef
  441dd4:	mov	w2, #0x2710                	// #10000
  441dd8:	bl	4196e0 <BIO_printf@plt>
  441ddc:	ldur	x8, [x29, #-72]
  441de0:	cbnz	x8, 441e10 <ASN1_generate_nconf@plt+0x23510>
  441de4:	ldur	x4, [x29, #-56]
  441de8:	mov	x8, xzr
  441dec:	mov	x0, x8
  441df0:	add	x1, sp, #0x360
  441df4:	add	x2, sp, #0x320
  441df8:	sub	x3, x29, #0xb8
  441dfc:	bl	442e9c <ASN1_generate_nconf@plt+0x2459c>
  441e00:	stur	x0, [x29, #-72]
  441e04:	ldur	x8, [x29, #-72]
  441e08:	cbnz	x8, 441e10 <ASN1_generate_nconf@plt+0x23510>
  441e0c:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  441e10:	ldur	x8, [x29, #-80]
  441e14:	cbz	x8, 441e9c <ASN1_generate_nconf@plt+0x2359c>
  441e18:	str	wzr, [sp, #876]
  441e1c:	ldr	w8, [sp, #876]
  441e20:	ldur	x0, [x29, #-80]
  441e24:	str	w8, [sp, #236]
  441e28:	bl	4433ec <ASN1_generate_nconf@plt+0x24aec>
  441e2c:	ldr	w8, [sp, #236]
  441e30:	cmp	w8, w0
  441e34:	b.ge	441e9c <ASN1_generate_nconf@plt+0x2359c>  // b.tcont
  441e38:	ldur	x0, [x29, #-80]
  441e3c:	ldr	w1, [sp, #876]
  441e40:	bl	443410 <ASN1_generate_nconf@plt+0x24b10>
  441e44:	str	x0, [sp, #600]
  441e48:	ldur	x0, [x29, #-72]
  441e4c:	ldr	x1, [sp, #600]
  441e50:	bl	46ed48 <ASN1_generate_nconf@plt+0x50448>
  441e54:	cmp	w0, #0x0
  441e58:	cset	w8, gt
  441e5c:	tbnz	w8, #0, 441e8c <ASN1_generate_nconf@plt+0x2358c>
  441e60:	ldr	x8, [sp, #432]
  441e64:	ldr	x0, [x8]
  441e68:	ldr	x2, [sp, #600]
  441e6c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  441e70:	add	x1, x1, #0x312
  441e74:	bl	4196e0 <BIO_printf@plt>
  441e78:	ldr	x8, [sp, #432]
  441e7c:	ldr	x9, [x8]
  441e80:	mov	x0, x9
  441e84:	bl	41e780 <ERR_print_errors@plt>
  441e88:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  441e8c:	ldr	w8, [sp, #876]
  441e90:	add	w8, w8, #0x1
  441e94:	str	w8, [sp, #876]
  441e98:	b	441e1c <ASN1_generate_nconf@plt+0x2351c>
  441e9c:	ldr	w8, [sp, #864]
  441ea0:	cmp	w8, #0x198
  441ea4:	b.ne	441ec0 <ASN1_generate_nconf@plt+0x235c0>  // b.any
  441ea8:	ldr	x8, [sp, #432]
  441eac:	ldr	x0, [x8]
  441eb0:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  441eb4:	add	x1, x1, #0x180
  441eb8:	bl	4196e0 <BIO_printf@plt>
  441ebc:	b	441ed8 <ASN1_generate_nconf@plt+0x235d8>
  441ec0:	ldr	x8, [sp, #432]
  441ec4:	ldr	x0, [x8]
  441ec8:	ldur	x2, [x29, #-184]
  441ecc:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  441ed0:	add	x1, x1, #0x19e
  441ed4:	bl	4196e0 <BIO_printf@plt>
  441ed8:	ldur	x0, [x29, #-72]
  441edc:	adrp	x1, 443000 <ASN1_generate_nconf@plt+0x24700>
  441ee0:	add	x1, x1, #0x43c
  441ee4:	bl	41dc30 <EVP_PKEY_CTX_set_cb@plt>
  441ee8:	ldur	x0, [x29, #-72]
  441eec:	ldr	x8, [sp, #432]
  441ef0:	ldr	x1, [x8]
  441ef4:	bl	41e160 <EVP_PKEY_CTX_set_app_data@plt>
  441ef8:	ldur	x0, [x29, #-72]
  441efc:	sub	x1, x29, #0x40
  441f00:	bl	41c8c0 <EVP_PKEY_keygen@plt>
  441f04:	cmp	w0, #0x0
  441f08:	cset	w9, gt
  441f0c:	tbnz	w9, #0, 441f28 <ASN1_generate_nconf@plt+0x23628>
  441f10:	ldr	x8, [sp, #432]
  441f14:	ldr	x0, [x8]
  441f18:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  441f1c:	add	x1, x1, #0x1bb
  441f20:	bl	41a930 <BIO_puts@plt>
  441f24:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  441f28:	ldur	x0, [x29, #-72]
  441f2c:	bl	41c380 <EVP_PKEY_CTX_free@plt>
  441f30:	mov	x8, xzr
  441f34:	stur	x8, [x29, #-72]
  441f38:	ldr	x8, [sp, #904]
  441f3c:	cbnz	x8, 441f68 <ASN1_generate_nconf@plt+0x23668>
  441f40:	ldr	x8, [sp, #424]
  441f44:	ldr	x0, [x8]
  441f48:	ldr	x1, [sp, #408]
  441f4c:	adrp	x2, 485000 <ASN1_generate_nconf@plt+0x66700>
  441f50:	add	x2, x2, #0x1d1
  441f54:	bl	41cfe0 <NCONF_get_string@plt>
  441f58:	str	x0, [sp, #904]
  441f5c:	ldr	x8, [sp, #904]
  441f60:	cbnz	x8, 441f68 <ASN1_generate_nconf@plt+0x23668>
  441f64:	bl	41a250 <ERR_clear_error@plt>
  441f68:	ldr	x8, [sp, #904]
  441f6c:	cbnz	x8, 441f88 <ASN1_generate_nconf@plt+0x23688>
  441f70:	ldr	x8, [sp, #432]
  441f74:	ldr	x0, [x8]
  441f78:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  441f7c:	add	x1, x1, #0x1e1
  441f80:	bl	4196e0 <BIO_printf@plt>
  441f84:	b	441fa0 <ASN1_generate_nconf@plt+0x236a0>
  441f88:	ldr	x8, [sp, #432]
  441f8c:	ldr	x0, [x8]
  441f90:	ldr	x2, [sp, #904]
  441f94:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  441f98:	add	x1, x1, #0x204
  441f9c:	bl	4196e0 <BIO_printf@plt>
  441fa0:	ldr	x0, [sp, #904]
  441fa4:	ldr	w1, [sp, #852]
  441fa8:	ldr	w2, [sp, #860]
  441fac:	bl	46f71c <ASN1_generate_nconf@plt+0x50e1c>
  441fb0:	stur	x0, [x29, #-40]
  441fb4:	ldur	x8, [x29, #-40]
  441fb8:	cbnz	x8, 441fc0 <ASN1_generate_nconf@plt+0x236c0>
  441fbc:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  441fc0:	ldr	x8, [sp, #424]
  441fc4:	ldr	x0, [x8]
  441fc8:	ldr	x1, [sp, #408]
  441fcc:	adrp	x2, 485000 <ASN1_generate_nconf@plt+0x66700>
  441fd0:	add	x2, x2, #0x225
  441fd4:	bl	41cfe0 <NCONF_get_string@plt>
  441fd8:	stur	x0, [x29, #-192]
  441fdc:	ldur	x8, [x29, #-192]
  441fe0:	cbnz	x8, 442010 <ASN1_generate_nconf@plt+0x23710>
  441fe4:	bl	41a250 <ERR_clear_error@plt>
  441fe8:	ldr	x8, [sp, #424]
  441fec:	ldr	x0, [x8]
  441ff0:	ldr	x1, [sp, #408]
  441ff4:	adrp	x2, 485000 <ASN1_generate_nconf@plt+0x66700>
  441ff8:	add	x2, x2, #0x235
  441ffc:	bl	41cfe0 <NCONF_get_string@plt>
  442000:	stur	x0, [x29, #-192]
  442004:	ldur	x8, [x29, #-192]
  442008:	cbnz	x8, 442010 <ASN1_generate_nconf@plt+0x23710>
  44200c:	bl	41a250 <ERR_clear_error@plt>
  442010:	ldur	x8, [x29, #-192]
  442014:	cbz	x8, 442034 <ASN1_generate_nconf@plt+0x23734>
  442018:	ldur	x0, [x29, #-192]
  44201c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  442020:	add	x1, x1, #0x69d
  442024:	bl	41d200 <strcmp@plt>
  442028:	cbnz	w0, 442034 <ASN1_generate_nconf@plt+0x23734>
  44202c:	mov	x8, xzr
  442030:	stur	x8, [x29, #-120]
  442034:	ldr	w8, [sp, #824]
  442038:	cbz	w8, 442044 <ASN1_generate_nconf@plt+0x23744>
  44203c:	mov	x8, xzr
  442040:	stur	x8, [x29, #-120]
  442044:	str	wzr, [sp, #876]
  442048:	ldur	x0, [x29, #-40]
  44204c:	ldur	x1, [x29, #-64]
  442050:	ldur	x2, [x29, #-120]
  442054:	ldur	x6, [x29, #-232]
  442058:	mov	x8, xzr
  44205c:	mov	x3, x8
  442060:	mov	w9, wzr
  442064:	mov	w4, w9
  442068:	mov	x5, x8
  44206c:	bl	41e880 <PEM_write_bio_PrivateKey@plt>
  442070:	cbnz	w0, 4420a8 <ASN1_generate_nconf@plt+0x237a8>
  442074:	bl	41ca20 <ERR_peek_error@plt>
  442078:	and	x8, x0, #0xfff
  44207c:	cmp	w8, #0x6d
  442080:	b.ne	4420a4 <ASN1_generate_nconf@plt+0x237a4>  // b.any
  442084:	ldr	w8, [sp, #876]
  442088:	cmp	w8, #0x3
  44208c:	b.ge	4420a4 <ASN1_generate_nconf@plt+0x237a4>  // b.tcont
  442090:	bl	41a250 <ERR_clear_error@plt>
  442094:	ldr	w8, [sp, #876]
  442098:	add	w8, w8, #0x1
  44209c:	str	w8, [sp, #876]
  4420a0:	b	442048 <ASN1_generate_nconf@plt+0x23748>
  4420a4:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  4420a8:	ldur	x0, [x29, #-40]
  4420ac:	bl	41de90 <BIO_free@plt>
  4420b0:	mov	x8, xzr
  4420b4:	stur	x8, [x29, #-40]
  4420b8:	ldr	x8, [sp, #432]
  4420bc:	ldr	x9, [x8]
  4420c0:	mov	x0, x9
  4420c4:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  4420c8:	add	x1, x1, #0x241
  4420cc:	bl	4196e0 <BIO_printf@plt>
  4420d0:	ldr	w8, [sp, #872]
  4420d4:	cbnz	w8, 442158 <ASN1_generate_nconf@plt+0x23858>
  4420d8:	ldur	x0, [x29, #-160]
  4420dc:	ldr	w2, [sp, #856]
  4420e0:	mov	w1, #0x72                  	// #114
  4420e4:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  4420e8:	stur	x0, [x29, #-32]
  4420ec:	ldur	x8, [x29, #-32]
  4420f0:	cbnz	x8, 4420f8 <ASN1_generate_nconf@plt+0x237f8>
  4420f4:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  4420f8:	ldr	w8, [sp, #856]
  4420fc:	cmp	w8, #0x4
  442100:	b.ne	44211c <ASN1_generate_nconf@plt+0x2381c>  // b.any
  442104:	ldur	x0, [x29, #-32]
  442108:	mov	x8, xzr
  44210c:	mov	x1, x8
  442110:	bl	41b2d0 <d2i_X509_REQ_bio@plt>
  442114:	stur	x0, [x29, #-112]
  442118:	b	442138 <ASN1_generate_nconf@plt+0x23838>
  44211c:	ldur	x0, [x29, #-32]
  442120:	mov	x8, xzr
  442124:	mov	x1, x8
  442128:	mov	x2, x8
  44212c:	mov	x3, x8
  442130:	bl	41e570 <PEM_read_bio_X509_REQ@plt>
  442134:	stur	x0, [x29, #-112]
  442138:	ldur	x8, [x29, #-112]
  44213c:	cbnz	x8, 442158 <ASN1_generate_nconf@plt+0x23858>
  442140:	ldr	x8, [sp, #432]
  442144:	ldr	x0, [x8]
  442148:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  44214c:	add	x1, x1, #0x248
  442150:	bl	4196e0 <BIO_printf@plt>
  442154:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  442158:	ldr	w8, [sp, #872]
  44215c:	cbnz	w8, 442168 <ASN1_generate_nconf@plt+0x23868>
  442160:	ldr	w8, [sp, #884]
  442164:	cbz	w8, 44254c <ASN1_generate_nconf@plt+0x23c4c>
  442168:	ldur	x8, [x29, #-64]
  44216c:	cbnz	x8, 442188 <ASN1_generate_nconf@plt+0x23888>
  442170:	ldr	x8, [sp, #432]
  442174:	ldr	x0, [x8]
  442178:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  44217c:	add	x1, x1, #0x265
  442180:	bl	4196e0 <BIO_printf@plt>
  442184:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  442188:	ldur	x8, [x29, #-112]
  44218c:	cbnz	x8, 4421fc <ASN1_generate_nconf@plt+0x238fc>
  442190:	bl	41db80 <X509_REQ_new@plt>
  442194:	stur	x0, [x29, #-112]
  442198:	ldur	x8, [x29, #-112]
  44219c:	cbnz	x8, 4421a4 <ASN1_generate_nconf@plt+0x238a4>
  4421a0:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  4421a4:	ldur	x0, [x29, #-112]
  4421a8:	ldur	x1, [x29, #-64]
  4421ac:	ldr	x2, [sp, #920]
  4421b0:	ldr	w3, [sp, #840]
  4421b4:	ldr	w8, [sp, #884]
  4421b8:	cmp	w8, #0x0
  4421bc:	cset	w8, ne  // ne = any
  4421c0:	eor	w8, w8, #0x1
  4421c4:	and	w4, w8, #0x1
  4421c8:	ldr	x5, [sp, #792]
  4421cc:	bl	44350c <ASN1_generate_nconf@plt+0x24c0c>
  4421d0:	str	w0, [sp, #876]
  4421d4:	mov	x9, xzr
  4421d8:	str	x9, [sp, #920]
  4421dc:	ldr	w8, [sp, #876]
  4421e0:	cbnz	w8, 4421fc <ASN1_generate_nconf@plt+0x238fc>
  4421e4:	ldr	x8, [sp, #432]
  4421e8:	ldr	x0, [x8]
  4421ec:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  4421f0:	add	x1, x1, #0x288
  4421f4:	bl	4196e0 <BIO_printf@plt>
  4421f8:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  4421fc:	ldr	w8, [sp, #884]
  442200:	cbz	w8, 442464 <ASN1_generate_nconf@plt+0x23b64>
  442204:	bl	41c0b0 <X509_new@plt>
  442208:	stur	x0, [x29, #-104]
  44220c:	cbnz	x0, 442214 <ASN1_generate_nconf@plt+0x23914>
  442210:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  442214:	ldur	x8, [x29, #-152]
  442218:	cbnz	x8, 442228 <ASN1_generate_nconf@plt+0x23928>
  44221c:	ldr	x8, [sp, #416]
  442220:	ldr	x9, [x8]
  442224:	cbz	x9, 44223c <ASN1_generate_nconf@plt+0x2393c>
  442228:	ldur	x0, [x29, #-104]
  44222c:	mov	x1, #0x2                   	// #2
  442230:	bl	41ca60 <X509_set_version@plt>
  442234:	cbnz	w0, 44223c <ASN1_generate_nconf@plt+0x2393c>
  442238:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  44223c:	ldur	x8, [x29, #-24]
  442240:	cbz	x8, 44225c <ASN1_generate_nconf@plt+0x2395c>
  442244:	ldur	x0, [x29, #-104]
  442248:	ldur	x1, [x29, #-24]
  44224c:	bl	41da80 <X509_set_serialNumber@plt>
  442250:	cbnz	w0, 442258 <ASN1_generate_nconf@plt+0x23958>
  442254:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  442258:	b	442280 <ASN1_generate_nconf@plt+0x23980>
  44225c:	ldur	x0, [x29, #-104]
  442260:	bl	41c420 <X509_get_serialNumber@plt>
  442264:	mov	x8, xzr
  442268:	str	x0, [sp, #224]
  44226c:	mov	x0, x8
  442270:	ldr	x1, [sp, #224]
  442274:	bl	46d8f8 <ASN1_generate_nconf@plt+0x4eff8>
  442278:	cbnz	w0, 442280 <ASN1_generate_nconf@plt+0x23980>
  44227c:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  442280:	ldur	x0, [x29, #-104]
  442284:	ldur	x8, [x29, #-112]
  442288:	str	x0, [sp, #216]
  44228c:	mov	x0, x8
  442290:	bl	41b510 <X509_REQ_get_subject_name@plt>
  442294:	ldr	x8, [sp, #216]
  442298:	str	x0, [sp, #208]
  44229c:	mov	x0, x8
  4422a0:	ldr	x1, [sp, #208]
  4422a4:	bl	41dff0 <X509_set_issuer_name@plt>
  4422a8:	cbnz	w0, 4422b0 <ASN1_generate_nconf@plt+0x239b0>
  4422ac:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  4422b0:	ldr	w8, [sp, #880]
  4422b4:	cbnz	w8, 4422c0 <ASN1_generate_nconf@plt+0x239c0>
  4422b8:	mov	w8, #0x1e                  	// #30
  4422bc:	str	w8, [sp, #880]
  4422c0:	ldur	x0, [x29, #-104]
  4422c4:	ldr	w3, [sp, #880]
  4422c8:	mov	x8, xzr
  4422cc:	mov	x1, x8
  4422d0:	mov	x2, x8
  4422d4:	bl	46fdf0 <ASN1_generate_nconf@plt+0x514f0>
  4422d8:	cbnz	w0, 4422e0 <ASN1_generate_nconf@plt+0x239e0>
  4422dc:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  4422e0:	ldur	x0, [x29, #-104]
  4422e4:	ldur	x8, [x29, #-112]
  4422e8:	str	x0, [sp, #200]
  4422ec:	mov	x0, x8
  4422f0:	bl	41b510 <X509_REQ_get_subject_name@plt>
  4422f4:	ldr	x8, [sp, #200]
  4422f8:	str	x0, [sp, #192]
  4422fc:	mov	x0, x8
  442300:	ldr	x1, [sp, #192]
  442304:	bl	41e090 <X509_set_subject_name@plt>
  442308:	cbnz	w0, 442310 <ASN1_generate_nconf@plt+0x23a10>
  44230c:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  442310:	ldur	x0, [x29, #-112]
  442314:	bl	41c0f0 <X509_REQ_get0_pubkey@plt>
  442318:	str	x0, [sp, #592]
  44231c:	ldr	x8, [sp, #592]
  442320:	cbz	x8, 442334 <ASN1_generate_nconf@plt+0x23a34>
  442324:	ldur	x0, [x29, #-104]
  442328:	ldr	x1, [sp, #592]
  44232c:	bl	41c0e0 <X509_set_pubkey@plt>
  442330:	cbnz	w0, 442338 <ASN1_generate_nconf@plt+0x23a38>
  442334:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  442338:	ldur	x1, [x29, #-104]
  44233c:	ldur	x2, [x29, #-104]
  442340:	add	x8, sp, #0x218
  442344:	mov	x0, x8
  442348:	mov	x9, xzr
  44234c:	mov	x3, x9
  442350:	mov	x4, x9
  442354:	mov	w10, wzr
  442358:	mov	w5, w10
  44235c:	str	x8, [sp, #184]
  442360:	bl	41b190 <X509V3_set_ctx@plt>
  442364:	ldr	x8, [sp, #424]
  442368:	ldr	x1, [x8]
  44236c:	ldr	x0, [sp, #184]
  442370:	bl	419a90 <X509V3_set_nconf@plt>
  442374:	ldur	x8, [x29, #-152]
  442378:	cbz	x8, 4423b0 <ASN1_generate_nconf@plt+0x23ab0>
  44237c:	ldr	x8, [sp, #424]
  442380:	ldr	x0, [x8]
  442384:	ldur	x2, [x29, #-152]
  442388:	ldur	x3, [x29, #-104]
  44238c:	add	x1, sp, #0x218
  442390:	bl	41a2e0 <X509V3_EXT_add_nconf@plt>
  442394:	cbnz	w0, 4423b0 <ASN1_generate_nconf@plt+0x23ab0>
  442398:	ldr	x8, [sp, #432]
  44239c:	ldr	x0, [x8]
  4423a0:	ldur	x2, [x29, #-152]
  4423a4:	ldr	x1, [sp, #400]
  4423a8:	bl	4196e0 <BIO_printf@plt>
  4423ac:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  4423b0:	ldr	x8, [sp, #416]
  4423b4:	ldr	x9, [x8]
  4423b8:	cbz	x9, 4423ec <ASN1_generate_nconf@plt+0x23aec>
  4423bc:	ldr	x8, [sp, #416]
  4423c0:	ldr	x0, [x8]
  4423c4:	ldur	x3, [x29, #-104]
  4423c8:	add	x1, sp, #0x218
  4423cc:	ldr	x2, [sp, #392]
  4423d0:	bl	41a2e0 <X509V3_EXT_add_nconf@plt>
  4423d4:	cbnz	w0, 4423ec <ASN1_generate_nconf@plt+0x23aec>
  4423d8:	ldr	x8, [sp, #432]
  4423dc:	ldr	x0, [x8]
  4423e0:	ldr	x1, [sp, #384]
  4423e4:	bl	4196e0 <BIO_printf@plt>
  4423e8:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  4423ec:	ldr	w8, [sp, #808]
  4423f0:	cbz	w8, 442430 <ASN1_generate_nconf@plt+0x23b30>
  4423f4:	ldur	x0, [x29, #-104]
  4423f8:	mov	w1, #0x3b8                 	// #952
  4423fc:	mov	x8, xzr
  442400:	mov	x2, x8
  442404:	mov	w3, #0x1                   	// #1
  442408:	mov	x4, x8
  44240c:	bl	41c030 <X509_add1_ext_i2d@plt>
  442410:	cmp	w0, #0x1
  442414:	b.eq	442430 <ASN1_generate_nconf@plt+0x23b30>  // b.none
  442418:	ldr	x8, [sp, #432]
  44241c:	ldr	x0, [x8]
  442420:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  442424:	add	x1, x1, #0x2ad
  442428:	bl	4196e0 <BIO_printf@plt>
  44242c:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  442430:	ldur	x0, [x29, #-104]
  442434:	ldur	x1, [x29, #-64]
  442438:	ldur	x2, [x29, #-136]
  44243c:	ldur	x3, [x29, #-88]
  442440:	bl	44375c <ASN1_generate_nconf@plt+0x24e5c>
  442444:	str	w0, [sp, #876]
  442448:	ldr	w8, [sp, #876]
  44244c:	cbnz	w8, 442460 <ASN1_generate_nconf@plt+0x23b60>
  442450:	ldr	x8, [sp, #432]
  442454:	ldr	x0, [x8]
  442458:	bl	41e780 <ERR_print_errors@plt>
  44245c:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  442460:	b	44254c <ASN1_generate_nconf@plt+0x23c4c>
  442464:	ldur	x3, [x29, #-112]
  442468:	add	x8, sp, #0x1e0
  44246c:	mov	x0, x8
  442470:	mov	x9, xzr
  442474:	mov	x1, x9
  442478:	str	x1, [sp, #176]
  44247c:	ldr	x2, [sp, #176]
  442480:	mov	x4, x9
  442484:	mov	w10, wzr
  442488:	mov	w5, w10
  44248c:	str	x8, [sp, #168]
  442490:	bl	41b190 <X509V3_set_ctx@plt>
  442494:	ldr	x8, [sp, #424]
  442498:	ldr	x1, [x8]
  44249c:	ldr	x0, [sp, #168]
  4424a0:	bl	419a90 <X509V3_set_nconf@plt>
  4424a4:	ldur	x8, [x29, #-256]
  4424a8:	cbz	x8, 4424e0 <ASN1_generate_nconf@plt+0x23be0>
  4424ac:	ldr	x8, [sp, #424]
  4424b0:	ldr	x0, [x8]
  4424b4:	ldur	x2, [x29, #-256]
  4424b8:	ldur	x3, [x29, #-112]
  4424bc:	add	x1, sp, #0x1e0
  4424c0:	bl	41e190 <X509V3_EXT_REQ_add_nconf@plt>
  4424c4:	cbnz	w0, 4424e0 <ASN1_generate_nconf@plt+0x23be0>
  4424c8:	ldr	x8, [sp, #432]
  4424cc:	ldr	x0, [x8]
  4424d0:	ldur	x2, [x29, #-256]
  4424d4:	ldr	x1, [sp, #400]
  4424d8:	bl	4196e0 <BIO_printf@plt>
  4424dc:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  4424e0:	ldr	x8, [sp, #416]
  4424e4:	ldr	x9, [x8]
  4424e8:	cbz	x9, 44251c <ASN1_generate_nconf@plt+0x23c1c>
  4424ec:	ldr	x8, [sp, #416]
  4424f0:	ldr	x0, [x8]
  4424f4:	ldur	x3, [x29, #-112]
  4424f8:	add	x1, sp, #0x1e0
  4424fc:	ldr	x2, [sp, #392]
  442500:	bl	41e190 <X509V3_EXT_REQ_add_nconf@plt>
  442504:	cbnz	w0, 44251c <ASN1_generate_nconf@plt+0x23c1c>
  442508:	ldr	x8, [sp, #432]
  44250c:	ldr	x0, [x8]
  442510:	ldr	x1, [sp, #384]
  442514:	bl	4196e0 <BIO_printf@plt>
  442518:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  44251c:	ldur	x0, [x29, #-112]
  442520:	ldur	x1, [x29, #-64]
  442524:	ldur	x2, [x29, #-136]
  442528:	ldur	x3, [x29, #-88]
  44252c:	bl	4437e0 <ASN1_generate_nconf@plt+0x24ee0>
  442530:	str	w0, [sp, #876]
  442534:	ldr	w8, [sp, #876]
  442538:	cbnz	w8, 44254c <ASN1_generate_nconf@plt+0x23c4c>
  44253c:	ldr	x8, [sp, #432]
  442540:	ldr	x0, [x8]
  442544:	bl	41e780 <ERR_print_errors@plt>
  442548:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  44254c:	ldr	x8, [sp, #920]
  442550:	cbz	x8, 442574 <ASN1_generate_nconf@plt+0x23c74>
  442554:	ldr	w8, [sp, #884]
  442558:	cbz	w8, 442574 <ASN1_generate_nconf@plt+0x23c74>
  44255c:	ldr	x8, [sp, #432]
  442560:	ldr	x0, [x8]
  442564:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  442568:	add	x1, x1, #0x2cc
  44256c:	bl	4196e0 <BIO_printf@plt>
  442570:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  442574:	ldr	x8, [sp, #920]
  442578:	cbz	x8, 442660 <ASN1_generate_nconf@plt+0x23d60>
  44257c:	ldr	w8, [sp, #884]
  442580:	cbnz	w8, 442660 <ASN1_generate_nconf@plt+0x23d60>
  442584:	ldr	w8, [sp, #868]
  442588:	cbz	w8, 4425e0 <ASN1_generate_nconf@plt+0x23ce0>
  44258c:	ldr	x8, [sp, #432]
  442590:	ldr	x0, [x8]
  442594:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  442598:	add	x1, x1, #0x2ef
  44259c:	bl	4196e0 <BIO_printf@plt>
  4425a0:	ldr	x8, [sp, #432]
  4425a4:	ldr	x9, [x8]
  4425a8:	ldur	x10, [x29, #-112]
  4425ac:	mov	x0, x10
  4425b0:	str	x9, [sp, #160]
  4425b4:	bl	41b510 <X509_REQ_get_subject_name@plt>
  4425b8:	str	x0, [sp, #152]
  4425bc:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  4425c0:	ldr	x8, [sp, #160]
  4425c4:	str	x0, [sp, #144]
  4425c8:	mov	x0, x8
  4425cc:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  4425d0:	add	x1, x1, #0x30c
  4425d4:	ldr	x2, [sp, #152]
  4425d8:	ldr	x3, [sp, #144]
  4425dc:	bl	46acd0 <ASN1_generate_nconf@plt+0x4c3d0>
  4425e0:	ldur	x0, [x29, #-112]
  4425e4:	ldr	x1, [sp, #920]
  4425e8:	ldr	x2, [sp, #792]
  4425ec:	ldr	w3, [sp, #840]
  4425f0:	bl	443864 <ASN1_generate_nconf@plt+0x24f64>
  4425f4:	cbnz	w0, 442618 <ASN1_generate_nconf@plt+0x23d18>
  4425f8:	ldr	x8, [sp, #432]
  4425fc:	ldr	x0, [x8]
  442600:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  442604:	add	x1, x1, #0x319
  442608:	bl	4196e0 <BIO_printf@plt>
  44260c:	mov	w9, #0x1                   	// #1
  442610:	str	w9, [sp, #888]
  442614:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  442618:	ldr	w8, [sp, #868]
  44261c:	cbz	w8, 442660 <ASN1_generate_nconf@plt+0x23d60>
  442620:	ldr	x8, [sp, #432]
  442624:	ldr	x0, [x8]
  442628:	ldur	x9, [x29, #-112]
  44262c:	str	x0, [sp, #136]
  442630:	mov	x0, x9
  442634:	bl	41b510 <X509_REQ_get_subject_name@plt>
  442638:	str	x0, [sp, #128]
  44263c:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  442640:	ldr	x8, [sp, #136]
  442644:	str	x0, [sp, #120]
  442648:	mov	x0, x8
  44264c:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  442650:	add	x1, x1, #0x337
  442654:	ldr	x2, [sp, #128]
  442658:	ldr	x3, [sp, #120]
  44265c:	bl	46acd0 <ASN1_generate_nconf@plt+0x4c3d0>
  442660:	ldr	w8, [sp, #836]
  442664:	cbz	w8, 442700 <ASN1_generate_nconf@plt+0x23e00>
  442668:	ldr	w8, [sp, #884]
  44266c:	cbnz	w8, 442700 <ASN1_generate_nconf@plt+0x23e00>
  442670:	ldur	x8, [x29, #-64]
  442674:	str	x8, [sp, #472]
  442678:	ldr	x8, [sp, #472]
  44267c:	cbnz	x8, 442698 <ASN1_generate_nconf@plt+0x23d98>
  442680:	ldur	x0, [x29, #-112]
  442684:	bl	41c0f0 <X509_REQ_get0_pubkey@plt>
  442688:	str	x0, [sp, #472]
  44268c:	ldr	x8, [sp, #472]
  442690:	cbnz	x8, 442698 <ASN1_generate_nconf@plt+0x23d98>
  442694:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  442698:	ldur	x0, [x29, #-112]
  44269c:	ldr	x1, [sp, #472]
  4426a0:	bl	41d180 <X509_REQ_verify@plt>
  4426a4:	str	w0, [sp, #876]
  4426a8:	ldr	w8, [sp, #876]
  4426ac:	cmp	w8, #0x0
  4426b0:	cset	w8, ge  // ge = tcont
  4426b4:	tbnz	w8, #0, 4426bc <ASN1_generate_nconf@plt+0x23dbc>
  4426b8:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  4426bc:	ldr	w8, [sp, #876]
  4426c0:	cbnz	w8, 4426ec <ASN1_generate_nconf@plt+0x23dec>
  4426c4:	ldr	x8, [sp, #432]
  4426c8:	ldr	x0, [x8]
  4426cc:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  4426d0:	add	x1, x1, #0x112
  4426d4:	bl	4196e0 <BIO_printf@plt>
  4426d8:	ldr	x8, [sp, #432]
  4426dc:	ldr	x9, [x8]
  4426e0:	mov	x0, x9
  4426e4:	bl	41e780 <ERR_print_errors@plt>
  4426e8:	b	442700 <ASN1_generate_nconf@plt+0x23e00>
  4426ec:	ldr	x8, [sp, #432]
  4426f0:	ldr	x0, [x8]
  4426f4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  4426f8:	add	x1, x1, #0x99f
  4426fc:	bl	4196e0 <BIO_printf@plt>
  442700:	ldr	w8, [sp, #832]
  442704:	cbz	w8, 442730 <ASN1_generate_nconf@plt+0x23e30>
  442708:	ldr	w8, [sp, #828]
  44270c:	cbnz	w8, 442730 <ASN1_generate_nconf@plt+0x23e30>
  442710:	ldr	w8, [sp, #844]
  442714:	cbnz	w8, 442730 <ASN1_generate_nconf@plt+0x23e30>
  442718:	ldr	w8, [sp, #816]
  44271c:	cbnz	w8, 442730 <ASN1_generate_nconf@plt+0x23e30>
  442720:	ldr	w8, [sp, #812]
  442724:	cbnz	w8, 442730 <ASN1_generate_nconf@plt+0x23e30>
  442728:	str	wzr, [sp, #888]
  44272c:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  442730:	ldur	x0, [x29, #-168]
  442734:	ldr	x8, [sp, #904]
  442738:	mov	w9, #0x0                   	// #0
  44273c:	str	x0, [sp, #112]
  442740:	str	w9, [sp, #108]
  442744:	cbz	x8, 442770 <ASN1_generate_nconf@plt+0x23e70>
  442748:	ldur	x8, [x29, #-168]
  44274c:	mov	w9, #0x0                   	// #0
  442750:	str	w9, [sp, #108]
  442754:	cbz	x8, 442770 <ASN1_generate_nconf@plt+0x23e70>
  442758:	ldr	x0, [sp, #904]
  44275c:	ldur	x1, [x29, #-168]
  442760:	bl	41d200 <strcmp@plt>
  442764:	cmp	w0, #0x0
  442768:	cset	w8, eq  // eq = none
  44276c:	str	w8, [sp, #108]
  442770:	ldr	w8, [sp, #108]
  442774:	mov	w9, #0x77                  	// #119
  442778:	mov	w10, #0x61                  	// #97
  44277c:	tst	w8, #0x1
  442780:	csel	w8, w10, w9, ne  // ne = any
  442784:	ldr	w2, [sp, #852]
  442788:	ldr	x0, [sp, #112]
  44278c:	mov	w1, w8
  442790:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  442794:	stur	x0, [x29, #-40]
  442798:	ldur	x11, [x29, #-40]
  44279c:	cbnz	x11, 4427a4 <ASN1_generate_nconf@plt+0x23ea4>
  4427a0:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  4427a4:	ldr	w8, [sp, #812]
  4427a8:	cbz	w8, 4427f4 <ASN1_generate_nconf@plt+0x23ef4>
  4427ac:	ldur	x0, [x29, #-112]
  4427b0:	bl	41c0f0 <X509_REQ_get0_pubkey@plt>
  4427b4:	str	x0, [sp, #464]
  4427b8:	ldr	x8, [sp, #464]
  4427bc:	cbnz	x8, 4427e8 <ASN1_generate_nconf@plt+0x23ee8>
  4427c0:	ldr	x8, [sp, #432]
  4427c4:	ldr	x0, [x8]
  4427c8:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  4427cc:	add	x1, x1, #0x344
  4427d0:	bl	4196e0 <BIO_printf@plt>
  4427d4:	ldr	x8, [sp, #432]
  4427d8:	ldr	x9, [x8]
  4427dc:	mov	x0, x9
  4427e0:	bl	41e780 <ERR_print_errors@plt>
  4427e4:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  4427e8:	ldur	x0, [x29, #-40]
  4427ec:	ldr	x1, [sp, #464]
  4427f0:	bl	41c2c0 <PEM_write_bio_PUBKEY@plt>
  4427f4:	ldr	w8, [sp, #828]
  4427f8:	cbz	w8, 4428bc <ASN1_generate_nconf@plt+0x23fbc>
  4427fc:	ldr	w8, [sp, #884]
  442800:	cbz	w8, 44283c <ASN1_generate_nconf@plt+0x23f3c>
  442804:	ldur	x0, [x29, #-40]
  442808:	ldur	x1, [x29, #-104]
  44280c:	str	x0, [sp, #96]
  442810:	str	x1, [sp, #88]
  442814:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  442818:	ldr	x3, [sp, #784]
  44281c:	ldr	x8, [sp, #96]
  442820:	str	x0, [sp, #80]
  442824:	mov	x0, x8
  442828:	ldr	x1, [sp, #88]
  44282c:	ldr	x2, [sp, #80]
  442830:	bl	41d0f0 <X509_print_ex@plt>
  442834:	str	w0, [sp, #888]
  442838:	b	442870 <ASN1_generate_nconf@plt+0x23f70>
  44283c:	ldur	x0, [x29, #-40]
  442840:	ldur	x1, [x29, #-112]
  442844:	str	x0, [sp, #72]
  442848:	str	x1, [sp, #64]
  44284c:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  442850:	ldr	x3, [sp, #784]
  442854:	ldr	x8, [sp, #72]
  442858:	str	x0, [sp, #56]
  44285c:	mov	x0, x8
  442860:	ldr	x1, [sp, #64]
  442864:	ldr	x2, [sp, #56]
  442868:	bl	41ca10 <X509_REQ_print_ex@plt>
  44286c:	str	w0, [sp, #888]
  442870:	ldr	w8, [sp, #888]
  442874:	cbnz	w8, 4428bc <ASN1_generate_nconf@plt+0x23fbc>
  442878:	ldr	w8, [sp, #884]
  44287c:	cbz	w8, 442898 <ASN1_generate_nconf@plt+0x23f98>
  442880:	ldr	x8, [sp, #432]
  442884:	ldr	x0, [x8]
  442888:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  44288c:	add	x1, x1, #0x35e
  442890:	bl	4196e0 <BIO_printf@plt>
  442894:	b	4428ac <ASN1_generate_nconf@plt+0x23fac>
  442898:	ldr	x8, [sp, #432]
  44289c:	ldr	x0, [x8]
  4428a0:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  4428a4:	add	x1, x1, #0x37a
  4428a8:	bl	4196e0 <BIO_printf@plt>
  4428ac:	ldr	x8, [sp, #432]
  4428b0:	ldr	x0, [x8]
  4428b4:	bl	41e780 <ERR_print_errors@plt>
  4428b8:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  4428bc:	ldr	w8, [sp, #816]
  4428c0:	cbz	w8, 442948 <ASN1_generate_nconf@plt+0x24048>
  4428c4:	ldr	w8, [sp, #884]
  4428c8:	cbz	w8, 44290c <ASN1_generate_nconf@plt+0x2400c>
  4428cc:	ldur	x0, [x29, #-40]
  4428d0:	ldur	x8, [x29, #-104]
  4428d4:	str	x0, [sp, #48]
  4428d8:	mov	x0, x8
  4428dc:	bl	41d5d0 <X509_get_subject_name@plt>
  4428e0:	str	x0, [sp, #40]
  4428e4:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  4428e8:	ldr	x8, [sp, #48]
  4428ec:	str	x0, [sp, #32]
  4428f0:	mov	x0, x8
  4428f4:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  4428f8:	add	x1, x1, #0x310
  4428fc:	ldr	x2, [sp, #40]
  442900:	ldr	x3, [sp, #32]
  442904:	bl	46acd0 <ASN1_generate_nconf@plt+0x4c3d0>
  442908:	b	442948 <ASN1_generate_nconf@plt+0x24048>
  44290c:	ldur	x0, [x29, #-40]
  442910:	ldur	x8, [x29, #-112]
  442914:	str	x0, [sp, #24]
  442918:	mov	x0, x8
  44291c:	bl	41b510 <X509_REQ_get_subject_name@plt>
  442920:	str	x0, [sp, #16]
  442924:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  442928:	ldr	x8, [sp, #24]
  44292c:	str	x0, [sp, #8]
  442930:	mov	x0, x8
  442934:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  442938:	add	x1, x1, #0x310
  44293c:	ldr	x2, [sp, #16]
  442940:	ldr	x3, [sp, #8]
  442944:	bl	46acd0 <ASN1_generate_nconf@plt+0x4c3d0>
  442948:	ldr	w8, [sp, #844]
  44294c:	cbz	w8, 442a10 <ASN1_generate_nconf@plt+0x24110>
  442950:	ldr	w8, [sp, #884]
  442954:	cbz	w8, 442968 <ASN1_generate_nconf@plt+0x24068>
  442958:	ldur	x0, [x29, #-104]
  44295c:	bl	41c9b0 <X509_get0_pubkey@plt>
  442960:	str	x0, [sp, #456]
  442964:	b	442974 <ASN1_generate_nconf@plt+0x24074>
  442968:	ldur	x0, [x29, #-112]
  44296c:	bl	41c0f0 <X509_REQ_get0_pubkey@plt>
  442970:	str	x0, [sp, #456]
  442974:	ldr	x8, [sp, #456]
  442978:	cbnz	x8, 442994 <ASN1_generate_nconf@plt+0x24094>
  44297c:	ldr	x8, [sp, #376]
  442980:	ldr	x0, [x8]
  442984:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  442988:	add	x1, x1, #0x39e
  44298c:	bl	41a6c0 <fprintf@plt>
  442990:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  442994:	ldr	x8, [sp, #376]
  442998:	ldr	x0, [x8]
  44299c:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  4429a0:	add	x1, x1, #0x3b3
  4429a4:	bl	41a6c0 <fprintf@plt>
  4429a8:	ldr	x8, [sp, #456]
  4429ac:	mov	x0, x8
  4429b0:	bl	41aa40 <EVP_PKEY_base_id@plt>
  4429b4:	cmp	w0, #0x6
  4429b8:	b.ne	4429e8 <ASN1_generate_nconf@plt+0x240e8>  // b.any
  4429bc:	ldr	x0, [sp, #456]
  4429c0:	bl	419940 <EVP_PKEY_get0_RSA@plt>
  4429c4:	add	x1, sp, #0x1c0
  4429c8:	mov	x8, xzr
  4429cc:	mov	x2, x8
  4429d0:	mov	x3, x8
  4429d4:	bl	41e610 <RSA_get0_key@plt>
  4429d8:	ldur	x0, [x29, #-40]
  4429dc:	ldr	x1, [sp, #448]
  4429e0:	bl	41d210 <BN_print@plt>
  4429e4:	b	4429fc <ASN1_generate_nconf@plt+0x240fc>
  4429e8:	ldr	x8, [sp, #376]
  4429ec:	ldr	x0, [x8]
  4429f0:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  4429f4:	add	x1, x1, #0x3bc
  4429f8:	bl	41a6c0 <fprintf@plt>
  4429fc:	ldr	x8, [sp, #376]
  442a00:	ldr	x0, [x8]
  442a04:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  442a08:	add	x1, x1, #0xec1
  442a0c:	bl	41a6c0 <fprintf@plt>
  442a10:	ldr	w8, [sp, #832]
  442a14:	cbnz	w8, 442a8c <ASN1_generate_nconf@plt+0x2418c>
  442a18:	ldr	w8, [sp, #884]
  442a1c:	cbnz	w8, 442a8c <ASN1_generate_nconf@plt+0x2418c>
  442a20:	ldr	w8, [sp, #852]
  442a24:	cmp	w8, #0x4
  442a28:	b.ne	442a40 <ASN1_generate_nconf@plt+0x24140>  // b.any
  442a2c:	ldur	x0, [x29, #-40]
  442a30:	ldur	x1, [x29, #-112]
  442a34:	bl	41a920 <i2d_X509_REQ_bio@plt>
  442a38:	str	w0, [sp, #876]
  442a3c:	b	442a6c <ASN1_generate_nconf@plt+0x2416c>
  442a40:	ldr	w8, [sp, #820]
  442a44:	cbz	w8, 442a5c <ASN1_generate_nconf@plt+0x2415c>
  442a48:	ldur	x0, [x29, #-40]
  442a4c:	ldur	x1, [x29, #-112]
  442a50:	bl	41b820 <PEM_write_bio_X509_REQ_NEW@plt>
  442a54:	str	w0, [sp, #876]
  442a58:	b	442a6c <ASN1_generate_nconf@plt+0x2416c>
  442a5c:	ldur	x0, [x29, #-40]
  442a60:	ldur	x1, [x29, #-112]
  442a64:	bl	41e7c0 <PEM_write_bio_X509_REQ@plt>
  442a68:	str	w0, [sp, #876]
  442a6c:	ldr	w8, [sp, #876]
  442a70:	cbnz	w8, 442a8c <ASN1_generate_nconf@plt+0x2418c>
  442a74:	ldr	x8, [sp, #432]
  442a78:	ldr	x0, [x8]
  442a7c:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  442a80:	add	x1, x1, #0x3d1
  442a84:	bl	4196e0 <BIO_printf@plt>
  442a88:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  442a8c:	ldr	w8, [sp, #832]
  442a90:	cbnz	w8, 442af4 <ASN1_generate_nconf@plt+0x241f4>
  442a94:	ldr	w8, [sp, #884]
  442a98:	cbz	w8, 442af4 <ASN1_generate_nconf@plt+0x241f4>
  442a9c:	ldur	x8, [x29, #-104]
  442aa0:	cbz	x8, 442af4 <ASN1_generate_nconf@plt+0x241f4>
  442aa4:	ldr	w8, [sp, #852]
  442aa8:	cmp	w8, #0x4
  442aac:	b.ne	442ac4 <ASN1_generate_nconf@plt+0x241c4>  // b.any
  442ab0:	ldur	x0, [x29, #-40]
  442ab4:	ldur	x1, [x29, #-104]
  442ab8:	bl	41d2e0 <i2d_X509_bio@plt>
  442abc:	str	w0, [sp, #876]
  442ac0:	b	442ad4 <ASN1_generate_nconf@plt+0x241d4>
  442ac4:	ldur	x0, [x29, #-40]
  442ac8:	ldur	x1, [x29, #-104]
  442acc:	bl	41ab30 <PEM_write_bio_X509@plt>
  442ad0:	str	w0, [sp, #876]
  442ad4:	ldr	w8, [sp, #876]
  442ad8:	cbnz	w8, 442af4 <ASN1_generate_nconf@plt+0x241f4>
  442adc:	ldr	x8, [sp, #432]
  442ae0:	ldr	x0, [x8]
  442ae4:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  442ae8:	add	x1, x1, #0x3ef
  442aec:	bl	4196e0 <BIO_printf@plt>
  442af0:	b	442af8 <ASN1_generate_nconf@plt+0x241f8>
  442af4:	str	wzr, [sp, #888]
  442af8:	ldr	w8, [sp, #888]
  442afc:	cbz	w8, 442b0c <ASN1_generate_nconf@plt+0x2420c>
  442b00:	ldr	x8, [sp, #432]
  442b04:	ldr	x0, [x8]
  442b08:	bl	41e780 <ERR_print_errors@plt>
  442b0c:	ldr	x8, [sp, #424]
  442b10:	ldr	x0, [x8]
  442b14:	bl	419f10 <NCONF_free@plt>
  442b18:	ldr	x8, [sp, #416]
  442b1c:	ldr	x0, [x8]
  442b20:	bl	419f10 <NCONF_free@plt>
  442b24:	ldur	x0, [x29, #-144]
  442b28:	bl	41de90 <BIO_free@plt>
  442b2c:	ldur	x8, [x29, #-32]
  442b30:	mov	x0, x8
  442b34:	bl	41de90 <BIO_free@plt>
  442b38:	ldur	x8, [x29, #-40]
  442b3c:	mov	x0, x8
  442b40:	bl	41cde0 <BIO_free_all@plt>
  442b44:	ldur	x0, [x29, #-64]
  442b48:	bl	41d960 <EVP_PKEY_free@plt>
  442b4c:	ldur	x0, [x29, #-72]
  442b50:	bl	41c380 <EVP_PKEY_CTX_free@plt>
  442b54:	ldur	x0, [x29, #-80]
  442b58:	bl	4438e0 <ASN1_generate_nconf@plt+0x24fe0>
  442b5c:	ldur	x0, [x29, #-88]
  442b60:	bl	4438e0 <ASN1_generate_nconf@plt+0x24fe0>
  442b64:	ldur	x0, [x29, #-96]
  442b68:	adrp	x1, 443000 <ASN1_generate_nconf@plt+0x24700>
  442b6c:	add	x1, x1, #0x930
  442b70:	bl	443904 <ASN1_generate_nconf@plt+0x25004>
  442b74:	ldur	x0, [x29, #-96]
  442b78:	bl	443960 <ASN1_generate_nconf@plt+0x25060>
  442b7c:	ldur	x0, [x29, #-56]
  442b80:	bl	41c8f0 <ENGINE_free@plt>
  442b84:	ldur	x8, [x29, #-184]
  442b88:	mov	x0, x8
  442b8c:	ldr	x1, [sp, #368]
  442b90:	mov	w2, #0x3cc                 	// #972
  442b94:	bl	41b180 <CRYPTO_free@plt>
  442b98:	ldur	x0, [x29, #-112]
  442b9c:	bl	41b890 <X509_REQ_free@plt>
  442ba0:	ldur	x0, [x29, #-104]
  442ba4:	bl	41e1e0 <X509_free@plt>
  442ba8:	ldur	x0, [x29, #-24]
  442bac:	bl	41b7a0 <ASN1_INTEGER_free@plt>
  442bb0:	ldur	x0, [x29, #-48]
  442bb4:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  442bb8:	ldur	x8, [x29, #-224]
  442bbc:	ldur	x9, [x29, #-240]
  442bc0:	cmp	x8, x9
  442bc4:	b.eq	442bd8 <ASN1_generate_nconf@plt+0x242d8>  // b.none
  442bc8:	ldur	x0, [x29, #-224]
  442bcc:	ldr	x1, [sp, #368]
  442bd0:	mov	w2, #0x3d2                 	// #978
  442bd4:	bl	41b180 <CRYPTO_free@plt>
  442bd8:	ldur	x8, [x29, #-232]
  442bdc:	ldur	x9, [x29, #-248]
  442be0:	cmp	x8, x9
  442be4:	b.eq	442bf8 <ASN1_generate_nconf@plt+0x242f8>  // b.none
  442be8:	ldur	x0, [x29, #-232]
  442bec:	ldr	x1, [sp, #368]
  442bf0:	mov	w2, #0x3d4                 	// #980
  442bf4:	bl	41b180 <CRYPTO_free@plt>
  442bf8:	ldr	w0, [sp, #888]
  442bfc:	add	sp, sp, #0x4a0
  442c00:	ldr	x28, [sp, #16]
  442c04:	ldp	x29, x30, [sp], #32
  442c08:	ret
  442c0c:	stp	x29, x30, [sp, #-16]!
  442c10:	mov	x29, sp
  442c14:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  442c18:	ldp	x29, x30, [sp], #16
  442c1c:	ret
  442c20:	sub	sp, sp, #0x20
  442c24:	stp	x29, x30, [sp, #16]
  442c28:	add	x29, sp, #0x10
  442c2c:	str	x0, [sp, #8]
  442c30:	str	x1, [sp]
  442c34:	ldr	x0, [sp, #8]
  442c38:	ldr	x1, [sp]
  442c3c:	bl	41cf20 <OPENSSL_sk_push@plt>
  442c40:	ldp	x29, x30, [sp, #16]
  442c44:	add	sp, sp, #0x20
  442c48:	ret
  442c4c:	sub	sp, sp, #0x20
  442c50:	stp	x29, x30, [sp, #16]
  442c54:	add	x29, sp, #0x10
  442c58:	str	x0, [sp, #8]
  442c5c:	str	x1, [sp]
  442c60:	ldr	x0, [sp, #8]
  442c64:	ldr	x1, [sp]
  442c68:	bl	41b0b0 <OPENSSL_LH_new@plt>
  442c6c:	ldp	x29, x30, [sp, #16]
  442c70:	add	sp, sp, #0x20
  442c74:	ret
  442c78:	sub	sp, sp, #0x20
  442c7c:	stp	x29, x30, [sp, #16]
  442c80:	add	x29, sp, #0x10
  442c84:	str	x0, [sp, #8]
  442c88:	ldr	x0, [sp, #8]
  442c8c:	bl	4197f0 <OPENSSL_LH_strhash@plt>
  442c90:	ldp	x29, x30, [sp, #16]
  442c94:	add	sp, sp, #0x20
  442c98:	ret
  442c9c:	sub	sp, sp, #0x20
  442ca0:	stp	x29, x30, [sp, #16]
  442ca4:	add	x29, sp, #0x10
  442ca8:	str	x0, [sp, #8]
  442cac:	str	x1, [sp]
  442cb0:	ldr	x0, [sp, #8]
  442cb4:	ldr	x1, [sp]
  442cb8:	bl	41d200 <strcmp@plt>
  442cbc:	ldp	x29, x30, [sp, #16]
  442cc0:	add	sp, sp, #0x20
  442cc4:	ret
  442cc8:	sub	sp, sp, #0x50
  442ccc:	stp	x29, x30, [sp, #64]
  442cd0:	add	x29, sp, #0x40
  442cd4:	adrp	x8, 485000 <ASN1_generate_nconf@plt+0x66700>
  442cd8:	add	x8, x8, #0x411
  442cdc:	stur	x0, [x29, #-16]
  442ce0:	stur	x1, [x29, #-24]
  442ce4:	str	x8, [sp, #16]
  442ce8:	ldur	x8, [x29, #-24]
  442cec:	ldrb	w9, [x8]
  442cf0:	mov	w10, #0x0                   	// #0
  442cf4:	str	w10, [sp, #12]
  442cf8:	cbz	w9, 442d1c <ASN1_generate_nconf@plt+0x2441c>
  442cfc:	bl	41a870 <__ctype_b_loc@plt>
  442d00:	ldr	x8, [x0]
  442d04:	ldur	x9, [x29, #-24]
  442d08:	ldrb	w10, [x9]
  442d0c:	ldrh	w10, [x8, w10, sxtw #1]
  442d10:	tst	w10, #0x2000
  442d14:	cset	w10, ne  // ne = any
  442d18:	str	w10, [sp, #12]
  442d1c:	ldr	w8, [sp, #12]
  442d20:	tbnz	w8, #0, 442d28 <ASN1_generate_nconf@plt+0x24428>
  442d24:	b	442d4c <ASN1_generate_nconf@plt+0x2444c>
  442d28:	ldur	x8, [x29, #-24]
  442d2c:	add	x9, x8, #0x1
  442d30:	stur	x9, [x29, #-24]
  442d34:	ldrb	w10, [x8, #1]
  442d38:	cbnz	w10, 442d48 <ASN1_generate_nconf@plt+0x24448>
  442d3c:	mov	w8, #0x1                   	// #1
  442d40:	stur	w8, [x29, #-4]
  442d44:	b	442e8c <ASN1_generate_nconf@plt+0x2458c>
  442d48:	b	442ce8 <ASN1_generate_nconf@plt+0x243e8>
  442d4c:	ldur	x0, [x29, #-24]
  442d50:	mov	w1, #0x3d                  	// #61
  442d54:	bl	41d7e0 <strchr@plt>
  442d58:	str	x0, [sp, #32]
  442d5c:	cbnz	x0, 442d6c <ASN1_generate_nconf@plt+0x2446c>
  442d60:	mov	w8, #0x1                   	// #1
  442d64:	stur	w8, [x29, #-4]
  442d68:	b	442e8c <ASN1_generate_nconf@plt+0x2458c>
  442d6c:	ldr	x8, [sp, #32]
  442d70:	ldur	x9, [x29, #-24]
  442d74:	subs	x8, x8, x9
  442d78:	str	x8, [sp, #24]
  442d7c:	ldur	x0, [x29, #-24]
  442d80:	ldr	x1, [sp, #16]
  442d84:	mov	w2, #0xbd                  	// #189
  442d88:	bl	41af30 <CRYPTO_strdup@plt>
  442d8c:	stur	x0, [x29, #-24]
  442d90:	cbnz	x0, 442da0 <ASN1_generate_nconf@plt+0x244a0>
  442d94:	mov	w8, #0xffffffff            	// #-1
  442d98:	stur	w8, [x29, #-4]
  442d9c:	b	442e8c <ASN1_generate_nconf@plt+0x2458c>
  442da0:	ldur	x8, [x29, #-24]
  442da4:	ldr	x9, [sp, #24]
  442da8:	add	x8, x8, x9
  442dac:	str	x8, [sp, #32]
  442db0:	ldr	x8, [sp, #32]
  442db4:	ldur	x9, [x29, #-24]
  442db8:	cmp	x8, x9
  442dbc:	b.ls	442df4 <ASN1_generate_nconf@plt+0x244f4>  // b.plast
  442dc0:	bl	41a870 <__ctype_b_loc@plt>
  442dc4:	ldr	x8, [x0]
  442dc8:	ldr	x9, [sp, #32]
  442dcc:	ldurb	w10, [x9, #-1]
  442dd0:	ldrh	w10, [x8, w10, sxtw #1]
  442dd4:	and	w10, w10, #0x2000
  442dd8:	cbnz	w10, 442de0 <ASN1_generate_nconf@plt+0x244e0>
  442ddc:	b	442df4 <ASN1_generate_nconf@plt+0x244f4>
  442de0:	ldr	x8, [sp, #32]
  442de4:	mov	x9, #0xffffffffffffffff    	// #-1
  442de8:	add	x8, x8, x9
  442dec:	str	x8, [sp, #32]
  442df0:	b	442db0 <ASN1_generate_nconf@plt+0x244b0>
  442df4:	ldr	x8, [sp, #32]
  442df8:	ldur	x9, [x29, #-24]
  442dfc:	cmp	x8, x9
  442e00:	b.ne	442e20 <ASN1_generate_nconf@plt+0x24520>  // b.any
  442e04:	ldur	x0, [x29, #-24]
  442e08:	ldr	x1, [sp, #16]
  442e0c:	mov	w2, #0xc5                  	// #197
  442e10:	bl	41b180 <CRYPTO_free@plt>
  442e14:	mov	w8, #0x1                   	// #1
  442e18:	stur	w8, [x29, #-4]
  442e1c:	b	442e8c <ASN1_generate_nconf@plt+0x2458c>
  442e20:	ldr	x8, [sp, #32]
  442e24:	mov	w9, #0x0                   	// #0
  442e28:	strb	w9, [x8]
  442e2c:	ldur	x0, [x29, #-16]
  442e30:	ldur	x1, [x29, #-24]
  442e34:	bl	443b30 <ASN1_generate_nconf@plt+0x25230>
  442e38:	str	x0, [sp, #32]
  442e3c:	cbnz	x0, 442e4c <ASN1_generate_nconf@plt+0x2454c>
  442e40:	ldur	x0, [x29, #-16]
  442e44:	bl	443b5c <ASN1_generate_nconf@plt+0x2525c>
  442e48:	cbz	w0, 442e88 <ASN1_generate_nconf@plt+0x24588>
  442e4c:	ldr	x8, [sp, #32]
  442e50:	cbz	x8, 442e60 <ASN1_generate_nconf@plt+0x24560>
  442e54:	ldr	x8, [sp, #32]
  442e58:	str	x8, [sp]
  442e5c:	b	442e68 <ASN1_generate_nconf@plt+0x24568>
  442e60:	ldur	x8, [x29, #-24]
  442e64:	str	x8, [sp]
  442e68:	ldr	x8, [sp]
  442e6c:	mov	x0, x8
  442e70:	ldr	x1, [sp, #16]
  442e74:	mov	w2, #0xcd                  	// #205
  442e78:	bl	41b180 <CRYPTO_free@plt>
  442e7c:	mov	w9, #0xffffffff            	// #-1
  442e80:	stur	w9, [x29, #-4]
  442e84:	b	442e8c <ASN1_generate_nconf@plt+0x2458c>
  442e88:	stur	wzr, [x29, #-4]
  442e8c:	ldur	w0, [x29, #-4]
  442e90:	ldp	x29, x30, [sp, #64]
  442e94:	add	sp, sp, #0x50
  442e98:	ret
  442e9c:	sub	sp, sp, #0xe0
  442ea0:	stp	x29, x30, [sp, #208]
  442ea4:	add	x29, sp, #0xd0
  442ea8:	mov	x8, xzr
  442eac:	mov	x9, #0xffffffffffffffff    	// #-1
  442eb0:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  442eb4:	add	x10, x10, #0xc0
  442eb8:	stur	x0, [x29, #-16]
  442ebc:	stur	x1, [x29, #-24]
  442ec0:	stur	x2, [x29, #-32]
  442ec4:	stur	x3, [x29, #-40]
  442ec8:	stur	x4, [x29, #-48]
  442ecc:	stur	x8, [x29, #-56]
  442ed0:	stur	x8, [x29, #-64]
  442ed4:	stur	x9, [x29, #-72]
  442ed8:	stur	x8, [x29, #-80]
  442edc:	stur	x8, [x29, #-88]
  442ee0:	ldur	x8, [x29, #-16]
  442ee4:	str	x10, [sp, #48]
  442ee8:	cbnz	x8, 442f08 <ASN1_generate_nconf@plt+0x24608>
  442eec:	ldur	x8, [x29, #-24]
  442ef0:	mov	w9, #0x6                   	// #6
  442ef4:	str	w9, [x8]
  442ef8:	ldur	x8, [x29, #-32]
  442efc:	ldr	x8, [x8]
  442f00:	stur	x8, [x29, #-72]
  442f04:	b	443080 <ASN1_generate_nconf@plt+0x24780>
  442f08:	ldur	x8, [x29, #-16]
  442f0c:	ldrb	w9, [x8]
  442f10:	cmp	w9, #0x30
  442f14:	b.lt	442f50 <ASN1_generate_nconf@plt+0x24650>  // b.tstop
  442f18:	ldur	x8, [x29, #-16]
  442f1c:	ldrb	w9, [x8]
  442f20:	cmp	w9, #0x39
  442f24:	b.gt	442f50 <ASN1_generate_nconf@plt+0x24650>
  442f28:	ldur	x8, [x29, #-24]
  442f2c:	mov	w9, #0x6                   	// #6
  442f30:	str	w9, [x8]
  442f34:	ldur	x0, [x29, #-16]
  442f38:	bl	41c330 <atol@plt>
  442f3c:	stur	x0, [x29, #-72]
  442f40:	ldur	x8, [x29, #-72]
  442f44:	ldur	x10, [x29, #-32]
  442f48:	str	x8, [x10]
  442f4c:	b	443080 <ASN1_generate_nconf@plt+0x24780>
  442f50:	ldur	x0, [x29, #-16]
  442f54:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  442f58:	add	x1, x1, #0x76a
  442f5c:	mov	x2, #0x6                   	// #6
  442f60:	bl	41b3f0 <strncmp@plt>
  442f64:	cbnz	w0, 442f78 <ASN1_generate_nconf@plt+0x24678>
  442f68:	ldur	x8, [x29, #-16]
  442f6c:	add	x8, x8, #0x6
  442f70:	stur	x8, [x29, #-88]
  442f74:	b	443080 <ASN1_generate_nconf@plt+0x24780>
  442f78:	ldur	x0, [x29, #-16]
  442f7c:	mov	w1, #0x3a                  	// #58
  442f80:	bl	41d7e0 <strchr@plt>
  442f84:	stur	x0, [x29, #-96]
  442f88:	ldur	x8, [x29, #-96]
  442f8c:	cbz	x8, 442fa4 <ASN1_generate_nconf@plt+0x246a4>
  442f90:	ldur	x8, [x29, #-96]
  442f94:	ldur	x9, [x29, #-16]
  442f98:	subs	x8, x8, x9
  442f9c:	stur	w8, [x29, #-100]
  442fa0:	b	442fb0 <ASN1_generate_nconf@plt+0x246b0>
  442fa4:	ldur	x0, [x29, #-16]
  442fa8:	bl	41e3c0 <strlen@plt>
  442fac:	stur	w0, [x29, #-100]
  442fb0:	ldur	x1, [x29, #-16]
  442fb4:	ldur	w2, [x29, #-100]
  442fb8:	add	x0, sp, #0x60
  442fbc:	bl	41df70 <EVP_PKEY_asn1_find_str@plt>
  442fc0:	str	x0, [sp, #88]
  442fc4:	ldr	x8, [sp, #88]
  442fc8:	cbnz	x8, 442ff4 <ASN1_generate_nconf@plt+0x246f4>
  442fcc:	ldr	x8, [sp, #48]
  442fd0:	ldr	x0, [x8]
  442fd4:	ldur	w2, [x29, #-100]
  442fd8:	ldur	x3, [x29, #-16]
  442fdc:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  442fe0:	add	x1, x1, #0x771
  442fe4:	bl	4196e0 <BIO_printf@plt>
  442fe8:	mov	x8, xzr
  442fec:	stur	x8, [x29, #-8]
  442ff0:	b	4433dc <ASN1_generate_nconf@plt+0x24adc>
  442ff4:	ldur	x1, [x29, #-24]
  442ff8:	ldr	x5, [sp, #88]
  442ffc:	mov	x8, xzr
  443000:	mov	x0, x8
  443004:	str	x0, [sp, #40]
  443008:	ldr	x2, [sp, #40]
  44300c:	mov	x3, x8
  443010:	mov	x4, x8
  443014:	bl	41bc90 <EVP_PKEY_asn1_get0_info@plt>
  443018:	ldr	x8, [sp, #96]
  44301c:	mov	x0, x8
  443020:	bl	41c880 <ENGINE_finish@plt>
  443024:	ldur	x8, [x29, #-24]
  443028:	ldr	w9, [x8]
  44302c:	cmp	w9, #0x6
  443030:	b.ne	44306c <ASN1_generate_nconf@plt+0x2476c>  // b.any
  443034:	ldur	x8, [x29, #-96]
  443038:	cbz	x8, 44305c <ASN1_generate_nconf@plt+0x2475c>
  44303c:	ldur	x8, [x29, #-96]
  443040:	add	x0, x8, #0x1
  443044:	bl	41c330 <atol@plt>
  443048:	stur	x0, [x29, #-72]
  44304c:	ldur	x8, [x29, #-72]
  443050:	ldur	x9, [x29, #-32]
  443054:	str	x8, [x9]
  443058:	b	443068 <ASN1_generate_nconf@plt+0x24768>
  44305c:	ldur	x8, [x29, #-32]
  443060:	ldr	x8, [x8]
  443064:	stur	x8, [x29, #-72]
  443068:	b	443080 <ASN1_generate_nconf@plt+0x24780>
  44306c:	ldur	x8, [x29, #-96]
  443070:	cbz	x8, 443080 <ASN1_generate_nconf@plt+0x24780>
  443074:	ldur	x8, [x29, #-96]
  443078:	add	x8, x8, #0x1
  44307c:	stur	x8, [x29, #-88]
  443080:	ldur	x8, [x29, #-88]
  443084:	cbz	x8, 4431ec <ASN1_generate_nconf@plt+0x248ec>
  443088:	ldur	x0, [x29, #-88]
  44308c:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  443090:	add	x1, x1, #0x45a
  443094:	bl	41b160 <BIO_new_file@plt>
  443098:	stur	x0, [x29, #-80]
  44309c:	ldur	x8, [x29, #-80]
  4430a0:	cbnz	x8, 4430c8 <ASN1_generate_nconf@plt+0x247c8>
  4430a4:	ldr	x8, [sp, #48]
  4430a8:	ldr	x0, [x8]
  4430ac:	ldur	x2, [x29, #-88]
  4430b0:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  4430b4:	add	x1, x1, #0xa88
  4430b8:	bl	4196e0 <BIO_printf@plt>
  4430bc:	mov	x8, xzr
  4430c0:	stur	x8, [x29, #-8]
  4430c4:	b	4433dc <ASN1_generate_nconf@plt+0x24adc>
  4430c8:	ldur	x0, [x29, #-80]
  4430cc:	mov	x8, xzr
  4430d0:	mov	x1, x8
  4430d4:	bl	41b350 <PEM_read_bio_Parameters@plt>
  4430d8:	stur	x0, [x29, #-64]
  4430dc:	ldur	x8, [x29, #-64]
  4430e0:	cbnz	x8, 443144 <ASN1_generate_nconf@plt+0x24844>
  4430e4:	ldur	x0, [x29, #-80]
  4430e8:	mov	w1, #0x1                   	// #1
  4430ec:	mov	x8, xzr
  4430f0:	mov	x2, x8
  4430f4:	mov	x3, x8
  4430f8:	str	x3, [sp, #32]
  4430fc:	str	x8, [sp, #24]
  443100:	bl	41de30 <BIO_ctrl@plt>
  443104:	ldur	x8, [x29, #-80]
  443108:	mov	x0, x8
  44310c:	ldr	x8, [sp, #24]
  443110:	mov	x1, x8
  443114:	ldr	x8, [sp, #24]
  443118:	mov	x2, x8
  44311c:	ldr	x3, [sp, #32]
  443120:	bl	41da50 <PEM_read_bio_X509@plt>
  443124:	str	x0, [sp, #80]
  443128:	ldr	x8, [sp, #80]
  44312c:	cbz	x8, 443144 <ASN1_generate_nconf@plt+0x24844>
  443130:	ldr	x0, [sp, #80]
  443134:	bl	41a480 <X509_get_pubkey@plt>
  443138:	stur	x0, [x29, #-64]
  44313c:	ldr	x0, [sp, #80]
  443140:	bl	41e1e0 <X509_free@plt>
  443144:	ldur	x0, [x29, #-80]
  443148:	bl	41de90 <BIO_free@plt>
  44314c:	ldur	x8, [x29, #-64]
  443150:	cbnz	x8, 443178 <ASN1_generate_nconf@plt+0x24878>
  443154:	ldr	x8, [sp, #48]
  443158:	ldr	x0, [x8]
  44315c:	ldur	x2, [x29, #-88]
  443160:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60700>
  443164:	add	x1, x1, #0xaa6
  443168:	bl	4196e0 <BIO_printf@plt>
  44316c:	mov	x8, xzr
  443170:	stur	x8, [x29, #-8]
  443174:	b	4433dc <ASN1_generate_nconf@plt+0x24adc>
  443178:	ldur	x8, [x29, #-24]
  44317c:	ldr	w9, [x8]
  443180:	mov	w10, #0xffffffff            	// #-1
  443184:	cmp	w9, w10
  443188:	b.ne	4431a0 <ASN1_generate_nconf@plt+0x248a0>  // b.any
  44318c:	ldur	x0, [x29, #-64]
  443190:	bl	41aac0 <EVP_PKEY_id@plt>
  443194:	ldur	x8, [x29, #-24]
  443198:	str	w0, [x8]
  44319c:	b	4431ec <ASN1_generate_nconf@plt+0x248ec>
  4431a0:	ldur	x8, [x29, #-24]
  4431a4:	ldr	w9, [x8]
  4431a8:	ldur	x0, [x29, #-64]
  4431ac:	str	w9, [sp, #20]
  4431b0:	bl	41aa40 <EVP_PKEY_base_id@plt>
  4431b4:	ldr	w9, [sp, #20]
  4431b8:	cmp	w9, w0
  4431bc:	b.eq	4431ec <ASN1_generate_nconf@plt+0x248ec>  // b.none
  4431c0:	ldr	x8, [sp, #48]
  4431c4:	ldr	x0, [x8]
  4431c8:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  4431cc:	add	x1, x1, #0x789
  4431d0:	bl	4196e0 <BIO_printf@plt>
  4431d4:	ldur	x8, [x29, #-64]
  4431d8:	mov	x0, x8
  4431dc:	bl	41d960 <EVP_PKEY_free@plt>
  4431e0:	mov	x8, xzr
  4431e4:	stur	x8, [x29, #-8]
  4431e8:	b	4433dc <ASN1_generate_nconf@plt+0x24adc>
  4431ec:	ldur	x8, [x29, #-40]
  4431f0:	cbz	x8, 44327c <ASN1_generate_nconf@plt+0x2497c>
  4431f4:	ldur	x8, [x29, #-24]
  4431f8:	ldr	w1, [x8]
  4431fc:	add	x0, sp, #0x40
  443200:	bl	41e8a0 <EVP_PKEY_asn1_find@plt>
  443204:	str	x0, [sp, #72]
  443208:	ldr	x8, [sp, #72]
  44320c:	cbnz	x8, 443230 <ASN1_generate_nconf@plt+0x24930>
  443210:	ldr	x8, [sp, #48]
  443214:	ldr	x0, [x8]
  443218:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  44321c:	add	x1, x1, #0x7ad
  443220:	bl	41a930 <BIO_puts@plt>
  443224:	mov	x8, xzr
  443228:	stur	x8, [x29, #-8]
  44322c:	b	4433dc <ASN1_generate_nconf@plt+0x24adc>
  443230:	ldr	x5, [sp, #72]
  443234:	mov	x8, xzr
  443238:	mov	x0, x8
  44323c:	str	x0, [sp, #8]
  443240:	ldr	x1, [sp, #8]
  443244:	ldr	x2, [sp, #8]
  443248:	mov	x3, x8
  44324c:	add	x4, sp, #0x38
  443250:	bl	41bc90 <EVP_PKEY_asn1_get0_info@plt>
  443254:	ldr	x8, [sp, #56]
  443258:	mov	x0, x8
  44325c:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  443260:	add	x1, x1, #0x411
  443264:	mov	w2, #0x60e                 	// #1550
  443268:	bl	41af30 <CRYPTO_strdup@plt>
  44326c:	ldur	x8, [x29, #-40]
  443270:	str	x0, [x8]
  443274:	ldr	x0, [sp, #64]
  443278:	bl	41c880 <ENGINE_finish@plt>
  44327c:	ldur	x8, [x29, #-64]
  443280:	cbz	x8, 4432b8 <ASN1_generate_nconf@plt+0x249b8>
  443284:	ldur	x0, [x29, #-64]
  443288:	ldur	x1, [x29, #-48]
  44328c:	bl	41a2a0 <EVP_PKEY_CTX_new@plt>
  443290:	stur	x0, [x29, #-56]
  443294:	ldur	x0, [x29, #-64]
  443298:	bl	419970 <EVP_PKEY_bits@plt>
  44329c:	mov	w1, w0
  4432a0:	sxtw	x8, w1
  4432a4:	ldur	x9, [x29, #-32]
  4432a8:	str	x8, [x9]
  4432ac:	ldur	x0, [x29, #-64]
  4432b0:	bl	41d960 <EVP_PKEY_free@plt>
  4432b4:	b	4432cc <ASN1_generate_nconf@plt+0x249cc>
  4432b8:	ldur	x8, [x29, #-24]
  4432bc:	ldr	w0, [x8]
  4432c0:	ldur	x1, [x29, #-48]
  4432c4:	bl	41df40 <EVP_PKEY_CTX_new_id@plt>
  4432c8:	stur	x0, [x29, #-56]
  4432cc:	ldur	x8, [x29, #-56]
  4432d0:	cbnz	x8, 443304 <ASN1_generate_nconf@plt+0x24a04>
  4432d4:	ldr	x8, [sp, #48]
  4432d8:	ldr	x0, [x8]
  4432dc:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  4432e0:	add	x1, x1, #0x7d7
  4432e4:	bl	41a930 <BIO_puts@plt>
  4432e8:	ldr	x8, [sp, #48]
  4432ec:	ldr	x9, [x8]
  4432f0:	mov	x0, x9
  4432f4:	bl	41e780 <ERR_print_errors@plt>
  4432f8:	mov	x8, xzr
  4432fc:	stur	x8, [x29, #-8]
  443300:	b	4433dc <ASN1_generate_nconf@plt+0x24adc>
  443304:	ldur	x0, [x29, #-56]
  443308:	bl	41b3b0 <EVP_PKEY_keygen_init@plt>
  44330c:	cmp	w0, #0x0
  443310:	cset	w8, gt
  443314:	tbnz	w8, #0, 443350 <ASN1_generate_nconf@plt+0x24a50>
  443318:	ldr	x8, [sp, #48]
  44331c:	ldr	x0, [x8]
  443320:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  443324:	add	x1, x1, #0x7f8
  443328:	bl	41a930 <BIO_puts@plt>
  44332c:	ldr	x8, [sp, #48]
  443330:	ldr	x9, [x8]
  443334:	mov	x0, x9
  443338:	bl	41e780 <ERR_print_errors@plt>
  44333c:	ldur	x0, [x29, #-56]
  443340:	bl	41c380 <EVP_PKEY_CTX_free@plt>
  443344:	mov	x8, xzr
  443348:	stur	x8, [x29, #-8]
  44334c:	b	4433dc <ASN1_generate_nconf@plt+0x24adc>
  443350:	ldur	x8, [x29, #-24]
  443354:	ldr	w9, [x8]
  443358:	cmp	w9, #0x6
  44335c:	b.ne	4433d4 <ASN1_generate_nconf@plt+0x24ad4>  // b.any
  443360:	ldur	x8, [x29, #-72]
  443364:	mov	x9, #0xffffffffffffffff    	// #-1
  443368:	cmp	x8, x9
  44336c:	b.eq	4433d4 <ASN1_generate_nconf@plt+0x24ad4>  // b.none
  443370:	ldur	x0, [x29, #-56]
  443374:	ldur	x8, [x29, #-72]
  443378:	mov	w1, #0x4                   	// #4
  44337c:	mov	w2, #0x1003                	// #4099
  443380:	mov	w3, w8
  443384:	mov	x9, xzr
  443388:	mov	x4, x9
  44338c:	bl	419aa0 <RSA_pkey_ctx_ctrl@plt>
  443390:	cmp	w0, #0x0
  443394:	cset	w8, gt
  443398:	tbnz	w8, #0, 4433d4 <ASN1_generate_nconf@plt+0x24ad4>
  44339c:	ldr	x8, [sp, #48]
  4433a0:	ldr	x0, [x8]
  4433a4:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  4433a8:	add	x1, x1, #0x81b
  4433ac:	bl	41a930 <BIO_puts@plt>
  4433b0:	ldr	x8, [sp, #48]
  4433b4:	ldr	x9, [x8]
  4433b8:	mov	x0, x9
  4433bc:	bl	41e780 <ERR_print_errors@plt>
  4433c0:	ldur	x0, [x29, #-56]
  4433c4:	bl	41c380 <EVP_PKEY_CTX_free@plt>
  4433c8:	mov	x8, xzr
  4433cc:	stur	x8, [x29, #-8]
  4433d0:	b	4433dc <ASN1_generate_nconf@plt+0x24adc>
  4433d4:	ldur	x8, [x29, #-56]
  4433d8:	stur	x8, [x29, #-8]
  4433dc:	ldur	x0, [x29, #-8]
  4433e0:	ldp	x29, x30, [sp, #208]
  4433e4:	add	sp, sp, #0xe0
  4433e8:	ret
  4433ec:	sub	sp, sp, #0x20
  4433f0:	stp	x29, x30, [sp, #16]
  4433f4:	add	x29, sp, #0x10
  4433f8:	str	x0, [sp, #8]
  4433fc:	ldr	x0, [sp, #8]
  443400:	bl	41df60 <OPENSSL_sk_num@plt>
  443404:	ldp	x29, x30, [sp, #16]
  443408:	add	sp, sp, #0x20
  44340c:	ret
  443410:	sub	sp, sp, #0x20
  443414:	stp	x29, x30, [sp, #16]
  443418:	add	x29, sp, #0x10
  44341c:	str	x0, [sp, #8]
  443420:	str	w1, [sp, #4]
  443424:	ldr	x0, [sp, #8]
  443428:	ldr	w1, [sp, #4]
  44342c:	bl	4195d0 <OPENSSL_sk_value@plt>
  443430:	ldp	x29, x30, [sp, #16]
  443434:	add	sp, sp, #0x20
  443438:	ret
  44343c:	sub	sp, sp, #0x40
  443440:	stp	x29, x30, [sp, #48]
  443444:	add	x29, sp, #0x30
  443448:	mov	w8, #0x2a                  	// #42
  44344c:	mov	w9, wzr
  443450:	stur	x0, [x29, #-8]
  443454:	sturb	w8, [x29, #-9]
  443458:	ldur	x0, [x29, #-8]
  44345c:	str	w9, [sp, #16]
  443460:	bl	41a980 <EVP_PKEY_CTX_get_app_data@plt>
  443464:	str	x0, [sp, #24]
  443468:	ldur	x0, [x29, #-8]
  44346c:	ldr	w1, [sp, #16]
  443470:	bl	41c810 <EVP_PKEY_CTX_get_keygen_info@plt>
  443474:	str	w0, [sp, #20]
  443478:	ldr	w8, [sp, #20]
  44347c:	cbnz	w8, 443488 <ASN1_generate_nconf@plt+0x24b88>
  443480:	mov	w8, #0x2e                  	// #46
  443484:	sturb	w8, [x29, #-9]
  443488:	ldr	w8, [sp, #20]
  44348c:	cmp	w8, #0x1
  443490:	b.ne	44349c <ASN1_generate_nconf@plt+0x24b9c>  // b.any
  443494:	mov	w8, #0x2b                  	// #43
  443498:	sturb	w8, [x29, #-9]
  44349c:	ldr	w8, [sp, #20]
  4434a0:	cmp	w8, #0x2
  4434a4:	b.ne	4434b0 <ASN1_generate_nconf@plt+0x24bb0>  // b.any
  4434a8:	mov	w8, #0x2a                  	// #42
  4434ac:	sturb	w8, [x29, #-9]
  4434b0:	ldr	w8, [sp, #20]
  4434b4:	cmp	w8, #0x3
  4434b8:	b.ne	4434c4 <ASN1_generate_nconf@plt+0x24bc4>  // b.any
  4434bc:	mov	w8, #0xa                   	// #10
  4434c0:	sturb	w8, [x29, #-9]
  4434c4:	ldr	x0, [sp, #24]
  4434c8:	sub	x1, x29, #0x9
  4434cc:	mov	w8, #0x1                   	// #1
  4434d0:	mov	w2, w8
  4434d4:	str	w8, [sp, #12]
  4434d8:	bl	41cb40 <BIO_write@plt>
  4434dc:	ldr	x9, [sp, #24]
  4434e0:	mov	x0, x9
  4434e4:	mov	w1, #0xb                   	// #11
  4434e8:	mov	x9, xzr
  4434ec:	mov	x2, x9
  4434f0:	mov	x3, x9
  4434f4:	bl	41de30 <BIO_ctrl@plt>
  4434f8:	ldr	w8, [sp, #12]
  4434fc:	mov	w0, w8
  443500:	ldp	x29, x30, [sp, #48]
  443504:	add	sp, sp, #0x40
  443508:	ret
  44350c:	sub	sp, sp, #0x90
  443510:	stp	x29, x30, [sp, #128]
  443514:	add	x29, sp, #0x80
  443518:	mov	w8, #0x0                   	// #0
  44351c:	mov	x9, xzr
  443520:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  443524:	add	x10, x10, #0xa30
  443528:	adrp	x11, 492000 <ASN1_generate_nconf@plt+0x73700>
  44352c:	add	x11, x11, #0x8bb
  443530:	adrp	x12, 485000 <ASN1_generate_nconf@plt+0x66700>
  443534:	add	x12, x12, #0x41c
  443538:	adrp	x13, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44353c:	add	x13, x13, #0xc0
  443540:	stur	x0, [x29, #-8]
  443544:	stur	x1, [x29, #-16]
  443548:	stur	x2, [x29, #-24]
  44354c:	stur	w3, [x29, #-28]
  443550:	stur	w4, [x29, #-32]
  443554:	stur	x5, [x29, #-40]
  443558:	stur	wzr, [x29, #-44]
  44355c:	sturb	w8, [x29, #-49]
  443560:	str	x9, [sp, #56]
  443564:	ldr	x0, [x10]
  443568:	mov	x1, x11
  44356c:	mov	x2, x12
  443570:	str	x10, [sp, #24]
  443574:	str	x11, [sp, #16]
  443578:	str	x13, [sp, #8]
  44357c:	bl	41cfe0 <NCONF_get_string@plt>
  443580:	str	x0, [sp, #48]
  443584:	ldr	x9, [sp, #48]
  443588:	cbnz	x9, 443590 <ASN1_generate_nconf@plt+0x24c90>
  44358c:	bl	41a250 <ERR_clear_error@plt>
  443590:	ldr	x8, [sp, #48]
  443594:	cbz	x8, 4435b4 <ASN1_generate_nconf@plt+0x24cb4>
  443598:	ldr	x0, [sp, #48]
  44359c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4435a0:	add	x1, x1, #0x69d
  4435a4:	bl	41d200 <strcmp@plt>
  4435a8:	cbnz	w0, 4435b4 <ASN1_generate_nconf@plt+0x24cb4>
  4435ac:	mov	w8, #0x1                   	// #1
  4435b0:	sturb	w8, [x29, #-49]
  4435b4:	ldr	x8, [sp, #24]
  4435b8:	ldr	x0, [x8]
  4435bc:	ldr	x1, [sp, #16]
  4435c0:	adrp	x2, 485000 <ASN1_generate_nconf@plt+0x66700>
  4435c4:	add	x2, x2, #0x423
  4435c8:	bl	41cfe0 <NCONF_get_string@plt>
  4435cc:	str	x0, [sp, #40]
  4435d0:	ldr	x8, [sp, #40]
  4435d4:	cbnz	x8, 4435f8 <ASN1_generate_nconf@plt+0x24cf8>
  4435d8:	ldr	x8, [sp, #8]
  4435dc:	ldr	x0, [x8]
  4435e0:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  4435e4:	add	x1, x1, #0x436
  4435e8:	adrp	x2, 485000 <ASN1_generate_nconf@plt+0x66700>
  4435ec:	add	x2, x2, #0x423
  4435f0:	bl	4196e0 <BIO_printf@plt>
  4435f4:	b	44374c <ASN1_generate_nconf@plt+0x24e4c>
  4435f8:	ldr	x8, [sp, #24]
  4435fc:	ldr	x0, [x8]
  443600:	ldr	x1, [sp, #40]
  443604:	bl	41dce0 <NCONF_get_section@plt>
  443608:	str	x0, [sp, #64]
  44360c:	ldr	x8, [sp, #64]
  443610:	cbnz	x8, 443630 <ASN1_generate_nconf@plt+0x24d30>
  443614:	ldr	x8, [sp, #8]
  443618:	ldr	x0, [x8]
  44361c:	ldr	x2, [sp, #40]
  443620:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  443624:	add	x1, x1, #0x455
  443628:	bl	4196e0 <BIO_printf@plt>
  44362c:	b	44374c <ASN1_generate_nconf@plt+0x24e4c>
  443630:	ldr	x8, [sp, #24]
  443634:	ldr	x0, [x8]
  443638:	ldr	x1, [sp, #16]
  44363c:	adrp	x2, 479000 <ASN1_generate_nconf@plt+0x5a700>
  443640:	add	x2, x2, #0xc99
  443644:	bl	41cfe0 <NCONF_get_string@plt>
  443648:	str	x0, [sp, #32]
  44364c:	ldr	x8, [sp, #32]
  443650:	cbnz	x8, 443664 <ASN1_generate_nconf@plt+0x24d64>
  443654:	bl	41a250 <ERR_clear_error@plt>
  443658:	mov	x8, xzr
  44365c:	str	x8, [sp, #56]
  443660:	b	44369c <ASN1_generate_nconf@plt+0x24d9c>
  443664:	ldr	x8, [sp, #24]
  443668:	ldr	x0, [x8]
  44366c:	ldr	x1, [sp, #32]
  443670:	bl	41dce0 <NCONF_get_section@plt>
  443674:	str	x0, [sp, #56]
  443678:	ldr	x8, [sp, #56]
  44367c:	cbnz	x8, 44369c <ASN1_generate_nconf@plt+0x24d9c>
  443680:	ldr	x8, [sp, #8]
  443684:	ldr	x0, [x8]
  443688:	ldr	x2, [sp, #32]
  44368c:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  443690:	add	x1, x1, #0x455
  443694:	bl	4196e0 <BIO_printf@plt>
  443698:	b	44374c <ASN1_generate_nconf@plt+0x24e4c>
  44369c:	ldur	x0, [x29, #-8]
  4436a0:	mov	x8, xzr
  4436a4:	mov	x1, x8
  4436a8:	bl	41d970 <X509_REQ_set_version@plt>
  4436ac:	cbnz	w0, 4436b4 <ASN1_generate_nconf@plt+0x24db4>
  4436b0:	b	44374c <ASN1_generate_nconf@plt+0x24e4c>
  4436b4:	ldur	x8, [x29, #-24]
  4436b8:	cbz	x8, 4436d8 <ASN1_generate_nconf@plt+0x24dd8>
  4436bc:	ldur	x0, [x29, #-8]
  4436c0:	ldur	x1, [x29, #-24]
  4436c4:	ldur	x2, [x29, #-40]
  4436c8:	ldur	w3, [x29, #-28]
  4436cc:	bl	443864 <ASN1_generate_nconf@plt+0x24f64>
  4436d0:	stur	w0, [x29, #-48]
  4436d4:	b	443724 <ASN1_generate_nconf@plt+0x24e24>
  4436d8:	ldurb	w8, [x29, #-49]
  4436dc:	cbz	w8, 443700 <ASN1_generate_nconf@plt+0x24e00>
  4436e0:	ldur	x0, [x29, #-8]
  4436e4:	ldr	x1, [sp, #64]
  4436e8:	ldr	x2, [sp, #56]
  4436ec:	ldur	w3, [x29, #-32]
  4436f0:	ldur	x4, [x29, #-40]
  4436f4:	bl	443b80 <ASN1_generate_nconf@plt+0x25280>
  4436f8:	stur	w0, [x29, #-48]
  4436fc:	b	443724 <ASN1_generate_nconf@plt+0x24e24>
  443700:	ldur	x0, [x29, #-8]
  443704:	ldr	x1, [sp, #64]
  443708:	ldr	x2, [sp, #40]
  44370c:	ldr	x3, [sp, #56]
  443710:	ldr	x4, [sp, #32]
  443714:	ldur	w5, [x29, #-32]
  443718:	ldur	x6, [x29, #-40]
  44371c:	bl	443dd8 <ASN1_generate_nconf@plt+0x254d8>
  443720:	stur	w0, [x29, #-48]
  443724:	ldur	w8, [x29, #-48]
  443728:	cbnz	w8, 443730 <ASN1_generate_nconf@plt+0x24e30>
  44372c:	b	44374c <ASN1_generate_nconf@plt+0x24e4c>
  443730:	ldur	x0, [x29, #-8]
  443734:	ldur	x1, [x29, #-16]
  443738:	bl	41c430 <X509_REQ_set_pubkey@plt>
  44373c:	cbnz	w0, 443744 <ASN1_generate_nconf@plt+0x24e44>
  443740:	b	44374c <ASN1_generate_nconf@plt+0x24e4c>
  443744:	mov	w8, #0x1                   	// #1
  443748:	stur	w8, [x29, #-44]
  44374c:	ldur	w0, [x29, #-44]
  443750:	ldp	x29, x30, [sp, #128]
  443754:	add	sp, sp, #0x90
  443758:	ret
  44375c:	sub	sp, sp, #0x40
  443760:	stp	x29, x30, [sp, #48]
  443764:	add	x29, sp, #0x30
  443768:	stur	x0, [x29, #-8]
  44376c:	stur	x1, [x29, #-16]
  443770:	str	x2, [sp, #24]
  443774:	str	x3, [sp, #16]
  443778:	bl	41be40 <EVP_MD_CTX_new@plt>
  44377c:	str	x0, [sp]
  443780:	ldr	x0, [sp]
  443784:	ldur	x1, [x29, #-16]
  443788:	ldr	x2, [sp, #24]
  44378c:	ldr	x3, [sp, #16]
  443790:	bl	443984 <ASN1_generate_nconf@plt+0x25084>
  443794:	str	w0, [sp, #12]
  443798:	ldr	w8, [sp, #12]
  44379c:	cmp	w8, #0x0
  4437a0:	cset	w8, le
  4437a4:	tbnz	w8, #0, 4437b8 <ASN1_generate_nconf@plt+0x24eb8>
  4437a8:	ldur	x0, [x29, #-8]
  4437ac:	ldr	x1, [sp]
  4437b0:	bl	41df30 <X509_sign_ctx@plt>
  4437b4:	str	w0, [sp, #12]
  4437b8:	ldr	x0, [sp]
  4437bc:	bl	41d650 <EVP_MD_CTX_free@plt>
  4437c0:	ldr	w8, [sp, #12]
  4437c4:	mov	w9, wzr
  4437c8:	mov	w10, #0x1                   	// #1
  4437cc:	cmp	w8, #0x0
  4437d0:	csel	w0, w10, w9, gt
  4437d4:	ldp	x29, x30, [sp, #48]
  4437d8:	add	sp, sp, #0x40
  4437dc:	ret
  4437e0:	sub	sp, sp, #0x40
  4437e4:	stp	x29, x30, [sp, #48]
  4437e8:	add	x29, sp, #0x30
  4437ec:	stur	x0, [x29, #-8]
  4437f0:	stur	x1, [x29, #-16]
  4437f4:	str	x2, [sp, #24]
  4437f8:	str	x3, [sp, #16]
  4437fc:	bl	41be40 <EVP_MD_CTX_new@plt>
  443800:	str	x0, [sp]
  443804:	ldr	x0, [sp]
  443808:	ldur	x1, [x29, #-16]
  44380c:	ldr	x2, [sp, #24]
  443810:	ldr	x3, [sp, #16]
  443814:	bl	443984 <ASN1_generate_nconf@plt+0x25084>
  443818:	str	w0, [sp, #12]
  44381c:	ldr	w8, [sp, #12]
  443820:	cmp	w8, #0x0
  443824:	cset	w8, le
  443828:	tbnz	w8, #0, 44383c <ASN1_generate_nconf@plt+0x24f3c>
  44382c:	ldur	x0, [x29, #-8]
  443830:	ldr	x1, [sp]
  443834:	bl	41da60 <X509_REQ_sign_ctx@plt>
  443838:	str	w0, [sp, #12]
  44383c:	ldr	x0, [sp]
  443840:	bl	41d650 <EVP_MD_CTX_free@plt>
  443844:	ldr	w8, [sp, #12]
  443848:	mov	w9, wzr
  44384c:	mov	w10, #0x1                   	// #1
  443850:	cmp	w8, #0x0
  443854:	csel	w0, w10, w9, gt
  443858:	ldp	x29, x30, [sp, #48]
  44385c:	add	sp, sp, #0x40
  443860:	ret
  443864:	sub	sp, sp, #0x40
  443868:	stp	x29, x30, [sp, #48]
  44386c:	add	x29, sp, #0x30
  443870:	stur	x0, [x29, #-16]
  443874:	str	x1, [sp, #24]
  443878:	str	x2, [sp, #16]
  44387c:	str	w3, [sp, #12]
  443880:	ldr	x0, [sp, #24]
  443884:	ldr	x1, [sp, #16]
  443888:	ldr	w2, [sp, #12]
  44388c:	bl	46e81c <ASN1_generate_nconf@plt+0x4ff1c>
  443890:	str	x0, [sp]
  443894:	cbnz	x0, 4438a0 <ASN1_generate_nconf@plt+0x24fa0>
  443898:	stur	wzr, [x29, #-4]
  44389c:	b	4438d0 <ASN1_generate_nconf@plt+0x24fd0>
  4438a0:	ldur	x0, [x29, #-16]
  4438a4:	ldr	x1, [sp]
  4438a8:	bl	41c2a0 <X509_REQ_set_subject_name@plt>
  4438ac:	cbnz	w0, 4438c0 <ASN1_generate_nconf@plt+0x24fc0>
  4438b0:	ldr	x0, [sp]
  4438b4:	bl	41c690 <X509_NAME_free@plt>
  4438b8:	stur	wzr, [x29, #-4]
  4438bc:	b	4438d0 <ASN1_generate_nconf@plt+0x24fd0>
  4438c0:	ldr	x0, [sp]
  4438c4:	bl	41c690 <X509_NAME_free@plt>
  4438c8:	mov	w8, #0x1                   	// #1
  4438cc:	stur	w8, [x29, #-4]
  4438d0:	ldur	w0, [x29, #-4]
  4438d4:	ldp	x29, x30, [sp, #48]
  4438d8:	add	sp, sp, #0x40
  4438dc:	ret
  4438e0:	sub	sp, sp, #0x20
  4438e4:	stp	x29, x30, [sp, #16]
  4438e8:	add	x29, sp, #0x10
  4438ec:	str	x0, [sp, #8]
  4438f0:	ldr	x0, [sp, #8]
  4438f4:	bl	41dd70 <OPENSSL_sk_free@plt>
  4438f8:	ldp	x29, x30, [sp, #16]
  4438fc:	add	sp, sp, #0x20
  443900:	ret
  443904:	sub	sp, sp, #0x20
  443908:	stp	x29, x30, [sp, #16]
  44390c:	add	x29, sp, #0x10
  443910:	str	x0, [sp, #8]
  443914:	str	x1, [sp]
  443918:	ldr	x0, [sp, #8]
  44391c:	ldr	x1, [sp]
  443920:	bl	41dfc0 <OPENSSL_LH_doall@plt>
  443924:	ldp	x29, x30, [sp, #16]
  443928:	add	sp, sp, #0x20
  44392c:	ret
  443930:	sub	sp, sp, #0x20
  443934:	stp	x29, x30, [sp, #16]
  443938:	add	x29, sp, #0x10
  44393c:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  443940:	add	x1, x1, #0x411
  443944:	mov	w2, #0xa8                  	// #168
  443948:	str	x0, [sp, #8]
  44394c:	ldr	x0, [sp, #8]
  443950:	bl	41b180 <CRYPTO_free@plt>
  443954:	ldp	x29, x30, [sp, #16]
  443958:	add	sp, sp, #0x20
  44395c:	ret
  443960:	sub	sp, sp, #0x20
  443964:	stp	x29, x30, [sp, #16]
  443968:	add	x29, sp, #0x10
  44396c:	str	x0, [sp, #8]
  443970:	ldr	x0, [sp, #8]
  443974:	bl	41af10 <OPENSSL_LH_free@plt>
  443978:	ldp	x29, x30, [sp, #16]
  44397c:	add	sp, sp, #0x20
  443980:	ret
  443984:	sub	sp, sp, #0x60
  443988:	stp	x29, x30, [sp, #80]
  44398c:	add	x29, sp, #0x50
  443990:	mov	x8, xzr
  443994:	stur	x0, [x29, #-16]
  443998:	stur	x1, [x29, #-24]
  44399c:	stur	x2, [x29, #-32]
  4439a0:	str	x3, [sp, #40]
  4439a4:	str	x8, [sp, #32]
  4439a8:	ldur	x8, [x29, #-16]
  4439ac:	cbnz	x8, 4439b8 <ASN1_generate_nconf@plt+0x250b8>
  4439b0:	stur	wzr, [x29, #-4]
  4439b4:	b	443a9c <ASN1_generate_nconf@plt+0x2519c>
  4439b8:	ldur	x0, [x29, #-24]
  4439bc:	add	x1, sp, #0x18
  4439c0:	bl	41e700 <EVP_PKEY_get_default_digest_nid@plt>
  4439c4:	cmp	w0, #0x2
  4439c8:	b.ne	4439dc <ASN1_generate_nconf@plt+0x250dc>  // b.any
  4439cc:	ldr	w8, [sp, #24]
  4439d0:	cbnz	w8, 4439dc <ASN1_generate_nconf@plt+0x250dc>
  4439d4:	mov	x8, xzr
  4439d8:	stur	x8, [x29, #-32]
  4439dc:	ldur	x0, [x29, #-16]
  4439e0:	ldur	x2, [x29, #-32]
  4439e4:	ldur	x4, [x29, #-24]
  4439e8:	add	x1, sp, #0x20
  4439ec:	mov	x8, xzr
  4439f0:	mov	x3, x8
  4439f4:	bl	41a780 <EVP_DigestSignInit@plt>
  4439f8:	cbnz	w0, 443a04 <ASN1_generate_nconf@plt+0x25104>
  4439fc:	stur	wzr, [x29, #-4]
  443a00:	b	443a9c <ASN1_generate_nconf@plt+0x2519c>
  443a04:	str	wzr, [sp, #28]
  443a08:	ldr	w8, [sp, #28]
  443a0c:	ldr	x0, [sp, #40]
  443a10:	str	w8, [sp, #12]
  443a14:	bl	4433ec <ASN1_generate_nconf@plt+0x24aec>
  443a18:	ldr	w8, [sp, #12]
  443a1c:	cmp	w8, w0
  443a20:	b.ge	443a94 <ASN1_generate_nconf@plt+0x25194>  // b.tcont
  443a24:	ldr	x0, [sp, #40]
  443a28:	ldr	w1, [sp, #28]
  443a2c:	bl	443410 <ASN1_generate_nconf@plt+0x24b10>
  443a30:	str	x0, [sp, #16]
  443a34:	ldr	x0, [sp, #32]
  443a38:	ldr	x1, [sp, #16]
  443a3c:	bl	46ed48 <ASN1_generate_nconf@plt+0x50448>
  443a40:	cmp	w0, #0x0
  443a44:	cset	w8, gt
  443a48:	tbnz	w8, #0, 443a84 <ASN1_generate_nconf@plt+0x25184>
  443a4c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  443a50:	add	x8, x8, #0xc0
  443a54:	ldr	x0, [x8]
  443a58:	ldr	x2, [sp, #16]
  443a5c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  443a60:	add	x1, x1, #0x312
  443a64:	str	x8, [sp]
  443a68:	bl	4196e0 <BIO_printf@plt>
  443a6c:	ldr	x8, [sp]
  443a70:	ldr	x9, [x8]
  443a74:	mov	x0, x9
  443a78:	bl	41e780 <ERR_print_errors@plt>
  443a7c:	stur	wzr, [x29, #-4]
  443a80:	b	443a9c <ASN1_generate_nconf@plt+0x2519c>
  443a84:	ldr	w8, [sp, #28]
  443a88:	add	w8, w8, #0x1
  443a8c:	str	w8, [sp, #28]
  443a90:	b	443a08 <ASN1_generate_nconf@plt+0x25108>
  443a94:	mov	w8, #0x1                   	// #1
  443a98:	stur	w8, [x29, #-4]
  443a9c:	ldur	w0, [x29, #-4]
  443aa0:	ldp	x29, x30, [sp, #80]
  443aa4:	add	sp, sp, #0x60
  443aa8:	ret
  443aac:	sub	sp, sp, #0x40
  443ab0:	stp	x29, x30, [sp, #48]
  443ab4:	add	x29, sp, #0x30
  443ab8:	stur	x0, [x29, #-8]
  443abc:	stur	x1, [x29, #-16]
  443ac0:	str	x2, [sp, #24]
  443ac4:	str	x3, [sp, #16]
  443ac8:	bl	41be40 <EVP_MD_CTX_new@plt>
  443acc:	str	x0, [sp]
  443ad0:	ldr	x0, [sp]
  443ad4:	ldur	x1, [x29, #-16]
  443ad8:	ldr	x2, [sp, #24]
  443adc:	ldr	x3, [sp, #16]
  443ae0:	bl	443984 <ASN1_generate_nconf@plt+0x25084>
  443ae4:	str	w0, [sp, #12]
  443ae8:	ldr	w8, [sp, #12]
  443aec:	cmp	w8, #0x0
  443af0:	cset	w8, le
  443af4:	tbnz	w8, #0, 443b08 <ASN1_generate_nconf@plt+0x25208>
  443af8:	ldur	x0, [x29, #-8]
  443afc:	ldr	x1, [sp]
  443b00:	bl	41c760 <X509_CRL_sign_ctx@plt>
  443b04:	str	w0, [sp, #12]
  443b08:	ldr	x0, [sp]
  443b0c:	bl	41d650 <EVP_MD_CTX_free@plt>
  443b10:	ldr	w8, [sp, #12]
  443b14:	mov	w9, wzr
  443b18:	mov	w10, #0x1                   	// #1
  443b1c:	cmp	w8, #0x0
  443b20:	csel	w0, w10, w9, gt
  443b24:	ldp	x29, x30, [sp, #48]
  443b28:	add	sp, sp, #0x40
  443b2c:	ret
  443b30:	sub	sp, sp, #0x20
  443b34:	stp	x29, x30, [sp, #16]
  443b38:	add	x29, sp, #0x10
  443b3c:	str	x0, [sp, #8]
  443b40:	str	x1, [sp]
  443b44:	ldr	x0, [sp, #8]
  443b48:	ldr	x1, [sp]
  443b4c:	bl	41cbd0 <OPENSSL_LH_insert@plt>
  443b50:	ldp	x29, x30, [sp, #16]
  443b54:	add	sp, sp, #0x20
  443b58:	ret
  443b5c:	sub	sp, sp, #0x20
  443b60:	stp	x29, x30, [sp, #16]
  443b64:	add	x29, sp, #0x10
  443b68:	str	x0, [sp, #8]
  443b6c:	ldr	x0, [sp, #8]
  443b70:	bl	41e170 <OPENSSL_LH_error@plt>
  443b74:	ldp	x29, x30, [sp, #16]
  443b78:	add	sp, sp, #0x20
  443b7c:	ret
  443b80:	sub	sp, sp, #0x90
  443b84:	stp	x29, x30, [sp, #128]
  443b88:	add	x29, sp, #0x80
  443b8c:	stur	x0, [x29, #-16]
  443b90:	stur	x1, [x29, #-24]
  443b94:	stur	x2, [x29, #-32]
  443b98:	stur	w3, [x29, #-36]
  443b9c:	stur	x4, [x29, #-48]
  443ba0:	ldur	x0, [x29, #-16]
  443ba4:	bl	41b510 <X509_REQ_get_subject_name@plt>
  443ba8:	str	x0, [sp, #24]
  443bac:	stur	wzr, [x29, #-52]
  443bb0:	ldur	w8, [x29, #-52]
  443bb4:	ldur	x0, [x29, #-24]
  443bb8:	str	w8, [sp, #16]
  443bbc:	bl	4444ac <ASN1_generate_nconf@plt+0x25bac>
  443bc0:	ldr	w8, [sp, #16]
  443bc4:	cmp	w8, w0
  443bc8:	b.ge	443d1c <ASN1_generate_nconf@plt+0x2541c>  // b.tcont
  443bcc:	ldur	x0, [x29, #-24]
  443bd0:	ldur	w1, [x29, #-52]
  443bd4:	bl	4444d0 <ASN1_generate_nconf@plt+0x25bd0>
  443bd8:	str	x0, [sp, #32]
  443bdc:	mov	x8, xzr
  443be0:	str	x8, [sp, #48]
  443be4:	str	x8, [sp, #56]
  443be8:	ldr	x8, [sp, #32]
  443bec:	ldr	x8, [x8, #8]
  443bf0:	str	x8, [sp, #40]
  443bf4:	ldr	x8, [sp, #32]
  443bf8:	ldr	x8, [x8, #8]
  443bfc:	str	x8, [sp, #56]
  443c00:	ldr	x8, [sp, #56]
  443c04:	ldrb	w9, [x8]
  443c08:	cbz	w9, 443c98 <ASN1_generate_nconf@plt+0x25398>
  443c0c:	ldr	x8, [sp, #56]
  443c10:	ldrb	w9, [x8]
  443c14:	mov	w10, #0x1                   	// #1
  443c18:	cmp	w9, #0x3a
  443c1c:	str	w10, [sp, #12]
  443c20:	b.eq	443c50 <ASN1_generate_nconf@plt+0x25350>  // b.none
  443c24:	ldr	x8, [sp, #56]
  443c28:	ldrb	w9, [x8]
  443c2c:	mov	w10, #0x1                   	// #1
  443c30:	cmp	w9, #0x2c
  443c34:	str	w10, [sp, #12]
  443c38:	b.eq	443c50 <ASN1_generate_nconf@plt+0x25350>  // b.none
  443c3c:	ldr	x8, [sp, #56]
  443c40:	ldrb	w9, [x8]
  443c44:	cmp	w9, #0x2e
  443c48:	cset	w9, eq  // eq = none
  443c4c:	str	w9, [sp, #12]
  443c50:	ldr	w8, [sp, #12]
  443c54:	and	w8, w8, #0x1
  443c58:	stur	w8, [x29, #-56]
  443c5c:	ldur	w8, [x29, #-56]
  443c60:	cbz	w8, 443c88 <ASN1_generate_nconf@plt+0x25388>
  443c64:	ldr	x8, [sp, #56]
  443c68:	add	x8, x8, #0x1
  443c6c:	str	x8, [sp, #56]
  443c70:	ldr	x8, [sp, #56]
  443c74:	ldrb	w9, [x8]
  443c78:	cbz	w9, 443c84 <ASN1_generate_nconf@plt+0x25384>
  443c7c:	ldr	x8, [sp, #56]
  443c80:	str	x8, [sp, #40]
  443c84:	b	443c98 <ASN1_generate_nconf@plt+0x25398>
  443c88:	ldr	x8, [sp, #56]
  443c8c:	add	x8, x8, #0x1
  443c90:	str	x8, [sp, #56]
  443c94:	b	443c00 <ASN1_generate_nconf@plt+0x25300>
  443c98:	ldr	x8, [sp, #40]
  443c9c:	ldrb	w9, [x8]
  443ca0:	cmp	w9, #0x2b
  443ca4:	cset	w9, eq  // eq = none
  443ca8:	and	w9, w9, #0x1
  443cac:	stur	w9, [x29, #-60]
  443cb0:	ldur	w9, [x29, #-60]
  443cb4:	cbz	w9, 443cd0 <ASN1_generate_nconf@plt+0x253d0>
  443cb8:	ldr	x8, [sp, #40]
  443cbc:	add	x8, x8, #0x1
  443cc0:	str	x8, [sp, #40]
  443cc4:	mov	w9, #0xffffffff            	// #-1
  443cc8:	str	w9, [sp, #20]
  443ccc:	b	443cd4 <ASN1_generate_nconf@plt+0x253d4>
  443cd0:	str	wzr, [sp, #20]
  443cd4:	ldr	x0, [sp, #24]
  443cd8:	ldr	x1, [sp, #40]
  443cdc:	ldur	x8, [x29, #-48]
  443ce0:	ldr	x9, [sp, #32]
  443ce4:	ldr	x3, [x9, #16]
  443ce8:	ldr	w6, [sp, #20]
  443cec:	mov	w2, w8
  443cf0:	mov	w8, #0xffffffff            	// #-1
  443cf4:	mov	w4, w8
  443cf8:	mov	w5, w8
  443cfc:	bl	41cad0 <X509_NAME_add_entry_by_txt@plt>
  443d00:	cbnz	w0, 443d0c <ASN1_generate_nconf@plt+0x2540c>
  443d04:	stur	wzr, [x29, #-4]
  443d08:	b	443dc8 <ASN1_generate_nconf@plt+0x254c8>
  443d0c:	ldur	w8, [x29, #-52]
  443d10:	add	w8, w8, #0x1
  443d14:	stur	w8, [x29, #-52]
  443d18:	b	443bb0 <ASN1_generate_nconf@plt+0x252b0>
  443d1c:	ldr	x0, [sp, #24]
  443d20:	bl	41ce30 <X509_NAME_entry_count@plt>
  443d24:	cbnz	w0, 443d48 <ASN1_generate_nconf@plt+0x25448>
  443d28:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  443d2c:	add	x8, x8, #0xc0
  443d30:	ldr	x0, [x8]
  443d34:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  443d38:	add	x1, x1, #0x471
  443d3c:	bl	4196e0 <BIO_printf@plt>
  443d40:	stur	wzr, [x29, #-4]
  443d44:	b	443dc8 <ASN1_generate_nconf@plt+0x254c8>
  443d48:	ldur	w8, [x29, #-36]
  443d4c:	cbz	w8, 443dc0 <ASN1_generate_nconf@plt+0x254c0>
  443d50:	stur	wzr, [x29, #-52]
  443d54:	ldur	w8, [x29, #-52]
  443d58:	ldur	x0, [x29, #-32]
  443d5c:	str	w8, [sp, #8]
  443d60:	bl	4444ac <ASN1_generate_nconf@plt+0x25bac>
  443d64:	ldr	w8, [sp, #8]
  443d68:	cmp	w8, w0
  443d6c:	b.ge	443dc0 <ASN1_generate_nconf@plt+0x254c0>  // b.tcont
  443d70:	ldur	x0, [x29, #-32]
  443d74:	ldur	w1, [x29, #-52]
  443d78:	bl	4444d0 <ASN1_generate_nconf@plt+0x25bd0>
  443d7c:	str	x0, [sp, #32]
  443d80:	ldur	x0, [x29, #-16]
  443d84:	ldr	x8, [sp, #32]
  443d88:	ldr	x1, [x8, #8]
  443d8c:	ldur	x8, [x29, #-48]
  443d90:	ldr	x9, [sp, #32]
  443d94:	ldr	x3, [x9, #16]
  443d98:	mov	w2, w8
  443d9c:	mov	w4, #0xffffffff            	// #-1
  443da0:	bl	41c4a0 <X509_REQ_add1_attr_by_txt@plt>
  443da4:	cbnz	w0, 443db0 <ASN1_generate_nconf@plt+0x254b0>
  443da8:	stur	wzr, [x29, #-4]
  443dac:	b	443dc8 <ASN1_generate_nconf@plt+0x254c8>
  443db0:	ldur	w8, [x29, #-52]
  443db4:	add	w8, w8, #0x1
  443db8:	stur	w8, [x29, #-52]
  443dbc:	b	443d54 <ASN1_generate_nconf@plt+0x25454>
  443dc0:	mov	w8, #0x1                   	// #1
  443dc4:	stur	w8, [x29, #-4]
  443dc8:	ldur	w0, [x29, #-4]
  443dcc:	ldp	x29, x30, [sp, #128]
  443dd0:	add	sp, sp, #0x90
  443dd4:	ret
  443dd8:	sub	sp, sp, #0x170
  443ddc:	stp	x29, x30, [sp, #336]
  443de0:	str	x28, [sp, #352]
  443de4:	add	x29, sp, #0x150
  443de8:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  443dec:	add	x8, x8, #0xa28
  443df0:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  443df4:	add	x9, x9, #0xc0
  443df8:	adrp	x10, 485000 <ASN1_generate_nconf@plt+0x66700>
  443dfc:	add	x10, x10, #0x5f0
  443e00:	adrp	x11, 485000 <ASN1_generate_nconf@plt+0x66700>
  443e04:	add	x11, x11, #0x5f5
  443e08:	adrp	x12, 493000 <ASN1_generate_nconf@plt+0x74700>
  443e0c:	add	x12, x12, #0xb3d
  443e10:	adrp	x13, 495000 <ASN1_generate_nconf@plt+0x76700>
  443e14:	add	x13, x13, #0x6d1
  443e18:	adrp	x14, 495000 <ASN1_generate_nconf@plt+0x76700>
  443e1c:	add	x14, x14, #0xb0c
  443e20:	adrp	x15, 4b1000 <stdin@@GLIBC_2.17+0x10>
  443e24:	add	x15, x15, #0xa30
  443e28:	stur	x0, [x29, #-16]
  443e2c:	stur	x1, [x29, #-24]
  443e30:	stur	x2, [x29, #-32]
  443e34:	stur	x3, [x29, #-40]
  443e38:	stur	x4, [x29, #-48]
  443e3c:	stur	w5, [x29, #-52]
  443e40:	stur	x6, [x29, #-64]
  443e44:	ldur	x0, [x29, #-16]
  443e48:	str	x8, [sp, #72]
  443e4c:	str	x9, [sp, #64]
  443e50:	str	x10, [sp, #56]
  443e54:	str	x11, [sp, #48]
  443e58:	str	x12, [sp, #40]
  443e5c:	str	x13, [sp, #32]
  443e60:	str	x14, [sp, #24]
  443e64:	str	x15, [sp, #16]
  443e68:	bl	41b510 <X509_REQ_get_subject_name@plt>
  443e6c:	str	x0, [sp, #80]
  443e70:	ldr	x8, [sp, #72]
  443e74:	ldr	w16, [x8]
  443e78:	cbnz	w16, 443f20 <ASN1_generate_nconf@plt+0x25620>
  443e7c:	ldr	x8, [sp, #64]
  443e80:	ldr	x0, [x8]
  443e84:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  443e88:	add	x1, x1, #0x49d
  443e8c:	bl	4196e0 <BIO_printf@plt>
  443e90:	ldr	x8, [sp, #64]
  443e94:	ldr	x9, [x8]
  443e98:	mov	x0, x9
  443e9c:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  443ea0:	add	x1, x1, #0x4e7
  443ea4:	bl	4196e0 <BIO_printf@plt>
  443ea8:	ldr	x8, [sp, #64]
  443eac:	ldr	x9, [x8]
  443eb0:	mov	x0, x9
  443eb4:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  443eb8:	add	x1, x1, #0x507
  443ebc:	bl	4196e0 <BIO_printf@plt>
  443ec0:	ldr	x8, [sp, #64]
  443ec4:	ldr	x9, [x8]
  443ec8:	mov	x0, x9
  443ecc:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  443ed0:	add	x1, x1, #0x554
  443ed4:	bl	4196e0 <BIO_printf@plt>
  443ed8:	ldr	x8, [sp, #64]
  443edc:	ldr	x9, [x8]
  443ee0:	mov	x0, x9
  443ee4:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  443ee8:	add	x1, x1, #0x58f
  443eec:	bl	4196e0 <BIO_printf@plt>
  443ef0:	ldr	x8, [sp, #64]
  443ef4:	ldr	x9, [x8]
  443ef8:	mov	x0, x9
  443efc:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  443f00:	add	x1, x1, #0x5bf
  443f04:	bl	4196e0 <BIO_printf@plt>
  443f08:	ldr	x8, [sp, #64]
  443f0c:	ldr	x9, [x8]
  443f10:	mov	x0, x9
  443f14:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  443f18:	add	x1, x1, #0x241
  443f1c:	bl	4196e0 <BIO_printf@plt>
  443f20:	ldur	x0, [x29, #-24]
  443f24:	bl	4444ac <ASN1_generate_nconf@plt+0x25bac>
  443f28:	cbz	w0, 444474 <ASN1_generate_nconf@plt+0x25b74>
  443f2c:	mov	w8, #0xffffffff            	// #-1
  443f30:	stur	w8, [x29, #-68]
  443f34:	ldur	w8, [x29, #-68]
  443f38:	add	w8, w8, #0x1
  443f3c:	stur	w8, [x29, #-68]
  443f40:	ldur	x0, [x29, #-24]
  443f44:	bl	4444ac <ASN1_generate_nconf@plt+0x25bac>
  443f48:	ldur	w8, [x29, #-68]
  443f4c:	cmp	w0, w8
  443f50:	b.gt	443f58 <ASN1_generate_nconf@plt+0x25658>
  443f54:	b	444210 <ASN1_generate_nconf@plt+0x25910>
  443f58:	ldur	x0, [x29, #-24]
  443f5c:	ldur	w1, [x29, #-68]
  443f60:	bl	4444d0 <ASN1_generate_nconf@plt+0x25bd0>
  443f64:	str	x0, [sp, #88]
  443f68:	mov	x8, xzr
  443f6c:	stur	x8, [x29, #-88]
  443f70:	stur	x8, [x29, #-80]
  443f74:	ldr	x8, [sp, #88]
  443f78:	ldr	x8, [x8, #8]
  443f7c:	str	x8, [sp, #112]
  443f80:	ldr	x0, [sp, #112]
  443f84:	ldr	x1, [sp, #56]
  443f88:	bl	4444fc <ASN1_generate_nconf@plt+0x25bfc>
  443f8c:	cbz	w0, 443fc0 <ASN1_generate_nconf@plt+0x256c0>
  443f90:	ldr	x0, [sp, #112]
  443f94:	ldr	x1, [sp, #48]
  443f98:	bl	4444fc <ASN1_generate_nconf@plt+0x25bfc>
  443f9c:	cbz	w0, 443fc0 <ASN1_generate_nconf@plt+0x256c0>
  443fa0:	ldr	x0, [sp, #112]
  443fa4:	ldr	x1, [sp, #40]
  443fa8:	bl	4444fc <ASN1_generate_nconf@plt+0x25bfc>
  443fac:	cbz	w0, 443fc0 <ASN1_generate_nconf@plt+0x256c0>
  443fb0:	ldr	x0, [sp, #112]
  443fb4:	ldr	x1, [sp, #32]
  443fb8:	bl	4444fc <ASN1_generate_nconf@plt+0x25bfc>
  443fbc:	cbnz	w0, 443fc4 <ASN1_generate_nconf@plt+0x256c4>
  443fc0:	b	443f34 <ASN1_generate_nconf@plt+0x25634>
  443fc4:	ldr	x8, [sp, #88]
  443fc8:	ldr	x8, [x8, #8]
  443fcc:	stur	x8, [x29, #-80]
  443fd0:	ldur	x8, [x29, #-80]
  443fd4:	ldrb	w9, [x8]
  443fd8:	cbz	w9, 444040 <ASN1_generate_nconf@plt+0x25740>
  443fdc:	ldur	x8, [x29, #-80]
  443fe0:	ldrb	w9, [x8]
  443fe4:	cmp	w9, #0x3a
  443fe8:	b.eq	44400c <ASN1_generate_nconf@plt+0x2570c>  // b.none
  443fec:	ldur	x8, [x29, #-80]
  443ff0:	ldrb	w9, [x8]
  443ff4:	cmp	w9, #0x2c
  443ff8:	b.eq	44400c <ASN1_generate_nconf@plt+0x2570c>  // b.none
  443ffc:	ldur	x8, [x29, #-80]
  444000:	ldrb	w9, [x8]
  444004:	cmp	w9, #0x2e
  444008:	b.ne	444030 <ASN1_generate_nconf@plt+0x25730>  // b.any
  44400c:	ldur	x8, [x29, #-80]
  444010:	add	x8, x8, #0x1
  444014:	stur	x8, [x29, #-80]
  444018:	ldur	x8, [x29, #-80]
  44401c:	ldrb	w9, [x8]
  444020:	cbz	w9, 44402c <ASN1_generate_nconf@plt+0x2572c>
  444024:	ldur	x8, [x29, #-80]
  444028:	str	x8, [sp, #112]
  44402c:	b	444040 <ASN1_generate_nconf@plt+0x25740>
  444030:	ldur	x8, [x29, #-80]
  444034:	add	x8, x8, #0x1
  444038:	stur	x8, [x29, #-80]
  44403c:	b	443fd0 <ASN1_generate_nconf@plt+0x256d0>
  444040:	ldr	x8, [sp, #112]
  444044:	ldrb	w9, [x8]
  444048:	cmp	w9, #0x2b
  44404c:	b.ne	444068 <ASN1_generate_nconf@plt+0x25768>  // b.any
  444050:	mov	w8, #0xffffffff            	// #-1
  444054:	str	w8, [sp, #140]
  444058:	ldr	x9, [sp, #112]
  44405c:	add	x9, x9, #0x1
  444060:	str	x9, [sp, #112]
  444064:	b	44406c <ASN1_generate_nconf@plt+0x2576c>
  444068:	str	wzr, [sp, #140]
  44406c:	ldr	x0, [sp, #112]
  444070:	bl	41bad0 <OBJ_txt2nid@plt>
  444074:	str	w0, [sp, #144]
  444078:	cbnz	w0, 444080 <ASN1_generate_nconf@plt+0x25780>
  44407c:	b	443f34 <ASN1_generate_nconf@plt+0x25634>
  444080:	ldr	x8, [sp, #88]
  444084:	ldr	x2, [x8, #8]
  444088:	add	x0, sp, #0x94
  44408c:	mov	x1, #0x64                  	// #100
  444090:	ldr	x3, [sp, #40]
  444094:	ldr	x4, [sp, #24]
  444098:	bl	444584 <ASN1_generate_nconf@plt+0x25c84>
  44409c:	cbnz	w0, 4440a8 <ASN1_generate_nconf@plt+0x257a8>
  4440a0:	stur	wzr, [x29, #-4]
  4440a4:	b	444498 <ASN1_generate_nconf@plt+0x25b98>
  4440a8:	ldr	x8, [sp, #16]
  4440ac:	ldr	x0, [x8]
  4440b0:	ldur	x1, [x29, #-32]
  4440b4:	add	x2, sp, #0x94
  4440b8:	bl	41cfe0 <NCONF_get_string@plt>
  4440bc:	str	x0, [sp, #96]
  4440c0:	cbnz	x0, 4440d4 <ASN1_generate_nconf@plt+0x257d4>
  4440c4:	bl	41a250 <ERR_clear_error@plt>
  4440c8:	adrp	x8, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4440cc:	add	x8, x8, #0xec2
  4440d0:	str	x8, [sp, #96]
  4440d4:	ldr	x8, [sp, #88]
  4440d8:	ldr	x2, [x8, #8]
  4440dc:	add	x0, sp, #0x94
  4440e0:	mov	x1, #0x64                  	// #100
  4440e4:	ldr	x3, [sp, #32]
  4440e8:	ldr	x4, [sp, #24]
  4440ec:	bl	444584 <ASN1_generate_nconf@plt+0x25c84>
  4440f0:	cbnz	w0, 4440fc <ASN1_generate_nconf@plt+0x257fc>
  4440f4:	stur	wzr, [x29, #-4]
  4440f8:	b	444498 <ASN1_generate_nconf@plt+0x25b98>
  4440fc:	ldr	x8, [sp, #16]
  444100:	ldr	x0, [x8]
  444104:	ldur	x1, [x29, #-32]
  444108:	add	x2, sp, #0x94
  44410c:	bl	41cfe0 <NCONF_get_string@plt>
  444110:	str	x0, [sp, #104]
  444114:	cbnz	x0, 444124 <ASN1_generate_nconf@plt+0x25824>
  444118:	bl	41a250 <ERR_clear_error@plt>
  44411c:	mov	x8, xzr
  444120:	str	x8, [sp, #104]
  444124:	ldr	x8, [sp, #88]
  444128:	ldr	x2, [x8, #8]
  44412c:	add	x0, sp, #0x94
  444130:	mov	x1, #0x64                  	// #100
  444134:	ldr	x3, [sp, #56]
  444138:	ldr	x4, [sp, #24]
  44413c:	bl	444584 <ASN1_generate_nconf@plt+0x25c84>
  444140:	cbnz	w0, 44414c <ASN1_generate_nconf@plt+0x2584c>
  444144:	stur	wzr, [x29, #-4]
  444148:	b	444498 <ASN1_generate_nconf@plt+0x25b98>
  44414c:	ldr	x8, [sp, #16]
  444150:	ldr	x0, [x8]
  444154:	ldur	x1, [x29, #-32]
  444158:	add	x2, sp, #0x94
  44415c:	add	x3, sp, #0x80
  444160:	bl	41b2f0 <NCONF_get_number_e@plt>
  444164:	cbnz	w0, 444174 <ASN1_generate_nconf@plt+0x25874>
  444168:	bl	41a250 <ERR_clear_error@plt>
  44416c:	mov	x8, #0xffffffffffffffff    	// #-1
  444170:	str	x8, [sp, #128]
  444174:	ldr	x8, [sp, #88]
  444178:	ldr	x2, [x8, #8]
  44417c:	add	x0, sp, #0x94
  444180:	mov	x1, #0x64                  	// #100
  444184:	ldr	x3, [sp, #48]
  444188:	ldr	x4, [sp, #24]
  44418c:	bl	444584 <ASN1_generate_nconf@plt+0x25c84>
  444190:	cbnz	w0, 44419c <ASN1_generate_nconf@plt+0x2589c>
  444194:	stur	wzr, [x29, #-4]
  444198:	b	444498 <ASN1_generate_nconf@plt+0x25b98>
  44419c:	ldr	x8, [sp, #16]
  4441a0:	ldr	x0, [x8]
  4441a4:	ldur	x1, [x29, #-32]
  4441a8:	add	x2, sp, #0x94
  4441ac:	add	x3, sp, #0x78
  4441b0:	bl	41b2f0 <NCONF_get_number_e@plt>
  4441b4:	cbnz	w0, 4441c4 <ASN1_generate_nconf@plt+0x258c4>
  4441b8:	bl	41a250 <ERR_clear_error@plt>
  4441bc:	mov	x8, #0xffffffffffffffff    	// #-1
  4441c0:	str	x8, [sp, #120]
  4441c4:	ldr	x0, [sp, #80]
  4441c8:	ldr	x8, [sp, #88]
  4441cc:	ldr	x1, [x8, #16]
  4441d0:	ldr	x2, [sp, #96]
  4441d4:	ldr	x3, [sp, #104]
  4441d8:	ldr	w4, [sp, #144]
  4441dc:	ldr	x8, [sp, #128]
  4441e0:	ldr	x9, [sp, #120]
  4441e4:	ldur	x7, [x29, #-64]
  4441e8:	ldr	w10, [sp, #140]
  4441ec:	mov	w5, w8
  4441f0:	mov	w6, w9
  4441f4:	mov	x11, sp
  4441f8:	str	w10, [x11]
  4441fc:	bl	444644 <ASN1_generate_nconf@plt+0x25d44>
  444200:	cbnz	w0, 44420c <ASN1_generate_nconf@plt+0x2590c>
  444204:	stur	wzr, [x29, #-4]
  444208:	b	444498 <ASN1_generate_nconf@plt+0x25b98>
  44420c:	b	443f34 <ASN1_generate_nconf@plt+0x25634>
  444210:	ldr	x0, [sp, #80]
  444214:	bl	41ce30 <X509_NAME_entry_count@plt>
  444218:	cbnz	w0, 444238 <ASN1_generate_nconf@plt+0x25938>
  44421c:	ldr	x8, [sp, #64]
  444220:	ldr	x0, [x8]
  444224:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  444228:	add	x1, x1, #0x471
  44422c:	bl	4196e0 <BIO_printf@plt>
  444230:	stur	wzr, [x29, #-4]
  444234:	b	444498 <ASN1_generate_nconf@plt+0x25b98>
  444238:	ldur	w8, [x29, #-52]
  44423c:	cbz	w8, 444470 <ASN1_generate_nconf@plt+0x25b70>
  444240:	ldur	x8, [x29, #-40]
  444244:	cbz	x8, 444298 <ASN1_generate_nconf@plt+0x25998>
  444248:	ldur	x0, [x29, #-40]
  44424c:	bl	4444ac <ASN1_generate_nconf@plt+0x25bac>
  444250:	cmp	w0, #0x0
  444254:	cset	w8, le
  444258:	tbnz	w8, #0, 444298 <ASN1_generate_nconf@plt+0x25998>
  44425c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  444260:	add	x8, x8, #0xa28
  444264:	ldr	w9, [x8]
  444268:	cbnz	w9, 444298 <ASN1_generate_nconf@plt+0x25998>
  44426c:	ldr	x8, [sp, #64]
  444270:	ldr	x0, [x8]
  444274:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  444278:	add	x1, x1, #0x5fa
  44427c:	bl	4196e0 <BIO_printf@plt>
  444280:	ldr	x8, [sp, #64]
  444284:	ldr	x9, [x8]
  444288:	mov	x0, x9
  44428c:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  444290:	add	x1, x1, #0x62a
  444294:	bl	4196e0 <BIO_printf@plt>
  444298:	mov	w8, #0xffffffff            	// #-1
  44429c:	stur	w8, [x29, #-68]
  4442a0:	ldur	w8, [x29, #-68]
  4442a4:	add	w8, w8, #0x1
  4442a8:	stur	w8, [x29, #-68]
  4442ac:	ldur	x9, [x29, #-40]
  4442b0:	cbz	x9, 4442c8 <ASN1_generate_nconf@plt+0x259c8>
  4442b4:	ldur	x0, [x29, #-40]
  4442b8:	bl	4444ac <ASN1_generate_nconf@plt+0x25bac>
  4442bc:	ldur	w8, [x29, #-68]
  4442c0:	cmp	w0, w8
  4442c4:	b.gt	4442cc <ASN1_generate_nconf@plt+0x259cc>
  4442c8:	b	444470 <ASN1_generate_nconf@plt+0x25b70>
  4442cc:	ldur	x0, [x29, #-40]
  4442d0:	ldur	w1, [x29, #-68]
  4442d4:	bl	4444d0 <ASN1_generate_nconf@plt+0x25bd0>
  4442d8:	str	x0, [sp, #88]
  4442dc:	ldr	x8, [sp, #88]
  4442e0:	ldr	x8, [x8, #8]
  4442e4:	str	x8, [sp, #112]
  4442e8:	ldr	x0, [sp, #112]
  4442ec:	bl	41bad0 <OBJ_txt2nid@plt>
  4442f0:	str	w0, [sp, #144]
  4442f4:	cbnz	w0, 4442fc <ASN1_generate_nconf@plt+0x259fc>
  4442f8:	b	4442a0 <ASN1_generate_nconf@plt+0x259a0>
  4442fc:	ldr	x2, [sp, #112]
  444300:	add	x0, sp, #0x94
  444304:	mov	x1, #0x64                  	// #100
  444308:	ldr	x3, [sp, #40]
  44430c:	ldr	x4, [sp, #24]
  444310:	bl	444584 <ASN1_generate_nconf@plt+0x25c84>
  444314:	cbnz	w0, 444320 <ASN1_generate_nconf@plt+0x25a20>
  444318:	stur	wzr, [x29, #-4]
  44431c:	b	444498 <ASN1_generate_nconf@plt+0x25b98>
  444320:	ldr	x8, [sp, #16]
  444324:	ldr	x0, [x8]
  444328:	ldur	x1, [x29, #-48]
  44432c:	add	x2, sp, #0x94
  444330:	bl	41cfe0 <NCONF_get_string@plt>
  444334:	str	x0, [sp, #96]
  444338:	cbnz	x0, 44434c <ASN1_generate_nconf@plt+0x25a4c>
  44433c:	bl	41a250 <ERR_clear_error@plt>
  444340:	adrp	x8, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  444344:	add	x8, x8, #0xec2
  444348:	str	x8, [sp, #96]
  44434c:	ldr	x2, [sp, #112]
  444350:	add	x0, sp, #0x94
  444354:	mov	x1, #0x64                  	// #100
  444358:	ldr	x3, [sp, #32]
  44435c:	ldr	x4, [sp, #24]
  444360:	bl	444584 <ASN1_generate_nconf@plt+0x25c84>
  444364:	cbnz	w0, 444370 <ASN1_generate_nconf@plt+0x25a70>
  444368:	stur	wzr, [x29, #-4]
  44436c:	b	444498 <ASN1_generate_nconf@plt+0x25b98>
  444370:	ldr	x8, [sp, #16]
  444374:	ldr	x0, [x8]
  444378:	ldur	x1, [x29, #-48]
  44437c:	add	x2, sp, #0x94
  444380:	bl	41cfe0 <NCONF_get_string@plt>
  444384:	str	x0, [sp, #104]
  444388:	cbnz	x0, 444398 <ASN1_generate_nconf@plt+0x25a98>
  44438c:	bl	41a250 <ERR_clear_error@plt>
  444390:	mov	x8, xzr
  444394:	str	x8, [sp, #104]
  444398:	ldr	x2, [sp, #112]
  44439c:	add	x0, sp, #0x94
  4443a0:	mov	x1, #0x64                  	// #100
  4443a4:	ldr	x3, [sp, #56]
  4443a8:	ldr	x4, [sp, #24]
  4443ac:	bl	444584 <ASN1_generate_nconf@plt+0x25c84>
  4443b0:	cbnz	w0, 4443bc <ASN1_generate_nconf@plt+0x25abc>
  4443b4:	stur	wzr, [x29, #-4]
  4443b8:	b	444498 <ASN1_generate_nconf@plt+0x25b98>
  4443bc:	ldr	x8, [sp, #16]
  4443c0:	ldr	x0, [x8]
  4443c4:	ldur	x1, [x29, #-48]
  4443c8:	add	x2, sp, #0x94
  4443cc:	add	x3, sp, #0x80
  4443d0:	bl	41b2f0 <NCONF_get_number_e@plt>
  4443d4:	cbnz	w0, 4443e4 <ASN1_generate_nconf@plt+0x25ae4>
  4443d8:	bl	41a250 <ERR_clear_error@plt>
  4443dc:	mov	x8, #0xffffffffffffffff    	// #-1
  4443e0:	str	x8, [sp, #128]
  4443e4:	ldr	x2, [sp, #112]
  4443e8:	add	x0, sp, #0x94
  4443ec:	mov	x1, #0x64                  	// #100
  4443f0:	ldr	x3, [sp, #48]
  4443f4:	ldr	x4, [sp, #24]
  4443f8:	bl	444584 <ASN1_generate_nconf@plt+0x25c84>
  4443fc:	cbnz	w0, 444408 <ASN1_generate_nconf@plt+0x25b08>
  444400:	stur	wzr, [x29, #-4]
  444404:	b	444498 <ASN1_generate_nconf@plt+0x25b98>
  444408:	ldr	x8, [sp, #16]
  44440c:	ldr	x0, [x8]
  444410:	ldur	x1, [x29, #-48]
  444414:	add	x2, sp, #0x94
  444418:	add	x3, sp, #0x78
  44441c:	bl	41b2f0 <NCONF_get_number_e@plt>
  444420:	cbnz	w0, 444430 <ASN1_generate_nconf@plt+0x25b30>
  444424:	bl	41a250 <ERR_clear_error@plt>
  444428:	mov	x8, #0xffffffffffffffff    	// #-1
  44442c:	str	x8, [sp, #120]
  444430:	ldur	x0, [x29, #-16]
  444434:	ldr	x8, [sp, #88]
  444438:	ldr	x1, [x8, #16]
  44443c:	ldr	x2, [sp, #96]
  444440:	ldr	x3, [sp, #104]
  444444:	ldr	w4, [sp, #144]
  444448:	ldr	x8, [sp, #128]
  44444c:	ldr	x9, [sp, #120]
  444450:	ldur	x7, [x29, #-64]
  444454:	mov	w5, w8
  444458:	mov	w6, w9
  44445c:	bl	44473c <ASN1_generate_nconf@plt+0x25e3c>
  444460:	cbnz	w0, 44446c <ASN1_generate_nconf@plt+0x25b6c>
  444464:	stur	wzr, [x29, #-4]
  444468:	b	444498 <ASN1_generate_nconf@plt+0x25b98>
  44446c:	b	4442a0 <ASN1_generate_nconf@plt+0x259a0>
  444470:	b	444490 <ASN1_generate_nconf@plt+0x25b90>
  444474:	ldr	x8, [sp, #64]
  444478:	ldr	x0, [x8]
  44447c:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  444480:	add	x1, x1, #0x654
  444484:	bl	4196e0 <BIO_printf@plt>
  444488:	stur	wzr, [x29, #-4]
  44448c:	b	444498 <ASN1_generate_nconf@plt+0x25b98>
  444490:	mov	w8, #0x1                   	// #1
  444494:	stur	w8, [x29, #-4]
  444498:	ldur	w0, [x29, #-4]
  44449c:	ldr	x28, [sp, #352]
  4444a0:	ldp	x29, x30, [sp, #336]
  4444a4:	add	sp, sp, #0x170
  4444a8:	ret
  4444ac:	sub	sp, sp, #0x20
  4444b0:	stp	x29, x30, [sp, #16]
  4444b4:	add	x29, sp, #0x10
  4444b8:	str	x0, [sp, #8]
  4444bc:	ldr	x0, [sp, #8]
  4444c0:	bl	41df60 <OPENSSL_sk_num@plt>
  4444c4:	ldp	x29, x30, [sp, #16]
  4444c8:	add	sp, sp, #0x20
  4444cc:	ret
  4444d0:	sub	sp, sp, #0x20
  4444d4:	stp	x29, x30, [sp, #16]
  4444d8:	add	x29, sp, #0x10
  4444dc:	str	x0, [sp, #8]
  4444e0:	str	w1, [sp, #4]
  4444e4:	ldr	x0, [sp, #8]
  4444e8:	ldr	w1, [sp, #4]
  4444ec:	bl	4195d0 <OPENSSL_sk_value@plt>
  4444f0:	ldp	x29, x30, [sp, #16]
  4444f4:	add	sp, sp, #0x20
  4444f8:	ret
  4444fc:	sub	sp, sp, #0x40
  444500:	stp	x29, x30, [sp, #48]
  444504:	add	x29, sp, #0x30
  444508:	stur	x0, [x29, #-16]
  44450c:	str	x1, [sp, #24]
  444510:	ldr	x0, [sp, #24]
  444514:	bl	41e3c0 <strlen@plt>
  444518:	str	x0, [sp, #16]
  44451c:	ldur	x0, [x29, #-16]
  444520:	bl	41e3c0 <strlen@plt>
  444524:	str	x0, [sp, #8]
  444528:	ldr	x8, [sp, #16]
  44452c:	ldr	x9, [sp, #8]
  444530:	cmp	x8, x9
  444534:	b.ls	444544 <ASN1_generate_nconf@plt+0x25c44>  // b.plast
  444538:	mov	w8, #0x1                   	// #1
  44453c:	stur	w8, [x29, #-4]
  444540:	b	444574 <ASN1_generate_nconf@plt+0x25c74>
  444544:	ldur	x8, [x29, #-16]
  444548:	ldr	x9, [sp, #8]
  44454c:	add	x8, x8, x9
  444550:	ldr	x9, [sp, #16]
  444554:	mov	x10, xzr
  444558:	subs	x9, x10, x9
  44455c:	add	x8, x8, x9
  444560:	str	x8, [sp]
  444564:	ldr	x0, [sp]
  444568:	ldr	x1, [sp, #24]
  44456c:	bl	41d200 <strcmp@plt>
  444570:	stur	w0, [x29, #-4]
  444574:	ldur	w0, [x29, #-4]
  444578:	ldp	x29, x30, [sp, #48]
  44457c:	add	sp, sp, #0x40
  444580:	ret
  444584:	sub	sp, sp, #0x50
  444588:	stp	x29, x30, [sp, #64]
  44458c:	add	x29, sp, #0x40
  444590:	stur	x0, [x29, #-16]
  444594:	stur	x1, [x29, #-24]
  444598:	str	x2, [sp, #32]
  44459c:	str	x3, [sp, #24]
  4445a0:	str	x4, [sp, #16]
  4445a4:	ldr	x0, [sp, #32]
  4445a8:	bl	41e3c0 <strlen@plt>
  4445ac:	str	x0, [sp, #8]
  4445b0:	ldr	x0, [sp, #24]
  4445b4:	bl	41e3c0 <strlen@plt>
  4445b8:	str	x0, [sp]
  4445bc:	ldr	x8, [sp, #8]
  4445c0:	ldr	x9, [sp]
  4445c4:	add	x8, x8, x9
  4445c8:	add	x8, x8, #0x1
  4445cc:	ldur	x9, [x29, #-24]
  4445d0:	cmp	x8, x9
  4445d4:	b.ls	444600 <ASN1_generate_nconf@plt+0x25d00>  // b.plast
  4445d8:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4445dc:	add	x8, x8, #0xc0
  4445e0:	ldr	x0, [x8]
  4445e4:	ldr	x2, [sp, #16]
  4445e8:	ldr	x3, [sp, #32]
  4445ec:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  4445f0:	add	x1, x1, #0x675
  4445f4:	bl	4196e0 <BIO_printf@plt>
  4445f8:	stur	wzr, [x29, #-4]
  4445fc:	b	444634 <ASN1_generate_nconf@plt+0x25d34>
  444600:	ldur	x0, [x29, #-16]
  444604:	ldr	x1, [sp, #32]
  444608:	ldr	x2, [sp, #8]
  44460c:	bl	41a7b0 <memcpy@plt>
  444610:	ldur	x8, [x29, #-16]
  444614:	ldr	x9, [sp, #8]
  444618:	add	x0, x8, x9
  44461c:	ldr	x1, [sp, #24]
  444620:	ldr	x8, [sp]
  444624:	add	x2, x8, #0x1
  444628:	bl	41a7b0 <memcpy@plt>
  44462c:	mov	w10, #0x1                   	// #1
  444630:	stur	w10, [x29, #-4]
  444634:	ldur	w0, [x29, #-4]
  444638:	ldp	x29, x30, [sp, #64]
  44463c:	add	sp, sp, #0x50
  444640:	ret
  444644:	stp	x29, x30, [sp, #-32]!
  444648:	str	x28, [sp, #16]
  44464c:	mov	x29, sp
  444650:	sub	sp, sp, #0x450
  444654:	ldr	w8, [x29, #32]
  444658:	mov	w9, #0x400                 	// #1024
  44465c:	adrp	x10, 485000 <ASN1_generate_nconf@plt+0x66700>
  444660:	add	x10, x10, #0x687
  444664:	adrp	x11, 485000 <ASN1_generate_nconf@plt+0x66700>
  444668:	add	x11, x11, #0x690
  44466c:	add	x12, sp, #0x8
  444670:	stur	x0, [x29, #-16]
  444674:	stur	x1, [x29, #-24]
  444678:	stur	x2, [x29, #-32]
  44467c:	stur	x3, [x29, #-40]
  444680:	stur	w4, [x29, #-44]
  444684:	stur	w5, [x29, #-48]
  444688:	stur	w6, [x29, #-52]
  44468c:	stur	x7, [x29, #-64]
  444690:	stur	w8, [x29, #-68]
  444694:	stur	wzr, [x29, #-72]
  444698:	ldur	x0, [x29, #-24]
  44469c:	ldur	x1, [x29, #-32]
  4446a0:	ldur	x2, [x29, #-40]
  4446a4:	ldur	w3, [x29, #-48]
  4446a8:	ldur	w4, [x29, #-52]
  4446ac:	mov	x5, x12
  4446b0:	mov	w6, w9
  4446b4:	mov	x7, x10
  4446b8:	mov	x10, sp
  4446bc:	str	x11, [x10]
  4446c0:	bl	444858 <ASN1_generate_nconf@plt+0x25f58>
  4446c4:	stur	w0, [x29, #-72]
  4446c8:	ldur	w8, [x29, #-72]
  4446cc:	cbz	w8, 4446dc <ASN1_generate_nconf@plt+0x25ddc>
  4446d0:	ldur	w8, [x29, #-72]
  4446d4:	cmp	w8, #0x1
  4446d8:	b.ne	4446e8 <ASN1_generate_nconf@plt+0x25de8>  // b.any
  4446dc:	ldur	w8, [x29, #-72]
  4446e0:	stur	w8, [x29, #-4]
  4446e4:	b	444728 <ASN1_generate_nconf@plt+0x25e28>
  4446e8:	mov	w8, #0x1                   	// #1
  4446ec:	stur	w8, [x29, #-72]
  4446f0:	ldur	x0, [x29, #-16]
  4446f4:	ldur	w1, [x29, #-44]
  4446f8:	ldur	x9, [x29, #-64]
  4446fc:	ldur	w6, [x29, #-68]
  444700:	mov	w2, w9
  444704:	add	x3, sp, #0x8
  444708:	mov	w8, #0xffffffff            	// #-1
  44470c:	mov	w4, w8
  444710:	mov	w5, w8
  444714:	bl	41b270 <X509_NAME_add_entry_by_NID@plt>
  444718:	cbnz	w0, 444720 <ASN1_generate_nconf@plt+0x25e20>
  44471c:	stur	wzr, [x29, #-72]
  444720:	ldur	w8, [x29, #-72]
  444724:	stur	w8, [x29, #-4]
  444728:	ldur	w0, [x29, #-4]
  44472c:	add	sp, sp, #0x450
  444730:	ldr	x28, [sp, #16]
  444734:	ldp	x29, x30, [sp], #32
  444738:	ret
  44473c:	stp	x29, x30, [sp, #-32]!
  444740:	str	x28, [sp, #16]
  444744:	mov	x29, sp
  444748:	sub	sp, sp, #0x460
  44474c:	sub	x8, x29, #0x40
  444750:	mov	w9, #0x400                 	// #1024
  444754:	adrp	x10, 485000 <ASN1_generate_nconf@plt+0x66700>
  444758:	add	x10, x10, #0x730
  44475c:	adrp	x11, 485000 <ASN1_generate_nconf@plt+0x66700>
  444760:	add	x11, x11, #0x740
  444764:	add	x12, sp, #0x1c
  444768:	str	x0, [x8, #48]
  44476c:	str	x1, [x8, #40]
  444770:	str	x2, [x8, #32]
  444774:	str	x3, [x8, #24]
  444778:	stur	w4, [x29, #-44]
  44477c:	stur	w5, [x29, #-48]
  444780:	stur	w6, [x29, #-52]
  444784:	str	x7, [x8]
  444788:	stur	wzr, [x29, #-68]
  44478c:	ldr	x0, [x8, #40]
  444790:	ldr	x1, [x8, #32]
  444794:	ldr	x2, [x8, #24]
  444798:	ldur	w3, [x29, #-48]
  44479c:	ldur	w4, [x29, #-52]
  4447a0:	mov	x5, x12
  4447a4:	mov	w6, w9
  4447a8:	mov	x7, x10
  4447ac:	mov	x10, sp
  4447b0:	str	x11, [x10]
  4447b4:	str	x8, [sp, #16]
  4447b8:	bl	444858 <ASN1_generate_nconf@plt+0x25f58>
  4447bc:	stur	w0, [x29, #-68]
  4447c0:	ldur	w9, [x29, #-68]
  4447c4:	cbz	w9, 4447d4 <ASN1_generate_nconf@plt+0x25ed4>
  4447c8:	ldur	w8, [x29, #-68]
  4447cc:	cmp	w8, #0x1
  4447d0:	b.ne	4447e0 <ASN1_generate_nconf@plt+0x25ee0>  // b.any
  4447d4:	ldur	w8, [x29, #-68]
  4447d8:	stur	w8, [x29, #-4]
  4447dc:	b	444844 <ASN1_generate_nconf@plt+0x25f44>
  4447e0:	mov	w8, #0x1                   	// #1
  4447e4:	stur	w8, [x29, #-68]
  4447e8:	ldr	x9, [sp, #16]
  4447ec:	ldr	x0, [x9, #48]
  4447f0:	ldur	w1, [x29, #-44]
  4447f4:	ldr	x10, [x9]
  4447f8:	mov	w2, w10
  4447fc:	add	x3, sp, #0x1c
  444800:	mov	w4, #0xffffffff            	// #-1
  444804:	bl	41adb0 <X509_REQ_add1_attr_by_NID@plt>
  444808:	cbnz	w0, 44483c <ASN1_generate_nconf@plt+0x25f3c>
  44480c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  444810:	add	x8, x8, #0xc0
  444814:	ldr	x0, [x8]
  444818:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  44481c:	add	x1, x1, #0x752
  444820:	str	x8, [sp, #8]
  444824:	bl	4196e0 <BIO_printf@plt>
  444828:	ldr	x8, [sp, #8]
  44482c:	ldr	x9, [x8]
  444830:	mov	x0, x9
  444834:	bl	41e780 <ERR_print_errors@plt>
  444838:	stur	wzr, [x29, #-68]
  44483c:	ldur	w8, [x29, #-68]
  444840:	stur	w8, [x29, #-4]
  444844:	ldur	w0, [x29, #-4]
  444848:	add	sp, sp, #0x460
  44484c:	ldr	x28, [sp, #16]
  444850:	ldp	x29, x30, [sp], #32
  444854:	ret
  444858:	sub	sp, sp, #0x70
  44485c:	stp	x29, x30, [sp, #96]
  444860:	add	x29, sp, #0x60
  444864:	ldr	x8, [x29, #16]
  444868:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44486c:	add	x9, x9, #0xa28
  444870:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  444874:	add	x10, x10, #0xc0
  444878:	stur	x0, [x29, #-16]
  44487c:	stur	x1, [x29, #-24]
  444880:	stur	x2, [x29, #-32]
  444884:	stur	w3, [x29, #-36]
  444888:	stur	w4, [x29, #-40]
  44488c:	str	x5, [sp, #48]
  444890:	str	w6, [sp, #44]
  444894:	str	x7, [sp, #32]
  444898:	str	x8, [sp, #24]
  44489c:	str	x9, [sp, #8]
  4448a0:	str	x10, [sp]
  4448a4:	ldr	x8, [sp, #8]
  4448a8:	ldr	w9, [x8]
  4448ac:	cbnz	w9, 4448cc <ASN1_generate_nconf@plt+0x25fcc>
  4448b0:	ldr	x8, [sp]
  4448b4:	ldr	x0, [x8]
  4448b8:	ldur	x2, [x29, #-16]
  4448bc:	ldur	x3, [x29, #-24]
  4448c0:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  4448c4:	add	x1, x1, #0x69b
  4448c8:	bl	4196e0 <BIO_printf@plt>
  4448cc:	ldr	x8, [sp]
  4448d0:	ldr	x0, [x8]
  4448d4:	mov	w1, #0xb                   	// #11
  4448d8:	mov	x9, xzr
  4448dc:	mov	x2, x9
  4448e0:	mov	x3, x9
  4448e4:	bl	41de30 <BIO_ctrl@plt>
  4448e8:	ldur	x8, [x29, #-32]
  4448ec:	cbz	x8, 444934 <ASN1_generate_nconf@plt+0x26034>
  4448f0:	ldr	x0, [sp, #48]
  4448f4:	ldrsw	x1, [sp, #44]
  4448f8:	ldur	x2, [x29, #-32]
  4448fc:	ldr	x4, [sp, #32]
  444900:	adrp	x3, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  444904:	add	x3, x3, #0xec1
  444908:	bl	444584 <ASN1_generate_nconf@plt+0x25c84>
  44490c:	cbnz	w0, 444918 <ASN1_generate_nconf@plt+0x26018>
  444910:	stur	wzr, [x29, #-4]
  444914:	b	444ac8 <ASN1_generate_nconf@plt+0x261c8>
  444918:	ldr	x8, [sp]
  44491c:	ldr	x0, [x8]
  444920:	ldur	x2, [x29, #-32]
  444924:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  444928:	add	x1, x1, #0x34f
  44492c:	bl	4196e0 <BIO_printf@plt>
  444930:	b	44498c <ASN1_generate_nconf@plt+0x2608c>
  444934:	ldr	x8, [sp, #48]
  444938:	mov	w9, #0x0                   	// #0
  44493c:	strb	w9, [x8]
  444940:	ldr	x8, [sp, #8]
  444944:	ldr	w9, [x8]
  444948:	cbnz	w9, 444974 <ASN1_generate_nconf@plt+0x26074>
  44494c:	ldr	x0, [sp, #48]
  444950:	ldr	w1, [sp, #44]
  444954:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  444958:	add	x8, x8, #0xff0
  44495c:	ldr	x2, [x8]
  444960:	bl	419a30 <fgets@plt>
  444964:	cbnz	x0, 444970 <ASN1_generate_nconf@plt+0x26070>
  444968:	stur	wzr, [x29, #-4]
  44496c:	b	444ac8 <ASN1_generate_nconf@plt+0x261c8>
  444970:	b	44498c <ASN1_generate_nconf@plt+0x2608c>
  444974:	ldr	x8, [sp, #48]
  444978:	mov	w9, #0xa                   	// #10
  44497c:	strb	w9, [x8]
  444980:	ldr	x8, [sp, #48]
  444984:	mov	w9, #0x0                   	// #0
  444988:	strb	w9, [x8, #1]
  44498c:	ldr	x8, [sp, #48]
  444990:	ldrb	w9, [x8]
  444994:	cbnz	w9, 4449a0 <ASN1_generate_nconf@plt+0x260a0>
  444998:	stur	wzr, [x29, #-4]
  44499c:	b	444ac8 <ASN1_generate_nconf@plt+0x261c8>
  4449a0:	ldr	x8, [sp, #48]
  4449a4:	ldrb	w9, [x8]
  4449a8:	cmp	w9, #0xa
  4449ac:	b.ne	4449fc <ASN1_generate_nconf@plt+0x260fc>  // b.any
  4449b0:	ldur	x8, [x29, #-24]
  4449b4:	cbz	x8, 4449c4 <ASN1_generate_nconf@plt+0x260c4>
  4449b8:	ldur	x8, [x29, #-24]
  4449bc:	ldrb	w9, [x8]
  4449c0:	cbnz	w9, 4449d0 <ASN1_generate_nconf@plt+0x260d0>
  4449c4:	mov	w8, #0x1                   	// #1
  4449c8:	stur	w8, [x29, #-4]
  4449cc:	b	444ac8 <ASN1_generate_nconf@plt+0x261c8>
  4449d0:	ldr	x0, [sp, #48]
  4449d4:	ldrsw	x1, [sp, #44]
  4449d8:	ldur	x2, [x29, #-24]
  4449dc:	ldr	x4, [sp, #24]
  4449e0:	adrp	x3, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4449e4:	add	x3, x3, #0xec1
  4449e8:	bl	444584 <ASN1_generate_nconf@plt+0x25c84>
  4449ec:	cbnz	w0, 4449f8 <ASN1_generate_nconf@plt+0x260f8>
  4449f0:	stur	wzr, [x29, #-4]
  4449f4:	b	444ac8 <ASN1_generate_nconf@plt+0x261c8>
  4449f8:	b	444a28 <ASN1_generate_nconf@plt+0x26128>
  4449fc:	ldr	x8, [sp, #48]
  444a00:	ldrb	w9, [x8]
  444a04:	cmp	w9, #0x2e
  444a08:	b.ne	444a28 <ASN1_generate_nconf@plt+0x26128>  // b.any
  444a0c:	ldr	x8, [sp, #48]
  444a10:	ldrb	w9, [x8, #1]
  444a14:	cmp	w9, #0xa
  444a18:	b.ne	444a28 <ASN1_generate_nconf@plt+0x26128>  // b.any
  444a1c:	mov	w8, #0x1                   	// #1
  444a20:	stur	w8, [x29, #-4]
  444a24:	b	444ac8 <ASN1_generate_nconf@plt+0x261c8>
  444a28:	ldr	x0, [sp, #48]
  444a2c:	bl	41e3c0 <strlen@plt>
  444a30:	str	w0, [sp, #20]
  444a34:	ldr	x8, [sp, #48]
  444a38:	ldr	w9, [sp, #20]
  444a3c:	subs	w9, w9, #0x1
  444a40:	ldrb	w9, [x8, w9, sxtw]
  444a44:	cmp	w9, #0xa
  444a48:	b.eq	444a68 <ASN1_generate_nconf@plt+0x26168>  // b.none
  444a4c:	ldr	x8, [sp]
  444a50:	ldr	x0, [x8]
  444a54:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  444a58:	add	x1, x1, #0x6a4
  444a5c:	bl	4196e0 <BIO_printf@plt>
  444a60:	stur	wzr, [x29, #-4]
  444a64:	b	444ac8 <ASN1_generate_nconf@plt+0x261c8>
  444a68:	ldr	x8, [sp, #48]
  444a6c:	ldr	w9, [sp, #20]
  444a70:	subs	w9, w9, #0x1
  444a74:	str	w9, [sp, #20]
  444a78:	mov	w0, w9
  444a7c:	sxtw	x10, w0
  444a80:	add	x8, x8, x10
  444a84:	mov	w9, #0x0                   	// #0
  444a88:	strb	w9, [x8]
  444a8c:	ldr	w0, [sp, #20]
  444a90:	ldur	w1, [x29, #-36]
  444a94:	ldur	w2, [x29, #-40]
  444a98:	bl	444ad8 <ASN1_generate_nconf@plt+0x261d8>
  444a9c:	cbnz	w0, 444ac0 <ASN1_generate_nconf@plt+0x261c0>
  444aa0:	ldr	x8, [sp, #8]
  444aa4:	ldr	w9, [x8]
  444aa8:	cbnz	w9, 444ab4 <ASN1_generate_nconf@plt+0x261b4>
  444aac:	ldur	x8, [x29, #-32]
  444ab0:	cbz	x8, 444abc <ASN1_generate_nconf@plt+0x261bc>
  444ab4:	stur	wzr, [x29, #-4]
  444ab8:	b	444ac8 <ASN1_generate_nconf@plt+0x261c8>
  444abc:	b	4448a4 <ASN1_generate_nconf@plt+0x25fa4>
  444ac0:	mov	w8, #0x2                   	// #2
  444ac4:	stur	w8, [x29, #-4]
  444ac8:	ldur	w0, [x29, #-4]
  444acc:	ldp	x29, x30, [sp, #96]
  444ad0:	add	sp, sp, #0x70
  444ad4:	ret
  444ad8:	sub	sp, sp, #0x20
  444adc:	stp	x29, x30, [sp, #16]
  444ae0:	add	x29, sp, #0x10
  444ae4:	str	w0, [sp, #8]
  444ae8:	str	w1, [sp, #4]
  444aec:	str	w2, [sp]
  444af0:	ldr	w8, [sp, #4]
  444af4:	cmp	w8, #0x0
  444af8:	cset	w8, le
  444afc:	tbnz	w8, #0, 444b34 <ASN1_generate_nconf@plt+0x26234>
  444b00:	ldr	w8, [sp, #8]
  444b04:	ldr	w9, [sp, #4]
  444b08:	cmp	w8, w9
  444b0c:	b.ge	444b34 <ASN1_generate_nconf@plt+0x26234>  // b.tcont
  444b10:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  444b14:	add	x8, x8, #0xc0
  444b18:	ldr	x0, [x8]
  444b1c:	ldr	w2, [sp, #4]
  444b20:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  444b24:	add	x1, x1, #0x6b5
  444b28:	bl	4196e0 <BIO_printf@plt>
  444b2c:	stur	wzr, [x29, #-4]
  444b30:	b	444b80 <ASN1_generate_nconf@plt+0x26280>
  444b34:	ldr	w8, [sp]
  444b38:	cmp	w8, #0x0
  444b3c:	cset	w8, lt  // lt = tstop
  444b40:	tbnz	w8, #0, 444b78 <ASN1_generate_nconf@plt+0x26278>
  444b44:	ldr	w8, [sp, #8]
  444b48:	ldr	w9, [sp]
  444b4c:	cmp	w8, w9
  444b50:	b.le	444b78 <ASN1_generate_nconf@plt+0x26278>
  444b54:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  444b58:	add	x8, x8, #0xc0
  444b5c:	ldr	x0, [x8]
  444b60:	ldr	w2, [sp]
  444b64:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  444b68:	add	x1, x1, #0x6f1
  444b6c:	bl	4196e0 <BIO_printf@plt>
  444b70:	stur	wzr, [x29, #-4]
  444b74:	b	444b80 <ASN1_generate_nconf@plt+0x26280>
  444b78:	mov	w8, #0x1                   	// #1
  444b7c:	stur	w8, [x29, #-4]
  444b80:	ldur	w0, [x29, #-4]
  444b84:	ldp	x29, x30, [sp, #16]
  444b88:	add	sp, sp, #0x20
  444b8c:	ret
  444b90:	sub	sp, sp, #0x130
  444b94:	stp	x29, x30, [sp, #272]
  444b98:	str	x28, [sp, #288]
  444b9c:	add	x29, sp, #0x110
  444ba0:	mov	x8, xzr
  444ba4:	mov	w9, #0x8005                	// #32773
  444ba8:	mov	w10, #0x1                   	// #1
  444bac:	mov	w11, #0x2                   	// #2
  444bb0:	adrp	x2, 485000 <ASN1_generate_nconf@plt+0x66700>
  444bb4:	add	x2, x2, #0xcb0
  444bb8:	adrp	x12, 4b1000 <stdin@@GLIBC_2.17+0x10>
  444bbc:	add	x12, x12, #0xc0
  444bc0:	stur	w0, [x29, #-4]
  444bc4:	stur	x1, [x29, #-16]
  444bc8:	stur	x8, [x29, #-24]
  444bcc:	stur	x8, [x29, #-32]
  444bd0:	stur	x8, [x29, #-40]
  444bd4:	stur	x8, [x29, #-48]
  444bd8:	stur	x8, [x29, #-56]
  444bdc:	stur	x8, [x29, #-64]
  444be0:	stur	x8, [x29, #-80]
  444be4:	stur	x8, [x29, #-88]
  444be8:	stur	x8, [x29, #-96]
  444bec:	stur	x8, [x29, #-104]
  444bf0:	stur	wzr, [x29, #-112]
  444bf4:	stur	w9, [x29, #-116]
  444bf8:	stur	w9, [x29, #-120]
  444bfc:	stur	wzr, [x29, #-124]
  444c00:	stur	wzr, [x29, #-128]
  444c04:	stur	wzr, [x29, #-132]
  444c08:	str	wzr, [sp, #136]
  444c0c:	str	wzr, [sp, #132]
  444c10:	str	wzr, [sp, #128]
  444c14:	str	w10, [sp, #124]
  444c18:	str	w11, [sp, #120]
  444c1c:	ldur	w0, [x29, #-4]
  444c20:	ldur	x1, [x29, #-16]
  444c24:	str	x12, [sp, #56]
  444c28:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  444c2c:	stur	x0, [x29, #-72]
  444c30:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  444c34:	str	w0, [sp, #116]
  444c38:	cbz	w0, 444da8 <ASN1_generate_nconf@plt+0x264a8>
  444c3c:	ldr	w8, [sp, #116]
  444c40:	add	w8, w8, #0x1
  444c44:	mov	w9, w8
  444c48:	ubfx	x9, x9, #0, #32
  444c4c:	cmp	x9, #0x15
  444c50:	str	x9, [sp, #48]
  444c54:	b.hi	444da4 <ASN1_generate_nconf@plt+0x264a4>  // b.pmore
  444c58:	adrp	x8, 485000 <ASN1_generate_nconf@plt+0x66700>
  444c5c:	add	x8, x8, #0xc58
  444c60:	ldr	x11, [sp, #48]
  444c64:	ldrsw	x10, [x8, x11, lsl #2]
  444c68:	add	x9, x8, x10
  444c6c:	br	x9
  444c70:	ldr	x8, [sp, #56]
  444c74:	ldr	x0, [x8]
  444c78:	ldur	x2, [x29, #-72]
  444c7c:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  444c80:	add	x1, x1, #0x466
  444c84:	bl	4196e0 <BIO_printf@plt>
  444c88:	b	445334 <ASN1_generate_nconf@plt+0x26a34>
  444c8c:	adrp	x0, 485000 <ASN1_generate_nconf@plt+0x66700>
  444c90:	add	x0, x0, #0xcb0
  444c94:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  444c98:	str	wzr, [sp, #124]
  444c9c:	b	445334 <ASN1_generate_nconf@plt+0x26a34>
  444ca0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  444ca4:	mov	x1, #0x7be                 	// #1982
  444ca8:	sub	x2, x29, #0x74
  444cac:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  444cb0:	cbnz	w0, 444cb8 <ASN1_generate_nconf@plt+0x263b8>
  444cb4:	b	444c70 <ASN1_generate_nconf@plt+0x26370>
  444cb8:	b	444da4 <ASN1_generate_nconf@plt+0x264a4>
  444cbc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  444cc0:	stur	x0, [x29, #-56]
  444cc4:	b	444da4 <ASN1_generate_nconf@plt+0x264a4>
  444cc8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  444ccc:	mov	x1, #0x7be                 	// #1982
  444cd0:	sub	x2, x29, #0x78
  444cd4:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  444cd8:	cbnz	w0, 444ce0 <ASN1_generate_nconf@plt+0x263e0>
  444cdc:	b	444c70 <ASN1_generate_nconf@plt+0x26370>
  444ce0:	b	444da4 <ASN1_generate_nconf@plt+0x264a4>
  444ce4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  444ce8:	stur	x0, [x29, #-64]
  444cec:	b	444da4 <ASN1_generate_nconf@plt+0x264a4>
  444cf0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  444cf4:	stur	x0, [x29, #-96]
  444cf8:	b	444da4 <ASN1_generate_nconf@plt+0x264a4>
  444cfc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  444d00:	stur	x0, [x29, #-104]
  444d04:	b	444da4 <ASN1_generate_nconf@plt+0x264a4>
  444d08:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  444d0c:	mov	w8, wzr
  444d10:	mov	w1, w8
  444d14:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  444d18:	stur	x0, [x29, #-24]
  444d1c:	b	444da4 <ASN1_generate_nconf@plt+0x264a4>
  444d20:	mov	w8, #0x1                   	// #1
  444d24:	str	w8, [sp, #132]
  444d28:	b	444da4 <ASN1_generate_nconf@plt+0x264a4>
  444d2c:	mov	w8, #0x1                   	// #1
  444d30:	str	w8, [sp, #128]
  444d34:	b	444da4 <ASN1_generate_nconf@plt+0x264a4>
  444d38:	mov	w8, #0x2                   	// #2
  444d3c:	str	w8, [sp, #132]
  444d40:	b	444da4 <ASN1_generate_nconf@plt+0x264a4>
  444d44:	mov	w8, #0x2                   	// #2
  444d48:	str	w8, [sp, #128]
  444d4c:	b	444da4 <ASN1_generate_nconf@plt+0x264a4>
  444d50:	ldr	w8, [sp, #116]
  444d54:	subs	w8, w8, #0xd
  444d58:	str	w8, [sp, #120]
  444d5c:	b	444da4 <ASN1_generate_nconf@plt+0x264a4>
  444d60:	mov	w8, #0x1                   	// #1
  444d64:	stur	w8, [x29, #-132]
  444d68:	b	444da4 <ASN1_generate_nconf@plt+0x264a4>
  444d6c:	mov	w8, #0x1                   	// #1
  444d70:	stur	w8, [x29, #-124]
  444d74:	b	444da4 <ASN1_generate_nconf@plt+0x264a4>
  444d78:	mov	w8, #0x1                   	// #1
  444d7c:	str	w8, [sp, #136]
  444d80:	b	444da4 <ASN1_generate_nconf@plt+0x264a4>
  444d84:	mov	w8, #0x1                   	// #1
  444d88:	stur	w8, [x29, #-128]
  444d8c:	b	444da4 <ASN1_generate_nconf@plt+0x264a4>
  444d90:	bl	472534 <ASN1_generate_nconf@plt+0x53c34>
  444d94:	sub	x1, x29, #0x30
  444d98:	bl	4712d4 <ASN1_generate_nconf@plt+0x529d4>
  444d9c:	cbnz	w0, 444da4 <ASN1_generate_nconf@plt+0x264a4>
  444da0:	b	444c70 <ASN1_generate_nconf@plt+0x26370>
  444da4:	b	444c30 <ASN1_generate_nconf@plt+0x26330>
  444da8:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  444dac:	stur	w0, [x29, #-4]
  444db0:	ldur	w8, [x29, #-4]
  444db4:	cbz	w8, 444dbc <ASN1_generate_nconf@plt+0x264bc>
  444db8:	b	444c70 <ASN1_generate_nconf@plt+0x26370>
  444dbc:	ldur	w8, [x29, #-124]
  444dc0:	cbz	w8, 444dd4 <ASN1_generate_nconf@plt+0x264d4>
  444dc4:	ldr	w8, [sp, #132]
  444dc8:	mov	w9, #0x1                   	// #1
  444dcc:	str	w9, [sp, #44]
  444dd0:	cbz	w8, 444e00 <ASN1_generate_nconf@plt+0x26500>
  444dd4:	ldr	w8, [sp, #128]
  444dd8:	mov	w9, #0x0                   	// #0
  444ddc:	str	w9, [sp, #40]
  444de0:	cbnz	w8, 444df8 <ASN1_generate_nconf@plt+0x264f8>
  444de4:	ldur	w8, [x29, #-132]
  444de8:	cmp	w8, #0x0
  444dec:	cset	w8, ne  // ne = any
  444df0:	eor	w8, w8, #0x1
  444df4:	str	w8, [sp, #40]
  444df8:	ldr	w8, [sp, #40]
  444dfc:	str	w8, [sp, #44]
  444e00:	ldr	w8, [sp, #44]
  444e04:	mov	w9, #0x1                   	// #1
  444e08:	mov	w10, wzr
  444e0c:	tst	w8, #0x1
  444e10:	csel	w8, w9, w10, ne  // ne = any
  444e14:	stur	w8, [x29, #-112]
  444e18:	ldur	x0, [x29, #-96]
  444e1c:	ldur	x1, [x29, #-104]
  444e20:	sub	x2, x29, #0x50
  444e24:	sub	x3, x29, #0x58
  444e28:	bl	46b49c <ASN1_generate_nconf@plt+0x4cb9c>
  444e2c:	cbnz	w0, 444e48 <ASN1_generate_nconf@plt+0x26548>
  444e30:	ldr	x8, [sp, #56]
  444e34:	ldr	x0, [x8]
  444e38:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  444e3c:	add	x1, x1, #0x1b7
  444e40:	bl	4196e0 <BIO_printf@plt>
  444e44:	b	445334 <ASN1_generate_nconf@plt+0x26a34>
  444e48:	ldur	w8, [x29, #-128]
  444e4c:	cbz	w8, 444e70 <ASN1_generate_nconf@plt+0x26570>
  444e50:	ldr	w8, [sp, #132]
  444e54:	cbz	w8, 444e70 <ASN1_generate_nconf@plt+0x26570>
  444e58:	ldr	x8, [sp, #56]
  444e5c:	ldr	x0, [x8]
  444e60:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  444e64:	add	x1, x1, #0xf80
  444e68:	bl	4196e0 <BIO_printf@plt>
  444e6c:	b	445334 <ASN1_generate_nconf@plt+0x26a34>
  444e70:	ldr	w8, [sp, #132]
  444e74:	cbz	w8, 444ef0 <ASN1_generate_nconf@plt+0x265f0>
  444e78:	mov	w8, #0xffffffff            	// #-1
  444e7c:	str	w8, [sp, #100]
  444e80:	ldr	w8, [sp, #132]
  444e84:	cmp	w8, #0x2
  444e88:	b.ne	444ec0 <ASN1_generate_nconf@plt+0x265c0>  // b.any
  444e8c:	ldur	w8, [x29, #-116]
  444e90:	mov	w9, #0x8005                	// #32773
  444e94:	cmp	w8, w9
  444e98:	b.ne	444ea8 <ASN1_generate_nconf@plt+0x265a8>  // b.any
  444e9c:	mov	w8, #0x8009                	// #32777
  444ea0:	str	w8, [sp, #100]
  444ea4:	b	444ebc <ASN1_generate_nconf@plt+0x265bc>
  444ea8:	ldur	w8, [x29, #-116]
  444eac:	cmp	w8, #0x4
  444eb0:	b.ne	444ebc <ASN1_generate_nconf@plt+0x265bc>  // b.any
  444eb4:	mov	w8, #0xa                   	// #10
  444eb8:	str	w8, [sp, #100]
  444ebc:	b	444ec8 <ASN1_generate_nconf@plt+0x265c8>
  444ec0:	ldur	w8, [x29, #-116]
  444ec4:	str	w8, [sp, #100]
  444ec8:	ldur	x0, [x29, #-56]
  444ecc:	ldr	w1, [sp, #100]
  444ed0:	ldur	x3, [x29, #-80]
  444ed4:	ldur	x4, [x29, #-24]
  444ed8:	mov	w2, #0x1                   	// #1
  444edc:	adrp	x5, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  444ee0:	add	x5, x5, #0x1de
  444ee4:	bl	46c750 <ASN1_generate_nconf@plt+0x4de50>
  444ee8:	str	x0, [sp, #104]
  444eec:	b	444f14 <ASN1_generate_nconf@plt+0x26614>
  444ef0:	ldur	x0, [x29, #-56]
  444ef4:	ldur	w1, [x29, #-116]
  444ef8:	ldur	x3, [x29, #-80]
  444efc:	ldur	x4, [x29, #-24]
  444f00:	mov	w2, #0x1                   	// #1
  444f04:	adrp	x5, 492000 <ASN1_generate_nconf@plt+0x73700>
  444f08:	add	x5, x5, #0xef7
  444f0c:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  444f10:	str	x0, [sp, #104]
  444f14:	ldr	x8, [sp, #104]
  444f18:	cbz	x8, 444f28 <ASN1_generate_nconf@plt+0x26628>
  444f1c:	ldr	x0, [sp, #104]
  444f20:	bl	41e080 <EVP_PKEY_get1_RSA@plt>
  444f24:	stur	x0, [x29, #-40]
  444f28:	ldr	x0, [sp, #104]
  444f2c:	bl	41d960 <EVP_PKEY_free@plt>
  444f30:	ldur	x8, [x29, #-40]
  444f34:	cbnz	x8, 444f48 <ASN1_generate_nconf@plt+0x26648>
  444f38:	ldr	x8, [sp, #56]
  444f3c:	ldr	x0, [x8]
  444f40:	bl	41e780 <ERR_print_errors@plt>
  444f44:	b	445334 <ASN1_generate_nconf@plt+0x26a34>
  444f48:	ldur	x0, [x29, #-64]
  444f4c:	ldur	w1, [x29, #-120]
  444f50:	ldur	w2, [x29, #-112]
  444f54:	bl	46f71c <ASN1_generate_nconf@plt+0x50e1c>
  444f58:	stur	x0, [x29, #-32]
  444f5c:	ldur	x8, [x29, #-32]
  444f60:	cbnz	x8, 444f68 <ASN1_generate_nconf@plt+0x26668>
  444f64:	b	445334 <ASN1_generate_nconf@plt+0x26a34>
  444f68:	ldur	w8, [x29, #-124]
  444f6c:	cbz	w8, 444fa0 <ASN1_generate_nconf@plt+0x266a0>
  444f70:	ldur	x0, [x29, #-32]
  444f74:	ldur	x1, [x29, #-40]
  444f78:	mov	w8, wzr
  444f7c:	mov	w2, w8
  444f80:	bl	41e8d0 <RSA_print@plt>
  444f84:	cbnz	w0, 444fa0 <ASN1_generate_nconf@plt+0x266a0>
  444f88:	ldur	x0, [x29, #-64]
  444f8c:	bl	41be30 <perror@plt>
  444f90:	ldr	x8, [sp, #56]
  444f94:	ldr	x0, [x8]
  444f98:	bl	41e780 <ERR_print_errors@plt>
  444f9c:	b	445334 <ASN1_generate_nconf@plt+0x26a34>
  444fa0:	ldr	w8, [sp, #136]
  444fa4:	cbz	w8, 444ff4 <ASN1_generate_nconf@plt+0x266f4>
  444fa8:	ldur	x0, [x29, #-40]
  444fac:	add	x1, sp, #0x58
  444fb0:	mov	x8, xzr
  444fb4:	mov	x2, x8
  444fb8:	mov	x3, x8
  444fbc:	bl	41e610 <RSA_get0_key@plt>
  444fc0:	ldur	x0, [x29, #-32]
  444fc4:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  444fc8:	add	x1, x1, #0x3b3
  444fcc:	bl	4196e0 <BIO_printf@plt>
  444fd0:	ldur	x8, [x29, #-32]
  444fd4:	ldr	x1, [sp, #88]
  444fd8:	mov	x0, x8
  444fdc:	bl	41d210 <BN_print@plt>
  444fe0:	ldur	x8, [x29, #-32]
  444fe4:	mov	x0, x8
  444fe8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  444fec:	add	x1, x1, #0xec1
  444ff0:	bl	4196e0 <BIO_printf@plt>
  444ff4:	ldur	w8, [x29, #-128]
  444ff8:	cbz	w8, 445100 <ASN1_generate_nconf@plt+0x26800>
  444ffc:	ldur	x0, [x29, #-40]
  445000:	mov	x8, xzr
  445004:	mov	x1, x8
  445008:	bl	41c980 <RSA_check_key_ex@plt>
  44500c:	str	w0, [sp, #84]
  445010:	ldr	w9, [sp, #84]
  445014:	cmp	w9, #0x1
  445018:	b.ne	445030 <ASN1_generate_nconf@plt+0x26730>  // b.any
  44501c:	ldur	x0, [x29, #-32]
  445020:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  445024:	add	x1, x1, #0xfa2
  445028:	bl	4196e0 <BIO_printf@plt>
  44502c:	b	445100 <ASN1_generate_nconf@plt+0x26800>
  445030:	ldr	w8, [sp, #84]
  445034:	cbnz	w8, 4450e0 <ASN1_generate_nconf@plt+0x267e0>
  445038:	bl	41ca20 <ERR_peek_error@plt>
  44503c:	str	x0, [sp, #72]
  445040:	mov	w8, #0x0                   	// #0
  445044:	str	w8, [sp, #36]
  445048:	cbz	x0, 445098 <ASN1_generate_nconf@plt+0x26798>
  44504c:	ldr	x8, [sp, #72]
  445050:	lsr	x8, x8, #24
  445054:	and	x8, x8, #0xff
  445058:	mov	w9, #0x0                   	// #0
  44505c:	cmp	w8, #0x4
  445060:	str	w9, [sp, #36]
  445064:	b.ne	445098 <ASN1_generate_nconf@plt+0x26798>  // b.any
  445068:	ldr	x8, [sp, #72]
  44506c:	lsr	x8, x8, #12
  445070:	and	x8, x8, #0xfff
  445074:	mov	w9, #0x0                   	// #0
  445078:	cmp	w8, #0xa0
  44507c:	str	w9, [sp, #36]
  445080:	b.ne	445098 <ASN1_generate_nconf@plt+0x26798>  // b.any
  445084:	ldr	x8, [sp, #72]
  445088:	and	x8, x8, #0xfff
  44508c:	cmp	w8, #0x41
  445090:	cset	w8, ne  // ne = any
  445094:	str	w8, [sp, #36]
  445098:	ldr	w8, [sp, #36]
  44509c:	tbnz	w8, #0, 4450a4 <ASN1_generate_nconf@plt+0x267a4>
  4450a0:	b	4450dc <ASN1_generate_nconf@plt+0x267dc>
  4450a4:	ldur	x0, [x29, #-32]
  4450a8:	ldr	x8, [sp, #72]
  4450ac:	str	x0, [sp, #24]
  4450b0:	mov	x0, x8
  4450b4:	bl	419690 <ERR_reason_error_string@plt>
  4450b8:	ldr	x8, [sp, #24]
  4450bc:	str	x0, [sp, #16]
  4450c0:	mov	x0, x8
  4450c4:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  4450c8:	add	x1, x1, #0xfae
  4450cc:	ldr	x2, [sp, #16]
  4450d0:	bl	4196e0 <BIO_printf@plt>
  4450d4:	bl	419a20 <ERR_get_error@plt>
  4450d8:	b	445038 <ASN1_generate_nconf@plt+0x26738>
  4450dc:	b	445100 <ASN1_generate_nconf@plt+0x26800>
  4450e0:	ldr	w8, [sp, #84]
  4450e4:	mov	w9, #0xffffffff            	// #-1
  4450e8:	cmp	w8, w9
  4450ec:	b.ne	445100 <ASN1_generate_nconf@plt+0x26800>  // b.any
  4450f0:	ldr	x8, [sp, #56]
  4450f4:	ldr	x0, [x8]
  4450f8:	bl	41e780 <ERR_print_errors@plt>
  4450fc:	b	445334 <ASN1_generate_nconf@plt+0x26a34>
  445100:	ldur	w8, [x29, #-132]
  445104:	cbz	w8, 445110 <ASN1_generate_nconf@plt+0x26810>
  445108:	str	wzr, [sp, #124]
  44510c:	b	445334 <ASN1_generate_nconf@plt+0x26a34>
  445110:	ldr	x8, [sp, #56]
  445114:	ldr	x0, [x8]
  445118:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  44511c:	add	x1, x1, #0xfc1
  445120:	bl	4196e0 <BIO_printf@plt>
  445124:	ldur	w9, [x29, #-120]
  445128:	cmp	w9, #0x4
  44512c:	b.ne	445188 <ASN1_generate_nconf@plt+0x26888>  // b.any
  445130:	ldr	w8, [sp, #128]
  445134:	cbnz	w8, 445140 <ASN1_generate_nconf@plt+0x26840>
  445138:	ldr	w8, [sp, #132]
  44513c:	cbz	w8, 445174 <ASN1_generate_nconf@plt+0x26874>
  445140:	ldr	w8, [sp, #128]
  445144:	cmp	w8, #0x2
  445148:	b.ne	445160 <ASN1_generate_nconf@plt+0x26860>  // b.any
  44514c:	ldur	x0, [x29, #-32]
  445150:	ldur	x1, [x29, #-40]
  445154:	bl	41c4c0 <i2d_RSAPublicKey_bio@plt>
  445158:	stur	w0, [x29, #-108]
  44515c:	b	445170 <ASN1_generate_nconf@plt+0x26870>
  445160:	ldur	x0, [x29, #-32]
  445164:	ldur	x1, [x29, #-40]
  445168:	bl	41c1b0 <i2d_RSA_PUBKEY_bio@plt>
  44516c:	stur	w0, [x29, #-108]
  445170:	b	445184 <ASN1_generate_nconf@plt+0x26884>
  445174:	ldur	x0, [x29, #-32]
  445178:	ldur	x1, [x29, #-40]
  44517c:	bl	41d930 <i2d_RSAPrivateKey_bio@plt>
  445180:	stur	w0, [x29, #-108]
  445184:	b	4452f8 <ASN1_generate_nconf@plt+0x269f8>
  445188:	ldur	w8, [x29, #-120]
  44518c:	mov	w9, #0x8005                	// #32773
  445190:	cmp	w8, w9
  445194:	b.ne	44520c <ASN1_generate_nconf@plt+0x2690c>  // b.any
  445198:	ldr	w8, [sp, #128]
  44519c:	cbnz	w8, 4451a8 <ASN1_generate_nconf@plt+0x268a8>
  4451a0:	ldr	w8, [sp, #132]
  4451a4:	cbz	w8, 4451dc <ASN1_generate_nconf@plt+0x268dc>
  4451a8:	ldr	w8, [sp, #128]
  4451ac:	cmp	w8, #0x2
  4451b0:	b.ne	4451c8 <ASN1_generate_nconf@plt+0x268c8>  // b.any
  4451b4:	ldur	x0, [x29, #-32]
  4451b8:	ldur	x1, [x29, #-40]
  4451bc:	bl	41c070 <PEM_write_bio_RSAPublicKey@plt>
  4451c0:	stur	w0, [x29, #-108]
  4451c4:	b	4451d8 <ASN1_generate_nconf@plt+0x268d8>
  4451c8:	ldur	x0, [x29, #-32]
  4451cc:	ldur	x1, [x29, #-40]
  4451d0:	bl	41ae80 <PEM_write_bio_RSA_PUBKEY@plt>
  4451d4:	stur	w0, [x29, #-108]
  4451d8:	b	445208 <ASN1_generate_nconf@plt+0x26908>
  4451dc:	ldur	x0, [x29, #-32]
  4451e0:	ldur	x1, [x29, #-40]
  4451e4:	ldur	x2, [x29, #-48]
  4451e8:	ldur	x6, [x29, #-88]
  4451ec:	mov	x8, xzr
  4451f0:	mov	x3, x8
  4451f4:	mov	w9, wzr
  4451f8:	mov	w4, w9
  4451fc:	mov	x5, x8
  445200:	bl	41cf80 <PEM_write_bio_RSAPrivateKey@plt>
  445204:	stur	w0, [x29, #-108]
  445208:	b	4452f8 <ASN1_generate_nconf@plt+0x269f8>
  44520c:	ldur	w8, [x29, #-120]
  445210:	cmp	w8, #0xb
  445214:	b.eq	445224 <ASN1_generate_nconf@plt+0x26924>  // b.none
  445218:	ldur	w8, [x29, #-120]
  44521c:	cmp	w8, #0xc
  445220:	b.ne	4452e0 <ASN1_generate_nconf@plt+0x269e0>  // b.any
  445224:	bl	41a3a0 <EVP_PKEY_new@plt>
  445228:	str	x0, [sp, #64]
  44522c:	ldr	x8, [sp, #64]
  445230:	cbnz	x8, 445238 <ASN1_generate_nconf@plt+0x26938>
  445234:	b	445334 <ASN1_generate_nconf@plt+0x26a34>
  445238:	ldr	x0, [sp, #64]
  44523c:	ldur	x1, [x29, #-40]
  445240:	bl	41b3a0 <EVP_PKEY_set1_RSA@plt>
  445244:	ldur	w8, [x29, #-120]
  445248:	cmp	w8, #0xc
  44524c:	b.ne	4452a0 <ASN1_generate_nconf@plt+0x269a0>  // b.any
  445250:	ldr	w8, [sp, #132]
  445254:	cbz	w8, 44527c <ASN1_generate_nconf@plt+0x2697c>
  445258:	ldr	x8, [sp, #56]
  44525c:	ldr	x0, [x8]
  445260:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  445264:	add	x1, x1, #0x21a
  445268:	bl	4196e0 <BIO_printf@plt>
  44526c:	ldr	x8, [sp, #64]
  445270:	mov	x0, x8
  445274:	bl	41d960 <EVP_PKEY_free@plt>
  445278:	b	445334 <ASN1_generate_nconf@plt+0x26a34>
  44527c:	ldur	x0, [x29, #-32]
  445280:	ldr	x1, [sp, #64]
  445284:	ldr	w2, [sp, #120]
  445288:	ldur	x4, [x29, #-88]
  44528c:	mov	x8, xzr
  445290:	mov	x3, x8
  445294:	bl	41a2b0 <i2b_PVK_bio@plt>
  445298:	stur	w0, [x29, #-108]
  44529c:	b	4452d4 <ASN1_generate_nconf@plt+0x269d4>
  4452a0:	ldr	w8, [sp, #132]
  4452a4:	cbnz	w8, 4452b0 <ASN1_generate_nconf@plt+0x269b0>
  4452a8:	ldr	w8, [sp, #128]
  4452ac:	cbz	w8, 4452c4 <ASN1_generate_nconf@plt+0x269c4>
  4452b0:	ldur	x0, [x29, #-32]
  4452b4:	ldr	x1, [sp, #64]
  4452b8:	bl	41a6f0 <i2b_PublicKey_bio@plt>
  4452bc:	stur	w0, [x29, #-108]
  4452c0:	b	4452d4 <ASN1_generate_nconf@plt+0x269d4>
  4452c4:	ldur	x0, [x29, #-32]
  4452c8:	ldr	x1, [sp, #64]
  4452cc:	bl	41df10 <i2b_PrivateKey_bio@plt>
  4452d0:	stur	w0, [x29, #-108]
  4452d4:	ldr	x0, [sp, #64]
  4452d8:	bl	41d960 <EVP_PKEY_free@plt>
  4452dc:	b	4452f8 <ASN1_generate_nconf@plt+0x269f8>
  4452e0:	ldr	x8, [sp, #56]
  4452e4:	ldr	x0, [x8]
  4452e8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4452ec:	add	x1, x1, #0x245
  4452f0:	bl	4196e0 <BIO_printf@plt>
  4452f4:	b	445334 <ASN1_generate_nconf@plt+0x26a34>
  4452f8:	ldur	w8, [x29, #-108]
  4452fc:	cmp	w8, #0x0
  445300:	cset	w8, gt
  445304:	tbnz	w8, #0, 445330 <ASN1_generate_nconf@plt+0x26a30>
  445308:	ldr	x8, [sp, #56]
  44530c:	ldr	x0, [x8]
  445310:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  445314:	add	x1, x1, #0xfd2
  445318:	bl	4196e0 <BIO_printf@plt>
  44531c:	ldr	x8, [sp, #56]
  445320:	ldr	x9, [x8]
  445324:	mov	x0, x9
  445328:	bl	41e780 <ERR_print_errors@plt>
  44532c:	b	445334 <ASN1_generate_nconf@plt+0x26a34>
  445330:	str	wzr, [sp, #124]
  445334:	ldur	x0, [x29, #-24]
  445338:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  44533c:	ldur	x0, [x29, #-32]
  445340:	bl	41cde0 <BIO_free_all@plt>
  445344:	ldur	x0, [x29, #-40]
  445348:	bl	41dca0 <RSA_free@plt>
  44534c:	ldur	x0, [x29, #-80]
  445350:	adrp	x8, 485000 <ASN1_generate_nconf@plt+0x66700>
  445354:	add	x8, x8, #0xfe7
  445358:	mov	x1, x8
  44535c:	mov	w2, #0x138                 	// #312
  445360:	str	x8, [sp, #8]
  445364:	bl	41b180 <CRYPTO_free@plt>
  445368:	ldur	x0, [x29, #-88]
  44536c:	ldr	x1, [sp, #8]
  445370:	mov	w2, #0x139                 	// #313
  445374:	bl	41b180 <CRYPTO_free@plt>
  445378:	ldr	w0, [sp, #124]
  44537c:	ldr	x28, [sp, #288]
  445380:	ldp	x29, x30, [sp, #272]
  445384:	add	sp, sp, #0x130
  445388:	ret
  44538c:	sub	sp, sp, #0x100
  445390:	stp	x29, x30, [sp, #240]
  445394:	add	x29, sp, #0xf0
  445398:	sub	x8, x29, #0x38
  44539c:	mov	x9, xzr
  4453a0:	mov	w10, #0x2                   	// #2
  4453a4:	mov	w11, #0x1                   	// #1
  4453a8:	mov	w12, #0x8005                	// #32773
  4453ac:	mov	w13, #0x1                   	// #1
  4453b0:	adrp	x2, 486000 <ASN1_generate_nconf@plt+0x67700>
  4453b4:	add	x2, x2, #0x8
  4453b8:	adrp	x14, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4453bc:	add	x14, x14, #0xc0
  4453c0:	adrp	x15, 486000 <ASN1_generate_nconf@plt+0x67700>
  4453c4:	add	x15, x15, #0x3c9
  4453c8:	str	w0, [x8, #48]
  4453cc:	str	x1, [x8, #40]
  4453d0:	str	x9, [x8, #32]
  4453d4:	str	x9, [x8, #24]
  4453d8:	str	x9, [x8, #16]
  4453dc:	str	x9, [x8, #8]
  4453e0:	str	x9, [x8]
  4453e4:	stur	x9, [x29, #-72]
  4453e8:	stur	x9, [x29, #-80]
  4453ec:	stur	x9, [x29, #-88]
  4453f0:	stur	x9, [x29, #-96]
  4453f4:	stur	x9, [x29, #-104]
  4453f8:	sturb	w10, [x29, #-113]
  4453fc:	sturb	w11, [x29, #-114]
  445400:	str	x9, [sp, #112]
  445404:	str	x9, [sp, #104]
  445408:	strb	w11, [sp, #103]
  44540c:	str	w12, [sp, #92]
  445410:	str	w13, [sp, #84]
  445414:	str	wzr, [sp, #80]
  445418:	str	wzr, [sp, #76]
  44541c:	str	wzr, [sp, #72]
  445420:	str	wzr, [sp, #68]
  445424:	str	wzr, [sp, #64]
  445428:	ldr	w0, [x8, #48]
  44542c:	ldr	x1, [x8, #40]
  445430:	str	x8, [sp, #40]
  445434:	str	x14, [sp, #32]
  445438:	str	x15, [sp, #24]
  44543c:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  445440:	stur	x0, [x29, #-112]
  445444:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  445448:	str	w0, [sp, #60]
  44544c:	cbz	w0, 445754 <ASN1_generate_nconf@plt+0x26e54>
  445450:	ldr	w8, [sp, #60]
  445454:	add	w9, w8, #0x1
  445458:	cmp	w9, #0x1
  44545c:	str	w8, [sp, #20]
  445460:	b.ls	4455ec <ASN1_generate_nconf@plt+0x26cec>  // b.plast
  445464:	b	445468 <ASN1_generate_nconf@plt+0x26b68>
  445468:	ldr	w8, [sp, #20]
  44546c:	cmp	w8, #0x1
  445470:	b.eq	445608 <ASN1_generate_nconf@plt+0x26d08>  // b.none
  445474:	b	445478 <ASN1_generate_nconf@plt+0x26b78>
  445478:	ldr	w8, [sp, #20]
  44547c:	cmp	w8, #0x2
  445480:	b.eq	445650 <ASN1_generate_nconf@plt+0x26d50>  // b.none
  445484:	b	445488 <ASN1_generate_nconf@plt+0x26b88>
  445488:	ldr	w8, [sp, #20]
  44548c:	cmp	w8, #0x3
  445490:	b.eq	445638 <ASN1_generate_nconf@plt+0x26d38>  // b.none
  445494:	b	445498 <ASN1_generate_nconf@plt+0x26b98>
  445498:	ldr	w8, [sp, #20]
  44549c:	cmp	w8, #0x4
  4454a0:	b.eq	445644 <ASN1_generate_nconf@plt+0x26d44>  // b.none
  4454a4:	b	4454a8 <ASN1_generate_nconf@plt+0x26ba8>
  4454a8:	ldr	w8, [sp, #20]
  4454ac:	cmp	w8, #0x5
  4454b0:	b.eq	44566c <ASN1_generate_nconf@plt+0x26d6c>  // b.none
  4454b4:	b	4454b8 <ASN1_generate_nconf@plt+0x26bb8>
  4454b8:	ldr	w8, [sp, #20]
  4454bc:	cmp	w8, #0x6
  4454c0:	b.eq	445678 <ASN1_generate_nconf@plt+0x26d78>  // b.none
  4454c4:	b	4454c8 <ASN1_generate_nconf@plt+0x26bc8>
  4454c8:	ldr	w8, [sp, #20]
  4454cc:	cmp	w8, #0x7
  4454d0:	b.eq	445684 <ASN1_generate_nconf@plt+0x26d84>  // b.none
  4454d4:	b	4454d8 <ASN1_generate_nconf@plt+0x26bd8>
  4454d8:	ldr	w8, [sp, #20]
  4454dc:	cmp	w8, #0x8
  4454e0:	b.eq	445690 <ASN1_generate_nconf@plt+0x26d90>  // b.none
  4454e4:	b	4454e8 <ASN1_generate_nconf@plt+0x26be8>
  4454e8:	ldr	w8, [sp, #20]
  4454ec:	cmp	w8, #0x9
  4454f0:	b.eq	44569c <ASN1_generate_nconf@plt+0x26d9c>  // b.none
  4454f4:	b	4454f8 <ASN1_generate_nconf@plt+0x26bf8>
  4454f8:	ldr	w8, [sp, #20]
  4454fc:	cmp	w8, #0xa
  445500:	b.eq	4456a8 <ASN1_generate_nconf@plt+0x26da8>  // b.none
  445504:	b	445508 <ASN1_generate_nconf@plt+0x26c08>
  445508:	ldr	w8, [sp, #20]
  44550c:	cmp	w8, #0xb
  445510:	b.eq	4456b4 <ASN1_generate_nconf@plt+0x26db4>  // b.none
  445514:	b	445518 <ASN1_generate_nconf@plt+0x26c18>
  445518:	ldr	w8, [sp, #20]
  44551c:	cmp	w8, #0xc
  445520:	b.eq	4456c0 <ASN1_generate_nconf@plt+0x26dc0>  // b.none
  445524:	b	445528 <ASN1_generate_nconf@plt+0x26c28>
  445528:	ldr	w8, [sp, #20]
  44552c:	cmp	w8, #0xd
  445530:	b.eq	4456d4 <ASN1_generate_nconf@plt+0x26dd4>  // b.none
  445534:	b	445538 <ASN1_generate_nconf@plt+0x26c38>
  445538:	ldr	w8, [sp, #20]
  44553c:	cmp	w8, #0xe
  445540:	b.eq	4456e0 <ASN1_generate_nconf@plt+0x26de0>  // b.none
  445544:	b	445548 <ASN1_generate_nconf@plt+0x26c48>
  445548:	ldr	w8, [sp, #20]
  44554c:	cmp	w8, #0xf
  445550:	b.eq	4456ec <ASN1_generate_nconf@plt+0x26dec>  // b.none
  445554:	b	445558 <ASN1_generate_nconf@plt+0x26c58>
  445558:	ldr	w8, [sp, #20]
  44555c:	cmp	w8, #0x10
  445560:	b.eq	4456f8 <ASN1_generate_nconf@plt+0x26df8>  // b.none
  445564:	b	445568 <ASN1_generate_nconf@plt+0x26c68>
  445568:	ldr	w8, [sp, #20]
  44556c:	cmp	w8, #0x11
  445570:	b.eq	44570c <ASN1_generate_nconf@plt+0x26e0c>  // b.none
  445574:	b	445578 <ASN1_generate_nconf@plt+0x26c78>
  445578:	ldr	w8, [sp, #20]
  44557c:	cmp	w8, #0x12
  445580:	b.eq	445718 <ASN1_generate_nconf@plt+0x26e18>  // b.none
  445584:	b	445588 <ASN1_generate_nconf@plt+0x26c88>
  445588:	ldr	w8, [sp, #20]
  44558c:	cmp	w8, #0x13
  445590:	b.eq	445724 <ASN1_generate_nconf@plt+0x26e24>  // b.none
  445594:	b	445598 <ASN1_generate_nconf@plt+0x26c98>
  445598:	ldr	w8, [sp, #20]
  44559c:	cmp	w8, #0x14
  4455a0:	b.eq	445730 <ASN1_generate_nconf@plt+0x26e30>  // b.none
  4455a4:	b	4455a8 <ASN1_generate_nconf@plt+0x26ca8>
  4455a8:	ldr	w8, [sp, #20]
  4455ac:	cmp	w8, #0x15
  4455b0:	b.eq	44561c <ASN1_generate_nconf@plt+0x26d1c>  // b.none
  4455b4:	b	4455b8 <ASN1_generate_nconf@plt+0x26cb8>
  4455b8:	ldr	w8, [sp, #20]
  4455bc:	cmp	w8, #0x5dc
  4455c0:	b.eq	44573c <ASN1_generate_nconf@plt+0x26e3c>  // b.none
  4455c4:	b	4455c8 <ASN1_generate_nconf@plt+0x26cc8>
  4455c8:	ldr	w8, [sp, #20]
  4455cc:	subs	w9, w8, #0x5dd
  4455d0:	cmp	w9, #0x1
  4455d4:	b.ls	445740 <ASN1_generate_nconf@plt+0x26e40>  // b.plast
  4455d8:	b	4455dc <ASN1_generate_nconf@plt+0x26cdc>
  4455dc:	ldr	w8, [sp, #20]
  4455e0:	cmp	w8, #0x5df
  4455e4:	b.eq	44573c <ASN1_generate_nconf@plt+0x26e3c>  // b.none
  4455e8:	b	445750 <ASN1_generate_nconf@plt+0x26e50>
  4455ec:	ldr	x8, [sp, #32]
  4455f0:	ldr	x0, [x8]
  4455f4:	ldur	x2, [x29, #-112]
  4455f8:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  4455fc:	add	x1, x1, #0x466
  445600:	bl	4196e0 <BIO_printf@plt>
  445604:	b	445bf0 <ASN1_generate_nconf@plt+0x272f0>
  445608:	adrp	x0, 486000 <ASN1_generate_nconf@plt+0x67700>
  44560c:	add	x0, x0, #0x8
  445610:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  445614:	str	wzr, [sp, #84]
  445618:	b	445bf0 <ASN1_generate_nconf@plt+0x272f0>
  44561c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  445620:	mov	x1, #0x12                  	// #18
  445624:	add	x2, sp, #0x5c
  445628:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  44562c:	cbnz	w0, 445634 <ASN1_generate_nconf@plt+0x26d34>
  445630:	b	4455ec <ASN1_generate_nconf@plt+0x26cec>
  445634:	b	445750 <ASN1_generate_nconf@plt+0x26e50>
  445638:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44563c:	stur	x0, [x29, #-72]
  445640:	b	445750 <ASN1_generate_nconf@plt+0x26e50>
  445644:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  445648:	stur	x0, [x29, #-80]
  44564c:	b	445750 <ASN1_generate_nconf@plt+0x26e50>
  445650:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  445654:	mov	w8, wzr
  445658:	mov	w1, w8
  44565c:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  445660:	ldr	x9, [sp, #40]
  445664:	str	x0, [x9, #16]
  445668:	b	445750 <ASN1_generate_nconf@plt+0x26e50>
  44566c:	mov	w8, #0x1                   	// #1
  445670:	str	w8, [sp, #72]
  445674:	b	445750 <ASN1_generate_nconf@plt+0x26e50>
  445678:	mov	w8, #0x1                   	// #1
  44567c:	str	w8, [sp, #76]
  445680:	b	445750 <ASN1_generate_nconf@plt+0x26e50>
  445684:	mov	w8, #0x3                   	// #3
  445688:	strb	w8, [sp, #103]
  44568c:	b	445750 <ASN1_generate_nconf@plt+0x26e50>
  445690:	mov	w8, #0x4                   	// #4
  445694:	strb	w8, [sp, #103]
  445698:	b	445750 <ASN1_generate_nconf@plt+0x26e50>
  44569c:	mov	w8, #0x2                   	// #2
  4456a0:	strb	w8, [sp, #103]
  4456a4:	b	445750 <ASN1_generate_nconf@plt+0x26e50>
  4456a8:	mov	w8, #0x1                   	// #1
  4456ac:	strb	w8, [sp, #103]
  4456b0:	b	445750 <ASN1_generate_nconf@plt+0x26e50>
  4456b4:	mov	w8, #0x5                   	// #5
  4456b8:	strb	w8, [sp, #103]
  4456bc:	b	445750 <ASN1_generate_nconf@plt+0x26e50>
  4456c0:	mov	w8, #0x1                   	// #1
  4456c4:	sturb	w8, [x29, #-113]
  4456c8:	mov	w8, #0x1                   	// #1
  4456cc:	str	w8, [sp, #68]
  4456d0:	b	445750 <ASN1_generate_nconf@plt+0x26e50>
  4456d4:	mov	w8, #0x2                   	// #2
  4456d8:	sturb	w8, [x29, #-113]
  4456dc:	b	445750 <ASN1_generate_nconf@plt+0x26e50>
  4456e0:	mov	w8, #0x1                   	// #1
  4456e4:	str	w8, [sp, #64]
  4456e8:	b	445750 <ASN1_generate_nconf@plt+0x26e50>
  4456ec:	mov	w8, #0x3                   	// #3
  4456f0:	sturb	w8, [x29, #-113]
  4456f4:	b	445750 <ASN1_generate_nconf@plt+0x26e50>
  4456f8:	mov	w8, #0x4                   	// #4
  4456fc:	sturb	w8, [x29, #-113]
  445700:	mov	w8, #0x1                   	// #1
  445704:	str	w8, [sp, #68]
  445708:	b	445750 <ASN1_generate_nconf@plt+0x26e50>
  44570c:	mov	w8, #0x2                   	// #2
  445710:	sturb	w8, [x29, #-114]
  445714:	b	445750 <ASN1_generate_nconf@plt+0x26e50>
  445718:	mov	w8, #0x3                   	// #3
  44571c:	sturb	w8, [x29, #-114]
  445720:	b	445750 <ASN1_generate_nconf@plt+0x26e50>
  445724:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  445728:	stur	x0, [x29, #-88]
  44572c:	b	445750 <ASN1_generate_nconf@plt+0x26e50>
  445730:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  445734:	stur	x0, [x29, #-96]
  445738:	b	445750 <ASN1_generate_nconf@plt+0x26e50>
  44573c:	b	445750 <ASN1_generate_nconf@plt+0x26e50>
  445740:	ldr	w0, [sp, #60]
  445744:	bl	46a49c <ASN1_generate_nconf@plt+0x4bb9c>
  445748:	cbnz	w0, 445750 <ASN1_generate_nconf@plt+0x26e50>
  44574c:	b	445bf0 <ASN1_generate_nconf@plt+0x272f0>
  445750:	b	445444 <ASN1_generate_nconf@plt+0x26b44>
  445754:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  445758:	ldr	x8, [sp, #40]
  44575c:	str	w0, [x8, #48]
  445760:	ldr	w9, [x8, #48]
  445764:	cbz	w9, 44576c <ASN1_generate_nconf@plt+0x26e6c>
  445768:	b	4455ec <ASN1_generate_nconf@plt+0x26cec>
  44576c:	ldr	w8, [sp, #68]
  445770:	cbz	w8, 445798 <ASN1_generate_nconf@plt+0x26e98>
  445774:	ldurb	w8, [x29, #-114]
  445778:	cmp	w8, #0x1
  44577c:	b.eq	445798 <ASN1_generate_nconf@plt+0x26e98>  // b.none
  445780:	ldr	x8, [sp, #32]
  445784:	ldr	x0, [x8]
  445788:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  44578c:	add	x1, x1, #0x42b
  445790:	bl	4196e0 <BIO_printf@plt>
  445794:	b	445bf0 <ASN1_generate_nconf@plt+0x272f0>
  445798:	ldur	x0, [x29, #-96]
  44579c:	mov	x8, xzr
  4457a0:	mov	x1, x8
  4457a4:	sub	x2, x29, #0x68
  4457a8:	mov	x3, x8
  4457ac:	bl	46b49c <ASN1_generate_nconf@plt+0x4cb9c>
  4457b0:	cbnz	w0, 4457cc <ASN1_generate_nconf@plt+0x26ecc>
  4457b4:	ldr	x8, [sp, #32]
  4457b8:	ldr	x0, [x8]
  4457bc:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4457c0:	add	x1, x1, #0x395
  4457c4:	bl	4196e0 <BIO_printf@plt>
  4457c8:	b	445bf0 <ASN1_generate_nconf@plt+0x272f0>
  4457cc:	ldurb	w8, [x29, #-114]
  4457d0:	cmp	w8, #0x1
  4457d4:	str	w8, [sp, #16]
  4457d8:	b.eq	445800 <ASN1_generate_nconf@plt+0x26f00>  // b.none
  4457dc:	b	4457e0 <ASN1_generate_nconf@plt+0x26ee0>
  4457e0:	ldr	w8, [sp, #16]
  4457e4:	cmp	w8, #0x2
  4457e8:	b.eq	445834 <ASN1_generate_nconf@plt+0x26f34>  // b.none
  4457ec:	b	4457f0 <ASN1_generate_nconf@plt+0x26ef0>
  4457f0:	ldr	w8, [sp, #16]
  4457f4:	cmp	w8, #0x3
  4457f8:	b.eq	44586c <ASN1_generate_nconf@plt+0x26f6c>  // b.none
  4457fc:	b	4458a4 <ASN1_generate_nconf@plt+0x26fa4>
  445800:	ldur	x0, [x29, #-88]
  445804:	ldr	w1, [sp, #92]
  445808:	ldur	x3, [x29, #-104]
  44580c:	ldr	x8, [sp, #40]
  445810:	ldr	x4, [x8, #16]
  445814:	mov	w9, wzr
  445818:	mov	w2, w9
  44581c:	adrp	x5, 492000 <ASN1_generate_nconf@plt+0x73700>
  445820:	add	x5, x5, #0xef7
  445824:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  445828:	ldr	x8, [sp, #40]
  44582c:	str	x0, [x8, #8]
  445830:	b	4458a4 <ASN1_generate_nconf@plt+0x26fa4>
  445834:	ldur	x0, [x29, #-88]
  445838:	ldr	w1, [sp, #92]
  44583c:	ldr	x8, [sp, #40]
  445840:	ldr	x4, [x8, #16]
  445844:	mov	w9, wzr
  445848:	mov	w2, w9
  44584c:	mov	x10, xzr
  445850:	mov	x3, x10
  445854:	adrp	x5, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  445858:	add	x5, x5, #0x1de
  44585c:	bl	46c750 <ASN1_generate_nconf@plt+0x4de50>
  445860:	ldr	x8, [sp, #40]
  445864:	str	x0, [x8, #8]
  445868:	b	4458a4 <ASN1_generate_nconf@plt+0x26fa4>
  44586c:	ldur	x0, [x29, #-88]
  445870:	ldr	w1, [sp, #92]
  445874:	adrp	x2, 495000 <ASN1_generate_nconf@plt+0x76700>
  445878:	add	x2, x2, #0x780
  44587c:	bl	46bd9c <ASN1_generate_nconf@plt+0x4d49c>
  445880:	stur	x0, [x29, #-64]
  445884:	ldur	x8, [x29, #-64]
  445888:	cbz	x8, 4458a4 <ASN1_generate_nconf@plt+0x26fa4>
  44588c:	ldur	x0, [x29, #-64]
  445890:	bl	41a480 <X509_get_pubkey@plt>
  445894:	ldr	x8, [sp, #40]
  445898:	str	x0, [x8, #8]
  44589c:	ldur	x0, [x29, #-64]
  4458a0:	bl	41e1e0 <X509_free@plt>
  4458a4:	ldr	x8, [sp, #40]
  4458a8:	ldr	x9, [x8, #8]
  4458ac:	cbnz	x9, 4458c0 <ASN1_generate_nconf@plt+0x26fc0>
  4458b0:	mov	w8, #0x1                   	// #1
  4458b4:	ldr	x9, [sp, #40]
  4458b8:	str	w8, [x9, #52]
  4458bc:	b	445c60 <ASN1_generate_nconf@plt+0x27360>
  4458c0:	ldr	x8, [sp, #40]
  4458c4:	ldr	x0, [x8, #8]
  4458c8:	bl	41e080 <EVP_PKEY_get1_RSA@plt>
  4458cc:	ldr	x8, [sp, #40]
  4458d0:	str	x0, [x8]
  4458d4:	ldr	x0, [x8, #8]
  4458d8:	bl	41d960 <EVP_PKEY_free@plt>
  4458dc:	ldr	x8, [sp, #40]
  4458e0:	ldr	x9, [x8]
  4458e4:	cbnz	x9, 445910 <ASN1_generate_nconf@plt+0x27010>
  4458e8:	ldr	x8, [sp, #32]
  4458ec:	ldr	x0, [x8]
  4458f0:	adrp	x1, 486000 <ASN1_generate_nconf@plt+0x67700>
  4458f4:	add	x1, x1, #0x381
  4458f8:	bl	4196e0 <BIO_printf@plt>
  4458fc:	ldr	x8, [sp, #32]
  445900:	ldr	x9, [x8]
  445904:	mov	x0, x9
  445908:	bl	41e780 <ERR_print_errors@plt>
  44590c:	b	445bf0 <ASN1_generate_nconf@plt+0x272f0>
  445910:	ldur	x0, [x29, #-72]
  445914:	mov	w1, #0x72                  	// #114
  445918:	mov	w2, #0x2                   	// #2
  44591c:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  445920:	ldr	x8, [sp, #40]
  445924:	str	x0, [x8, #32]
  445928:	ldr	x9, [x8, #32]
  44592c:	cbnz	x9, 445934 <ASN1_generate_nconf@plt+0x27034>
  445930:	b	445bf0 <ASN1_generate_nconf@plt+0x272f0>
  445934:	ldur	x0, [x29, #-80]
  445938:	mov	w1, #0x77                  	// #119
  44593c:	mov	w2, #0x2                   	// #2
  445940:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  445944:	ldr	x8, [sp, #40]
  445948:	str	x0, [x8, #24]
  44594c:	ldr	x9, [x8, #24]
  445950:	cbnz	x9, 445958 <ASN1_generate_nconf@plt+0x27058>
  445954:	b	445bf0 <ASN1_generate_nconf@plt+0x272f0>
  445958:	ldr	x8, [sp, #40]
  44595c:	ldr	x0, [x8]
  445960:	bl	41b2b0 <RSA_size@plt>
  445964:	str	w0, [sp, #88]
  445968:	ldr	w9, [sp, #88]
  44596c:	mov	w10, #0x2                   	// #2
  445970:	mul	w0, w9, w10
  445974:	adrp	x1, 486000 <ASN1_generate_nconf@plt+0x67700>
  445978:	add	x1, x1, #0x398
  44597c:	str	w10, [sp, #12]
  445980:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  445984:	str	x0, [sp, #112]
  445988:	ldr	w0, [sp, #88]
  44598c:	adrp	x1, 486000 <ASN1_generate_nconf@plt+0x67700>
  445990:	add	x1, x1, #0x3a5
  445994:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  445998:	str	x0, [sp, #104]
  44599c:	ldr	x8, [sp, #40]
  4459a0:	ldr	x0, [x8, #32]
  4459a4:	ldr	x1, [sp, #112]
  4459a8:	ldr	w9, [sp, #88]
  4459ac:	ldr	w10, [sp, #12]
  4459b0:	mul	w2, w9, w10
  4459b4:	bl	41ceb0 <BIO_read@plt>
  4459b8:	str	w0, [sp, #96]
  4459bc:	ldr	w9, [sp, #96]
  4459c0:	cmp	w9, #0x0
  4459c4:	cset	w9, ge  // ge = tcont
  4459c8:	tbnz	w9, #0, 4459e4 <ASN1_generate_nconf@plt+0x270e4>
  4459cc:	ldr	x8, [sp, #32]
  4459d0:	ldr	x0, [x8]
  4459d4:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  4459d8:	add	x1, x1, #0x34d
  4459dc:	bl	4196e0 <BIO_printf@plt>
  4459e0:	b	445bf0 <ASN1_generate_nconf@plt+0x272f0>
  4459e4:	ldr	w8, [sp, #64]
  4459e8:	cbz	w8, 445a88 <ASN1_generate_nconf@plt+0x27188>
  4459ec:	str	wzr, [sp, #56]
  4459f0:	ldr	w8, [sp, #56]
  4459f4:	ldr	w9, [sp, #96]
  4459f8:	mov	w10, #0x2                   	// #2
  4459fc:	sdiv	w9, w9, w10
  445a00:	cmp	w8, w9
  445a04:	b.ge	445a88 <ASN1_generate_nconf@plt+0x27188>  // b.tcont
  445a08:	ldr	x8, [sp, #112]
  445a0c:	ldrsw	x9, [sp, #56]
  445a10:	add	x8, x8, x9
  445a14:	ldrb	w10, [x8]
  445a18:	strb	w10, [sp, #55]
  445a1c:	ldr	x8, [sp, #112]
  445a20:	ldr	w10, [sp, #96]
  445a24:	subs	w10, w10, #0x1
  445a28:	ldr	w11, [sp, #56]
  445a2c:	subs	w10, w10, w11
  445a30:	mov	w0, w10
  445a34:	sxtw	x9, w0
  445a38:	add	x8, x8, x9
  445a3c:	ldrb	w10, [x8]
  445a40:	ldr	x8, [sp, #112]
  445a44:	ldrsw	x9, [sp, #56]
  445a48:	add	x8, x8, x9
  445a4c:	strb	w10, [x8]
  445a50:	ldrb	w10, [sp, #55]
  445a54:	ldr	x8, [sp, #112]
  445a58:	ldr	w11, [sp, #96]
  445a5c:	subs	w11, w11, #0x1
  445a60:	ldr	w12, [sp, #56]
  445a64:	subs	w11, w11, w12
  445a68:	mov	w0, w11
  445a6c:	sxtw	x9, w0
  445a70:	add	x8, x8, x9
  445a74:	strb	w10, [x8]
  445a78:	ldr	w8, [sp, #56]
  445a7c:	add	w8, w8, #0x1
  445a80:	str	w8, [sp, #56]
  445a84:	b	4459f0 <ASN1_generate_nconf@plt+0x270f0>
  445a88:	ldurb	w8, [x29, #-113]
  445a8c:	subs	w8, w8, #0x1
  445a90:	mov	w9, w8
  445a94:	ubfx	x9, x9, #0, #32
  445a98:	cmp	x9, #0x3
  445a9c:	str	x9, [sp]
  445aa0:	b.hi	445b48 <ASN1_generate_nconf@plt+0x27248>  // b.pmore
  445aa4:	adrp	x8, 485000 <ASN1_generate_nconf@plt+0x66700>
  445aa8:	add	x8, x8, #0xff8
  445aac:	ldr	x11, [sp]
  445ab0:	ldrsw	x10, [x8, x11, lsl #2]
  445ab4:	add	x9, x8, x10
  445ab8:	br	x9
  445abc:	ldr	w0, [sp, #96]
  445ac0:	ldr	x1, [sp, #112]
  445ac4:	ldr	x2, [sp, #104]
  445ac8:	ldr	x8, [sp, #40]
  445acc:	ldr	x3, [x8]
  445ad0:	ldrb	w4, [sp, #103]
  445ad4:	bl	41bfa0 <RSA_public_decrypt@plt>
  445ad8:	str	w0, [sp, #80]
  445adc:	b	445b48 <ASN1_generate_nconf@plt+0x27248>
  445ae0:	ldr	w0, [sp, #96]
  445ae4:	ldr	x1, [sp, #112]
  445ae8:	ldr	x2, [sp, #104]
  445aec:	ldr	x8, [sp, #40]
  445af0:	ldr	x3, [x8]
  445af4:	ldrb	w4, [sp, #103]
  445af8:	bl	41a030 <RSA_private_encrypt@plt>
  445afc:	str	w0, [sp, #80]
  445b00:	b	445b48 <ASN1_generate_nconf@plt+0x27248>
  445b04:	ldr	w0, [sp, #96]
  445b08:	ldr	x1, [sp, #112]
  445b0c:	ldr	x2, [sp, #104]
  445b10:	ldr	x8, [sp, #40]
  445b14:	ldr	x3, [x8]
  445b18:	ldrb	w4, [sp, #103]
  445b1c:	bl	41d900 <RSA_public_encrypt@plt>
  445b20:	str	w0, [sp, #80]
  445b24:	b	445b48 <ASN1_generate_nconf@plt+0x27248>
  445b28:	ldr	w0, [sp, #96]
  445b2c:	ldr	x1, [sp, #112]
  445b30:	ldr	x2, [sp, #104]
  445b34:	ldr	x8, [sp, #40]
  445b38:	ldr	x3, [x8]
  445b3c:	ldrb	w4, [sp, #103]
  445b40:	bl	41b9b0 <RSA_private_decrypt@plt>
  445b44:	str	w0, [sp, #80]
  445b48:	ldr	w8, [sp, #80]
  445b4c:	cmp	w8, #0x0
  445b50:	cset	w8, ge  // ge = tcont
  445b54:	tbnz	w8, #0, 445b80 <ASN1_generate_nconf@plt+0x27280>
  445b58:	ldr	x8, [sp, #32]
  445b5c:	ldr	x0, [x8]
  445b60:	adrp	x1, 486000 <ASN1_generate_nconf@plt+0x67700>
  445b64:	add	x1, x1, #0x3b4
  445b68:	bl	4196e0 <BIO_printf@plt>
  445b6c:	ldr	x8, [sp, #32]
  445b70:	ldr	x9, [x8]
  445b74:	mov	x0, x9
  445b78:	bl	41e780 <ERR_print_errors@plt>
  445b7c:	b	445bf0 <ASN1_generate_nconf@plt+0x272f0>
  445b80:	str	wzr, [sp, #84]
  445b84:	ldr	w8, [sp, #72]
  445b88:	cbz	w8, 445bbc <ASN1_generate_nconf@plt+0x272bc>
  445b8c:	ldr	x8, [sp, #40]
  445b90:	ldr	x0, [x8, #24]
  445b94:	ldr	x1, [sp, #104]
  445b98:	ldrsw	x2, [sp, #80]
  445b9c:	mov	w3, #0x1                   	// #1
  445ba0:	mov	w4, #0xffffffff            	// #-1
  445ba4:	bl	41b570 <ASN1_parse_dump@plt>
  445ba8:	cbnz	w0, 445bb8 <ASN1_generate_nconf@plt+0x272b8>
  445bac:	ldr	x8, [sp, #32]
  445bb0:	ldr	x0, [x8]
  445bb4:	bl	41e780 <ERR_print_errors@plt>
  445bb8:	b	445bf0 <ASN1_generate_nconf@plt+0x272f0>
  445bbc:	ldr	w8, [sp, #76]
  445bc0:	cbz	w8, 445bdc <ASN1_generate_nconf@plt+0x272dc>
  445bc4:	ldr	x8, [sp, #40]
  445bc8:	ldr	x0, [x8, #24]
  445bcc:	ldr	x1, [sp, #104]
  445bd0:	ldr	w2, [sp, #80]
  445bd4:	bl	419fd0 <BIO_dump@plt>
  445bd8:	b	445bf0 <ASN1_generate_nconf@plt+0x272f0>
  445bdc:	ldr	x8, [sp, #40]
  445be0:	ldr	x0, [x8, #24]
  445be4:	ldr	x1, [sp, #104]
  445be8:	ldr	w2, [sp, #80]
  445bec:	bl	41cb40 <BIO_write@plt>
  445bf0:	ldr	x8, [sp, #40]
  445bf4:	ldr	x0, [x8]
  445bf8:	bl	41dca0 <RSA_free@plt>
  445bfc:	ldr	x8, [sp, #40]
  445c00:	ldr	x0, [x8, #16]
  445c04:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  445c08:	ldr	x8, [sp, #40]
  445c0c:	ldr	x0, [x8, #32]
  445c10:	bl	41de90 <BIO_free@plt>
  445c14:	ldr	x8, [sp, #40]
  445c18:	ldr	x9, [x8, #24]
  445c1c:	mov	x0, x9
  445c20:	bl	41cde0 <BIO_free_all@plt>
  445c24:	ldr	x0, [sp, #112]
  445c28:	ldr	x1, [sp, #24]
  445c2c:	mov	w2, #0x115                 	// #277
  445c30:	bl	41b180 <CRYPTO_free@plt>
  445c34:	ldr	x0, [sp, #104]
  445c38:	ldr	x1, [sp, #24]
  445c3c:	mov	w2, #0x116                 	// #278
  445c40:	bl	41b180 <CRYPTO_free@plt>
  445c44:	ldur	x0, [x29, #-104]
  445c48:	ldr	x1, [sp, #24]
  445c4c:	mov	w2, #0x117                 	// #279
  445c50:	bl	41b180 <CRYPTO_free@plt>
  445c54:	ldr	w10, [sp, #84]
  445c58:	ldr	x8, [sp, #40]
  445c5c:	str	w10, [x8, #52]
  445c60:	ldr	x8, [sp, #40]
  445c64:	ldr	w0, [x8, #52]
  445c68:	ldp	x29, x30, [sp, #240]
  445c6c:	add	sp, sp, #0x100
  445c70:	ret
  445c74:	stp	x29, x30, [sp, #-96]!
  445c78:	stp	x28, x27, [sp, #16]
  445c7c:	stp	x26, x25, [sp, #32]
  445c80:	stp	x24, x23, [sp, #48]
  445c84:	stp	x22, x21, [sp, #64]
  445c88:	stp	x20, x19, [sp, #80]
  445c8c:	mov	x29, sp
  445c90:	sub	sp, sp, #0x980
  445c94:	add	x8, sp, #0x500
  445c98:	mov	x9, xzr
  445c9c:	adrp	x10, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  445ca0:	add	x10, x10, #0x30b
  445ca4:	adrp	x11, 488000 <ASN1_generate_nconf@plt+0x69700>
  445ca8:	add	x11, x11, #0xd64
  445cac:	mov	w2, #0x388                 	// #904
  445cb0:	mov	w12, #0x8005                	// #32773
  445cb4:	mov	w13, #0x1                   	// #1
  445cb8:	mov	w14, #0xffffffff            	// #-1
  445cbc:	mov	w15, #0x0                   	// #0
  445cc0:	adrp	x16, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  445cc4:	add	x16, x16, #0x2d8
  445cc8:	mov	w17, #0x2                   	// #2
  445ccc:	adrp	x18, 4b1000 <stdin@@GLIBC_2.17+0x10>
  445cd0:	add	x18, x18, #0xa40
  445cd4:	adrp	x3, 4b1000 <stdin@@GLIBC_2.17+0x10>
  445cd8:	add	x3, x3, #0xa48
  445cdc:	adrp	x4, 4b1000 <stdin@@GLIBC_2.17+0x10>
  445ce0:	add	x4, x4, #0xa4c
  445ce4:	adrp	x5, 4b1000 <stdin@@GLIBC_2.17+0x10>
  445ce8:	add	x5, x5, #0xc0
  445cec:	adrp	x6, 4b1000 <stdin@@GLIBC_2.17+0x10>
  445cf0:	add	x6, x6, #0xa68
  445cf4:	add	x7, x6, #0x8
  445cf8:	adrp	x19, 4b1000 <stdin@@GLIBC_2.17+0x10>
  445cfc:	add	x19, x19, #0xa80
  445d00:	adrp	x20, 4b1000 <stdin@@GLIBC_2.17+0x10>
  445d04:	add	x20, x20, #0xaa8
  445d08:	adrp	x21, 483000 <ASN1_generate_nconf@plt+0x64700>
  445d0c:	add	x21, x21, #0x45a
  445d10:	adrp	x22, 4b1000 <stdin@@GLIBC_2.17+0x10>
  445d14:	add	x22, x22, #0xa88
  445d18:	adrp	x23, 489000 <ASN1_generate_nconf@plt+0x6a700>
  445d1c:	add	x23, x23, #0x65e
  445d20:	adrp	x24, 489000 <ASN1_generate_nconf@plt+0x6a700>
  445d24:	add	x24, x24, #0x61c
  445d28:	adrp	x25, 489000 <ASN1_generate_nconf@plt+0x6a700>
  445d2c:	add	x25, x25, #0x680
  445d30:	adrp	x26, 489000 <ASN1_generate_nconf@plt+0x6a700>
  445d34:	add	x26, x26, #0x613
  445d38:	adrp	x27, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  445d3c:	add	x27, x27, #0x570
  445d40:	stur	w0, [x29, #-4]
  445d44:	stur	x1, [x29, #-16]
  445d48:	stur	x9, [x29, #-32]
  445d4c:	stur	x9, [x29, #-40]
  445d50:	stur	x9, [x29, #-48]
  445d54:	stur	x9, [x29, #-56]
  445d58:	stur	x9, [x29, #-64]
  445d5c:	stur	x9, [x29, #-72]
  445d60:	stur	x9, [x29, #-80]
  445d64:	stur	x9, [x29, #-88]
  445d68:	stur	x9, [x29, #-96]
  445d6c:	stur	x9, [x29, #-104]
  445d70:	stur	x9, [x29, #-112]
  445d74:	stur	wzr, [x29, #-116]
  445d78:	stur	x9, [x29, #-128]
  445d7c:	str	x8, [sp, #704]
  445d80:	str	x9, [sp, #696]
  445d84:	str	x10, [sp, #688]
  445d88:	str	x11, [sp, #680]
  445d8c:	str	w2, [sp, #676]
  445d90:	str	w12, [sp, #672]
  445d94:	str	w13, [sp, #668]
  445d98:	str	w14, [sp, #664]
  445d9c:	str	w15, [sp, #660]
  445da0:	str	x16, [sp, #648]
  445da4:	str	w17, [sp, #644]
  445da8:	str	x18, [sp, #632]
  445dac:	str	x3, [sp, #624]
  445db0:	str	x4, [sp, #616]
  445db4:	str	x5, [sp, #608]
  445db8:	str	x6, [sp, #600]
  445dbc:	str	x7, [sp, #592]
  445dc0:	str	x19, [sp, #584]
  445dc4:	str	x20, [sp, #576]
  445dc8:	str	x21, [sp, #568]
  445dcc:	str	x22, [sp, #560]
  445dd0:	str	x23, [sp, #552]
  445dd4:	str	x24, [sp, #544]
  445dd8:	str	x25, [sp, #536]
  445ddc:	str	x26, [sp, #528]
  445de0:	str	x27, [sp, #520]
  445de4:	bl	4199c0 <TLS_client_method@plt>
  445de8:	stur	x0, [x29, #-136]
  445dec:	ldr	x8, [sp, #696]
  445df0:	stur	x8, [x29, #-144]
  445df4:	stur	x8, [x29, #-152]
  445df8:	stur	x8, [x29, #-160]
  445dfc:	stur	x8, [x29, #-168]
  445e00:	stur	x8, [x29, #-176]
  445e04:	stur	x8, [x29, #-184]
  445e08:	stur	x8, [x29, #-192]
  445e0c:	stur	x8, [x29, #-200]
  445e10:	stur	x8, [x29, #-208]
  445e14:	stur	x8, [x29, #-216]
  445e18:	stur	x8, [x29, #-224]
  445e1c:	stur	x8, [x29, #-232]
  445e20:	stur	x8, [x29, #-240]
  445e24:	stur	x8, [x29, #-248]
  445e28:	ldr	x0, [sp, #688]
  445e2c:	ldr	x1, [sp, #680]
  445e30:	ldr	w2, [sp, #676]
  445e34:	bl	41af30 <CRYPTO_strdup@plt>
  445e38:	stur	x0, [x29, #-256]
  445e3c:	ldr	x8, [sp, #696]
  445e40:	str	x8, [sp, #2168]
  445e44:	str	x8, [sp, #2160]
  445e48:	str	x8, [sp, #2152]
  445e4c:	str	x8, [sp, #2144]
  445e50:	str	x8, [sp, #2136]
  445e54:	str	x8, [sp, #2128]
  445e58:	str	x8, [sp, #2120]
  445e5c:	str	x8, [sp, #2112]
  445e60:	str	x8, [sp, #2104]
  445e64:	str	x8, [sp, #2088]
  445e68:	str	wzr, [sp, #1804]
  445e6c:	str	wzr, [sp, #1800]
  445e70:	str	wzr, [sp, #1796]
  445e74:	ldr	w12, [sp, #672]
  445e78:	str	w12, [sp, #1784]
  445e7c:	str	w12, [sp, #1780]
  445e80:	str	wzr, [sp, #1776]
  445e84:	ldr	w13, [sp, #668]
  445e88:	str	w13, [sp, #1772]
  445e8c:	str	wzr, [sp, #1768]
  445e90:	str	wzr, [sp, #1764]
  445e94:	str	wzr, [sp, #1760]
  445e98:	str	wzr, [sp, #1756]
  445e9c:	str	wzr, [sp, #1752]
  445ea0:	str	wzr, [sp, #1748]
  445ea4:	str	w13, [sp, #1744]
  445ea8:	str	w13, [sp, #1740]
  445eac:	str	wzr, [sp, #1732]
  445eb0:	ldr	w14, [sp, #664]
  445eb4:	str	w14, [sp, #1728]
  445eb8:	str	wzr, [sp, #1716]
  445ebc:	str	w13, [sp, #1704]
  445ec0:	str	wzr, [sp, #1700]
  445ec4:	str	w13, [sp, #1696]
  445ec8:	str	wzr, [sp, #1692]
  445ecc:	str	wzr, [sp, #1688]
  445ed0:	str	w12, [sp, #1684]
  445ed4:	str	wzr, [sp, #1680]
  445ed8:	str	wzr, [sp, #1652]
  445edc:	str	wzr, [sp, #1648]
  445ee0:	str	wzr, [sp, #1644]
  445ee4:	str	wzr, [sp, #1636]
  445ee8:	str	xzr, [sp, #1624]
  445eec:	str	x8, [sp, #1616]
  445ef0:	str	x8, [sp, #1608]
  445ef4:	str	x8, [sp, #1600]
  445ef8:	str	wzr, [sp, #1596]
  445efc:	str	x8, [sp, #1584]
  445f00:	str	xzr, [sp, #1568]
  445f04:	str	xzr, [sp, #1576]
  445f08:	str	x8, [sp, #1560]
  445f0c:	str	wzr, [sp, #1356]
  445f10:	str	wzr, [sp, #1352]
  445f14:	str	x8, [sp, #1336]
  445f18:	str	x8, [sp, #1328]
  445f1c:	str	wzr, [sp, #1324]
  445f20:	ldr	x9, [sp, #648]
  445f24:	ldr	q0, [x9]
  445f28:	ldr	x10, [sp, #704]
  445f2c:	str	q0, [x10]
  445f30:	ldr	q0, [x9, #16]
  445f34:	str	q0, [x10, #16]
  445f38:	str	x8, [sp, #1272]
  445f3c:	str	x8, [sp, #1264]
  445f40:	str	wzr, [sp, #1260]
  445f44:	str	wzr, [sp, #1256]
  445f48:	str	wzr, [sp, #1252]
  445f4c:	str	wzr, [sp, #1248]
  445f50:	str	wzr, [sp, #1244]
  445f54:	str	wzr, [sp, #1240]
  445f58:	str	wzr, [sp, #1236]
  445f5c:	str	wzr, [sp, #1232]
  445f60:	str	wzr, [sp, #1228]
  445f64:	ldr	w15, [sp, #644]
  445f68:	str	w15, [sp, #1224]
  445f6c:	str	wzr, [sp, #1220]
  445f70:	ldr	w17, [sp, #660]
  445f74:	strb	w17, [sp, #1219]
  445f78:	str	wzr, [sp, #1212]
  445f7c:	str	wzr, [sp, #1208]
  445f80:	str	wzr, [sp, #1204]
  445f84:	str	wzr, [sp, #1200]
  445f88:	str	wzr, [sp, #1196]
  445f8c:	str	wzr, [sp, #1192]
  445f90:	str	x8, [sp, #1184]
  445f94:	str	x8, [sp, #1176]
  445f98:	str	x8, [sp, #1168]
  445f9c:	str	wzr, [sp, #1164]
  445fa0:	str	x8, [sp, #1152]
  445fa4:	str	wzr, [sp, #1148]
  445fa8:	add	x8, sp, #0x790
  445fac:	str	x8, [sp, #1136]
  445fb0:	str	wzr, [sp, #1144]
  445fb4:	ldr	w8, [sp, #1144]
  445fb8:	mov	w9, w8
  445fbc:	cmp	x9, #0x10
  445fc0:	b.cs	445fe8 <ASN1_generate_nconf@plt+0x276e8>  // b.hs, b.nlast
  445fc4:	ldr	x8, [sp, #1136]
  445fc8:	ldr	w9, [sp, #1144]
  445fcc:	mov	w10, w9
  445fd0:	mov	x11, xzr
  445fd4:	str	x11, [x8, x10, lsl #3]
  445fd8:	ldr	w8, [sp, #1144]
  445fdc:	add	w8, w8, #0x1
  445fe0:	str	w8, [sp, #1144]
  445fe4:	b	445fb4 <ASN1_generate_nconf@plt+0x276b4>
  445fe8:	add	x8, sp, #0x710
  445fec:	str	x8, [sp, #1120]
  445ff0:	str	wzr, [sp, #1132]
  445ff4:	ldr	w8, [sp, #1132]
  445ff8:	mov	w9, w8
  445ffc:	cmp	x9, #0x10
  446000:	b.cs	446028 <ASN1_generate_nconf@plt+0x27728>  // b.hs, b.nlast
  446004:	ldr	x8, [sp, #1120]
  446008:	ldr	w9, [sp, #1132]
  44600c:	mov	w10, w9
  446010:	mov	x11, xzr
  446014:	str	x11, [x8, x10, lsl #3]
  446018:	ldr	w8, [sp, #1132]
  44601c:	add	w8, w8, #0x1
  446020:	str	w8, [sp, #1132]
  446024:	b	445ff4 <ASN1_generate_nconf@plt+0x276f4>
  446028:	ldur	x8, [x29, #-16]
  44602c:	ldr	x0, [x8]
  446030:	bl	470cd0 <ASN1_generate_nconf@plt+0x523d0>
  446034:	ldr	x8, [sp, #632]
  446038:	str	x0, [x8]
  44603c:	ldr	x9, [sp, #624]
  446040:	str	wzr, [x9]
  446044:	ldr	x10, [sp, #616]
  446048:	str	wzr, [x10]
  44604c:	adrp	x11, 4b1000 <stdin@@GLIBC_2.17+0x10>
  446050:	add	x11, x11, #0xa50
  446054:	str	wzr, [x11]
  446058:	str	wzr, [sp, #1212]
  44605c:	bl	419bf0 <X509_VERIFY_PARAM_new@plt>
  446060:	stur	x0, [x29, #-72]
  446064:	bl	41aaa0 <SSL_CONF_CTX_new@plt>
  446068:	stur	x0, [x29, #-88]
  44606c:	ldur	x8, [x29, #-72]
  446070:	cbz	x8, 44607c <ASN1_generate_nconf@plt+0x2777c>
  446074:	ldur	x8, [x29, #-88]
  446078:	cbnz	x8, 44609c <ASN1_generate_nconf@plt+0x2779c>
  44607c:	ldr	x8, [sp, #608]
  446080:	ldr	x0, [x8]
  446084:	ldr	x9, [sp, #632]
  446088:	ldr	x2, [x9]
  44608c:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  446090:	add	x1, x1, #0xd74
  446094:	bl	4196e0 <BIO_printf@plt>
  446098:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  44609c:	mov	w8, #0x2000                	// #8192
  4460a0:	mov	w0, w8
  4460a4:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  4460a8:	add	x1, x1, #0xd87
  4460ac:	str	w8, [sp, #516]
  4460b0:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  4460b4:	stur	x0, [x29, #-160]
  4460b8:	ldr	w0, [sp, #516]
  4460bc:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  4460c0:	add	x1, x1, #0xd8c
  4460c4:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  4460c8:	stur	x0, [x29, #-168]
  4460cc:	ldr	w0, [sp, #516]
  4460d0:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  4460d4:	add	x1, x1, #0xd91
  4460d8:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  4460dc:	stur	x0, [x29, #-176]
  4460e0:	ldur	x0, [x29, #-88]
  4460e4:	mov	w1, #0x5                   	// #5
  4460e8:	bl	419fb0 <SSL_CONF_CTX_set_flags@plt>
  4460ec:	ldur	w8, [x29, #-4]
  4460f0:	ldur	x1, [x29, #-16]
  4460f4:	mov	w0, w8
  4460f8:	adrp	x2, 486000 <ASN1_generate_nconf@plt+0x67700>
  4460fc:	add	x2, x2, #0x478
  446100:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  446104:	ldr	x9, [sp, #632]
  446108:	str	x0, [x9]
  44610c:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  446110:	str	w0, [sp, #1640]
  446114:	cbz	w0, 447478 <ASN1_generate_nconf@plt+0x28b78>
  446118:	ldr	w8, [sp, #1224]
  44611c:	cmp	w8, #0x1
  446120:	b.ne	446180 <ASN1_generate_nconf@plt+0x27880>  // b.any
  446124:	ldr	w8, [sp, #1640]
  446128:	cmp	w8, #0x2
  44612c:	b.eq	446160 <ASN1_generate_nconf@plt+0x27860>  // b.none
  446130:	ldr	w8, [sp, #1640]
  446134:	cmp	w8, #0x3
  446138:	b.eq	446160 <ASN1_generate_nconf@plt+0x27860>  // b.none
  44613c:	ldr	w8, [sp, #1640]
  446140:	cmp	w8, #0x4
  446144:	b.eq	446160 <ASN1_generate_nconf@plt+0x27860>  // b.none
  446148:	ldr	w8, [sp, #1640]
  44614c:	cmp	w8, #0x5
  446150:	b.eq	446160 <ASN1_generate_nconf@plt+0x27860>  // b.none
  446154:	ldr	w8, [sp, #1640]
  446158:	cmp	w8, #0x6
  44615c:	b.ne	446180 <ASN1_generate_nconf@plt+0x27880>  // b.any
  446160:	ldr	x8, [sp, #608]
  446164:	ldr	x0, [x8]
  446168:	ldr	x9, [sp, #632]
  44616c:	ldr	x2, [x9]
  446170:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  446174:	add	x1, x1, #0xd96
  446178:	bl	4196e0 <BIO_printf@plt>
  44617c:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  446180:	ldr	w8, [sp, #1224]
  446184:	cbnz	w8, 4461b4 <ASN1_generate_nconf@plt+0x278b4>
  446188:	ldr	w8, [sp, #1640]
  44618c:	cmp	w8, #0x8
  446190:	b.ne	4461b4 <ASN1_generate_nconf@plt+0x278b4>  // b.any
  446194:	ldr	x8, [sp, #608]
  446198:	ldr	x0, [x8]
  44619c:	ldr	x9, [sp, #632]
  4461a0:	ldr	x2, [x9]
  4461a4:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  4461a8:	add	x1, x1, #0xdd1
  4461ac:	bl	4196e0 <BIO_printf@plt>
  4461b0:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  4461b4:	ldr	w8, [sp, #1640]
  4461b8:	cmp	w8, #0x32
  4461bc:	b.eq	446214 <ASN1_generate_nconf@plt+0x27914>  // b.none
  4461c0:	ldr	w8, [sp, #1640]
  4461c4:	cmp	w8, #0x37
  4461c8:	b.eq	446214 <ASN1_generate_nconf@plt+0x27914>  // b.none
  4461cc:	ldr	w8, [sp, #1640]
  4461d0:	cmp	w8, #0x36
  4461d4:	b.eq	446214 <ASN1_generate_nconf@plt+0x27914>  // b.none
  4461d8:	ldr	w8, [sp, #1640]
  4461dc:	cmp	w8, #0x35
  4461e0:	b.eq	446214 <ASN1_generate_nconf@plt+0x27914>  // b.none
  4461e4:	ldr	w8, [sp, #1640]
  4461e8:	cmp	w8, #0x34
  4461ec:	b.eq	446214 <ASN1_generate_nconf@plt+0x27914>  // b.none
  4461f0:	ldr	w8, [sp, #1640]
  4461f4:	cmp	w8, #0x38
  4461f8:	b.eq	446214 <ASN1_generate_nconf@plt+0x27914>  // b.none
  4461fc:	ldr	w8, [sp, #1640]
  446200:	cmp	w8, #0x39
  446204:	b.eq	446214 <ASN1_generate_nconf@plt+0x27914>  // b.none
  446208:	ldr	w8, [sp, #1640]
  44620c:	cmp	w8, #0x3a
  446210:	b.ne	446240 <ASN1_generate_nconf@plt+0x27940>  // b.any
  446214:	ldr	w8, [sp, #1248]
  446218:	add	w8, w8, #0x1
  44621c:	str	w8, [sp, #1248]
  446220:	cmp	w8, #0x1
  446224:	b.le	446240 <ASN1_generate_nconf@plt+0x27940>
  446228:	ldr	x8, [sp, #608]
  44622c:	ldr	x0, [x8]
  446230:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  446234:	add	x1, x1, #0xe0c
  446238:	bl	4196e0 <BIO_printf@plt>
  44623c:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  446240:	ldr	w8, [sp, #1640]
  446244:	cmp	w8, #0xbb9
  446248:	b.eq	44627c <ASN1_generate_nconf@plt+0x2797c>  // b.none
  44624c:	ldr	w8, [sp, #1640]
  446250:	cmp	w8, #0xbba
  446254:	b.eq	44627c <ASN1_generate_nconf@plt+0x2797c>  // b.none
  446258:	ldr	w8, [sp, #1640]
  44625c:	cmp	w8, #0xbbb
  446260:	b.eq	44627c <ASN1_generate_nconf@plt+0x2797c>  // b.none
  446264:	ldr	w8, [sp, #1640]
  446268:	cmp	w8, #0xbbc
  44626c:	b.eq	44627c <ASN1_generate_nconf@plt+0x2797c>  // b.none
  446270:	ldr	w8, [sp, #1640]
  446274:	cmp	w8, #0xbbd
  446278:	b.ne	446288 <ASN1_generate_nconf@plt+0x27988>  // b.any
  44627c:	ldr	w8, [sp, #1244]
  446280:	add	w8, w8, #0x1
  446284:	str	w8, [sp, #1244]
  446288:	ldr	w8, [sp, #1248]
  44628c:	cmp	w8, #0x1
  446290:	b.ne	4462b4 <ASN1_generate_nconf@plt+0x279b4>  // b.any
  446294:	ldr	w8, [sp, #1244]
  446298:	cbz	w8, 4462b4 <ASN1_generate_nconf@plt+0x279b4>
  44629c:	ldr	x8, [sp, #608]
  4462a0:	ldr	x0, [x8]
  4462a4:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  4462a8:	add	x1, x1, #0xe33
  4462ac:	bl	4196e0 <BIO_printf@plt>
  4462b0:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  4462b4:	ldr	w8, [sp, #1640]
  4462b8:	add	w9, w8, #0x1
  4462bc:	cmp	w9, #0x1
  4462c0:	str	w8, [sp, #512]
  4462c4:	b.ls	446a2c <ASN1_generate_nconf@plt+0x2812c>  // b.plast
  4462c8:	b	4462cc <ASN1_generate_nconf@plt+0x279cc>
  4462cc:	ldr	w8, [sp, #512]
  4462d0:	cmp	w8, #0x1
  4462d4:	b.eq	446a4c <ASN1_generate_nconf@plt+0x2814c>  // b.none
  4462d8:	b	4462dc <ASN1_generate_nconf@plt+0x279dc>
  4462dc:	ldr	w8, [sp, #512]
  4462e0:	cmp	w8, #0x2
  4462e4:	b.eq	446a60 <ASN1_generate_nconf@plt+0x28160>  // b.none
  4462e8:	b	4462ec <ASN1_generate_nconf@plt+0x279ec>
  4462ec:	ldr	w8, [sp, #512]
  4462f0:	cmp	w8, #0x3
  4462f4:	b.eq	446a7c <ASN1_generate_nconf@plt+0x2817c>  // b.none
  4462f8:	b	4462fc <ASN1_generate_nconf@plt+0x279fc>
  4462fc:	ldr	w8, [sp, #512]
  446300:	cmp	w8, #0x4
  446304:	b.eq	446a98 <ASN1_generate_nconf@plt+0x28198>  // b.none
  446308:	b	44630c <ASN1_generate_nconf@plt+0x27a0c>
  44630c:	ldr	w8, [sp, #512]
  446310:	cmp	w8, #0x5
  446314:	b.eq	446ab8 <ASN1_generate_nconf@plt+0x281b8>  // b.none
  446318:	b	44631c <ASN1_generate_nconf@plt+0x27a1c>
  44631c:	ldr	w8, [sp, #512]
  446320:	cmp	w8, #0x6
  446324:	b.eq	446ad8 <ASN1_generate_nconf@plt+0x281d8>  // b.none
  446328:	b	44632c <ASN1_generate_nconf@plt+0x27a2c>
  44632c:	ldr	w8, [sp, #512]
  446330:	cmp	w8, #0x7
  446334:	b.eq	446af8 <ASN1_generate_nconf@plt+0x281f8>  // b.none
  446338:	b	44633c <ASN1_generate_nconf@plt+0x27a3c>
  44633c:	ldr	w8, [sp, #512]
  446340:	cmp	w8, #0x8
  446344:	b.eq	446b28 <ASN1_generate_nconf@plt+0x28228>  // b.none
  446348:	b	44634c <ASN1_generate_nconf@plt+0x27a4c>
  44634c:	ldr	w8, [sp, #512]
  446350:	cmp	w8, #0x9
  446354:	b.eq	446b50 <ASN1_generate_nconf@plt+0x28250>  // b.none
  446358:	b	44635c <ASN1_generate_nconf@plt+0x27a5c>
  44635c:	ldr	w8, [sp, #512]
  446360:	cmp	w8, #0xa
  446364:	b.eq	446b5c <ASN1_generate_nconf@plt+0x2825c>  // b.none
  446368:	b	44636c <ASN1_generate_nconf@plt+0x27a6c>
  44636c:	ldr	w8, [sp, #512]
  446370:	cmp	w8, #0xb
  446374:	b.eq	446bac <ASN1_generate_nconf@plt+0x282ac>  // b.none
  446378:	b	44637c <ASN1_generate_nconf@plt+0x27a7c>
  44637c:	ldr	w8, [sp, #512]
  446380:	cmp	w8, #0xc
  446384:	b.eq	446ba0 <ASN1_generate_nconf@plt+0x282a0>  // b.none
  446388:	b	44638c <ASN1_generate_nconf@plt+0x27a8c>
  44638c:	ldr	w8, [sp, #512]
  446390:	cmp	w8, #0xd
  446394:	b.eq	446bc0 <ASN1_generate_nconf@plt+0x282c0>  // b.none
  446398:	b	44639c <ASN1_generate_nconf@plt+0x27a9c>
  44639c:	ldr	w8, [sp, #512]
  4463a0:	cmp	w8, #0xe
  4463a4:	b.eq	446bcc <ASN1_generate_nconf@plt+0x282cc>  // b.none
  4463a8:	b	4463ac <ASN1_generate_nconf@plt+0x27aac>
  4463ac:	ldr	w8, [sp, #512]
  4463b0:	cmp	w8, #0xf
  4463b4:	b.eq	446bd8 <ASN1_generate_nconf@plt+0x282d8>  // b.none
  4463b8:	b	4463bc <ASN1_generate_nconf@plt+0x27abc>
  4463bc:	ldr	w8, [sp, #512]
  4463c0:	cmp	w8, #0x10
  4463c4:	b.eq	446bec <ASN1_generate_nconf@plt+0x282ec>  // b.none
  4463c8:	b	4463cc <ASN1_generate_nconf@plt+0x27acc>
  4463cc:	ldr	w8, [sp, #512]
  4463d0:	cmp	w8, #0x11
  4463d4:	b.eq	446bf8 <ASN1_generate_nconf@plt+0x282f8>  // b.none
  4463d8:	b	4463dc <ASN1_generate_nconf@plt+0x27adc>
  4463dc:	ldr	w8, [sp, #512]
  4463e0:	cmp	w8, #0x12
  4463e4:	b.eq	446c14 <ASN1_generate_nconf@plt+0x28314>  // b.none
  4463e8:	b	4463ec <ASN1_generate_nconf@plt+0x27aec>
  4463ec:	ldr	w8, [sp, #512]
  4463f0:	cmp	w8, #0x13
  4463f4:	b.eq	446c30 <ASN1_generate_nconf@plt+0x28330>  // b.none
  4463f8:	b	4463fc <ASN1_generate_nconf@plt+0x27afc>
  4463fc:	ldr	w8, [sp, #512]
  446400:	cmp	w8, #0x14
  446404:	b.eq	446c44 <ASN1_generate_nconf@plt+0x28344>  // b.none
  446408:	b	44640c <ASN1_generate_nconf@plt+0x27b0c>
  44640c:	ldr	w8, [sp, #512]
  446410:	cmp	w8, #0x15
  446414:	b.eq	446c54 <ASN1_generate_nconf@plt+0x28354>  // b.none
  446418:	b	44641c <ASN1_generate_nconf@plt+0x27b1c>
  44641c:	ldr	w8, [sp, #512]
  446420:	cmp	w8, #0x16
  446424:	b.eq	446d3c <ASN1_generate_nconf@plt+0x2843c>  // b.none
  446428:	b	44642c <ASN1_generate_nconf@plt+0x27b2c>
  44642c:	ldr	w8, [sp, #512]
  446430:	cmp	w8, #0x17
  446434:	b.eq	446d48 <ASN1_generate_nconf@plt+0x28448>  // b.none
  446438:	b	44643c <ASN1_generate_nconf@plt+0x27b3c>
  44643c:	ldr	w8, [sp, #512]
  446440:	cmp	w8, #0x18
  446444:	b.eq	446d54 <ASN1_generate_nconf@plt+0x28454>  // b.none
  446448:	b	44644c <ASN1_generate_nconf@plt+0x27b4c>
  44644c:	ldr	w8, [sp, #512]
  446450:	cmp	w8, #0x19
  446454:	b.eq	446d68 <ASN1_generate_nconf@plt+0x28468>  // b.none
  446458:	b	44645c <ASN1_generate_nconf@plt+0x27b5c>
  44645c:	ldr	w8, [sp, #512]
  446460:	cmp	w8, #0x1a
  446464:	b.eq	446d90 <ASN1_generate_nconf@plt+0x28490>  // b.none
  446468:	b	44646c <ASN1_generate_nconf@plt+0x27b6c>
  44646c:	ldr	w8, [sp, #512]
  446470:	cmp	w8, #0x1b
  446474:	b.eq	446dd8 <ASN1_generate_nconf@plt+0x284d8>  // b.none
  446478:	b	44647c <ASN1_generate_nconf@plt+0x27b7c>
  44647c:	ldr	w8, [sp, #512]
  446480:	cmp	w8, #0x1c
  446484:	b.eq	446de4 <ASN1_generate_nconf@plt+0x284e4>  // b.none
  446488:	b	44648c <ASN1_generate_nconf@plt+0x27b8c>
  44648c:	ldr	w8, [sp, #512]
  446490:	cmp	w8, #0x1d
  446494:	b.eq	446dec <ASN1_generate_nconf@plt+0x284ec>  // b.none
  446498:	b	44649c <ASN1_generate_nconf@plt+0x27b9c>
  44649c:	ldr	w8, [sp, #512]
  4464a0:	cmp	w8, #0x1e
  4464a4:	b.eq	446dfc <ASN1_generate_nconf@plt+0x284fc>  // b.none
  4464a8:	b	4464ac <ASN1_generate_nconf@plt+0x27bac>
  4464ac:	ldr	w8, [sp, #512]
  4464b0:	cmp	w8, #0x1f
  4464b4:	b.eq	446e08 <ASN1_generate_nconf@plt+0x28508>  // b.none
  4464b8:	b	4464bc <ASN1_generate_nconf@plt+0x27bbc>
  4464bc:	ldr	w8, [sp, #512]
  4464c0:	cmp	w8, #0x20
  4464c4:	b.eq	446e14 <ASN1_generate_nconf@plt+0x28514>  // b.none
  4464c8:	b	4464cc <ASN1_generate_nconf@plt+0x27bcc>
  4464cc:	ldr	w8, [sp, #512]
  4464d0:	cmp	w8, #0x21
  4464d4:	b.eq	446e18 <ASN1_generate_nconf@plt+0x28518>  // b.none
  4464d8:	b	4464dc <ASN1_generate_nconf@plt+0x27bdc>
  4464dc:	ldr	w8, [sp, #512]
  4464e0:	cmp	w8, #0x22
  4464e4:	b.eq	446e24 <ASN1_generate_nconf@plt+0x28524>  // b.none
  4464e8:	b	4464ec <ASN1_generate_nconf@plt+0x27bec>
  4464ec:	ldr	w8, [sp, #512]
  4464f0:	cmp	w8, #0x23
  4464f4:	b.eq	446d7c <ASN1_generate_nconf@plt+0x2847c>  // b.none
  4464f8:	b	4464fc <ASN1_generate_nconf@plt+0x27bfc>
  4464fc:	ldr	w8, [sp, #512]
  446500:	cmp	w8, #0x24
  446504:	b.eq	446e3c <ASN1_generate_nconf@plt+0x2853c>  // b.none
  446508:	b	44650c <ASN1_generate_nconf@plt+0x27c0c>
  44650c:	ldr	w8, [sp, #512]
  446510:	cmp	w8, #0x25
  446514:	b.eq	446e40 <ASN1_generate_nconf@plt+0x28540>  // b.none
  446518:	b	44651c <ASN1_generate_nconf@plt+0x27c1c>
  44651c:	ldr	w8, [sp, #512]
  446520:	cmp	w8, #0x26
  446524:	b.eq	446e4c <ASN1_generate_nconf@plt+0x2854c>  // b.none
  446528:	b	44652c <ASN1_generate_nconf@plt+0x27c2c>
  44652c:	ldr	w8, [sp, #512]
  446530:	cmp	w8, #0x27
  446534:	b.eq	446e58 <ASN1_generate_nconf@plt+0x28558>  // b.none
  446538:	b	44653c <ASN1_generate_nconf@plt+0x27c3c>
  44653c:	ldr	w8, [sp, #512]
  446540:	cmp	w8, #0x28
  446544:	b.eq	446e6c <ASN1_generate_nconf@plt+0x2856c>  // b.none
  446548:	b	44654c <ASN1_generate_nconf@plt+0x27c4c>
  44654c:	ldr	w8, [sp, #512]
  446550:	cmp	w8, #0x29
  446554:	b.eq	446e78 <ASN1_generate_nconf@plt+0x28578>  // b.none
  446558:	b	44655c <ASN1_generate_nconf@plt+0x27c5c>
  44655c:	ldr	w8, [sp, #512]
  446560:	cmp	w8, #0x2a
  446564:	b.eq	446e84 <ASN1_generate_nconf@plt+0x28584>  // b.none
  446568:	b	44656c <ASN1_generate_nconf@plt+0x27c6c>
  44656c:	ldr	w8, [sp, #512]
  446570:	cmp	w8, #0x2b
  446574:	b.eq	446e98 <ASN1_generate_nconf@plt+0x28598>  // b.none
  446578:	b	44657c <ASN1_generate_nconf@plt+0x27c7c>
  44657c:	ldr	w8, [sp, #512]
  446580:	cmp	w8, #0x2c
  446584:	b.eq	446f08 <ASN1_generate_nconf@plt+0x28608>  // b.none
  446588:	b	44658c <ASN1_generate_nconf@plt+0x27c8c>
  44658c:	ldr	w8, [sp, #512]
  446590:	cmp	w8, #0x2d
  446594:	b.eq	446f14 <ASN1_generate_nconf@plt+0x28614>  // b.none
  446598:	b	44659c <ASN1_generate_nconf@plt+0x27c9c>
  44659c:	ldr	w8, [sp, #512]
  4465a0:	cmp	w8, #0x2e
  4465a4:	b.eq	446f38 <ASN1_generate_nconf@plt+0x28638>  // b.none
  4465a8:	b	4465ac <ASN1_generate_nconf@plt+0x27cac>
  4465ac:	ldr	w8, [sp, #512]
  4465b0:	cmp	w8, #0x2f
  4465b4:	b.eq	446f58 <ASN1_generate_nconf@plt+0x28658>  // b.none
  4465b8:	b	4465bc <ASN1_generate_nconf@plt+0x27cbc>
  4465bc:	ldr	w8, [sp, #512]
  4465c0:	cmp	w8, #0x30
  4465c4:	b.eq	446f94 <ASN1_generate_nconf@plt+0x28694>  // b.none
  4465c8:	b	4465cc <ASN1_generate_nconf@plt+0x27ccc>
  4465cc:	ldr	w8, [sp, #512]
  4465d0:	cmp	w8, #0x31
  4465d4:	b.eq	446fb4 <ASN1_generate_nconf@plt+0x286b4>  // b.none
  4465d8:	b	4465dc <ASN1_generate_nconf@plt+0x27cdc>
  4465dc:	ldr	w8, [sp, #512]
  4465e0:	cmp	w8, #0x32
  4465e4:	b.eq	446fe0 <ASN1_generate_nconf@plt+0x286e0>  // b.none
  4465e8:	b	4465ec <ASN1_generate_nconf@plt+0x27cec>
  4465ec:	ldr	w8, [sp, #512]
  4465f0:	cmp	w8, #0x33
  4465f4:	b.eq	446fd4 <ASN1_generate_nconf@plt+0x286d4>  // b.none
  4465f8:	b	4465fc <ASN1_generate_nconf@plt+0x27cfc>
  4465fc:	ldr	w8, [sp, #512]
  446600:	cmp	w8, #0x34
  446604:	b.eq	446ff0 <ASN1_generate_nconf@plt+0x286f0>  // b.none
  446608:	b	44660c <ASN1_generate_nconf@plt+0x27d0c>
  44660c:	ldr	w8, [sp, #512]
  446610:	cmp	w8, #0x35
  446614:	b.eq	447000 <ASN1_generate_nconf@plt+0x28700>  // b.none
  446618:	b	44661c <ASN1_generate_nconf@plt+0x27d1c>
  44661c:	ldr	w8, [sp, #512]
  446620:	cmp	w8, #0x36
  446624:	b.eq	447010 <ASN1_generate_nconf@plt+0x28710>  // b.none
  446628:	b	44662c <ASN1_generate_nconf@plt+0x27d2c>
  44662c:	ldr	w8, [sp, #512]
  446630:	cmp	w8, #0x37
  446634:	b.eq	447020 <ASN1_generate_nconf@plt+0x28720>  // b.none
  446638:	b	44663c <ASN1_generate_nconf@plt+0x27d3c>
  44663c:	ldr	w8, [sp, #512]
  446640:	cmp	w8, #0x38
  446644:	b.eq	447030 <ASN1_generate_nconf@plt+0x28730>  // b.none
  446648:	b	44664c <ASN1_generate_nconf@plt+0x27d4c>
  44664c:	ldr	w8, [sp, #512]
  446650:	cmp	w8, #0x39
  446654:	b.eq	44704c <ASN1_generate_nconf@plt+0x2874c>  // b.none
  446658:	b	44665c <ASN1_generate_nconf@plt+0x27d5c>
  44665c:	ldr	w8, [sp, #512]
  446660:	cmp	w8, #0x3a
  446664:	b.eq	447074 <ASN1_generate_nconf@plt+0x28774>  // b.none
  446668:	b	44666c <ASN1_generate_nconf@plt+0x27d6c>
  44666c:	ldr	w8, [sp, #512]
  446670:	cmp	w8, #0x3b
  446674:	b.eq	44709c <ASN1_generate_nconf@plt+0x2879c>  // b.none
  446678:	b	44667c <ASN1_generate_nconf@plt+0x27d7c>
  44667c:	ldr	w8, [sp, #512]
  446680:	cmp	w8, #0x3c
  446684:	b.eq	4470a4 <ASN1_generate_nconf@plt+0x287a4>  // b.none
  446688:	b	44668c <ASN1_generate_nconf@plt+0x27d8c>
  44668c:	ldr	w8, [sp, #512]
  446690:	cmp	w8, #0x3d
  446694:	b.eq	4470b0 <ASN1_generate_nconf@plt+0x287b0>  // b.none
  446698:	b	44669c <ASN1_generate_nconf@plt+0x27d9c>
  44669c:	ldr	w8, [sp, #512]
  4466a0:	cmp	w8, #0x3e
  4466a4:	b.eq	4470cc <ASN1_generate_nconf@plt+0x287cc>  // b.none
  4466a8:	b	4466ac <ASN1_generate_nconf@plt+0x27dac>
  4466ac:	ldr	w8, [sp, #512]
  4466b0:	cmp	w8, #0x3f
  4466b4:	b.eq	4470e8 <ASN1_generate_nconf@plt+0x287e8>  // b.none
  4466b8:	b	4466bc <ASN1_generate_nconf@plt+0x27dbc>
  4466bc:	ldr	w8, [sp, #512]
  4466c0:	cmp	w8, #0x40
  4466c4:	b.eq	4470f4 <ASN1_generate_nconf@plt+0x287f4>  // b.none
  4466c8:	b	4466cc <ASN1_generate_nconf@plt+0x27dcc>
  4466cc:	ldr	w8, [sp, #512]
  4466d0:	cmp	w8, #0x41
  4466d4:	b.eq	447118 <ASN1_generate_nconf@plt+0x28818>  // b.none
  4466d8:	b	4466dc <ASN1_generate_nconf@plt+0x27ddc>
  4466dc:	ldr	w8, [sp, #512]
  4466e0:	cmp	w8, #0x42
  4466e4:	b.eq	447124 <ASN1_generate_nconf@plt+0x28824>  // b.none
  4466e8:	b	4466ec <ASN1_generate_nconf@plt+0x27dec>
  4466ec:	ldr	w8, [sp, #512]
  4466f0:	cmp	w8, #0x43
  4466f4:	b.eq	447130 <ASN1_generate_nconf@plt+0x28830>  // b.none
  4466f8:	b	4466fc <ASN1_generate_nconf@plt+0x27dfc>
  4466fc:	ldr	w8, [sp, #512]
  446700:	cmp	w8, #0x44
  446704:	b.eq	44713c <ASN1_generate_nconf@plt+0x2883c>  // b.none
  446708:	b	44670c <ASN1_generate_nconf@plt+0x27e0c>
  44670c:	ldr	w8, [sp, #512]
  446710:	cmp	w8, #0x45
  446714:	b.eq	447100 <ASN1_generate_nconf@plt+0x28800>  // b.none
  446718:	b	44671c <ASN1_generate_nconf@plt+0x27e1c>
  44671c:	ldr	w8, [sp, #512]
  446720:	cmp	w8, #0x46
  446724:	b.eq	44710c <ASN1_generate_nconf@plt+0x2880c>  // b.none
  446728:	b	44672c <ASN1_generate_nconf@plt+0x27e2c>
  44672c:	ldr	w8, [sp, #512]
  446730:	cmp	w8, #0x47
  446734:	b.eq	447148 <ASN1_generate_nconf@plt+0x28848>  // b.none
  446738:	b	44673c <ASN1_generate_nconf@plt+0x27e3c>
  44673c:	ldr	w8, [sp, #512]
  446740:	cmp	w8, #0x48
  446744:	b.eq	447160 <ASN1_generate_nconf@plt+0x28860>  // b.none
  446748:	b	44674c <ASN1_generate_nconf@plt+0x27e4c>
  44674c:	ldr	w8, [sp, #512]
  446750:	cmp	w8, #0x49
  446754:	b.eq	44716c <ASN1_generate_nconf@plt+0x2886c>  // b.none
  446758:	b	44675c <ASN1_generate_nconf@plt+0x27e5c>
  44675c:	ldr	w8, [sp, #512]
  446760:	cmp	w8, #0x4a
  446764:	b.eq	447198 <ASN1_generate_nconf@plt+0x28898>  // b.none
  446768:	b	44676c <ASN1_generate_nconf@plt+0x27e6c>
  44676c:	ldr	w8, [sp, #512]
  446770:	cmp	w8, #0x4b
  446774:	b.eq	4471a4 <ASN1_generate_nconf@plt+0x288a4>  // b.none
  446778:	b	44677c <ASN1_generate_nconf@plt+0x27e7c>
  44677c:	ldr	w8, [sp, #512]
  446780:	cmp	w8, #0x4c
  446784:	b.eq	447228 <ASN1_generate_nconf@plt+0x28928>  // b.none
  446788:	b	44678c <ASN1_generate_nconf@plt+0x27e8c>
  44678c:	ldr	w8, [sp, #512]
  446790:	cmp	w8, #0x4d
  446794:	b.eq	447234 <ASN1_generate_nconf@plt+0x28934>  // b.none
  446798:	b	44679c <ASN1_generate_nconf@plt+0x27e9c>
  44679c:	ldr	w8, [sp, #512]
  4467a0:	cmp	w8, #0x4e
  4467a4:	b.eq	447240 <ASN1_generate_nconf@plt+0x28940>  // b.none
  4467a8:	b	4467ac <ASN1_generate_nconf@plt+0x27eac>
  4467ac:	ldr	w8, [sp, #512]
  4467b0:	cmp	w8, #0x4f
  4467b4:	b.eq	4472f0 <ASN1_generate_nconf@plt+0x289f0>  // b.none
  4467b8:	b	4467bc <ASN1_generate_nconf@plt+0x27ebc>
  4467bc:	ldr	w8, [sp, #512]
  4467c0:	cmp	w8, #0x50
  4467c4:	b.eq	447310 <ASN1_generate_nconf@plt+0x28a10>  // b.none
  4467c8:	b	4467cc <ASN1_generate_nconf@plt+0x27ecc>
  4467cc:	ldr	w8, [sp, #512]
  4467d0:	cmp	w8, #0x51
  4467d4:	b.eq	44731c <ASN1_generate_nconf@plt+0x28a1c>  // b.none
  4467d8:	b	4467dc <ASN1_generate_nconf@plt+0x27edc>
  4467dc:	ldr	w8, [sp, #512]
  4467e0:	cmp	w8, #0x52
  4467e4:	b.eq	447360 <ASN1_generate_nconf@plt+0x28a60>  // b.none
  4467e8:	b	4467ec <ASN1_generate_nconf@plt+0x27eec>
  4467ec:	ldr	w8, [sp, #512]
  4467f0:	cmp	w8, #0x53
  4467f4:	b.eq	447328 <ASN1_generate_nconf@plt+0x28a28>  // b.none
  4467f8:	b	4467fc <ASN1_generate_nconf@plt+0x27efc>
  4467fc:	ldr	w8, [sp, #512]
  446800:	cmp	w8, #0x54
  446804:	b.eq	447334 <ASN1_generate_nconf@plt+0x28a34>  // b.none
  446808:	b	44680c <ASN1_generate_nconf@plt+0x27f0c>
  44680c:	ldr	w8, [sp, #512]
  446810:	cmp	w8, #0x55
  446814:	b.eq	447348 <ASN1_generate_nconf@plt+0x28a48>  // b.none
  446818:	b	44681c <ASN1_generate_nconf@plt+0x27f1c>
  44681c:	ldr	w8, [sp, #512]
  446820:	cmp	w8, #0x56
  446824:	b.eq	446b50 <ASN1_generate_nconf@plt+0x28250>  // b.none
  446828:	b	44682c <ASN1_generate_nconf@plt+0x27f2c>
  44682c:	ldr	w8, [sp, #512]
  446830:	cmp	w8, #0x57
  446834:	b.eq	44736c <ASN1_generate_nconf@plt+0x28a6c>  // b.none
  446838:	b	44683c <ASN1_generate_nconf@plt+0x27f3c>
  44683c:	ldr	w8, [sp, #512]
  446840:	cmp	w8, #0x58
  446844:	b.eq	447414 <ASN1_generate_nconf@plt+0x28b14>  // b.none
  446848:	b	44684c <ASN1_generate_nconf@plt+0x27f4c>
  44684c:	ldr	w8, [sp, #512]
  446850:	cmp	w8, #0x59
  446854:	b.eq	447424 <ASN1_generate_nconf@plt+0x28b24>  // b.none
  446858:	b	44685c <ASN1_generate_nconf@plt+0x27f5c>
  44685c:	ldr	w8, [sp, #512]
  446860:	cmp	w8, #0x5a
  446864:	b.eq	447434 <ASN1_generate_nconf@plt+0x28b34>  // b.none
  446868:	b	44686c <ASN1_generate_nconf@plt+0x27f6c>
  44686c:	ldr	w8, [sp, #512]
  446870:	cmp	w8, #0x5b
  446874:	b.eq	447444 <ASN1_generate_nconf@plt+0x28b44>  // b.none
  446878:	b	44687c <ASN1_generate_nconf@plt+0x27f7c>
  44687c:	ldr	w8, [sp, #512]
  446880:	cmp	w8, #0x5c
  446884:	b.eq	447454 <ASN1_generate_nconf@plt+0x28b54>  // b.none
  446888:	b	44688c <ASN1_generate_nconf@plt+0x27f8c>
  44688c:	ldr	w8, [sp, #512]
  446890:	cmp	w8, #0x5d
  446894:	b.eq	447460 <ASN1_generate_nconf@plt+0x28b60>  // b.none
  446898:	b	44689c <ASN1_generate_nconf@plt+0x27f9c>
  44689c:	ldr	w8, [sp, #512]
  4468a0:	cmp	w8, #0x5e
  4468a4:	b.eq	447154 <ASN1_generate_nconf@plt+0x28854>  // b.none
  4468a8:	b	4468ac <ASN1_generate_nconf@plt+0x27fac>
  4468ac:	ldr	w8, [sp, #512]
  4468b0:	cmp	w8, #0x3e8
  4468b4:	b.eq	446d20 <ASN1_generate_nconf@plt+0x28420>  // b.none
  4468b8:	b	4468bc <ASN1_generate_nconf@plt+0x27fbc>
  4468bc:	ldr	w8, [sp, #512]
  4468c0:	subs	w9, w8, #0x3e9
  4468c4:	cmp	w9, #0x5
  4468c8:	b.ls	446d24 <ASN1_generate_nconf@plt+0x28424>  // b.plast
  4468cc:	b	4468d0 <ASN1_generate_nconf@plt+0x27fd0>
  4468d0:	ldr	w8, [sp, #512]
  4468d4:	cmp	w8, #0x3ef
  4468d8:	b.eq	446d20 <ASN1_generate_nconf@plt+0x28420>  // b.none
  4468dc:	b	4468e0 <ASN1_generate_nconf@plt+0x27fe0>
  4468e0:	ldr	w8, [sp, #512]
  4468e4:	cmp	w8, #0x5dc
  4468e8:	b.eq	446dc0 <ASN1_generate_nconf@plt+0x284c0>  // b.none
  4468ec:	b	4468f0 <ASN1_generate_nconf@plt+0x27ff0>
  4468f0:	ldr	w8, [sp, #512]
  4468f4:	subs	w9, w8, #0x5dd
  4468f8:	cmp	w9, #0x1
  4468fc:	b.ls	446dc4 <ASN1_generate_nconf@plt+0x284c4>  // b.plast
  446900:	b	446904 <ASN1_generate_nconf@plt+0x28004>
  446904:	ldr	w8, [sp, #512]
  446908:	cmp	w8, #0x5df
  44690c:	b.eq	446dc0 <ASN1_generate_nconf@plt+0x284c0>  // b.none
  446910:	b	446914 <ASN1_generate_nconf@plt+0x28014>
  446914:	ldr	w8, [sp, #512]
  446918:	cmp	w8, #0x7d0
  44691c:	b.eq	446cf8 <ASN1_generate_nconf@plt+0x283f8>  // b.none
  446920:	b	446924 <ASN1_generate_nconf@plt+0x28024>
  446924:	ldr	w8, [sp, #512]
  446928:	subs	w9, w8, #0x7d1
  44692c:	cmp	w9, #0x1d
  446930:	b.ls	446cfc <ASN1_generate_nconf@plt+0x283fc>  // b.plast
  446934:	b	446938 <ASN1_generate_nconf@plt+0x28038>
  446938:	ldr	w8, [sp, #512]
  44693c:	cmp	w8, #0x7ef
  446940:	b.eq	446cf8 <ASN1_generate_nconf@plt+0x283f8>  // b.none
  446944:	b	446948 <ASN1_generate_nconf@plt+0x28048>
  446948:	ldr	w8, [sp, #512]
  44694c:	cmp	w8, #0xbb8
  446950:	b.eq	446c70 <ASN1_generate_nconf@plt+0x28370>  // b.none
  446954:	b	446958 <ASN1_generate_nconf@plt+0x28058>
  446958:	ldr	w8, [sp, #512]
  44695c:	subs	w9, w8, #0xbb9
  446960:	cmp	w9, #0x1d
  446964:	b.ls	446c74 <ASN1_generate_nconf@plt+0x28374>  // b.plast
  446968:	b	44696c <ASN1_generate_nconf@plt+0x2806c>
  44696c:	ldr	w8, [sp, #512]
  446970:	cmp	w8, #0xbd7
  446974:	b.eq	446c70 <ASN1_generate_nconf@plt+0x28370>  // b.none
  446978:	b	44697c <ASN1_generate_nconf@plt+0x2807c>
  44697c:	ldr	w8, [sp, #512]
  446980:	cmp	w8, #0xbd8
  446984:	b.eq	4470c0 <ASN1_generate_nconf@plt+0x287c0>  // b.none
  446988:	b	44698c <ASN1_generate_nconf@plt+0x2808c>
  44698c:	ldr	w8, [sp, #512]
  446990:	cmp	w8, #0xbd9
  446994:	b.eq	446d74 <ASN1_generate_nconf@plt+0x28474>  // b.none
  446998:	b	44699c <ASN1_generate_nconf@plt+0x2809c>
  44699c:	ldr	w8, [sp, #512]
  4469a0:	cmp	w8, #0xbda
  4469a4:	b.eq	446b14 <ASN1_generate_nconf@plt+0x28214>  // b.none
  4469a8:	b	4469ac <ASN1_generate_nconf@plt+0x280ac>
  4469ac:	ldr	w8, [sp, #512]
  4469b0:	cmp	w8, #0xbdb
  4469b4:	b.eq	4471b0 <ASN1_generate_nconf@plt+0x288b0>  // b.none
  4469b8:	b	4469bc <ASN1_generate_nconf@plt+0x280bc>
  4469bc:	ldr	w8, [sp, #512]
  4469c0:	cmp	w8, #0xbdc
  4469c4:	b.eq	447180 <ASN1_generate_nconf@plt+0x28880>  // b.none
  4469c8:	b	4469cc <ASN1_generate_nconf@plt+0x280cc>
  4469cc:	ldr	w8, [sp, #512]
  4469d0:	cmp	w8, #0xbdd
  4469d4:	b.eq	447178 <ASN1_generate_nconf@plt+0x28878>  // b.none
  4469d8:	b	4469dc <ASN1_generate_nconf@plt+0x280dc>
  4469dc:	ldr	w8, [sp, #512]
  4469e0:	cmp	w8, #0xbde
  4469e4:	b.eq	44718c <ASN1_generate_nconf@plt+0x2888c>  // b.none
  4469e8:	b	4469ec <ASN1_generate_nconf@plt+0x280ec>
  4469ec:	ldr	w8, [sp, #512]
  4469f0:	cmp	w8, #0xbdf
  4469f4:	b.eq	4471bc <ASN1_generate_nconf@plt+0x288bc>  // b.none
  4469f8:	b	4469fc <ASN1_generate_nconf@plt+0x280fc>
  4469fc:	ldr	w8, [sp, #512]
  446a00:	cmp	w8, #0xbe0
  446a04:	b.eq	44721c <ASN1_generate_nconf@plt+0x2891c>  // b.none
  446a08:	b	446a0c <ASN1_generate_nconf@plt+0x2810c>
  446a0c:	ldr	w8, [sp, #512]
  446a10:	cmp	w8, #0xbe1
  446a14:	b.eq	44746c <ASN1_generate_nconf@plt+0x28b6c>  // b.none
  446a18:	b	446a1c <ASN1_generate_nconf@plt+0x2811c>
  446a1c:	ldr	w8, [sp, #512]
  446a20:	cmp	w8, #0xbe2
  446a24:	b.eq	4470a0 <ASN1_generate_nconf@plt+0x287a0>  // b.none
  446a28:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446a2c:	ldr	x8, [sp, #608]
  446a30:	ldr	x0, [x8]
  446a34:	ldr	x9, [sp, #632]
  446a38:	ldr	x2, [x9]
  446a3c:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  446a40:	add	x1, x1, #0x466
  446a44:	bl	4196e0 <BIO_printf@plt>
  446a48:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  446a4c:	adrp	x0, 486000 <ASN1_generate_nconf@plt+0x67700>
  446a50:	add	x0, x0, #0x478
  446a54:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  446a58:	str	wzr, [sp, #1744]
  446a5c:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  446a60:	str	wzr, [sp, #1224]
  446a64:	mov	w8, #0x2                   	// #2
  446a68:	str	w8, [sp, #1700]
  446a6c:	ldr	w8, [sp, #1220]
  446a70:	add	w8, w8, #0x1
  446a74:	str	w8, [sp, #1220]
  446a78:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446a7c:	str	wzr, [sp, #1224]
  446a80:	mov	w8, #0xa                   	// #10
  446a84:	str	w8, [sp, #1700]
  446a88:	ldr	w8, [sp, #1220]
  446a8c:	add	w8, w8, #0x1
  446a90:	str	w8, [sp, #1220]
  446a94:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446a98:	str	wzr, [sp, #1224]
  446a9c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446aa0:	sub	x8, x29, #0xf8
  446aa4:	str	x0, [sp, #504]
  446aa8:	mov	x0, x8
  446aac:	ldr	x1, [sp, #504]
  446ab0:	bl	44ae58 <ASN1_generate_nconf@plt+0x2c558>
  446ab4:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446ab8:	str	wzr, [sp, #1224]
  446abc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446ac0:	sub	x8, x29, #0x100
  446ac4:	str	x0, [sp, #496]
  446ac8:	mov	x0, x8
  446acc:	ldr	x1, [sp, #496]
  446ad0:	bl	44ae58 <ASN1_generate_nconf@plt+0x2c558>
  446ad4:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446ad8:	str	wzr, [sp, #1224]
  446adc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446ae0:	sub	x8, x29, #0xc0
  446ae4:	str	x0, [sp, #488]
  446ae8:	mov	x0, x8
  446aec:	ldr	x1, [sp, #488]
  446af0:	bl	44ae58 <ASN1_generate_nconf@plt+0x2c558>
  446af4:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446af8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446afc:	sub	x8, x29, #0xc8
  446b00:	str	x0, [sp, #480]
  446b04:	mov	x0, x8
  446b08:	ldr	x1, [sp, #480]
  446b0c:	bl	44ae58 <ASN1_generate_nconf@plt+0x2c558>
  446b10:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446b14:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446b18:	stur	x0, [x29, #-184]
  446b1c:	mov	w8, #0x8                   	// #8
  446b20:	str	w8, [sp, #1688]
  446b24:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446b28:	mov	w8, #0x1                   	// #1
  446b2c:	str	w8, [sp, #1224]
  446b30:	str	w8, [sp, #1700]
  446b34:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446b38:	sub	x9, x29, #0xf8
  446b3c:	str	x0, [sp, #472]
  446b40:	mov	x0, x9
  446b44:	ldr	x1, [sp, #472]
  446b48:	bl	44ae58 <ASN1_generate_nconf@plt+0x2c558>
  446b4c:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446b50:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446b54:	str	x0, [sp, #2088]
  446b58:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446b5c:	mov	w8, #0x1                   	// #1
  446b60:	str	w8, [sp, #1752]
  446b64:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446b68:	bl	41a130 <atoi@plt>
  446b6c:	ldr	x9, [sp, #520]
  446b70:	str	w0, [x9]
  446b74:	ldr	x10, [sp, #624]
  446b78:	ldr	w8, [x10]
  446b7c:	cbnz	w8, 446b9c <ASN1_generate_nconf@plt+0x2829c>
  446b80:	ldr	x8, [sp, #608]
  446b84:	ldr	x0, [x8]
  446b88:	ldr	x9, [sp, #520]
  446b8c:	ldr	w2, [x9]
  446b90:	adrp	x1, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  446b94:	add	x1, x1, #0x314
  446b98:	bl	4196e0 <BIO_printf@plt>
  446b9c:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446ba0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446ba4:	stur	x0, [x29, #-208]
  446ba8:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446bac:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446bb0:	bl	46aae8 <ASN1_generate_nconf@plt+0x4c1e8>
  446bb4:	cbnz	w0, 446bbc <ASN1_generate_nconf@plt+0x282bc>
  446bb8:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  446bbc:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446bc0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446bc4:	str	x0, [sp, #2104]
  446bc8:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446bcc:	mov	w8, #0x1                   	// #1
  446bd0:	str	w8, [sp, #1680]
  446bd4:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446bd8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446bdc:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  446be0:	add	x8, x8, #0xa58
  446be4:	str	x0, [x8]
  446be8:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446bec:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446bf0:	str	x0, [sp, #2112]
  446bf4:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446bf8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446bfc:	mov	x1, #0x2                   	// #2
  446c00:	add	x2, sp, #0x6f8
  446c04:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  446c08:	cbnz	w0, 446c10 <ASN1_generate_nconf@plt+0x28310>
  446c0c:	b	446a2c <ASN1_generate_nconf@plt+0x2812c>
  446c10:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446c14:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446c18:	mov	x1, #0x2                   	// #2
  446c1c:	add	x2, sp, #0x694
  446c20:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  446c24:	cbnz	w0, 446c2c <ASN1_generate_nconf@plt+0x2832c>
  446c28:	b	446a2c <ASN1_generate_nconf@plt+0x2812c>
  446c2c:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446c30:	mov	w8, #0x1                   	// #1
  446c34:	str	w8, [sp, #1752]
  446c38:	ldr	x9, [sp, #520]
  446c3c:	str	w8, [x9, #12]
  446c40:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446c44:	mov	w8, #0x1                   	// #1
  446c48:	ldr	x9, [sp, #520]
  446c4c:	str	w8, [x9, #4]
  446c50:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446c54:	mov	w8, #0x1                   	// #1
  446c58:	ldr	x9, [sp, #624]
  446c5c:	str	w8, [x9]
  446c60:	ldr	x10, [sp, #520]
  446c64:	str	w8, [x10, #4]
  446c68:	str	w8, [sp, #1200]
  446c6c:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446c70:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446c74:	ldur	x8, [x29, #-96]
  446c78:	cbnz	x8, 446c84 <ASN1_generate_nconf@plt+0x28384>
  446c7c:	bl	44aecc <ASN1_generate_nconf@plt+0x2c5cc>
  446c80:	stur	x0, [x29, #-96]
  446c84:	ldur	x8, [x29, #-96]
  446c88:	cbz	x8, 446cd4 <ASN1_generate_nconf@plt+0x283d4>
  446c8c:	ldur	x0, [x29, #-96]
  446c90:	str	x0, [sp, #464]
  446c94:	bl	472524 <ASN1_generate_nconf@plt+0x53c24>
  446c98:	ldr	x8, [sp, #464]
  446c9c:	str	x0, [sp, #456]
  446ca0:	mov	x0, x8
  446ca4:	ldr	x1, [sp, #456]
  446ca8:	bl	44aee0 <ASN1_generate_nconf@plt+0x2c5e0>
  446cac:	cbz	w0, 446cd4 <ASN1_generate_nconf@plt+0x283d4>
  446cb0:	ldur	x0, [x29, #-96]
  446cb4:	str	x0, [sp, #448]
  446cb8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446cbc:	ldr	x8, [sp, #448]
  446cc0:	str	x0, [sp, #440]
  446cc4:	mov	x0, x8
  446cc8:	ldr	x1, [sp, #440]
  446ccc:	bl	44aee0 <ASN1_generate_nconf@plt+0x2c5e0>
  446cd0:	cbnz	w0, 446cf4 <ASN1_generate_nconf@plt+0x283f4>
  446cd4:	ldr	x8, [sp, #608]
  446cd8:	ldr	x0, [x8]
  446cdc:	ldr	x9, [sp, #632]
  446ce0:	ldr	x2, [x9]
  446ce4:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  446ce8:	add	x1, x1, #0x447
  446cec:	bl	4196e0 <BIO_printf@plt>
  446cf0:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  446cf4:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446cf8:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446cfc:	ldr	w0, [sp, #1640]
  446d00:	ldur	x1, [x29, #-72]
  446d04:	bl	471ab8 <ASN1_generate_nconf@plt+0x531b8>
  446d08:	cbnz	w0, 446d10 <ASN1_generate_nconf@plt+0x28410>
  446d0c:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  446d10:	ldr	w8, [sp, #1748]
  446d14:	add	w8, w8, #0x1
  446d18:	str	w8, [sp, #1748]
  446d1c:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446d20:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446d24:	ldr	w0, [sp, #1640]
  446d28:	sub	x1, x29, #0x50
  446d2c:	bl	474b08 <ASN1_generate_nconf@plt+0x56208>
  446d30:	cbnz	w0, 446d38 <ASN1_generate_nconf@plt+0x28438>
  446d34:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  446d38:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446d3c:	mov	w8, #0x1                   	// #1
  446d40:	str	w8, [sp, #1764]
  446d44:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446d48:	mov	w8, #0x1                   	// #1
  446d4c:	str	w8, [sp, #1776]
  446d50:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446d54:	mov	w8, #0x1                   	// #1
  446d58:	str	w8, [sp, #1204]
  446d5c:	ldr	x9, [sp, #624]
  446d60:	str	w8, [x9]
  446d64:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446d68:	mov	w8, #0x1                   	// #1
  446d6c:	str	w8, [sp, #1212]
  446d70:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446d74:	str	wzr, [sp, #1704]
  446d78:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446d7c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446d80:	mov	w1, #0x1                   	// #1
  446d84:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  446d88:	str	x0, [sp, #1608]
  446d8c:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446d90:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446d94:	bl	41d860 <ENGINE_by_id@plt>
  446d98:	str	x0, [sp, #1616]
  446d9c:	ldr	x8, [sp, #1616]
  446da0:	cbnz	x8, 446dbc <ASN1_generate_nconf@plt+0x284bc>
  446da4:	ldr	x8, [sp, #608]
  446da8:	ldr	x0, [x8]
  446dac:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  446db0:	add	x1, x1, #0xe68
  446db4:	bl	4196e0 <BIO_printf@plt>
  446db8:	b	446a2c <ASN1_generate_nconf@plt+0x2812c>
  446dbc:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446dc0:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446dc4:	ldr	w0, [sp, #1640]
  446dc8:	bl	46a49c <ASN1_generate_nconf@plt+0x4bb9c>
  446dcc:	cbnz	w0, 446dd4 <ASN1_generate_nconf@plt+0x284d4>
  446dd0:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  446dd4:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446dd8:	mov	w8, #0x1                   	// #1
  446ddc:	str	w8, [sp, #1204]
  446de0:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446de4:	str	wzr, [sp, #1204]
  446de8:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446dec:	mov	w8, #0x1                   	// #1
  446df0:	ldr	x9, [sp, #616]
  446df4:	str	w8, [x9]
  446df8:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446dfc:	mov	w8, #0x1                   	// #1
  446e00:	str	w8, [sp, #1196]
  446e04:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446e08:	mov	w8, #0x1                   	// #1
  446e0c:	str	w8, [sp, #1192]
  446e10:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446e14:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446e18:	mov	w8, #0x1                   	// #1
  446e1c:	str	w8, [sp, #1208]
  446e20:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446e24:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446e28:	adrp	x1, 486000 <ASN1_generate_nconf@plt+0x67700>
  446e2c:	add	x1, x1, #0x29f
  446e30:	bl	41b160 <BIO_new_file@plt>
  446e34:	str	x0, [sp, #1184]
  446e38:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446e3c:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446e40:	mov	w8, #0x1                   	// #1
  446e44:	str	w8, [sp, #1760]
  446e48:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446e4c:	mov	w8, #0x2                   	// #2
  446e50:	str	w8, [sp, #1760]
  446e54:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446e58:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  446e5c:	add	x8, x8, #0xa50
  446e60:	mov	w9, #0x1                   	// #1
  446e64:	str	w9, [x8]
  446e68:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446e6c:	mov	w8, #0x1                   	// #1
  446e70:	str	w8, [sp, #1732]
  446e74:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446e78:	mov	w8, #0x1                   	// #1
  446e7c:	str	w8, [sp, #1716]
  446e80:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446e84:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446e88:	adrp	x8, 4aa000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3780>
  446e8c:	add	x8, x8, #0xef0
  446e90:	str	x0, [x8]
  446e94:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446e98:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446e9c:	ldr	x8, [sp, #576]
  446ea0:	str	x0, [x8]
  446ea4:	str	x0, [sp, #2096]
  446ea8:	ldr	x8, [sp, #2096]
  446eac:	ldrb	w9, [x8]
  446eb0:	cbz	w9, 446f04 <ASN1_generate_nconf@plt+0x28604>
  446eb4:	bl	41a870 <__ctype_b_loc@plt>
  446eb8:	ldr	x8, [x0]
  446ebc:	ldr	x9, [sp, #2096]
  446ec0:	ldrb	w10, [x9]
  446ec4:	ldrh	w10, [x8, w10, sxtw #1]
  446ec8:	and	w10, w10, #0x1000
  446ecc:	cbz	w10, 446ed4 <ASN1_generate_nconf@plt+0x285d4>
  446ed0:	b	446ef4 <ASN1_generate_nconf@plt+0x285f4>
  446ed4:	ldr	x8, [sp, #608]
  446ed8:	ldr	x0, [x8]
  446edc:	ldr	x9, [sp, #576]
  446ee0:	ldr	x2, [x9]
  446ee4:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  446ee8:	add	x1, x1, #0xe8a
  446eec:	bl	4196e0 <BIO_printf@plt>
  446ef0:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  446ef4:	ldr	x8, [sp, #2096]
  446ef8:	add	x8, x8, #0x1
  446efc:	str	x8, [sp, #2096]
  446f00:	b	446ea8 <ASN1_generate_nconf@plt+0x285a8>
  446f04:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446f08:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446f0c:	str	x0, [sp, #1152]
  446f10:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446f14:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446f18:	add	x8, sp, #0x500
  446f1c:	str	x0, [x8, #8]
  446f20:	ldr	w9, [sp, #1256]
  446f24:	cmp	w9, #0x301
  446f28:	b.ge	446f34 <ASN1_generate_nconf@plt+0x28634>  // b.tcont
  446f2c:	mov	w8, #0x301                 	// #769
  446f30:	str	w8, [sp, #1256]
  446f34:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446f38:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446f3c:	str	x0, [sp, #1328]
  446f40:	ldr	w8, [sp, #1256]
  446f44:	cmp	w8, #0x301
  446f48:	b.ge	446f54 <ASN1_generate_nconf@plt+0x28654>  // b.tcont
  446f4c:	mov	w8, #0x301                 	// #769
  446f50:	str	w8, [sp, #1256]
  446f54:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446f58:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446f5c:	bl	41a130 <atoi@plt>
  446f60:	str	w0, [sp, #1308]
  446f64:	ldr	x8, [sp, #608]
  446f68:	ldr	x0, [x8]
  446f6c:	ldr	w2, [sp, #1308]
  446f70:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  446f74:	add	x1, x1, #0xea1
  446f78:	bl	4196e0 <BIO_printf@plt>
  446f7c:	ldr	w9, [sp, #1256]
  446f80:	cmp	w9, #0x301
  446f84:	b.ge	446f90 <ASN1_generate_nconf@plt+0x28690>  // b.tcont
  446f88:	mov	w8, #0x301                 	// #769
  446f8c:	str	w8, [sp, #1256]
  446f90:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446f94:	mov	w8, #0x1                   	// #1
  446f98:	str	w8, [sp, #1324]
  446f9c:	ldr	w8, [sp, #1256]
  446fa0:	cmp	w8, #0x301
  446fa4:	b.ge	446fb0 <ASN1_generate_nconf@plt+0x286b0>  // b.tcont
  446fa8:	mov	w8, #0x301                 	// #769
  446fac:	str	w8, [sp, #1256]
  446fb0:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446fb4:	mov	w8, #0x1                   	// #1
  446fb8:	str	w8, [sp, #1304]
  446fbc:	ldr	w8, [sp, #1256]
  446fc0:	cmp	w8, #0x301
  446fc4:	b.ge	446fd0 <ASN1_generate_nconf@plt+0x286d0>  // b.tcont
  446fc8:	mov	w8, #0x301                 	// #769
  446fcc:	str	w8, [sp, #1256]
  446fd0:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446fd4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  446fd8:	str	x0, [sp, #1560]
  446fdc:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446fe0:	mov	w8, #0x300                 	// #768
  446fe4:	str	w8, [sp, #1256]
  446fe8:	str	w8, [sp, #1252]
  446fec:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  446ff0:	mov	w8, #0x304                 	// #772
  446ff4:	str	w8, [sp, #1256]
  446ff8:	str	w8, [sp, #1252]
  446ffc:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447000:	mov	w8, #0x303                 	// #771
  447004:	str	w8, [sp, #1256]
  447008:	str	w8, [sp, #1252]
  44700c:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447010:	mov	w8, #0x302                 	// #770
  447014:	str	w8, [sp, #1256]
  447018:	str	w8, [sp, #1252]
  44701c:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447020:	mov	w8, #0x301                 	// #769
  447024:	str	w8, [sp, #1256]
  447028:	str	w8, [sp, #1252]
  44702c:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447030:	bl	41e890 <DTLS_client_method@plt>
  447034:	stur	x0, [x29, #-136]
  447038:	mov	w8, #0x2                   	// #2
  44703c:	str	w8, [sp, #1696]
  447040:	mov	w8, #0x1                   	// #1
  447044:	str	w8, [sp, #1164]
  447048:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  44704c:	bl	41e890 <DTLS_client_method@plt>
  447050:	stur	x0, [x29, #-136]
  447054:	mov	w8, #0xfeff                	// #65279
  447058:	str	w8, [sp, #1256]
  44705c:	str	w8, [sp, #1252]
  447060:	mov	w8, #0x2                   	// #2
  447064:	str	w8, [sp, #1696]
  447068:	mov	w8, #0x1                   	// #1
  44706c:	str	w8, [sp, #1164]
  447070:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447074:	bl	41e890 <DTLS_client_method@plt>
  447078:	stur	x0, [x29, #-136]
  44707c:	mov	w8, #0xfefd                	// #65277
  447080:	str	w8, [sp, #1256]
  447084:	str	w8, [sp, #1252]
  447088:	mov	w8, #0x2                   	// #2
  44708c:	str	w8, [sp, #1696]
  447090:	mov	w8, #0x1                   	// #1
  447094:	str	w8, [sp, #1164]
  447098:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  44709c:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  4470a0:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  4470a4:	mov	w8, #0x1                   	// #1
  4470a8:	str	w8, [sp, #1636]
  4470ac:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  4470b0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4470b4:	bl	41c330 <atol@plt>
  4470b8:	str	x0, [sp, #1624]
  4470bc:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  4470c0:	mov	w8, #0x1                   	// #1
  4470c4:	str	w8, [sp, #1644]
  4470c8:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  4470cc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4470d0:	mov	x1, #0x12                  	// #18
  4470d4:	add	x2, sp, #0x6f4
  4470d8:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  4470dc:	cbnz	w0, 4470e4 <ASN1_generate_nconf@plt+0x287e4>
  4470e0:	b	446a2c <ASN1_generate_nconf@plt+0x2812c>
  4470e4:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  4470e8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4470ec:	str	x0, [sp, #2152]
  4470f0:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  4470f4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4470f8:	stur	x0, [x29, #-224]
  4470fc:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447100:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  447104:	stur	x0, [x29, #-216]
  447108:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  44710c:	mov	w8, #0x5                   	// #5
  447110:	str	w8, [sp, #1756]
  447114:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447118:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44711c:	stur	x0, [x29, #-144]
  447120:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447124:	mov	w8, #0x1                   	// #1
  447128:	str	w8, [sp, #1804]
  44712c:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447130:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  447134:	stur	x0, [x29, #-232]
  447138:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  44713c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  447140:	str	x0, [sp, #2136]
  447144:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447148:	mov	w8, #0x1                   	// #1
  44714c:	str	w8, [sp, #1796]
  447150:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447154:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  447158:	str	x0, [sp, #2120]
  44715c:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447160:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  447164:	stur	x0, [x29, #-152]
  447168:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  44716c:	mov	w8, #0x1                   	// #1
  447170:	str	w8, [sp, #1800]
  447174:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447178:	str	wzr, [sp, #1260]
  44717c:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447180:	mov	w8, #0x1                   	// #1
  447184:	str	w8, [sp, #1260]
  447188:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  44718c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  447190:	str	x0, [sp, #1264]
  447194:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447198:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44719c:	stur	x0, [x29, #-240]
  4471a0:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  4471a4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4471a8:	str	x0, [sp, #2128]
  4471ac:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  4471b0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4471b4:	stur	x0, [x29, #-104]
  4471b8:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  4471bc:	ldur	x8, [x29, #-112]
  4471c0:	cbnz	x8, 4471cc <ASN1_generate_nconf@plt+0x288cc>
  4471c4:	bl	44aecc <ASN1_generate_nconf@plt+0x2c5cc>
  4471c8:	stur	x0, [x29, #-112]
  4471cc:	ldur	x8, [x29, #-112]
  4471d0:	cbz	x8, 4471f8 <ASN1_generate_nconf@plt+0x288f8>
  4471d4:	ldur	x0, [x29, #-112]
  4471d8:	str	x0, [sp, #432]
  4471dc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4471e0:	ldr	x8, [sp, #432]
  4471e4:	str	x0, [sp, #424]
  4471e8:	mov	x0, x8
  4471ec:	ldr	x1, [sp, #424]
  4471f0:	bl	44aee0 <ASN1_generate_nconf@plt+0x2c5e0>
  4471f4:	cbnz	w0, 447218 <ASN1_generate_nconf@plt+0x28918>
  4471f8:	ldr	x8, [sp, #608]
  4471fc:	ldr	x0, [x8]
  447200:	ldr	x9, [sp, #632]
  447204:	ldr	x2, [x9]
  447208:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  44720c:	add	x1, x1, #0x447
  447210:	bl	4196e0 <BIO_printf@plt>
  447214:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447218:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  44721c:	mov	w8, #0x1                   	// #1
  447220:	stur	w8, [x29, #-116]
  447224:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447228:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44722c:	str	x0, [sp, #1336]
  447230:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447234:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  447238:	str	x0, [sp, #1584]
  44723c:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447240:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  447244:	str	x0, [sp, #2096]
  447248:	ldr	x0, [sp, #2096]
  44724c:	bl	41e3c0 <strlen@plt>
  447250:	str	w0, [sp, #1348]
  447254:	str	wzr, [sp, #1352]
  447258:	str	wzr, [sp, #1736]
  44725c:	ldr	w8, [sp, #1736]
  447260:	ldr	w9, [sp, #1348]
  447264:	cmp	w8, w9
  447268:	b.gt	4472ec <ASN1_generate_nconf@plt+0x289ec>
  44726c:	ldr	w8, [sp, #1736]
  447270:	ldr	w9, [sp, #1348]
  447274:	cmp	w8, w9
  447278:	b.eq	447290 <ASN1_generate_nconf@plt+0x28990>  // b.none
  44727c:	ldr	x8, [sp, #2096]
  447280:	ldrsw	x9, [sp, #1736]
  447284:	ldrb	w10, [x8, x9]
  447288:	cmp	w10, #0x2c
  44728c:	b.ne	4472dc <ASN1_generate_nconf@plt+0x289dc>  // b.any
  447290:	ldr	x8, [sp, #2096]
  447294:	ldrsw	x9, [sp, #1352]
  447298:	add	x0, x8, x9
  44729c:	bl	41a130 <atoi@plt>
  4472a0:	ldrsw	x8, [sp, #1356]
  4472a4:	mov	x9, #0x2                   	// #2
  4472a8:	mul	x8, x9, x8
  4472ac:	add	x9, sp, #0x550
  4472b0:	add	x8, x9, x8
  4472b4:	strh	w0, [x8]
  4472b8:	ldr	w10, [sp, #1356]
  4472bc:	add	w10, w10, #0x1
  4472c0:	str	w10, [sp, #1356]
  4472c4:	cmp	w10, #0x64
  4472c8:	b.ne	4472d0 <ASN1_generate_nconf@plt+0x289d0>  // b.any
  4472cc:	b	4472ec <ASN1_generate_nconf@plt+0x289ec>
  4472d0:	ldr	w8, [sp, #1736]
  4472d4:	add	w8, w8, #0x1
  4472d8:	str	w8, [sp, #1352]
  4472dc:	ldr	w8, [sp, #1736]
  4472e0:	add	w8, w8, #0x1
  4472e4:	str	w8, [sp, #1736]
  4472e8:	b	44725c <ASN1_generate_nconf@plt+0x2895c>
  4472ec:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  4472f0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4472f4:	adrp	x1, 487000 <ASN1_generate_nconf@plt+0x68700>
  4472f8:	add	x1, x1, #0x450
  4472fc:	add	x2, sp, #0x698
  447300:	bl	4713bc <ASN1_generate_nconf@plt+0x52abc>
  447304:	cbnz	w0, 44730c <ASN1_generate_nconf@plt+0x28a0c>
  447308:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  44730c:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447310:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  447314:	str	x0, [sp, #1600]
  447318:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  44731c:	mov	w8, #0x1                   	// #1
  447320:	str	w8, [sp, #1596]
  447324:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447328:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44732c:	str	x0, [sp, #1272]
  447330:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447334:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  447338:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44733c:	add	x8, x8, #0xa60
  447340:	str	x0, [x8]
  447344:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447348:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44734c:	bl	41a130 <atoi@plt>
  447350:	adrp	x8, 4aa000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3780>
  447354:	add	x8, x8, #0xef8
  447358:	str	w0, [x8]
  44735c:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447360:	mov	w8, #0x1                   	// #1
  447364:	str	w8, [sp, #1240]
  447368:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  44736c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  447370:	bl	41a130 <atoi@plt>
  447374:	str	w0, [sp, #1348]
  447378:	ldr	w8, [sp, #1348]
  44737c:	cmp	w8, #0x200
  447380:	str	w8, [sp, #420]
  447384:	b.eq	4473bc <ASN1_generate_nconf@plt+0x28abc>  // b.none
  447388:	b	44738c <ASN1_generate_nconf@plt+0x28a8c>
  44738c:	ldr	w8, [sp, #420]
  447390:	cmp	w8, #0x400
  447394:	b.eq	4473c8 <ASN1_generate_nconf@plt+0x28ac8>  // b.none
  447398:	b	44739c <ASN1_generate_nconf@plt+0x28a9c>
  44739c:	ldr	w8, [sp, #420]
  4473a0:	cmp	w8, #0x800
  4473a4:	b.eq	4473d4 <ASN1_generate_nconf@plt+0x28ad4>  // b.none
  4473a8:	b	4473ac <ASN1_generate_nconf@plt+0x28aac>
  4473ac:	ldr	w8, [sp, #420]
  4473b0:	cmp	w8, #0x1, lsl #12
  4473b4:	b.eq	4473e0 <ASN1_generate_nconf@plt+0x28ae0>  // b.none
  4473b8:	b	4473ec <ASN1_generate_nconf@plt+0x28aec>
  4473bc:	mov	w8, #0x1                   	// #1
  4473c0:	strb	w8, [sp, #1219]
  4473c4:	b	447410 <ASN1_generate_nconf@plt+0x28b10>
  4473c8:	mov	w8, #0x2                   	// #2
  4473cc:	strb	w8, [sp, #1219]
  4473d0:	b	447410 <ASN1_generate_nconf@plt+0x28b10>
  4473d4:	mov	w8, #0x3                   	// #3
  4473d8:	strb	w8, [sp, #1219]
  4473dc:	b	447410 <ASN1_generate_nconf@plt+0x28b10>
  4473e0:	mov	w8, #0x4                   	// #4
  4473e4:	strb	w8, [sp, #1219]
  4473e8:	b	447410 <ASN1_generate_nconf@plt+0x28b10>
  4473ec:	ldr	x8, [sp, #608]
  4473f0:	ldr	x0, [x8]
  4473f4:	ldr	x9, [sp, #632]
  4473f8:	ldr	x2, [x9]
  4473fc:	ldr	w3, [sp, #1348]
  447400:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  447404:	add	x1, x1, #0xec1
  447408:	bl	4196e0 <BIO_printf@plt>
  44740c:	b	446a2c <ASN1_generate_nconf@plt+0x2812c>
  447410:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447414:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  447418:	bl	41a130 <atoi@plt>
  44741c:	str	w0, [sp, #1236]
  447420:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447424:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  447428:	bl	41a130 <atoi@plt>
  44742c:	str	w0, [sp, #1232]
  447430:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447434:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  447438:	bl	41a130 <atoi@plt>
  44743c:	str	w0, [sp, #1228]
  447440:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447444:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  447448:	bl	41a130 <atoi@plt>
  44744c:	str	w0, [sp, #1648]
  447450:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447454:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  447458:	str	x0, [sp, #1176]
  44745c:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  447460:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  447464:	str	x0, [sp, #1168]
  447468:	b	447474 <ASN1_generate_nconf@plt+0x28b74>
  44746c:	mov	w8, #0x1                   	// #1
  447470:	str	w8, [sp, #1148]
  447474:	b	44610c <ASN1_generate_nconf@plt+0x2780c>
  447478:	ldr	w8, [sp, #1220]
  44747c:	cmp	w8, #0x2
  447480:	b.lt	4474a4 <ASN1_generate_nconf@plt+0x28ba4>  // b.tstop
  447484:	ldr	x8, [sp, #608]
  447488:	ldr	x0, [x8]
  44748c:	ldr	x9, [sp, #632]
  447490:	ldr	x2, [x9]
  447494:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  447498:	add	x1, x1, #0xef4
  44749c:	bl	4196e0 <BIO_printf@plt>
  4474a0:	b	446a2c <ASN1_generate_nconf@plt+0x2812c>
  4474a4:	ldr	w8, [sp, #1596]
  4474a8:	cbz	w8, 4474fc <ASN1_generate_nconf@plt+0x28bfc>
  4474ac:	ldr	x8, [sp, #1600]
  4474b0:	cbz	x8, 4474d4 <ASN1_generate_nconf@plt+0x28bd4>
  4474b4:	ldr	x8, [sp, #608]
  4474b8:	ldr	x0, [x8]
  4474bc:	ldr	x9, [sp, #632]
  4474c0:	ldr	x2, [x9]
  4474c4:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  4474c8:	add	x1, x1, #0xf12
  4474cc:	bl	4196e0 <BIO_printf@plt>
  4474d0:	b	446a2c <ASN1_generate_nconf@plt+0x2812c>
  4474d4:	ldur	x8, [x29, #-104]
  4474d8:	cbz	x8, 4474fc <ASN1_generate_nconf@plt+0x28bfc>
  4474dc:	ldr	x8, [sp, #608]
  4474e0:	ldr	x0, [x8]
  4474e4:	ldr	x9, [sp, #632]
  4474e8:	ldr	x2, [x9]
  4474ec:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  4474f0:	add	x1, x1, #0xf48
  4474f4:	bl	4196e0 <BIO_printf@plt>
  4474f8:	b	446a2c <ASN1_generate_nconf@plt+0x2812c>
  4474fc:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  447500:	stur	w0, [x29, #-4]
  447504:	ldur	w8, [x29, #-4]
  447508:	cmp	w8, #0x1
  44750c:	b.ne	447550 <ASN1_generate_nconf@plt+0x28c50>  // b.any
  447510:	ldur	x8, [x29, #-192]
  447514:	cbz	x8, 447538 <ASN1_generate_nconf@plt+0x28c38>
  447518:	ldr	x8, [sp, #608]
  44751c:	ldr	x0, [x8]
  447520:	ldr	x9, [sp, #632]
  447524:	ldr	x2, [x9]
  447528:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  44752c:	add	x1, x1, #0xf84
  447530:	bl	4196e0 <BIO_printf@plt>
  447534:	b	446a2c <ASN1_generate_nconf@plt+0x2812c>
  447538:	str	wzr, [sp, #1224]
  44753c:	bl	472544 <ASN1_generate_nconf@plt+0x53c44>
  447540:	ldr	x1, [x0]
  447544:	sub	x0, x29, #0xc0
  447548:	bl	44ae58 <ASN1_generate_nconf@plt+0x2c558>
  44754c:	b	44755c <ASN1_generate_nconf@plt+0x28c5c>
  447550:	ldur	w8, [x29, #-4]
  447554:	cbz	w8, 44755c <ASN1_generate_nconf@plt+0x28c5c>
  447558:	b	446a2c <ASN1_generate_nconf@plt+0x2812c>
  44755c:	ldr	w8, [sp, #1256]
  447560:	cmp	w8, #0x304
  447564:	b.ne	447588 <ASN1_generate_nconf@plt+0x28c88>  // b.any
  447568:	ldr	x8, [sp, #1336]
  44756c:	cbz	x8, 447588 <ASN1_generate_nconf@plt+0x28c88>
  447570:	ldr	x8, [sp, #608]
  447574:	ldr	x0, [x8]
  447578:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  44757c:	add	x1, x1, #0xfc4
  447580:	bl	4196e0 <BIO_printf@plt>
  447584:	b	446a2c <ASN1_generate_nconf@plt+0x2812c>
  447588:	ldur	x8, [x29, #-184]
  44758c:	cbz	x8, 447650 <ASN1_generate_nconf@plt+0x28d50>
  447590:	ldur	x8, [x29, #-248]
  447594:	str	x8, [sp, #1104]
  447598:	ldur	x8, [x29, #-256]
  44759c:	str	x8, [sp, #1096]
  4475a0:	ldur	x8, [x29, #-192]
  4475a4:	cbnz	x8, 4475c8 <ASN1_generate_nconf@plt+0x28cc8>
  4475a8:	ldr	x8, [sp, #608]
  4475ac:	ldr	x0, [x8]
  4475b0:	ldr	x9, [sp, #632]
  4475b4:	ldr	x2, [x9]
  4475b8:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  4475bc:	add	x1, x1, #0xfee
  4475c0:	bl	4196e0 <BIO_printf@plt>
  4475c4:	b	446a2c <ASN1_generate_nconf@plt+0x2812c>
  4475c8:	ldur	x0, [x29, #-184]
  4475cc:	sub	x1, x29, #0xf8
  4475d0:	sub	x2, x29, #0x100
  4475d4:	mov	w8, wzr
  4475d8:	mov	w3, w8
  4475dc:	bl	419a10 <BIO_parse_hostserv@plt>
  4475e0:	str	w0, [sp, #1116]
  4475e4:	ldr	x9, [sp, #1104]
  4475e8:	ldur	x10, [x29, #-248]
  4475ec:	cmp	x9, x10
  4475f0:	b.eq	447604 <ASN1_generate_nconf@plt+0x28d04>  // b.none
  4475f4:	ldr	x0, [sp, #1104]
  4475f8:	ldr	x1, [sp, #680]
  4475fc:	mov	w2, #0x61b                 	// #1563
  447600:	bl	41b180 <CRYPTO_free@plt>
  447604:	ldr	x8, [sp, #1096]
  447608:	ldur	x9, [x29, #-256]
  44760c:	cmp	x8, x9
  447610:	b.eq	447624 <ASN1_generate_nconf@plt+0x28d24>  // b.none
  447614:	ldr	x0, [sp, #1096]
  447618:	ldr	x1, [sp, #680]
  44761c:	mov	w2, #0x61d                 	// #1565
  447620:	bl	41b180 <CRYPTO_free@plt>
  447624:	ldr	w8, [sp, #1116]
  447628:	cbnz	w8, 44764c <ASN1_generate_nconf@plt+0x28d4c>
  44762c:	ldr	x8, [sp, #608]
  447630:	ldr	x0, [x8]
  447634:	ldr	x9, [sp, #632]
  447638:	ldr	x2, [x9]
  44763c:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  447640:	add	x1, x1, #0x27
  447644:	bl	4196e0 <BIO_printf@plt>
  447648:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  44764c:	b	4476f4 <ASN1_generate_nconf@plt+0x28df4>
  447650:	mov	w8, #0x1                   	// #1
  447654:	str	w8, [sp, #1092]
  447658:	ldur	x9, [x29, #-248]
  44765c:	str	x9, [sp, #1080]
  447660:	ldur	x9, [x29, #-256]
  447664:	str	x9, [sp, #1072]
  447668:	ldur	x9, [x29, #-192]
  44766c:	cbz	x9, 44768c <ASN1_generate_nconf@plt+0x28d8c>
  447670:	ldur	x0, [x29, #-192]
  447674:	sub	x1, x29, #0xf8
  447678:	sub	x2, x29, #0x100
  44767c:	mov	w8, wzr
  447680:	mov	w3, w8
  447684:	bl	419a10 <BIO_parse_hostserv@plt>
  447688:	str	w0, [sp, #1092]
  44768c:	ldr	x8, [sp, #1080]
  447690:	ldur	x9, [x29, #-248]
  447694:	cmp	x8, x9
  447698:	b.eq	4476ac <ASN1_generate_nconf@plt+0x28dac>  // b.none
  44769c:	ldr	x0, [sp, #1080]
  4476a0:	ldr	x1, [sp, #680]
  4476a4:	mov	w2, #0x62a                 	// #1578
  4476a8:	bl	41b180 <CRYPTO_free@plt>
  4476ac:	ldr	x8, [sp, #1072]
  4476b0:	ldur	x9, [x29, #-256]
  4476b4:	cmp	x8, x9
  4476b8:	b.eq	4476cc <ASN1_generate_nconf@plt+0x28dcc>  // b.none
  4476bc:	ldr	x0, [sp, #1072]
  4476c0:	ldr	x1, [sp, #680]
  4476c4:	mov	w2, #0x62c                 	// #1580
  4476c8:	bl	41b180 <CRYPTO_free@plt>
  4476cc:	ldr	w8, [sp, #1092]
  4476d0:	cbnz	w8, 4476f4 <ASN1_generate_nconf@plt+0x28df4>
  4476d4:	ldr	x8, [sp, #608]
  4476d8:	ldr	x0, [x8]
  4476dc:	ldr	x9, [sp, #632]
  4476e0:	ldr	x2, [x9]
  4476e4:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  4476e8:	add	x1, x1, #0x53
  4476ec:	bl	4196e0 <BIO_printf@plt>
  4476f0:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  4476f4:	ldur	x8, [x29, #-200]
  4476f8:	cbz	x8, 447740 <ASN1_generate_nconf@plt+0x28e40>
  4476fc:	ldur	x0, [x29, #-200]
  447700:	add	x1, sp, #0x878
  447704:	add	x2, sp, #0x870
  447708:	mov	w8, wzr
  44770c:	mov	w3, w8
  447710:	bl	419a10 <BIO_parse_hostserv@plt>
  447714:	str	w0, [sp, #1068]
  447718:	ldr	w8, [sp, #1068]
  44771c:	cbnz	w8, 447740 <ASN1_generate_nconf@plt+0x28e40>
  447720:	ldr	x8, [sp, #608]
  447724:	ldr	x0, [x8]
  447728:	ldr	x9, [sp, #632]
  44772c:	ldr	x2, [x9]
  447730:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  447734:	add	x1, x1, #0x95
  447738:	bl	4196e0 <BIO_printf@plt>
  44773c:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447740:	ldr	w8, [sp, #1700]
  447744:	cmp	w8, #0x1
  447748:	b.ne	447770 <ASN1_generate_nconf@plt+0x28e70>  // b.any
  44774c:	ldr	w8, [sp, #1696]
  447750:	cmp	w8, #0x1
  447754:	b.eq	447770 <ASN1_generate_nconf@plt+0x28e70>  // b.none
  447758:	ldr	x8, [sp, #608]
  44775c:	ldr	x0, [x8]
  447760:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  447764:	add	x1, x1, #0xca
  447768:	bl	4196e0 <BIO_printf@plt>
  44776c:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447770:	mov	w8, #0xffffffff            	// #-1
  447774:	ldr	x9, [sp, #600]
  447778:	str	w8, [x9, #16]
  44777c:	ldr	x10, [sp, #1336]
  447780:	cbz	x10, 4477bc <ASN1_generate_nconf@plt+0x28ebc>
  447784:	ldr	x1, [sp, #1336]
  447788:	ldr	x0, [sp, #592]
  44778c:	bl	46efac <ASN1_generate_nconf@plt+0x506ac>
  447790:	ldr	x8, [sp, #600]
  447794:	str	x0, [x8]
  447798:	ldr	x9, [x8]
  44779c:	cbnz	x9, 4477b8 <ASN1_generate_nconf@plt+0x28eb8>
  4477a0:	ldr	x8, [sp, #608]
  4477a4:	ldr	x0, [x8]
  4477a8:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  4477ac:	add	x1, x1, #0xf9
  4477b0:	bl	4196e0 <BIO_printf@plt>
  4477b4:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  4477b8:	b	4477c8 <ASN1_generate_nconf@plt+0x28ec8>
  4477bc:	mov	x8, xzr
  4477c0:	ldr	x9, [sp, #600]
  4477c4:	str	x8, [x9]
  4477c8:	ldr	x0, [sp, #2152]
  4477cc:	mov	x8, xzr
  4477d0:	mov	x1, x8
  4477d4:	add	x2, sp, #0x860
  4477d8:	mov	x3, x8
  4477dc:	bl	46b49c <ASN1_generate_nconf@plt+0x4cb9c>
  4477e0:	cbnz	w0, 4477fc <ASN1_generate_nconf@plt+0x28efc>
  4477e4:	ldr	x8, [sp, #608]
  4477e8:	ldr	x0, [x8]
  4477ec:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4477f0:	add	x1, x1, #0x395
  4477f4:	bl	4196e0 <BIO_printf@plt>
  4477f8:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  4477fc:	ldur	x8, [x29, #-216]
  447800:	cbnz	x8, 44780c <ASN1_generate_nconf@plt+0x28f0c>
  447804:	ldur	x8, [x29, #-208]
  447808:	stur	x8, [x29, #-216]
  44780c:	ldur	x8, [x29, #-216]
  447810:	cbz	x8, 447854 <ASN1_generate_nconf@plt+0x28f54>
  447814:	ldur	x0, [x29, #-216]
  447818:	ldr	w1, [sp, #1780]
  44781c:	ldr	x3, [sp, #2144]
  447820:	ldr	x4, [sp, #1608]
  447824:	mov	w8, wzr
  447828:	mov	w2, w8
  44782c:	adrp	x5, 489000 <ASN1_generate_nconf@plt+0x6a700>
  447830:	add	x5, x5, #0x11f
  447834:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  447838:	stur	x0, [x29, #-32]
  44783c:	ldur	x9, [x29, #-32]
  447840:	cbnz	x9, 447854 <ASN1_generate_nconf@plt+0x28f54>
  447844:	ldr	x8, [sp, #608]
  447848:	ldr	x0, [x8]
  44784c:	bl	41e780 <ERR_print_errors@plt>
  447850:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447854:	ldur	x8, [x29, #-208]
  447858:	cbz	x8, 44788c <ASN1_generate_nconf@plt+0x28f8c>
  44785c:	ldur	x0, [x29, #-208]
  447860:	ldr	w1, [sp, #1784]
  447864:	adrp	x2, 489000 <ASN1_generate_nconf@plt+0x6a700>
  447868:	add	x2, x2, #0x143
  44786c:	bl	46bd9c <ASN1_generate_nconf@plt+0x4d49c>
  447870:	stur	x0, [x29, #-64]
  447874:	ldur	x8, [x29, #-64]
  447878:	cbnz	x8, 44788c <ASN1_generate_nconf@plt+0x28f8c>
  44787c:	ldr	x8, [sp, #608]
  447880:	ldr	x0, [x8]
  447884:	bl	41e780 <ERR_print_errors@plt>
  447888:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  44788c:	ldur	x8, [x29, #-224]
  447890:	cbz	x8, 4478bc <ASN1_generate_nconf@plt+0x28fbc>
  447894:	ldur	x0, [x29, #-224]
  447898:	sub	x1, x29, #0x38
  44789c:	mov	w2, #0x8005                	// #32773
  4478a0:	mov	x8, xzr
  4478a4:	mov	x3, x8
  4478a8:	adrp	x4, 489000 <ASN1_generate_nconf@plt+0x6a700>
  4478ac:	add	x4, x4, #0x15b
  4478b0:	bl	46ca14 <ASN1_generate_nconf@plt+0x4e114>
  4478b4:	cbnz	w0, 4478bc <ASN1_generate_nconf@plt+0x28fbc>
  4478b8:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  4478bc:	ldr	x8, [sp, #2104]
  4478c0:	cbz	x8, 447954 <ASN1_generate_nconf@plt+0x29054>
  4478c4:	ldr	x0, [sp, #2104]
  4478c8:	ldr	w1, [sp, #1684]
  4478cc:	bl	46c378 <ASN1_generate_nconf@plt+0x4da78>
  4478d0:	str	x0, [sp, #1056]
  4478d4:	ldr	x8, [sp, #1056]
  4478d8:	cbnz	x8, 447904 <ASN1_generate_nconf@plt+0x29004>
  4478dc:	ldr	x8, [sp, #608]
  4478e0:	ldr	x0, [x8]
  4478e4:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  4478e8:	add	x1, x1, #0x174
  4478ec:	bl	41a930 <BIO_puts@plt>
  4478f0:	ldr	x8, [sp, #608]
  4478f4:	ldr	x9, [x8]
  4478f8:	mov	x0, x9
  4478fc:	bl	41e780 <ERR_print_errors@plt>
  447900:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447904:	bl	44af0c <ASN1_generate_nconf@plt+0x2c60c>
  447908:	stur	x0, [x29, #-128]
  44790c:	ldur	x8, [x29, #-128]
  447910:	cbz	x8, 447924 <ASN1_generate_nconf@plt+0x29024>
  447914:	ldur	x0, [x29, #-128]
  447918:	ldr	x1, [sp, #1056]
  44791c:	bl	44af20 <ASN1_generate_nconf@plt+0x2c620>
  447920:	cbnz	w0, 447954 <ASN1_generate_nconf@plt+0x29054>
  447924:	ldr	x8, [sp, #608]
  447928:	ldr	x0, [x8]
  44792c:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  447930:	add	x1, x1, #0x187
  447934:	bl	41a930 <BIO_puts@plt>
  447938:	ldr	x8, [sp, #608]
  44793c:	ldr	x9, [x8]
  447940:	mov	x0, x9
  447944:	bl	41e780 <ERR_print_errors@plt>
  447948:	ldr	x0, [sp, #1056]
  44794c:	bl	41cfc0 <X509_CRL_free@plt>
  447950:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447954:	sub	x0, x29, #0x50
  447958:	bl	474938 <ASN1_generate_nconf@plt+0x56038>
  44795c:	cbnz	w0, 447964 <ASN1_generate_nconf@plt+0x29064>
  447960:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447964:	ldr	x8, [sp, #584]
  447968:	ldr	x9, [x8]
  44796c:	cbnz	x9, 4479d4 <ASN1_generate_nconf@plt+0x290d4>
  447970:	ldr	x8, [sp, #624]
  447974:	ldr	w9, [x8]
  447978:	cbz	w9, 4479b8 <ASN1_generate_nconf@plt+0x290b8>
  44797c:	ldr	x8, [sp, #616]
  447980:	ldr	w9, [x8]
  447984:	cbnz	w9, 4479b8 <ASN1_generate_nconf@plt+0x290b8>
  447988:	bl	41a9b0 <BIO_s_null@plt>
  44798c:	bl	41b5c0 <BIO_new@plt>
  447990:	ldr	x8, [sp, #584]
  447994:	str	x0, [x8]
  447998:	ldr	w9, [sp, #1208]
  44799c:	cbz	w9, 4479b4 <ASN1_generate_nconf@plt+0x290b4>
  4479a0:	ldr	x8, [sp, #1184]
  4479a4:	cbnz	x8, 4479b4 <ASN1_generate_nconf@plt+0x290b4>
  4479a8:	mov	w0, #0x8001                	// #32769
  4479ac:	bl	46f580 <ASN1_generate_nconf@plt+0x50c80>
  4479b0:	str	x0, [sp, #1184]
  4479b4:	b	4479d4 <ASN1_generate_nconf@plt+0x290d4>
  4479b8:	ldr	x8, [sp, #584]
  4479bc:	ldr	x9, [x8]
  4479c0:	cbnz	x9, 4479d4 <ASN1_generate_nconf@plt+0x290d4>
  4479c4:	mov	w0, #0x8001                	// #32769
  4479c8:	bl	46f580 <ASN1_generate_nconf@plt+0x50c80>
  4479cc:	ldr	x8, [sp, #584]
  4479d0:	str	x0, [x8]
  4479d4:	ldr	x0, [sp, #1328]
  4479d8:	mov	x8, xzr
  4479dc:	mov	x1, x8
  4479e0:	add	x2, sp, #0x500
  4479e4:	mov	x3, x8
  4479e8:	bl	46b49c <ASN1_generate_nconf@plt+0x4cb9c>
  4479ec:	cbnz	w0, 447a08 <ASN1_generate_nconf@plt+0x29108>
  4479f0:	ldr	x8, [sp, #608]
  4479f4:	ldr	x0, [x8]
  4479f8:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4479fc:	add	x1, x1, #0x395
  447a00:	bl	4196e0 <BIO_printf@plt>
  447a04:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447a08:	ldur	x0, [x29, #-136]
  447a0c:	bl	41daf0 <SSL_CTX_new@plt>
  447a10:	stur	x0, [x29, #-48]
  447a14:	ldur	x8, [x29, #-48]
  447a18:	cbnz	x8, 447a2c <ASN1_generate_nconf@plt+0x2912c>
  447a1c:	ldr	x8, [sp, #608]
  447a20:	ldr	x0, [x8]
  447a24:	bl	41e780 <ERR_print_errors@plt>
  447a28:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447a2c:	ldur	x0, [x29, #-48]
  447a30:	mov	w1, #0x4e                  	// #78
  447a34:	mov	x2, #0x4                   	// #4
  447a38:	mov	x8, xzr
  447a3c:	mov	x3, x8
  447a40:	bl	41ad30 <SSL_CTX_ctrl@plt>
  447a44:	ldr	w9, [sp, #1760]
  447a48:	cbz	w9, 447a58 <ASN1_generate_nconf@plt+0x29158>
  447a4c:	ldur	x0, [x29, #-48]
  447a50:	ldr	w1, [sp, #1760]
  447a54:	bl	47592c <ASN1_generate_nconf@plt+0x5702c>
  447a58:	ldur	x0, [x29, #-88]
  447a5c:	ldur	x1, [x29, #-96]
  447a60:	ldur	x2, [x29, #-48]
  447a64:	bl	4755b8 <ASN1_generate_nconf@plt+0x56cb8>
  447a68:	cbnz	w0, 447a70 <ASN1_generate_nconf@plt+0x29170>
  447a6c:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447a70:	ldr	x8, [sp, #1560]
  447a74:	cbz	x8, 447ab4 <ASN1_generate_nconf@plt+0x291b4>
  447a78:	ldur	x0, [x29, #-48]
  447a7c:	ldr	x1, [sp, #1560]
  447a80:	bl	41e010 <SSL_CTX_config@plt>
  447a84:	cbnz	w0, 447ab4 <ASN1_generate_nconf@plt+0x291b4>
  447a88:	ldr	x8, [sp, #608]
  447a8c:	ldr	x0, [x8]
  447a90:	ldr	x2, [sp, #1560]
  447a94:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  447a98:	add	x1, x1, #0x199
  447a9c:	bl	4196e0 <BIO_printf@plt>
  447aa0:	ldr	x8, [sp, #608]
  447aa4:	ldr	x9, [x8]
  447aa8:	mov	x0, x9
  447aac:	bl	41e780 <ERR_print_errors@plt>
  447ab0:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447ab4:	ldr	w8, [sp, #1256]
  447ab8:	cbz	w8, 447adc <ASN1_generate_nconf@plt+0x291dc>
  447abc:	ldur	x0, [x29, #-48]
  447ac0:	ldrsw	x2, [sp, #1256]
  447ac4:	mov	w1, #0x7b                  	// #123
  447ac8:	mov	x8, xzr
  447acc:	mov	x3, x8
  447ad0:	bl	41ad30 <SSL_CTX_ctrl@plt>
  447ad4:	cbnz	x0, 447adc <ASN1_generate_nconf@plt+0x291dc>
  447ad8:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447adc:	ldr	w8, [sp, #1252]
  447ae0:	cbz	w8, 447b04 <ASN1_generate_nconf@plt+0x29204>
  447ae4:	ldur	x0, [x29, #-48]
  447ae8:	ldrsw	x2, [sp, #1252]
  447aec:	mov	w1, #0x7c                  	// #124
  447af0:	mov	x8, xzr
  447af4:	mov	x3, x8
  447af8:	bl	41ad30 <SSL_CTX_ctrl@plt>
  447afc:	cbnz	x0, 447b04 <ASN1_generate_nconf@plt+0x29204>
  447b00:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447b04:	ldr	w8, [sp, #1748]
  447b08:	cbz	w8, 447b44 <ASN1_generate_nconf@plt+0x29244>
  447b0c:	ldur	x0, [x29, #-48]
  447b10:	ldur	x1, [x29, #-72]
  447b14:	bl	41be70 <SSL_CTX_set1_param@plt>
  447b18:	cbnz	w0, 447b44 <ASN1_generate_nconf@plt+0x29244>
  447b1c:	ldr	x8, [sp, #608]
  447b20:	ldr	x0, [x8]
  447b24:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  447b28:	add	x1, x1, #0x1b9
  447b2c:	bl	4196e0 <BIO_printf@plt>
  447b30:	ldr	x8, [sp, #608]
  447b34:	ldr	x9, [x8]
  447b38:	mov	x0, x9
  447b3c:	bl	41e780 <ERR_print_errors@plt>
  447b40:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447b44:	ldr	w8, [sp, #1240]
  447b48:	cbz	w8, 447b64 <ASN1_generate_nconf@plt+0x29264>
  447b4c:	ldur	x0, [x29, #-48]
  447b50:	mov	w1, #0x21                  	// #33
  447b54:	mov	x2, #0x100                 	// #256
  447b58:	mov	x8, xzr
  447b5c:	mov	x3, x8
  447b60:	bl	41ad30 <SSL_CTX_ctrl@plt>
  447b64:	ldr	w8, [sp, #1236]
  447b68:	cmp	w8, #0x0
  447b6c:	cset	w8, ls  // ls = plast
  447b70:	tbnz	w8, #0, 447bb8 <ASN1_generate_nconf@plt+0x292b8>
  447b74:	ldur	x0, [x29, #-48]
  447b78:	ldr	w8, [sp, #1236]
  447b7c:	mov	w2, w8
  447b80:	mov	w1, #0x34                  	// #52
  447b84:	mov	x9, xzr
  447b88:	mov	x3, x9
  447b8c:	bl	41ad30 <SSL_CTX_ctrl@plt>
  447b90:	cbnz	x0, 447bb8 <ASN1_generate_nconf@plt+0x292b8>
  447b94:	ldr	x8, [sp, #608]
  447b98:	ldr	x0, [x8]
  447b9c:	ldr	x9, [sp, #632]
  447ba0:	ldr	x2, [x9]
  447ba4:	ldr	w3, [sp, #1236]
  447ba8:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  447bac:	add	x1, x1, #0x1d6
  447bb0:	bl	4196e0 <BIO_printf@plt>
  447bb4:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447bb8:	ldr	w8, [sp, #1232]
  447bbc:	cmp	w8, #0x0
  447bc0:	cset	w8, ls  // ls = plast
  447bc4:	tbnz	w8, #0, 447c0c <ASN1_generate_nconf@plt+0x2930c>
  447bc8:	ldur	x0, [x29, #-48]
  447bcc:	ldr	w8, [sp, #1232]
  447bd0:	mov	w2, w8
  447bd4:	mov	w1, #0x7d                  	// #125
  447bd8:	mov	x9, xzr
  447bdc:	mov	x3, x9
  447be0:	bl	41ad30 <SSL_CTX_ctrl@plt>
  447be4:	cbnz	x0, 447c0c <ASN1_generate_nconf@plt+0x2930c>
  447be8:	ldr	x8, [sp, #608]
  447bec:	ldr	x0, [x8]
  447bf0:	ldr	x9, [sp, #632]
  447bf4:	ldr	x2, [x9]
  447bf8:	ldr	w3, [sp, #1232]
  447bfc:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  447c00:	add	x1, x1, #0x20f
  447c04:	bl	4196e0 <BIO_printf@plt>
  447c08:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447c0c:	ldr	w8, [sp, #1228]
  447c10:	cmp	w8, #0x0
  447c14:	cset	w8, ls  // ls = plast
  447c18:	tbnz	w8, #0, 447c60 <ASN1_generate_nconf@plt+0x29360>
  447c1c:	ldur	x0, [x29, #-48]
  447c20:	ldr	w8, [sp, #1228]
  447c24:	mov	w2, w8
  447c28:	mov	w1, #0x7e                  	// #126
  447c2c:	mov	x9, xzr
  447c30:	mov	x3, x9
  447c34:	bl	41ad30 <SSL_CTX_ctrl@plt>
  447c38:	cbnz	x0, 447c60 <ASN1_generate_nconf@plt+0x29360>
  447c3c:	ldr	x8, [sp, #608]
  447c40:	ldr	x0, [x8]
  447c44:	ldr	x9, [sp, #632]
  447c48:	ldr	x2, [x9]
  447c4c:	ldr	w3, [sp, #1228]
  447c50:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  447c54:	add	x1, x1, #0x24a
  447c58:	bl	4196e0 <BIO_printf@plt>
  447c5c:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447c60:	ldr	w8, [sp, #1648]
  447c64:	cmp	w8, #0x0
  447c68:	cset	w8, le
  447c6c:	tbnz	w8, #0, 447c7c <ASN1_generate_nconf@plt+0x2937c>
  447c70:	ldur	x0, [x29, #-48]
  447c74:	ldrsw	x1, [sp, #1648]
  447c78:	bl	41add0 <SSL_CTX_set_default_read_buffer_len@plt>
  447c7c:	ldrb	w8, [sp, #1219]
  447c80:	cmp	w8, #0x0
  447c84:	cset	w8, le
  447c88:	tbnz	w8, #0, 447cc0 <ASN1_generate_nconf@plt+0x293c0>
  447c8c:	ldur	x0, [x29, #-48]
  447c90:	ldrb	w1, [sp, #1219]
  447c94:	bl	41e750 <SSL_CTX_set_tlsext_max_fragment_length@plt>
  447c98:	cbnz	w0, 447cc0 <ASN1_generate_nconf@plt+0x293c0>
  447c9c:	ldr	x8, [sp, #608]
  447ca0:	ldr	x0, [x8]
  447ca4:	ldr	x9, [sp, #632]
  447ca8:	ldr	x2, [x9]
  447cac:	ldrb	w3, [sp, #1219]
  447cb0:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  447cb4:	add	x1, x1, #0x27a
  447cb8:	bl	4196e0 <BIO_printf@plt>
  447cbc:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447cc0:	ldur	x0, [x29, #-48]
  447cc4:	ldr	x1, [sp, #2136]
  447cc8:	ldr	x2, [sp, #2128]
  447ccc:	ldur	x3, [x29, #-232]
  447cd0:	ldur	x4, [x29, #-240]
  447cd4:	ldur	x5, [x29, #-128]
  447cd8:	ldr	w6, [sp, #1680]
  447cdc:	bl	47580c <ASN1_generate_nconf@plt+0x56f0c>
  447ce0:	cbnz	w0, 447d0c <ASN1_generate_nconf@plt+0x2940c>
  447ce4:	ldr	x8, [sp, #608]
  447ce8:	ldr	x0, [x8]
  447cec:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  447cf0:	add	x1, x1, #0x2b6
  447cf4:	bl	4196e0 <BIO_printf@plt>
  447cf8:	ldr	x8, [sp, #608]
  447cfc:	ldr	x9, [x8]
  447d00:	mov	x0, x9
  447d04:	bl	41e780 <ERR_print_errors@plt>
  447d08:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447d0c:	ldr	x8, [sp, #2120]
  447d10:	cbz	x8, 447d78 <ASN1_generate_nconf@plt+0x29478>
  447d14:	bl	44af4c <ASN1_generate_nconf@plt+0x2c64c>
  447d18:	str	x0, [sp, #1048]
  447d1c:	ldr	x8, [sp, #1048]
  447d20:	cbz	x8, 447d34 <ASN1_generate_nconf@plt+0x29434>
  447d24:	ldr	x0, [sp, #1048]
  447d28:	ldr	x1, [sp, #2120]
  447d2c:	bl	41e530 <SSL_add_file_cert_subjects_to_stack@plt>
  447d30:	cbnz	w0, 447d6c <ASN1_generate_nconf@plt+0x2946c>
  447d34:	ldr	x0, [sp, #1048]
  447d38:	adrp	x1, 41c000 <fork@plt>
  447d3c:	add	x1, x1, #0x690
  447d40:	bl	44af60 <ASN1_generate_nconf@plt+0x2c660>
  447d44:	ldr	x8, [sp, #608]
  447d48:	ldr	x0, [x8]
  447d4c:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  447d50:	add	x1, x1, #0x2d5
  447d54:	bl	4196e0 <BIO_printf@plt>
  447d58:	ldr	x8, [sp, #608]
  447d5c:	ldr	x9, [x8]
  447d60:	mov	x0, x9
  447d64:	bl	41e780 <ERR_print_errors@plt>
  447d68:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447d6c:	ldur	x0, [x29, #-48]
  447d70:	ldr	x1, [sp, #1048]
  447d74:	bl	41d310 <SSL_CTX_set0_CA_list@plt>
  447d78:	ldr	x8, [sp, #1616]
  447d7c:	cbz	x8, 447dc8 <ASN1_generate_nconf@plt+0x294c8>
  447d80:	ldur	x0, [x29, #-48]
  447d84:	ldr	x1, [sp, #1616]
  447d88:	bl	41d1b0 <SSL_CTX_set_client_cert_engine@plt>
  447d8c:	cbnz	w0, 447dc0 <ASN1_generate_nconf@plt+0x294c0>
  447d90:	ldr	x8, [sp, #608]
  447d94:	ldr	x0, [x8]
  447d98:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  447d9c:	add	x1, x1, #0x2ed
  447da0:	bl	41a930 <BIO_puts@plt>
  447da4:	ldr	x8, [sp, #608]
  447da8:	ldr	x9, [x8]
  447dac:	mov	x0, x9
  447db0:	bl	41e780 <ERR_print_errors@plt>
  447db4:	ldr	x0, [sp, #1616]
  447db8:	bl	41c8f0 <ENGINE_free@plt>
  447dbc:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447dc0:	ldr	x0, [sp, #1616]
  447dc4:	bl	41c8f0 <ENGINE_free@plt>
  447dc8:	ldr	x8, [sp, #576]
  447dcc:	ldr	x9, [x8]
  447dd0:	cbz	x9, 447e04 <ASN1_generate_nconf@plt+0x29504>
  447dd4:	ldr	x8, [sp, #616]
  447dd8:	ldr	w9, [x8]
  447ddc:	cbz	w9, 447df4 <ASN1_generate_nconf@plt+0x294f4>
  447de0:	ldr	x8, [sp, #584]
  447de4:	ldr	x0, [x8]
  447de8:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  447dec:	add	x1, x1, #0x30f
  447df0:	bl	4196e0 <BIO_printf@plt>
  447df4:	ldur	x0, [x29, #-48]
  447df8:	adrp	x1, 44a000 <ASN1_generate_nconf@plt+0x2b700>
  447dfc:	add	x1, x1, #0xf8c
  447e00:	bl	41d980 <SSL_CTX_set_psk_client_callback@plt>
  447e04:	ldr	x8, [sp, #1152]
  447e08:	cbz	x8, 447eb0 <ASN1_generate_nconf@plt+0x295b0>
  447e0c:	ldr	x0, [sp, #1152]
  447e10:	ldr	x1, [sp, #568]
  447e14:	bl	41b160 <BIO_new_file@plt>
  447e18:	str	x0, [sp, #1040]
  447e1c:	ldr	x8, [sp, #1040]
  447e20:	cbnz	x8, 447e50 <ASN1_generate_nconf@plt+0x29550>
  447e24:	ldr	x8, [sp, #608]
  447e28:	ldr	x0, [x8]
  447e2c:	ldr	x2, [sp, #1152]
  447e30:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  447e34:	add	x1, x1, #0x337
  447e38:	bl	4196e0 <BIO_printf@plt>
  447e3c:	ldr	x8, [sp, #608]
  447e40:	ldr	x9, [x8]
  447e44:	mov	x0, x9
  447e48:	bl	41e780 <ERR_print_errors@plt>
  447e4c:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447e50:	ldr	x0, [sp, #1040]
  447e54:	mov	x8, xzr
  447e58:	mov	x1, x8
  447e5c:	mov	x2, x8
  447e60:	mov	x3, x8
  447e64:	bl	41c500 <PEM_read_bio_SSL_SESSION@plt>
  447e68:	ldr	x8, [sp, #560]
  447e6c:	str	x0, [x8]
  447e70:	ldr	x0, [sp, #1040]
  447e74:	bl	41de90 <BIO_free@plt>
  447e78:	ldr	x8, [sp, #560]
  447e7c:	ldr	x9, [x8]
  447e80:	cbnz	x9, 447eb0 <ASN1_generate_nconf@plt+0x295b0>
  447e84:	ldr	x8, [sp, #608]
  447e88:	ldr	x0, [x8]
  447e8c:	ldr	x2, [sp, #1152]
  447e90:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  447e94:	add	x1, x1, #0x357
  447e98:	bl	4196e0 <BIO_printf@plt>
  447e9c:	ldr	x8, [sp, #608]
  447ea0:	ldr	x9, [x8]
  447ea4:	mov	x0, x9
  447ea8:	bl	41e780 <ERR_print_errors@plt>
  447eac:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447eb0:	ldr	x8, [sp, #576]
  447eb4:	ldr	x9, [x8]
  447eb8:	cbnz	x9, 447ec8 <ASN1_generate_nconf@plt+0x295c8>
  447ebc:	ldr	x8, [sp, #560]
  447ec0:	ldr	x9, [x8]
  447ec4:	cbz	x9, 447ed8 <ASN1_generate_nconf@plt+0x295d8>
  447ec8:	ldur	x0, [x29, #-48]
  447ecc:	adrp	x1, 44b000 <ASN1_generate_nconf@plt+0x2c700>
  447ed0:	add	x1, x1, #0x1e4
  447ed4:	bl	41ba80 <SSL_CTX_set_psk_use_session_callback@plt>
  447ed8:	ldr	x8, [sp, #1272]
  447edc:	cbz	x8, 447f18 <ASN1_generate_nconf@plt+0x29618>
  447ee0:	ldur	x0, [x29, #-48]
  447ee4:	ldr	x1, [sp, #1272]
  447ee8:	bl	41a700 <SSL_CTX_set_tlsext_use_srtp@plt>
  447eec:	cbz	w0, 447f18 <ASN1_generate_nconf@plt+0x29618>
  447ef0:	ldr	x8, [sp, #608]
  447ef4:	ldr	x0, [x8]
  447ef8:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  447efc:	add	x1, x1, #0x377
  447f00:	bl	4196e0 <BIO_printf@plt>
  447f04:	ldr	x8, [sp, #608]
  447f08:	ldr	x9, [x8]
  447f0c:	mov	x0, x9
  447f10:	bl	41e780 <ERR_print_errors@plt>
  447f14:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447f18:	ldur	x8, [x29, #-80]
  447f1c:	cbz	x8, 447f2c <ASN1_generate_nconf@plt+0x2962c>
  447f20:	ldur	x0, [x29, #-48]
  447f24:	ldur	x1, [x29, #-80]
  447f28:	bl	474670 <ASN1_generate_nconf@plt+0x55d70>
  447f2c:	ldr	x8, [sp, #600]
  447f30:	ldr	x9, [x8]
  447f34:	cbz	x9, 447f4c <ASN1_generate_nconf@plt+0x2964c>
  447f38:	ldur	x0, [x29, #-48]
  447f3c:	adrp	x1, 44b000 <ASN1_generate_nconf@plt+0x2c700>
  447f40:	add	x1, x1, #0x404
  447f44:	ldr	x2, [sp, #600]
  447f48:	bl	41c510 <SSL_CTX_set_next_proto_select_cb@plt>
  447f4c:	ldr	x8, [sp, #1584]
  447f50:	cbz	x8, 447fc4 <ASN1_generate_nconf@plt+0x296c4>
  447f54:	ldr	x1, [sp, #1584]
  447f58:	add	x0, sp, #0x408
  447f5c:	bl	46efac <ASN1_generate_nconf@plt+0x506ac>
  447f60:	str	x0, [sp, #1024]
  447f64:	ldr	x8, [sp, #1024]
  447f68:	cbnz	x8, 447f84 <ASN1_generate_nconf@plt+0x29684>
  447f6c:	ldr	x8, [sp, #608]
  447f70:	ldr	x0, [x8]
  447f74:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  447f78:	add	x1, x1, #0x393
  447f7c:	bl	4196e0 <BIO_printf@plt>
  447f80:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447f84:	ldur	x0, [x29, #-48]
  447f88:	ldr	x1, [sp, #1024]
  447f8c:	ldr	x8, [sp, #1032]
  447f90:	mov	w2, w8
  447f94:	bl	41d790 <SSL_CTX_set_alpn_protos@plt>
  447f98:	cbz	w0, 447fb4 <ASN1_generate_nconf@plt+0x296b4>
  447f9c:	ldr	x8, [sp, #608]
  447fa0:	ldr	x0, [x8]
  447fa4:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  447fa8:	add	x1, x1, #0x3b1
  447fac:	bl	4196e0 <BIO_printf@plt>
  447fb0:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  447fb4:	ldr	x0, [sp, #1024]
  447fb8:	ldr	x1, [sp, #680]
  447fbc:	mov	w2, #0x747                 	// #1863
  447fc0:	bl	41b180 <CRYPTO_free@plt>
  447fc4:	str	wzr, [sp, #1736]
  447fc8:	ldr	w8, [sp, #1736]
  447fcc:	ldr	w9, [sp, #1356]
  447fd0:	cmp	w8, w9
  447fd4:	b.ge	44803c <ASN1_generate_nconf@plt+0x2973c>  // b.tcont
  447fd8:	ldur	x0, [x29, #-48]
  447fdc:	ldrsw	x8, [sp, #1736]
  447fe0:	add	x9, sp, #0x550
  447fe4:	ldrh	w1, [x9, x8, lsl #1]
  447fe8:	mov	x8, xzr
  447fec:	mov	x2, x8
  447ff0:	mov	x3, x8
  447ff4:	mov	x4, x8
  447ff8:	adrp	x5, 44b000 <ASN1_generate_nconf@plt+0x2c700>
  447ffc:	add	x5, x5, #0x548
  448000:	mov	x6, x8
  448004:	bl	41af80 <SSL_CTX_add_client_custom_ext@plt>
  448008:	cbnz	w0, 44802c <ASN1_generate_nconf@plt+0x2972c>
  44800c:	ldr	x8, [sp, #608]
  448010:	ldr	x0, [x8]
  448014:	ldrsw	x9, [sp, #1736]
  448018:	add	x10, sp, #0x550
  44801c:	ldrh	w2, [x10, x9, lsl #1]
  448020:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  448024:	add	x1, x1, #0x3c5
  448028:	bl	4196e0 <BIO_printf@plt>
  44802c:	ldr	w8, [sp, #1736]
  448030:	add	w8, w8, #0x1
  448034:	str	w8, [sp, #1736]
  448038:	b	447fc8 <ASN1_generate_nconf@plt+0x296c8>
  44803c:	ldr	w8, [sp, #1716]
  448040:	cbz	w8, 448054 <ASN1_generate_nconf@plt+0x29754>
  448044:	ldur	x0, [x29, #-48]
  448048:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54700>
  44804c:	add	x1, x1, #0xce4
  448050:	bl	41cb00 <SSL_CTX_set_info_callback@plt>
  448054:	ldr	w8, [sp, #1260]
  448058:	cbz	w8, 448080 <ASN1_generate_nconf@plt+0x29780>
  44805c:	ldur	x0, [x29, #-48]
  448060:	mov	w8, wzr
  448064:	mov	w1, w8
  448068:	bl	41b470 <SSL_CTX_enable_ct@plt>
  44806c:	cbnz	w0, 448080 <ASN1_generate_nconf@plt+0x29780>
  448070:	ldr	x8, [sp, #608]
  448074:	ldr	x0, [x8]
  448078:	bl	41e780 <ERR_print_errors@plt>
  44807c:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  448080:	ldur	x0, [x29, #-48]
  448084:	ldr	x1, [sp, #1264]
  448088:	bl	46aa9c <ASN1_generate_nconf@plt+0x4c19c>
  44808c:	cbnz	w0, 4480ac <ASN1_generate_nconf@plt+0x297ac>
  448090:	ldr	w8, [sp, #1260]
  448094:	cbz	w8, 4480a8 <ASN1_generate_nconf@plt+0x297a8>
  448098:	ldr	x8, [sp, #608]
  44809c:	ldr	x0, [x8]
  4480a0:	bl	41e780 <ERR_print_errors@plt>
  4480a4:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  4480a8:	bl	41a250 <ERR_clear_error@plt>
  4480ac:	ldur	x0, [x29, #-48]
  4480b0:	ldr	w1, [sp, #1752]
  4480b4:	adrp	x2, 472000 <ASN1_generate_nconf@plt+0x53700>
  4480b8:	add	x2, x2, #0xa68
  4480bc:	bl	41e720 <SSL_CTX_set_verify@plt>
  4480c0:	ldur	x0, [x29, #-48]
  4480c4:	ldur	x1, [x29, #-152]
  4480c8:	ldur	x2, [x29, #-144]
  4480cc:	ldr	w3, [sp, #1800]
  4480d0:	ldr	w4, [sp, #1804]
  4480d4:	bl	46a9f4 <ASN1_generate_nconf@plt+0x4c0f4>
  4480d8:	cbnz	w0, 4480ec <ASN1_generate_nconf@plt+0x297ec>
  4480dc:	ldr	x8, [sp, #608]
  4480e0:	ldr	x0, [x8]
  4480e4:	bl	41e780 <ERR_print_errors@plt>
  4480e8:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  4480ec:	ldur	x0, [x29, #-48]
  4480f0:	ldur	x1, [x29, #-128]
  4480f4:	ldr	w2, [sp, #1680]
  4480f8:	bl	47574c <ASN1_generate_nconf@plt+0x56e4c>
  4480fc:	ldur	x8, [x29, #-48]
  448100:	ldur	x1, [x29, #-64]
  448104:	ldur	x2, [x29, #-32]
  448108:	ldur	x3, [x29, #-56]
  44810c:	ldr	w4, [sp, #1796]
  448110:	mov	x0, x8
  448114:	bl	472ee4 <ASN1_generate_nconf@plt+0x545e4>
  448118:	cbnz	w0, 448120 <ASN1_generate_nconf@plt+0x29820>
  44811c:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  448120:	ldr	w8, [sp, #1596]
  448124:	cbnz	w8, 44816c <ASN1_generate_nconf@plt+0x2986c>
  448128:	ldr	x8, [sp, #608]
  44812c:	ldr	x9, [x8]
  448130:	add	x3, sp, #0x620
  448134:	str	x9, [sp, #1568]
  448138:	ldur	x0, [x29, #-48]
  44813c:	mov	w1, #0x35                  	// #53
  448140:	adrp	x2, 44b000 <ASN1_generate_nconf@plt+0x2c700>
  448144:	add	x2, x2, #0x664
  448148:	str	x3, [sp, #408]
  44814c:	bl	41b720 <SSL_CTX_callback_ctrl@plt>
  448150:	ldur	x8, [x29, #-48]
  448154:	mov	x0, x8
  448158:	mov	w1, #0x36                  	// #54
  44815c:	mov	x8, xzr
  448160:	mov	x2, x8
  448164:	ldr	x3, [sp, #408]
  448168:	bl	41ad30 <SSL_CTX_ctrl@plt>
  44816c:	add	x8, sp, #0x500
  448170:	ldr	x8, [x8, #8]
  448174:	cbz	x8, 44821c <ASN1_generate_nconf@plt+0x2991c>
  448178:	ldr	w8, [sp, #1324]
  44817c:	cbnz	w8, 4481ac <ASN1_generate_nconf@plt+0x298ac>
  448180:	ldur	x0, [x29, #-48]
  448184:	add	x8, sp, #0x500
  448188:	ldr	x1, [x8, #8]
  44818c:	bl	419540 <SSL_CTX_set_srp_username@plt>
  448190:	cbnz	w0, 4481ac <ASN1_generate_nconf@plt+0x298ac>
  448194:	ldr	x8, [sp, #608]
  448198:	ldr	x0, [x8]
  44819c:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  4481a0:	add	x1, x1, #0x3fb
  4481a4:	bl	4196e0 <BIO_printf@plt>
  4481a8:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  4481ac:	ldr	w8, [sp, #1208]
  4481b0:	add	x1, sp, #0x500
  4481b4:	str	w8, [sp, #1296]
  4481b8:	ldr	x9, [sp, #616]
  4481bc:	ldr	w8, [x9]
  4481c0:	str	w8, [sp, #1300]
  4481c4:	ldur	x0, [x29, #-48]
  4481c8:	bl	41cf50 <SSL_CTX_set_srp_cb_arg@plt>
  4481cc:	ldur	x9, [x29, #-48]
  4481d0:	mov	x0, x9
  4481d4:	adrp	x1, 44b000 <ASN1_generate_nconf@plt+0x2c700>
  4481d8:	add	x1, x1, #0x718
  4481dc:	bl	41a880 <SSL_CTX_set_srp_client_pwd_callback@plt>
  4481e0:	ldur	x9, [x29, #-48]
  4481e4:	ldr	w1, [sp, #1308]
  4481e8:	mov	x0, x9
  4481ec:	bl	41b700 <SSL_CTX_set_srp_strength@plt>
  4481f0:	ldr	w8, [sp, #1208]
  4481f4:	cbnz	w8, 44820c <ASN1_generate_nconf@plt+0x2990c>
  4481f8:	ldr	x8, [sp, #616]
  4481fc:	ldr	w9, [x8]
  448200:	cbnz	w9, 44820c <ASN1_generate_nconf@plt+0x2990c>
  448204:	ldr	w8, [sp, #1304]
  448208:	cbnz	w8, 44821c <ASN1_generate_nconf@plt+0x2991c>
  44820c:	ldur	x0, [x29, #-48]
  448210:	adrp	x1, 44b000 <ASN1_generate_nconf@plt+0x2c700>
  448214:	add	x1, x1, #0x818
  448218:	bl	41a4c0 <SSL_CTX_set_srp_verify_param_callback@plt>
  44821c:	ldur	x8, [x29, #-104]
  448220:	cbz	x8, 448268 <ASN1_generate_nconf@plt+0x29968>
  448224:	ldur	x0, [x29, #-48]
  448228:	bl	41da20 <SSL_CTX_dane_enable@plt>
  44822c:	cmp	w0, #0x0
  448230:	cset	w8, gt
  448234:	tbnz	w8, #0, 448268 <ASN1_generate_nconf@plt+0x29968>
  448238:	ldr	x8, [sp, #608]
  44823c:	ldr	x0, [x8]
  448240:	ldr	x9, [sp, #632]
  448244:	ldr	x2, [x9]
  448248:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44824c:	add	x1, x1, #0x417
  448250:	bl	4196e0 <BIO_printf@plt>
  448254:	ldr	x8, [sp, #608]
  448258:	ldr	x9, [x8]
  44825c:	mov	x0, x9
  448260:	bl	41e780 <ERR_print_errors@plt>
  448264:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  448268:	ldur	x0, [x29, #-48]
  44826c:	mov	w1, #0x2c                  	// #44
  448270:	mov	x2, #0x201                 	// #513
  448274:	mov	x8, xzr
  448278:	mov	x3, x8
  44827c:	bl	41ad30 <SSL_CTX_ctrl@plt>
  448280:	ldur	x8, [x29, #-48]
  448284:	mov	x0, x8
  448288:	adrp	x1, 44b000 <ASN1_generate_nconf@plt+0x2c700>
  44828c:	add	x1, x1, #0x9c0
  448290:	bl	419e90 <SSL_CTX_sess_set_new_cb@plt>
  448294:	ldur	x0, [x29, #-48]
  448298:	ldr	x1, [sp, #1176]
  44829c:	bl	475f08 <ASN1_generate_nconf@plt+0x57608>
  4482a0:	cbz	w0, 4482a8 <ASN1_generate_nconf@plt+0x299a8>
  4482a4:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  4482a8:	ldur	x0, [x29, #-48]
  4482ac:	bl	41b290 <SSL_new@plt>
  4482b0:	stur	x0, [x29, #-40]
  4482b4:	ldur	x8, [x29, #-40]
  4482b8:	cbnz	x8, 4482c0 <ASN1_generate_nconf@plt+0x299c0>
  4482bc:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  4482c0:	ldr	w8, [sp, #1148]
  4482c4:	cbz	w8, 4482d4 <ASN1_generate_nconf@plt+0x299d4>
  4482c8:	ldur	x0, [x29, #-40]
  4482cc:	mov	w1, #0x1                   	// #1
  4482d0:	bl	41adf0 <SSL_set_post_handshake_auth@plt>
  4482d4:	ldr	x8, [sp, #2112]
  4482d8:	cbz	x8, 4483b8 <ASN1_generate_nconf@plt+0x29ab8>
  4482dc:	ldr	x0, [sp, #2112]
  4482e0:	ldr	x1, [sp, #568]
  4482e4:	bl	41b160 <BIO_new_file@plt>
  4482e8:	str	x0, [sp, #1008]
  4482ec:	ldr	x8, [sp, #1008]
  4482f0:	cbnz	x8, 448320 <ASN1_generate_nconf@plt+0x29a20>
  4482f4:	ldr	x8, [sp, #608]
  4482f8:	ldr	x0, [x8]
  4482fc:	ldr	x2, [sp, #2112]
  448300:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  448304:	add	x1, x1, #0x445
  448308:	bl	4196e0 <BIO_printf@plt>
  44830c:	ldr	x8, [sp, #608]
  448310:	ldr	x9, [x8]
  448314:	mov	x0, x9
  448318:	bl	41e780 <ERR_print_errors@plt>
  44831c:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  448320:	ldr	x0, [sp, #1008]
  448324:	mov	x8, xzr
  448328:	mov	x1, x8
  44832c:	mov	x2, x8
  448330:	mov	x3, x8
  448334:	bl	41c500 <PEM_read_bio_SSL_SESSION@plt>
  448338:	str	x0, [sp, #1016]
  44833c:	ldr	x0, [sp, #1008]
  448340:	bl	41de90 <BIO_free@plt>
  448344:	ldr	x8, [sp, #1016]
  448348:	cbnz	x8, 448378 <ASN1_generate_nconf@plt+0x29a78>
  44834c:	ldr	x8, [sp, #608]
  448350:	ldr	x0, [x8]
  448354:	ldr	x2, [sp, #2112]
  448358:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44835c:	add	x1, x1, #0x445
  448360:	bl	4196e0 <BIO_printf@plt>
  448364:	ldr	x8, [sp, #608]
  448368:	ldr	x9, [x8]
  44836c:	mov	x0, x9
  448370:	bl	41e780 <ERR_print_errors@plt>
  448374:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  448378:	ldur	x0, [x29, #-40]
  44837c:	ldr	x1, [sp, #1016]
  448380:	bl	41bb50 <SSL_set_session@plt>
  448384:	cbnz	w0, 4483b0 <ASN1_generate_nconf@plt+0x29ab0>
  448388:	ldr	x8, [sp, #608]
  44838c:	ldr	x0, [x8]
  448390:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  448394:	add	x1, x1, #0x461
  448398:	bl	4196e0 <BIO_printf@plt>
  44839c:	ldr	x8, [sp, #608]
  4483a0:	ldr	x9, [x8]
  4483a4:	mov	x0, x9
  4483a8:	bl	41e780 <ERR_print_errors@plt>
  4483ac:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  4483b0:	ldr	x0, [sp, #1016]
  4483b4:	bl	4197a0 <SSL_SESSION_free@plt>
  4483b8:	ldr	w8, [sp, #1644]
  4483bc:	cbz	w8, 4483d8 <ASN1_generate_nconf@plt+0x29ad8>
  4483c0:	ldur	x0, [x29, #-40]
  4483c4:	mov	w1, #0x21                  	// #33
  4483c8:	mov	x2, #0x80                  	// #128
  4483cc:	mov	x8, xzr
  4483d0:	mov	x3, x8
  4483d4:	bl	41da70 <SSL_ctrl@plt>
  4483d8:	ldr	w8, [sp, #1596]
  4483dc:	cbnz	w8, 448480 <ASN1_generate_nconf@plt+0x29b80>
  4483e0:	ldr	x8, [sp, #1600]
  4483e4:	cbnz	x8, 4483f0 <ASN1_generate_nconf@plt+0x29af0>
  4483e8:	ldur	x8, [x29, #-104]
  4483ec:	cbnz	x8, 448480 <ASN1_generate_nconf@plt+0x29b80>
  4483f0:	ldr	x8, [sp, #1600]
  4483f4:	cbnz	x8, 448434 <ASN1_generate_nconf@plt+0x29b34>
  4483f8:	ldur	x8, [x29, #-248]
  4483fc:	cbz	x8, 44840c <ASN1_generate_nconf@plt+0x29b0c>
  448400:	ldur	x0, [x29, #-248]
  448404:	bl	44bab4 <ASN1_generate_nconf@plt+0x2d1b4>
  448408:	cbz	w0, 448434 <ASN1_generate_nconf@plt+0x29b34>
  44840c:	ldur	x8, [x29, #-248]
  448410:	cbnz	x8, 448424 <ASN1_generate_nconf@plt+0x29b24>
  448414:	adrp	x8, 489000 <ASN1_generate_nconf@plt+0x6a700>
  448418:	add	x8, x8, #0x474
  44841c:	str	x8, [sp, #400]
  448420:	b	44842c <ASN1_generate_nconf@plt+0x29b2c>
  448424:	ldur	x8, [x29, #-248]
  448428:	str	x8, [sp, #400]
  44842c:	ldr	x8, [sp, #400]
  448430:	str	x8, [sp, #1600]
  448434:	ldr	x8, [sp, #1600]
  448438:	cbz	x8, 448480 <ASN1_generate_nconf@plt+0x29b80>
  44843c:	ldur	x0, [x29, #-40]
  448440:	ldr	x3, [sp, #1600]
  448444:	mov	w1, #0x37                  	// #55
  448448:	mov	x8, xzr
  44844c:	mov	x2, x8
  448450:	bl	41da70 <SSL_ctrl@plt>
  448454:	cbnz	x0, 448480 <ASN1_generate_nconf@plt+0x29b80>
  448458:	ldr	x8, [sp, #608]
  44845c:	ldr	x0, [x8]
  448460:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  448464:	add	x1, x1, #0x47e
  448468:	bl	4196e0 <BIO_printf@plt>
  44846c:	ldr	x8, [sp, #608]
  448470:	ldr	x9, [x8]
  448474:	mov	x0, x9
  448478:	bl	41e780 <ERR_print_errors@plt>
  44847c:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  448480:	ldur	x8, [x29, #-104]
  448484:	cbz	x8, 448548 <ASN1_generate_nconf@plt+0x29c48>
  448488:	ldur	x0, [x29, #-40]
  44848c:	ldur	x1, [x29, #-104]
  448490:	bl	41b500 <SSL_dane_enable@plt>
  448494:	cmp	w0, #0x0
  448498:	cset	w8, gt
  44849c:	tbnz	w8, #0, 4484d0 <ASN1_generate_nconf@plt+0x29bd0>
  4484a0:	ldr	x8, [sp, #608]
  4484a4:	ldr	x0, [x8]
  4484a8:	ldr	x9, [sp, #632]
  4484ac:	ldr	x2, [x9]
  4484b0:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  4484b4:	add	x1, x1, #0x417
  4484b8:	bl	4196e0 <BIO_printf@plt>
  4484bc:	ldr	x8, [sp, #608]
  4484c0:	ldr	x9, [x8]
  4484c4:	mov	x0, x9
  4484c8:	bl	41e780 <ERR_print_errors@plt>
  4484cc:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  4484d0:	ldur	x8, [x29, #-112]
  4484d4:	cbnz	x8, 4484f8 <ASN1_generate_nconf@plt+0x29bf8>
  4484d8:	ldr	x8, [sp, #608]
  4484dc:	ldr	x0, [x8]
  4484e0:	ldr	x9, [sp, #632]
  4484e4:	ldr	x2, [x9]
  4484e8:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  4484ec:	add	x1, x1, #0x4a7
  4484f0:	bl	4196e0 <BIO_printf@plt>
  4484f4:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  4484f8:	ldur	x0, [x29, #-40]
  4484fc:	ldur	x1, [x29, #-112]
  448500:	bl	44bcb8 <ASN1_generate_nconf@plt+0x2d3b8>
  448504:	cmp	w0, #0x0
  448508:	cset	w8, gt
  44850c:	tbnz	w8, #0, 448530 <ASN1_generate_nconf@plt+0x29c30>
  448510:	ldr	x8, [sp, #608]
  448514:	ldr	x0, [x8]
  448518:	ldr	x9, [sp, #632]
  44851c:	ldr	x2, [x9]
  448520:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  448524:	add	x1, x1, #0x4f5
  448528:	bl	4196e0 <BIO_printf@plt>
  44852c:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  448530:	ldur	w8, [x29, #-116]
  448534:	cbz	w8, 448544 <ASN1_generate_nconf@plt+0x29c44>
  448538:	ldur	x0, [x29, #-40]
  44853c:	mov	x1, #0x1                   	// #1
  448540:	bl	419c00 <SSL_dane_set_flags@plt>
  448544:	b	448570 <ASN1_generate_nconf@plt+0x29c70>
  448548:	ldur	x8, [x29, #-112]
  44854c:	cbz	x8, 448570 <ASN1_generate_nconf@plt+0x29c70>
  448550:	ldr	x8, [sp, #608]
  448554:	ldr	x0, [x8]
  448558:	ldr	x9, [sp, #632]
  44855c:	ldr	x2, [x9]
  448560:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  448564:	add	x1, x1, #0x51d
  448568:	bl	4196e0 <BIO_printf@plt>
  44856c:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  448570:	ldur	x1, [x29, #-248]
  448574:	ldur	x2, [x29, #-256]
  448578:	ldr	x3, [sp, #2168]
  44857c:	ldr	x4, [sp, #2160]
  448580:	ldr	w5, [sp, #1700]
  448584:	ldr	w6, [sp, #1696]
  448588:	ldr	w7, [sp, #1692]
  44858c:	add	x0, sp, #0x6c0
  448590:	bl	476384 <ASN1_generate_nconf@plt+0x57a84>
  448594:	cbnz	w0, 4485cc <ASN1_generate_nconf@plt+0x29ccc>
  448598:	ldr	x8, [sp, #608]
  44859c:	ldr	x0, [x8]
  4485a0:	str	x0, [sp, #392]
  4485a4:	bl	41bc50 <__errno_location@plt>
  4485a8:	ldr	w2, [x0]
  4485ac:	ldr	x0, [sp, #392]
  4485b0:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  4485b4:	add	x1, x1, #0x562
  4485b8:	bl	4196e0 <BIO_printf@plt>
  4485bc:	ldr	w9, [sp, #1728]
  4485c0:	mov	w0, w9
  4485c4:	bl	41bff0 <BIO_closesocket@plt>
  4485c8:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  4485cc:	ldr	x8, [sp, #584]
  4485d0:	ldr	x0, [x8]
  4485d4:	ldr	w2, [sp, #1728]
  4485d8:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  4485dc:	add	x1, x1, #0x574
  4485e0:	bl	4196e0 <BIO_printf@plt>
  4485e4:	ldr	w9, [sp, #1212]
  4485e8:	cbz	w9, 448620 <ASN1_generate_nconf@plt+0x29d20>
  4485ec:	ldr	w0, [sp, #1728]
  4485f0:	mov	w1, #0x1                   	// #1
  4485f4:	bl	41b310 <BIO_socket_nbio@plt>
  4485f8:	cbnz	w0, 44860c <ASN1_generate_nconf@plt+0x29d0c>
  4485fc:	ldr	x8, [sp, #608]
  448600:	ldr	x0, [x8]
  448604:	bl	41e780 <ERR_print_errors@plt>
  448608:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  44860c:	ldr	x8, [sp, #584]
  448610:	ldr	x0, [x8]
  448614:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  448618:	add	x1, x1, #0x585
  44861c:	bl	4196e0 <BIO_printf@plt>
  448620:	ldr	w8, [sp, #1164]
  448624:	cbz	w8, 44884c <ASN1_generate_nconf@plt+0x29f4c>
  448628:	ldr	w0, [sp, #1728]
  44862c:	mov	w8, wzr
  448630:	mov	w1, w8
  448634:	bl	41a340 <BIO_new_dgram@plt>
  448638:	stur	x0, [x29, #-24]
  44863c:	bl	41b670 <BIO_ADDR_new@plt>
  448640:	str	x0, [sp, #1000]
  448644:	cbnz	x0, 44866c <ASN1_generate_nconf@plt+0x29d6c>
  448648:	ldr	x8, [sp, #608]
  44864c:	ldr	x0, [x8]
  448650:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  448654:	add	x1, x1, #0xa7d
  448658:	bl	4196e0 <BIO_printf@plt>
  44865c:	ldr	w9, [sp, #1728]
  448660:	mov	w0, w9
  448664:	bl	41bff0 <BIO_closesocket@plt>
  448668:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  44866c:	ldr	w0, [sp, #1728]
  448670:	mov	w8, wzr
  448674:	mov	w1, w8
  448678:	add	x2, sp, #0x3e8
  44867c:	bl	41b730 <BIO_sock_info@plt>
  448680:	cbnz	w0, 4486c0 <ASN1_generate_nconf@plt+0x29dc0>
  448684:	ldr	x8, [sp, #608]
  448688:	ldr	x0, [x8]
  44868c:	str	x0, [sp, #384]
  448690:	bl	41bc50 <__errno_location@plt>
  448694:	ldr	w2, [x0]
  448698:	ldr	x0, [sp, #384]
  44869c:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  4486a0:	add	x1, x1, #0x5a0
  4486a4:	bl	4196e0 <BIO_printf@plt>
  4486a8:	ldr	x8, [sp, #1000]
  4486ac:	mov	x0, x8
  4486b0:	bl	419cc0 <BIO_ADDR_free@plt>
  4486b4:	ldr	w0, [sp, #1728]
  4486b8:	bl	41bff0 <BIO_closesocket@plt>
  4486bc:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  4486c0:	ldur	x0, [x29, #-24]
  4486c4:	ldr	x3, [sp, #1000]
  4486c8:	mov	w1, #0x20                  	// #32
  4486cc:	mov	x8, xzr
  4486d0:	mov	x2, x8
  4486d4:	str	x8, [sp, #376]
  4486d8:	bl	41de30 <BIO_ctrl@plt>
  4486dc:	ldr	x8, [sp, #1000]
  4486e0:	mov	x0, x8
  4486e4:	bl	419cc0 <BIO_ADDR_free@plt>
  4486e8:	ldr	x8, [sp, #376]
  4486ec:	str	x8, [sp, #1000]
  4486f0:	ldr	w9, [sp, #1636]
  4486f4:	cbz	w9, 448754 <ASN1_generate_nconf@plt+0x29e54>
  4486f8:	add	x8, sp, #0x818
  4486fc:	mov	x9, xzr
  448700:	str	xzr, [sp, #2072]
  448704:	mov	x10, #0xd090                	// #53392
  448708:	movk	x10, #0x3, lsl #16
  44870c:	str	x10, [sp, #2080]
  448710:	ldur	x0, [x29, #-24]
  448714:	mov	w1, #0x21                  	// #33
  448718:	mov	x2, x9
  44871c:	mov	x3, x8
  448720:	str	x8, [sp, #368]
  448724:	str	x9, [sp, #360]
  448728:	str	x10, [sp, #352]
  44872c:	bl	41de30 <BIO_ctrl@plt>
  448730:	str	xzr, [sp, #2072]
  448734:	ldr	x8, [sp, #352]
  448738:	str	x8, [sp, #2080]
  44873c:	ldur	x9, [x29, #-24]
  448740:	mov	x0, x9
  448744:	mov	w1, #0x23                  	// #35
  448748:	ldr	x2, [sp, #360]
  44874c:	ldr	x3, [sp, #368]
  448750:	bl	41de30 <BIO_ctrl@plt>
  448754:	ldr	x8, [sp, #1624]
  448758:	cbz	x8, 448830 <ASN1_generate_nconf@plt+0x29f30>
  44875c:	ldr	x8, [sp, #1624]
  448760:	ldur	x0, [x29, #-40]
  448764:	mov	w1, #0x79                  	// #121
  448768:	mov	x9, xzr
  44876c:	mov	x2, x9
  448770:	mov	x3, x9
  448774:	str	x8, [sp, #344]
  448778:	bl	41da70 <SSL_ctrl@plt>
  44877c:	ldr	x8, [sp, #344]
  448780:	cmp	x8, x0
  448784:	b.ge	4487dc <ASN1_generate_nconf@plt+0x29edc>  // b.tcont
  448788:	ldr	x8, [sp, #608]
  44878c:	ldr	x0, [x8]
  448790:	ldur	x9, [x29, #-40]
  448794:	str	x0, [sp, #336]
  448798:	mov	x0, x9
  44879c:	mov	w1, #0x79                  	// #121
  4487a0:	mov	x9, xzr
  4487a4:	mov	x2, x9
  4487a8:	mov	x3, x9
  4487ac:	bl	41da70 <SSL_ctrl@plt>
  4487b0:	ldr	x8, [sp, #336]
  4487b4:	str	x0, [sp, #328]
  4487b8:	mov	x0, x8
  4487bc:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  4487c0:	add	x1, x1, #0x5b6
  4487c4:	ldr	x2, [sp, #328]
  4487c8:	bl	4196e0 <BIO_printf@plt>
  4487cc:	ldur	x8, [x29, #-24]
  4487d0:	mov	x0, x8
  4487d4:	bl	41de90 <BIO_free@plt>
  4487d8:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  4487dc:	ldur	x0, [x29, #-40]
  4487e0:	mov	x1, #0x1000                	// #4096
  4487e4:	bl	41e3a0 <SSL_set_options@plt>
  4487e8:	ldur	x8, [x29, #-40]
  4487ec:	ldr	x2, [sp, #1624]
  4487f0:	mov	x0, x8
  4487f4:	mov	w1, #0x78                  	// #120
  4487f8:	mov	x8, xzr
  4487fc:	mov	x3, x8
  448800:	bl	41da70 <SSL_ctrl@plt>
  448804:	cbnz	x0, 44882c <ASN1_generate_nconf@plt+0x29f2c>
  448808:	ldr	x8, [sp, #608]
  44880c:	ldr	x0, [x8]
  448810:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  448814:	add	x1, x1, #0x5db
  448818:	bl	4196e0 <BIO_printf@plt>
  44881c:	ldur	x8, [x29, #-24]
  448820:	mov	x0, x8
  448824:	bl	41de90 <BIO_free@plt>
  448828:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  44882c:	b	448848 <ASN1_generate_nconf@plt+0x29f48>
  448830:	ldur	x0, [x29, #-24]
  448834:	mov	w1, #0x27                  	// #39
  448838:	mov	x8, xzr
  44883c:	mov	x2, x8
  448840:	mov	x3, x8
  448844:	bl	41de30 <BIO_ctrl@plt>
  448848:	b	448860 <ASN1_generate_nconf@plt+0x29f60>
  44884c:	ldr	w0, [sp, #1728]
  448850:	mov	w8, wzr
  448854:	mov	w1, w8
  448858:	bl	41e2d0 <BIO_new_socket@plt>
  44885c:	stur	x0, [x29, #-24]
  448860:	ldr	w8, [sp, #1732]
  448864:	cbz	w8, 448884 <ASN1_generate_nconf@plt+0x29f84>
  448868:	bl	41a8f0 <BIO_f_nbio_test@plt>
  44886c:	bl	41b5c0 <BIO_new@plt>
  448870:	str	x0, [sp, #992]
  448874:	ldr	x0, [sp, #992]
  448878:	ldur	x1, [x29, #-24]
  44887c:	bl	41aa90 <BIO_push@plt>
  448880:	stur	x0, [x29, #-24]
  448884:	ldr	x8, [sp, #616]
  448888:	ldr	w9, [x8]
  44888c:	cbz	w9, 4488b0 <ASN1_generate_nconf@plt+0x29fb0>
  448890:	ldur	x0, [x29, #-24]
  448894:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54700>
  448898:	add	x1, x1, #0xbec
  44889c:	bl	41aa70 <BIO_set_callback@plt>
  4488a0:	ldur	x0, [x29, #-24]
  4488a4:	ldr	x8, [sp, #584]
  4488a8:	ldr	x1, [x8]
  4488ac:	bl	41d000 <BIO_set_callback_arg@plt>
  4488b0:	ldr	w8, [sp, #1208]
  4488b4:	cbz	w8, 44890c <ASN1_generate_nconf@plt+0x2a00c>
  4488b8:	ldur	x0, [x29, #-40]
  4488bc:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54700>
  4488c0:	add	x1, x1, #0xee0
  4488c4:	bl	41db10 <SSL_set_msg_callback@plt>
  4488c8:	ldur	x0, [x29, #-40]
  4488cc:	ldr	x8, [sp, #1184]
  4488d0:	str	x0, [sp, #320]
  4488d4:	cbz	x8, 4488e4 <ASN1_generate_nconf@plt+0x29fe4>
  4488d8:	ldr	x8, [sp, #1184]
  4488dc:	str	x8, [sp, #312]
  4488e0:	b	4488f0 <ASN1_generate_nconf@plt+0x29ff0>
  4488e4:	ldr	x8, [sp, #584]
  4488e8:	ldr	x9, [x8]
  4488ec:	str	x9, [sp, #312]
  4488f0:	ldr	x8, [sp, #312]
  4488f4:	ldr	x0, [sp, #320]
  4488f8:	mov	w1, #0x10                  	// #16
  4488fc:	mov	x9, xzr
  448900:	mov	x2, x9
  448904:	mov	x3, x8
  448908:	bl	41da70 <SSL_ctrl@plt>
  44890c:	ldr	w8, [sp, #1196]
  448910:	cbz	w8, 448948 <ASN1_generate_nconf@plt+0x2a048>
  448914:	ldur	x0, [x29, #-40]
  448918:	mov	w1, #0x38                  	// #56
  44891c:	adrp	x2, 474000 <ASN1_generate_nconf@plt+0x55700>
  448920:	add	x2, x2, #0x274
  448924:	bl	419730 <SSL_callback_ctrl@plt>
  448928:	ldur	x8, [x29, #-40]
  44892c:	ldr	x9, [sp, #584]
  448930:	ldr	x3, [x9]
  448934:	mov	x0, x8
  448938:	mov	w1, #0x39                  	// #57
  44893c:	mov	x8, xzr
  448940:	mov	x2, x8
  448944:	bl	41da70 <SSL_ctrl@plt>
  448948:	ldr	w8, [sp, #1192]
  44894c:	cbz	w8, 4489a0 <ASN1_generate_nconf@plt+0x2a0a0>
  448950:	ldur	x0, [x29, #-40]
  448954:	mov	w1, #0x41                  	// #65
  448958:	mov	x2, #0x1                   	// #1
  44895c:	mov	x8, xzr
  448960:	mov	x3, x8
  448964:	str	x8, [sp, #304]
  448968:	bl	41da70 <SSL_ctrl@plt>
  44896c:	ldur	x8, [x29, #-48]
  448970:	mov	x0, x8
  448974:	mov	w1, #0x3f                  	// #63
  448978:	adrp	x2, 44b000 <ASN1_generate_nconf@plt+0x2c700>
  44897c:	add	x2, x2, #0xd50
  448980:	bl	41b720 <SSL_CTX_callback_ctrl@plt>
  448984:	ldur	x8, [x29, #-48]
  448988:	ldr	x9, [sp, #584]
  44898c:	ldr	x3, [x9]
  448990:	mov	x0, x8
  448994:	mov	w1, #0x40                  	// #64
  448998:	ldr	x2, [sp, #304]
  44899c:	bl	41ad30 <SSL_CTX_ctrl@plt>
  4489a0:	ldur	x0, [x29, #-40]
  4489a4:	ldur	x1, [x29, #-24]
  4489a8:	ldur	x2, [x29, #-24]
  4489ac:	bl	41d470 <SSL_set_bio@plt>
  4489b0:	ldur	x0, [x29, #-40]
  4489b4:	bl	41dc10 <SSL_set_connect_state@plt>
  4489b8:	bl	46f4bc <ASN1_generate_nconf@plt+0x50bbc>
  4489bc:	ldur	x8, [x29, #-40]
  4489c0:	str	w0, [sp, #300]
  4489c4:	mov	x0, x8
  4489c8:	bl	41e290 <SSL_get_fd@plt>
  4489cc:	ldr	w9, [sp, #300]
  4489d0:	cmp	w9, w0
  4489d4:	b.le	4489e8 <ASN1_generate_nconf@plt+0x2a0e8>
  4489d8:	bl	46f4bc <ASN1_generate_nconf@plt+0x50bbc>
  4489dc:	add	w8, w0, #0x1
  4489e0:	str	w8, [sp, #1720]
  4489e4:	b	4489f8 <ASN1_generate_nconf@plt+0x2a0f8>
  4489e8:	ldur	x0, [x29, #-40]
  4489ec:	bl	41e290 <SSL_get_fd@plt>
  4489f0:	add	w8, w0, #0x1
  4489f4:	str	w8, [sp, #1720]
  4489f8:	mov	w8, #0x1                   	// #1
  4489fc:	str	w8, [sp, #1672]
  448a00:	str	wzr, [sp, #1676]
  448a04:	str	wzr, [sp, #1660]
  448a08:	str	w8, [sp, #1664]
  448a0c:	str	w8, [sp, #1668]
  448a10:	str	wzr, [sp, #1792]
  448a14:	str	wzr, [sp, #1788]
  448a18:	str	wzr, [sp, #1712]
  448a1c:	str	wzr, [sp, #1708]
  448a20:	ldr	w8, [sp, #1688]
  448a24:	subs	w8, w8, #0x0
  448a28:	mov	w9, w8
  448a2c:	ubfx	x9, x9, #0, #32
  448a30:	cmp	x9, #0xf
  448a34:	str	x9, [sp, #288]
  448a38:	b.hi	449ddc <ASN1_generate_nconf@plt+0x2b4dc>  // b.pmore
  448a3c:	adrp	x8, 486000 <ASN1_generate_nconf@plt+0x67700>
  448a40:	add	x8, x8, #0x3d8
  448a44:	ldr	x11, [sp, #288]
  448a48:	ldrsw	x10, [x8, x11, lsl #2]
  448a4c:	add	x9, x8, x10
  448a50:	br	x9
  448a54:	b	449ddc <ASN1_generate_nconf@plt+0x2b4dc>
  448a58:	str	wzr, [sp, #988]
  448a5c:	bl	41d1e0 <BIO_f_buffer@plt>
  448a60:	bl	41b5c0 <BIO_new@plt>
  448a64:	str	x0, [sp, #976]
  448a68:	ldr	x0, [sp, #976]
  448a6c:	ldur	x1, [x29, #-24]
  448a70:	bl	41aa90 <BIO_push@plt>
  448a74:	ldr	x0, [sp, #976]
  448a78:	ldur	x1, [x29, #-176]
  448a7c:	mov	w2, #0x2000                	// #8192
  448a80:	bl	41b0c0 <BIO_gets@plt>
  448a84:	str	w0, [sp, #1768]
  448a88:	ldr	w8, [sp, #1768]
  448a8c:	mov	w9, #0x0                   	// #0
  448a90:	cmp	w8, #0x3
  448a94:	str	w9, [sp, #284]
  448a98:	b.le	448ab0 <ASN1_generate_nconf@plt+0x2a1b0>
  448a9c:	ldur	x8, [x29, #-176]
  448aa0:	ldrb	w9, [x8, #3]
  448aa4:	cmp	w9, #0x2d
  448aa8:	cset	w9, eq  // eq = none
  448aac:	str	w9, [sp, #284]
  448ab0:	ldr	w8, [sp, #284]
  448ab4:	tbnz	w8, #0, 448a74 <ASN1_generate_nconf@plt+0x2a174>
  448ab8:	ldr	x8, [sp, #2088]
  448abc:	cbnz	x8, 448acc <ASN1_generate_nconf@plt+0x2a1cc>
  448ac0:	adrp	x8, 489000 <ASN1_generate_nconf@plt+0x6a700>
  448ac4:	add	x8, x8, #0x5ee
  448ac8:	str	x8, [sp, #2088]
  448acc:	ldr	w8, [sp, #1688]
  448ad0:	cmp	w8, #0xc
  448ad4:	b.ne	448af0 <ASN1_generate_nconf@plt+0x2a1f0>  // b.any
  448ad8:	ldr	x0, [sp, #976]
  448adc:	ldr	x2, [sp, #2088]
  448ae0:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  448ae4:	add	x1, x1, #0x5ff
  448ae8:	bl	4196e0 <BIO_printf@plt>
  448aec:	b	448b04 <ASN1_generate_nconf@plt+0x2a204>
  448af0:	ldr	x0, [sp, #976]
  448af4:	ldr	x2, [sp, #2088]
  448af8:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  448afc:	add	x1, x1, #0x609
  448b00:	bl	4196e0 <BIO_printf@plt>
  448b04:	ldr	x0, [sp, #976]
  448b08:	mov	w1, #0xb                   	// #11
  448b0c:	mov	x8, xzr
  448b10:	mov	x2, x8
  448b14:	mov	x3, x8
  448b18:	bl	41de30 <BIO_ctrl@plt>
  448b1c:	ldr	x0, [sp, #976]
  448b20:	ldur	x1, [x29, #-176]
  448b24:	mov	w2, #0x2000                	// #8192
  448b28:	bl	41b0c0 <BIO_gets@plt>
  448b2c:	str	w0, [sp, #1768]
  448b30:	ldur	x0, [x29, #-176]
  448b34:	ldr	x1, [sp, #528]
  448b38:	bl	41afa0 <strstr@plt>
  448b3c:	cbz	x0, 448b48 <ASN1_generate_nconf@plt+0x2a248>
  448b40:	mov	w8, #0x1                   	// #1
  448b44:	str	w8, [sp, #988]
  448b48:	ldr	w8, [sp, #1768]
  448b4c:	mov	w9, #0x0                   	// #0
  448b50:	cmp	w8, #0x3
  448b54:	str	w9, [sp, #280]
  448b58:	b.le	448b70 <ASN1_generate_nconf@plt+0x2a270>
  448b5c:	ldur	x8, [x29, #-176]
  448b60:	ldrb	w9, [x8, #3]
  448b64:	cmp	w9, #0x2d
  448b68:	cset	w9, eq  // eq = none
  448b6c:	str	w9, [sp, #280]
  448b70:	ldr	w8, [sp, #280]
  448b74:	tbnz	w8, #0, 448b1c <ASN1_generate_nconf@plt+0x2a21c>
  448b78:	ldr	x0, [sp, #976]
  448b7c:	mov	w1, #0xb                   	// #11
  448b80:	mov	x8, xzr
  448b84:	mov	x2, x8
  448b88:	mov	x3, x8
  448b8c:	bl	41de30 <BIO_ctrl@plt>
  448b90:	ldr	x8, [sp, #976]
  448b94:	mov	x0, x8
  448b98:	bl	41c220 <BIO_pop@plt>
  448b9c:	ldr	x8, [sp, #976]
  448ba0:	mov	x0, x8
  448ba4:	bl	41de90 <BIO_free@plt>
  448ba8:	ldr	w9, [sp, #988]
  448bac:	cbnz	w9, 448bc0 <ASN1_generate_nconf@plt+0x2a2c0>
  448bb0:	ldr	x8, [sp, #608]
  448bb4:	ldr	x0, [x8]
  448bb8:	ldr	x1, [sp, #544]
  448bbc:	bl	4196e0 <BIO_printf@plt>
  448bc0:	ldur	x0, [x29, #-24]
  448bc4:	ldr	x1, [sp, #536]
  448bc8:	bl	4196e0 <BIO_printf@plt>
  448bcc:	ldur	x8, [x29, #-24]
  448bd0:	ldur	x1, [x29, #-168]
  448bd4:	mov	x0, x8
  448bd8:	mov	w2, #0x2000                	// #8192
  448bdc:	bl	41ceb0 <BIO_read@plt>
  448be0:	b	449ddc <ASN1_generate_nconf@plt+0x2b4dc>
  448be4:	ldur	x0, [x29, #-24]
  448be8:	ldur	x1, [x29, #-176]
  448bec:	mov	w8, #0x2000                	// #8192
  448bf0:	mov	w2, w8
  448bf4:	str	w8, [sp, #276]
  448bf8:	bl	41ceb0 <BIO_read@plt>
  448bfc:	ldur	x9, [x29, #-24]
  448c00:	mov	x0, x9
  448c04:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  448c08:	add	x1, x1, #0x657
  448c0c:	bl	4196e0 <BIO_printf@plt>
  448c10:	ldur	x9, [x29, #-24]
  448c14:	ldur	x1, [x29, #-168]
  448c18:	mov	x0, x9
  448c1c:	ldr	w2, [sp, #276]
  448c20:	bl	41ceb0 <BIO_read@plt>
  448c24:	str	w0, [sp, #1768]
  448c28:	ldr	w8, [sp, #1768]
  448c2c:	cmp	w8, #0x0
  448c30:	cset	w8, ge  // ge = tcont
  448c34:	tbnz	w8, #0, 448c4c <ASN1_generate_nconf@plt+0x2a34c>
  448c38:	ldr	x8, [sp, #608]
  448c3c:	ldr	x0, [x8]
  448c40:	ldr	x1, [sp, #552]
  448c44:	bl	4196e0 <BIO_printf@plt>
  448c48:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  448c4c:	b	449ddc <ASN1_generate_nconf@plt+0x2b4dc>
  448c50:	str	wzr, [sp, #972]
  448c54:	bl	41d1e0 <BIO_f_buffer@plt>
  448c58:	bl	41b5c0 <BIO_new@plt>
  448c5c:	str	x0, [sp, #960]
  448c60:	ldr	x0, [sp, #960]
  448c64:	ldur	x1, [x29, #-24]
  448c68:	bl	41aa90 <BIO_push@plt>
  448c6c:	ldr	x8, [sp, #960]
  448c70:	ldur	x1, [x29, #-176]
  448c74:	mov	x0, x8
  448c78:	mov	w2, #0x2000                	// #8192
  448c7c:	bl	41b0c0 <BIO_gets@plt>
  448c80:	ldr	x8, [sp, #960]
  448c84:	mov	x0, x8
  448c88:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  448c8c:	add	x1, x1, #0x66f
  448c90:	bl	4196e0 <BIO_printf@plt>
  448c94:	ldr	x8, [sp, #960]
  448c98:	mov	x0, x8
  448c9c:	mov	w1, #0xb                   	// #11
  448ca0:	mov	x8, xzr
  448ca4:	mov	x2, x8
  448ca8:	mov	x3, x8
  448cac:	bl	41de30 <BIO_ctrl@plt>
  448cb0:	ldr	x0, [sp, #960]
  448cb4:	ldur	x1, [x29, #-176]
  448cb8:	mov	w2, #0x2000                	// #8192
  448cbc:	bl	41b0c0 <BIO_gets@plt>
  448cc0:	str	w0, [sp, #1768]
  448cc4:	ldur	x0, [x29, #-176]
  448cc8:	ldr	x1, [sp, #528]
  448ccc:	bl	41afa0 <strstr@plt>
  448cd0:	cbz	x0, 448cdc <ASN1_generate_nconf@plt+0x2a3dc>
  448cd4:	mov	w8, #0x1                   	// #1
  448cd8:	str	w8, [sp, #972]
  448cdc:	ldr	w8, [sp, #1768]
  448ce0:	mov	w9, #0x0                   	// #0
  448ce4:	cmp	w8, #0x3
  448ce8:	str	w9, [sp, #272]
  448cec:	b.le	448d04 <ASN1_generate_nconf@plt+0x2a404>
  448cf0:	ldur	x8, [x29, #-176]
  448cf4:	ldrb	w9, [x8]
  448cf8:	cmp	w9, #0x2e
  448cfc:	cset	w9, ne  // ne = any
  448d00:	str	w9, [sp, #272]
  448d04:	ldr	w8, [sp, #272]
  448d08:	tbnz	w8, #0, 448cb0 <ASN1_generate_nconf@plt+0x2a3b0>
  448d0c:	ldr	x0, [sp, #960]
  448d10:	mov	w1, #0xb                   	// #11
  448d14:	mov	x8, xzr
  448d18:	mov	x2, x8
  448d1c:	mov	x3, x8
  448d20:	bl	41de30 <BIO_ctrl@plt>
  448d24:	ldr	x8, [sp, #960]
  448d28:	mov	x0, x8
  448d2c:	bl	41c220 <BIO_pop@plt>
  448d30:	ldr	x8, [sp, #960]
  448d34:	mov	x0, x8
  448d38:	bl	41de90 <BIO_free@plt>
  448d3c:	ldr	w9, [sp, #972]
  448d40:	cbnz	w9, 448d54 <ASN1_generate_nconf@plt+0x2a454>
  448d44:	ldr	x8, [sp, #608]
  448d48:	ldr	x0, [x8]
  448d4c:	ldr	x1, [sp, #544]
  448d50:	bl	4196e0 <BIO_printf@plt>
  448d54:	ldur	x0, [x29, #-24]
  448d58:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  448d5c:	add	x1, x1, #0x67e
  448d60:	bl	4196e0 <BIO_printf@plt>
  448d64:	ldur	x8, [x29, #-24]
  448d68:	ldur	x1, [x29, #-168]
  448d6c:	mov	x0, x8
  448d70:	mov	w2, #0x2000                	// #8192
  448d74:	bl	41ceb0 <BIO_read@plt>
  448d78:	b	449ddc <ASN1_generate_nconf@plt+0x2b4dc>
  448d7c:	bl	41d1e0 <BIO_f_buffer@plt>
  448d80:	bl	41b5c0 <BIO_new@plt>
  448d84:	str	x0, [sp, #952]
  448d88:	ldr	x0, [sp, #952]
  448d8c:	ldur	x1, [x29, #-24]
  448d90:	bl	41aa90 <BIO_push@plt>
  448d94:	ldr	x0, [sp, #952]
  448d98:	ldur	x1, [x29, #-176]
  448d9c:	mov	w2, #0x2000                	// #8192
  448da0:	bl	41b0c0 <BIO_gets@plt>
  448da4:	str	w0, [sp, #1768]
  448da8:	ldr	w8, [sp, #1768]
  448dac:	mov	w9, #0x0                   	// #0
  448db0:	cmp	w8, #0x3
  448db4:	str	w9, [sp, #268]
  448db8:	b.le	448e44 <ASN1_generate_nconf@plt+0x2a544>
  448dbc:	bl	41a870 <__ctype_b_loc@plt>
  448dc0:	ldr	x8, [x0]
  448dc4:	ldur	x9, [x29, #-176]
  448dc8:	ldrb	w10, [x9]
  448dcc:	ldrh	w10, [x8, w10, sxtw #1]
  448dd0:	and	w10, w10, #0x800
  448dd4:	mov	w11, #0x1                   	// #1
  448dd8:	str	w11, [sp, #264]
  448ddc:	cbz	w10, 448e3c <ASN1_generate_nconf@plt+0x2a53c>
  448de0:	bl	41a870 <__ctype_b_loc@plt>
  448de4:	ldr	x8, [x0]
  448de8:	ldur	x9, [x29, #-176]
  448dec:	ldrb	w10, [x9, #1]
  448df0:	ldrh	w10, [x8, w10, sxtw #1]
  448df4:	and	w10, w10, #0x800
  448df8:	mov	w11, #0x1                   	// #1
  448dfc:	str	w11, [sp, #264]
  448e00:	cbz	w10, 448e3c <ASN1_generate_nconf@plt+0x2a53c>
  448e04:	bl	41a870 <__ctype_b_loc@plt>
  448e08:	ldr	x8, [x0]
  448e0c:	ldur	x9, [x29, #-176]
  448e10:	ldrb	w10, [x9, #2]
  448e14:	ldrh	w10, [x8, w10, sxtw #1]
  448e18:	and	w10, w10, #0x800
  448e1c:	mov	w11, #0x1                   	// #1
  448e20:	str	w11, [sp, #264]
  448e24:	cbz	w10, 448e3c <ASN1_generate_nconf@plt+0x2a53c>
  448e28:	ldur	x8, [x29, #-176]
  448e2c:	ldrb	w9, [x8, #3]
  448e30:	cmp	w9, #0x20
  448e34:	cset	w9, ne  // ne = any
  448e38:	str	w9, [sp, #264]
  448e3c:	ldr	w8, [sp, #264]
  448e40:	str	w8, [sp, #268]
  448e44:	ldr	w8, [sp, #268]
  448e48:	tbnz	w8, #0, 448d94 <ASN1_generate_nconf@plt+0x2a494>
  448e4c:	ldr	x0, [sp, #952]
  448e50:	mov	w1, #0xb                   	// #11
  448e54:	mov	x8, xzr
  448e58:	mov	x2, x8
  448e5c:	mov	x3, x8
  448e60:	bl	41de30 <BIO_ctrl@plt>
  448e64:	ldr	x8, [sp, #952]
  448e68:	mov	x0, x8
  448e6c:	bl	41c220 <BIO_pop@plt>
  448e70:	ldr	x8, [sp, #952]
  448e74:	mov	x0, x8
  448e78:	bl	41de90 <BIO_free@plt>
  448e7c:	ldur	x8, [x29, #-24]
  448e80:	mov	x0, x8
  448e84:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  448e88:	add	x1, x1, #0x68b
  448e8c:	bl	4196e0 <BIO_printf@plt>
  448e90:	ldur	x8, [x29, #-24]
  448e94:	ldur	x1, [x29, #-168]
  448e98:	mov	x0, x8
  448e9c:	mov	w2, #0x2000                	// #8192
  448ea0:	bl	41ceb0 <BIO_read@plt>
  448ea4:	b	449ddc <ASN1_generate_nconf@plt+0x2b4dc>
  448ea8:	str	wzr, [sp, #948]
  448eac:	ldur	x0, [x29, #-24]
  448eb0:	ldr	w8, [sp, #1688]
  448eb4:	adrp	x9, 487000 <ASN1_generate_nconf@plt+0x68700>
  448eb8:	add	x9, x9, #0x7d0
  448ebc:	adrp	x10, 481000 <ASN1_generate_nconf@plt+0x62700>
  448ec0:	add	x10, x10, #0xc9f
  448ec4:	cmp	w8, #0x6
  448ec8:	csel	x2, x10, x9, eq  // eq = none
  448ecc:	ldr	x9, [sp, #2088]
  448ed0:	str	x0, [sp, #256]
  448ed4:	str	x2, [sp, #248]
  448ed8:	cbz	x9, 448ee8 <ASN1_generate_nconf@plt+0x2a5e8>
  448edc:	ldr	x8, [sp, #2088]
  448ee0:	str	x8, [sp, #240]
  448ee4:	b	448ef0 <ASN1_generate_nconf@plt+0x2a5f0>
  448ee8:	ldur	x8, [x29, #-248]
  448eec:	str	x8, [sp, #240]
  448ef0:	ldr	x8, [sp, #240]
  448ef4:	ldr	x0, [sp, #256]
  448ef8:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  448efc:	add	x1, x1, #0x696
  448f00:	ldr	x2, [sp, #248]
  448f04:	mov	x3, x8
  448f08:	bl	4196e0 <BIO_printf@plt>
  448f0c:	ldur	x8, [x29, #-24]
  448f10:	ldur	x1, [x29, #-176]
  448f14:	mov	x0, x8
  448f18:	mov	w2, #0x2000                	// #8192
  448f1c:	bl	41ceb0 <BIO_read@plt>
  448f20:	str	w0, [sp, #948]
  448f24:	ldr	w9, [sp, #948]
  448f28:	cmp	w9, #0x0
  448f2c:	cset	w9, ge  // ge = tcont
  448f30:	tbnz	w9, #0, 448f48 <ASN1_generate_nconf@plt+0x2a648>
  448f34:	ldr	x8, [sp, #608]
  448f38:	ldr	x0, [x8]
  448f3c:	ldr	x1, [sp, #552]
  448f40:	bl	4196e0 <BIO_printf@plt>
  448f44:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  448f48:	ldur	x8, [x29, #-176]
  448f4c:	ldrsw	x9, [sp, #948]
  448f50:	add	x8, x8, x9
  448f54:	mov	w10, #0x0                   	// #0
  448f58:	strb	w10, [x8]
  448f5c:	ldur	x0, [x29, #-176]
  448f60:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  448f64:	add	x1, x1, #0x6fe
  448f68:	bl	41afa0 <strstr@plt>
  448f6c:	mov	w8, #0x0                   	// #0
  448f70:	str	w8, [sp, #236]
  448f74:	cbnz	x0, 448f98 <ASN1_generate_nconf@plt+0x2a698>
  448f78:	ldur	x0, [x29, #-176]
  448f7c:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  448f80:	add	x1, x1, #0x730
  448f84:	bl	41afa0 <strstr@plt>
  448f88:	cmp	x0, #0x0
  448f8c:	cset	w8, ne  // ne = any
  448f90:	eor	w8, w8, #0x1
  448f94:	str	w8, [sp, #236]
  448f98:	ldr	w8, [sp, #236]
  448f9c:	tbnz	w8, #0, 448fa4 <ASN1_generate_nconf@plt+0x2a6a4>
  448fa0:	b	448fe4 <ASN1_generate_nconf@plt+0x2a6e4>
  448fa4:	ldur	x0, [x29, #-24]
  448fa8:	ldur	x1, [x29, #-176]
  448fac:	mov	w2, #0x2000                	// #8192
  448fb0:	bl	41ceb0 <BIO_read@plt>
  448fb4:	str	w0, [sp, #948]
  448fb8:	ldr	w8, [sp, #948]
  448fbc:	cmp	w8, #0x0
  448fc0:	cset	w8, gt
  448fc4:	tbnz	w8, #0, 448fcc <ASN1_generate_nconf@plt+0x2a6cc>
  448fc8:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  448fcc:	ldur	x8, [x29, #-176]
  448fd0:	ldrsw	x9, [sp, #948]
  448fd4:	add	x8, x8, x9
  448fd8:	mov	w10, #0x0                   	// #0
  448fdc:	strb	w10, [x8]
  448fe0:	b	448f5c <ASN1_generate_nconf@plt+0x2a65c>
  448fe4:	ldur	x0, [x29, #-24]
  448fe8:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  448fec:	add	x1, x1, #0x762
  448ff0:	bl	4196e0 <BIO_printf@plt>
  448ff4:	ldur	x8, [x29, #-24]
  448ff8:	ldur	x1, [x29, #-168]
  448ffc:	mov	x0, x8
  449000:	mov	w2, #0x2000                	// #8192
  449004:	bl	41ceb0 <BIO_read@plt>
  449008:	str	w0, [sp, #948]
  44900c:	ldr	w9, [sp, #948]
  449010:	cmp	w9, #0x0
  449014:	cset	w9, ge  // ge = tcont
  449018:	tbnz	w9, #0, 449030 <ASN1_generate_nconf@plt+0x2a730>
  44901c:	ldr	x8, [sp, #608]
  449020:	ldr	x0, [x8]
  449024:	ldr	x1, [sp, #552]
  449028:	bl	4196e0 <BIO_printf@plt>
  44902c:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  449030:	ldur	x8, [x29, #-168]
  449034:	ldrsw	x9, [sp, #948]
  449038:	add	x8, x8, x9
  44903c:	mov	w10, #0x0                   	// #0
  449040:	strb	w10, [x8]
  449044:	ldur	x0, [x29, #-168]
  449048:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44904c:	add	x1, x1, #0x796
  449050:	bl	41afa0 <strstr@plt>
  449054:	cbnz	x0, 44905c <ASN1_generate_nconf@plt+0x2a75c>
  449058:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  44905c:	ldur	x8, [x29, #-176]
  449060:	mov	w9, #0x0                   	// #0
  449064:	strb	w9, [x8]
  449068:	b	449ddc <ASN1_generate_nconf@plt+0x2b4dc>
  44906c:	ldur	x0, [x29, #-24]
  449070:	ldur	x1, [x29, #-176]
  449074:	mov	w2, #0x2000                	// #8192
  449078:	bl	41ceb0 <BIO_read@plt>
  44907c:	str	w0, [sp, #944]
  449080:	ldr	w8, [sp, #944]
  449084:	cmp	w8, #0x3
  449088:	b.ne	4490a4 <ASN1_generate_nconf@plt+0x2a7a4>  // b.any
  44908c:	ldur	x0, [x29, #-176]
  449090:	adrp	x1, 487000 <ASN1_generate_nconf@plt+0x68700>
  449094:	add	x1, x1, #0x540
  449098:	mov	x2, #0x3                   	// #3
  44909c:	bl	41c840 <memcmp@plt>
  4490a0:	cbz	w0, 4490a8 <ASN1_generate_nconf@plt+0x2a7a8>
  4490a4:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  4490a8:	ldur	x0, [x29, #-24]
  4490ac:	adrp	x1, 487000 <ASN1_generate_nconf@plt+0x68700>
  4490b0:	add	x1, x1, #0x543
  4490b4:	mov	w2, #0x3                   	// #3
  4490b8:	bl	41cb40 <BIO_write@plt>
  4490bc:	ldur	x8, [x29, #-24]
  4490c0:	mov	x0, x8
  4490c4:	adrp	x1, 487000 <ASN1_generate_nconf@plt+0x68700>
  4490c8:	add	x1, x1, #0x546
  4490cc:	mov	w2, #0x6                   	// #6
  4490d0:	bl	41cb40 <BIO_write@plt>
  4490d4:	ldur	x8, [x29, #-24]
  4490d8:	mov	x0, x8
  4490dc:	mov	w1, #0xb                   	// #11
  4490e0:	mov	x8, xzr
  4490e4:	mov	x2, x8
  4490e8:	mov	x3, x8
  4490ec:	bl	41de30 <BIO_ctrl@plt>
  4490f0:	ldur	x8, [x29, #-24]
  4490f4:	ldur	x1, [x29, #-176]
  4490f8:	mov	x0, x8
  4490fc:	mov	w2, #0x2000                	// #8192
  449100:	bl	41ceb0 <BIO_read@plt>
  449104:	str	w0, [sp, #944]
  449108:	ldr	w9, [sp, #944]
  44910c:	cmp	w9, #0x6
  449110:	b.ne	44912c <ASN1_generate_nconf@plt+0x2a82c>  // b.any
  449114:	ldur	x0, [x29, #-176]
  449118:	adrp	x1, 487000 <ASN1_generate_nconf@plt+0x68700>
  44911c:	add	x1, x1, #0x546
  449120:	mov	x2, #0x6                   	// #6
  449124:	bl	41c840 <memcmp@plt>
  449128:	cbz	w0, 449130 <ASN1_generate_nconf@plt+0x2a830>
  44912c:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  449130:	b	449ddc <ASN1_generate_nconf@plt+0x2b4dc>
  449134:	mov	w8, #0x1                   	// #1
  449138:	str	w8, [sp, #940]
  44913c:	bl	41d1e0 <BIO_f_buffer@plt>
  449140:	bl	41b5c0 <BIO_new@plt>
  449144:	str	x0, [sp, #928]
  449148:	ldr	x0, [sp, #928]
  44914c:	ldur	x1, [x29, #-24]
  449150:	bl	41aa90 <BIO_push@plt>
  449154:	ldr	x9, [sp, #928]
  449158:	ldur	x2, [x29, #-192]
  44915c:	mov	x0, x9
  449160:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  449164:	add	x1, x1, #0x79f
  449168:	bl	4196e0 <BIO_printf@plt>
  44916c:	ldr	x9, [sp, #928]
  449170:	mov	x0, x9
  449174:	mov	w1, #0xb                   	// #11
  449178:	mov	x9, xzr
  44917c:	mov	x2, x9
  449180:	mov	x3, x9
  449184:	bl	41de30 <BIO_ctrl@plt>
  449188:	ldr	x9, [sp, #928]
  44918c:	ldur	x1, [x29, #-176]
  449190:	mov	x0, x9
  449194:	mov	w2, #0x2000                	// #8192
  449198:	bl	41b0c0 <BIO_gets@plt>
  44919c:	str	w0, [sp, #1768]
  4491a0:	ldr	w8, [sp, #1768]
  4491a4:	cmp	w8, #0xc
  4491a8:	b.ge	449204 <ASN1_generate_nconf@plt+0x2a904>  // b.tcont
  4491ac:	ldr	x8, [sp, #608]
  4491b0:	ldr	x0, [x8]
  4491b4:	ldr	x9, [sp, #632]
  4491b8:	ldr	x2, [x9]
  4491bc:	ldr	w3, [sp, #1768]
  4491c0:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  4491c4:	add	x1, x1, #0x7b7
  4491c8:	bl	4196e0 <BIO_printf@plt>
  4491cc:	ldr	x8, [sp, #928]
  4491d0:	mov	x0, x8
  4491d4:	mov	w1, #0xb                   	// #11
  4491d8:	mov	x8, xzr
  4491dc:	mov	x2, x8
  4491e0:	mov	x3, x8
  4491e4:	bl	41de30 <BIO_ctrl@plt>
  4491e8:	ldr	x8, [sp, #928]
  4491ec:	mov	x0, x8
  4491f0:	bl	41c220 <BIO_pop@plt>
  4491f4:	ldr	x8, [sp, #928]
  4491f8:	mov	x0, x8
  4491fc:	bl	41de90 <BIO_free@plt>
  449200:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  449204:	ldur	x8, [x29, #-176]
  449208:	ldrb	w9, [x8, #8]
  44920c:	cmp	w9, #0x20
  449210:	b.eq	449238 <ASN1_generate_nconf@plt+0x2a938>  // b.none
  449214:	ldr	x8, [sp, #608]
  449218:	ldr	x0, [x8]
  44921c:	ldr	x9, [sp, #632]
  449220:	ldr	x2, [x9]
  449224:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  449228:	add	x1, x1, #0x802
  44922c:	bl	4196e0 <BIO_printf@plt>
  449230:	str	wzr, [sp, #940]
  449234:	b	449278 <ASN1_generate_nconf@plt+0x2a978>
  449238:	ldur	x8, [x29, #-176]
  44923c:	ldrb	w9, [x8, #9]
  449240:	cmp	w9, #0x32
  449244:	b.eq	449270 <ASN1_generate_nconf@plt+0x2a970>  // b.none
  449248:	ldr	x8, [sp, #608]
  44924c:	ldr	x0, [x8]
  449250:	ldr	x9, [sp, #632]
  449254:	ldr	x2, [x9]
  449258:	ldur	x10, [x29, #-176]
  44925c:	add	x3, x10, #0x9
  449260:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  449264:	add	x1, x1, #0x83a
  449268:	bl	4196e0 <BIO_printf@plt>
  44926c:	b	449278 <ASN1_generate_nconf@plt+0x2a978>
  449270:	mov	w8, #0x2                   	// #2
  449274:	str	w8, [sp, #940]
  449278:	ldr	w8, [sp, #940]
  44927c:	cbz	w8, 4492a0 <ASN1_generate_nconf@plt+0x2a9a0>
  449280:	ldr	x0, [sp, #928]
  449284:	ldur	x1, [x29, #-176]
  449288:	mov	w2, #0x2000                	// #8192
  44928c:	bl	41b0c0 <BIO_gets@plt>
  449290:	str	w0, [sp, #1768]
  449294:	ldr	w8, [sp, #1768]
  449298:	cmp	w8, #0x2
  44929c:	b.gt	449280 <ASN1_generate_nconf@plt+0x2a980>
  4492a0:	ldr	x0, [sp, #928]
  4492a4:	mov	w1, #0xb                   	// #11
  4492a8:	mov	x8, xzr
  4492ac:	mov	x2, x8
  4492b0:	mov	x3, x8
  4492b4:	bl	41de30 <BIO_ctrl@plt>
  4492b8:	ldr	x8, [sp, #928]
  4492bc:	mov	x0, x8
  4492c0:	bl	41c220 <BIO_pop@plt>
  4492c4:	ldr	x8, [sp, #928]
  4492c8:	mov	x0, x8
  4492cc:	bl	41de90 <BIO_free@plt>
  4492d0:	ldr	w9, [sp, #940]
  4492d4:	cmp	w9, #0x2
  4492d8:	b.eq	4492e0 <ASN1_generate_nconf@plt+0x2a9e0>  // b.none
  4492dc:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  4492e0:	b	449ddc <ASN1_generate_nconf@plt+0x2b4dc>
  4492e4:	bl	41d1e0 <BIO_f_buffer@plt>
  4492e8:	bl	41b5c0 <BIO_new@plt>
  4492ec:	str	x0, [sp, #912]
  4492f0:	ldr	x0, [sp, #912]
  4492f4:	ldur	x1, [x29, #-24]
  4492f8:	bl	41aa90 <BIO_push@plt>
  4492fc:	ldr	x8, [sp, #912]
  449300:	mov	x0, x8
  449304:	ldr	x1, [sp, #536]
  449308:	bl	4196e0 <BIO_printf@plt>
  44930c:	ldr	x8, [sp, #912]
  449310:	mov	x0, x8
  449314:	mov	w1, #0xb                   	// #11
  449318:	mov	x8, xzr
  44931c:	mov	x2, x8
  449320:	mov	x3, x8
  449324:	bl	41de30 <BIO_ctrl@plt>
  449328:	ldur	x8, [x29, #-40]
  44932c:	mov	x0, x8
  449330:	bl	41e290 <SSL_get_fd@plt>
  449334:	add	w9, w0, #0x1
  449338:	str	w9, [sp, #1720]
  44933c:	str	wzr, [sp, #924]
  449340:	add	x8, sp, #0x790
  449344:	str	x8, [sp, #896]
  449348:	str	wzr, [sp, #908]
  44934c:	ldr	w8, [sp, #908]
  449350:	mov	w9, w8
  449354:	cmp	x9, #0x10
  449358:	b.cs	449380 <ASN1_generate_nconf@plt+0x2aa80>  // b.hs, b.nlast
  44935c:	ldr	x8, [sp, #896]
  449360:	ldr	w9, [sp, #908]
  449364:	mov	w10, w9
  449368:	mov	x11, xzr
  44936c:	str	x11, [x8, x10, lsl #3]
  449370:	ldr	w8, [sp, #908]
  449374:	add	w8, w8, #0x1
  449378:	str	w8, [sp, #908]
  44937c:	b	44934c <ASN1_generate_nconf@plt+0x2aa4c>
  449380:	ldur	x0, [x29, #-40]
  449384:	bl	41e290 <SSL_get_fd@plt>
  449388:	mov	w8, #0x40                  	// #64
  44938c:	sdiv	w9, w0, w8
  449390:	mul	w9, w9, w8
  449394:	subs	w9, w0, w9
  449398:	mov	x10, #0x1                   	// #1
  44939c:	mov	w11, w9
  4493a0:	lsl	x10, x10, x11
  4493a4:	ldur	x0, [x29, #-40]
  4493a8:	str	w8, [sp, #232]
  4493ac:	str	x10, [sp, #224]
  4493b0:	bl	41e290 <SSL_get_fd@plt>
  4493b4:	ldr	w8, [sp, #232]
  4493b8:	sdiv	w9, w0, w8
  4493bc:	mov	w1, w9
  4493c0:	sxtw	x10, w1
  4493c4:	mov	x11, #0x8                   	// #8
  4493c8:	mul	x10, x11, x10
  4493cc:	add	x11, sp, #0x790
  4493d0:	add	x10, x11, x10
  4493d4:	ldr	x11, [x10]
  4493d8:	ldr	x12, [sp, #224]
  4493dc:	orr	x11, x11, x12
  4493e0:	str	x11, [x10]
  4493e4:	mov	x10, #0x8                   	// #8
  4493e8:	str	x10, [sp, #2072]
  4493ec:	mov	x10, xzr
  4493f0:	str	xzr, [sp, #2080]
  4493f4:	ldr	x0, [sp, #912]
  4493f8:	mov	w1, #0x74                  	// #116
  4493fc:	mov	x2, x10
  449400:	mov	x3, x10
  449404:	bl	41de30 <BIO_ctrl@plt>
  449408:	cbnz	x0, 449484 <ASN1_generate_nconf@plt+0x2ab84>
  44940c:	ldr	x0, [sp, #912]
  449410:	mov	w1, #0xa                   	// #10
  449414:	mov	x8, xzr
  449418:	mov	x2, x8
  44941c:	mov	x3, x8
  449420:	bl	41de30 <BIO_ctrl@plt>
  449424:	cbnz	w0, 449484 <ASN1_generate_nconf@plt+0x2ab84>
  449428:	ldur	x0, [x29, #-24]
  44942c:	mov	w1, #0xa                   	// #10
  449430:	mov	x8, xzr
  449434:	mov	x2, x8
  449438:	mov	x3, x8
  44943c:	bl	41de30 <BIO_ctrl@plt>
  449440:	cbnz	w0, 449484 <ASN1_generate_nconf@plt+0x2ab84>
  449444:	ldr	w0, [sp, #1720]
  449448:	add	x1, sp, #0x790
  44944c:	mov	x8, xzr
  449450:	mov	x2, x8
  449454:	mov	x3, x8
  449458:	add	x4, sp, #0x818
  44945c:	bl	41ae10 <select@plt>
  449460:	cmp	w0, #0x1
  449464:	b.ge	449484 <ASN1_generate_nconf@plt+0x2ab84>  // b.tcont
  449468:	ldr	x8, [sp, #608]
  44946c:	ldr	x0, [x8]
  449470:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  449474:	add	x1, x1, #0x857
  449478:	mov	w2, #0x8                   	// #8
  44947c:	bl	4196e0 <BIO_printf@plt>
  449480:	b	449548 <ASN1_generate_nconf@plt+0x2ac48>
  449484:	ldr	x0, [sp, #912]
  449488:	ldur	x1, [x29, #-176]
  44948c:	mov	w2, #0x2000                	// #8192
  449490:	bl	41b0c0 <BIO_gets@plt>
  449494:	str	w0, [sp, #1768]
  449498:	ldr	w8, [sp, #1768]
  44949c:	cmp	w8, #0x1
  4494a0:	b.lt	4494c0 <ASN1_generate_nconf@plt+0x2abc0>  // b.tstop
  4494a4:	ldur	x0, [x29, #-176]
  4494a8:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  4494ac:	add	x1, x1, #0x883
  4494b0:	add	x2, sp, #0x39c
  4494b4:	bl	41b380 <__isoc99_sscanf@plt>
  4494b8:	cmp	w0, #0x1
  4494bc:	b.eq	4494c4 <ASN1_generate_nconf@plt+0x2abc4>  // b.none
  4494c0:	b	449548 <ASN1_generate_nconf@plt+0x2ac48>
  4494c4:	ldr	w8, [sp, #924]
  4494c8:	cmp	w8, #0x1c3
  4494cc:	b.eq	4494dc <ASN1_generate_nconf@plt+0x2abdc>  // b.none
  4494d0:	ldr	w8, [sp, #924]
  4494d4:	cmp	w8, #0x1a5
  4494d8:	b.ne	449508 <ASN1_generate_nconf@plt+0x2ac08>  // b.any
  4494dc:	ldur	x0, [x29, #-176]
  4494e0:	ldr	x1, [sp, #528]
  4494e4:	bl	41afa0 <strstr@plt>
  4494e8:	cbz	x0, 449508 <ASN1_generate_nconf@plt+0x2ac08>
  4494ec:	ldr	x8, [sp, #608]
  4494f0:	ldr	x0, [x8]
  4494f4:	ldur	x2, [x29, #-176]
  4494f8:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  4494fc:	add	x1, x1, #0x88a
  449500:	bl	4196e0 <BIO_printf@plt>
  449504:	b	449548 <ASN1_generate_nconf@plt+0x2ac48>
  449508:	ldr	w8, [sp, #924]
  44950c:	cmp	w8, #0x2b3
  449510:	b.ne	44953c <ASN1_generate_nconf@plt+0x2ac3c>  // b.any
  449514:	ldr	x8, [sp, #608]
  449518:	ldr	x0, [x8]
  44951c:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  449520:	add	x1, x1, #0x8a5
  449524:	bl	4196e0 <BIO_printf@plt>
  449528:	ldr	x8, [sp, #608]
  44952c:	ldr	x9, [x8]
  449530:	mov	x0, x9
  449534:	bl	41e780 <ERR_print_errors@plt>
  449538:	b	449548 <ASN1_generate_nconf@plt+0x2ac48>
  44953c:	ldr	w8, [sp, #924]
  449540:	cmp	w8, #0x29e
  449544:	b.ne	44933c <ASN1_generate_nconf@plt+0x2aa3c>  // b.any
  449548:	ldr	x0, [sp, #912]
  44954c:	mov	w1, #0xb                   	// #11
  449550:	mov	x8, xzr
  449554:	mov	x2, x8
  449558:	mov	x3, x8
  44955c:	bl	41de30 <BIO_ctrl@plt>
  449560:	ldr	x8, [sp, #912]
  449564:	mov	x0, x8
  449568:	bl	41c220 <BIO_pop@plt>
  44956c:	ldr	x8, [sp, #912]
  449570:	mov	x0, x8
  449574:	bl	41de90 <BIO_free@plt>
  449578:	ldr	w9, [sp, #924]
  44957c:	cmp	w9, #0x29e
  449580:	b.eq	4495a4 <ASN1_generate_nconf@plt+0x2aca4>  // b.none
  449584:	ldr	x8, [sp, #608]
  449588:	ldr	x0, [x8]
  44958c:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  449590:	add	x1, x1, #0x8c3
  449594:	bl	4196e0 <BIO_printf@plt>
  449598:	mov	w9, #0x1                   	// #1
  44959c:	str	w9, [sp, #1744]
  4495a0:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  4495a4:	b	449ddc <ASN1_generate_nconf@plt+0x2b4dc>
  4495a8:	str	wzr, [sp, #892]
  4495ac:	mov	w8, #0x800                 	// #2048
  4495b0:	str	w8, [sp, #888]
  4495b4:	ldur	x9, [x29, #-168]
  4495b8:	str	x9, [sp, #872]
  4495bc:	ldur	x0, [x29, #-24]
  4495c0:	ldr	x1, [sp, #872]
  4495c4:	mov	w2, #0x2000                	// #8192
  4495c8:	bl	41ceb0 <BIO_read@plt>
  4495cc:	str	w0, [sp, #892]
  4495d0:	ldr	w8, [sp, #892]
  4495d4:	cmp	w8, #0x0
  4495d8:	cset	w8, ge  // ge = tcont
  4495dc:	tbnz	w8, #0, 4495f4 <ASN1_generate_nconf@plt+0x2acf4>
  4495e0:	ldr	x8, [sp, #608]
  4495e4:	ldr	x0, [x8]
  4495e8:	ldr	x1, [sp, #552]
  4495ec:	bl	4196e0 <BIO_printf@plt>
  4495f0:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  4495f4:	ldr	w8, [sp, #892]
  4495f8:	cmp	w8, #0x15
  4495fc:	b.ge	449618 <ASN1_generate_nconf@plt+0x2ad18>  // b.tcont
  449600:	ldr	x8, [sp, #608]
  449604:	ldr	x0, [x8]
  449608:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44960c:	add	x1, x1, #0x8e6
  449610:	bl	4196e0 <BIO_printf@plt>
  449614:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  449618:	ldr	w8, [sp, #892]
  44961c:	ldr	x9, [sp, #872]
  449620:	ldrb	w10, [x9]
  449624:	add	w10, w10, #0x4
  449628:	ldr	x9, [sp, #872]
  44962c:	ldrb	w11, [x9, #1]
  449630:	add	w10, w10, w11, lsl #8
  449634:	ldr	x9, [sp, #872]
  449638:	ldrb	w11, [x9, #2]
  44963c:	add	w10, w10, w11, lsl #16
  449640:	cmp	w8, w10
  449644:	b.eq	449660 <ASN1_generate_nconf@plt+0x2ad60>  // b.none
  449648:	ldr	x8, [sp, #608]
  44964c:	ldr	x0, [x8]
  449650:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  449654:	add	x1, x1, #0x8ff
  449658:	bl	4196e0 <BIO_printf@plt>
  44965c:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  449660:	ldr	x8, [sp, #872]
  449664:	ldrb	w9, [x8, #4]
  449668:	cmp	w9, #0xa
  44966c:	b.eq	449688 <ASN1_generate_nconf@plt+0x2ad88>  // b.none
  449670:	ldr	x8, [sp, #608]
  449674:	ldr	x0, [x8]
  449678:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44967c:	add	x1, x1, #0x924
  449680:	bl	4196e0 <BIO_printf@plt>
  449684:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  449688:	mov	w8, #0x5                   	// #5
  44968c:	str	w8, [sp, #884]
  449690:	ldr	w8, [sp, #884]
  449694:	ldr	w9, [sp, #892]
  449698:	cmp	w8, w9
  44969c:	b.lt	4496b8 <ASN1_generate_nconf@plt+0x2adb8>  // b.tstop
  4496a0:	ldr	x8, [sp, #608]
  4496a4:	ldr	x0, [x8]
  4496a8:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  4496ac:	add	x1, x1, #0x952
  4496b0:	bl	4196e0 <BIO_printf@plt>
  4496b4:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  4496b8:	ldr	x8, [sp, #872]
  4496bc:	ldrsw	x9, [sp, #884]
  4496c0:	mov	w10, w9
  4496c4:	add	w10, w10, #0x1
  4496c8:	str	w10, [sp, #884]
  4496cc:	ldrb	w10, [x8, x9]
  4496d0:	cbnz	w10, 4496d8 <ASN1_generate_nconf@plt+0x2add8>
  4496d4:	b	4496dc <ASN1_generate_nconf@plt+0x2addc>
  4496d8:	b	449690 <ASN1_generate_nconf@plt+0x2ad90>
  4496dc:	ldr	w8, [sp, #884]
  4496e0:	add	w8, w8, #0xf
  4496e4:	ldr	w9, [sp, #892]
  4496e8:	cmp	w8, w9
  4496ec:	b.le	449708 <ASN1_generate_nconf@plt+0x2ae08>
  4496f0:	ldr	x8, [sp, #608]
  4496f4:	ldr	x0, [x8]
  4496f8:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  4496fc:	add	x1, x1, #0x972
  449700:	bl	4196e0 <BIO_printf@plt>
  449704:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  449708:	ldr	w8, [sp, #884]
  44970c:	add	w8, w8, #0xc
  449710:	str	w8, [sp, #884]
  449714:	ldr	x9, [sp, #872]
  449718:	ldrsw	x10, [sp, #884]
  44971c:	mov	w8, w10
  449720:	add	w8, w8, #0x1
  449724:	str	w8, [sp, #884]
  449728:	ldrb	w8, [x9, x10]
  44972c:	cbz	w8, 449748 <ASN1_generate_nconf@plt+0x2ae48>
  449730:	ldr	x8, [sp, #608]
  449734:	ldr	x0, [x8]
  449738:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44973c:	add	x1, x1, #0x99c
  449740:	bl	4196e0 <BIO_printf@plt>
  449744:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  449748:	ldr	x8, [sp, #872]
  44974c:	ldrsw	x9, [sp, #884]
  449750:	ldrb	w10, [x8, x9]
  449754:	ldr	x8, [sp, #872]
  449758:	ldr	w11, [sp, #884]
  44975c:	add	w11, w11, #0x1
  449760:	ldrb	w11, [x8, w11, sxtw]
  449764:	add	w10, w10, w11, lsl #8
  449768:	ldr	w11, [sp, #888]
  44976c:	and	w10, w10, w11
  449770:	cbnz	w10, 44978c <ASN1_generate_nconf@plt+0x2ae8c>
  449774:	ldr	x8, [sp, #608]
  449778:	ldr	x0, [x8]
  44977c:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  449780:	add	x1, x1, #0x9b5
  449784:	bl	4196e0 <BIO_printf@plt>
  449788:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  44978c:	ldur	x0, [x29, #-24]
  449790:	adrp	x1, 487000 <ASN1_generate_nconf@plt+0x68700>
  449794:	add	x1, x1, #0x54c
  449798:	mov	w2, #0x24                  	// #36
  44979c:	bl	41cb40 <BIO_write@plt>
  4497a0:	ldur	x8, [x29, #-24]
  4497a4:	mov	x0, x8
  4497a8:	mov	w1, #0xb                   	// #11
  4497ac:	mov	x8, xzr
  4497b0:	mov	x2, x8
  4497b4:	mov	x3, x8
  4497b8:	bl	41de30 <BIO_ctrl@plt>
  4497bc:	b	449ddc <ASN1_generate_nconf@plt+0x2b4dc>
  4497c0:	ldur	x0, [x29, #-24]
  4497c4:	adrp	x1, 487000 <ASN1_generate_nconf@plt+0x68700>
  4497c8:	add	x1, x1, #0x570
  4497cc:	mov	w2, #0x8                   	// #8
  4497d0:	bl	41cb40 <BIO_write@plt>
  4497d4:	ldur	x8, [x29, #-24]
  4497d8:	mov	x0, x8
  4497dc:	mov	w1, #0xb                   	// #11
  4497e0:	mov	x8, xzr
  4497e4:	mov	x2, x8
  4497e8:	mov	x3, x8
  4497ec:	bl	41de30 <BIO_ctrl@plt>
  4497f0:	ldur	x8, [x29, #-24]
  4497f4:	ldur	x1, [x29, #-168]
  4497f8:	mov	x0, x8
  4497fc:	mov	w2, #0x2000                	// #8192
  449800:	bl	41ceb0 <BIO_read@plt>
  449804:	str	w0, [sp, #868]
  449808:	ldr	w9, [sp, #868]
  44980c:	cmp	w9, #0x1
  449810:	b.ne	449824 <ASN1_generate_nconf@plt+0x2af24>  // b.any
  449814:	ldur	x8, [x29, #-168]
  449818:	ldrb	w9, [x8]
  44981c:	cmp	w9, #0x53
  449820:	b.eq	449828 <ASN1_generate_nconf@plt+0x2af28>  // b.none
  449824:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  449828:	b	449ddc <ASN1_generate_nconf@plt+0x2b4dc>
  44982c:	str	wzr, [sp, #864]
  449830:	bl	41d1e0 <BIO_f_buffer@plt>
  449834:	bl	41b5c0 <BIO_new@plt>
  449838:	str	x0, [sp, #856]
  44983c:	ldr	x0, [sp, #856]
  449840:	ldur	x1, [x29, #-24]
  449844:	bl	41aa90 <BIO_push@plt>
  449848:	ldr	x8, [sp, #856]
  44984c:	ldur	x1, [x29, #-176]
  449850:	mov	x0, x8
  449854:	mov	w2, #0x2000                	// #8192
  449858:	bl	41b0c0 <BIO_gets@plt>
  44985c:	ldr	x8, [sp, #856]
  449860:	mov	x0, x8
  449864:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  449868:	add	x1, x1, #0x9d9
  44986c:	bl	4196e0 <BIO_printf@plt>
  449870:	ldr	x8, [sp, #856]
  449874:	mov	x0, x8
  449878:	mov	w1, #0xb                   	// #11
  44987c:	mov	x8, xzr
  449880:	mov	x2, x8
  449884:	mov	x3, x8
  449888:	bl	41de30 <BIO_ctrl@plt>
  44988c:	ldr	x0, [sp, #856]
  449890:	ldur	x1, [x29, #-176]
  449894:	mov	w2, #0x2000                	// #8192
  449898:	bl	41b0c0 <BIO_gets@plt>
  44989c:	str	w0, [sp, #1768]
  4498a0:	ldur	x0, [x29, #-176]
  4498a4:	ldr	x1, [sp, #528]
  4498a8:	bl	41afa0 <strstr@plt>
  4498ac:	cbz	x0, 4498b8 <ASN1_generate_nconf@plt+0x2afb8>
  4498b0:	mov	w8, #0x1                   	// #1
  4498b4:	str	w8, [sp, #864]
  4498b8:	ldr	w8, [sp, #1768]
  4498bc:	mov	w9, #0x0                   	// #0
  4498c0:	cmp	w8, #0x1
  4498c4:	str	w9, [sp, #220]
  4498c8:	b.le	4498e0 <ASN1_generate_nconf@plt+0x2afe0>
  4498cc:	ldur	x8, [x29, #-176]
  4498d0:	ldrb	w9, [x8]
  4498d4:	cmp	w9, #0x2e
  4498d8:	cset	w9, ne  // ne = any
  4498dc:	str	w9, [sp, #220]
  4498e0:	ldr	w8, [sp, #220]
  4498e4:	tbnz	w8, #0, 44988c <ASN1_generate_nconf@plt+0x2af8c>
  4498e8:	ldr	x0, [sp, #856]
  4498ec:	mov	w1, #0xb                   	// #11
  4498f0:	mov	x8, xzr
  4498f4:	mov	x2, x8
  4498f8:	mov	x3, x8
  4498fc:	bl	41de30 <BIO_ctrl@plt>
  449900:	ldr	x8, [sp, #856]
  449904:	mov	x0, x8
  449908:	bl	41c220 <BIO_pop@plt>
  44990c:	ldr	x8, [sp, #856]
  449910:	mov	x0, x8
  449914:	bl	41de90 <BIO_free@plt>
  449918:	ldr	w9, [sp, #864]
  44991c:	cbnz	w9, 449930 <ASN1_generate_nconf@plt+0x2b030>
  449920:	ldr	x8, [sp, #608]
  449924:	ldr	x0, [x8]
  449928:	ldr	x1, [sp, #544]
  44992c:	bl	4196e0 <BIO_printf@plt>
  449930:	ldur	x0, [x29, #-24]
  449934:	ldr	x1, [sp, #536]
  449938:	bl	4196e0 <BIO_printf@plt>
  44993c:	ldur	x8, [x29, #-24]
  449940:	ldur	x1, [x29, #-176]
  449944:	mov	x0, x8
  449948:	mov	w2, #0x2000                	// #8192
  44994c:	bl	41ceb0 <BIO_read@plt>
  449950:	str	w0, [sp, #1768]
  449954:	ldr	w9, [sp, #1768]
  449958:	cmp	w9, #0x0
  44995c:	cset	w9, ge  // ge = tcont
  449960:	tbnz	w9, #0, 449978 <ASN1_generate_nconf@plt+0x2b078>
  449964:	ldr	x8, [sp, #608]
  449968:	ldr	x0, [x8]
  44996c:	ldr	x1, [sp, #552]
  449970:	bl	4196e0 <BIO_printf@plt>
  449974:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  449978:	ldur	x8, [x29, #-176]
  44997c:	ldrsw	x9, [sp, #1768]
  449980:	add	x8, x8, x9
  449984:	mov	w10, #0x0                   	// #0
  449988:	strb	w10, [x8]
  44998c:	ldur	x0, [x29, #-176]
  449990:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  449994:	add	x1, x1, #0x9e8
  449998:	bl	41afa0 <strstr@plt>
  44999c:	cbnz	x0, 4499bc <ASN1_generate_nconf@plt+0x2b0bc>
  4499a0:	ldr	x8, [sp, #608]
  4499a4:	ldr	x0, [x8]
  4499a8:	ldur	x2, [x29, #-176]
  4499ac:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  4499b0:	add	x1, x1, #0x9ec
  4499b4:	bl	4196e0 <BIO_printf@plt>
  4499b8:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  4499bc:	b	449ddc <ASN1_generate_nconf@plt+0x2b4dc>
  4499c0:	str	wzr, [sp, #852]
  4499c4:	bl	41d1e0 <BIO_f_buffer@plt>
  4499c8:	bl	41b5c0 <BIO_new@plt>
  4499cc:	str	x0, [sp, #840]
  4499d0:	ldr	x0, [sp, #840]
  4499d4:	ldur	x1, [x29, #-24]
  4499d8:	bl	41aa90 <BIO_push@plt>
  4499dc:	ldr	x0, [sp, #840]
  4499e0:	ldur	x1, [x29, #-176]
  4499e4:	mov	w2, #0x2000                	// #8192
  4499e8:	bl	41b0c0 <BIO_gets@plt>
  4499ec:	str	w0, [sp, #1768]
  4499f0:	ldr	w8, [sp, #1768]
  4499f4:	cmp	w8, #0x1
  4499f8:	b.le	449a34 <ASN1_generate_nconf@plt+0x2b134>
  4499fc:	ldur	x8, [x29, #-176]
  449a00:	ldrb	w9, [x8]
  449a04:	cmp	w9, #0x22
  449a08:	b.ne	449a34 <ASN1_generate_nconf@plt+0x2b134>  // b.any
  449a0c:	ldur	x0, [x29, #-176]
  449a10:	bl	46fed0 <ASN1_generate_nconf@plt+0x515d0>
  449a14:	ldur	x0, [x29, #-176]
  449a18:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  449a1c:	add	x1, x1, #0xa00
  449a20:	mov	x2, #0xa                   	// #10
  449a24:	bl	41b3f0 <strncmp@plt>
  449a28:	cbnz	w0, 449a34 <ASN1_generate_nconf@plt+0x2b134>
  449a2c:	mov	w8, #0x1                   	// #1
  449a30:	str	w8, [sp, #852]
  449a34:	ldr	w8, [sp, #1768]
  449a38:	mov	w9, #0x0                   	// #0
  449a3c:	cmp	w8, #0x1
  449a40:	str	w9, [sp, #216]
  449a44:	b.le	449a5c <ASN1_generate_nconf@plt+0x2b15c>
  449a48:	ldur	x8, [x29, #-176]
  449a4c:	ldrb	w9, [x8]
  449a50:	cmp	w9, #0x22
  449a54:	cset	w9, eq  // eq = none
  449a58:	str	w9, [sp, #216]
  449a5c:	ldr	w8, [sp, #216]
  449a60:	tbnz	w8, #0, 4499dc <ASN1_generate_nconf@plt+0x2b0dc>
  449a64:	ldr	x0, [sp, #840]
  449a68:	mov	w1, #0xb                   	// #11
  449a6c:	mov	x8, xzr
  449a70:	mov	x2, x8
  449a74:	mov	x3, x8
  449a78:	bl	41de30 <BIO_ctrl@plt>
  449a7c:	ldr	x8, [sp, #840]
  449a80:	mov	x0, x8
  449a84:	bl	41c220 <BIO_pop@plt>
  449a88:	ldr	x8, [sp, #840]
  449a8c:	mov	x0, x8
  449a90:	bl	41de90 <BIO_free@plt>
  449a94:	ldr	w9, [sp, #852]
  449a98:	cbnz	w9, 449aac <ASN1_generate_nconf@plt+0x2b1ac>
  449a9c:	ldr	x8, [sp, #608]
  449aa0:	ldr	x0, [x8]
  449aa4:	ldr	x1, [sp, #544]
  449aa8:	bl	4196e0 <BIO_printf@plt>
  449aac:	ldur	x0, [x29, #-24]
  449ab0:	ldr	x1, [sp, #536]
  449ab4:	bl	4196e0 <BIO_printf@plt>
  449ab8:	ldur	x8, [x29, #-24]
  449abc:	ldur	x1, [x29, #-176]
  449ac0:	mov	x0, x8
  449ac4:	mov	w2, #0x2000                	// #8192
  449ac8:	bl	41ceb0 <BIO_read@plt>
  449acc:	str	w0, [sp, #1768]
  449ad0:	ldr	w9, [sp, #1768]
  449ad4:	cmp	w9, #0x0
  449ad8:	cset	w9, ge  // ge = tcont
  449adc:	tbnz	w9, #0, 449af4 <ASN1_generate_nconf@plt+0x2b1f4>
  449ae0:	ldr	x8, [sp, #608]
  449ae4:	ldr	x0, [x8]
  449ae8:	ldr	x1, [sp, #552]
  449aec:	bl	4196e0 <BIO_printf@plt>
  449af0:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  449af4:	ldur	x8, [x29, #-176]
  449af8:	ldrsw	x9, [sp, #1768]
  449afc:	add	x8, x8, x9
  449b00:	mov	w10, #0x0                   	// #0
  449b04:	strb	w10, [x8]
  449b08:	ldr	w10, [sp, #1768]
  449b0c:	cmp	w10, #0x2
  449b10:	b.ge	449b30 <ASN1_generate_nconf@plt+0x2b230>  // b.tcont
  449b14:	ldr	x8, [sp, #608]
  449b18:	ldr	x0, [x8]
  449b1c:	ldur	x2, [x29, #-176]
  449b20:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  449b24:	add	x1, x1, #0x9ec
  449b28:	bl	4196e0 <BIO_printf@plt>
  449b2c:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  449b30:	ldur	x0, [x29, #-168]
  449b34:	ldur	x1, [x29, #-176]
  449b38:	mov	x8, #0x2                   	// #2
  449b3c:	mov	x2, x8
  449b40:	str	x8, [sp, #208]
  449b44:	bl	41ab20 <strncpy@plt>
  449b48:	ldur	x8, [x29, #-168]
  449b4c:	mov	x0, x8
  449b50:	bl	46fed0 <ASN1_generate_nconf@plt+0x515d0>
  449b54:	ldur	x0, [x29, #-168]
  449b58:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  449b5c:	add	x1, x1, #0xa67
  449b60:	ldr	x2, [sp, #208]
  449b64:	bl	41b3f0 <strncmp@plt>
  449b68:	cbz	w0, 449b88 <ASN1_generate_nconf@plt+0x2b288>
  449b6c:	ldr	x8, [sp, #608]
  449b70:	ldr	x0, [x8]
  449b74:	ldur	x2, [x29, #-176]
  449b78:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  449b7c:	add	x1, x1, #0x88a
  449b80:	bl	4196e0 <BIO_printf@plt>
  449b84:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  449b88:	b	449ddc <ASN1_generate_nconf@plt+0x2b4dc>
  449b8c:	mov	x8, #0xffffffffffffffff    	// #-1
  449b90:	str	x8, [sp, #832]
  449b94:	mov	x8, xzr
  449b98:	str	x8, [sp, #824]
  449b9c:	mov	w9, #0xffffffff            	// #-1
  449ba0:	str	w9, [sp, #820]
  449ba4:	str	x8, [sp, #808]
  449ba8:	str	x8, [sp, #200]
  449bac:	bl	41be60 <BIO_s_mem@plt>
  449bb0:	bl	41b5c0 <BIO_new@plt>
  449bb4:	str	x0, [sp, #800]
  449bb8:	ldr	x8, [sp, #200]
  449bbc:	mov	x0, x8
  449bc0:	bl	41bf80 <NCONF_new@plt>
  449bc4:	str	x0, [sp, #792]
  449bc8:	ldr	x8, [sp, #792]
  449bcc:	cbnz	x8, 449bdc <ASN1_generate_nconf@plt+0x2b2dc>
  449bd0:	ldr	x0, [sp, #800]
  449bd4:	bl	41de90 <BIO_free@plt>
  449bd8:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  449bdc:	ldr	x0, [sp, #800]
  449be0:	adrp	x1, 4aa000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3780>
  449be4:	add	x1, x1, #0xefc
  449be8:	bl	41a930 <BIO_puts@plt>
  449bec:	ldr	x8, [sp, #792]
  449bf0:	ldr	x1, [sp, #800]
  449bf4:	mov	x0, x8
  449bf8:	add	x2, sp, #0x340
  449bfc:	bl	41d530 <NCONF_load_bio@plt>
  449c00:	cmp	w0, #0x0
  449c04:	cset	w9, gt
  449c08:	tbnz	w9, #0, 449c64 <ASN1_generate_nconf@plt+0x2b364>
  449c0c:	ldr	x0, [sp, #800]
  449c10:	bl	41de90 <BIO_free@plt>
  449c14:	ldr	x8, [sp, #792]
  449c18:	mov	x0, x8
  449c1c:	bl	419f10 <NCONF_free@plt>
  449c20:	ldr	x8, [sp, #832]
  449c24:	cmp	x8, #0x0
  449c28:	cset	w9, gt
  449c2c:	tbnz	w9, #0, 449c48 <ASN1_generate_nconf@plt+0x2b348>
  449c30:	ldr	x8, [sp, #608]
  449c34:	ldr	x0, [x8]
  449c38:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  449c3c:	add	x1, x1, #0xa0b
  449c40:	bl	4196e0 <BIO_printf@plt>
  449c44:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  449c48:	ldr	x8, [sp, #608]
  449c4c:	ldr	x0, [x8]
  449c50:	ldr	x2, [sp, #832]
  449c54:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  449c58:	add	x1, x1, #0xa22
  449c5c:	bl	4196e0 <BIO_printf@plt>
  449c60:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  449c64:	ldr	x0, [sp, #800]
  449c68:	bl	41de90 <BIO_free@plt>
  449c6c:	ldr	x8, [sp, #792]
  449c70:	mov	x0, x8
  449c74:	adrp	x1, 48b000 <ASN1_generate_nconf@plt+0x6c700>
  449c78:	add	x1, x1, #0x613
  449c7c:	adrp	x2, 477000 <ASN1_generate_nconf@plt+0x58700>
  449c80:	add	x2, x2, #0x567
  449c84:	bl	41cfe0 <NCONF_get_string@plt>
  449c88:	str	x0, [sp, #824]
  449c8c:	ldr	x8, [sp, #824]
  449c90:	cbnz	x8, 449cb4 <ASN1_generate_nconf@plt+0x2b3b4>
  449c94:	ldr	x0, [sp, #792]
  449c98:	bl	419f10 <NCONF_free@plt>
  449c9c:	ldr	x8, [sp, #608]
  449ca0:	ldr	x0, [x8]
  449ca4:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  449ca8:	add	x1, x1, #0xa35
  449cac:	bl	4196e0 <BIO_printf@plt>
  449cb0:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  449cb4:	ldr	x0, [sp, #824]
  449cb8:	ldr	x1, [sp, #792]
  449cbc:	bl	41e900 <ASN1_generate_nconf@plt>
  449cc0:	str	x0, [sp, #808]
  449cc4:	ldr	x8, [sp, #808]
  449cc8:	cbnz	x8, 449cec <ASN1_generate_nconf@plt+0x2b3ec>
  449ccc:	ldr	x0, [sp, #792]
  449cd0:	bl	419f10 <NCONF_free@plt>
  449cd4:	ldr	x8, [sp, #608]
  449cd8:	ldr	x0, [x8]
  449cdc:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  449ce0:	add	x1, x1, #0xa4e
  449ce4:	bl	4196e0 <BIO_printf@plt>
  449ce8:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  449cec:	ldr	x0, [sp, #792]
  449cf0:	bl	419f10 <NCONF_free@plt>
  449cf4:	ldur	x0, [x29, #-24]
  449cf8:	ldr	x8, [sp, #808]
  449cfc:	ldr	x8, [x8, #8]
  449d00:	ldr	x1, [x8, #8]
  449d04:	ldr	x8, [sp, #808]
  449d08:	ldr	x8, [x8, #8]
  449d0c:	ldr	w2, [x8]
  449d10:	bl	41cb40 <BIO_write@plt>
  449d14:	ldur	x8, [x29, #-24]
  449d18:	mov	x0, x8
  449d1c:	mov	w1, #0xb                   	// #11
  449d20:	mov	x8, xzr
  449d24:	mov	x2, x8
  449d28:	mov	x3, x8
  449d2c:	bl	41de30 <BIO_ctrl@plt>
  449d30:	ldr	x8, [sp, #808]
  449d34:	mov	x0, x8
  449d38:	bl	41a010 <ASN1_TYPE_free@plt>
  449d3c:	ldur	x0, [x29, #-24]
  449d40:	ldur	x1, [x29, #-176]
  449d44:	mov	w2, #0x2000                	// #8192
  449d48:	bl	41ceb0 <BIO_read@plt>
  449d4c:	str	w0, [sp, #1768]
  449d50:	ldr	w9, [sp, #1768]
  449d54:	cmp	w9, #0x0
  449d58:	cset	w9, ge  // ge = tcont
  449d5c:	tbnz	w9, #0, 449d74 <ASN1_generate_nconf@plt+0x2b474>
  449d60:	ldr	x8, [sp, #608]
  449d64:	ldr	x0, [x8]
  449d68:	ldr	x1, [sp, #552]
  449d6c:	bl	4196e0 <BIO_printf@plt>
  449d70:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  449d74:	ldur	x0, [x29, #-176]
  449d78:	ldrsw	x1, [sp, #1768]
  449d7c:	bl	44be70 <ASN1_generate_nconf@plt+0x2d570>
  449d80:	str	w0, [sp, #820]
  449d84:	ldr	w8, [sp, #820]
  449d88:	cmp	w8, #0x0
  449d8c:	cset	w8, ge  // ge = tcont
  449d90:	tbnz	w8, #0, 449dac <ASN1_generate_nconf@plt+0x2b4ac>
  449d94:	ldr	x8, [sp, #608]
  449d98:	ldr	x0, [x8]
  449d9c:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  449da0:	add	x1, x1, #0xa6a
  449da4:	bl	4196e0 <BIO_printf@plt>
  449da8:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  449dac:	ldr	w8, [sp, #820]
  449db0:	cmp	w8, #0x0
  449db4:	cset	w8, le
  449db8:	tbnz	w8, #0, 449dd8 <ASN1_generate_nconf@plt+0x2b4d8>
  449dbc:	ldr	x8, [sp, #608]
  449dc0:	ldr	x0, [x8]
  449dc4:	ldr	w2, [sp, #820]
  449dc8:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  449dcc:	add	x1, x1, #0xa8e
  449dd0:	bl	4196e0 <BIO_printf@plt>
  449dd4:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  449dd8:	str	wzr, [sp, #1768]
  449ddc:	ldr	x8, [sp, #1168]
  449de0:	cbz	x8, 449f40 <ASN1_generate_nconf@plt+0x2b640>
  449de4:	ldur	x0, [x29, #-40]
  449de8:	bl	41a5d0 <SSL_get_session@plt>
  449dec:	cbz	x0, 449e08 <ASN1_generate_nconf@plt+0x2b508>
  449df0:	ldur	x0, [x29, #-40]
  449df4:	bl	41a5d0 <SSL_get_session@plt>
  449df8:	bl	41c210 <SSL_SESSION_get_max_early_data@plt>
  449dfc:	cmp	w0, #0x0
  449e00:	cset	w8, hi  // hi = pmore
  449e04:	tbnz	w8, #0, 449e2c <ASN1_generate_nconf@plt+0x2b52c>
  449e08:	ldr	x8, [sp, #560]
  449e0c:	ldr	x9, [x8]
  449e10:	cbz	x9, 449f40 <ASN1_generate_nconf@plt+0x2b640>
  449e14:	ldr	x8, [sp, #560]
  449e18:	ldr	x0, [x8]
  449e1c:	bl	41c210 <SSL_SESSION_get_max_early_data@plt>
  449e20:	cmp	w0, #0x0
  449e24:	cset	w9, ls  // ls = plast
  449e28:	tbnz	w9, #0, 449f40 <ASN1_generate_nconf@plt+0x2b640>
  449e2c:	ldr	x0, [sp, #1168]
  449e30:	ldr	x1, [sp, #568]
  449e34:	bl	41b160 <BIO_new_file@plt>
  449e38:	str	x0, [sp, #784]
  449e3c:	str	wzr, [sp, #764]
  449e40:	ldr	x8, [sp, #784]
  449e44:	cbnz	x8, 449e60 <ASN1_generate_nconf@plt+0x2b560>
  449e48:	ldr	x8, [sp, #608]
  449e4c:	ldr	x0, [x8]
  449e50:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  449e54:	add	x1, x1, #0xab5
  449e58:	bl	4196e0 <BIO_printf@plt>
  449e5c:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  449e60:	ldr	w8, [sp, #764]
  449e64:	cmp	w8, #0x0
  449e68:	cset	w8, ne  // ne = any
  449e6c:	eor	w8, w8, #0x1
  449e70:	tbnz	w8, #0, 449e78 <ASN1_generate_nconf@plt+0x2b578>
  449e74:	b	449f38 <ASN1_generate_nconf@plt+0x2b638>
  449e78:	ldr	x0, [sp, #784]
  449e7c:	ldur	x1, [x29, #-160]
  449e80:	mov	x2, #0x2000                	// #8192
  449e84:	add	x3, sp, #0x308
  449e88:	bl	41d9b0 <BIO_read_ex@plt>
  449e8c:	cbnz	w0, 449e98 <ASN1_generate_nconf@plt+0x2b598>
  449e90:	mov	w8, #0x1                   	// #1
  449e94:	str	w8, [sp, #764]
  449e98:	ldur	x0, [x29, #-40]
  449e9c:	ldur	x1, [x29, #-160]
  449ea0:	ldr	x2, [sp, #776]
  449ea4:	add	x3, sp, #0x300
  449ea8:	bl	41dc80 <SSL_write_early_data@plt>
  449eac:	cmp	w0, #0x0
  449eb0:	cset	w8, ne  // ne = any
  449eb4:	eor	w8, w8, #0x1
  449eb8:	tbnz	w8, #0, 449ec0 <ASN1_generate_nconf@plt+0x2b5c0>
  449ebc:	b	449f34 <ASN1_generate_nconf@plt+0x2b634>
  449ec0:	ldur	x0, [x29, #-40]
  449ec4:	mov	w8, wzr
  449ec8:	mov	w1, w8
  449ecc:	bl	41e360 <SSL_get_error@plt>
  449ed0:	subs	w8, w0, #0x2
  449ed4:	cmp	w8, #0x1
  449ed8:	str	w0, [sp, #196]
  449edc:	b.ls	449efc <ASN1_generate_nconf@plt+0x2b5fc>  // b.plast
  449ee0:	b	449ee4 <ASN1_generate_nconf@plt+0x2b5e4>
  449ee4:	ldr	w8, [sp, #196]
  449ee8:	cmp	w8, #0x9
  449eec:	cset	w9, eq  // eq = none
  449ef0:	eor	w9, w9, #0x1
  449ef4:	tbnz	w9, #0, 449f00 <ASN1_generate_nconf@plt+0x2b600>
  449ef8:	b	449efc <ASN1_generate_nconf@plt+0x2b5fc>
  449efc:	b	449e98 <ASN1_generate_nconf@plt+0x2b598>
  449f00:	ldr	x8, [sp, #608]
  449f04:	ldr	x0, [x8]
  449f08:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  449f0c:	add	x1, x1, #0xad2
  449f10:	bl	4196e0 <BIO_printf@plt>
  449f14:	ldr	x8, [sp, #784]
  449f18:	mov	x0, x8
  449f1c:	bl	41de90 <BIO_free@plt>
  449f20:	ldr	x8, [sp, #608]
  449f24:	ldr	x9, [x8]
  449f28:	mov	x0, x9
  449f2c:	bl	41e780 <ERR_print_errors@plt>
  449f30:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  449f34:	b	449e60 <ASN1_generate_nconf@plt+0x2b560>
  449f38:	ldr	x0, [sp, #784]
  449f3c:	bl	41de90 <BIO_free@plt>
  449f40:	add	x8, sp, #0x790
  449f44:	str	x8, [sp, #752]
  449f48:	str	wzr, [sp, #760]
  449f4c:	ldr	w8, [sp, #760]
  449f50:	mov	w9, w8
  449f54:	cmp	x9, #0x10
  449f58:	b.cs	449f80 <ASN1_generate_nconf@plt+0x2b680>  // b.hs, b.nlast
  449f5c:	ldr	x8, [sp, #752]
  449f60:	ldr	w9, [sp, #760]
  449f64:	mov	w10, w9
  449f68:	mov	x11, xzr
  449f6c:	str	x11, [x8, x10, lsl #3]
  449f70:	ldr	w8, [sp, #760]
  449f74:	add	w8, w8, #0x1
  449f78:	str	w8, [sp, #760]
  449f7c:	b	449f4c <ASN1_generate_nconf@plt+0x2b64c>
  449f80:	add	x8, sp, #0x710
  449f84:	str	x8, [sp, #736]
  449f88:	str	wzr, [sp, #748]
  449f8c:	ldr	w8, [sp, #748]
  449f90:	mov	w9, w8
  449f94:	cmp	x9, #0x10
  449f98:	b.cs	449fc0 <ASN1_generate_nconf@plt+0x2b6c0>  // b.hs, b.nlast
  449f9c:	ldr	x8, [sp, #736]
  449fa0:	ldr	w9, [sp, #748]
  449fa4:	mov	w10, w9
  449fa8:	mov	x11, xzr
  449fac:	str	x11, [x8, x10, lsl #3]
  449fb0:	ldr	w8, [sp, #748]
  449fb4:	add	w8, w8, #0x1
  449fb8:	str	w8, [sp, #748]
  449fbc:	b	449f8c <ASN1_generate_nconf@plt+0x2b68c>
  449fc0:	ldur	x0, [x29, #-40]
  449fc4:	bl	41d370 <SSL_is_dtls@plt>
  449fc8:	cbz	w0, 449ff4 <ASN1_generate_nconf@plt+0x2b6f4>
  449fcc:	ldur	x0, [x29, #-40]
  449fd0:	mov	w1, #0x49                  	// #73
  449fd4:	mov	x8, xzr
  449fd8:	mov	x2, x8
  449fdc:	add	x3, sp, #0x818
  449fe0:	bl	41da70 <SSL_ctrl@plt>
  449fe4:	cbz	x0, 449ff4 <ASN1_generate_nconf@plt+0x2b6f4>
  449fe8:	add	x8, sp, #0x818
  449fec:	str	x8, [sp, #2064]
  449ff0:	b	449ffc <ASN1_generate_nconf@plt+0x2b6fc>
  449ff4:	mov	x8, xzr
  449ff8:	str	x8, [sp, #2064]
  449ffc:	ldur	x0, [x29, #-40]
  44a000:	bl	419d10 <SSL_is_init_finished@plt>
  44a004:	cbnz	w0, 44a048 <ASN1_generate_nconf@plt+0x2b748>
  44a008:	ldur	x0, [x29, #-40]
  44a00c:	mov	w1, #0xc                   	// #12
  44a010:	mov	x8, xzr
  44a014:	mov	x2, x8
  44a018:	mov	x3, x8
  44a01c:	bl	41da70 <SSL_ctrl@plt>
  44a020:	cbnz	x0, 44a048 <ASN1_generate_nconf@plt+0x2b748>
  44a024:	ldur	x0, [x29, #-40]
  44a028:	bl	419d00 <SSL_get_key_update_type@plt>
  44a02c:	mov	w8, #0xffffffff            	// #-1
  44a030:	cmp	w0, w8
  44a034:	b.ne	44a048 <ASN1_generate_nconf@plt+0x2b748>  // b.any
  44a038:	mov	w8, #0x1                   	// #1
  44a03c:	str	w8, [sp, #1740]
  44a040:	str	wzr, [sp, #1660]
  44a044:	b	44a128 <ASN1_generate_nconf@plt+0x2b828>
  44a048:	mov	w8, #0x1                   	// #1
  44a04c:	str	w8, [sp, #1660]
  44a050:	ldr	w8, [sp, #1740]
  44a054:	cbz	w8, 44a128 <ASN1_generate_nconf@plt+0x2b828>
  44a058:	str	wzr, [sp, #1740]
  44a05c:	ldr	w8, [sp, #1200]
  44a060:	cbz	w8, 44a084 <ASN1_generate_nconf@plt+0x2b784>
  44a064:	ldr	x8, [sp, #608]
  44a068:	ldr	x0, [x8]
  44a06c:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44a070:	add	x1, x1, #0xaec
  44a074:	bl	41a930 <BIO_puts@plt>
  44a078:	ldur	x8, [x29, #-40]
  44a07c:	mov	x0, x8
  44a080:	bl	47516c <ASN1_generate_nconf@plt+0x5686c>
  44a084:	ldr	x8, [sp, #584]
  44a088:	ldr	x0, [x8]
  44a08c:	ldur	x1, [x29, #-40]
  44a090:	ldr	w2, [sp, #1772]
  44a094:	bl	44c0e8 <ASN1_generate_nconf@plt+0x2d7e8>
  44a098:	ldr	w9, [sp, #1772]
  44a09c:	cmp	w9, #0x0
  44a0a0:	cset	w9, le
  44a0a4:	tbnz	w9, #0, 44a0b4 <ASN1_generate_nconf@plt+0x2b7b4>
  44a0a8:	ldr	w8, [sp, #1772]
  44a0ac:	subs	w8, w8, #0x1
  44a0b0:	str	w8, [sp, #1772]
  44a0b4:	ldr	w8, [sp, #1688]
  44a0b8:	cbz	w8, 44a0dc <ASN1_generate_nconf@plt+0x2b7dc>
  44a0bc:	ldr	x8, [sp, #608]
  44a0c0:	ldr	x0, [x8]
  44a0c4:	ldur	x1, [x29, #-176]
  44a0c8:	ldr	w2, [sp, #1768]
  44a0cc:	bl	41cb40 <BIO_write@plt>
  44a0d0:	ldr	w9, [sp, #1756]
  44a0d4:	cbnz	w9, 44a0dc <ASN1_generate_nconf@plt+0x2b7dc>
  44a0d8:	str	wzr, [sp, #1688]
  44a0dc:	ldr	w8, [sp, #1756]
  44a0e0:	cbz	w8, 44a128 <ASN1_generate_nconf@plt+0x2b828>
  44a0e4:	ldr	w8, [sp, #1756]
  44a0e8:	subs	w8, w8, #0x1
  44a0ec:	str	w8, [sp, #1756]
  44a0f0:	ldr	x9, [sp, #584]
  44a0f4:	ldr	x0, [x9]
  44a0f8:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44a0fc:	add	x1, x1, #0xb04
  44a100:	bl	4196e0 <BIO_printf@plt>
  44a104:	ldur	x9, [x29, #-40]
  44a108:	mov	x0, x9
  44a10c:	bl	44ca68 <ASN1_generate_nconf@plt+0x2e168>
  44a110:	ldur	x0, [x29, #-40]
  44a114:	bl	41dc10 <SSL_set_connect_state@plt>
  44a118:	ldur	x0, [x29, #-40]
  44a11c:	bl	41e290 <SSL_get_fd@plt>
  44a120:	bl	41bff0 <BIO_closesocket@plt>
  44a124:	b	448570 <ASN1_generate_nconf@plt+0x29c70>
  44a128:	ldr	w8, [sp, #1664]
  44a12c:	mov	w9, #0x0                   	// #0
  44a130:	str	w9, [sp, #192]
  44a134:	cbz	w8, 44a14c <ASN1_generate_nconf@plt+0x2b84c>
  44a138:	ldur	x0, [x29, #-40]
  44a13c:	bl	41b330 <SSL_has_pending@plt>
  44a140:	cmp	w0, #0x0
  44a144:	cset	w8, ne  // ne = any
  44a148:	str	w8, [sp, #192]
  44a14c:	ldr	w8, [sp, #192]
  44a150:	and	w8, w8, #0x1
  44a154:	str	w8, [sp, #1656]
  44a158:	ldr	w8, [sp, #1656]
  44a15c:	cbnz	w8, 44a368 <ASN1_generate_nconf@plt+0x2ba68>
  44a160:	ldr	w8, [sp, #1660]
  44a164:	cbz	w8, 44a238 <ASN1_generate_nconf@plt+0x2b938>
  44a168:	ldr	w8, [sp, #1672]
  44a16c:	cbz	w8, 44a1d4 <ASN1_generate_nconf@plt+0x2b8d4>
  44a170:	ldr	w8, [sp, #1652]
  44a174:	cbnz	w8, 44a1d4 <ASN1_generate_nconf@plt+0x2b8d4>
  44a178:	bl	46f4bc <ASN1_generate_nconf@plt+0x50bbc>
  44a17c:	mov	w8, #0x40                  	// #64
  44a180:	sdiv	w9, w0, w8
  44a184:	mul	w9, w9, w8
  44a188:	subs	w9, w0, w9
  44a18c:	mov	x10, #0x1                   	// #1
  44a190:	mov	w11, w9
  44a194:	lsl	x10, x10, x11
  44a198:	str	w8, [sp, #188]
  44a19c:	str	x10, [sp, #176]
  44a1a0:	bl	46f4bc <ASN1_generate_nconf@plt+0x50bbc>
  44a1a4:	ldr	w8, [sp, #188]
  44a1a8:	sdiv	w9, w0, w8
  44a1ac:	mov	w1, w9
  44a1b0:	sxtw	x10, w1
  44a1b4:	mov	x11, #0x8                   	// #8
  44a1b8:	mul	x10, x11, x10
  44a1bc:	add	x11, sp, #0x790
  44a1c0:	add	x10, x11, x10
  44a1c4:	ldr	x11, [x10]
  44a1c8:	ldr	x12, [sp, #176]
  44a1cc:	orr	x11, x11, x12
  44a1d0:	str	x11, [x10]
  44a1d4:	ldr	w8, [sp, #1676]
  44a1d8:	cbz	w8, 44a238 <ASN1_generate_nconf@plt+0x2b938>
  44a1dc:	bl	46f4dc <ASN1_generate_nconf@plt+0x50bdc>
  44a1e0:	mov	w8, #0x40                  	// #64
  44a1e4:	sdiv	w9, w0, w8
  44a1e8:	mul	w9, w9, w8
  44a1ec:	subs	w9, w0, w9
  44a1f0:	mov	x10, #0x1                   	// #1
  44a1f4:	mov	w11, w9
  44a1f8:	lsl	x10, x10, x11
  44a1fc:	str	w8, [sp, #172]
  44a200:	str	x10, [sp, #160]
  44a204:	bl	46f4dc <ASN1_generate_nconf@plt+0x50bdc>
  44a208:	ldr	w8, [sp, #172]
  44a20c:	sdiv	w9, w0, w8
  44a210:	mov	w1, w9
  44a214:	sxtw	x10, w1
  44a218:	mov	x11, #0x8                   	// #8
  44a21c:	mul	x10, x11, x10
  44a220:	add	x11, sp, #0x710
  44a224:	add	x10, x11, x10
  44a228:	ldr	x11, [x10]
  44a22c:	ldr	x12, [sp, #160]
  44a230:	orr	x11, x11, x12
  44a234:	str	x11, [x10]
  44a238:	ldr	w8, [sp, #1664]
  44a23c:	cbz	w8, 44a2a4 <ASN1_generate_nconf@plt+0x2b9a4>
  44a240:	ldur	x0, [x29, #-40]
  44a244:	bl	41e290 <SSL_get_fd@plt>
  44a248:	mov	w8, #0x40                  	// #64
  44a24c:	sdiv	w9, w0, w8
  44a250:	mul	w9, w9, w8
  44a254:	subs	w9, w0, w9
  44a258:	mov	x10, #0x1                   	// #1
  44a25c:	mov	w11, w9
  44a260:	lsl	x10, x10, x11
  44a264:	ldur	x0, [x29, #-40]
  44a268:	str	w8, [sp, #156]
  44a26c:	str	x10, [sp, #144]
  44a270:	bl	41e290 <SSL_get_fd@plt>
  44a274:	ldr	w8, [sp, #156]
  44a278:	sdiv	w9, w0, w8
  44a27c:	mov	w1, w9
  44a280:	sxtw	x10, w1
  44a284:	mov	x11, #0x8                   	// #8
  44a288:	mul	x10, x11, x10
  44a28c:	add	x11, sp, #0x790
  44a290:	add	x10, x11, x10
  44a294:	ldr	x11, [x10]
  44a298:	ldr	x12, [sp, #144]
  44a29c:	orr	x11, x11, x12
  44a2a0:	str	x11, [x10]
  44a2a4:	ldr	w8, [sp, #1668]
  44a2a8:	cbz	w8, 44a310 <ASN1_generate_nconf@plt+0x2ba10>
  44a2ac:	ldur	x0, [x29, #-40]
  44a2b0:	bl	41e290 <SSL_get_fd@plt>
  44a2b4:	mov	w8, #0x40                  	// #64
  44a2b8:	sdiv	w9, w0, w8
  44a2bc:	mul	w9, w9, w8
  44a2c0:	subs	w9, w0, w9
  44a2c4:	mov	x10, #0x1                   	// #1
  44a2c8:	mov	w11, w9
  44a2cc:	lsl	x10, x10, x11
  44a2d0:	ldur	x0, [x29, #-40]
  44a2d4:	str	w8, [sp, #140]
  44a2d8:	str	x10, [sp, #128]
  44a2dc:	bl	41e290 <SSL_get_fd@plt>
  44a2e0:	ldr	w8, [sp, #140]
  44a2e4:	sdiv	w9, w0, w8
  44a2e8:	mov	w1, w9
  44a2ec:	sxtw	x10, w1
  44a2f0:	mov	x11, #0x8                   	// #8
  44a2f4:	mul	x10, x11, x10
  44a2f8:	add	x11, sp, #0x710
  44a2fc:	add	x10, x11, x10
  44a300:	ldr	x11, [x10]
  44a304:	ldr	x12, [sp, #128]
  44a308:	orr	x11, x11, x12
  44a30c:	str	x11, [x10]
  44a310:	ldr	w0, [sp, #1720]
  44a314:	ldr	x4, [sp, #2064]
  44a318:	add	x1, sp, #0x790
  44a31c:	add	x2, sp, #0x710
  44a320:	mov	x8, xzr
  44a324:	mov	x3, x8
  44a328:	bl	41ae10 <select@plt>
  44a32c:	str	w0, [sp, #1736]
  44a330:	ldr	w9, [sp, #1736]
  44a334:	cmp	w9, #0x0
  44a338:	cset	w9, ge  // ge = tcont
  44a33c:	tbnz	w9, #0, 44a368 <ASN1_generate_nconf@plt+0x2ba68>
  44a340:	ldr	x8, [sp, #608]
  44a344:	ldr	x0, [x8]
  44a348:	str	x0, [sp, #120]
  44a34c:	bl	41bc50 <__errno_location@plt>
  44a350:	ldr	w2, [x0]
  44a354:	ldr	x0, [sp, #120]
  44a358:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44a35c:	add	x1, x1, #0xb28
  44a360:	bl	4196e0 <BIO_printf@plt>
  44a364:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  44a368:	ldur	x0, [x29, #-40]
  44a36c:	bl	41d370 <SSL_is_dtls@plt>
  44a370:	cbz	w0, 44a3ac <ASN1_generate_nconf@plt+0x2baac>
  44a374:	ldur	x0, [x29, #-40]
  44a378:	mov	w1, #0x4a                  	// #74
  44a37c:	mov	x8, xzr
  44a380:	mov	x2, x8
  44a384:	mov	x3, x8
  44a388:	bl	41da70 <SSL_ctrl@plt>
  44a38c:	cmp	x0, #0x0
  44a390:	cset	w9, le
  44a394:	tbnz	w9, #0, 44a3ac <ASN1_generate_nconf@plt+0x2baac>
  44a398:	ldr	x8, [sp, #608]
  44a39c:	ldr	x0, [x8]
  44a3a0:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44a3a4:	add	x1, x1, #0xb37
  44a3a8:	bl	4196e0 <BIO_printf@plt>
  44a3ac:	ldr	w8, [sp, #1656]
  44a3b0:	cbnz	w8, 44a5e4 <ASN1_generate_nconf@plt+0x2bce4>
  44a3b4:	ldur	x0, [x29, #-40]
  44a3b8:	bl	41e290 <SSL_get_fd@plt>
  44a3bc:	mov	w8, #0x40                  	// #64
  44a3c0:	sdiv	w9, w0, w8
  44a3c4:	add	x10, sp, #0x710
  44a3c8:	ldr	x10, [x10, w9, sxtw #3]
  44a3cc:	ldur	x0, [x29, #-40]
  44a3d0:	str	w8, [sp, #116]
  44a3d4:	str	x10, [sp, #104]
  44a3d8:	bl	41e290 <SSL_get_fd@plt>
  44a3dc:	ldr	w8, [sp, #116]
  44a3e0:	sdiv	w9, w0, w8
  44a3e4:	mul	w9, w9, w8
  44a3e8:	subs	w9, w0, w9
  44a3ec:	mov	x10, #0x1                   	// #1
  44a3f0:	mov	w11, w9
  44a3f4:	lsl	x10, x10, x11
  44a3f8:	ldr	x11, [sp, #104]
  44a3fc:	and	x10, x11, x10
  44a400:	cbz	x10, 44a5e4 <ASN1_generate_nconf@plt+0x2bce4>
  44a404:	ldur	x0, [x29, #-40]
  44a408:	ldur	x8, [x29, #-160]
  44a40c:	ldrsw	x9, [sp, #1788]
  44a410:	add	x1, x8, x9
  44a414:	ldr	w2, [sp, #1792]
  44a418:	bl	41a6e0 <SSL_write@plt>
  44a41c:	str	w0, [sp, #1724]
  44a420:	ldur	x0, [x29, #-40]
  44a424:	ldr	w1, [sp, #1724]
  44a428:	bl	41e360 <SSL_get_error@plt>
  44a42c:	subs	w10, w0, #0x0
  44a430:	mov	w8, w10
  44a434:	ubfx	x8, x8, #0, #32
  44a438:	cmp	x8, #0xa
  44a43c:	str	x8, [sp, #96]
  44a440:	b.hi	44a5e0 <ASN1_generate_nconf@plt+0x2bce0>  // b.pmore
  44a444:	adrp	x8, 486000 <ASN1_generate_nconf@plt+0x67700>
  44a448:	add	x8, x8, #0x418
  44a44c:	ldr	x11, [sp, #96]
  44a450:	ldrsw	x10, [x8, x11, lsl #2]
  44a454:	add	x9, x8, x10
  44a458:	br	x9
  44a45c:	ldr	w8, [sp, #1724]
  44a460:	ldr	w9, [sp, #1788]
  44a464:	add	w8, w9, w8
  44a468:	str	w8, [sp, #1788]
  44a46c:	ldr	w8, [sp, #1724]
  44a470:	ldr	w9, [sp, #1792]
  44a474:	subs	w8, w9, w8
  44a478:	str	w8, [sp, #1792]
  44a47c:	ldr	w8, [sp, #1724]
  44a480:	cmp	w8, #0x0
  44a484:	cset	w8, gt
  44a488:	tbnz	w8, #0, 44a490 <ASN1_generate_nconf@plt+0x2bb90>
  44a48c:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  44a490:	ldr	w8, [sp, #1792]
  44a494:	cmp	w8, #0x0
  44a498:	cset	w8, gt
  44a49c:	tbnz	w8, #0, 44a4b0 <ASN1_generate_nconf@plt+0x2bbb0>
  44a4a0:	mov	w8, #0x1                   	// #1
  44a4a4:	str	w8, [sp, #1672]
  44a4a8:	str	wzr, [sp, #1668]
  44a4ac:	b	44a4bc <ASN1_generate_nconf@plt+0x2bbbc>
  44a4b0:	str	wzr, [sp, #1672]
  44a4b4:	mov	w8, #0x1                   	// #1
  44a4b8:	str	w8, [sp, #1668]
  44a4bc:	b	44a5e0 <ASN1_generate_nconf@plt+0x2bce0>
  44a4c0:	ldr	x8, [sp, #584]
  44a4c4:	ldr	x0, [x8]
  44a4c8:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44a4cc:	add	x1, x1, #0xe76
  44a4d0:	bl	4196e0 <BIO_printf@plt>
  44a4d4:	mov	w9, #0x1                   	// #1
  44a4d8:	str	w9, [sp, #1668]
  44a4dc:	str	wzr, [sp, #1672]
  44a4e0:	b	44a5e0 <ASN1_generate_nconf@plt+0x2bce0>
  44a4e4:	ldr	x8, [sp, #584]
  44a4e8:	ldr	x0, [x8]
  44a4ec:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44a4f0:	add	x1, x1, #0xb49
  44a4f4:	bl	4196e0 <BIO_printf@plt>
  44a4f8:	ldur	x8, [x29, #-40]
  44a4fc:	mov	x0, x8
  44a500:	bl	46fbec <ASN1_generate_nconf@plt+0x512ec>
  44a504:	mov	w9, #0x1                   	// #1
  44a508:	str	w9, [sp, #1668]
  44a50c:	str	wzr, [sp, #1672]
  44a510:	b	44a5e0 <ASN1_generate_nconf@plt+0x2bce0>
  44a514:	ldr	x8, [sp, #584]
  44a518:	ldr	x0, [x8]
  44a51c:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44a520:	add	x1, x1, #0xb58
  44a524:	bl	4196e0 <BIO_printf@plt>
  44a528:	str	wzr, [sp, #1676]
  44a52c:	mov	w9, #0x1                   	// #1
  44a530:	str	w9, [sp, #1664]
  44a534:	str	wzr, [sp, #1668]
  44a538:	b	44a5e0 <ASN1_generate_nconf@plt+0x2bce0>
  44a53c:	ldr	x8, [sp, #584]
  44a540:	ldr	x0, [x8]
  44a544:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44a548:	add	x1, x1, #0xb67
  44a54c:	bl	4196e0 <BIO_printf@plt>
  44a550:	b	44a5e0 <ASN1_generate_nconf@plt+0x2bce0>
  44a554:	ldr	w8, [sp, #1792]
  44a558:	cbz	w8, 44a578 <ASN1_generate_nconf@plt+0x2bc78>
  44a55c:	ldr	x8, [sp, #584]
  44a560:	ldr	x0, [x8]
  44a564:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44a568:	add	x1, x1, #0xb76
  44a56c:	bl	4196e0 <BIO_printf@plt>
  44a570:	str	wzr, [sp, #1744]
  44a574:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  44a578:	mov	w8, #0x1                   	// #1
  44a57c:	str	w8, [sp, #1672]
  44a580:	str	wzr, [sp, #1668]
  44a584:	b	44a5e0 <ASN1_generate_nconf@plt+0x2bce0>
  44a588:	ldr	w8, [sp, #1724]
  44a58c:	cbnz	w8, 44a598 <ASN1_generate_nconf@plt+0x2bc98>
  44a590:	ldr	w8, [sp, #1792]
  44a594:	cbz	w8, 44a5c0 <ASN1_generate_nconf@plt+0x2bcc0>
  44a598:	ldr	x8, [sp, #608]
  44a59c:	ldr	x0, [x8]
  44a5a0:	str	x0, [sp, #88]
  44a5a4:	bl	41bc50 <__errno_location@plt>
  44a5a8:	ldr	w2, [x0]
  44a5ac:	ldr	x0, [sp, #88]
  44a5b0:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44a5b4:	add	x1, x1, #0xb80
  44a5b8:	bl	4196e0 <BIO_printf@plt>
  44a5bc:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  44a5c0:	mov	w8, #0x1                   	// #1
  44a5c4:	str	w8, [sp, #1672]
  44a5c8:	str	wzr, [sp, #1668]
  44a5cc:	b	44a5e0 <ASN1_generate_nconf@plt+0x2bce0>
  44a5d0:	ldr	x8, [sp, #608]
  44a5d4:	ldr	x0, [x8]
  44a5d8:	bl	41e780 <ERR_print_errors@plt>
  44a5dc:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  44a5e0:	b	44ab5c <ASN1_generate_nconf@plt+0x2c25c>
  44a5e4:	ldr	w8, [sp, #1656]
  44a5e8:	cbnz	w8, 44a6b8 <ASN1_generate_nconf@plt+0x2bdb8>
  44a5ec:	bl	46f4dc <ASN1_generate_nconf@plt+0x50bdc>
  44a5f0:	mov	w8, #0x40                  	// #64
  44a5f4:	sdiv	w9, w0, w8
  44a5f8:	add	x10, sp, #0x710
  44a5fc:	ldr	x10, [x10, w9, sxtw #3]
  44a600:	str	w8, [sp, #84]
  44a604:	str	x10, [sp, #72]
  44a608:	bl	46f4dc <ASN1_generate_nconf@plt+0x50bdc>
  44a60c:	ldr	w8, [sp, #84]
  44a610:	sdiv	w9, w0, w8
  44a614:	mul	w9, w9, w8
  44a618:	subs	w9, w0, w9
  44a61c:	mov	x10, #0x1                   	// #1
  44a620:	mov	w11, w9
  44a624:	lsl	x10, x10, x11
  44a628:	ldr	x11, [sp, #72]
  44a62c:	and	x10, x11, x10
  44a630:	cbz	x10, 44a6b8 <ASN1_generate_nconf@plt+0x2bdb8>
  44a634:	ldur	x8, [x29, #-168]
  44a638:	ldrsw	x9, [sp, #1708]
  44a63c:	add	x0, x8, x9
  44a640:	ldr	w1, [sp, #1712]
  44a644:	bl	46f52c <ASN1_generate_nconf@plt+0x50c2c>
  44a648:	str	w0, [sp, #1736]
  44a64c:	ldr	w10, [sp, #1736]
  44a650:	cmp	w10, #0x0
  44a654:	cset	w10, gt
  44a658:	tbnz	w10, #0, 44a678 <ASN1_generate_nconf@plt+0x2bd78>
  44a65c:	ldr	x8, [sp, #584]
  44a660:	ldr	x0, [x8]
  44a664:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44a668:	add	x1, x1, #0xb90
  44a66c:	bl	4196e0 <BIO_printf@plt>
  44a670:	str	wzr, [sp, #1744]
  44a674:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  44a678:	ldr	w8, [sp, #1736]
  44a67c:	ldr	w9, [sp, #1712]
  44a680:	subs	w8, w9, w8
  44a684:	str	w8, [sp, #1712]
  44a688:	ldr	w8, [sp, #1736]
  44a68c:	ldr	w9, [sp, #1708]
  44a690:	add	w8, w9, w8
  44a694:	str	w8, [sp, #1708]
  44a698:	ldr	w8, [sp, #1712]
  44a69c:	cmp	w8, #0x0
  44a6a0:	cset	w8, gt
  44a6a4:	tbnz	w8, #0, 44a6b4 <ASN1_generate_nconf@plt+0x2bdb4>
  44a6a8:	mov	w8, #0x1                   	// #1
  44a6ac:	str	w8, [sp, #1664]
  44a6b0:	str	wzr, [sp, #1676]
  44a6b4:	b	44ab5c <ASN1_generate_nconf@plt+0x2c25c>
  44a6b8:	ldr	w8, [sp, #1656]
  44a6bc:	cbnz	w8, 44a710 <ASN1_generate_nconf@plt+0x2be10>
  44a6c0:	ldur	x0, [x29, #-40]
  44a6c4:	bl	41e290 <SSL_get_fd@plt>
  44a6c8:	mov	w8, #0x40                  	// #64
  44a6cc:	sdiv	w9, w0, w8
  44a6d0:	add	x10, sp, #0x790
  44a6d4:	ldr	x10, [x10, w9, sxtw #3]
  44a6d8:	ldur	x0, [x29, #-40]
  44a6dc:	str	w8, [sp, #68]
  44a6e0:	str	x10, [sp, #56]
  44a6e4:	bl	41e290 <SSL_get_fd@plt>
  44a6e8:	ldr	w8, [sp, #68]
  44a6ec:	sdiv	w9, w0, w8
  44a6f0:	mul	w9, w9, w8
  44a6f4:	subs	w9, w0, w9
  44a6f8:	mov	x10, #0x1                   	// #1
  44a6fc:	mov	w11, w9
  44a700:	lsl	x10, x10, x11
  44a704:	ldr	x11, [sp, #56]
  44a708:	and	x10, x11, x10
  44a70c:	cbz	x10, 44a8c8 <ASN1_generate_nconf@plt+0x2bfc8>
  44a710:	ldur	x0, [x29, #-40]
  44a714:	ldur	x1, [x29, #-168]
  44a718:	mov	w2, #0x400                 	// #1024
  44a71c:	bl	41b590 <SSL_read@plt>
  44a720:	str	w0, [sp, #1724]
  44a724:	ldur	x0, [x29, #-40]
  44a728:	ldr	w1, [sp, #1724]
  44a72c:	bl	41e360 <SSL_get_error@plt>
  44a730:	subs	w8, w0, #0x0
  44a734:	mov	w9, w8
  44a738:	ubfx	x9, x9, #0, #32
  44a73c:	cmp	x9, #0xa
  44a740:	str	x9, [sp, #48]
  44a744:	b.hi	44a8c4 <ASN1_generate_nconf@plt+0x2bfc4>  // b.pmore
  44a748:	adrp	x8, 486000 <ASN1_generate_nconf@plt+0x67700>
  44a74c:	add	x8, x8, #0x444
  44a750:	ldr	x11, [sp, #48]
  44a754:	ldrsw	x10, [x8, x11, lsl #2]
  44a758:	add	x9, x8, x10
  44a75c:	br	x9
  44a760:	ldr	w8, [sp, #1724]
  44a764:	cmp	w8, #0x0
  44a768:	cset	w8, gt
  44a76c:	tbnz	w8, #0, 44a774 <ASN1_generate_nconf@plt+0x2be74>
  44a770:	b	44ac94 <ASN1_generate_nconf@plt+0x2c394>
  44a774:	str	wzr, [sp, #1708]
  44a778:	ldr	w8, [sp, #1724]
  44a77c:	str	w8, [sp, #1712]
  44a780:	str	wzr, [sp, #1664]
  44a784:	mov	w8, #0x1                   	// #1
  44a788:	str	w8, [sp, #1676]
  44a78c:	b	44a8c4 <ASN1_generate_nconf@plt+0x2bfc4>
  44a790:	ldr	x8, [sp, #584]
  44a794:	ldr	x0, [x8]
  44a798:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44a79c:	add	x1, x1, #0xb96
  44a7a0:	bl	4196e0 <BIO_printf@plt>
  44a7a4:	ldur	x8, [x29, #-40]
  44a7a8:	mov	x0, x8
  44a7ac:	bl	46fbec <ASN1_generate_nconf@plt+0x512ec>
  44a7b0:	str	wzr, [sp, #1676]
  44a7b4:	mov	w9, #0x1                   	// #1
  44a7b8:	str	w9, [sp, #1664]
  44a7bc:	ldr	w9, [sp, #1672]
  44a7c0:	cbnz	w9, 44a7d4 <ASN1_generate_nconf@plt+0x2bed4>
  44a7c4:	ldr	w8, [sp, #1668]
  44a7c8:	cbnz	w8, 44a7d4 <ASN1_generate_nconf@plt+0x2bed4>
  44a7cc:	mov	w8, #0x1                   	// #1
  44a7d0:	str	w8, [sp, #1668]
  44a7d4:	b	44a8c4 <ASN1_generate_nconf@plt+0x2bfc4>
  44a7d8:	ldr	x8, [sp, #584]
  44a7dc:	ldr	x0, [x8]
  44a7e0:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44a7e4:	add	x1, x1, #0xba4
  44a7e8:	bl	4196e0 <BIO_printf@plt>
  44a7ec:	mov	w9, #0x1                   	// #1
  44a7f0:	str	w9, [sp, #1668]
  44a7f4:	str	wzr, [sp, #1672]
  44a7f8:	b	44a8c4 <ASN1_generate_nconf@plt+0x2bfc4>
  44a7fc:	ldr	x8, [sp, #584]
  44a800:	ldr	x0, [x8]
  44a804:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44a808:	add	x1, x1, #0xbb2
  44a80c:	bl	4196e0 <BIO_printf@plt>
  44a810:	str	wzr, [sp, #1676]
  44a814:	mov	w9, #0x1                   	// #1
  44a818:	str	w9, [sp, #1664]
  44a81c:	ldr	w9, [sp, #1672]
  44a820:	cbnz	w9, 44a834 <ASN1_generate_nconf@plt+0x2bf34>
  44a824:	ldr	w8, [sp, #1668]
  44a828:	cbnz	w8, 44a834 <ASN1_generate_nconf@plt+0x2bf34>
  44a82c:	mov	w8, #0x1                   	// #1
  44a830:	str	w8, [sp, #1668]
  44a834:	b	44a8c4 <ASN1_generate_nconf@plt+0x2bfc4>
  44a838:	ldr	x8, [sp, #584]
  44a83c:	ldr	x0, [x8]
  44a840:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44a844:	add	x1, x1, #0xbc0
  44a848:	bl	4196e0 <BIO_printf@plt>
  44a84c:	b	44a8c4 <ASN1_generate_nconf@plt+0x2bfc4>
  44a850:	bl	41bc50 <__errno_location@plt>
  44a854:	ldr	w8, [x0]
  44a858:	str	w8, [sp, #1744]
  44a85c:	ldr	w8, [sp, #1200]
  44a860:	cbz	w8, 44a87c <ASN1_generate_nconf@plt+0x2bf7c>
  44a864:	ldr	x8, [sp, #608]
  44a868:	ldr	x0, [x8]
  44a86c:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44a870:	add	x1, x1, #0xbce
  44a874:	bl	41a930 <BIO_puts@plt>
  44a878:	b	44a894 <ASN1_generate_nconf@plt+0x2bf94>
  44a87c:	ldr	x8, [sp, #608]
  44a880:	ldr	x0, [x8]
  44a884:	ldr	w2, [sp, #1744]
  44a888:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44a88c:	add	x1, x1, #0xbeb
  44a890:	bl	4196e0 <BIO_printf@plt>
  44a894:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  44a898:	ldr	x8, [sp, #584]
  44a89c:	ldr	x0, [x8]
  44a8a0:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44a8a4:	add	x1, x1, #0xbfa
  44a8a8:	bl	4196e0 <BIO_printf@plt>
  44a8ac:	str	wzr, [sp, #1744]
  44a8b0:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  44a8b4:	ldr	x8, [sp, #608]
  44a8b8:	ldr	x0, [x8]
  44a8bc:	bl	41e780 <ERR_print_errors@plt>
  44a8c0:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  44a8c4:	b	44ab5c <ASN1_generate_nconf@plt+0x2c25c>
  44a8c8:	bl	46f4bc <ASN1_generate_nconf@plt+0x50bbc>
  44a8cc:	mov	w8, #0x40                  	// #64
  44a8d0:	sdiv	w9, w0, w8
  44a8d4:	add	x10, sp, #0x790
  44a8d8:	ldr	x10, [x10, w9, sxtw #3]
  44a8dc:	str	w8, [sp, #44]
  44a8e0:	str	x10, [sp, #32]
  44a8e4:	bl	46f4bc <ASN1_generate_nconf@plt+0x50bbc>
  44a8e8:	ldr	w8, [sp, #44]
  44a8ec:	sdiv	w9, w0, w8
  44a8f0:	mul	w9, w9, w8
  44a8f4:	subs	w9, w0, w9
  44a8f8:	mov	x10, #0x1                   	// #1
  44a8fc:	mov	w11, w9
  44a900:	lsl	x10, x10, x11
  44a904:	ldr	x11, [sp, #32]
  44a908:	and	x10, x11, x10
  44a90c:	cbz	x10, 44ab5c <ASN1_generate_nconf@plt+0x2c25c>
  44a910:	ldr	w8, [sp, #1776]
  44a914:	cbz	w8, 44aa20 <ASN1_generate_nconf@plt+0x2c120>
  44a918:	ldur	x0, [x29, #-160]
  44a91c:	mov	w1, #0x1000                	// #4096
  44a920:	bl	46f4fc <ASN1_generate_nconf@plt+0x50bfc>
  44a924:	str	w0, [sp, #1736]
  44a928:	str	wzr, [sp, #728]
  44a92c:	str	wzr, [sp, #732]
  44a930:	ldr	w8, [sp, #732]
  44a934:	ldr	w9, [sp, #1736]
  44a938:	cmp	w8, w9
  44a93c:	b.ge	44a970 <ASN1_generate_nconf@plt+0x2c070>  // b.tcont
  44a940:	ldur	x8, [x29, #-160]
  44a944:	ldrsw	x9, [sp, #732]
  44a948:	ldrb	w10, [x8, x9]
  44a94c:	cmp	w10, #0xa
  44a950:	b.ne	44a960 <ASN1_generate_nconf@plt+0x2c060>  // b.any
  44a954:	ldr	w8, [sp, #728]
  44a958:	add	w8, w8, #0x1
  44a95c:	str	w8, [sp, #728]
  44a960:	ldr	w8, [sp, #732]
  44a964:	add	w8, w8, #0x1
  44a968:	str	w8, [sp, #732]
  44a96c:	b	44a930 <ASN1_generate_nconf@plt+0x2c030>
  44a970:	ldr	w8, [sp, #1736]
  44a974:	subs	w8, w8, #0x1
  44a978:	str	w8, [sp, #732]
  44a97c:	ldr	w8, [sp, #732]
  44a980:	cmp	w8, #0x0
  44a984:	cset	w8, lt  // lt = tstop
  44a988:	tbnz	w8, #0, 44aa1c <ASN1_generate_nconf@plt+0x2c11c>
  44a98c:	ldur	x8, [x29, #-160]
  44a990:	ldrsw	x9, [sp, #732]
  44a994:	add	x8, x8, x9
  44a998:	ldrb	w10, [x8]
  44a99c:	ldur	x8, [x29, #-160]
  44a9a0:	ldr	w11, [sp, #732]
  44a9a4:	ldr	w12, [sp, #728]
  44a9a8:	add	w11, w11, w12
  44a9ac:	mov	w0, w11
  44a9b0:	sxtw	x9, w0
  44a9b4:	add	x8, x8, x9
  44a9b8:	strb	w10, [x8]
  44a9bc:	ldur	x8, [x29, #-160]
  44a9c0:	ldrsw	x9, [sp, #732]
  44a9c4:	ldrb	w10, [x8, x9]
  44a9c8:	cmp	w10, #0xa
  44a9cc:	b.ne	44aa0c <ASN1_generate_nconf@plt+0x2c10c>  // b.any
  44a9d0:	ldr	w8, [sp, #728]
  44a9d4:	subs	w8, w8, #0x1
  44a9d8:	str	w8, [sp, #728]
  44a9dc:	ldr	w8, [sp, #1736]
  44a9e0:	add	w8, w8, #0x1
  44a9e4:	str	w8, [sp, #1736]
  44a9e8:	ldur	x9, [x29, #-160]
  44a9ec:	ldr	w8, [sp, #732]
  44a9f0:	ldr	w10, [sp, #728]
  44a9f4:	add	w8, w8, w10
  44a9f8:	mov	w0, w8
  44a9fc:	sxtw	x11, w0
  44aa00:	add	x9, x9, x11
  44aa04:	mov	w8, #0xd                   	// #13
  44aa08:	strb	w8, [x9]
  44aa0c:	ldr	w8, [sp, #732]
  44aa10:	subs	w8, w8, #0x1
  44aa14:	str	w8, [sp, #732]
  44aa18:	b	44a97c <ASN1_generate_nconf@plt+0x2c07c>
  44aa1c:	b	44aa30 <ASN1_generate_nconf@plt+0x2c130>
  44aa20:	ldur	x0, [x29, #-160]
  44aa24:	mov	w1, #0x2000                	// #8192
  44aa28:	bl	46f4fc <ASN1_generate_nconf@plt+0x50bfc>
  44aa2c:	str	w0, [sp, #1736]
  44aa30:	ldr	w8, [sp, #1736]
  44aa34:	cbnz	w8, 44aa40 <ASN1_generate_nconf@plt+0x2c140>
  44aa38:	mov	w8, #0x1                   	// #1
  44aa3c:	str	w8, [sp, #1652]
  44aa40:	ldr	w8, [sp, #1204]
  44aa44:	cbnz	w8, 44aa8c <ASN1_generate_nconf@plt+0x2c18c>
  44aa48:	ldr	w8, [sp, #1736]
  44aa4c:	cmp	w8, #0x0
  44aa50:	cset	w8, le
  44aa54:	tbnz	w8, #0, 44aa70 <ASN1_generate_nconf@plt+0x2c170>
  44aa58:	ldur	x8, [x29, #-160]
  44aa5c:	ldrb	w9, [x8]
  44aa60:	cmp	w9, #0x51
  44aa64:	b.ne	44aa8c <ASN1_generate_nconf@plt+0x2c18c>  // b.any
  44aa68:	ldr	w8, [sp, #1704]
  44aa6c:	cbz	w8, 44aa8c <ASN1_generate_nconf@plt+0x2c18c>
  44aa70:	ldr	x8, [sp, #608]
  44aa74:	ldr	x0, [x8]
  44aa78:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44aa7c:	add	x1, x1, #0xb90
  44aa80:	bl	4196e0 <BIO_printf@plt>
  44aa84:	str	wzr, [sp, #1744]
  44aa88:	b	44ab60 <ASN1_generate_nconf@plt+0x2c260>
  44aa8c:	ldr	w8, [sp, #1204]
  44aa90:	cbnz	w8, 44aad4 <ASN1_generate_nconf@plt+0x2c1d4>
  44aa94:	ldur	x8, [x29, #-160]
  44aa98:	ldrb	w9, [x8]
  44aa9c:	cmp	w9, #0x52
  44aaa0:	b.ne	44aad4 <ASN1_generate_nconf@plt+0x2c1d4>  // b.any
  44aaa4:	ldr	w8, [sp, #1704]
  44aaa8:	cbz	w8, 44aad4 <ASN1_generate_nconf@plt+0x2c1d4>
  44aaac:	ldr	x8, [sp, #608]
  44aab0:	ldr	x0, [x8]
  44aab4:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44aab8:	add	x1, x1, #0xc02
  44aabc:	bl	4196e0 <BIO_printf@plt>
  44aac0:	ldur	x8, [x29, #-40]
  44aac4:	mov	x0, x8
  44aac8:	bl	41c3b0 <SSL_renegotiate@plt>
  44aacc:	str	wzr, [sp, #1792]
  44aad0:	b	44ab50 <ASN1_generate_nconf@plt+0x2c250>
  44aad4:	ldr	w8, [sp, #1204]
  44aad8:	cbnz	w8, 44ab44 <ASN1_generate_nconf@plt+0x2c244>
  44aadc:	ldur	x8, [x29, #-160]
  44aae0:	ldrb	w9, [x8]
  44aae4:	cmp	w9, #0x4b
  44aae8:	b.eq	44aafc <ASN1_generate_nconf@plt+0x2c1fc>  // b.none
  44aaec:	ldur	x8, [x29, #-160]
  44aaf0:	ldrb	w9, [x8]
  44aaf4:	cmp	w9, #0x6b
  44aaf8:	b.ne	44ab44 <ASN1_generate_nconf@plt+0x2c244>  // b.any
  44aafc:	ldr	w8, [sp, #1704]
  44ab00:	cbz	w8, 44ab44 <ASN1_generate_nconf@plt+0x2c244>
  44ab04:	ldr	x8, [sp, #608]
  44ab08:	ldr	x0, [x8]
  44ab0c:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44ab10:	add	x1, x1, #0xc11
  44ab14:	bl	4196e0 <BIO_printf@plt>
  44ab18:	ldur	x8, [x29, #-40]
  44ab1c:	ldur	x9, [x29, #-160]
  44ab20:	ldrb	w10, [x9]
  44ab24:	mov	w11, #0x1                   	// #1
  44ab28:	mov	w12, wzr
  44ab2c:	cmp	w10, #0x4b
  44ab30:	csel	w1, w11, w12, eq  // eq = none
  44ab34:	mov	x0, x8
  44ab38:	bl	41ac70 <SSL_key_update@plt>
  44ab3c:	str	wzr, [sp, #1792]
  44ab40:	b	44ab50 <ASN1_generate_nconf@plt+0x2c250>
  44ab44:	ldr	w8, [sp, #1736]
  44ab48:	str	w8, [sp, #1792]
  44ab4c:	str	wzr, [sp, #1788]
  44ab50:	mov	w8, #0x1                   	// #1
  44ab54:	str	w8, [sp, #1668]
  44ab58:	str	wzr, [sp, #1672]
  44ab5c:	b	449f40 <ASN1_generate_nconf@plt+0x2b640>
  44ab60:	ldr	w8, [sp, #1740]
  44ab64:	cbz	w8, 44ab7c <ASN1_generate_nconf@plt+0x2c27c>
  44ab68:	ldr	x8, [sp, #584]
  44ab6c:	ldr	x0, [x8]
  44ab70:	ldur	x1, [x29, #-40]
  44ab74:	ldr	w2, [sp, #1772]
  44ab78:	bl	44c0e8 <ASN1_generate_nconf@plt+0x2d7e8>
  44ab7c:	ldur	x0, [x29, #-40]
  44ab80:	bl	44ca68 <ASN1_generate_nconf@plt+0x2e168>
  44ab84:	ldur	x0, [x29, #-40]
  44ab88:	bl	41e290 <SSL_get_fd@plt>
  44ab8c:	mov	w1, #0x1                   	// #1
  44ab90:	bl	41af00 <shutdown@plt>
  44ab94:	str	xzr, [sp, #2072]
  44ab98:	mov	x8, #0xa120                	// #41248
  44ab9c:	movk	x8, #0x7, lsl #16
  44aba0:	str	x8, [sp, #2080]
  44aba4:	add	x8, sp, #0x790
  44aba8:	str	x8, [sp, #712]
  44abac:	str	wzr, [sp, #724]
  44abb0:	ldr	w8, [sp, #724]
  44abb4:	mov	w9, w8
  44abb8:	cmp	x9, #0x10
  44abbc:	b.cs	44abe4 <ASN1_generate_nconf@plt+0x2c2e4>  // b.hs, b.nlast
  44abc0:	ldr	x8, [sp, #712]
  44abc4:	ldr	w9, [sp, #724]
  44abc8:	mov	w10, w9
  44abcc:	mov	x11, xzr
  44abd0:	str	x11, [x8, x10, lsl #3]
  44abd4:	ldr	w8, [sp, #724]
  44abd8:	add	w8, w8, #0x1
  44abdc:	str	w8, [sp, #724]
  44abe0:	b	44abb0 <ASN1_generate_nconf@plt+0x2c2b0>
  44abe4:	ldr	w8, [sp, #1728]
  44abe8:	mov	w9, #0x40                  	// #64
  44abec:	sdiv	w10, w8, w9
  44abf0:	mul	w10, w10, w9
  44abf4:	subs	w8, w8, w10
  44abf8:	mov	x11, #0x1                   	// #1
  44abfc:	mov	w12, w8
  44ac00:	lsl	x11, x11, x12
  44ac04:	ldr	w8, [sp, #1728]
  44ac08:	sdiv	w8, w8, w9
  44ac0c:	mov	w0, w8
  44ac10:	sxtw	x12, w0
  44ac14:	mov	x13, #0x8                   	// #8
  44ac18:	mul	x12, x13, x12
  44ac1c:	add	x13, sp, #0x790
  44ac20:	add	x12, x13, x12
  44ac24:	ldr	x13, [x12]
  44ac28:	orr	x11, x13, x11
  44ac2c:	str	x11, [x12]
  44ac30:	ldr	w8, [sp, #1728]
  44ac34:	add	w0, w8, #0x1
  44ac38:	add	x1, sp, #0x790
  44ac3c:	mov	x9, xzr
  44ac40:	mov	x2, x9
  44ac44:	mov	x3, x9
  44ac48:	add	x4, sp, #0x818
  44ac4c:	bl	41ae10 <select@plt>
  44ac50:	cmp	w0, #0x0
  44ac54:	cset	w8, le
  44ac58:	mov	w10, #0x0                   	// #0
  44ac5c:	str	w10, [sp, #28]
  44ac60:	tbnz	w8, #0, 44ac80 <ASN1_generate_nconf@plt+0x2c380>
  44ac64:	ldur	x0, [x29, #-24]
  44ac68:	ldur	x1, [x29, #-168]
  44ac6c:	mov	w2, #0x2000                	// #8192
  44ac70:	bl	41ceb0 <BIO_read@plt>
  44ac74:	cmp	w0, #0x0
  44ac78:	cset	w8, gt
  44ac7c:	str	w8, [sp, #28]
  44ac80:	ldr	w8, [sp, #28]
  44ac84:	tbnz	w8, #0, 44aba4 <ASN1_generate_nconf@plt+0x2c2a4>
  44ac88:	ldur	x0, [x29, #-40]
  44ac8c:	bl	41e290 <SSL_get_fd@plt>
  44ac90:	bl	41bff0 <BIO_closesocket@plt>
  44ac94:	ldur	x8, [x29, #-40]
  44ac98:	cbz	x8, 44acc0 <ASN1_generate_nconf@plt+0x2c3c0>
  44ac9c:	ldr	w8, [sp, #1764]
  44aca0:	cbz	w8, 44acb8 <ASN1_generate_nconf@plt+0x2c3b8>
  44aca4:	ldr	x8, [sp, #584]
  44aca8:	ldr	x0, [x8]
  44acac:	ldur	x1, [x29, #-40]
  44acb0:	mov	w2, #0x1                   	// #1
  44acb4:	bl	44c0e8 <ASN1_generate_nconf@plt+0x2d7e8>
  44acb8:	ldur	x0, [x29, #-40]
  44acbc:	bl	41c7c0 <SSL_free@plt>
  44acc0:	ldr	x8, [sp, #560]
  44acc4:	ldr	x0, [x8]
  44acc8:	bl	4197a0 <SSL_SESSION_free@plt>
  44accc:	ldr	x8, [sp, #600]
  44acd0:	ldr	x0, [x8]
  44acd4:	ldr	x1, [sp, #680]
  44acd8:	mov	w2, #0xc30                 	// #3120
  44acdc:	bl	41b180 <CRYPTO_free@plt>
  44ace0:	ldur	x0, [x29, #-48]
  44ace4:	bl	419b60 <SSL_CTX_free@plt>
  44ace8:	mov	x8, xzr
  44acec:	mov	x0, x8
  44acf0:	mov	x1, x8
  44acf4:	str	x8, [sp, #16]
  44acf8:	bl	475f08 <ASN1_generate_nconf@plt+0x57608>
  44acfc:	ldur	x8, [x29, #-64]
  44ad00:	mov	x0, x8
  44ad04:	bl	41e1e0 <X509_free@plt>
  44ad08:	ldur	x0, [x29, #-128]
  44ad0c:	adrp	x1, 41c000 <fork@plt>
  44ad10:	add	x1, x1, #0xfc0
  44ad14:	bl	44caf8 <ASN1_generate_nconf@plt+0x2e1f8>
  44ad18:	ldur	x0, [x29, #-32]
  44ad1c:	bl	41d960 <EVP_PKEY_free@plt>
  44ad20:	ldur	x0, [x29, #-56]
  44ad24:	adrp	x1, 41e000 <X509_delete_ext@plt>
  44ad28:	add	x1, x1, #0x1e0
  44ad2c:	bl	44cb24 <ASN1_generate_nconf@plt+0x2e224>
  44ad30:	ldr	x0, [sp, #2144]
  44ad34:	ldr	x1, [sp, #680]
  44ad38:	mov	w2, #0xc38                 	// #3128
  44ad3c:	bl	41b180 <CRYPTO_free@plt>
  44ad40:	ldr	x0, [sp, #1280]
  44ad44:	ldr	x1, [sp, #680]
  44ad48:	mov	w2, #0xc3a                 	// #3130
  44ad4c:	bl	41b180 <CRYPTO_free@plt>
  44ad50:	ldur	x0, [x29, #-192]
  44ad54:	ldr	x1, [sp, #680]
  44ad58:	mov	w2, #0xc3c                 	// #3132
  44ad5c:	bl	41b180 <CRYPTO_free@plt>
  44ad60:	ldur	x0, [x29, #-200]
  44ad64:	ldr	x1, [sp, #680]
  44ad68:	mov	w2, #0xc3d                 	// #3133
  44ad6c:	bl	41b180 <CRYPTO_free@plt>
  44ad70:	ldur	x0, [x29, #-248]
  44ad74:	ldr	x1, [sp, #680]
  44ad78:	mov	w2, #0xc3e                 	// #3134
  44ad7c:	bl	41b180 <CRYPTO_free@plt>
  44ad80:	ldur	x0, [x29, #-256]
  44ad84:	ldr	x1, [sp, #680]
  44ad88:	mov	w2, #0xc3f                 	// #3135
  44ad8c:	bl	41b180 <CRYPTO_free@plt>
  44ad90:	ldur	x0, [x29, #-72]
  44ad94:	bl	419dd0 <X509_VERIFY_PARAM_free@plt>
  44ad98:	ldur	x0, [x29, #-80]
  44ad9c:	bl	474884 <ASN1_generate_nconf@plt+0x55f84>
  44ada0:	ldur	x0, [x29, #-96]
  44ada4:	bl	44cb50 <ASN1_generate_nconf@plt+0x2e250>
  44ada8:	ldur	x0, [x29, #-112]
  44adac:	bl	44cb50 <ASN1_generate_nconf@plt+0x2e250>
  44adb0:	ldur	x0, [x29, #-88]
  44adb4:	bl	41b1c0 <SSL_CONF_CTX_free@plt>
  44adb8:	ldur	x0, [x29, #-160]
  44adbc:	mov	x8, #0x2000                	// #8192
  44adc0:	mov	x1, x8
  44adc4:	ldr	x2, [sp, #680]
  44adc8:	mov	w3, #0xc45                 	// #3141
  44adcc:	str	x8, [sp, #8]
  44add0:	bl	41e8c0 <CRYPTO_clear_free@plt>
  44add4:	ldur	x0, [x29, #-168]
  44add8:	ldr	x1, [sp, #8]
  44addc:	ldr	x2, [sp, #680]
  44ade0:	mov	w3, #0xc46                 	// #3142
  44ade4:	bl	41e8c0 <CRYPTO_clear_free@plt>
  44ade8:	ldur	x0, [x29, #-176]
  44adec:	ldr	x1, [sp, #8]
  44adf0:	ldr	x2, [sp, #680]
  44adf4:	mov	w3, #0xc47                 	// #3143
  44adf8:	bl	41e8c0 <CRYPTO_clear_free@plt>
  44adfc:	ldr	x0, [sp, #1608]
  44ae00:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  44ae04:	ldr	x8, [sp, #584]
  44ae08:	ldr	x0, [x8]
  44ae0c:	bl	41de90 <BIO_free@plt>
  44ae10:	ldr	x8, [sp, #16]
  44ae14:	ldr	x9, [sp, #584]
  44ae18:	str	x8, [x9]
  44ae1c:	ldr	x10, [sp, #1184]
  44ae20:	mov	x0, x10
  44ae24:	bl	41de90 <BIO_free@plt>
  44ae28:	ldr	x8, [sp, #16]
  44ae2c:	str	x8, [sp, #1184]
  44ae30:	ldr	w11, [sp, #1744]
  44ae34:	mov	w0, w11
  44ae38:	add	sp, sp, #0x980
  44ae3c:	ldp	x20, x19, [sp, #80]
  44ae40:	ldp	x22, x21, [sp, #64]
  44ae44:	ldp	x24, x23, [sp, #48]
  44ae48:	ldp	x26, x25, [sp, #32]
  44ae4c:	ldp	x28, x27, [sp, #16]
  44ae50:	ldp	x29, x30, [sp], #96
  44ae54:	ret
  44ae58:	sub	sp, sp, #0x30
  44ae5c:	stp	x29, x30, [sp, #32]
  44ae60:	add	x29, sp, #0x20
  44ae64:	adrp	x8, 488000 <ASN1_generate_nconf@plt+0x69700>
  44ae68:	add	x8, x8, #0xd64
  44ae6c:	mov	w2, #0x34c                 	// #844
  44ae70:	mov	x9, xzr
  44ae74:	stur	x0, [x29, #-8]
  44ae78:	str	x1, [sp, #16]
  44ae7c:	ldur	x10, [x29, #-8]
  44ae80:	ldr	x0, [x10]
  44ae84:	mov	x1, x8
  44ae88:	str	x9, [sp, #8]
  44ae8c:	bl	41b180 <CRYPTO_free@plt>
  44ae90:	ldur	x8, [x29, #-8]
  44ae94:	ldr	x9, [sp, #8]
  44ae98:	str	x9, [x8]
  44ae9c:	ldr	x8, [sp, #16]
  44aea0:	cbz	x8, 44aec0 <ASN1_generate_nconf@plt+0x2c5c0>
  44aea4:	ldr	x0, [sp, #16]
  44aea8:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  44aeac:	add	x1, x1, #0xd64
  44aeb0:	mov	w2, #0x34f                 	// #847
  44aeb4:	bl	41af30 <CRYPTO_strdup@plt>
  44aeb8:	ldur	x8, [x29, #-8]
  44aebc:	str	x0, [x8]
  44aec0:	ldp	x29, x30, [sp, #32]
  44aec4:	add	sp, sp, #0x30
  44aec8:	ret
  44aecc:	stp	x29, x30, [sp, #-16]!
  44aed0:	mov	x29, sp
  44aed4:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  44aed8:	ldp	x29, x30, [sp], #16
  44aedc:	ret
  44aee0:	sub	sp, sp, #0x20
  44aee4:	stp	x29, x30, [sp, #16]
  44aee8:	add	x29, sp, #0x10
  44aeec:	str	x0, [sp, #8]
  44aef0:	str	x1, [sp]
  44aef4:	ldr	x0, [sp, #8]
  44aef8:	ldr	x1, [sp]
  44aefc:	bl	41cf20 <OPENSSL_sk_push@plt>
  44af00:	ldp	x29, x30, [sp, #16]
  44af04:	add	sp, sp, #0x20
  44af08:	ret
  44af0c:	stp	x29, x30, [sp, #-16]!
  44af10:	mov	x29, sp
  44af14:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  44af18:	ldp	x29, x30, [sp], #16
  44af1c:	ret
  44af20:	sub	sp, sp, #0x20
  44af24:	stp	x29, x30, [sp, #16]
  44af28:	add	x29, sp, #0x10
  44af2c:	str	x0, [sp, #8]
  44af30:	str	x1, [sp]
  44af34:	ldr	x0, [sp, #8]
  44af38:	ldr	x1, [sp]
  44af3c:	bl	41cf20 <OPENSSL_sk_push@plt>
  44af40:	ldp	x29, x30, [sp, #16]
  44af44:	add	sp, sp, #0x20
  44af48:	ret
  44af4c:	stp	x29, x30, [sp, #-16]!
  44af50:	mov	x29, sp
  44af54:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  44af58:	ldp	x29, x30, [sp], #16
  44af5c:	ret
  44af60:	sub	sp, sp, #0x20
  44af64:	stp	x29, x30, [sp, #16]
  44af68:	add	x29, sp, #0x10
  44af6c:	str	x0, [sp, #8]
  44af70:	str	x1, [sp]
  44af74:	ldr	x0, [sp, #8]
  44af78:	ldr	x1, [sp]
  44af7c:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  44af80:	ldp	x29, x30, [sp, #16]
  44af84:	add	sp, sp, #0x20
  44af88:	ret
  44af8c:	sub	sp, sp, #0x70
  44af90:	stp	x29, x30, [sp, #96]
  44af94:	add	x29, sp, #0x60
  44af98:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44af9c:	add	x8, x8, #0xa4c
  44afa0:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44afa4:	add	x9, x9, #0xa80
  44afa8:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44afac:	add	x10, x10, #0xc0
  44afb0:	stur	x0, [x29, #-16]
  44afb4:	stur	x1, [x29, #-24]
  44afb8:	stur	x2, [x29, #-32]
  44afbc:	stur	w3, [x29, #-36]
  44afc0:	str	x4, [sp, #48]
  44afc4:	str	w5, [sp, #44]
  44afc8:	ldr	w11, [x8]
  44afcc:	str	x8, [sp, #16]
  44afd0:	str	x9, [sp, #8]
  44afd4:	str	x10, [sp]
  44afd8:	cbz	w11, 44aff0 <ASN1_generate_nconf@plt+0x2c6f0>
  44afdc:	ldr	x8, [sp, #8]
  44afe0:	ldr	x0, [x8]
  44afe4:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44afe8:	add	x1, x1, #0xc7f
  44afec:	bl	4196e0 <BIO_printf@plt>
  44aff0:	ldur	x8, [x29, #-24]
  44aff4:	cbnz	x8, 44b01c <ASN1_generate_nconf@plt+0x2c71c>
  44aff8:	ldr	x8, [sp, #16]
  44affc:	ldr	w9, [x8]
  44b000:	cbz	w9, 44b018 <ASN1_generate_nconf@plt+0x2c718>
  44b004:	ldr	x8, [sp, #8]
  44b008:	ldr	x0, [x8]
  44b00c:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44b010:	add	x1, x1, #0xc8e
  44b014:	bl	4196e0 <BIO_printf@plt>
  44b018:	b	44b040 <ASN1_generate_nconf@plt+0x2c740>
  44b01c:	ldr	x8, [sp, #16]
  44b020:	ldr	w9, [x8]
  44b024:	cbz	w9, 44b040 <ASN1_generate_nconf@plt+0x2c740>
  44b028:	ldr	x8, [sp, #8]
  44b02c:	ldr	x0, [x8]
  44b030:	ldur	x2, [x29, #-24]
  44b034:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44b038:	add	x1, x1, #0xcc2
  44b03c:	bl	4196e0 <BIO_printf@plt>
  44b040:	ldur	x0, [x29, #-32]
  44b044:	ldur	w8, [x29, #-36]
  44b048:	mov	w1, w8
  44b04c:	adrp	x9, 4aa000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3780>
  44b050:	add	x9, x9, #0xef0
  44b054:	ldr	x3, [x9]
  44b058:	adrp	x2, 483000 <ASN1_generate_nconf@plt+0x64700>
  44b05c:	add	x2, x2, #0x59
  44b060:	bl	41d170 <BIO_snprintf@plt>
  44b064:	str	w0, [sp, #40]
  44b068:	ldr	w8, [sp, #40]
  44b06c:	cmp	w8, #0x0
  44b070:	cset	w8, lt  // lt = tstop
  44b074:	tbnz	w8, #0, 44b088 <ASN1_generate_nconf@plt+0x2c788>
  44b078:	ldr	w8, [sp, #40]
  44b07c:	ldur	w9, [x29, #-36]
  44b080:	cmp	w8, w9
  44b084:	b.ls	44b08c <ASN1_generate_nconf@plt+0x2c78c>  // b.plast
  44b088:	b	44b1b0 <ASN1_generate_nconf@plt+0x2c8b0>
  44b08c:	ldr	x8, [sp, #16]
  44b090:	ldr	w9, [x8]
  44b094:	cbz	w9, 44b0b4 <ASN1_generate_nconf@plt+0x2c7b4>
  44b098:	ldr	x8, [sp, #8]
  44b09c:	ldr	x0, [x8]
  44b0a0:	ldur	x2, [x29, #-32]
  44b0a4:	ldr	w3, [sp, #40]
  44b0a8:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44b0ac:	add	x1, x1, #0xce3
  44b0b0:	bl	4196e0 <BIO_printf@plt>
  44b0b4:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44b0b8:	add	x8, x8, #0xaa8
  44b0bc:	ldr	x0, [x8]
  44b0c0:	add	x1, sp, #0x20
  44b0c4:	bl	41d030 <OPENSSL_hexstr2buf@plt>
  44b0c8:	str	x0, [sp, #24]
  44b0cc:	ldr	x8, [sp, #24]
  44b0d0:	cbnz	x8, 44b0fc <ASN1_generate_nconf@plt+0x2c7fc>
  44b0d4:	ldr	x8, [sp]
  44b0d8:	ldr	x0, [x8]
  44b0dc:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44b0e0:	add	x9, x9, #0xaa8
  44b0e4:	ldr	x2, [x9]
  44b0e8:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44b0ec:	add	x1, x1, #0xd01
  44b0f0:	bl	4196e0 <BIO_printf@plt>
  44b0f4:	stur	wzr, [x29, #-4]
  44b0f8:	b	44b1d4 <ASN1_generate_nconf@plt+0x2c8d4>
  44b0fc:	ldr	w8, [sp, #44]
  44b100:	mov	w9, #0x7fffffff            	// #2147483647
  44b104:	cmp	w8, w9
  44b108:	b.hi	44b120 <ASN1_generate_nconf@plt+0x2c820>  // b.pmore
  44b10c:	ldr	x8, [sp, #32]
  44b110:	ldr	w9, [sp, #44]
  44b114:	mov	w10, w9
  44b118:	cmp	x8, x10
  44b11c:	b.le	44b15c <ASN1_generate_nconf@plt+0x2c85c>
  44b120:	ldr	x8, [sp]
  44b124:	ldr	x0, [x8]
  44b128:	ldr	w2, [sp, #44]
  44b12c:	ldr	x3, [sp, #32]
  44b130:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44b134:	add	x1, x1, #0xd2b
  44b138:	bl	4196e0 <BIO_printf@plt>
  44b13c:	ldr	x8, [sp, #24]
  44b140:	mov	x0, x8
  44b144:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  44b148:	add	x1, x1, #0xd64
  44b14c:	mov	w2, #0xa0                  	// #160
  44b150:	bl	41b180 <CRYPTO_free@plt>
  44b154:	stur	wzr, [x29, #-4]
  44b158:	b	44b1d4 <ASN1_generate_nconf@plt+0x2c8d4>
  44b15c:	ldr	x0, [sp, #48]
  44b160:	ldr	x1, [sp, #24]
  44b164:	ldr	x2, [sp, #32]
  44b168:	bl	41a7b0 <memcpy@plt>
  44b16c:	ldr	x0, [sp, #24]
  44b170:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  44b174:	add	x1, x1, #0xd64
  44b178:	mov	w2, #0xa5                  	// #165
  44b17c:	bl	41b180 <CRYPTO_free@plt>
  44b180:	ldr	x8, [sp, #16]
  44b184:	ldr	w9, [x8]
  44b188:	cbz	w9, 44b1a4 <ASN1_generate_nconf@plt+0x2c8a4>
  44b18c:	ldr	x8, [sp, #8]
  44b190:	ldr	x0, [x8]
  44b194:	ldr	x2, [sp, #32]
  44b198:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44b19c:	add	x1, x1, #0xd63
  44b1a0:	bl	4196e0 <BIO_printf@plt>
  44b1a4:	ldr	x8, [sp, #32]
  44b1a8:	stur	w8, [x29, #-4]
  44b1ac:	b	44b1d4 <ASN1_generate_nconf@plt+0x2c8d4>
  44b1b0:	ldr	x8, [sp, #16]
  44b1b4:	ldr	w9, [x8]
  44b1b8:	cbz	w9, 44b1d0 <ASN1_generate_nconf@plt+0x2c8d0>
  44b1bc:	ldr	x8, [sp]
  44b1c0:	ldr	x0, [x8]
  44b1c4:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44b1c8:	add	x1, x1, #0xd78
  44b1cc:	bl	4196e0 <BIO_printf@plt>
  44b1d0:	stur	wzr, [x29, #-4]
  44b1d4:	ldur	w0, [x29, #-4]
  44b1d8:	ldp	x29, x30, [sp, #96]
  44b1dc:	add	sp, sp, #0x70
  44b1e0:	ret
  44b1e4:	sub	sp, sp, #0x70
  44b1e8:	stp	x29, x30, [sp, #96]
  44b1ec:	add	x29, sp, #0x60
  44b1f0:	mov	x8, xzr
  44b1f4:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44b1f8:	add	x9, x9, #0xa88
  44b1fc:	adrp	x10, 488000 <ASN1_generate_nconf@plt+0x69700>
  44b200:	add	x10, x10, #0xd64
  44b204:	stur	x0, [x29, #-16]
  44b208:	stur	x1, [x29, #-24]
  44b20c:	stur	x2, [x29, #-32]
  44b210:	stur	x3, [x29, #-40]
  44b214:	str	x4, [sp, #48]
  44b218:	str	x8, [sp, #40]
  44b21c:	str	x8, [sp, #32]
  44b220:	ldr	x8, [x9]
  44b224:	str	x9, [sp, #8]
  44b228:	str	x10, [sp]
  44b22c:	cbz	x8, 44b24c <ASN1_generate_nconf@plt+0x2c94c>
  44b230:	ldr	x8, [sp, #8]
  44b234:	ldr	x0, [x8]
  44b238:	bl	41aeb0 <SSL_SESSION_up_ref@plt>
  44b23c:	ldr	x8, [sp, #8]
  44b240:	ldr	x9, [x8]
  44b244:	str	x9, [sp, #40]
  44b248:	b	44b350 <ASN1_generate_nconf@plt+0x2ca50>
  44b24c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44b250:	add	x8, x8, #0xaa8
  44b254:	ldr	x0, [x8]
  44b258:	add	x1, sp, #0x18
  44b25c:	bl	41d030 <OPENSSL_hexstr2buf@plt>
  44b260:	str	x0, [sp, #16]
  44b264:	ldr	x8, [sp, #16]
  44b268:	cbnz	x8, 44b298 <ASN1_generate_nconf@plt+0x2c998>
  44b26c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44b270:	add	x8, x8, #0xc0
  44b274:	ldr	x0, [x8]
  44b278:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44b27c:	add	x8, x8, #0xaa8
  44b280:	ldr	x2, [x8]
  44b284:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44b288:	add	x1, x1, #0xd01
  44b28c:	bl	4196e0 <BIO_printf@plt>
  44b290:	stur	wzr, [x29, #-4]
  44b294:	b	44b3f4 <ASN1_generate_nconf@plt+0x2caf4>
  44b298:	ldur	x0, [x29, #-16]
  44b29c:	adrp	x1, 486000 <ASN1_generate_nconf@plt+0x67700>
  44b2a0:	add	x1, x1, #0x470
  44b2a4:	bl	41a680 <SSL_CIPHER_find@plt>
  44b2a8:	str	x0, [sp, #32]
  44b2ac:	ldr	x8, [sp, #32]
  44b2b0:	cbnz	x8, 44b2e8 <ASN1_generate_nconf@plt+0x2c9e8>
  44b2b4:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44b2b8:	add	x8, x8, #0xc0
  44b2bc:	ldr	x0, [x8]
  44b2c0:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44b2c4:	add	x1, x1, #0xd96
  44b2c8:	bl	4196e0 <BIO_printf@plt>
  44b2cc:	ldr	x8, [sp, #16]
  44b2d0:	mov	x0, x8
  44b2d4:	ldr	x1, [sp]
  44b2d8:	mov	w2, #0xcd                  	// #205
  44b2dc:	bl	41b180 <CRYPTO_free@plt>
  44b2e0:	stur	wzr, [x29, #-4]
  44b2e4:	b	44b3f4 <ASN1_generate_nconf@plt+0x2caf4>
  44b2e8:	bl	41a290 <SSL_SESSION_new@plt>
  44b2ec:	str	x0, [sp, #40]
  44b2f0:	ldr	x8, [sp, #40]
  44b2f4:	cbz	x8, 44b32c <ASN1_generate_nconf@plt+0x2ca2c>
  44b2f8:	ldr	x0, [sp, #40]
  44b2fc:	ldr	x1, [sp, #16]
  44b300:	ldr	x2, [sp, #24]
  44b304:	bl	41df90 <SSL_SESSION_set1_master_key@plt>
  44b308:	cbz	w0, 44b32c <ASN1_generate_nconf@plt+0x2ca2c>
  44b30c:	ldr	x0, [sp, #40]
  44b310:	ldr	x1, [sp, #32]
  44b314:	bl	41dd30 <SSL_SESSION_set_cipher@plt>
  44b318:	cbz	w0, 44b32c <ASN1_generate_nconf@plt+0x2ca2c>
  44b31c:	ldr	x0, [sp, #40]
  44b320:	mov	w1, #0x304                 	// #772
  44b324:	bl	41dfb0 <SSL_SESSION_set_protocol_version@plt>
  44b328:	cbnz	w0, 44b340 <ASN1_generate_nconf@plt+0x2ca40>
  44b32c:	ldr	x0, [sp, #16]
  44b330:	ldr	x1, [sp]
  44b334:	mov	w2, #0xd6                  	// #214
  44b338:	bl	41b180 <CRYPTO_free@plt>
  44b33c:	b	44b3e8 <ASN1_generate_nconf@plt+0x2cae8>
  44b340:	ldr	x0, [sp, #16]
  44b344:	ldr	x1, [sp]
  44b348:	mov	w2, #0xd9                  	// #217
  44b34c:	bl	41b180 <CRYPTO_free@plt>
  44b350:	ldr	x0, [sp, #40]
  44b354:	bl	41bd90 <SSL_SESSION_get0_cipher@plt>
  44b358:	str	x0, [sp, #32]
  44b35c:	ldr	x8, [sp, #32]
  44b360:	cbnz	x8, 44b368 <ASN1_generate_nconf@plt+0x2ca68>
  44b364:	b	44b3e8 <ASN1_generate_nconf@plt+0x2cae8>
  44b368:	ldur	x8, [x29, #-24]
  44b36c:	cbz	x8, 44b3ac <ASN1_generate_nconf@plt+0x2caac>
  44b370:	ldr	x0, [sp, #32]
  44b374:	bl	41d2d0 <SSL_CIPHER_get_handshake_digest@plt>
  44b378:	ldur	x8, [x29, #-24]
  44b37c:	cmp	x0, x8
  44b380:	b.eq	44b3ac <ASN1_generate_nconf@plt+0x2caac>  // b.none
  44b384:	ldur	x8, [x29, #-32]
  44b388:	mov	x9, xzr
  44b38c:	str	x9, [x8]
  44b390:	ldur	x8, [x29, #-40]
  44b394:	str	xzr, [x8]
  44b398:	ldr	x8, [sp, #48]
  44b39c:	str	x9, [x8]
  44b3a0:	ldr	x0, [sp, #40]
  44b3a4:	bl	4197a0 <SSL_SESSION_free@plt>
  44b3a8:	b	44b3dc <ASN1_generate_nconf@plt+0x2cadc>
  44b3ac:	ldr	x8, [sp, #40]
  44b3b0:	ldr	x9, [sp, #48]
  44b3b4:	str	x8, [x9]
  44b3b8:	adrp	x8, 4aa000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3780>
  44b3bc:	add	x8, x8, #0xef0
  44b3c0:	ldr	x9, [x8]
  44b3c4:	ldur	x10, [x29, #-32]
  44b3c8:	str	x9, [x10]
  44b3cc:	ldr	x0, [x8]
  44b3d0:	bl	41e3c0 <strlen@plt>
  44b3d4:	ldur	x8, [x29, #-40]
  44b3d8:	str	x0, [x8]
  44b3dc:	mov	w8, #0x1                   	// #1
  44b3e0:	stur	w8, [x29, #-4]
  44b3e4:	b	44b3f4 <ASN1_generate_nconf@plt+0x2caf4>
  44b3e8:	ldr	x0, [sp, #40]
  44b3ec:	bl	4197a0 <SSL_SESSION_free@plt>
  44b3f0:	stur	wzr, [x29, #-4]
  44b3f4:	ldur	w0, [x29, #-4]
  44b3f8:	ldp	x29, x30, [sp, #96]
  44b3fc:	add	sp, sp, #0x70
  44b400:	ret
  44b404:	sub	sp, sp, #0x60
  44b408:	stp	x29, x30, [sp, #80]
  44b40c:	add	x29, sp, #0x50
  44b410:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44b414:	add	x8, x8, #0xa48
  44b418:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44b41c:	add	x9, x9, #0xa80
  44b420:	stur	x0, [x29, #-8]
  44b424:	stur	x1, [x29, #-16]
  44b428:	stur	x2, [x29, #-24]
  44b42c:	stur	x3, [x29, #-32]
  44b430:	stur	w4, [x29, #-36]
  44b434:	str	x5, [sp, #32]
  44b438:	ldr	x10, [sp, #32]
  44b43c:	str	x10, [sp, #24]
  44b440:	ldr	w11, [x8]
  44b444:	str	x9, [sp, #8]
  44b448:	cbnz	w11, 44b504 <ASN1_generate_nconf@plt+0x2cc04>
  44b44c:	ldr	x8, [sp, #8]
  44b450:	ldr	x0, [x8]
  44b454:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44b458:	add	x1, x1, #0xdba
  44b45c:	bl	4196e0 <BIO_printf@plt>
  44b460:	str	wzr, [sp, #20]
  44b464:	ldr	w8, [sp, #20]
  44b468:	ldur	w9, [x29, #-36]
  44b46c:	cmp	w8, w9
  44b470:	b.cs	44b4ec <ASN1_generate_nconf@plt+0x2cbec>  // b.hs, b.nlast
  44b474:	ldr	w8, [sp, #20]
  44b478:	cbz	w8, 44b494 <ASN1_generate_nconf@plt+0x2cb94>
  44b47c:	ldr	x8, [sp, #8]
  44b480:	ldr	x0, [x8]
  44b484:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  44b488:	add	x1, x1, #0xd59
  44b48c:	mov	w2, #0x2                   	// #2
  44b490:	bl	41cb40 <BIO_write@plt>
  44b494:	ldr	x8, [sp, #8]
  44b498:	ldr	x0, [x8]
  44b49c:	ldur	x9, [x29, #-32]
  44b4a0:	ldr	w10, [sp, #20]
  44b4a4:	add	w10, w10, #0x1
  44b4a8:	mov	w11, w10
  44b4ac:	ubfx	x11, x11, #0, #32
  44b4b0:	add	x1, x9, x11
  44b4b4:	ldur	x9, [x29, #-32]
  44b4b8:	ldr	w10, [sp, #20]
  44b4bc:	mov	w11, w10
  44b4c0:	ldrb	w2, [x9, x11]
  44b4c4:	bl	41cb40 <BIO_write@plt>
  44b4c8:	ldur	x8, [x29, #-32]
  44b4cc:	ldr	w10, [sp, #20]
  44b4d0:	mov	w9, w10
  44b4d4:	ldrb	w10, [x8, x9]
  44b4d8:	add	w10, w10, #0x1
  44b4dc:	ldr	w12, [sp, #20]
  44b4e0:	add	w10, w12, w10
  44b4e4:	str	w10, [sp, #20]
  44b4e8:	b	44b464 <ASN1_generate_nconf@plt+0x2cb64>
  44b4ec:	ldr	x8, [sp, #8]
  44b4f0:	ldr	x0, [x8]
  44b4f4:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  44b4f8:	add	x1, x1, #0xec1
  44b4fc:	mov	w2, #0x1                   	// #1
  44b500:	bl	41cb40 <BIO_write@plt>
  44b504:	ldur	x0, [x29, #-16]
  44b508:	ldur	x1, [x29, #-24]
  44b50c:	ldur	x2, [x29, #-32]
  44b510:	ldur	w3, [x29, #-36]
  44b514:	ldr	x8, [sp, #24]
  44b518:	ldr	x4, [x8]
  44b51c:	ldr	x8, [sp, #24]
  44b520:	ldr	x8, [x8, #8]
  44b524:	mov	w5, w8
  44b528:	bl	41b110 <SSL_select_next_proto@plt>
  44b52c:	ldr	x9, [sp, #24]
  44b530:	str	w0, [x9, #16]
  44b534:	mov	w8, wzr
  44b538:	mov	w0, w8
  44b53c:	ldp	x29, x30, [sp, #80]
  44b540:	add	sp, sp, #0x60
  44b544:	ret
  44b548:	stp	x29, x30, [sp, #-32]!
  44b54c:	str	x28, [sp, #16]
  44b550:	mov	x29, sp
  44b554:	sub	sp, sp, #0x10, lsl #12
  44b558:	sub	sp, sp, #0xe0
  44b55c:	sub	x8, x29, #0x30
  44b560:	mov	x9, #0x8                   	// #8
  44b564:	mov	x10, #0x64                  	// #100
  44b568:	adrp	x11, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44b56c:	add	x11, x11, #0xddb
  44b570:	adrp	x12, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44b574:	add	x12, x12, #0xa80
  44b578:	adrp	x13, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  44b57c:	add	x13, x13, #0xec2
  44b580:	mov	w14, #0x1                   	// #1
  44b584:	sub	x15, x29, #0x94
  44b588:	add	x16, sp, #0x48
  44b58c:	str	x0, [x8, #40]
  44b590:	str	w1, [x8, #36]
  44b594:	str	x2, [x8, #24]
  44b598:	str	x3, [x8, #16]
  44b59c:	str	x4, [x8, #8]
  44b5a0:	str	x5, [x8]
  44b5a4:	ldr	x17, [x8, #16]
  44b5a8:	and	x17, x17, #0xffff
  44b5ac:	str	x17, [x8, #16]
  44b5b0:	ldr	w18, [x8, #36]
  44b5b4:	lsr	w9, w18, w9
  44b5b8:	strb	w9, [sp, #72]
  44b5bc:	ldr	w9, [x8, #36]
  44b5c0:	strb	w9, [x16, #1]
  44b5c4:	ldr	x17, [x8, #16]
  44b5c8:	lsr	x17, x17, #8
  44b5cc:	strb	w17, [x16, #2]
  44b5d0:	ldr	x0, [x8, #16]
  44b5d4:	strb	w0, [x16, #3]
  44b5d8:	add	x0, x16, #0x4
  44b5dc:	ldr	x1, [x8, #24]
  44b5e0:	ldr	x2, [x8, #16]
  44b5e4:	str	x8, [sp, #64]
  44b5e8:	str	x10, [sp, #56]
  44b5ec:	str	x11, [sp, #48]
  44b5f0:	str	x12, [sp, #40]
  44b5f4:	str	x13, [sp, #32]
  44b5f8:	str	w14, [sp, #28]
  44b5fc:	str	x15, [sp, #16]
  44b600:	str	x16, [sp, #8]
  44b604:	bl	41a7b0 <memcpy@plt>
  44b608:	ldr	x8, [sp, #64]
  44b60c:	ldr	w3, [x8, #36]
  44b610:	ldr	x0, [sp, #16]
  44b614:	ldr	x1, [sp, #56]
  44b618:	ldr	x2, [sp, #48]
  44b61c:	bl	41d170 <BIO_snprintf@plt>
  44b620:	ldr	x8, [sp, #40]
  44b624:	ldr	x10, [x8]
  44b628:	ldr	x11, [sp, #64]
  44b62c:	ldr	x12, [x11, #16]
  44b630:	add	x4, x12, #0x4
  44b634:	mov	x0, x10
  44b638:	ldr	x1, [sp, #16]
  44b63c:	ldr	x2, [sp, #32]
  44b640:	ldr	x3, [sp, #8]
  44b644:	bl	41d910 <PEM_write_bio@plt>
  44b648:	ldr	w9, [sp, #28]
  44b64c:	mov	w0, w9
  44b650:	add	sp, sp, #0x10, lsl #12
  44b654:	add	sp, sp, #0xe0
  44b658:	ldr	x28, [sp, #16]
  44b65c:	ldp	x29, x30, [sp], #32
  44b660:	ret
  44b664:	sub	sp, sp, #0x40
  44b668:	stp	x29, x30, [sp, #48]
  44b66c:	add	x29, sp, #0x30
  44b670:	mov	w8, wzr
  44b674:	mov	w9, #0xffffffff            	// #-1
  44b678:	stur	x0, [x29, #-8]
  44b67c:	stur	x1, [x29, #-16]
  44b680:	str	x2, [sp, #24]
  44b684:	ldr	x10, [sp, #24]
  44b688:	str	x10, [sp, #16]
  44b68c:	ldur	x0, [x29, #-8]
  44b690:	mov	w1, w8
  44b694:	str	w9, [sp, #4]
  44b698:	bl	4195a0 <SSL_get_servername@plt>
  44b69c:	str	x0, [sp, #8]
  44b6a0:	ldur	x0, [x29, #-8]
  44b6a4:	bl	41b460 <SSL_get_servername_type@plt>
  44b6a8:	ldr	w8, [sp, #4]
  44b6ac:	cmp	w0, w8
  44b6b0:	b.eq	44b6ec <ASN1_generate_nconf@plt+0x2cdec>  // b.none
  44b6b4:	ldur	x0, [x29, #-8]
  44b6b8:	bl	41a7e0 <SSL_session_reused@plt>
  44b6bc:	mov	w8, #0x0                   	// #0
  44b6c0:	str	w8, [sp]
  44b6c4:	cbnz	w0, 44b6d8 <ASN1_generate_nconf@plt+0x2cdd8>
  44b6c8:	ldr	x8, [sp, #8]
  44b6cc:	cmp	x8, #0x0
  44b6d0:	cset	w9, ne  // ne = any
  44b6d4:	str	w9, [sp]
  44b6d8:	ldr	w8, [sp]
  44b6dc:	and	w8, w8, #0x1
  44b6e0:	ldr	x9, [sp, #16]
  44b6e4:	str	w8, [x9, #8]
  44b6e8:	b	44b704 <ASN1_generate_nconf@plt+0x2ce04>
  44b6ec:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44b6f0:	add	x8, x8, #0xc0
  44b6f4:	ldr	x0, [x8]
  44b6f8:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44b6fc:	add	x1, x1, #0xdf7
  44b700:	bl	4196e0 <BIO_printf@plt>
  44b704:	mov	w8, wzr
  44b708:	mov	w0, w8
  44b70c:	ldp	x29, x30, [sp, #48]
  44b710:	add	sp, sp, #0x40
  44b714:	ret
  44b718:	sub	sp, sp, #0x70
  44b71c:	stp	x29, x30, [sp, #96]
  44b720:	add	x29, sp, #0x60
  44b724:	mov	w8, #0x401                 	// #1025
  44b728:	adrp	x9, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44b72c:	add	x9, x9, #0xe15
  44b730:	adrp	x10, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44b734:	add	x10, x10, #0xe29
  44b738:	mov	w11, #0x400                 	// #1024
  44b73c:	mov	w12, wzr
  44b740:	add	x13, sp, #0x28
  44b744:	stur	x0, [x29, #-16]
  44b748:	stur	x1, [x29, #-24]
  44b74c:	ldur	x14, [x29, #-24]
  44b750:	stur	x14, [x29, #-32]
  44b754:	mov	w0, w8
  44b758:	mov	x1, x9
  44b75c:	str	x10, [sp, #24]
  44b760:	str	w11, [sp, #20]
  44b764:	str	w12, [sp, #16]
  44b768:	str	x13, [sp, #8]
  44b76c:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  44b770:	stur	x0, [x29, #-40]
  44b774:	ldur	x9, [x29, #-32]
  44b778:	ldr	x9, [x9]
  44b77c:	str	x9, [sp, #40]
  44b780:	ldr	x9, [sp, #24]
  44b784:	ldr	x10, [sp, #8]
  44b788:	str	x9, [x10, #8]
  44b78c:	ldur	x0, [x29, #-40]
  44b790:	ldr	w1, [sp, #20]
  44b794:	ldr	w2, [sp, #16]
  44b798:	mov	x3, x10
  44b79c:	bl	46b1c0 <ASN1_generate_nconf@plt+0x4c8c0>
  44b7a0:	str	w0, [sp, #36]
  44b7a4:	cmp	w0, #0x0
  44b7a8:	cset	w8, ge  // ge = tcont
  44b7ac:	tbnz	w8, #0, 44b7ec <ASN1_generate_nconf@plt+0x2ceec>
  44b7b0:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44b7b4:	add	x8, x8, #0xc0
  44b7b8:	ldr	x0, [x8]
  44b7bc:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  44b7c0:	add	x1, x1, #0xde2
  44b7c4:	bl	4196e0 <BIO_printf@plt>
  44b7c8:	ldur	x8, [x29, #-40]
  44b7cc:	mov	x0, x8
  44b7d0:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  44b7d4:	add	x1, x1, #0xd64
  44b7d8:	mov	w2, #0x16a                 	// #362
  44b7dc:	bl	41b180 <CRYPTO_free@plt>
  44b7e0:	mov	x8, xzr
  44b7e4:	stur	x8, [x29, #-8]
  44b7e8:	b	44b808 <ASN1_generate_nconf@plt+0x2cf08>
  44b7ec:	ldur	x8, [x29, #-40]
  44b7f0:	ldrsw	x9, [sp, #36]
  44b7f4:	add	x8, x8, x9
  44b7f8:	mov	w10, #0x0                   	// #0
  44b7fc:	strb	w10, [x8]
  44b800:	ldur	x8, [x29, #-40]
  44b804:	stur	x8, [x29, #-8]
  44b808:	ldur	x0, [x29, #-8]
  44b80c:	ldp	x29, x30, [sp, #96]
  44b810:	add	sp, sp, #0x70
  44b814:	ret
  44b818:	sub	sp, sp, #0x50
  44b81c:	stp	x29, x30, [sp, #64]
  44b820:	add	x29, sp, #0x40
  44b824:	mov	x8, xzr
  44b828:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44b82c:	add	x9, x9, #0xc0
  44b830:	stur	x0, [x29, #-16]
  44b834:	stur	x1, [x29, #-24]
  44b838:	ldur	x10, [x29, #-24]
  44b83c:	str	x10, [sp, #32]
  44b840:	str	x8, [sp, #24]
  44b844:	str	x8, [sp, #16]
  44b848:	ldur	x0, [x29, #-16]
  44b84c:	str	x9, [sp, #8]
  44b850:	bl	41de00 <SSL_get_srp_N@plt>
  44b854:	str	x0, [sp, #24]
  44b858:	cbz	x0, 44b86c <ASN1_generate_nconf@plt+0x2cf6c>
  44b85c:	ldur	x0, [x29, #-16]
  44b860:	bl	41d620 <SSL_get_srp_g@plt>
  44b864:	str	x0, [sp, #16]
  44b868:	cbnz	x0, 44b874 <ASN1_generate_nconf@plt+0x2cf74>
  44b86c:	stur	wzr, [x29, #-4]
  44b870:	b	44b9b0 <ASN1_generate_nconf@plt+0x2d0b0>
  44b874:	ldr	x8, [sp, #32]
  44b878:	ldr	w9, [x8, #20]
  44b87c:	cbnz	w9, 44b89c <ASN1_generate_nconf@plt+0x2cf9c>
  44b880:	ldr	x8, [sp, #32]
  44b884:	ldr	w9, [x8, #16]
  44b888:	cbnz	w9, 44b89c <ASN1_generate_nconf@plt+0x2cf9c>
  44b88c:	ldr	x8, [sp, #32]
  44b890:	ldr	w9, [x8, #24]
  44b894:	cmp	w9, #0x1
  44b898:	b.ne	44b920 <ASN1_generate_nconf@plt+0x2d020>  // b.any
  44b89c:	ldr	x8, [sp, #8]
  44b8a0:	ldr	x0, [x8]
  44b8a4:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44b8a8:	add	x1, x1, #0xe32
  44b8ac:	bl	4196e0 <BIO_printf@plt>
  44b8b0:	ldr	x8, [sp, #8]
  44b8b4:	ldr	x9, [x8]
  44b8b8:	mov	x0, x9
  44b8bc:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44b8c0:	add	x1, x1, #0xe43
  44b8c4:	bl	4196e0 <BIO_printf@plt>
  44b8c8:	ldr	x8, [sp, #8]
  44b8cc:	ldr	x9, [x8]
  44b8d0:	ldr	x1, [sp, #24]
  44b8d4:	mov	x0, x9
  44b8d8:	bl	41d210 <BN_print@plt>
  44b8dc:	ldr	x8, [sp, #8]
  44b8e0:	ldr	x9, [x8]
  44b8e4:	mov	x0, x9
  44b8e8:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44b8ec:	add	x1, x1, #0xe47
  44b8f0:	bl	4196e0 <BIO_printf@plt>
  44b8f4:	ldr	x8, [sp, #8]
  44b8f8:	ldr	x9, [x8]
  44b8fc:	ldr	x1, [sp, #16]
  44b900:	mov	x0, x9
  44b904:	bl	41d210 <BN_print@plt>
  44b908:	ldr	x8, [sp, #8]
  44b90c:	ldr	x9, [x8]
  44b910:	mov	x0, x9
  44b914:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  44b918:	add	x1, x1, #0xec1
  44b91c:	bl	4196e0 <BIO_printf@plt>
  44b920:	ldr	x0, [sp, #16]
  44b924:	ldr	x1, [sp, #24]
  44b928:	bl	41b4e0 <SRP_check_known_gN_param@plt>
  44b92c:	cbz	x0, 44b93c <ASN1_generate_nconf@plt+0x2d03c>
  44b930:	mov	w8, #0x1                   	// #1
  44b934:	stur	w8, [x29, #-4]
  44b938:	b	44b9b0 <ASN1_generate_nconf@plt+0x2d0b0>
  44b93c:	ldr	x8, [sp, #32]
  44b940:	ldr	w9, [x8, #24]
  44b944:	cmp	w9, #0x1
  44b948:	b.ne	44b998 <ASN1_generate_nconf@plt+0x2d098>  // b.any
  44b94c:	ldr	x8, [sp, #32]
  44b950:	ldr	w9, [x8, #20]
  44b954:	cbz	w9, 44b96c <ASN1_generate_nconf@plt+0x2d06c>
  44b958:	ldr	x8, [sp, #8]
  44b95c:	ldr	x0, [x8]
  44b960:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44b964:	add	x1, x1, #0xe4c
  44b968:	bl	4196e0 <BIO_printf@plt>
  44b96c:	ldr	x0, [sp, #16]
  44b970:	bl	41ac60 <BN_num_bits@plt>
  44b974:	cmp	w0, #0x80
  44b978:	b.gt	44b998 <ASN1_generate_nconf@plt+0x2d098>
  44b97c:	ldr	x0, [sp, #24]
  44b980:	ldr	x1, [sp, #16]
  44b984:	bl	44cb74 <ASN1_generate_nconf@plt+0x2e274>
  44b988:	cbz	w0, 44b998 <ASN1_generate_nconf@plt+0x2d098>
  44b98c:	mov	w8, #0x1                   	// #1
  44b990:	stur	w8, [x29, #-4]
  44b994:	b	44b9b0 <ASN1_generate_nconf@plt+0x2d0b0>
  44b998:	ldr	x8, [sp, #8]
  44b99c:	ldr	x0, [x8]
  44b9a0:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44b9a4:	add	x1, x1, #0xe8c
  44b9a8:	bl	4196e0 <BIO_printf@plt>
  44b9ac:	stur	wzr, [x29, #-4]
  44b9b0:	ldur	w0, [x29, #-4]
  44b9b4:	ldp	x29, x30, [sp, #64]
  44b9b8:	add	sp, sp, #0x50
  44b9bc:	ret
  44b9c0:	sub	sp, sp, #0x40
  44b9c4:	stp	x29, x30, [sp, #48]
  44b9c8:	add	x29, sp, #0x30
  44b9cc:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44b9d0:	add	x8, x8, #0xa58
  44b9d4:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44b9d8:	add	x9, x9, #0xa80
  44b9dc:	stur	x0, [x29, #-8]
  44b9e0:	stur	x1, [x29, #-16]
  44b9e4:	ldr	x10, [x8]
  44b9e8:	str	x8, [sp, #16]
  44b9ec:	str	x9, [sp, #8]
  44b9f0:	cbz	x10, 44ba50 <ASN1_generate_nconf@plt+0x2d150>
  44b9f4:	ldr	x8, [sp, #16]
  44b9f8:	ldr	x0, [x8]
  44b9fc:	adrp	x1, 486000 <ASN1_generate_nconf@plt+0x67700>
  44ba00:	add	x1, x1, #0x29f
  44ba04:	bl	41b160 <BIO_new_file@plt>
  44ba08:	str	x0, [sp, #24]
  44ba0c:	ldr	x8, [sp, #24]
  44ba10:	cbnz	x8, 44ba38 <ASN1_generate_nconf@plt+0x2d138>
  44ba14:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44ba18:	add	x8, x8, #0xc0
  44ba1c:	ldr	x0, [x8]
  44ba20:	ldr	x8, [sp, #16]
  44ba24:	ldr	x2, [x8]
  44ba28:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44ba2c:	add	x1, x1, #0xea9
  44ba30:	bl	4196e0 <BIO_printf@plt>
  44ba34:	b	44ba50 <ASN1_generate_nconf@plt+0x2d150>
  44ba38:	ldr	x0, [sp, #24]
  44ba3c:	ldur	x1, [x29, #-16]
  44ba40:	bl	41b520 <PEM_write_bio_SSL_SESSION@plt>
  44ba44:	ldr	x8, [sp, #24]
  44ba48:	mov	x0, x8
  44ba4c:	bl	41de90 <BIO_free@plt>
  44ba50:	ldur	x0, [x29, #-8]
  44ba54:	bl	41a070 <SSL_version@plt>
  44ba58:	cmp	w0, #0x304
  44ba5c:	b.ne	44baa0 <ASN1_generate_nconf@plt+0x2d1a0>  // b.any
  44ba60:	ldr	x8, [sp, #8]
  44ba64:	ldr	x0, [x8]
  44ba68:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44ba6c:	add	x1, x1, #0xec8
  44ba70:	bl	4196e0 <BIO_printf@plt>
  44ba74:	ldr	x8, [sp, #8]
  44ba78:	ldr	x9, [x8]
  44ba7c:	ldur	x1, [x29, #-16]
  44ba80:	mov	x0, x9
  44ba84:	bl	41ada0 <SSL_SESSION_print@plt>
  44ba88:	ldr	x8, [sp, #8]
  44ba8c:	ldr	x9, [x8]
  44ba90:	mov	x0, x9
  44ba94:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44ba98:	add	x1, x1, #0x1b
  44ba9c:	bl	4196e0 <BIO_printf@plt>
  44baa0:	mov	w8, wzr
  44baa4:	mov	w0, w8
  44baa8:	ldp	x29, x30, [sp, #48]
  44baac:	add	sp, sp, #0x40
  44bab0:	ret
  44bab4:	sub	sp, sp, #0x60
  44bab8:	stp	x29, x30, [sp, #80]
  44babc:	add	x29, sp, #0x50
  44bac0:	mov	x8, #0x3f                  	// #63
  44bac4:	mov	w9, #0x1                   	// #1
  44bac8:	stur	x0, [x29, #-8]
  44bacc:	stur	x8, [x29, #-16]
  44bad0:	stur	wzr, [x29, #-28]
  44bad4:	ldur	x0, [x29, #-8]
  44bad8:	str	w9, [sp, #20]
  44badc:	bl	41e3c0 <strlen@plt>
  44bae0:	str	x0, [sp, #40]
  44bae4:	str	xzr, [sp, #32]
  44bae8:	ldr	w9, [sp, #20]
  44baec:	str	w9, [sp, #28]
  44baf0:	stur	xzr, [x29, #-24]
  44baf4:	ldur	x8, [x29, #-24]
  44baf8:	ldr	x9, [sp, #40]
  44bafc:	mov	w10, #0x0                   	// #0
  44bb00:	cmp	x8, x9
  44bb04:	str	w10, [sp, #16]
  44bb08:	b.cs	44bb1c <ASN1_generate_nconf@plt+0x2d21c>  // b.hs, b.nlast
  44bb0c:	ldr	x8, [sp, #32]
  44bb10:	cmp	x8, #0x3f
  44bb14:	cset	w9, cc  // cc = lo, ul, last
  44bb18:	str	w9, [sp, #16]
  44bb1c:	ldr	w8, [sp, #16]
  44bb20:	tbnz	w8, #0, 44bb28 <ASN1_generate_nconf@plt+0x2d228>
  44bb24:	b	44bc70 <ASN1_generate_nconf@plt+0x2d370>
  44bb28:	ldur	x8, [x29, #-8]
  44bb2c:	ldur	x9, [x29, #-24]
  44bb30:	add	x8, x8, x9
  44bb34:	ldrb	w10, [x8]
  44bb38:	strb	w10, [sp, #27]
  44bb3c:	ldrb	w10, [sp, #27]
  44bb40:	cmp	w10, #0x61
  44bb44:	b.lt	44bb54 <ASN1_generate_nconf@plt+0x2d254>  // b.tstop
  44bb48:	ldrb	w8, [sp, #27]
  44bb4c:	cmp	w8, #0x7a
  44bb50:	b.le	44bb78 <ASN1_generate_nconf@plt+0x2d278>
  44bb54:	ldrb	w8, [sp, #27]
  44bb58:	cmp	w8, #0x41
  44bb5c:	b.lt	44bb6c <ASN1_generate_nconf@plt+0x2d26c>  // b.tstop
  44bb60:	ldrb	w8, [sp, #27]
  44bb64:	cmp	w8, #0x5a
  44bb68:	b.le	44bb78 <ASN1_generate_nconf@plt+0x2d278>
  44bb6c:	ldrb	w8, [sp, #27]
  44bb70:	cmp	w8, #0x5f
  44bb74:	b.ne	44bb8c <ASN1_generate_nconf@plt+0x2d28c>  // b.any
  44bb78:	ldr	x8, [sp, #32]
  44bb7c:	add	x8, x8, #0x1
  44bb80:	str	x8, [sp, #32]
  44bb84:	str	wzr, [sp, #28]
  44bb88:	b	44bc60 <ASN1_generate_nconf@plt+0x2d360>
  44bb8c:	ldrb	w8, [sp, #27]
  44bb90:	cmp	w8, #0x30
  44bb94:	b.lt	44bbb4 <ASN1_generate_nconf@plt+0x2d2b4>  // b.tstop
  44bb98:	ldrb	w8, [sp, #27]
  44bb9c:	cmp	w8, #0x39
  44bba0:	b.gt	44bbb4 <ASN1_generate_nconf@plt+0x2d2b4>
  44bba4:	ldr	x8, [sp, #32]
  44bba8:	add	x8, x8, #0x1
  44bbac:	str	x8, [sp, #32]
  44bbb0:	b	44bc60 <ASN1_generate_nconf@plt+0x2d360>
  44bbb4:	ldur	x8, [x29, #-24]
  44bbb8:	cmp	x8, #0x0
  44bbbc:	cset	w9, ls  // ls = plast
  44bbc0:	tbnz	w9, #0, 44bc58 <ASN1_generate_nconf@plt+0x2d358>
  44bbc4:	ldur	x8, [x29, #-24]
  44bbc8:	ldr	x9, [sp, #40]
  44bbcc:	subs	x9, x9, #0x1
  44bbd0:	cmp	x8, x9
  44bbd4:	b.cs	44bc58 <ASN1_generate_nconf@plt+0x2d358>  // b.hs, b.nlast
  44bbd8:	ldrb	w8, [sp, #27]
  44bbdc:	cmp	w8, #0x2d
  44bbe0:	b.ne	44bbf4 <ASN1_generate_nconf@plt+0x2d2f4>  // b.any
  44bbe4:	ldr	x8, [sp, #32]
  44bbe8:	add	x8, x8, #0x1
  44bbec:	str	x8, [sp, #32]
  44bbf0:	b	44bc60 <ASN1_generate_nconf@plt+0x2d360>
  44bbf4:	ldrb	w8, [sp, #27]
  44bbf8:	cmp	w8, #0x2e
  44bbfc:	b.ne	44bc58 <ASN1_generate_nconf@plt+0x2d358>  // b.any
  44bc00:	ldur	x8, [x29, #-8]
  44bc04:	ldur	x9, [x29, #-24]
  44bc08:	add	x9, x9, #0x1
  44bc0c:	ldrb	w10, [x8, x9]
  44bc10:	cmp	w10, #0x2e
  44bc14:	b.eq	44bc58 <ASN1_generate_nconf@plt+0x2d358>  // b.none
  44bc18:	ldur	x8, [x29, #-8]
  44bc1c:	ldur	x9, [x29, #-24]
  44bc20:	subs	x9, x9, #0x1
  44bc24:	ldrb	w10, [x8, x9]
  44bc28:	cmp	w10, #0x2d
  44bc2c:	b.eq	44bc58 <ASN1_generate_nconf@plt+0x2d358>  // b.none
  44bc30:	ldur	x8, [x29, #-8]
  44bc34:	ldur	x9, [x29, #-24]
  44bc38:	add	x9, x9, #0x1
  44bc3c:	ldrb	w10, [x8, x9]
  44bc40:	cmp	w10, #0x2d
  44bc44:	b.eq	44bc58 <ASN1_generate_nconf@plt+0x2d358>  // b.none
  44bc48:	str	xzr, [sp, #32]
  44bc4c:	mov	w8, #0x1                   	// #1
  44bc50:	stur	w8, [x29, #-28]
  44bc54:	b	44bc60 <ASN1_generate_nconf@plt+0x2d360>
  44bc58:	stur	wzr, [x29, #-28]
  44bc5c:	b	44bc70 <ASN1_generate_nconf@plt+0x2d370>
  44bc60:	ldur	x8, [x29, #-24]
  44bc64:	add	x8, x8, #0x1
  44bc68:	stur	x8, [x29, #-24]
  44bc6c:	b	44baf4 <ASN1_generate_nconf@plt+0x2d1f4>
  44bc70:	ldr	w8, [sp, #28]
  44bc74:	mov	w9, #0x0                   	// #0
  44bc78:	str	w9, [sp, #12]
  44bc7c:	cbnz	w8, 44bc94 <ASN1_generate_nconf@plt+0x2d394>
  44bc80:	ldr	x8, [sp, #32]
  44bc84:	cmp	x8, #0x3f
  44bc88:	cset	w9, eq  // eq = none
  44bc8c:	eor	w9, w9, #0x1
  44bc90:	str	w9, [sp, #12]
  44bc94:	ldr	w8, [sp, #12]
  44bc98:	and	w8, w8, #0x1
  44bc9c:	ldur	w9, [x29, #-28]
  44bca0:	and	w8, w9, w8
  44bca4:	stur	w8, [x29, #-28]
  44bca8:	ldur	w0, [x29, #-28]
  44bcac:	ldp	x29, x30, [sp, #80]
  44bcb0:	add	sp, sp, #0x60
  44bcb4:	ret
  44bcb8:	sub	sp, sp, #0x40
  44bcbc:	stp	x29, x30, [sp, #48]
  44bcc0:	add	x29, sp, #0x30
  44bcc4:	stur	x0, [x29, #-8]
  44bcc8:	stur	x1, [x29, #-16]
  44bccc:	ldur	x0, [x29, #-16]
  44bcd0:	bl	44ccf4 <ASN1_generate_nconf@plt+0x2e3f4>
  44bcd4:	stur	w0, [x29, #-20]
  44bcd8:	str	wzr, [sp, #24]
  44bcdc:	str	wzr, [sp, #20]
  44bce0:	ldr	w8, [sp, #20]
  44bce4:	ldur	w9, [x29, #-20]
  44bce8:	cmp	w8, w9
  44bcec:	b.ge	44bd34 <ASN1_generate_nconf@plt+0x2d434>  // b.tcont
  44bcf0:	ldur	x0, [x29, #-16]
  44bcf4:	ldr	w1, [sp, #20]
  44bcf8:	bl	44cd18 <ASN1_generate_nconf@plt+0x2e418>
  44bcfc:	str	x0, [sp, #8]
  44bd00:	ldur	x0, [x29, #-8]
  44bd04:	ldr	x1, [sp, #8]
  44bd08:	bl	44cd44 <ASN1_generate_nconf@plt+0x2e444>
  44bd0c:	cmp	w0, #0x0
  44bd10:	cset	w8, le
  44bd14:	tbnz	w8, #0, 44bd24 <ASN1_generate_nconf@plt+0x2d424>
  44bd18:	ldr	w8, [sp, #24]
  44bd1c:	add	w8, w8, #0x1
  44bd20:	str	w8, [sp, #24]
  44bd24:	ldr	w8, [sp, #20]
  44bd28:	add	w8, w8, #0x1
  44bd2c:	str	w8, [sp, #20]
  44bd30:	b	44bce0 <ASN1_generate_nconf@plt+0x2d3e0>
  44bd34:	ldr	w8, [sp, #24]
  44bd38:	cmp	w8, #0x0
  44bd3c:	cset	w8, gt
  44bd40:	and	w0, w8, #0x1
  44bd44:	ldp	x29, x30, [sp, #48]
  44bd48:	add	sp, sp, #0x40
  44bd4c:	ret
  44bd50:	sub	sp, sp, #0x50
  44bd54:	stp	x29, x30, [sp, #64]
  44bd58:	add	x29, sp, #0x40
  44bd5c:	mov	w8, #0x46                  	// #70
  44bd60:	mov	x9, xzr
  44bd64:	adrp	x10, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44bd68:	add	x10, x10, #0x223
  44bd6c:	add	x3, sp, #0x20
  44bd70:	stur	x0, [x29, #-16]
  44bd74:	stur	x1, [x29, #-24]
  44bd78:	ldur	x0, [x29, #-16]
  44bd7c:	mov	w1, w8
  44bd80:	mov	x2, x9
  44bd84:	str	x10, [sp, #8]
  44bd88:	bl	41da70 <SSL_ctrl@plt>
  44bd8c:	str	w0, [sp, #28]
  44bd90:	ldur	x0, [x29, #-24]
  44bd94:	ldr	x1, [sp, #8]
  44bd98:	bl	41a930 <BIO_puts@plt>
  44bd9c:	ldr	x9, [sp, #32]
  44bda0:	cbnz	x9, 44bdc0 <ASN1_generate_nconf@plt+0x2d4c0>
  44bda4:	ldur	x0, [x29, #-24]
  44bda8:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44bdac:	add	x1, x1, #0x233
  44bdb0:	bl	41a930 <BIO_puts@plt>
  44bdb4:	mov	w8, #0x1                   	// #1
  44bdb8:	stur	w8, [x29, #-4]
  44bdbc:	b	44be60 <ASN1_generate_nconf@plt+0x2d560>
  44bdc0:	ldrsw	x2, [sp, #28]
  44bdc4:	mov	x8, xzr
  44bdc8:	mov	x0, x8
  44bdcc:	add	x1, sp, #0x20
  44bdd0:	bl	41bce0 <d2i_OCSP_RESPONSE@plt>
  44bdd4:	str	x0, [sp, #16]
  44bdd8:	ldr	x8, [sp, #16]
  44bddc:	cbnz	x8, 44be10 <ASN1_generate_nconf@plt+0x2d510>
  44bde0:	ldur	x0, [x29, #-24]
  44bde4:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44bde8:	add	x1, x1, #0x245
  44bdec:	bl	41a930 <BIO_puts@plt>
  44bdf0:	ldur	x8, [x29, #-24]
  44bdf4:	ldr	x1, [sp, #32]
  44bdf8:	ldr	w2, [sp, #28]
  44bdfc:	mov	x0, x8
  44be00:	mov	w3, #0x4                   	// #4
  44be04:	bl	419980 <BIO_dump_indent@plt>
  44be08:	stur	wzr, [x29, #-4]
  44be0c:	b	44be60 <ASN1_generate_nconf@plt+0x2d560>
  44be10:	ldur	x0, [x29, #-24]
  44be14:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44be18:	add	x1, x1, #0x25b
  44be1c:	bl	41a930 <BIO_puts@plt>
  44be20:	ldur	x8, [x29, #-24]
  44be24:	ldr	x1, [sp, #16]
  44be28:	mov	x0, x8
  44be2c:	mov	x8, xzr
  44be30:	mov	x2, x8
  44be34:	bl	41b400 <OCSP_RESPONSE_print@plt>
  44be38:	ldur	x8, [x29, #-24]
  44be3c:	mov	x0, x8
  44be40:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44be44:	add	x1, x1, #0x25c
  44be48:	bl	41a930 <BIO_puts@plt>
  44be4c:	ldr	x8, [sp, #16]
  44be50:	mov	x0, x8
  44be54:	bl	41cef0 <OCSP_RESPONSE_free@plt>
  44be58:	mov	w9, #0x1                   	// #1
  44be5c:	stur	w9, [x29, #-4]
  44be60:	ldur	w0, [x29, #-4]
  44be64:	ldp	x29, x30, [sp, #64]
  44be68:	add	sp, sp, #0x50
  44be6c:	ret
  44be70:	sub	sp, sp, #0x50
  44be74:	stp	x29, x30, [sp, #64]
  44be78:	add	x29, sp, #0x40
  44be7c:	mov	w8, #0xffffffff            	// #-1
  44be80:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44be84:	add	x9, x9, #0xc0
  44be88:	sub	x10, x29, #0x18
  44be8c:	add	x11, sp, #0x18
  44be90:	add	x2, sp, #0x14
  44be94:	add	x3, sp, #0x10
  44be98:	stur	x0, [x29, #-8]
  44be9c:	stur	x1, [x29, #-16]
  44bea0:	str	w8, [sp, #8]
  44bea4:	ldur	x12, [x29, #-8]
  44bea8:	stur	x12, [x29, #-24]
  44beac:	ldur	x12, [x29, #-24]
  44beb0:	ldur	x13, [x29, #-16]
  44beb4:	add	x12, x12, x13
  44beb8:	str	x12, [sp, #32]
  44bebc:	ldur	x4, [x29, #-16]
  44bec0:	mov	x0, x10
  44bec4:	mov	x1, x11
  44bec8:	str	x9, [sp]
  44becc:	bl	41c9c0 <ASN1_get_object@plt>
  44bed0:	str	w0, [sp, #12]
  44bed4:	ldr	w8, [sp, #12]
  44bed8:	cmp	w8, #0x20
  44bedc:	b.ne	44bf0c <ASN1_generate_nconf@plt+0x2d60c>  // b.any
  44bee0:	ldr	w8, [sp, #20]
  44bee4:	cmp	w8, #0x10
  44bee8:	b.ne	44bf0c <ASN1_generate_nconf@plt+0x2d60c>  // b.any
  44beec:	ldr	x8, [sp, #32]
  44bef0:	ldur	x9, [x29, #-24]
  44bef4:	subs	x8, x8, x9
  44bef8:	stur	x8, [x29, #-16]
  44befc:	ldr	x8, [sp, #24]
  44bf00:	ldur	x9, [x29, #-16]
  44bf04:	cmp	x8, x9
  44bf08:	b.le	44bf24 <ASN1_generate_nconf@plt+0x2d624>
  44bf0c:	ldr	x8, [sp]
  44bf10:	ldr	x0, [x8]
  44bf14:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44bf18:	add	x1, x1, #0x284
  44bf1c:	bl	4196e0 <BIO_printf@plt>
  44bf20:	b	44c0d8 <ASN1_generate_nconf@plt+0x2d7d8>
  44bf24:	add	x1, sp, #0x18
  44bf28:	ldr	x8, [sp, #24]
  44bf2c:	stur	x8, [x29, #-16]
  44bf30:	ldur	x4, [x29, #-16]
  44bf34:	sub	x0, x29, #0x18
  44bf38:	add	x2, sp, #0x14
  44bf3c:	add	x3, sp, #0x10
  44bf40:	bl	41c9c0 <ASN1_get_object@plt>
  44bf44:	str	w0, [sp, #12]
  44bf48:	ldr	w9, [sp, #12]
  44bf4c:	cbnz	w9, 44bf7c <ASN1_generate_nconf@plt+0x2d67c>
  44bf50:	ldr	w8, [sp, #20]
  44bf54:	cmp	w8, #0x2
  44bf58:	b.ne	44bf7c <ASN1_generate_nconf@plt+0x2d67c>  // b.any
  44bf5c:	ldr	x8, [sp, #32]
  44bf60:	ldur	x9, [x29, #-24]
  44bf64:	subs	x8, x8, x9
  44bf68:	stur	x8, [x29, #-16]
  44bf6c:	ldr	x8, [sp, #24]
  44bf70:	ldur	x9, [x29, #-16]
  44bf74:	cmp	x8, x9
  44bf78:	b.le	44bf94 <ASN1_generate_nconf@plt+0x2d694>
  44bf7c:	ldr	x8, [sp]
  44bf80:	ldr	x0, [x8]
  44bf84:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44bf88:	add	x1, x1, #0x29e
  44bf8c:	bl	4196e0 <BIO_printf@plt>
  44bf90:	b	44c0d8 <ASN1_generate_nconf@plt+0x2d7d8>
  44bf94:	add	x1, sp, #0x18
  44bf98:	ldr	x8, [sp, #24]
  44bf9c:	sub	x0, x29, #0x18
  44bfa0:	ldur	x9, [x29, #-24]
  44bfa4:	add	x8, x9, x8
  44bfa8:	stur	x8, [x29, #-24]
  44bfac:	ldr	x8, [sp, #32]
  44bfb0:	ldur	x9, [x29, #-24]
  44bfb4:	subs	x8, x8, x9
  44bfb8:	stur	x8, [x29, #-16]
  44bfbc:	ldur	x4, [x29, #-16]
  44bfc0:	add	x2, sp, #0x14
  44bfc4:	add	x3, sp, #0x10
  44bfc8:	bl	41c9c0 <ASN1_get_object@plt>
  44bfcc:	str	w0, [sp, #12]
  44bfd0:	ldr	w10, [sp, #12]
  44bfd4:	cmp	w10, #0x20
  44bfd8:	b.ne	44bff4 <ASN1_generate_nconf@plt+0x2d6f4>  // b.any
  44bfdc:	ldr	w8, [sp, #16]
  44bfe0:	cmp	w8, #0x40
  44bfe4:	b.ne	44bff4 <ASN1_generate_nconf@plt+0x2d6f4>  // b.any
  44bfe8:	ldr	w8, [sp, #20]
  44bfec:	cmp	w8, #0x18
  44bff0:	b.eq	44c00c <ASN1_generate_nconf@plt+0x2d70c>  // b.none
  44bff4:	ldr	x8, [sp]
  44bff8:	ldr	x0, [x8]
  44bffc:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c000:	add	x1, x1, #0x2ac
  44c004:	bl	4196e0 <BIO_printf@plt>
  44c008:	b	44c0d8 <ASN1_generate_nconf@plt+0x2d7d8>
  44c00c:	ldr	x8, [sp, #32]
  44c010:	sub	x0, x29, #0x18
  44c014:	ldur	x9, [x29, #-24]
  44c018:	subs	x8, x8, x9
  44c01c:	stur	x8, [x29, #-16]
  44c020:	ldur	x4, [x29, #-16]
  44c024:	add	x1, sp, #0x18
  44c028:	add	x2, sp, #0x14
  44c02c:	add	x3, sp, #0x10
  44c030:	bl	41c9c0 <ASN1_get_object@plt>
  44c034:	str	w0, [sp, #12]
  44c038:	ldr	w10, [sp, #12]
  44c03c:	cbnz	w10, 44c074 <ASN1_generate_nconf@plt+0x2d774>
  44c040:	ldr	w8, [sp, #20]
  44c044:	cmp	w8, #0xa
  44c048:	b.ne	44c074 <ASN1_generate_nconf@plt+0x2d774>  // b.any
  44c04c:	ldr	x8, [sp, #24]
  44c050:	cbz	x8, 44c074 <ASN1_generate_nconf@plt+0x2d774>
  44c054:	ldr	x8, [sp, #32]
  44c058:	ldur	x9, [x29, #-24]
  44c05c:	subs	x8, x8, x9
  44c060:	stur	x8, [x29, #-16]
  44c064:	ldr	x8, [sp, #24]
  44c068:	ldur	x9, [x29, #-16]
  44c06c:	cmp	x8, x9
  44c070:	b.le	44c08c <ASN1_generate_nconf@plt+0x2d78c>
  44c074:	ldr	x8, [sp]
  44c078:	ldr	x0, [x8]
  44c07c:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c080:	add	x1, x1, #0x2c2
  44c084:	bl	4196e0 <BIO_printf@plt>
  44c088:	b	44c0d8 <ASN1_generate_nconf@plt+0x2d7d8>
  44c08c:	str	wzr, [sp, #8]
  44c090:	str	wzr, [sp, #12]
  44c094:	ldrsw	x8, [sp, #12]
  44c098:	ldr	x9, [sp, #24]
  44c09c:	cmp	x8, x9
  44c0a0:	b.ge	44c0d8 <ASN1_generate_nconf@plt+0x2d7d8>  // b.tcont
  44c0a4:	ldr	w8, [sp, #8]
  44c0a8:	lsl	w8, w8, #8
  44c0ac:	str	w8, [sp, #8]
  44c0b0:	ldur	x9, [x29, #-24]
  44c0b4:	ldrsw	x10, [sp, #12]
  44c0b8:	ldrb	w8, [x9, x10]
  44c0bc:	ldr	w11, [sp, #8]
  44c0c0:	orr	w8, w11, w8
  44c0c4:	str	w8, [sp, #8]
  44c0c8:	ldr	w8, [sp, #12]
  44c0cc:	add	w8, w8, #0x1
  44c0d0:	str	w8, [sp, #12]
  44c0d4:	b	44c094 <ASN1_generate_nconf@plt+0x2d794>
  44c0d8:	ldr	w0, [sp, #8]
  44c0dc:	ldp	x29, x30, [sp, #64]
  44c0e0:	add	sp, sp, #0x50
  44c0e4:	ret
  44c0e8:	stp	x29, x30, [sp, #-32]!
  44c0ec:	str	x28, [sp, #16]
  44c0f0:	mov	x29, sp
  44c0f4:	sub	sp, sp, #0x210
  44c0f8:	mov	x8, xzr
  44c0fc:	adrp	x9, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c100:	add	x9, x9, #0x1b
  44c104:	adrp	x10, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  44c108:	add	x10, x10, #0xec1
  44c10c:	adrp	x11, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44c110:	add	x11, x11, #0xa68
  44c114:	adrp	x12, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44c118:	add	x12, x12, #0xa60
  44c11c:	adrp	x13, 4aa000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3780>
  44c120:	add	x13, x13, #0xef8
  44c124:	stur	x0, [x29, #-8]
  44c128:	stur	x1, [x29, #-16]
  44c12c:	stur	w2, [x29, #-20]
  44c130:	stur	x8, [x29, #-32]
  44c134:	ldur	x0, [x29, #-16]
  44c138:	stur	x9, [x29, #-192]
  44c13c:	stur	x10, [x29, #-200]
  44c140:	stur	x11, [x29, #-208]
  44c144:	stur	x12, [x29, #-216]
  44c148:	stur	x13, [x29, #-224]
  44c14c:	bl	41a070 <SSL_version@plt>
  44c150:	cmp	w0, #0x304
  44c154:	cset	w14, eq  // eq = none
  44c158:	and	w14, w14, #0x1
  44c15c:	stur	w14, [x29, #-56]
  44c160:	ldur	x0, [x29, #-16]
  44c164:	bl	41d9c0 <SSL_get_SSL_CTX@plt>
  44c168:	stur	x0, [x29, #-96]
  44c16c:	ldur	w14, [x29, #-20]
  44c170:	cbz	w14, 44c50c <ASN1_generate_nconf@plt+0x2dc0c>
  44c174:	stur	wzr, [x29, #-100]
  44c178:	ldur	x0, [x29, #-16]
  44c17c:	bl	41ca00 <SSL_get_peer_cert_chain@plt>
  44c180:	stur	x0, [x29, #-40]
  44c184:	ldur	x8, [x29, #-40]
  44c188:	cbz	x8, 44c2e0 <ASN1_generate_nconf@plt+0x2d9e0>
  44c18c:	mov	w8, #0x1                   	// #1
  44c190:	stur	w8, [x29, #-100]
  44c194:	ldur	x0, [x29, #-8]
  44c198:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44c19c:	add	x1, x1, #0xf91
  44c1a0:	bl	4196e0 <BIO_printf@plt>
  44c1a4:	stur	wzr, [x29, #-52]
  44c1a8:	ldur	w8, [x29, #-52]
  44c1ac:	ldur	x0, [x29, #-40]
  44c1b0:	stur	w8, [x29, #-228]
  44c1b4:	bl	44d258 <ASN1_generate_nconf@plt+0x2e958>
  44c1b8:	ldur	w8, [x29, #-228]
  44c1bc:	cmp	w8, w0
  44c1c0:	b.ge	44c2e0 <ASN1_generate_nconf@plt+0x2d9e0>  // b.tcont
  44c1c4:	ldur	x0, [x29, #-8]
  44c1c8:	ldur	w2, [x29, #-52]
  44c1cc:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44c1d0:	add	x1, x1, #0xfa8
  44c1d4:	bl	4196e0 <BIO_printf@plt>
  44c1d8:	ldur	x8, [x29, #-8]
  44c1dc:	ldur	x9, [x29, #-40]
  44c1e0:	ldur	w1, [x29, #-52]
  44c1e4:	mov	x0, x9
  44c1e8:	stur	x8, [x29, #-240]
  44c1ec:	bl	44d27c <ASN1_generate_nconf@plt+0x2e97c>
  44c1f0:	bl	41d5d0 <X509_get_subject_name@plt>
  44c1f4:	stur	x0, [x29, #-248]
  44c1f8:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  44c1fc:	ldur	x8, [x29, #-240]
  44c200:	stur	x0, [x29, #-256]
  44c204:	mov	x0, x8
  44c208:	ldur	x1, [x29, #-248]
  44c20c:	mov	w10, wzr
  44c210:	mov	w2, w10
  44c214:	ldur	x3, [x29, #-256]
  44c218:	str	w10, [sp, #268]
  44c21c:	bl	41e0a0 <X509_NAME_print_ex@plt>
  44c220:	ldur	x8, [x29, #-8]
  44c224:	mov	x0, x8
  44c228:	ldur	x1, [x29, #-200]
  44c22c:	bl	41a930 <BIO_puts@plt>
  44c230:	ldur	x8, [x29, #-8]
  44c234:	mov	x0, x8
  44c238:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44c23c:	add	x1, x1, #0xfaf
  44c240:	bl	4196e0 <BIO_printf@plt>
  44c244:	ldur	x8, [x29, #-8]
  44c248:	ldur	x9, [x29, #-40]
  44c24c:	ldur	w1, [x29, #-52]
  44c250:	mov	x0, x9
  44c254:	str	x8, [sp, #256]
  44c258:	bl	44d27c <ASN1_generate_nconf@plt+0x2e97c>
  44c25c:	bl	419ca0 <X509_get_issuer_name@plt>
  44c260:	str	x0, [sp, #248]
  44c264:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  44c268:	ldr	x8, [sp, #256]
  44c26c:	str	x0, [sp, #240]
  44c270:	mov	x0, x8
  44c274:	ldr	x1, [sp, #248]
  44c278:	ldr	w2, [sp, #268]
  44c27c:	ldr	x3, [sp, #240]
  44c280:	bl	41e0a0 <X509_NAME_print_ex@plt>
  44c284:	ldur	x8, [x29, #-8]
  44c288:	mov	x0, x8
  44c28c:	ldur	x1, [x29, #-200]
  44c290:	bl	41a930 <BIO_puts@plt>
  44c294:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44c298:	add	x8, x8, #0xa50
  44c29c:	ldr	w10, [x8]
  44c2a0:	cbz	w10, 44c2d0 <ASN1_generate_nconf@plt+0x2d9d0>
  44c2a4:	ldur	x0, [x29, #-8]
  44c2a8:	ldur	x8, [x29, #-40]
  44c2ac:	ldur	w1, [x29, #-52]
  44c2b0:	str	x0, [sp, #232]
  44c2b4:	mov	x0, x8
  44c2b8:	bl	44d27c <ASN1_generate_nconf@plt+0x2e97c>
  44c2bc:	ldr	x8, [sp, #232]
  44c2c0:	str	x0, [sp, #224]
  44c2c4:	mov	x0, x8
  44c2c8:	ldr	x1, [sp, #224]
  44c2cc:	bl	41ab30 <PEM_write_bio_X509@plt>
  44c2d0:	ldur	w8, [x29, #-52]
  44c2d4:	add	w8, w8, #0x1
  44c2d8:	stur	w8, [x29, #-52]
  44c2dc:	b	44c1a8 <ASN1_generate_nconf@plt+0x2d8a8>
  44c2e0:	ldur	x0, [x29, #-8]
  44c2e4:	ldur	x1, [x29, #-192]
  44c2e8:	bl	4196e0 <BIO_printf@plt>
  44c2ec:	ldur	x8, [x29, #-16]
  44c2f0:	mov	x0, x8
  44c2f4:	bl	41ce80 <SSL_get_peer_certificate@plt>
  44c2f8:	stur	x0, [x29, #-32]
  44c2fc:	ldur	x8, [x29, #-32]
  44c300:	cbz	x8, 44c348 <ASN1_generate_nconf@plt+0x2da48>
  44c304:	ldur	x0, [x29, #-8]
  44c308:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44c30c:	add	x1, x1, #0xfb5
  44c310:	bl	4196e0 <BIO_printf@plt>
  44c314:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44c318:	add	x8, x8, #0xa50
  44c31c:	ldr	w9, [x8]
  44c320:	cbz	w9, 44c32c <ASN1_generate_nconf@plt+0x2da2c>
  44c324:	ldur	w8, [x29, #-100]
  44c328:	cbnz	w8, 44c338 <ASN1_generate_nconf@plt+0x2da38>
  44c32c:	ldur	x0, [x29, #-8]
  44c330:	ldur	x1, [x29, #-32]
  44c334:	bl	41ab30 <PEM_write_bio_X509@plt>
  44c338:	ldur	x0, [x29, #-8]
  44c33c:	ldur	x1, [x29, #-32]
  44c340:	bl	46abf4 <ASN1_generate_nconf@plt+0x4c2f4>
  44c344:	b	44c358 <ASN1_generate_nconf@plt+0x2da58>
  44c348:	ldur	x0, [x29, #-8]
  44c34c:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44c350:	add	x1, x1, #0xfc9
  44c354:	bl	4196e0 <BIO_printf@plt>
  44c358:	ldur	x0, [x29, #-8]
  44c35c:	ldur	x1, [x29, #-16]
  44c360:	bl	4760a4 <ASN1_generate_nconf@plt+0x577a4>
  44c364:	ldur	x0, [x29, #-8]
  44c368:	ldur	x1, [x29, #-16]
  44c36c:	bl	4730a0 <ASN1_generate_nconf@plt+0x547a0>
  44c370:	ldur	x8, [x29, #-8]
  44c374:	ldur	x1, [x29, #-16]
  44c378:	mov	x0, x8
  44c37c:	bl	473a0c <ASN1_generate_nconf@plt+0x5510c>
  44c380:	ldur	x8, [x29, #-32]
  44c384:	cbz	x8, 44c4c0 <ASN1_generate_nconf@plt+0x2dbc0>
  44c388:	ldur	x0, [x29, #-16]
  44c38c:	bl	41a7e0 <SSL_session_reused@plt>
  44c390:	cbnz	w0, 44c4c0 <ASN1_generate_nconf@plt+0x2dbc0>
  44c394:	ldur	x0, [x29, #-16]
  44c398:	bl	41a280 <SSL_ct_is_enabled@plt>
  44c39c:	cbz	w0, 44c4c0 <ASN1_generate_nconf@plt+0x2dbc0>
  44c3a0:	ldur	x0, [x29, #-16]
  44c3a4:	bl	41c2f0 <SSL_get0_peer_scts@plt>
  44c3a8:	stur	x0, [x29, #-112]
  44c3ac:	ldur	x8, [x29, #-112]
  44c3b0:	cbz	x8, 44c3c4 <ASN1_generate_nconf@plt+0x2dac4>
  44c3b4:	ldur	x0, [x29, #-112]
  44c3b8:	bl	44d2a8 <ASN1_generate_nconf@plt+0x2e9a8>
  44c3bc:	str	w0, [sp, #220]
  44c3c0:	b	44c3cc <ASN1_generate_nconf@plt+0x2dacc>
  44c3c4:	mov	w8, wzr
  44c3c8:	str	w8, [sp, #220]
  44c3cc:	ldr	w8, [sp, #220]
  44c3d0:	stur	w8, [x29, #-116]
  44c3d4:	ldur	x0, [x29, #-8]
  44c3d8:	ldur	w2, [x29, #-116]
  44c3dc:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44c3e0:	add	x1, x1, #0xfe8
  44c3e4:	bl	4196e0 <BIO_printf@plt>
  44c3e8:	ldur	w8, [x29, #-116]
  44c3ec:	cmp	w8, #0x0
  44c3f0:	cset	w8, le
  44c3f4:	tbnz	w8, #0, 44c4c0 <ASN1_generate_nconf@plt+0x2dbc0>
  44c3f8:	ldur	x0, [x29, #-96]
  44c3fc:	bl	41b830 <SSL_CTX_get0_ctlog_store@plt>
  44c400:	stur	x0, [x29, #-128]
  44c404:	ldur	x0, [x29, #-8]
  44c408:	ldur	x1, [x29, #-192]
  44c40c:	bl	4196e0 <BIO_printf@plt>
  44c410:	stur	wzr, [x29, #-52]
  44c414:	ldur	w8, [x29, #-52]
  44c418:	ldur	w9, [x29, #-116]
  44c41c:	cmp	w8, w9
  44c420:	b.ge	44c4b4 <ASN1_generate_nconf@plt+0x2dbb4>  // b.tcont
  44c424:	ldur	x0, [x29, #-112]
  44c428:	ldur	w1, [x29, #-52]
  44c42c:	bl	44d2cc <ASN1_generate_nconf@plt+0x2e9cc>
  44c430:	stur	x0, [x29, #-136]
  44c434:	ldur	x0, [x29, #-8]
  44c438:	ldur	x8, [x29, #-136]
  44c43c:	str	x0, [sp, #208]
  44c440:	mov	x0, x8
  44c444:	bl	419b50 <SCT_validation_status_string@plt>
  44c448:	ldr	x8, [sp, #208]
  44c44c:	str	x0, [sp, #200]
  44c450:	mov	x0, x8
  44c454:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44c458:	add	x1, x1, #0xfff
  44c45c:	ldr	x2, [sp, #200]
  44c460:	bl	4196e0 <BIO_printf@plt>
  44c464:	ldur	x8, [x29, #-136]
  44c468:	ldur	x1, [x29, #-8]
  44c46c:	ldur	x3, [x29, #-128]
  44c470:	mov	x0, x8
  44c474:	mov	w9, wzr
  44c478:	mov	w2, w9
  44c47c:	bl	41d490 <SCT_print@plt>
  44c480:	ldur	w9, [x29, #-52]
  44c484:	ldur	w10, [x29, #-116]
  44c488:	subs	w10, w10, #0x1
  44c48c:	cmp	w9, w10
  44c490:	b.ge	44c4a4 <ASN1_generate_nconf@plt+0x2dba4>  // b.tcont
  44c494:	ldur	x0, [x29, #-8]
  44c498:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c49c:	add	x1, x1, #0x1a
  44c4a0:	bl	4196e0 <BIO_printf@plt>
  44c4a4:	ldur	w8, [x29, #-52]
  44c4a8:	add	w8, w8, #0x1
  44c4ac:	stur	w8, [x29, #-52]
  44c4b0:	b	44c414 <ASN1_generate_nconf@plt+0x2db14>
  44c4b4:	ldur	x0, [x29, #-8]
  44c4b8:	ldur	x1, [x29, #-200]
  44c4bc:	bl	4196e0 <BIO_printf@plt>
  44c4c0:	ldur	x0, [x29, #-8]
  44c4c4:	ldur	x8, [x29, #-16]
  44c4c8:	str	x0, [sp, #192]
  44c4cc:	mov	x0, x8
  44c4d0:	bl	419810 <SSL_get_rbio@plt>
  44c4d4:	bl	41c6b0 <BIO_number_read@plt>
  44c4d8:	ldur	x8, [x29, #-16]
  44c4dc:	str	x0, [sp, #184]
  44c4e0:	mov	x0, x8
  44c4e4:	bl	41c120 <SSL_get_wbio@plt>
  44c4e8:	bl	41a230 <BIO_number_written@plt>
  44c4ec:	ldr	x8, [sp, #192]
  44c4f0:	str	x0, [sp, #176]
  44c4f4:	mov	x0, x8
  44c4f8:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c4fc:	add	x1, x1, #0x20
  44c500:	ldr	x2, [sp, #184]
  44c504:	ldr	x3, [sp, #176]
  44c508:	bl	4196e0 <BIO_printf@plt>
  44c50c:	ldur	x0, [x29, #-16]
  44c510:	ldur	x1, [x29, #-8]
  44c514:	bl	474e18 <ASN1_generate_nconf@plt+0x56518>
  44c518:	ldur	x0, [x29, #-8]
  44c51c:	ldur	x8, [x29, #-16]
  44c520:	str	x0, [sp, #168]
  44c524:	mov	x0, x8
  44c528:	bl	41a7e0 <SSL_session_reused@plt>
  44c52c:	adrp	x8, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c530:	add	x8, x8, #0x69
  44c534:	adrp	x9, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c538:	add	x9, x9, #0x5c
  44c53c:	cmp	w0, #0x0
  44c540:	csel	x1, x9, x8, ne  // ne = any
  44c544:	ldr	x0, [sp, #168]
  44c548:	bl	4196e0 <BIO_printf@plt>
  44c54c:	ldur	x8, [x29, #-16]
  44c550:	mov	x0, x8
  44c554:	bl	41a000 <SSL_get_current_cipher@plt>
  44c558:	stur	x0, [x29, #-48]
  44c55c:	ldur	x0, [x29, #-8]
  44c560:	ldur	x8, [x29, #-48]
  44c564:	str	x0, [sp, #160]
  44c568:	mov	x0, x8
  44c56c:	bl	419c60 <SSL_CIPHER_get_version@plt>
  44c570:	ldur	x8, [x29, #-48]
  44c574:	str	x0, [sp, #152]
  44c578:	mov	x0, x8
  44c57c:	bl	41aff0 <SSL_CIPHER_get_name@plt>
  44c580:	ldr	x8, [sp, #160]
  44c584:	str	x0, [sp, #144]
  44c588:	mov	x0, x8
  44c58c:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c590:	add	x1, x1, #0x73
  44c594:	ldr	x2, [sp, #152]
  44c598:	ldr	x3, [sp, #144]
  44c59c:	bl	4196e0 <BIO_printf@plt>
  44c5a0:	ldur	x8, [x29, #-32]
  44c5a4:	cbz	x8, 44c5e4 <ASN1_generate_nconf@plt+0x2dce4>
  44c5a8:	ldur	x0, [x29, #-32]
  44c5ac:	bl	41c9b0 <X509_get0_pubkey@plt>
  44c5b0:	stur	x0, [x29, #-144]
  44c5b4:	ldur	x0, [x29, #-8]
  44c5b8:	ldur	x8, [x29, #-144]
  44c5bc:	str	x0, [sp, #136]
  44c5c0:	mov	x0, x8
  44c5c4:	bl	419970 <EVP_PKEY_bits@plt>
  44c5c8:	ldr	x8, [sp, #136]
  44c5cc:	str	w0, [sp, #132]
  44c5d0:	mov	x0, x8
  44c5d4:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c5d8:	add	x1, x1, #0x85
  44c5dc:	ldr	w2, [sp, #132]
  44c5e0:	bl	4196e0 <BIO_printf@plt>
  44c5e4:	ldur	x0, [x29, #-8]
  44c5e8:	ldur	x8, [x29, #-16]
  44c5ec:	str	x0, [sp, #120]
  44c5f0:	mov	x0, x8
  44c5f4:	mov	w1, #0x4c                  	// #76
  44c5f8:	mov	x8, xzr
  44c5fc:	mov	x2, x8
  44c600:	mov	x3, x8
  44c604:	bl	41da70 <SSL_ctrl@plt>
  44c608:	adrp	x8, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c60c:	add	x8, x8, #0xc7
  44c610:	adrp	x9, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  44c614:	add	x9, x9, #0xec2
  44c618:	cmp	x0, #0x0
  44c61c:	csel	x2, x9, x8, ne  // ne = any
  44c620:	ldr	x0, [sp, #120]
  44c624:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c628:	add	x1, x1, #0xa2
  44c62c:	bl	4196e0 <BIO_printf@plt>
  44c630:	ldur	x8, [x29, #-16]
  44c634:	mov	x0, x8
  44c638:	bl	41be90 <SSL_get_current_compression@plt>
  44c63c:	stur	x0, [x29, #-72]
  44c640:	ldur	x0, [x29, #-16]
  44c644:	bl	41e2b0 <SSL_get_current_expansion@plt>
  44c648:	stur	x0, [x29, #-80]
  44c64c:	ldur	x0, [x29, #-8]
  44c650:	ldur	x8, [x29, #-72]
  44c654:	str	x0, [sp, #112]
  44c658:	cbz	x8, 44c66c <ASN1_generate_nconf@plt+0x2dd6c>
  44c65c:	ldur	x0, [x29, #-72]
  44c660:	bl	41bda0 <SSL_COMP_get_name@plt>
  44c664:	str	x0, [sp, #104]
  44c668:	b	44c678 <ASN1_generate_nconf@plt+0x2dd78>
  44c66c:	adrp	x8, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  44c670:	add	x8, x8, #0xd51
  44c674:	str	x8, [sp, #104]
  44c678:	ldr	x8, [sp, #104]
  44c67c:	ldr	x0, [sp, #112]
  44c680:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c684:	add	x1, x1, #0xcc
  44c688:	mov	x2, x8
  44c68c:	bl	4196e0 <BIO_printf@plt>
  44c690:	ldur	x8, [x29, #-8]
  44c694:	ldur	x9, [x29, #-80]
  44c698:	str	x8, [sp, #96]
  44c69c:	cbz	x9, 44c6b0 <ASN1_generate_nconf@plt+0x2ddb0>
  44c6a0:	ldur	x0, [x29, #-80]
  44c6a4:	bl	41bda0 <SSL_COMP_get_name@plt>
  44c6a8:	str	x0, [sp, #88]
  44c6ac:	b	44c6bc <ASN1_generate_nconf@plt+0x2ddbc>
  44c6b0:	adrp	x8, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  44c6b4:	add	x8, x8, #0xd51
  44c6b8:	str	x8, [sp, #88]
  44c6bc:	ldr	x8, [sp, #88]
  44c6c0:	ldr	x0, [sp, #96]
  44c6c4:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c6c8:	add	x1, x1, #0xdd
  44c6cc:	mov	x2, x8
  44c6d0:	bl	4196e0 <BIO_printf@plt>
  44c6d4:	ldur	x8, [x29, #-208]
  44c6d8:	ldr	w9, [x8, #16]
  44c6dc:	mov	w10, #0xffffffff            	// #-1
  44c6e0:	cmp	w9, w10
  44c6e4:	b.eq	44c738 <ASN1_generate_nconf@plt+0x2de38>  // b.none
  44c6e8:	ldur	x0, [x29, #-16]
  44c6ec:	sub	x1, x29, #0x98
  44c6f0:	sub	x2, x29, #0x9c
  44c6f4:	bl	41ae40 <SSL_get0_next_proto_negotiated@plt>
  44c6f8:	ldur	x0, [x29, #-8]
  44c6fc:	ldur	x8, [x29, #-208]
  44c700:	ldr	w2, [x8, #16]
  44c704:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c708:	add	x1, x1, #0xec
  44c70c:	bl	4196e0 <BIO_printf@plt>
  44c710:	ldur	x8, [x29, #-8]
  44c714:	ldur	x1, [x29, #-152]
  44c718:	ldur	w2, [x29, #-156]
  44c71c:	mov	x0, x8
  44c720:	bl	41cb40 <BIO_write@plt>
  44c724:	ldur	x8, [x29, #-8]
  44c728:	mov	x0, x8
  44c72c:	ldur	x1, [x29, #-200]
  44c730:	mov	w2, #0x1                   	// #1
  44c734:	bl	41cb40 <BIO_write@plt>
  44c738:	ldur	x0, [x29, #-16]
  44c73c:	sub	x1, x29, #0xa8
  44c740:	sub	x2, x29, #0xac
  44c744:	bl	41ab90 <SSL_get0_alpn_selected@plt>
  44c748:	ldur	w8, [x29, #-172]
  44c74c:	cmp	w8, #0x0
  44c750:	cset	w8, ls  // ls = plast
  44c754:	tbnz	w8, #0, 44c794 <ASN1_generate_nconf@plt+0x2de94>
  44c758:	ldur	x0, [x29, #-8]
  44c75c:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c760:	add	x1, x1, #0x101
  44c764:	bl	4196e0 <BIO_printf@plt>
  44c768:	ldur	x8, [x29, #-8]
  44c76c:	ldur	x1, [x29, #-168]
  44c770:	ldur	w2, [x29, #-172]
  44c774:	mov	x0, x8
  44c778:	bl	41cb40 <BIO_write@plt>
  44c77c:	ldur	x8, [x29, #-8]
  44c780:	mov	x0, x8
  44c784:	ldur	x1, [x29, #-200]
  44c788:	mov	w2, #0x1                   	// #1
  44c78c:	bl	41cb40 <BIO_write@plt>
  44c790:	b	44c7a4 <ASN1_generate_nconf@plt+0x2dea4>
  44c794:	ldur	x0, [x29, #-8]
  44c798:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c79c:	add	x1, x1, #0x111
  44c7a0:	bl	4196e0 <BIO_printf@plt>
  44c7a4:	ldur	x0, [x29, #-16]
  44c7a8:	bl	41cf00 <SSL_get_selected_srtp_profile@plt>
  44c7ac:	stur	x0, [x29, #-184]
  44c7b0:	ldur	x8, [x29, #-184]
  44c7b4:	cbz	x8, 44c7d0 <ASN1_generate_nconf@plt+0x2ded0>
  44c7b8:	ldur	x0, [x29, #-8]
  44c7bc:	ldur	x8, [x29, #-184]
  44c7c0:	ldr	x2, [x8]
  44c7c4:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c7c8:	add	x1, x1, #0x125
  44c7cc:	bl	4196e0 <BIO_printf@plt>
  44c7d0:	ldur	w8, [x29, #-56]
  44c7d4:	cbz	w8, 44c890 <ASN1_generate_nconf@plt+0x2df90>
  44c7d8:	ldur	x0, [x29, #-16]
  44c7dc:	bl	41c440 <SSL_get_early_data_status@plt>
  44c7e0:	str	w0, [sp, #84]
  44c7e4:	cbz	w0, 44c80c <ASN1_generate_nconf@plt+0x2df0c>
  44c7e8:	b	44c7ec <ASN1_generate_nconf@plt+0x2deec>
  44c7ec:	ldr	w8, [sp, #84]
  44c7f0:	cmp	w8, #0x1
  44c7f4:	b.eq	44c820 <ASN1_generate_nconf@plt+0x2df20>  // b.none
  44c7f8:	b	44c7fc <ASN1_generate_nconf@plt+0x2defc>
  44c7fc:	ldr	w8, [sp, #84]
  44c800:	cmp	w8, #0x2
  44c804:	b.eq	44c834 <ASN1_generate_nconf@plt+0x2df34>  // b.none
  44c808:	b	44c844 <ASN1_generate_nconf@plt+0x2df44>
  44c80c:	ldur	x0, [x29, #-8]
  44c810:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c814:	add	x1, x1, #0x14c
  44c818:	bl	4196e0 <BIO_printf@plt>
  44c81c:	b	44c844 <ASN1_generate_nconf@plt+0x2df44>
  44c820:	ldur	x0, [x29, #-8]
  44c824:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c828:	add	x1, x1, #0x165
  44c82c:	bl	4196e0 <BIO_printf@plt>
  44c830:	b	44c844 <ASN1_generate_nconf@plt+0x2df44>
  44c834:	ldur	x0, [x29, #-8]
  44c838:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c83c:	add	x1, x1, #0x17e
  44c840:	bl	4196e0 <BIO_printf@plt>
  44c844:	ldur	x0, [x29, #-16]
  44c848:	bl	41cf60 <SSL_get_verify_result@plt>
  44c84c:	stur	x0, [x29, #-64]
  44c850:	ldur	x0, [x29, #-8]
  44c854:	ldur	x2, [x29, #-64]
  44c858:	ldur	x8, [x29, #-64]
  44c85c:	str	x0, [sp, #72]
  44c860:	mov	x0, x8
  44c864:	str	x2, [sp, #64]
  44c868:	bl	41d590 <X509_verify_cert_error_string@plt>
  44c86c:	ldr	x8, [sp, #72]
  44c870:	str	x0, [sp, #56]
  44c874:	mov	x0, x8
  44c878:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c87c:	add	x1, x1, #0x197
  44c880:	ldr	x2, [sp, #64]
  44c884:	ldr	x3, [sp, #56]
  44c888:	bl	4196e0 <BIO_printf@plt>
  44c88c:	b	44c8b8 <ASN1_generate_nconf@plt+0x2dfb8>
  44c890:	ldur	x0, [x29, #-8]
  44c894:	ldur	x8, [x29, #-16]
  44c898:	str	x0, [sp, #48]
  44c89c:	mov	x0, x8
  44c8a0:	bl	41a5d0 <SSL_get_session@plt>
  44c8a4:	ldr	x8, [sp, #48]
  44c8a8:	str	x0, [sp, #40]
  44c8ac:	mov	x0, x8
  44c8b0:	ldr	x1, [sp, #40]
  44c8b4:	bl	41ada0 <SSL_SESSION_print@plt>
  44c8b8:	ldur	x0, [x29, #-16]
  44c8bc:	bl	41a5d0 <SSL_get_session@plt>
  44c8c0:	cbz	x0, 44ca28 <ASN1_generate_nconf@plt+0x2e128>
  44c8c4:	ldur	x8, [x29, #-216]
  44c8c8:	ldr	x9, [x8]
  44c8cc:	cbz	x9, 44ca28 <ASN1_generate_nconf@plt+0x2e128>
  44c8d0:	ldur	x0, [x29, #-8]
  44c8d4:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c8d8:	add	x1, x1, #0x1b5
  44c8dc:	bl	4196e0 <BIO_printf@plt>
  44c8e0:	ldur	x8, [x29, #-8]
  44c8e4:	ldur	x9, [x29, #-216]
  44c8e8:	ldr	x2, [x9]
  44c8ec:	mov	x0, x8
  44c8f0:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c8f4:	add	x1, x1, #0x1d0
  44c8f8:	bl	4196e0 <BIO_printf@plt>
  44c8fc:	ldur	x8, [x29, #-8]
  44c900:	ldur	x9, [x29, #-224]
  44c904:	ldr	w2, [x9]
  44c908:	mov	x0, x8
  44c90c:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c910:	add	x1, x1, #0x1e1
  44c914:	bl	4196e0 <BIO_printf@plt>
  44c918:	ldur	x8, [x29, #-224]
  44c91c:	ldr	w10, [x8]
  44c920:	mov	w0, w10
  44c924:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c928:	add	x1, x1, #0x1f7
  44c92c:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  44c930:	stur	x0, [x29, #-88]
  44c934:	ldur	x0, [x29, #-16]
  44c938:	ldur	x1, [x29, #-88]
  44c93c:	ldur	x8, [x29, #-224]
  44c940:	ldrsw	x2, [x8]
  44c944:	ldur	x9, [x29, #-216]
  44c948:	ldr	x3, [x9]
  44c94c:	ldr	x11, [x9]
  44c950:	str	x0, [sp, #32]
  44c954:	mov	x0, x11
  44c958:	str	x1, [sp, #24]
  44c95c:	str	x2, [sp, #16]
  44c960:	str	x3, [sp, #8]
  44c964:	bl	41e3c0 <strlen@plt>
  44c968:	ldr	x8, [sp, #32]
  44c96c:	str	x0, [sp]
  44c970:	mov	x0, x8
  44c974:	ldr	x1, [sp, #24]
  44c978:	ldr	x2, [sp, #16]
  44c97c:	ldr	x3, [sp, #8]
  44c980:	ldr	x4, [sp]
  44c984:	mov	x9, xzr
  44c988:	mov	x5, x9
  44c98c:	mov	x6, x9
  44c990:	mov	w10, wzr
  44c994:	mov	w7, w10
  44c998:	bl	41bf30 <SSL_export_keying_material@plt>
  44c99c:	cbnz	w0, 44c9b4 <ASN1_generate_nconf@plt+0x2e0b4>
  44c9a0:	ldur	x0, [x29, #-8]
  44c9a4:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c9a8:	add	x1, x1, #0x202
  44c9ac:	bl	4196e0 <BIO_printf@plt>
  44c9b0:	b	44ca14 <ASN1_generate_nconf@plt+0x2e114>
  44c9b4:	ldur	x0, [x29, #-8]
  44c9b8:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44c9bc:	add	x1, x1, #0x20d
  44c9c0:	bl	4196e0 <BIO_printf@plt>
  44c9c4:	stur	wzr, [x29, #-52]
  44c9c8:	ldur	w8, [x29, #-52]
  44c9cc:	ldur	x9, [x29, #-224]
  44c9d0:	ldr	w10, [x9]
  44c9d4:	cmp	w8, w10
  44c9d8:	b.ge	44ca08 <ASN1_generate_nconf@plt+0x2e108>  // b.tcont
  44c9dc:	ldur	x0, [x29, #-8]
  44c9e0:	ldur	x8, [x29, #-88]
  44c9e4:	ldursw	x9, [x29, #-52]
  44c9e8:	ldrb	w2, [x8, x9]
  44c9ec:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  44c9f0:	add	x1, x1, #0x409
  44c9f4:	bl	4196e0 <BIO_printf@plt>
  44c9f8:	ldur	w8, [x29, #-52]
  44c9fc:	add	w8, w8, #0x1
  44ca00:	stur	w8, [x29, #-52]
  44ca04:	b	44c9c8 <ASN1_generate_nconf@plt+0x2e0c8>
  44ca08:	ldur	x0, [x29, #-8]
  44ca0c:	ldur	x1, [x29, #-200]
  44ca10:	bl	4196e0 <BIO_printf@plt>
  44ca14:	ldur	x0, [x29, #-88]
  44ca18:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  44ca1c:	add	x1, x1, #0xd64
  44ca20:	mov	w2, #0xd21                 	// #3361
  44ca24:	bl	41b180 <CRYPTO_free@plt>
  44ca28:	ldur	x0, [x29, #-8]
  44ca2c:	ldur	x1, [x29, #-192]
  44ca30:	bl	4196e0 <BIO_printf@plt>
  44ca34:	ldur	x8, [x29, #-32]
  44ca38:	mov	x0, x8
  44ca3c:	bl	41e1e0 <X509_free@plt>
  44ca40:	ldur	x0, [x29, #-8]
  44ca44:	mov	w1, #0xb                   	// #11
  44ca48:	mov	x8, xzr
  44ca4c:	mov	x2, x8
  44ca50:	mov	x3, x8
  44ca54:	bl	41de30 <BIO_ctrl@plt>
  44ca58:	add	sp, sp, #0x210
  44ca5c:	ldr	x28, [sp, #16]
  44ca60:	ldp	x29, x30, [sp], #32
  44ca64:	ret
  44ca68:	sub	sp, sp, #0x20
  44ca6c:	stp	x29, x30, [sp, #16]
  44ca70:	add	x29, sp, #0x10
  44ca74:	str	x0, [sp, #8]
  44ca78:	ldr	x0, [sp, #8]
  44ca7c:	bl	41d330 <SSL_shutdown@plt>
  44ca80:	str	w0, [sp, #4]
  44ca84:	ldr	w8, [sp, #4]
  44ca88:	cmp	w8, #0x0
  44ca8c:	cset	w8, ge  // ge = tcont
  44ca90:	tbnz	w8, #0, 44cadc <ASN1_generate_nconf@plt+0x2e1dc>
  44ca94:	ldr	x0, [sp, #8]
  44ca98:	ldr	w1, [sp, #4]
  44ca9c:	bl	41e360 <SSL_get_error@plt>
  44caa0:	subs	w8, w0, #0x2
  44caa4:	cmp	w8, #0x1
  44caa8:	str	w0, [sp]
  44caac:	b.ls	44cad4 <ASN1_generate_nconf@plt+0x2e1d4>  // b.plast
  44cab0:	b	44cab4 <ASN1_generate_nconf@plt+0x2e1b4>
  44cab4:	ldr	w8, [sp]
  44cab8:	subs	w9, w8, #0x9
  44cabc:	mov	w10, #0x1                   	// #1
  44cac0:	cmp	w9, #0x1
  44cac4:	cset	w9, ls  // ls = plast
  44cac8:	eor	w9, w9, w10
  44cacc:	tbnz	w9, #0, 44cad8 <ASN1_generate_nconf@plt+0x2e1d8>
  44cad0:	b	44cad4 <ASN1_generate_nconf@plt+0x2e1d4>
  44cad4:	b	44cadc <ASN1_generate_nconf@plt+0x2e1dc>
  44cad8:	str	wzr, [sp, #4]
  44cadc:	ldr	w8, [sp, #4]
  44cae0:	cmp	w8, #0x0
  44cae4:	cset	w8, lt  // lt = tstop
  44cae8:	tbnz	w8, #0, 44ca78 <ASN1_generate_nconf@plt+0x2e178>
  44caec:	ldp	x29, x30, [sp, #16]
  44caf0:	add	sp, sp, #0x20
  44caf4:	ret
  44caf8:	sub	sp, sp, #0x20
  44cafc:	stp	x29, x30, [sp, #16]
  44cb00:	add	x29, sp, #0x10
  44cb04:	str	x0, [sp, #8]
  44cb08:	str	x1, [sp]
  44cb0c:	ldr	x0, [sp, #8]
  44cb10:	ldr	x1, [sp]
  44cb14:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  44cb18:	ldp	x29, x30, [sp, #16]
  44cb1c:	add	sp, sp, #0x20
  44cb20:	ret
  44cb24:	sub	sp, sp, #0x20
  44cb28:	stp	x29, x30, [sp, #16]
  44cb2c:	add	x29, sp, #0x10
  44cb30:	str	x0, [sp, #8]
  44cb34:	str	x1, [sp]
  44cb38:	ldr	x0, [sp, #8]
  44cb3c:	ldr	x1, [sp]
  44cb40:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  44cb44:	ldp	x29, x30, [sp, #16]
  44cb48:	add	sp, sp, #0x20
  44cb4c:	ret
  44cb50:	sub	sp, sp, #0x20
  44cb54:	stp	x29, x30, [sp, #16]
  44cb58:	add	x29, sp, #0x10
  44cb5c:	str	x0, [sp, #8]
  44cb60:	ldr	x0, [sp, #8]
  44cb64:	bl	41dd70 <OPENSSL_sk_free@plt>
  44cb68:	ldp	x29, x30, [sp, #16]
  44cb6c:	add	sp, sp, #0x20
  44cb70:	ret
  44cb74:	sub	sp, sp, #0x40
  44cb78:	stp	x29, x30, [sp, #48]
  44cb7c:	add	x29, sp, #0x30
  44cb80:	stur	x0, [x29, #-8]
  44cb84:	stur	x1, [x29, #-16]
  44cb88:	bl	41c550 <BN_CTX_new@plt>
  44cb8c:	str	x0, [sp, #24]
  44cb90:	bl	41c1e0 <BN_new@plt>
  44cb94:	str	x0, [sp, #16]
  44cb98:	bl	41c1e0 <BN_new@plt>
  44cb9c:	str	x0, [sp, #8]
  44cba0:	ldur	x8, [x29, #-16]
  44cba4:	mov	w9, #0x0                   	// #0
  44cba8:	str	w9, [sp]
  44cbac:	cbz	x8, 44ccc0 <ASN1_generate_nconf@plt+0x2e3c0>
  44cbb0:	ldur	x8, [x29, #-8]
  44cbb4:	mov	w9, #0x0                   	// #0
  44cbb8:	str	w9, [sp]
  44cbbc:	cbz	x8, 44ccc0 <ASN1_generate_nconf@plt+0x2e3c0>
  44cbc0:	ldr	x8, [sp, #24]
  44cbc4:	mov	w9, #0x0                   	// #0
  44cbc8:	str	w9, [sp]
  44cbcc:	cbz	x8, 44ccc0 <ASN1_generate_nconf@plt+0x2e3c0>
  44cbd0:	ldur	x0, [x29, #-8]
  44cbd4:	bl	419b90 <BN_is_odd@plt>
  44cbd8:	mov	w8, #0x0                   	// #0
  44cbdc:	str	w8, [sp]
  44cbe0:	cbz	w0, 44ccc0 <ASN1_generate_nconf@plt+0x2e3c0>
  44cbe4:	ldur	x0, [x29, #-8]
  44cbe8:	ldr	x2, [sp, #24]
  44cbec:	mov	w1, #0x40                  	// #64
  44cbf0:	mov	x8, xzr
  44cbf4:	mov	x3, x8
  44cbf8:	bl	41ba30 <BN_is_prime_ex@plt>
  44cbfc:	mov	w9, #0x0                   	// #0
  44cc00:	cmp	w0, #0x1
  44cc04:	str	w9, [sp]
  44cc08:	b.ne	44ccc0 <ASN1_generate_nconf@plt+0x2e3c0>  // b.any
  44cc0c:	ldr	x8, [sp, #16]
  44cc10:	mov	w9, #0x0                   	// #0
  44cc14:	str	w9, [sp]
  44cc18:	cbz	x8, 44ccc0 <ASN1_generate_nconf@plt+0x2e3c0>
  44cc1c:	ldr	x0, [sp, #16]
  44cc20:	ldur	x1, [x29, #-8]
  44cc24:	bl	41dd80 <BN_rshift1@plt>
  44cc28:	mov	w8, #0x0                   	// #0
  44cc2c:	str	w8, [sp]
  44cc30:	cbz	w0, 44ccc0 <ASN1_generate_nconf@plt+0x2e3c0>
  44cc34:	ldr	x0, [sp, #16]
  44cc38:	ldr	x2, [sp, #24]
  44cc3c:	mov	w1, #0x40                  	// #64
  44cc40:	mov	x8, xzr
  44cc44:	mov	x3, x8
  44cc48:	bl	41ba30 <BN_is_prime_ex@plt>
  44cc4c:	mov	w9, #0x0                   	// #0
  44cc50:	cmp	w0, #0x1
  44cc54:	str	w9, [sp]
  44cc58:	b.ne	44ccc0 <ASN1_generate_nconf@plt+0x2e3c0>  // b.any
  44cc5c:	ldr	x8, [sp, #8]
  44cc60:	mov	w9, #0x0                   	// #0
  44cc64:	str	w9, [sp]
  44cc68:	cbz	x8, 44ccc0 <ASN1_generate_nconf@plt+0x2e3c0>
  44cc6c:	ldr	x0, [sp, #8]
  44cc70:	ldur	x1, [x29, #-16]
  44cc74:	ldr	x2, [sp, #16]
  44cc78:	ldur	x3, [x29, #-8]
  44cc7c:	ldr	x4, [sp, #24]
  44cc80:	bl	41dcf0 <BN_mod_exp@plt>
  44cc84:	mov	w8, #0x0                   	// #0
  44cc88:	str	w8, [sp]
  44cc8c:	cbz	w0, 44ccc0 <ASN1_generate_nconf@plt+0x2e3c0>
  44cc90:	ldr	x0, [sp, #8]
  44cc94:	mov	x1, #0x1                   	// #1
  44cc98:	bl	41b200 <BN_add_word@plt>
  44cc9c:	mov	w8, #0x0                   	// #0
  44cca0:	str	w8, [sp]
  44cca4:	cbz	w0, 44ccc0 <ASN1_generate_nconf@plt+0x2e3c0>
  44cca8:	ldr	x0, [sp, #8]
  44ccac:	ldur	x1, [x29, #-8]
  44ccb0:	bl	41b120 <BN_cmp@plt>
  44ccb4:	cmp	w0, #0x0
  44ccb8:	cset	w8, eq  // eq = none
  44ccbc:	str	w8, [sp]
  44ccc0:	ldr	w8, [sp]
  44ccc4:	and	w8, w8, #0x1
  44ccc8:	str	w8, [sp, #4]
  44cccc:	ldr	x0, [sp, #8]
  44ccd0:	bl	41e800 <BN_free@plt>
  44ccd4:	ldr	x0, [sp, #16]
  44ccd8:	bl	41e800 <BN_free@plt>
  44ccdc:	ldr	x0, [sp, #24]
  44cce0:	bl	419c70 <BN_CTX_free@plt>
  44cce4:	ldr	w0, [sp, #4]
  44cce8:	ldp	x29, x30, [sp, #48]
  44ccec:	add	sp, sp, #0x40
  44ccf0:	ret
  44ccf4:	sub	sp, sp, #0x20
  44ccf8:	stp	x29, x30, [sp, #16]
  44ccfc:	add	x29, sp, #0x10
  44cd00:	str	x0, [sp, #8]
  44cd04:	ldr	x0, [sp, #8]
  44cd08:	bl	41df60 <OPENSSL_sk_num@plt>
  44cd0c:	ldp	x29, x30, [sp, #16]
  44cd10:	add	sp, sp, #0x20
  44cd14:	ret
  44cd18:	sub	sp, sp, #0x20
  44cd1c:	stp	x29, x30, [sp, #16]
  44cd20:	add	x29, sp, #0x10
  44cd24:	str	x0, [sp, #8]
  44cd28:	str	w1, [sp, #4]
  44cd2c:	ldr	x0, [sp, #8]
  44cd30:	ldr	w1, [sp, #4]
  44cd34:	bl	4195d0 <OPENSSL_sk_value@plt>
  44cd38:	ldp	x29, x30, [sp, #16]
  44cd3c:	add	sp, sp, #0x20
  44cd40:	ret
  44cd44:	sub	sp, sp, #0x60
  44cd48:	stp	x29, x30, [sp, #80]
  44cd4c:	add	x29, sp, #0x50
  44cd50:	adrp	x8, 4aa000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3780>
  44cd54:	add	x8, x8, #0xf88
  44cd58:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44cd5c:	add	x9, x9, #0xc0
  44cd60:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44cd64:	add	x10, x10, #0xa40
  44cd68:	stur	x0, [x29, #-16]
  44cd6c:	stur	x1, [x29, #-24]
  44cd70:	ldur	x11, [x29, #-24]
  44cd74:	str	x11, [sp, #32]
  44cd78:	str	xzr, [sp, #24]
  44cd7c:	stur	x8, [x29, #-32]
  44cd80:	str	x9, [sp, #16]
  44cd84:	str	x10, [sp, #8]
  44cd88:	ldur	x8, [x29, #-32]
  44cd8c:	ldr	x8, [x8]
  44cd90:	cbz	x8, 44cdfc <ASN1_generate_nconf@plt+0x2e4fc>
  44cd94:	ldur	x8, [x29, #-32]
  44cd98:	ldr	x8, [x8, #16]
  44cd9c:	ldur	x9, [x29, #-32]
  44cda0:	ldr	x1, [x9]
  44cda4:	add	x0, sp, #0x20
  44cda8:	blr	x8
  44cdac:	str	x0, [sp, #24]
  44cdb0:	cmp	x0, #0x0
  44cdb4:	cset	w10, gt
  44cdb8:	tbnz	w10, #0, 44cdec <ASN1_generate_nconf@plt+0x2e4ec>
  44cdbc:	ldr	x8, [sp, #16]
  44cdc0:	ldr	x0, [x8]
  44cdc4:	ldr	x9, [sp, #8]
  44cdc8:	ldr	x2, [x9]
  44cdcc:	ldur	x10, [x29, #-32]
  44cdd0:	ldr	x3, [x10, #8]
  44cdd4:	ldur	x4, [x29, #-24]
  44cdd8:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44cddc:	add	x1, x1, #0xf0d
  44cde0:	bl	4196e0 <BIO_printf@plt>
  44cde4:	stur	wzr, [x29, #-4]
  44cde8:	b	44cee0 <ASN1_generate_nconf@plt+0x2e5e0>
  44cdec:	ldur	x8, [x29, #-32]
  44cdf0:	add	x8, x8, #0x18
  44cdf4:	stur	x8, [x29, #-32]
  44cdf8:	b	44cd88 <ASN1_generate_nconf@plt+0x2e488>
  44cdfc:	ldur	x0, [x29, #-16]
  44ce00:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44ce04:	add	x8, x8, #0xa90
  44ce08:	ldrb	w1, [x8]
  44ce0c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44ce10:	add	x8, x8, #0xa91
  44ce14:	ldrb	w2, [x8]
  44ce18:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44ce1c:	add	x8, x8, #0xa92
  44ce20:	ldrb	w3, [x8]
  44ce24:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44ce28:	add	x8, x8, #0xa98
  44ce2c:	ldr	x4, [x8]
  44ce30:	ldr	x5, [sp, #24]
  44ce34:	str	x8, [sp]
  44ce38:	bl	41a5e0 <SSL_dane_tlsa_add@plt>
  44ce3c:	stur	w0, [x29, #-36]
  44ce40:	ldr	x8, [sp]
  44ce44:	ldr	x0, [x8]
  44ce48:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  44ce4c:	add	x1, x1, #0xd64
  44ce50:	mov	w2, #0x216                 	// #534
  44ce54:	bl	41b180 <CRYPTO_free@plt>
  44ce58:	ldur	w9, [x29, #-36]
  44ce5c:	cbnz	w9, 44ce94 <ASN1_generate_nconf@plt+0x2e594>
  44ce60:	ldr	x8, [sp, #16]
  44ce64:	ldr	x0, [x8]
  44ce68:	bl	41e780 <ERR_print_errors@plt>
  44ce6c:	ldr	x8, [sp, #16]
  44ce70:	ldr	x0, [x8]
  44ce74:	ldr	x9, [sp, #8]
  44ce78:	ldr	x2, [x9]
  44ce7c:	ldur	x3, [x29, #-24]
  44ce80:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44ce84:	add	x1, x1, #0xf34
  44ce88:	bl	4196e0 <BIO_printf@plt>
  44ce8c:	stur	wzr, [x29, #-4]
  44ce90:	b	44cee0 <ASN1_generate_nconf@plt+0x2e5e0>
  44ce94:	ldur	w8, [x29, #-36]
  44ce98:	cmp	w8, #0x0
  44ce9c:	cset	w8, ge  // ge = tcont
  44cea0:	tbnz	w8, #0, 44ced8 <ASN1_generate_nconf@plt+0x2e5d8>
  44cea4:	ldr	x8, [sp, #16]
  44cea8:	ldr	x0, [x8]
  44ceac:	bl	41e780 <ERR_print_errors@plt>
  44ceb0:	ldr	x8, [sp, #16]
  44ceb4:	ldr	x0, [x8]
  44ceb8:	ldr	x9, [sp, #8]
  44cebc:	ldr	x2, [x9]
  44cec0:	ldur	x3, [x29, #-24]
  44cec4:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44cec8:	add	x1, x1, #0xf5b
  44cecc:	bl	4196e0 <BIO_printf@plt>
  44ced0:	stur	wzr, [x29, #-4]
  44ced4:	b	44cee0 <ASN1_generate_nconf@plt+0x2e5e0>
  44ced8:	ldur	w8, [x29, #-36]
  44cedc:	stur	w8, [x29, #-4]
  44cee0:	ldur	w0, [x29, #-4]
  44cee4:	ldp	x29, x30, [sp, #80]
  44cee8:	add	sp, sp, #0x60
  44ceec:	ret
  44cef0:	sub	sp, sp, #0x60
  44cef4:	stp	x29, x30, [sp, #80]
  44cef8:	add	x29, sp, #0x50
  44cefc:	mov	w2, #0xa                   	// #10
  44cf00:	mov	x8, #0x8000000000000000    	// #-9223372036854775808
  44cf04:	add	x9, sp, #0x20
  44cf08:	stur	x0, [x29, #-16]
  44cf0c:	stur	x1, [x29, #-24]
  44cf10:	ldur	x10, [x29, #-24]
  44cf14:	stur	x10, [x29, #-32]
  44cf18:	ldur	x10, [x29, #-16]
  44cf1c:	ldr	x10, [x10]
  44cf20:	str	x10, [sp, #40]
  44cf24:	str	w2, [sp, #16]
  44cf28:	str	x8, [sp, #8]
  44cf2c:	str	x9, [sp]
  44cf30:	bl	44d1d0 <ASN1_generate_nconf@plt+0x2e8d0>
  44cf34:	ldr	x0, [sp, #40]
  44cf38:	ldr	x1, [sp]
  44cf3c:	ldr	w2, [sp, #16]
  44cf40:	bl	41d270 <strtol@plt>
  44cf44:	str	x0, [sp, #24]
  44cf48:	bl	44d20c <ASN1_generate_nconf@plt+0x2e90c>
  44cf4c:	str	w0, [sp, #20]
  44cf50:	ldr	x8, [sp, #24]
  44cf54:	ldr	x9, [sp, #8]
  44cf58:	cmp	x8, x9
  44cf5c:	b.eq	44cf70 <ASN1_generate_nconf@plt+0x2e670>  // b.none
  44cf60:	ldr	x8, [sp, #24]
  44cf64:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  44cf68:	cmp	x8, x9
  44cf6c:	b.ne	44cf7c <ASN1_generate_nconf@plt+0x2e67c>  // b.any
  44cf70:	ldr	w8, [sp, #20]
  44cf74:	cmp	w8, #0x22
  44cf78:	b.eq	44cfc8 <ASN1_generate_nconf@plt+0x2e6c8>  // b.none
  44cf7c:	ldr	x8, [sp, #32]
  44cf80:	ldr	x9, [sp, #40]
  44cf84:	cmp	x8, x9
  44cf88:	b.eq	44cfc8 <ASN1_generate_nconf@plt+0x2e6c8>  // b.none
  44cf8c:	bl	41a870 <__ctype_b_loc@plt>
  44cf90:	ldr	x8, [x0]
  44cf94:	ldr	x9, [sp, #32]
  44cf98:	ldrb	w10, [x9]
  44cf9c:	ldrh	w10, [x8, w10, sxtw #1]
  44cfa0:	and	w10, w10, #0x2000
  44cfa4:	cbz	w10, 44cfc8 <ASN1_generate_nconf@plt+0x2e6c8>
  44cfa8:	ldr	x8, [sp, #24]
  44cfac:	ldr	x9, [sp, #24]
  44cfb0:	mov	w10, w9
  44cfb4:	ldur	x11, [x29, #-32]
  44cfb8:	strb	w10, [x11]
  44cfbc:	and	x9, x9, #0xff
  44cfc0:	cmp	x8, x9
  44cfc4:	b.eq	44cfd4 <ASN1_generate_nconf@plt+0x2e6d4>  // b.none
  44cfc8:	mov	x8, #0xffffffffffffffff    	// #-1
  44cfcc:	stur	x8, [x29, #-8]
  44cfd0:	b	44d01c <ASN1_generate_nconf@plt+0x2e71c>
  44cfd4:	ldr	x8, [sp, #32]
  44cfd8:	str	x8, [sp, #40]
  44cfdc:	bl	41a870 <__ctype_b_loc@plt>
  44cfe0:	ldr	x8, [x0]
  44cfe4:	ldr	x9, [sp, #40]
  44cfe8:	ldrb	w10, [x9]
  44cfec:	ldrh	w10, [x8, w10, sxtw #1]
  44cff0:	and	w10, w10, #0x2000
  44cff4:	cbz	w10, 44d008 <ASN1_generate_nconf@plt+0x2e708>
  44cff8:	ldr	x8, [sp, #40]
  44cffc:	add	x8, x8, #0x1
  44d000:	str	x8, [sp, #40]
  44d004:	b	44cfdc <ASN1_generate_nconf@plt+0x2e6dc>
  44d008:	ldr	x8, [sp, #40]
  44d00c:	ldur	x9, [x29, #-16]
  44d010:	str	x8, [x9]
  44d014:	mov	x8, #0x1                   	// #1
  44d018:	stur	x8, [x29, #-8]
  44d01c:	ldur	x0, [x29, #-8]
  44d020:	ldp	x29, x30, [sp, #80]
  44d024:	add	sp, sp, #0x60
  44d028:	ret
  44d02c:	sub	sp, sp, #0x70
  44d030:	stp	x29, x30, [sp, #96]
  44d034:	add	x29, sp, #0x60
  44d038:	mov	x8, #0x2                   	// #2
  44d03c:	adrp	x9, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44d040:	add	x9, x9, #0xf87
  44d044:	stur	x0, [x29, #-16]
  44d048:	stur	x1, [x29, #-24]
  44d04c:	ldur	x10, [x29, #-24]
  44d050:	stur	x10, [x29, #-32]
  44d054:	ldur	x10, [x29, #-16]
  44d058:	ldr	x10, [x10]
  44d05c:	stur	x10, [x29, #-40]
  44d060:	ldur	x0, [x29, #-40]
  44d064:	str	x8, [sp, #16]
  44d068:	str	x9, [sp, #8]
  44d06c:	bl	41e3c0 <strlen@plt>
  44d070:	ldr	x8, [sp, #16]
  44d074:	udiv	x9, x0, x8
  44d078:	mov	w0, w9
  44d07c:	ldr	x1, [sp, #8]
  44d080:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  44d084:	str	x0, [sp, #48]
  44d088:	ldr	x8, [sp, #48]
  44d08c:	str	x8, [sp, #40]
  44d090:	str	wzr, [sp, #32]
  44d094:	ldr	x8, [sp, #48]
  44d098:	cbnz	x8, 44d0a8 <ASN1_generate_nconf@plt+0x2e7a8>
  44d09c:	mov	x8, #0xffffffffffffffff    	// #-1
  44d0a0:	stur	x8, [x29, #-8]
  44d0a4:	b	44d1c0 <ASN1_generate_nconf@plt+0x2e8c0>
  44d0a8:	mov	w8, #0x0                   	// #0
  44d0ac:	strb	w8, [sp, #39]
  44d0b0:	ldur	x8, [x29, #-40]
  44d0b4:	ldrb	w9, [x8]
  44d0b8:	cbz	w9, 44d178 <ASN1_generate_nconf@plt+0x2e878>
  44d0bc:	bl	41a870 <__ctype_b_loc@plt>
  44d0c0:	ldr	x8, [x0]
  44d0c4:	ldur	x9, [x29, #-40]
  44d0c8:	ldrb	w10, [x9]
  44d0cc:	ldrh	w10, [x8, w10, sxtw #1]
  44d0d0:	and	w10, w10, #0x2000
  44d0d4:	cbz	w10, 44d0dc <ASN1_generate_nconf@plt+0x2e7dc>
  44d0d8:	b	44d168 <ASN1_generate_nconf@plt+0x2e868>
  44d0dc:	ldur	x8, [x29, #-40]
  44d0e0:	ldrb	w0, [x8]
  44d0e4:	bl	41d7b0 <OPENSSL_hexchar2int@plt>
  44d0e8:	str	w0, [sp, #28]
  44d0ec:	ldr	w9, [sp, #28]
  44d0f0:	cmp	w9, #0x0
  44d0f4:	cset	w9, ge  // ge = tcont
  44d0f8:	tbnz	w9, #0, 44d118 <ASN1_generate_nconf@plt+0x2e818>
  44d0fc:	ldr	x0, [sp, #48]
  44d100:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  44d104:	add	x1, x1, #0xd64
  44d108:	mov	w2, #0x1c3                 	// #451
  44d10c:	bl	41b180 <CRYPTO_free@plt>
  44d110:	stur	xzr, [x29, #-8]
  44d114:	b	44d1c0 <ASN1_generate_nconf@plt+0x2e8c0>
  44d118:	ldr	w8, [sp, #28]
  44d11c:	and	w8, w8, #0xff
  44d120:	ldrb	w9, [sp, #39]
  44d124:	orr	w8, w9, w8
  44d128:	strb	w8, [sp, #39]
  44d12c:	ldr	w8, [sp, #32]
  44d130:	eor	w8, w8, #0x1
  44d134:	str	w8, [sp, #32]
  44d138:	cbnz	w8, 44d15c <ASN1_generate_nconf@plt+0x2e85c>
  44d13c:	ldrb	w8, [sp, #39]
  44d140:	ldr	x9, [sp, #40]
  44d144:	add	x10, x9, #0x1
  44d148:	str	x10, [sp, #40]
  44d14c:	strb	w8, [x9]
  44d150:	mov	w8, #0x0                   	// #0
  44d154:	strb	w8, [sp, #39]
  44d158:	b	44d168 <ASN1_generate_nconf@plt+0x2e868>
  44d15c:	ldrb	w8, [sp, #39]
  44d160:	lsl	w8, w8, #4
  44d164:	strb	w8, [sp, #39]
  44d168:	ldur	x8, [x29, #-40]
  44d16c:	add	x8, x8, #0x1
  44d170:	stur	x8, [x29, #-40]
  44d174:	b	44d0b0 <ASN1_generate_nconf@plt+0x2e7b0>
  44d178:	ldr	w8, [sp, #32]
  44d17c:	cbz	w8, 44d19c <ASN1_generate_nconf@plt+0x2e89c>
  44d180:	ldr	x0, [sp, #48]
  44d184:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  44d188:	add	x1, x1, #0xd64
  44d18c:	mov	w2, #0x1cf                 	// #463
  44d190:	bl	41b180 <CRYPTO_free@plt>
  44d194:	stur	xzr, [x29, #-8]
  44d198:	b	44d1c0 <ASN1_generate_nconf@plt+0x2e8c0>
  44d19c:	ldur	x8, [x29, #-40]
  44d1a0:	ldur	x9, [x29, #-16]
  44d1a4:	str	x8, [x9]
  44d1a8:	ldr	x8, [sp, #40]
  44d1ac:	ldr	x9, [sp, #48]
  44d1b0:	ldur	x10, [x29, #-32]
  44d1b4:	str	x9, [x10]
  44d1b8:	subs	x8, x8, x9
  44d1bc:	stur	x8, [x29, #-8]
  44d1c0:	ldur	x0, [x29, #-8]
  44d1c4:	ldp	x29, x30, [sp, #96]
  44d1c8:	add	sp, sp, #0x70
  44d1cc:	ret
  44d1d0:	sub	sp, sp, #0x20
  44d1d4:	stp	x29, x30, [sp, #16]
  44d1d8:	add	x29, sp, #0x10
  44d1dc:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44d1e0:	add	x8, x8, #0xaa0
  44d1e4:	str	x8, [sp, #8]
  44d1e8:	bl	41bc50 <__errno_location@plt>
  44d1ec:	ldr	w9, [x0]
  44d1f0:	ldr	x8, [sp, #8]
  44d1f4:	str	w9, [x8]
  44d1f8:	bl	41bc50 <__errno_location@plt>
  44d1fc:	str	wzr, [x0]
  44d200:	ldp	x29, x30, [sp, #16]
  44d204:	add	sp, sp, #0x20
  44d208:	ret
  44d20c:	sub	sp, sp, #0x30
  44d210:	stp	x29, x30, [sp, #32]
  44d214:	add	x29, sp, #0x20
  44d218:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44d21c:	add	x8, x8, #0xaa0
  44d220:	str	x8, [sp, #16]
  44d224:	bl	41bc50 <__errno_location@plt>
  44d228:	ldr	w9, [x0]
  44d22c:	stur	w9, [x29, #-4]
  44d230:	ldr	x8, [sp, #16]
  44d234:	ldr	w9, [x8]
  44d238:	str	w9, [sp, #12]
  44d23c:	bl	41bc50 <__errno_location@plt>
  44d240:	ldr	w9, [sp, #12]
  44d244:	str	w9, [x0]
  44d248:	ldur	w0, [x29, #-4]
  44d24c:	ldp	x29, x30, [sp, #32]
  44d250:	add	sp, sp, #0x30
  44d254:	ret
  44d258:	sub	sp, sp, #0x20
  44d25c:	stp	x29, x30, [sp, #16]
  44d260:	add	x29, sp, #0x10
  44d264:	str	x0, [sp, #8]
  44d268:	ldr	x0, [sp, #8]
  44d26c:	bl	41df60 <OPENSSL_sk_num@plt>
  44d270:	ldp	x29, x30, [sp, #16]
  44d274:	add	sp, sp, #0x20
  44d278:	ret
  44d27c:	sub	sp, sp, #0x20
  44d280:	stp	x29, x30, [sp, #16]
  44d284:	add	x29, sp, #0x10
  44d288:	str	x0, [sp, #8]
  44d28c:	str	w1, [sp, #4]
  44d290:	ldr	x0, [sp, #8]
  44d294:	ldr	w1, [sp, #4]
  44d298:	bl	4195d0 <OPENSSL_sk_value@plt>
  44d29c:	ldp	x29, x30, [sp, #16]
  44d2a0:	add	sp, sp, #0x20
  44d2a4:	ret
  44d2a8:	sub	sp, sp, #0x20
  44d2ac:	stp	x29, x30, [sp, #16]
  44d2b0:	add	x29, sp, #0x10
  44d2b4:	str	x0, [sp, #8]
  44d2b8:	ldr	x0, [sp, #8]
  44d2bc:	bl	41df60 <OPENSSL_sk_num@plt>
  44d2c0:	ldp	x29, x30, [sp, #16]
  44d2c4:	add	sp, sp, #0x20
  44d2c8:	ret
  44d2cc:	sub	sp, sp, #0x20
  44d2d0:	stp	x29, x30, [sp, #16]
  44d2d4:	add	x29, sp, #0x10
  44d2d8:	str	x0, [sp, #8]
  44d2dc:	str	w1, [sp, #4]
  44d2e0:	ldr	x0, [sp, #8]
  44d2e4:	ldr	w1, [sp, #4]
  44d2e8:	bl	4195d0 <OPENSSL_sk_value@plt>
  44d2ec:	ldp	x29, x30, [sp, #16]
  44d2f0:	add	sp, sp, #0x20
  44d2f4:	ret
  44d2f8:	stp	x29, x30, [sp, #-96]!
  44d2fc:	stp	x28, x27, [sp, #16]
  44d300:	stp	x26, x25, [sp, #32]
  44d304:	stp	x24, x23, [sp, #48]
  44d308:	stp	x22, x21, [sp, #64]
  44d30c:	stp	x20, x19, [sp, #80]
  44d310:	mov	x29, sp
  44d314:	sub	sp, sp, #0x4a0
  44d318:	mov	x8, xzr
  44d31c:	mov	w9, #0x1                   	// #1
  44d320:	mov	w10, #0x8005                	// #32773
  44d324:	mov	w11, #0xffffffff            	// #-1
  44d328:	adrp	x12, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  44d32c:	add	x12, x12, #0x30b
  44d330:	adrp	x13, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44d334:	add	x13, x13, #0xaa
  44d338:	mov	w2, #0x3f1                 	// #1009
  44d33c:	adrp	x14, 48b000 <ASN1_generate_nconf@plt+0x6c700>
  44d340:	add	x14, x14, #0x400
  44d344:	adrp	x15, 48b000 <ASN1_generate_nconf@plt+0x6c700>
  44d348:	add	x15, x15, #0x564
  44d34c:	adrp	x16, 48b000 <ASN1_generate_nconf@plt+0x6c700>
  44d350:	add	x16, x16, #0x912
  44d354:	adrp	x17, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44d358:	add	x17, x17, #0xab0
  44d35c:	adrp	x18, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44d360:	add	x18, x18, #0xab8
  44d364:	adrp	x3, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44d368:	add	x3, x3, #0xac0
  44d36c:	adrp	x4, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44d370:	add	x4, x4, #0xac8
  44d374:	adrp	x5, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44d378:	add	x5, x5, #0xad0
  44d37c:	adrp	x6, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44d380:	add	x6, x6, #0xad4
  44d384:	adrp	x7, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44d388:	add	x7, x7, #0xad8
  44d38c:	adrp	x19, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44d390:	add	x19, x19, #0xae0
  44d394:	adrp	x20, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44d398:	add	x20, x20, #0xae8
  44d39c:	adrp	x21, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44d3a0:	add	x21, x21, #0xaec
  44d3a4:	adrp	x22, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44d3a8:	add	x22, x22, #0xaf0
  44d3ac:	adrp	x23, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44d3b0:	add	x23, x23, #0xaf4
  44d3b4:	adrp	x24, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44d3b8:	add	x24, x24, #0xaf8
  44d3bc:	adrp	x25, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44d3c0:	add	x25, x25, #0xc0
  44d3c4:	adrp	x26, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44d3c8:	add	x26, x26, #0xb08
  44d3cc:	adrp	x27, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44d3d0:	add	x27, x27, #0xb28
  44d3d4:	adrp	x28, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44d3d8:	add	x28, x28, #0xaa8
  44d3dc:	adrp	x30, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44d3e0:	add	x30, x30, #0xb40
  44d3e4:	str	x8, [sp, #480]
  44d3e8:	adrp	x8, 472000 <ASN1_generate_nconf@plt+0x53700>
  44d3ec:	add	x8, x8, #0xa68
  44d3f0:	str	x8, [sp, #472]
  44d3f4:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44d3f8:	add	x8, x8, #0xb48
  44d3fc:	str	x8, [sp, #464]
  44d400:	adrp	x8, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  44d404:	add	x8, x8, #0x0
  44d408:	str	x8, [sp, #456]
  44d40c:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  44d410:	add	x8, x8, #0x570
  44d414:	str	x8, [sp, #448]
  44d418:	ldr	x8, [sp, #456]
  44d41c:	add	x8, x8, #0x10
  44d420:	str	x8, [sp, #440]
  44d424:	ldr	x8, [sp, #456]
  44d428:	add	x8, x8, #0x20
  44d42c:	str	x8, [sp, #432]
  44d430:	ldr	x8, [sp, #456]
  44d434:	add	x8, x8, #0x18
  44d438:	str	x8, [sp, #424]
  44d43c:	ldr	x8, [sp, #456]
  44d440:	add	x8, x8, #0x28
  44d444:	stur	w0, [x29, #-12]
  44d448:	stur	x1, [x29, #-24]
  44d44c:	ldr	x1, [sp, #480]
  44d450:	stur	x1, [x29, #-32]
  44d454:	stur	x1, [x29, #-40]
  44d458:	stur	x1, [x29, #-48]
  44d45c:	stur	x1, [x29, #-56]
  44d460:	str	w9, [sp, #420]
  44d464:	str	w10, [sp, #416]
  44d468:	str	w11, [sp, #412]
  44d46c:	str	x12, [sp, #400]
  44d470:	str	x13, [sp, #392]
  44d474:	str	w2, [sp, #388]
  44d478:	str	x14, [sp, #376]
  44d47c:	str	x15, [sp, #368]
  44d480:	str	x16, [sp, #360]
  44d484:	str	x17, [sp, #352]
  44d488:	str	x18, [sp, #344]
  44d48c:	str	x3, [sp, #336]
  44d490:	str	x4, [sp, #328]
  44d494:	str	x5, [sp, #320]
  44d498:	str	x6, [sp, #312]
  44d49c:	str	x7, [sp, #304]
  44d4a0:	str	x19, [sp, #296]
  44d4a4:	str	x20, [sp, #288]
  44d4a8:	str	x21, [sp, #280]
  44d4ac:	str	x22, [sp, #272]
  44d4b0:	str	x23, [sp, #264]
  44d4b4:	str	x24, [sp, #256]
  44d4b8:	str	x25, [sp, #248]
  44d4bc:	str	x26, [sp, #240]
  44d4c0:	str	x27, [sp, #232]
  44d4c4:	str	x28, [sp, #224]
  44d4c8:	str	x30, [sp, #216]
  44d4cc:	str	x8, [sp, #208]
  44d4d0:	bl	41bb00 <TLS_server_method@plt>
  44d4d4:	stur	x0, [x29, #-64]
  44d4d8:	ldr	x8, [sp, #480]
  44d4dc:	stur	x8, [x29, #-72]
  44d4e0:	stur	x8, [x29, #-80]
  44d4e4:	stur	x8, [x29, #-88]
  44d4e8:	stur	x8, [x29, #-96]
  44d4ec:	stur	x8, [x29, #-104]
  44d4f0:	stur	x8, [x29, #-112]
  44d4f4:	stur	x8, [x29, #-120]
  44d4f8:	stur	x8, [x29, #-128]
  44d4fc:	stur	x8, [x29, #-136]
  44d500:	stur	x8, [x29, #-144]
  44d504:	stur	x8, [x29, #-152]
  44d508:	stur	x8, [x29, #-160]
  44d50c:	stur	x8, [x29, #-168]
  44d510:	stur	x8, [x29, #-176]
  44d514:	stur	x8, [x29, #-184]
  44d518:	stur	x8, [x29, #-192]
  44d51c:	stur	x8, [x29, #-200]
  44d520:	stur	x8, [x29, #-208]
  44d524:	stur	x8, [x29, #-216]
  44d528:	stur	wzr, [x29, #-228]
  44d52c:	stur	wzr, [x29, #-244]
  44d530:	stur	wzr, [x29, #-248]
  44d534:	stur	wzr, [x29, #-252]
  44d538:	stur	wzr, [x29, #-256]
  44d53c:	str	x8, [sp, #920]
  44d540:	str	wzr, [sp, #916]
  44d544:	str	wzr, [sp, #912]
  44d548:	ldr	w9, [sp, #420]
  44d54c:	str	w9, [sp, #908]
  44d550:	str	wzr, [sp, #904]
  44d554:	str	wzr, [sp, #900]
  44d558:	ldr	w10, [sp, #416]
  44d55c:	str	w10, [sp, #896]
  44d560:	str	w10, [sp, #892]
  44d564:	str	w10, [sp, #888]
  44d568:	str	w10, [sp, #884]
  44d56c:	str	wzr, [sp, #880]
  44d570:	ldr	w11, [sp, #412]
  44d574:	str	w11, [sp, #876]
  44d578:	str	wzr, [sp, #872]
  44d57c:	str	wzr, [sp, #868]
  44d580:	str	w9, [sp, #864]
  44d584:	str	wzr, [sp, #860]
  44d588:	str	wzr, [sp, #856]
  44d58c:	str	w10, [sp, #852]
  44d590:	str	wzr, [sp, #848]
  44d594:	str	x8, [sp, #840]
  44d598:	ldr	x0, [sp, #400]
  44d59c:	ldr	x1, [sp, #392]
  44d5a0:	ldr	w2, [sp, #388]
  44d5a4:	bl	41af30 <CRYPTO_strdup@plt>
  44d5a8:	str	x0, [sp, #832]
  44d5ac:	ldr	x8, [sp, #480]
  44d5b0:	str	x8, [sp, #824]
  44d5b4:	str	x8, [sp, #808]
  44d5b8:	str	x8, [sp, #800]
  44d5bc:	ldr	x12, [sp, #376]
  44d5c0:	ldr	q0, [x12]
  44d5c4:	str	q0, [sp, #768]
  44d5c8:	ldr	x13, [x12, #16]
  44d5cc:	str	x13, [sp, #784]
  44d5d0:	str	x8, [sp, #760]
  44d5d4:	str	wzr, [sp, #756]
  44d5d8:	str	x8, [sp, #744]
  44d5dc:	str	xzr, [sp, #728]
  44d5e0:	str	xzr, [sp, #736]
  44d5e4:	str	x8, [sp, #720]
  44d5e8:	str	xzr, [sp, #704]
  44d5ec:	str	xzr, [sp, #712]
  44d5f0:	str	x8, [sp, #696]
  44d5f4:	str	x8, [sp, #680]
  44d5f8:	str	x8, [sp, #672]
  44d5fc:	str	x8, [sp, #664]
  44d600:	str	wzr, [sp, #660]
  44d604:	str	wzr, [sp, #656]
  44d608:	str	wzr, [sp, #652]
  44d60c:	str	wzr, [sp, #648]
  44d610:	str	wzr, [sp, #644]
  44d614:	ldr	w9, [sp, #420]
  44d618:	str	w9, [sp, #640]
  44d61c:	ldr	x13, [sp, #368]
  44d620:	str	x13, [sp, #632]
  44d624:	str	x8, [sp, #624]
  44d628:	str	x8, [sp, #616]
  44d62c:	ldr	x14, [sp, #360]
  44d630:	str	x14, [sp, #608]
  44d634:	str	x8, [sp, #600]
  44d638:	str	x8, [sp, #592]
  44d63c:	str	x8, [sp, #584]
  44d640:	str	x8, [sp, #576]
  44d644:	str	wzr, [sp, #572]
  44d648:	str	wzr, [sp, #568]
  44d64c:	str	wzr, [sp, #564]
  44d650:	str	wzr, [sp, #560]
  44d654:	str	wzr, [sp, #556]
  44d658:	str	x8, [sp, #544]
  44d65c:	str	x8, [sp, #536]
  44d660:	ldr	w10, [sp, #412]
  44d664:	str	w10, [sp, #532]
  44d668:	str	w10, [sp, #528]
  44d66c:	str	x8, [sp, #520]
  44d670:	ldur	w11, [x29, #-12]
  44d674:	ldr	x15, [sp, #352]
  44d678:	str	w11, [x15]
  44d67c:	ldur	x16, [x29, #-24]
  44d680:	ldr	x17, [sp, #344]
  44d684:	str	x16, [x17]
  44d688:	ldr	x16, [sp, #336]
  44d68c:	str	x8, [x16]
  44d690:	ldr	x18, [sp, #328]
  44d694:	str	x8, [x18]
  44d698:	ldr	x0, [sp, #320]
  44d69c:	str	wzr, [x0]
  44d6a0:	ldr	x1, [sp, #312]
  44d6a4:	str	wzr, [x1]
  44d6a8:	ldr	x3, [sp, #304]
  44d6ac:	str	wzr, [x3]
  44d6b0:	ldr	x4, [sp, #296]
  44d6b4:	str	x8, [x4]
  44d6b8:	ldr	x5, [sp, #288]
  44d6bc:	str	wzr, [x5]
  44d6c0:	ldr	x6, [sp, #280]
  44d6c4:	str	wzr, [x6]
  44d6c8:	ldr	x7, [sp, #272]
  44d6cc:	str	wzr, [x7]
  44d6d0:	ldr	x19, [sp, #264]
  44d6d4:	str	wzr, [x19]
  44d6d8:	ldr	x20, [sp, #256]
  44d6dc:	str	wzr, [x20]
  44d6e0:	bl	41aaa0 <SSL_CONF_CTX_new@plt>
  44d6e4:	stur	x0, [x29, #-56]
  44d6e8:	bl	419bf0 <X509_VERIFY_PARAM_new@plt>
  44d6ec:	stur	x0, [x29, #-128]
  44d6f0:	ldur	x8, [x29, #-56]
  44d6f4:	cbz	x8, 44d700 <ASN1_generate_nconf@plt+0x2ee00>
  44d6f8:	ldur	x8, [x29, #-128]
  44d6fc:	cbnz	x8, 44d704 <ASN1_generate_nconf@plt+0x2ee04>
  44d700:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44d704:	ldur	x0, [x29, #-56]
  44d708:	mov	w1, #0x9                   	// #9
  44d70c:	bl	419fb0 <SSL_CONF_CTX_set_flags@plt>
  44d710:	ldur	w8, [x29, #-12]
  44d714:	ldur	x1, [x29, #-24]
  44d718:	mov	w0, w8
  44d71c:	adrp	x2, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44d720:	add	x2, x2, #0x350
  44d724:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  44d728:	stur	x0, [x29, #-224]
  44d72c:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  44d730:	str	w0, [sp, #820]
  44d734:	cbz	w0, 44eb40 <ASN1_generate_nconf@plt+0x30240>
  44d738:	ldr	w8, [sp, #820]
  44d73c:	cmp	w8, #0x53
  44d740:	b.eq	44d798 <ASN1_generate_nconf@plt+0x2ee98>  // b.none
  44d744:	ldr	w8, [sp, #820]
  44d748:	cmp	w8, #0x57
  44d74c:	b.eq	44d798 <ASN1_generate_nconf@plt+0x2ee98>  // b.none
  44d750:	ldr	w8, [sp, #820]
  44d754:	cmp	w8, #0x56
  44d758:	b.eq	44d798 <ASN1_generate_nconf@plt+0x2ee98>  // b.none
  44d75c:	ldr	w8, [sp, #820]
  44d760:	cmp	w8, #0x55
  44d764:	b.eq	44d798 <ASN1_generate_nconf@plt+0x2ee98>  // b.none
  44d768:	ldr	w8, [sp, #820]
  44d76c:	cmp	w8, #0x54
  44d770:	b.eq	44d798 <ASN1_generate_nconf@plt+0x2ee98>  // b.none
  44d774:	ldr	w8, [sp, #820]
  44d778:	cmp	w8, #0x58
  44d77c:	b.eq	44d798 <ASN1_generate_nconf@plt+0x2ee98>  // b.none
  44d780:	ldr	w8, [sp, #820]
  44d784:	cmp	w8, #0x59
  44d788:	b.eq	44d798 <ASN1_generate_nconf@plt+0x2ee98>  // b.none
  44d78c:	ldr	w8, [sp, #820]
  44d790:	cmp	w8, #0x5a
  44d794:	b.ne	44d7c4 <ASN1_generate_nconf@plt+0x2eec4>  // b.any
  44d798:	ldr	w8, [sp, #652]
  44d79c:	add	w8, w8, #0x1
  44d7a0:	str	w8, [sp, #652]
  44d7a4:	cmp	w8, #0x1
  44d7a8:	b.le	44d7c4 <ASN1_generate_nconf@plt+0x2eec4>
  44d7ac:	ldr	x8, [sp, #248]
  44d7b0:	ldr	x0, [x8]
  44d7b4:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  44d7b8:	add	x1, x1, #0xe0c
  44d7bc:	bl	4196e0 <BIO_printf@plt>
  44d7c0:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44d7c4:	ldr	w8, [sp, #820]
  44d7c8:	cmp	w8, #0xbb9
  44d7cc:	b.eq	44d800 <ASN1_generate_nconf@plt+0x2ef00>  // b.none
  44d7d0:	ldr	w8, [sp, #820]
  44d7d4:	cmp	w8, #0xbba
  44d7d8:	b.eq	44d800 <ASN1_generate_nconf@plt+0x2ef00>  // b.none
  44d7dc:	ldr	w8, [sp, #820]
  44d7e0:	cmp	w8, #0xbbb
  44d7e4:	b.eq	44d800 <ASN1_generate_nconf@plt+0x2ef00>  // b.none
  44d7e8:	ldr	w8, [sp, #820]
  44d7ec:	cmp	w8, #0xbbc
  44d7f0:	b.eq	44d800 <ASN1_generate_nconf@plt+0x2ef00>  // b.none
  44d7f4:	ldr	w8, [sp, #820]
  44d7f8:	cmp	w8, #0xbbd
  44d7fc:	b.ne	44d80c <ASN1_generate_nconf@plt+0x2ef0c>  // b.any
  44d800:	ldr	w8, [sp, #648]
  44d804:	add	w8, w8, #0x1
  44d808:	str	w8, [sp, #648]
  44d80c:	ldr	w8, [sp, #652]
  44d810:	cmp	w8, #0x1
  44d814:	b.ne	44d838 <ASN1_generate_nconf@plt+0x2ef38>  // b.any
  44d818:	ldr	w8, [sp, #648]
  44d81c:	cbz	w8, 44d838 <ASN1_generate_nconf@plt+0x2ef38>
  44d820:	ldr	x8, [sp, #248]
  44d824:	ldr	x0, [x8]
  44d828:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  44d82c:	add	x1, x1, #0xe33
  44d830:	bl	4196e0 <BIO_printf@plt>
  44d834:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44d838:	ldr	w8, [sp, #820]
  44d83c:	add	w9, w8, #0x1
  44d840:	cmp	w9, #0x1
  44d844:	str	w8, [sp, #204]
  44d848:	b.ls	44e014 <ASN1_generate_nconf@plt+0x2f714>  // b.plast
  44d84c:	b	44d850 <ASN1_generate_nconf@plt+0x2ef50>
  44d850:	ldr	w8, [sp, #204]
  44d854:	cmp	w8, #0x1
  44d858:	b.eq	44e030 <ASN1_generate_nconf@plt+0x2f730>  // b.none
  44d85c:	b	44d860 <ASN1_generate_nconf@plt+0x2ef60>
  44d860:	ldr	w8, [sp, #204]
  44d864:	cmp	w8, #0x2
  44d868:	b.eq	44e99c <ASN1_generate_nconf@plt+0x3009c>  // b.none
  44d86c:	b	44d870 <ASN1_generate_nconf@plt+0x2ef70>
  44d870:	ldr	w8, [sp, #204]
  44d874:	cmp	w8, #0x3
  44d878:	b.eq	44e044 <ASN1_generate_nconf@plt+0x2f744>  // b.none
  44d87c:	b	44d880 <ASN1_generate_nconf@plt+0x2ef80>
  44d880:	ldr	w8, [sp, #204]
  44d884:	cmp	w8, #0x4
  44d888:	b.eq	44e090 <ASN1_generate_nconf@plt+0x2f790>  // b.none
  44d88c:	b	44d890 <ASN1_generate_nconf@plt+0x2ef90>
  44d890:	ldr	w8, [sp, #204]
  44d894:	cmp	w8, #0x5
  44d898:	b.eq	44e16c <ASN1_generate_nconf@plt+0x2f86c>  // b.none
  44d89c:	b	44d8a0 <ASN1_generate_nconf@plt+0x2efa0>
  44d8a0:	ldr	w8, [sp, #204]
  44d8a4:	cmp	w8, #0x6
  44d8a8:	b.eq	44e0dc <ASN1_generate_nconf@plt+0x2f7dc>  // b.none
  44d8ac:	b	44d8b0 <ASN1_generate_nconf@plt+0x2efb0>
  44d8b0:	ldr	w8, [sp, #204]
  44d8b4:	cmp	w8, #0x7
  44d8b8:	b.eq	44e204 <ASN1_generate_nconf@plt+0x2f904>  // b.none
  44d8bc:	b	44d8c0 <ASN1_generate_nconf@plt+0x2efc0>
  44d8c0:	ldr	w8, [sp, #204]
  44d8c4:	cmp	w8, #0x8
  44d8c8:	b.eq	44e254 <ASN1_generate_nconf@plt+0x2f954>  // b.none
  44d8cc:	b	44d8d0 <ASN1_generate_nconf@plt+0x2efd0>
  44d8d0:	ldr	w8, [sp, #204]
  44d8d4:	cmp	w8, #0x9
  44d8d8:	b.eq	44e260 <ASN1_generate_nconf@plt+0x2f960>  // b.none
  44d8dc:	b	44d8e0 <ASN1_generate_nconf@plt+0x2efe0>
  44d8e0:	ldr	w8, [sp, #204]
  44d8e4:	cmp	w8, #0xa
  44d8e8:	b.eq	44e270 <ASN1_generate_nconf@plt+0x2f970>  // b.none
  44d8ec:	b	44d8f0 <ASN1_generate_nconf@plt+0x2eff0>
  44d8f0:	ldr	w8, [sp, #204]
  44d8f4:	cmp	w8, #0xb
  44d8f8:	b.eq	44e310 <ASN1_generate_nconf@plt+0x2fa10>  // b.none
  44d8fc:	b	44d900 <ASN1_generate_nconf@plt+0x2f000>
  44d900:	ldr	w8, [sp, #204]
  44d904:	cmp	w8, #0xc
  44d908:	b.eq	44e2b4 <ASN1_generate_nconf@plt+0x2f9b4>  // b.none
  44d90c:	b	44d910 <ASN1_generate_nconf@plt+0x2f010>
  44d910:	ldr	w8, [sp, #204]
  44d914:	cmp	w8, #0xd
  44d918:	b.eq	44e2f8 <ASN1_generate_nconf@plt+0x2f9f8>  // b.none
  44d91c:	b	44d920 <ASN1_generate_nconf@plt+0x2f020>
  44d920:	ldr	w8, [sp, #204]
  44d924:	cmp	w8, #0xe
  44d928:	b.eq	44e304 <ASN1_generate_nconf@plt+0x2fa04>  // b.none
  44d92c:	b	44d930 <ASN1_generate_nconf@plt+0x2f030>
  44d930:	ldr	w8, [sp, #204]
  44d934:	cmp	w8, #0xf
  44d938:	b.eq	44e324 <ASN1_generate_nconf@plt+0x2fa24>  // b.none
  44d93c:	b	44d940 <ASN1_generate_nconf@plt+0x2f040>
  44d940:	ldr	w8, [sp, #204]
  44d944:	cmp	w8, #0x10
  44d948:	b.eq	44e330 <ASN1_generate_nconf@plt+0x2fa30>  // b.none
  44d94c:	b	44d950 <ASN1_generate_nconf@plt+0x2f050>
  44d950:	ldr	w8, [sp, #204]
  44d954:	cmp	w8, #0x11
  44d958:	b.eq	44e33c <ASN1_generate_nconf@plt+0x2fa3c>  // b.none
  44d95c:	b	44d960 <ASN1_generate_nconf@plt+0x2f060>
  44d960:	ldr	w8, [sp, #204]
  44d964:	cmp	w8, #0x12
  44d968:	b.eq	44e348 <ASN1_generate_nconf@plt+0x2fa48>  // b.none
  44d96c:	b	44d970 <ASN1_generate_nconf@plt+0x2f070>
  44d970:	ldr	w8, [sp, #204]
  44d974:	cmp	w8, #0x13
  44d978:	b.eq	44e364 <ASN1_generate_nconf@plt+0x2fa64>  // b.none
  44d97c:	b	44d980 <ASN1_generate_nconf@plt+0x2f080>
  44d980:	ldr	w8, [sp, #204]
  44d984:	cmp	w8, #0x14
  44d988:	b.eq	44e370 <ASN1_generate_nconf@plt+0x2fa70>  // b.none
  44d98c:	b	44d990 <ASN1_generate_nconf@plt+0x2f090>
  44d990:	ldr	w8, [sp, #204]
  44d994:	cmp	w8, #0x15
  44d998:	b.eq	44e38c <ASN1_generate_nconf@plt+0x2fa8c>  // b.none
  44d99c:	b	44d9a0 <ASN1_generate_nconf@plt+0x2f0a0>
  44d9a0:	ldr	w8, [sp, #204]
  44d9a4:	cmp	w8, #0x16
  44d9a8:	b.eq	44e398 <ASN1_generate_nconf@plt+0x2fa98>  // b.none
  44d9ac:	b	44d9b0 <ASN1_generate_nconf@plt+0x2f0b0>
  44d9b0:	ldr	w8, [sp, #204]
  44d9b4:	cmp	w8, #0x17
  44d9b8:	b.eq	44e3a4 <ASN1_generate_nconf@plt+0x2faa4>  // b.none
  44d9bc:	b	44d9c0 <ASN1_generate_nconf@plt+0x2f0c0>
  44d9c0:	ldr	w8, [sp, #204]
  44d9c4:	cmp	w8, #0x18
  44d9c8:	b.eq	44e3b0 <ASN1_generate_nconf@plt+0x2fab0>  // b.none
  44d9cc:	b	44d9d0 <ASN1_generate_nconf@plt+0x2f0d0>
  44d9d0:	ldr	w8, [sp, #204]
  44d9d4:	cmp	w8, #0x19
  44d9d8:	b.eq	44e3cc <ASN1_generate_nconf@plt+0x2facc>  // b.none
  44d9dc:	b	44d9e0 <ASN1_generate_nconf@plt+0x2f0e0>
  44d9e0:	ldr	w8, [sp, #204]
  44d9e4:	cmp	w8, #0x1a
  44d9e8:	b.eq	44e3d8 <ASN1_generate_nconf@plt+0x2fad8>  // b.none
  44d9ec:	b	44d9f0 <ASN1_generate_nconf@plt+0x2f0f0>
  44d9f0:	ldr	w8, [sp, #204]
  44d9f4:	cmp	w8, #0x1b
  44d9f8:	b.eq	44e3f4 <ASN1_generate_nconf@plt+0x2faf4>  // b.none
  44d9fc:	b	44da00 <ASN1_generate_nconf@plt+0x2f100>
  44da00:	ldr	w8, [sp, #204]
  44da04:	cmp	w8, #0x1c
  44da08:	b.eq	44e400 <ASN1_generate_nconf@plt+0x2fb00>  // b.none
  44da0c:	b	44da10 <ASN1_generate_nconf@plt+0x2f110>
  44da10:	ldr	w8, [sp, #204]
  44da14:	cmp	w8, #0x1d
  44da18:	b.eq	44e40c <ASN1_generate_nconf@plt+0x2fb0c>  // b.none
  44da1c:	b	44da20 <ASN1_generate_nconf@plt+0x2f120>
  44da20:	ldr	w8, [sp, #204]
  44da24:	cmp	w8, #0x1e
  44da28:	b.eq	44e418 <ASN1_generate_nconf@plt+0x2fb18>  // b.none
  44da2c:	b	44da30 <ASN1_generate_nconf@plt+0x2f130>
  44da30:	ldr	w8, [sp, #204]
  44da34:	cmp	w8, #0x1f
  44da38:	b.eq	44e424 <ASN1_generate_nconf@plt+0x2fb24>  // b.none
  44da3c:	b	44da40 <ASN1_generate_nconf@plt+0x2f140>
  44da40:	ldr	w8, [sp, #204]
  44da44:	cmp	w8, #0x20
  44da48:	b.eq	44e430 <ASN1_generate_nconf@plt+0x2fb30>  // b.none
  44da4c:	b	44da50 <ASN1_generate_nconf@plt+0x2f150>
  44da50:	ldr	w8, [sp, #204]
  44da54:	cmp	w8, #0x21
  44da58:	b.eq	44e43c <ASN1_generate_nconf@plt+0x2fb3c>  // b.none
  44da5c:	b	44da60 <ASN1_generate_nconf@plt+0x2f160>
  44da60:	ldr	w8, [sp, #204]
  44da64:	cmp	w8, #0x22
  44da68:	b.eq	44e448 <ASN1_generate_nconf@plt+0x2fb48>  // b.none
  44da6c:	b	44da70 <ASN1_generate_nconf@plt+0x2f170>
  44da70:	ldr	w8, [sp, #204]
  44da74:	cmp	w8, #0x23
  44da78:	b.eq	44e454 <ASN1_generate_nconf@plt+0x2fb54>  // b.none
  44da7c:	b	44da80 <ASN1_generate_nconf@plt+0x2f180>
  44da80:	ldr	w8, [sp, #204]
  44da84:	cmp	w8, #0x24
  44da88:	b.eq	44e460 <ASN1_generate_nconf@plt+0x2fb60>  // b.none
  44da8c:	b	44da90 <ASN1_generate_nconf@plt+0x2f190>
  44da90:	ldr	w8, [sp, #204]
  44da94:	cmp	w8, #0x25
  44da98:	b.eq	44e46c <ASN1_generate_nconf@plt+0x2fb6c>  // b.none
  44da9c:	b	44daa0 <ASN1_generate_nconf@plt+0x2f1a0>
  44daa0:	ldr	w8, [sp, #204]
  44daa4:	cmp	w8, #0x26
  44daa8:	b.eq	44e550 <ASN1_generate_nconf@plt+0x2fc50>  // b.none
  44daac:	b	44dab0 <ASN1_generate_nconf@plt+0x2f1b0>
  44dab0:	ldr	w8, [sp, #204]
  44dab4:	cmp	w8, #0x27
  44dab8:	b.eq	44e560 <ASN1_generate_nconf@plt+0x2fc60>  // b.none
  44dabc:	b	44dac0 <ASN1_generate_nconf@plt+0x2f1c0>
  44dac0:	ldr	w8, [sp, #204]
  44dac4:	cmp	w8, #0x28
  44dac8:	b.eq	44e570 <ASN1_generate_nconf@plt+0x2fc70>  // b.none
  44dacc:	b	44dad0 <ASN1_generate_nconf@plt+0x2f1d0>
  44dad0:	ldr	w8, [sp, #204]
  44dad4:	cmp	w8, #0x29
  44dad8:	b.eq	44e57c <ASN1_generate_nconf@plt+0x2fc7c>  // b.none
  44dadc:	b	44dae0 <ASN1_generate_nconf@plt+0x2f1e0>
  44dae0:	ldr	w8, [sp, #204]
  44dae4:	cmp	w8, #0x2a
  44dae8:	b.eq	44e588 <ASN1_generate_nconf@plt+0x2fc88>  // b.none
  44daec:	b	44daf0 <ASN1_generate_nconf@plt+0x2f1f0>
  44daf0:	ldr	w8, [sp, #204]
  44daf4:	cmp	w8, #0x2b
  44daf8:	b.eq	44e594 <ASN1_generate_nconf@plt+0x2fc94>  // b.none
  44dafc:	b	44db00 <ASN1_generate_nconf@plt+0x2f200>
  44db00:	ldr	w8, [sp, #204]
  44db04:	cmp	w8, #0x2c
  44db08:	b.eq	44e5a0 <ASN1_generate_nconf@plt+0x2fca0>  // b.none
  44db0c:	b	44db10 <ASN1_generate_nconf@plt+0x2f210>
  44db10:	ldr	w8, [sp, #204]
  44db14:	cmp	w8, #0x2d
  44db18:	b.eq	44e5ac <ASN1_generate_nconf@plt+0x2fcac>  // b.none
  44db1c:	b	44db20 <ASN1_generate_nconf@plt+0x2f220>
  44db20:	ldr	w8, [sp, #204]
  44db24:	cmp	w8, #0x2e
  44db28:	b.eq	44e5bc <ASN1_generate_nconf@plt+0x2fcbc>  // b.none
  44db2c:	b	44db30 <ASN1_generate_nconf@plt+0x2f230>
  44db30:	ldr	w8, [sp, #204]
  44db34:	cmp	w8, #0x2f
  44db38:	b.eq	44e5d8 <ASN1_generate_nconf@plt+0x2fcd8>  // b.none
  44db3c:	b	44db40 <ASN1_generate_nconf@plt+0x2f240>
  44db40:	ldr	w8, [sp, #204]
  44db44:	cmp	w8, #0x30
  44db48:	b.eq	44e5ec <ASN1_generate_nconf@plt+0x2fcec>  // b.none
  44db4c:	b	44db50 <ASN1_generate_nconf@plt+0x2f250>
  44db50:	ldr	w8, [sp, #204]
  44db54:	cmp	w8, #0x31
  44db58:	b.eq	44e5fc <ASN1_generate_nconf@plt+0x2fcfc>  // b.none
  44db5c:	b	44db60 <ASN1_generate_nconf@plt+0x2f260>
  44db60:	ldr	w8, [sp, #204]
  44db64:	cmp	w8, #0x32
  44db68:	b.eq	44e60c <ASN1_generate_nconf@plt+0x2fd0c>  // b.none
  44db6c:	b	44db70 <ASN1_generate_nconf@plt+0x2f270>
  44db70:	ldr	w8, [sp, #204]
  44db74:	cmp	w8, #0x33
  44db78:	b.eq	44e620 <ASN1_generate_nconf@plt+0x2fd20>  // b.none
  44db7c:	b	44db80 <ASN1_generate_nconf@plt+0x2f280>
  44db80:	ldr	w8, [sp, #204]
  44db84:	cmp	w8, #0x34
  44db88:	b.eq	44e62c <ASN1_generate_nconf@plt+0x2fd2c>  // b.none
  44db8c:	b	44db90 <ASN1_generate_nconf@plt+0x2f290>
  44db90:	ldr	w8, [sp, #204]
  44db94:	cmp	w8, #0x35
  44db98:	b.eq	44e640 <ASN1_generate_nconf@plt+0x2fd40>  // b.none
  44db9c:	b	44dba0 <ASN1_generate_nconf@plt+0x2f2a0>
  44dba0:	ldr	w8, [sp, #204]
  44dba4:	cmp	w8, #0x36
  44dba8:	b.eq	44e65c <ASN1_generate_nconf@plt+0x2fd5c>  // b.none
  44dbac:	b	44dbb0 <ASN1_generate_nconf@plt+0x2f2b0>
  44dbb0:	ldr	w8, [sp, #204]
  44dbb4:	cmp	w8, #0x37
  44dbb8:	b.eq	44e69c <ASN1_generate_nconf@plt+0x2fd9c>  // b.none
  44dbbc:	b	44dbc0 <ASN1_generate_nconf@plt+0x2f2c0>
  44dbc0:	ldr	w8, [sp, #204]
  44dbc4:	cmp	w8, #0x38
  44dbc8:	b.eq	44e6b4 <ASN1_generate_nconf@plt+0x2fdb4>  // b.none
  44dbcc:	b	44dbd0 <ASN1_generate_nconf@plt+0x2f2d0>
  44dbd0:	ldr	w8, [sp, #204]
  44dbd4:	cmp	w8, #0x39
  44dbd8:	b.eq	44e6c4 <ASN1_generate_nconf@plt+0x2fdc4>  // b.none
  44dbdc:	b	44dbe0 <ASN1_generate_nconf@plt+0x2f2e0>
  44dbe0:	ldr	w8, [sp, #204]
  44dbe4:	cmp	w8, #0x3a
  44dbe8:	b.eq	44e6e0 <ASN1_generate_nconf@plt+0x2fde0>  // b.none
  44dbec:	b	44dbf0 <ASN1_generate_nconf@plt+0x2f2f0>
  44dbf0:	ldr	w8, [sp, #204]
  44dbf4:	cmp	w8, #0x3b
  44dbf8:	b.eq	44e6e4 <ASN1_generate_nconf@plt+0x2fde4>  // b.none
  44dbfc:	b	44dc00 <ASN1_generate_nconf@plt+0x2f300>
  44dc00:	ldr	w8, [sp, #204]
  44dc04:	cmp	w8, #0x3c
  44dc08:	b.eq	44e6f0 <ASN1_generate_nconf@plt+0x2fdf0>  // b.none
  44dc0c:	b	44dc10 <ASN1_generate_nconf@plt+0x2f310>
  44dc10:	ldr	w8, [sp, #204]
  44dc14:	cmp	w8, #0x3d
  44dc18:	b.eq	44e6fc <ASN1_generate_nconf@plt+0x2fdfc>  // b.none
  44dc1c:	b	44dc20 <ASN1_generate_nconf@plt+0x2f320>
  44dc20:	ldr	w8, [sp, #204]
  44dc24:	cmp	w8, #0x3e
  44dc28:	b.eq	44e708 <ASN1_generate_nconf@plt+0x2fe08>  // b.none
  44dc2c:	b	44dc30 <ASN1_generate_nconf@plt+0x2f330>
  44dc30:	ldr	w8, [sp, #204]
  44dc34:	cmp	w8, #0x3f
  44dc38:	b.eq	44e71c <ASN1_generate_nconf@plt+0x2fe1c>  // b.none
  44dc3c:	b	44dc40 <ASN1_generate_nconf@plt+0x2f340>
  44dc40:	ldr	w8, [sp, #204]
  44dc44:	cmp	w8, #0x40
  44dc48:	b.eq	44e72c <ASN1_generate_nconf@plt+0x2fe2c>  // b.none
  44dc4c:	b	44dc50 <ASN1_generate_nconf@plt+0x2f350>
  44dc50:	ldr	w8, [sp, #204]
  44dc54:	cmp	w8, #0x41
  44dc58:	b.eq	44e750 <ASN1_generate_nconf@plt+0x2fe50>  // b.none
  44dc5c:	b	44dc60 <ASN1_generate_nconf@plt+0x2f360>
  44dc60:	ldr	w8, [sp, #204]
  44dc64:	cmp	w8, #0x42
  44dc68:	b.eq	44e75c <ASN1_generate_nconf@plt+0x2fe5c>  // b.none
  44dc6c:	b	44dc70 <ASN1_generate_nconf@plt+0x2f370>
  44dc70:	ldr	w8, [sp, #204]
  44dc74:	cmp	w8, #0x43
  44dc78:	b.eq	44e768 <ASN1_generate_nconf@plt+0x2fe68>  // b.none
  44dc7c:	b	44dc80 <ASN1_generate_nconf@plt+0x2f380>
  44dc80:	ldr	w8, [sp, #204]
  44dc84:	cmp	w8, #0x44
  44dc88:	b.eq	44e77c <ASN1_generate_nconf@plt+0x2fe7c>  // b.none
  44dc8c:	b	44dc90 <ASN1_generate_nconf@plt+0x2f390>
  44dc90:	ldr	w8, [sp, #204]
  44dc94:	cmp	w8, #0x45
  44dc98:	b.eq	44e788 <ASN1_generate_nconf@plt+0x2fe88>  // b.none
  44dc9c:	b	44dca0 <ASN1_generate_nconf@plt+0x2f3a0>
  44dca0:	ldr	w8, [sp, #204]
  44dca4:	cmp	w8, #0x46
  44dca8:	b.eq	44e7f8 <ASN1_generate_nconf@plt+0x2fef8>  // b.none
  44dcac:	b	44dcb0 <ASN1_generate_nconf@plt+0x2f3b0>
  44dcb0:	ldr	w8, [sp, #204]
  44dcb4:	cmp	w8, #0x47
  44dcb8:	b.eq	44e804 <ASN1_generate_nconf@plt+0x2ff04>  // b.none
  44dcbc:	b	44dcc0 <ASN1_generate_nconf@plt+0x2f3c0>
  44dcc0:	ldr	w8, [sp, #204]
  44dcc4:	cmp	w8, #0x48
  44dcc8:	b.eq	44e824 <ASN1_generate_nconf@plt+0x2ff24>  // b.none
  44dccc:	b	44dcd0 <ASN1_generate_nconf@plt+0x2f3d0>
  44dcd0:	ldr	w8, [sp, #204]
  44dcd4:	cmp	w8, #0x49
  44dcd8:	b.eq	44e844 <ASN1_generate_nconf@plt+0x2ff44>  // b.none
  44dcdc:	b	44dce0 <ASN1_generate_nconf@plt+0x2f3e0>
  44dce0:	ldr	w8, [sp, #204]
  44dce4:	cmp	w8, #0x4a
  44dce8:	b.eq	44e850 <ASN1_generate_nconf@plt+0x2ff50>  // b.none
  44dcec:	b	44dcf0 <ASN1_generate_nconf@plt+0x2f3f0>
  44dcf0:	ldr	w8, [sp, #204]
  44dcf4:	cmp	w8, #0x4b
  44dcf8:	b.eq	44e860 <ASN1_generate_nconf@plt+0x2ff60>  // b.none
  44dcfc:	b	44dd00 <ASN1_generate_nconf@plt+0x2f400>
  44dd00:	ldr	w8, [sp, #204]
  44dd04:	cmp	w8, #0x4c
  44dd08:	b.eq	44e870 <ASN1_generate_nconf@plt+0x2ff70>  // b.none
  44dd0c:	b	44dd10 <ASN1_generate_nconf@plt+0x2f410>
  44dd10:	ldr	w8, [sp, #204]
  44dd14:	cmp	w8, #0x4d
  44dd18:	b.eq	44ea48 <ASN1_generate_nconf@plt+0x30148>  // b.none
  44dd1c:	b	44dd20 <ASN1_generate_nconf@plt+0x2f420>
  44dd20:	ldr	w8, [sp, #204]
  44dd24:	cmp	w8, #0x4e
  44dd28:	b.eq	44e880 <ASN1_generate_nconf@plt+0x2ff80>  // b.none
  44dd2c:	b	44dd30 <ASN1_generate_nconf@plt+0x2f430>
  44dd30:	ldr	w8, [sp, #204]
  44dd34:	cmp	w8, #0x4f
  44dd38:	b.eq	44ea58 <ASN1_generate_nconf@plt+0x30158>  // b.none
  44dd3c:	b	44dd40 <ASN1_generate_nconf@plt+0x2f440>
  44dd40:	ldr	w8, [sp, #204]
  44dd44:	cmp	w8, #0x50
  44dd48:	b.eq	44ea68 <ASN1_generate_nconf@plt+0x30168>  // b.none
  44dd4c:	b	44dd50 <ASN1_generate_nconf@plt+0x2f450>
  44dd50:	ldr	w8, [sp, #204]
  44dd54:	cmp	w8, #0x51
  44dd58:	b.eq	44ea78 <ASN1_generate_nconf@plt+0x30178>  // b.none
  44dd5c:	b	44dd60 <ASN1_generate_nconf@plt+0x2f460>
  44dd60:	ldr	w8, [sp, #204]
  44dd64:	cmp	w8, #0x52
  44dd68:	b.eq	44ea88 <ASN1_generate_nconf@plt+0x30188>  // b.none
  44dd6c:	b	44dd70 <ASN1_generate_nconf@plt+0x2f470>
  44dd70:	ldr	w8, [sp, #204]
  44dd74:	cmp	w8, #0x53
  44dd78:	b.eq	44e88c <ASN1_generate_nconf@plt+0x2ff8c>  // b.none
  44dd7c:	b	44dd80 <ASN1_generate_nconf@plt+0x2f480>
  44dd80:	ldr	w8, [sp, #204]
  44dd84:	cmp	w8, #0x54
  44dd88:	b.eq	44e89c <ASN1_generate_nconf@plt+0x2ff9c>  // b.none
  44dd8c:	b	44dd90 <ASN1_generate_nconf@plt+0x2f490>
  44dd90:	ldr	w8, [sp, #204]
  44dd94:	cmp	w8, #0x55
  44dd98:	b.eq	44e8ac <ASN1_generate_nconf@plt+0x2ffac>  // b.none
  44dd9c:	b	44dda0 <ASN1_generate_nconf@plt+0x2f4a0>
  44dda0:	ldr	w8, [sp, #204]
  44dda4:	cmp	w8, #0x56
  44dda8:	b.eq	44e8bc <ASN1_generate_nconf@plt+0x2ffbc>  // b.none
  44ddac:	b	44ddb0 <ASN1_generate_nconf@plt+0x2f4b0>
  44ddb0:	ldr	w8, [sp, #204]
  44ddb4:	cmp	w8, #0x57
  44ddb8:	b.eq	44e8cc <ASN1_generate_nconf@plt+0x2ffcc>  // b.none
  44ddbc:	b	44ddc0 <ASN1_generate_nconf@plt+0x2f4c0>
  44ddc0:	ldr	w8, [sp, #204]
  44ddc4:	cmp	w8, #0x58
  44ddc8:	b.eq	44e8dc <ASN1_generate_nconf@plt+0x2ffdc>  // b.none
  44ddcc:	b	44ddd0 <ASN1_generate_nconf@plt+0x2f4d0>
  44ddd0:	ldr	w8, [sp, #204]
  44ddd4:	cmp	w8, #0x59
  44ddd8:	b.eq	44e8f0 <ASN1_generate_nconf@plt+0x2fff0>  // b.none
  44dddc:	b	44dde0 <ASN1_generate_nconf@plt+0x2f4e0>
  44dde0:	ldr	w8, [sp, #204]
  44dde4:	cmp	w8, #0x5a
  44dde8:	b.eq	44e910 <ASN1_generate_nconf@plt+0x30010>  // b.none
  44ddec:	b	44ddf0 <ASN1_generate_nconf@plt+0x2f4f0>
  44ddf0:	ldr	w8, [sp, #204]
  44ddf4:	cmp	w8, #0x5b
  44ddf8:	b.eq	44e930 <ASN1_generate_nconf@plt+0x30030>  // b.none
  44ddfc:	b	44de00 <ASN1_generate_nconf@plt+0x2f500>
  44de00:	ldr	w8, [sp, #204]
  44de04:	cmp	w8, #0x5c
  44de08:	b.eq	44e938 <ASN1_generate_nconf@plt+0x30038>  // b.none
  44de0c:	b	44de10 <ASN1_generate_nconf@plt+0x2f510>
  44de10:	ldr	w8, [sp, #204]
  44de14:	cmp	w8, #0x5d
  44de18:	b.eq	44e94c <ASN1_generate_nconf@plt+0x3004c>  // b.none
  44de1c:	b	44de20 <ASN1_generate_nconf@plt+0x2f520>
  44de20:	ldr	w8, [sp, #204]
  44de24:	cmp	w8, #0x5e
  44de28:	b.eq	44e964 <ASN1_generate_nconf@plt+0x30064>  // b.none
  44de2c:	b	44de30 <ASN1_generate_nconf@plt+0x2f530>
  44de30:	ldr	w8, [sp, #204]
  44de34:	cmp	w8, #0x5f
  44de38:	b.eq	44e978 <ASN1_generate_nconf@plt+0x30078>  // b.none
  44de3c:	b	44de40 <ASN1_generate_nconf@plt+0x2f540>
  44de40:	ldr	w8, [sp, #204]
  44de44:	cmp	w8, #0x60
  44de48:	b.eq	44e98c <ASN1_generate_nconf@plt+0x3008c>  // b.none
  44de4c:	b	44de50 <ASN1_generate_nconf@plt+0x2f550>
  44de50:	ldr	w8, [sp, #204]
  44de54:	cmp	w8, #0x61
  44de58:	b.eq	44e9c8 <ASN1_generate_nconf@plt+0x300c8>  // b.none
  44de5c:	b	44de60 <ASN1_generate_nconf@plt+0x2f560>
  44de60:	ldr	w8, [sp, #204]
  44de64:	cmp	w8, #0x62
  44de68:	b.eq	44e9d4 <ASN1_generate_nconf@plt+0x300d4>  // b.none
  44de6c:	b	44de70 <ASN1_generate_nconf@plt+0x2f570>
  44de70:	ldr	w8, [sp, #204]
  44de74:	cmp	w8, #0x63
  44de78:	b.eq	44e9e0 <ASN1_generate_nconf@plt+0x300e0>  // b.none
  44de7c:	b	44de80 <ASN1_generate_nconf@plt+0x2f580>
  44de80:	ldr	w8, [sp, #204]
  44de84:	cmp	w8, #0x64
  44de88:	b.eq	44e9ec <ASN1_generate_nconf@plt+0x300ec>  // b.none
  44de8c:	b	44de90 <ASN1_generate_nconf@plt+0x2f590>
  44de90:	ldr	w8, [sp, #204]
  44de94:	cmp	w8, #0x65
  44de98:	b.eq	44e9f8 <ASN1_generate_nconf@plt+0x300f8>  // b.none
  44de9c:	b	44dea0 <ASN1_generate_nconf@plt+0x2f5a0>
  44dea0:	ldr	w8, [sp, #204]
  44dea4:	cmp	w8, #0x66
  44dea8:	b.eq	44ea04 <ASN1_generate_nconf@plt+0x30104>  // b.none
  44deac:	b	44deb0 <ASN1_generate_nconf@plt+0x2f5b0>
  44deb0:	ldr	w8, [sp, #204]
  44deb4:	cmp	w8, #0x67
  44deb8:	b.eq	44ea10 <ASN1_generate_nconf@plt+0x30110>  // b.none
  44debc:	b	44dec0 <ASN1_generate_nconf@plt+0x2f5c0>
  44dec0:	ldr	w8, [sp, #204]
  44dec4:	cmp	w8, #0x68
  44dec8:	b.eq	44ea1c <ASN1_generate_nconf@plt+0x3011c>  // b.none
  44decc:	b	44ded0 <ASN1_generate_nconf@plt+0x2f5d0>
  44ded0:	ldr	w8, [sp, #204]
  44ded4:	cmp	w8, #0x69
  44ded8:	b.eq	44ea30 <ASN1_generate_nconf@plt+0x30130>  // b.none
  44dedc:	b	44dee0 <ASN1_generate_nconf@plt+0x2f5e0>
  44dee0:	ldr	w8, [sp, #204]
  44dee4:	cmp	w8, #0x6a
  44dee8:	b.eq	44ea98 <ASN1_generate_nconf@plt+0x30198>  // b.none
  44deec:	b	44def0 <ASN1_generate_nconf@plt+0x2f5f0>
  44def0:	ldr	w8, [sp, #204]
  44def4:	cmp	w8, #0x6b
  44def8:	b.eq	44eaa4 <ASN1_generate_nconf@plt+0x301a4>  // b.none
  44defc:	b	44df00 <ASN1_generate_nconf@plt+0x2f600>
  44df00:	ldr	w8, [sp, #204]
  44df04:	cmp	w8, #0x6c
  44df08:	b.eq	44eadc <ASN1_generate_nconf@plt+0x301dc>  // b.none
  44df0c:	b	44df10 <ASN1_generate_nconf@plt+0x2f610>
  44df10:	ldr	w8, [sp, #204]
  44df14:	cmp	w8, #0x6d
  44df18:	b.eq	44eb14 <ASN1_generate_nconf@plt+0x30214>  // b.none
  44df1c:	b	44df20 <ASN1_generate_nconf@plt+0x2f620>
  44df20:	ldr	w8, [sp, #204]
  44df24:	subs	w9, w8, #0x6e
  44df28:	cmp	w9, #0x2
  44df2c:	b.ls	44e48c <ASN1_generate_nconf@plt+0x2fb8c>  // b.plast
  44df30:	b	44df34 <ASN1_generate_nconf@plt+0x2f634>
  44df34:	ldr	w8, [sp, #204]
  44df38:	cmp	w8, #0x71
  44df3c:	b.eq	44e934 <ASN1_generate_nconf@plt+0x30034>  // b.none
  44df40:	b	44df44 <ASN1_generate_nconf@plt+0x2f644>
  44df44:	ldr	w8, [sp, #204]
  44df48:	cmp	w8, #0x3e8
  44df4c:	b.eq	44e534 <ASN1_generate_nconf@plt+0x2fc34>  // b.none
  44df50:	b	44df54 <ASN1_generate_nconf@plt+0x2f654>
  44df54:	ldr	w8, [sp, #204]
  44df58:	subs	w9, w8, #0x3e9
  44df5c:	cmp	w9, #0x5
  44df60:	b.ls	44e538 <ASN1_generate_nconf@plt+0x2fc38>  // b.plast
  44df64:	b	44df68 <ASN1_generate_nconf@plt+0x2f668>
  44df68:	ldr	w8, [sp, #204]
  44df6c:	cmp	w8, #0x3ef
  44df70:	b.eq	44e534 <ASN1_generate_nconf@plt+0x2fc34>  // b.none
  44df74:	b	44df78 <ASN1_generate_nconf@plt+0x2f678>
  44df78:	ldr	w8, [sp, #204]
  44df7c:	cmp	w8, #0x5dc
  44df80:	b.eq	44e9b0 <ASN1_generate_nconf@plt+0x300b0>  // b.none
  44df84:	b	44df88 <ASN1_generate_nconf@plt+0x2f688>
  44df88:	ldr	w8, [sp, #204]
  44df8c:	subs	w9, w8, #0x5dd
  44df90:	cmp	w9, #0x1
  44df94:	b.ls	44e9b4 <ASN1_generate_nconf@plt+0x300b4>  // b.plast
  44df98:	b	44df9c <ASN1_generate_nconf@plt+0x2f69c>
  44df9c:	ldr	w8, [sp, #204]
  44dfa0:	cmp	w8, #0x5df
  44dfa4:	b.eq	44e9b0 <ASN1_generate_nconf@plt+0x300b0>  // b.none
  44dfa8:	b	44dfac <ASN1_generate_nconf@plt+0x2f6ac>
  44dfac:	ldr	w8, [sp, #204]
  44dfb0:	cmp	w8, #0x7d0
  44dfb4:	b.eq	44e50c <ASN1_generate_nconf@plt+0x2fc0c>  // b.none
  44dfb8:	b	44dfbc <ASN1_generate_nconf@plt+0x2f6bc>
  44dfbc:	ldr	w8, [sp, #204]
  44dfc0:	subs	w9, w8, #0x7d1
  44dfc4:	cmp	w9, #0x1d
  44dfc8:	b.ls	44e510 <ASN1_generate_nconf@plt+0x2fc10>  // b.plast
  44dfcc:	b	44dfd0 <ASN1_generate_nconf@plt+0x2f6d0>
  44dfd0:	ldr	w8, [sp, #204]
  44dfd4:	cmp	w8, #0x7ef
  44dfd8:	b.eq	44e50c <ASN1_generate_nconf@plt+0x2fc0c>  // b.none
  44dfdc:	b	44dfe0 <ASN1_generate_nconf@plt+0x2f6e0>
  44dfe0:	ldr	w8, [sp, #204]
  44dfe4:	cmp	w8, #0xbb8
  44dfe8:	b.eq	44e488 <ASN1_generate_nconf@plt+0x2fb88>  // b.none
  44dfec:	b	44dff0 <ASN1_generate_nconf@plt+0x2f6f0>
  44dff0:	ldr	w8, [sp, #204]
  44dff4:	subs	w9, w8, #0xbb9
  44dff8:	cmp	w9, #0x1d
  44dffc:	b.ls	44e48c <ASN1_generate_nconf@plt+0x2fb8c>  // b.plast
  44e000:	b	44e004 <ASN1_generate_nconf@plt+0x2f704>
  44e004:	ldr	w8, [sp, #204]
  44e008:	cmp	w8, #0xbd7
  44e00c:	b.eq	44e488 <ASN1_generate_nconf@plt+0x2fb88>  // b.none
  44e010:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e014:	ldr	x8, [sp, #248]
  44e018:	ldr	x0, [x8]
  44e01c:	ldur	x2, [x29, #-224]
  44e020:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  44e024:	add	x1, x1, #0x466
  44e028:	bl	4196e0 <BIO_printf@plt>
  44e02c:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44e030:	adrp	x0, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  44e034:	add	x0, x0, #0x350
  44e038:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  44e03c:	str	wzr, [sp, #908]
  44e040:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44e044:	ldr	w8, [sp, #868]
  44e048:	cmp	w8, #0x1
  44e04c:	b.ne	44e084 <ASN1_generate_nconf@plt+0x2f784>  // b.any
  44e050:	ldr	x0, [sp, #840]
  44e054:	ldr	x1, [sp, #392]
  44e058:	mov	w2, #0x44f                 	// #1103
  44e05c:	bl	41b180 <CRYPTO_free@plt>
  44e060:	mov	x8, xzr
  44e064:	str	x8, [sp, #840]
  44e068:	ldr	x0, [sp, #832]
  44e06c:	ldr	x1, [sp, #392]
  44e070:	mov	w2, #0x450                 	// #1104
  44e074:	str	x8, [sp, #192]
  44e078:	bl	41b180 <CRYPTO_free@plt>
  44e07c:	ldr	x8, [sp, #192]
  44e080:	str	x8, [sp, #832]
  44e084:	mov	w8, #0x2                   	// #2
  44e088:	str	w8, [sp, #868]
  44e08c:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e090:	ldr	w8, [sp, #868]
  44e094:	cmp	w8, #0x1
  44e098:	b.ne	44e0d0 <ASN1_generate_nconf@plt+0x2f7d0>  // b.any
  44e09c:	ldr	x0, [sp, #840]
  44e0a0:	ldr	x1, [sp, #392]
  44e0a4:	mov	w2, #0x45a                 	// #1114
  44e0a8:	bl	41b180 <CRYPTO_free@plt>
  44e0ac:	mov	x8, xzr
  44e0b0:	str	x8, [sp, #840]
  44e0b4:	ldr	x0, [sp, #832]
  44e0b8:	ldr	x1, [sp, #392]
  44e0bc:	mov	w2, #0x45b                 	// #1115
  44e0c0:	str	x8, [sp, #184]
  44e0c4:	bl	41b180 <CRYPTO_free@plt>
  44e0c8:	ldr	x8, [sp, #184]
  44e0cc:	str	x8, [sp, #832]
  44e0d0:	mov	w8, #0xa                   	// #10
  44e0d4:	str	w8, [sp, #868]
  44e0d8:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e0dc:	ldr	w8, [sp, #868]
  44e0e0:	cmp	w8, #0x1
  44e0e4:	b.ne	44e0ec <ASN1_generate_nconf@plt+0x2f7ec>  // b.any
  44e0e8:	str	wzr, [sp, #868]
  44e0ec:	add	x2, sp, #0x340
  44e0f0:	ldr	x0, [sp, #832]
  44e0f4:	ldr	x1, [sp, #392]
  44e0f8:	mov	w8, #0x46b                 	// #1131
  44e0fc:	str	x2, [sp, #176]
  44e100:	mov	w2, w8
  44e104:	bl	41b180 <CRYPTO_free@plt>
  44e108:	mov	x9, xzr
  44e10c:	str	x9, [sp, #832]
  44e110:	ldr	x0, [sp, #840]
  44e114:	ldr	x1, [sp, #392]
  44e118:	mov	w2, #0x46c                 	// #1132
  44e11c:	str	x9, [sp, #168]
  44e120:	bl	41b180 <CRYPTO_free@plt>
  44e124:	ldr	x9, [sp, #168]
  44e128:	str	x9, [sp, #840]
  44e12c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e130:	ldr	x9, [sp, #168]
  44e134:	mov	x1, x9
  44e138:	ldr	x2, [sp, #176]
  44e13c:	mov	w3, #0x1                   	// #1
  44e140:	bl	419a10 <BIO_parse_hostserv@plt>
  44e144:	cmp	w0, #0x1
  44e148:	b.ge	44e168 <ASN1_generate_nconf@plt+0x2f868>  // b.tcont
  44e14c:	ldr	x8, [sp, #248]
  44e150:	ldr	x0, [x8]
  44e154:	ldr	x2, [sp, #832]
  44e158:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44e15c:	add	x1, x1, #0xba
  44e160:	bl	4196e0 <BIO_printf@plt>
  44e164:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44e168:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e16c:	ldr	w8, [sp, #868]
  44e170:	cmp	w8, #0x1
  44e174:	b.ne	44e17c <ASN1_generate_nconf@plt+0x2f87c>  // b.any
  44e178:	str	wzr, [sp, #868]
  44e17c:	add	x2, sp, #0x340
  44e180:	ldr	x0, [sp, #832]
  44e184:	ldr	x1, [sp, #392]
  44e188:	mov	w8, #0x47a                 	// #1146
  44e18c:	str	x2, [sp, #160]
  44e190:	mov	w2, w8
  44e194:	bl	41b180 <CRYPTO_free@plt>
  44e198:	mov	x9, xzr
  44e19c:	str	x9, [sp, #832]
  44e1a0:	add	x1, sp, #0x348
  44e1a4:	ldr	x0, [sp, #840]
  44e1a8:	ldr	x10, [sp, #392]
  44e1ac:	str	x1, [sp, #152]
  44e1b0:	mov	x1, x10
  44e1b4:	mov	w2, #0x47b                 	// #1147
  44e1b8:	str	x9, [sp, #144]
  44e1bc:	bl	41b180 <CRYPTO_free@plt>
  44e1c0:	ldr	x9, [sp, #144]
  44e1c4:	str	x9, [sp, #840]
  44e1c8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e1cc:	ldr	x1, [sp, #152]
  44e1d0:	ldr	x2, [sp, #160]
  44e1d4:	mov	w3, #0x1                   	// #1
  44e1d8:	bl	419a10 <BIO_parse_hostserv@plt>
  44e1dc:	cmp	w0, #0x1
  44e1e0:	b.ge	44e200 <ASN1_generate_nconf@plt+0x2f900>  // b.tcont
  44e1e4:	ldr	x8, [sp, #248]
  44e1e8:	ldr	x0, [x8]
  44e1ec:	ldr	x2, [sp, #832]
  44e1f0:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44e1f4:	add	x1, x1, #0xe5
  44e1f8:	bl	4196e0 <BIO_printf@plt>
  44e1fc:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44e200:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e204:	mov	w8, #0x1                   	// #1
  44e208:	str	w8, [sp, #868]
  44e20c:	ldr	x0, [sp, #840]
  44e210:	ldr	x1, [sp, #392]
  44e214:	mov	w8, #0x486                 	// #1158
  44e218:	mov	w2, w8
  44e21c:	str	w8, [sp, #140]
  44e220:	bl	41b180 <CRYPTO_free@plt>
  44e224:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e228:	ldr	x1, [sp, #392]
  44e22c:	ldr	w2, [sp, #140]
  44e230:	bl	41af30 <CRYPTO_strdup@plt>
  44e234:	str	x0, [sp, #840]
  44e238:	ldr	x0, [sp, #832]
  44e23c:	ldr	x1, [sp, #392]
  44e240:	mov	w2, #0x487                 	// #1159
  44e244:	bl	41b180 <CRYPTO_free@plt>
  44e248:	mov	x9, xzr
  44e24c:	str	x9, [sp, #832]
  44e250:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e254:	mov	w8, #0x1                   	// #1
  44e258:	stur	w8, [x29, #-228]
  44e25c:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e260:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e264:	bl	41c330 <atol@plt>
  44e268:	str	w0, [sp, #876]
  44e26c:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e270:	mov	w8, #0x5                   	// #5
  44e274:	str	w8, [sp, #644]
  44e278:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e27c:	bl	41a130 <atoi@plt>
  44e280:	ldr	x9, [sp, #448]
  44e284:	str	w0, [x9]
  44e288:	ldr	x10, [sp, #272]
  44e28c:	ldr	w8, [x10]
  44e290:	cbnz	w8, 44e2b0 <ASN1_generate_nconf@plt+0x2f9b0>
  44e294:	ldr	x8, [sp, #248]
  44e298:	ldr	x0, [x8]
  44e29c:	ldr	x9, [sp, #448]
  44e2a0:	ldr	w2, [x9]
  44e2a4:	adrp	x1, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  44e2a8:	add	x1, x1, #0x314
  44e2ac:	bl	4196e0 <BIO_printf@plt>
  44e2b0:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e2b4:	mov	w8, #0x7                   	// #7
  44e2b8:	str	w8, [sp, #644]
  44e2bc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e2c0:	bl	41a130 <atoi@plt>
  44e2c4:	ldr	x9, [sp, #448]
  44e2c8:	str	w0, [x9]
  44e2cc:	ldr	x10, [sp, #272]
  44e2d0:	ldr	w8, [x10]
  44e2d4:	cbnz	w8, 44e2f4 <ASN1_generate_nconf@plt+0x2f9f4>
  44e2d8:	ldr	x8, [sp, #248]
  44e2dc:	ldr	x0, [x8]
  44e2e0:	ldr	x9, [sp, #448]
  44e2e4:	ldr	w2, [x9]
  44e2e8:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44e2ec:	add	x1, x1, #0x112
  44e2f0:	bl	4196e0 <BIO_printf@plt>
  44e2f4:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e2f8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e2fc:	str	x0, [sp, #824]
  44e300:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e304:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e308:	str	x0, [sp, #632]
  44e30c:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e310:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e314:	bl	46aae8 <ASN1_generate_nconf@plt+0x4c1e8>
  44e318:	cbnz	w0, 44e320 <ASN1_generate_nconf@plt+0x2fa20>
  44e31c:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44e320:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e324:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e328:	stur	x0, [x29, #-216]
  44e32c:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e330:	mov	w8, #0x1                   	// #1
  44e334:	str	w8, [sp, #848]
  44e338:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e33c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e340:	str	x0, [sp, #544]
  44e344:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e348:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e34c:	mov	x1, #0x2                   	// #2
  44e350:	add	x2, sp, #0x380
  44e354:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  44e358:	cbnz	w0, 44e360 <ASN1_generate_nconf@plt+0x2fa60>
  44e35c:	b	44e014 <ASN1_generate_nconf@plt+0x2f714>
  44e360:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e364:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e368:	str	x0, [sp, #624]
  44e36c:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e370:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e374:	mov	x1, #0x7be                 	// #1982
  44e378:	add	x2, sp, #0x37c
  44e37c:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  44e380:	cbnz	w0, 44e388 <ASN1_generate_nconf@plt+0x2fa88>
  44e384:	b	44e014 <ASN1_generate_nconf@plt+0x2f714>
  44e388:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e38c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e390:	stur	x0, [x29, #-184]
  44e394:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e398:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e39c:	str	x0, [sp, #616]
  44e3a0:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e3a4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e3a8:	str	x0, [sp, #920]
  44e3ac:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e3b0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e3b4:	mov	x1, #0x2                   	// #2
  44e3b8:	add	x2, sp, #0x378
  44e3bc:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  44e3c0:	cbnz	w0, 44e3c8 <ASN1_generate_nconf@plt+0x2fac8>
  44e3c4:	b	44e014 <ASN1_generate_nconf@plt+0x2f714>
  44e3c8:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e3cc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e3d0:	str	x0, [sp, #592]
  44e3d4:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e3d8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e3dc:	mov	x1, #0x2                   	// #2
  44e3e0:	add	x2, sp, #0x374
  44e3e4:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  44e3e8:	cbnz	w0, 44e3f0 <ASN1_generate_nconf@plt+0x2faf0>
  44e3ec:	b	44e014 <ASN1_generate_nconf@plt+0x2f714>
  44e3f0:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e3f4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e3f8:	stur	x0, [x29, #-168]
  44e3fc:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e400:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e404:	str	x0, [sp, #584]
  44e408:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e40c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e410:	str	x0, [sp, #576]
  44e414:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e418:	mov	w8, #0x1                   	// #1
  44e41c:	str	w8, [sp, #912]
  44e420:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e424:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e428:	stur	x0, [x29, #-136]
  44e42c:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e430:	mov	w8, #0x1                   	// #1
  44e434:	str	w8, [sp, #904]
  44e438:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e43c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e440:	stur	x0, [x29, #-152]
  44e444:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e448:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e44c:	stur	x0, [x29, #-200]
  44e450:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e454:	mov	w8, #0x1                   	// #1
  44e458:	stur	w8, [x29, #-252]
  44e45c:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e460:	mov	w8, #0x1                   	// #1
  44e464:	stur	w8, [x29, #-256]
  44e468:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e46c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e470:	mov	x1, #0x2                   	// #2
  44e474:	add	x2, sp, #0x354
  44e478:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  44e47c:	cbnz	w0, 44e484 <ASN1_generate_nconf@plt+0x2fb84>
  44e480:	b	44e014 <ASN1_generate_nconf@plt+0x2f714>
  44e484:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e488:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e48c:	ldur	x8, [x29, #-80]
  44e490:	cbnz	x8, 44e49c <ASN1_generate_nconf@plt+0x2fb9c>
  44e494:	bl	4501e8 <ASN1_generate_nconf@plt+0x318e8>
  44e498:	stur	x0, [x29, #-80]
  44e49c:	ldur	x8, [x29, #-80]
  44e4a0:	cbz	x8, 44e4ec <ASN1_generate_nconf@plt+0x2fbec>
  44e4a4:	ldur	x0, [x29, #-80]
  44e4a8:	str	x0, [sp, #128]
  44e4ac:	bl	472524 <ASN1_generate_nconf@plt+0x53c24>
  44e4b0:	ldr	x8, [sp, #128]
  44e4b4:	str	x0, [sp, #120]
  44e4b8:	mov	x0, x8
  44e4bc:	ldr	x1, [sp, #120]
  44e4c0:	bl	4501fc <ASN1_generate_nconf@plt+0x318fc>
  44e4c4:	cbz	w0, 44e4ec <ASN1_generate_nconf@plt+0x2fbec>
  44e4c8:	ldur	x0, [x29, #-80]
  44e4cc:	str	x0, [sp, #112]
  44e4d0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e4d4:	ldr	x8, [sp, #112]
  44e4d8:	str	x0, [sp, #104]
  44e4dc:	mov	x0, x8
  44e4e0:	ldr	x1, [sp, #104]
  44e4e4:	bl	4501fc <ASN1_generate_nconf@plt+0x318fc>
  44e4e8:	cbnz	w0, 44e508 <ASN1_generate_nconf@plt+0x2fc08>
  44e4ec:	ldr	x8, [sp, #248]
  44e4f0:	ldr	x0, [x8]
  44e4f4:	ldur	x2, [x29, #-224]
  44e4f8:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  44e4fc:	add	x1, x1, #0x447
  44e500:	bl	4196e0 <BIO_printf@plt>
  44e504:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44e508:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e50c:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e510:	ldr	w0, [sp, #820]
  44e514:	ldur	x1, [x29, #-128]
  44e518:	bl	471ab8 <ASN1_generate_nconf@plt+0x531b8>
  44e51c:	cbnz	w0, 44e524 <ASN1_generate_nconf@plt+0x2fc24>
  44e520:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44e524:	ldur	w8, [x29, #-244]
  44e528:	add	w8, w8, #0x1
  44e52c:	stur	w8, [x29, #-244]
  44e530:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e534:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e538:	ldr	w0, [sp, #820]
  44e53c:	sub	x1, x29, #0x48
  44e540:	bl	474b08 <ASN1_generate_nconf@plt+0x56208>
  44e544:	cbnz	w0, 44e54c <ASN1_generate_nconf@plt+0x2fc4c>
  44e548:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44e54c:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e550:	mov	w8, #0x1                   	// #1
  44e554:	ldr	x9, [sp, #448]
  44e558:	str	w8, [x9, #12]
  44e55c:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e560:	mov	w8, #0x1                   	// #1
  44e564:	ldr	x9, [sp, #448]
  44e568:	str	w8, [x9, #4]
  44e56c:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e570:	mov	w8, #0x1                   	// #1
  44e574:	stur	w8, [x29, #-248]
  44e578:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e57c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e580:	stur	x0, [x29, #-144]
  44e584:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e588:	mov	w8, #0x1                   	// #1
  44e58c:	str	w8, [sp, #900]
  44e590:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e594:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e598:	stur	x0, [x29, #-160]
  44e59c:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e5a0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e5a4:	stur	x0, [x29, #-208]
  44e5a8:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e5ac:	mov	w8, #0x1                   	// #1
  44e5b0:	ldr	x9, [sp, #312]
  44e5b4:	str	w8, [x9]
  44e5b8:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e5bc:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44e5c0:	add	x8, x8, #0xad0
  44e5c4:	mov	w9, #0x1                   	// #1
  44e5c8:	str	w9, [x8]
  44e5cc:	ldr	x8, [sp, #312]
  44e5d0:	str	w9, [x8]
  44e5d4:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e5d8:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44e5dc:	add	x8, x8, #0xafc
  44e5e0:	mov	w9, #0x1                   	// #1
  44e5e4:	str	w9, [x8]
  44e5e8:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e5ec:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44e5f0:	add	x8, x8, #0xafc
  44e5f4:	str	wzr, [x8]
  44e5f8:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e5fc:	mov	w8, #0x1                   	// #1
  44e600:	ldr	x9, [sp, #288]
  44e604:	str	w8, [x9]
  44e608:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e60c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44e610:	add	x8, x8, #0xb00
  44e614:	mov	w9, #0x1                   	// #1
  44e618:	str	w9, [x8]
  44e61c:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e620:	mov	w8, #0x1                   	// #1
  44e624:	str	w8, [sp, #572]
  44e628:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e62c:	mov	w8, #0x1                   	// #1
  44e630:	ldr	x9, [sp, #456]
  44e634:	str	w8, [x9, #44]
  44e638:	str	w8, [sp, #572]
  44e63c:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e640:	mov	w8, #0x1                   	// #1
  44e644:	str	w8, [sp, #572]
  44e648:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e64c:	bl	41a130 <atoi@plt>
  44e650:	ldr	x9, [sp, #456]
  44e654:	str	w0, [x9]
  44e658:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e65c:	mov	w8, #0x1                   	// #1
  44e660:	str	w8, [sp, #572]
  44e664:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e668:	ldr	x1, [sp, #440]
  44e66c:	ldr	x2, [sp, #432]
  44e670:	ldr	x3, [sp, #424]
  44e674:	ldr	x4, [sp, #208]
  44e678:	bl	41be50 <OCSP_parse_url@plt>
  44e67c:	cbnz	w0, 44e698 <ASN1_generate_nconf@plt+0x2fd98>
  44e680:	ldr	x8, [sp, #248]
  44e684:	ldr	x0, [x8]
  44e688:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  44e68c:	add	x1, x1, #0x6fc
  44e690:	bl	4196e0 <BIO_printf@plt>
  44e694:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44e698:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e69c:	mov	w8, #0x1                   	// #1
  44e6a0:	str	w8, [sp, #572]
  44e6a4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e6a8:	ldr	x9, [sp, #456]
  44e6ac:	str	x0, [x9, #8]
  44e6b0:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e6b4:	mov	w8, #0x1                   	// #1
  44e6b8:	ldr	x9, [sp, #280]
  44e6bc:	str	w8, [x9]
  44e6c0:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e6c4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e6c8:	adrp	x1, 486000 <ASN1_generate_nconf@plt+0x67700>
  44e6cc:	add	x1, x1, #0x29f
  44e6d0:	bl	41b160 <BIO_new_file@plt>
  44e6d4:	ldr	x8, [sp, #240]
  44e6d8:	str	x0, [x8]
  44e6dc:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e6e0:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e6e4:	mov	w8, #0x1                   	// #1
  44e6e8:	str	w8, [sp, #872]
  44e6ec:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e6f0:	mov	w8, #0x2                   	// #2
  44e6f4:	str	w8, [sp, #872]
  44e6f8:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e6fc:	mov	w8, #0x1                   	// #1
  44e700:	str	w8, [sp, #856]
  44e704:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e708:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44e70c:	add	x8, x8, #0xb10
  44e710:	mov	w9, #0x1                   	// #1
  44e714:	str	w9, [x8]
  44e718:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e71c:	mov	w8, #0x1                   	// #1
  44e720:	ldr	x9, [sp, #272]
  44e724:	str	w8, [x9]
  44e728:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e72c:	mov	w8, #0x1                   	// #1
  44e730:	ldr	x9, [sp, #448]
  44e734:	str	w8, [x9, #4]
  44e738:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44e73c:	add	x10, x10, #0xaf4
  44e740:	str	w8, [x10]
  44e744:	ldr	x10, [sp, #272]
  44e748:	str	w8, [x10]
  44e74c:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e750:	mov	w8, #0x1                   	// #1
  44e754:	str	w8, [sp, #916]
  44e758:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e75c:	mov	w8, #0x1                   	// #1
  44e760:	str	w8, [sp, #568]
  44e764:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e768:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e76c:	adrp	x8, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  44e770:	add	x8, x8, #0x30
  44e774:	str	x0, [x8]
  44e778:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e77c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e780:	str	x0, [sp, #696]
  44e784:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e788:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e78c:	ldr	x8, [sp, #224]
  44e790:	str	x0, [x8]
  44e794:	str	x0, [sp, #688]
  44e798:	ldr	x8, [sp, #688]
  44e79c:	ldrb	w9, [x8]
  44e7a0:	cbz	w9, 44e7f4 <ASN1_generate_nconf@plt+0x2fef4>
  44e7a4:	bl	41a870 <__ctype_b_loc@plt>
  44e7a8:	ldr	x8, [x0]
  44e7ac:	ldr	x9, [sp, #688]
  44e7b0:	ldrb	w10, [x9]
  44e7b4:	ldrh	w10, [x8, w10, sxtw #1]
  44e7b8:	and	w10, w10, #0x1000
  44e7bc:	cbz	w10, 44e7c4 <ASN1_generate_nconf@plt+0x2fec4>
  44e7c0:	b	44e7e4 <ASN1_generate_nconf@plt+0x2fee4>
  44e7c4:	ldr	x8, [sp, #248]
  44e7c8:	ldr	x0, [x8]
  44e7cc:	ldr	x9, [sp, #224]
  44e7d0:	ldr	x2, [x9]
  44e7d4:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  44e7d8:	add	x1, x1, #0xe8a
  44e7dc:	bl	4196e0 <BIO_printf@plt>
  44e7e0:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44e7e4:	ldr	x8, [sp, #688]
  44e7e8:	add	x8, x8, #0x1
  44e7ec:	str	x8, [sp, #688]
  44e7f0:	b	44e798 <ASN1_generate_nconf@plt+0x2fe98>
  44e7f4:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e7f8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e7fc:	str	x0, [sp, #520]
  44e800:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e804:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e808:	str	x0, [sp, #672]
  44e80c:	ldr	w8, [sp, #660]
  44e810:	cmp	w8, #0x301
  44e814:	b.ge	44e820 <ASN1_generate_nconf@plt+0x2ff20>  // b.tcont
  44e818:	mov	w8, #0x301                 	// #769
  44e81c:	str	w8, [sp, #660]
  44e820:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e824:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e828:	str	x0, [sp, #680]
  44e82c:	ldr	w8, [sp, #660]
  44e830:	cmp	w8, #0x301
  44e834:	b.ge	44e840 <ASN1_generate_nconf@plt+0x2ff40>  // b.tcont
  44e838:	mov	w8, #0x301                 	// #769
  44e83c:	str	w8, [sp, #660]
  44e840:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e844:	mov	w8, #0x1                   	// #1
  44e848:	str	w8, [sp, #880]
  44e84c:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e850:	mov	w8, #0x1                   	// #1
  44e854:	ldr	x9, [sp, #304]
  44e858:	str	w8, [x9]
  44e85c:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e860:	mov	w8, #0x2                   	// #2
  44e864:	ldr	x9, [sp, #304]
  44e868:	str	w8, [x9]
  44e86c:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e870:	mov	w8, #0x3                   	// #3
  44e874:	ldr	x9, [sp, #304]
  44e878:	str	w8, [x9]
  44e87c:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e880:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e884:	str	x0, [sp, #760]
  44e888:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e88c:	mov	w8, #0x300                 	// #768
  44e890:	str	w8, [sp, #660]
  44e894:	str	w8, [sp, #656]
  44e898:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e89c:	mov	w8, #0x304                 	// #772
  44e8a0:	str	w8, [sp, #660]
  44e8a4:	str	w8, [sp, #656]
  44e8a8:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e8ac:	mov	w8, #0x303                 	// #771
  44e8b0:	str	w8, [sp, #660]
  44e8b4:	str	w8, [sp, #656]
  44e8b8:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e8bc:	mov	w8, #0x302                 	// #770
  44e8c0:	str	w8, [sp, #660]
  44e8c4:	str	w8, [sp, #656]
  44e8c8:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e8cc:	mov	w8, #0x301                 	// #769
  44e8d0:	str	w8, [sp, #660]
  44e8d4:	str	w8, [sp, #656]
  44e8d8:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e8dc:	bl	41abe0 <DTLS_server_method@plt>
  44e8e0:	stur	x0, [x29, #-64]
  44e8e4:	mov	w8, #0x2                   	// #2
  44e8e8:	str	w8, [sp, #864]
  44e8ec:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e8f0:	bl	41abe0 <DTLS_server_method@plt>
  44e8f4:	stur	x0, [x29, #-64]
  44e8f8:	mov	w8, #0xfeff                	// #65279
  44e8fc:	str	w8, [sp, #660]
  44e900:	str	w8, [sp, #656]
  44e904:	mov	w8, #0x2                   	// #2
  44e908:	str	w8, [sp, #864]
  44e90c:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e910:	bl	41abe0 <DTLS_server_method@plt>
  44e914:	stur	x0, [x29, #-64]
  44e918:	mov	w8, #0xfefd                	// #65277
  44e91c:	str	w8, [sp, #660]
  44e920:	str	w8, [sp, #656]
  44e924:	mov	w8, #0x2                   	// #2
  44e928:	str	w8, [sp, #864]
  44e92c:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e930:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e934:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e938:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44e93c:	add	x8, x8, #0xb14
  44e940:	mov	w9, #0x1                   	// #1
  44e944:	str	w9, [x8]
  44e948:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e94c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e950:	bl	41c330 <atol@plt>
  44e954:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44e958:	add	x8, x8, #0xb18
  44e95c:	str	x0, [x8]
  44e960:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e964:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44e968:	add	x8, x8, #0xb20
  44e96c:	mov	w9, #0x1                   	// #1
  44e970:	str	w9, [x8]
  44e974:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e978:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44e97c:	add	x8, x8, #0xb24
  44e980:	mov	w9, #0x1                   	// #1
  44e984:	str	w9, [x8]
  44e988:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e98c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e990:	ldr	x8, [sp, #232]
  44e994:	str	x0, [x8]
  44e998:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e99c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e9a0:	mov	w1, #0x1                   	// #1
  44e9a4:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  44e9a8:	stur	x0, [x29, #-32]
  44e9ac:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e9b0:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e9b4:	ldr	w0, [sp, #820]
  44e9b8:	bl	46a49c <ASN1_generate_nconf@plt+0x4bb9c>
  44e9bc:	cbnz	w0, 44e9c4 <ASN1_generate_nconf@plt+0x300c4>
  44e9c0:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44e9c4:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e9c8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e9cc:	str	x0, [sp, #768]
  44e9d0:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e9d4:	mov	w8, #0x2                   	// #2
  44e9d8:	str	w8, [sp, #784]
  44e9dc:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e9e0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e9e4:	str	x0, [sp, #608]
  44e9e8:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e9ec:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e9f0:	str	x0, [sp, #600]
  44e9f4:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44e9f8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44e9fc:	str	x0, [sp, #744]
  44ea00:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44ea04:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44ea08:	str	x0, [sp, #720]
  44ea0c:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44ea10:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44ea14:	str	x0, [sp, #664]
  44ea18:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44ea1c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44ea20:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44ea24:	add	x8, x8, #0xb30
  44ea28:	str	x0, [x8]
  44ea2c:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44ea30:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44ea34:	bl	41a130 <atoi@plt>
  44ea38:	adrp	x8, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  44ea3c:	add	x8, x8, #0x38
  44ea40:	str	w0, [x8]
  44ea44:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44ea48:	mov	w8, #0x1                   	// #1
  44ea4c:	ldr	x9, [sp, #256]
  44ea50:	str	w8, [x9]
  44ea54:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44ea58:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44ea5c:	bl	41a130 <atoi@plt>
  44ea60:	str	w0, [sp, #564]
  44ea64:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44ea68:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44ea6c:	bl	41a130 <atoi@plt>
  44ea70:	str	w0, [sp, #560]
  44ea74:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44ea78:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44ea7c:	bl	41a130 <atoi@plt>
  44ea80:	str	w0, [sp, #556]
  44ea84:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44ea88:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44ea8c:	bl	41a130 <atoi@plt>
  44ea90:	str	w0, [sp, #756]
  44ea94:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44ea98:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44ea9c:	str	x0, [sp, #536]
  44eaa0:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44eaa4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44eaa8:	bl	41a130 <atoi@plt>
  44eaac:	str	w0, [sp, #532]
  44eab0:	ldr	w8, [sp, #532]
  44eab4:	cmp	w8, #0x0
  44eab8:	cset	w8, ge  // ge = tcont
  44eabc:	tbnz	w8, #0, 44ead8 <ASN1_generate_nconf@plt+0x301d8>
  44eac0:	ldr	x8, [sp, #248]
  44eac4:	ldr	x0, [x8]
  44eac8:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44eacc:	add	x1, x1, #0x141
  44ead0:	bl	4196e0 <BIO_printf@plt>
  44ead4:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44ead8:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44eadc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  44eae0:	bl	41a130 <atoi@plt>
  44eae4:	str	w0, [sp, #528]
  44eae8:	ldr	w8, [sp, #528]
  44eaec:	cmp	w8, #0x0
  44eaf0:	cset	w8, ge  // ge = tcont
  44eaf4:	tbnz	w8, #0, 44eb10 <ASN1_generate_nconf@plt+0x30210>
  44eaf8:	ldr	x8, [sp, #248]
  44eafc:	ldr	x0, [x8]
  44eb00:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44eb04:	add	x1, x1, #0x163
  44eb08:	bl	4196e0 <BIO_printf@plt>
  44eb0c:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44eb10:	b	44eb3c <ASN1_generate_nconf@plt+0x3023c>
  44eb14:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44eb18:	add	x8, x8, #0xb38
  44eb1c:	mov	w9, #0x1                   	// #1
  44eb20:	str	w9, [x8]
  44eb24:	ldr	w9, [sp, #532]
  44eb28:	mov	w10, #0xffffffff            	// #-1
  44eb2c:	cmp	w9, w10
  44eb30:	b.ne	44eb3c <ASN1_generate_nconf@plt+0x3023c>  // b.any
  44eb34:	mov	w8, #0x4000                	// #16384
  44eb38:	str	w8, [sp, #532]
  44eb3c:	b	44d72c <ASN1_generate_nconf@plt+0x2ee2c>
  44eb40:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  44eb44:	stur	w0, [x29, #-12]
  44eb48:	bl	472544 <ASN1_generate_nconf@plt+0x53c44>
  44eb4c:	stur	x0, [x29, #-24]
  44eb50:	ldr	w8, [sp, #660]
  44eb54:	cmp	w8, #0x304
  44eb58:	b.ne	44eb7c <ASN1_generate_nconf@plt+0x3027c>  // b.any
  44eb5c:	ldr	x8, [sp, #744]
  44eb60:	cbz	x8, 44eb7c <ASN1_generate_nconf@plt+0x3027c>
  44eb64:	ldr	x8, [sp, #248]
  44eb68:	ldr	x0, [x8]
  44eb6c:	adrp	x1, 488000 <ASN1_generate_nconf@plt+0x69700>
  44eb70:	add	x1, x1, #0xfc4
  44eb74:	bl	4196e0 <BIO_printf@plt>
  44eb78:	b	44e014 <ASN1_generate_nconf@plt+0x2f714>
  44eb7c:	ldr	x8, [sp, #304]
  44eb80:	ldr	w9, [x8]
  44eb84:	cbz	w9, 44ebac <ASN1_generate_nconf@plt+0x302ac>
  44eb88:	ldr	w8, [sp, #864]
  44eb8c:	cmp	w8, #0x2
  44eb90:	b.ne	44ebac <ASN1_generate_nconf@plt+0x302ac>  // b.any
  44eb94:	ldr	x8, [sp, #248]
  44eb98:	ldr	x0, [x8]
  44eb9c:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44eba0:	add	x1, x1, #0x18a
  44eba4:	bl	4196e0 <BIO_printf@plt>
  44eba8:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44ebac:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44ebb0:	add	x8, x8, #0xb20
  44ebb4:	ldr	w9, [x8]
  44ebb8:	cbz	w9, 44ebe0 <ASN1_generate_nconf@plt+0x302e0>
  44ebbc:	ldr	w8, [sp, #864]
  44ebc0:	cmp	w8, #0x2
  44ebc4:	b.eq	44ebe0 <ASN1_generate_nconf@plt+0x302e0>  // b.none
  44ebc8:	ldr	x8, [sp, #248]
  44ebcc:	ldr	x0, [x8]
  44ebd0:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44ebd4:	add	x1, x1, #0x1b3
  44ebd8:	bl	4196e0 <BIO_printf@plt>
  44ebdc:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44ebe0:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44ebe4:	add	x8, x8, #0xb24
  44ebe8:	ldr	w9, [x8]
  44ebec:	cbz	w9, 44ec14 <ASN1_generate_nconf@plt+0x30314>
  44ebf0:	ldr	w8, [sp, #864]
  44ebf4:	cmp	w8, #0x1
  44ebf8:	b.eq	44ec14 <ASN1_generate_nconf@plt+0x30314>  // b.none
  44ebfc:	ldr	x8, [sp, #248]
  44ec00:	ldr	x0, [x8]
  44ec04:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44ec08:	add	x1, x1, #0x1d3
  44ec0c:	bl	4196e0 <BIO_printf@plt>
  44ec10:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44ec14:	ldr	w8, [sp, #868]
  44ec18:	cmp	w8, #0x1
  44ec1c:	b.ne	44ec44 <ASN1_generate_nconf@plt+0x30344>  // b.any
  44ec20:	ldr	w8, [sp, #864]
  44ec24:	cmp	w8, #0x1
  44ec28:	b.eq	44ec44 <ASN1_generate_nconf@plt+0x30344>  // b.none
  44ec2c:	ldr	x8, [sp, #248]
  44ec30:	ldr	x0, [x8]
  44ec34:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44ec38:	add	x1, x1, #0xca
  44ec3c:	bl	4196e0 <BIO_printf@plt>
  44ec40:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44ec44:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  44ec48:	add	x8, x8, #0xb38
  44ec4c:	ldr	w9, [x8]
  44ec50:	cbz	w9, 44ec88 <ASN1_generate_nconf@plt+0x30388>
  44ec54:	ldr	x8, [sp, #304]
  44ec58:	ldr	w9, [x8]
  44ec5c:	cmp	w9, #0x0
  44ec60:	cset	w9, gt
  44ec64:	tbnz	w9, #0, 44ec70 <ASN1_generate_nconf@plt+0x30370>
  44ec68:	ldr	w8, [sp, #880]
  44ec6c:	cbz	w8, 44ec88 <ASN1_generate_nconf@plt+0x30388>
  44ec70:	ldr	x8, [sp, #248]
  44ec74:	ldr	x0, [x8]
  44ec78:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44ec7c:	add	x1, x1, #0x1f6
  44ec80:	bl	4196e0 <BIO_printf@plt>
  44ec84:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44ec88:	ldur	x0, [x29, #-184]
  44ec8c:	ldur	x1, [x29, #-168]
  44ec90:	sub	x2, x29, #0xc0
  44ec94:	sub	x3, x29, #0xb0
  44ec98:	bl	46b49c <ASN1_generate_nconf@plt+0x4cb9c>
  44ec9c:	cbnz	w0, 44ecb8 <ASN1_generate_nconf@plt+0x303b8>
  44eca0:	ldr	x8, [sp, #248]
  44eca4:	ldr	x0, [x8]
  44eca8:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  44ecac:	add	x1, x1, #0x395
  44ecb0:	bl	4196e0 <BIO_printf@plt>
  44ecb4:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44ecb8:	ldr	x8, [sp, #624]
  44ecbc:	cbnz	x8, 44ecc8 <ASN1_generate_nconf@plt+0x303c8>
  44ecc0:	ldr	x8, [sp, #632]
  44ecc4:	str	x8, [sp, #624]
  44ecc8:	ldr	x8, [sp, #600]
  44eccc:	cbnz	x8, 44ecd8 <ASN1_generate_nconf@plt+0x303d8>
  44ecd0:	ldr	x8, [sp, #608]
  44ecd4:	str	x8, [sp, #600]
  44ecd8:	sub	x0, x29, #0x48
  44ecdc:	bl	474938 <ASN1_generate_nconf@plt+0x56038>
  44ece0:	cbnz	w0, 44ece8 <ASN1_generate_nconf@plt+0x303e8>
  44ece4:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44ece8:	ldr	w8, [sp, #912]
  44ecec:	cbnz	w8, 44ee08 <ASN1_generate_nconf@plt+0x30508>
  44ecf0:	ldr	x0, [sp, #624]
  44ecf4:	ldr	w1, [sp, #892]
  44ecf8:	ldur	x3, [x29, #-192]
  44ecfc:	ldur	x4, [x29, #-32]
  44ed00:	mov	w8, wzr
  44ed04:	mov	w2, w8
  44ed08:	adrp	x5, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44ed0c:	add	x5, x5, #0x243
  44ed10:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  44ed14:	stur	x0, [x29, #-40]
  44ed18:	ldur	x9, [x29, #-40]
  44ed1c:	cbnz	x9, 44ed30 <ASN1_generate_nconf@plt+0x30430>
  44ed20:	ldr	x8, [sp, #248]
  44ed24:	ldr	x0, [x8]
  44ed28:	bl	41e780 <ERR_print_errors@plt>
  44ed2c:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44ed30:	ldr	x0, [sp, #632]
  44ed34:	ldr	w1, [sp, #896]
  44ed38:	adrp	x2, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44ed3c:	add	x2, x2, #0x26e
  44ed40:	bl	46bd9c <ASN1_generate_nconf@plt+0x4d49c>
  44ed44:	stur	x0, [x29, #-112]
  44ed48:	ldur	x8, [x29, #-112]
  44ed4c:	cbnz	x8, 44ed60 <ASN1_generate_nconf@plt+0x30460>
  44ed50:	ldr	x8, [sp, #248]
  44ed54:	ldr	x0, [x8]
  44ed58:	bl	41e780 <ERR_print_errors@plt>
  44ed5c:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44ed60:	ldr	x8, [sp, #616]
  44ed64:	cbz	x8, 44ed90 <ASN1_generate_nconf@plt+0x30490>
  44ed68:	ldr	x0, [sp, #616]
  44ed6c:	sub	x1, x29, #0x58
  44ed70:	mov	w2, #0x8005                	// #32773
  44ed74:	mov	x8, xzr
  44ed78:	mov	x3, x8
  44ed7c:	adrp	x4, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44ed80:	add	x4, x4, #0x2b1
  44ed84:	bl	46ca14 <ASN1_generate_nconf@plt+0x4e114>
  44ed88:	cbnz	w0, 44ed90 <ASN1_generate_nconf@plt+0x30490>
  44ed8c:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44ed90:	ldr	x8, [sp, #768]
  44ed94:	cbz	x8, 44ee08 <ASN1_generate_nconf@plt+0x30508>
  44ed98:	ldr	x0, [sp, #600]
  44ed9c:	ldr	w1, [sp, #892]
  44eda0:	ldur	x3, [x29, #-192]
  44eda4:	ldur	x4, [x29, #-32]
  44eda8:	mov	w8, wzr
  44edac:	mov	w2, w8
  44edb0:	adrp	x5, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44edb4:	add	x5, x5, #0x23c
  44edb8:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  44edbc:	str	x0, [sp, #808]
  44edc0:	ldr	x9, [sp, #808]
  44edc4:	cbnz	x9, 44edd8 <ASN1_generate_nconf@plt+0x304d8>
  44edc8:	ldr	x8, [sp, #248]
  44edcc:	ldr	x0, [x8]
  44edd0:	bl	41e780 <ERR_print_errors@plt>
  44edd4:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44edd8:	ldr	x0, [sp, #608]
  44eddc:	ldr	w1, [sp, #896]
  44ede0:	adrp	x2, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44ede4:	add	x2, x2, #0x267
  44ede8:	bl	46bd9c <ASN1_generate_nconf@plt+0x4d49c>
  44edec:	str	x0, [sp, #800]
  44edf0:	ldr	x8, [sp, #800]
  44edf4:	cbnz	x8, 44ee08 <ASN1_generate_nconf@plt+0x30508>
  44edf8:	ldr	x8, [sp, #248]
  44edfc:	ldr	x0, [x8]
  44ee00:	bl	41e780 <ERR_print_errors@plt>
  44ee04:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44ee08:	ldr	x8, [sp, #744]
  44ee0c:	cbz	x8, 44ee30 <ASN1_generate_nconf@plt+0x30530>
  44ee10:	add	x8, sp, #0x2d8
  44ee14:	add	x0, x8, #0x8
  44ee18:	ldr	x1, [sp, #744]
  44ee1c:	bl	46efac <ASN1_generate_nconf@plt+0x506ac>
  44ee20:	str	x0, [sp, #728]
  44ee24:	ldr	x8, [sp, #728]
  44ee28:	cbnz	x8, 44ee30 <ASN1_generate_nconf@plt+0x30530>
  44ee2c:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44ee30:	mov	x8, xzr
  44ee34:	str	x8, [sp, #704]
  44ee38:	ldr	x8, [sp, #720]
  44ee3c:	cbz	x8, 44ee60 <ASN1_generate_nconf@plt+0x30560>
  44ee40:	add	x8, sp, #0x2c0
  44ee44:	add	x0, x8, #0x8
  44ee48:	ldr	x1, [sp, #720]
  44ee4c:	bl	46efac <ASN1_generate_nconf@plt+0x506ac>
  44ee50:	str	x0, [sp, #704]
  44ee54:	ldr	x8, [sp, #704]
  44ee58:	cbnz	x8, 44ee60 <ASN1_generate_nconf@plt+0x30560>
  44ee5c:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44ee60:	ldur	x8, [x29, #-216]
  44ee64:	cbz	x8, 44eef8 <ASN1_generate_nconf@plt+0x305f8>
  44ee68:	ldur	x0, [x29, #-216]
  44ee6c:	ldr	w1, [sp, #852]
  44ee70:	bl	46c378 <ASN1_generate_nconf@plt+0x4da78>
  44ee74:	str	x0, [sp, #512]
  44ee78:	ldr	x8, [sp, #512]
  44ee7c:	cbnz	x8, 44eea8 <ASN1_generate_nconf@plt+0x305a8>
  44ee80:	ldr	x8, [sp, #248]
  44ee84:	ldr	x0, [x8]
  44ee88:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44ee8c:	add	x1, x1, #0x174
  44ee90:	bl	41a930 <BIO_puts@plt>
  44ee94:	ldr	x8, [sp, #248]
  44ee98:	ldr	x9, [x8]
  44ee9c:	mov	x0, x9
  44eea0:	bl	41e780 <ERR_print_errors@plt>
  44eea4:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44eea8:	bl	450228 <ASN1_generate_nconf@plt+0x31928>
  44eeac:	stur	x0, [x29, #-104]
  44eeb0:	ldur	x8, [x29, #-104]
  44eeb4:	cbz	x8, 44eec8 <ASN1_generate_nconf@plt+0x305c8>
  44eeb8:	ldur	x0, [x29, #-104]
  44eebc:	ldr	x1, [sp, #512]
  44eec0:	bl	45023c <ASN1_generate_nconf@plt+0x3193c>
  44eec4:	cbnz	w0, 44eef8 <ASN1_generate_nconf@plt+0x305f8>
  44eec8:	ldr	x8, [sp, #248]
  44eecc:	ldr	x0, [x8]
  44eed0:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44eed4:	add	x1, x1, #0x187
  44eed8:	bl	41a930 <BIO_puts@plt>
  44eedc:	ldr	x8, [sp, #248]
  44eee0:	ldr	x9, [x8]
  44eee4:	mov	x0, x9
  44eee8:	bl	41e780 <ERR_print_errors@plt>
  44eeec:	ldr	x0, [sp, #512]
  44eef0:	bl	41cfc0 <X509_CRL_free@plt>
  44eef4:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44eef8:	ldr	x8, [sp, #592]
  44eefc:	cbz	x8, 44efb0 <ASN1_generate_nconf@plt+0x306b0>
  44ef00:	ldr	x8, [sp, #584]
  44ef04:	cbnz	x8, 44ef10 <ASN1_generate_nconf@plt+0x30610>
  44ef08:	ldr	x8, [sp, #592]
  44ef0c:	str	x8, [sp, #584]
  44ef10:	ldr	x0, [sp, #584]
  44ef14:	ldr	w1, [sp, #884]
  44ef18:	ldur	x3, [x29, #-176]
  44ef1c:	ldur	x4, [x29, #-32]
  44ef20:	mov	w8, wzr
  44ef24:	mov	w2, w8
  44ef28:	adrp	x5, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44ef2c:	add	x5, x5, #0x286
  44ef30:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  44ef34:	stur	x0, [x29, #-48]
  44ef38:	ldur	x9, [x29, #-48]
  44ef3c:	cbnz	x9, 44ef50 <ASN1_generate_nconf@plt+0x30650>
  44ef40:	ldr	x8, [sp, #248]
  44ef44:	ldr	x0, [x8]
  44ef48:	bl	41e780 <ERR_print_errors@plt>
  44ef4c:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44ef50:	ldr	x0, [sp, #592]
  44ef54:	ldr	w1, [sp, #888]
  44ef58:	adrp	x2, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44ef5c:	add	x2, x2, #0x267
  44ef60:	bl	46bd9c <ASN1_generate_nconf@plt+0x4d49c>
  44ef64:	stur	x0, [x29, #-120]
  44ef68:	ldur	x8, [x29, #-120]
  44ef6c:	cbnz	x8, 44ef80 <ASN1_generate_nconf@plt+0x30680>
  44ef70:	ldr	x8, [sp, #248]
  44ef74:	ldr	x0, [x8]
  44ef78:	bl	41e780 <ERR_print_errors@plt>
  44ef7c:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44ef80:	ldr	x8, [sp, #576]
  44ef84:	cbz	x8, 44efb0 <ASN1_generate_nconf@plt+0x306b0>
  44ef88:	ldr	x0, [sp, #576]
  44ef8c:	sub	x1, x29, #0x60
  44ef90:	mov	w2, #0x8005                	// #32773
  44ef94:	mov	x8, xzr
  44ef98:	mov	x3, x8
  44ef9c:	adrp	x4, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44efa0:	add	x4, x4, #0x2aa
  44efa4:	bl	46ca14 <ASN1_generate_nconf@plt+0x4e114>
  44efa8:	cbnz	w0, 44efb0 <ASN1_generate_nconf@plt+0x306b0>
  44efac:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44efb0:	ldr	x8, [sp, #296]
  44efb4:	ldr	x9, [x8]
  44efb8:	cbnz	x9, 44f02c <ASN1_generate_nconf@plt+0x3072c>
  44efbc:	ldr	x8, [sp, #272]
  44efc0:	ldr	w9, [x8]
  44efc4:	cbz	w9, 44f010 <ASN1_generate_nconf@plt+0x30710>
  44efc8:	ldr	x8, [sp, #288]
  44efcc:	ldr	w9, [x8]
  44efd0:	cbnz	w9, 44f010 <ASN1_generate_nconf@plt+0x30710>
  44efd4:	bl	41a9b0 <BIO_s_null@plt>
  44efd8:	bl	41b5c0 <BIO_new@plt>
  44efdc:	ldr	x8, [sp, #296]
  44efe0:	str	x0, [x8]
  44efe4:	ldr	x9, [sp, #280]
  44efe8:	ldr	w10, [x9]
  44efec:	cbz	w10, 44f00c <ASN1_generate_nconf@plt+0x3070c>
  44eff0:	ldr	x8, [sp, #240]
  44eff4:	ldr	x9, [x8]
  44eff8:	cbnz	x9, 44f00c <ASN1_generate_nconf@plt+0x3070c>
  44effc:	mov	w0, #0x8001                	// #32769
  44f000:	bl	46f580 <ASN1_generate_nconf@plt+0x50c80>
  44f004:	ldr	x8, [sp, #240]
  44f008:	str	x0, [x8]
  44f00c:	b	44f02c <ASN1_generate_nconf@plt+0x3072c>
  44f010:	ldr	x8, [sp, #296]
  44f014:	ldr	x9, [x8]
  44f018:	cbnz	x9, 44f02c <ASN1_generate_nconf@plt+0x3072c>
  44f01c:	mov	w0, #0x8001                	// #32769
  44f020:	bl	46f580 <ASN1_generate_nconf@plt+0x50c80>
  44f024:	ldr	x8, [sp, #296]
  44f028:	str	x0, [x8]
  44f02c:	ldr	w8, [sp, #912]
  44f030:	cbz	w8, 44f050 <ASN1_generate_nconf@plt+0x30750>
  44f034:	mov	x8, xzr
  44f038:	str	x8, [sp, #632]
  44f03c:	str	x8, [sp, #624]
  44f040:	str	x8, [sp, #592]
  44f044:	str	x8, [sp, #584]
  44f048:	str	x8, [sp, #608]
  44f04c:	str	x8, [sp, #600]
  44f050:	ldur	x0, [x29, #-64]
  44f054:	bl	41daf0 <SSL_CTX_new@plt>
  44f058:	ldr	x8, [sp, #328]
  44f05c:	str	x0, [x8]
  44f060:	ldr	x9, [x8]
  44f064:	cbnz	x9, 44f078 <ASN1_generate_nconf@plt+0x30778>
  44f068:	ldr	x8, [sp, #248]
  44f06c:	ldr	x0, [x8]
  44f070:	bl	41e780 <ERR_print_errors@plt>
  44f074:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44f078:	ldr	x8, [sp, #328]
  44f07c:	ldr	x0, [x8]
  44f080:	mov	w1, #0x4e                  	// #78
  44f084:	mov	x2, #0x4                   	// #4
  44f088:	mov	x9, xzr
  44f08c:	mov	x3, x9
  44f090:	bl	41ad30 <SSL_CTX_ctrl@plt>
  44f094:	ldr	w10, [sp, #872]
  44f098:	cbz	w10, 44f0ac <ASN1_generate_nconf@plt+0x307ac>
  44f09c:	ldr	x8, [sp, #328]
  44f0a0:	ldr	x0, [x8]
  44f0a4:	ldr	w1, [sp, #872]
  44f0a8:	bl	47592c <ASN1_generate_nconf@plt+0x5702c>
  44f0ac:	ldur	x0, [x29, #-56]
  44f0b0:	ldur	x1, [x29, #-80]
  44f0b4:	ldr	x8, [sp, #328]
  44f0b8:	ldr	x2, [x8]
  44f0bc:	bl	4755b8 <ASN1_generate_nconf@plt+0x56cb8>
  44f0c0:	cbnz	w0, 44f0c8 <ASN1_generate_nconf@plt+0x307c8>
  44f0c4:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44f0c8:	ldr	x8, [sp, #760]
  44f0cc:	cbz	x8, 44f110 <ASN1_generate_nconf@plt+0x30810>
  44f0d0:	ldr	x8, [sp, #328]
  44f0d4:	ldr	x0, [x8]
  44f0d8:	ldr	x1, [sp, #760]
  44f0dc:	bl	41e010 <SSL_CTX_config@plt>
  44f0e0:	cbnz	w0, 44f110 <ASN1_generate_nconf@plt+0x30810>
  44f0e4:	ldr	x8, [sp, #248]
  44f0e8:	ldr	x0, [x8]
  44f0ec:	ldr	x2, [sp, #760]
  44f0f0:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44f0f4:	add	x1, x1, #0x199
  44f0f8:	bl	4196e0 <BIO_printf@plt>
  44f0fc:	ldr	x8, [sp, #248]
  44f100:	ldr	x9, [x8]
  44f104:	mov	x0, x9
  44f108:	bl	41e780 <ERR_print_errors@plt>
  44f10c:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44f110:	ldr	w8, [sp, #660]
  44f114:	cbz	w8, 44f13c <ASN1_generate_nconf@plt+0x3083c>
  44f118:	ldr	x8, [sp, #328]
  44f11c:	ldr	x0, [x8]
  44f120:	ldrsw	x2, [sp, #660]
  44f124:	mov	w1, #0x7b                  	// #123
  44f128:	mov	x9, xzr
  44f12c:	mov	x3, x9
  44f130:	bl	41ad30 <SSL_CTX_ctrl@plt>
  44f134:	cbnz	x0, 44f13c <ASN1_generate_nconf@plt+0x3083c>
  44f138:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44f13c:	ldr	w8, [sp, #656]
  44f140:	cbz	w8, 44f168 <ASN1_generate_nconf@plt+0x30868>
  44f144:	ldr	x8, [sp, #328]
  44f148:	ldr	x0, [x8]
  44f14c:	ldrsw	x2, [sp, #656]
  44f150:	mov	w1, #0x7c                  	// #124
  44f154:	mov	x9, xzr
  44f158:	mov	x3, x9
  44f15c:	bl	41ad30 <SSL_CTX_ctrl@plt>
  44f160:	cbnz	x0, 44f168 <ASN1_generate_nconf@plt+0x30868>
  44f164:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44f168:	ldr	x8, [sp, #232]
  44f16c:	ldr	x9, [x8]
  44f170:	cbz	x9, 44f1f8 <ASN1_generate_nconf@plt+0x308f8>
  44f174:	ldr	x8, [sp, #232]
  44f178:	ldr	x0, [x8]
  44f17c:	bl	41e3c0 <strlen@plt>
  44f180:	cmp	x0, #0x20
  44f184:	b.cc	44f19c <ASN1_generate_nconf@plt+0x3089c>  // b.lo, b.ul, b.last
  44f188:	ldr	x8, [sp, #248]
  44f18c:	ldr	x0, [x8]
  44f190:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44f194:	add	x1, x1, #0x2ca
  44f198:	bl	4196e0 <BIO_printf@plt>
  44f19c:	ldr	x8, [sp, #328]
  44f1a0:	ldr	x0, [x8]
  44f1a4:	adrp	x1, 450000 <ASN1_generate_nconf@plt+0x31700>
  44f1a8:	add	x1, x1, #0x268
  44f1ac:	bl	41d710 <SSL_CTX_set_generate_session_id@plt>
  44f1b0:	cbnz	w0, 44f1dc <ASN1_generate_nconf@plt+0x308dc>
  44f1b4:	ldr	x8, [sp, #248]
  44f1b8:	ldr	x0, [x8]
  44f1bc:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44f1c0:	add	x1, x1, #0x311
  44f1c4:	bl	4196e0 <BIO_printf@plt>
  44f1c8:	ldr	x8, [sp, #248]
  44f1cc:	ldr	x9, [x8]
  44f1d0:	mov	x0, x9
  44f1d4:	bl	41e780 <ERR_print_errors@plt>
  44f1d8:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44f1dc:	ldr	x8, [sp, #248]
  44f1e0:	ldr	x0, [x8]
  44f1e4:	ldr	x9, [sp, #232]
  44f1e8:	ldr	x2, [x9]
  44f1ec:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44f1f0:	add	x1, x1, #0x32c
  44f1f4:	bl	4196e0 <BIO_printf@plt>
  44f1f8:	ldr	x8, [sp, #328]
  44f1fc:	ldr	x0, [x8]
  44f200:	mov	w1, #0x1                   	// #1
  44f204:	bl	41bb40 <SSL_CTX_set_quiet_shutdown@plt>
  44f208:	ldur	x8, [x29, #-72]
  44f20c:	cbz	x8, 44f220 <ASN1_generate_nconf@plt+0x30920>
  44f210:	ldr	x8, [sp, #328]
  44f214:	ldr	x0, [x8]
  44f218:	ldur	x1, [x29, #-72]
  44f21c:	bl	474670 <ASN1_generate_nconf@plt+0x55d70>
  44f220:	ldr	w8, [sp, #856]
  44f224:	cbz	w8, 44f23c <ASN1_generate_nconf@plt+0x3093c>
  44f228:	ldr	x8, [sp, #328]
  44f22c:	ldr	x0, [x8]
  44f230:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54700>
  44f234:	add	x1, x1, #0xce4
  44f238:	bl	41cb00 <SSL_CTX_set_info_callback@plt>
  44f23c:	ldur	w8, [x29, #-252]
  44f240:	cbz	w8, 44f264 <ASN1_generate_nconf@plt+0x30964>
  44f244:	ldr	x8, [sp, #328]
  44f248:	ldr	x0, [x8]
  44f24c:	mov	w1, #0x2c                  	// #44
  44f250:	mov	x9, xzr
  44f254:	mov	x2, x9
  44f258:	mov	x3, x9
  44f25c:	bl	41ad30 <SSL_CTX_ctrl@plt>
  44f260:	b	44f298 <ASN1_generate_nconf@plt+0x30998>
  44f264:	ldur	w8, [x29, #-256]
  44f268:	cbz	w8, 44f27c <ASN1_generate_nconf@plt+0x3097c>
  44f26c:	ldr	x8, [sp, #328]
  44f270:	ldr	x0, [x8]
  44f274:	bl	45038c <ASN1_generate_nconf@plt+0x31a8c>
  44f278:	b	44f298 <ASN1_generate_nconf@plt+0x30998>
  44f27c:	ldr	x8, [sp, #328]
  44f280:	ldr	x0, [x8]
  44f284:	mov	w1, #0x2a                  	// #42
  44f288:	mov	x2, #0x80                  	// #128
  44f28c:	mov	x9, xzr
  44f290:	mov	x3, x9
  44f294:	bl	41ad30 <SSL_CTX_ctrl@plt>
  44f298:	ldr	x8, [sp, #256]
  44f29c:	ldr	w9, [x8]
  44f2a0:	cbz	w9, 44f2c0 <ASN1_generate_nconf@plt+0x309c0>
  44f2a4:	ldr	x8, [sp, #328]
  44f2a8:	ldr	x0, [x8]
  44f2ac:	mov	w1, #0x21                  	// #33
  44f2b0:	mov	x2, #0x100                 	// #256
  44f2b4:	mov	x9, xzr
  44f2b8:	mov	x3, x9
  44f2bc:	bl	41ad30 <SSL_CTX_ctrl@plt>
  44f2c0:	ldr	w8, [sp, #564]
  44f2c4:	cmp	w8, #0x0
  44f2c8:	cset	w8, ls  // ls = plast
  44f2cc:	tbnz	w8, #0, 44f314 <ASN1_generate_nconf@plt+0x30a14>
  44f2d0:	ldr	x8, [sp, #328]
  44f2d4:	ldr	x0, [x8]
  44f2d8:	ldr	w9, [sp, #564]
  44f2dc:	mov	w2, w9
  44f2e0:	mov	w1, #0x34                  	// #52
  44f2e4:	mov	x10, xzr
  44f2e8:	mov	x3, x10
  44f2ec:	bl	41ad30 <SSL_CTX_ctrl@plt>
  44f2f0:	cbnz	x0, 44f314 <ASN1_generate_nconf@plt+0x30a14>
  44f2f4:	ldr	x8, [sp, #248]
  44f2f8:	ldr	x0, [x8]
  44f2fc:	ldur	x2, [x29, #-224]
  44f300:	ldr	w3, [sp, #564]
  44f304:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44f308:	add	x1, x1, #0x1d6
  44f30c:	bl	4196e0 <BIO_printf@plt>
  44f310:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44f314:	ldr	w8, [sp, #560]
  44f318:	cmp	w8, #0x0
  44f31c:	cset	w8, ls  // ls = plast
  44f320:	tbnz	w8, #0, 44f368 <ASN1_generate_nconf@plt+0x30a68>
  44f324:	ldr	x8, [sp, #328]
  44f328:	ldr	x0, [x8]
  44f32c:	ldr	w9, [sp, #560]
  44f330:	mov	w2, w9
  44f334:	mov	w1, #0x7d                  	// #125
  44f338:	mov	x10, xzr
  44f33c:	mov	x3, x10
  44f340:	bl	41ad30 <SSL_CTX_ctrl@plt>
  44f344:	cbnz	x0, 44f368 <ASN1_generate_nconf@plt+0x30a68>
  44f348:	ldr	x8, [sp, #248]
  44f34c:	ldr	x0, [x8]
  44f350:	ldur	x2, [x29, #-224]
  44f354:	ldr	w3, [sp, #560]
  44f358:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44f35c:	add	x1, x1, #0x20f
  44f360:	bl	4196e0 <BIO_printf@plt>
  44f364:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44f368:	ldr	w8, [sp, #556]
  44f36c:	cmp	w8, #0x0
  44f370:	cset	w8, ls  // ls = plast
  44f374:	tbnz	w8, #0, 44f3bc <ASN1_generate_nconf@plt+0x30abc>
  44f378:	ldr	x8, [sp, #328]
  44f37c:	ldr	x0, [x8]
  44f380:	ldr	w9, [sp, #556]
  44f384:	mov	w2, w9
  44f388:	mov	w1, #0x7e                  	// #126
  44f38c:	mov	x10, xzr
  44f390:	mov	x3, x10
  44f394:	bl	41ad30 <SSL_CTX_ctrl@plt>
  44f398:	cbnz	x0, 44f3bc <ASN1_generate_nconf@plt+0x30abc>
  44f39c:	ldr	x8, [sp, #248]
  44f3a0:	ldr	x0, [x8]
  44f3a4:	ldur	x2, [x29, #-224]
  44f3a8:	ldr	w3, [sp, #556]
  44f3ac:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44f3b0:	add	x1, x1, #0x24a
  44f3b4:	bl	4196e0 <BIO_printf@plt>
  44f3b8:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44f3bc:	ldr	w8, [sp, #756]
  44f3c0:	cmp	w8, #0x0
  44f3c4:	cset	w8, le
  44f3c8:	tbnz	w8, #0, 44f3dc <ASN1_generate_nconf@plt+0x30adc>
  44f3cc:	ldr	x8, [sp, #328]
  44f3d0:	ldr	x0, [x8]
  44f3d4:	ldrsw	x1, [sp, #756]
  44f3d8:	bl	41add0 <SSL_CTX_set_default_read_buffer_len@plt>
  44f3dc:	ldr	x8, [sp, #664]
  44f3e0:	cbz	x8, 44f420 <ASN1_generate_nconf@plt+0x30b20>
  44f3e4:	ldr	x8, [sp, #328]
  44f3e8:	ldr	x0, [x8]
  44f3ec:	ldr	x1, [sp, #664]
  44f3f0:	bl	41a700 <SSL_CTX_set_tlsext_use_srtp@plt>
  44f3f4:	cbz	w0, 44f420 <ASN1_generate_nconf@plt+0x30b20>
  44f3f8:	ldr	x8, [sp, #248]
  44f3fc:	ldr	x0, [x8]
  44f400:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44f404:	add	x1, x1, #0x377
  44f408:	bl	4196e0 <BIO_printf@plt>
  44f40c:	ldr	x8, [sp, #248]
  44f410:	ldr	x9, [x8]
  44f414:	mov	x0, x9
  44f418:	bl	41e780 <ERR_print_errors@plt>
  44f41c:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44f420:	ldr	x8, [sp, #328]
  44f424:	ldr	x0, [x8]
  44f428:	ldur	x1, [x29, #-144]
  44f42c:	ldur	x2, [x29, #-136]
  44f430:	ldr	w3, [sp, #900]
  44f434:	ldr	w4, [sp, #904]
  44f438:	bl	46a9f4 <ASN1_generate_nconf@plt+0x4c0f4>
  44f43c:	cbnz	w0, 44f450 <ASN1_generate_nconf@plt+0x30b50>
  44f440:	ldr	x8, [sp, #248]
  44f444:	ldr	x0, [x8]
  44f448:	bl	41e780 <ERR_print_errors@plt>
  44f44c:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44f450:	ldur	w8, [x29, #-244]
  44f454:	cbz	w8, 44f494 <ASN1_generate_nconf@plt+0x30b94>
  44f458:	ldr	x8, [sp, #328]
  44f45c:	ldr	x0, [x8]
  44f460:	ldur	x1, [x29, #-128]
  44f464:	bl	41be70 <SSL_CTX_set1_param@plt>
  44f468:	cbnz	w0, 44f494 <ASN1_generate_nconf@plt+0x30b94>
  44f46c:	ldr	x8, [sp, #248]
  44f470:	ldr	x0, [x8]
  44f474:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44f478:	add	x1, x1, #0x1b9
  44f47c:	bl	4196e0 <BIO_printf@plt>
  44f480:	ldr	x8, [sp, #248]
  44f484:	ldr	x9, [x8]
  44f488:	mov	x0, x9
  44f48c:	bl	41e780 <ERR_print_errors@plt>
  44f490:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44f494:	ldr	x8, [sp, #328]
  44f498:	ldr	x0, [x8]
  44f49c:	ldur	x1, [x29, #-104]
  44f4a0:	mov	w9, wzr
  44f4a4:	mov	w2, w9
  44f4a8:	bl	47574c <ASN1_generate_nconf@plt+0x56e4c>
  44f4ac:	ldr	x8, [sp, #328]
  44f4b0:	ldr	x10, [x8]
  44f4b4:	ldur	x1, [x29, #-200]
  44f4b8:	ldur	x2, [x29, #-208]
  44f4bc:	ldur	x3, [x29, #-152]
  44f4c0:	ldur	x4, [x29, #-160]
  44f4c4:	ldur	x5, [x29, #-104]
  44f4c8:	ldr	w6, [sp, #848]
  44f4cc:	mov	x0, x10
  44f4d0:	bl	47580c <ASN1_generate_nconf@plt+0x56f0c>
  44f4d4:	cbnz	w0, 44f500 <ASN1_generate_nconf@plt+0x30c00>
  44f4d8:	ldr	x8, [sp, #248]
  44f4dc:	ldr	x0, [x8]
  44f4e0:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44f4e4:	add	x1, x1, #0x2b6
  44f4e8:	bl	4196e0 <BIO_printf@plt>
  44f4ec:	ldr	x8, [sp, #248]
  44f4f0:	ldr	x9, [x8]
  44f4f4:	mov	x0, x9
  44f4f8:	bl	41e780 <ERR_print_errors@plt>
  44f4fc:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44f500:	ldr	x8, [sp, #800]
  44f504:	cbz	x8, 44f530 <ASN1_generate_nconf@plt+0x30c30>
  44f508:	ldur	x0, [x29, #-64]
  44f50c:	bl	41daf0 <SSL_CTX_new@plt>
  44f510:	ldr	x8, [sp, #336]
  44f514:	str	x0, [x8]
  44f518:	ldr	x9, [x8]
  44f51c:	cbnz	x9, 44f530 <ASN1_generate_nconf@plt+0x30c30>
  44f520:	ldr	x8, [sp, #248]
  44f524:	ldr	x0, [x8]
  44f528:	bl	41e780 <ERR_print_errors@plt>
  44f52c:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44f530:	ldr	x8, [sp, #336]
  44f534:	ldr	x9, [x8]
  44f538:	cbz	x9, 44f76c <ASN1_generate_nconf@plt+0x30e6c>
  44f53c:	ldr	x8, [sp, #296]
  44f540:	ldr	x0, [x8]
  44f544:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44f548:	add	x1, x1, #0x341
  44f54c:	bl	4196e0 <BIO_printf@plt>
  44f550:	ldr	w9, [sp, #872]
  44f554:	cbz	w9, 44f568 <ASN1_generate_nconf@plt+0x30c68>
  44f558:	ldr	x8, [sp, #328]
  44f55c:	ldr	x0, [x8]
  44f560:	ldr	w1, [sp, #872]
  44f564:	bl	47592c <ASN1_generate_nconf@plt+0x5702c>
  44f568:	ldr	x8, [sp, #232]
  44f56c:	ldr	x9, [x8]
  44f570:	cbz	x9, 44f5f8 <ASN1_generate_nconf@plt+0x30cf8>
  44f574:	ldr	x8, [sp, #232]
  44f578:	ldr	x0, [x8]
  44f57c:	bl	41e3c0 <strlen@plt>
  44f580:	cmp	x0, #0x20
  44f584:	b.cc	44f59c <ASN1_generate_nconf@plt+0x30c9c>  // b.lo, b.ul, b.last
  44f588:	ldr	x8, [sp, #248]
  44f58c:	ldr	x0, [x8]
  44f590:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44f594:	add	x1, x1, #0x2ca
  44f598:	bl	4196e0 <BIO_printf@plt>
  44f59c:	ldr	x8, [sp, #336]
  44f5a0:	ldr	x0, [x8]
  44f5a4:	adrp	x1, 450000 <ASN1_generate_nconf@plt+0x31700>
  44f5a8:	add	x1, x1, #0x268
  44f5ac:	bl	41d710 <SSL_CTX_set_generate_session_id@plt>
  44f5b0:	cbnz	w0, 44f5dc <ASN1_generate_nconf@plt+0x30cdc>
  44f5b4:	ldr	x8, [sp, #248]
  44f5b8:	ldr	x0, [x8]
  44f5bc:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44f5c0:	add	x1, x1, #0x311
  44f5c4:	bl	4196e0 <BIO_printf@plt>
  44f5c8:	ldr	x8, [sp, #248]
  44f5cc:	ldr	x9, [x8]
  44f5d0:	mov	x0, x9
  44f5d4:	bl	41e780 <ERR_print_errors@plt>
  44f5d8:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44f5dc:	ldr	x8, [sp, #248]
  44f5e0:	ldr	x0, [x8]
  44f5e4:	ldr	x9, [sp, #232]
  44f5e8:	ldr	x2, [x9]
  44f5ec:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44f5f0:	add	x1, x1, #0x32c
  44f5f4:	bl	4196e0 <BIO_printf@plt>
  44f5f8:	ldr	x8, [sp, #336]
  44f5fc:	ldr	x0, [x8]
  44f600:	mov	w1, #0x1                   	// #1
  44f604:	bl	41bb40 <SSL_CTX_set_quiet_shutdown@plt>
  44f608:	ldur	x8, [x29, #-72]
  44f60c:	cbz	x8, 44f620 <ASN1_generate_nconf@plt+0x30d20>
  44f610:	ldr	x8, [sp, #336]
  44f614:	ldr	x0, [x8]
  44f618:	ldur	x1, [x29, #-72]
  44f61c:	bl	474670 <ASN1_generate_nconf@plt+0x55d70>
  44f620:	ldr	w8, [sp, #856]
  44f624:	cbz	w8, 44f63c <ASN1_generate_nconf@plt+0x30d3c>
  44f628:	ldr	x8, [sp, #336]
  44f62c:	ldr	x0, [x8]
  44f630:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54700>
  44f634:	add	x1, x1, #0xce4
  44f638:	bl	41cb00 <SSL_CTX_set_info_callback@plt>
  44f63c:	ldur	w8, [x29, #-252]
  44f640:	cbz	w8, 44f664 <ASN1_generate_nconf@plt+0x30d64>
  44f644:	ldr	x8, [sp, #336]
  44f648:	ldr	x0, [x8]
  44f64c:	mov	w1, #0x2c                  	// #44
  44f650:	mov	x9, xzr
  44f654:	mov	x2, x9
  44f658:	mov	x3, x9
  44f65c:	bl	41ad30 <SSL_CTX_ctrl@plt>
  44f660:	b	44f698 <ASN1_generate_nconf@plt+0x30d98>
  44f664:	ldur	w8, [x29, #-256]
  44f668:	cbz	w8, 44f67c <ASN1_generate_nconf@plt+0x30d7c>
  44f66c:	ldr	x8, [sp, #336]
  44f670:	ldr	x0, [x8]
  44f674:	bl	45038c <ASN1_generate_nconf@plt+0x31a8c>
  44f678:	b	44f698 <ASN1_generate_nconf@plt+0x30d98>
  44f67c:	ldr	x8, [sp, #336]
  44f680:	ldr	x0, [x8]
  44f684:	mov	w1, #0x2a                  	// #42
  44f688:	mov	x2, #0x80                  	// #128
  44f68c:	mov	x9, xzr
  44f690:	mov	x3, x9
  44f694:	bl	41ad30 <SSL_CTX_ctrl@plt>
  44f698:	ldr	x8, [sp, #256]
  44f69c:	ldr	w9, [x8]
  44f6a0:	cbz	w9, 44f6c0 <ASN1_generate_nconf@plt+0x30dc0>
  44f6a4:	ldr	x8, [sp, #336]
  44f6a8:	ldr	x0, [x8]
  44f6ac:	mov	w1, #0x21                  	// #33
  44f6b0:	mov	x2, #0x100                 	// #256
  44f6b4:	mov	x9, xzr
  44f6b8:	mov	x3, x9
  44f6bc:	bl	41ad30 <SSL_CTX_ctrl@plt>
  44f6c0:	ldr	x8, [sp, #336]
  44f6c4:	ldr	x0, [x8]
  44f6c8:	ldur	x1, [x29, #-144]
  44f6cc:	ldur	x2, [x29, #-136]
  44f6d0:	ldr	w3, [sp, #900]
  44f6d4:	ldr	w4, [sp, #904]
  44f6d8:	bl	46a9f4 <ASN1_generate_nconf@plt+0x4c0f4>
  44f6dc:	cbnz	w0, 44f6f0 <ASN1_generate_nconf@plt+0x30df0>
  44f6e0:	ldr	x8, [sp, #248]
  44f6e4:	ldr	x0, [x8]
  44f6e8:	bl	41e780 <ERR_print_errors@plt>
  44f6ec:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44f6f0:	ldur	w8, [x29, #-244]
  44f6f4:	cbz	w8, 44f734 <ASN1_generate_nconf@plt+0x30e34>
  44f6f8:	ldr	x8, [sp, #336]
  44f6fc:	ldr	x0, [x8]
  44f700:	ldur	x1, [x29, #-128]
  44f704:	bl	41be70 <SSL_CTX_set1_param@plt>
  44f708:	cbnz	w0, 44f734 <ASN1_generate_nconf@plt+0x30e34>
  44f70c:	ldr	x8, [sp, #248]
  44f710:	ldr	x0, [x8]
  44f714:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44f718:	add	x1, x1, #0x1b9
  44f71c:	bl	4196e0 <BIO_printf@plt>
  44f720:	ldr	x8, [sp, #248]
  44f724:	ldr	x9, [x8]
  44f728:	mov	x0, x9
  44f72c:	bl	41e780 <ERR_print_errors@plt>
  44f730:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44f734:	ldr	x8, [sp, #336]
  44f738:	ldr	x0, [x8]
  44f73c:	ldur	x1, [x29, #-104]
  44f740:	mov	w9, wzr
  44f744:	mov	w2, w9
  44f748:	bl	47574c <ASN1_generate_nconf@plt+0x56e4c>
  44f74c:	ldur	x8, [x29, #-56]
  44f750:	ldur	x1, [x29, #-80]
  44f754:	ldr	x10, [sp, #336]
  44f758:	ldr	x2, [x10]
  44f75c:	mov	x0, x8
  44f760:	bl	4755b8 <ASN1_generate_nconf@plt+0x56cb8>
  44f764:	cbnz	w0, 44f76c <ASN1_generate_nconf@plt+0x30e6c>
  44f768:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44f76c:	ldr	x8, [sp, #728]
  44f770:	cbz	x8, 44f78c <ASN1_generate_nconf@plt+0x30e8c>
  44f774:	ldr	x8, [sp, #328]
  44f778:	ldr	x0, [x8]
  44f77c:	adrp	x1, 450000 <ASN1_generate_nconf@plt+0x31700>
  44f780:	add	x1, x1, #0x40c
  44f784:	add	x2, sp, #0x2d8
  44f788:	bl	41b990 <SSL_CTX_set_next_protos_advertised_cb@plt>
  44f78c:	ldr	x8, [sp, #704]
  44f790:	cbz	x8, 44f7ac <ASN1_generate_nconf@plt+0x30eac>
  44f794:	ldr	x8, [sp, #328]
  44f798:	ldr	x0, [x8]
  44f79c:	adrp	x1, 450000 <ASN1_generate_nconf@plt+0x31700>
  44f7a0:	add	x1, x1, #0x458
  44f7a4:	add	x2, sp, #0x2c0
  44f7a8:	bl	41cd80 <SSL_CTX_set_alpn_select_cb@plt>
  44f7ac:	ldr	w8, [sp, #916]
  44f7b0:	cbnz	w8, 44f9a0 <ASN1_generate_nconf@plt+0x310a0>
  44f7b4:	mov	x8, xzr
  44f7b8:	str	x8, [sp, #504]
  44f7bc:	ldr	x8, [sp, #920]
  44f7c0:	cbz	x8, 44f7d4 <ASN1_generate_nconf@plt+0x30ed4>
  44f7c4:	ldr	x0, [sp, #920]
  44f7c8:	bl	450608 <ASN1_generate_nconf@plt+0x31d08>
  44f7cc:	str	x0, [sp, #504]
  44f7d0:	b	44f7e8 <ASN1_generate_nconf@plt+0x30ee8>
  44f7d4:	ldr	x8, [sp, #632]
  44f7d8:	cbz	x8, 44f7e8 <ASN1_generate_nconf@plt+0x30ee8>
  44f7dc:	ldr	x0, [sp, #632]
  44f7e0:	bl	450608 <ASN1_generate_nconf@plt+0x31d08>
  44f7e4:	str	x0, [sp, #504]
  44f7e8:	ldr	x8, [sp, #504]
  44f7ec:	cbz	x8, 44f808 <ASN1_generate_nconf@plt+0x30f08>
  44f7f0:	ldr	x8, [sp, #296]
  44f7f4:	ldr	x0, [x8]
  44f7f8:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44f7fc:	add	x1, x1, #0x363
  44f800:	bl	4196e0 <BIO_printf@plt>
  44f804:	b	44f81c <ASN1_generate_nconf@plt+0x30f1c>
  44f808:	ldr	x8, [sp, #296]
  44f80c:	ldr	x0, [x8]
  44f810:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44f814:	add	x1, x1, #0x37f
  44f818:	bl	4196e0 <BIO_printf@plt>
  44f81c:	ldr	x8, [sp, #296]
  44f820:	ldr	x0, [x8]
  44f824:	mov	w1, #0xb                   	// #11
  44f828:	mov	x9, xzr
  44f82c:	mov	x2, x9
  44f830:	mov	x3, x9
  44f834:	bl	41de30 <BIO_ctrl@plt>
  44f838:	ldr	x8, [sp, #504]
  44f83c:	cbnz	x8, 44f860 <ASN1_generate_nconf@plt+0x30f60>
  44f840:	ldr	x8, [sp, #328]
  44f844:	ldr	x0, [x8]
  44f848:	mov	w1, #0x76                  	// #118
  44f84c:	mov	x2, #0x1                   	// #1
  44f850:	mov	x9, xzr
  44f854:	mov	x3, x9
  44f858:	bl	41ad30 <SSL_CTX_ctrl@plt>
  44f85c:	b	44f8b0 <ASN1_generate_nconf@plt+0x30fb0>
  44f860:	ldr	x8, [sp, #328]
  44f864:	ldr	x0, [x8]
  44f868:	ldr	x3, [sp, #504]
  44f86c:	mov	w1, #0x3                   	// #3
  44f870:	mov	x9, xzr
  44f874:	mov	x2, x9
  44f878:	bl	41ad30 <SSL_CTX_ctrl@plt>
  44f87c:	cbnz	x0, 44f8b0 <ASN1_generate_nconf@plt+0x30fb0>
  44f880:	ldr	x8, [sp, #248]
  44f884:	ldr	x0, [x8]
  44f888:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44f88c:	add	x1, x1, #0x3a1
  44f890:	bl	41a930 <BIO_puts@plt>
  44f894:	ldr	x8, [sp, #248]
  44f898:	ldr	x9, [x8]
  44f89c:	mov	x0, x9
  44f8a0:	bl	41e780 <ERR_print_errors@plt>
  44f8a4:	ldr	x0, [sp, #504]
  44f8a8:	bl	41d1d0 <DH_free@plt>
  44f8ac:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44f8b0:	ldr	x8, [sp, #336]
  44f8b4:	ldr	x9, [x8]
  44f8b8:	cbz	x9, 44f998 <ASN1_generate_nconf@plt+0x31098>
  44f8bc:	ldr	x8, [sp, #920]
  44f8c0:	cbnz	x8, 44f920 <ASN1_generate_nconf@plt+0x31020>
  44f8c4:	ldr	x0, [sp, #608]
  44f8c8:	bl	450608 <ASN1_generate_nconf@plt+0x31d08>
  44f8cc:	str	x0, [sp, #496]
  44f8d0:	ldr	x8, [sp, #496]
  44f8d4:	cbz	x8, 44f920 <ASN1_generate_nconf@plt+0x31020>
  44f8d8:	ldr	x8, [sp, #296]
  44f8dc:	ldr	x0, [x8]
  44f8e0:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44f8e4:	add	x1, x1, #0x363
  44f8e8:	bl	4196e0 <BIO_printf@plt>
  44f8ec:	ldr	x8, [sp, #296]
  44f8f0:	ldr	x9, [x8]
  44f8f4:	mov	x0, x9
  44f8f8:	mov	w1, #0xb                   	// #11
  44f8fc:	mov	x9, xzr
  44f900:	mov	x2, x9
  44f904:	mov	x3, x9
  44f908:	bl	41de30 <BIO_ctrl@plt>
  44f90c:	ldr	x8, [sp, #504]
  44f910:	mov	x0, x8
  44f914:	bl	41d1d0 <DH_free@plt>
  44f918:	ldr	x8, [sp, #496]
  44f91c:	str	x8, [sp, #504]
  44f920:	ldr	x8, [sp, #504]
  44f924:	cbnz	x8, 44f948 <ASN1_generate_nconf@plt+0x31048>
  44f928:	ldr	x8, [sp, #336]
  44f92c:	ldr	x0, [x8]
  44f930:	mov	w1, #0x76                  	// #118
  44f934:	mov	x2, #0x1                   	// #1
  44f938:	mov	x9, xzr
  44f93c:	mov	x3, x9
  44f940:	bl	41ad30 <SSL_CTX_ctrl@plt>
  44f944:	b	44f998 <ASN1_generate_nconf@plt+0x31098>
  44f948:	ldr	x8, [sp, #336]
  44f94c:	ldr	x0, [x8]
  44f950:	ldr	x3, [sp, #504]
  44f954:	mov	w1, #0x3                   	// #3
  44f958:	mov	x9, xzr
  44f95c:	mov	x2, x9
  44f960:	bl	41ad30 <SSL_CTX_ctrl@plt>
  44f964:	cbnz	x0, 44f998 <ASN1_generate_nconf@plt+0x31098>
  44f968:	ldr	x8, [sp, #248]
  44f96c:	ldr	x0, [x8]
  44f970:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44f974:	add	x1, x1, #0x3a1
  44f978:	bl	41a930 <BIO_puts@plt>
  44f97c:	ldr	x8, [sp, #248]
  44f980:	ldr	x9, [x8]
  44f984:	mov	x0, x9
  44f988:	bl	41e780 <ERR_print_errors@plt>
  44f98c:	ldr	x0, [sp, #504]
  44f990:	bl	41d1d0 <DH_free@plt>
  44f994:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44f998:	ldr	x0, [sp, #504]
  44f99c:	bl	41d1d0 <DH_free@plt>
  44f9a0:	ldr	x8, [sp, #328]
  44f9a4:	ldr	x0, [x8]
  44f9a8:	ldur	x1, [x29, #-112]
  44f9ac:	ldur	x2, [x29, #-40]
  44f9b0:	ldur	x3, [x29, #-88]
  44f9b4:	ldur	w4, [x29, #-248]
  44f9b8:	bl	472ee4 <ASN1_generate_nconf@plt+0x545e4>
  44f9bc:	cbnz	w0, 44f9c4 <ASN1_generate_nconf@plt+0x310c4>
  44f9c0:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44f9c4:	ldr	x8, [sp, #544]
  44f9c8:	cbz	x8, 44f9f0 <ASN1_generate_nconf@plt+0x310f0>
  44f9cc:	ldr	x8, [sp, #328]
  44f9d0:	ldr	x0, [x8]
  44f9d4:	ldr	x1, [sp, #544]
  44f9d8:	bl	4196b0 <SSL_CTX_use_serverinfo_file@plt>
  44f9dc:	cbnz	w0, 44f9f0 <ASN1_generate_nconf@plt+0x310f0>
  44f9e0:	ldr	x8, [sp, #248]
  44f9e4:	ldr	x0, [x8]
  44f9e8:	bl	41e780 <ERR_print_errors@plt>
  44f9ec:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44f9f0:	ldr	x8, [sp, #336]
  44f9f4:	ldr	x9, [x8]
  44f9f8:	cbz	x9, 44fa24 <ASN1_generate_nconf@plt+0x31124>
  44f9fc:	ldr	x8, [sp, #336]
  44fa00:	ldr	x0, [x8]
  44fa04:	ldr	x1, [sp, #800]
  44fa08:	ldr	x2, [sp, #808]
  44fa0c:	ldur	w4, [x29, #-248]
  44fa10:	mov	x9, xzr
  44fa14:	mov	x3, x9
  44fa18:	bl	472ee4 <ASN1_generate_nconf@plt+0x545e4>
  44fa1c:	cbnz	w0, 44fa24 <ASN1_generate_nconf@plt+0x31124>
  44fa20:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44fa24:	ldur	x8, [x29, #-120]
  44fa28:	cbz	x8, 44fa50 <ASN1_generate_nconf@plt+0x31150>
  44fa2c:	ldr	x8, [sp, #328]
  44fa30:	ldr	x0, [x8]
  44fa34:	ldur	x1, [x29, #-120]
  44fa38:	ldur	x2, [x29, #-48]
  44fa3c:	ldur	x3, [x29, #-96]
  44fa40:	ldur	w4, [x29, #-248]
  44fa44:	bl	472ee4 <ASN1_generate_nconf@plt+0x545e4>
  44fa48:	cbnz	w0, 44fa50 <ASN1_generate_nconf@plt+0x31150>
  44fa4c:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44fa50:	ldr	w8, [sp, #568]
  44fa54:	cbz	w8, 44fa8c <ASN1_generate_nconf@plt+0x3118c>
  44fa58:	ldr	x8, [sp, #328]
  44fa5c:	ldr	x0, [x8]
  44fa60:	adrp	x1, 450000 <ASN1_generate_nconf@plt+0x31700>
  44fa64:	add	x1, x1, #0x674
  44fa68:	bl	419eb0 <SSL_CTX_set_not_resumable_session_callback@plt>
  44fa6c:	ldr	x8, [sp, #336]
  44fa70:	ldr	x9, [x8]
  44fa74:	cbz	x9, 44fa8c <ASN1_generate_nconf@plt+0x3118c>
  44fa78:	ldr	x8, [sp, #336]
  44fa7c:	ldr	x0, [x8]
  44fa80:	adrp	x1, 450000 <ASN1_generate_nconf@plt+0x31700>
  44fa84:	add	x1, x1, #0x674
  44fa88:	bl	419eb0 <SSL_CTX_set_not_resumable_session_callback@plt>
  44fa8c:	ldr	x8, [sp, #224]
  44fa90:	ldr	x9, [x8]
  44fa94:	cbz	x9, 44facc <ASN1_generate_nconf@plt+0x311cc>
  44fa98:	ldr	x8, [sp, #288]
  44fa9c:	ldr	w9, [x8]
  44faa0:	cbz	w9, 44fab8 <ASN1_generate_nconf@plt+0x311b8>
  44faa4:	ldr	x8, [sp, #296]
  44faa8:	ldr	x0, [x8]
  44faac:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44fab0:	add	x1, x1, #0x3c3
  44fab4:	bl	4196e0 <BIO_printf@plt>
  44fab8:	ldr	x8, [sp, #328]
  44fabc:	ldr	x0, [x8]
  44fac0:	adrp	x1, 450000 <ASN1_generate_nconf@plt+0x31700>
  44fac4:	add	x1, x1, #0x68c
  44fac8:	bl	41a660 <SSL_CTX_set_psk_server_callback@plt>
  44facc:	ldr	x8, [sp, #328]
  44fad0:	ldr	x0, [x8]
  44fad4:	ldr	x1, [sp, #696]
  44fad8:	bl	41e070 <SSL_CTX_use_psk_identity_hint@plt>
  44fadc:	cbnz	w0, 44fb08 <ASN1_generate_nconf@plt+0x31208>
  44fae0:	ldr	x8, [sp, #248]
  44fae4:	ldr	x0, [x8]
  44fae8:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44faec:	add	x1, x1, #0x3eb
  44faf0:	bl	4196e0 <BIO_printf@plt>
  44faf4:	ldr	x8, [sp, #248]
  44faf8:	ldr	x9, [x8]
  44fafc:	mov	x0, x9
  44fb00:	bl	41e780 <ERR_print_errors@plt>
  44fb04:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44fb08:	ldr	x8, [sp, #520]
  44fb0c:	cbz	x8, 44fbb8 <ASN1_generate_nconf@plt+0x312b8>
  44fb10:	ldr	x0, [sp, #520]
  44fb14:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  44fb18:	add	x1, x1, #0x45a
  44fb1c:	bl	41b160 <BIO_new_file@plt>
  44fb20:	str	x0, [sp, #488]
  44fb24:	ldr	x8, [sp, #488]
  44fb28:	cbnz	x8, 44fb58 <ASN1_generate_nconf@plt+0x31258>
  44fb2c:	ldr	x8, [sp, #248]
  44fb30:	ldr	x0, [x8]
  44fb34:	ldr	x2, [sp, #520]
  44fb38:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44fb3c:	add	x1, x1, #0x337
  44fb40:	bl	4196e0 <BIO_printf@plt>
  44fb44:	ldr	x8, [sp, #248]
  44fb48:	ldr	x9, [x8]
  44fb4c:	mov	x0, x9
  44fb50:	bl	41e780 <ERR_print_errors@plt>
  44fb54:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44fb58:	ldr	x0, [sp, #488]
  44fb5c:	mov	x8, xzr
  44fb60:	mov	x1, x8
  44fb64:	mov	x2, x8
  44fb68:	mov	x3, x8
  44fb6c:	bl	41c500 <PEM_read_bio_SSL_SESSION@plt>
  44fb70:	ldr	x8, [sp, #216]
  44fb74:	str	x0, [x8]
  44fb78:	ldr	x0, [sp, #488]
  44fb7c:	bl	41de90 <BIO_free@plt>
  44fb80:	ldr	x8, [sp, #216]
  44fb84:	ldr	x9, [x8]
  44fb88:	cbnz	x9, 44fbb8 <ASN1_generate_nconf@plt+0x312b8>
  44fb8c:	ldr	x8, [sp, #248]
  44fb90:	ldr	x0, [x8]
  44fb94:	ldr	x2, [sp, #520]
  44fb98:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  44fb9c:	add	x1, x1, #0x357
  44fba0:	bl	4196e0 <BIO_printf@plt>
  44fba4:	ldr	x8, [sp, #248]
  44fba8:	ldr	x9, [x8]
  44fbac:	mov	x0, x9
  44fbb0:	bl	41e780 <ERR_print_errors@plt>
  44fbb4:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44fbb8:	ldr	x8, [sp, #224]
  44fbbc:	ldr	x9, [x8]
  44fbc0:	cbnz	x9, 44fbd0 <ASN1_generate_nconf@plt+0x312d0>
  44fbc4:	ldr	x8, [sp, #216]
  44fbc8:	ldr	x9, [x8]
  44fbcc:	cbz	x9, 44fbe4 <ASN1_generate_nconf@plt+0x312e4>
  44fbd0:	ldr	x8, [sp, #328]
  44fbd4:	ldr	x0, [x8]
  44fbd8:	adrp	x1, 450000 <ASN1_generate_nconf@plt+0x31700>
  44fbdc:	add	x1, x1, #0x914
  44fbe0:	bl	41a440 <SSL_CTX_set_psk_find_session_callback@plt>
  44fbe4:	ldr	x8, [sp, #328]
  44fbe8:	ldr	x0, [x8]
  44fbec:	ldr	w1, [sp, #644]
  44fbf0:	ldr	x2, [sp, #472]
  44fbf4:	bl	41e720 <SSL_CTX_set_verify@plt>
  44fbf8:	ldr	x8, [sp, #328]
  44fbfc:	ldr	x0, [x8]
  44fc00:	add	x1, sp, #0x280
  44fc04:	mov	w2, #0x4                   	// #4
  44fc08:	bl	41d7d0 <SSL_CTX_set_session_id_context@plt>
  44fc0c:	cbnz	w0, 44fc38 <ASN1_generate_nconf@plt+0x31338>
  44fc10:	ldr	x8, [sp, #248]
  44fc14:	ldr	x0, [x8]
  44fc18:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44fc1c:	add	x1, x1, #0x417
  44fc20:	bl	4196e0 <BIO_printf@plt>
  44fc24:	ldr	x8, [sp, #248]
  44fc28:	ldr	x9, [x8]
  44fc2c:	mov	x0, x9
  44fc30:	bl	41e780 <ERR_print_errors@plt>
  44fc34:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44fc38:	ldr	x8, [sp, #328]
  44fc3c:	ldr	x0, [x8]
  44fc40:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55700>
  44fc44:	add	x1, x1, #0x364
  44fc48:	bl	41e510 <SSL_CTX_set_cookie_generate_cb@plt>
  44fc4c:	ldr	x8, [sp, #328]
  44fc50:	ldr	x0, [x8]
  44fc54:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55700>
  44fc58:	add	x1, x1, #0x564
  44fc5c:	bl	41e0f0 <SSL_CTX_set_cookie_verify_cb@plt>
  44fc60:	ldr	x8, [sp, #328]
  44fc64:	ldr	x0, [x8]
  44fc68:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55700>
  44fc6c:	add	x1, x1, #0x5e8
  44fc70:	bl	419bc0 <SSL_CTX_set_stateless_cookie_generate_cb@plt>
  44fc74:	ldr	x8, [sp, #328]
  44fc78:	ldr	x0, [x8]
  44fc7c:	adrp	x1, 474000 <ASN1_generate_nconf@plt+0x55700>
  44fc80:	add	x1, x1, #0x638
  44fc84:	bl	41b800 <SSL_CTX_set_stateless_cookie_verify_cb@plt>
  44fc88:	ldr	x8, [sp, #336]
  44fc8c:	ldr	x9, [x8]
  44fc90:	cbz	x9, 44fd84 <ASN1_generate_nconf@plt+0x31484>
  44fc94:	ldr	x8, [sp, #336]
  44fc98:	ldr	x0, [x8]
  44fc9c:	ldr	w1, [sp, #644]
  44fca0:	ldr	x2, [sp, #472]
  44fca4:	bl	41e720 <SSL_CTX_set_verify@plt>
  44fca8:	ldr	x8, [sp, #336]
  44fcac:	ldr	x0, [x8]
  44fcb0:	add	x1, sp, #0x280
  44fcb4:	mov	w2, #0x4                   	// #4
  44fcb8:	bl	41d7d0 <SSL_CTX_set_session_id_context@plt>
  44fcbc:	cbnz	w0, 44fce8 <ASN1_generate_nconf@plt+0x313e8>
  44fcc0:	ldr	x8, [sp, #248]
  44fcc4:	ldr	x0, [x8]
  44fcc8:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44fccc:	add	x1, x1, #0x417
  44fcd0:	bl	4196e0 <BIO_printf@plt>
  44fcd4:	ldr	x8, [sp, #248]
  44fcd8:	ldr	x9, [x8]
  44fcdc:	mov	x0, x9
  44fce0:	bl	41e780 <ERR_print_errors@plt>
  44fce4:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44fce8:	ldr	x8, [sp, #296]
  44fcec:	ldr	x9, [x8]
  44fcf0:	add	x10, sp, #0x300
  44fcf4:	str	x9, [x10, #8]
  44fcf8:	ldr	x9, [sp, #336]
  44fcfc:	ldr	x0, [x9]
  44fd00:	mov	w11, #0x35                  	// #53
  44fd04:	mov	w1, w11
  44fd08:	adrp	x12, 450000 <ASN1_generate_nconf@plt+0x31700>
  44fd0c:	add	x12, x12, #0xb20
  44fd10:	mov	x2, x12
  44fd14:	str	x10, [sp, #96]
  44fd18:	str	w11, [sp, #92]
  44fd1c:	str	x12, [sp, #80]
  44fd20:	bl	41b720 <SSL_CTX_callback_ctrl@plt>
  44fd24:	ldr	x8, [sp, #336]
  44fd28:	ldr	x9, [x8]
  44fd2c:	mov	x0, x9
  44fd30:	mov	w11, #0x36                  	// #54
  44fd34:	mov	w1, w11
  44fd38:	mov	x9, xzr
  44fd3c:	mov	x2, x9
  44fd40:	ldr	x3, [sp, #96]
  44fd44:	str	w11, [sp, #76]
  44fd48:	str	x9, [sp, #64]
  44fd4c:	bl	41ad30 <SSL_CTX_ctrl@plt>
  44fd50:	ldr	x8, [sp, #328]
  44fd54:	ldr	x9, [x8]
  44fd58:	mov	x0, x9
  44fd5c:	ldr	w1, [sp, #92]
  44fd60:	ldr	x2, [sp, #80]
  44fd64:	bl	41b720 <SSL_CTX_callback_ctrl@plt>
  44fd68:	ldr	x8, [sp, #328]
  44fd6c:	ldr	x9, [x8]
  44fd70:	mov	x0, x9
  44fd74:	ldr	w1, [sp, #76]
  44fd78:	ldr	x2, [sp, #64]
  44fd7c:	ldr	x3, [sp, #96]
  44fd80:	bl	41ad30 <SSL_CTX_ctrl@plt>
  44fd84:	ldr	x8, [sp, #672]
  44fd88:	cbz	x8, 44fe20 <ASN1_generate_nconf@plt+0x31520>
  44fd8c:	ldr	x0, [sp, #680]
  44fd90:	bl	41ce00 <SRP_VBASE_new@plt>
  44fd94:	ldr	x8, [sp, #464]
  44fd98:	str	x0, [x8, #8]
  44fd9c:	mov	x9, xzr
  44fda0:	str	x9, [x8, #16]
  44fda4:	str	x9, [x8]
  44fda8:	ldr	x0, [x8, #8]
  44fdac:	ldr	x1, [sp, #672]
  44fdb0:	bl	41e280 <SRP_VBASE_init@plt>
  44fdb4:	str	w0, [sp, #908]
  44fdb8:	cbz	w0, 44fddc <ASN1_generate_nconf@plt+0x314dc>
  44fdbc:	ldr	x8, [sp, #248]
  44fdc0:	ldr	x0, [x8]
  44fdc4:	ldr	x2, [sp, #672]
  44fdc8:	ldr	w3, [sp, #908]
  44fdcc:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  44fdd0:	add	x1, x1, #0x439
  44fdd4:	bl	4196e0 <BIO_printf@plt>
  44fdd8:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44fddc:	ldr	x8, [sp, #328]
  44fde0:	ldr	x0, [x8]
  44fde4:	mov	w9, wzr
  44fde8:	mov	w1, w9
  44fdec:	ldr	x2, [sp, #472]
  44fdf0:	bl	41e720 <SSL_CTX_set_verify@plt>
  44fdf4:	ldr	x8, [sp, #328]
  44fdf8:	ldr	x0, [x8]
  44fdfc:	ldr	x1, [sp, #464]
  44fe00:	bl	41cf50 <SSL_CTX_set_srp_cb_arg@plt>
  44fe04:	ldr	x8, [sp, #328]
  44fe08:	ldr	x10, [x8]
  44fe0c:	mov	x0, x10
  44fe10:	adrp	x1, 450000 <ASN1_generate_nconf@plt+0x31700>
  44fe14:	add	x1, x1, #0xcac
  44fe18:	bl	41d190 <SSL_CTX_set_srp_username_callback@plt>
  44fe1c:	b	44fe8c <ASN1_generate_nconf@plt+0x3158c>
  44fe20:	ldur	x8, [x29, #-144]
  44fe24:	cbz	x8, 44fe8c <ASN1_generate_nconf@plt+0x3158c>
  44fe28:	ldr	x8, [sp, #328]
  44fe2c:	ldr	x0, [x8]
  44fe30:	ldur	x9, [x29, #-144]
  44fe34:	str	x0, [sp, #56]
  44fe38:	mov	x0, x9
  44fe3c:	bl	41d0c0 <SSL_load_client_CA_file@plt>
  44fe40:	ldr	x8, [sp, #56]
  44fe44:	str	x0, [sp, #48]
  44fe48:	mov	x0, x8
  44fe4c:	ldr	x1, [sp, #48]
  44fe50:	bl	41c860 <SSL_CTX_set_client_CA_list@plt>
  44fe54:	ldr	x8, [sp, #336]
  44fe58:	ldr	x9, [x8]
  44fe5c:	cbz	x9, 44fe8c <ASN1_generate_nconf@plt+0x3158c>
  44fe60:	ldr	x8, [sp, #336]
  44fe64:	ldr	x0, [x8]
  44fe68:	ldur	x9, [x29, #-144]
  44fe6c:	str	x0, [sp, #40]
  44fe70:	mov	x0, x9
  44fe74:	bl	41d0c0 <SSL_load_client_CA_file@plt>
  44fe78:	ldr	x8, [sp, #40]
  44fe7c:	str	x0, [sp, #32]
  44fe80:	mov	x0, x8
  44fe84:	ldr	x1, [sp, #32]
  44fe88:	bl	41c860 <SSL_CTX_set_client_CA_list@plt>
  44fe8c:	ldr	w8, [sp, #572]
  44fe90:	cbz	w8, 44ff10 <ASN1_generate_nconf@plt+0x31610>
  44fe94:	ldr	x8, [sp, #328]
  44fe98:	ldr	x0, [x8]
  44fe9c:	mov	w1, #0x3f                  	// #63
  44fea0:	adrp	x2, 450000 <ASN1_generate_nconf@plt+0x31700>
  44fea4:	add	x2, x2, #0xe20
  44fea8:	bl	41b720 <SSL_CTX_callback_ctrl@plt>
  44feac:	ldr	x8, [sp, #328]
  44feb0:	ldr	x9, [x8]
  44feb4:	mov	x0, x9
  44feb8:	mov	w1, #0x40                  	// #64
  44febc:	mov	x9, xzr
  44fec0:	mov	x2, x9
  44fec4:	ldr	x3, [sp, #456]
  44fec8:	bl	41ad30 <SSL_CTX_ctrl@plt>
  44fecc:	ldr	x8, [sp, #336]
  44fed0:	ldr	x9, [x8]
  44fed4:	cbz	x9, 44ff10 <ASN1_generate_nconf@plt+0x31610>
  44fed8:	ldr	x8, [sp, #336]
  44fedc:	ldr	x0, [x8]
  44fee0:	mov	w1, #0x3f                  	// #63
  44fee4:	adrp	x2, 450000 <ASN1_generate_nconf@plt+0x31700>
  44fee8:	add	x2, x2, #0xe20
  44feec:	bl	41b720 <SSL_CTX_callback_ctrl@plt>
  44fef0:	ldr	x8, [sp, #336]
  44fef4:	ldr	x9, [x8]
  44fef8:	mov	x0, x9
  44fefc:	mov	w1, #0x40                  	// #64
  44ff00:	mov	x9, xzr
  44ff04:	mov	x2, x9
  44ff08:	ldr	x3, [sp, #456]
  44ff0c:	bl	41ad30 <SSL_CTX_ctrl@plt>
  44ff10:	ldr	x8, [sp, #328]
  44ff14:	ldr	x0, [x8]
  44ff18:	ldr	x1, [sp, #536]
  44ff1c:	bl	475f08 <ASN1_generate_nconf@plt+0x57608>
  44ff20:	cbz	w0, 44ff28 <ASN1_generate_nconf@plt+0x31628>
  44ff24:	b	450024 <ASN1_generate_nconf@plt+0x31724>
  44ff28:	ldr	w8, [sp, #532]
  44ff2c:	cmp	w8, #0x0
  44ff30:	cset	w8, lt  // lt = tstop
  44ff34:	tbnz	w8, #0, 44ff48 <ASN1_generate_nconf@plt+0x31648>
  44ff38:	ldr	x8, [sp, #328]
  44ff3c:	ldr	x0, [x8]
  44ff40:	ldr	w1, [sp, #532]
  44ff44:	bl	41ae60 <SSL_CTX_set_max_early_data@plt>
  44ff48:	ldr	w8, [sp, #528]
  44ff4c:	cmp	w8, #0x0
  44ff50:	cset	w8, lt  // lt = tstop
  44ff54:	tbnz	w8, #0, 44ff68 <ASN1_generate_nconf@plt+0x31668>
  44ff58:	ldr	x8, [sp, #328]
  44ff5c:	ldr	x0, [x8]
  44ff60:	ldr	w1, [sp, #528]
  44ff64:	bl	41b030 <SSL_CTX_set_recv_max_early_data@plt>
  44ff68:	ldr	w8, [sp, #880]
  44ff6c:	cbz	w8, 44ff80 <ASN1_generate_nconf@plt+0x31680>
  44ff70:	adrp	x8, 450000 <ASN1_generate_nconf@plt+0x31700>
  44ff74:	add	x8, x8, #0xfd0
  44ff78:	stur	x8, [x29, #-240]
  44ff7c:	b	44ffa8 <ASN1_generate_nconf@plt+0x316a8>
  44ff80:	ldr	x8, [sp, #304]
  44ff84:	ldr	w9, [x8]
  44ff88:	cbz	w9, 44ff9c <ASN1_generate_nconf@plt+0x3169c>
  44ff8c:	adrp	x8, 451000 <ASN1_generate_nconf@plt+0x32700>
  44ff90:	add	x8, x8, #0x640
  44ff94:	stur	x8, [x29, #-240]
  44ff98:	b	44ffa8 <ASN1_generate_nconf@plt+0x316a8>
  44ff9c:	adrp	x8, 452000 <ASN1_generate_nconf@plt+0x33700>
  44ffa0:	add	x8, x8, #0x744
  44ffa4:	stur	x8, [x29, #-240]
  44ffa8:	ldr	w8, [sp, #868]
  44ffac:	cmp	w8, #0x1
  44ffb0:	b.ne	44ffc4 <ASN1_generate_nconf@plt+0x316c4>  // b.any
  44ffb4:	ldur	w8, [x29, #-228]
  44ffb8:	cbz	w8, 44ffc4 <ASN1_generate_nconf@plt+0x316c4>
  44ffbc:	ldr	x0, [sp, #840]
  44ffc0:	bl	4198f0 <unlink@plt>
  44ffc4:	ldr	x1, [sp, #840]
  44ffc8:	ldr	x2, [sp, #832]
  44ffcc:	ldr	w3, [sp, #868]
  44ffd0:	ldr	w4, [sp, #864]
  44ffd4:	ldr	w5, [sp, #860]
  44ffd8:	ldur	x6, [x29, #-240]
  44ffdc:	ldr	x7, [sp, #824]
  44ffe0:	ldr	w8, [sp, #876]
  44ffe4:	ldr	x9, [sp, #296]
  44ffe8:	ldr	x10, [x9]
  44ffec:	adrp	x0, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  44fff0:	add	x0, x0, #0x3c
  44fff4:	mov	x11, sp
  44fff8:	str	w8, [x11]
  44fffc:	mov	x11, sp
  450000:	str	x10, [x11, #8]
  450004:	bl	476838 <ASN1_generate_nconf@plt+0x57f38>
  450008:	ldr	x9, [sp, #296]
  45000c:	ldr	x10, [x9]
  450010:	ldr	x11, [sp, #328]
  450014:	ldr	x1, [x11]
  450018:	mov	x0, x10
  45001c:	bl	453acc <ASN1_generate_nconf@plt+0x351cc>
  450020:	str	wzr, [sp, #908]
  450024:	ldr	x8, [sp, #328]
  450028:	ldr	x0, [x8]
  45002c:	bl	419b60 <SSL_CTX_free@plt>
  450030:	ldr	x8, [sp, #216]
  450034:	ldr	x0, [x8]
  450038:	bl	4197a0 <SSL_SESSION_free@plt>
  45003c:	mov	x8, xzr
  450040:	mov	x0, x8
  450044:	mov	x1, x8
  450048:	str	x8, [sp, #24]
  45004c:	bl	475f08 <ASN1_generate_nconf@plt+0x57608>
  450050:	ldur	x8, [x29, #-112]
  450054:	mov	x0, x8
  450058:	bl	41e1e0 <X509_free@plt>
  45005c:	ldur	x0, [x29, #-104]
  450060:	adrp	x1, 41c000 <fork@plt>
  450064:	add	x1, x1, #0xfc0
  450068:	bl	453edc <ASN1_generate_nconf@plt+0x355dc>
  45006c:	ldur	x0, [x29, #-120]
  450070:	bl	41e1e0 <X509_free@plt>
  450074:	ldur	x0, [x29, #-40]
  450078:	bl	41d960 <EVP_PKEY_free@plt>
  45007c:	ldur	x0, [x29, #-48]
  450080:	bl	41d960 <EVP_PKEY_free@plt>
  450084:	ldur	x0, [x29, #-88]
  450088:	adrp	x8, 41e000 <X509_delete_ext@plt>
  45008c:	add	x8, x8, #0x1e0
  450090:	mov	x1, x8
  450094:	str	x8, [sp, #16]
  450098:	bl	453f08 <ASN1_generate_nconf@plt+0x35608>
  45009c:	ldur	x0, [x29, #-96]
  4500a0:	ldr	x1, [sp, #16]
  4500a4:	bl	453f08 <ASN1_generate_nconf@plt+0x35608>
  4500a8:	ldur	x0, [x29, #-192]
  4500ac:	ldr	x1, [sp, #392]
  4500b0:	mov	w2, #0x87d                 	// #2173
  4500b4:	bl	41b180 <CRYPTO_free@plt>
  4500b8:	ldur	x0, [x29, #-176]
  4500bc:	ldr	x1, [sp, #392]
  4500c0:	mov	w2, #0x87e                 	// #2174
  4500c4:	bl	41b180 <CRYPTO_free@plt>
  4500c8:	ldr	x0, [sp, #840]
  4500cc:	ldr	x1, [sp, #392]
  4500d0:	mov	w2, #0x87f                 	// #2175
  4500d4:	bl	41b180 <CRYPTO_free@plt>
  4500d8:	ldr	x0, [sp, #832]
  4500dc:	ldr	x1, [sp, #392]
  4500e0:	mov	w2, #0x880                 	// #2176
  4500e4:	bl	41b180 <CRYPTO_free@plt>
  4500e8:	ldur	x0, [x29, #-128]
  4500ec:	bl	419dd0 <X509_VERIFY_PARAM_free@plt>
  4500f0:	bl	453f34 <ASN1_generate_nconf@plt+0x35634>
  4500f4:	ldr	x8, [sp, #456]
  4500f8:	ldr	x0, [x8, #16]
  4500fc:	ldr	x1, [sp, #392]
  450100:	mov	w2, #0x883                 	// #2179
  450104:	bl	41b180 <CRYPTO_free@plt>
  450108:	ldr	x8, [sp, #456]
  45010c:	ldr	x0, [x8, #32]
  450110:	ldr	x1, [sp, #392]
  450114:	mov	w2, #0x884                 	// #2180
  450118:	bl	41b180 <CRYPTO_free@plt>
  45011c:	ldr	x8, [sp, #456]
  450120:	ldr	x0, [x8, #24]
  450124:	ldr	x1, [sp, #392]
  450128:	mov	w2, #0x885                 	// #2181
  45012c:	bl	41b180 <CRYPTO_free@plt>
  450130:	ldr	x8, [sp, #336]
  450134:	ldr	x0, [x8]
  450138:	bl	419b60 <SSL_CTX_free@plt>
  45013c:	ldr	x0, [sp, #800]
  450140:	bl	41e1e0 <X509_free@plt>
  450144:	ldr	x0, [sp, #808]
  450148:	bl	41d960 <EVP_PKEY_free@plt>
  45014c:	ldr	x0, [sp, #728]
  450150:	ldr	x1, [sp, #392]
  450154:	mov	w2, #0x88a                 	// #2186
  450158:	bl	41b180 <CRYPTO_free@plt>
  45015c:	ldr	x0, [sp, #704]
  450160:	ldr	x1, [sp, #392]
  450164:	mov	w2, #0x88c                 	// #2188
  450168:	bl	41b180 <CRYPTO_free@plt>
  45016c:	ldur	x0, [x29, #-72]
  450170:	bl	474884 <ASN1_generate_nconf@plt+0x55f84>
  450174:	ldur	x0, [x29, #-80]
  450178:	bl	453fd0 <ASN1_generate_nconf@plt+0x356d0>
  45017c:	ldur	x0, [x29, #-56]
  450180:	bl	41b1c0 <SSL_CONF_CTX_free@plt>
  450184:	ldur	x0, [x29, #-32]
  450188:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  45018c:	ldr	x8, [sp, #296]
  450190:	ldr	x0, [x8]
  450194:	bl	41de90 <BIO_free@plt>
  450198:	ldr	x8, [sp, #24]
  45019c:	ldr	x9, [sp, #296]
  4501a0:	str	x8, [x9]
  4501a4:	ldr	x10, [sp, #240]
  4501a8:	ldr	x11, [x10]
  4501ac:	mov	x0, x11
  4501b0:	bl	41de90 <BIO_free@plt>
  4501b4:	ldr	x8, [sp, #24]
  4501b8:	ldr	x9, [sp, #240]
  4501bc:	str	x8, [x9]
  4501c0:	ldr	w12, [sp, #908]
  4501c4:	mov	w0, w12
  4501c8:	add	sp, sp, #0x4a0
  4501cc:	ldp	x20, x19, [sp, #80]
  4501d0:	ldp	x22, x21, [sp, #64]
  4501d4:	ldp	x24, x23, [sp, #48]
  4501d8:	ldp	x26, x25, [sp, #32]
  4501dc:	ldp	x28, x27, [sp, #16]
  4501e0:	ldp	x29, x30, [sp], #96
  4501e4:	ret
  4501e8:	stp	x29, x30, [sp, #-16]!
  4501ec:	mov	x29, sp
  4501f0:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  4501f4:	ldp	x29, x30, [sp], #16
  4501f8:	ret
  4501fc:	sub	sp, sp, #0x20
  450200:	stp	x29, x30, [sp, #16]
  450204:	add	x29, sp, #0x10
  450208:	str	x0, [sp, #8]
  45020c:	str	x1, [sp]
  450210:	ldr	x0, [sp, #8]
  450214:	ldr	x1, [sp]
  450218:	bl	41cf20 <OPENSSL_sk_push@plt>
  45021c:	ldp	x29, x30, [sp, #16]
  450220:	add	sp, sp, #0x20
  450224:	ret
  450228:	stp	x29, x30, [sp, #-16]!
  45022c:	mov	x29, sp
  450230:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  450234:	ldp	x29, x30, [sp], #16
  450238:	ret
  45023c:	sub	sp, sp, #0x20
  450240:	stp	x29, x30, [sp, #16]
  450244:	add	x29, sp, #0x10
  450248:	str	x0, [sp, #8]
  45024c:	str	x1, [sp]
  450250:	ldr	x0, [sp, #8]
  450254:	ldr	x1, [sp]
  450258:	bl	41cf20 <OPENSSL_sk_push@plt>
  45025c:	ldp	x29, x30, [sp, #16]
  450260:	add	sp, sp, #0x20
  450264:	ret
  450268:	sub	sp, sp, #0x60
  45026c:	stp	x29, x30, [sp, #80]
  450270:	add	x29, sp, #0x50
  450274:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  450278:	add	x8, x8, #0xb28
  45027c:	stur	x0, [x29, #-16]
  450280:	stur	x1, [x29, #-24]
  450284:	stur	x2, [x29, #-32]
  450288:	stur	wzr, [x29, #-36]
  45028c:	str	x8, [sp, #32]
  450290:	ldur	x0, [x29, #-24]
  450294:	ldur	x8, [x29, #-32]
  450298:	ldr	w1, [x8]
  45029c:	bl	41d740 <RAND_bytes@plt>
  4502a0:	cmp	w0, #0x0
  4502a4:	cset	w9, gt
  4502a8:	tbnz	w9, #0, 4502b4 <ASN1_generate_nconf@plt+0x319b4>
  4502ac:	stur	wzr, [x29, #-4]
  4502b0:	b	45037c <ASN1_generate_nconf@plt+0x31a7c>
  4502b4:	ldur	x0, [x29, #-24]
  4502b8:	ldr	x8, [sp, #32]
  4502bc:	ldr	x1, [x8]
  4502c0:	ldr	x9, [x8]
  4502c4:	str	x0, [sp, #24]
  4502c8:	mov	x0, x9
  4502cc:	str	x1, [sp, #16]
  4502d0:	bl	41e3c0 <strlen@plt>
  4502d4:	ldur	x8, [x29, #-32]
  4502d8:	ldr	w10, [x8]
  4502dc:	mov	w8, w10
  4502e0:	cmp	x0, x8
  4502e4:	b.cs	4502fc <ASN1_generate_nconf@plt+0x319fc>  // b.hs, b.nlast
  4502e8:	ldr	x8, [sp, #32]
  4502ec:	ldr	x0, [x8]
  4502f0:	bl	41e3c0 <strlen@plt>
  4502f4:	str	x0, [sp, #8]
  4502f8:	b	45030c <ASN1_generate_nconf@plt+0x31a0c>
  4502fc:	ldur	x8, [x29, #-32]
  450300:	ldr	w9, [x8]
  450304:	mov	w0, w9
  450308:	str	x0, [sp, #8]
  45030c:	ldr	x8, [sp, #8]
  450310:	ldr	x0, [sp, #24]
  450314:	ldr	x1, [sp, #16]
  450318:	mov	x2, x8
  45031c:	bl	41a7b0 <memcpy@plt>
  450320:	ldur	x0, [x29, #-16]
  450324:	ldur	x1, [x29, #-24]
  450328:	ldur	x8, [x29, #-32]
  45032c:	ldr	w2, [x8]
  450330:	bl	41b690 <SSL_has_matching_session_id@plt>
  450334:	mov	w9, #0x0                   	// #0
  450338:	str	w9, [sp, #4]
  45033c:	cbz	w0, 450358 <ASN1_generate_nconf@plt+0x31a58>
  450340:	ldur	w8, [x29, #-36]
  450344:	add	w8, w8, #0x1
  450348:	stur	w8, [x29, #-36]
  45034c:	cmp	w8, #0xa
  450350:	cset	w8, cc  // cc = lo, ul, last
  450354:	str	w8, [sp, #4]
  450358:	ldr	w8, [sp, #4]
  45035c:	tbnz	w8, #0, 450290 <ASN1_generate_nconf@plt+0x31990>
  450360:	ldur	w8, [x29, #-36]
  450364:	cmp	w8, #0xa
  450368:	b.cc	450374 <ASN1_generate_nconf@plt+0x31a74>  // b.lo, b.ul, b.last
  45036c:	stur	wzr, [x29, #-4]
  450370:	b	45037c <ASN1_generate_nconf@plt+0x31a7c>
  450374:	mov	w8, #0x1                   	// #1
  450378:	stur	w8, [x29, #-4]
  45037c:	ldur	w0, [x29, #-4]
  450380:	ldp	x29, x30, [sp, #80]
  450384:	add	sp, sp, #0x60
  450388:	ret
  45038c:	sub	sp, sp, #0x30
  450390:	stp	x29, x30, [sp, #32]
  450394:	add	x29, sp, #0x20
  450398:	mov	w1, #0x2c                  	// #44
  45039c:	mov	x2, #0x302                 	// #770
  4503a0:	mov	x8, xzr
  4503a4:	adrp	x9, 454000 <ASN1_generate_nconf@plt+0x35700>
  4503a8:	add	x9, x9, #0xdd0
  4503ac:	adrp	x10, 455000 <ASN1_generate_nconf@plt+0x36700>
  4503b0:	add	x10, x10, #0x0
  4503b4:	adrp	x11, 455000 <ASN1_generate_nconf@plt+0x36700>
  4503b8:	add	x11, x11, #0xf8
  4503bc:	stur	x0, [x29, #-8]
  4503c0:	ldur	x0, [x29, #-8]
  4503c4:	mov	x3, x8
  4503c8:	str	x9, [sp, #16]
  4503cc:	str	x10, [sp, #8]
  4503d0:	str	x11, [sp]
  4503d4:	bl	41ad30 <SSL_CTX_ctrl@plt>
  4503d8:	ldur	x8, [x29, #-8]
  4503dc:	mov	x0, x8
  4503e0:	ldr	x1, [sp, #16]
  4503e4:	bl	419e90 <SSL_CTX_sess_set_new_cb@plt>
  4503e8:	ldur	x0, [x29, #-8]
  4503ec:	ldr	x1, [sp, #8]
  4503f0:	bl	41bca0 <SSL_CTX_sess_set_get_cb@plt>
  4503f4:	ldur	x0, [x29, #-8]
  4503f8:	ldr	x1, [sp]
  4503fc:	bl	41da30 <SSL_CTX_sess_set_remove_cb@plt>
  450400:	ldp	x29, x30, [sp, #32]
  450404:	add	sp, sp, #0x30
  450408:	ret
  45040c:	sub	sp, sp, #0x30
  450410:	mov	w8, wzr
  450414:	str	x0, [sp, #40]
  450418:	str	x1, [sp, #32]
  45041c:	str	x2, [sp, #24]
  450420:	str	x3, [sp, #16]
  450424:	ldr	x9, [sp, #16]
  450428:	str	x9, [sp, #8]
  45042c:	ldr	x9, [sp, #8]
  450430:	ldr	x9, [x9]
  450434:	ldr	x10, [sp, #32]
  450438:	str	x9, [x10]
  45043c:	ldr	x9, [sp, #8]
  450440:	ldr	x9, [x9, #8]
  450444:	ldr	x10, [sp, #24]
  450448:	str	w9, [x10]
  45044c:	mov	w0, w8
  450450:	add	sp, sp, #0x30
  450454:	ret
  450458:	sub	sp, sp, #0x60
  45045c:	stp	x29, x30, [sp, #80]
  450460:	add	x29, sp, #0x50
  450464:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  450468:	add	x8, x8, #0xaf0
  45046c:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  450470:	add	x9, x9, #0xae0
  450474:	stur	x0, [x29, #-16]
  450478:	stur	x1, [x29, #-24]
  45047c:	stur	x2, [x29, #-32]
  450480:	str	x3, [sp, #40]
  450484:	str	w4, [sp, #36]
  450488:	str	x5, [sp, #24]
  45048c:	ldr	x10, [sp, #24]
  450490:	str	x10, [sp, #16]
  450494:	ldr	w11, [x8]
  450498:	str	x9, [sp]
  45049c:	cbnz	w11, 450558 <ASN1_generate_nconf@plt+0x31c58>
  4504a0:	ldr	x8, [sp]
  4504a4:	ldr	x0, [x8]
  4504a8:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4504ac:	add	x1, x1, #0x46a
  4504b0:	bl	4196e0 <BIO_printf@plt>
  4504b4:	str	wzr, [sp, #12]
  4504b8:	ldr	w8, [sp, #12]
  4504bc:	ldr	w9, [sp, #36]
  4504c0:	cmp	w8, w9
  4504c4:	b.cs	450540 <ASN1_generate_nconf@plt+0x31c40>  // b.hs, b.nlast
  4504c8:	ldr	w8, [sp, #12]
  4504cc:	cbz	w8, 4504e8 <ASN1_generate_nconf@plt+0x31be8>
  4504d0:	ldr	x8, [sp]
  4504d4:	ldr	x0, [x8]
  4504d8:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  4504dc:	add	x1, x1, #0xd59
  4504e0:	mov	w2, #0x2                   	// #2
  4504e4:	bl	41cb40 <BIO_write@plt>
  4504e8:	ldr	x8, [sp]
  4504ec:	ldr	x0, [x8]
  4504f0:	ldr	x9, [sp, #40]
  4504f4:	ldr	w10, [sp, #12]
  4504f8:	add	w10, w10, #0x1
  4504fc:	mov	w11, w10
  450500:	ubfx	x11, x11, #0, #32
  450504:	add	x1, x9, x11
  450508:	ldr	x9, [sp, #40]
  45050c:	ldr	w10, [sp, #12]
  450510:	mov	w11, w10
  450514:	ldrb	w2, [x9, x11]
  450518:	bl	41cb40 <BIO_write@plt>
  45051c:	ldr	x8, [sp, #40]
  450520:	ldr	w10, [sp, #12]
  450524:	mov	w9, w10
  450528:	ldrb	w10, [x8, x9]
  45052c:	add	w10, w10, #0x1
  450530:	ldr	w12, [sp, #12]
  450534:	add	w10, w12, w10
  450538:	str	w10, [sp, #12]
  45053c:	b	4504b8 <ASN1_generate_nconf@plt+0x31bb8>
  450540:	ldr	x8, [sp]
  450544:	ldr	x0, [x8]
  450548:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  45054c:	add	x1, x1, #0xec1
  450550:	mov	w2, #0x1                   	// #1
  450554:	bl	41cb40 <BIO_write@plt>
  450558:	ldur	x0, [x29, #-24]
  45055c:	ldur	x1, [x29, #-32]
  450560:	ldr	x8, [sp, #16]
  450564:	ldr	x2, [x8]
  450568:	ldr	x8, [sp, #16]
  45056c:	ldr	x8, [x8, #8]
  450570:	ldr	x4, [sp, #40]
  450574:	ldr	w5, [sp, #36]
  450578:	mov	w3, w8
  45057c:	bl	41b110 <SSL_select_next_proto@plt>
  450580:	cmp	w0, #0x1
  450584:	b.eq	450594 <ASN1_generate_nconf@plt+0x31c94>  // b.none
  450588:	mov	w8, #0x3                   	// #3
  45058c:	stur	w8, [x29, #-4]
  450590:	b	4505f8 <ASN1_generate_nconf@plt+0x31cf8>
  450594:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  450598:	add	x8, x8, #0xaf0
  45059c:	ldr	w9, [x8]
  4505a0:	cbnz	w9, 4505f4 <ASN1_generate_nconf@plt+0x31cf4>
  4505a4:	ldr	x8, [sp]
  4505a8:	ldr	x0, [x8]
  4505ac:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4505b0:	add	x1, x1, #0x494
  4505b4:	bl	4196e0 <BIO_printf@plt>
  4505b8:	ldr	x8, [sp]
  4505bc:	ldr	x9, [x8]
  4505c0:	ldur	x10, [x29, #-24]
  4505c4:	ldr	x1, [x10]
  4505c8:	ldur	x10, [x29, #-32]
  4505cc:	ldrb	w2, [x10]
  4505d0:	mov	x0, x9
  4505d4:	bl	41cb40 <BIO_write@plt>
  4505d8:	ldr	x8, [sp]
  4505dc:	ldr	x9, [x8]
  4505e0:	mov	x0, x9
  4505e4:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4505e8:	add	x1, x1, #0xec1
  4505ec:	mov	w2, #0x1                   	// #1
  4505f0:	bl	41cb40 <BIO_write@plt>
  4505f4:	stur	wzr, [x29, #-4]
  4505f8:	ldur	w0, [x29, #-4]
  4505fc:	ldp	x29, x30, [sp, #80]
  450600:	add	sp, sp, #0x60
  450604:	ret
  450608:	sub	sp, sp, #0x30
  45060c:	stp	x29, x30, [sp, #32]
  450610:	add	x29, sp, #0x20
  450614:	mov	x8, xzr
  450618:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  45061c:	add	x1, x1, #0x45a
  450620:	stur	x0, [x29, #-8]
  450624:	str	x8, [sp, #16]
  450628:	ldur	x0, [x29, #-8]
  45062c:	bl	41b160 <BIO_new_file@plt>
  450630:	str	x0, [sp, #8]
  450634:	cbnz	x0, 45063c <ASN1_generate_nconf@plt+0x31d3c>
  450638:	b	450658 <ASN1_generate_nconf@plt+0x31d58>
  45063c:	ldr	x0, [sp, #8]
  450640:	mov	x8, xzr
  450644:	mov	x1, x8
  450648:	mov	x2, x8
  45064c:	mov	x3, x8
  450650:	bl	41d010 <PEM_read_bio_DHparams@plt>
  450654:	str	x0, [sp, #16]
  450658:	ldr	x0, [sp, #8]
  45065c:	bl	41de90 <BIO_free@plt>
  450660:	ldr	x8, [sp, #16]
  450664:	mov	x0, x8
  450668:	ldp	x29, x30, [sp, #32]
  45066c:	add	sp, sp, #0x30
  450670:	ret
  450674:	sub	sp, sp, #0x10
  450678:	str	x0, [sp, #8]
  45067c:	str	w1, [sp, #4]
  450680:	ldr	w0, [sp, #4]
  450684:	add	sp, sp, #0x10
  450688:	ret
  45068c:	sub	sp, sp, #0x90
  450690:	stp	x29, x30, [sp, #128]
  450694:	add	x29, sp, #0x80
  450698:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45069c:	add	x8, x8, #0xae8
  4506a0:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4506a4:	add	x9, x9, #0xae0
  4506a8:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4506ac:	add	x10, x10, #0xc0
  4506b0:	stur	x0, [x29, #-16]
  4506b4:	stur	x1, [x29, #-24]
  4506b8:	stur	x2, [x29, #-32]
  4506bc:	stur	w3, [x29, #-36]
  4506c0:	stur	xzr, [x29, #-48]
  4506c4:	ldr	w11, [x8]
  4506c8:	str	x8, [sp, #64]
  4506cc:	str	x9, [sp, #56]
  4506d0:	str	x10, [sp, #48]
  4506d4:	cbz	w11, 4506ec <ASN1_generate_nconf@plt+0x31dec>
  4506d8:	ldr	x8, [sp, #56]
  4506dc:	ldr	x0, [x8]
  4506e0:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4506e4:	add	x1, x1, #0x4ae
  4506e8:	bl	4196e0 <BIO_printf@plt>
  4506ec:	ldur	x8, [x29, #-24]
  4506f0:	cbnz	x8, 45070c <ASN1_generate_nconf@plt+0x31e0c>
  4506f4:	ldr	x8, [sp, #48]
  4506f8:	ldr	x0, [x8]
  4506fc:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  450700:	add	x1, x1, #0x4bd
  450704:	bl	4196e0 <BIO_printf@plt>
  450708:	b	450898 <ASN1_generate_nconf@plt+0x31f98>
  45070c:	ldr	x8, [sp, #64]
  450710:	ldr	w9, [x8]
  450714:	cbz	w9, 450750 <ASN1_generate_nconf@plt+0x31e50>
  450718:	ldr	x8, [sp, #56]
  45071c:	ldr	x0, [x8]
  450720:	ldur	x9, [x29, #-24]
  450724:	str	x0, [sp, #40]
  450728:	mov	x0, x9
  45072c:	bl	41e3c0 <strlen@plt>
  450730:	ldur	x3, [x29, #-24]
  450734:	ldr	x8, [sp, #40]
  450738:	str	w0, [sp, #36]
  45073c:	mov	x0, x8
  450740:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  450744:	add	x1, x1, #0x4e6
  450748:	ldr	w2, [sp, #36]
  45074c:	bl	4196e0 <BIO_printf@plt>
  450750:	ldur	x0, [x29, #-24]
  450754:	adrp	x8, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  450758:	add	x8, x8, #0x30
  45075c:	ldr	x1, [x8]
  450760:	bl	41d200 <strcmp@plt>
  450764:	cbz	w0, 450790 <ASN1_generate_nconf@plt+0x31e90>
  450768:	ldr	x8, [sp, #56]
  45076c:	ldr	x0, [x8]
  450770:	ldur	x2, [x29, #-24]
  450774:	adrp	x9, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  450778:	add	x9, x9, #0x30
  45077c:	ldr	x3, [x9]
  450780:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  450784:	add	x1, x1, #0x503
  450788:	bl	4196e0 <BIO_printf@plt>
  45078c:	b	4507b0 <ASN1_generate_nconf@plt+0x31eb0>
  450790:	ldr	x8, [sp, #64]
  450794:	ldr	w9, [x8]
  450798:	cbz	w9, 4507b0 <ASN1_generate_nconf@plt+0x31eb0>
  45079c:	ldr	x8, [sp, #56]
  4507a0:	ldr	x0, [x8]
  4507a4:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4507a8:	add	x1, x1, #0x54f
  4507ac:	bl	4196e0 <BIO_printf@plt>
  4507b0:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4507b4:	add	x8, x8, #0xaa8
  4507b8:	ldr	x0, [x8]
  4507bc:	sub	x1, x29, #0x30
  4507c0:	bl	41d030 <OPENSSL_hexstr2buf@plt>
  4507c4:	stur	x0, [x29, #-56]
  4507c8:	ldur	x8, [x29, #-56]
  4507cc:	cbnz	x8, 4507f8 <ASN1_generate_nconf@plt+0x31ef8>
  4507d0:	ldr	x8, [sp, #48]
  4507d4:	ldr	x0, [x8]
  4507d8:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4507dc:	add	x9, x9, #0xaa8
  4507e0:	ldr	x2, [x9]
  4507e4:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  4507e8:	add	x1, x1, #0xd01
  4507ec:	bl	4196e0 <BIO_printf@plt>
  4507f0:	stur	wzr, [x29, #-4]
  4507f4:	b	450904 <ASN1_generate_nconf@plt+0x32004>
  4507f8:	ldur	x8, [x29, #-48]
  4507fc:	ldursw	x9, [x29, #-36]
  450800:	cmp	x8, x9
  450804:	b.le	450844 <ASN1_generate_nconf@plt+0x31f44>
  450808:	ldr	x8, [sp, #48]
  45080c:	ldr	x0, [x8]
  450810:	ldur	w2, [x29, #-36]
  450814:	ldur	x3, [x29, #-48]
  450818:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  45081c:	add	x1, x1, #0xd2b
  450820:	bl	4196e0 <BIO_printf@plt>
  450824:	ldur	x8, [x29, #-56]
  450828:	mov	x0, x8
  45082c:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  450830:	add	x1, x1, #0xaa
  450834:	mov	w2, #0xa4                  	// #164
  450838:	bl	41b180 <CRYPTO_free@plt>
  45083c:	stur	wzr, [x29, #-4]
  450840:	b	450904 <ASN1_generate_nconf@plt+0x32004>
  450844:	ldur	x0, [x29, #-32]
  450848:	ldur	x1, [x29, #-56]
  45084c:	ldur	x2, [x29, #-48]
  450850:	bl	41a7b0 <memcpy@plt>
  450854:	ldur	x0, [x29, #-56]
  450858:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  45085c:	add	x1, x1, #0xaa
  450860:	mov	w2, #0xa9                  	// #169
  450864:	bl	41b180 <CRYPTO_free@plt>
  450868:	ldr	x8, [sp, #64]
  45086c:	ldr	w9, [x8]
  450870:	cbz	w9, 45088c <ASN1_generate_nconf@plt+0x31f8c>
  450874:	ldr	x8, [sp, #56]
  450878:	ldr	x0, [x8]
  45087c:	ldur	x2, [x29, #-48]
  450880:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  450884:	add	x1, x1, #0x56a
  450888:	bl	4196e0 <BIO_printf@plt>
  45088c:	ldur	x8, [x29, #-48]
  450890:	stur	w8, [x29, #-4]
  450894:	b	450904 <ASN1_generate_nconf@plt+0x32004>
  450898:	ldr	x8, [sp, #64]
  45089c:	ldr	w9, [x8]
  4508a0:	cbz	w9, 4508b8 <ASN1_generate_nconf@plt+0x31fb8>
  4508a4:	ldr	x8, [sp, #48]
  4508a8:	ldr	x0, [x8]
  4508ac:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4508b0:	add	x1, x1, #0x57f
  4508b4:	bl	4196e0 <BIO_printf@plt>
  4508b8:	ldr	x8, [sp, #48]
  4508bc:	ldr	x0, [x8]
  4508c0:	mov	w9, #0xb                   	// #11
  4508c4:	mov	w1, w9
  4508c8:	mov	x10, xzr
  4508cc:	mov	x2, x10
  4508d0:	mov	x3, x10
  4508d4:	str	x3, [sp, #24]
  4508d8:	str	w9, [sp, #20]
  4508dc:	str	x10, [sp, #8]
  4508e0:	bl	41de30 <BIO_ctrl@plt>
  4508e4:	ldr	x8, [sp, #56]
  4508e8:	ldr	x10, [x8]
  4508ec:	mov	x0, x10
  4508f0:	ldr	w1, [sp, #20]
  4508f4:	ldr	x2, [sp, #8]
  4508f8:	ldr	x3, [sp, #24]
  4508fc:	bl	41de30 <BIO_ctrl@plt>
  450900:	stur	wzr, [x29, #-4]
  450904:	ldur	w0, [x29, #-4]
  450908:	ldp	x29, x30, [sp, #128]
  45090c:	add	sp, sp, #0x90
  450910:	ret
  450914:	sub	sp, sp, #0x80
  450918:	stp	x29, x30, [sp, #112]
  45091c:	add	x29, sp, #0x70
  450920:	mov	x8, xzr
  450924:	adrp	x9, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  450928:	add	x9, x9, #0x30
  45092c:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  450930:	add	x10, x10, #0xb40
  450934:	adrp	x11, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  450938:	add	x11, x11, #0xaa
  45093c:	stur	x0, [x29, #-16]
  450940:	stur	x1, [x29, #-24]
  450944:	stur	x2, [x29, #-32]
  450948:	stur	x3, [x29, #-40]
  45094c:	stur	x8, [x29, #-48]
  450950:	str	x8, [sp, #40]
  450954:	ldr	x0, [x9]
  450958:	str	x10, [sp, #32]
  45095c:	str	x11, [sp, #24]
  450960:	bl	41e3c0 <strlen@plt>
  450964:	ldur	x8, [x29, #-32]
  450968:	cmp	x0, x8
  45096c:	b.ne	45098c <ASN1_generate_nconf@plt+0x3208c>  // b.any
  450970:	adrp	x8, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  450974:	add	x8, x8, #0x30
  450978:	ldr	x0, [x8]
  45097c:	ldur	x1, [x29, #-24]
  450980:	ldur	x2, [x29, #-32]
  450984:	bl	41c840 <memcmp@plt>
  450988:	cbz	w0, 4509a4 <ASN1_generate_nconf@plt+0x320a4>
  45098c:	ldur	x8, [x29, #-40]
  450990:	mov	x9, xzr
  450994:	str	x9, [x8]
  450998:	mov	w10, #0x1                   	// #1
  45099c:	stur	w10, [x29, #-4]
  4509a0:	b	450b10 <ASN1_generate_nconf@plt+0x32210>
  4509a4:	ldr	x8, [sp, #32]
  4509a8:	ldr	x9, [x8]
  4509ac:	cbz	x9, 4509d8 <ASN1_generate_nconf@plt+0x320d8>
  4509b0:	ldr	x8, [sp, #32]
  4509b4:	ldr	x0, [x8]
  4509b8:	bl	41aeb0 <SSL_SESSION_up_ref@plt>
  4509bc:	ldr	x8, [sp, #32]
  4509c0:	ldr	x9, [x8]
  4509c4:	ldur	x10, [x29, #-40]
  4509c8:	str	x9, [x10]
  4509cc:	mov	w11, #0x1                   	// #1
  4509d0:	stur	w11, [x29, #-4]
  4509d4:	b	450b10 <ASN1_generate_nconf@plt+0x32210>
  4509d8:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4509dc:	add	x8, x8, #0xaa8
  4509e0:	ldr	x0, [x8]
  4509e4:	add	x1, sp, #0x30
  4509e8:	bl	41d030 <OPENSSL_hexstr2buf@plt>
  4509ec:	str	x0, [sp, #56]
  4509f0:	ldr	x8, [sp, #56]
  4509f4:	cbnz	x8, 450a24 <ASN1_generate_nconf@plt+0x32124>
  4509f8:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4509fc:	add	x8, x8, #0xc0
  450a00:	ldr	x0, [x8]
  450a04:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  450a08:	add	x8, x8, #0xaa8
  450a0c:	ldr	x2, [x8]
  450a10:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  450a14:	add	x1, x1, #0xd01
  450a18:	bl	4196e0 <BIO_printf@plt>
  450a1c:	stur	wzr, [x29, #-4]
  450a20:	b	450b10 <ASN1_generate_nconf@plt+0x32210>
  450a24:	ldur	x0, [x29, #-16]
  450a28:	adrp	x1, 486000 <ASN1_generate_nconf@plt+0x67700>
  450a2c:	add	x1, x1, #0x470
  450a30:	bl	41a680 <SSL_CIPHER_find@plt>
  450a34:	str	x0, [sp, #40]
  450a38:	ldr	x8, [sp, #40]
  450a3c:	cbnz	x8, 450a74 <ASN1_generate_nconf@plt+0x32174>
  450a40:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  450a44:	add	x8, x8, #0xc0
  450a48:	ldr	x0, [x8]
  450a4c:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  450a50:	add	x1, x1, #0xd96
  450a54:	bl	4196e0 <BIO_printf@plt>
  450a58:	ldr	x8, [sp, #56]
  450a5c:	mov	x0, x8
  450a60:	ldr	x1, [sp, #24]
  450a64:	mov	w2, #0xd9                  	// #217
  450a68:	bl	41b180 <CRYPTO_free@plt>
  450a6c:	stur	wzr, [x29, #-4]
  450a70:	b	450b10 <ASN1_generate_nconf@plt+0x32210>
  450a74:	bl	41a290 <SSL_SESSION_new@plt>
  450a78:	stur	x0, [x29, #-48]
  450a7c:	ldur	x8, [x29, #-48]
  450a80:	cbz	x8, 450ad4 <ASN1_generate_nconf@plt+0x321d4>
  450a84:	ldur	x0, [x29, #-48]
  450a88:	ldr	x1, [sp, #56]
  450a8c:	ldr	x2, [sp, #48]
  450a90:	bl	41df90 <SSL_SESSION_set1_master_key@plt>
  450a94:	cbz	w0, 450ad4 <ASN1_generate_nconf@plt+0x321d4>
  450a98:	ldur	x0, [x29, #-48]
  450a9c:	ldr	x1, [sp, #40]
  450aa0:	bl	41dd30 <SSL_SESSION_set_cipher@plt>
  450aa4:	cbz	w0, 450ad4 <ASN1_generate_nconf@plt+0x321d4>
  450aa8:	ldur	x0, [x29, #-48]
  450aac:	ldur	x8, [x29, #-16]
  450ab0:	str	x0, [sp, #16]
  450ab4:	mov	x0, x8
  450ab8:	bl	41a070 <SSL_version@plt>
  450abc:	ldr	x8, [sp, #16]
  450ac0:	str	w0, [sp, #12]
  450ac4:	mov	x0, x8
  450ac8:	ldr	w1, [sp, #12]
  450acc:	bl	41dfb0 <SSL_SESSION_set_protocol_version@plt>
  450ad0:	cbnz	w0, 450aec <ASN1_generate_nconf@plt+0x321ec>
  450ad4:	ldr	x0, [sp, #56]
  450ad8:	ldr	x1, [sp, #24]
  450adc:	mov	w2, #0xe2                  	// #226
  450ae0:	bl	41b180 <CRYPTO_free@plt>
  450ae4:	stur	wzr, [x29, #-4]
  450ae8:	b	450b10 <ASN1_generate_nconf@plt+0x32210>
  450aec:	ldr	x0, [sp, #56]
  450af0:	ldr	x1, [sp, #24]
  450af4:	mov	w2, #0xe5                  	// #229
  450af8:	bl	41b180 <CRYPTO_free@plt>
  450afc:	ldur	x8, [x29, #-48]
  450b00:	ldur	x9, [x29, #-40]
  450b04:	str	x8, [x9]
  450b08:	mov	w10, #0x1                   	// #1
  450b0c:	stur	w10, [x29, #-4]
  450b10:	ldur	w0, [x29, #-4]
  450b14:	ldp	x29, x30, [sp, #112]
  450b18:	add	sp, sp, #0x80
  450b1c:	ret
  450b20:	sub	sp, sp, #0x60
  450b24:	stp	x29, x30, [sp, #80]
  450b28:	add	x29, sp, #0x50
  450b2c:	mov	w8, wzr
  450b30:	stur	x0, [x29, #-16]
  450b34:	stur	x1, [x29, #-24]
  450b38:	stur	x2, [x29, #-32]
  450b3c:	ldur	x9, [x29, #-32]
  450b40:	str	x9, [sp, #40]
  450b44:	ldur	x0, [x29, #-16]
  450b48:	mov	w1, w8
  450b4c:	bl	4195a0 <SSL_get_servername@plt>
  450b50:	str	x0, [sp, #32]
  450b54:	ldr	x9, [sp, #32]
  450b58:	cbz	x9, 450c18 <ASN1_generate_nconf@plt+0x32318>
  450b5c:	ldr	x8, [sp, #40]
  450b60:	ldr	x8, [x8, #8]
  450b64:	cbz	x8, 450c18 <ASN1_generate_nconf@plt+0x32318>
  450b68:	ldr	x8, [sp, #32]
  450b6c:	str	x8, [sp, #24]
  450b70:	ldr	x8, [sp, #40]
  450b74:	ldr	x0, [x8, #8]
  450b78:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  450b7c:	add	x1, x1, #0x59d
  450b80:	bl	4196e0 <BIO_printf@plt>
  450b84:	ldr	x8, [sp, #24]
  450b88:	add	x9, x8, #0x1
  450b8c:	str	x9, [sp, #24]
  450b90:	ldrb	w10, [x8]
  450b94:	strb	w10, [sp, #23]
  450b98:	cbz	w10, 450c04 <ASN1_generate_nconf@plt+0x32304>
  450b9c:	ldr	x8, [sp, #40]
  450ba0:	ldr	x0, [x8, #8]
  450ba4:	ldrb	w9, [sp, #23]
  450ba8:	and	w9, w9, #0xffffff80
  450bac:	mov	w10, #0x0                   	// #0
  450bb0:	str	x0, [sp, #8]
  450bb4:	str	w10, [sp, #4]
  450bb8:	cbnz	w9, 450bd8 <ASN1_generate_nconf@plt+0x322d8>
  450bbc:	bl	41a870 <__ctype_b_loc@plt>
  450bc0:	ldr	x8, [x0]
  450bc4:	ldrb	w9, [sp, #23]
  450bc8:	ldrh	w9, [x8, w9, sxtw #1]
  450bcc:	tst	w9, #0x4000
  450bd0:	cset	w9, ne  // ne = any
  450bd4:	str	w9, [sp, #4]
  450bd8:	ldr	w8, [sp, #4]
  450bdc:	adrp	x9, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  450be0:	add	x9, x9, #0x5ba
  450be4:	adrp	x10, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  450be8:	add	x10, x10, #0xd6a
  450bec:	tst	w8, #0x1
  450bf0:	csel	x1, x10, x9, ne  // ne = any
  450bf4:	ldrb	w2, [sp, #23]
  450bf8:	ldr	x0, [sp, #8]
  450bfc:	bl	4196e0 <BIO_printf@plt>
  450c00:	b	450b84 <ASN1_generate_nconf@plt+0x32284>
  450c04:	ldr	x8, [sp, #40]
  450c08:	ldr	x0, [x8, #8]
  450c0c:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  450c10:	add	x1, x1, #0x282
  450c14:	bl	4196e0 <BIO_printf@plt>
  450c18:	ldr	x8, [sp, #40]
  450c1c:	ldr	x8, [x8]
  450c20:	cbnz	x8, 450c30 <ASN1_generate_nconf@plt+0x32330>
  450c24:	mov	w8, #0x3                   	// #3
  450c28:	stur	w8, [x29, #-4]
  450c2c:	b	450c9c <ASN1_generate_nconf@plt+0x3239c>
  450c30:	ldr	x8, [sp, #32]
  450c34:	cbz	x8, 450c98 <ASN1_generate_nconf@plt+0x32398>
  450c38:	ldr	x0, [sp, #32]
  450c3c:	ldr	x8, [sp, #40]
  450c40:	ldr	x1, [x8]
  450c44:	bl	41e4c0 <strcasecmp@plt>
  450c48:	cbz	w0, 450c5c <ASN1_generate_nconf@plt+0x3235c>
  450c4c:	ldr	x8, [sp, #40]
  450c50:	ldr	w9, [x8, #16]
  450c54:	stur	w9, [x29, #-4]
  450c58:	b	450c9c <ASN1_generate_nconf@plt+0x3239c>
  450c5c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  450c60:	add	x8, x8, #0xac0
  450c64:	ldr	x8, [x8]
  450c68:	cbz	x8, 450c98 <ASN1_generate_nconf@plt+0x32398>
  450c6c:	ldr	x8, [sp, #40]
  450c70:	ldr	x0, [x8, #8]
  450c74:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  450c78:	add	x1, x1, #0x5c1
  450c7c:	bl	4196e0 <BIO_printf@plt>
  450c80:	ldur	x8, [x29, #-16]
  450c84:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  450c88:	add	x9, x9, #0xac0
  450c8c:	ldr	x1, [x9]
  450c90:	mov	x0, x8
  450c94:	bl	41a510 <SSL_set_SSL_CTX@plt>
  450c98:	stur	wzr, [x29, #-4]
  450c9c:	ldur	w0, [x29, #-4]
  450ca0:	ldp	x29, x30, [sp, #80]
  450ca4:	add	sp, sp, #0x60
  450ca8:	ret
  450cac:	sub	sp, sp, #0x50
  450cb0:	stp	x29, x30, [sp, #64]
  450cb4:	add	x29, sp, #0x40
  450cb8:	mov	w8, #0x2                   	// #2
  450cbc:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  450cc0:	add	x9, x9, #0xc0
  450cc4:	stur	x0, [x29, #-16]
  450cc8:	stur	x1, [x29, #-24]
  450ccc:	str	x2, [sp, #32]
  450cd0:	ldr	x10, [sp, #32]
  450cd4:	str	x10, [sp, #24]
  450cd8:	str	w8, [sp, #20]
  450cdc:	ldr	x10, [sp, #24]
  450ce0:	ldr	x10, [x10]
  450ce4:	str	x9, [sp, #8]
  450ce8:	cbnz	x10, 450d30 <ASN1_generate_nconf@plt+0x32430>
  450cec:	ldr	x8, [sp, #24]
  450cf0:	ldr	x8, [x8, #16]
  450cf4:	cbnz	x8, 450d30 <ASN1_generate_nconf@plt+0x32430>
  450cf8:	ldur	x0, [x29, #-16]
  450cfc:	bl	419e20 <SSL_get_srp_username@plt>
  450d00:	ldr	x8, [sp, #24]
  450d04:	str	x0, [x8]
  450d08:	ldr	x8, [sp, #8]
  450d0c:	ldr	x0, [x8]
  450d10:	ldr	x9, [sp, #24]
  450d14:	ldr	x2, [x9]
  450d18:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  450d1c:	add	x1, x1, #0x5dc
  450d20:	bl	4196e0 <BIO_printf@plt>
  450d24:	mov	w10, #0xffffffff            	// #-1
  450d28:	stur	w10, [x29, #-4]
  450d2c:	b	450e10 <ASN1_generate_nconf@plt+0x32510>
  450d30:	ldr	x8, [sp, #24]
  450d34:	ldr	x8, [x8, #16]
  450d38:	cbnz	x8, 450d5c <ASN1_generate_nconf@plt+0x3245c>
  450d3c:	ldr	x8, [sp, #8]
  450d40:	ldr	x0, [x8]
  450d44:	ldr	x9, [sp, #24]
  450d48:	ldr	x2, [x9]
  450d4c:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  450d50:	add	x1, x1, #0x5f1
  450d54:	bl	4196e0 <BIO_printf@plt>
  450d58:	b	450de8 <ASN1_generate_nconf@plt+0x324e8>
  450d5c:	ldur	x0, [x29, #-16]
  450d60:	ldr	x8, [sp, #24]
  450d64:	ldr	x8, [x8, #16]
  450d68:	ldr	x1, [x8, #32]
  450d6c:	ldr	x8, [sp, #24]
  450d70:	ldr	x8, [x8, #16]
  450d74:	ldr	x2, [x8, #24]
  450d78:	ldr	x8, [sp, #24]
  450d7c:	ldr	x8, [x8, #16]
  450d80:	ldr	x3, [x8, #8]
  450d84:	ldr	x8, [sp, #24]
  450d88:	ldr	x8, [x8, #16]
  450d8c:	ldr	x4, [x8, #16]
  450d90:	ldr	x8, [sp, #24]
  450d94:	ldr	x8, [x8, #16]
  450d98:	ldr	x5, [x8, #40]
  450d9c:	bl	41bde0 <SSL_set_srp_server_param@plt>
  450da0:	cmp	w0, #0x0
  450da4:	cset	w9, ge  // ge = tcont
  450da8:	tbnz	w9, #0, 450dbc <ASN1_generate_nconf@plt+0x324bc>
  450dac:	ldur	x8, [x29, #-24]
  450db0:	mov	w9, #0x50                  	// #80
  450db4:	str	w9, [x8]
  450db8:	b	450de8 <ASN1_generate_nconf@plt+0x324e8>
  450dbc:	ldr	x8, [sp, #8]
  450dc0:	ldr	x0, [x8]
  450dc4:	ldr	x9, [sp, #24]
  450dc8:	ldr	x2, [x9]
  450dcc:	ldr	x9, [sp, #24]
  450dd0:	ldr	x9, [x9, #16]
  450dd4:	ldr	x3, [x9, #40]
  450dd8:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  450ddc:	add	x1, x1, #0x608
  450de0:	bl	4196e0 <BIO_printf@plt>
  450de4:	str	wzr, [sp, #20]
  450de8:	ldr	x8, [sp, #24]
  450dec:	ldr	x0, [x8, #16]
  450df0:	bl	419c30 <SRP_user_pwd_free@plt>
  450df4:	ldr	x8, [sp, #24]
  450df8:	mov	x9, xzr
  450dfc:	str	x9, [x8, #16]
  450e00:	ldr	x8, [sp, #24]
  450e04:	str	x9, [x8]
  450e08:	ldr	w10, [sp, #20]
  450e0c:	stur	w10, [x29, #-4]
  450e10:	ldur	w0, [x29, #-4]
  450e14:	ldp	x29, x30, [sp, #64]
  450e18:	add	sp, sp, #0x50
  450e1c:	ret
  450e20:	sub	sp, sp, #0x50
  450e24:	stp	x29, x30, [sp, #64]
  450e28:	add	x29, sp, #0x40
  450e2c:	mov	x8, xzr
  450e30:	mov	w9, #0x2                   	// #2
  450e34:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  450e38:	add	x10, x10, #0xc0
  450e3c:	stur	x0, [x29, #-8]
  450e40:	stur	x1, [x29, #-16]
  450e44:	ldur	x11, [x29, #-16]
  450e48:	stur	x11, [x29, #-24]
  450e4c:	str	x8, [sp, #32]
  450e50:	str	x8, [sp, #24]
  450e54:	str	w9, [sp, #16]
  450e58:	ldur	x8, [x29, #-24]
  450e5c:	ldr	w9, [x8, #44]
  450e60:	str	x10, [sp]
  450e64:	cbz	w9, 450e7c <ASN1_generate_nconf@plt+0x3257c>
  450e68:	ldr	x8, [sp]
  450e6c:	ldr	x0, [x8]
  450e70:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  450e74:	add	x1, x1, #0x638
  450e78:	bl	41a930 <BIO_puts@plt>
  450e7c:	ldur	x8, [x29, #-24]
  450e80:	ldr	x8, [x8, #8]
  450e84:	cbz	x8, 450f10 <ASN1_generate_nconf@plt+0x32610>
  450e88:	ldur	x8, [x29, #-24]
  450e8c:	ldr	x0, [x8, #8]
  450e90:	mov	w1, #0x72                  	// #114
  450e94:	mov	w2, #0x4                   	// #4
  450e98:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  450e9c:	str	x0, [sp, #8]
  450ea0:	ldr	x8, [sp, #8]
  450ea4:	cbnz	x8, 450ec0 <ASN1_generate_nconf@plt+0x325c0>
  450ea8:	ldr	x8, [sp]
  450eac:	ldr	x0, [x8]
  450eb0:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  450eb4:	add	x1, x1, #0x656
  450eb8:	bl	41a930 <BIO_puts@plt>
  450ebc:	b	450fa4 <ASN1_generate_nconf@plt+0x326a4>
  450ec0:	ldr	x2, [sp, #8]
  450ec4:	adrp	x0, 41b000 <PKCS7_to_TS_TST_INFO@plt>
  450ec8:	add	x0, x0, #0x4c0
  450ecc:	adrp	x1, 41b000 <PKCS7_to_TS_TST_INFO@plt>
  450ed0:	add	x1, x1, #0xce0
  450ed4:	mov	x8, xzr
  450ed8:	mov	x3, x8
  450edc:	bl	419830 <ASN1_d2i_bio@plt>
  450ee0:	str	x0, [sp, #32]
  450ee4:	ldr	x0, [sp, #8]
  450ee8:	bl	41de90 <BIO_free@plt>
  450eec:	ldr	x8, [sp, #32]
  450ef0:	cbnz	x8, 450f0c <ASN1_generate_nconf@plt+0x3260c>
  450ef4:	ldr	x8, [sp]
  450ef8:	ldr	x0, [x8]
  450efc:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  450f00:	add	x1, x1, #0x683
  450f04:	bl	41a930 <BIO_puts@plt>
  450f08:	b	450fa4 <ASN1_generate_nconf@plt+0x326a4>
  450f0c:	b	450f30 <ASN1_generate_nconf@plt+0x32630>
  450f10:	ldur	x0, [x29, #-8]
  450f14:	ldur	x1, [x29, #-24]
  450f18:	add	x2, sp, #0x20
  450f1c:	bl	453ff4 <ASN1_generate_nconf@plt+0x356f4>
  450f20:	str	w0, [sp, #16]
  450f24:	ldr	w8, [sp, #16]
  450f28:	cbz	w8, 450f30 <ASN1_generate_nconf@plt+0x32630>
  450f2c:	b	450fa4 <ASN1_generate_nconf@plt+0x326a4>
  450f30:	ldr	x0, [sp, #32]
  450f34:	add	x1, sp, #0x18
  450f38:	bl	41a170 <i2d_OCSP_RESPONSE@plt>
  450f3c:	str	w0, [sp, #20]
  450f40:	ldr	w8, [sp, #20]
  450f44:	cmp	w8, #0x0
  450f48:	cset	w8, gt
  450f4c:	tbnz	w8, #0, 450f54 <ASN1_generate_nconf@plt+0x32654>
  450f50:	b	450fa4 <ASN1_generate_nconf@plt+0x326a4>
  450f54:	ldur	x0, [x29, #-8]
  450f58:	ldrsw	x2, [sp, #20]
  450f5c:	ldr	x3, [sp, #24]
  450f60:	mov	w1, #0x47                  	// #71
  450f64:	bl	41da70 <SSL_ctrl@plt>
  450f68:	ldur	x8, [x29, #-24]
  450f6c:	ldr	w9, [x8, #44]
  450f70:	cbz	w9, 450fa0 <ASN1_generate_nconf@plt+0x326a0>
  450f74:	ldr	x8, [sp]
  450f78:	ldr	x0, [x8]
  450f7c:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  450f80:	add	x1, x1, #0x6ad
  450f84:	bl	41a930 <BIO_puts@plt>
  450f88:	ldr	x8, [sp]
  450f8c:	ldr	x9, [x8]
  450f90:	ldr	x1, [sp, #32]
  450f94:	mov	x0, x9
  450f98:	mov	x2, #0x2                   	// #2
  450f9c:	bl	41b400 <OCSP_RESPONSE_print@plt>
  450fa0:	str	wzr, [sp, #16]
  450fa4:	ldr	w8, [sp, #16]
  450fa8:	cbz	w8, 450fb8 <ASN1_generate_nconf@plt+0x326b8>
  450fac:	ldr	x8, [sp]
  450fb0:	ldr	x0, [x8]
  450fb4:	bl	41e780 <ERR_print_errors@plt>
  450fb8:	ldr	x0, [sp, #32]
  450fbc:	bl	41cef0 <OCSP_RESPONSE_free@plt>
  450fc0:	ldr	w0, [sp, #16]
  450fc4:	ldp	x29, x30, [sp, #64]
  450fc8:	add	sp, sp, #0x50
  450fcc:	ret
  450fd0:	sub	sp, sp, #0xb0
  450fd4:	stp	x29, x30, [sp, #160]
  450fd8:	add	x29, sp, #0xa0
  450fdc:	mov	x8, xzr
  450fe0:	mov	w9, #0x1                   	// #1
  450fe4:	mov	w10, #0x4000                	// #16384
  450fe8:	adrp	x11, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  450fec:	add	x11, x11, #0xe85
  450ff0:	adrp	x12, 4b1000 <stdin@@GLIBC_2.17+0x10>
  450ff4:	add	x12, x12, #0xae0
  450ff8:	adrp	x13, 4b1000 <stdin@@GLIBC_2.17+0x10>
  450ffc:	add	x13, x13, #0xc0
  451000:	adrp	x14, 4b1000 <stdin@@GLIBC_2.17+0x10>
  451004:	add	x14, x14, #0xb48
  451008:	stur	w0, [x29, #-4]
  45100c:	stur	w1, [x29, #-8]
  451010:	stur	w2, [x29, #-12]
  451014:	stur	x3, [x29, #-24]
  451018:	stur	x8, [x29, #-32]
  45101c:	stur	w9, [x29, #-40]
  451020:	mov	w0, w10
  451024:	mov	x1, x11
  451028:	str	x12, [sp, #72]
  45102c:	str	x13, [sp, #64]
  451030:	str	x14, [sp, #56]
  451034:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  451038:	stur	x0, [x29, #-32]
  45103c:	bl	41d1e0 <BIO_f_buffer@plt>
  451040:	bl	41b5c0 <BIO_new@plt>
  451044:	stur	x0, [x29, #-56]
  451048:	bl	41c590 <BIO_f_ssl@plt>
  45104c:	bl	41b5c0 <BIO_new@plt>
  451050:	stur	x0, [x29, #-64]
  451054:	ldur	x8, [x29, #-56]
  451058:	cbz	x8, 451064 <ASN1_generate_nconf@plt+0x32764>
  45105c:	ldur	x8, [x29, #-64]
  451060:	cbnz	x8, 451068 <ASN1_generate_nconf@plt+0x32768>
  451064:	b	451614 <ASN1_generate_nconf@plt+0x32d14>
  451068:	ldur	x0, [x29, #-56]
  45106c:	mov	w1, #0x75                  	// #117
  451070:	mov	x2, #0x4000                	// #16384
  451074:	mov	w3, #0x1                   	// #1
  451078:	bl	41dc70 <BIO_int_ctrl@plt>
  45107c:	cbnz	x0, 451084 <ASN1_generate_nconf@plt+0x32784>
  451080:	b	451614 <ASN1_generate_nconf@plt+0x32d14>
  451084:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  451088:	add	x8, x8, #0xac8
  45108c:	ldr	x0, [x8]
  451090:	bl	41b290 <SSL_new@plt>
  451094:	stur	x0, [x29, #-48]
  451098:	cbnz	x0, 4510a0 <ASN1_generate_nconf@plt+0x327a0>
  45109c:	b	451614 <ASN1_generate_nconf@plt+0x32d14>
  4510a0:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4510a4:	add	x8, x8, #0xb00
  4510a8:	ldr	w9, [x8]
  4510ac:	cbz	w9, 4510e4 <ASN1_generate_nconf@plt+0x327e4>
  4510b0:	ldur	x0, [x29, #-48]
  4510b4:	mov	w1, #0x38                  	// #56
  4510b8:	adrp	x2, 474000 <ASN1_generate_nconf@plt+0x55700>
  4510bc:	add	x2, x2, #0x274
  4510c0:	bl	419730 <SSL_callback_ctrl@plt>
  4510c4:	ldur	x8, [x29, #-48]
  4510c8:	ldr	x9, [sp, #72]
  4510cc:	ldr	x3, [x9]
  4510d0:	mov	x0, x8
  4510d4:	mov	w1, #0x39                  	// #57
  4510d8:	mov	x8, xzr
  4510dc:	mov	x2, x8
  4510e0:	bl	41da70 <SSL_ctrl@plt>
  4510e4:	ldur	x8, [x29, #-24]
  4510e8:	cbz	x8, 45113c <ASN1_generate_nconf@plt+0x3283c>
  4510ec:	ldur	x0, [x29, #-48]
  4510f0:	ldur	x1, [x29, #-24]
  4510f4:	ldur	x8, [x29, #-24]
  4510f8:	str	x0, [sp, #48]
  4510fc:	mov	x0, x8
  451100:	str	x1, [sp, #40]
  451104:	bl	41e3c0 <strlen@plt>
  451108:	ldr	x8, [sp, #48]
  45110c:	str	w0, [sp, #36]
  451110:	mov	x0, x8
  451114:	ldr	x1, [sp, #40]
  451118:	ldr	w2, [sp, #36]
  45111c:	bl	41c9e0 <SSL_set_session_id_context@plt>
  451120:	cbnz	w0, 45113c <ASN1_generate_nconf@plt+0x3283c>
  451124:	ldur	x0, [x29, #-48]
  451128:	bl	41c7c0 <SSL_free@plt>
  45112c:	ldr	x8, [sp, #64]
  451130:	ldr	x0, [x8]
  451134:	bl	41e780 <ERR_print_errors@plt>
  451138:	b	451614 <ASN1_generate_nconf@plt+0x32d14>
  45113c:	ldur	w0, [x29, #-4]
  451140:	mov	w8, wzr
  451144:	mov	w1, w8
  451148:	bl	41e2d0 <BIO_new_socket@plt>
  45114c:	stur	x0, [x29, #-72]
  451150:	ldur	x0, [x29, #-48]
  451154:	ldur	x1, [x29, #-72]
  451158:	ldur	x2, [x29, #-72]
  45115c:	bl	41d470 <SSL_set_bio@plt>
  451160:	ldur	x0, [x29, #-48]
  451164:	bl	41cc50 <SSL_set_accept_state@plt>
  451168:	ldur	x0, [x29, #-64]
  45116c:	ldur	x3, [x29, #-48]
  451170:	mov	w1, #0x6d                  	// #109
  451174:	mov	x2, #0x1                   	// #1
  451178:	bl	41de30 <BIO_ctrl@plt>
  45117c:	ldur	x9, [x29, #-56]
  451180:	ldur	x1, [x29, #-64]
  451184:	mov	x0, x9
  451188:	bl	41aa90 <BIO_push@plt>
  45118c:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  451190:	add	x9, x9, #0xae8
  451194:	ldr	w8, [x9]
  451198:	cbz	w8, 4511c4 <ASN1_generate_nconf@plt+0x328c4>
  45119c:	ldur	x0, [x29, #-48]
  4511a0:	bl	419810 <SSL_get_rbio@plt>
  4511a4:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54700>
  4511a8:	add	x1, x1, #0xbec
  4511ac:	bl	41aa70 <BIO_set_callback@plt>
  4511b0:	ldur	x0, [x29, #-48]
  4511b4:	bl	419810 <SSL_get_rbio@plt>
  4511b8:	ldr	x8, [sp, #72]
  4511bc:	ldr	x1, [x8]
  4511c0:	bl	41d000 <BIO_set_callback_arg@plt>
  4511c4:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4511c8:	add	x8, x8, #0xaec
  4511cc:	ldr	w9, [x8]
  4511d0:	cbz	w9, 451238 <ASN1_generate_nconf@plt+0x32938>
  4511d4:	ldur	x0, [x29, #-48]
  4511d8:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54700>
  4511dc:	add	x1, x1, #0xee0
  4511e0:	bl	41db10 <SSL_set_msg_callback@plt>
  4511e4:	ldur	x0, [x29, #-48]
  4511e8:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4511ec:	add	x8, x8, #0xb08
  4511f0:	ldr	x8, [x8]
  4511f4:	str	x0, [sp, #24]
  4511f8:	cbz	x8, 451210 <ASN1_generate_nconf@plt+0x32910>
  4511fc:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  451200:	add	x8, x8, #0xb08
  451204:	ldr	x8, [x8]
  451208:	str	x8, [sp, #16]
  45120c:	b	45121c <ASN1_generate_nconf@plt+0x3291c>
  451210:	ldr	x8, [sp, #72]
  451214:	ldr	x9, [x8]
  451218:	str	x9, [sp, #16]
  45121c:	ldr	x8, [sp, #16]
  451220:	ldr	x0, [sp, #24]
  451224:	mov	w1, #0x10                  	// #16
  451228:	mov	x9, xzr
  45122c:	mov	x2, x9
  451230:	mov	x3, x8
  451234:	bl	41da70 <SSL_ctrl@plt>
  451238:	ldur	x0, [x29, #-56]
  45123c:	mov	w1, #0x65                  	// #101
  451240:	mov	x8, xzr
  451244:	mov	x2, x8
  451248:	mov	x3, x8
  45124c:	bl	41de30 <BIO_ctrl@plt>
  451250:	stur	w0, [x29, #-36]
  451254:	ldur	w9, [x29, #-36]
  451258:	cmp	w9, #0x0
  45125c:	cset	w9, le
  451260:	tbnz	w9, #0, 451268 <ASN1_generate_nconf@plt+0x32968>
  451264:	b	451344 <ASN1_generate_nconf@plt+0x32a44>
  451268:	ldur	x0, [x29, #-56]
  45126c:	mov	w1, #0x8                   	// #8
  451270:	bl	41cfb0 <BIO_test_flags@plt>
  451274:	cbnz	w0, 4512a0 <ASN1_generate_nconf@plt+0x329a0>
  451278:	ldr	x8, [sp, #64]
  45127c:	ldr	x0, [x8]
  451280:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  451284:	add	x1, x1, #0xe97
  451288:	bl	41a930 <BIO_puts@plt>
  45128c:	ldr	x8, [sp, #64]
  451290:	ldr	x9, [x8]
  451294:	mov	x0, x9
  451298:	bl	41e780 <ERR_print_errors@plt>
  45129c:	b	451608 <ASN1_generate_nconf@plt+0x32d08>
  4512a0:	ldur	x0, [x29, #-56]
  4512a4:	mov	w1, #0x4                   	// #4
  4512a8:	bl	41cfb0 <BIO_test_flags@plt>
  4512ac:	cbz	w0, 451340 <ASN1_generate_nconf@plt+0x32a40>
  4512b0:	ldur	x0, [x29, #-56]
  4512b4:	bl	41a240 <BIO_get_retry_reason@plt>
  4512b8:	cmp	w0, #0x1
  4512bc:	b.ne	451340 <ASN1_generate_nconf@plt+0x32a40>  // b.any
  4512c0:	ldr	x8, [sp, #72]
  4512c4:	ldr	x0, [x8]
  4512c8:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4512cc:	add	x1, x1, #0xeab
  4512d0:	bl	4196e0 <BIO_printf@plt>
  4512d4:	ldr	x8, [sp, #56]
  4512d8:	ldr	x9, [x8, #16]
  4512dc:	mov	x0, x9
  4512e0:	bl	419c30 <SRP_user_pwd_free@plt>
  4512e4:	ldr	x8, [sp, #56]
  4512e8:	ldr	x0, [x8, #8]
  4512ec:	ldr	x1, [x8]
  4512f0:	bl	41a4b0 <SRP_VBASE_get1_by_user@plt>
  4512f4:	ldr	x8, [sp, #56]
  4512f8:	str	x0, [x8, #16]
  4512fc:	ldr	x9, [x8, #16]
  451300:	cbz	x9, 451328 <ASN1_generate_nconf@plt+0x32a28>
  451304:	ldr	x8, [sp, #72]
  451308:	ldr	x0, [x8]
  45130c:	ldr	x9, [sp, #56]
  451310:	ldr	x10, [x9, #16]
  451314:	ldr	x2, [x10, #40]
  451318:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  45131c:	add	x1, x1, #0xa5b
  451320:	bl	4196e0 <BIO_printf@plt>
  451324:	b	45133c <ASN1_generate_nconf@plt+0x32a3c>
  451328:	ldr	x8, [sp, #72]
  45132c:	ldr	x0, [x8]
  451330:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  451334:	add	x1, x1, #0xa6b
  451338:	bl	4196e0 <BIO_printf@plt>
  45133c:	b	451238 <ASN1_generate_nconf@plt+0x32938>
  451340:	b	451238 <ASN1_generate_nconf@plt+0x32938>
  451344:	ldr	x8, [sp, #64]
  451348:	ldr	x0, [x8]
  45134c:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  451350:	add	x1, x1, #0xaec
  451354:	bl	4196e0 <BIO_printf@plt>
  451358:	ldur	x8, [x29, #-48]
  45135c:	mov	x0, x8
  451360:	bl	47516c <ASN1_generate_nconf@plt+0x5686c>
  451364:	ldur	x0, [x29, #-56]
  451368:	ldur	x1, [x29, #-32]
  45136c:	mov	w2, #0x3fff                	// #16383
  451370:	bl	41b0c0 <BIO_gets@plt>
  451374:	stur	w0, [x29, #-36]
  451378:	ldur	w8, [x29, #-36]
  45137c:	cmp	w8, #0x0
  451380:	cset	w8, ge  // ge = tcont
  451384:	tbnz	w8, #0, 45147c <ASN1_generate_nconf@plt+0x32b7c>
  451388:	ldur	x0, [x29, #-56]
  45138c:	mov	w1, #0x8                   	// #8
  451390:	bl	41cfb0 <BIO_test_flags@plt>
  451394:	cbnz	w0, 4513b8 <ASN1_generate_nconf@plt+0x32ab8>
  451398:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45139c:	add	x8, x8, #0xaf0
  4513a0:	ldr	w9, [x8]
  4513a4:	cbnz	w9, 4513b4 <ASN1_generate_nconf@plt+0x32ab4>
  4513a8:	ldr	x8, [sp, #64]
  4513ac:	ldr	x0, [x8]
  4513b0:	bl	41e780 <ERR_print_errors@plt>
  4513b4:	b	451614 <ASN1_generate_nconf@plt+0x32d14>
  4513b8:	ldr	x8, [sp, #72]
  4513bc:	ldr	x0, [x8]
  4513c0:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  4513c4:	add	x1, x1, #0xbb2
  4513c8:	bl	4196e0 <BIO_printf@plt>
  4513cc:	ldur	x8, [x29, #-56]
  4513d0:	mov	x0, x8
  4513d4:	mov	w1, #0x4                   	// #4
  4513d8:	bl	41cfb0 <BIO_test_flags@plt>
  4513dc:	cbz	w0, 451470 <ASN1_generate_nconf@plt+0x32b70>
  4513e0:	ldur	x0, [x29, #-56]
  4513e4:	bl	41a240 <BIO_get_retry_reason@plt>
  4513e8:	cmp	w0, #0x1
  4513ec:	b.ne	451470 <ASN1_generate_nconf@plt+0x32b70>  // b.any
  4513f0:	ldr	x8, [sp, #72]
  4513f4:	ldr	x0, [x8]
  4513f8:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4513fc:	add	x1, x1, #0xaab
  451400:	bl	4196e0 <BIO_printf@plt>
  451404:	ldr	x8, [sp, #56]
  451408:	ldr	x9, [x8, #16]
  45140c:	mov	x0, x9
  451410:	bl	419c30 <SRP_user_pwd_free@plt>
  451414:	ldr	x8, [sp, #56]
  451418:	ldr	x0, [x8, #8]
  45141c:	ldr	x1, [x8]
  451420:	bl	41a4b0 <SRP_VBASE_get1_by_user@plt>
  451424:	ldr	x8, [sp, #56]
  451428:	str	x0, [x8, #16]
  45142c:	ldr	x9, [x8, #16]
  451430:	cbz	x9, 451458 <ASN1_generate_nconf@plt+0x32b58>
  451434:	ldr	x8, [sp, #72]
  451438:	ldr	x0, [x8]
  45143c:	ldr	x9, [sp, #56]
  451440:	ldr	x10, [x9, #16]
  451444:	ldr	x2, [x10, #40]
  451448:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  45144c:	add	x1, x1, #0xa5b
  451450:	bl	4196e0 <BIO_printf@plt>
  451454:	b	45146c <ASN1_generate_nconf@plt+0x32b6c>
  451458:	ldr	x8, [sp, #72]
  45145c:	ldr	x0, [x8]
  451460:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  451464:	add	x1, x1, #0xa6b
  451468:	bl	4196e0 <BIO_printf@plt>
  45146c:	b	451364 <ASN1_generate_nconf@plt+0x32a64>
  451470:	mov	w0, #0x1                   	// #1
  451474:	bl	41ae90 <sleep@plt>
  451478:	b	451364 <ASN1_generate_nconf@plt+0x32a64>
  45147c:	ldur	w8, [x29, #-36]
  451480:	cbnz	w8, 4514a4 <ASN1_generate_nconf@plt+0x32ba4>
  451484:	mov	w8, #0x1                   	// #1
  451488:	stur	w8, [x29, #-40]
  45148c:	ldr	x9, [sp, #64]
  451490:	ldr	x0, [x9]
  451494:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  451498:	add	x1, x1, #0xaf9
  45149c:	bl	4196e0 <BIO_printf@plt>
  4514a0:	b	451608 <ASN1_generate_nconf@plt+0x32d08>
  4514a4:	ldur	x8, [x29, #-32]
  4514a8:	ldursw	x9, [x29, #-36]
  4514ac:	add	x8, x8, x9
  4514b0:	mov	x9, #0xffffffffffffffff    	// #-1
  4514b4:	add	x8, x8, x9
  4514b8:	str	x8, [sp, #80]
  4514bc:	ldur	w8, [x29, #-36]
  4514c0:	mov	w9, #0x0                   	// #0
  4514c4:	str	w9, [sp, #12]
  4514c8:	cbz	w8, 451500 <ASN1_generate_nconf@plt+0x32c00>
  4514cc:	ldr	x8, [sp, #80]
  4514d0:	ldrb	w9, [x8]
  4514d4:	mov	w10, #0x1                   	// #1
  4514d8:	cmp	w9, #0xa
  4514dc:	str	w10, [sp, #8]
  4514e0:	b.eq	4514f8 <ASN1_generate_nconf@plt+0x32bf8>  // b.none
  4514e4:	ldr	x8, [sp, #80]
  4514e8:	ldrb	w9, [x8]
  4514ec:	cmp	w9, #0xd
  4514f0:	cset	w9, eq  // eq = none
  4514f4:	str	w9, [sp, #8]
  4514f8:	ldr	w8, [sp, #8]
  4514fc:	str	w8, [sp, #12]
  451500:	ldr	w8, [sp, #12]
  451504:	tbnz	w8, #0, 45150c <ASN1_generate_nconf@plt+0x32c0c>
  451508:	b	45152c <ASN1_generate_nconf@plt+0x32c2c>
  45150c:	ldr	x8, [sp, #80]
  451510:	mov	x9, #0xffffffffffffffff    	// #-1
  451514:	add	x8, x8, x9
  451518:	str	x8, [sp, #80]
  45151c:	ldur	w10, [x29, #-36]
  451520:	subs	w10, w10, #0x1
  451524:	stur	w10, [x29, #-36]
  451528:	b	4514bc <ASN1_generate_nconf@plt+0x32bbc>
  45152c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  451530:	add	x8, x8, #0xafc
  451534:	ldr	w9, [x8]
  451538:	cbnz	w9, 451580 <ASN1_generate_nconf@plt+0x32c80>
  45153c:	ldur	w8, [x29, #-36]
  451540:	cmp	w8, #0x5
  451544:	b.ne	451580 <ASN1_generate_nconf@plt+0x32c80>  // b.any
  451548:	ldur	x0, [x29, #-32]
  45154c:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  451550:	add	x1, x1, #0xec8
  451554:	mov	x2, #0x5                   	// #5
  451558:	bl	41b3f0 <strncmp@plt>
  45155c:	cbnz	w0, 451580 <ASN1_generate_nconf@plt+0x32c80>
  451560:	mov	w8, #0x1                   	// #1
  451564:	stur	w8, [x29, #-40]
  451568:	ldr	x9, [sp, #64]
  45156c:	ldr	x0, [x9]
  451570:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  451574:	add	x1, x1, #0xaf9
  451578:	bl	4196e0 <BIO_printf@plt>
  45157c:	b	451608 <ASN1_generate_nconf@plt+0x32d08>
  451580:	ldur	x0, [x29, #-32]
  451584:	ldursw	x2, [x29, #-36]
  451588:	mov	x8, xzr
  45158c:	mov	x1, x8
  451590:	bl	41a7c0 <BUF_reverse@plt>
  451594:	ldur	x8, [x29, #-32]
  451598:	ldursw	x9, [x29, #-36]
  45159c:	add	x8, x8, x9
  4515a0:	mov	w10, #0xa                   	// #10
  4515a4:	strb	w10, [x8]
  4515a8:	ldur	x0, [x29, #-56]
  4515ac:	ldur	x1, [x29, #-32]
  4515b0:	ldur	w10, [x29, #-36]
  4515b4:	add	w2, w10, #0x1
  4515b8:	bl	41cb40 <BIO_write@plt>
  4515bc:	ldur	x0, [x29, #-56]
  4515c0:	mov	w1, #0xb                   	// #11
  4515c4:	mov	x8, xzr
  4515c8:	mov	x2, x8
  4515cc:	mov	x3, x8
  4515d0:	bl	41de30 <BIO_ctrl@plt>
  4515d4:	stur	w0, [x29, #-36]
  4515d8:	ldur	w9, [x29, #-36]
  4515dc:	cmp	w9, #0x0
  4515e0:	cset	w9, le
  4515e4:	tbnz	w9, #0, 4515ec <ASN1_generate_nconf@plt+0x32cec>
  4515e8:	b	451604 <ASN1_generate_nconf@plt+0x32d04>
  4515ec:	ldur	x0, [x29, #-56]
  4515f0:	mov	w1, #0x8                   	// #8
  4515f4:	bl	41cfb0 <BIO_test_flags@plt>
  4515f8:	cbnz	w0, 451600 <ASN1_generate_nconf@plt+0x32d00>
  4515fc:	b	451608 <ASN1_generate_nconf@plt+0x32d08>
  451600:	b	4515bc <ASN1_generate_nconf@plt+0x32cbc>
  451604:	b	451364 <ASN1_generate_nconf@plt+0x32a64>
  451608:	ldur	x0, [x29, #-48]
  45160c:	mov	w1, #0x3                   	// #3
  451610:	bl	41a910 <SSL_set_shutdown@plt>
  451614:	ldur	x0, [x29, #-32]
  451618:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  45161c:	add	x1, x1, #0xaa
  451620:	mov	w2, #0xd9d                 	// #3485
  451624:	bl	41b180 <CRYPTO_free@plt>
  451628:	ldur	x0, [x29, #-56]
  45162c:	bl	41cde0 <BIO_free_all@plt>
  451630:	ldur	w0, [x29, #-40]
  451634:	ldp	x29, x30, [sp, #160]
  451638:	add	sp, sp, #0xb0
  45163c:	ret
  451640:	stp	x29, x30, [sp, #-32]!
  451644:	str	x28, [sp, #16]
  451648:	mov	x29, sp
  45164c:	sub	sp, sp, #0x230
  451650:	mov	x8, xzr
  451654:	mov	w9, #0x1                   	// #1
  451658:	mov	w10, #0x4000                	// #16384
  45165c:	adrp	x11, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  451660:	add	x11, x11, #0xbf8
  451664:	adrp	x12, 4b1000 <stdin@@GLIBC_2.17+0x10>
  451668:	add	x12, x12, #0xc0
  45166c:	adrp	x13, 4b1000 <stdin@@GLIBC_2.17+0x10>
  451670:	add	x13, x13, #0xaf0
  451674:	adrp	x14, 4b1000 <stdin@@GLIBC_2.17+0x10>
  451678:	add	x14, x14, #0xae0
  45167c:	adrp	x15, 4b1000 <stdin@@GLIBC_2.17+0x10>
  451680:	add	x15, x15, #0xad8
  451684:	adrp	x16, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  451688:	add	x16, x16, #0x50
  45168c:	adrp	x17, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  451690:	add	x17, x17, #0xec1
  451694:	adrp	x18, 4b1000 <stdin@@GLIBC_2.17+0x10>
  451698:	add	x18, x18, #0xb48
  45169c:	stur	w0, [x29, #-4]
  4516a0:	stur	w1, [x29, #-8]
  4516a4:	stur	w2, [x29, #-12]
  4516a8:	stur	x3, [x29, #-24]
  4516ac:	stur	x8, [x29, #-32]
  4516b0:	stur	w9, [x29, #-36]
  4516b4:	ldur	w9, [x29, #-4]
  4516b8:	add	w9, w9, #0x1
  4516bc:	stur	w9, [x29, #-100]
  4516c0:	mov	w0, w10
  4516c4:	mov	x1, x11
  4516c8:	str	x12, [sp, #240]
  4516cc:	str	x13, [sp, #232]
  4516d0:	str	x14, [sp, #224]
  4516d4:	str	x15, [sp, #216]
  4516d8:	str	x16, [sp, #208]
  4516dc:	str	x17, [sp, #200]
  4516e0:	str	x18, [sp, #192]
  4516e4:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  4516e8:	stur	x0, [x29, #-32]
  4516ec:	bl	41d1e0 <BIO_f_buffer@plt>
  4516f0:	bl	41b5c0 <BIO_new@plt>
  4516f4:	stur	x0, [x29, #-80]
  4516f8:	bl	41c590 <BIO_f_ssl@plt>
  4516fc:	bl	41b5c0 <BIO_new@plt>
  451700:	stur	x0, [x29, #-88]
  451704:	ldur	x8, [x29, #-80]
  451708:	cbz	x8, 451714 <ASN1_generate_nconf@plt+0x32e14>
  45170c:	ldur	x8, [x29, #-88]
  451710:	cbnz	x8, 451718 <ASN1_generate_nconf@plt+0x32e18>
  451714:	b	452714 <ASN1_generate_nconf@plt+0x33e14>
  451718:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45171c:	add	x8, x8, #0xad4
  451720:	ldr	w9, [x8]
  451724:	cbz	w9, 451768 <ASN1_generate_nconf@plt+0x32e68>
  451728:	ldur	w0, [x29, #-4]
  45172c:	mov	w1, #0x1                   	// #1
  451730:	bl	41b310 <BIO_socket_nbio@plt>
  451734:	cbnz	w0, 451748 <ASN1_generate_nconf@plt+0x32e48>
  451738:	ldr	x8, [sp, #240]
  45173c:	ldr	x0, [x8]
  451740:	bl	41e780 <ERR_print_errors@plt>
  451744:	b	451768 <ASN1_generate_nconf@plt+0x32e68>
  451748:	ldr	x8, [sp, #232]
  45174c:	ldr	w9, [x8]
  451750:	cbnz	w9, 451768 <ASN1_generate_nconf@plt+0x32e68>
  451754:	ldr	x8, [sp, #240]
  451758:	ldr	x0, [x8]
  45175c:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  451760:	add	x1, x1, #0x585
  451764:	bl	4196e0 <BIO_printf@plt>
  451768:	ldur	x0, [x29, #-80]
  45176c:	mov	w1, #0x75                  	// #117
  451770:	mov	x2, #0x4000                	// #16384
  451774:	mov	w3, #0x1                   	// #1
  451778:	bl	41dc70 <BIO_int_ctrl@plt>
  45177c:	cbnz	x0, 451784 <ASN1_generate_nconf@plt+0x32e84>
  451780:	b	452714 <ASN1_generate_nconf@plt+0x33e14>
  451784:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  451788:	add	x8, x8, #0xac8
  45178c:	ldr	x0, [x8]
  451790:	bl	41b290 <SSL_new@plt>
  451794:	stur	x0, [x29, #-64]
  451798:	cbnz	x0, 4517a0 <ASN1_generate_nconf@plt+0x32ea0>
  45179c:	b	452714 <ASN1_generate_nconf@plt+0x33e14>
  4517a0:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4517a4:	add	x8, x8, #0xb00
  4517a8:	ldr	w9, [x8]
  4517ac:	cbz	w9, 4517e4 <ASN1_generate_nconf@plt+0x32ee4>
  4517b0:	ldur	x0, [x29, #-64]
  4517b4:	mov	w1, #0x38                  	// #56
  4517b8:	adrp	x2, 474000 <ASN1_generate_nconf@plt+0x55700>
  4517bc:	add	x2, x2, #0x274
  4517c0:	bl	419730 <SSL_callback_ctrl@plt>
  4517c4:	ldur	x8, [x29, #-64]
  4517c8:	ldr	x9, [sp, #224]
  4517cc:	ldr	x3, [x9]
  4517d0:	mov	x0, x8
  4517d4:	mov	w1, #0x39                  	// #57
  4517d8:	mov	x8, xzr
  4517dc:	mov	x2, x8
  4517e0:	bl	41da70 <SSL_ctrl@plt>
  4517e4:	ldur	x8, [x29, #-24]
  4517e8:	cbz	x8, 451830 <ASN1_generate_nconf@plt+0x32f30>
  4517ec:	ldur	x0, [x29, #-64]
  4517f0:	ldur	x1, [x29, #-24]
  4517f4:	ldur	x8, [x29, #-24]
  4517f8:	str	x0, [sp, #184]
  4517fc:	mov	x0, x8
  451800:	str	x1, [sp, #176]
  451804:	bl	41e3c0 <strlen@plt>
  451808:	ldr	x8, [sp, #184]
  45180c:	str	w0, [sp, #172]
  451810:	mov	x0, x8
  451814:	ldr	x1, [sp, #176]
  451818:	ldr	w2, [sp, #172]
  45181c:	bl	41c9e0 <SSL_set_session_id_context@plt>
  451820:	cbnz	w0, 451830 <ASN1_generate_nconf@plt+0x32f30>
  451824:	ldur	x0, [x29, #-64]
  451828:	bl	41c7c0 <SSL_free@plt>
  45182c:	b	452714 <ASN1_generate_nconf@plt+0x33e14>
  451830:	ldur	w0, [x29, #-4]
  451834:	mov	w8, wzr
  451838:	mov	w1, w8
  45183c:	bl	41e2d0 <BIO_new_socket@plt>
  451840:	stur	x0, [x29, #-96]
  451844:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  451848:	add	x9, x9, #0xad0
  45184c:	ldr	w8, [x9]
  451850:	cbz	w8, 451870 <ASN1_generate_nconf@plt+0x32f70>
  451854:	bl	41a8f0 <BIO_f_nbio_test@plt>
  451858:	bl	41b5c0 <BIO_new@plt>
  45185c:	stur	x0, [x29, #-240]
  451860:	ldur	x0, [x29, #-240]
  451864:	ldur	x1, [x29, #-96]
  451868:	bl	41aa90 <BIO_push@plt>
  45186c:	stur	x0, [x29, #-96]
  451870:	ldur	x0, [x29, #-64]
  451874:	ldur	x1, [x29, #-96]
  451878:	ldur	x2, [x29, #-96]
  45187c:	bl	41d470 <SSL_set_bio@plt>
  451880:	ldur	x0, [x29, #-64]
  451884:	bl	41cc50 <SSL_set_accept_state@plt>
  451888:	ldur	x0, [x29, #-88]
  45188c:	ldur	x3, [x29, #-64]
  451890:	mov	w1, #0x6d                  	// #109
  451894:	mov	x2, #0x1                   	// #1
  451898:	bl	41de30 <BIO_ctrl@plt>
  45189c:	ldur	x8, [x29, #-80]
  4518a0:	ldur	x1, [x29, #-88]
  4518a4:	mov	x0, x8
  4518a8:	bl	41aa90 <BIO_push@plt>
  4518ac:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4518b0:	add	x8, x8, #0xae8
  4518b4:	ldr	w9, [x8]
  4518b8:	cbz	w9, 4518e4 <ASN1_generate_nconf@plt+0x32fe4>
  4518bc:	ldur	x0, [x29, #-64]
  4518c0:	bl	419810 <SSL_get_rbio@plt>
  4518c4:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54700>
  4518c8:	add	x1, x1, #0xbec
  4518cc:	bl	41aa70 <BIO_set_callback@plt>
  4518d0:	ldur	x0, [x29, #-64]
  4518d4:	bl	419810 <SSL_get_rbio@plt>
  4518d8:	ldr	x8, [sp, #224]
  4518dc:	ldr	x1, [x8]
  4518e0:	bl	41d000 <BIO_set_callback_arg@plt>
  4518e4:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4518e8:	add	x8, x8, #0xaec
  4518ec:	ldr	w9, [x8]
  4518f0:	cbz	w9, 451958 <ASN1_generate_nconf@plt+0x33058>
  4518f4:	ldur	x0, [x29, #-64]
  4518f8:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54700>
  4518fc:	add	x1, x1, #0xee0
  451900:	bl	41db10 <SSL_set_msg_callback@plt>
  451904:	ldur	x0, [x29, #-64]
  451908:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45190c:	add	x8, x8, #0xb08
  451910:	ldr	x8, [x8]
  451914:	str	x0, [sp, #160]
  451918:	cbz	x8, 451930 <ASN1_generate_nconf@plt+0x33030>
  45191c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  451920:	add	x8, x8, #0xb08
  451924:	ldr	x8, [x8]
  451928:	str	x8, [sp, #152]
  45192c:	b	45193c <ASN1_generate_nconf@plt+0x3303c>
  451930:	ldr	x8, [sp, #224]
  451934:	ldr	x9, [x8]
  451938:	str	x9, [sp, #152]
  45193c:	ldr	x8, [sp, #152]
  451940:	ldr	x0, [sp, #160]
  451944:	mov	w1, #0x10                  	// #16
  451948:	mov	x9, xzr
  45194c:	mov	x2, x9
  451950:	mov	x3, x8
  451954:	bl	41da70 <SSL_ctrl@plt>
  451958:	ldur	x0, [x29, #-80]
  45195c:	ldur	x1, [x29, #-32]
  451960:	mov	w2, #0x3fff                	// #16383
  451964:	bl	41b0c0 <BIO_gets@plt>
  451968:	stur	w0, [x29, #-40]
  45196c:	ldur	w8, [x29, #-40]
  451970:	cmp	w8, #0x0
  451974:	cset	w8, ge  // ge = tcont
  451978:	tbnz	w8, #0, 451a78 <ASN1_generate_nconf@plt+0x33178>
  45197c:	ldur	x0, [x29, #-80]
  451980:	mov	w1, #0x8                   	// #8
  451984:	bl	41cfb0 <BIO_test_flags@plt>
  451988:	cbnz	w0, 4519b4 <ASN1_generate_nconf@plt+0x330b4>
  45198c:	ldur	x0, [x29, #-64]
  451990:	bl	41ddb0 <SSL_waiting_for_async@plt>
  451994:	cbnz	w0, 4519b4 <ASN1_generate_nconf@plt+0x330b4>
  451998:	ldr	x8, [sp, #232]
  45199c:	ldr	w9, [x8]
  4519a0:	cbnz	w9, 4519b0 <ASN1_generate_nconf@plt+0x330b0>
  4519a4:	ldr	x8, [sp, #240]
  4519a8:	ldr	x0, [x8]
  4519ac:	bl	41e780 <ERR_print_errors@plt>
  4519b0:	b	452714 <ASN1_generate_nconf@plt+0x33e14>
  4519b4:	ldr	x8, [sp, #224]
  4519b8:	ldr	x0, [x8]
  4519bc:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  4519c0:	add	x1, x1, #0xbb2
  4519c4:	bl	4196e0 <BIO_printf@plt>
  4519c8:	ldur	x8, [x29, #-80]
  4519cc:	mov	x0, x8
  4519d0:	mov	w1, #0x4                   	// #4
  4519d4:	bl	41cfb0 <BIO_test_flags@plt>
  4519d8:	cbz	w0, 451a6c <ASN1_generate_nconf@plt+0x3316c>
  4519dc:	ldur	x0, [x29, #-80]
  4519e0:	bl	41a240 <BIO_get_retry_reason@plt>
  4519e4:	cmp	w0, #0x1
  4519e8:	b.ne	451a6c <ASN1_generate_nconf@plt+0x3316c>  // b.any
  4519ec:	ldr	x8, [sp, #224]
  4519f0:	ldr	x0, [x8]
  4519f4:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4519f8:	add	x1, x1, #0xaab
  4519fc:	bl	4196e0 <BIO_printf@plt>
  451a00:	ldr	x8, [sp, #192]
  451a04:	ldr	x9, [x8, #16]
  451a08:	mov	x0, x9
  451a0c:	bl	419c30 <SRP_user_pwd_free@plt>
  451a10:	ldr	x8, [sp, #192]
  451a14:	ldr	x0, [x8, #8]
  451a18:	ldr	x1, [x8]
  451a1c:	bl	41a4b0 <SRP_VBASE_get1_by_user@plt>
  451a20:	ldr	x8, [sp, #192]
  451a24:	str	x0, [x8, #16]
  451a28:	ldr	x9, [x8, #16]
  451a2c:	cbz	x9, 451a54 <ASN1_generate_nconf@plt+0x33154>
  451a30:	ldr	x8, [sp, #224]
  451a34:	ldr	x0, [x8]
  451a38:	ldr	x9, [sp, #192]
  451a3c:	ldr	x10, [x9, #16]
  451a40:	ldr	x2, [x10, #40]
  451a44:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  451a48:	add	x1, x1, #0xa5b
  451a4c:	bl	4196e0 <BIO_printf@plt>
  451a50:	b	451a68 <ASN1_generate_nconf@plt+0x33168>
  451a54:	ldr	x8, [sp, #224]
  451a58:	ldr	x0, [x8]
  451a5c:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  451a60:	add	x1, x1, #0xa6b
  451a64:	bl	4196e0 <BIO_printf@plt>
  451a68:	b	451958 <ASN1_generate_nconf@plt+0x33058>
  451a6c:	mov	w0, #0x1                   	// #1
  451a70:	bl	41ae90 <sleep@plt>
  451a74:	b	451958 <ASN1_generate_nconf@plt+0x33058>
  451a78:	ldur	w8, [x29, #-40]
  451a7c:	cbnz	w8, 451a8c <ASN1_generate_nconf@plt+0x3318c>
  451a80:	mov	w8, #0x1                   	// #1
  451a84:	stur	w8, [x29, #-36]
  451a88:	b	452708 <ASN1_generate_nconf@plt+0x33e08>
  451a8c:	ldr	x8, [sp, #216]
  451a90:	ldr	w9, [x8]
  451a94:	cmp	w9, #0x1
  451a98:	b.ne	451ab4 <ASN1_generate_nconf@plt+0x331b4>  // b.any
  451a9c:	ldur	x1, [x29, #-32]
  451aa0:	adrp	x0, 480000 <ASN1_generate_nconf@plt+0x61700>
  451aa4:	add	x0, x0, #0xc95
  451aa8:	mov	x2, #0x4                   	// #4
  451aac:	bl	41b3f0 <strncmp@plt>
  451ab0:	cbz	w0, 451adc <ASN1_generate_nconf@plt+0x331dc>
  451ab4:	ldr	x8, [sp, #216]
  451ab8:	ldr	w9, [x8]
  451abc:	cmp	w9, #0x2
  451ac0:	b.ne	45223c <ASN1_generate_nconf@plt+0x3393c>  // b.any
  451ac4:	ldur	x1, [x29, #-32]
  451ac8:	adrp	x0, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  451acc:	add	x0, x0, #0xc0a
  451ad0:	mov	x2, #0xb                   	// #11
  451ad4:	bl	41b3f0 <strncmp@plt>
  451ad8:	cbnz	w0, 45223c <ASN1_generate_nconf@plt+0x3393c>
  451adc:	mov	x8, xzr
  451ae0:	stur	x8, [x29, #-256]
  451ae4:	ldr	x8, [sp, #216]
  451ae8:	ldr	w9, [x8]
  451aec:	cmp	w9, #0x1
  451af0:	b.ne	451cf8 <ASN1_generate_nconf@plt+0x333f8>  // b.any
  451af4:	ldur	x1, [x29, #-32]
  451af8:	adrp	x0, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  451afc:	add	x0, x0, #0xc31
  451b00:	mov	x2, #0xa                   	// #10
  451b04:	bl	41b3f0 <strncmp@plt>
  451b08:	cbnz	w0, 451cf8 <ASN1_generate_nconf@plt+0x333f8>
  451b0c:	ldur	x1, [x29, #-32]
  451b10:	adrp	x0, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  451b14:	add	x0, x0, #0xc3c
  451b18:	mov	x2, #0xe                   	// #14
  451b1c:	bl	41b3f0 <strncmp@plt>
  451b20:	cbnz	w0, 451b38 <ASN1_generate_nconf@plt+0x33238>
  451b24:	ldur	x0, [x29, #-64]
  451b28:	mov	w1, #0x5                   	// #5
  451b2c:	mov	x8, xzr
  451b30:	mov	x2, x8
  451b34:	bl	41e2a0 <SSL_set_verify@plt>
  451b38:	ldur	x0, [x29, #-64]
  451b3c:	bl	41c3b0 <SSL_renegotiate@plt>
  451b40:	stur	w0, [x29, #-40]
  451b44:	ldr	x8, [sp, #224]
  451b48:	ldr	x0, [x8]
  451b4c:	ldur	w2, [x29, #-40]
  451b50:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  451b54:	add	x1, x1, #0xc4b
  451b58:	bl	4196e0 <BIO_printf@plt>
  451b5c:	ldur	x8, [x29, #-64]
  451b60:	mov	x0, x8
  451b64:	bl	41b970 <SSL_do_handshake@plt>
  451b68:	stur	w0, [x29, #-40]
  451b6c:	ldur	w9, [x29, #-40]
  451b70:	cmp	w9, #0x0
  451b74:	cset	w9, gt
  451b78:	tbnz	w9, #0, 451bc8 <ASN1_generate_nconf@plt+0x332c8>
  451b7c:	ldr	x8, [sp, #224]
  451b80:	ldr	x0, [x8]
  451b84:	ldur	x9, [x29, #-64]
  451b88:	ldur	w1, [x29, #-40]
  451b8c:	str	x0, [sp, #144]
  451b90:	mov	x0, x9
  451b94:	bl	41e360 <SSL_get_error@plt>
  451b98:	ldr	x8, [sp, #144]
  451b9c:	str	w0, [sp, #140]
  451ba0:	mov	x0, x8
  451ba4:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  451ba8:	add	x1, x1, #0xc62
  451bac:	ldr	w2, [sp, #140]
  451bb0:	bl	4196e0 <BIO_printf@plt>
  451bb4:	ldr	x8, [sp, #240]
  451bb8:	ldr	x9, [x8]
  451bbc:	mov	x0, x9
  451bc0:	bl	41e780 <ERR_print_errors@plt>
  451bc4:	b	452714 <ASN1_generate_nconf@plt+0x33e14>
  451bc8:	sub	x8, x29, #0xe8
  451bcc:	str	x8, [sp, #280]
  451bd0:	str	wzr, [sp, #292]
  451bd4:	ldr	w8, [sp, #292]
  451bd8:	mov	w9, w8
  451bdc:	cmp	x9, #0x10
  451be0:	b.cs	451c08 <ASN1_generate_nconf@plt+0x33308>  // b.hs, b.nlast
  451be4:	ldr	x8, [sp, #280]
  451be8:	ldr	w9, [sp, #292]
  451bec:	mov	w10, w9
  451bf0:	mov	x11, xzr
  451bf4:	str	x11, [x8, x10, lsl #3]
  451bf8:	ldr	w8, [sp, #292]
  451bfc:	add	w8, w8, #0x1
  451c00:	str	w8, [sp, #292]
  451c04:	b	451bd4 <ASN1_generate_nconf@plt+0x332d4>
  451c08:	ldur	w8, [x29, #-4]
  451c0c:	mov	w9, #0x40                  	// #64
  451c10:	sdiv	w10, w8, w9
  451c14:	mul	w10, w10, w9
  451c18:	subs	w8, w8, w10
  451c1c:	mov	x11, #0x1                   	// #1
  451c20:	mov	w12, w8
  451c24:	lsl	x11, x11, x12
  451c28:	ldur	w8, [x29, #-4]
  451c2c:	sdiv	w8, w8, w9
  451c30:	mov	w0, w8
  451c34:	sxtw	x12, w0
  451c38:	mov	x13, #0x8                   	// #8
  451c3c:	mul	x12, x13, x12
  451c40:	sub	x13, x29, #0xe8
  451c44:	add	x12, x13, x12
  451c48:	ldr	x14, [x12]
  451c4c:	orr	x11, x14, x11
  451c50:	str	x11, [x12]
  451c54:	ldur	w0, [x29, #-100]
  451c58:	mov	x1, x13
  451c5c:	mov	x11, xzr
  451c60:	mov	x2, x11
  451c64:	str	x2, [sp, #128]
  451c68:	ldr	x3, [sp, #128]
  451c6c:	mov	x4, x11
  451c70:	bl	41ae10 <select@plt>
  451c74:	stur	w0, [x29, #-40]
  451c78:	ldur	w8, [x29, #-40]
  451c7c:	cmp	w8, #0x0
  451c80:	cset	w8, le
  451c84:	tbnz	w8, #0, 451cc0 <ASN1_generate_nconf@plt+0x333c0>
  451c88:	ldur	w8, [x29, #-4]
  451c8c:	mov	w9, #0x40                  	// #64
  451c90:	sdiv	w8, w8, w9
  451c94:	sub	x10, x29, #0xe8
  451c98:	ldr	x10, [x10, w8, sxtw #3]
  451c9c:	ldur	w8, [x29, #-4]
  451ca0:	sdiv	w11, w8, w9
  451ca4:	mul	w9, w11, w9
  451ca8:	subs	w8, w8, w9
  451cac:	mov	x12, #0x1                   	// #1
  451cb0:	mov	w13, w8
  451cb4:	lsl	x12, x12, x13
  451cb8:	and	x10, x10, x12
  451cbc:	cbnz	x10, 451ce8 <ASN1_generate_nconf@plt+0x333e8>
  451cc0:	ldr	x8, [sp, #224]
  451cc4:	ldr	x0, [x8]
  451cc8:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  451ccc:	add	x1, x1, #0xc80
  451cd0:	bl	4196e0 <BIO_printf@plt>
  451cd4:	ldr	x8, [sp, #240]
  451cd8:	ldr	x9, [x8]
  451cdc:	mov	x0, x9
  451ce0:	bl	41e780 <ERR_print_errors@plt>
  451ce4:	b	452714 <ASN1_generate_nconf@plt+0x33e14>
  451ce8:	ldur	x0, [x29, #-80]
  451cec:	ldur	x1, [x29, #-32]
  451cf0:	mov	w2, #0x3fff                	// #16383
  451cf4:	bl	41b0c0 <BIO_gets@plt>
  451cf8:	ldur	x0, [x29, #-80]
  451cfc:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  451d00:	add	x1, x1, #0xca3
  451d04:	bl	41a930 <BIO_puts@plt>
  451d08:	ldur	x8, [x29, #-80]
  451d0c:	mov	x0, x8
  451d10:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  451d14:	add	x1, x1, #0xcd0
  451d18:	bl	41a930 <BIO_puts@plt>
  451d1c:	ldur	x8, [x29, #-80]
  451d20:	mov	x0, x8
  451d24:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  451d28:	add	x1, x1, #0xcf0
  451d2c:	bl	41a930 <BIO_puts@plt>
  451d30:	ldur	x8, [x29, #-80]
  451d34:	mov	x0, x8
  451d38:	ldr	x1, [sp, #200]
  451d3c:	bl	41a930 <BIO_puts@plt>
  451d40:	stur	wzr, [x29, #-40]
  451d44:	ldur	w8, [x29, #-40]
  451d48:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  451d4c:	add	x9, x9, #0xab0
  451d50:	ldr	w10, [x9]
  451d54:	cmp	w8, w10
  451d58:	b.ge	451e44 <ASN1_generate_nconf@plt+0x33544>  // b.tcont
  451d5c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  451d60:	add	x8, x8, #0xab8
  451d64:	ldr	x8, [x8]
  451d68:	ldursw	x9, [x29, #-40]
  451d6c:	mov	x10, #0x8                   	// #8
  451d70:	mul	x9, x10, x9
  451d74:	add	x8, x8, x9
  451d78:	ldr	x8, [x8]
  451d7c:	str	x8, [sp, #272]
  451d80:	ldr	x8, [sp, #272]
  451d84:	ldrb	w9, [x8]
  451d88:	cbz	w9, 451e20 <ASN1_generate_nconf@plt+0x33520>
  451d8c:	ldr	x8, [sp, #272]
  451d90:	ldrb	w9, [x8]
  451d94:	cmp	w9, #0x26
  451d98:	str	w9, [sp, #124]
  451d9c:	b.eq	451dec <ASN1_generate_nconf@plt+0x334ec>  // b.none
  451da0:	b	451da4 <ASN1_generate_nconf@plt+0x334a4>
  451da4:	ldr	w8, [sp, #124]
  451da8:	cmp	w8, #0x3c
  451dac:	b.eq	451dc4 <ASN1_generate_nconf@plt+0x334c4>  // b.none
  451db0:	b	451db4 <ASN1_generate_nconf@plt+0x334b4>
  451db4:	ldr	w8, [sp, #124]
  451db8:	cmp	w8, #0x3e
  451dbc:	b.eq	451dd8 <ASN1_generate_nconf@plt+0x334d8>  // b.none
  451dc0:	b	451e00 <ASN1_generate_nconf@plt+0x33500>
  451dc4:	ldur	x0, [x29, #-80]
  451dc8:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  451dcc:	add	x1, x1, #0xcf7
  451dd0:	bl	41a930 <BIO_puts@plt>
  451dd4:	b	451e10 <ASN1_generate_nconf@plt+0x33510>
  451dd8:	ldur	x0, [x29, #-80]
  451ddc:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  451de0:	add	x1, x1, #0xcfc
  451de4:	bl	41a930 <BIO_puts@plt>
  451de8:	b	451e10 <ASN1_generate_nconf@plt+0x33510>
  451dec:	ldur	x0, [x29, #-80]
  451df0:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  451df4:	add	x1, x1, #0xd01
  451df8:	bl	41a930 <BIO_puts@plt>
  451dfc:	b	451e10 <ASN1_generate_nconf@plt+0x33510>
  451e00:	ldur	x0, [x29, #-80]
  451e04:	ldr	x1, [sp, #272]
  451e08:	mov	w2, #0x1                   	// #1
  451e0c:	bl	41cb40 <BIO_write@plt>
  451e10:	ldr	x8, [sp, #272]
  451e14:	add	x8, x8, #0x1
  451e18:	str	x8, [sp, #272]
  451e1c:	b	451d80 <ASN1_generate_nconf@plt+0x33480>
  451e20:	ldur	x0, [x29, #-80]
  451e24:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  451e28:	add	x1, x1, #0xfe5
  451e2c:	mov	w2, #0x1                   	// #1
  451e30:	bl	41cb40 <BIO_write@plt>
  451e34:	ldur	w8, [x29, #-40]
  451e38:	add	w8, w8, #0x1
  451e3c:	stur	w8, [x29, #-40]
  451e40:	b	451d44 <ASN1_generate_nconf@plt+0x33444>
  451e44:	ldur	x0, [x29, #-80]
  451e48:	ldr	x1, [sp, #200]
  451e4c:	bl	41a930 <BIO_puts@plt>
  451e50:	ldur	x8, [x29, #-80]
  451e54:	ldur	x9, [x29, #-64]
  451e58:	mov	x0, x9
  451e5c:	mov	w1, #0x4c                  	// #76
  451e60:	mov	x9, xzr
  451e64:	mov	x2, x9
  451e68:	mov	x3, x9
  451e6c:	str	x8, [sp, #112]
  451e70:	bl	41da70 <SSL_ctrl@plt>
  451e74:	adrp	x8, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  451e78:	add	x8, x8, #0xc7
  451e7c:	adrp	x9, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  451e80:	add	x9, x9, #0xec2
  451e84:	cmp	x0, #0x0
  451e88:	csel	x2, x9, x8, ne  // ne = any
  451e8c:	ldr	x0, [sp, #112]
  451e90:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  451e94:	add	x1, x1, #0xa2
  451e98:	bl	4196e0 <BIO_printf@plt>
  451e9c:	ldur	x8, [x29, #-80]
  451ea0:	mov	x0, x8
  451ea4:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  451ea8:	add	x1, x1, #0xd07
  451eac:	bl	4196e0 <BIO_printf@plt>
  451eb0:	ldur	x8, [x29, #-64]
  451eb4:	mov	x0, x8
  451eb8:	bl	41a8e0 <SSL_get_ciphers@plt>
  451ebc:	str	x0, [sp, #296]
  451ec0:	ldr	x0, [sp, #296]
  451ec4:	bl	454d80 <ASN1_generate_nconf@plt+0x36480>
  451ec8:	stur	w0, [x29, #-44]
  451ecc:	stur	wzr, [x29, #-40]
  451ed0:	ldur	w8, [x29, #-40]
  451ed4:	ldur	w9, [x29, #-44]
  451ed8:	cmp	w8, w9
  451edc:	b.ge	451f80 <ASN1_generate_nconf@plt+0x33680>  // b.tcont
  451ee0:	ldr	x0, [sp, #296]
  451ee4:	ldur	w1, [x29, #-40]
  451ee8:	bl	454da4 <ASN1_generate_nconf@plt+0x364a4>
  451eec:	stur	x0, [x29, #-72]
  451ef0:	ldur	x0, [x29, #-80]
  451ef4:	ldur	x8, [x29, #-72]
  451ef8:	str	x0, [sp, #104]
  451efc:	mov	x0, x8
  451f00:	bl	419c60 <SSL_CIPHER_get_version@plt>
  451f04:	ldur	x8, [x29, #-72]
  451f08:	str	x0, [sp, #96]
  451f0c:	mov	x0, x8
  451f10:	bl	41aff0 <SSL_CIPHER_get_name@plt>
  451f14:	ldr	x8, [sp, #104]
  451f18:	str	x0, [sp, #88]
  451f1c:	mov	x0, x8
  451f20:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  451f24:	add	x1, x1, #0xd2d
  451f28:	ldr	x2, [sp, #96]
  451f2c:	ldr	x3, [sp, #88]
  451f30:	bl	4196e0 <BIO_printf@plt>
  451f34:	ldur	w9, [x29, #-40]
  451f38:	add	w9, w9, #0x1
  451f3c:	mov	w10, #0x2                   	// #2
  451f40:	sdiv	w11, w9, w10
  451f44:	mul	w10, w11, w10
  451f48:	subs	w9, w9, w10
  451f4c:	cbnz	w9, 451f70 <ASN1_generate_nconf@plt+0x33670>
  451f50:	ldur	w8, [x29, #-40]
  451f54:	add	w8, w8, #0x1
  451f58:	ldur	w9, [x29, #-44]
  451f5c:	cmp	w8, w9
  451f60:	b.eq	451f70 <ASN1_generate_nconf@plt+0x33670>  // b.none
  451f64:	ldur	x0, [x29, #-80]
  451f68:	ldr	x1, [sp, #200]
  451f6c:	bl	41a930 <BIO_puts@plt>
  451f70:	ldur	w8, [x29, #-40]
  451f74:	add	w8, w8, #0x1
  451f78:	stur	w8, [x29, #-40]
  451f7c:	b	451ed0 <ASN1_generate_nconf@plt+0x335d0>
  451f80:	ldur	x0, [x29, #-80]
  451f84:	ldr	x1, [sp, #200]
  451f88:	bl	41a930 <BIO_puts@plt>
  451f8c:	ldur	x8, [x29, #-64]
  451f90:	ldur	x1, [x29, #-32]
  451f94:	mov	x0, x8
  451f98:	mov	w2, #0x4000                	// #16384
  451f9c:	bl	419960 <SSL_get_shared_ciphers@plt>
  451fa0:	stur	x0, [x29, #-248]
  451fa4:	ldur	x8, [x29, #-248]
  451fa8:	cbz	x8, 452084 <ASN1_generate_nconf@plt+0x33784>
  451fac:	ldur	x0, [x29, #-80]
  451fb0:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  451fb4:	add	x1, x1, #0xd3a
  451fb8:	bl	4196e0 <BIO_printf@plt>
  451fbc:	stur	wzr, [x29, #-40]
  451fc0:	stur	wzr, [x29, #-44]
  451fc4:	ldur	x8, [x29, #-248]
  451fc8:	ldrb	w9, [x8]
  451fcc:	cbz	w9, 452078 <ASN1_generate_nconf@plt+0x33778>
  451fd0:	ldur	x8, [x29, #-248]
  451fd4:	ldrb	w9, [x8]
  451fd8:	cmp	w9, #0x3a
  451fdc:	b.ne	45204c <ASN1_generate_nconf@plt+0x3374c>  // b.any
  451fe0:	ldur	x0, [x29, #-80]
  451fe4:	adrp	x8, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  451fe8:	add	x8, x8, #0x48
  451fec:	ldr	x1, [x8]
  451ff0:	ldur	w9, [x29, #-44]
  451ff4:	mov	w10, #0x1a                  	// #26
  451ff8:	subs	w2, w10, w9
  451ffc:	bl	41cb40 <BIO_write@plt>
  452000:	ldur	w9, [x29, #-40]
  452004:	mov	w2, #0x1                   	// #1
  452008:	add	w9, w9, #0x1
  45200c:	stur	w9, [x29, #-40]
  452010:	stur	wzr, [x29, #-44]
  452014:	ldur	x8, [x29, #-80]
  452018:	ldur	w9, [x29, #-40]
  45201c:	mov	w10, #0x3                   	// #3
  452020:	sdiv	w11, w9, w10
  452024:	mul	w10, w11, w10
  452028:	subs	w9, w9, w10
  45202c:	adrp	x12, 494000 <ASN1_generate_nconf@plt+0x75700>
  452030:	add	x12, x12, #0xfe5
  452034:	cmp	w9, #0x0
  452038:	ldr	x13, [sp, #200]
  45203c:	csel	x1, x12, x13, ne  // ne = any
  452040:	mov	x0, x8
  452044:	bl	41cb40 <BIO_write@plt>
  452048:	b	452068 <ASN1_generate_nconf@plt+0x33768>
  45204c:	ldur	x0, [x29, #-80]
  452050:	ldur	x1, [x29, #-248]
  452054:	mov	w2, #0x1                   	// #1
  452058:	bl	41cb40 <BIO_write@plt>
  45205c:	ldur	w8, [x29, #-44]
  452060:	add	w8, w8, #0x1
  452064:	stur	w8, [x29, #-44]
  452068:	ldur	x8, [x29, #-248]
  45206c:	add	x8, x8, #0x1
  452070:	stur	x8, [x29, #-248]
  452074:	b	451fc4 <ASN1_generate_nconf@plt+0x336c4>
  452078:	ldur	x0, [x29, #-80]
  45207c:	ldr	x1, [sp, #200]
  452080:	bl	41a930 <BIO_puts@plt>
  452084:	ldur	x0, [x29, #-80]
  452088:	ldur	x1, [x29, #-64]
  45208c:	bl	4730a0 <ASN1_generate_nconf@plt+0x547a0>
  452090:	ldur	x8, [x29, #-80]
  452094:	ldur	x1, [x29, #-64]
  452098:	mov	x0, x8
  45209c:	mov	w9, wzr
  4520a0:	mov	w2, w9
  4520a4:	bl	473790 <ASN1_generate_nconf@plt+0x54e90>
  4520a8:	ldur	x8, [x29, #-80]
  4520ac:	ldur	x1, [x29, #-64]
  4520b0:	mov	x0, x8
  4520b4:	bl	4760a4 <ASN1_generate_nconf@plt+0x577a4>
  4520b8:	ldur	x0, [x29, #-80]
  4520bc:	ldur	x8, [x29, #-64]
  4520c0:	str	x0, [sp, #80]
  4520c4:	mov	x0, x8
  4520c8:	bl	41a7e0 <SSL_session_reused@plt>
  4520cc:	adrp	x8, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  4520d0:	add	x8, x8, #0x69
  4520d4:	adrp	x10, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  4520d8:	add	x10, x10, #0x5c
  4520dc:	cmp	w0, #0x0
  4520e0:	csel	x1, x10, x8, ne  // ne = any
  4520e4:	ldr	x0, [sp, #80]
  4520e8:	bl	4196e0 <BIO_printf@plt>
  4520ec:	ldur	x8, [x29, #-64]
  4520f0:	mov	x0, x8
  4520f4:	bl	41a000 <SSL_get_current_cipher@plt>
  4520f8:	stur	x0, [x29, #-72]
  4520fc:	ldur	x0, [x29, #-80]
  452100:	ldur	x8, [x29, #-72]
  452104:	str	x0, [sp, #72]
  452108:	mov	x0, x8
  45210c:	bl	419c60 <SSL_CIPHER_get_version@plt>
  452110:	ldur	x8, [x29, #-72]
  452114:	str	x0, [sp, #64]
  452118:	mov	x0, x8
  45211c:	bl	41aff0 <SSL_CIPHER_get_name@plt>
  452120:	ldr	x8, [sp, #72]
  452124:	str	x0, [sp, #56]
  452128:	mov	x0, x8
  45212c:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  452130:	add	x1, x1, #0x73
  452134:	ldr	x2, [sp, #64]
  452138:	ldr	x3, [sp, #56]
  45213c:	bl	4196e0 <BIO_printf@plt>
  452140:	ldur	x8, [x29, #-80]
  452144:	ldur	x10, [x29, #-64]
  452148:	mov	x0, x10
  45214c:	str	x8, [sp, #48]
  452150:	bl	41a5d0 <SSL_get_session@plt>
  452154:	ldr	x8, [sp, #48]
  452158:	str	x0, [sp, #40]
  45215c:	mov	x0, x8
  452160:	ldr	x1, [sp, #40]
  452164:	bl	41ada0 <SSL_SESSION_print@plt>
  452168:	ldur	x8, [x29, #-80]
  45216c:	mov	x0, x8
  452170:	adrp	x8, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  452174:	add	x8, x8, #0x1b
  452178:	mov	x1, x8
  45217c:	str	x8, [sp, #32]
  452180:	bl	4196e0 <BIO_printf@plt>
  452184:	ldur	x8, [x29, #-80]
  452188:	ldur	x10, [x29, #-64]
  45218c:	mov	x0, x10
  452190:	str	x8, [sp, #24]
  452194:	bl	41d9c0 <SSL_get_SSL_CTX@plt>
  452198:	ldr	x8, [sp, #24]
  45219c:	str	x0, [sp, #16]
  4521a0:	mov	x0, x8
  4521a4:	ldr	x1, [sp, #16]
  4521a8:	bl	453acc <ASN1_generate_nconf@plt+0x351cc>
  4521ac:	ldur	x0, [x29, #-80]
  4521b0:	ldr	x1, [sp, #32]
  4521b4:	bl	4196e0 <BIO_printf@plt>
  4521b8:	ldur	x8, [x29, #-64]
  4521bc:	mov	x0, x8
  4521c0:	bl	41ce80 <SSL_get_peer_certificate@plt>
  4521c4:	stur	x0, [x29, #-256]
  4521c8:	ldur	x8, [x29, #-256]
  4521cc:	cbz	x8, 452218 <ASN1_generate_nconf@plt+0x33918>
  4521d0:	ldur	x0, [x29, #-80]
  4521d4:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4521d8:	add	x1, x1, #0xb0c
  4521dc:	bl	4196e0 <BIO_printf@plt>
  4521e0:	ldur	x8, [x29, #-80]
  4521e4:	ldur	x1, [x29, #-256]
  4521e8:	mov	x0, x8
  4521ec:	bl	41d8d0 <X509_print@plt>
  4521f0:	ldur	x8, [x29, #-80]
  4521f4:	ldur	x1, [x29, #-256]
  4521f8:	mov	x0, x8
  4521fc:	bl	41ab30 <PEM_write_bio_X509@plt>
  452200:	ldur	x8, [x29, #-256]
  452204:	mov	x0, x8
  452208:	bl	41e1e0 <X509_free@plt>
  45220c:	mov	x8, xzr
  452210:	stur	x8, [x29, #-256]
  452214:	b	452228 <ASN1_generate_nconf@plt+0x33928>
  452218:	ldur	x0, [x29, #-80]
  45221c:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  452220:	add	x1, x1, #0xd6b
  452224:	bl	41a930 <BIO_puts@plt>
  452228:	ldur	x0, [x29, #-80]
  45222c:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  452230:	add	x1, x1, #0xd8c
  452234:	bl	41a930 <BIO_puts@plt>
  452238:	b	4526bc <ASN1_generate_nconf@plt+0x33dbc>
  45223c:	ldr	x8, [sp, #216]
  452240:	ldr	w9, [x8]
  452244:	cmp	w9, #0x2
  452248:	b.eq	45225c <ASN1_generate_nconf@plt+0x3395c>  // b.none
  45224c:	ldr	x8, [sp, #216]
  452250:	ldr	w9, [x8]
  452254:	cmp	w9, #0x3
  452258:	b.ne	4526b8 <ASN1_generate_nconf@plt+0x33db8>  // b.any
  45225c:	ldur	x1, [x29, #-32]
  452260:	adrp	x0, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  452264:	add	x0, x0, #0xda5
  452268:	mov	x2, #0x5                   	// #5
  45226c:	bl	41b3f0 <strncmp@plt>
  452270:	cbnz	w0, 4526b8 <ASN1_generate_nconf@plt+0x33db8>
  452274:	ldur	x8, [x29, #-32]
  452278:	add	x8, x8, #0x5
  45227c:	str	x8, [sp, #256]
  452280:	mov	w9, #0x1                   	// #1
  452284:	stur	w9, [x29, #-52]
  452288:	ldr	x8, [sp, #256]
  45228c:	str	x8, [sp, #248]
  452290:	ldr	x8, [sp, #248]
  452294:	ldrb	w9, [x8]
  452298:	cbz	w9, 452374 <ASN1_generate_nconf@plt+0x33a74>
  45229c:	ldr	x8, [sp, #248]
  4522a0:	ldrb	w9, [x8]
  4522a4:	cmp	w9, #0x20
  4522a8:	b.ne	4522b0 <ASN1_generate_nconf@plt+0x339b0>  // b.any
  4522ac:	b	452374 <ASN1_generate_nconf@plt+0x33a74>
  4522b0:	ldur	w8, [x29, #-52]
  4522b4:	cmp	w8, #0x1
  4522b8:	str	w8, [sp, #12]
  4522bc:	b.eq	4522e4 <ASN1_generate_nconf@plt+0x339e4>  // b.none
  4522c0:	b	4522c4 <ASN1_generate_nconf@plt+0x339c4>
  4522c4:	ldr	w8, [sp, #12]
  4522c8:	cmp	w8, #0x2
  4522cc:	b.eq	452304 <ASN1_generate_nconf@plt+0x33a04>  // b.none
  4522d0:	b	4522d4 <ASN1_generate_nconf@plt+0x339d4>
  4522d4:	ldr	w8, [sp, #12]
  4522d8:	cmp	w8, #0x3
  4522dc:	b.eq	452324 <ASN1_generate_nconf@plt+0x33a24>  // b.none
  4522e0:	b	452340 <ASN1_generate_nconf@plt+0x33a40>
  4522e4:	ldr	x8, [sp, #248]
  4522e8:	ldrb	w9, [x8]
  4522ec:	mov	w10, #0x2                   	// #2
  4522f0:	mov	w11, wzr
  4522f4:	cmp	w9, #0x2e
  4522f8:	csel	w9, w10, w11, eq  // eq = none
  4522fc:	stur	w9, [x29, #-52]
  452300:	b	452340 <ASN1_generate_nconf@plt+0x33a40>
  452304:	ldr	x8, [sp, #248]
  452308:	ldrb	w9, [x8]
  45230c:	mov	w10, #0x3                   	// #3
  452310:	mov	w11, wzr
  452314:	cmp	w9, #0x2e
  452318:	csel	w9, w10, w11, eq  // eq = none
  45231c:	stur	w9, [x29, #-52]
  452320:	b	452340 <ASN1_generate_nconf@plt+0x33a40>
  452324:	ldr	x8, [sp, #248]
  452328:	ldrb	w9, [x8]
  45232c:	mov	w10, #0xffffffff            	// #-1
  452330:	mov	w11, wzr
  452334:	cmp	w9, #0x2f
  452338:	csel	w9, w10, w11, eq  // eq = none
  45233c:	stur	w9, [x29, #-52]
  452340:	ldur	w8, [x29, #-52]
  452344:	cbnz	w8, 452364 <ASN1_generate_nconf@plt+0x33a64>
  452348:	ldr	x8, [sp, #248]
  45234c:	ldrb	w9, [x8]
  452350:	mov	w10, wzr
  452354:	mov	w11, #0x1                   	// #1
  452358:	cmp	w9, #0x2f
  45235c:	csel	w9, w11, w10, eq  // eq = none
  452360:	stur	w9, [x29, #-52]
  452364:	ldr	x8, [sp, #248]
  452368:	add	x8, x8, #0x1
  45236c:	str	x8, [sp, #248]
  452370:	b	452290 <ASN1_generate_nconf@plt+0x33990>
  452374:	ldur	w8, [x29, #-52]
  452378:	mov	w9, #0x1                   	// #1
  45237c:	cmp	w8, #0x3
  452380:	str	w9, [sp, #8]
  452384:	b.eq	45239c <ASN1_generate_nconf@plt+0x33a9c>  // b.none
  452388:	ldur	w8, [x29, #-52]
  45238c:	mov	w9, #0xffffffff            	// #-1
  452390:	cmp	w8, w9
  452394:	cset	w8, eq  // eq = none
  452398:	str	w8, [sp, #8]
  45239c:	ldr	w8, [sp, #8]
  4523a0:	and	w8, w8, #0x1
  4523a4:	stur	w8, [x29, #-52]
  4523a8:	ldr	x9, [sp, #248]
  4523ac:	ldrb	w8, [x9]
  4523b0:	cbnz	w8, 4523e0 <ASN1_generate_nconf@plt+0x33ae0>
  4523b4:	ldur	x0, [x29, #-80]
  4523b8:	ldr	x8, [sp, #208]
  4523bc:	ldr	x1, [x8]
  4523c0:	bl	41a930 <BIO_puts@plt>
  4523c4:	ldur	x8, [x29, #-80]
  4523c8:	ldr	x2, [sp, #256]
  4523cc:	mov	x0, x8
  4523d0:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4523d4:	add	x1, x1, #0xdd9
  4523d8:	bl	4196e0 <BIO_printf@plt>
  4523dc:	b	4526bc <ASN1_generate_nconf@plt+0x33dbc>
  4523e0:	ldr	x8, [sp, #248]
  4523e4:	mov	w9, #0x0                   	// #0
  4523e8:	strb	w9, [x8]
  4523ec:	ldur	w9, [x29, #-52]
  4523f0:	cbz	w9, 452420 <ASN1_generate_nconf@plt+0x33b20>
  4523f4:	ldur	x0, [x29, #-80]
  4523f8:	ldr	x8, [sp, #208]
  4523fc:	ldr	x1, [x8]
  452400:	bl	41a930 <BIO_puts@plt>
  452404:	ldur	x8, [x29, #-80]
  452408:	ldr	x2, [sp, #256]
  45240c:	mov	x0, x8
  452410:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  452414:	add	x1, x1, #0xdf8
  452418:	bl	4196e0 <BIO_printf@plt>
  45241c:	b	4526bc <ASN1_generate_nconf@plt+0x33dbc>
  452420:	ldr	x8, [sp, #256]
  452424:	ldrb	w9, [x8]
  452428:	cmp	w9, #0x2f
  45242c:	b.ne	45245c <ASN1_generate_nconf@plt+0x33b5c>  // b.any
  452430:	ldur	x0, [x29, #-80]
  452434:	ldr	x8, [sp, #208]
  452438:	ldr	x1, [x8]
  45243c:	bl	41a930 <BIO_puts@plt>
  452440:	ldur	x8, [x29, #-80]
  452444:	ldr	x2, [sp, #256]
  452448:	mov	x0, x8
  45244c:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  452450:	add	x1, x1, #0xe17
  452454:	bl	4196e0 <BIO_printf@plt>
  452458:	b	4526bc <ASN1_generate_nconf@plt+0x33dbc>
  45245c:	ldr	x0, [sp, #256]
  452460:	bl	46f468 <ASN1_generate_nconf@plt+0x50b68>
  452464:	cmp	w0, #0x0
  452468:	cset	w8, le
  45246c:	tbnz	w8, #0, 45249c <ASN1_generate_nconf@plt+0x33b9c>
  452470:	ldur	x0, [x29, #-80]
  452474:	ldr	x8, [sp, #208]
  452478:	ldr	x1, [x8]
  45247c:	bl	41a930 <BIO_puts@plt>
  452480:	ldur	x8, [x29, #-80]
  452484:	ldr	x2, [sp, #256]
  452488:	mov	x0, x8
  45248c:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  452490:	add	x1, x1, #0xe31
  452494:	bl	4196e0 <BIO_printf@plt>
  452498:	b	4526bc <ASN1_generate_nconf@plt+0x33dbc>
  45249c:	ldr	x0, [sp, #256]
  4524a0:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  4524a4:	add	x1, x1, #0x45a
  4524a8:	bl	41b160 <BIO_new_file@plt>
  4524ac:	str	x0, [sp, #264]
  4524b0:	cbnz	x0, 4524ec <ASN1_generate_nconf@plt+0x33bec>
  4524b4:	ldur	x0, [x29, #-80]
  4524b8:	ldr	x8, [sp, #208]
  4524bc:	ldr	x1, [x8]
  4524c0:	bl	41a930 <BIO_puts@plt>
  4524c4:	ldur	x8, [x29, #-80]
  4524c8:	ldr	x2, [sp, #256]
  4524cc:	mov	x0, x8
  4524d0:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4524d4:	add	x1, x1, #0xe47
  4524d8:	bl	4196e0 <BIO_printf@plt>
  4524dc:	ldur	x8, [x29, #-80]
  4524e0:	mov	x0, x8
  4524e4:	bl	41e780 <ERR_print_errors@plt>
  4524e8:	b	4526bc <ASN1_generate_nconf@plt+0x33dbc>
  4524ec:	ldr	x8, [sp, #232]
  4524f0:	ldr	w9, [x8]
  4524f4:	cbnz	w9, 452510 <ASN1_generate_nconf@plt+0x33c10>
  4524f8:	ldr	x8, [sp, #240]
  4524fc:	ldr	x0, [x8]
  452500:	ldr	x2, [sp, #256]
  452504:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  452508:	add	x1, x1, #0xe5c
  45250c:	bl	4196e0 <BIO_printf@plt>
  452510:	ldr	x8, [sp, #216]
  452514:	ldr	w9, [x8]
  452518:	cmp	w9, #0x2
  45251c:	b.ne	4525ec <ASN1_generate_nconf@plt+0x33cec>  // b.any
  452520:	ldr	x0, [sp, #256]
  452524:	bl	41e3c0 <strlen@plt>
  452528:	stur	w0, [x29, #-40]
  45252c:	ldur	w8, [x29, #-40]
  452530:	cmp	w8, #0x5
  452534:	b.le	452560 <ASN1_generate_nconf@plt+0x33c60>
  452538:	ldr	x8, [sp, #256]
  45253c:	ldur	w9, [x29, #-40]
  452540:	subs	w9, w9, #0x5
  452544:	mov	w0, w9
  452548:	sxtw	x10, w0
  45254c:	add	x0, x8, x10
  452550:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  452554:	add	x1, x1, #0xe65
  452558:	bl	41d200 <strcmp@plt>
  45255c:	cbz	w0, 4525c8 <ASN1_generate_nconf@plt+0x33cc8>
  452560:	ldur	w8, [x29, #-40]
  452564:	cmp	w8, #0x4
  452568:	b.le	452594 <ASN1_generate_nconf@plt+0x33c94>
  45256c:	ldr	x8, [sp, #256]
  452570:	ldur	w9, [x29, #-40]
  452574:	subs	w9, w9, #0x4
  452578:	mov	w0, w9
  45257c:	sxtw	x10, w0
  452580:	add	x0, x8, x10
  452584:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  452588:	add	x1, x1, #0xe6b
  45258c:	bl	41d200 <strcmp@plt>
  452590:	cbz	w0, 4525c8 <ASN1_generate_nconf@plt+0x33cc8>
  452594:	ldur	w8, [x29, #-40]
  452598:	cmp	w8, #0x4
  45259c:	b.le	4525dc <ASN1_generate_nconf@plt+0x33cdc>
  4525a0:	ldr	x8, [sp, #256]
  4525a4:	ldur	w9, [x29, #-40]
  4525a8:	subs	w9, w9, #0x4
  4525ac:	mov	w0, w9
  4525b0:	sxtw	x10, w0
  4525b4:	add	x0, x8, x10
  4525b8:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4525bc:	add	x1, x1, #0xe70
  4525c0:	bl	41d200 <strcmp@plt>
  4525c4:	cbnz	w0, 4525dc <ASN1_generate_nconf@plt+0x33cdc>
  4525c8:	ldur	x0, [x29, #-80]
  4525cc:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4525d0:	add	x1, x1, #0xca3
  4525d4:	bl	41a930 <BIO_puts@plt>
  4525d8:	b	4525ec <ASN1_generate_nconf@plt+0x33cec>
  4525dc:	ldur	x0, [x29, #-80]
  4525e0:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4525e4:	add	x1, x1, #0xdab
  4525e8:	bl	41a930 <BIO_puts@plt>
  4525ec:	ldr	x0, [sp, #264]
  4525f0:	ldur	x1, [x29, #-32]
  4525f4:	mov	w2, #0x4000                	// #16384
  4525f8:	bl	41ceb0 <BIO_read@plt>
  4525fc:	stur	w0, [x29, #-40]
  452600:	ldur	w8, [x29, #-40]
  452604:	cmp	w8, #0x0
  452608:	cset	w8, gt
  45260c:	tbnz	w8, #0, 452614 <ASN1_generate_nconf@plt+0x33d14>
  452610:	b	4526ac <ASN1_generate_nconf@plt+0x33dac>
  452614:	stur	wzr, [x29, #-44]
  452618:	ldur	w8, [x29, #-44]
  45261c:	ldur	w9, [x29, #-40]
  452620:	cmp	w8, w9
  452624:	b.ge	4526a8 <ASN1_generate_nconf@plt+0x33da8>  // b.tcont
  452628:	ldur	x0, [x29, #-80]
  45262c:	ldur	x8, [x29, #-32]
  452630:	ldursw	x9, [x29, #-44]
  452634:	add	x1, x8, x9
  452638:	ldur	w10, [x29, #-40]
  45263c:	ldur	w11, [x29, #-44]
  452640:	subs	w2, w10, w11
  452644:	bl	41cb40 <BIO_write@plt>
  452648:	stur	w0, [x29, #-48]
  45264c:	ldur	w10, [x29, #-48]
  452650:	cmp	w10, #0x0
  452654:	cset	w10, gt
  452658:	tbnz	w10, #0, 452694 <ASN1_generate_nconf@plt+0x33d94>
  45265c:	ldur	x0, [x29, #-80]
  452660:	mov	w1, #0x8                   	// #8
  452664:	bl	41cfb0 <BIO_test_flags@plt>
  452668:	cbnz	w0, 45267c <ASN1_generate_nconf@plt+0x33d7c>
  45266c:	ldur	x0, [x29, #-64]
  452670:	bl	41ddb0 <SSL_waiting_for_async@plt>
  452674:	cbnz	w0, 45267c <ASN1_generate_nconf@plt+0x33d7c>
  452678:	b	4526ac <ASN1_generate_nconf@plt+0x33dac>
  45267c:	ldr	x8, [sp, #224]
  452680:	ldr	x0, [x8]
  452684:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  452688:	add	x1, x1, #0xe75
  45268c:	bl	4196e0 <BIO_printf@plt>
  452690:	b	4526a4 <ASN1_generate_nconf@plt+0x33da4>
  452694:	ldur	w8, [x29, #-48]
  452698:	ldur	w9, [x29, #-44]
  45269c:	add	w8, w9, w8
  4526a0:	stur	w8, [x29, #-44]
  4526a4:	b	452618 <ASN1_generate_nconf@plt+0x33d18>
  4526a8:	b	4525ec <ASN1_generate_nconf@plt+0x33cec>
  4526ac:	ldr	x0, [sp, #264]
  4526b0:	bl	41de90 <BIO_free@plt>
  4526b4:	b	4526bc <ASN1_generate_nconf@plt+0x33dbc>
  4526b8:	b	451958 <ASN1_generate_nconf@plt+0x33058>
  4526bc:	ldur	x0, [x29, #-80]
  4526c0:	mov	w1, #0xb                   	// #11
  4526c4:	mov	x8, xzr
  4526c8:	mov	x2, x8
  4526cc:	mov	x3, x8
  4526d0:	bl	41de30 <BIO_ctrl@plt>
  4526d4:	stur	w0, [x29, #-40]
  4526d8:	ldur	w9, [x29, #-40]
  4526dc:	cmp	w9, #0x0
  4526e0:	cset	w9, gt
  4526e4:	tbnz	w9, #0, 452700 <ASN1_generate_nconf@plt+0x33e00>
  4526e8:	ldur	x0, [x29, #-80]
  4526ec:	mov	w1, #0x8                   	// #8
  4526f0:	bl	41cfb0 <BIO_test_flags@plt>
  4526f4:	cbnz	w0, 4526fc <ASN1_generate_nconf@plt+0x33dfc>
  4526f8:	b	452708 <ASN1_generate_nconf@plt+0x33e08>
  4526fc:	b	452704 <ASN1_generate_nconf@plt+0x33e04>
  452700:	b	452708 <ASN1_generate_nconf@plt+0x33e08>
  452704:	b	4526bc <ASN1_generate_nconf@plt+0x33dbc>
  452708:	ldur	x0, [x29, #-64]
  45270c:	mov	w1, #0x3                   	// #3
  452710:	bl	41a910 <SSL_set_shutdown@plt>
  452714:	ldur	x0, [x29, #-32]
  452718:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  45271c:	add	x1, x1, #0xaa
  452720:	mov	w2, #0xd02                 	// #3330
  452724:	bl	41b180 <CRYPTO_free@plt>
  452728:	ldur	x0, [x29, #-80]
  45272c:	bl	41cde0 <BIO_free_all@plt>
  452730:	ldur	w0, [x29, #-36]
  452734:	add	sp, sp, #0x230
  452738:	ldr	x28, [sp, #16]
  45273c:	ldp	x29, x30, [sp], #32
  452740:	ret
  452744:	stp	x29, x30, [sp, #-32]!
  452748:	str	x28, [sp, #16]
  45274c:	mov	x29, sp
  452750:	sub	sp, sp, #0x220
  452754:	mov	x8, xzr
  452758:	mov	w9, #0x1                   	// #1
  45275c:	mov	w10, #0x4000                	// #16384
  452760:	adrp	x11, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  452764:	add	x11, x11, #0x92e
  452768:	adrp	x12, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45276c:	add	x12, x12, #0xad4
  452770:	adrp	x13, 4b1000 <stdin@@GLIBC_2.17+0x10>
  452774:	add	x13, x13, #0xc0
  452778:	adrp	x14, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45277c:	add	x14, x14, #0xae0
  452780:	adrp	x15, 4b1000 <stdin@@GLIBC_2.17+0x10>
  452784:	add	x15, x15, #0xb18
  452788:	adrp	x16, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  45278c:	add	x16, x16, #0x9ef
  452790:	adrp	x17, 489000 <ASN1_generate_nconf@plt+0x6a700>
  452794:	add	x17, x17, #0xb90
  452798:	adrp	x18, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45279c:	add	x18, x18, #0xb48
  4527a0:	stur	w0, [x29, #-4]
  4527a4:	stur	w1, [x29, #-8]
  4527a8:	stur	w2, [x29, #-12]
  4527ac:	stur	x3, [x29, #-24]
  4527b0:	stur	x8, [x29, #-32]
  4527b4:	stur	w9, [x29, #-164]
  4527b8:	stur	x8, [x29, #-192]
  4527bc:	ldur	w9, [x29, #-8]
  4527c0:	cmp	w9, #0x2
  4527c4:	cset	w9, eq  // eq = none
  4527c8:	and	w9, w9, #0x1
  4527cc:	stur	w9, [x29, #-228]
  4527d0:	mov	w0, w10
  4527d4:	mov	x1, x11
  4527d8:	str	x12, [sp, #248]
  4527dc:	str	x13, [sp, #240]
  4527e0:	str	x14, [sp, #232]
  4527e4:	str	x15, [sp, #224]
  4527e8:	str	x16, [sp, #216]
  4527ec:	str	x17, [sp, #208]
  4527f0:	str	x18, [sp, #200]
  4527f4:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  4527f8:	stur	x0, [x29, #-32]
  4527fc:	ldr	x8, [sp, #248]
  452800:	ldr	w9, [x8]
  452804:	cbz	w9, 45284c <ASN1_generate_nconf@plt+0x33f4c>
  452808:	ldur	w0, [x29, #-4]
  45280c:	mov	w1, #0x1                   	// #1
  452810:	bl	41b310 <BIO_socket_nbio@plt>
  452814:	cbnz	w0, 452828 <ASN1_generate_nconf@plt+0x33f28>
  452818:	ldr	x8, [sp, #240]
  45281c:	ldr	x0, [x8]
  452820:	bl	41e780 <ERR_print_errors@plt>
  452824:	b	45284c <ASN1_generate_nconf@plt+0x33f4c>
  452828:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45282c:	add	x8, x8, #0xaf0
  452830:	ldr	w9, [x8]
  452834:	cbnz	w9, 45284c <ASN1_generate_nconf@plt+0x33f4c>
  452838:	ldr	x8, [sp, #240]
  45283c:	ldr	x0, [x8]
  452840:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  452844:	add	x1, x1, #0x585
  452848:	bl	4196e0 <BIO_printf@plt>
  45284c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  452850:	add	x8, x8, #0xac8
  452854:	ldr	x0, [x8]
  452858:	bl	41b290 <SSL_new@plt>
  45285c:	stur	x0, [x29, #-192]
  452860:	ldur	x8, [x29, #-192]
  452864:	cbnz	x8, 452874 <ASN1_generate_nconf@plt+0x33f74>
  452868:	mov	w8, #0xffffffff            	// #-1
  45286c:	stur	w8, [x29, #-164]
  452870:	b	453a54 <ASN1_generate_nconf@plt+0x35154>
  452874:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  452878:	add	x8, x8, #0xb00
  45287c:	ldr	w9, [x8]
  452880:	cbz	w9, 4528b8 <ASN1_generate_nconf@plt+0x33fb8>
  452884:	ldur	x0, [x29, #-192]
  452888:	mov	w1, #0x38                  	// #56
  45288c:	adrp	x2, 474000 <ASN1_generate_nconf@plt+0x55700>
  452890:	add	x2, x2, #0x274
  452894:	bl	419730 <SSL_callback_ctrl@plt>
  452898:	ldur	x8, [x29, #-192]
  45289c:	ldr	x9, [sp, #232]
  4528a0:	ldr	x3, [x9]
  4528a4:	mov	x0, x8
  4528a8:	mov	w1, #0x39                  	// #57
  4528ac:	mov	x8, xzr
  4528b0:	mov	x2, x8
  4528b4:	bl	41da70 <SSL_ctrl@plt>
  4528b8:	ldur	x8, [x29, #-24]
  4528bc:	cbz	x8, 452918 <ASN1_generate_nconf@plt+0x34018>
  4528c0:	ldur	x0, [x29, #-192]
  4528c4:	ldur	x1, [x29, #-24]
  4528c8:	ldur	x8, [x29, #-24]
  4528cc:	str	x0, [sp, #192]
  4528d0:	mov	x0, x8
  4528d4:	str	x1, [sp, #184]
  4528d8:	bl	41e3c0 <strlen@plt>
  4528dc:	ldr	x8, [sp, #192]
  4528e0:	str	w0, [sp, #180]
  4528e4:	mov	x0, x8
  4528e8:	ldr	x1, [sp, #184]
  4528ec:	ldr	w2, [sp, #180]
  4528f0:	bl	41c9e0 <SSL_set_session_id_context@plt>
  4528f4:	cbnz	w0, 452918 <ASN1_generate_nconf@plt+0x34018>
  4528f8:	ldr	x8, [sp, #240]
  4528fc:	ldr	x0, [x8]
  452900:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  452904:	add	x1, x1, #0x93c
  452908:	bl	4196e0 <BIO_printf@plt>
  45290c:	mov	w9, #0xffffffff            	// #-1
  452910:	stur	w9, [x29, #-164]
  452914:	b	453a54 <ASN1_generate_nconf@plt+0x35154>
  452918:	ldur	x0, [x29, #-192]
  45291c:	bl	41b3e0 <SSL_clear@plt>
  452920:	cbnz	w0, 452944 <ASN1_generate_nconf@plt+0x34044>
  452924:	ldr	x8, [sp, #240]
  452928:	ldr	x0, [x8]
  45292c:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  452930:	add	x1, x1, #0x95e
  452934:	bl	4196e0 <BIO_printf@plt>
  452938:	mov	w9, #0xffffffff            	// #-1
  45293c:	stur	w9, [x29, #-164]
  452940:	b	453a54 <ASN1_generate_nconf@plt+0x35154>
  452944:	ldur	w8, [x29, #-228]
  452948:	cbz	w8, 452aec <ASN1_generate_nconf@plt+0x341ec>
  45294c:	ldur	w0, [x29, #-4]
  452950:	mov	w8, wzr
  452954:	mov	w1, w8
  452958:	bl	41a340 <BIO_new_dgram@plt>
  45295c:	stur	x0, [x29, #-200]
  452960:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  452964:	add	x9, x9, #0xb14
  452968:	ldr	w8, [x9]
  45296c:	cbz	w8, 4529cc <ASN1_generate_nconf@plt+0x340cc>
  452970:	sub	x8, x29, #0xd8
  452974:	mov	x9, xzr
  452978:	stur	xzr, [x29, #-216]
  45297c:	mov	x10, #0xd090                	// #53392
  452980:	movk	x10, #0x3, lsl #16
  452984:	stur	x10, [x29, #-208]
  452988:	ldur	x0, [x29, #-200]
  45298c:	mov	w1, #0x21                  	// #33
  452990:	mov	x2, x9
  452994:	mov	x3, x8
  452998:	str	x8, [sp, #168]
  45299c:	str	x9, [sp, #160]
  4529a0:	str	x10, [sp, #152]
  4529a4:	bl	41de30 <BIO_ctrl@plt>
  4529a8:	stur	xzr, [x29, #-216]
  4529ac:	ldr	x8, [sp, #152]
  4529b0:	stur	x8, [x29, #-208]
  4529b4:	ldur	x9, [x29, #-200]
  4529b8:	mov	x0, x9
  4529bc:	mov	w1, #0x23                  	// #35
  4529c0:	ldr	x2, [sp, #160]
  4529c4:	ldr	x3, [sp, #168]
  4529c8:	bl	41de30 <BIO_ctrl@plt>
  4529cc:	ldr	x8, [sp, #224]
  4529d0:	ldr	x9, [x8]
  4529d4:	cbz	x9, 452ac4 <ASN1_generate_nconf@plt+0x341c4>
  4529d8:	ldr	x8, [sp, #224]
  4529dc:	ldr	x9, [x8]
  4529e0:	ldur	x0, [x29, #-192]
  4529e4:	mov	w1, #0x79                  	// #121
  4529e8:	mov	x10, xzr
  4529ec:	mov	x2, x10
  4529f0:	mov	x3, x10
  4529f4:	str	x9, [sp, #144]
  4529f8:	bl	41da70 <SSL_ctrl@plt>
  4529fc:	ldr	x8, [sp, #144]
  452a00:	cmp	x8, x0
  452a04:	b.ge	452a64 <ASN1_generate_nconf@plt+0x34164>  // b.tcont
  452a08:	ldr	x8, [sp, #240]
  452a0c:	ldr	x0, [x8]
  452a10:	ldur	x9, [x29, #-192]
  452a14:	str	x0, [sp, #136]
  452a18:	mov	x0, x9
  452a1c:	mov	w1, #0x79                  	// #121
  452a20:	mov	x9, xzr
  452a24:	mov	x2, x9
  452a28:	mov	x3, x9
  452a2c:	bl	41da70 <SSL_ctrl@plt>
  452a30:	ldr	x8, [sp, #136]
  452a34:	str	x0, [sp, #128]
  452a38:	mov	x0, x8
  452a3c:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  452a40:	add	x1, x1, #0x5b6
  452a44:	ldr	x2, [sp, #128]
  452a48:	bl	4196e0 <BIO_printf@plt>
  452a4c:	mov	w10, #0xffffffff            	// #-1
  452a50:	stur	w10, [x29, #-164]
  452a54:	ldur	x8, [x29, #-200]
  452a58:	mov	x0, x8
  452a5c:	bl	41de90 <BIO_free@plt>
  452a60:	b	453a54 <ASN1_generate_nconf@plt+0x35154>
  452a64:	ldur	x0, [x29, #-192]
  452a68:	mov	x1, #0x1000                	// #4096
  452a6c:	bl	41e3a0 <SSL_set_options@plt>
  452a70:	ldur	x8, [x29, #-192]
  452a74:	ldr	x9, [sp, #224]
  452a78:	ldr	x2, [x9]
  452a7c:	mov	x0, x8
  452a80:	mov	w1, #0x78                  	// #120
  452a84:	mov	x8, xzr
  452a88:	mov	x3, x8
  452a8c:	bl	41da70 <SSL_ctrl@plt>
  452a90:	cbnz	x0, 452ac0 <ASN1_generate_nconf@plt+0x341c0>
  452a94:	ldr	x8, [sp, #240]
  452a98:	ldr	x0, [x8]
  452a9c:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  452aa0:	add	x1, x1, #0x5db
  452aa4:	bl	4196e0 <BIO_printf@plt>
  452aa8:	mov	w9, #0xffffffff            	// #-1
  452aac:	stur	w9, [x29, #-164]
  452ab0:	ldur	x8, [x29, #-200]
  452ab4:	mov	x0, x8
  452ab8:	bl	41de90 <BIO_free@plt>
  452abc:	b	453a54 <ASN1_generate_nconf@plt+0x35154>
  452ac0:	b	452adc <ASN1_generate_nconf@plt+0x341dc>
  452ac4:	ldur	x0, [x29, #-200]
  452ac8:	mov	w1, #0x27                  	// #39
  452acc:	mov	x8, xzr
  452ad0:	mov	x2, x8
  452ad4:	mov	x3, x8
  452ad8:	bl	41de30 <BIO_ctrl@plt>
  452adc:	ldur	x0, [x29, #-192]
  452ae0:	mov	x1, #0x2000                	// #8192
  452ae4:	bl	41e3a0 <SSL_set_options@plt>
  452ae8:	b	452b00 <ASN1_generate_nconf@plt+0x34200>
  452aec:	ldur	w0, [x29, #-4]
  452af0:	mov	w8, wzr
  452af4:	mov	w1, w8
  452af8:	bl	41e2d0 <BIO_new_socket@plt>
  452afc:	stur	x0, [x29, #-200]
  452b00:	ldur	x8, [x29, #-200]
  452b04:	cbnz	x8, 452b30 <ASN1_generate_nconf@plt+0x34230>
  452b08:	ldr	x8, [sp, #240]
  452b0c:	ldr	x0, [x8]
  452b10:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  452b14:	add	x1, x1, #0x97d
  452b18:	bl	4196e0 <BIO_printf@plt>
  452b1c:	ldr	x8, [sp, #240]
  452b20:	ldr	x9, [x8]
  452b24:	mov	x0, x9
  452b28:	bl	41e780 <ERR_print_errors@plt>
  452b2c:	b	453a54 <ASN1_generate_nconf@plt+0x35154>
  452b30:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  452b34:	add	x8, x8, #0xad0
  452b38:	ldr	w9, [x8]
  452b3c:	cbz	w9, 452b5c <ASN1_generate_nconf@plt+0x3425c>
  452b40:	bl	41a8f0 <BIO_f_nbio_test@plt>
  452b44:	bl	41b5c0 <BIO_new@plt>
  452b48:	stur	x0, [x29, #-240]
  452b4c:	ldur	x0, [x29, #-240]
  452b50:	ldur	x1, [x29, #-200]
  452b54:	bl	41aa90 <BIO_push@plt>
  452b58:	stur	x0, [x29, #-200]
  452b5c:	ldur	x0, [x29, #-192]
  452b60:	ldur	x1, [x29, #-200]
  452b64:	ldur	x2, [x29, #-200]
  452b68:	bl	41d470 <SSL_set_bio@plt>
  452b6c:	ldur	x0, [x29, #-192]
  452b70:	bl	41cc50 <SSL_set_accept_state@plt>
  452b74:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  452b78:	add	x8, x8, #0xae8
  452b7c:	ldr	w9, [x8]
  452b80:	cbz	w9, 452bac <ASN1_generate_nconf@plt+0x342ac>
  452b84:	ldur	x0, [x29, #-192]
  452b88:	bl	419810 <SSL_get_rbio@plt>
  452b8c:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54700>
  452b90:	add	x1, x1, #0xbec
  452b94:	bl	41aa70 <BIO_set_callback@plt>
  452b98:	ldur	x0, [x29, #-192]
  452b9c:	bl	419810 <SSL_get_rbio@plt>
  452ba0:	ldr	x8, [sp, #232]
  452ba4:	ldr	x1, [x8]
  452ba8:	bl	41d000 <BIO_set_callback_arg@plt>
  452bac:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  452bb0:	add	x8, x8, #0xaec
  452bb4:	ldr	w9, [x8]
  452bb8:	cbz	w9, 452c20 <ASN1_generate_nconf@plt+0x34320>
  452bbc:	ldur	x0, [x29, #-192]
  452bc0:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54700>
  452bc4:	add	x1, x1, #0xee0
  452bc8:	bl	41db10 <SSL_set_msg_callback@plt>
  452bcc:	ldur	x0, [x29, #-192]
  452bd0:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  452bd4:	add	x8, x8, #0xb08
  452bd8:	ldr	x8, [x8]
  452bdc:	str	x0, [sp, #120]
  452be0:	cbz	x8, 452bf8 <ASN1_generate_nconf@plt+0x342f8>
  452be4:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  452be8:	add	x8, x8, #0xb08
  452bec:	ldr	x8, [x8]
  452bf0:	str	x8, [sp, #112]
  452bf4:	b	452c04 <ASN1_generate_nconf@plt+0x34304>
  452bf8:	ldr	x8, [sp, #232]
  452bfc:	ldr	x9, [x8]
  452c00:	str	x9, [sp, #112]
  452c04:	ldr	x8, [sp, #112]
  452c08:	ldr	x0, [sp, #120]
  452c0c:	mov	w1, #0x10                  	// #16
  452c10:	mov	x9, xzr
  452c14:	mov	x2, x9
  452c18:	mov	x3, x8
  452c1c:	bl	41da70 <SSL_ctrl@plt>
  452c20:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  452c24:	add	x8, x8, #0xb00
  452c28:	ldr	w9, [x8]
  452c2c:	cbz	w9, 452c64 <ASN1_generate_nconf@plt+0x34364>
  452c30:	ldur	x0, [x29, #-192]
  452c34:	mov	w1, #0x38                  	// #56
  452c38:	adrp	x2, 474000 <ASN1_generate_nconf@plt+0x55700>
  452c3c:	add	x2, x2, #0x274
  452c40:	bl	419730 <SSL_callback_ctrl@plt>
  452c44:	ldur	x8, [x29, #-192]
  452c48:	ldr	x9, [sp, #232]
  452c4c:	ldr	x3, [x9]
  452c50:	mov	x0, x8
  452c54:	mov	w1, #0x39                  	// #57
  452c58:	mov	x8, xzr
  452c5c:	mov	x2, x8
  452c60:	bl	41da70 <SSL_ctrl@plt>
  452c64:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  452c68:	add	x8, x8, #0xb38
  452c6c:	ldr	w9, [x8]
  452c70:	cbz	w9, 452de8 <ASN1_generate_nconf@plt+0x344e8>
  452c74:	mov	w8, #0x1                   	// #1
  452c78:	stur	w8, [x29, #-244]
  452c7c:	stur	wzr, [x29, #-248]
  452c80:	ldur	w8, [x29, #-248]
  452c84:	cmp	w8, #0x2
  452c88:	b.eq	452d7c <ASN1_generate_nconf@plt+0x3447c>  // b.none
  452c8c:	ldur	x0, [x29, #-192]
  452c90:	ldur	x1, [x29, #-32]
  452c94:	mov	x2, #0x4000                	// #16384
  452c98:	sub	x3, x29, #0x100
  452c9c:	bl	41afd0 <SSL_read_early_data@plt>
  452ca0:	stur	w0, [x29, #-248]
  452ca4:	ldur	w8, [x29, #-248]
  452ca8:	cbz	w8, 452cb0 <ASN1_generate_nconf@plt+0x343b0>
  452cac:	b	452d18 <ASN1_generate_nconf@plt+0x34418>
  452cb0:	ldur	x0, [x29, #-192]
  452cb4:	mov	w8, wzr
  452cb8:	mov	w1, w8
  452cbc:	bl	41e360 <SSL_get_error@plt>
  452cc0:	subs	w8, w0, #0x2
  452cc4:	cmp	w8, #0x1
  452cc8:	str	w0, [sp, #108]
  452ccc:	b.ls	452cec <ASN1_generate_nconf@plt+0x343ec>  // b.plast
  452cd0:	b	452cd4 <ASN1_generate_nconf@plt+0x343d4>
  452cd4:	ldr	w8, [sp, #108]
  452cd8:	cmp	w8, #0x9
  452cdc:	cset	w9, eq  // eq = none
  452ce0:	eor	w9, w9, #0x1
  452ce4:	tbnz	w9, #0, 452cf0 <ASN1_generate_nconf@plt+0x343f0>
  452ce8:	b	452cec <ASN1_generate_nconf@plt+0x343ec>
  452cec:	b	452c8c <ASN1_generate_nconf@plt+0x3438c>
  452cf0:	ldr	x8, [sp, #240]
  452cf4:	ldr	x0, [x8]
  452cf8:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  452cfc:	add	x1, x1, #0x993
  452d00:	bl	4196e0 <BIO_printf@plt>
  452d04:	ldr	x8, [sp, #240]
  452d08:	ldr	x9, [x8]
  452d0c:	mov	x0, x9
  452d10:	bl	41e780 <ERR_print_errors@plt>
  452d14:	b	453a54 <ASN1_generate_nconf@plt+0x35154>
  452d18:	ldur	x8, [x29, #-256]
  452d1c:	cmp	x8, #0x0
  452d20:	cset	w9, ls  // ls = plast
  452d24:	tbnz	w9, #0, 452d78 <ASN1_generate_nconf@plt+0x34478>
  452d28:	ldur	w8, [x29, #-244]
  452d2c:	cbz	w8, 452d48 <ASN1_generate_nconf@plt+0x34448>
  452d30:	ldr	x8, [sp, #232]
  452d34:	ldr	x0, [x8]
  452d38:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  452d3c:	add	x1, x1, #0x9ad
  452d40:	bl	4196e0 <BIO_printf@plt>
  452d44:	stur	wzr, [x29, #-244]
  452d48:	ldur	x0, [x29, #-32]
  452d4c:	ldur	x8, [x29, #-256]
  452d50:	mov	w1, w8
  452d54:	bl	46f52c <ASN1_generate_nconf@plt+0x50c2c>
  452d58:	ldr	x9, [sp, #232]
  452d5c:	ldr	x10, [x9]
  452d60:	mov	x0, x10
  452d64:	mov	w1, #0xb                   	// #11
  452d68:	mov	x10, xzr
  452d6c:	mov	x2, x10
  452d70:	mov	x3, x10
  452d74:	bl	41de30 <BIO_ctrl@plt>
  452d78:	b	452c80 <ASN1_generate_nconf@plt+0x34380>
  452d7c:	ldur	w8, [x29, #-244]
  452d80:	cbz	w8, 452dc0 <ASN1_generate_nconf@plt+0x344c0>
  452d84:	ldur	x0, [x29, #-192]
  452d88:	bl	41c440 <SSL_get_early_data_status@plt>
  452d8c:	cbnz	w0, 452da8 <ASN1_generate_nconf@plt+0x344a8>
  452d90:	ldr	x8, [sp, #232]
  452d94:	ldr	x0, [x8]
  452d98:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  452d9c:	add	x1, x1, #0x9c3
  452da0:	bl	4196e0 <BIO_printf@plt>
  452da4:	b	452dbc <ASN1_generate_nconf@plt+0x344bc>
  452da8:	ldr	x8, [sp, #232]
  452dac:	ldr	x0, [x8]
  452db0:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  452db4:	add	x1, x1, #0x165
  452db8:	bl	4196e0 <BIO_printf@plt>
  452dbc:	b	452dd4 <ASN1_generate_nconf@plt+0x344d4>
  452dc0:	ldr	x8, [sp, #232]
  452dc4:	ldr	x0, [x8]
  452dc8:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  452dcc:	add	x1, x1, #0x9db
  452dd0:	bl	4196e0 <BIO_printf@plt>
  452dd4:	ldur	x0, [x29, #-192]
  452dd8:	bl	419d10 <SSL_is_init_finished@plt>
  452ddc:	cbz	w0, 452de8 <ASN1_generate_nconf@plt+0x344e8>
  452de0:	ldur	x0, [x29, #-192]
  452de4:	bl	454418 <ASN1_generate_nconf@plt+0x35b18>
  452de8:	bl	46f4bc <ASN1_generate_nconf@plt+0x50bbc>
  452dec:	ldur	w8, [x29, #-4]
  452df0:	cmp	w0, w8
  452df4:	b.le	452e08 <ASN1_generate_nconf@plt+0x34508>
  452df8:	bl	46f4bc <ASN1_generate_nconf@plt+0x50bbc>
  452dfc:	add	w8, w0, #0x1
  452e00:	stur	w8, [x29, #-168]
  452e04:	b	452e14 <ASN1_generate_nconf@plt+0x34514>
  452e08:	ldur	w8, [x29, #-4]
  452e0c:	add	w8, w8, #0x1
  452e10:	stur	w8, [x29, #-168]
  452e14:	str	wzr, [sp, #284]
  452e18:	ldur	x0, [x29, #-192]
  452e1c:	bl	41b330 <SSL_has_pending@plt>
  452e20:	mov	w8, #0x1                   	// #1
  452e24:	str	w8, [sp, #104]
  452e28:	cbnz	w0, 452e60 <ASN1_generate_nconf@plt+0x34560>
  452e2c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  452e30:	add	x8, x8, #0xaf8
  452e34:	ldr	w9, [x8]
  452e38:	mov	w10, #0x0                   	// #0
  452e3c:	str	w10, [sp, #100]
  452e40:	cbz	w9, 452e58 <ASN1_generate_nconf@plt+0x34558>
  452e44:	ldur	x0, [x29, #-192]
  452e48:	bl	41ddb0 <SSL_waiting_for_async@plt>
  452e4c:	cmp	w0, #0x0
  452e50:	cset	w8, ne  // ne = any
  452e54:	str	w8, [sp, #100]
  452e58:	ldr	w8, [sp, #100]
  452e5c:	str	w8, [sp, #104]
  452e60:	ldr	w8, [sp, #104]
  452e64:	and	w8, w8, #0x1
  452e68:	str	w8, [sp, #280]
  452e6c:	ldr	w8, [sp, #280]
  452e70:	cbnz	w8, 453098 <ASN1_generate_nconf@plt+0x34798>
  452e74:	sub	x8, x29, #0xa0
  452e78:	str	x8, [sp, #264]
  452e7c:	str	wzr, [sp, #276]
  452e80:	ldr	w8, [sp, #276]
  452e84:	mov	w9, w8
  452e88:	cmp	x9, #0x10
  452e8c:	b.cs	452eb4 <ASN1_generate_nconf@plt+0x345b4>  // b.hs, b.nlast
  452e90:	ldr	x8, [sp, #264]
  452e94:	ldr	w9, [sp, #276]
  452e98:	mov	w10, w9
  452e9c:	mov	x11, xzr
  452ea0:	str	x11, [x8, x10, lsl #3]
  452ea4:	ldr	w8, [sp, #276]
  452ea8:	add	w8, w8, #0x1
  452eac:	str	w8, [sp, #276]
  452eb0:	b	452e80 <ASN1_generate_nconf@plt+0x34580>
  452eb4:	bl	46f4bc <ASN1_generate_nconf@plt+0x50bbc>
  452eb8:	mov	w8, #0x40                  	// #64
  452ebc:	sdiv	w9, w0, w8
  452ec0:	mul	w9, w9, w8
  452ec4:	subs	w9, w0, w9
  452ec8:	mov	x10, #0x1                   	// #1
  452ecc:	mov	w11, w9
  452ed0:	lsl	x11, x10, x11
  452ed4:	str	w8, [sp, #96]
  452ed8:	str	x10, [sp, #88]
  452edc:	str	x11, [sp, #80]
  452ee0:	bl	46f4bc <ASN1_generate_nconf@plt+0x50bbc>
  452ee4:	ldr	w8, [sp, #96]
  452ee8:	sdiv	w9, w0, w8
  452eec:	mov	w1, w9
  452ef0:	sxtw	x10, w1
  452ef4:	mov	x11, #0x8                   	// #8
  452ef8:	mul	x10, x11, x10
  452efc:	sub	x12, x29, #0xa0
  452f00:	add	x10, x12, x10
  452f04:	ldr	x13, [x10]
  452f08:	ldr	x14, [sp, #80]
  452f0c:	orr	x13, x13, x14
  452f10:	str	x13, [x10]
  452f14:	ldur	w9, [x29, #-4]
  452f18:	sdiv	w15, w9, w8
  452f1c:	mul	w15, w15, w8
  452f20:	subs	w9, w9, w15
  452f24:	mov	w10, w9
  452f28:	ldr	x13, [sp, #88]
  452f2c:	lsl	x10, x13, x10
  452f30:	ldur	w9, [x29, #-4]
  452f34:	sdiv	w9, w9, w8
  452f38:	mov	w1, w9
  452f3c:	sxtw	x16, w1
  452f40:	mul	x11, x11, x16
  452f44:	add	x11, x12, x11
  452f48:	ldr	x12, [x11]
  452f4c:	orr	x10, x12, x10
  452f50:	str	x10, [x11]
  452f54:	ldur	x0, [x29, #-192]
  452f58:	bl	41d370 <SSL_is_dtls@plt>
  452f5c:	cbz	w0, 452f88 <ASN1_generate_nconf@plt+0x34688>
  452f60:	ldur	x0, [x29, #-192]
  452f64:	mov	w1, #0x49                  	// #73
  452f68:	mov	x8, xzr
  452f6c:	mov	x2, x8
  452f70:	sub	x3, x29, #0xd8
  452f74:	bl	41da70 <SSL_ctrl@plt>
  452f78:	cbz	x0, 452f88 <ASN1_generate_nconf@plt+0x34688>
  452f7c:	sub	x8, x29, #0xd8
  452f80:	stur	x8, [x29, #-224]
  452f84:	b	452f90 <ASN1_generate_nconf@plt+0x34690>
  452f88:	mov	x8, xzr
  452f8c:	stur	x8, [x29, #-224]
  452f90:	ldur	w0, [x29, #-168]
  452f94:	ldur	x4, [x29, #-224]
  452f98:	sub	x1, x29, #0xa0
  452f9c:	mov	x8, xzr
  452fa0:	mov	x2, x8
  452fa4:	mov	x3, x8
  452fa8:	bl	41ae10 <select@plt>
  452fac:	stur	w0, [x29, #-176]
  452fb0:	ldur	x0, [x29, #-192]
  452fb4:	bl	41d370 <SSL_is_dtls@plt>
  452fb8:	cbz	w0, 452ff4 <ASN1_generate_nconf@plt+0x346f4>
  452fbc:	ldur	x0, [x29, #-192]
  452fc0:	mov	w1, #0x4a                  	// #74
  452fc4:	mov	x8, xzr
  452fc8:	mov	x2, x8
  452fcc:	mov	x3, x8
  452fd0:	bl	41da70 <SSL_ctrl@plt>
  452fd4:	cmp	x0, #0x0
  452fd8:	cset	w9, le
  452fdc:	tbnz	w9, #0, 452ff4 <ASN1_generate_nconf@plt+0x346f4>
  452fe0:	ldr	x8, [sp, #240]
  452fe4:	ldr	x0, [x8]
  452fe8:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  452fec:	add	x1, x1, #0xb37
  452ff0:	bl	4196e0 <BIO_printf@plt>
  452ff4:	ldur	w8, [x29, #-176]
  452ff8:	cmp	w8, #0x0
  452ffc:	cset	w8, gt
  453000:	tbnz	w8, #0, 453008 <ASN1_generate_nconf@plt+0x34708>
  453004:	b	452e14 <ASN1_generate_nconf@plt+0x34514>
  453008:	bl	46f4bc <ASN1_generate_nconf@plt+0x50bbc>
  45300c:	mov	w8, #0x40                  	// #64
  453010:	sdiv	w9, w0, w8
  453014:	sub	x10, x29, #0xa0
  453018:	ldr	x10, [x10, w9, sxtw #3]
  45301c:	str	w8, [sp, #76]
  453020:	str	x10, [sp, #64]
  453024:	bl	46f4bc <ASN1_generate_nconf@plt+0x50bbc>
  453028:	ldr	w8, [sp, #76]
  45302c:	sdiv	w9, w0, w8
  453030:	mul	w9, w9, w8
  453034:	subs	w9, w0, w9
  453038:	mov	x10, #0x1                   	// #1
  45303c:	mov	w11, w9
  453040:	lsl	x10, x10, x11
  453044:	ldr	x11, [sp, #64]
  453048:	and	x10, x11, x10
  45304c:	cbz	x10, 453058 <ASN1_generate_nconf@plt+0x34758>
  453050:	mov	w8, #0x1                   	// #1
  453054:	str	w8, [sp, #284]
  453058:	ldur	w8, [x29, #-4]
  45305c:	mov	w9, #0x40                  	// #64
  453060:	sdiv	w8, w8, w9
  453064:	sub	x10, x29, #0xa0
  453068:	ldr	x10, [x10, w8, sxtw #3]
  45306c:	ldur	w8, [x29, #-4]
  453070:	sdiv	w11, w8, w9
  453074:	mul	w9, w11, w9
  453078:	subs	w8, w8, w9
  45307c:	mov	x12, #0x1                   	// #1
  453080:	mov	w13, w8
  453084:	lsl	x12, x12, x13
  453088:	and	x10, x10, x12
  45308c:	cbz	x10, 453098 <ASN1_generate_nconf@plt+0x34798>
  453090:	mov	w8, #0x1                   	// #1
  453094:	str	w8, [sp, #280]
  453098:	ldr	w8, [sp, #284]
  45309c:	cbz	w8, 4537a0 <ASN1_generate_nconf@plt+0x34ea0>
  4530a0:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4530a4:	add	x8, x8, #0xb10
  4530a8:	ldr	w9, [x8]
  4530ac:	cbz	w9, 4531b8 <ASN1_generate_nconf@plt+0x348b8>
  4530b0:	ldur	x0, [x29, #-32]
  4530b4:	mov	w1, #0x2000                	// #8192
  4530b8:	bl	46f4fc <ASN1_generate_nconf@plt+0x50bfc>
  4530bc:	stur	w0, [x29, #-176]
  4530c0:	str	wzr, [sp, #256]
  4530c4:	str	wzr, [sp, #260]
  4530c8:	ldr	w8, [sp, #260]
  4530cc:	ldur	w9, [x29, #-176]
  4530d0:	cmp	w8, w9
  4530d4:	b.ge	453108 <ASN1_generate_nconf@plt+0x34808>  // b.tcont
  4530d8:	ldur	x8, [x29, #-32]
  4530dc:	ldrsw	x9, [sp, #260]
  4530e0:	ldrb	w10, [x8, x9]
  4530e4:	cmp	w10, #0xa
  4530e8:	b.ne	4530f8 <ASN1_generate_nconf@plt+0x347f8>  // b.any
  4530ec:	ldr	w8, [sp, #256]
  4530f0:	add	w8, w8, #0x1
  4530f4:	str	w8, [sp, #256]
  4530f8:	ldr	w8, [sp, #260]
  4530fc:	add	w8, w8, #0x1
  453100:	str	w8, [sp, #260]
  453104:	b	4530c8 <ASN1_generate_nconf@plt+0x347c8>
  453108:	ldur	w8, [x29, #-176]
  45310c:	subs	w8, w8, #0x1
  453110:	str	w8, [sp, #260]
  453114:	ldr	w8, [sp, #260]
  453118:	cmp	w8, #0x0
  45311c:	cset	w8, lt  // lt = tstop
  453120:	tbnz	w8, #0, 4531b4 <ASN1_generate_nconf@plt+0x348b4>
  453124:	ldur	x8, [x29, #-32]
  453128:	ldrsw	x9, [sp, #260]
  45312c:	add	x8, x8, x9
  453130:	ldrb	w10, [x8]
  453134:	ldur	x8, [x29, #-32]
  453138:	ldr	w11, [sp, #260]
  45313c:	ldr	w12, [sp, #256]
  453140:	add	w11, w11, w12
  453144:	mov	w0, w11
  453148:	sxtw	x9, w0
  45314c:	add	x8, x8, x9
  453150:	strb	w10, [x8]
  453154:	ldur	x8, [x29, #-32]
  453158:	ldrsw	x9, [sp, #260]
  45315c:	ldrb	w10, [x8, x9]
  453160:	cmp	w10, #0xa
  453164:	b.ne	4531a4 <ASN1_generate_nconf@plt+0x348a4>  // b.any
  453168:	ldr	w8, [sp, #256]
  45316c:	subs	w8, w8, #0x1
  453170:	str	w8, [sp, #256]
  453174:	ldur	w8, [x29, #-176]
  453178:	add	w8, w8, #0x1
  45317c:	stur	w8, [x29, #-176]
  453180:	ldur	x9, [x29, #-32]
  453184:	ldr	w8, [sp, #260]
  453188:	ldr	w10, [sp, #256]
  45318c:	add	w8, w8, w10
  453190:	mov	w0, w8
  453194:	sxtw	x11, w0
  453198:	add	x9, x9, x11
  45319c:	mov	w8, #0xd                   	// #13
  4531a0:	strb	w8, [x9]
  4531a4:	ldr	w8, [sp, #260]
  4531a8:	subs	w8, w8, #0x1
  4531ac:	str	w8, [sp, #260]
  4531b0:	b	453114 <ASN1_generate_nconf@plt+0x34814>
  4531b4:	b	4531c8 <ASN1_generate_nconf@plt+0x348c8>
  4531b8:	ldur	x0, [x29, #-32]
  4531bc:	mov	w1, #0x4000                	// #16384
  4531c0:	bl	46f4fc <ASN1_generate_nconf@plt+0x50bfc>
  4531c4:	stur	w0, [x29, #-176]
  4531c8:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4531cc:	add	x8, x8, #0xaf0
  4531d0:	ldr	w9, [x8]
  4531d4:	cbnz	w9, 45353c <ASN1_generate_nconf@plt+0x34c3c>
  4531d8:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4531dc:	add	x8, x8, #0xaf4
  4531e0:	ldr	w9, [x8]
  4531e4:	cbnz	w9, 45353c <ASN1_generate_nconf@plt+0x34c3c>
  4531e8:	ldur	w8, [x29, #-176]
  4531ec:	cmp	w8, #0x0
  4531f0:	cset	w8, le
  4531f4:	tbnz	w8, #0, 453208 <ASN1_generate_nconf@plt+0x34908>
  4531f8:	ldur	x8, [x29, #-32]
  4531fc:	ldrb	w9, [x8]
  453200:	cmp	w9, #0x51
  453204:	b.ne	453254 <ASN1_generate_nconf@plt+0x34954>  // b.any
  453208:	ldr	x8, [sp, #232]
  45320c:	ldr	x0, [x8]
  453210:	ldr	x1, [sp, #208]
  453214:	bl	4196e0 <BIO_printf@plt>
  453218:	ldr	x8, [sp, #232]
  45321c:	ldr	x9, [x8]
  453220:	mov	x0, x9
  453224:	mov	w1, #0xb                   	// #11
  453228:	mov	x9, xzr
  45322c:	mov	x2, x9
  453230:	mov	x3, x9
  453234:	bl	41de30 <BIO_ctrl@plt>
  453238:	ldur	w10, [x29, #-4]
  45323c:	mov	w0, w10
  453240:	bl	41bff0 <BIO_closesocket@plt>
  453244:	bl	4548b0 <ASN1_generate_nconf@plt+0x35fb0>
  453248:	mov	w10, #0xfffffff5            	// #-11
  45324c:	stur	w10, [x29, #-164]
  453250:	b	453a54 <ASN1_generate_nconf@plt+0x35154>
  453254:	ldur	w8, [x29, #-176]
  453258:	cmp	w8, #0x0
  45325c:	cset	w8, le
  453260:	tbnz	w8, #0, 453274 <ASN1_generate_nconf@plt+0x34974>
  453264:	ldur	x8, [x29, #-32]
  453268:	ldrb	w9, [x8]
  45326c:	cmp	w9, #0x71
  453270:	b.ne	4532c8 <ASN1_generate_nconf@plt+0x349c8>  // b.any
  453274:	ldr	x8, [sp, #232]
  453278:	ldr	x0, [x8]
  45327c:	ldr	x1, [sp, #208]
  453280:	bl	4196e0 <BIO_printf@plt>
  453284:	ldr	x8, [sp, #232]
  453288:	ldr	x9, [x8]
  45328c:	mov	x0, x9
  453290:	mov	w1, #0xb                   	// #11
  453294:	mov	x9, xzr
  453298:	mov	x2, x9
  45329c:	mov	x3, x9
  4532a0:	bl	41de30 <BIO_ctrl@plt>
  4532a4:	ldur	x8, [x29, #-192]
  4532a8:	mov	x0, x8
  4532ac:	bl	41a070 <SSL_version@plt>
  4532b0:	mov	w10, #0xfeff                	// #65279
  4532b4:	cmp	w0, w10
  4532b8:	b.eq	4532c4 <ASN1_generate_nconf@plt+0x349c4>  // b.none
  4532bc:	ldur	w0, [x29, #-4]
  4532c0:	bl	41bff0 <BIO_closesocket@plt>
  4532c4:	b	453a54 <ASN1_generate_nconf@plt+0x35154>
  4532c8:	ldur	x8, [x29, #-32]
  4532cc:	ldrb	w9, [x8]
  4532d0:	cmp	w9, #0x72
  4532d4:	b.ne	453324 <ASN1_generate_nconf@plt+0x34a24>  // b.any
  4532d8:	ldur	x8, [x29, #-32]
  4532dc:	ldrb	w9, [x8, #1]
  4532e0:	cmp	w9, #0xa
  4532e4:	b.eq	4532f8 <ASN1_generate_nconf@plt+0x349f8>  // b.none
  4532e8:	ldur	x8, [x29, #-32]
  4532ec:	ldrb	w9, [x8, #1]
  4532f0:	cmp	w9, #0xd
  4532f4:	b.ne	453324 <ASN1_generate_nconf@plt+0x34a24>  // b.any
  4532f8:	ldur	x0, [x29, #-192]
  4532fc:	bl	41c3b0 <SSL_renegotiate@plt>
  453300:	ldur	x8, [x29, #-192]
  453304:	mov	x0, x8
  453308:	bl	41b970 <SSL_do_handshake@plt>
  45330c:	stur	w0, [x29, #-176]
  453310:	ldur	w1, [x29, #-176]
  453314:	ldr	x0, [sp, #216]
  453318:	bl	41e150 <printf@plt>
  45331c:	stur	wzr, [x29, #-176]
  453320:	b	452e14 <ASN1_generate_nconf@plt+0x34514>
  453324:	ldur	x8, [x29, #-32]
  453328:	ldrb	w9, [x8]
  45332c:	cmp	w9, #0x52
  453330:	b.ne	453394 <ASN1_generate_nconf@plt+0x34a94>  // b.any
  453334:	ldur	x8, [x29, #-32]
  453338:	ldrb	w9, [x8, #1]
  45333c:	cmp	w9, #0xa
  453340:	b.eq	453354 <ASN1_generate_nconf@plt+0x34a54>  // b.none
  453344:	ldur	x8, [x29, #-32]
  453348:	ldrb	w9, [x8, #1]
  45334c:	cmp	w9, #0xd
  453350:	b.ne	453394 <ASN1_generate_nconf@plt+0x34a94>  // b.any
  453354:	ldur	x0, [x29, #-192]
  453358:	mov	w1, #0x5                   	// #5
  45335c:	mov	x8, xzr
  453360:	mov	x2, x8
  453364:	bl	41e2a0 <SSL_set_verify@plt>
  453368:	ldur	x0, [x29, #-192]
  45336c:	bl	41c3b0 <SSL_renegotiate@plt>
  453370:	ldur	x8, [x29, #-192]
  453374:	mov	x0, x8
  453378:	bl	41b970 <SSL_do_handshake@plt>
  45337c:	stur	w0, [x29, #-176]
  453380:	ldur	w1, [x29, #-176]
  453384:	ldr	x0, [sp, #216]
  453388:	bl	41e150 <printf@plt>
  45338c:	stur	wzr, [x29, #-176]
  453390:	b	452e14 <ASN1_generate_nconf@plt+0x34514>
  453394:	ldur	x8, [x29, #-32]
  453398:	ldrb	w9, [x8]
  45339c:	cmp	w9, #0x4b
  4533a0:	b.eq	4533b4 <ASN1_generate_nconf@plt+0x34ab4>  // b.none
  4533a4:	ldur	x8, [x29, #-32]
  4533a8:	ldrb	w9, [x8]
  4533ac:	cmp	w9, #0x6b
  4533b0:	b.ne	453418 <ASN1_generate_nconf@plt+0x34b18>  // b.any
  4533b4:	ldur	x8, [x29, #-32]
  4533b8:	ldrb	w9, [x8, #1]
  4533bc:	cmp	w9, #0xa
  4533c0:	b.eq	4533d4 <ASN1_generate_nconf@plt+0x34ad4>  // b.none
  4533c4:	ldur	x8, [x29, #-32]
  4533c8:	ldrb	w9, [x8, #1]
  4533cc:	cmp	w9, #0xd
  4533d0:	b.ne	453418 <ASN1_generate_nconf@plt+0x34b18>  // b.any
  4533d4:	ldur	x0, [x29, #-192]
  4533d8:	ldur	x8, [x29, #-32]
  4533dc:	ldrb	w9, [x8]
  4533e0:	mov	w10, wzr
  4533e4:	mov	w11, #0x1                   	// #1
  4533e8:	cmp	w9, #0x4b
  4533ec:	csel	w1, w11, w10, eq  // eq = none
  4533f0:	bl	41ac70 <SSL_key_update@plt>
  4533f4:	ldur	x8, [x29, #-192]
  4533f8:	mov	x0, x8
  4533fc:	bl	41b970 <SSL_do_handshake@plt>
  453400:	stur	w0, [x29, #-176]
  453404:	ldur	w1, [x29, #-176]
  453408:	ldr	x0, [sp, #216]
  45340c:	bl	41e150 <printf@plt>
  453410:	stur	wzr, [x29, #-176]
  453414:	b	452e14 <ASN1_generate_nconf@plt+0x34514>
  453418:	ldur	x8, [x29, #-32]
  45341c:	ldrb	w9, [x8]
  453420:	cmp	w9, #0x63
  453424:	b.ne	4534b0 <ASN1_generate_nconf@plt+0x34bb0>  // b.any
  453428:	ldur	x8, [x29, #-32]
  45342c:	ldrb	w9, [x8, #1]
  453430:	cmp	w9, #0xa
  453434:	b.eq	453448 <ASN1_generate_nconf@plt+0x34b48>  // b.none
  453438:	ldur	x8, [x29, #-32]
  45343c:	ldrb	w9, [x8, #1]
  453440:	cmp	w9, #0xd
  453444:	b.ne	4534b0 <ASN1_generate_nconf@plt+0x34bb0>  // b.any
  453448:	ldur	x0, [x29, #-192]
  45344c:	mov	w1, #0x1                   	// #1
  453450:	mov	x8, xzr
  453454:	mov	x2, x8
  453458:	bl	41e2a0 <SSL_set_verify@plt>
  45345c:	ldur	x0, [x29, #-192]
  453460:	bl	41a640 <SSL_verify_client_post_handshake@plt>
  453464:	stur	w0, [x29, #-176]
  453468:	ldur	w9, [x29, #-176]
  45346c:	cbnz	w9, 453490 <ASN1_generate_nconf@plt+0x34b90>
  453470:	adrp	x0, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  453474:	add	x0, x0, #0xa07
  453478:	bl	41e150 <printf@plt>
  45347c:	ldr	x8, [sp, #240]
  453480:	ldr	x9, [x8]
  453484:	mov	x0, x9
  453488:	bl	41e780 <ERR_print_errors@plt>
  45348c:	b	4534ac <ASN1_generate_nconf@plt+0x34bac>
  453490:	ldur	x0, [x29, #-192]
  453494:	bl	41b970 <SSL_do_handshake@plt>
  453498:	stur	w0, [x29, #-176]
  45349c:	ldur	w1, [x29, #-176]
  4534a0:	ldr	x0, [sp, #216]
  4534a4:	bl	41e150 <printf@plt>
  4534a8:	stur	wzr, [x29, #-176]
  4534ac:	b	452e14 <ASN1_generate_nconf@plt+0x34514>
  4534b0:	ldur	x8, [x29, #-32]
  4534b4:	ldrb	w9, [x8]
  4534b8:	cmp	w9, #0x50
  4534bc:	b.ne	453500 <ASN1_generate_nconf@plt+0x34c00>  // b.any
  4534c0:	ldur	x0, [x29, #-192]
  4534c4:	bl	41c120 <SSL_get_wbio@plt>
  4534c8:	adrp	x8, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  4534cc:	add	x8, x8, #0x40
  4534d0:	ldr	x1, [x8]
  4534d4:	ldr	x8, [x8]
  4534d8:	str	x0, [sp, #56]
  4534dc:	mov	x0, x8
  4534e0:	str	x1, [sp, #48]
  4534e4:	bl	41e3c0 <strlen@plt>
  4534e8:	ldr	x1, [sp, #56]
  4534ec:	str	w0, [sp, #44]
  4534f0:	mov	x0, x1
  4534f4:	ldr	x1, [sp, #48]
  4534f8:	ldr	w2, [sp, #44]
  4534fc:	bl	41cb40 <BIO_write@plt>
  453500:	ldur	x8, [x29, #-32]
  453504:	ldrb	w9, [x8]
  453508:	cmp	w9, #0x53
  45350c:	b.ne	45353c <ASN1_generate_nconf@plt+0x34c3c>  // b.any
  453510:	ldr	x8, [sp, #232]
  453514:	ldr	x0, [x8]
  453518:	ldur	x9, [x29, #-192]
  45351c:	str	x0, [sp, #32]
  453520:	mov	x0, x9
  453524:	bl	41d9c0 <SSL_get_SSL_CTX@plt>
  453528:	ldr	x8, [sp, #32]
  45352c:	str	x0, [sp, #24]
  453530:	mov	x0, x8
  453534:	ldr	x1, [sp, #24]
  453538:	bl	453acc <ASN1_generate_nconf@plt+0x351cc>
  45353c:	stur	wzr, [x29, #-172]
  453540:	stur	xzr, [x29, #-184]
  453544:	ldur	x0, [x29, #-192]
  453548:	ldur	x8, [x29, #-32]
  45354c:	ldur	x9, [x29, #-184]
  453550:	add	x1, x8, x9
  453554:	ldur	w2, [x29, #-176]
  453558:	bl	41a6e0 <SSL_write@plt>
  45355c:	stur	w0, [x29, #-172]
  453560:	ldur	x0, [x29, #-192]
  453564:	ldur	w1, [x29, #-172]
  453568:	bl	41e360 <SSL_get_error@plt>
  45356c:	cmp	w0, #0x4
  453570:	b.ne	453610 <ASN1_generate_nconf@plt+0x34d10>  // b.any
  453574:	ldr	x8, [sp, #232]
  453578:	ldr	x0, [x8]
  45357c:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  453580:	add	x1, x1, #0xa3f
  453584:	bl	4196e0 <BIO_printf@plt>
  453588:	ldr	x8, [sp, #200]
  45358c:	ldr	x9, [x8, #16]
  453590:	mov	x0, x9
  453594:	bl	419c30 <SRP_user_pwd_free@plt>
  453598:	ldr	x8, [sp, #200]
  45359c:	ldr	x0, [x8, #8]
  4535a0:	ldr	x1, [x8]
  4535a4:	bl	41a4b0 <SRP_VBASE_get1_by_user@plt>
  4535a8:	ldr	x8, [sp, #200]
  4535ac:	str	x0, [x8, #16]
  4535b0:	ldr	x9, [x8, #16]
  4535b4:	cbz	x9, 4535dc <ASN1_generate_nconf@plt+0x34cdc>
  4535b8:	ldr	x8, [sp, #232]
  4535bc:	ldr	x0, [x8]
  4535c0:	ldr	x9, [sp, #200]
  4535c4:	ldr	x10, [x9, #16]
  4535c8:	ldr	x2, [x10, #40]
  4535cc:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4535d0:	add	x1, x1, #0xa5b
  4535d4:	bl	4196e0 <BIO_printf@plt>
  4535d8:	b	4535f0 <ASN1_generate_nconf@plt+0x34cf0>
  4535dc:	ldr	x8, [sp, #232]
  4535e0:	ldr	x0, [x8]
  4535e4:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4535e8:	add	x1, x1, #0xa6b
  4535ec:	bl	4196e0 <BIO_printf@plt>
  4535f0:	ldur	x0, [x29, #-192]
  4535f4:	ldur	x8, [x29, #-32]
  4535f8:	ldur	x9, [x29, #-184]
  4535fc:	add	x1, x8, x9
  453600:	ldur	w2, [x29, #-176]
  453604:	bl	41a6e0 <SSL_write@plt>
  453608:	stur	w0, [x29, #-172]
  45360c:	b	453560 <ASN1_generate_nconf@plt+0x34c60>
  453610:	ldur	x0, [x29, #-192]
  453614:	ldur	w1, [x29, #-172]
  453618:	bl	41e360 <SSL_get_error@plt>
  45361c:	subs	w8, w0, #0x0
  453620:	mov	w9, w8
  453624:	ubfx	x9, x9, #0, #32
  453628:	cmp	x9, #0xa
  45362c:	str	x9, [sp, #16]
  453630:	b.hi	453758 <ASN1_generate_nconf@plt+0x34e58>  // b.pmore
  453634:	adrp	x8, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  453638:	add	x8, x8, #0x2f8
  45363c:	ldr	x11, [sp, #16]
  453640:	ldrsw	x10, [x8, x11, lsl #2]
  453644:	add	x9, x8, x10
  453648:	br	x9
  45364c:	b	453758 <ASN1_generate_nconf@plt+0x34e58>
  453650:	ldr	x8, [sp, #232]
  453654:	ldr	x0, [x8]
  453658:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  45365c:	add	x1, x1, #0xa82
  453660:	bl	4196e0 <BIO_printf@plt>
  453664:	ldr	x8, [sp, #232]
  453668:	ldr	x9, [x8]
  45366c:	mov	x0, x9
  453670:	mov	w1, #0xb                   	// #11
  453674:	mov	x9, xzr
  453678:	mov	x2, x9
  45367c:	mov	x3, x9
  453680:	bl	41de30 <BIO_ctrl@plt>
  453684:	ldur	x8, [x29, #-192]
  453688:	mov	x0, x8
  45368c:	bl	46fbec <ASN1_generate_nconf@plt+0x512ec>
  453690:	b	453758 <ASN1_generate_nconf@plt+0x34e58>
  453694:	ldr	x8, [sp, #232]
  453698:	ldr	x0, [x8]
  45369c:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4536a0:	add	x1, x1, #0xa97
  4536a4:	bl	4196e0 <BIO_printf@plt>
  4536a8:	ldr	x8, [sp, #232]
  4536ac:	ldr	x9, [x8]
  4536b0:	mov	x0, x9
  4536b4:	mov	w1, #0xb                   	// #11
  4536b8:	mov	x9, xzr
  4536bc:	mov	x2, x9
  4536c0:	mov	x3, x9
  4536c4:	bl	41de30 <BIO_ctrl@plt>
  4536c8:	b	453758 <ASN1_generate_nconf@plt+0x34e58>
  4536cc:	ldr	x8, [sp, #232]
  4536d0:	ldr	x0, [x8]
  4536d4:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4536d8:	add	x1, x1, #0xaa4
  4536dc:	bl	4196e0 <BIO_printf@plt>
  4536e0:	ldr	x8, [sp, #232]
  4536e4:	ldr	x9, [x8]
  4536e8:	mov	x0, x9
  4536ec:	mov	w1, #0xb                   	// #11
  4536f0:	mov	x9, xzr
  4536f4:	mov	x2, x9
  4536f8:	mov	x3, x9
  4536fc:	bl	41de30 <BIO_ctrl@plt>
  453700:	ldr	x8, [sp, #240]
  453704:	ldr	x9, [x8]
  453708:	mov	x0, x9
  45370c:	bl	41e780 <ERR_print_errors@plt>
  453710:	mov	w10, #0x1                   	// #1
  453714:	stur	w10, [x29, #-164]
  453718:	b	453a54 <ASN1_generate_nconf@plt+0x35154>
  45371c:	ldr	x8, [sp, #232]
  453720:	ldr	x0, [x8]
  453724:	ldr	x1, [sp, #208]
  453728:	bl	4196e0 <BIO_printf@plt>
  45372c:	ldr	x8, [sp, #232]
  453730:	ldr	x9, [x8]
  453734:	mov	x0, x9
  453738:	mov	w1, #0xb                   	// #11
  45373c:	mov	x9, xzr
  453740:	mov	x2, x9
  453744:	mov	x3, x9
  453748:	bl	41de30 <BIO_ctrl@plt>
  45374c:	mov	w10, #0x1                   	// #1
  453750:	stur	w10, [x29, #-164]
  453754:	b	453a54 <ASN1_generate_nconf@plt+0x35154>
  453758:	ldur	w8, [x29, #-172]
  45375c:	cmp	w8, #0x0
  453760:	cset	w8, le
  453764:	tbnz	w8, #0, 453788 <ASN1_generate_nconf@plt+0x34e88>
  453768:	ldursw	x8, [x29, #-172]
  45376c:	ldur	x9, [x29, #-184]
  453770:	add	x8, x9, x8
  453774:	stur	x8, [x29, #-184]
  453778:	ldur	w10, [x29, #-172]
  45377c:	ldur	w11, [x29, #-176]
  453780:	subs	w10, w11, w10
  453784:	stur	w10, [x29, #-176]
  453788:	ldur	w8, [x29, #-176]
  45378c:	cmp	w8, #0x0
  453790:	cset	w8, gt
  453794:	tbnz	w8, #0, 45379c <ASN1_generate_nconf@plt+0x34e9c>
  453798:	b	4537a0 <ASN1_generate_nconf@plt+0x34ea0>
  45379c:	b	453544 <ASN1_generate_nconf@plt+0x34c44>
  4537a0:	ldr	w8, [sp, #280]
  4537a4:	cbz	w8, 453a50 <ASN1_generate_nconf@plt+0x35150>
  4537a8:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4537ac:	add	x8, x8, #0xaf8
  4537b0:	ldr	w9, [x8]
  4537b4:	cbz	w9, 4537c4 <ASN1_generate_nconf@plt+0x34ec4>
  4537b8:	ldur	x0, [x29, #-192]
  4537bc:	bl	41ddb0 <SSL_waiting_for_async@plt>
  4537c0:	cbnz	w0, 45380c <ASN1_generate_nconf@plt+0x34f0c>
  4537c4:	ldur	x0, [x29, #-192]
  4537c8:	bl	419d10 <SSL_is_init_finished@plt>
  4537cc:	cbnz	w0, 45380c <ASN1_generate_nconf@plt+0x34f0c>
  4537d0:	ldur	x0, [x29, #-192]
  4537d4:	bl	454910 <ASN1_generate_nconf@plt+0x36010>
  4537d8:	stur	w0, [x29, #-176]
  4537dc:	ldur	w8, [x29, #-176]
  4537e0:	cmp	w8, #0x0
  4537e4:	cset	w8, ge  // ge = tcont
  4537e8:	tbnz	w8, #0, 4537f4 <ASN1_generate_nconf@plt+0x34ef4>
  4537ec:	stur	wzr, [x29, #-164]
  4537f0:	b	453a54 <ASN1_generate_nconf@plt+0x35154>
  4537f4:	ldur	w8, [x29, #-176]
  4537f8:	cbnz	w8, 453808 <ASN1_generate_nconf@plt+0x34f08>
  4537fc:	mov	w8, #0x1                   	// #1
  453800:	stur	w8, [x29, #-164]
  453804:	b	453a54 <ASN1_generate_nconf@plt+0x35154>
  453808:	b	453a50 <ASN1_generate_nconf@plt+0x35150>
  45380c:	ldur	x0, [x29, #-192]
  453810:	ldur	x1, [x29, #-32]
  453814:	mov	w2, #0x4000                	// #16384
  453818:	bl	41b590 <SSL_read@plt>
  45381c:	stur	w0, [x29, #-176]
  453820:	ldur	x0, [x29, #-192]
  453824:	ldur	w1, [x29, #-176]
  453828:	bl	41e360 <SSL_get_error@plt>
  45382c:	cmp	w0, #0x4
  453830:	b.ne	4538c8 <ASN1_generate_nconf@plt+0x34fc8>  // b.any
  453834:	ldr	x8, [sp, #232]
  453838:	ldr	x0, [x8]
  45383c:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  453840:	add	x1, x1, #0xaab
  453844:	bl	4196e0 <BIO_printf@plt>
  453848:	ldr	x8, [sp, #200]
  45384c:	ldr	x9, [x8, #16]
  453850:	mov	x0, x9
  453854:	bl	419c30 <SRP_user_pwd_free@plt>
  453858:	ldr	x8, [sp, #200]
  45385c:	ldr	x0, [x8, #8]
  453860:	ldr	x1, [x8]
  453864:	bl	41a4b0 <SRP_VBASE_get1_by_user@plt>
  453868:	ldr	x8, [sp, #200]
  45386c:	str	x0, [x8, #16]
  453870:	ldr	x9, [x8, #16]
  453874:	cbz	x9, 45389c <ASN1_generate_nconf@plt+0x34f9c>
  453878:	ldr	x8, [sp, #232]
  45387c:	ldr	x0, [x8]
  453880:	ldr	x9, [sp, #200]
  453884:	ldr	x10, [x9, #16]
  453888:	ldr	x2, [x10, #40]
  45388c:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  453890:	add	x1, x1, #0xa5b
  453894:	bl	4196e0 <BIO_printf@plt>
  453898:	b	4538b0 <ASN1_generate_nconf@plt+0x34fb0>
  45389c:	ldr	x8, [sp, #232]
  4538a0:	ldr	x0, [x8]
  4538a4:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4538a8:	add	x1, x1, #0xa6b
  4538ac:	bl	4196e0 <BIO_printf@plt>
  4538b0:	ldur	x0, [x29, #-192]
  4538b4:	ldur	x1, [x29, #-32]
  4538b8:	mov	w2, #0x4000                	// #16384
  4538bc:	bl	41b590 <SSL_read@plt>
  4538c0:	stur	w0, [x29, #-176]
  4538c4:	b	453820 <ASN1_generate_nconf@plt+0x34f20>
  4538c8:	ldur	x0, [x29, #-192]
  4538cc:	ldur	w1, [x29, #-176]
  4538d0:	bl	41e360 <SSL_get_error@plt>
  4538d4:	subs	w8, w0, #0x0
  4538d8:	mov	w9, w8
  4538dc:	ubfx	x9, x9, #0, #32
  4538e0:	cmp	x9, #0xa
  4538e4:	str	x9, [sp, #8]
  4538e8:	b.hi	453a50 <ASN1_generate_nconf@plt+0x35150>  // b.pmore
  4538ec:	adrp	x8, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  4538f0:	add	x8, x8, #0x324
  4538f4:	ldr	x11, [sp, #8]
  4538f8:	ldrsw	x10, [x8, x11, lsl #2]
  4538fc:	add	x9, x8, x10
  453900:	br	x9
  453904:	ldur	x0, [x29, #-32]
  453908:	ldur	w1, [x29, #-176]
  45390c:	bl	46f52c <ASN1_generate_nconf@plt+0x50c2c>
  453910:	ldr	x8, [sp, #232]
  453914:	ldr	x9, [x8]
  453918:	mov	x0, x9
  45391c:	mov	w1, #0xb                   	// #11
  453920:	mov	x9, xzr
  453924:	mov	x2, x9
  453928:	mov	x3, x9
  45392c:	bl	41de30 <BIO_ctrl@plt>
  453930:	ldur	x8, [x29, #-192]
  453934:	mov	x0, x8
  453938:	bl	41b330 <SSL_has_pending@plt>
  45393c:	cbz	w0, 453944 <ASN1_generate_nconf@plt+0x35044>
  453940:	b	45380c <ASN1_generate_nconf@plt+0x34f0c>
  453944:	b	453a50 <ASN1_generate_nconf@plt+0x35150>
  453948:	ldr	x8, [sp, #232]
  45394c:	ldr	x0, [x8]
  453950:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  453954:	add	x1, x1, #0xac6
  453958:	bl	4196e0 <BIO_printf@plt>
  45395c:	ldr	x8, [sp, #232]
  453960:	ldr	x9, [x8]
  453964:	mov	x0, x9
  453968:	mov	w1, #0xb                   	// #11
  45396c:	mov	x9, xzr
  453970:	mov	x2, x9
  453974:	mov	x3, x9
  453978:	bl	41de30 <BIO_ctrl@plt>
  45397c:	ldur	x8, [x29, #-192]
  453980:	mov	x0, x8
  453984:	bl	46fbec <ASN1_generate_nconf@plt+0x512ec>
  453988:	b	453a50 <ASN1_generate_nconf@plt+0x35150>
  45398c:	ldr	x8, [sp, #232]
  453990:	ldr	x0, [x8]
  453994:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  453998:	add	x1, x1, #0xada
  45399c:	bl	4196e0 <BIO_printf@plt>
  4539a0:	ldr	x8, [sp, #232]
  4539a4:	ldr	x9, [x8]
  4539a8:	mov	x0, x9
  4539ac:	mov	w1, #0xb                   	// #11
  4539b0:	mov	x9, xzr
  4539b4:	mov	x2, x9
  4539b8:	mov	x3, x9
  4539bc:	bl	41de30 <BIO_ctrl@plt>
  4539c0:	b	453a50 <ASN1_generate_nconf@plt+0x35150>
  4539c4:	ldr	x8, [sp, #232]
  4539c8:	ldr	x0, [x8]
  4539cc:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4539d0:	add	x1, x1, #0xaa4
  4539d4:	bl	4196e0 <BIO_printf@plt>
  4539d8:	ldr	x8, [sp, #232]
  4539dc:	ldr	x9, [x8]
  4539e0:	mov	x0, x9
  4539e4:	mov	w1, #0xb                   	// #11
  4539e8:	mov	x9, xzr
  4539ec:	mov	x2, x9
  4539f0:	mov	x3, x9
  4539f4:	bl	41de30 <BIO_ctrl@plt>
  4539f8:	ldr	x8, [sp, #240]
  4539fc:	ldr	x9, [x8]
  453a00:	mov	x0, x9
  453a04:	bl	41e780 <ERR_print_errors@plt>
  453a08:	mov	w10, #0x1                   	// #1
  453a0c:	stur	w10, [x29, #-164]
  453a10:	b	453a54 <ASN1_generate_nconf@plt+0x35154>
  453a14:	ldr	x8, [sp, #232]
  453a18:	ldr	x0, [x8]
  453a1c:	ldr	x1, [sp, #208]
  453a20:	bl	4196e0 <BIO_printf@plt>
  453a24:	ldr	x8, [sp, #232]
  453a28:	ldr	x9, [x8]
  453a2c:	mov	x0, x9
  453a30:	mov	w1, #0xb                   	// #11
  453a34:	mov	x9, xzr
  453a38:	mov	x2, x9
  453a3c:	mov	x3, x9
  453a40:	bl	41de30 <BIO_ctrl@plt>
  453a44:	mov	w10, #0x1                   	// #1
  453a48:	stur	w10, [x29, #-164]
  453a4c:	b	453a54 <ASN1_generate_nconf@plt+0x35154>
  453a50:	b	452e14 <ASN1_generate_nconf@plt+0x34514>
  453a54:	ldur	x8, [x29, #-192]
  453a58:	cbz	x8, 453a88 <ASN1_generate_nconf@plt+0x35188>
  453a5c:	ldr	x8, [sp, #232]
  453a60:	ldr	x0, [x8]
  453a64:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  453a68:	add	x1, x1, #0xae6
  453a6c:	bl	4196e0 <BIO_printf@plt>
  453a70:	ldur	x8, [x29, #-192]
  453a74:	mov	x0, x8
  453a78:	mov	w1, #0x3                   	// #3
  453a7c:	bl	41a910 <SSL_set_shutdown@plt>
  453a80:	ldur	x0, [x29, #-192]
  453a84:	bl	41c7c0 <SSL_free@plt>
  453a88:	ldr	x8, [sp, #232]
  453a8c:	ldr	x0, [x8]
  453a90:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  453a94:	add	x1, x1, #0xaf9
  453a98:	bl	4196e0 <BIO_printf@plt>
  453a9c:	ldur	x8, [x29, #-32]
  453aa0:	mov	x0, x8
  453aa4:	mov	x1, #0x4000                	// #16384
  453aa8:	adrp	x2, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  453aac:	add	x2, x2, #0xaa
  453ab0:	mov	w3, #0xa9d                 	// #2717
  453ab4:	bl	41e8c0 <CRYPTO_clear_free@plt>
  453ab8:	ldur	w0, [x29, #-164]
  453abc:	add	sp, sp, #0x220
  453ac0:	ldr	x28, [sp, #16]
  453ac4:	ldp	x29, x30, [sp], #32
  453ac8:	ret
  453acc:	stp	x29, x30, [sp, #-96]!
  453ad0:	stp	x28, x27, [sp, #16]
  453ad4:	stp	x26, x25, [sp, #32]
  453ad8:	stp	x24, x23, [sp, #48]
  453adc:	stp	x22, x21, [sp, #64]
  453ae0:	stp	x20, x19, [sp, #80]
  453ae4:	mov	x29, sp
  453ae8:	sub	sp, sp, #0x1b0
  453aec:	mov	w8, #0x14                  	// #20
  453af0:	mov	x9, xzr
  453af4:	mov	x2, x9
  453af8:	adrp	x10, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  453afc:	add	x10, x10, #0x795
  453b00:	mov	w11, #0x15                  	// #21
  453b04:	adrp	x12, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  453b08:	add	x12, x12, #0x7b6
  453b0c:	mov	w13, #0x17                  	// #23
  453b10:	adrp	x14, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  453b14:	add	x14, x14, #0x7dc
  453b18:	mov	w15, #0x16                  	// #22
  453b1c:	adrp	x16, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  453b20:	add	x16, x16, #0x806
  453b24:	mov	w17, #0x18                  	// #24
  453b28:	adrp	x18, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  453b2c:	add	x18, x18, #0x82a
  453b30:	mov	w3, #0x1a                  	// #26
  453b34:	adrp	x4, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  453b38:	add	x4, x4, #0x84e
  453b3c:	mov	w5, #0x19                  	// #25
  453b40:	adrp	x6, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  453b44:	add	x6, x6, #0x877
  453b48:	mov	w7, #0x1b                  	// #27
  453b4c:	adrp	x19, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  453b50:	add	x19, x19, #0x89a
  453b54:	mov	w20, #0x1d                  	// #29
  453b58:	adrp	x21, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  453b5c:	add	x21, x21, #0x8b3
  453b60:	mov	w22, #0x1e                  	// #30
  453b64:	adrp	x23, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  453b68:	add	x23, x23, #0x8ce
  453b6c:	mov	w24, #0x1c                  	// #28
  453b70:	adrp	x25, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  453b74:	add	x25, x25, #0x8eb
  453b78:	mov	w26, #0x1f                  	// #31
  453b7c:	mov	w27, #0x2b                  	// #43
  453b80:	adrp	x28, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  453b84:	add	x28, x28, #0x905
  453b88:	stur	x0, [x29, #-16]
  453b8c:	stur	x1, [x29, #-24]
  453b90:	ldur	x0, [x29, #-16]
  453b94:	ldur	x1, [x29, #-24]
  453b98:	stur	x0, [x29, #-32]
  453b9c:	mov	x0, x1
  453ba0:	mov	w1, w8
  453ba4:	stur	x2, [x29, #-40]
  453ba8:	mov	x2, x9
  453bac:	ldur	x30, [x29, #-40]
  453bb0:	stur	w3, [x29, #-44]
  453bb4:	mov	x3, x30
  453bb8:	stur	x9, [x29, #-56]
  453bbc:	stur	x10, [x29, #-64]
  453bc0:	stur	w11, [x29, #-68]
  453bc4:	stur	x12, [x29, #-80]
  453bc8:	stur	w13, [x29, #-84]
  453bcc:	stur	x14, [x29, #-96]
  453bd0:	stur	w15, [x29, #-100]
  453bd4:	stur	x16, [x29, #-112]
  453bd8:	stur	w17, [x29, #-116]
  453bdc:	stur	x18, [x29, #-128]
  453be0:	stur	x4, [x29, #-136]
  453be4:	stur	w5, [x29, #-140]
  453be8:	stur	x6, [x29, #-152]
  453bec:	stur	w7, [x29, #-156]
  453bf0:	stur	x19, [x29, #-168]
  453bf4:	stur	w20, [x29, #-172]
  453bf8:	stur	x21, [x29, #-184]
  453bfc:	stur	w22, [x29, #-188]
  453c00:	stur	x23, [x29, #-200]
  453c04:	stur	w24, [x29, #-204]
  453c08:	str	x25, [sp, #216]
  453c0c:	str	w26, [sp, #212]
  453c10:	str	w27, [sp, #208]
  453c14:	str	x28, [sp, #200]
  453c18:	bl	41ad30 <SSL_CTX_ctrl@plt>
  453c1c:	ldur	x9, [x29, #-32]
  453c20:	str	x0, [sp, #192]
  453c24:	mov	x0, x9
  453c28:	ldur	x1, [x29, #-64]
  453c2c:	ldr	x2, [sp, #192]
  453c30:	bl	4196e0 <BIO_printf@plt>
  453c34:	ldur	x9, [x29, #-16]
  453c38:	ldur	x10, [x29, #-24]
  453c3c:	mov	x0, x10
  453c40:	ldur	w1, [x29, #-68]
  453c44:	ldur	x2, [x29, #-56]
  453c48:	ldur	x3, [x29, #-40]
  453c4c:	str	x9, [sp, #184]
  453c50:	bl	41ad30 <SSL_CTX_ctrl@plt>
  453c54:	ldr	x9, [sp, #184]
  453c58:	str	x0, [sp, #176]
  453c5c:	mov	x0, x9
  453c60:	ldur	x1, [x29, #-80]
  453c64:	ldr	x2, [sp, #176]
  453c68:	bl	4196e0 <BIO_printf@plt>
  453c6c:	ldur	x9, [x29, #-16]
  453c70:	ldur	x10, [x29, #-24]
  453c74:	mov	x0, x10
  453c78:	ldur	w1, [x29, #-84]
  453c7c:	ldur	x2, [x29, #-56]
  453c80:	ldur	x3, [x29, #-40]
  453c84:	str	x9, [sp, #168]
  453c88:	bl	41ad30 <SSL_CTX_ctrl@plt>
  453c8c:	ldr	x9, [sp, #168]
  453c90:	str	x0, [sp, #160]
  453c94:	mov	x0, x9
  453c98:	ldur	x1, [x29, #-96]
  453c9c:	ldr	x2, [sp, #160]
  453ca0:	bl	4196e0 <BIO_printf@plt>
  453ca4:	ldur	x9, [x29, #-16]
  453ca8:	ldur	x10, [x29, #-24]
  453cac:	mov	x0, x10
  453cb0:	ldur	w1, [x29, #-100]
  453cb4:	ldur	x2, [x29, #-56]
  453cb8:	ldur	x3, [x29, #-40]
  453cbc:	str	x9, [sp, #152]
  453cc0:	bl	41ad30 <SSL_CTX_ctrl@plt>
  453cc4:	ldr	x9, [sp, #152]
  453cc8:	str	x0, [sp, #144]
  453ccc:	mov	x0, x9
  453cd0:	ldur	x1, [x29, #-112]
  453cd4:	ldr	x2, [sp, #144]
  453cd8:	bl	4196e0 <BIO_printf@plt>
  453cdc:	ldur	x9, [x29, #-16]
  453ce0:	ldur	x10, [x29, #-24]
  453ce4:	mov	x0, x10
  453ce8:	ldur	w1, [x29, #-116]
  453cec:	ldur	x2, [x29, #-56]
  453cf0:	ldur	x3, [x29, #-40]
  453cf4:	str	x9, [sp, #136]
  453cf8:	bl	41ad30 <SSL_CTX_ctrl@plt>
  453cfc:	ldr	x9, [sp, #136]
  453d00:	str	x0, [sp, #128]
  453d04:	mov	x0, x9
  453d08:	ldur	x1, [x29, #-128]
  453d0c:	ldr	x2, [sp, #128]
  453d10:	bl	4196e0 <BIO_printf@plt>
  453d14:	ldur	x9, [x29, #-16]
  453d18:	ldur	x10, [x29, #-24]
  453d1c:	mov	x0, x10
  453d20:	ldur	w1, [x29, #-44]
  453d24:	ldur	x2, [x29, #-56]
  453d28:	ldur	x3, [x29, #-40]
  453d2c:	str	x9, [sp, #120]
  453d30:	bl	41ad30 <SSL_CTX_ctrl@plt>
  453d34:	ldr	x9, [sp, #120]
  453d38:	str	x0, [sp, #112]
  453d3c:	mov	x0, x9
  453d40:	ldur	x1, [x29, #-136]
  453d44:	ldr	x2, [sp, #112]
  453d48:	bl	4196e0 <BIO_printf@plt>
  453d4c:	ldur	x9, [x29, #-16]
  453d50:	ldur	x10, [x29, #-24]
  453d54:	mov	x0, x10
  453d58:	ldur	w1, [x29, #-140]
  453d5c:	ldur	x2, [x29, #-56]
  453d60:	ldur	x3, [x29, #-40]
  453d64:	str	x9, [sp, #104]
  453d68:	bl	41ad30 <SSL_CTX_ctrl@plt>
  453d6c:	ldr	x9, [sp, #104]
  453d70:	str	x0, [sp, #96]
  453d74:	mov	x0, x9
  453d78:	ldur	x1, [x29, #-152]
  453d7c:	ldr	x2, [sp, #96]
  453d80:	bl	4196e0 <BIO_printf@plt>
  453d84:	ldur	x9, [x29, #-16]
  453d88:	ldur	x10, [x29, #-24]
  453d8c:	mov	x0, x10
  453d90:	ldur	w1, [x29, #-156]
  453d94:	ldur	x2, [x29, #-56]
  453d98:	ldur	x3, [x29, #-40]
  453d9c:	str	x9, [sp, #88]
  453da0:	bl	41ad30 <SSL_CTX_ctrl@plt>
  453da4:	ldr	x9, [sp, #88]
  453da8:	str	x0, [sp, #80]
  453dac:	mov	x0, x9
  453db0:	ldur	x1, [x29, #-168]
  453db4:	ldr	x2, [sp, #80]
  453db8:	bl	4196e0 <BIO_printf@plt>
  453dbc:	ldur	x9, [x29, #-16]
  453dc0:	ldur	x10, [x29, #-24]
  453dc4:	mov	x0, x10
  453dc8:	ldur	w1, [x29, #-172]
  453dcc:	ldur	x2, [x29, #-56]
  453dd0:	ldur	x3, [x29, #-40]
  453dd4:	str	x9, [sp, #72]
  453dd8:	bl	41ad30 <SSL_CTX_ctrl@plt>
  453ddc:	ldr	x9, [sp, #72]
  453de0:	str	x0, [sp, #64]
  453de4:	mov	x0, x9
  453de8:	ldur	x1, [x29, #-184]
  453dec:	ldr	x2, [sp, #64]
  453df0:	bl	4196e0 <BIO_printf@plt>
  453df4:	ldur	x9, [x29, #-16]
  453df8:	ldur	x10, [x29, #-24]
  453dfc:	mov	x0, x10
  453e00:	ldur	w1, [x29, #-188]
  453e04:	ldur	x2, [x29, #-56]
  453e08:	ldur	x3, [x29, #-40]
  453e0c:	str	x9, [sp, #56]
  453e10:	bl	41ad30 <SSL_CTX_ctrl@plt>
  453e14:	ldr	x9, [sp, #56]
  453e18:	str	x0, [sp, #48]
  453e1c:	mov	x0, x9
  453e20:	ldur	x1, [x29, #-200]
  453e24:	ldr	x2, [sp, #48]
  453e28:	bl	4196e0 <BIO_printf@plt>
  453e2c:	ldur	x9, [x29, #-16]
  453e30:	ldur	x10, [x29, #-24]
  453e34:	mov	x0, x10
  453e38:	ldur	w1, [x29, #-204]
  453e3c:	ldur	x2, [x29, #-56]
  453e40:	ldur	x3, [x29, #-40]
  453e44:	str	x9, [sp, #40]
  453e48:	bl	41ad30 <SSL_CTX_ctrl@plt>
  453e4c:	ldr	x9, [sp, #40]
  453e50:	str	x0, [sp, #32]
  453e54:	mov	x0, x9
  453e58:	ldr	x1, [sp, #216]
  453e5c:	ldr	x2, [sp, #32]
  453e60:	bl	4196e0 <BIO_printf@plt>
  453e64:	ldur	x9, [x29, #-16]
  453e68:	ldur	x10, [x29, #-24]
  453e6c:	mov	x0, x10
  453e70:	ldr	w1, [sp, #212]
  453e74:	ldur	x2, [x29, #-56]
  453e78:	ldur	x3, [x29, #-40]
  453e7c:	str	x9, [sp, #24]
  453e80:	bl	41ad30 <SSL_CTX_ctrl@plt>
  453e84:	ldur	x9, [x29, #-24]
  453e88:	str	x0, [sp, #16]
  453e8c:	mov	x0, x9
  453e90:	ldr	w1, [sp, #208]
  453e94:	ldur	x2, [x29, #-56]
  453e98:	ldur	x3, [x29, #-40]
  453e9c:	bl	41ad30 <SSL_CTX_ctrl@plt>
  453ea0:	ldr	x9, [sp, #24]
  453ea4:	str	x0, [sp, #8]
  453ea8:	mov	x0, x9
  453eac:	ldr	x1, [sp, #200]
  453eb0:	ldr	x2, [sp, #16]
  453eb4:	ldr	x3, [sp, #8]
  453eb8:	bl	4196e0 <BIO_printf@plt>
  453ebc:	add	sp, sp, #0x1b0
  453ec0:	ldp	x20, x19, [sp, #80]
  453ec4:	ldp	x22, x21, [sp, #64]
  453ec8:	ldp	x24, x23, [sp, #48]
  453ecc:	ldp	x26, x25, [sp, #32]
  453ed0:	ldp	x28, x27, [sp, #16]
  453ed4:	ldp	x29, x30, [sp], #96
  453ed8:	ret
  453edc:	sub	sp, sp, #0x20
  453ee0:	stp	x29, x30, [sp, #16]
  453ee4:	add	x29, sp, #0x10
  453ee8:	str	x0, [sp, #8]
  453eec:	str	x1, [sp]
  453ef0:	ldr	x0, [sp, #8]
  453ef4:	ldr	x1, [sp]
  453ef8:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  453efc:	ldp	x29, x30, [sp, #16]
  453f00:	add	sp, sp, #0x20
  453f04:	ret
  453f08:	sub	sp, sp, #0x20
  453f0c:	stp	x29, x30, [sp, #16]
  453f10:	add	x29, sp, #0x10
  453f14:	str	x0, [sp, #8]
  453f18:	str	x1, [sp]
  453f1c:	ldr	x0, [sp, #8]
  453f20:	ldr	x1, [sp]
  453f24:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  453f28:	ldp	x29, x30, [sp, #16]
  453f2c:	add	sp, sp, #0x20
  453f30:	ret
  453f34:	sub	sp, sp, #0x30
  453f38:	stp	x29, x30, [sp, #32]
  453f3c:	add	x29, sp, #0x20
  453f40:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  453f44:	add	x8, x8, #0xb60
  453f48:	adrp	x9, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  453f4c:	add	x9, x9, #0xaa
  453f50:	ldr	x8, [x8]
  453f54:	stur	x8, [x29, #-8]
  453f58:	str	x9, [sp, #8]
  453f5c:	ldur	x8, [x29, #-8]
  453f60:	cbz	x8, 453fb4 <ASN1_generate_nconf@plt+0x356b4>
  453f64:	ldur	x8, [x29, #-8]
  453f68:	ldr	x0, [x8]
  453f6c:	ldr	x1, [sp, #8]
  453f70:	mov	w2, #0xe27                 	// #3623
  453f74:	bl	41b180 <CRYPTO_free@plt>
  453f78:	ldur	x8, [x29, #-8]
  453f7c:	ldr	x0, [x8, #16]
  453f80:	ldr	x1, [sp, #8]
  453f84:	mov	w2, #0xe28                 	// #3624
  453f88:	bl	41b180 <CRYPTO_free@plt>
  453f8c:	ldur	x8, [x29, #-8]
  453f90:	str	x8, [sp, #16]
  453f94:	ldur	x8, [x29, #-8]
  453f98:	ldr	x8, [x8, #32]
  453f9c:	stur	x8, [x29, #-8]
  453fa0:	ldr	x0, [sp, #16]
  453fa4:	ldr	x1, [sp, #8]
  453fa8:	mov	w2, #0xe2b                 	// #3627
  453fac:	bl	41b180 <CRYPTO_free@plt>
  453fb0:	b	453f5c <ASN1_generate_nconf@plt+0x3565c>
  453fb4:	mov	x8, xzr
  453fb8:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  453fbc:	add	x9, x9, #0xb60
  453fc0:	str	x8, [x9]
  453fc4:	ldp	x29, x30, [sp, #32]
  453fc8:	add	sp, sp, #0x30
  453fcc:	ret
  453fd0:	sub	sp, sp, #0x20
  453fd4:	stp	x29, x30, [sp, #16]
  453fd8:	add	x29, sp, #0x10
  453fdc:	str	x0, [sp, #8]
  453fe0:	ldr	x0, [sp, #8]
  453fe4:	bl	41dd70 <OPENSSL_sk_free@plt>
  453fe8:	ldp	x29, x30, [sp, #16]
  453fec:	add	sp, sp, #0x20
  453ff0:	ret
  453ff4:	sub	sp, sp, #0xf0
  453ff8:	stp	x29, x30, [sp, #224]
  453ffc:	add	x29, sp, #0xe0
  454000:	mov	x8, xzr
  454004:	mov	w9, #0x3                   	// #3
  454008:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45400c:	add	x10, x10, #0xc0
  454010:	adrp	x11, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  454014:	add	x11, x11, #0xaa
  454018:	stur	x0, [x29, #-8]
  45401c:	stur	x1, [x29, #-16]
  454020:	stur	x2, [x29, #-24]
  454024:	stur	x8, [x29, #-32]
  454028:	stur	x8, [x29, #-40]
  45402c:	stur	x8, [x29, #-48]
  454030:	stur	x8, [x29, #-64]
  454034:	stur	x8, [x29, #-72]
  454038:	stur	x8, [x29, #-80]
  45403c:	stur	x8, [x29, #-96]
  454040:	stur	x8, [x29, #-104]
  454044:	str	w9, [sp, #108]
  454048:	ldur	x0, [x29, #-8]
  45404c:	str	x10, [sp, #88]
  454050:	str	x11, [sp, #80]
  454054:	bl	41d8b0 <SSL_get_certificate@plt>
  454058:	stur	x0, [x29, #-72]
  45405c:	ldur	x0, [x29, #-72]
  454060:	bl	41cdc0 <X509_get1_ocsp@plt>
  454064:	stur	x0, [x29, #-64]
  454068:	ldur	x8, [x29, #-64]
  45406c:	cbz	x8, 4540fc <ASN1_generate_nconf@plt+0x357fc>
  454070:	ldur	x0, [x29, #-64]
  454074:	mov	w8, wzr
  454078:	mov	w1, w8
  45407c:	bl	45439c <ASN1_generate_nconf@plt+0x35a9c>
  454080:	sub	x1, x29, #0x20
  454084:	sub	x2, x29, #0x28
  454088:	sub	x3, x29, #0x30
  45408c:	sub	x4, x29, #0x34
  454090:	bl	41be50 <OCSP_parse_url@plt>
  454094:	cbnz	w0, 4540b0 <ASN1_generate_nconf@plt+0x357b0>
  454098:	ldr	x8, [sp, #88]
  45409c:	ldr	x0, [x8]
  4540a0:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4540a4:	add	x1, x1, #0x6cf
  4540a8:	bl	41a930 <BIO_puts@plt>
  4540ac:	b	45432c <ASN1_generate_nconf@plt+0x35a2c>
  4540b0:	ldur	x8, [x29, #-16]
  4540b4:	ldr	w9, [x8, #44]
  4540b8:	cbz	w9, 4540f8 <ASN1_generate_nconf@plt+0x357f8>
  4540bc:	ldr	x8, [sp, #88]
  4540c0:	ldr	x0, [x8]
  4540c4:	ldur	x9, [x29, #-64]
  4540c8:	str	x0, [sp, #72]
  4540cc:	mov	x0, x9
  4540d0:	mov	w10, wzr
  4540d4:	mov	w1, w10
  4540d8:	bl	45439c <ASN1_generate_nconf@plt+0x35a9c>
  4540dc:	ldr	x8, [sp, #72]
  4540e0:	str	x0, [sp, #64]
  4540e4:	mov	x0, x8
  4540e8:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4540ec:	add	x1, x1, #0x6f1
  4540f0:	ldr	x2, [sp, #64]
  4540f4:	bl	4196e0 <BIO_printf@plt>
  4540f8:	b	454150 <ASN1_generate_nconf@plt+0x35850>
  4540fc:	ldur	x8, [x29, #-16]
  454100:	ldr	x8, [x8, #16]
  454104:	cbnz	x8, 454120 <ASN1_generate_nconf@plt+0x35820>
  454108:	ldr	x8, [sp, #88]
  45410c:	ldr	x0, [x8]
  454110:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  454114:	add	x1, x1, #0x70b
  454118:	bl	41a930 <BIO_puts@plt>
  45411c:	b	454334 <ASN1_generate_nconf@plt+0x35a34>
  454120:	ldur	x8, [x29, #-16]
  454124:	ldr	x8, [x8, #16]
  454128:	stur	x8, [x29, #-32]
  45412c:	ldur	x8, [x29, #-16]
  454130:	ldr	x8, [x8, #24]
  454134:	stur	x8, [x29, #-48]
  454138:	ldur	x8, [x29, #-16]
  45413c:	ldr	x8, [x8, #32]
  454140:	stur	x8, [x29, #-40]
  454144:	ldur	x8, [x29, #-16]
  454148:	ldr	w9, [x8, #40]
  45414c:	stur	w9, [x29, #-52]
  454150:	bl	41d3b0 <X509_STORE_CTX_new@plt>
  454154:	stur	x0, [x29, #-80]
  454158:	ldur	x8, [x29, #-80]
  45415c:	cbnz	x8, 454164 <ASN1_generate_nconf@plt+0x35864>
  454160:	b	45432c <ASN1_generate_nconf@plt+0x35a2c>
  454164:	ldur	x0, [x29, #-80]
  454168:	ldur	x8, [x29, #-8]
  45416c:	str	x0, [sp, #56]
  454170:	mov	x0, x8
  454174:	bl	41d9c0 <SSL_get_SSL_CTX@plt>
  454178:	bl	41b8d0 <SSL_CTX_get_cert_store@plt>
  45417c:	ldr	x8, [sp, #56]
  454180:	str	x0, [sp, #48]
  454184:	mov	x0, x8
  454188:	ldr	x1, [sp, #48]
  45418c:	mov	x9, xzr
  454190:	mov	x2, x9
  454194:	mov	x3, x9
  454198:	bl	41d440 <X509_STORE_CTX_init@plt>
  45419c:	cbnz	w0, 4541a4 <ASN1_generate_nconf@plt+0x358a4>
  4541a0:	b	45432c <ASN1_generate_nconf@plt+0x35a2c>
  4541a4:	ldur	x0, [x29, #-80]
  4541a8:	ldur	x8, [x29, #-72]
  4541ac:	str	x0, [sp, #40]
  4541b0:	mov	x0, x8
  4541b4:	bl	419ca0 <X509_get_issuer_name@plt>
  4541b8:	ldr	x8, [sp, #40]
  4541bc:	str	x0, [sp, #32]
  4541c0:	mov	x0, x8
  4541c4:	mov	w1, #0x1                   	// #1
  4541c8:	ldr	x2, [sp, #32]
  4541cc:	bl	41e7f0 <X509_STORE_CTX_get_obj_by_subject@plt>
  4541d0:	stur	x0, [x29, #-88]
  4541d4:	ldur	x8, [x29, #-88]
  4541d8:	cbnz	x8, 4541f4 <ASN1_generate_nconf@plt+0x358f4>
  4541dc:	ldr	x8, [sp, #88]
  4541e0:	ldr	x0, [x8]
  4541e4:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4541e8:	add	x1, x1, #0x73d
  4541ec:	bl	41a930 <BIO_puts@plt>
  4541f0:	b	454334 <ASN1_generate_nconf@plt+0x35a34>
  4541f4:	ldur	x1, [x29, #-72]
  4541f8:	ldur	x0, [x29, #-88]
  4541fc:	str	x1, [sp, #24]
  454200:	bl	41a670 <X509_OBJECT_get0_X509@plt>
  454204:	mov	x8, xzr
  454208:	str	x0, [sp, #16]
  45420c:	mov	x0, x8
  454210:	ldr	x1, [sp, #24]
  454214:	ldr	x2, [sp, #16]
  454218:	bl	41d240 <OCSP_cert_to_id@plt>
  45421c:	stur	x0, [x29, #-104]
  454220:	ldur	x0, [x29, #-88]
  454224:	bl	41cca0 <X509_OBJECT_free@plt>
  454228:	ldur	x8, [x29, #-104]
  45422c:	cbnz	x8, 454234 <ASN1_generate_nconf@plt+0x35934>
  454230:	b	45432c <ASN1_generate_nconf@plt+0x35a2c>
  454234:	bl	419a00 <OCSP_REQUEST_new@plt>
  454238:	stur	x0, [x29, #-96]
  45423c:	ldur	x8, [x29, #-96]
  454240:	cbnz	x8, 454248 <ASN1_generate_nconf@plt+0x35948>
  454244:	b	45432c <ASN1_generate_nconf@plt+0x35a2c>
  454248:	ldur	x0, [x29, #-96]
  45424c:	ldur	x1, [x29, #-104]
  454250:	bl	41e680 <OCSP_request_add0_id@plt>
  454254:	cbnz	x0, 45425c <ASN1_generate_nconf@plt+0x3595c>
  454258:	b	45432c <ASN1_generate_nconf@plt+0x35a2c>
  45425c:	mov	x8, xzr
  454260:	stur	x8, [x29, #-104]
  454264:	ldur	x0, [x29, #-8]
  454268:	mov	w1, #0x42                  	// #66
  45426c:	mov	x2, x8
  454270:	add	x3, sp, #0x70
  454274:	bl	41da70 <SSL_ctrl@plt>
  454278:	str	wzr, [sp, #104]
  45427c:	ldr	w8, [sp, #104]
  454280:	ldr	x0, [sp, #112]
  454284:	str	w8, [sp, #12]
  454288:	bl	4543c8 <ASN1_generate_nconf@plt+0x35ac8>
  45428c:	ldr	w8, [sp, #12]
  454290:	cmp	w8, w0
  454294:	b.ge	4542d0 <ASN1_generate_nconf@plt+0x359d0>  // b.tcont
  454298:	ldr	x0, [sp, #112]
  45429c:	ldr	w1, [sp, #104]
  4542a0:	bl	4543ec <ASN1_generate_nconf@plt+0x35aec>
  4542a4:	str	x0, [sp, #96]
  4542a8:	ldur	x0, [x29, #-96]
  4542ac:	ldr	x1, [sp, #96]
  4542b0:	mov	w2, #0xffffffff            	// #-1
  4542b4:	bl	419890 <OCSP_REQUEST_add_ext@plt>
  4542b8:	cbnz	w0, 4542c0 <ASN1_generate_nconf@plt+0x359c0>
  4542bc:	b	45432c <ASN1_generate_nconf@plt+0x35a2c>
  4542c0:	ldr	w8, [sp, #104]
  4542c4:	add	w8, w8, #0x1
  4542c8:	str	w8, [sp, #104]
  4542cc:	b	45427c <ASN1_generate_nconf@plt+0x3597c>
  4542d0:	ldur	x0, [x29, #-96]
  4542d4:	ldur	x1, [x29, #-32]
  4542d8:	ldur	x2, [x29, #-48]
  4542dc:	ldur	x3, [x29, #-40]
  4542e0:	ldur	w4, [x29, #-52]
  4542e4:	ldur	x8, [x29, #-16]
  4542e8:	ldr	w6, [x8]
  4542ec:	mov	x8, xzr
  4542f0:	mov	x5, x8
  4542f4:	bl	435234 <ASN1_generate_nconf@plt+0x16934>
  4542f8:	ldur	x8, [x29, #-24]
  4542fc:	str	x0, [x8]
  454300:	ldur	x8, [x29, #-24]
  454304:	ldr	x8, [x8]
  454308:	cbnz	x8, 454324 <ASN1_generate_nconf@plt+0x35a24>
  45430c:	ldr	x8, [sp, #88]
  454310:	ldr	x0, [x8]
  454314:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  454318:	add	x1, x1, #0x76e
  45431c:	bl	41a930 <BIO_puts@plt>
  454320:	b	454334 <ASN1_generate_nconf@plt+0x35a34>
  454324:	str	wzr, [sp, #108]
  454328:	b	454334 <ASN1_generate_nconf@plt+0x35a34>
  45432c:	mov	w8, #0x2                   	// #2
  454330:	str	w8, [sp, #108]
  454334:	ldur	x8, [x29, #-64]
  454338:	cbz	x8, 454374 <ASN1_generate_nconf@plt+0x35a74>
  45433c:	ldur	x0, [x29, #-32]
  454340:	ldr	x1, [sp, #80]
  454344:	mov	w2, #0x256                 	// #598
  454348:	bl	41b180 <CRYPTO_free@plt>
  45434c:	ldur	x0, [x29, #-48]
  454350:	ldr	x1, [sp, #80]
  454354:	mov	w2, #0x257                 	// #599
  454358:	bl	41b180 <CRYPTO_free@plt>
  45435c:	ldur	x0, [x29, #-40]
  454360:	ldr	x1, [sp, #80]
  454364:	mov	w2, #0x258                 	// #600
  454368:	bl	41b180 <CRYPTO_free@plt>
  45436c:	ldur	x0, [x29, #-64]
  454370:	bl	41cbf0 <X509_email_free@plt>
  454374:	ldur	x0, [x29, #-104]
  454378:	bl	419900 <OCSP_CERTID_free@plt>
  45437c:	ldur	x0, [x29, #-96]
  454380:	bl	41aea0 <OCSP_REQUEST_free@plt>
  454384:	ldur	x0, [x29, #-80]
  454388:	bl	41c6a0 <X509_STORE_CTX_free@plt>
  45438c:	ldr	w0, [sp, #108]
  454390:	ldp	x29, x30, [sp, #224]
  454394:	add	sp, sp, #0xf0
  454398:	ret
  45439c:	sub	sp, sp, #0x20
  4543a0:	stp	x29, x30, [sp, #16]
  4543a4:	add	x29, sp, #0x10
  4543a8:	str	x0, [sp, #8]
  4543ac:	str	w1, [sp, #4]
  4543b0:	ldr	x0, [sp, #8]
  4543b4:	ldr	w1, [sp, #4]
  4543b8:	bl	4195d0 <OPENSSL_sk_value@plt>
  4543bc:	ldp	x29, x30, [sp, #16]
  4543c0:	add	sp, sp, #0x20
  4543c4:	ret
  4543c8:	sub	sp, sp, #0x20
  4543cc:	stp	x29, x30, [sp, #16]
  4543d0:	add	x29, sp, #0x10
  4543d4:	str	x0, [sp, #8]
  4543d8:	ldr	x0, [sp, #8]
  4543dc:	bl	41df60 <OPENSSL_sk_num@plt>
  4543e0:	ldp	x29, x30, [sp, #16]
  4543e4:	add	sp, sp, #0x20
  4543e8:	ret
  4543ec:	sub	sp, sp, #0x20
  4543f0:	stp	x29, x30, [sp, #16]
  4543f4:	add	x29, sp, #0x10
  4543f8:	str	x0, [sp, #8]
  4543fc:	str	w1, [sp, #4]
  454400:	ldr	x0, [sp, #8]
  454404:	ldr	w1, [sp, #4]
  454408:	bl	4195d0 <OPENSSL_sk_value@plt>
  45440c:	ldp	x29, x30, [sp, #16]
  454410:	add	sp, sp, #0x20
  454414:	ret
  454418:	stp	x29, x30, [sp, #-32]!
  45441c:	str	x28, [sp, #16]
  454420:	mov	x29, sp
  454424:	sub	sp, sp, #0x2, lsl #12
  454428:	sub	sp, sp, #0xb0
  45442c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  454430:	add	x8, x8, #0xaf4
  454434:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  454438:	add	x9, x9, #0xae0
  45443c:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  454440:	add	x10, x10, #0xb30
  454444:	adrp	x11, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  454448:	add	x11, x11, #0x38
  45444c:	stur	x0, [x29, #-8]
  454450:	ldr	w12, [x8]
  454454:	str	x9, [sp, #104]
  454458:	str	x10, [sp, #96]
  45445c:	str	x11, [sp, #88]
  454460:	cbz	w12, 45446c <ASN1_generate_nconf@plt+0x35b6c>
  454464:	ldur	x0, [x29, #-8]
  454468:	bl	47516c <ASN1_generate_nconf@plt+0x5686c>
  45446c:	ldr	x8, [sp, #104]
  454470:	ldr	x0, [x8]
  454474:	ldur	x9, [x29, #-8]
  454478:	str	x0, [sp, #80]
  45447c:	mov	x0, x9
  454480:	bl	41a5d0 <SSL_get_session@plt>
  454484:	ldr	x8, [sp, #80]
  454488:	str	x0, [sp, #72]
  45448c:	mov	x0, x8
  454490:	ldr	x1, [sp, #72]
  454494:	bl	41b520 <PEM_write_bio_SSL_SESSION@plt>
  454498:	ldur	x8, [x29, #-8]
  45449c:	mov	x0, x8
  4544a0:	bl	41ce80 <SSL_get_peer_certificate@plt>
  4544a4:	stur	x0, [x29, #-24]
  4544a8:	ldur	x8, [x29, #-24]
  4544ac:	cbz	x8, 454500 <ASN1_generate_nconf@plt+0x35c00>
  4544b0:	ldr	x8, [sp, #104]
  4544b4:	ldr	x0, [x8]
  4544b8:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4544bc:	add	x1, x1, #0xb0c
  4544c0:	bl	4196e0 <BIO_printf@plt>
  4544c4:	ldr	x8, [sp, #104]
  4544c8:	ldr	x9, [x8]
  4544cc:	ldur	x1, [x29, #-24]
  4544d0:	mov	x0, x9
  4544d4:	bl	41ab30 <PEM_write_bio_X509@plt>
  4544d8:	ldr	x8, [sp, #104]
  4544dc:	ldr	x9, [x8]
  4544e0:	ldur	x1, [x29, #-24]
  4544e4:	mov	x0, x9
  4544e8:	bl	46abf4 <ASN1_generate_nconf@plt+0x4c2f4>
  4544ec:	ldur	x8, [x29, #-24]
  4544f0:	mov	x0, x8
  4544f4:	bl	41e1e0 <X509_free@plt>
  4544f8:	mov	x8, xzr
  4544fc:	stur	x8, [x29, #-24]
  454500:	ldur	x0, [x29, #-8]
  454504:	add	x1, sp, #0x98
  454508:	mov	w2, #0x2000                	// #8192
  45450c:	bl	419960 <SSL_get_shared_ciphers@plt>
  454510:	cbz	x0, 45452c <ASN1_generate_nconf@plt+0x35c2c>
  454514:	ldr	x8, [sp, #104]
  454518:	ldr	x0, [x8]
  45451c:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  454520:	add	x1, x1, #0xb20
  454524:	add	x2, sp, #0x98
  454528:	bl	4196e0 <BIO_printf@plt>
  45452c:	ldur	x0, [x29, #-8]
  454530:	bl	41a000 <SSL_get_current_cipher@plt>
  454534:	bl	41aff0 <SSL_CIPHER_get_name@plt>
  454538:	stur	x0, [x29, #-16]
  45453c:	ldr	x8, [sp, #104]
  454540:	ldr	x0, [x8]
  454544:	ldur	x1, [x29, #-8]
  454548:	bl	4730a0 <ASN1_generate_nconf@plt+0x547a0>
  45454c:	ldr	x8, [sp, #104]
  454550:	ldr	x9, [x8]
  454554:	ldur	x1, [x29, #-8]
  454558:	mov	x0, x9
  45455c:	bl	473638 <ASN1_generate_nconf@plt+0x54d38>
  454560:	ldr	x8, [sp, #104]
  454564:	ldr	x9, [x8]
  454568:	ldur	x1, [x29, #-8]
  45456c:	mov	x0, x9
  454570:	mov	w10, wzr
  454574:	mov	w2, w10
  454578:	bl	473790 <ASN1_generate_nconf@plt+0x54e90>
  45457c:	ldr	x8, [sp, #104]
  454580:	ldr	x9, [x8]
  454584:	ldur	x1, [x29, #-8]
  454588:	mov	x0, x9
  45458c:	bl	4760a4 <ASN1_generate_nconf@plt+0x577a4>
  454590:	ldr	x8, [sp, #104]
  454594:	ldr	x0, [x8]
  454598:	ldur	x9, [x29, #-16]
  45459c:	str	x0, [sp, #64]
  4545a0:	cbz	x9, 4545b0 <ASN1_generate_nconf@plt+0x35cb0>
  4545a4:	ldur	x8, [x29, #-16]
  4545a8:	str	x8, [sp, #56]
  4545ac:	b	4545bc <ASN1_generate_nconf@plt+0x35cbc>
  4545b0:	adrp	x8, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4545b4:	add	x8, x8, #0xb41
  4545b8:	str	x8, [sp, #56]
  4545bc:	ldr	x8, [sp, #56]
  4545c0:	ldr	x0, [sp, #64]
  4545c4:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4545c8:	add	x1, x1, #0xb33
  4545cc:	mov	x2, x8
  4545d0:	bl	4196e0 <BIO_printf@plt>
  4545d4:	ldur	x8, [x29, #-8]
  4545d8:	mov	x0, x8
  4545dc:	add	x1, sp, #0x90
  4545e0:	add	x2, sp, #0x8c
  4545e4:	bl	41ae40 <SSL_get0_next_proto_negotiated@plt>
  4545e8:	ldr	x8, [sp, #144]
  4545ec:	cbz	x8, 454634 <ASN1_generate_nconf@plt+0x35d34>
  4545f0:	ldr	x8, [sp, #104]
  4545f4:	ldr	x0, [x8]
  4545f8:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4545fc:	add	x1, x1, #0xb48
  454600:	bl	4196e0 <BIO_printf@plt>
  454604:	ldr	x8, [sp, #104]
  454608:	ldr	x9, [x8]
  45460c:	ldr	x1, [sp, #144]
  454610:	ldr	w2, [sp, #140]
  454614:	mov	x0, x9
  454618:	bl	41cb40 <BIO_write@plt>
  45461c:	ldr	x8, [sp, #104]
  454620:	ldr	x9, [x8]
  454624:	mov	x0, x9
  454628:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  45462c:	add	x1, x1, #0xec1
  454630:	bl	4196e0 <BIO_printf@plt>
  454634:	ldur	x0, [x29, #-8]
  454638:	bl	41cf00 <SSL_get_selected_srtp_profile@plt>
  45463c:	str	x0, [sp, #112]
  454640:	ldr	x8, [sp, #112]
  454644:	cbz	x8, 454664 <ASN1_generate_nconf@plt+0x35d64>
  454648:	ldr	x8, [sp, #104]
  45464c:	ldr	x0, [x8]
  454650:	ldr	x9, [sp, #112]
  454654:	ldr	x2, [x9]
  454658:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  45465c:	add	x1, x1, #0x125
  454660:	bl	4196e0 <BIO_printf@plt>
  454664:	ldur	x0, [x29, #-8]
  454668:	bl	41a7e0 <SSL_session_reused@plt>
  45466c:	cbz	w0, 454684 <ASN1_generate_nconf@plt+0x35d84>
  454670:	ldr	x8, [sp, #104]
  454674:	ldr	x0, [x8]
  454678:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  45467c:	add	x1, x1, #0xb56
  454680:	bl	4196e0 <BIO_printf@plt>
  454684:	ldr	x8, [sp, #104]
  454688:	ldr	x0, [x8]
  45468c:	ldur	x9, [x29, #-8]
  454690:	str	x0, [sp, #48]
  454694:	mov	x0, x9
  454698:	mov	w1, #0x4c                  	// #76
  45469c:	mov	x9, xzr
  4546a0:	mov	x2, x9
  4546a4:	mov	x3, x9
  4546a8:	bl	41da70 <SSL_ctrl@plt>
  4546ac:	adrp	x8, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  4546b0:	add	x8, x8, #0xc7
  4546b4:	adrp	x9, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4546b8:	add	x9, x9, #0xec2
  4546bc:	cmp	x0, #0x0
  4546c0:	csel	x2, x9, x8, ne  // ne = any
  4546c4:	ldr	x0, [sp, #48]
  4546c8:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  4546cc:	add	x1, x1, #0xa2
  4546d0:	bl	4196e0 <BIO_printf@plt>
  4546d4:	ldur	x8, [x29, #-8]
  4546d8:	mov	x0, x8
  4546dc:	bl	41b6f0 <SSL_get_options@plt>
  4546e0:	and	x8, x0, #0x40000000
  4546e4:	cbz	x8, 4546fc <ASN1_generate_nconf@plt+0x35dfc>
  4546e8:	ldr	x8, [sp, #104]
  4546ec:	ldr	x0, [x8]
  4546f0:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4546f4:	add	x1, x1, #0xb69
  4546f8:	bl	4196e0 <BIO_printf@plt>
  4546fc:	ldr	x8, [sp, #96]
  454700:	ldr	x9, [x8]
  454704:	cbz	x9, 454880 <ASN1_generate_nconf@plt+0x35f80>
  454708:	ldr	x8, [sp, #104]
  45470c:	ldr	x0, [x8]
  454710:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  454714:	add	x1, x1, #0x1b5
  454718:	bl	4196e0 <BIO_printf@plt>
  45471c:	ldr	x8, [sp, #104]
  454720:	ldr	x9, [x8]
  454724:	ldr	x10, [sp, #96]
  454728:	ldr	x2, [x10]
  45472c:	mov	x0, x9
  454730:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  454734:	add	x1, x1, #0x1d0
  454738:	bl	4196e0 <BIO_printf@plt>
  45473c:	ldr	x8, [sp, #104]
  454740:	ldr	x9, [x8]
  454744:	ldr	x10, [sp, #88]
  454748:	ldr	w2, [x10]
  45474c:	mov	x0, x9
  454750:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  454754:	add	x1, x1, #0x1e1
  454758:	bl	4196e0 <BIO_printf@plt>
  45475c:	ldr	x8, [sp, #88]
  454760:	ldr	w11, [x8]
  454764:	mov	w0, w11
  454768:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  45476c:	add	x1, x1, #0x1f7
  454770:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  454774:	str	x0, [sp, #128]
  454778:	ldur	x0, [x29, #-8]
  45477c:	ldr	x1, [sp, #128]
  454780:	ldr	x8, [sp, #88]
  454784:	ldrsw	x2, [x8]
  454788:	ldr	x9, [sp, #96]
  45478c:	ldr	x3, [x9]
  454790:	ldr	x10, [x9]
  454794:	str	x0, [sp, #40]
  454798:	mov	x0, x10
  45479c:	str	x1, [sp, #32]
  4547a0:	str	x2, [sp, #24]
  4547a4:	str	x3, [sp, #16]
  4547a8:	bl	41e3c0 <strlen@plt>
  4547ac:	ldr	x8, [sp, #40]
  4547b0:	str	x0, [sp, #8]
  4547b4:	mov	x0, x8
  4547b8:	ldr	x1, [sp, #32]
  4547bc:	ldr	x2, [sp, #24]
  4547c0:	ldr	x3, [sp, #16]
  4547c4:	ldr	x4, [sp, #8]
  4547c8:	mov	x9, xzr
  4547cc:	mov	x5, x9
  4547d0:	mov	x6, x9
  4547d4:	mov	w11, wzr
  4547d8:	mov	w7, w11
  4547dc:	bl	41bf30 <SSL_export_keying_material@plt>
  4547e0:	cbnz	w0, 4547fc <ASN1_generate_nconf@plt+0x35efc>
  4547e4:	ldr	x8, [sp, #104]
  4547e8:	ldr	x0, [x8]
  4547ec:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  4547f0:	add	x1, x1, #0x202
  4547f4:	bl	4196e0 <BIO_printf@plt>
  4547f8:	b	45486c <ASN1_generate_nconf@plt+0x35f6c>
  4547fc:	ldr	x8, [sp, #104]
  454800:	ldr	x0, [x8]
  454804:	adrp	x1, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  454808:	add	x1, x1, #0x20d
  45480c:	bl	4196e0 <BIO_printf@plt>
  454810:	str	wzr, [sp, #124]
  454814:	ldr	w8, [sp, #124]
  454818:	ldr	x9, [sp, #88]
  45481c:	ldr	w10, [x9]
  454820:	cmp	w8, w10
  454824:	b.ge	454858 <ASN1_generate_nconf@plt+0x35f58>  // b.tcont
  454828:	ldr	x8, [sp, #104]
  45482c:	ldr	x0, [x8]
  454830:	ldr	x9, [sp, #128]
  454834:	ldrsw	x10, [sp, #124]
  454838:	ldrb	w2, [x9, x10]
  45483c:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  454840:	add	x1, x1, #0x409
  454844:	bl	4196e0 <BIO_printf@plt>
  454848:	ldr	w8, [sp, #124]
  45484c:	add	w8, w8, #0x1
  454850:	str	w8, [sp, #124]
  454854:	b	454814 <ASN1_generate_nconf@plt+0x35f14>
  454858:	ldr	x8, [sp, #104]
  45485c:	ldr	x0, [x8]
  454860:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  454864:	add	x1, x1, #0xec1
  454868:	bl	4196e0 <BIO_printf@plt>
  45486c:	ldr	x0, [sp, #128]
  454870:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  454874:	add	x1, x1, #0xaa
  454878:	mov	w2, #0xb6f                 	// #2927
  45487c:	bl	41b180 <CRYPTO_free@plt>
  454880:	ldr	x8, [sp, #104]
  454884:	ldr	x0, [x8]
  454888:	mov	w1, #0xb                   	// #11
  45488c:	mov	x9, xzr
  454890:	mov	x2, x9
  454894:	mov	x3, x9
  454898:	bl	41de30 <BIO_ctrl@plt>
  45489c:	add	sp, sp, #0x2, lsl #12
  4548a0:	add	sp, sp, #0xb0
  4548a4:	ldr	x28, [sp, #16]
  4548a8:	ldp	x29, x30, [sp], #32
  4548ac:	ret
  4548b0:	sub	sp, sp, #0x20
  4548b4:	stp	x29, x30, [sp, #16]
  4548b8:	add	x29, sp, #0x10
  4548bc:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4548c0:	add	x8, x8, #0xc0
  4548c4:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4548c8:	add	x1, x1, #0xb84
  4548cc:	adrp	x9, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  4548d0:	add	x9, x9, #0x3c
  4548d4:	ldr	x0, [x8]
  4548d8:	str	x9, [sp, #8]
  4548dc:	bl	4196e0 <BIO_printf@plt>
  4548e0:	ldr	x8, [sp, #8]
  4548e4:	ldr	w10, [x8]
  4548e8:	cmp	w10, #0x0
  4548ec:	cset	w10, lt  // lt = tstop
  4548f0:	tbnz	w10, #0, 454904 <ASN1_generate_nconf@plt+0x36004>
  4548f4:	adrp	x8, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  4548f8:	add	x8, x8, #0x3c
  4548fc:	ldr	w0, [x8]
  454900:	bl	41bff0 <BIO_closesocket@plt>
  454904:	ldp	x29, x30, [sp, #16]
  454908:	add	sp, sp, #0x20
  45490c:	ret
  454910:	sub	sp, sp, #0x90
  454914:	stp	x29, x30, [sp, #128]
  454918:	add	x29, sp, #0x80
  45491c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  454920:	add	x8, x8, #0xb20
  454924:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  454928:	add	x9, x9, #0xb24
  45492c:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  454930:	add	x10, x10, #0xae0
  454934:	adrp	x11, 4b1000 <stdin@@GLIBC_2.17+0x10>
  454938:	add	x11, x11, #0xb48
  45493c:	adrp	x12, 4b1000 <stdin@@GLIBC_2.17+0x10>
  454940:	add	x12, x12, #0xc0
  454944:	stur	x0, [x29, #-16]
  454948:	stur	wzr, [x29, #-36]
  45494c:	ldr	w13, [x8]
  454950:	str	x8, [sp, #56]
  454954:	str	x9, [sp, #48]
  454958:	str	x10, [sp, #40]
  45495c:	str	x11, [sp, #32]
  454960:	str	x12, [sp, #24]
  454964:	cbnz	w13, 454974 <ASN1_generate_nconf@plt+0x36074>
  454968:	ldr	x8, [sp, #48]
  45496c:	ldr	w9, [x8]
  454970:	cbz	w9, 454abc <ASN1_generate_nconf@plt+0x361bc>
  454974:	mov	x8, xzr
  454978:	stur	x8, [x29, #-48]
  45497c:	ldr	x8, [sp, #56]
  454980:	ldr	w9, [x8]
  454984:	cbz	w9, 4549c4 <ASN1_generate_nconf@plt+0x360c4>
  454988:	bl	41b670 <BIO_ADDR_new@plt>
  45498c:	stur	x0, [x29, #-48]
  454990:	cbnz	x0, 4549b0 <ASN1_generate_nconf@plt+0x360b0>
  454994:	ldr	x8, [sp, #24]
  454998:	ldr	x0, [x8]
  45499c:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4549a0:	add	x1, x1, #0xb9c
  4549a4:	bl	4196e0 <BIO_printf@plt>
  4549a8:	stur	wzr, [x29, #-4]
  4549ac:	b	454d00 <ASN1_generate_nconf@plt+0x36400>
  4549b0:	ldur	x0, [x29, #-16]
  4549b4:	ldur	x1, [x29, #-48]
  4549b8:	bl	41c320 <DTLSv1_listen@plt>
  4549bc:	stur	w0, [x29, #-20]
  4549c0:	b	4549d0 <ASN1_generate_nconf@plt+0x360d0>
  4549c4:	ldur	x0, [x29, #-16]
  4549c8:	bl	41bd00 <SSL_stateless@plt>
  4549cc:	stur	w0, [x29, #-20]
  4549d0:	ldur	w8, [x29, #-20]
  4549d4:	cmp	w8, #0x0
  4549d8:	cset	w8, le
  4549dc:	tbnz	w8, #0, 454ab0 <ASN1_generate_nconf@plt+0x361b0>
  4549e0:	mov	w8, #0xffffffff            	// #-1
  4549e4:	stur	w8, [x29, #-60]
  4549e8:	ldr	x9, [sp, #56]
  4549ec:	ldr	w8, [x9]
  4549f0:	cbz	w8, 454a98 <ASN1_generate_nconf@plt+0x36198>
  4549f4:	ldur	x0, [x29, #-16]
  4549f8:	bl	41c120 <SSL_get_wbio@plt>
  4549fc:	stur	x0, [x29, #-56]
  454a00:	ldur	x8, [x29, #-56]
  454a04:	cbz	x8, 454a20 <ASN1_generate_nconf@plt+0x36120>
  454a08:	ldur	x0, [x29, #-56]
  454a0c:	mov	w1, #0x69                  	// #105
  454a10:	mov	x8, xzr
  454a14:	mov	x2, x8
  454a18:	sub	x3, x29, #0x3c
  454a1c:	bl	41de30 <BIO_ctrl@plt>
  454a20:	ldur	x8, [x29, #-56]
  454a24:	cbz	x8, 454a40 <ASN1_generate_nconf@plt+0x36140>
  454a28:	ldur	w0, [x29, #-60]
  454a2c:	ldur	x1, [x29, #-48]
  454a30:	mov	w8, wzr
  454a34:	mov	w2, w8
  454a38:	bl	419d90 <BIO_connect@plt>
  454a3c:	cbnz	w0, 454a68 <ASN1_generate_nconf@plt+0x36168>
  454a40:	ldr	x8, [sp, #24]
  454a44:	ldr	x0, [x8]
  454a48:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  454a4c:	add	x1, x1, #0xbac
  454a50:	bl	4196e0 <BIO_printf@plt>
  454a54:	ldur	x8, [x29, #-48]
  454a58:	mov	x0, x8
  454a5c:	bl	419cc0 <BIO_ADDR_free@plt>
  454a60:	stur	wzr, [x29, #-4]
  454a64:	b	454d00 <ASN1_generate_nconf@plt+0x36400>
  454a68:	ldur	x0, [x29, #-56]
  454a6c:	ldur	x3, [x29, #-48]
  454a70:	mov	w1, #0x20                  	// #32
  454a74:	mov	x8, xzr
  454a78:	mov	x2, x8
  454a7c:	bl	41de30 <BIO_ctrl@plt>
  454a80:	ldur	x8, [x29, #-48]
  454a84:	mov	x0, x8
  454a88:	bl	419cc0 <BIO_ADDR_free@plt>
  454a8c:	ldr	x8, [sp, #56]
  454a90:	str	wzr, [x8]
  454a94:	b	454aa0 <ASN1_generate_nconf@plt+0x361a0>
  454a98:	ldr	x8, [sp, #48]
  454a9c:	str	wzr, [x8]
  454aa0:	ldur	x0, [x29, #-16]
  454aa4:	bl	41e5c0 <SSL_accept@plt>
  454aa8:	stur	w0, [x29, #-20]
  454aac:	b	454ab8 <ASN1_generate_nconf@plt+0x361b8>
  454ab0:	ldur	x0, [x29, #-48]
  454ab4:	bl	419cc0 <BIO_ADDR_free@plt>
  454ab8:	b	454c0c <ASN1_generate_nconf@plt+0x3630c>
  454abc:	ldur	x0, [x29, #-16]
  454ac0:	bl	41e5c0 <SSL_accept@plt>
  454ac4:	stur	w0, [x29, #-20]
  454ac8:	ldur	w8, [x29, #-20]
  454acc:	cmp	w8, #0x0
  454ad0:	cset	w8, gt
  454ad4:	tbnz	w8, #0, 454ae8 <ASN1_generate_nconf@plt+0x361e8>
  454ad8:	ldur	x0, [x29, #-16]
  454adc:	ldur	w1, [x29, #-20]
  454ae0:	bl	454d10 <ASN1_generate_nconf@plt+0x36410>
  454ae4:	stur	w0, [x29, #-36]
  454ae8:	ldur	w8, [x29, #-20]
  454aec:	cmp	w8, #0x0
  454af0:	cset	w8, gt
  454af4:	mov	w9, #0x0                   	// #0
  454af8:	str	w9, [sp, #20]
  454afc:	tbnz	w8, #0, 454b18 <ASN1_generate_nconf@plt+0x36218>
  454b00:	ldur	x0, [x29, #-16]
  454b04:	ldur	w1, [x29, #-20]
  454b08:	bl	41e360 <SSL_get_error@plt>
  454b0c:	cmp	w0, #0x4
  454b10:	cset	w8, eq  // eq = none
  454b14:	str	w8, [sp, #20]
  454b18:	ldr	w8, [sp, #20]
  454b1c:	tbnz	w8, #0, 454b24 <ASN1_generate_nconf@plt+0x36224>
  454b20:	b	454bd8 <ASN1_generate_nconf@plt+0x362d8>
  454b24:	ldr	x8, [sp, #40]
  454b28:	ldr	x0, [x8]
  454b2c:	ldr	x9, [sp, #32]
  454b30:	ldr	x2, [x9]
  454b34:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  454b38:	add	x1, x1, #0xbc7
  454b3c:	bl	4196e0 <BIO_printf@plt>
  454b40:	ldr	x8, [sp, #32]
  454b44:	ldr	x9, [x8, #16]
  454b48:	mov	x0, x9
  454b4c:	bl	419c30 <SRP_user_pwd_free@plt>
  454b50:	ldr	x8, [sp, #32]
  454b54:	ldr	x0, [x8, #8]
  454b58:	ldr	x1, [x8]
  454b5c:	bl	41a4b0 <SRP_VBASE_get1_by_user@plt>
  454b60:	ldr	x8, [sp, #32]
  454b64:	str	x0, [x8, #16]
  454b68:	ldr	x9, [x8, #16]
  454b6c:	cbz	x9, 454b94 <ASN1_generate_nconf@plt+0x36294>
  454b70:	ldr	x8, [sp, #40]
  454b74:	ldr	x0, [x8]
  454b78:	ldr	x9, [sp, #32]
  454b7c:	ldr	x10, [x9, #16]
  454b80:	ldr	x2, [x10, #40]
  454b84:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  454b88:	add	x1, x1, #0xa5b
  454b8c:	bl	4196e0 <BIO_printf@plt>
  454b90:	b	454ba8 <ASN1_generate_nconf@plt+0x362a8>
  454b94:	ldr	x8, [sp, #40]
  454b98:	ldr	x0, [x8]
  454b9c:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  454ba0:	add	x1, x1, #0xa6b
  454ba4:	bl	4196e0 <BIO_printf@plt>
  454ba8:	ldur	x0, [x29, #-16]
  454bac:	bl	41e5c0 <SSL_accept@plt>
  454bb0:	stur	w0, [x29, #-20]
  454bb4:	ldur	w8, [x29, #-20]
  454bb8:	cmp	w8, #0x0
  454bbc:	cset	w8, gt
  454bc0:	tbnz	w8, #0, 454bd4 <ASN1_generate_nconf@plt+0x362d4>
  454bc4:	ldur	x0, [x29, #-16]
  454bc8:	ldur	w1, [x29, #-20]
  454bcc:	bl	454d10 <ASN1_generate_nconf@plt+0x36410>
  454bd0:	stur	w0, [x29, #-36]
  454bd4:	b	454ae8 <ASN1_generate_nconf@plt+0x361e8>
  454bd8:	ldur	w8, [x29, #-20]
  454bdc:	cmp	w8, #0x0
  454be0:	cset	w8, ge  // ge = tcont
  454be4:	mov	w9, #0x0                   	// #0
  454be8:	str	w9, [sp, #16]
  454bec:	tbnz	w8, #0, 454c04 <ASN1_generate_nconf@plt+0x36304>
  454bf0:	ldur	x0, [x29, #-16]
  454bf4:	bl	41ddb0 <SSL_waiting_for_async@plt>
  454bf8:	cmp	w0, #0x0
  454bfc:	cset	w8, ne  // ne = any
  454c00:	str	w8, [sp, #16]
  454c04:	ldr	w8, [sp, #16]
  454c08:	tbnz	w8, #0, 454abc <ASN1_generate_nconf@plt+0x361bc>
  454c0c:	ldur	w8, [x29, #-20]
  454c10:	cmp	w8, #0x0
  454c14:	cset	w8, gt
  454c18:	tbnz	w8, #0, 454cf0 <ASN1_generate_nconf@plt+0x363f0>
  454c1c:	ldr	x8, [sp, #56]
  454c20:	ldr	w9, [x8]
  454c24:	cbnz	w9, 454c34 <ASN1_generate_nconf@plt+0x36334>
  454c28:	ldr	x8, [sp, #48]
  454c2c:	ldr	w9, [x8]
  454c30:	cbz	w9, 454c3c <ASN1_generate_nconf@plt+0x3633c>
  454c34:	ldur	w8, [x29, #-20]
  454c38:	cbz	w8, 454c5c <ASN1_generate_nconf@plt+0x3635c>
  454c3c:	ldr	x8, [sp, #56]
  454c40:	ldr	w9, [x8]
  454c44:	cbnz	w9, 454c7c <ASN1_generate_nconf@plt+0x3637c>
  454c48:	ldr	x8, [sp, #48]
  454c4c:	ldr	w9, [x8]
  454c50:	cbnz	w9, 454c7c <ASN1_generate_nconf@plt+0x3637c>
  454c54:	ldur	w8, [x29, #-36]
  454c58:	cbz	w8, 454c7c <ASN1_generate_nconf@plt+0x3637c>
  454c5c:	ldr	x8, [sp, #40]
  454c60:	ldr	x0, [x8]
  454c64:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  454c68:	add	x1, x1, #0xbe0
  454c6c:	bl	4196e0 <BIO_printf@plt>
  454c70:	mov	w9, #0x1                   	// #1
  454c74:	stur	w9, [x29, #-4]
  454c78:	b	454d00 <ASN1_generate_nconf@plt+0x36400>
  454c7c:	ldr	x8, [sp, #24]
  454c80:	ldr	x0, [x8]
  454c84:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  454c88:	add	x1, x1, #0xaa4
  454c8c:	bl	4196e0 <BIO_printf@plt>
  454c90:	ldur	x8, [x29, #-16]
  454c94:	mov	x0, x8
  454c98:	bl	41cf60 <SSL_get_verify_result@plt>
  454c9c:	stur	x0, [x29, #-32]
  454ca0:	ldur	x8, [x29, #-32]
  454ca4:	cbz	x8, 454cdc <ASN1_generate_nconf@plt+0x363dc>
  454ca8:	ldr	x8, [sp, #24]
  454cac:	ldr	x0, [x8]
  454cb0:	ldur	x9, [x29, #-32]
  454cb4:	str	x0, [sp, #8]
  454cb8:	mov	x0, x9
  454cbc:	bl	41d590 <X509_verify_cert_error_string@plt>
  454cc0:	ldr	x8, [sp, #8]
  454cc4:	str	x0, [sp]
  454cc8:	mov	x0, x8
  454ccc:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  454cd0:	add	x1, x1, #0xbe7
  454cd4:	ldr	x2, [sp]
  454cd8:	bl	4196e0 <BIO_printf@plt>
  454cdc:	ldr	x8, [sp, #24]
  454ce0:	ldr	x0, [x8]
  454ce4:	bl	41e780 <ERR_print_errors@plt>
  454ce8:	stur	wzr, [x29, #-4]
  454cec:	b	454d00 <ASN1_generate_nconf@plt+0x36400>
  454cf0:	ldur	x0, [x29, #-16]
  454cf4:	bl	454418 <ASN1_generate_nconf@plt+0x35b18>
  454cf8:	mov	w8, #0x1                   	// #1
  454cfc:	stur	w8, [x29, #-4]
  454d00:	ldur	w0, [x29, #-4]
  454d04:	ldp	x29, x30, [sp, #128]
  454d08:	add	sp, sp, #0x90
  454d0c:	ret
  454d10:	sub	sp, sp, #0x30
  454d14:	stp	x29, x30, [sp, #32]
  454d18:	add	x29, sp, #0x20
  454d1c:	stur	x0, [x29, #-8]
  454d20:	stur	w1, [x29, #-12]
  454d24:	ldur	x0, [x29, #-8]
  454d28:	ldur	w1, [x29, #-12]
  454d2c:	bl	41e360 <SSL_get_error@plt>
  454d30:	str	w0, [sp, #16]
  454d34:	ldr	w8, [sp, #16]
  454d38:	mov	w9, #0x0                   	// #0
  454d3c:	cmp	w8, #0x1
  454d40:	str	w9, [sp, #12]
  454d44:	b.eq	454d6c <ASN1_generate_nconf@plt+0x3646c>  // b.none
  454d48:	ldr	w8, [sp, #16]
  454d4c:	mov	w9, #0x0                   	// #0
  454d50:	cmp	w8, #0x5
  454d54:	str	w9, [sp, #12]
  454d58:	b.eq	454d6c <ASN1_generate_nconf@plt+0x3646c>  // b.none
  454d5c:	ldr	w8, [sp, #16]
  454d60:	cmp	w8, #0x6
  454d64:	cset	w8, ne  // ne = any
  454d68:	str	w8, [sp, #12]
  454d6c:	ldr	w8, [sp, #12]
  454d70:	and	w0, w8, #0x1
  454d74:	ldp	x29, x30, [sp, #32]
  454d78:	add	sp, sp, #0x30
  454d7c:	ret
  454d80:	sub	sp, sp, #0x20
  454d84:	stp	x29, x30, [sp, #16]
  454d88:	add	x29, sp, #0x10
  454d8c:	str	x0, [sp, #8]
  454d90:	ldr	x0, [sp, #8]
  454d94:	bl	41df60 <OPENSSL_sk_num@plt>
  454d98:	ldp	x29, x30, [sp, #16]
  454d9c:	add	sp, sp, #0x20
  454da0:	ret
  454da4:	sub	sp, sp, #0x20
  454da8:	stp	x29, x30, [sp, #16]
  454dac:	add	x29, sp, #0x10
  454db0:	str	x0, [sp, #8]
  454db4:	str	w1, [sp, #4]
  454db8:	ldr	x0, [sp, #8]
  454dbc:	ldr	w1, [sp, #4]
  454dc0:	bl	4195d0 <OPENSSL_sk_value@plt>
  454dc4:	ldp	x29, x30, [sp, #16]
  454dc8:	add	sp, sp, #0x20
  454dcc:	ret
  454dd0:	sub	sp, sp, #0x50
  454dd4:	stp	x29, x30, [sp, #64]
  454dd8:	add	x29, sp, #0x40
  454ddc:	mov	w8, #0x28                  	// #40
  454de0:	adrp	x9, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  454de4:	add	x9, x9, #0xece
  454de8:	mov	x10, xzr
  454dec:	adrp	x11, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  454df0:	add	x11, x11, #0xaa
  454df4:	adrp	x12, 4b1000 <stdin@@GLIBC_2.17+0x10>
  454df8:	add	x12, x12, #0xc0
  454dfc:	stur	x0, [x29, #-16]
  454e00:	stur	x1, [x29, #-24]
  454e04:	mov	w0, w8
  454e08:	mov	x1, x9
  454e0c:	str	x10, [sp, #16]
  454e10:	str	x11, [sp, #8]
  454e14:	str	x12, [sp]
  454e18:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  454e1c:	str	x0, [sp, #32]
  454e20:	ldur	x0, [x29, #-24]
  454e24:	ldr	x9, [sp, #32]
  454e28:	add	x1, x9, #0x8
  454e2c:	bl	41ddd0 <SSL_SESSION_get_id@plt>
  454e30:	ldur	x9, [x29, #-24]
  454e34:	mov	x0, x9
  454e38:	ldr	x1, [sp, #16]
  454e3c:	bl	41e030 <i2d_SSL_SESSION@plt>
  454e40:	ldr	x9, [sp, #32]
  454e44:	str	w0, [x9, #24]
  454e48:	ldr	x9, [sp, #32]
  454e4c:	ldr	w8, [x9, #24]
  454e50:	cmp	w8, #0x0
  454e54:	cset	w8, ge  // ge = tcont
  454e58:	tbnz	w8, #0, 454e8c <ASN1_generate_nconf@plt+0x3658c>
  454e5c:	ldr	x8, [sp]
  454e60:	ldr	x0, [x8]
  454e64:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  454e68:	add	x1, x1, #0xeda
  454e6c:	bl	4196e0 <BIO_printf@plt>
  454e70:	ldr	x8, [sp, #32]
  454e74:	mov	x0, x8
  454e78:	ldr	x1, [sp, #8]
  454e7c:	mov	w2, #0xdd6                 	// #3542
  454e80:	bl	41b180 <CRYPTO_free@plt>
  454e84:	stur	wzr, [x29, #-4]
  454e88:	b	454ff0 <ASN1_generate_nconf@plt+0x366f0>
  454e8c:	ldur	x0, [x29, #-24]
  454e90:	mov	x8, xzr
  454e94:	mov	x1, x8
  454e98:	bl	41ddd0 <SSL_SESSION_get_id@plt>
  454e9c:	ldr	x8, [sp, #32]
  454ea0:	ldr	w9, [x8, #8]
  454ea4:	mov	w1, w9
  454ea8:	ldr	x2, [sp, #8]
  454eac:	mov	w3, #0xdda                 	// #3546
  454eb0:	bl	419cf0 <CRYPTO_memdup@plt>
  454eb4:	ldr	x8, [sp, #32]
  454eb8:	str	x0, [x8]
  454ebc:	ldr	x8, [sp, #32]
  454ec0:	ldr	w0, [x8, #24]
  454ec4:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  454ec8:	add	x1, x1, #0xef2
  454ecc:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  454ed0:	ldr	x8, [sp, #32]
  454ed4:	str	x0, [x8, #16]
  454ed8:	ldr	x8, [sp, #32]
  454edc:	ldr	x8, [x8]
  454ee0:	cbnz	x8, 454f3c <ASN1_generate_nconf@plt+0x3663c>
  454ee4:	ldr	x8, [sp]
  454ee8:	ldr	x0, [x8]
  454eec:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  454ef0:	add	x1, x1, #0xf05
  454ef4:	bl	4196e0 <BIO_printf@plt>
  454ef8:	ldr	x8, [sp, #32]
  454efc:	ldr	x8, [x8]
  454f00:	mov	x0, x8
  454f04:	ldr	x1, [sp, #8]
  454f08:	mov	w2, #0xdde                 	// #3550
  454f0c:	bl	41b180 <CRYPTO_free@plt>
  454f10:	ldr	x8, [sp, #32]
  454f14:	ldr	x0, [x8, #16]
  454f18:	ldr	x1, [sp, #8]
  454f1c:	mov	w2, #0xddf                 	// #3551
  454f20:	bl	41b180 <CRYPTO_free@plt>
  454f24:	ldr	x0, [sp, #32]
  454f28:	ldr	x1, [sp, #8]
  454f2c:	mov	w2, #0xde0                 	// #3552
  454f30:	bl	41b180 <CRYPTO_free@plt>
  454f34:	stur	wzr, [x29, #-4]
  454f38:	b	454ff0 <ASN1_generate_nconf@plt+0x366f0>
  454f3c:	ldr	x8, [sp, #32]
  454f40:	ldr	x8, [x8, #16]
  454f44:	add	x1, sp, #0x18
  454f48:	str	x8, [sp, #24]
  454f4c:	ldur	x0, [x29, #-24]
  454f50:	bl	41e030 <i2d_SSL_SESSION@plt>
  454f54:	ldr	x8, [sp, #32]
  454f58:	ldr	w9, [x8, #24]
  454f5c:	cmp	w0, w9
  454f60:	b.eq	454fbc <ASN1_generate_nconf@plt+0x366bc>  // b.none
  454f64:	ldr	x8, [sp]
  454f68:	ldr	x0, [x8]
  454f6c:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  454f70:	add	x1, x1, #0xf2d
  454f74:	bl	4196e0 <BIO_printf@plt>
  454f78:	ldr	x8, [sp, #32]
  454f7c:	ldr	x8, [x8]
  454f80:	mov	x0, x8
  454f84:	ldr	x1, [sp, #8]
  454f88:	mov	w2, #0xde8                 	// #3560
  454f8c:	bl	41b180 <CRYPTO_free@plt>
  454f90:	ldr	x8, [sp, #32]
  454f94:	ldr	x0, [x8, #16]
  454f98:	ldr	x1, [sp, #8]
  454f9c:	mov	w2, #0xde9                 	// #3561
  454fa0:	bl	41b180 <CRYPTO_free@plt>
  454fa4:	ldr	x0, [sp, #32]
  454fa8:	ldr	x1, [sp, #8]
  454fac:	mov	w2, #0xdea                 	// #3562
  454fb0:	bl	41b180 <CRYPTO_free@plt>
  454fb4:	stur	wzr, [x29, #-4]
  454fb8:	b	454ff0 <ASN1_generate_nconf@plt+0x366f0>
  454fbc:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  454fc0:	add	x8, x8, #0xb60
  454fc4:	ldr	x9, [x8]
  454fc8:	ldr	x10, [sp, #32]
  454fcc:	str	x9, [x10, #32]
  454fd0:	ldr	x9, [sp, #32]
  454fd4:	str	x9, [x8]
  454fd8:	ldr	x8, [sp]
  454fdc:	ldr	x0, [x8]
  454fe0:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  454fe4:	add	x1, x1, #0xf51
  454fe8:	bl	4196e0 <BIO_printf@plt>
  454fec:	stur	wzr, [x29, #-4]
  454ff0:	ldur	w0, [x29, #-4]
  454ff4:	ldp	x29, x30, [sp, #64]
  454ff8:	add	sp, sp, #0x50
  454ffc:	ret
  455000:	sub	sp, sp, #0x50
  455004:	stp	x29, x30, [sp, #64]
  455008:	add	x29, sp, #0x40
  45500c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  455010:	add	x8, x8, #0xb60
  455014:	stur	x0, [x29, #-16]
  455018:	stur	x1, [x29, #-24]
  45501c:	stur	w2, [x29, #-28]
  455020:	str	x3, [sp, #24]
  455024:	ldr	x9, [sp, #24]
  455028:	str	wzr, [x9]
  45502c:	ldr	x8, [x8]
  455030:	str	x8, [sp, #16]
  455034:	ldr	x8, [sp, #16]
  455038:	cbz	x8, 4550c8 <ASN1_generate_nconf@plt+0x367c8>
  45503c:	ldur	w8, [x29, #-28]
  455040:	ldr	x9, [sp, #16]
  455044:	ldr	w10, [x9, #8]
  455048:	cmp	w8, w10
  45504c:	b.ne	4550b8 <ASN1_generate_nconf@plt+0x367b8>  // b.any
  455050:	ldr	x8, [sp, #16]
  455054:	ldr	x0, [x8]
  455058:	ldur	x1, [x29, #-24]
  45505c:	ldursw	x2, [x29, #-28]
  455060:	bl	41c840 <memcmp@plt>
  455064:	cbnz	w0, 4550b8 <ASN1_generate_nconf@plt+0x367b8>
  455068:	ldr	x8, [sp, #16]
  45506c:	ldr	x8, [x8, #16]
  455070:	add	x1, sp, #0x8
  455074:	str	x8, [sp, #8]
  455078:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45507c:	add	x8, x8, #0xc0
  455080:	ldr	x0, [x8]
  455084:	adrp	x8, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  455088:	add	x8, x8, #0xf76
  45508c:	str	x1, [sp]
  455090:	mov	x1, x8
  455094:	bl	4196e0 <BIO_printf@plt>
  455098:	ldr	x8, [sp, #16]
  45509c:	ldrsw	x2, [x8, #24]
  4550a0:	mov	x8, xzr
  4550a4:	mov	x0, x8
  4550a8:	ldr	x1, [sp]
  4550ac:	bl	41c060 <d2i_SSL_SESSION@plt>
  4550b0:	stur	x0, [x29, #-8]
  4550b4:	b	4550e8 <ASN1_generate_nconf@plt+0x367e8>
  4550b8:	ldr	x8, [sp, #16]
  4550bc:	ldr	x8, [x8, #32]
  4550c0:	str	x8, [sp, #16]
  4550c4:	b	455034 <ASN1_generate_nconf@plt+0x36734>
  4550c8:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4550cc:	add	x8, x8, #0xc0
  4550d0:	ldr	x0, [x8]
  4550d4:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  4550d8:	add	x1, x1, #0xf91
  4550dc:	bl	4196e0 <BIO_printf@plt>
  4550e0:	mov	x8, xzr
  4550e4:	stur	x8, [x29, #-8]
  4550e8:	ldur	x0, [x29, #-8]
  4550ec:	ldp	x29, x30, [sp, #64]
  4550f0:	add	sp, sp, #0x50
  4550f4:	ret
  4550f8:	sub	sp, sp, #0x50
  4550fc:	stp	x29, x30, [sp, #64]
  455100:	add	x29, sp, #0x40
  455104:	mov	x8, xzr
  455108:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45510c:	add	x9, x9, #0xb60
  455110:	adrp	x10, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  455114:	add	x10, x10, #0xaa
  455118:	add	x11, sp, #0x14
  45511c:	stur	x0, [x29, #-8]
  455120:	stur	x1, [x29, #-16]
  455124:	str	x8, [sp, #32]
  455128:	ldur	x0, [x29, #-16]
  45512c:	mov	x1, x11
  455130:	str	x9, [sp, #8]
  455134:	str	x10, [sp]
  455138:	bl	41ddd0 <SSL_SESSION_get_id@plt>
  45513c:	str	x0, [sp, #24]
  455140:	ldr	x8, [sp, #8]
  455144:	ldr	x9, [x8]
  455148:	stur	x9, [x29, #-24]
  45514c:	ldur	x8, [x29, #-24]
  455150:	cbz	x8, 455208 <ASN1_generate_nconf@plt+0x36908>
  455154:	ldr	w8, [sp, #20]
  455158:	ldur	x9, [x29, #-24]
  45515c:	ldr	w10, [x9, #8]
  455160:	cmp	w8, w10
  455164:	b.ne	4551f0 <ASN1_generate_nconf@plt+0x368f0>  // b.any
  455168:	ldur	x8, [x29, #-24]
  45516c:	ldr	x0, [x8]
  455170:	ldr	x1, [sp, #24]
  455174:	ldr	w9, [sp, #20]
  455178:	mov	w2, w9
  45517c:	bl	41c840 <memcmp@plt>
  455180:	cbnz	w0, 4551f0 <ASN1_generate_nconf@plt+0x368f0>
  455184:	ldr	x8, [sp, #32]
  455188:	cbz	x8, 4551a0 <ASN1_generate_nconf@plt+0x368a0>
  45518c:	ldur	x8, [x29, #-24]
  455190:	ldr	x8, [x8, #32]
  455194:	ldr	x9, [sp, #32]
  455198:	str	x8, [x9, #32]
  45519c:	b	4551b4 <ASN1_generate_nconf@plt+0x368b4>
  4551a0:	ldur	x8, [x29, #-24]
  4551a4:	ldr	x8, [x8, #32]
  4551a8:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4551ac:	add	x9, x9, #0xb60
  4551b0:	str	x8, [x9]
  4551b4:	ldur	x8, [x29, #-24]
  4551b8:	ldr	x0, [x8]
  4551bc:	ldr	x1, [sp]
  4551c0:	mov	w2, #0xe10                 	// #3600
  4551c4:	bl	41b180 <CRYPTO_free@plt>
  4551c8:	ldur	x8, [x29, #-24]
  4551cc:	ldr	x0, [x8, #16]
  4551d0:	ldr	x1, [sp]
  4551d4:	mov	w2, #0xe11                 	// #3601
  4551d8:	bl	41b180 <CRYPTO_free@plt>
  4551dc:	ldur	x0, [x29, #-24]
  4551e0:	ldr	x1, [sp]
  4551e4:	mov	w2, #0xe12                 	// #3602
  4551e8:	bl	41b180 <CRYPTO_free@plt>
  4551ec:	b	455208 <ASN1_generate_nconf@plt+0x36908>
  4551f0:	ldur	x8, [x29, #-24]
  4551f4:	str	x8, [sp, #32]
  4551f8:	ldur	x8, [x29, #-24]
  4551fc:	ldr	x8, [x8, #32]
  455200:	stur	x8, [x29, #-24]
  455204:	b	45514c <ASN1_generate_nconf@plt+0x3684c>
  455208:	ldp	x29, x30, [sp, #64]
  45520c:	add	sp, sp, #0x50
  455210:	ret
  455214:	stp	x29, x30, [sp, #-32]!
  455218:	str	x28, [sp, #16]
  45521c:	mov	x29, sp
  455220:	sub	sp, sp, #0x2, lsl #12
  455224:	sub	sp, sp, #0x120
  455228:	mov	x8, xzr
  45522c:	adrp	x9, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  455230:	add	x9, x9, #0x301
  455234:	fmov	d0, xzr
  455238:	mov	w10, #0x1e                  	// #30
  45523c:	mov	w11, #0x3                   	// #3
  455240:	mov	w12, #0x1                   	// #1
  455244:	adrp	x2, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  455248:	add	x2, x2, #0x0
  45524c:	adrp	x13, 4b1000 <stdin@@GLIBC_2.17+0x10>
  455250:	add	x13, x13, #0xc0
  455254:	adrp	x14, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  455258:	add	x14, x14, #0x1b0
  45525c:	adrp	x15, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  455260:	add	x15, x15, #0xfe8
  455264:	stur	w0, [x29, #-4]
  455268:	stur	x1, [x29, #-16]
  45526c:	str	x8, [sp, #264]
  455270:	str	x8, [sp, #256]
  455274:	str	x8, [sp, #248]
  455278:	str	x8, [sp, #240]
  45527c:	str	x8, [sp, #232]
  455280:	str	x8, [sp, #224]
  455284:	str	x8, [sp, #216]
  455288:	str	x8, [sp, #208]
  45528c:	str	x9, [sp, #200]
  455290:	str	x8, [sp, #192]
  455294:	str	x8, [sp, #184]
  455298:	str	d0, [sp, #168]
  45529c:	str	wzr, [sp, #164]
  4552a0:	str	wzr, [sp, #160]
  4552a4:	str	w10, [sp, #156]
  4552a8:	str	wzr, [sp, #152]
  4552ac:	str	w11, [sp, #148]
  4552b0:	str	w12, [sp, #144]
  4552b4:	str	wzr, [sp, #136]
  4552b8:	str	xzr, [sp, #128]
  4552bc:	str	xzr, [sp, #120]
  4552c0:	str	wzr, [sp, #112]
  4552c4:	str	x2, [sp, #88]
  4552c8:	str	x13, [sp, #80]
  4552cc:	str	x14, [sp, #72]
  4552d0:	str	x15, [sp, #64]
  4552d4:	bl	4199c0 <TLS_client_method@plt>
  4552d8:	str	x0, [sp, #248]
  4552dc:	ldur	w0, [x29, #-4]
  4552e0:	ldur	x1, [x29, #-16]
  4552e4:	ldr	x2, [sp, #88]
  4552e8:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  4552ec:	str	x0, [sp, #176]
  4552f0:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  4552f4:	str	w0, [sp, #116]
  4552f8:	cbz	w0, 4554ac <ASN1_generate_nconf@plt+0x36bac>
  4552fc:	ldr	w8, [sp, #116]
  455300:	add	w8, w8, #0x1
  455304:	mov	w9, w8
  455308:	ubfx	x9, x9, #0, #32
  45530c:	cmp	x9, #0x13
  455310:	str	x9, [sp, #56]
  455314:	b.hi	4554a8 <ASN1_generate_nconf@plt+0x36ba8>  // b.pmore
  455318:	adrp	x8, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  45531c:	add	x8, x8, #0xfb0
  455320:	ldr	x11, [sp, #56]
  455324:	ldrsw	x10, [x8, x11, lsl #2]
  455328:	add	x9, x8, x10
  45532c:	br	x9
  455330:	ldr	x8, [sp, #80]
  455334:	ldr	x0, [x8]
  455338:	ldr	x2, [sp, #176]
  45533c:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  455340:	add	x1, x1, #0x466
  455344:	bl	4196e0 <BIO_printf@plt>
  455348:	b	455b40 <ASN1_generate_nconf@plt+0x37240>
  45534c:	adrp	x0, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  455350:	add	x0, x0, #0x0
  455354:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  455358:	str	wzr, [sp, #144]
  45535c:	b	455b40 <ASN1_generate_nconf@plt+0x37240>
  455360:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  455364:	str	x0, [sp, #200]
  455368:	b	4554a8 <ASN1_generate_nconf@plt+0x36ba8>
  45536c:	mov	w8, #0x2                   	// #2
  455370:	str	w8, [sp, #148]
  455374:	b	4554a8 <ASN1_generate_nconf@plt+0x36ba8>
  455378:	mov	w8, #0x1                   	// #1
  45537c:	str	w8, [sp, #148]
  455380:	b	4554a8 <ASN1_generate_nconf@plt+0x36ba8>
  455384:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  455388:	adrp	x1, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45538c:	add	x1, x1, #0x570
  455390:	bl	4714a0 <ASN1_generate_nconf@plt+0x52ba0>
  455394:	cbnz	w0, 45539c <ASN1_generate_nconf@plt+0x36a9c>
  455398:	b	455330 <ASN1_generate_nconf@plt+0x36a30>
  45539c:	ldr	x8, [sp, #80]
  4553a0:	ldr	x0, [x8]
  4553a4:	ldr	x2, [sp, #176]
  4553a8:	adrp	x9, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  4553ac:	add	x9, x9, #0x570
  4553b0:	ldr	w3, [x9]
  4553b4:	adrp	x1, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  4553b8:	add	x1, x1, #0x310
  4553bc:	bl	4196e0 <BIO_printf@plt>
  4553c0:	b	4554a8 <ASN1_generate_nconf@plt+0x36ba8>
  4553c4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4553c8:	str	x0, [sp, #192]
  4553cc:	b	4554a8 <ASN1_generate_nconf@plt+0x36ba8>
  4553d0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4553d4:	bl	46aae8 <ASN1_generate_nconf@plt+0x4c1e8>
  4553d8:	cbnz	w0, 4553e0 <ASN1_generate_nconf@plt+0x36ae0>
  4553dc:	b	455b40 <ASN1_generate_nconf@plt+0x37240>
  4553e0:	b	4554a8 <ASN1_generate_nconf@plt+0x36ba8>
  4553e4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4553e8:	str	x0, [sp, #184]
  4553ec:	b	4554a8 <ASN1_generate_nconf@plt+0x36ba8>
  4553f0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4553f4:	str	x0, [sp, #240]
  4553f8:	b	4554a8 <ASN1_generate_nconf@plt+0x36ba8>
  4553fc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  455400:	str	x0, [sp, #232]
  455404:	b	4554a8 <ASN1_generate_nconf@plt+0x36ba8>
  455408:	mov	w8, #0x1                   	// #1
  45540c:	str	w8, [sp, #164]
  455410:	b	4554a8 <ASN1_generate_nconf@plt+0x36ba8>
  455414:	mov	w8, #0x1                   	// #1
  455418:	str	w8, [sp, #160]
  45541c:	b	4554a8 <ASN1_generate_nconf@plt+0x36ba8>
  455420:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  455424:	str	x0, [sp, #224]
  455428:	b	4554a8 <ASN1_generate_nconf@plt+0x36ba8>
  45542c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  455430:	str	x0, [sp, #216]
  455434:	b	4554a8 <ASN1_generate_nconf@plt+0x36ba8>
  455438:	mov	w8, #0x1                   	// #1
  45543c:	str	w8, [sp, #136]
  455440:	b	4554a8 <ASN1_generate_nconf@plt+0x36ba8>
  455444:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  455448:	add	x1, sp, #0x9c
  45544c:	bl	4714a0 <ASN1_generate_nconf@plt+0x52ba0>
  455450:	cbnz	w0, 455458 <ASN1_generate_nconf@plt+0x36b58>
  455454:	b	455330 <ASN1_generate_nconf@plt+0x36a30>
  455458:	b	4554a8 <ASN1_generate_nconf@plt+0x36ba8>
  45545c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  455460:	str	x0, [sp, #208]
  455464:	ldr	x0, [sp, #208]
  455468:	bl	41e3c0 <strlen@plt>
  45546c:	add	x8, x0, #0x12
  455470:	str	x8, [sp, #96]
  455474:	ldr	x8, [sp, #96]
  455478:	cmp	x8, #0x2, lsl #12
  45547c:	b.ls	45549c <ASN1_generate_nconf@plt+0x36b9c>  // b.plast
  455480:	ldr	x8, [sp, #80]
  455484:	ldr	x0, [x8]
  455488:	ldr	x2, [sp, #176]
  45548c:	adrp	x1, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  455490:	add	x1, x1, #0x328
  455494:	bl	4196e0 <BIO_printf@plt>
  455498:	b	455b40 <ASN1_generate_nconf@plt+0x37240>
  45549c:	b	4554a8 <ASN1_generate_nconf@plt+0x36ba8>
  4554a0:	mov	w8, #0x300                 	// #768
  4554a4:	str	w8, [sp, #112]
  4554a8:	b	4552f0 <ASN1_generate_nconf@plt+0x369f0>
  4554ac:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  4554b0:	stur	w0, [x29, #-4]
  4554b4:	ldur	w8, [x29, #-4]
  4554b8:	cbz	w8, 4554c0 <ASN1_generate_nconf@plt+0x36bc0>
  4554bc:	b	455330 <ASN1_generate_nconf@plt+0x36a30>
  4554c0:	ldr	x8, [sp, #224]
  4554c4:	cbnz	x8, 4554d8 <ASN1_generate_nconf@plt+0x36bd8>
  4554c8:	adrp	x0, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  4554cc:	add	x0, x0, #0x345
  4554d0:	bl	41d540 <getenv@plt>
  4554d4:	str	x0, [sp, #224]
  4554d8:	ldr	x0, [sp, #248]
  4554dc:	bl	41daf0 <SSL_CTX_new@plt>
  4554e0:	str	x0, [sp, #256]
  4554e4:	cbnz	x0, 4554ec <ASN1_generate_nconf@plt+0x36bec>
  4554e8:	b	455b40 <ASN1_generate_nconf@plt+0x37240>
  4554ec:	ldr	x0, [sp, #256]
  4554f0:	mov	w1, #0x21                  	// #33
  4554f4:	mov	x2, #0x4                   	// #4
  4554f8:	mov	x8, xzr
  4554fc:	mov	x3, x8
  455500:	str	x8, [sp, #48]
  455504:	bl	41ad30 <SSL_CTX_ctrl@plt>
  455508:	ldr	x8, [sp, #256]
  45550c:	mov	x0, x8
  455510:	mov	w1, #0x1                   	// #1
  455514:	bl	41bb40 <SSL_CTX_set_quiet_shutdown@plt>
  455518:	ldr	x0, [sp, #256]
  45551c:	ldrsw	x2, [sp, #112]
  455520:	mov	w1, #0x7c                  	// #124
  455524:	ldr	x3, [sp, #48]
  455528:	bl	41ad30 <SSL_CTX_ctrl@plt>
  45552c:	cbnz	x0, 455534 <ASN1_generate_nconf@plt+0x36c34>
  455530:	b	455b40 <ASN1_generate_nconf@plt+0x37240>
  455534:	ldr	w8, [sp, #136]
  455538:	cbz	w8, 45554c <ASN1_generate_nconf@plt+0x36c4c>
  45553c:	ldr	x0, [sp, #256]
  455540:	mov	x1, #0x854                 	// #2132
  455544:	movk	x1, #0x8000, lsl #16
  455548:	bl	41bf70 <SSL_CTX_set_options@plt>
  45554c:	ldr	x8, [sp, #224]
  455550:	cbz	x8, 455568 <ASN1_generate_nconf@plt+0x36c68>
  455554:	ldr	x0, [sp, #256]
  455558:	ldr	x1, [sp, #224]
  45555c:	bl	4199f0 <SSL_CTX_set_cipher_list@plt>
  455560:	cbnz	w0, 455568 <ASN1_generate_nconf@plt+0x36c68>
  455564:	b	455b40 <ASN1_generate_nconf@plt+0x37240>
  455568:	ldr	x8, [sp, #216]
  45556c:	cbz	x8, 455584 <ASN1_generate_nconf@plt+0x36c84>
  455570:	ldr	x0, [sp, #256]
  455574:	ldr	x1, [sp, #216]
  455578:	bl	41a400 <SSL_CTX_set_ciphersuites@plt>
  45557c:	cbnz	w0, 455584 <ASN1_generate_nconf@plt+0x36c84>
  455580:	b	455b40 <ASN1_generate_nconf@plt+0x37240>
  455584:	ldr	x0, [sp, #256]
  455588:	ldr	x1, [sp, #192]
  45558c:	ldr	x2, [sp, #184]
  455590:	bl	472dd0 <ASN1_generate_nconf@plt+0x544d0>
  455594:	cbnz	w0, 45559c <ASN1_generate_nconf@plt+0x36c9c>
  455598:	b	455b40 <ASN1_generate_nconf@plt+0x37240>
  45559c:	ldr	x0, [sp, #256]
  4555a0:	ldr	x1, [sp, #232]
  4555a4:	ldr	x2, [sp, #240]
  4555a8:	ldr	w3, [sp, #160]
  4555ac:	ldr	w4, [sp, #164]
  4555b0:	bl	46a9f4 <ASN1_generate_nconf@plt+0x4c0f4>
  4555b4:	cbnz	w0, 4555c8 <ASN1_generate_nconf@plt+0x36cc8>
  4555b8:	ldr	x8, [sp, #80]
  4555bc:	ldr	x0, [x8]
  4555c0:	bl	41e780 <ERR_print_errors@plt>
  4555c4:	b	455b40 <ASN1_generate_nconf@plt+0x37240>
  4555c8:	ldr	w8, [sp, #148]
  4555cc:	and	w8, w8, #0x1
  4555d0:	cbnz	w8, 4555d8 <ASN1_generate_nconf@plt+0x36cd8>
  4555d4:	b	455834 <ASN1_generate_nconf@plt+0x36f34>
  4555d8:	ldr	w1, [sp, #156]
  4555dc:	adrp	x0, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  4555e0:	add	x0, x0, #0x350
  4555e4:	bl	41e150 <printf@plt>
  4555e8:	mov	x8, xzr
  4555ec:	str	xzr, [sp, #128]
  4555f0:	mov	x0, x8
  4555f4:	bl	419ec0 <time@plt>
  4555f8:	ldrsw	x8, [sp, #156]
  4555fc:	add	x8, x0, x8
  455600:	str	x8, [sp, #120]
  455604:	mov	w9, wzr
  455608:	mov	w0, w9
  45560c:	bl	455b68 <ASN1_generate_nconf@plt+0x37268>
  455610:	ldr	x8, [sp, #120]
  455614:	mov	x9, xzr
  455618:	mov	x0, x9
  45561c:	str	x8, [sp, #40]
  455620:	bl	419ec0 <time@plt>
  455624:	ldr	x8, [sp, #40]
  455628:	cmp	x8, x0
  45562c:	b.ge	455634 <ASN1_generate_nconf@plt+0x36d34>  // b.tcont
  455630:	b	455794 <ASN1_generate_nconf@plt+0x36e94>
  455634:	ldr	x1, [sp, #200]
  455638:	ldr	x2, [sp, #256]
  45563c:	mov	x8, xzr
  455640:	mov	x0, x8
  455644:	bl	455b90 <ASN1_generate_nconf@plt+0x37290>
  455648:	str	x0, [sp, #264]
  45564c:	cbnz	x0, 455654 <ASN1_generate_nconf@plt+0x36d54>
  455650:	b	455b40 <ASN1_generate_nconf@plt+0x37240>
  455654:	ldr	x8, [sp, #208]
  455658:	cbz	x8, 4556d8 <ASN1_generate_nconf@plt+0x36dd8>
  45565c:	ldr	x3, [sp, #208]
  455660:	add	x0, sp, #0x110
  455664:	mov	x1, #0x2000                	// #8192
  455668:	ldr	x2, [sp, #72]
  45566c:	bl	41d170 <BIO_snprintf@plt>
  455670:	str	w0, [sp, #104]
  455674:	ldr	w8, [sp, #104]
  455678:	cmp	w8, #0x0
  45567c:	cset	w8, le
  455680:	tbnz	w8, #0, 4556a0 <ASN1_generate_nconf@plt+0x36da0>
  455684:	ldr	x0, [sp, #264]
  455688:	ldr	w2, [sp, #104]
  45568c:	add	x1, sp, #0x110
  455690:	bl	41a6e0 <SSL_write@plt>
  455694:	cmp	w0, #0x0
  455698:	cset	w8, gt
  45569c:	tbnz	w8, #0, 4556a4 <ASN1_generate_nconf@plt+0x36da4>
  4556a0:	b	455b40 <ASN1_generate_nconf@plt+0x37240>
  4556a4:	ldr	x0, [sp, #264]
  4556a8:	add	x1, sp, #0x110
  4556ac:	mov	w2, #0x2000                	// #8192
  4556b0:	bl	41b590 <SSL_read@plt>
  4556b4:	str	w0, [sp, #140]
  4556b8:	cmp	w0, #0x0
  4556bc:	cset	w8, le
  4556c0:	tbnz	w8, #0, 4556d8 <ASN1_generate_nconf@plt+0x36dd8>
  4556c4:	ldrsw	x8, [sp, #140]
  4556c8:	ldr	x9, [sp, #128]
  4556cc:	add	x8, x9, x8
  4556d0:	str	x8, [sp, #128]
  4556d4:	b	4556a4 <ASN1_generate_nconf@plt+0x36da4>
  4556d8:	ldr	x0, [sp, #264]
  4556dc:	mov	w1, #0x3                   	// #3
  4556e0:	bl	41a910 <SSL_set_shutdown@plt>
  4556e4:	ldr	x0, [sp, #264]
  4556e8:	bl	41e290 <SSL_get_fd@plt>
  4556ec:	bl	41bff0 <BIO_closesocket@plt>
  4556f0:	ldr	w8, [sp, #152]
  4556f4:	add	w8, w8, #0x1
  4556f8:	str	w8, [sp, #152]
  4556fc:	ldr	x9, [sp, #264]
  455700:	mov	x0, x9
  455704:	bl	41a7e0 <SSL_session_reused@plt>
  455708:	cbz	w0, 455718 <ASN1_generate_nconf@plt+0x36e18>
  45570c:	mov	w8, #0x72                  	// #114
  455710:	str	w8, [sp, #108]
  455714:	b	45575c <ASN1_generate_nconf@plt+0x36e5c>
  455718:	ldr	x0, [sp, #264]
  45571c:	bl	41a070 <SSL_version@plt>
  455720:	str	w0, [sp, #108]
  455724:	ldr	w8, [sp, #108]
  455728:	cmp	w8, #0x301
  45572c:	b.ne	45573c <ASN1_generate_nconf@plt+0x36e3c>  // b.any
  455730:	mov	w8, #0x74                  	// #116
  455734:	str	w8, [sp, #108]
  455738:	b	45575c <ASN1_generate_nconf@plt+0x36e5c>
  45573c:	ldr	w8, [sp, #108]
  455740:	cmp	w8, #0x300
  455744:	b.ne	455754 <ASN1_generate_nconf@plt+0x36e54>  // b.any
  455748:	mov	w8, #0x33                  	// #51
  45574c:	str	w8, [sp, #108]
  455750:	b	45575c <ASN1_generate_nconf@plt+0x36e5c>
  455754:	mov	w8, #0x2a                  	// #42
  455758:	str	w8, [sp, #108]
  45575c:	ldr	w0, [sp, #108]
  455760:	ldr	x8, [sp, #64]
  455764:	ldr	x1, [x8]
  455768:	bl	41b300 <fputc@plt>
  45576c:	ldr	x8, [sp, #64]
  455770:	ldr	x9, [x8]
  455774:	mov	x0, x9
  455778:	bl	41b910 <fflush@plt>
  45577c:	ldr	x8, [sp, #264]
  455780:	mov	x0, x8
  455784:	bl	41c7c0 <SSL_free@plt>
  455788:	mov	x8, xzr
  45578c:	str	x8, [sp, #264]
  455790:	b	455610 <ASN1_generate_nconf@plt+0x36d10>
  455794:	mov	w0, #0x1                   	// #1
  455798:	bl	455b68 <ASN1_generate_nconf@plt+0x37268>
  45579c:	ldr	d1, [sp, #168]
  4557a0:	fadd	d0, d1, d0
  4557a4:	str	d0, [sp, #168]
  4557a8:	mov	x8, xzr
  4557ac:	mov	x0, x8
  4557b0:	str	x8, [sp, #32]
  4557b4:	bl	419ec0 <time@plt>
  4557b8:	ldr	x8, [sp, #120]
  4557bc:	subs	x8, x0, x8
  4557c0:	ldrsw	x9, [sp, #156]
  4557c4:	add	x8, x8, x9
  4557c8:	str	w8, [sp, #140]
  4557cc:	ldr	w1, [sp, #152]
  4557d0:	ldr	d0, [sp, #168]
  4557d4:	ldr	w8, [sp, #152]
  4557d8:	scvtf	d1, w8
  4557dc:	ldr	d2, [sp, #168]
  4557e0:	fdiv	d1, d1, d2
  4557e4:	ldr	x2, [sp, #128]
  4557e8:	adrp	x0, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  4557ec:	add	x0, x0, #0x381
  4557f0:	bl	41e150 <printf@plt>
  4557f4:	ldr	w1, [sp, #152]
  4557f8:	ldr	x2, [sp, #32]
  4557fc:	mov	x0, x2
  455800:	str	w1, [sp, #28]
  455804:	bl	419ec0 <time@plt>
  455808:	ldr	x9, [sp, #120]
  45580c:	subs	x9, x0, x9
  455810:	ldrsw	x10, [sp, #156]
  455814:	add	x2, x9, x10
  455818:	ldr	x9, [sp, #128]
  45581c:	ldrsw	x10, [sp, #152]
  455820:	sdiv	x3, x9, x10
  455824:	adrp	x0, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  455828:	add	x0, x0, #0x3c7
  45582c:	ldr	w1, [sp, #28]
  455830:	bl	41e150 <printf@plt>
  455834:	ldr	w8, [sp, #148]
  455838:	and	w8, w8, #0x2
  45583c:	cbnz	w8, 455844 <ASN1_generate_nconf@plt+0x36f44>
  455840:	b	455b40 <ASN1_generate_nconf@plt+0x37240>
  455844:	adrp	x0, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  455848:	add	x0, x0, #0x40a
  45584c:	bl	41e150 <printf@plt>
  455850:	ldr	x1, [sp, #200]
  455854:	ldr	x2, [sp, #256]
  455858:	mov	x8, xzr
  45585c:	mov	x0, x8
  455860:	bl	455b90 <ASN1_generate_nconf@plt+0x37290>
  455864:	str	x0, [sp, #264]
  455868:	cbnz	x0, 455884 <ASN1_generate_nconf@plt+0x36f84>
  45586c:	ldr	x8, [sp, #80]
  455870:	ldr	x0, [x8]
  455874:	adrp	x1, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  455878:	add	x1, x1, #0x42f
  45587c:	bl	4196e0 <BIO_printf@plt>
  455880:	b	455b40 <ASN1_generate_nconf@plt+0x37240>
  455884:	ldr	x8, [sp, #208]
  455888:	cbz	x8, 4558f8 <ASN1_generate_nconf@plt+0x36ff8>
  45588c:	ldr	x3, [sp, #208]
  455890:	add	x0, sp, #0x110
  455894:	mov	x1, #0x2000                	// #8192
  455898:	ldr	x2, [sp, #72]
  45589c:	bl	41d170 <BIO_snprintf@plt>
  4558a0:	str	w0, [sp, #104]
  4558a4:	ldr	w8, [sp, #104]
  4558a8:	cmp	w8, #0x0
  4558ac:	cset	w8, le
  4558b0:	tbnz	w8, #0, 4558d0 <ASN1_generate_nconf@plt+0x36fd0>
  4558b4:	ldr	x0, [sp, #264]
  4558b8:	ldr	w2, [sp, #104]
  4558bc:	add	x1, sp, #0x110
  4558c0:	bl	41a6e0 <SSL_write@plt>
  4558c4:	cmp	w0, #0x0
  4558c8:	cset	w8, gt
  4558cc:	tbnz	w8, #0, 4558d4 <ASN1_generate_nconf@plt+0x36fd4>
  4558d0:	b	455b40 <ASN1_generate_nconf@plt+0x37240>
  4558d4:	ldr	x0, [sp, #264]
  4558d8:	add	x1, sp, #0x110
  4558dc:	mov	w2, #0x2000                	// #8192
  4558e0:	bl	41b590 <SSL_read@plt>
  4558e4:	str	w0, [sp, #140]
  4558e8:	cmp	w0, #0x0
  4558ec:	cset	w8, le
  4558f0:	tbnz	w8, #0, 4558f8 <ASN1_generate_nconf@plt+0x36ff8>
  4558f4:	b	4558d4 <ASN1_generate_nconf@plt+0x36fd4>
  4558f8:	ldr	x0, [sp, #264]
  4558fc:	mov	w1, #0x3                   	// #3
  455900:	bl	41a910 <SSL_set_shutdown@plt>
  455904:	ldr	x0, [sp, #264]
  455908:	bl	41e290 <SSL_get_fd@plt>
  45590c:	bl	41bff0 <BIO_closesocket@plt>
  455910:	mov	w8, wzr
  455914:	str	wzr, [sp, #152]
  455918:	fmov	d0, xzr
  45591c:	str	d0, [sp, #168]
  455920:	mov	x9, xzr
  455924:	mov	x0, x9
  455928:	str	w8, [sp, #24]
  45592c:	bl	419ec0 <time@plt>
  455930:	ldrsw	x9, [sp, #156]
  455934:	add	x9, x0, x9
  455938:	str	x9, [sp, #120]
  45593c:	adrp	x0, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  455940:	add	x0, x0, #0x449
  455944:	bl	41e150 <printf@plt>
  455948:	str	xzr, [sp, #128]
  45594c:	ldr	w8, [sp, #24]
  455950:	mov	w0, w8
  455954:	bl	455b68 <ASN1_generate_nconf@plt+0x37268>
  455958:	ldr	x8, [sp, #120]
  45595c:	mov	x9, xzr
  455960:	mov	x0, x9
  455964:	str	x8, [sp, #16]
  455968:	bl	419ec0 <time@plt>
  45596c:	ldr	x8, [sp, #16]
  455970:	cmp	x8, x0
  455974:	b.ge	45597c <ASN1_generate_nconf@plt+0x3707c>  // b.tcont
  455978:	b	455ac0 <ASN1_generate_nconf@plt+0x371c0>
  45597c:	ldr	x0, [sp, #264]
  455980:	ldr	x1, [sp, #200]
  455984:	ldr	x2, [sp, #256]
  455988:	bl	455b90 <ASN1_generate_nconf@plt+0x37290>
  45598c:	cbnz	x0, 455994 <ASN1_generate_nconf@plt+0x37094>
  455990:	b	455b40 <ASN1_generate_nconf@plt+0x37240>
  455994:	ldr	x8, [sp, #208]
  455998:	cbz	x8, 455a18 <ASN1_generate_nconf@plt+0x37118>
  45599c:	ldr	x3, [sp, #208]
  4559a0:	add	x0, sp, #0x110
  4559a4:	mov	x1, #0x2000                	// #8192
  4559a8:	ldr	x2, [sp, #72]
  4559ac:	bl	41d170 <BIO_snprintf@plt>
  4559b0:	str	w0, [sp, #104]
  4559b4:	ldr	w8, [sp, #104]
  4559b8:	cmp	w8, #0x0
  4559bc:	cset	w8, le
  4559c0:	tbnz	w8, #0, 4559e0 <ASN1_generate_nconf@plt+0x370e0>
  4559c4:	ldr	x0, [sp, #264]
  4559c8:	ldr	w2, [sp, #104]
  4559cc:	add	x1, sp, #0x110
  4559d0:	bl	41a6e0 <SSL_write@plt>
  4559d4:	cmp	w0, #0x0
  4559d8:	cset	w8, gt
  4559dc:	tbnz	w8, #0, 4559e4 <ASN1_generate_nconf@plt+0x370e4>
  4559e0:	b	455b40 <ASN1_generate_nconf@plt+0x37240>
  4559e4:	ldr	x0, [sp, #264]
  4559e8:	add	x1, sp, #0x110
  4559ec:	mov	w2, #0x2000                	// #8192
  4559f0:	bl	41b590 <SSL_read@plt>
  4559f4:	str	w0, [sp, #140]
  4559f8:	cmp	w0, #0x0
  4559fc:	cset	w8, le
  455a00:	tbnz	w8, #0, 455a18 <ASN1_generate_nconf@plt+0x37118>
  455a04:	ldrsw	x8, [sp, #140]
  455a08:	ldr	x9, [sp, #128]
  455a0c:	add	x8, x9, x8
  455a10:	str	x8, [sp, #128]
  455a14:	b	4559e4 <ASN1_generate_nconf@plt+0x370e4>
  455a18:	ldr	x0, [sp, #264]
  455a1c:	mov	w1, #0x3                   	// #3
  455a20:	bl	41a910 <SSL_set_shutdown@plt>
  455a24:	ldr	x0, [sp, #264]
  455a28:	bl	41e290 <SSL_get_fd@plt>
  455a2c:	bl	41bff0 <BIO_closesocket@plt>
  455a30:	ldr	w8, [sp, #152]
  455a34:	add	w8, w8, #0x1
  455a38:	str	w8, [sp, #152]
  455a3c:	ldr	x9, [sp, #264]
  455a40:	mov	x0, x9
  455a44:	bl	41a7e0 <SSL_session_reused@plt>
  455a48:	cbz	w0, 455a58 <ASN1_generate_nconf@plt+0x37158>
  455a4c:	mov	w8, #0x72                  	// #114
  455a50:	str	w8, [sp, #108]
  455a54:	b	455a9c <ASN1_generate_nconf@plt+0x3719c>
  455a58:	ldr	x0, [sp, #264]
  455a5c:	bl	41a070 <SSL_version@plt>
  455a60:	str	w0, [sp, #108]
  455a64:	ldr	w8, [sp, #108]
  455a68:	cmp	w8, #0x301
  455a6c:	b.ne	455a7c <ASN1_generate_nconf@plt+0x3717c>  // b.any
  455a70:	mov	w8, #0x74                  	// #116
  455a74:	str	w8, [sp, #108]
  455a78:	b	455a9c <ASN1_generate_nconf@plt+0x3719c>
  455a7c:	ldr	w8, [sp, #108]
  455a80:	cmp	w8, #0x300
  455a84:	b.ne	455a94 <ASN1_generate_nconf@plt+0x37194>  // b.any
  455a88:	mov	w8, #0x33                  	// #51
  455a8c:	str	w8, [sp, #108]
  455a90:	b	455a9c <ASN1_generate_nconf@plt+0x3719c>
  455a94:	mov	w8, #0x2a                  	// #42
  455a98:	str	w8, [sp, #108]
  455a9c:	ldr	w0, [sp, #108]
  455aa0:	ldr	x8, [sp, #64]
  455aa4:	ldr	x1, [x8]
  455aa8:	bl	41b300 <fputc@plt>
  455aac:	ldr	x8, [sp, #64]
  455ab0:	ldr	x9, [x8]
  455ab4:	mov	x0, x9
  455ab8:	bl	41b910 <fflush@plt>
  455abc:	b	455958 <ASN1_generate_nconf@plt+0x37058>
  455ac0:	mov	w0, #0x1                   	// #1
  455ac4:	bl	455b68 <ASN1_generate_nconf@plt+0x37268>
  455ac8:	ldr	d1, [sp, #168]
  455acc:	fadd	d0, d1, d0
  455ad0:	str	d0, [sp, #168]
  455ad4:	ldr	w1, [sp, #152]
  455ad8:	ldr	d0, [sp, #168]
  455adc:	ldr	w8, [sp, #152]
  455ae0:	scvtf	d1, w8
  455ae4:	ldr	d2, [sp, #168]
  455ae8:	fdiv	d1, d1, d2
  455aec:	ldr	x2, [sp, #128]
  455af0:	adrp	x0, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  455af4:	add	x0, x0, #0x381
  455af8:	bl	41e150 <printf@plt>
  455afc:	ldr	w1, [sp, #152]
  455b00:	mov	x9, xzr
  455b04:	mov	x0, x9
  455b08:	str	w1, [sp, #12]
  455b0c:	bl	419ec0 <time@plt>
  455b10:	ldr	x9, [sp, #120]
  455b14:	subs	x9, x0, x9
  455b18:	ldrsw	x10, [sp, #156]
  455b1c:	add	x2, x9, x10
  455b20:	ldr	x9, [sp, #128]
  455b24:	ldrsw	x10, [sp, #152]
  455b28:	sdiv	x3, x9, x10
  455b2c:	adrp	x0, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  455b30:	add	x0, x0, #0x3c7
  455b34:	ldr	w1, [sp, #12]
  455b38:	bl	41e150 <printf@plt>
  455b3c:	str	wzr, [sp, #144]
  455b40:	ldr	x0, [sp, #264]
  455b44:	bl	41c7c0 <SSL_free@plt>
  455b48:	ldr	x0, [sp, #256]
  455b4c:	bl	419b60 <SSL_CTX_free@plt>
  455b50:	ldr	w0, [sp, #144]
  455b54:	add	sp, sp, #0x2, lsl #12
  455b58:	add	sp, sp, #0x120
  455b5c:	ldr	x28, [sp, #16]
  455b60:	ldp	x29, x30, [sp], #32
  455b64:	ret
  455b68:	sub	sp, sp, #0x20
  455b6c:	stp	x29, x30, [sp, #16]
  455b70:	add	x29, sp, #0x10
  455b74:	mov	w1, #0x1                   	// #1
  455b78:	stur	w0, [x29, #-4]
  455b7c:	ldur	w0, [x29, #-4]
  455b80:	bl	46f3a0 <ASN1_generate_nconf@plt+0x50aa0>
  455b84:	ldp	x29, x30, [sp, #16]
  455b88:	add	sp, sp, #0x20
  455b8c:	ret
  455b90:	sub	sp, sp, #0x80
  455b94:	stp	x29, x30, [sp, #112]
  455b98:	add	x29, sp, #0x70
  455b9c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  455ba0:	add	x8, x8, #0xc0
  455ba4:	adrp	x9, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  455ba8:	add	x9, x9, #0x570
  455bac:	stur	x0, [x29, #-16]
  455bb0:	stur	x1, [x29, #-24]
  455bb4:	stur	x2, [x29, #-32]
  455bb8:	str	x8, [sp, #40]
  455bbc:	str	x9, [sp, #32]
  455bc0:	bl	41a9e0 <BIO_s_connect@plt>
  455bc4:	bl	41b5c0 <BIO_new@plt>
  455bc8:	stur	x0, [x29, #-40]
  455bcc:	cbnz	x0, 455bdc <ASN1_generate_nconf@plt+0x372dc>
  455bd0:	mov	x8, xzr
  455bd4:	stur	x8, [x29, #-8]
  455bd8:	b	455d34 <ASN1_generate_nconf@plt+0x37434>
  455bdc:	ldur	x0, [x29, #-40]
  455be0:	ldur	x3, [x29, #-24]
  455be4:	mov	w1, #0x64                  	// #100
  455be8:	mov	x8, xzr
  455bec:	mov	x2, x8
  455bf0:	str	x8, [sp, #24]
  455bf4:	bl	41de30 <BIO_ctrl@plt>
  455bf8:	ldur	x8, [x29, #-40]
  455bfc:	mov	x0, x8
  455c00:	mov	w1, #0x9b                  	// #155
  455c04:	mov	x2, #0x10                  	// #16
  455c08:	ldr	x8, [sp, #24]
  455c0c:	mov	x3, x8
  455c10:	bl	41de30 <BIO_ctrl@plt>
  455c14:	ldur	x8, [x29, #-16]
  455c18:	cbnz	x8, 455c2c <ASN1_generate_nconf@plt+0x3732c>
  455c1c:	ldur	x0, [x29, #-32]
  455c20:	bl	41b290 <SSL_new@plt>
  455c24:	stur	x0, [x29, #-48]
  455c28:	b	455c3c <ASN1_generate_nconf@plt+0x3733c>
  455c2c:	ldur	x8, [x29, #-16]
  455c30:	stur	x8, [x29, #-48]
  455c34:	ldur	x0, [x29, #-48]
  455c38:	bl	41dc10 <SSL_set_connect_state@plt>
  455c3c:	ldur	x0, [x29, #-48]
  455c40:	ldur	x1, [x29, #-40]
  455c44:	ldur	x2, [x29, #-40]
  455c48:	bl	41d470 <SSL_set_bio@plt>
  455c4c:	ldur	x0, [x29, #-48]
  455c50:	bl	41c1d0 <SSL_connect@plt>
  455c54:	stur	w0, [x29, #-52]
  455c58:	ldur	w8, [x29, #-52]
  455c5c:	cmp	w8, #0x0
  455c60:	cset	w8, gt
  455c64:	tbnz	w8, #0, 455cec <ASN1_generate_nconf@plt+0x373ec>
  455c68:	ldr	x8, [sp, #40]
  455c6c:	ldr	x0, [x8]
  455c70:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  455c74:	add	x1, x1, #0xaa4
  455c78:	bl	4196e0 <BIO_printf@plt>
  455c7c:	ldr	x8, [sp, #32]
  455c80:	ldr	w9, [x8, #8]
  455c84:	cbz	w9, 455cc4 <ASN1_generate_nconf@plt+0x373c4>
  455c88:	ldr	x8, [sp, #40]
  455c8c:	ldr	x0, [x8]
  455c90:	ldr	x9, [sp, #32]
  455c94:	ldrsw	x10, [x9, #8]
  455c98:	str	x0, [sp, #16]
  455c9c:	mov	x0, x10
  455ca0:	bl	41d590 <X509_verify_cert_error_string@plt>
  455ca4:	ldr	x8, [sp, #16]
  455ca8:	str	x0, [sp, #8]
  455cac:	mov	x0, x8
  455cb0:	adrp	x1, 48c000 <ASN1_generate_nconf@plt+0x6d700>
  455cb4:	add	x1, x1, #0xbe7
  455cb8:	ldr	x2, [sp, #8]
  455cbc:	bl	4196e0 <BIO_printf@plt>
  455cc0:	b	455cd0 <ASN1_generate_nconf@plt+0x373d0>
  455cc4:	ldr	x8, [sp, #40]
  455cc8:	ldr	x0, [x8]
  455ccc:	bl	41e780 <ERR_print_errors@plt>
  455cd0:	ldur	x8, [x29, #-16]
  455cd4:	cbnz	x8, 455ce0 <ASN1_generate_nconf@plt+0x373e0>
  455cd8:	ldur	x0, [x29, #-48]
  455cdc:	bl	41c7c0 <SSL_free@plt>
  455ce0:	mov	x8, xzr
  455ce4:	stur	x8, [x29, #-8]
  455ce8:	b	455d34 <ASN1_generate_nconf@plt+0x37434>
  455cec:	mov	w8, #0x1                   	// #1
  455cf0:	str	w8, [sp, #52]
  455cf4:	str	wzr, [sp, #56]
  455cf8:	ldur	x0, [x29, #-48]
  455cfc:	bl	41e290 <SSL_get_fd@plt>
  455d00:	str	w0, [sp, #48]
  455d04:	ldr	w8, [sp, #48]
  455d08:	cmp	w8, #0x0
  455d0c:	cset	w8, lt  // lt = tstop
  455d10:	tbnz	w8, #0, 455d2c <ASN1_generate_nconf@plt+0x3742c>
  455d14:	ldr	w0, [sp, #48]
  455d18:	mov	w1, #0x1                   	// #1
  455d1c:	mov	w2, #0xd                   	// #13
  455d20:	add	x3, sp, #0x34
  455d24:	mov	w4, #0x8                   	// #8
  455d28:	bl	41d600 <setsockopt@plt>
  455d2c:	ldur	x8, [x29, #-48]
  455d30:	stur	x8, [x29, #-8]
  455d34:	ldur	x0, [x29, #-8]
  455d38:	ldp	x29, x30, [sp, #112]
  455d3c:	add	sp, sp, #0x80
  455d40:	ret
  455d44:	sub	sp, sp, #0xa0
  455d48:	stp	x29, x30, [sp, #144]
  455d4c:	add	x29, sp, #0x90
  455d50:	mov	x8, xzr
  455d54:	mov	w9, #0x8005                	// #32773
  455d58:	mov	w10, #0x1                   	// #1
  455d5c:	adrp	x2, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  455d60:	add	x2, x2, #0x488
  455d64:	adrp	x11, 4b1000 <stdin@@GLIBC_2.17+0x10>
  455d68:	add	x11, x11, #0xc0
  455d6c:	stur	w0, [x29, #-4]
  455d70:	stur	x1, [x29, #-16]
  455d74:	stur	x8, [x29, #-24]
  455d78:	stur	x8, [x29, #-32]
  455d7c:	stur	x8, [x29, #-40]
  455d80:	stur	x8, [x29, #-48]
  455d84:	stur	x8, [x29, #-56]
  455d88:	stur	x8, [x29, #-64]
  455d8c:	str	w9, [sp, #68]
  455d90:	str	w9, [sp, #64]
  455d94:	str	wzr, [sp, #60]
  455d98:	str	wzr, [sp, #56]
  455d9c:	str	wzr, [sp, #52]
  455da0:	str	w10, [sp, #48]
  455da4:	str	wzr, [sp, #40]
  455da8:	ldur	w0, [x29, #-4]
  455dac:	ldur	x1, [x29, #-16]
  455db0:	str	x11, [sp, #16]
  455db4:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  455db8:	str	x0, [sp, #72]
  455dbc:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  455dc0:	str	w0, [sp, #36]
  455dc4:	cbz	w0, 455ec4 <ASN1_generate_nconf@plt+0x375c4>
  455dc8:	ldr	w8, [sp, #36]
  455dcc:	add	w8, w8, #0x1
  455dd0:	mov	w9, w8
  455dd4:	ubfx	x9, x9, #0, #32
  455dd8:	cmp	x9, #0xa
  455ddc:	str	x9, [sp, #8]
  455de0:	b.hi	455ec0 <ASN1_generate_nconf@plt+0x375c0>  // b.pmore
  455de4:	adrp	x8, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  455de8:	add	x8, x8, #0x458
  455dec:	ldr	x11, [sp, #8]
  455df0:	ldrsw	x10, [x8, x11, lsl #2]
  455df4:	add	x9, x8, x10
  455df8:	br	x9
  455dfc:	ldr	x8, [sp, #16]
  455e00:	ldr	x0, [x8]
  455e04:	ldr	x2, [sp, #72]
  455e08:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  455e0c:	add	x1, x1, #0x466
  455e10:	bl	4196e0 <BIO_printf@plt>
  455e14:	b	456124 <ASN1_generate_nconf@plt+0x37824>
  455e18:	adrp	x0, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  455e1c:	add	x0, x0, #0x488
  455e20:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  455e24:	str	wzr, [sp, #48]
  455e28:	b	456124 <ASN1_generate_nconf@plt+0x37824>
  455e2c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  455e30:	mov	x1, #0x2                   	// #2
  455e34:	add	x2, sp, #0x44
  455e38:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  455e3c:	cbnz	w0, 455e44 <ASN1_generate_nconf@plt+0x37544>
  455e40:	b	455dfc <ASN1_generate_nconf@plt+0x374fc>
  455e44:	b	455ec0 <ASN1_generate_nconf@plt+0x375c0>
  455e48:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  455e4c:	mov	x1, #0x82                  	// #130
  455e50:	add	x2, sp, #0x40
  455e54:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  455e58:	cbnz	w0, 455e60 <ASN1_generate_nconf@plt+0x37560>
  455e5c:	b	455dfc <ASN1_generate_nconf@plt+0x374fc>
  455e60:	b	455ec0 <ASN1_generate_nconf@plt+0x375c0>
  455e64:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  455e68:	stur	x0, [x29, #-48]
  455e6c:	b	455ec0 <ASN1_generate_nconf@plt+0x375c0>
  455e70:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  455e74:	stur	x0, [x29, #-56]
  455e78:	b	455ec0 <ASN1_generate_nconf@plt+0x375c0>
  455e7c:	ldr	w8, [sp, #40]
  455e80:	add	w8, w8, #0x1
  455e84:	str	w8, [sp, #40]
  455e88:	str	w8, [sp, #52]
  455e8c:	b	455ec0 <ASN1_generate_nconf@plt+0x375c0>
  455e90:	ldr	w8, [sp, #40]
  455e94:	add	w8, w8, #0x1
  455e98:	str	w8, [sp, #40]
  455e9c:	str	w8, [sp, #60]
  455ea0:	b	455ec0 <ASN1_generate_nconf@plt+0x375c0>
  455ea4:	ldr	w8, [sp, #40]
  455ea8:	add	w8, w8, #0x1
  455eac:	str	w8, [sp, #40]
  455eb0:	str	w8, [sp, #56]
  455eb4:	b	455ec0 <ASN1_generate_nconf@plt+0x375c0>
  455eb8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  455ebc:	stur	x0, [x29, #-64]
  455ec0:	b	455dbc <ASN1_generate_nconf@plt+0x374bc>
  455ec4:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  455ec8:	stur	w0, [x29, #-4]
  455ecc:	ldur	w8, [x29, #-4]
  455ed0:	cbz	w8, 455ed8 <ASN1_generate_nconf@plt+0x375d8>
  455ed4:	b	455dfc <ASN1_generate_nconf@plt+0x374fc>
  455ed8:	ldur	x0, [x29, #-48]
  455edc:	ldr	w1, [sp, #68]
  455ee0:	bl	456144 <ASN1_generate_nconf@plt+0x37844>
  455ee4:	stur	x0, [x29, #-24]
  455ee8:	ldur	x8, [x29, #-24]
  455eec:	cbnz	x8, 455ef4 <ASN1_generate_nconf@plt+0x375f4>
  455ef0:	b	456124 <ASN1_generate_nconf@plt+0x37824>
  455ef4:	ldur	x0, [x29, #-24]
  455ef8:	bl	41a410 <SSL_SESSION_get0_peer@plt>
  455efc:	stur	x0, [x29, #-32]
  455f00:	ldur	x8, [x29, #-64]
  455f04:	cbz	x8, 455f68 <ASN1_generate_nconf@plt+0x37668>
  455f08:	ldur	x0, [x29, #-64]
  455f0c:	bl	41e3c0 <strlen@plt>
  455f10:	str	x0, [sp, #24]
  455f14:	ldr	x8, [sp, #24]
  455f18:	cmp	x8, #0x20
  455f1c:	b.ls	455f38 <ASN1_generate_nconf@plt+0x37638>  // b.plast
  455f20:	ldr	x8, [sp, #16]
  455f24:	ldr	x0, [x8]
  455f28:	adrp	x1, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  455f2c:	add	x1, x1, #0x618
  455f30:	bl	4196e0 <BIO_printf@plt>
  455f34:	b	456124 <ASN1_generate_nconf@plt+0x37824>
  455f38:	ldur	x0, [x29, #-24]
  455f3c:	ldur	x1, [x29, #-64]
  455f40:	ldr	x8, [sp, #24]
  455f44:	mov	w2, w8
  455f48:	bl	419ad0 <SSL_SESSION_set1_id_context@plt>
  455f4c:	cbnz	w0, 455f68 <ASN1_generate_nconf@plt+0x37668>
  455f50:	ldr	x8, [sp, #16]
  455f54:	ldr	x0, [x8]
  455f58:	adrp	x1, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  455f5c:	add	x1, x1, #0x62a
  455f60:	bl	4196e0 <BIO_printf@plt>
  455f64:	b	456124 <ASN1_generate_nconf@plt+0x37824>
  455f68:	ldr	w8, [sp, #56]
  455f6c:	cbz	w8, 455f78 <ASN1_generate_nconf@plt+0x37678>
  455f70:	ldr	w8, [sp, #52]
  455f74:	cbz	w8, 455f98 <ASN1_generate_nconf@plt+0x37698>
  455f78:	ldur	x0, [x29, #-56]
  455f7c:	ldr	w2, [sp, #64]
  455f80:	mov	w1, #0x77                  	// #119
  455f84:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  455f88:	stur	x0, [x29, #-40]
  455f8c:	ldur	x8, [x29, #-40]
  455f90:	cbnz	x8, 455f98 <ASN1_generate_nconf@plt+0x37698>
  455f94:	b	456124 <ASN1_generate_nconf@plt+0x37824>
  455f98:	ldr	w8, [sp, #52]
  455f9c:	cbz	w8, 455fdc <ASN1_generate_nconf@plt+0x376dc>
  455fa0:	ldur	x0, [x29, #-40]
  455fa4:	ldur	x1, [x29, #-24]
  455fa8:	bl	41ada0 <SSL_SESSION_print@plt>
  455fac:	ldr	w8, [sp, #60]
  455fb0:	cbz	w8, 455fdc <ASN1_generate_nconf@plt+0x376dc>
  455fb4:	ldur	x8, [x29, #-32]
  455fb8:	cbnz	x8, 455fd0 <ASN1_generate_nconf@plt+0x376d0>
  455fbc:	ldur	x0, [x29, #-40]
  455fc0:	adrp	x1, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  455fc4:	add	x1, x1, #0x644
  455fc8:	bl	41a930 <BIO_puts@plt>
  455fcc:	b	455fdc <ASN1_generate_nconf@plt+0x376dc>
  455fd0:	ldur	x0, [x29, #-40]
  455fd4:	ldur	x1, [x29, #-32]
  455fd8:	bl	41d8d0 <X509_print@plt>
  455fdc:	ldr	w8, [sp, #56]
  455fe0:	cbnz	w8, 456094 <ASN1_generate_nconf@plt+0x37794>
  455fe4:	ldr	w8, [sp, #60]
  455fe8:	cbnz	w8, 456094 <ASN1_generate_nconf@plt+0x37794>
  455fec:	ldr	w8, [sp, #64]
  455ff0:	cmp	w8, #0x4
  455ff4:	b.ne	456014 <ASN1_generate_nconf@plt+0x37714>  // b.any
  455ff8:	ldur	x1, [x29, #-40]
  455ffc:	ldur	x2, [x29, #-24]
  456000:	adrp	x0, 41e000 <X509_delete_ext@plt>
  456004:	add	x0, x0, #0x30
  456008:	bl	41d290 <ASN1_i2d_bio@plt>
  45600c:	str	w0, [sp, #44]
  456010:	b	456070 <ASN1_generate_nconf@plt+0x37770>
  456014:	ldr	w8, [sp, #64]
  456018:	mov	w9, #0x8005                	// #32773
  45601c:	cmp	w8, w9
  456020:	b.ne	456038 <ASN1_generate_nconf@plt+0x37738>  // b.any
  456024:	ldur	x0, [x29, #-40]
  456028:	ldur	x1, [x29, #-24]
  45602c:	bl	41b520 <PEM_write_bio_SSL_SESSION@plt>
  456030:	str	w0, [sp, #44]
  456034:	b	456070 <ASN1_generate_nconf@plt+0x37770>
  456038:	ldr	w8, [sp, #64]
  45603c:	cmp	w8, #0xe
  456040:	b.ne	456058 <ASN1_generate_nconf@plt+0x37758>  // b.any
  456044:	ldur	x0, [x29, #-40]
  456048:	ldur	x1, [x29, #-24]
  45604c:	bl	41d520 <SSL_SESSION_print_keylog@plt>
  456050:	str	w0, [sp, #44]
  456054:	b	456070 <ASN1_generate_nconf@plt+0x37770>
  456058:	ldr	x8, [sp, #16]
  45605c:	ldr	x0, [x8]
  456060:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  456064:	add	x1, x1, #0x245
  456068:	bl	4196e0 <BIO_printf@plt>
  45606c:	b	456124 <ASN1_generate_nconf@plt+0x37824>
  456070:	ldr	w8, [sp, #44]
  456074:	cbnz	w8, 456090 <ASN1_generate_nconf@plt+0x37790>
  456078:	ldr	x8, [sp, #16]
  45607c:	ldr	x0, [x8]
  456080:	adrp	x1, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  456084:	add	x1, x1, #0x65c
  456088:	bl	4196e0 <BIO_printf@plt>
  45608c:	b	456124 <ASN1_generate_nconf@plt+0x37824>
  456090:	b	456120 <ASN1_generate_nconf@plt+0x37820>
  456094:	ldr	w8, [sp, #56]
  456098:	cbnz	w8, 456120 <ASN1_generate_nconf@plt+0x37820>
  45609c:	ldur	x8, [x29, #-32]
  4560a0:	cbz	x8, 456120 <ASN1_generate_nconf@plt+0x37820>
  4560a4:	ldr	w8, [sp, #64]
  4560a8:	cmp	w8, #0x4
  4560ac:	b.ne	4560c4 <ASN1_generate_nconf@plt+0x377c4>  // b.any
  4560b0:	ldur	x0, [x29, #-40]
  4560b4:	ldur	x1, [x29, #-32]
  4560b8:	bl	41d2e0 <i2d_X509_bio@plt>
  4560bc:	str	w0, [sp, #44]
  4560c0:	b	456100 <ASN1_generate_nconf@plt+0x37800>
  4560c4:	ldr	w8, [sp, #64]
  4560c8:	mov	w9, #0x8005                	// #32773
  4560cc:	cmp	w8, w9
  4560d0:	b.ne	4560e8 <ASN1_generate_nconf@plt+0x377e8>  // b.any
  4560d4:	ldur	x0, [x29, #-40]
  4560d8:	ldur	x1, [x29, #-32]
  4560dc:	bl	41ab30 <PEM_write_bio_X509@plt>
  4560e0:	str	w0, [sp, #44]
  4560e4:	b	456100 <ASN1_generate_nconf@plt+0x37800>
  4560e8:	ldr	x8, [sp, #16]
  4560ec:	ldr	x0, [x8]
  4560f0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4560f4:	add	x1, x1, #0x245
  4560f8:	bl	4196e0 <BIO_printf@plt>
  4560fc:	b	456124 <ASN1_generate_nconf@plt+0x37824>
  456100:	ldr	w8, [sp, #44]
  456104:	cbnz	w8, 456120 <ASN1_generate_nconf@plt+0x37820>
  456108:	ldr	x8, [sp, #16]
  45610c:	ldr	x0, [x8]
  456110:	adrp	x1, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  456114:	add	x1, x1, #0x679
  456118:	bl	4196e0 <BIO_printf@plt>
  45611c:	b	456124 <ASN1_generate_nconf@plt+0x37824>
  456120:	str	wzr, [sp, #48]
  456124:	ldur	x0, [x29, #-40]
  456128:	bl	41cde0 <BIO_free_all@plt>
  45612c:	ldur	x0, [x29, #-24]
  456130:	bl	4197a0 <SSL_SESSION_free@plt>
  456134:	ldr	w0, [sp, #48]
  456138:	ldp	x29, x30, [sp, #144]
  45613c:	add	sp, sp, #0xa0
  456140:	ret
  456144:	sub	sp, sp, #0x40
  456148:	stp	x29, x30, [sp, #48]
  45614c:	add	x29, sp, #0x30
  456150:	mov	x8, xzr
  456154:	stur	x0, [x29, #-8]
  456158:	stur	w1, [x29, #-12]
  45615c:	str	x8, [sp, #24]
  456160:	str	x8, [sp, #16]
  456164:	ldur	x0, [x29, #-8]
  456168:	ldur	w2, [x29, #-12]
  45616c:	mov	w1, #0x72                  	// #114
  456170:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  456174:	str	x0, [sp, #16]
  456178:	ldr	x8, [sp, #16]
  45617c:	cbnz	x8, 456184 <ASN1_generate_nconf@plt+0x37884>
  456180:	b	45620c <ASN1_generate_nconf@plt+0x3790c>
  456184:	ldur	w8, [x29, #-12]
  456188:	cmp	w8, #0x4
  45618c:	b.ne	4561b8 <ASN1_generate_nconf@plt+0x378b8>  // b.any
  456190:	ldr	x2, [sp, #16]
  456194:	adrp	x0, 41a000 <SSL_get_current_cipher@plt>
  456198:	add	x0, x0, #0x290
  45619c:	adrp	x1, 41c000 <fork@plt>
  4561a0:	add	x1, x1, #0x60
  4561a4:	mov	x8, xzr
  4561a8:	mov	x3, x8
  4561ac:	bl	419830 <ASN1_d2i_bio@plt>
  4561b0:	str	x0, [sp, #24]
  4561b4:	b	4561d4 <ASN1_generate_nconf@plt+0x378d4>
  4561b8:	ldr	x0, [sp, #16]
  4561bc:	mov	x8, xzr
  4561c0:	mov	x1, x8
  4561c4:	mov	x2, x8
  4561c8:	mov	x3, x8
  4561cc:	bl	41c500 <PEM_read_bio_SSL_SESSION@plt>
  4561d0:	str	x0, [sp, #24]
  4561d4:	ldr	x8, [sp, #24]
  4561d8:	cbnz	x8, 45620c <ASN1_generate_nconf@plt+0x3790c>
  4561dc:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4561e0:	add	x8, x8, #0xc0
  4561e4:	ldr	x0, [x8]
  4561e8:	adrp	x1, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  4561ec:	add	x1, x1, #0x68f
  4561f0:	str	x8, [sp, #8]
  4561f4:	bl	4196e0 <BIO_printf@plt>
  4561f8:	ldr	x8, [sp, #8]
  4561fc:	ldr	x9, [x8]
  456200:	mov	x0, x9
  456204:	bl	41e780 <ERR_print_errors@plt>
  456208:	b	45620c <ASN1_generate_nconf@plt+0x3790c>
  45620c:	ldr	x0, [sp, #16]
  456210:	bl	41de90 <BIO_free@plt>
  456214:	ldr	x8, [sp, #24]
  456218:	mov	x0, x8
  45621c:	ldp	x29, x30, [sp, #48]
  456220:	add	sp, sp, #0x40
  456224:	ret
  456228:	sub	sp, sp, #0x1b0
  45622c:	stp	x29, x30, [sp, #400]
  456230:	str	x28, [sp, #416]
  456234:	add	x29, sp, #0x190
  456238:	mov	x8, xzr
  45623c:	mov	w9, #0x40                  	// #64
  456240:	mov	w10, #0x8007                	// #32775
  456244:	mov	w11, #0x8005                	// #32773
  456248:	adrp	x12, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  45624c:	add	x12, x12, #0xec1
  456250:	adrp	x13, 4b1000 <stdin@@GLIBC_2.17+0x10>
  456254:	add	x13, x13, #0xc0
  456258:	stur	w0, [x29, #-8]
  45625c:	stur	x1, [x29, #-16]
  456260:	stur	x8, [x29, #-24]
  456264:	stur	x8, [x29, #-32]
  456268:	stur	x8, [x29, #-40]
  45626c:	stur	x8, [x29, #-48]
  456270:	stur	x8, [x29, #-56]
  456274:	stur	x8, [x29, #-64]
  456278:	stur	x8, [x29, #-72]
  45627c:	stur	x8, [x29, #-80]
  456280:	stur	x8, [x29, #-88]
  456284:	stur	x8, [x29, #-96]
  456288:	stur	x8, [x29, #-104]
  45628c:	stur	x8, [x29, #-112]
  456290:	stur	x8, [x29, #-120]
  456294:	stur	x8, [x29, #-128]
  456298:	stur	x8, [x29, #-136]
  45629c:	stur	x8, [x29, #-144]
  4562a0:	stur	x8, [x29, #-152]
  4562a4:	stur	x8, [x29, #-160]
  4562a8:	stur	x8, [x29, #-168]
  4562ac:	stur	x8, [x29, #-176]
  4562b0:	stur	x8, [x29, #-184]
  4562b4:	stur	x8, [x29, #-192]
  4562b8:	str	x8, [sp, #200]
  4562bc:	str	x8, [sp, #192]
  4562c0:	str	x8, [sp, #184]
  4562c4:	str	x8, [sp, #176]
  4562c8:	str	x8, [sp, #168]
  4562cc:	str	x8, [sp, #160]
  4562d0:	str	x8, [sp, #152]
  4562d4:	str	x8, [sp, #144]
  4562d8:	str	x8, [sp, #136]
  4562dc:	str	wzr, [sp, #128]
  4562e0:	str	wzr, [sp, #124]
  4562e4:	str	w9, [sp, #120]
  4562e8:	str	wzr, [sp, #116]
  4562ec:	str	wzr, [sp, #112]
  4562f0:	str	wzr, [sp, #108]
  4562f4:	str	w10, [sp, #104]
  4562f8:	str	w10, [sp, #100]
  4562fc:	str	w11, [sp, #96]
  456300:	str	wzr, [sp, #92]
  456304:	str	wzr, [sp, #88]
  456308:	str	x8, [sp, #80]
  45630c:	str	x12, [sp, #72]
  456310:	str	x13, [sp, #40]
  456314:	bl	419bf0 <X509_VERIFY_PARAM_new@plt>
  456318:	stur	x0, [x29, #-128]
  45631c:	cbnz	x0, 45632c <ASN1_generate_nconf@plt+0x37a2c>
  456320:	mov	w8, #0x1                   	// #1
  456324:	stur	w8, [x29, #-4]
  456328:	b	4574ec <ASN1_generate_nconf@plt+0x38bec>
  45632c:	ldur	w0, [x29, #-8]
  456330:	ldur	x1, [x29, #-16]
  456334:	adrp	x2, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  456338:	add	x2, x2, #0x810
  45633c:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  456340:	stur	x0, [x29, #-168]
  456344:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  456348:	str	w0, [sp, #132]
  45634c:	cbz	w0, 456a20 <ASN1_generate_nconf@plt+0x38120>
  456350:	ldr	w8, [sp, #132]
  456354:	add	w9, w8, #0x1
  456358:	cmp	w9, #0x1
  45635c:	str	w8, [sp, #36]
  456360:	b.ls	456664 <ASN1_generate_nconf@plt+0x37d64>  // b.plast
  456364:	b	456368 <ASN1_generate_nconf@plt+0x37a68>
  456368:	ldr	w8, [sp, #36]
  45636c:	cmp	w8, #0x1
  456370:	b.eq	456680 <ASN1_generate_nconf@plt+0x37d80>  // b.none
  456374:	b	456378 <ASN1_generate_nconf@plt+0x37a78>
  456378:	ldr	w8, [sp, #36]
  45637c:	cmp	w8, #0x2
  456380:	b.eq	4566e4 <ASN1_generate_nconf@plt+0x37de4>  // b.none
  456384:	b	456388 <ASN1_generate_nconf@plt+0x37a88>
  456388:	ldr	w8, [sp, #36]
  45638c:	cmp	w8, #0x3
  456390:	b.eq	4566f0 <ASN1_generate_nconf@plt+0x37df0>  // b.none
  456394:	b	456398 <ASN1_generate_nconf@plt+0x37a98>
  456398:	ldr	w8, [sp, #36]
  45639c:	cmp	w8, #0x4
  4563a0:	b.eq	4566fc <ASN1_generate_nconf@plt+0x37dfc>  // b.none
  4563a4:	b	4563a8 <ASN1_generate_nconf@plt+0x37aa8>
  4563a8:	ldr	w8, [sp, #36]
  4563ac:	cmp	w8, #0x5
  4563b0:	b.eq	456708 <ASN1_generate_nconf@plt+0x37e08>  // b.none
  4563b4:	b	4563b8 <ASN1_generate_nconf@plt+0x37ab8>
  4563b8:	ldr	w8, [sp, #36]
  4563bc:	cmp	w8, #0x6
  4563c0:	b.eq	456714 <ASN1_generate_nconf@plt+0x37e14>  // b.none
  4563c4:	b	4563c8 <ASN1_generate_nconf@plt+0x37ac8>
  4563c8:	ldr	w8, [sp, #36]
  4563cc:	cmp	w8, #0x7
  4563d0:	b.eq	456720 <ASN1_generate_nconf@plt+0x37e20>  // b.none
  4563d4:	b	4563d8 <ASN1_generate_nconf@plt+0x37ad8>
  4563d8:	ldr	w8, [sp, #36]
  4563dc:	cmp	w8, #0x8
  4563e0:	b.eq	45672c <ASN1_generate_nconf@plt+0x37e2c>  // b.none
  4563e4:	b	4563e8 <ASN1_generate_nconf@plt+0x37ae8>
  4563e8:	ldr	w8, [sp, #36]
  4563ec:	cmp	w8, #0x9
  4563f0:	b.eq	45673c <ASN1_generate_nconf@plt+0x37e3c>  // b.none
  4563f4:	b	4563f8 <ASN1_generate_nconf@plt+0x37af8>
  4563f8:	ldr	w8, [sp, #36]
  4563fc:	cmp	w8, #0xa
  456400:	b.eq	45674c <ASN1_generate_nconf@plt+0x37e4c>  // b.none
  456404:	b	456408 <ASN1_generate_nconf@plt+0x37b08>
  456408:	ldr	w8, [sp, #36]
  45640c:	cmp	w8, #0xb
  456410:	b.eq	45675c <ASN1_generate_nconf@plt+0x37e5c>  // b.none
  456414:	b	456418 <ASN1_generate_nconf@plt+0x37b18>
  456418:	ldr	w8, [sp, #36]
  45641c:	cmp	w8, #0xc
  456420:	b.eq	45676c <ASN1_generate_nconf@plt+0x37e6c>  // b.none
  456424:	b	456428 <ASN1_generate_nconf@plt+0x37b28>
  456428:	ldr	w8, [sp, #36]
  45642c:	cmp	w8, #0xd
  456430:	b.eq	45677c <ASN1_generate_nconf@plt+0x37e7c>  // b.none
  456434:	b	456438 <ASN1_generate_nconf@plt+0x37b38>
  456438:	ldr	w8, [sp, #36]
  45643c:	cmp	w8, #0xe
  456440:	b.eq	45678c <ASN1_generate_nconf@plt+0x37e8c>  // b.none
  456444:	b	456448 <ASN1_generate_nconf@plt+0x37b48>
  456448:	ldr	w8, [sp, #36]
  45644c:	cmp	w8, #0xf
  456450:	b.eq	45679c <ASN1_generate_nconf@plt+0x37e9c>  // b.none
  456454:	b	456458 <ASN1_generate_nconf@plt+0x37b58>
  456458:	ldr	w8, [sp, #36]
  45645c:	cmp	w8, #0x10
  456460:	b.eq	4567ac <ASN1_generate_nconf@plt+0x37eac>  // b.none
  456464:	b	456468 <ASN1_generate_nconf@plt+0x37b68>
  456468:	ldr	w8, [sp, #36]
  45646c:	cmp	w8, #0x11
  456470:	b.eq	4567bc <ASN1_generate_nconf@plt+0x37ebc>  // b.none
  456474:	b	456478 <ASN1_generate_nconf@plt+0x37b78>
  456478:	ldr	w8, [sp, #36]
  45647c:	subs	w9, w8, #0x12
  456480:	cmp	w9, #0x1
  456484:	b.ls	4567cc <ASN1_generate_nconf@plt+0x37ecc>  // b.plast
  456488:	b	45648c <ASN1_generate_nconf@plt+0x37b8c>
  45648c:	ldr	w8, [sp, #36]
  456490:	cmp	w8, #0x14
  456494:	b.eq	4567d8 <ASN1_generate_nconf@plt+0x37ed8>  // b.none
  456498:	b	45649c <ASN1_generate_nconf@plt+0x37b9c>
  45649c:	ldr	w8, [sp, #36]
  4564a0:	cmp	w8, #0x15
  4564a4:	b.eq	4567e0 <ASN1_generate_nconf@plt+0x37ee0>  // b.none
  4564a8:	b	4564ac <ASN1_generate_nconf@plt+0x37bac>
  4564ac:	ldr	w8, [sp, #36]
  4564b0:	cmp	w8, #0x16
  4564b4:	b.eq	456814 <ASN1_generate_nconf@plt+0x37f14>  // b.none
  4564b8:	b	4564bc <ASN1_generate_nconf@plt+0x37bbc>
  4564bc:	ldr	w8, [sp, #36]
  4564c0:	cmp	w8, #0x17
  4564c4:	b.eq	45682c <ASN1_generate_nconf@plt+0x37f2c>  // b.none
  4564c8:	b	4564cc <ASN1_generate_nconf@plt+0x37bcc>
  4564cc:	ldr	w8, [sp, #36]
  4564d0:	cmp	w8, #0x18
  4564d4:	b.eq	456838 <ASN1_generate_nconf@plt+0x37f38>  // b.none
  4564d8:	b	4564dc <ASN1_generate_nconf@plt+0x37bdc>
  4564dc:	ldr	w8, [sp, #36]
  4564e0:	cmp	w8, #0x19
  4564e4:	b.eq	456844 <ASN1_generate_nconf@plt+0x37f44>  // b.none
  4564e8:	b	4564ec <ASN1_generate_nconf@plt+0x37bec>
  4564ec:	ldr	w8, [sp, #36]
  4564f0:	cmp	w8, #0x1a
  4564f4:	b.eq	456850 <ASN1_generate_nconf@plt+0x37f50>  // b.none
  4564f8:	b	4564fc <ASN1_generate_nconf@plt+0x37bfc>
  4564fc:	ldr	w8, [sp, #36]
  456500:	cmp	w8, #0x1b
  456504:	b.eq	45685c <ASN1_generate_nconf@plt+0x37f5c>  // b.none
  456508:	b	45650c <ASN1_generate_nconf@plt+0x37c0c>
  45650c:	ldr	w8, [sp, #36]
  456510:	cmp	w8, #0x1c
  456514:	b.eq	4568d0 <ASN1_generate_nconf@plt+0x37fd0>  // b.none
  456518:	b	45651c <ASN1_generate_nconf@plt+0x37c1c>
  45651c:	ldr	w8, [sp, #36]
  456520:	cmp	w8, #0x1d
  456524:	b.eq	4568dc <ASN1_generate_nconf@plt+0x37fdc>  // b.none
  456528:	b	45652c <ASN1_generate_nconf@plt+0x37c2c>
  45652c:	ldr	w8, [sp, #36]
  456530:	cmp	w8, #0x1e
  456534:	b.eq	4568f4 <ASN1_generate_nconf@plt+0x37ff4>  // b.none
  456538:	b	45653c <ASN1_generate_nconf@plt+0x37c3c>
  45653c:	ldr	w8, [sp, #36]
  456540:	cmp	w8, #0x1f
  456544:	b.eq	45690c <ASN1_generate_nconf@plt+0x3800c>  // b.none
  456548:	b	45654c <ASN1_generate_nconf@plt+0x37c4c>
  45654c:	ldr	w8, [sp, #36]
  456550:	cmp	w8, #0x20
  456554:	b.eq	456994 <ASN1_generate_nconf@plt+0x38094>  // b.none
  456558:	b	45655c <ASN1_generate_nconf@plt+0x37c5c>
  45655c:	ldr	w8, [sp, #36]
  456560:	cmp	w8, #0x21
  456564:	b.eq	4569b0 <ASN1_generate_nconf@plt+0x380b0>  // b.none
  456568:	b	45656c <ASN1_generate_nconf@plt+0x37c6c>
  45656c:	ldr	w8, [sp, #36]
  456570:	cmp	w8, #0x22
  456574:	b.eq	4569bc <ASN1_generate_nconf@plt+0x380bc>  // b.none
  456578:	b	45657c <ASN1_generate_nconf@plt+0x37c7c>
  45657c:	ldr	w8, [sp, #36]
  456580:	cmp	w8, #0x5dc
  456584:	b.eq	4567fc <ASN1_generate_nconf@plt+0x37efc>  // b.none
  456588:	b	45658c <ASN1_generate_nconf@plt+0x37c8c>
  45658c:	ldr	w8, [sp, #36]
  456590:	subs	w9, w8, #0x5dd
  456594:	cmp	w9, #0x1
  456598:	b.ls	456800 <ASN1_generate_nconf@plt+0x37f00>  // b.plast
  45659c:	b	4565a0 <ASN1_generate_nconf@plt+0x37ca0>
  4565a0:	ldr	w8, [sp, #36]
  4565a4:	cmp	w8, #0x5df
  4565a8:	b.eq	4567fc <ASN1_generate_nconf@plt+0x37efc>  // b.none
  4565ac:	b	4565b0 <ASN1_generate_nconf@plt+0x37cb0>
  4565b0:	ldr	w8, [sp, #36]
  4565b4:	cmp	w8, #0x7d0
  4565b8:	b.eq	4569f8 <ASN1_generate_nconf@plt+0x380f8>  // b.none
  4565bc:	b	4565c0 <ASN1_generate_nconf@plt+0x37cc0>
  4565c0:	ldr	w8, [sp, #36]
  4565c4:	subs	w9, w8, #0x7d1
  4565c8:	cmp	w9, #0x1d
  4565cc:	b.ls	4569fc <ASN1_generate_nconf@plt+0x380fc>  // b.plast
  4565d0:	b	4565d4 <ASN1_generate_nconf@plt+0x37cd4>
  4565d4:	ldr	w8, [sp, #36]
  4565d8:	cmp	w8, #0x7ef
  4565dc:	b.eq	4569f8 <ASN1_generate_nconf@plt+0x380f8>  // b.none
  4565e0:	b	4565e4 <ASN1_generate_nconf@plt+0x37ce4>
  4565e4:	ldr	w8, [sp, #36]
  4565e8:	cmp	w8, #0x7f0
  4565ec:	b.eq	4569c8 <ASN1_generate_nconf@plt+0x380c8>  // b.none
  4565f0:	b	4565f4 <ASN1_generate_nconf@plt+0x37cf4>
  4565f4:	ldr	w8, [sp, #36]
  4565f8:	cmp	w8, #0x7f1
  4565fc:	b.eq	4569d4 <ASN1_generate_nconf@plt+0x380d4>  // b.none
  456600:	b	456604 <ASN1_generate_nconf@plt+0x37d04>
  456604:	ldr	w8, [sp, #36]
  456608:	cmp	w8, #0x7f2
  45660c:	b.eq	4569e0 <ASN1_generate_nconf@plt+0x380e0>  // b.none
  456610:	b	456614 <ASN1_generate_nconf@plt+0x37d14>
  456614:	ldr	w8, [sp, #36]
  456618:	cmp	w8, #0x7f3
  45661c:	b.eq	4566b0 <ASN1_generate_nconf@plt+0x37db0>  // b.none
  456620:	b	456624 <ASN1_generate_nconf@plt+0x37d24>
  456624:	ldr	w8, [sp, #36]
  456628:	cmp	w8, #0x7f4
  45662c:	b.eq	456694 <ASN1_generate_nconf@plt+0x37d94>  // b.none
  456630:	b	456634 <ASN1_generate_nconf@plt+0x37d34>
  456634:	ldr	w8, [sp, #36]
  456638:	cmp	w8, #0x7f5
  45663c:	b.eq	4566d8 <ASN1_generate_nconf@plt+0x37dd8>  // b.none
  456640:	b	456644 <ASN1_generate_nconf@plt+0x37d44>
  456644:	ldr	w8, [sp, #36]
  456648:	cmp	w8, #0x7f6
  45664c:	b.eq	4566bc <ASN1_generate_nconf@plt+0x37dbc>  // b.none
  456650:	b	456654 <ASN1_generate_nconf@plt+0x37d54>
  456654:	ldr	w8, [sp, #36]
  456658:	cmp	w8, #0x7f7
  45665c:	b.eq	4569ec <ASN1_generate_nconf@plt+0x380ec>  // b.none
  456660:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  456664:	ldr	x8, [sp, #40]
  456668:	ldr	x0, [x8]
  45666c:	ldur	x2, [x29, #-168]
  456670:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  456674:	add	x1, x1, #0x466
  456678:	bl	4196e0 <BIO_printf@plt>
  45667c:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  456680:	adrp	x0, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  456684:	add	x0, x0, #0x810
  456688:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  45668c:	str	wzr, [sp, #112]
  456690:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  456694:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  456698:	mov	x1, #0xa                   	// #10
  45669c:	add	x2, sp, #0x68
  4566a0:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  4566a4:	cbnz	w0, 4566ac <ASN1_generate_nconf@plt+0x37dac>
  4566a8:	b	456664 <ASN1_generate_nconf@plt+0x37d64>
  4566ac:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  4566b0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4566b4:	str	x0, [sp, #200]
  4566b8:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  4566bc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4566c0:	mov	x1, #0xa                   	// #10
  4566c4:	add	x2, sp, #0x64
  4566c8:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  4566cc:	cbnz	w0, 4566d4 <ASN1_generate_nconf@plt+0x37dd4>
  4566d0:	b	456664 <ASN1_generate_nconf@plt+0x37d64>
  4566d4:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  4566d8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4566dc:	str	x0, [sp, #192]
  4566e0:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  4566e4:	mov	w8, #0x11                  	// #17
  4566e8:	str	w8, [sp, #116]
  4566ec:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  4566f0:	mov	w8, #0x22                  	// #34
  4566f4:	str	w8, [sp, #116]
  4566f8:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  4566fc:	mov	w8, #0x53                  	// #83
  456700:	str	w8, [sp, #116]
  456704:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  456708:	mov	w8, #0x76                  	// #118
  45670c:	str	w8, [sp, #116]
  456710:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  456714:	mov	w8, #0x24                  	// #36
  456718:	str	w8, [sp, #116]
  45671c:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  456720:	mov	w8, #0x35                  	// #53
  456724:	str	w8, [sp, #116]
  456728:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  45672c:	ldr	w8, [sp, #120]
  456730:	orr	w8, w8, #0x1
  456734:	str	w8, [sp, #120]
  456738:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  45673c:	ldr	w8, [sp, #120]
  456740:	orr	w8, w8, #0x10
  456744:	str	w8, [sp, #120]
  456748:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  45674c:	ldr	w8, [sp, #120]
  456750:	orr	w8, w8, #0x20
  456754:	str	w8, [sp, #120]
  456758:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  45675c:	ldr	w8, [sp, #120]
  456760:	orr	w8, w8, #0x8
  456764:	str	w8, [sp, #120]
  456768:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  45676c:	ldr	w8, [sp, #120]
  456770:	orr	w8, w8, #0x2
  456774:	str	w8, [sp, #120]
  456778:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  45677c:	ldr	w8, [sp, #120]
  456780:	orr	w8, w8, #0x100
  456784:	str	w8, [sp, #120]
  456788:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  45678c:	ldr	w8, [sp, #120]
  456790:	and	w8, w8, #0xffffffbf
  456794:	str	w8, [sp, #120]
  456798:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  45679c:	ldr	w8, [sp, #120]
  4567a0:	orr	w8, w8, #0x200
  4567a4:	str	w8, [sp, #120]
  4567a8:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  4567ac:	ldr	w8, [sp, #120]
  4567b0:	orr	w8, w8, #0x80
  4567b4:	str	w8, [sp, #120]
  4567b8:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  4567bc:	ldr	w8, [sp, #120]
  4567c0:	orr	w8, w8, #0x4
  4567c4:	str	w8, [sp, #120]
  4567c8:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  4567cc:	mov	w8, #0x1                   	// #1
  4567d0:	str	w8, [sp, #108]
  4567d4:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  4567d8:	str	wzr, [sp, #108]
  4567dc:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  4567e0:	ldr	w8, [sp, #120]
  4567e4:	orr	w8, w8, #0x800
  4567e8:	str	w8, [sp, #120]
  4567ec:	adrp	x9, 489000 <ASN1_generate_nconf@plt+0x6a700>
  4567f0:	add	x9, x9, #0x7b4
  4567f4:	str	x9, [sp, #72]
  4567f8:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  4567fc:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  456800:	ldr	w0, [sp, #132]
  456804:	bl	46a49c <ASN1_generate_nconf@plt+0x4bb9c>
  456808:	cbnz	w0, 456810 <ASN1_generate_nconf@plt+0x37f10>
  45680c:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  456810:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  456814:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  456818:	mov	w8, wzr
  45681c:	mov	w1, w8
  456820:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  456824:	str	x0, [sp, #80]
  456828:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  45682c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  456830:	str	x0, [sp, #168]
  456834:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  456838:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  45683c:	str	x0, [sp, #152]
  456840:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  456844:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  456848:	str	x0, [sp, #144]
  45684c:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  456850:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  456854:	str	x0, [sp, #136]
  456858:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  45685c:	ldr	x8, [sp, #184]
  456860:	cbz	x8, 4568c4 <ASN1_generate_nconf@plt+0x37fc4>
  456864:	ldur	x8, [x29, #-64]
  456868:	cbnz	x8, 45687c <ASN1_generate_nconf@plt+0x37f7c>
  45686c:	bl	457500 <ASN1_generate_nconf@plt+0x38c00>
  456870:	stur	x0, [x29, #-64]
  456874:	cbnz	x0, 45687c <ASN1_generate_nconf@plt+0x37f7c>
  456878:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  45687c:	ldur	x0, [x29, #-64]
  456880:	ldr	x1, [sp, #184]
  456884:	bl	457514 <ASN1_generate_nconf@plt+0x38c14>
  456888:	ldur	x8, [x29, #-184]
  45688c:	cbnz	x8, 456898 <ASN1_generate_nconf@plt+0x37f98>
  456890:	ldr	x8, [sp, #184]
  456894:	stur	x8, [x29, #-184]
  456898:	ldur	x8, [x29, #-72]
  45689c:	cbnz	x8, 4568b0 <ASN1_generate_nconf@plt+0x37fb0>
  4568a0:	bl	457500 <ASN1_generate_nconf@plt+0x38c00>
  4568a4:	stur	x0, [x29, #-72]
  4568a8:	cbnz	x0, 4568b0 <ASN1_generate_nconf@plt+0x37fb0>
  4568ac:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  4568b0:	ldur	x0, [x29, #-72]
  4568b4:	ldur	x1, [x29, #-184]
  4568b8:	bl	457514 <ASN1_generate_nconf@plt+0x38c14>
  4568bc:	mov	x8, xzr
  4568c0:	stur	x8, [x29, #-184]
  4568c4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4568c8:	str	x0, [sp, #184]
  4568cc:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  4568d0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4568d4:	str	x0, [sp, #176]
  4568d8:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  4568dc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4568e0:	sub	x1, x29, #0x90
  4568e4:	bl	471348 <ASN1_generate_nconf@plt+0x52a48>
  4568e8:	cbnz	w0, 4568f0 <ASN1_generate_nconf@plt+0x37ff0>
  4568ec:	b	456664 <ASN1_generate_nconf@plt+0x37d64>
  4568f0:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  4568f4:	bl	472534 <ASN1_generate_nconf@plt+0x53c34>
  4568f8:	sub	x1, x29, #0x88
  4568fc:	bl	4712d4 <ASN1_generate_nconf@plt+0x529d4>
  456900:	cbnz	w0, 456908 <ASN1_generate_nconf@plt+0x38008>
  456904:	b	456664 <ASN1_generate_nconf@plt+0x37d64>
  456908:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  45690c:	ldur	x8, [x29, #-184]
  456910:	cbz	x8, 456988 <ASN1_generate_nconf@plt+0x38088>
  456914:	ldr	x8, [sp, #184]
  456918:	cbnz	x8, 456938 <ASN1_generate_nconf@plt+0x38038>
  45691c:	ldr	x8, [sp, #40]
  456920:	ldr	x0, [x8]
  456924:	ldur	x2, [x29, #-168]
  456928:	adrp	x1, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  45692c:	add	x1, x1, #0x755
  456930:	bl	4196e0 <BIO_printf@plt>
  456934:	b	456664 <ASN1_generate_nconf@plt+0x37d64>
  456938:	ldur	x8, [x29, #-64]
  45693c:	cbnz	x8, 456950 <ASN1_generate_nconf@plt+0x38050>
  456940:	bl	457500 <ASN1_generate_nconf@plt+0x38c00>
  456944:	stur	x0, [x29, #-64]
  456948:	cbnz	x0, 456950 <ASN1_generate_nconf@plt+0x38050>
  45694c:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  456950:	ldur	x0, [x29, #-64]
  456954:	ldr	x1, [sp, #184]
  456958:	bl	457514 <ASN1_generate_nconf@plt+0x38c14>
  45695c:	mov	x8, xzr
  456960:	str	x8, [sp, #184]
  456964:	ldur	x8, [x29, #-72]
  456968:	cbnz	x8, 45697c <ASN1_generate_nconf@plt+0x3807c>
  45696c:	bl	457500 <ASN1_generate_nconf@plt+0x38c00>
  456970:	stur	x0, [x29, #-72]
  456974:	cbnz	x0, 45697c <ASN1_generate_nconf@plt+0x3807c>
  456978:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  45697c:	ldur	x0, [x29, #-72]
  456980:	ldur	x1, [x29, #-184]
  456984:	bl	457514 <ASN1_generate_nconf@plt+0x38c14>
  456988:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  45698c:	stur	x0, [x29, #-184]
  456990:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  456994:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  456998:	mov	x1, #0x7be                 	// #1982
  45699c:	add	x2, sp, #0x60
  4569a0:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  4569a4:	cbnz	w0, 4569ac <ASN1_generate_nconf@plt+0x380ac>
  4569a8:	b	456664 <ASN1_generate_nconf@plt+0x37d64>
  4569ac:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  4569b0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4569b4:	stur	x0, [x29, #-176]
  4569b8:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  4569bc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4569c0:	stur	x0, [x29, #-152]
  4569c4:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  4569c8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4569cc:	stur	x0, [x29, #-160]
  4569d0:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  4569d4:	mov	w8, #0x1                   	// #1
  4569d8:	str	w8, [sp, #124]
  4569dc:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  4569e0:	mov	w8, #0x1                   	// #1
  4569e4:	str	w8, [sp, #128]
  4569e8:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  4569ec:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4569f0:	stur	x0, [x29, #-192]
  4569f4:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  4569f8:	b	456a1c <ASN1_generate_nconf@plt+0x3811c>
  4569fc:	ldr	w0, [sp, #132]
  456a00:	ldur	x1, [x29, #-128]
  456a04:	bl	471ab8 <ASN1_generate_nconf@plt+0x531b8>
  456a08:	cbnz	w0, 456a10 <ASN1_generate_nconf@plt+0x38110>
  456a0c:	b	456664 <ASN1_generate_nconf@plt+0x37d64>
  456a10:	ldr	w8, [sp, #92]
  456a14:	add	w8, w8, #0x1
  456a18:	str	w8, [sp, #92]
  456a1c:	b	456344 <ASN1_generate_nconf@plt+0x37a44>
  456a20:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  456a24:	stur	w0, [x29, #-8]
  456a28:	bl	472544 <ASN1_generate_nconf@plt+0x53c44>
  456a2c:	stur	x0, [x29, #-16]
  456a30:	ldr	w8, [sp, #116]
  456a34:	and	w8, w8, #0x40
  456a38:	cbnz	w8, 456a64 <ASN1_generate_nconf@plt+0x38164>
  456a3c:	ldur	x8, [x29, #-72]
  456a40:	cbnz	x8, 456a4c <ASN1_generate_nconf@plt+0x3814c>
  456a44:	ldur	x8, [x29, #-64]
  456a48:	cbz	x8, 456a64 <ASN1_generate_nconf@plt+0x38164>
  456a4c:	ldr	x8, [sp, #40]
  456a50:	ldr	x0, [x8]
  456a54:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  456a58:	add	x1, x1, #0x892
  456a5c:	bl	41a930 <BIO_puts@plt>
  456a60:	b	456664 <ASN1_generate_nconf@plt+0x37d64>
  456a64:	ldr	w8, [sp, #116]
  456a68:	and	w8, w8, #0x40
  456a6c:	cbz	w8, 456b28 <ASN1_generate_nconf@plt+0x38228>
  456a70:	ldur	x8, [x29, #-184]
  456a74:	cbz	x8, 456a98 <ASN1_generate_nconf@plt+0x38198>
  456a78:	ldr	x8, [sp, #184]
  456a7c:	cbnz	x8, 456a98 <ASN1_generate_nconf@plt+0x38198>
  456a80:	ldr	x8, [sp, #40]
  456a84:	ldr	x0, [x8]
  456a88:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  456a8c:	add	x1, x1, #0x7ec
  456a90:	bl	41a930 <BIO_puts@plt>
  456a94:	b	456664 <ASN1_generate_nconf@plt+0x37d64>
  456a98:	ldr	x8, [sp, #184]
  456a9c:	cbz	x8, 456af8 <ASN1_generate_nconf@plt+0x381f8>
  456aa0:	ldur	x8, [x29, #-64]
  456aa4:	cbnz	x8, 456ab8 <ASN1_generate_nconf@plt+0x381b8>
  456aa8:	bl	457500 <ASN1_generate_nconf@plt+0x38c00>
  456aac:	stur	x0, [x29, #-64]
  456ab0:	cbnz	x0, 456ab8 <ASN1_generate_nconf@plt+0x381b8>
  456ab4:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  456ab8:	ldur	x0, [x29, #-64]
  456abc:	ldr	x1, [sp, #184]
  456ac0:	bl	457514 <ASN1_generate_nconf@plt+0x38c14>
  456ac4:	ldur	x8, [x29, #-72]
  456ac8:	cbnz	x8, 456adc <ASN1_generate_nconf@plt+0x381dc>
  456acc:	bl	457500 <ASN1_generate_nconf@plt+0x38c00>
  456ad0:	stur	x0, [x29, #-72]
  456ad4:	cbnz	x0, 456adc <ASN1_generate_nconf@plt+0x381dc>
  456ad8:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  456adc:	ldur	x8, [x29, #-184]
  456ae0:	cbnz	x8, 456aec <ASN1_generate_nconf@plt+0x381ec>
  456ae4:	ldr	x8, [sp, #184]
  456ae8:	stur	x8, [x29, #-184]
  456aec:	ldur	x0, [x29, #-72]
  456af0:	ldur	x1, [x29, #-184]
  456af4:	bl	457514 <ASN1_generate_nconf@plt+0x38c14>
  456af8:	ldur	x8, [x29, #-64]
  456afc:	cbnz	x8, 456b18 <ASN1_generate_nconf@plt+0x38218>
  456b00:	ldr	x8, [sp, #40]
  456b04:	ldr	x0, [x8]
  456b08:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  456b0c:	add	x1, x1, #0x8b8
  456b10:	bl	4196e0 <BIO_printf@plt>
  456b14:	b	456664 <ASN1_generate_nconf@plt+0x37d64>
  456b18:	mov	x8, xzr
  456b1c:	str	x8, [sp, #184]
  456b20:	stur	x8, [x29, #-184]
  456b24:	b	456b9c <ASN1_generate_nconf@plt+0x3829c>
  456b28:	ldr	w8, [sp, #116]
  456b2c:	cmp	w8, #0x22
  456b30:	b.ne	456b60 <ASN1_generate_nconf@plt+0x38260>  // b.any
  456b34:	ldr	x8, [sp, #176]
  456b38:	cbnz	x8, 456b5c <ASN1_generate_nconf@plt+0x3825c>
  456b3c:	ldur	x8, [x29, #-184]
  456b40:	cbnz	x8, 456b5c <ASN1_generate_nconf@plt+0x3825c>
  456b44:	ldr	x8, [sp, #40]
  456b48:	ldr	x0, [x8]
  456b4c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  456b50:	add	x1, x1, #0x8d9
  456b54:	bl	4196e0 <BIO_printf@plt>
  456b58:	b	456664 <ASN1_generate_nconf@plt+0x37d64>
  456b5c:	b	456b9c <ASN1_generate_nconf@plt+0x3829c>
  456b60:	ldr	w8, [sp, #116]
  456b64:	cmp	w8, #0x11
  456b68:	b.ne	456b90 <ASN1_generate_nconf@plt+0x38290>  // b.any
  456b6c:	ldur	w8, [x29, #-8]
  456b70:	cbnz	w8, 456b8c <ASN1_generate_nconf@plt+0x3828c>
  456b74:	ldr	x8, [sp, #40]
  456b78:	ldr	x0, [x8]
  456b7c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  456b80:	add	x1, x1, #0x904
  456b84:	bl	4196e0 <BIO_printf@plt>
  456b88:	b	456664 <ASN1_generate_nconf@plt+0x37d64>
  456b8c:	b	456b9c <ASN1_generate_nconf@plt+0x3829c>
  456b90:	ldr	w8, [sp, #116]
  456b94:	cbnz	w8, 456b9c <ASN1_generate_nconf@plt+0x3829c>
  456b98:	b	456664 <ASN1_generate_nconf@plt+0x37d64>
  456b9c:	ldr	x0, [sp, #168]
  456ba0:	mov	x8, xzr
  456ba4:	mov	x1, x8
  456ba8:	add	x2, sp, #0xa0
  456bac:	mov	x3, x8
  456bb0:	bl	46b49c <ASN1_generate_nconf@plt+0x4cb9c>
  456bb4:	cbnz	w0, 456bd0 <ASN1_generate_nconf@plt+0x382d0>
  456bb8:	ldr	x8, [sp, #40]
  456bbc:	ldr	x0, [x8]
  456bc0:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  456bc4:	add	x1, x1, #0x395
  456bc8:	bl	4196e0 <BIO_printf@plt>
  456bcc:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  456bd0:	mov	w8, #0x2                   	// #2
  456bd4:	str	w8, [sp, #112]
  456bd8:	ldr	w8, [sp, #116]
  456bdc:	and	w8, w8, #0x40
  456be0:	cbnz	w8, 456bf0 <ASN1_generate_nconf@plt+0x382f0>
  456be4:	ldr	w8, [sp, #120]
  456be8:	and	w8, w8, #0xffffffbf
  456bec:	str	w8, [sp, #120]
  456bf0:	ldr	w8, [sp, #116]
  456bf4:	and	w8, w8, #0x10
  456bf8:	cbnz	w8, 456c10 <ASN1_generate_nconf@plt+0x38310>
  456bfc:	ldr	w8, [sp, #120]
  456c00:	and	w8, w8, #0x80
  456c04:	cbz	w8, 456c10 <ASN1_generate_nconf@plt+0x38310>
  456c08:	mov	w8, #0x2                   	// #2
  456c0c:	str	w8, [sp, #100]
  456c10:	ldr	w8, [sp, #116]
  456c14:	and	w8, w8, #0x20
  456c18:	cbnz	w8, 456c30 <ASN1_generate_nconf@plt+0x38330>
  456c1c:	ldr	w8, [sp, #120]
  456c20:	and	w8, w8, #0x80
  456c24:	cbz	w8, 456c30 <ASN1_generate_nconf@plt+0x38330>
  456c28:	mov	w8, #0x2                   	// #2
  456c2c:	str	w8, [sp, #104]
  456c30:	ldr	w8, [sp, #116]
  456c34:	cmp	w8, #0x11
  456c38:	b.ne	456cb8 <ASN1_generate_nconf@plt+0x383b8>  // b.any
  456c3c:	ldur	x8, [x29, #-136]
  456c40:	cbnz	x8, 456c4c <ASN1_generate_nconf@plt+0x3834c>
  456c44:	bl	41c9a0 <EVP_des_ede3_cbc@plt>
  456c48:	stur	x0, [x29, #-136]
  456c4c:	bl	457540 <ASN1_generate_nconf@plt+0x38c40>
  456c50:	stur	x0, [x29, #-80]
  456c54:	ldur	x8, [x29, #-80]
  456c58:	cbnz	x8, 456c60 <ASN1_generate_nconf@plt+0x38360>
  456c5c:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  456c60:	ldur	x8, [x29, #-16]
  456c64:	ldr	x8, [x8]
  456c68:	cbz	x8, 456cb8 <ASN1_generate_nconf@plt+0x383b8>
  456c6c:	ldur	x8, [x29, #-16]
  456c70:	ldr	x0, [x8]
  456c74:	mov	w1, #0x8005                	// #32773
  456c78:	adrp	x2, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  456c7c:	add	x2, x2, #0x80c
  456c80:	bl	46bd9c <ASN1_generate_nconf@plt+0x4d49c>
  456c84:	stur	x0, [x29, #-96]
  456c88:	ldur	x8, [x29, #-96]
  456c8c:	cbnz	x8, 456c94 <ASN1_generate_nconf@plt+0x38394>
  456c90:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  456c94:	ldur	x0, [x29, #-80]
  456c98:	ldur	x1, [x29, #-96]
  456c9c:	bl	457554 <ASN1_generate_nconf@plt+0x38c54>
  456ca0:	mov	x8, xzr
  456ca4:	stur	x8, [x29, #-96]
  456ca8:	ldur	x8, [x29, #-16]
  456cac:	add	x8, x8, #0x8
  456cb0:	stur	x8, [x29, #-16]
  456cb4:	b	456c60 <ASN1_generate_nconf@plt+0x38360>
  456cb8:	ldur	x8, [x29, #-176]
  456cbc:	cbz	x8, 456cf4 <ASN1_generate_nconf@plt+0x383f4>
  456cc0:	ldur	x0, [x29, #-176]
  456cc4:	sub	x1, x29, #0x58
  456cc8:	mov	w2, #0x8005                	// #32773
  456ccc:	mov	x8, xzr
  456cd0:	mov	x3, x8
  456cd4:	adrp	x4, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  456cd8:	add	x4, x4, #0x51
  456cdc:	bl	46ca14 <ASN1_generate_nconf@plt+0x4e114>
  456ce0:	cbnz	w0, 456cf4 <ASN1_generate_nconf@plt+0x383f4>
  456ce4:	ldr	x8, [sp, #40]
  456ce8:	ldr	x0, [x8]
  456cec:	bl	41e780 <ERR_print_errors@plt>
  456cf0:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  456cf4:	ldr	x8, [sp, #176]
  456cf8:	cbz	x8, 456d34 <ASN1_generate_nconf@plt+0x38434>
  456cfc:	ldr	w8, [sp, #116]
  456d00:	cmp	w8, #0x22
  456d04:	b.ne	456d34 <ASN1_generate_nconf@plt+0x38434>  // b.any
  456d08:	ldr	x0, [sp, #176]
  456d0c:	mov	w1, #0x8005                	// #32773
  456d10:	adrp	x2, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  456d14:	add	x2, x2, #0x80c
  456d18:	bl	46bd9c <ASN1_generate_nconf@plt+0x4d49c>
  456d1c:	stur	x0, [x29, #-104]
  456d20:	cbnz	x0, 456d34 <ASN1_generate_nconf@plt+0x38434>
  456d24:	ldr	x8, [sp, #40]
  456d28:	ldr	x0, [x8]
  456d2c:	bl	41e780 <ERR_print_errors@plt>
  456d30:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  456d34:	ldr	w8, [sp, #116]
  456d38:	cmp	w8, #0x22
  456d3c:	b.ne	456d54 <ASN1_generate_nconf@plt+0x38454>  // b.any
  456d40:	ldur	x8, [x29, #-184]
  456d44:	cbnz	x8, 456d50 <ASN1_generate_nconf@plt+0x38450>
  456d48:	ldr	x8, [sp, #176]
  456d4c:	stur	x8, [x29, #-184]
  456d50:	b	456d7c <ASN1_generate_nconf@plt+0x3847c>
  456d54:	ldr	w8, [sp, #116]
  456d58:	cmp	w8, #0x53
  456d5c:	b.ne	456d74 <ASN1_generate_nconf@plt+0x38474>  // b.any
  456d60:	ldur	x8, [x29, #-184]
  456d64:	cbnz	x8, 456d70 <ASN1_generate_nconf@plt+0x38470>
  456d68:	ldr	x8, [sp, #184]
  456d6c:	stur	x8, [x29, #-184]
  456d70:	b	456d7c <ASN1_generate_nconf@plt+0x3847c>
  456d74:	mov	x8, xzr
  456d78:	stur	x8, [x29, #-184]
  456d7c:	ldur	x8, [x29, #-184]
  456d80:	cbz	x8, 456db8 <ASN1_generate_nconf@plt+0x384b8>
  456d84:	ldur	x0, [x29, #-184]
  456d88:	ldr	w1, [sp, #96]
  456d8c:	ldr	x3, [sp, #160]
  456d90:	ldr	x4, [sp, #80]
  456d94:	mov	w8, wzr
  456d98:	mov	w2, w8
  456d9c:	adrp	x5, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  456da0:	add	x5, x5, #0x9a6
  456da4:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  456da8:	stur	x0, [x29, #-48]
  456dac:	ldur	x9, [x29, #-48]
  456db0:	cbnz	x9, 456db8 <ASN1_generate_nconf@plt+0x384b8>
  456db4:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  456db8:	ldr	x0, [sp, #200]
  456dbc:	ldr	w2, [sp, #104]
  456dc0:	mov	w1, #0x72                  	// #114
  456dc4:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  456dc8:	stur	x0, [x29, #-24]
  456dcc:	ldur	x8, [x29, #-24]
  456dd0:	cbnz	x8, 456dd8 <ASN1_generate_nconf@plt+0x384d8>
  456dd4:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  456dd8:	ldr	w8, [sp, #116]
  456ddc:	and	w8, w8, #0x20
  456de0:	cbz	w8, 456edc <ASN1_generate_nconf@plt+0x385dc>
  456de4:	ldr	w8, [sp, #104]
  456de8:	mov	w9, #0x8007                	// #32775
  456dec:	cmp	w8, w9
  456df0:	b.ne	456e08 <ASN1_generate_nconf@plt+0x38508>  // b.any
  456df4:	ldur	x0, [x29, #-24]
  456df8:	sub	x1, x29, #0x28
  456dfc:	bl	41d9f0 <SMIME_read_PKCS7@plt>
  456e00:	stur	x0, [x29, #-56]
  456e04:	b	456e74 <ASN1_generate_nconf@plt+0x38574>
  456e08:	ldr	w8, [sp, #104]
  456e0c:	mov	w9, #0x8005                	// #32773
  456e10:	cmp	w8, w9
  456e14:	b.ne	456e38 <ASN1_generate_nconf@plt+0x38538>  // b.any
  456e18:	ldur	x0, [x29, #-24]
  456e1c:	mov	x8, xzr
  456e20:	mov	x1, x8
  456e24:	mov	x2, x8
  456e28:	mov	x3, x8
  456e2c:	bl	41aee0 <PEM_read_bio_PKCS7@plt>
  456e30:	stur	x0, [x29, #-56]
  456e34:	b	456e74 <ASN1_generate_nconf@plt+0x38574>
  456e38:	ldr	w8, [sp, #104]
  456e3c:	cmp	w8, #0x4
  456e40:	b.ne	456e5c <ASN1_generate_nconf@plt+0x3855c>  // b.any
  456e44:	ldur	x0, [x29, #-24]
  456e48:	mov	x8, xzr
  456e4c:	mov	x1, x8
  456e50:	bl	41b2e0 <d2i_PKCS7_bio@plt>
  456e54:	stur	x0, [x29, #-56]
  456e58:	b	456e74 <ASN1_generate_nconf@plt+0x38574>
  456e5c:	ldr	x8, [sp, #40]
  456e60:	ldr	x0, [x8]
  456e64:	adrp	x1, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  456e68:	add	x1, x1, #0x77a
  456e6c:	bl	4196e0 <BIO_printf@plt>
  456e70:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  456e74:	ldur	x8, [x29, #-56]
  456e78:	cbnz	x8, 456e94 <ASN1_generate_nconf@plt+0x38594>
  456e7c:	ldr	x8, [sp, #40]
  456e80:	ldr	x0, [x8]
  456e84:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  456e88:	add	x1, x1, #0x9d6
  456e8c:	bl	4196e0 <BIO_printf@plt>
  456e90:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  456e94:	ldur	x8, [x29, #-192]
  456e98:	cbz	x8, 456edc <ASN1_generate_nconf@plt+0x385dc>
  456e9c:	ldur	x0, [x29, #-40]
  456ea0:	bl	41de90 <BIO_free@plt>
  456ea4:	ldur	x8, [x29, #-192]
  456ea8:	mov	x0, x8
  456eac:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  456eb0:	add	x1, x1, #0x9f4
  456eb4:	bl	41b160 <BIO_new_file@plt>
  456eb8:	stur	x0, [x29, #-40]
  456ebc:	cbnz	x0, 456edc <ASN1_generate_nconf@plt+0x385dc>
  456ec0:	ldr	x8, [sp, #40]
  456ec4:	ldr	x0, [x8]
  456ec8:	ldur	x2, [x29, #-192]
  456ecc:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  456ed0:	add	x1, x1, #0x9f7
  456ed4:	bl	4196e0 <BIO_printf@plt>
  456ed8:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  456edc:	ldr	x0, [sp, #192]
  456ee0:	ldr	w2, [sp, #100]
  456ee4:	mov	w1, #0x77                  	// #119
  456ee8:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  456eec:	stur	x0, [x29, #-32]
  456ef0:	ldur	x8, [x29, #-32]
  456ef4:	cbnz	x8, 456efc <ASN1_generate_nconf@plt+0x385fc>
  456ef8:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  456efc:	ldr	w8, [sp, #116]
  456f00:	cmp	w8, #0x24
  456f04:	b.ne	456f4c <ASN1_generate_nconf@plt+0x3864c>  // b.any
  456f08:	ldur	x0, [x29, #-152]
  456f0c:	ldur	x1, [x29, #-160]
  456f10:	ldr	w2, [sp, #124]
  456f14:	ldr	w3, [sp, #128]
  456f18:	bl	46d344 <ASN1_generate_nconf@plt+0x4ea44>
  456f1c:	stur	x0, [x29, #-120]
  456f20:	cbnz	x0, 456f28 <ASN1_generate_nconf@plt+0x38628>
  456f24:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  456f28:	ldur	x0, [x29, #-120]
  456f2c:	adrp	x1, 457000 <ASN1_generate_nconf@plt+0x38700>
  456f30:	add	x1, x1, #0x580
  456f34:	bl	41bfc0 <X509_STORE_set_verify_cb@plt>
  456f38:	ldr	w8, [sp, #92]
  456f3c:	cbz	w8, 456f4c <ASN1_generate_nconf@plt+0x3864c>
  456f40:	ldur	x0, [x29, #-120]
  456f44:	ldur	x1, [x29, #-128]
  456f48:	bl	41df00 <X509_STORE_set1_param@plt>
  456f4c:	mov	w8, #0x3                   	// #3
  456f50:	str	w8, [sp, #112]
  456f54:	ldr	w8, [sp, #116]
  456f58:	cmp	w8, #0x11
  456f5c:	b.ne	456f90 <ASN1_generate_nconf@plt+0x38690>  // b.any
  456f60:	ldr	w8, [sp, #108]
  456f64:	cbz	w8, 456f74 <ASN1_generate_nconf@plt+0x38674>
  456f68:	ldr	w8, [sp, #120]
  456f6c:	orr	w8, w8, #0x1000
  456f70:	str	w8, [sp, #120]
  456f74:	ldur	x0, [x29, #-80]
  456f78:	ldur	x1, [x29, #-24]
  456f7c:	ldur	x2, [x29, #-136]
  456f80:	ldr	w3, [sp, #120]
  456f84:	bl	41b7c0 <PKCS7_encrypt@plt>
  456f88:	stur	x0, [x29, #-56]
  456f8c:	b	4571a4 <ASN1_generate_nconf@plt+0x388a4>
  456f90:	ldr	w8, [sp, #116]
  456f94:	and	w8, w8, #0x40
  456f98:	cbz	w8, 4571a4 <ASN1_generate_nconf@plt+0x388a4>
  456f9c:	ldr	w8, [sp, #116]
  456fa0:	cmp	w8, #0x53
  456fa4:	b.ne	45707c <ASN1_generate_nconf@plt+0x3877c>  // b.any
  456fa8:	ldr	w8, [sp, #120]
  456fac:	and	w8, w8, #0x40
  456fb0:	cbz	w8, 456fd4 <ASN1_generate_nconf@plt+0x386d4>
  456fb4:	ldr	w8, [sp, #100]
  456fb8:	mov	w9, #0x8007                	// #32775
  456fbc:	cmp	w8, w9
  456fc0:	b.ne	456fd0 <ASN1_generate_nconf@plt+0x386d0>  // b.any
  456fc4:	ldr	w8, [sp, #120]
  456fc8:	orr	w8, w8, #0x1000
  456fcc:	str	w8, [sp, #120]
  456fd0:	b	456fe8 <ASN1_generate_nconf@plt+0x386e8>
  456fd4:	ldr	w8, [sp, #108]
  456fd8:	cbz	w8, 456fe8 <ASN1_generate_nconf@plt+0x386e8>
  456fdc:	ldr	w8, [sp, #120]
  456fe0:	orr	w8, w8, #0x1000
  456fe4:	str	w8, [sp, #120]
  456fe8:	ldr	w8, [sp, #120]
  456fec:	orr	w8, w8, #0x4000
  456ff0:	str	w8, [sp, #120]
  456ff4:	ldur	x2, [x29, #-88]
  456ff8:	ldur	x3, [x29, #-24]
  456ffc:	ldr	w4, [sp, #120]
  457000:	mov	x9, xzr
  457004:	mov	x0, x9
  457008:	mov	x1, x9
  45700c:	bl	41d0b0 <PKCS7_sign@plt>
  457010:	stur	x0, [x29, #-56]
  457014:	ldur	x9, [x29, #-56]
  457018:	cbnz	x9, 457020 <ASN1_generate_nconf@plt+0x38720>
  45701c:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  457020:	ldr	w8, [sp, #120]
  457024:	and	w8, w8, #0x2
  457028:	cbz	w8, 457078 <ASN1_generate_nconf@plt+0x38778>
  45702c:	str	wzr, [sp, #68]
  457030:	ldr	w8, [sp, #68]
  457034:	ldur	x0, [x29, #-88]
  457038:	str	w8, [sp, #32]
  45703c:	bl	4575ec <ASN1_generate_nconf@plt+0x38cec>
  457040:	ldr	w8, [sp, #32]
  457044:	cmp	w8, w0
  457048:	b.ge	457078 <ASN1_generate_nconf@plt+0x38778>  // b.tcont
  45704c:	ldur	x0, [x29, #-88]
  457050:	ldr	w1, [sp, #68]
  457054:	bl	457610 <ASN1_generate_nconf@plt+0x38d10>
  457058:	str	x0, [sp, #56]
  45705c:	ldur	x0, [x29, #-56]
  457060:	ldr	x1, [sp, #56]
  457064:	bl	41b5d0 <PKCS7_add_certificate@plt>
  457068:	ldr	w8, [sp, #68]
  45706c:	add	w8, w8, #0x1
  457070:	str	w8, [sp, #68]
  457074:	b	457030 <ASN1_generate_nconf@plt+0x38730>
  457078:	b	457088 <ASN1_generate_nconf@plt+0x38788>
  45707c:	ldr	w8, [sp, #120]
  457080:	orr	w8, w8, #0x8000
  457084:	str	w8, [sp, #120]
  457088:	str	wzr, [sp, #68]
  45708c:	ldr	w8, [sp, #68]
  457090:	ldur	x0, [x29, #-64]
  457094:	str	w8, [sp, #28]
  457098:	bl	45763c <ASN1_generate_nconf@plt+0x38d3c>
  45709c:	ldr	w8, [sp, #28]
  4570a0:	cmp	w8, w0
  4570a4:	b.ge	457174 <ASN1_generate_nconf@plt+0x38874>  // b.tcont
  4570a8:	ldur	x0, [x29, #-64]
  4570ac:	ldr	w1, [sp, #68]
  4570b0:	bl	457660 <ASN1_generate_nconf@plt+0x38d60>
  4570b4:	str	x0, [sp, #184]
  4570b8:	ldur	x0, [x29, #-72]
  4570bc:	ldr	w1, [sp, #68]
  4570c0:	bl	457660 <ASN1_generate_nconf@plt+0x38d60>
  4570c4:	stur	x0, [x29, #-184]
  4570c8:	ldr	x0, [sp, #184]
  4570cc:	mov	w1, #0x8005                	// #32773
  4570d0:	adrp	x2, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  4570d4:	add	x2, x2, #0xab1
  4570d8:	bl	46bd9c <ASN1_generate_nconf@plt+0x4d49c>
  4570dc:	stur	x0, [x29, #-112]
  4570e0:	ldur	x8, [x29, #-112]
  4570e4:	cbnz	x8, 4570ec <ASN1_generate_nconf@plt+0x387ec>
  4570e8:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  4570ec:	ldur	x0, [x29, #-184]
  4570f0:	ldr	w1, [sp, #96]
  4570f4:	ldr	x3, [sp, #160]
  4570f8:	ldr	x4, [sp, #80]
  4570fc:	mov	w8, wzr
  457100:	mov	w2, w8
  457104:	adrp	x5, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  457108:	add	x5, x5, #0x9a6
  45710c:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  457110:	stur	x0, [x29, #-48]
  457114:	ldur	x9, [x29, #-48]
  457118:	cbnz	x9, 457120 <ASN1_generate_nconf@plt+0x38820>
  45711c:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  457120:	ldur	x0, [x29, #-56]
  457124:	ldur	x1, [x29, #-112]
  457128:	ldur	x2, [x29, #-48]
  45712c:	ldur	x3, [x29, #-144]
  457130:	ldr	w4, [sp, #120]
  457134:	bl	41d550 <PKCS7_sign_add_signer@plt>
  457138:	cbnz	x0, 457140 <ASN1_generate_nconf@plt+0x38840>
  45713c:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  457140:	ldur	x0, [x29, #-112]
  457144:	bl	41e1e0 <X509_free@plt>
  457148:	mov	x8, xzr
  45714c:	stur	x8, [x29, #-112]
  457150:	ldur	x0, [x29, #-48]
  457154:	str	x8, [sp, #16]
  457158:	bl	41d960 <EVP_PKEY_free@plt>
  45715c:	ldr	x8, [sp, #16]
  457160:	stur	x8, [x29, #-48]
  457164:	ldr	w8, [sp, #68]
  457168:	add	w8, w8, #0x1
  45716c:	str	w8, [sp, #68]
  457170:	b	45708c <ASN1_generate_nconf@plt+0x3878c>
  457174:	ldr	w8, [sp, #116]
  457178:	cmp	w8, #0x53
  45717c:	b.ne	4571a4 <ASN1_generate_nconf@plt+0x388a4>  // b.any
  457180:	ldr	w8, [sp, #120]
  457184:	and	w8, w8, #0x1000
  457188:	cbnz	w8, 4571a4 <ASN1_generate_nconf@plt+0x388a4>
  45718c:	ldur	x0, [x29, #-56]
  457190:	ldur	x1, [x29, #-24]
  457194:	ldr	w2, [sp, #120]
  457198:	bl	41e400 <PKCS7_final@plt>
  45719c:	cbnz	w0, 4571a4 <ASN1_generate_nconf@plt+0x388a4>
  4571a0:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  4571a4:	ldur	x8, [x29, #-56]
  4571a8:	cbnz	x8, 4571c4 <ASN1_generate_nconf@plt+0x388c4>
  4571ac:	ldr	x8, [sp, #40]
  4571b0:	ldr	x0, [x8]
  4571b4:	adrp	x1, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  4571b8:	add	x1, x1, #0x79c
  4571bc:	bl	4196e0 <BIO_printf@plt>
  4571c0:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  4571c4:	mov	w8, #0x4                   	// #4
  4571c8:	str	w8, [sp, #112]
  4571cc:	ldr	w8, [sp, #116]
  4571d0:	cmp	w8, #0x22
  4571d4:	b.ne	457210 <ASN1_generate_nconf@plt+0x38910>  // b.any
  4571d8:	ldur	x0, [x29, #-56]
  4571dc:	ldur	x1, [x29, #-48]
  4571e0:	ldur	x2, [x29, #-104]
  4571e4:	ldur	x3, [x29, #-32]
  4571e8:	ldr	w4, [sp, #120]
  4571ec:	bl	41a450 <PKCS7_decrypt@plt>
  4571f0:	cbnz	w0, 45720c <ASN1_generate_nconf@plt+0x3890c>
  4571f4:	ldr	x8, [sp, #40]
  4571f8:	ldr	x0, [x8]
  4571fc:	adrp	x1, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  457200:	add	x1, x1, #0x7bd
  457204:	bl	4196e0 <BIO_printf@plt>
  457208:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  45720c:	b	457424 <ASN1_generate_nconf@plt+0x38b24>
  457210:	ldr	w8, [sp, #116]
  457214:	cmp	w8, #0x24
  457218:	b.ne	4572c0 <ASN1_generate_nconf@plt+0x389c0>  // b.any
  45721c:	ldur	x0, [x29, #-56]
  457220:	ldur	x1, [x29, #-88]
  457224:	ldur	x2, [x29, #-120]
  457228:	ldur	x3, [x29, #-40]
  45722c:	ldur	x4, [x29, #-32]
  457230:	ldr	w5, [sp, #120]
  457234:	bl	419e80 <PKCS7_verify@plt>
  457238:	cbz	w0, 457254 <ASN1_generate_nconf@plt+0x38954>
  45723c:	ldr	x8, [sp, #40]
  457240:	ldr	x0, [x8]
  457244:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  457248:	add	x1, x1, #0xb76
  45724c:	bl	4196e0 <BIO_printf@plt>
  457250:	b	45726c <ASN1_generate_nconf@plt+0x3896c>
  457254:	ldr	x8, [sp, #40]
  457258:	ldr	x0, [x8]
  45725c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  457260:	add	x1, x1, #0xb8f
  457264:	bl	4196e0 <BIO_printf@plt>
  457268:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  45726c:	ldur	x0, [x29, #-56]
  457270:	ldur	x1, [x29, #-88]
  457274:	ldr	w2, [sp, #120]
  457278:	bl	41a560 <PKCS7_get0_signers@plt>
  45727c:	str	x0, [sp, #48]
  457280:	ldr	x0, [sp, #184]
  457284:	ldr	x1, [sp, #48]
  457288:	bl	45768c <ASN1_generate_nconf@plt+0x38d8c>
  45728c:	cbnz	w0, 4572b4 <ASN1_generate_nconf@plt+0x389b4>
  457290:	ldr	x8, [sp, #40]
  457294:	ldr	x0, [x8]
  457298:	ldr	x2, [sp, #184]
  45729c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  4572a0:	add	x1, x1, #0xba5
  4572a4:	bl	4196e0 <BIO_printf@plt>
  4572a8:	mov	w9, #0x5                   	// #5
  4572ac:	str	w9, [sp, #112]
  4572b0:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  4572b4:	ldr	x0, [sp, #48]
  4572b8:	bl	457754 <ASN1_generate_nconf@plt+0x38e54>
  4572bc:	b	457424 <ASN1_generate_nconf@plt+0x38b24>
  4572c0:	ldr	w8, [sp, #116]
  4572c4:	cmp	w8, #0x35
  4572c8:	b.ne	4572dc <ASN1_generate_nconf@plt+0x389dc>  // b.any
  4572cc:	ldur	x0, [x29, #-32]
  4572d0:	ldur	x1, [x29, #-56]
  4572d4:	bl	41bbd0 <PEM_write_bio_PKCS7@plt>
  4572d8:	b	457424 <ASN1_generate_nconf@plt+0x38b24>
  4572dc:	ldr	x8, [sp, #152]
  4572e0:	cbz	x8, 4572fc <ASN1_generate_nconf@plt+0x389fc>
  4572e4:	ldur	x0, [x29, #-32]
  4572e8:	ldr	x2, [sp, #152]
  4572ec:	ldr	x3, [sp, #72]
  4572f0:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  4572f4:	add	x1, x1, #0xbc2
  4572f8:	bl	4196e0 <BIO_printf@plt>
  4572fc:	ldr	x8, [sp, #144]
  457300:	cbz	x8, 45731c <ASN1_generate_nconf@plt+0x38a1c>
  457304:	ldur	x0, [x29, #-32]
  457308:	ldr	x2, [sp, #144]
  45730c:	ldr	x3, [sp, #72]
  457310:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  457314:	add	x1, x1, #0xbcb
  457318:	bl	4196e0 <BIO_printf@plt>
  45731c:	ldr	x8, [sp, #136]
  457320:	cbz	x8, 45733c <ASN1_generate_nconf@plt+0x38a3c>
  457324:	ldur	x0, [x29, #-32]
  457328:	ldr	x2, [sp, #136]
  45732c:	ldr	x3, [sp, #72]
  457330:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  457334:	add	x1, x1, #0xbd6
  457338:	bl	4196e0 <BIO_printf@plt>
  45733c:	ldr	w8, [sp, #100]
  457340:	mov	w9, #0x8007                	// #32775
  457344:	cmp	w8, w9
  457348:	b.ne	457390 <ASN1_generate_nconf@plt+0x38a90>  // b.any
  45734c:	ldr	w8, [sp, #116]
  457350:	cmp	w8, #0x76
  457354:	b.ne	457374 <ASN1_generate_nconf@plt+0x38a74>  // b.any
  457358:	ldur	x0, [x29, #-32]
  45735c:	ldur	x1, [x29, #-56]
  457360:	ldur	x2, [x29, #-40]
  457364:	ldr	w3, [sp, #120]
  457368:	bl	41a610 <SMIME_write_PKCS7@plt>
  45736c:	str	w0, [sp, #88]
  457370:	b	45738c <ASN1_generate_nconf@plt+0x38a8c>
  457374:	ldur	x0, [x29, #-32]
  457378:	ldur	x1, [x29, #-56]
  45737c:	ldur	x2, [x29, #-24]
  457380:	ldr	w3, [sp, #120]
  457384:	bl	41a610 <SMIME_write_PKCS7@plt>
  457388:	str	w0, [sp, #88]
  45738c:	b	4573fc <ASN1_generate_nconf@plt+0x38afc>
  457390:	ldr	w8, [sp, #100]
  457394:	mov	w9, #0x8005                	// #32773
  457398:	cmp	w8, w9
  45739c:	b.ne	4573bc <ASN1_generate_nconf@plt+0x38abc>  // b.any
  4573a0:	ldur	x0, [x29, #-32]
  4573a4:	ldur	x1, [x29, #-56]
  4573a8:	ldur	x2, [x29, #-24]
  4573ac:	ldr	w3, [sp, #120]
  4573b0:	bl	41d450 <PEM_write_bio_PKCS7_stream@plt>
  4573b4:	str	w0, [sp, #88]
  4573b8:	b	4573fc <ASN1_generate_nconf@plt+0x38afc>
  4573bc:	ldr	w8, [sp, #100]
  4573c0:	cmp	w8, #0x4
  4573c4:	b.ne	4573e4 <ASN1_generate_nconf@plt+0x38ae4>  // b.any
  4573c8:	ldur	x0, [x29, #-32]
  4573cc:	ldur	x1, [x29, #-56]
  4573d0:	ldur	x2, [x29, #-24]
  4573d4:	ldr	w3, [sp, #120]
  4573d8:	bl	41cff0 <i2d_PKCS7_bio_stream@plt>
  4573dc:	str	w0, [sp, #88]
  4573e0:	b	4573fc <ASN1_generate_nconf@plt+0x38afc>
  4573e4:	ldr	x8, [sp, #40]
  4573e8:	ldr	x0, [x8]
  4573ec:	adrp	x1, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  4573f0:	add	x1, x1, #0x7e0
  4573f4:	bl	4196e0 <BIO_printf@plt>
  4573f8:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  4573fc:	ldr	w8, [sp, #88]
  457400:	cbnz	w8, 457424 <ASN1_generate_nconf@plt+0x38b24>
  457404:	ldr	x8, [sp, #40]
  457408:	ldr	x0, [x8]
  45740c:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  457410:	add	x1, x1, #0x52a
  457414:	bl	4196e0 <BIO_printf@plt>
  457418:	mov	w9, #0x3                   	// #3
  45741c:	str	w9, [sp, #112]
  457420:	b	457428 <ASN1_generate_nconf@plt+0x38b28>
  457424:	str	wzr, [sp, #112]
  457428:	ldr	w8, [sp, #112]
  45742c:	cbz	w8, 45743c <ASN1_generate_nconf@plt+0x38b3c>
  457430:	ldr	x8, [sp, #40]
  457434:	ldr	x0, [x8]
  457438:	bl	41e780 <ERR_print_errors@plt>
  45743c:	ldur	x0, [x29, #-80]
  457440:	adrp	x8, 41e000 <X509_delete_ext@plt>
  457444:	add	x8, x8, #0x1e0
  457448:	mov	x1, x8
  45744c:	str	x8, [sp, #8]
  457450:	bl	457778 <ASN1_generate_nconf@plt+0x38e78>
  457454:	ldur	x0, [x29, #-88]
  457458:	ldr	x1, [sp, #8]
  45745c:	bl	457778 <ASN1_generate_nconf@plt+0x38e78>
  457460:	ldur	x0, [x29, #-128]
  457464:	bl	419dd0 <X509_VERIFY_PARAM_free@plt>
  457468:	ldur	x0, [x29, #-64]
  45746c:	bl	4577a4 <ASN1_generate_nconf@plt+0x38ea4>
  457470:	ldur	x0, [x29, #-72]
  457474:	bl	4577a4 <ASN1_generate_nconf@plt+0x38ea4>
  457478:	ldur	x0, [x29, #-120]
  45747c:	bl	41db70 <X509_STORE_free@plt>
  457480:	ldur	x0, [x29, #-96]
  457484:	bl	41e1e0 <X509_free@plt>
  457488:	ldur	x0, [x29, #-104]
  45748c:	bl	41e1e0 <X509_free@plt>
  457490:	ldur	x0, [x29, #-112]
  457494:	bl	41e1e0 <X509_free@plt>
  457498:	ldur	x0, [x29, #-48]
  45749c:	bl	41d960 <EVP_PKEY_free@plt>
  4574a0:	ldur	x0, [x29, #-56]
  4574a4:	bl	41dcc0 <PKCS7_free@plt>
  4574a8:	ldr	x0, [sp, #80]
  4574ac:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  4574b0:	ldur	x0, [x29, #-24]
  4574b4:	bl	41de90 <BIO_free@plt>
  4574b8:	ldur	x8, [x29, #-40]
  4574bc:	mov	x0, x8
  4574c0:	bl	41de90 <BIO_free@plt>
  4574c4:	ldur	x8, [x29, #-32]
  4574c8:	mov	x0, x8
  4574cc:	bl	41cde0 <BIO_free_all@plt>
  4574d0:	ldr	x0, [sp, #160]
  4574d4:	adrp	x1, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  4574d8:	add	x1, x1, #0x803
  4574dc:	mov	w2, #0x264                 	// #612
  4574e0:	bl	41b180 <CRYPTO_free@plt>
  4574e4:	ldr	w9, [sp, #112]
  4574e8:	stur	w9, [x29, #-4]
  4574ec:	ldur	w0, [x29, #-4]
  4574f0:	ldr	x28, [sp, #416]
  4574f4:	ldp	x29, x30, [sp, #400]
  4574f8:	add	sp, sp, #0x1b0
  4574fc:	ret
  457500:	stp	x29, x30, [sp, #-16]!
  457504:	mov	x29, sp
  457508:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  45750c:	ldp	x29, x30, [sp], #16
  457510:	ret
  457514:	sub	sp, sp, #0x20
  457518:	stp	x29, x30, [sp, #16]
  45751c:	add	x29, sp, #0x10
  457520:	str	x0, [sp, #8]
  457524:	str	x1, [sp]
  457528:	ldr	x0, [sp, #8]
  45752c:	ldr	x1, [sp]
  457530:	bl	41cf20 <OPENSSL_sk_push@plt>
  457534:	ldp	x29, x30, [sp, #16]
  457538:	add	sp, sp, #0x20
  45753c:	ret
  457540:	stp	x29, x30, [sp, #-16]!
  457544:	mov	x29, sp
  457548:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  45754c:	ldp	x29, x30, [sp], #16
  457550:	ret
  457554:	sub	sp, sp, #0x20
  457558:	stp	x29, x30, [sp, #16]
  45755c:	add	x29, sp, #0x10
  457560:	str	x0, [sp, #8]
  457564:	str	x1, [sp]
  457568:	ldr	x0, [sp, #8]
  45756c:	ldr	x1, [sp]
  457570:	bl	41cf20 <OPENSSL_sk_push@plt>
  457574:	ldp	x29, x30, [sp, #16]
  457578:	add	sp, sp, #0x20
  45757c:	ret
  457580:	sub	sp, sp, #0x30
  457584:	stp	x29, x30, [sp, #32]
  457588:	add	x29, sp, #0x20
  45758c:	stur	w0, [x29, #-8]
  457590:	str	x1, [sp, #16]
  457594:	ldr	x0, [sp, #16]
  457598:	bl	41ddc0 <X509_STORE_CTX_get_error@plt>
  45759c:	str	w0, [sp, #12]
  4575a0:	ldr	w8, [sp, #12]
  4575a4:	cmp	w8, #0x2b
  4575a8:	b.eq	4575cc <ASN1_generate_nconf@plt+0x38ccc>  // b.none
  4575ac:	ldr	w8, [sp, #12]
  4575b0:	cbnz	w8, 4575c0 <ASN1_generate_nconf@plt+0x38cc0>
  4575b4:	ldur	w8, [x29, #-8]
  4575b8:	cmp	w8, #0x2
  4575bc:	b.eq	4575cc <ASN1_generate_nconf@plt+0x38ccc>  // b.none
  4575c0:	ldur	w8, [x29, #-8]
  4575c4:	stur	w8, [x29, #-4]
  4575c8:	b	4575dc <ASN1_generate_nconf@plt+0x38cdc>
  4575cc:	ldr	x0, [sp, #16]
  4575d0:	bl	46ee04 <ASN1_generate_nconf@plt+0x50504>
  4575d4:	ldur	w8, [x29, #-8]
  4575d8:	stur	w8, [x29, #-4]
  4575dc:	ldur	w0, [x29, #-4]
  4575e0:	ldp	x29, x30, [sp, #32]
  4575e4:	add	sp, sp, #0x30
  4575e8:	ret
  4575ec:	sub	sp, sp, #0x20
  4575f0:	stp	x29, x30, [sp, #16]
  4575f4:	add	x29, sp, #0x10
  4575f8:	str	x0, [sp, #8]
  4575fc:	ldr	x0, [sp, #8]
  457600:	bl	41df60 <OPENSSL_sk_num@plt>
  457604:	ldp	x29, x30, [sp, #16]
  457608:	add	sp, sp, #0x20
  45760c:	ret
  457610:	sub	sp, sp, #0x20
  457614:	stp	x29, x30, [sp, #16]
  457618:	add	x29, sp, #0x10
  45761c:	str	x0, [sp, #8]
  457620:	str	w1, [sp, #4]
  457624:	ldr	x0, [sp, #8]
  457628:	ldr	w1, [sp, #4]
  45762c:	bl	4195d0 <OPENSSL_sk_value@plt>
  457630:	ldp	x29, x30, [sp, #16]
  457634:	add	sp, sp, #0x20
  457638:	ret
  45763c:	sub	sp, sp, #0x20
  457640:	stp	x29, x30, [sp, #16]
  457644:	add	x29, sp, #0x10
  457648:	str	x0, [sp, #8]
  45764c:	ldr	x0, [sp, #8]
  457650:	bl	41df60 <OPENSSL_sk_num@plt>
  457654:	ldp	x29, x30, [sp, #16]
  457658:	add	sp, sp, #0x20
  45765c:	ret
  457660:	sub	sp, sp, #0x20
  457664:	stp	x29, x30, [sp, #16]
  457668:	add	x29, sp, #0x10
  45766c:	str	x0, [sp, #8]
  457670:	str	w1, [sp, #4]
  457674:	ldr	x0, [sp, #8]
  457678:	ldr	w1, [sp, #4]
  45767c:	bl	4195d0 <OPENSSL_sk_value@plt>
  457680:	ldp	x29, x30, [sp, #16]
  457684:	add	sp, sp, #0x20
  457688:	ret
  45768c:	sub	sp, sp, #0x50
  457690:	stp	x29, x30, [sp, #64]
  457694:	add	x29, sp, #0x40
  457698:	stur	x0, [x29, #-16]
  45769c:	stur	x1, [x29, #-24]
  4576a0:	ldur	x8, [x29, #-16]
  4576a4:	cbnz	x8, 4576b4 <ASN1_generate_nconf@plt+0x38db4>
  4576a8:	mov	w8, #0x1                   	// #1
  4576ac:	stur	w8, [x29, #-4]
  4576b0:	b	457744 <ASN1_generate_nconf@plt+0x38e44>
  4576b4:	ldur	x0, [x29, #-16]
  4576b8:	adrp	x1, 486000 <ASN1_generate_nconf@plt+0x67700>
  4576bc:	add	x1, x1, #0x29f
  4576c0:	bl	41b160 <BIO_new_file@plt>
  4576c4:	str	x0, [sp, #24]
  4576c8:	ldr	x8, [sp, #24]
  4576cc:	cbnz	x8, 4576d8 <ASN1_generate_nconf@plt+0x38dd8>
  4576d0:	stur	wzr, [x29, #-4]
  4576d4:	b	457744 <ASN1_generate_nconf@plt+0x38e44>
  4576d8:	stur	wzr, [x29, #-28]
  4576dc:	ldur	w8, [x29, #-28]
  4576e0:	ldur	x0, [x29, #-24]
  4576e4:	str	w8, [sp, #20]
  4576e8:	bl	4575ec <ASN1_generate_nconf@plt+0x38cec>
  4576ec:	ldr	w8, [sp, #20]
  4576f0:	cmp	w8, w0
  4576f4:	b.ge	457734 <ASN1_generate_nconf@plt+0x38e34>  // b.tcont
  4576f8:	ldr	x0, [sp, #24]
  4576fc:	ldur	x8, [x29, #-24]
  457700:	ldur	w1, [x29, #-28]
  457704:	str	x0, [sp, #8]
  457708:	mov	x0, x8
  45770c:	bl	457610 <ASN1_generate_nconf@plt+0x38d10>
  457710:	ldr	x8, [sp, #8]
  457714:	str	x0, [sp]
  457718:	mov	x0, x8
  45771c:	ldr	x1, [sp]
  457720:	bl	41ab30 <PEM_write_bio_X509@plt>
  457724:	ldur	w8, [x29, #-28]
  457728:	add	w8, w8, #0x1
  45772c:	stur	w8, [x29, #-28]
  457730:	b	4576dc <ASN1_generate_nconf@plt+0x38ddc>
  457734:	ldr	x0, [sp, #24]
  457738:	bl	41de90 <BIO_free@plt>
  45773c:	mov	w8, #0x1                   	// #1
  457740:	stur	w8, [x29, #-4]
  457744:	ldur	w0, [x29, #-4]
  457748:	ldp	x29, x30, [sp, #64]
  45774c:	add	sp, sp, #0x50
  457750:	ret
  457754:	sub	sp, sp, #0x20
  457758:	stp	x29, x30, [sp, #16]
  45775c:	add	x29, sp, #0x10
  457760:	str	x0, [sp, #8]
  457764:	ldr	x0, [sp, #8]
  457768:	bl	41dd70 <OPENSSL_sk_free@plt>
  45776c:	ldp	x29, x30, [sp, #16]
  457770:	add	sp, sp, #0x20
  457774:	ret
  457778:	sub	sp, sp, #0x20
  45777c:	stp	x29, x30, [sp, #16]
  457780:	add	x29, sp, #0x10
  457784:	str	x0, [sp, #8]
  457788:	str	x1, [sp]
  45778c:	ldr	x0, [sp, #8]
  457790:	ldr	x1, [sp]
  457794:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  457798:	ldp	x29, x30, [sp, #16]
  45779c:	add	sp, sp, #0x20
  4577a0:	ret
  4577a4:	sub	sp, sp, #0x20
  4577a8:	stp	x29, x30, [sp, #16]
  4577ac:	add	x29, sp, #0x10
  4577b0:	str	x0, [sp, #8]
  4577b4:	ldr	x0, [sp, #8]
  4577b8:	bl	41dd70 <OPENSSL_sk_free@plt>
  4577bc:	ldp	x29, x30, [sp, #16]
  4577c0:	add	sp, sp, #0x20
  4577c4:	ret
  4577c8:	sub	sp, sp, #0xb0
  4577cc:	stp	x29, x30, [sp, #160]
  4577d0:	add	x29, sp, #0xa0
  4577d4:	stur	w0, [x29, #-12]
  4577d8:	ldur	w8, [x29, #-12]
  4577dc:	cmp	w8, #0x200
  4577e0:	str	w8, [sp, #28]
  4577e4:	b.eq	45780c <ASN1_generate_nconf@plt+0x38f0c>  // b.none
  4577e8:	b	4577ec <ASN1_generate_nconf@plt+0x38eec>
  4577ec:	ldr	w8, [sp, #28]
  4577f0:	cmp	w8, #0x400
  4577f4:	b.eq	457870 <ASN1_generate_nconf@plt+0x38f70>  // b.none
  4577f8:	b	4577fc <ASN1_generate_nconf@plt+0x38efc>
  4577fc:	ldr	w8, [sp, #28]
  457800:	cmp	w8, #0x800
  457804:	b.eq	4578d0 <ASN1_generate_nconf@plt+0x38fd0>  // b.none
  457808:	b	457930 <ASN1_generate_nconf@plt+0x39030>
  45780c:	add	x8, sp, #0x20
  457810:	adrp	x9, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  457814:	add	x9, x9, #0x58
  457818:	str	x9, [sp, #32]
  45781c:	adrp	x9, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  457820:	add	x9, x9, #0x6c
  457824:	str	x9, [x8, #8]
  457828:	adrp	x9, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  45782c:	add	x9, x9, #0xad
  457830:	str	x9, [x8, #16]
  457834:	adrp	x9, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  457838:	add	x9, x9, #0xed
  45783c:	str	x9, [x8, #24]
  457840:	adrp	x9, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  457844:	add	x9, x9, #0x12d
  457848:	str	x9, [x8, #32]
  45784c:	mov	w10, #0x14                  	// #20
  457850:	str	w10, [sp, #72]
  457854:	mov	w11, #0x41                  	// #65
  457858:	str	w11, [sp, #76]
  45785c:	mov	w11, #0x40                  	// #64
  457860:	str	w11, [sp, #80]
  457864:	str	w11, [sp, #84]
  457868:	str	w10, [sp, #88]
  45786c:	b	45793c <ASN1_generate_nconf@plt+0x3903c>
  457870:	add	x8, sp, #0x20
  457874:	adrp	x9, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  457878:	add	x9, x9, #0x141
  45787c:	str	x9, [sp, #32]
  457880:	adrp	x9, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  457884:	add	x9, x9, #0x155
  457888:	str	x9, [x8, #8]
  45788c:	adrp	x9, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  457890:	add	x9, x9, #0x1d5
  457894:	str	x9, [x8, #16]
  457898:	adrp	x9, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  45789c:	add	x9, x9, #0x255
  4578a0:	str	x9, [x8, #24]
  4578a4:	adrp	x9, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  4578a8:	add	x9, x9, #0x2d5
  4578ac:	str	x9, [x8, #32]
  4578b0:	mov	w10, #0x14                  	// #20
  4578b4:	str	w10, [sp, #72]
  4578b8:	mov	w11, #0x80                  	// #128
  4578bc:	str	w11, [sp, #76]
  4578c0:	str	w11, [sp, #80]
  4578c4:	str	w11, [sp, #84]
  4578c8:	str	w10, [sp, #88]
  4578cc:	b	45793c <ASN1_generate_nconf@plt+0x3903c>
  4578d0:	add	x8, sp, #0x20
  4578d4:	adrp	x9, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  4578d8:	add	x9, x9, #0x2e9
  4578dc:	str	x9, [sp, #32]
  4578e0:	adrp	x9, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  4578e4:	add	x9, x9, #0x2fd
  4578e8:	str	x9, [x8, #8]
  4578ec:	adrp	x9, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  4578f0:	add	x9, x9, #0x3fd
  4578f4:	str	x9, [x8, #16]
  4578f8:	adrp	x9, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  4578fc:	add	x9, x9, #0x4fd
  457900:	str	x9, [x8, #24]
  457904:	adrp	x9, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  457908:	add	x9, x9, #0x5fd
  45790c:	str	x9, [x8, #32]
  457910:	mov	w10, #0x14                  	// #20
  457914:	str	w10, [sp, #72]
  457918:	mov	w11, #0x100                 	// #256
  45791c:	str	w11, [sp, #76]
  457920:	str	w11, [sp, #80]
  457924:	str	w11, [sp, #84]
  457928:	str	w10, [sp, #88]
  45792c:	b	45793c <ASN1_generate_nconf@plt+0x3903c>
  457930:	mov	x8, xzr
  457934:	stur	x8, [x29, #-8]
  457938:	b	457a7c <ASN1_generate_nconf@plt+0x3917c>
  45793c:	bl	41e5d0 <DSA_new@plt>
  457940:	stur	x0, [x29, #-24]
  457944:	cbnz	x0, 457954 <ASN1_generate_nconf@plt+0x39054>
  457948:	mov	x8, xzr
  45794c:	stur	x8, [x29, #-8]
  457950:	b	457a7c <ASN1_generate_nconf@plt+0x3917c>
  457954:	add	x8, sp, #0x20
  457958:	ldr	x0, [sp, #32]
  45795c:	ldr	w1, [sp, #72]
  457960:	mov	x9, xzr
  457964:	mov	x2, x9
  457968:	str	x8, [sp, #16]
  45796c:	str	x9, [sp, #8]
  457970:	bl	41a800 <BN_bin2bn@plt>
  457974:	stur	x0, [x29, #-32]
  457978:	ldr	x8, [sp, #16]
  45797c:	ldr	x0, [x8, #8]
  457980:	ldr	w1, [sp, #76]
  457984:	ldr	x2, [sp, #8]
  457988:	bl	41a800 <BN_bin2bn@plt>
  45798c:	stur	x0, [x29, #-40]
  457990:	ldr	x8, [sp, #16]
  457994:	ldr	x0, [x8, #16]
  457998:	ldr	w1, [sp, #80]
  45799c:	ldr	x2, [sp, #8]
  4579a0:	bl	41a800 <BN_bin2bn@plt>
  4579a4:	stur	x0, [x29, #-48]
  4579a8:	ldr	x8, [sp, #16]
  4579ac:	ldr	x0, [x8, #32]
  4579b0:	ldr	w1, [sp, #88]
  4579b4:	ldr	x2, [sp, #8]
  4579b8:	bl	41a800 <BN_bin2bn@plt>
  4579bc:	stur	x0, [x29, #-56]
  4579c0:	ldr	x8, [sp, #16]
  4579c4:	ldr	x0, [x8, #24]
  4579c8:	ldr	w1, [sp, #84]
  4579cc:	ldr	x2, [sp, #8]
  4579d0:	bl	41a800 <BN_bin2bn@plt>
  4579d4:	stur	x0, [x29, #-64]
  4579d8:	ldur	x8, [x29, #-32]
  4579dc:	cbz	x8, 457a00 <ASN1_generate_nconf@plt+0x39100>
  4579e0:	ldur	x8, [x29, #-40]
  4579e4:	cbz	x8, 457a00 <ASN1_generate_nconf@plt+0x39100>
  4579e8:	ldur	x8, [x29, #-48]
  4579ec:	cbz	x8, 457a00 <ASN1_generate_nconf@plt+0x39100>
  4579f0:	ldur	x8, [x29, #-56]
  4579f4:	cbz	x8, 457a00 <ASN1_generate_nconf@plt+0x39100>
  4579f8:	ldur	x8, [x29, #-64]
  4579fc:	cbnz	x8, 457a04 <ASN1_generate_nconf@plt+0x39104>
  457a00:	b	457a44 <ASN1_generate_nconf@plt+0x39144>
  457a04:	ldur	x0, [x29, #-24]
  457a08:	ldur	x1, [x29, #-48]
  457a0c:	ldur	x2, [x29, #-56]
  457a10:	ldur	x3, [x29, #-64]
  457a14:	bl	41b7f0 <DSA_set0_pqg@plt>
  457a18:	cbnz	w0, 457a20 <ASN1_generate_nconf@plt+0x39120>
  457a1c:	b	457a44 <ASN1_generate_nconf@plt+0x39144>
  457a20:	ldur	x0, [x29, #-24]
  457a24:	ldur	x1, [x29, #-40]
  457a28:	ldur	x2, [x29, #-32]
  457a2c:	bl	41b150 <DSA_set0_key@plt>
  457a30:	cbnz	w0, 457a38 <ASN1_generate_nconf@plt+0x39138>
  457a34:	b	457a44 <ASN1_generate_nconf@plt+0x39144>
  457a38:	ldur	x8, [x29, #-24]
  457a3c:	stur	x8, [x29, #-8]
  457a40:	b	457a7c <ASN1_generate_nconf@plt+0x3917c>
  457a44:	ldur	x0, [x29, #-24]
  457a48:	bl	41cd30 <DSA_free@plt>
  457a4c:	ldur	x0, [x29, #-32]
  457a50:	bl	41e800 <BN_free@plt>
  457a54:	ldur	x0, [x29, #-40]
  457a58:	bl	41e800 <BN_free@plt>
  457a5c:	ldur	x0, [x29, #-48]
  457a60:	bl	41e800 <BN_free@plt>
  457a64:	ldur	x0, [x29, #-56]
  457a68:	bl	41e800 <BN_free@plt>
  457a6c:	ldur	x0, [x29, #-64]
  457a70:	bl	41e800 <BN_free@plt>
  457a74:	mov	x8, xzr
  457a78:	stur	x8, [x29, #-8]
  457a7c:	ldur	x0, [x29, #-8]
  457a80:	ldp	x29, x30, [sp, #160]
  457a84:	add	sp, sp, #0xb0
  457a88:	ret
  457a8c:	stp	x29, x30, [sp, #-96]!
  457a90:	stp	x28, x27, [sp, #16]
  457a94:	stp	x26, x25, [sp, #32]
  457a98:	stp	x24, x23, [sp, #48]
  457a9c:	stp	x22, x21, [sp, #64]
  457aa0:	stp	x20, x19, [sp, #80]
  457aa4:	mov	x29, sp
  457aa8:	sub	sp, sp, #0x1, lsl #12
  457aac:	sub	sp, sp, #0xd50
  457ab0:	mov	x8, xzr
  457ab4:	fmov	d0, xzr
  457ab8:	mov	w9, wzr
  457abc:	mov	x2, #0x7c                  	// #124
  457ac0:	mov	w10, #0x1                   	// #1
  457ac4:	mov	w11, #0x6                   	// #6
  457ac8:	mov	x12, #0x1                   	// #1
  457acc:	adrp	x13, 48f000 <ASN1_generate_nconf@plt+0x70700>
  457ad0:	add	x13, x13, #0x4c0
  457ad4:	mov	w14, #0x2                   	// #2
  457ad8:	mov	x15, #0x58                  	// #88
  457adc:	mov	x16, #0x60                  	// #96
  457ae0:	adrp	x17, 48f000 <ASN1_generate_nconf@plt+0x70700>
  457ae4:	add	x17, x17, #0x2f8
  457ae8:	adrp	x18, 4b1000 <stdin@@GLIBC_2.17+0x10>
  457aec:	add	x18, x18, #0xc0
  457af0:	adrp	x3, 4b1000 <stdin@@GLIBC_2.17+0x10>
  457af4:	add	x3, x3, #0xb74
  457af8:	adrp	x4, 48f000 <ASN1_generate_nconf@plt+0x70700>
  457afc:	add	x4, x4, #0x4d8
  457b00:	adrp	x5, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  457b04:	add	x5, x5, #0xd8
  457b08:	adrp	x6, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  457b0c:	add	x6, x6, #0x348
  457b10:	adrp	x7, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  457b14:	add	x7, x7, #0x569
  457b18:	adrp	x19, 4b1000 <stdin@@GLIBC_2.17+0x10>
  457b1c:	add	x19, x19, #0xb68
  457b20:	adrp	x20, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  457b24:	add	x20, x20, #0x1c0
  457b28:	adrp	x21, 48f000 <ASN1_generate_nconf@plt+0x70700>
  457b2c:	add	x21, x21, #0x720
  457b30:	adrp	x22, 495000 <ASN1_generate_nconf@plt+0x76700>
  457b34:	add	x22, x22, #0x3a7
  457b38:	adrp	x23, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  457b3c:	add	x23, x23, #0xc80
  457b40:	adrp	x24, 47c000 <ASN1_generate_nconf@plt+0x5d700>
  457b44:	add	x24, x24, #0xdc
  457b48:	adrp	x25, 48f000 <ASN1_generate_nconf@plt+0x70700>
  457b4c:	add	x25, x25, #0x5a0
  457b50:	adrp	x26, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  457b54:	add	x26, x26, #0xba0
  457b58:	adrp	x27, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  457b5c:	add	x27, x27, #0x36c
  457b60:	adrp	x28, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  457b64:	add	x28, x28, #0x980
  457b68:	adrp	x30, 48f000 <ASN1_generate_nconf@plt+0x70700>
  457b6c:	add	x30, x30, #0x590
  457b70:	str	x8, [sp, #1032]
  457b74:	adrp	x8, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  457b78:	add	x8, x8, #0x36e
  457b7c:	str	x8, [sp, #1024]
  457b80:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  457b84:	add	x8, x8, #0x7f0
  457b88:	str	x8, [sp, #1016]
  457b8c:	adrp	x8, 48f000 <ASN1_generate_nconf@plt+0x70700>
  457b90:	add	x8, x8, #0x558
  457b94:	str	x8, [sp, #1008]
  457b98:	adrp	x8, 481000 <ASN1_generate_nconf@plt+0x62700>
  457b9c:	add	x8, x8, #0xc5b
  457ba0:	str	x8, [sp, #1000]
  457ba4:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  457ba8:	add	x8, x8, #0x750
  457bac:	str	x8, [sp, #992]
  457bb0:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  457bb4:	add	x8, x8, #0x6b4
  457bb8:	str	x8, [sp, #984]
  457bbc:	adrp	x8, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  457bc0:	add	x8, x8, #0x5fe
  457bc4:	str	x8, [sp, #976]
  457bc8:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  457bcc:	add	x8, x8, #0xe0
  457bd0:	str	x8, [sp, #968]
  457bd4:	add	x8, x8, #0x5a0
  457bd8:	str	x8, [sp, #960]
  457bdc:	ldr	x8, [sp, #968]
  457be0:	add	x8, x8, #0x2d0
  457be4:	str	x8, [sp, #952]
  457be8:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  457bec:	add	x8, x8, #0x6b0
  457bf0:	str	x8, [sp, #944]
  457bf4:	ldr	x8, [sp, #968]
  457bf8:	add	x8, x8, #0x2a0
  457bfc:	str	x8, [sp, #936]
  457c00:	ldr	x8, [sp, #968]
  457c04:	add	x8, x8, #0x240
  457c08:	str	x8, [sp, #928]
  457c0c:	ldr	x8, [sp, #968]
  457c10:	add	x8, x8, #0x210
  457c14:	str	x8, [sp, #920]
  457c18:	ldr	x8, [sp, #968]
  457c1c:	add	x8, x8, #0x1e0
  457c20:	str	x8, [sp, #912]
  457c24:	ldr	x8, [sp, #968]
  457c28:	add	x8, x8, #0x3f0
  457c2c:	str	x8, [sp, #904]
  457c30:	ldr	x8, [sp, #968]
  457c34:	add	x8, x8, #0x3c0
  457c38:	str	x8, [sp, #896]
  457c3c:	ldr	x8, [sp, #968]
  457c40:	add	x8, x8, #0x390
  457c44:	str	x8, [sp, #888]
  457c48:	ldr	x8, [sp, #968]
  457c4c:	add	x8, x8, #0x570
  457c50:	str	x8, [sp, #880]
  457c54:	ldr	x8, [sp, #968]
  457c58:	add	x8, x8, #0x540
  457c5c:	str	x8, [sp, #872]
  457c60:	ldr	x8, [sp, #968]
  457c64:	add	x8, x8, #0x510
  457c68:	str	x8, [sp, #864]
  457c6c:	ldr	x8, [sp, #968]
  457c70:	add	x8, x8, #0x4e0
  457c74:	str	x8, [sp, #856]
  457c78:	ldr	x8, [sp, #968]
  457c7c:	add	x8, x8, #0x360
  457c80:	str	x8, [sp, #848]
  457c84:	ldr	x8, [sp, #968]
  457c88:	add	x8, x8, #0x330
  457c8c:	str	x8, [sp, #840]
  457c90:	ldr	x8, [sp, #968]
  457c94:	add	x8, x8, #0x300
  457c98:	str	x8, [sp, #832]
  457c9c:	ldr	x8, [sp, #968]
  457ca0:	add	x8, x8, #0x1b0
  457ca4:	str	x8, [sp, #824]
  457ca8:	ldr	x8, [sp, #968]
  457cac:	add	x8, x8, #0x180
  457cb0:	str	x8, [sp, #816]
  457cb4:	ldr	x8, [sp, #968]
  457cb8:	add	x8, x8, #0x150
  457cbc:	str	x8, [sp, #808]
  457cc0:	ldr	x8, [sp, #968]
  457cc4:	add	x8, x8, #0x120
  457cc8:	str	x8, [sp, #800]
  457ccc:	ldr	x8, [sp, #968]
  457cd0:	add	x8, x8, #0x4b0
  457cd4:	str	x8, [sp, #792]
  457cd8:	ldr	x8, [sp, #968]
  457cdc:	add	x8, x8, #0x480
  457ce0:	str	x8, [sp, #784]
  457ce4:	ldr	x8, [sp, #968]
  457ce8:	add	x8, x8, #0x450
  457cec:	str	x8, [sp, #776]
  457cf0:	ldr	x8, [sp, #968]
  457cf4:	add	x8, x8, #0xf0
  457cf8:	str	x8, [sp, #768]
  457cfc:	ldr	x8, [sp, #968]
  457d00:	add	x8, x8, #0xc0
  457d04:	str	x8, [sp, #760]
  457d08:	ldr	x8, [sp, #968]
  457d0c:	add	x8, x8, #0x90
  457d10:	str	x8, [sp, #752]
  457d14:	ldr	x8, [sp, #968]
  457d18:	add	x8, x8, #0x60
  457d1c:	str	x8, [sp, #744]
  457d20:	ldr	x8, [sp, #968]
  457d24:	add	x8, x8, #0x30
  457d28:	str	x8, [sp, #736]
  457d2c:	adrp	x8, 489000 <ASN1_generate_nconf@plt+0x6a700>
  457d30:	add	x8, x8, #0x853
  457d34:	str	x8, [sp, #728]
  457d38:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  457d3c:	add	x8, x8, #0xfe5
  457d40:	str	x8, [sp, #720]
  457d44:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  457d48:	add	x8, x8, #0xca0
  457d4c:	str	w0, [sp, #716]
  457d50:	sub	x0, x29, #0xd4
  457d54:	str	x0, [sp, #704]
  457d58:	add	x0, sp, #0x518
  457d5c:	str	x0, [sp, #696]
  457d60:	add	x0, sp, #0x4b8
  457d64:	str	x8, [sp, #688]
  457d68:	ldr	w8, [sp, #716]
  457d6c:	stur	w8, [x29, #-12]
  457d70:	stur	x1, [x29, #-24]
  457d74:	ldr	x1, [sp, #1032]
  457d78:	stur	x1, [x29, #-32]
  457d7c:	stur	x1, [x29, #-40]
  457d80:	stur	x1, [x29, #-56]
  457d84:	stur	x1, [x29, #-64]
  457d88:	stur	d0, [x29, #-72]
  457d8c:	stur	wzr, [x29, #-80]
  457d90:	stur	wzr, [x29, #-84]
  457d94:	stur	wzr, [x29, #-88]
  457d98:	ldr	x8, [sp, #704]
  457d9c:	str	x0, [sp, #680]
  457da0:	mov	x0, x8
  457da4:	mov	w1, w9
  457da8:	str	w9, [sp, #676]
  457dac:	str	w10, [sp, #672]
  457db0:	str	w11, [sp, #668]
  457db4:	str	x12, [sp, #656]
  457db8:	str	x13, [sp, #648]
  457dbc:	str	w14, [sp, #644]
  457dc0:	str	x15, [sp, #632]
  457dc4:	str	x16, [sp, #624]
  457dc8:	str	x17, [sp, #616]
  457dcc:	str	x18, [sp, #608]
  457dd0:	str	x3, [sp, #600]
  457dd4:	str	x4, [sp, #592]
  457dd8:	str	x5, [sp, #584]
  457ddc:	str	x6, [sp, #576]
  457de0:	str	x7, [sp, #568]
  457de4:	str	x19, [sp, #560]
  457de8:	str	x20, [sp, #552]
  457dec:	str	x21, [sp, #544]
  457df0:	str	x22, [sp, #536]
  457df4:	str	x23, [sp, #528]
  457df8:	str	x24, [sp, #520]
  457dfc:	str	x25, [sp, #512]
  457e00:	str	x26, [sp, #504]
  457e04:	str	x27, [sp, #496]
  457e08:	str	x28, [sp, #488]
  457e0c:	str	x30, [sp, #480]
  457e10:	bl	41e730 <memset@plt>
  457e14:	ldr	w9, [sp, #672]
  457e18:	stur	w9, [x29, #-216]
  457e1c:	stur	wzr, [x29, #-220]
  457e20:	stur	wzr, [x29, #-224]
  457e24:	stur	wzr, [x29, #-228]
  457e28:	stur	xzr, [x29, #-240]
  457e2c:	ldr	w10, [sp, #668]
  457e30:	stur	w10, [x29, #-244]
  457e34:	str	wzr, [sp, #7244]
  457e38:	str	wzr, [sp, #7240]
  457e3c:	str	wzr, [sp, #7228]
  457e40:	ldr	x8, [sp, #656]
  457e44:	str	x8, [sp, #7216]
  457e48:	ldr	x12, [sp, #648]
  457e4c:	ldr	q1, [x12]
  457e50:	str	q1, [sp, #7184]
  457e54:	ldr	x13, [x12, #16]
  457e58:	str	x13, [sp, #7200]
  457e5c:	str	xzr, [sp, #1408]
  457e60:	str	xzr, [sp, #1416]
  457e64:	str	xzr, [sp, #1424]
  457e68:	str	wzr, [sp, #1432]
  457e6c:	ldr	w11, [sp, #644]
  457e70:	str	w11, [sp, #1404]
  457e74:	str	xzr, [sp, #1392]
  457e78:	str	wzr, [sp, #1400]
  457e7c:	ldr	x0, [sp, #696]
  457e80:	ldr	w14, [sp, #676]
  457e84:	mov	w1, w14
  457e88:	ldr	x2, [sp, #632]
  457e8c:	bl	41e730 <memset@plt>
  457e90:	ldr	x0, [sp, #680]
  457e94:	ldr	w9, [sp, #676]
  457e98:	mov	w1, w9
  457e9c:	ldr	x2, [sp, #624]
  457ea0:	bl	41e730 <memset@plt>
  457ea4:	str	xzr, [sp, #1200]
  457ea8:	ldur	w0, [x29, #-12]
  457eac:	ldur	x1, [x29, #-24]
  457eb0:	ldr	x2, [sp, #616]
  457eb4:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  457eb8:	stur	x0, [x29, #-48]
  457ebc:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  457ec0:	stur	w0, [x29, #-76]
  457ec4:	cbz	w0, 458238 <ASN1_generate_nconf@plt+0x39938>
  457ec8:	ldur	w8, [x29, #-76]
  457ecc:	add	w9, w8, #0x1
  457ed0:	cmp	w9, #0x1
  457ed4:	str	w8, [sp, #476]
  457ed8:	b.ls	457ff4 <ASN1_generate_nconf@plt+0x396f4>  // b.plast
  457edc:	b	457ee0 <ASN1_generate_nconf@plt+0x395e0>
  457ee0:	ldr	w8, [sp, #476]
  457ee4:	cmp	w8, #0x1
  457ee8:	b.eq	458010 <ASN1_generate_nconf@plt+0x39710>  // b.none
  457eec:	b	457ef0 <ASN1_generate_nconf@plt+0x395f0>
  457ef0:	ldr	w8, [sp, #476]
  457ef4:	cmp	w8, #0x2
  457ef8:	b.eq	458024 <ASN1_generate_nconf@plt+0x39724>  // b.none
  457efc:	b	457f00 <ASN1_generate_nconf@plt+0x39600>
  457f00:	ldr	w8, [sp, #476]
  457f04:	cmp	w8, #0x3
  457f08:	b.eq	458034 <ASN1_generate_nconf@plt+0x39734>  // b.none
  457f0c:	b	457f10 <ASN1_generate_nconf@plt+0x39610>
  457f10:	ldr	w8, [sp, #476]
  457f14:	cmp	w8, #0x4
  457f18:	b.eq	4580c0 <ASN1_generate_nconf@plt+0x397c0>  // b.none
  457f1c:	b	457f20 <ASN1_generate_nconf@plt+0x39620>
  457f20:	ldr	w8, [sp, #476]
  457f24:	cmp	w8, #0x5
  457f28:	b.eq	4580d4 <ASN1_generate_nconf@plt+0x397d4>  // b.none
  457f2c:	b	457f30 <ASN1_generate_nconf@plt+0x39630>
  457f30:	ldr	w8, [sp, #476]
  457f34:	cmp	w8, #0x6
  457f38:	b.eq	4580e0 <ASN1_generate_nconf@plt+0x397e0>  // b.none
  457f3c:	b	457f40 <ASN1_generate_nconf@plt+0x39640>
  457f40:	ldr	w8, [sp, #476]
  457f44:	cmp	w8, #0x7
  457f48:	b.eq	458198 <ASN1_generate_nconf@plt+0x39898>  // b.none
  457f4c:	b	457f50 <ASN1_generate_nconf@plt+0x39650>
  457f50:	ldr	w8, [sp, #476]
  457f54:	cmp	w8, #0x8
  457f58:	b.eq	4581a8 <ASN1_generate_nconf@plt+0x398a8>  // b.none
  457f5c:	b	457f60 <ASN1_generate_nconf@plt+0x39660>
  457f60:	ldr	w8, [sp, #476]
  457f64:	cmp	w8, #0x9
  457f68:	b.eq	458154 <ASN1_generate_nconf@plt+0x39854>  // b.none
  457f6c:	b	457f70 <ASN1_generate_nconf@plt+0x39670>
  457f70:	ldr	w8, [sp, #476]
  457f74:	cmp	w8, #0xa
  457f78:	b.eq	4580f0 <ASN1_generate_nconf@plt+0x397f0>  // b.none
  457f7c:	b	457f80 <ASN1_generate_nconf@plt+0x39680>
  457f80:	ldr	w8, [sp, #476]
  457f84:	cmp	w8, #0x5dc
  457f88:	b.eq	4581b4 <ASN1_generate_nconf@plt+0x398b4>  // b.none
  457f8c:	b	457f90 <ASN1_generate_nconf@plt+0x39690>
  457f90:	ldr	w8, [sp, #476]
  457f94:	subs	w9, w8, #0x5dd
  457f98:	cmp	w9, #0x1
  457f9c:	b.ls	4581b8 <ASN1_generate_nconf@plt+0x398b8>  // b.plast
  457fa0:	b	457fa4 <ASN1_generate_nconf@plt+0x396a4>
  457fa4:	ldr	w8, [sp, #476]
  457fa8:	cmp	w8, #0x5df
  457fac:	b.eq	4581b4 <ASN1_generate_nconf@plt+0x398b4>  // b.none
  457fb0:	b	457fb4 <ASN1_generate_nconf@plt+0x396b4>
  457fb4:	ldr	w8, [sp, #476]
  457fb8:	cmp	w8, #0x5e0
  457fbc:	b.eq	4581cc <ASN1_generate_nconf@plt+0x398cc>  // b.none
  457fc0:	b	457fc4 <ASN1_generate_nconf@plt+0x396c4>
  457fc4:	ldr	w8, [sp, #476]
  457fc8:	cmp	w8, #0x5e1
  457fcc:	b.eq	4581e4 <ASN1_generate_nconf@plt+0x398e4>  // b.none
  457fd0:	b	457fd4 <ASN1_generate_nconf@plt+0x396d4>
  457fd4:	ldr	w8, [sp, #476]
  457fd8:	cmp	w8, #0x5e2
  457fdc:	b.eq	458208 <ASN1_generate_nconf@plt+0x39908>  // b.none
  457fe0:	b	457fe4 <ASN1_generate_nconf@plt+0x396e4>
  457fe4:	ldr	w8, [sp, #476]
  457fe8:	cmp	w8, #0x5e3
  457fec:	b.eq	45822c <ASN1_generate_nconf@plt+0x3992c>  // b.none
  457ff0:	b	458234 <ASN1_generate_nconf@plt+0x39934>
  457ff4:	ldr	x8, [sp, #608]
  457ff8:	ldr	x0, [x8]
  457ffc:	ldur	x2, [x29, #-48]
  458000:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  458004:	add	x1, x1, #0x466
  458008:	bl	4196e0 <BIO_printf@plt>
  45800c:	b	45dc28 <ASN1_generate_nconf@plt+0x3f328>
  458010:	adrp	x0, 48f000 <ASN1_generate_nconf@plt+0x70700>
  458014:	add	x0, x0, #0x2f8
  458018:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  45801c:	stur	wzr, [x29, #-216]
  458020:	b	45dc28 <ASN1_generate_nconf@plt+0x3f328>
  458024:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  458028:	add	x8, x8, #0x1bc
  45802c:	str	wzr, [x8]
  458030:	b	458234 <ASN1_generate_nconf@plt+0x39934>
  458034:	mov	x8, xzr
  458038:	ldr	x9, [sp, #560]
  45803c:	str	x8, [x9]
  458040:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  458044:	bl	41ce10 <EVP_get_cipherbyname@plt>
  458048:	stur	x0, [x29, #-64]
  45804c:	ldur	x8, [x29, #-64]
  458050:	cbnz	x8, 458064 <ASN1_generate_nconf@plt+0x39764>
  458054:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  458058:	bl	41a960 <EVP_get_digestbyname@plt>
  45805c:	ldr	x8, [sp, #560]
  458060:	str	x0, [x8]
  458064:	ldur	x8, [x29, #-64]
  458068:	cbnz	x8, 4580b4 <ASN1_generate_nconf@plt+0x397b4>
  45806c:	ldr	x8, [sp, #560]
  458070:	ldr	x9, [x8]
  458074:	cbnz	x9, 4580b4 <ASN1_generate_nconf@plt+0x397b4>
  458078:	ldr	x8, [sp, #608]
  45807c:	ldr	x0, [x8]
  458080:	ldur	x2, [x29, #-48]
  458084:	str	x0, [sp, #464]
  458088:	str	x2, [sp, #456]
  45808c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  458090:	ldr	x8, [sp, #464]
  458094:	str	x0, [sp, #448]
  458098:	mov	x0, x8
  45809c:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  4580a0:	add	x1, x1, #0x2c7
  4580a4:	ldr	x2, [sp, #456]
  4580a8:	ldr	x3, [sp, #448]
  4580ac:	bl	4196e0 <BIO_printf@plt>
  4580b0:	b	45dc28 <ASN1_generate_nconf@plt+0x3f328>
  4580b4:	mov	w8, #0x1                   	// #1
  4580b8:	stur	w8, [x29, #-124]
  4580bc:	b	458234 <ASN1_generate_nconf@plt+0x39934>
  4580c0:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4580c4:	add	x8, x8, #0xb70
  4580c8:	mov	w9, #0x1                   	// #1
  4580cc:	str	w9, [x8]
  4580d0:	b	458234 <ASN1_generate_nconf@plt+0x39934>
  4580d4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4580d8:	stur	x0, [x29, #-56]
  4580dc:	b	458234 <ASN1_generate_nconf@plt+0x39934>
  4580e0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4580e4:	bl	41a130 <atoi@plt>
  4580e8:	str	w0, [sp, #7228]
  4580ec:	b	458234 <ASN1_generate_nconf@plt+0x39934>
  4580f0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4580f4:	bl	41a130 <atoi@plt>
  4580f8:	str	w0, [sp, #7240]
  4580fc:	bl	41c8a0 <ASYNC_is_capable@plt>
  458100:	cbnz	w0, 458120 <ASN1_generate_nconf@plt+0x39820>
  458104:	ldr	x8, [sp, #608]
  458108:	ldr	x0, [x8]
  45810c:	ldur	x2, [x29, #-48]
  458110:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  458114:	add	x1, x1, #0x2ee
  458118:	bl	4196e0 <BIO_printf@plt>
  45811c:	b	457ff4 <ASN1_generate_nconf@plt+0x396f4>
  458120:	ldr	w8, [sp, #7240]
  458124:	mov	w9, #0x869f                	// #34463
  458128:	movk	w9, #0x1, lsl #16
  45812c:	cmp	w8, w9
  458130:	b.ls	458150 <ASN1_generate_nconf@plt+0x39850>  // b.plast
  458134:	ldr	x8, [sp, #608]
  458138:	ldr	x0, [x8]
  45813c:	ldur	x2, [x29, #-48]
  458140:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  458144:	add	x1, x1, #0x320
  458148:	bl	4196e0 <BIO_printf@plt>
  45814c:	b	457ff4 <ASN1_generate_nconf@plt+0x396f4>
  458150:	b	458234 <ASN1_generate_nconf@plt+0x39934>
  458154:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  458158:	sub	x1, x29, #0xdc
  45815c:	bl	4714a0 <ASN1_generate_nconf@plt+0x52ba0>
  458160:	cbnz	w0, 458168 <ASN1_generate_nconf@plt+0x39868>
  458164:	b	45dc28 <ASN1_generate_nconf@plt+0x3f328>
  458168:	ldur	w8, [x29, #-220]
  45816c:	cmp	w8, #0x40
  458170:	b.le	458194 <ASN1_generate_nconf@plt+0x39894>
  458174:	ldr	x8, [sp, #608]
  458178:	ldr	x0, [x8]
  45817c:	ldur	x2, [x29, #-48]
  458180:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  458184:	add	x1, x1, #0x339
  458188:	mov	w3, #0x40                  	// #64
  45818c:	bl	4196e0 <BIO_printf@plt>
  458190:	b	457ff4 <ASN1_generate_nconf@plt+0x396f4>
  458194:	b	458234 <ASN1_generate_nconf@plt+0x39934>
  458198:	mov	w8, #0x1                   	// #1
  45819c:	ldr	x9, [sp, #600]
  4581a0:	str	w8, [x9]
  4581a4:	b	458234 <ASN1_generate_nconf@plt+0x39934>
  4581a8:	mov	w8, #0x1                   	// #1
  4581ac:	stur	w8, [x29, #-84]
  4581b0:	b	458234 <ASN1_generate_nconf@plt+0x39934>
  4581b4:	b	458234 <ASN1_generate_nconf@plt+0x39934>
  4581b8:	ldur	w0, [x29, #-76]
  4581bc:	bl	46a49c <ASN1_generate_nconf@plt+0x4bb9c>
  4581c0:	cbnz	w0, 4581c8 <ASN1_generate_nconf@plt+0x398c8>
  4581c4:	b	45dc28 <ASN1_generate_nconf@plt+0x3f328>
  4581c8:	b	458234 <ASN1_generate_nconf@plt+0x39934>
  4581cc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4581d0:	add	x1, sp, #0x57c
  4581d4:	bl	4714a0 <ASN1_generate_nconf@plt+0x52ba0>
  4581d8:	cbnz	w0, 4581e0 <ASN1_generate_nconf@plt+0x398e0>
  4581dc:	b	45dc28 <ASN1_generate_nconf@plt+0x3f328>
  4581e0:	b	458234 <ASN1_generate_nconf@plt+0x39934>
  4581e4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4581e8:	bl	41a130 <atoi@plt>
  4581ec:	str	w0, [sp, #7204]
  4581f0:	str	w0, [sp, #7200]
  4581f4:	str	w0, [sp, #7196]
  4581f8:	str	w0, [sp, #7192]
  4581fc:	str	w0, [sp, #7188]
  458200:	str	w0, [sp, #7184]
  458204:	b	458234 <ASN1_generate_nconf@plt+0x39934>
  458208:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  45820c:	bl	41a130 <atoi@plt>
  458210:	sub	x8, x29, #0xe0
  458214:	stur	w0, [x29, #-224]
  458218:	ldr	x9, [sp, #552]
  45821c:	str	x8, [x9]
  458220:	mov	w10, #0x1                   	// #1
  458224:	stur	w10, [x29, #-244]
  458228:	b	458234 <ASN1_generate_nconf@plt+0x39934>
  45822c:	mov	w8, #0x1                   	// #1
  458230:	stur	w8, [x29, #-228]
  458234:	b	457ebc <ASN1_generate_nconf@plt+0x395bc>
  458238:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  45823c:	stur	w0, [x29, #-12]
  458240:	bl	472544 <ASN1_generate_nconf@plt+0x53c44>
  458244:	stur	x0, [x29, #-24]
  458248:	ldur	x8, [x29, #-24]
  45824c:	ldr	x8, [x8]
  458250:	cbz	x8, 458610 <ASN1_generate_nconf@plt+0x39d10>
  458254:	ldur	x8, [x29, #-24]
  458258:	ldr	x0, [x8]
  45825c:	sub	x1, x29, #0xf8
  458260:	adrp	x2, 48f000 <ASN1_generate_nconf@plt+0x70700>
  458264:	add	x2, x2, #0x750
  458268:	mov	w3, #0x22                  	// #34
  45826c:	bl	45df6c <ASN1_generate_nconf@plt+0x3f66c>
  458270:	cbz	w0, 45828c <ASN1_generate_nconf@plt+0x3998c>
  458274:	ldur	w8, [x29, #-248]
  458278:	mov	w9, w8
  45827c:	sub	x10, x29, #0xd4
  458280:	mov	w8, #0x1                   	// #1
  458284:	str	w8, [x10, x9, lsl #2]
  458288:	b	458600 <ASN1_generate_nconf@plt+0x39d00>
  45828c:	ldur	x8, [x29, #-24]
  458290:	ldr	x0, [x8]
  458294:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  458298:	add	x1, x1, #0xa08
  45829c:	bl	41d200 <strcmp@plt>
  4582a0:	cbnz	w0, 4582b4 <ASN1_generate_nconf@plt+0x399b4>
  4582a4:	mov	w8, #0x1                   	// #1
  4582a8:	stur	w8, [x29, #-176]
  4582ac:	stur	w8, [x29, #-180]
  4582b0:	b	458600 <ASN1_generate_nconf@plt+0x39d00>
  4582b4:	ldur	x8, [x29, #-24]
  4582b8:	ldr	x0, [x8]
  4582bc:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  4582c0:	add	x1, x1, #0x353
  4582c4:	bl	41d200 <strcmp@plt>
  4582c8:	cbnz	w0, 4582e0 <ASN1_generate_nconf@plt+0x399e0>
  4582cc:	mov	w8, #0x1                   	// #1
  4582d0:	stur	w8, [x29, #-116]
  4582d4:	stur	w8, [x29, #-120]
  4582d8:	stur	w8, [x29, #-192]
  4582dc:	b	458600 <ASN1_generate_nconf@plt+0x39d00>
  4582e0:	ldur	x8, [x29, #-24]
  4582e4:	ldr	x0, [x8]
  4582e8:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  4582ec:	add	x1, x1, #0x357
  4582f0:	bl	41d200 <strcmp@plt>
  4582f4:	cbnz	w0, 4582fc <ASN1_generate_nconf@plt+0x399fc>
  4582f8:	b	458600 <ASN1_generate_nconf@plt+0x39d00>
  4582fc:	ldur	x8, [x29, #-24]
  458300:	ldr	x0, [x8]
  458304:	ldr	x1, [sp, #1000]
  458308:	bl	41d200 <strcmp@plt>
  45830c:	cbnz	w0, 45834c <ASN1_generate_nconf@plt+0x39a4c>
  458310:	stur	wzr, [x29, #-256]
  458314:	ldur	w8, [x29, #-256]
  458318:	mov	w9, w8
  45831c:	cmp	x9, #0x7
  458320:	b.cs	458348 <ASN1_generate_nconf@plt+0x39a48>  // b.hs, b.nlast
  458324:	ldur	w8, [x29, #-256]
  458328:	mov	w9, w8
  45832c:	add	x10, sp, #0x580
  458330:	mov	w8, #0x1                   	// #1
  458334:	str	w8, [x10, x9, lsl #2]
  458338:	ldur	w8, [x29, #-256]
  45833c:	add	w8, w8, #0x1
  458340:	stur	w8, [x29, #-256]
  458344:	b	458314 <ASN1_generate_nconf@plt+0x39a14>
  458348:	b	458600 <ASN1_generate_nconf@plt+0x39d00>
  45834c:	ldur	x8, [x29, #-24]
  458350:	ldr	x0, [x8]
  458354:	sub	x1, x29, #0xf8
  458358:	adrp	x2, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45835c:	add	x2, x2, #0x970
  458360:	mov	w3, #0x7                   	// #7
  458364:	bl	45df6c <ASN1_generate_nconf@plt+0x3f66c>
  458368:	cbz	w0, 458384 <ASN1_generate_nconf@plt+0x39a84>
  45836c:	ldur	w8, [x29, #-248]
  458370:	mov	w9, w8
  458374:	add	x10, sp, #0x580
  458378:	mov	w8, #0x1                   	// #1
  45837c:	str	w8, [x10, x9, lsl #2]
  458380:	b	458600 <ASN1_generate_nconf@plt+0x39d00>
  458384:	ldur	x8, [x29, #-24]
  458388:	ldr	x0, [x8]
  45838c:	ldr	x1, [sp, #1024]
  458390:	bl	41d200 <strcmp@plt>
  458394:	cbnz	w0, 4583ac <ASN1_generate_nconf@plt+0x39aac>
  458398:	mov	w8, #0x1                   	// #1
  45839c:	str	w8, [sp, #1400]
  4583a0:	str	w8, [sp, #1396]
  4583a4:	str	w8, [sp, #1392]
  4583a8:	b	458600 <ASN1_generate_nconf@plt+0x39d00>
  4583ac:	ldur	x8, [x29, #-24]
  4583b0:	ldr	x0, [x8]
  4583b4:	sub	x1, x29, #0xf8
  4583b8:	adrp	x2, 48f000 <ASN1_generate_nconf@plt+0x70700>
  4583bc:	add	x2, x2, #0x9e0
  4583c0:	mov	w3, #0x3                   	// #3
  4583c4:	bl	45df6c <ASN1_generate_nconf@plt+0x3f66c>
  4583c8:	cbz	w0, 4583e4 <ASN1_generate_nconf@plt+0x39ae4>
  4583cc:	ldur	w8, [x29, #-248]
  4583d0:	mov	w9, w8
  4583d4:	add	x10, sp, #0x570
  4583d8:	mov	w8, #0x2                   	// #2
  4583dc:	str	w8, [x10, x9, lsl #2]
  4583e0:	b	458600 <ASN1_generate_nconf@plt+0x39d00>
  4583e4:	ldur	x8, [x29, #-24]
  4583e8:	ldr	x0, [x8]
  4583ec:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  4583f0:	add	x1, x1, #0x35f
  4583f4:	bl	41d200 <strcmp@plt>
  4583f8:	cbnz	w0, 458410 <ASN1_generate_nconf@plt+0x39b10>
  4583fc:	mov	w8, #0x1                   	// #1
  458400:	stur	w8, [x29, #-140]
  458404:	stur	w8, [x29, #-144]
  458408:	stur	w8, [x29, #-148]
  45840c:	b	458600 <ASN1_generate_nconf@plt+0x39d00>
  458410:	ldur	x8, [x29, #-24]
  458414:	ldr	x0, [x8]
  458418:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45841c:	add	x1, x1, #0x363
  458420:	bl	41d200 <strcmp@plt>
  458424:	cbnz	w0, 45843c <ASN1_generate_nconf@plt+0x39b3c>
  458428:	mov	w8, #0x1                   	// #1
  45842c:	stur	w8, [x29, #-128]
  458430:	stur	w8, [x29, #-132]
  458434:	stur	w8, [x29, #-136]
  458438:	b	458600 <ASN1_generate_nconf@plt+0x39d00>
  45843c:	ldur	x8, [x29, #-24]
  458440:	ldr	x0, [x8]
  458444:	ldr	x1, [sp, #496]
  458448:	bl	41d200 <strcmp@plt>
  45844c:	cbnz	w0, 45848c <ASN1_generate_nconf@plt+0x39b8c>
  458450:	stur	wzr, [x29, #-256]
  458454:	ldur	w8, [x29, #-256]
  458458:	mov	w9, w8
  45845c:	cmp	x9, #0x16
  458460:	b.cs	458488 <ASN1_generate_nconf@plt+0x39b88>  // b.hs, b.nlast
  458464:	ldur	w8, [x29, #-256]
  458468:	mov	w9, w8
  45846c:	add	x10, sp, #0x518
  458470:	mov	w8, #0x1                   	// #1
  458474:	str	w8, [x10, x9, lsl #2]
  458478:	ldur	w8, [x29, #-256]
  45847c:	add	w8, w8, #0x1
  458480:	stur	w8, [x29, #-256]
  458484:	b	458454 <ASN1_generate_nconf@plt+0x39b54>
  458488:	b	458600 <ASN1_generate_nconf@plt+0x39d00>
  45848c:	ldur	x8, [x29, #-24]
  458490:	ldr	x0, [x8]
  458494:	sub	x1, x29, #0xf8
  458498:	adrp	x2, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45849c:	add	x2, x2, #0x1c8
  4584a0:	mov	w3, #0x16                  	// #22
  4584a4:	bl	45df6c <ASN1_generate_nconf@plt+0x3f66c>
  4584a8:	cbz	w0, 4584c4 <ASN1_generate_nconf@plt+0x39bc4>
  4584ac:	ldur	w8, [x29, #-248]
  4584b0:	mov	w9, w8
  4584b4:	add	x10, sp, #0x518
  4584b8:	mov	w8, #0x2                   	// #2
  4584bc:	str	w8, [x10, x9, lsl #2]
  4584c0:	b	458600 <ASN1_generate_nconf@plt+0x39d00>
  4584c4:	ldur	x8, [x29, #-24]
  4584c8:	ldr	x0, [x8]
  4584cc:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  4584d0:	add	x1, x1, #0x372
  4584d4:	bl	41d200 <strcmp@plt>
  4584d8:	cbnz	w0, 458518 <ASN1_generate_nconf@plt+0x39c18>
  4584dc:	stur	wzr, [x29, #-256]
  4584e0:	ldur	w8, [x29, #-256]
  4584e4:	mov	w9, w8
  4584e8:	cmp	x9, #0x18
  4584ec:	b.cs	458514 <ASN1_generate_nconf@plt+0x39c14>  // b.hs, b.nlast
  4584f0:	ldur	w8, [x29, #-256]
  4584f4:	mov	w9, w8
  4584f8:	add	x10, sp, #0x4b8
  4584fc:	mov	w8, #0x1                   	// #1
  458500:	str	w8, [x10, x9, lsl #2]
  458504:	ldur	w8, [x29, #-256]
  458508:	add	w8, w8, #0x1
  45850c:	stur	w8, [x29, #-256]
  458510:	b	4584e0 <ASN1_generate_nconf@plt+0x39be0>
  458514:	b	458600 <ASN1_generate_nconf@plt+0x39d00>
  458518:	ldur	x8, [x29, #-24]
  45851c:	ldr	x0, [x8]
  458520:	sub	x1, x29, #0xf8
  458524:	adrp	x2, 48f000 <ASN1_generate_nconf@plt+0x70700>
  458528:	add	x2, x2, #0xa10
  45852c:	mov	w3, #0x18                  	// #24
  458530:	bl	45df6c <ASN1_generate_nconf@plt+0x3f66c>
  458534:	cbz	w0, 458550 <ASN1_generate_nconf@plt+0x39c50>
  458538:	ldur	w8, [x29, #-248]
  45853c:	mov	w9, w8
  458540:	add	x10, sp, #0x4b8
  458544:	mov	w8, #0x2                   	// #2
  458548:	str	w8, [x10, x9, lsl #2]
  45854c:	b	458600 <ASN1_generate_nconf@plt+0x39d00>
  458550:	ldur	x8, [x29, #-24]
  458554:	ldr	x0, [x8]
  458558:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45855c:	add	x1, x1, #0x377
  458560:	bl	41d200 <strcmp@plt>
  458564:	cbnz	w0, 4585a4 <ASN1_generate_nconf@plt+0x39ca4>
  458568:	stur	wzr, [x29, #-256]
  45856c:	ldur	w8, [x29, #-256]
  458570:	mov	w9, w8
  458574:	cmp	x9, #0x2
  458578:	b.cs	4585a0 <ASN1_generate_nconf@plt+0x39ca0>  // b.hs, b.nlast
  45857c:	ldur	w8, [x29, #-256]
  458580:	mov	w9, w8
  458584:	add	x10, sp, #0x4b0
  458588:	mov	w8, #0x1                   	// #1
  45858c:	str	w8, [x10, x9, lsl #2]
  458590:	ldur	w8, [x29, #-256]
  458594:	add	w8, w8, #0x1
  458598:	stur	w8, [x29, #-256]
  45859c:	b	45856c <ASN1_generate_nconf@plt+0x39c6c>
  4585a0:	b	458600 <ASN1_generate_nconf@plt+0x39d00>
  4585a4:	ldur	x8, [x29, #-24]
  4585a8:	ldr	x0, [x8]
  4585ac:	sub	x1, x29, #0xf8
  4585b0:	adrp	x2, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  4585b4:	add	x2, x2, #0x328
  4585b8:	mov	w3, #0x2                   	// #2
  4585bc:	bl	45df6c <ASN1_generate_nconf@plt+0x3f66c>
  4585c0:	cbz	w0, 4585dc <ASN1_generate_nconf@plt+0x39cdc>
  4585c4:	ldur	w8, [x29, #-248]
  4585c8:	mov	w9, w8
  4585cc:	add	x10, sp, #0x4b0
  4585d0:	mov	w8, #0x2                   	// #2
  4585d4:	str	w8, [x10, x9, lsl #2]
  4585d8:	b	458600 <ASN1_generate_nconf@plt+0x39d00>
  4585dc:	ldr	x8, [sp, #608]
  4585e0:	ldr	x0, [x8]
  4585e4:	ldur	x2, [x29, #-48]
  4585e8:	ldur	x9, [x29, #-24]
  4585ec:	ldr	x3, [x9]
  4585f0:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  4585f4:	add	x1, x1, #0x37d
  4585f8:	bl	4196e0 <BIO_printf@plt>
  4585fc:	b	45dc28 <ASN1_generate_nconf@plt+0x3f328>
  458600:	ldur	x8, [x29, #-24]
  458604:	add	x8, x8, #0x8
  458608:	stur	x8, [x29, #-24]
  45860c:	b	458248 <ASN1_generate_nconf@plt+0x39948>
  458610:	ldur	w8, [x29, #-228]
  458614:	cbz	w8, 458684 <ASN1_generate_nconf@plt+0x39d84>
  458618:	ldur	x8, [x29, #-64]
  45861c:	cbnz	x8, 458638 <ASN1_generate_nconf@plt+0x39d38>
  458620:	ldr	x8, [sp, #608]
  458624:	ldr	x0, [x8]
  458628:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45862c:	add	x1, x1, #0x397
  458630:	bl	4196e0 <BIO_printf@plt>
  458634:	b	45dc28 <ASN1_generate_nconf@plt+0x3f328>
  458638:	ldur	x0, [x29, #-64]
  45863c:	bl	419df0 <EVP_CIPHER_flags@plt>
  458640:	and	x8, x0, #0x200000
  458644:	cbnz	x8, 458684 <ASN1_generate_nconf@plt+0x39d84>
  458648:	ldr	x8, [sp, #608]
  45864c:	ldr	x0, [x8]
  458650:	ldur	x9, [x29, #-64]
  458654:	str	x0, [sp, #440]
  458658:	mov	x0, x9
  45865c:	bl	41df20 <EVP_CIPHER_nid@plt>
  458660:	bl	41a1d0 <OBJ_nid2ln@plt>
  458664:	ldr	x8, [sp, #440]
  458668:	str	x0, [sp, #432]
  45866c:	mov	x0, x8
  458670:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  458674:	add	x1, x1, #0x3c3
  458678:	ldr	x2, [sp, #432]
  45867c:	bl	4196e0 <BIO_printf@plt>
  458680:	b	45dc28 <ASN1_generate_nconf@plt+0x3f328>
  458684:	ldur	w8, [x29, #-84]
  458688:	cbz	w8, 458720 <ASN1_generate_nconf@plt+0x39e20>
  45868c:	ldur	x8, [x29, #-64]
  458690:	cbnz	x8, 4586ac <ASN1_generate_nconf@plt+0x39dac>
  458694:	ldr	x8, [sp, #608]
  458698:	ldr	x0, [x8]
  45869c:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  4586a0:	add	x1, x1, #0x3dd
  4586a4:	bl	4196e0 <BIO_printf@plt>
  4586a8:	b	45dc28 <ASN1_generate_nconf@plt+0x3f328>
  4586ac:	ldur	x0, [x29, #-64]
  4586b0:	bl	419df0 <EVP_CIPHER_flags@plt>
  4586b4:	and	x8, x0, #0x400000
  4586b8:	cbnz	x8, 4586f8 <ASN1_generate_nconf@plt+0x39df8>
  4586bc:	ldr	x8, [sp, #608]
  4586c0:	ldr	x0, [x8]
  4586c4:	ldur	x9, [x29, #-64]
  4586c8:	str	x0, [sp, #424]
  4586cc:	mov	x0, x9
  4586d0:	bl	41df20 <EVP_CIPHER_nid@plt>
  4586d4:	bl	41a1d0 <OBJ_nid2ln@plt>
  4586d8:	ldr	x8, [sp, #424]
  4586dc:	str	x0, [sp, #416]
  4586e0:	mov	x0, x8
  4586e4:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  4586e8:	add	x1, x1, #0x415
  4586ec:	ldr	x2, [sp, #416]
  4586f0:	bl	4196e0 <BIO_printf@plt>
  4586f4:	b	45dc28 <ASN1_generate_nconf@plt+0x3f328>
  4586f8:	ldr	w8, [sp, #7240]
  4586fc:	cmp	w8, #0x0
  458700:	cset	w8, ls  // ls = plast
  458704:	tbnz	w8, #0, 458720 <ASN1_generate_nconf@plt+0x39e20>
  458708:	ldr	x8, [sp, #608]
  45870c:	ldr	x0, [x8]
  458710:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  458714:	add	x1, x1, #0x436
  458718:	bl	4196e0 <BIO_printf@plt>
  45871c:	b	45dc28 <ASN1_generate_nconf@plt+0x3f328>
  458720:	ldr	w8, [sp, #7240]
  458724:	cmp	w8, #0x0
  458728:	cset	w8, ls  // ls = plast
  45872c:	tbnz	w8, #0, 458768 <ASN1_generate_nconf@plt+0x39e68>
  458730:	ldr	w8, [sp, #7240]
  458734:	mov	w0, w8
  458738:	ldr	w8, [sp, #7240]
  45873c:	mov	w1, w8
  458740:	bl	41e6a0 <ASYNC_init_thread@plt>
  458744:	stur	w0, [x29, #-80]
  458748:	ldur	w8, [x29, #-80]
  45874c:	cbnz	w8, 458768 <ASN1_generate_nconf@plt+0x39e68>
  458750:	ldr	x8, [sp, #608]
  458754:	ldr	x0, [x8]
  458758:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45875c:	add	x1, x1, #0x45b
  458760:	bl	4196e0 <BIO_printf@plt>
  458764:	b	45dc28 <ASN1_generate_nconf@plt+0x3f328>
  458768:	ldr	w8, [sp, #7240]
  45876c:	cbnz	w8, 45877c <ASN1_generate_nconf@plt+0x39e7c>
  458770:	mov	w8, #0x1                   	// #1
  458774:	str	w8, [sp, #412]
  458778:	b	458784 <ASN1_generate_nconf@plt+0x39e84>
  45877c:	ldr	w8, [sp, #7240]
  458780:	str	w8, [sp, #412]
  458784:	ldr	w8, [sp, #412]
  458788:	str	w8, [sp, #7244]
  45878c:	ldr	w8, [sp, #7244]
  458790:	mov	w9, w8
  458794:	mov	x10, #0x300                 	// #768
  458798:	mul	x9, x9, x10
  45879c:	mov	w0, w9
  4587a0:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  4587a4:	add	x1, x1, #0x47e
  4587a8:	str	x10, [sp, #400]
  4587ac:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  4587b0:	stur	x0, [x29, #-40]
  4587b4:	ldur	x0, [x29, #-40]
  4587b8:	ldr	w8, [sp, #7244]
  4587bc:	mov	w10, w8
  4587c0:	ldr	x11, [sp, #400]
  4587c4:	mul	x2, x10, x11
  4587c8:	mov	w8, wzr
  4587cc:	mov	w1, w8
  4587d0:	bl	41e730 <memset@plt>
  4587d4:	stur	wzr, [x29, #-248]
  4587d8:	ldur	w8, [x29, #-248]
  4587dc:	ldr	w9, [sp, #7244]
  4587e0:	cmp	w8, w9
  4587e4:	b.cs	458a20 <ASN1_generate_nconf@plt+0x3a120>  // b.hs, b.nlast
  4587e8:	ldr	w8, [sp, #7240]
  4587ec:	cmp	w8, #0x0
  4587f0:	cset	w8, ls  // ls = plast
  4587f4:	tbnz	w8, #0, 45884c <ASN1_generate_nconf@plt+0x39f4c>
  4587f8:	bl	41b4a0 <ASYNC_WAIT_CTX_new@plt>
  4587fc:	ldur	x8, [x29, #-40]
  458800:	ldur	w9, [x29, #-248]
  458804:	mov	w10, w9
  458808:	mov	x11, #0x300                 	// #768
  45880c:	mul	x10, x11, x10
  458810:	add	x8, x8, x10
  458814:	str	x0, [x8, #8]
  458818:	ldur	x8, [x29, #-40]
  45881c:	ldur	w9, [x29, #-248]
  458820:	mov	w10, w9
  458824:	mul	x10, x11, x10
  458828:	add	x8, x8, x10
  45882c:	ldr	x8, [x8, #8]
  458830:	cbnz	x8, 45884c <ASN1_generate_nconf@plt+0x39f4c>
  458834:	ldr	x8, [sp, #608]
  458838:	ldr	x0, [x8]
  45883c:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  458840:	add	x1, x1, #0x490
  458844:	bl	4196e0 <BIO_printf@plt>
  458848:	b	45dc28 <ASN1_generate_nconf@plt+0x3f328>
  45884c:	ldr	x8, [sp, #552]
  458850:	ldr	x9, [x8]
  458854:	ldur	w10, [x29, #-244]
  458858:	subs	w10, w10, #0x1
  45885c:	ldr	w10, [x9, w10, uxtw #2]
  458860:	str	w10, [sp, #7232]
  458864:	ldr	w10, [sp, #7232]
  458868:	cmp	w10, #0x24
  45886c:	b.ge	458878 <ASN1_generate_nconf@plt+0x39f78>  // b.tcont
  458870:	mov	w8, #0x24                  	// #36
  458874:	str	w8, [sp, #7232]
  458878:	ldr	w8, [sp, #7232]
  45887c:	add	w8, w8, #0x40
  458880:	str	w8, [sp, #7232]
  458884:	ldr	w0, [sp, #7232]
  458888:	adrp	x9, 484000 <ASN1_generate_nconf@plt+0x65700>
  45888c:	add	x9, x9, #0x16
  458890:	mov	x1, x9
  458894:	str	x9, [sp, #392]
  458898:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  45889c:	ldur	x9, [x29, #-40]
  4588a0:	ldur	w8, [x29, #-248]
  4588a4:	mov	w10, w8
  4588a8:	mov	x11, #0x300                 	// #768
  4588ac:	mul	x10, x11, x10
  4588b0:	add	x9, x9, x10
  4588b4:	str	x0, [x9, #32]
  4588b8:	ldr	w0, [sp, #7232]
  4588bc:	ldr	x1, [sp, #392]
  4588c0:	str	x11, [sp, #384]
  4588c4:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  4588c8:	ldur	x9, [x29, #-40]
  4588cc:	ldur	w8, [x29, #-248]
  4588d0:	mov	w10, w8
  4588d4:	ldr	x11, [sp, #384]
  4588d8:	mul	x10, x11, x10
  4588dc:	add	x9, x9, x10
  4588e0:	str	x0, [x9, #40]
  4588e4:	ldur	x9, [x29, #-40]
  4588e8:	ldur	w8, [x29, #-248]
  4588ec:	mov	w10, w8
  4588f0:	mul	x10, x11, x10
  4588f4:	add	x9, x9, x10
  4588f8:	ldr	x0, [x9, #32]
  4588fc:	ldrsw	x2, [sp, #7232]
  458900:	mov	w8, wzr
  458904:	mov	w1, w8
  458908:	str	w8, [sp, #380]
  45890c:	bl	41e730 <memset@plt>
  458910:	ldur	x9, [x29, #-40]
  458914:	ldur	w8, [x29, #-248]
  458918:	mov	w10, w8
  45891c:	ldr	x11, [sp, #384]
  458920:	mul	x10, x11, x10
  458924:	add	x9, x9, x10
  458928:	ldr	x0, [x9, #40]
  45892c:	ldrsw	x2, [sp, #7232]
  458930:	ldr	w8, [sp, #380]
  458934:	mov	w1, w8
  458938:	bl	41e730 <memset@plt>
  45893c:	ldur	x9, [x29, #-40]
  458940:	ldur	w8, [x29, #-248]
  458944:	mov	w10, w8
  458948:	ldr	x11, [sp, #384]
  45894c:	mul	x10, x11, x10
  458950:	add	x9, x9, x10
  458954:	ldr	x9, [x9, #32]
  458958:	ldursw	x10, [x29, #-220]
  45895c:	add	x9, x9, x10
  458960:	ldur	x10, [x29, #-40]
  458964:	ldur	w8, [x29, #-248]
  458968:	mov	w12, w8
  45896c:	mul	x12, x11, x12
  458970:	add	x10, x10, x12
  458974:	str	x9, [x10, #16]
  458978:	ldur	x9, [x29, #-40]
  45897c:	ldur	w8, [x29, #-248]
  458980:	mov	w10, w8
  458984:	mul	x10, x11, x10
  458988:	add	x9, x9, x10
  45898c:	ldr	x9, [x9, #40]
  458990:	ldursw	x10, [x29, #-220]
  458994:	add	x9, x9, x10
  458998:	ldur	x10, [x29, #-40]
  45899c:	ldur	w8, [x29, #-248]
  4589a0:	mov	w12, w8
  4589a4:	mul	x12, x11, x12
  4589a8:	add	x10, x10, x12
  4589ac:	str	x9, [x10, #24]
  4589b0:	mov	w8, #0x100                 	// #256
  4589b4:	mov	w0, w8
  4589b8:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  4589bc:	add	x1, x1, #0x4b3
  4589c0:	str	w8, [sp, #376]
  4589c4:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  4589c8:	ldur	x9, [x29, #-40]
  4589cc:	ldur	w8, [x29, #-248]
  4589d0:	mov	w10, w8
  4589d4:	ldr	x11, [sp, #384]
  4589d8:	mul	x10, x11, x10
  4589dc:	add	x9, x9, x10
  4589e0:	str	x0, [x9, #536]
  4589e4:	ldr	w0, [sp, #376]
  4589e8:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  4589ec:	add	x1, x1, #0x4c1
  4589f0:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  4589f4:	ldur	x9, [x29, #-40]
  4589f8:	ldur	w8, [x29, #-248]
  4589fc:	mov	w10, w8
  458a00:	ldr	x11, [sp, #384]
  458a04:	mul	x10, x11, x10
  458a08:	add	x9, x9, x10
  458a0c:	str	x0, [x9, #544]
  458a10:	ldur	w8, [x29, #-248]
  458a14:	add	w8, w8, #0x1
  458a18:	stur	w8, [x29, #-248]
  458a1c:	b	4587d8 <ASN1_generate_nconf@plt+0x39ed8>
  458a20:	ldr	w8, [sp, #7228]
  458a24:	cbz	w8, 458a3c <ASN1_generate_nconf@plt+0x3a13c>
  458a28:	ldr	w0, [sp, #7228]
  458a2c:	ldur	w1, [x29, #-244]
  458a30:	bl	45dffc <ASN1_generate_nconf@plt+0x3f6fc>
  458a34:	cbz	w0, 458a3c <ASN1_generate_nconf@plt+0x3a13c>
  458a38:	b	45d1c8 <ASN1_generate_nconf@plt+0x3e8c8>
  458a3c:	ldur	x0, [x29, #-56]
  458a40:	mov	w8, wzr
  458a44:	mov	w1, w8
  458a48:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  458a4c:	stur	x0, [x29, #-32]
  458a50:	ldur	w8, [x29, #-12]
  458a54:	cbnz	w8, 458bbc <ASN1_generate_nconf@plt+0x3a2bc>
  458a58:	ldur	w8, [x29, #-124]
  458a5c:	cbnz	w8, 458bbc <ASN1_generate_nconf@plt+0x3a2bc>
  458a60:	stur	wzr, [x29, #-248]
  458a64:	ldur	w8, [x29, #-248]
  458a68:	mov	w9, w8
  458a6c:	cmp	x9, #0x1f
  458a70:	b.cs	458aa4 <ASN1_generate_nconf@plt+0x3a1a4>  // b.hs, b.nlast
  458a74:	ldur	w8, [x29, #-248]
  458a78:	cmp	w8, #0x16
  458a7c:	b.eq	458a94 <ASN1_generate_nconf@plt+0x3a194>  // b.none
  458a80:	ldur	w8, [x29, #-248]
  458a84:	mov	w9, w8
  458a88:	sub	x10, x29, #0xd4
  458a8c:	mov	w8, #0x1                   	// #1
  458a90:	str	w8, [x10, x9, lsl #2]
  458a94:	ldur	w8, [x29, #-248]
  458a98:	add	w8, w8, #0x1
  458a9c:	stur	w8, [x29, #-248]
  458aa0:	b	458a64 <ASN1_generate_nconf@plt+0x3a164>
  458aa4:	stur	wzr, [x29, #-248]
  458aa8:	ldur	w8, [x29, #-248]
  458aac:	mov	w9, w8
  458ab0:	cmp	x9, #0x7
  458ab4:	b.cs	458adc <ASN1_generate_nconf@plt+0x3a1dc>  // b.hs, b.nlast
  458ab8:	ldur	w8, [x29, #-248]
  458abc:	mov	w9, w8
  458ac0:	add	x10, sp, #0x580
  458ac4:	mov	w8, #0x1                   	// #1
  458ac8:	str	w8, [x10, x9, lsl #2]
  458acc:	ldur	w8, [x29, #-248]
  458ad0:	add	w8, w8, #0x1
  458ad4:	stur	w8, [x29, #-248]
  458ad8:	b	458aa8 <ASN1_generate_nconf@plt+0x3a1a8>
  458adc:	stur	wzr, [x29, #-248]
  458ae0:	ldur	w8, [x29, #-248]
  458ae4:	mov	w9, w8
  458ae8:	cmp	x9, #0x3
  458aec:	b.cs	458b14 <ASN1_generate_nconf@plt+0x3a214>  // b.hs, b.nlast
  458af0:	ldur	w8, [x29, #-248]
  458af4:	mov	w9, w8
  458af8:	add	x10, sp, #0x570
  458afc:	mov	w8, #0x1                   	// #1
  458b00:	str	w8, [x10, x9, lsl #2]
  458b04:	ldur	w8, [x29, #-248]
  458b08:	add	w8, w8, #0x1
  458b0c:	stur	w8, [x29, #-248]
  458b10:	b	458ae0 <ASN1_generate_nconf@plt+0x3a1e0>
  458b14:	stur	wzr, [x29, #-256]
  458b18:	ldur	w8, [x29, #-256]
  458b1c:	mov	w9, w8
  458b20:	cmp	x9, #0x16
  458b24:	b.cs	458b4c <ASN1_generate_nconf@plt+0x3a24c>  // b.hs, b.nlast
  458b28:	ldur	w8, [x29, #-256]
  458b2c:	mov	w9, w8
  458b30:	add	x10, sp, #0x518
  458b34:	mov	w8, #0x1                   	// #1
  458b38:	str	w8, [x10, x9, lsl #2]
  458b3c:	ldur	w8, [x29, #-256]
  458b40:	add	w8, w8, #0x1
  458b44:	stur	w8, [x29, #-256]
  458b48:	b	458b18 <ASN1_generate_nconf@plt+0x3a218>
  458b4c:	stur	wzr, [x29, #-256]
  458b50:	ldur	w8, [x29, #-256]
  458b54:	mov	w9, w8
  458b58:	cmp	x9, #0x18
  458b5c:	b.cs	458b84 <ASN1_generate_nconf@plt+0x3a284>  // b.hs, b.nlast
  458b60:	ldur	w8, [x29, #-256]
  458b64:	mov	w9, w8
  458b68:	add	x10, sp, #0x4b8
  458b6c:	mov	w8, #0x1                   	// #1
  458b70:	str	w8, [x10, x9, lsl #2]
  458b74:	ldur	w8, [x29, #-256]
  458b78:	add	w8, w8, #0x1
  458b7c:	stur	w8, [x29, #-256]
  458b80:	b	458b50 <ASN1_generate_nconf@plt+0x3a250>
  458b84:	stur	wzr, [x29, #-256]
  458b88:	ldur	w8, [x29, #-256]
  458b8c:	mov	w9, w8
  458b90:	cmp	x9, #0x2
  458b94:	b.cs	458bbc <ASN1_generate_nconf@plt+0x3a2bc>  // b.hs, b.nlast
  458b98:	ldur	w8, [x29, #-256]
  458b9c:	mov	w9, w8
  458ba0:	add	x10, sp, #0x4b0
  458ba4:	mov	w8, #0x1                   	// #1
  458ba8:	str	w8, [x10, x9, lsl #2]
  458bac:	ldur	w8, [x29, #-256]
  458bb0:	add	w8, w8, #0x1
  458bb4:	stur	w8, [x29, #-256]
  458bb8:	b	458b88 <ASN1_generate_nconf@plt+0x3a288>
  458bbc:	stur	wzr, [x29, #-248]
  458bc0:	ldur	w8, [x29, #-248]
  458bc4:	mov	w9, w8
  458bc8:	cmp	x9, #0x1f
  458bcc:	b.cs	458c00 <ASN1_generate_nconf@plt+0x3a300>  // b.hs, b.nlast
  458bd0:	ldur	w8, [x29, #-248]
  458bd4:	mov	w9, w8
  458bd8:	sub	x10, x29, #0xd4
  458bdc:	ldr	w8, [x10, x9, lsl #2]
  458be0:	cbz	w8, 458bf0 <ASN1_generate_nconf@plt+0x3a2f0>
  458be4:	ldur	w8, [x29, #-88]
  458be8:	add	w8, w8, #0x1
  458bec:	stur	w8, [x29, #-88]
  458bf0:	ldur	w8, [x29, #-248]
  458bf4:	add	w8, w8, #0x1
  458bf8:	stur	w8, [x29, #-248]
  458bfc:	b	458bc0 <ASN1_generate_nconf@plt+0x3a2c0>
  458c00:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  458c04:	add	x8, x8, #0x1bc
  458c08:	ldr	w9, [x8]
  458c0c:	cbnz	w9, 458c30 <ASN1_generate_nconf@plt+0x3a330>
  458c10:	ldr	x8, [sp, #600]
  458c14:	ldr	w9, [x8]
  458c18:	cbnz	w9, 458c30 <ASN1_generate_nconf@plt+0x3a330>
  458c1c:	ldr	x8, [sp, #608]
  458c20:	ldr	x0, [x8]
  458c24:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  458c28:	add	x1, x1, #0x4cf
  458c2c:	bl	4196e0 <BIO_printf@plt>
  458c30:	stur	wzr, [x29, #-248]
  458c34:	ldur	w8, [x29, #-248]
  458c38:	ldr	w9, [sp, #7244]
  458c3c:	cmp	w8, w9
  458c40:	b.cs	458d54 <ASN1_generate_nconf@plt+0x3a454>  // b.hs, b.nlast
  458c44:	ldr	w8, [sp, #1404]
  458c48:	cmp	w8, #0x2
  458c4c:	b.le	458c54 <ASN1_generate_nconf@plt+0x3a354>
  458c50:	b	458d54 <ASN1_generate_nconf@plt+0x3a454>
  458c54:	stur	wzr, [x29, #-252]
  458c58:	ldur	w8, [x29, #-252]
  458c5c:	mov	w9, w8
  458c60:	cmp	x9, #0x7
  458c64:	b.cs	458d44 <ASN1_generate_nconf@plt+0x3a444>  // b.hs, b.nlast
  458c68:	ldur	w8, [x29, #-252]
  458c6c:	mov	w9, w8
  458c70:	mov	x10, #0x8                   	// #8
  458c74:	mul	x9, x10, x9
  458c78:	adrp	x11, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  458c7c:	add	x11, x11, #0x630
  458c80:	add	x9, x11, x9
  458c84:	ldr	x9, [x9]
  458c88:	add	x1, sp, #0x4a8
  458c8c:	str	x9, [sp, #1192]
  458c90:	ldur	w8, [x29, #-252]
  458c94:	mov	w9, w8
  458c98:	adrp	x11, 48f000 <ASN1_generate_nconf@plt+0x70700>
  458c9c:	add	x11, x11, #0x574
  458ca0:	ldrsw	x2, [x11, x9, lsl #2]
  458ca4:	mov	x9, xzr
  458ca8:	mov	x0, x9
  458cac:	str	x10, [sp, #368]
  458cb0:	bl	41a100 <d2i_RSAPrivateKey@plt>
  458cb4:	ldur	x9, [x29, #-40]
  458cb8:	ldur	w8, [x29, #-248]
  458cbc:	mov	w10, w8
  458cc0:	mov	x11, #0x300                 	// #768
  458cc4:	mul	x10, x11, x10
  458cc8:	add	x9, x9, x10
  458ccc:	add	x9, x9, #0x48
  458cd0:	ldur	w8, [x29, #-252]
  458cd4:	mov	w10, w8
  458cd8:	ldr	x12, [sp, #368]
  458cdc:	mul	x10, x12, x10
  458ce0:	add	x9, x9, x10
  458ce4:	str	x0, [x9]
  458ce8:	ldur	x9, [x29, #-40]
  458cec:	ldur	w8, [x29, #-248]
  458cf0:	mov	w10, w8
  458cf4:	mul	x10, x11, x10
  458cf8:	add	x9, x9, x10
  458cfc:	add	x9, x9, #0x48
  458d00:	ldur	w8, [x29, #-252]
  458d04:	mov	w10, w8
  458d08:	mul	x10, x12, x10
  458d0c:	add	x9, x9, x10
  458d10:	ldr	x9, [x9]
  458d14:	cbnz	x9, 458d34 <ASN1_generate_nconf@plt+0x3a434>
  458d18:	ldr	x8, [sp, #608]
  458d1c:	ldr	x0, [x8]
  458d20:	ldur	w2, [x29, #-252]
  458d24:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  458d28:	add	x1, x1, #0x512
  458d2c:	bl	4196e0 <BIO_printf@plt>
  458d30:	b	45dc28 <ASN1_generate_nconf@plt+0x3f328>
  458d34:	ldur	w8, [x29, #-252]
  458d38:	add	w8, w8, #0x1
  458d3c:	stur	w8, [x29, #-252]
  458d40:	b	458c58 <ASN1_generate_nconf@plt+0x3a358>
  458d44:	ldur	w8, [x29, #-248]
  458d48:	add	w8, w8, #0x1
  458d4c:	stur	w8, [x29, #-248]
  458d50:	b	458c34 <ASN1_generate_nconf@plt+0x3a334>
  458d54:	stur	wzr, [x29, #-248]
  458d58:	ldur	w8, [x29, #-248]
  458d5c:	ldr	w9, [sp, #7244]
  458d60:	cmp	w8, w9
  458d64:	b.cs	458de8 <ASN1_generate_nconf@plt+0x3a4e8>  // b.hs, b.nlast
  458d68:	mov	w0, #0x200                 	// #512
  458d6c:	bl	4577c8 <ASN1_generate_nconf@plt+0x38ec8>
  458d70:	ldur	x8, [x29, #-40]
  458d74:	ldur	w9, [x29, #-248]
  458d78:	mov	w10, w9
  458d7c:	mov	x11, #0x300                 	// #768
  458d80:	mul	x10, x11, x10
  458d84:	add	x8, x8, x10
  458d88:	str	x0, [x8, #128]
  458d8c:	mov	w0, #0x400                 	// #1024
  458d90:	str	x11, [sp, #360]
  458d94:	bl	4577c8 <ASN1_generate_nconf@plt+0x38ec8>
  458d98:	ldur	x8, [x29, #-40]
  458d9c:	ldur	w9, [x29, #-248]
  458da0:	mov	w10, w9
  458da4:	ldr	x11, [sp, #360]
  458da8:	mul	x10, x11, x10
  458dac:	add	x8, x8, x10
  458db0:	str	x0, [x8, #136]
  458db4:	mov	w0, #0x800                 	// #2048
  458db8:	bl	4577c8 <ASN1_generate_nconf@plt+0x38ec8>
  458dbc:	ldur	x8, [x29, #-40]
  458dc0:	ldur	w9, [x29, #-248]
  458dc4:	mov	w10, w9
  458dc8:	ldr	x11, [sp, #360]
  458dcc:	mul	x10, x11, x10
  458dd0:	add	x8, x8, x10
  458dd4:	str	x0, [x8, #144]
  458dd8:	ldur	w8, [x29, #-248]
  458ddc:	add	w8, w8, #0x1
  458de0:	stur	w8, [x29, #-248]
  458de4:	b	458d58 <ASN1_generate_nconf@plt+0x3a458>
  458de8:	adrp	x0, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  458dec:	add	x0, x0, #0x611
  458df0:	adrp	x1, 4b1000 <stdin@@GLIBC_2.17+0x10>
  458df4:	add	x1, x1, #0xb78
  458df8:	bl	41bb20 <DES_set_key_unchecked@plt>
  458dfc:	adrp	x0, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  458e00:	add	x0, x0, #0x619
  458e04:	adrp	x1, 4b1000 <stdin@@GLIBC_2.17+0x10>
  458e08:	add	x1, x1, #0xbf8
  458e0c:	bl	41bb20 <DES_set_key_unchecked@plt>
  458e10:	adrp	x0, 4ab000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4780>
  458e14:	add	x0, x0, #0x621
  458e18:	adrp	x1, 4b1000 <stdin@@GLIBC_2.17+0x10>
  458e1c:	add	x1, x1, #0xc78
  458e20:	bl	41bb20 <DES_set_key_unchecked@plt>
  458e24:	ldr	x0, [sp, #592]
  458e28:	mov	w8, #0x80                  	// #128
  458e2c:	mov	w1, w8
  458e30:	adrp	x2, 4b1000 <stdin@@GLIBC_2.17+0x10>
  458e34:	add	x2, x2, #0xcf8
  458e38:	str	w8, [sp, #356]
  458e3c:	bl	41b7e0 <AES_set_encrypt_key@plt>
  458e40:	adrp	x9, 48f000 <ASN1_generate_nconf@plt+0x70700>
  458e44:	add	x9, x9, #0x4e8
  458e48:	mov	x0, x9
  458e4c:	mov	w8, #0xc0                  	// #192
  458e50:	mov	w1, w8
  458e54:	adrp	x2, 4b1000 <stdin@@GLIBC_2.17+0x10>
  458e58:	add	x2, x2, #0xdec
  458e5c:	str	w8, [sp, #352]
  458e60:	bl	41b7e0 <AES_set_encrypt_key@plt>
  458e64:	adrp	x9, 48f000 <ASN1_generate_nconf@plt+0x70700>
  458e68:	add	x9, x9, #0x500
  458e6c:	mov	x0, x9
  458e70:	mov	w8, #0x100                 	// #256
  458e74:	mov	w1, w8
  458e78:	adrp	x2, 4b1000 <stdin@@GLIBC_2.17+0x10>
  458e7c:	add	x2, x2, #0xee0
  458e80:	str	w8, [sp, #348]
  458e84:	bl	41b7e0 <AES_set_encrypt_key@plt>
  458e88:	ldr	x9, [sp, #592]
  458e8c:	mov	x0, x9
  458e90:	ldr	w1, [sp, #356]
  458e94:	add	x2, sp, #0x7d0
  458e98:	bl	419f20 <Camellia_set_key@plt>
  458e9c:	adrp	x9, 48f000 <ASN1_generate_nconf@plt+0x70700>
  458ea0:	add	x9, x9, #0x520
  458ea4:	mov	x0, x9
  458ea8:	ldr	w1, [sp, #352]
  458eac:	add	x2, sp, #0x6b8
  458eb0:	bl	419f20 <Camellia_set_key@plt>
  458eb4:	adrp	x9, 48f000 <ASN1_generate_nconf@plt+0x70700>
  458eb8:	add	x9, x9, #0x538
  458ebc:	mov	x0, x9
  458ec0:	ldr	w1, [sp, #348]
  458ec4:	add	x2, sp, #0x5a0
  458ec8:	bl	419f20 <Camellia_set_key@plt>
  458ecc:	ldr	x9, [sp, #592]
  458ed0:	mov	x0, x9
  458ed4:	add	x1, sp, #0x1, lsl #12
  458ed8:	add	x1, x1, #0xa38
  458edc:	bl	41cee0 <IDEA_set_encrypt_key@plt>
  458ee0:	ldr	x0, [sp, #592]
  458ee4:	add	x1, sp, #0x1, lsl #12
  458ee8:	add	x1, x1, #0x9b8
  458eec:	bl	41e770 <SEED_set_key@plt>
  458ef0:	adrp	x0, 4b1000 <stdin@@GLIBC_2.17+0x10>
  458ef4:	add	x0, x0, #0xfd4
  458ef8:	mov	w8, #0x10                  	// #16
  458efc:	mov	w1, w8
  458f00:	ldr	x2, [sp, #592]
  458f04:	str	w8, [sp, #344]
  458f08:	bl	41d7a0 <RC4_set_key@plt>
  458f0c:	add	x0, sp, #0x1, lsl #12
  458f10:	add	x0, x0, #0xb10
  458f14:	ldr	w1, [sp, #344]
  458f18:	ldr	x2, [sp, #592]
  458f1c:	ldr	w3, [sp, #356]
  458f20:	bl	41c140 <RC2_set_key@plt>
  458f24:	add	x0, sp, #0x970
  458f28:	ldr	w1, [sp, #344]
  458f2c:	ldr	x2, [sp, #592]
  458f30:	bl	419520 <BF_set_key@plt>
  458f34:	add	x0, sp, #0x8ec
  458f38:	ldr	w1, [sp, #344]
  458f3c:	ldr	x2, [sp, #592]
  458f40:	bl	41db20 <CAST_set_key@plt>
  458f44:	mov	w0, #0xe                   	// #14
  458f48:	adrp	x1, 45e000 <ASN1_generate_nconf@plt+0x3f700>
  458f4c:	add	x1, x1, #0x744
  458f50:	bl	41bed0 <signal@plt>
  458f54:	ldur	w8, [x29, #-208]
  458f58:	cbz	w8, 459020 <ASN1_generate_nconf@plt+0x3a720>
  458f5c:	ldr	x8, [sp, #584]
  458f60:	str	wzr, [x8]
  458f64:	ldr	x8, [sp, #584]
  458f68:	ldr	w9, [x8]
  458f6c:	ldur	w10, [x29, #-244]
  458f70:	cmp	w9, w10
  458f74:	b.cs	459020 <ASN1_generate_nconf@plt+0x3a720>  // b.hs, b.nlast
  458f78:	ldr	x8, [sp, #576]
  458f7c:	ldr	x0, [x8, #8]
  458f80:	ldr	x9, [sp, #584]
  458f84:	ldr	w10, [x9]
  458f88:	mov	w11, w10
  458f8c:	ldr	x12, [sp, #736]
  458f90:	ldr	x1, [x12, x11, lsl #3]
  458f94:	ldr	x11, [sp, #552]
  458f98:	ldr	x13, [x11]
  458f9c:	ldr	w10, [x9]
  458fa0:	mov	w14, w10
  458fa4:	ldr	w2, [x13, x14, lsl #2]
  458fa8:	ldr	w3, [sp, #7184]
  458fac:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  458fb0:	mov	w10, wzr
  458fb4:	mov	w0, w10
  458fb8:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  458fbc:	ldr	w0, [sp, #7240]
  458fc0:	ldur	x2, [x29, #-40]
  458fc4:	adrp	x1, 45e000 <ASN1_generate_nconf@plt+0x3f700>
  458fc8:	add	x1, x1, #0xf5c
  458fcc:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  458fd0:	mov	w1, w0
  458fd4:	sxtw	x8, w1
  458fd8:	stur	x8, [x29, #-240]
  458fdc:	mov	w10, #0x1                   	// #1
  458fe0:	mov	w0, w10
  458fe4:	str	w10, [sp, #340]
  458fe8:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  458fec:	stur	d0, [x29, #-72]
  458ff0:	ldr	x8, [sp, #584]
  458ff4:	ldr	w1, [x8]
  458ff8:	ldur	x9, [x29, #-240]
  458ffc:	ldur	d0, [x29, #-72]
  459000:	ldr	w0, [sp, #340]
  459004:	mov	w2, w9
  459008:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  45900c:	ldr	x8, [sp, #584]
  459010:	ldr	w9, [x8]
  459014:	add	w9, w9, #0x1
  459018:	str	w9, [x8]
  45901c:	b	458f64 <ASN1_generate_nconf@plt+0x3a664>
  459020:	ldur	w8, [x29, #-204]
  459024:	cbz	w8, 4590e4 <ASN1_generate_nconf@plt+0x3a7e4>
  459028:	ldr	x8, [sp, #584]
  45902c:	str	wzr, [x8]
  459030:	ldr	x8, [sp, #584]
  459034:	ldr	w9, [x8]
  459038:	ldur	w10, [x29, #-244]
  45903c:	cmp	w9, w10
  459040:	b.cs	4590e4 <ASN1_generate_nconf@plt+0x3a7e4>  // b.hs, b.nlast
  459044:	ldr	x8, [sp, #576]
  459048:	ldr	x0, [x8, #16]
  45904c:	ldr	x9, [sp, #584]
  459050:	ldr	w10, [x9]
  459054:	mov	w11, w10
  459058:	ldr	x12, [sp, #744]
  45905c:	ldr	x1, [x12, x11, lsl #3]
  459060:	ldr	x11, [sp, #552]
  459064:	ldr	x13, [x11]
  459068:	ldr	w10, [x9]
  45906c:	mov	w14, w10
  459070:	ldr	w2, [x13, x14, lsl #2]
  459074:	ldr	w3, [sp, #7184]
  459078:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  45907c:	mov	w10, wzr
  459080:	mov	w0, w10
  459084:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  459088:	ldr	w0, [sp, #7240]
  45908c:	ldur	x2, [x29, #-40]
  459090:	adrp	x1, 45f000 <ASN1_generate_nconf@plt+0x40700>
  459094:	add	x1, x1, #0x150
  459098:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  45909c:	mov	w1, w0
  4590a0:	sxtw	x8, w1
  4590a4:	stur	x8, [x29, #-240]
  4590a8:	mov	w0, #0x1                   	// #1
  4590ac:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  4590b0:	stur	d0, [x29, #-72]
  4590b4:	ldr	x8, [sp, #584]
  4590b8:	ldr	w1, [x8]
  4590bc:	ldur	x9, [x29, #-240]
  4590c0:	ldur	d0, [x29, #-72]
  4590c4:	mov	w0, #0x2                   	// #2
  4590c8:	mov	w2, w9
  4590cc:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  4590d0:	ldr	x8, [sp, #584]
  4590d4:	ldr	w9, [x8]
  4590d8:	add	w9, w9, #0x1
  4590dc:	str	w9, [x8]
  4590e0:	b	459030 <ASN1_generate_nconf@plt+0x3a730>
  4590e4:	ldur	w8, [x29, #-200]
  4590e8:	cbz	w8, 4591a8 <ASN1_generate_nconf@plt+0x3a8a8>
  4590ec:	ldr	x8, [sp, #584]
  4590f0:	str	wzr, [x8]
  4590f4:	ldr	x8, [sp, #584]
  4590f8:	ldr	w9, [x8]
  4590fc:	ldur	w10, [x29, #-244]
  459100:	cmp	w9, w10
  459104:	b.cs	4591a8 <ASN1_generate_nconf@plt+0x3a8a8>  // b.hs, b.nlast
  459108:	ldr	x8, [sp, #576]
  45910c:	ldr	x0, [x8, #24]
  459110:	ldr	x9, [sp, #584]
  459114:	ldr	w10, [x9]
  459118:	mov	w11, w10
  45911c:	ldr	x12, [sp, #752]
  459120:	ldr	x1, [x12, x11, lsl #3]
  459124:	ldr	x11, [sp, #552]
  459128:	ldr	x13, [x11]
  45912c:	ldr	w10, [x9]
  459130:	mov	w14, w10
  459134:	ldr	w2, [x13, x14, lsl #2]
  459138:	ldr	w3, [sp, #7184]
  45913c:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  459140:	mov	w10, wzr
  459144:	mov	w0, w10
  459148:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45914c:	ldr	w0, [sp, #7240]
  459150:	ldur	x2, [x29, #-40]
  459154:	adrp	x1, 45f000 <ASN1_generate_nconf@plt+0x40700>
  459158:	add	x1, x1, #0x244
  45915c:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  459160:	mov	w1, w0
  459164:	sxtw	x8, w1
  459168:	stur	x8, [x29, #-240]
  45916c:	mov	w0, #0x1                   	// #1
  459170:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  459174:	stur	d0, [x29, #-72]
  459178:	ldr	x8, [sp, #584]
  45917c:	ldr	w1, [x8]
  459180:	ldur	x9, [x29, #-240]
  459184:	ldur	d0, [x29, #-72]
  459188:	mov	w0, #0x3                   	// #3
  45918c:	mov	w2, w9
  459190:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  459194:	ldr	x8, [sp, #584]
  459198:	ldr	w9, [x8]
  45919c:	add	w9, w9, #0x1
  4591a0:	str	w9, [x8]
  4591a4:	b	4590f4 <ASN1_generate_nconf@plt+0x3a7f4>
  4591a8:	ldur	w8, [x29, #-196]
  4591ac:	cbz	w8, 459394 <ASN1_generate_nconf@plt+0x3aa94>
  4591b0:	adrp	x0, 48f000 <ASN1_generate_nconf@plt+0x70700>
  4591b4:	add	x0, x0, #0xb90
  4591b8:	bl	41e3c0 <strlen@plt>
  4591bc:	str	w0, [sp, #1188]
  4591c0:	stur	wzr, [x29, #-248]
  4591c4:	ldur	w8, [x29, #-248]
  4591c8:	ldr	w9, [sp, #7244]
  4591cc:	cmp	w8, w9
  4591d0:	b.cs	459294 <ASN1_generate_nconf@plt+0x3a994>  // b.hs, b.nlast
  4591d4:	bl	4195f0 <HMAC_CTX_new@plt>
  4591d8:	ldur	x8, [x29, #-40]
  4591dc:	ldur	w9, [x29, #-248]
  4591e0:	mov	w10, w9
  4591e4:	mov	x11, #0x300                 	// #768
  4591e8:	mul	x10, x11, x10
  4591ec:	add	x8, x8, x10
  4591f0:	str	x0, [x8, #752]
  4591f4:	ldur	x8, [x29, #-40]
  4591f8:	ldur	w9, [x29, #-248]
  4591fc:	mov	w10, w9
  459200:	mul	x10, x11, x10
  459204:	add	x8, x8, x10
  459208:	ldr	x8, [x8, #752]
  45920c:	cbnz	x8, 459230 <ASN1_generate_nconf@plt+0x3a930>
  459210:	ldr	x8, [sp, #608]
  459214:	ldr	x0, [x8]
  459218:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45921c:	add	x1, x1, #0x53c
  459220:	bl	4196e0 <BIO_printf@plt>
  459224:	mov	w9, #0x1                   	// #1
  459228:	mov	w0, w9
  45922c:	bl	41abc0 <exit@plt>
  459230:	ldur	x8, [x29, #-40]
  459234:	ldur	w9, [x29, #-248]
  459238:	mov	w10, w9
  45923c:	mov	x11, #0x300                 	// #768
  459240:	mul	x10, x11, x10
  459244:	add	x8, x8, x10
  459248:	ldr	x0, [x8, #752]
  45924c:	ldr	w2, [sp, #1188]
  459250:	str	x0, [sp, #328]
  459254:	str	w2, [sp, #324]
  459258:	bl	41ac50 <EVP_md5@plt>
  45925c:	ldr	x8, [sp, #328]
  459260:	str	x0, [sp, #312]
  459264:	mov	x0, x8
  459268:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45926c:	add	x1, x1, #0xb90
  459270:	ldr	w2, [sp, #324]
  459274:	ldr	x3, [sp, #312]
  459278:	mov	x10, xzr
  45927c:	mov	x4, x10
  459280:	bl	41d1f0 <HMAC_Init_ex@plt>
  459284:	ldur	w8, [x29, #-248]
  459288:	add	w8, w8, #0x1
  45928c:	stur	w8, [x29, #-248]
  459290:	b	4591c4 <ASN1_generate_nconf@plt+0x3a8c4>
  459294:	ldr	x8, [sp, #584]
  459298:	str	wzr, [x8]
  45929c:	ldr	x8, [sp, #584]
  4592a0:	ldr	w9, [x8]
  4592a4:	ldur	w10, [x29, #-244]
  4592a8:	cmp	w9, w10
  4592ac:	b.cs	459350 <ASN1_generate_nconf@plt+0x3aa50>  // b.hs, b.nlast
  4592b0:	ldr	x8, [sp, #576]
  4592b4:	ldr	x0, [x8, #32]
  4592b8:	ldr	x9, [sp, #584]
  4592bc:	ldr	w10, [x9]
  4592c0:	mov	w11, w10
  4592c4:	ldr	x12, [sp, #760]
  4592c8:	ldr	x1, [x12, x11, lsl #3]
  4592cc:	ldr	x11, [sp, #552]
  4592d0:	ldr	x13, [x11]
  4592d4:	ldr	w10, [x9]
  4592d8:	mov	w14, w10
  4592dc:	ldr	w2, [x13, x14, lsl #2]
  4592e0:	ldr	w3, [sp, #7184]
  4592e4:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  4592e8:	mov	w10, wzr
  4592ec:	mov	w0, w10
  4592f0:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  4592f4:	ldr	w0, [sp, #7240]
  4592f8:	ldur	x2, [x29, #-40]
  4592fc:	adrp	x1, 45f000 <ASN1_generate_nconf@plt+0x40700>
  459300:	add	x1, x1, #0x2f4
  459304:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  459308:	mov	w1, w0
  45930c:	sxtw	x8, w1
  459310:	stur	x8, [x29, #-240]
  459314:	mov	w0, #0x1                   	// #1
  459318:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45931c:	stur	d0, [x29, #-72]
  459320:	ldr	x8, [sp, #584]
  459324:	ldr	w1, [x8]
  459328:	ldur	x9, [x29, #-240]
  45932c:	ldur	d0, [x29, #-72]
  459330:	mov	w0, #0x4                   	// #4
  459334:	mov	w2, w9
  459338:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  45933c:	ldr	x8, [sp, #584]
  459340:	ldr	w9, [x8]
  459344:	add	w9, w9, #0x1
  459348:	str	w9, [x8]
  45934c:	b	45929c <ASN1_generate_nconf@plt+0x3a99c>
  459350:	stur	wzr, [x29, #-248]
  459354:	ldur	w8, [x29, #-248]
  459358:	ldr	w9, [sp, #7244]
  45935c:	cmp	w8, w9
  459360:	b.cs	459394 <ASN1_generate_nconf@plt+0x3aa94>  // b.hs, b.nlast
  459364:	ldur	x8, [x29, #-40]
  459368:	ldur	w9, [x29, #-248]
  45936c:	mov	w10, w9
  459370:	mov	x11, #0x300                 	// #768
  459374:	mul	x10, x11, x10
  459378:	add	x8, x8, x10
  45937c:	ldr	x0, [x8, #752]
  459380:	bl	41c720 <HMAC_CTX_free@plt>
  459384:	ldur	w8, [x29, #-248]
  459388:	add	w8, w8, #0x1
  45938c:	stur	w8, [x29, #-248]
  459390:	b	459354 <ASN1_generate_nconf@plt+0x3aa54>
  459394:	ldur	w8, [x29, #-192]
  459398:	cbz	w8, 459458 <ASN1_generate_nconf@plt+0x3ab58>
  45939c:	ldr	x8, [sp, #584]
  4593a0:	str	wzr, [x8]
  4593a4:	ldr	x8, [sp, #584]
  4593a8:	ldr	w9, [x8]
  4593ac:	ldur	w10, [x29, #-244]
  4593b0:	cmp	w9, w10
  4593b4:	b.cs	459458 <ASN1_generate_nconf@plt+0x3ab58>  // b.hs, b.nlast
  4593b8:	ldr	x8, [sp, #576]
  4593bc:	ldr	x0, [x8, #40]
  4593c0:	ldr	x9, [sp, #584]
  4593c4:	ldr	w10, [x9]
  4593c8:	mov	w11, w10
  4593cc:	ldr	x12, [sp, #768]
  4593d0:	ldr	x1, [x12, x11, lsl #3]
  4593d4:	ldr	x11, [sp, #552]
  4593d8:	ldr	x13, [x11]
  4593dc:	ldr	w10, [x9]
  4593e0:	mov	w14, w10
  4593e4:	ldr	w2, [x13, x14, lsl #2]
  4593e8:	ldr	w3, [sp, #7184]
  4593ec:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  4593f0:	mov	w10, wzr
  4593f4:	mov	w0, w10
  4593f8:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  4593fc:	ldr	w0, [sp, #7240]
  459400:	ldur	x2, [x29, #-40]
  459404:	adrp	x1, 45f000 <ASN1_generate_nconf@plt+0x40700>
  459408:	add	x1, x1, #0x3f0
  45940c:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  459410:	mov	w1, w0
  459414:	sxtw	x8, w1
  459418:	stur	x8, [x29, #-240]
  45941c:	mov	w0, #0x1                   	// #1
  459420:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  459424:	stur	d0, [x29, #-72]
  459428:	ldr	x8, [sp, #584]
  45942c:	ldr	w1, [x8]
  459430:	ldur	x9, [x29, #-240]
  459434:	ldur	d0, [x29, #-72]
  459438:	mov	w0, #0x5                   	// #5
  45943c:	mov	w2, w9
  459440:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  459444:	ldr	x8, [sp, #584]
  459448:	ldr	w9, [x8]
  45944c:	add	w9, w9, #0x1
  459450:	str	w9, [x8]
  459454:	b	4593a4 <ASN1_generate_nconf@plt+0x3aaa4>
  459458:	ldur	w8, [x29, #-120]
  45945c:	cbz	w8, 45951c <ASN1_generate_nconf@plt+0x3ac1c>
  459460:	ldr	x8, [sp, #584]
  459464:	str	wzr, [x8]
  459468:	ldr	x8, [sp, #584]
  45946c:	ldr	w9, [x8]
  459470:	ldur	w10, [x29, #-244]
  459474:	cmp	w9, w10
  459478:	b.cs	45951c <ASN1_generate_nconf@plt+0x3ac1c>  // b.hs, b.nlast
  45947c:	ldr	x8, [sp, #576]
  459480:	ldr	x0, [x8, #184]
  459484:	ldr	x9, [sp, #584]
  459488:	ldr	w10, [x9]
  45948c:	mov	w11, w10
  459490:	ldr	x12, [sp, #776]
  459494:	ldr	x1, [x12, x11, lsl #3]
  459498:	ldr	x11, [sp, #552]
  45949c:	ldr	x13, [x11]
  4594a0:	ldr	w10, [x9]
  4594a4:	mov	w14, w10
  4594a8:	ldr	w2, [x13, x14, lsl #2]
  4594ac:	ldr	w3, [sp, #7184]
  4594b0:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  4594b4:	mov	w10, wzr
  4594b8:	mov	w0, w10
  4594bc:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  4594c0:	ldr	w0, [sp, #7240]
  4594c4:	ldur	x2, [x29, #-40]
  4594c8:	adrp	x1, 45f000 <ASN1_generate_nconf@plt+0x40700>
  4594cc:	add	x1, x1, #0x4a0
  4594d0:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  4594d4:	mov	w1, w0
  4594d8:	sxtw	x8, w1
  4594dc:	stur	x8, [x29, #-240]
  4594e0:	mov	w0, #0x1                   	// #1
  4594e4:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  4594e8:	stur	d0, [x29, #-72]
  4594ec:	ldr	x8, [sp, #584]
  4594f0:	ldr	w1, [x8]
  4594f4:	ldur	x9, [x29, #-240]
  4594f8:	ldur	d0, [x29, #-72]
  4594fc:	mov	w0, #0x17                  	// #23
  459500:	mov	w2, w9
  459504:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  459508:	ldr	x8, [sp, #584]
  45950c:	ldr	w9, [x8]
  459510:	add	w9, w9, #0x1
  459514:	str	w9, [x8]
  459518:	b	459468 <ASN1_generate_nconf@plt+0x3ab68>
  45951c:	ldur	w8, [x29, #-116]
  459520:	cbz	w8, 4595e0 <ASN1_generate_nconf@plt+0x3ace0>
  459524:	ldr	x8, [sp, #584]
  459528:	str	wzr, [x8]
  45952c:	ldr	x8, [sp, #584]
  459530:	ldr	w9, [x8]
  459534:	ldur	w10, [x29, #-244]
  459538:	cmp	w9, w10
  45953c:	b.cs	4595e0 <ASN1_generate_nconf@plt+0x3ace0>  // b.hs, b.nlast
  459540:	ldr	x8, [sp, #576]
  459544:	ldr	x0, [x8, #192]
  459548:	ldr	x9, [sp, #584]
  45954c:	ldr	w10, [x9]
  459550:	mov	w11, w10
  459554:	ldr	x12, [sp, #784]
  459558:	ldr	x1, [x12, x11, lsl #3]
  45955c:	ldr	x11, [sp, #552]
  459560:	ldr	x13, [x11]
  459564:	ldr	w10, [x9]
  459568:	mov	w14, w10
  45956c:	ldr	w2, [x13, x14, lsl #2]
  459570:	ldr	w3, [sp, #7184]
  459574:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  459578:	mov	w10, wzr
  45957c:	mov	w0, w10
  459580:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  459584:	ldr	w0, [sp, #7240]
  459588:	ldur	x2, [x29, #-40]
  45958c:	adrp	x1, 45f000 <ASN1_generate_nconf@plt+0x40700>
  459590:	add	x1, x1, #0x550
  459594:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  459598:	mov	w1, w0
  45959c:	sxtw	x8, w1
  4595a0:	stur	x8, [x29, #-240]
  4595a4:	mov	w0, #0x1                   	// #1
  4595a8:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  4595ac:	stur	d0, [x29, #-72]
  4595b0:	ldr	x8, [sp, #584]
  4595b4:	ldr	w1, [x8]
  4595b8:	ldur	x9, [x29, #-240]
  4595bc:	ldur	d0, [x29, #-72]
  4595c0:	mov	w0, #0x18                  	// #24
  4595c4:	mov	w2, w9
  4595c8:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  4595cc:	ldr	x8, [sp, #584]
  4595d0:	ldr	w9, [x8]
  4595d4:	add	w9, w9, #0x1
  4595d8:	str	w9, [x8]
  4595dc:	b	45952c <ASN1_generate_nconf@plt+0x3ac2c>
  4595e0:	ldur	w8, [x29, #-112]
  4595e4:	cbz	w8, 4596a4 <ASN1_generate_nconf@plt+0x3ada4>
  4595e8:	ldr	x8, [sp, #584]
  4595ec:	str	wzr, [x8]
  4595f0:	ldr	x8, [sp, #584]
  4595f4:	ldr	w9, [x8]
  4595f8:	ldur	w10, [x29, #-244]
  4595fc:	cmp	w9, w10
  459600:	b.cs	4596a4 <ASN1_generate_nconf@plt+0x3ada4>  // b.hs, b.nlast
  459604:	ldr	x8, [sp, #576]
  459608:	ldr	x0, [x8, #200]
  45960c:	ldr	x9, [sp, #584]
  459610:	ldr	w10, [x9]
  459614:	mov	w11, w10
  459618:	ldr	x12, [sp, #792]
  45961c:	ldr	x1, [x12, x11, lsl #3]
  459620:	ldr	x11, [sp, #552]
  459624:	ldr	x13, [x11]
  459628:	ldr	w10, [x9]
  45962c:	mov	w14, w10
  459630:	ldr	w2, [x13, x14, lsl #2]
  459634:	ldr	w3, [sp, #7184]
  459638:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  45963c:	mov	w10, wzr
  459640:	mov	w0, w10
  459644:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  459648:	ldr	w0, [sp, #7240]
  45964c:	ldur	x2, [x29, #-40]
  459650:	adrp	x1, 45f000 <ASN1_generate_nconf@plt+0x40700>
  459654:	add	x1, x1, #0x600
  459658:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  45965c:	mov	w1, w0
  459660:	sxtw	x8, w1
  459664:	stur	x8, [x29, #-240]
  459668:	mov	w0, #0x1                   	// #1
  45966c:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  459670:	stur	d0, [x29, #-72]
  459674:	ldr	x8, [sp, #584]
  459678:	ldr	w1, [x8]
  45967c:	ldur	x9, [x29, #-240]
  459680:	ldur	d0, [x29, #-72]
  459684:	mov	w0, #0x19                  	// #25
  459688:	mov	w2, w9
  45968c:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  459690:	ldr	x8, [sp, #584]
  459694:	ldr	w9, [x8]
  459698:	add	w9, w9, #0x1
  45969c:	str	w9, [x8]
  4596a0:	b	4595f0 <ASN1_generate_nconf@plt+0x3acf0>
  4596a4:	ldur	w8, [x29, #-188]
  4596a8:	cbz	w8, 459768 <ASN1_generate_nconf@plt+0x3ae68>
  4596ac:	ldr	x8, [sp, #584]
  4596b0:	str	wzr, [x8]
  4596b4:	ldr	x8, [sp, #584]
  4596b8:	ldr	w9, [x8]
  4596bc:	ldur	w10, [x29, #-244]
  4596c0:	cmp	w9, w10
  4596c4:	b.cs	459768 <ASN1_generate_nconf@plt+0x3ae68>  // b.hs, b.nlast
  4596c8:	ldr	x8, [sp, #576]
  4596cc:	ldr	x0, [x8, #48]
  4596d0:	ldr	x9, [sp, #584]
  4596d4:	ldr	w10, [x9]
  4596d8:	mov	w11, w10
  4596dc:	ldr	x12, [sp, #800]
  4596e0:	ldr	x1, [x12, x11, lsl #3]
  4596e4:	ldr	x11, [sp, #552]
  4596e8:	ldr	x13, [x11]
  4596ec:	ldr	w10, [x9]
  4596f0:	mov	w14, w10
  4596f4:	ldr	w2, [x13, x14, lsl #2]
  4596f8:	ldr	w3, [sp, #7184]
  4596fc:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  459700:	mov	w10, wzr
  459704:	mov	w0, w10
  459708:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45970c:	ldr	w0, [sp, #7240]
  459710:	ldur	x2, [x29, #-40]
  459714:	adrp	x1, 45f000 <ASN1_generate_nconf@plt+0x40700>
  459718:	add	x1, x1, #0x6b0
  45971c:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  459720:	mov	w1, w0
  459724:	sxtw	x8, w1
  459728:	stur	x8, [x29, #-240]
  45972c:	mov	w0, #0x1                   	// #1
  459730:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  459734:	stur	d0, [x29, #-72]
  459738:	ldr	x8, [sp, #584]
  45973c:	ldr	w1, [x8]
  459740:	ldur	x9, [x29, #-240]
  459744:	ldur	d0, [x29, #-72]
  459748:	mov	w0, #0x6                   	// #6
  45974c:	mov	w2, w9
  459750:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  459754:	ldr	x8, [sp, #584]
  459758:	ldr	w9, [x8]
  45975c:	add	w9, w9, #0x1
  459760:	str	w9, [x8]
  459764:	b	4596b4 <ASN1_generate_nconf@plt+0x3adb4>
  459768:	ldur	w8, [x29, #-184]
  45976c:	cbz	w8, 45982c <ASN1_generate_nconf@plt+0x3af2c>
  459770:	ldr	x8, [sp, #584]
  459774:	str	wzr, [x8]
  459778:	ldr	x8, [sp, #584]
  45977c:	ldr	w9, [x8]
  459780:	ldur	w10, [x29, #-244]
  459784:	cmp	w9, w10
  459788:	b.cs	45982c <ASN1_generate_nconf@plt+0x3af2c>  // b.hs, b.nlast
  45978c:	ldr	x8, [sp, #576]
  459790:	ldr	x0, [x8, #56]
  459794:	ldr	x9, [sp, #584]
  459798:	ldr	w10, [x9]
  45979c:	mov	w11, w10
  4597a0:	ldr	x12, [sp, #808]
  4597a4:	ldr	x1, [x12, x11, lsl #3]
  4597a8:	ldr	x11, [sp, #552]
  4597ac:	ldr	x13, [x11]
  4597b0:	ldr	w10, [x9]
  4597b4:	mov	w14, w10
  4597b8:	ldr	w2, [x13, x14, lsl #2]
  4597bc:	ldr	w3, [sp, #7184]
  4597c0:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  4597c4:	mov	w10, wzr
  4597c8:	mov	w0, w10
  4597cc:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  4597d0:	ldr	w0, [sp, #7240]
  4597d4:	ldur	x2, [x29, #-40]
  4597d8:	adrp	x1, 45f000 <ASN1_generate_nconf@plt+0x40700>
  4597dc:	add	x1, x1, #0x7a4
  4597e0:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  4597e4:	mov	w1, w0
  4597e8:	sxtw	x8, w1
  4597ec:	stur	x8, [x29, #-240]
  4597f0:	mov	w0, #0x1                   	// #1
  4597f4:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  4597f8:	stur	d0, [x29, #-72]
  4597fc:	ldr	x8, [sp, #584]
  459800:	ldr	w1, [x8]
  459804:	ldur	x9, [x29, #-240]
  459808:	ldur	d0, [x29, #-72]
  45980c:	mov	w0, #0x7                   	// #7
  459810:	mov	w2, w9
  459814:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  459818:	ldr	x8, [sp, #584]
  45981c:	ldr	w9, [x8]
  459820:	add	w9, w9, #0x1
  459824:	str	w9, [x8]
  459828:	b	459778 <ASN1_generate_nconf@plt+0x3ae78>
  45982c:	ldur	w8, [x29, #-180]
  459830:	cbz	w8, 4598f0 <ASN1_generate_nconf@plt+0x3aff0>
  459834:	ldr	x8, [sp, #584]
  459838:	str	wzr, [x8]
  45983c:	ldr	x8, [sp, #584]
  459840:	ldr	w9, [x8]
  459844:	ldur	w10, [x29, #-244]
  459848:	cmp	w9, w10
  45984c:	b.cs	4598f0 <ASN1_generate_nconf@plt+0x3aff0>  // b.hs, b.nlast
  459850:	ldr	x8, [sp, #576]
  459854:	ldr	x0, [x8, #64]
  459858:	ldr	x9, [sp, #584]
  45985c:	ldr	w10, [x9]
  459860:	mov	w11, w10
  459864:	ldr	x12, [sp, #816]
  459868:	ldr	x1, [x12, x11, lsl #3]
  45986c:	ldr	x11, [sp, #552]
  459870:	ldr	x13, [x11]
  459874:	ldr	w10, [x9]
  459878:	mov	w14, w10
  45987c:	ldr	w2, [x13, x14, lsl #2]
  459880:	ldr	w3, [sp, #7184]
  459884:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  459888:	mov	w10, wzr
  45988c:	mov	w0, w10
  459890:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  459894:	ldr	w0, [sp, #7240]
  459898:	ldur	x2, [x29, #-40]
  45989c:	adrp	x1, 45f000 <ASN1_generate_nconf@plt+0x40700>
  4598a0:	add	x1, x1, #0x85c
  4598a4:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  4598a8:	mov	w1, w0
  4598ac:	sxtw	x8, w1
  4598b0:	stur	x8, [x29, #-240]
  4598b4:	mov	w0, #0x1                   	// #1
  4598b8:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  4598bc:	stur	d0, [x29, #-72]
  4598c0:	ldr	x8, [sp, #584]
  4598c4:	ldr	w1, [x8]
  4598c8:	ldur	x9, [x29, #-240]
  4598cc:	ldur	d0, [x29, #-72]
  4598d0:	mov	w0, #0x8                   	// #8
  4598d4:	mov	w2, w9
  4598d8:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  4598dc:	ldr	x8, [sp, #584]
  4598e0:	ldr	w9, [x8]
  4598e4:	add	w9, w9, #0x1
  4598e8:	str	w9, [x8]
  4598ec:	b	45983c <ASN1_generate_nconf@plt+0x3af3c>
  4598f0:	ldur	w8, [x29, #-176]
  4598f4:	cbz	w8, 4599b4 <ASN1_generate_nconf@plt+0x3b0b4>
  4598f8:	ldr	x8, [sp, #584]
  4598fc:	str	wzr, [x8]
  459900:	ldr	x8, [sp, #584]
  459904:	ldr	w9, [x8]
  459908:	ldur	w10, [x29, #-244]
  45990c:	cmp	w9, w10
  459910:	b.cs	4599b4 <ASN1_generate_nconf@plt+0x3b0b4>  // b.hs, b.nlast
  459914:	ldr	x8, [sp, #576]
  459918:	ldr	x0, [x8, #72]
  45991c:	ldr	x9, [sp, #584]
  459920:	ldr	w10, [x9]
  459924:	mov	w11, w10
  459928:	ldr	x12, [sp, #824]
  45992c:	ldr	x1, [x12, x11, lsl #3]
  459930:	ldr	x11, [sp, #552]
  459934:	ldr	x13, [x11]
  459938:	ldr	w10, [x9]
  45993c:	mov	w14, w10
  459940:	ldr	w2, [x13, x14, lsl #2]
  459944:	ldr	w3, [sp, #7184]
  459948:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  45994c:	mov	w10, wzr
  459950:	mov	w0, w10
  459954:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  459958:	ldr	w0, [sp, #7240]
  45995c:	ldur	x2, [x29, #-40]
  459960:	adrp	x1, 45f000 <ASN1_generate_nconf@plt+0x40700>
  459964:	add	x1, x1, #0x920
  459968:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  45996c:	mov	w1, w0
  459970:	sxtw	x8, w1
  459974:	stur	x8, [x29, #-240]
  459978:	mov	w0, #0x1                   	// #1
  45997c:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  459980:	stur	d0, [x29, #-72]
  459984:	ldr	x8, [sp, #584]
  459988:	ldr	w1, [x8]
  45998c:	ldur	x9, [x29, #-240]
  459990:	ldur	d0, [x29, #-72]
  459994:	mov	w0, #0x9                   	// #9
  459998:	mov	w2, w9
  45999c:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  4599a0:	ldr	x8, [sp, #584]
  4599a4:	ldr	w9, [x8]
  4599a8:	add	w9, w9, #0x1
  4599ac:	str	w9, [x8]
  4599b0:	b	459900 <ASN1_generate_nconf@plt+0x3b000>
  4599b4:	ldur	w8, [x29, #-148]
  4599b8:	cbz	w8, 459a78 <ASN1_generate_nconf@plt+0x3b178>
  4599bc:	ldr	x8, [sp, #584]
  4599c0:	str	wzr, [x8]
  4599c4:	ldr	x8, [sp, #584]
  4599c8:	ldr	w9, [x8]
  4599cc:	ldur	w10, [x29, #-244]
  4599d0:	cmp	w9, w10
  4599d4:	b.cs	459a78 <ASN1_generate_nconf@plt+0x3b178>  // b.hs, b.nlast
  4599d8:	ldr	x8, [sp, #576]
  4599dc:	ldr	x0, [x8, #128]
  4599e0:	ldr	x9, [sp, #584]
  4599e4:	ldr	w10, [x9]
  4599e8:	mov	w11, w10
  4599ec:	ldr	x12, [sp, #832]
  4599f0:	ldr	x1, [x12, x11, lsl #3]
  4599f4:	ldr	x11, [sp, #552]
  4599f8:	ldr	x13, [x11]
  4599fc:	ldr	w10, [x9]
  459a00:	mov	w14, w10
  459a04:	ldr	w2, [x13, x14, lsl #2]
  459a08:	ldr	w3, [sp, #7184]
  459a0c:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  459a10:	mov	w10, wzr
  459a14:	mov	w0, w10
  459a18:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  459a1c:	ldr	w0, [sp, #7240]
  459a20:	ldur	x2, [x29, #-40]
  459a24:	adrp	x1, 45f000 <ASN1_generate_nconf@plt+0x40700>
  459a28:	add	x1, x1, #0x9f4
  459a2c:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  459a30:	mov	w1, w0
  459a34:	sxtw	x8, w1
  459a38:	stur	x8, [x29, #-240]
  459a3c:	mov	w0, #0x1                   	// #1
  459a40:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  459a44:	stur	d0, [x29, #-72]
  459a48:	ldr	x8, [sp, #584]
  459a4c:	ldr	w1, [x8]
  459a50:	ldur	x9, [x29, #-240]
  459a54:	ldur	d0, [x29, #-72]
  459a58:	mov	w0, #0x10                  	// #16
  459a5c:	mov	w2, w9
  459a60:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  459a64:	ldr	x8, [sp, #584]
  459a68:	ldr	w9, [x8]
  459a6c:	add	w9, w9, #0x1
  459a70:	str	w9, [x8]
  459a74:	b	4599c4 <ASN1_generate_nconf@plt+0x3b0c4>
  459a78:	ldur	w8, [x29, #-144]
  459a7c:	cbz	w8, 459b3c <ASN1_generate_nconf@plt+0x3b23c>
  459a80:	ldr	x8, [sp, #584]
  459a84:	str	wzr, [x8]
  459a88:	ldr	x8, [sp, #584]
  459a8c:	ldr	w9, [x8]
  459a90:	ldur	w10, [x29, #-244]
  459a94:	cmp	w9, w10
  459a98:	b.cs	459b3c <ASN1_generate_nconf@plt+0x3b23c>  // b.hs, b.nlast
  459a9c:	ldr	x8, [sp, #576]
  459aa0:	ldr	x0, [x8, #136]
  459aa4:	ldr	x9, [sp, #584]
  459aa8:	ldr	w10, [x9]
  459aac:	mov	w11, w10
  459ab0:	ldr	x12, [sp, #840]
  459ab4:	ldr	x1, [x12, x11, lsl #3]
  459ab8:	ldr	x11, [sp, #552]
  459abc:	ldr	x13, [x11]
  459ac0:	ldr	w10, [x9]
  459ac4:	mov	w14, w10
  459ac8:	ldr	w2, [x13, x14, lsl #2]
  459acc:	ldr	w3, [sp, #7184]
  459ad0:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  459ad4:	mov	w10, wzr
  459ad8:	mov	w0, w10
  459adc:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  459ae0:	ldr	w0, [sp, #7240]
  459ae4:	ldur	x2, [x29, #-40]
  459ae8:	adrp	x1, 45f000 <ASN1_generate_nconf@plt+0x40700>
  459aec:	add	x1, x1, #0xab8
  459af0:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  459af4:	mov	w1, w0
  459af8:	sxtw	x8, w1
  459afc:	stur	x8, [x29, #-240]
  459b00:	mov	w0, #0x1                   	// #1
  459b04:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  459b08:	stur	d0, [x29, #-72]
  459b0c:	ldr	x8, [sp, #584]
  459b10:	ldr	w1, [x8]
  459b14:	ldur	x9, [x29, #-240]
  459b18:	ldur	d0, [x29, #-72]
  459b1c:	mov	w0, #0x11                  	// #17
  459b20:	mov	w2, w9
  459b24:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  459b28:	ldr	x8, [sp, #584]
  459b2c:	ldr	w9, [x8]
  459b30:	add	w9, w9, #0x1
  459b34:	str	w9, [x8]
  459b38:	b	459a88 <ASN1_generate_nconf@plt+0x3b188>
  459b3c:	ldur	w8, [x29, #-140]
  459b40:	cbz	w8, 459c00 <ASN1_generate_nconf@plt+0x3b300>
  459b44:	ldr	x8, [sp, #584]
  459b48:	str	wzr, [x8]
  459b4c:	ldr	x8, [sp, #584]
  459b50:	ldr	w9, [x8]
  459b54:	ldur	w10, [x29, #-244]
  459b58:	cmp	w9, w10
  459b5c:	b.cs	459c00 <ASN1_generate_nconf@plt+0x3b300>  // b.hs, b.nlast
  459b60:	ldr	x8, [sp, #576]
  459b64:	ldr	x0, [x8, #144]
  459b68:	ldr	x9, [sp, #584]
  459b6c:	ldr	w10, [x9]
  459b70:	mov	w11, w10
  459b74:	ldr	x12, [sp, #848]
  459b78:	ldr	x1, [x12, x11, lsl #3]
  459b7c:	ldr	x11, [sp, #552]
  459b80:	ldr	x13, [x11]
  459b84:	ldr	w10, [x9]
  459b88:	mov	w14, w10
  459b8c:	ldr	w2, [x13, x14, lsl #2]
  459b90:	ldr	w3, [sp, #7184]
  459b94:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  459b98:	mov	w10, wzr
  459b9c:	mov	w0, w10
  459ba0:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  459ba4:	ldr	w0, [sp, #7240]
  459ba8:	ldur	x2, [x29, #-40]
  459bac:	adrp	x1, 45f000 <ASN1_generate_nconf@plt+0x40700>
  459bb0:	add	x1, x1, #0xb7c
  459bb4:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  459bb8:	mov	w1, w0
  459bbc:	sxtw	x8, w1
  459bc0:	stur	x8, [x29, #-240]
  459bc4:	mov	w0, #0x1                   	// #1
  459bc8:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  459bcc:	stur	d0, [x29, #-72]
  459bd0:	ldr	x8, [sp, #584]
  459bd4:	ldr	w1, [x8]
  459bd8:	ldur	x9, [x29, #-240]
  459bdc:	ldur	d0, [x29, #-72]
  459be0:	mov	w0, #0x12                  	// #18
  459be4:	mov	w2, w9
  459be8:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  459bec:	ldr	x8, [sp, #584]
  459bf0:	ldr	w9, [x8]
  459bf4:	add	w9, w9, #0x1
  459bf8:	str	w9, [x8]
  459bfc:	b	459b4c <ASN1_generate_nconf@plt+0x3b24c>
  459c00:	ldur	w8, [x29, #-108]
  459c04:	cbz	w8, 459cc4 <ASN1_generate_nconf@plt+0x3b3c4>
  459c08:	ldr	x8, [sp, #584]
  459c0c:	str	wzr, [x8]
  459c10:	ldr	x8, [sp, #584]
  459c14:	ldr	w9, [x8]
  459c18:	ldur	w10, [x29, #-244]
  459c1c:	cmp	w9, w10
  459c20:	b.cs	459cc4 <ASN1_generate_nconf@plt+0x3b3c4>  // b.hs, b.nlast
  459c24:	ldr	x8, [sp, #576]
  459c28:	ldr	x0, [x8, #208]
  459c2c:	ldr	x9, [sp, #584]
  459c30:	ldr	w10, [x9]
  459c34:	mov	w11, w10
  459c38:	ldr	x12, [sp, #856]
  459c3c:	ldr	x1, [x12, x11, lsl #3]
  459c40:	ldr	x11, [sp, #552]
  459c44:	ldr	x13, [x11]
  459c48:	ldr	w10, [x9]
  459c4c:	mov	w14, w10
  459c50:	ldr	w2, [x13, x14, lsl #2]
  459c54:	ldr	w3, [sp, #7184]
  459c58:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  459c5c:	mov	w10, wzr
  459c60:	mov	w0, w10
  459c64:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  459c68:	ldr	w0, [sp, #7240]
  459c6c:	ldur	x2, [x29, #-40]
  459c70:	adrp	x1, 45f000 <ASN1_generate_nconf@plt+0x40700>
  459c74:	add	x1, x1, #0xc40
  459c78:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  459c7c:	mov	w1, w0
  459c80:	sxtw	x8, w1
  459c84:	stur	x8, [x29, #-240]
  459c88:	mov	w0, #0x1                   	// #1
  459c8c:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  459c90:	stur	d0, [x29, #-72]
  459c94:	ldr	x8, [sp, #584]
  459c98:	ldr	w1, [x8]
  459c9c:	ldur	x9, [x29, #-240]
  459ca0:	ldur	d0, [x29, #-72]
  459ca4:	mov	w0, #0x1a                  	// #26
  459ca8:	mov	w2, w9
  459cac:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  459cb0:	ldr	x8, [sp, #584]
  459cb4:	ldr	w9, [x8]
  459cb8:	add	w9, w9, #0x1
  459cbc:	str	w9, [x8]
  459cc0:	b	459c10 <ASN1_generate_nconf@plt+0x3b310>
  459cc4:	ldur	w8, [x29, #-104]
  459cc8:	cbz	w8, 459d88 <ASN1_generate_nconf@plt+0x3b488>
  459ccc:	ldr	x8, [sp, #584]
  459cd0:	str	wzr, [x8]
  459cd4:	ldr	x8, [sp, #584]
  459cd8:	ldr	w9, [x8]
  459cdc:	ldur	w10, [x29, #-244]
  459ce0:	cmp	w9, w10
  459ce4:	b.cs	459d88 <ASN1_generate_nconf@plt+0x3b488>  // b.hs, b.nlast
  459ce8:	ldr	x8, [sp, #576]
  459cec:	ldr	x0, [x8, #216]
  459cf0:	ldr	x9, [sp, #584]
  459cf4:	ldr	w10, [x9]
  459cf8:	mov	w11, w10
  459cfc:	ldr	x12, [sp, #864]
  459d00:	ldr	x1, [x12, x11, lsl #3]
  459d04:	ldr	x11, [sp, #552]
  459d08:	ldr	x13, [x11]
  459d0c:	ldr	w10, [x9]
  459d10:	mov	w14, w10
  459d14:	ldr	w2, [x13, x14, lsl #2]
  459d18:	ldr	w3, [sp, #7184]
  459d1c:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  459d20:	mov	w10, wzr
  459d24:	mov	w0, w10
  459d28:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  459d2c:	ldr	w0, [sp, #7240]
  459d30:	ldur	x2, [x29, #-40]
  459d34:	adrp	x1, 45f000 <ASN1_generate_nconf@plt+0x40700>
  459d38:	add	x1, x1, #0xd10
  459d3c:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  459d40:	mov	w1, w0
  459d44:	sxtw	x8, w1
  459d48:	stur	x8, [x29, #-240]
  459d4c:	mov	w0, #0x1                   	// #1
  459d50:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  459d54:	stur	d0, [x29, #-72]
  459d58:	ldr	x8, [sp, #584]
  459d5c:	ldr	w1, [x8]
  459d60:	ldur	x9, [x29, #-240]
  459d64:	ldur	d0, [x29, #-72]
  459d68:	mov	w0, #0x1b                  	// #27
  459d6c:	mov	w2, w9
  459d70:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  459d74:	ldr	x8, [sp, #584]
  459d78:	ldr	w9, [x8]
  459d7c:	add	w9, w9, #0x1
  459d80:	str	w9, [x8]
  459d84:	b	459cd4 <ASN1_generate_nconf@plt+0x3b3d4>
  459d88:	ldur	w8, [x29, #-100]
  459d8c:	cbz	w8, 459e4c <ASN1_generate_nconf@plt+0x3b54c>
  459d90:	ldr	x8, [sp, #584]
  459d94:	str	wzr, [x8]
  459d98:	ldr	x8, [sp, #584]
  459d9c:	ldr	w9, [x8]
  459da0:	ldur	w10, [x29, #-244]
  459da4:	cmp	w9, w10
  459da8:	b.cs	459e4c <ASN1_generate_nconf@plt+0x3b54c>  // b.hs, b.nlast
  459dac:	ldr	x8, [sp, #576]
  459db0:	ldr	x0, [x8, #224]
  459db4:	ldr	x9, [sp, #584]
  459db8:	ldr	w10, [x9]
  459dbc:	mov	w11, w10
  459dc0:	ldr	x12, [sp, #872]
  459dc4:	ldr	x1, [x12, x11, lsl #3]
  459dc8:	ldr	x11, [sp, #552]
  459dcc:	ldr	x13, [x11]
  459dd0:	ldr	w10, [x9]
  459dd4:	mov	w14, w10
  459dd8:	ldr	w2, [x13, x14, lsl #2]
  459ddc:	ldr	w3, [sp, #7184]
  459de0:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  459de4:	mov	w10, wzr
  459de8:	mov	w0, w10
  459dec:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  459df0:	ldr	w0, [sp, #7240]
  459df4:	ldur	x2, [x29, #-40]
  459df8:	adrp	x1, 45f000 <ASN1_generate_nconf@plt+0x40700>
  459dfc:	add	x1, x1, #0xde0
  459e00:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  459e04:	mov	w1, w0
  459e08:	sxtw	x8, w1
  459e0c:	stur	x8, [x29, #-240]
  459e10:	mov	w0, #0x1                   	// #1
  459e14:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  459e18:	stur	d0, [x29, #-72]
  459e1c:	ldr	x8, [sp, #584]
  459e20:	ldr	w1, [x8]
  459e24:	ldur	x9, [x29, #-240]
  459e28:	ldur	d0, [x29, #-72]
  459e2c:	mov	w0, #0x1c                  	// #28
  459e30:	mov	w2, w9
  459e34:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  459e38:	ldr	x8, [sp, #584]
  459e3c:	ldr	w9, [x8]
  459e40:	add	w9, w9, #0x1
  459e44:	str	w9, [x8]
  459e48:	b	459d98 <ASN1_generate_nconf@plt+0x3b498>
  459e4c:	ldur	w8, [x29, #-96]
  459e50:	cbz	w8, 459fd0 <ASN1_generate_nconf@plt+0x3b6d0>
  459e54:	stur	wzr, [x29, #-248]
  459e58:	ldur	w8, [x29, #-248]
  459e5c:	ldr	w9, [sp, #7244]
  459e60:	cmp	w8, w9
  459e64:	b.cs	459ed0 <ASN1_generate_nconf@plt+0x3b5d0>  // b.hs, b.nlast
  459e68:	adrp	x0, 4b1000 <stdin@@GLIBC_2.17+0x10>
  459e6c:	add	x0, x0, #0xcf8
  459e70:	adrp	x1, 41a000 <SSL_get_current_cipher@plt>
  459e74:	add	x1, x1, #0x3f0
  459e78:	bl	41c7d0 <CRYPTO_gcm128_new@plt>
  459e7c:	ldur	x8, [x29, #-40]
  459e80:	ldur	w9, [x29, #-248]
  459e84:	mov	w10, w9
  459e88:	mov	x11, #0x300                 	// #768
  459e8c:	mul	x10, x11, x10
  459e90:	add	x8, x8, x10
  459e94:	str	x0, [x8, #760]
  459e98:	ldur	x8, [x29, #-40]
  459e9c:	ldur	w9, [x29, #-248]
  459ea0:	mov	w10, w9
  459ea4:	mul	x10, x11, x10
  459ea8:	add	x8, x8, x10
  459eac:	ldr	x0, [x8, #760]
  459eb0:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  459eb4:	add	x1, x1, #0x55c
  459eb8:	mov	x2, #0xc                   	// #12
  459ebc:	bl	41b630 <CRYPTO_gcm128_setiv@plt>
  459ec0:	ldur	w8, [x29, #-248]
  459ec4:	add	w8, w8, #0x1
  459ec8:	stur	w8, [x29, #-248]
  459ecc:	b	459e58 <ASN1_generate_nconf@plt+0x3b558>
  459ed0:	ldr	x8, [sp, #584]
  459ed4:	str	wzr, [x8]
  459ed8:	ldr	x8, [sp, #584]
  459edc:	ldr	w9, [x8]
  459ee0:	ldur	w10, [x29, #-244]
  459ee4:	cmp	w9, w10
  459ee8:	b.cs	459f8c <ASN1_generate_nconf@plt+0x3b68c>  // b.hs, b.nlast
  459eec:	ldr	x8, [sp, #576]
  459ef0:	ldr	x0, [x8, #232]
  459ef4:	ldr	x9, [sp, #584]
  459ef8:	ldr	w10, [x9]
  459efc:	mov	w11, w10
  459f00:	ldr	x12, [sp, #880]
  459f04:	ldr	x1, [x12, x11, lsl #3]
  459f08:	ldr	x11, [sp, #552]
  459f0c:	ldr	x13, [x11]
  459f10:	ldr	w10, [x9]
  459f14:	mov	w14, w10
  459f18:	ldr	w2, [x13, x14, lsl #2]
  459f1c:	ldr	w3, [sp, #7184]
  459f20:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  459f24:	mov	w10, wzr
  459f28:	mov	w0, w10
  459f2c:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  459f30:	ldr	w0, [sp, #7240]
  459f34:	ldur	x2, [x29, #-40]
  459f38:	adrp	x1, 45f000 <ASN1_generate_nconf@plt+0x40700>
  459f3c:	add	x1, x1, #0xeb0
  459f40:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  459f44:	mov	w1, w0
  459f48:	sxtw	x8, w1
  459f4c:	stur	x8, [x29, #-240]
  459f50:	mov	w0, #0x1                   	// #1
  459f54:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  459f58:	stur	d0, [x29, #-72]
  459f5c:	ldr	x8, [sp, #584]
  459f60:	ldr	w1, [x8]
  459f64:	ldur	x9, [x29, #-240]
  459f68:	ldur	d0, [x29, #-72]
  459f6c:	mov	w0, #0x1d                  	// #29
  459f70:	mov	w2, w9
  459f74:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  459f78:	ldr	x8, [sp, #584]
  459f7c:	ldr	w9, [x8]
  459f80:	add	w9, w9, #0x1
  459f84:	str	w9, [x8]
  459f88:	b	459ed8 <ASN1_generate_nconf@plt+0x3b5d8>
  459f8c:	stur	wzr, [x29, #-248]
  459f90:	ldur	w8, [x29, #-248]
  459f94:	ldr	w9, [sp, #7244]
  459f98:	cmp	w8, w9
  459f9c:	b.cs	459fd0 <ASN1_generate_nconf@plt+0x3b6d0>  // b.hs, b.nlast
  459fa0:	ldur	x8, [x29, #-40]
  459fa4:	ldur	w9, [x29, #-248]
  459fa8:	mov	w10, w9
  459fac:	mov	x11, #0x300                 	// #768
  459fb0:	mul	x10, x11, x10
  459fb4:	add	x8, x8, x10
  459fb8:	ldr	x0, [x8, #760]
  459fbc:	bl	41d760 <CRYPTO_gcm128_release@plt>
  459fc0:	ldur	w8, [x29, #-248]
  459fc4:	add	w8, w8, #0x1
  459fc8:	stur	w8, [x29, #-248]
  459fcc:	b	459f90 <ASN1_generate_nconf@plt+0x3b690>
  459fd0:	ldur	w8, [x29, #-136]
  459fd4:	cbz	w8, 45a150 <ASN1_generate_nconf@plt+0x3b850>
  459fd8:	ldr	w8, [sp, #7240]
  459fdc:	cmp	w8, #0x0
  459fe0:	cset	w8, ls  // ls = plast
  459fe4:	tbnz	w8, #0, 45a004 <ASN1_generate_nconf@plt+0x3b704>
  459fe8:	ldr	x8, [sp, #608]
  459fec:	ldr	x0, [x8]
  459ff0:	ldr	x9, [sp, #576]
  459ff4:	ldr	x2, [x9, #152]
  459ff8:	ldr	x1, [sp, #568]
  459ffc:	bl	4196e0 <BIO_printf@plt>
  45a000:	stur	wzr, [x29, #-136]
  45a004:	ldr	x8, [sp, #584]
  45a008:	str	wzr, [x8]
  45a00c:	ldr	x8, [sp, #584]
  45a010:	ldr	w9, [x8]
  45a014:	ldur	w10, [x29, #-244]
  45a018:	mov	w11, #0x0                   	// #0
  45a01c:	cmp	w9, w10
  45a020:	str	w11, [sp, #308]
  45a024:	b.cs	45a038 <ASN1_generate_nconf@plt+0x3b738>  // b.hs, b.nlast
  45a028:	ldur	w8, [x29, #-80]
  45a02c:	cmp	w8, #0x0
  45a030:	cset	w8, eq  // eq = none
  45a034:	str	w8, [sp, #308]
  45a038:	ldr	w8, [sp, #308]
  45a03c:	tbnz	w8, #0, 45a044 <ASN1_generate_nconf@plt+0x3b744>
  45a040:	b	45a150 <ASN1_generate_nconf@plt+0x3b850>
  45a044:	ldr	x8, [sp, #576]
  45a048:	ldr	x0, [x8, #152]
  45a04c:	ldr	x9, [sp, #584]
  45a050:	ldr	w10, [x9]
  45a054:	mov	w11, w10
  45a058:	ldr	x12, [sp, #888]
  45a05c:	ldr	x1, [x12, x11, lsl #3]
  45a060:	ldr	x11, [sp, #552]
  45a064:	ldr	x13, [x11]
  45a068:	ldr	w10, [x9]
  45a06c:	mov	w14, w10
  45a070:	ldr	w2, [x13, x14, lsl #2]
  45a074:	ldr	w3, [sp, #7184]
  45a078:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  45a07c:	mov	w10, wzr
  45a080:	mov	w0, w10
  45a084:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45a088:	stur	xzr, [x29, #-240]
  45a08c:	mov	w10, #0x1                   	// #1
  45a090:	ldr	x8, [sp, #944]
  45a094:	str	w10, [x8]
  45a098:	ldr	x8, [sp, #944]
  45a09c:	ldr	w9, [x8]
  45a0a0:	mov	w10, #0x0                   	// #0
  45a0a4:	str	w10, [sp, #304]
  45a0a8:	cbz	w9, 45a0c0 <ASN1_generate_nconf@plt+0x3b7c0>
  45a0ac:	ldur	x8, [x29, #-240]
  45a0b0:	mov	x9, #0x7fffffff            	// #2147483647
  45a0b4:	cmp	x8, x9
  45a0b8:	cset	w10, lt  // lt = tstop
  45a0bc:	str	w10, [sp, #304]
  45a0c0:	ldr	w8, [sp, #304]
  45a0c4:	tbnz	w8, #0, 45a0cc <ASN1_generate_nconf@plt+0x3b7cc>
  45a0c8:	b	45a114 <ASN1_generate_nconf@plt+0x3b814>
  45a0cc:	ldur	x8, [x29, #-40]
  45a0d0:	ldr	x0, [x8, #16]
  45a0d4:	ldur	x8, [x29, #-40]
  45a0d8:	ldr	x1, [x8, #16]
  45a0dc:	ldr	x8, [sp, #552]
  45a0e0:	ldr	x9, [x8]
  45a0e4:	ldr	x10, [sp, #584]
  45a0e8:	ldr	w11, [x10]
  45a0ec:	mov	w12, w11
  45a0f0:	ldrsw	x2, [x9, x12, lsl #2]
  45a0f4:	add	x3, sp, #0x7d0
  45a0f8:	ldr	x4, [sp, #984]
  45a0fc:	mov	w5, #0x1                   	// #1
  45a100:	bl	41a1c0 <Camellia_cbc_encrypt@plt>
  45a104:	ldur	x8, [x29, #-240]
  45a108:	add	x8, x8, #0x1
  45a10c:	stur	x8, [x29, #-240]
  45a110:	b	45a098 <ASN1_generate_nconf@plt+0x3b798>
  45a114:	mov	w0, #0x1                   	// #1
  45a118:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45a11c:	stur	d0, [x29, #-72]
  45a120:	ldr	x8, [sp, #584]
  45a124:	ldr	w1, [x8]
  45a128:	ldur	x9, [x29, #-240]
  45a12c:	ldur	d0, [x29, #-72]
  45a130:	mov	w0, #0x13                  	// #19
  45a134:	mov	w2, w9
  45a138:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  45a13c:	ldr	x8, [sp, #584]
  45a140:	ldr	w9, [x8]
  45a144:	add	w9, w9, #0x1
  45a148:	str	w9, [x8]
  45a14c:	b	45a00c <ASN1_generate_nconf@plt+0x3b70c>
  45a150:	ldur	w8, [x29, #-132]
  45a154:	cbz	w8, 45a300 <ASN1_generate_nconf@plt+0x3ba00>
  45a158:	ldr	w8, [sp, #7240]
  45a15c:	cmp	w8, #0x0
  45a160:	cset	w8, ls  // ls = plast
  45a164:	tbnz	w8, #0, 45a184 <ASN1_generate_nconf@plt+0x3b884>
  45a168:	ldr	x8, [sp, #608]
  45a16c:	ldr	x0, [x8]
  45a170:	ldr	x9, [sp, #576]
  45a174:	ldr	x2, [x9, #160]
  45a178:	ldr	x1, [sp, #568]
  45a17c:	bl	4196e0 <BIO_printf@plt>
  45a180:	stur	wzr, [x29, #-132]
  45a184:	ldr	x8, [sp, #584]
  45a188:	str	wzr, [x8]
  45a18c:	ldr	x8, [sp, #584]
  45a190:	ldr	w9, [x8]
  45a194:	ldur	w10, [x29, #-244]
  45a198:	mov	w11, #0x0                   	// #0
  45a19c:	cmp	w9, w10
  45a1a0:	str	w11, [sp, #300]
  45a1a4:	b.cs	45a1b8 <ASN1_generate_nconf@plt+0x3b8b8>  // b.hs, b.nlast
  45a1a8:	ldur	w8, [x29, #-80]
  45a1ac:	cmp	w8, #0x0
  45a1b0:	cset	w8, eq  // eq = none
  45a1b4:	str	w8, [sp, #300]
  45a1b8:	ldr	w8, [sp, #300]
  45a1bc:	tbnz	w8, #0, 45a1c4 <ASN1_generate_nconf@plt+0x3b8c4>
  45a1c0:	b	45a300 <ASN1_generate_nconf@plt+0x3ba00>
  45a1c4:	ldr	x8, [sp, #576]
  45a1c8:	ldr	x0, [x8, #160]
  45a1cc:	ldr	x9, [sp, #584]
  45a1d0:	ldr	w10, [x9]
  45a1d4:	mov	w11, w10
  45a1d8:	ldr	x12, [sp, #896]
  45a1dc:	ldr	x1, [x12, x11, lsl #3]
  45a1e0:	ldr	x11, [sp, #552]
  45a1e4:	ldr	x13, [x11]
  45a1e8:	ldr	w10, [x9]
  45a1ec:	mov	w14, w10
  45a1f0:	ldr	w2, [x13, x14, lsl #2]
  45a1f4:	ldr	w3, [sp, #7184]
  45a1f8:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  45a1fc:	ldr	w10, [sp, #7240]
  45a200:	cmp	w10, #0x0
  45a204:	cset	w10, ls  // ls = plast
  45a208:	tbnz	w10, #0, 45a22c <ASN1_generate_nconf@plt+0x3b92c>
  45a20c:	ldr	x8, [sp, #608]
  45a210:	ldr	x0, [x8]
  45a214:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45a218:	add	x1, x1, #0x58e
  45a21c:	bl	4196e0 <BIO_printf@plt>
  45a220:	mov	w9, #0x1                   	// #1
  45a224:	mov	w0, w9
  45a228:	bl	41abc0 <exit@plt>
  45a22c:	mov	w8, wzr
  45a230:	mov	w0, w8
  45a234:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45a238:	stur	xzr, [x29, #-240]
  45a23c:	mov	w8, #0x1                   	// #1
  45a240:	ldr	x9, [sp, #944]
  45a244:	str	w8, [x9]
  45a248:	ldr	x8, [sp, #944]
  45a24c:	ldr	w9, [x8]
  45a250:	mov	w10, #0x0                   	// #0
  45a254:	str	w10, [sp, #296]
  45a258:	cbz	w9, 45a270 <ASN1_generate_nconf@plt+0x3b970>
  45a25c:	ldur	x8, [x29, #-240]
  45a260:	mov	x9, #0x7fffffff            	// #2147483647
  45a264:	cmp	x8, x9
  45a268:	cset	w10, lt  // lt = tstop
  45a26c:	str	w10, [sp, #296]
  45a270:	ldr	w8, [sp, #296]
  45a274:	tbnz	w8, #0, 45a27c <ASN1_generate_nconf@plt+0x3b97c>
  45a278:	b	45a2c4 <ASN1_generate_nconf@plt+0x3b9c4>
  45a27c:	ldur	x8, [x29, #-40]
  45a280:	ldr	x0, [x8, #16]
  45a284:	ldur	x8, [x29, #-40]
  45a288:	ldr	x1, [x8, #16]
  45a28c:	ldr	x8, [sp, #552]
  45a290:	ldr	x9, [x8]
  45a294:	ldr	x10, [sp, #584]
  45a298:	ldr	w11, [x10]
  45a29c:	mov	w12, w11
  45a2a0:	ldrsw	x2, [x9, x12, lsl #2]
  45a2a4:	add	x3, sp, #0x6b8
  45a2a8:	ldr	x4, [sp, #984]
  45a2ac:	mov	w5, #0x1                   	// #1
  45a2b0:	bl	41a1c0 <Camellia_cbc_encrypt@plt>
  45a2b4:	ldur	x8, [x29, #-240]
  45a2b8:	add	x8, x8, #0x1
  45a2bc:	stur	x8, [x29, #-240]
  45a2c0:	b	45a248 <ASN1_generate_nconf@plt+0x3b948>
  45a2c4:	mov	w0, #0x1                   	// #1
  45a2c8:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45a2cc:	stur	d0, [x29, #-72]
  45a2d0:	ldr	x8, [sp, #584]
  45a2d4:	ldr	w1, [x8]
  45a2d8:	ldur	x9, [x29, #-240]
  45a2dc:	ldur	d0, [x29, #-72]
  45a2e0:	mov	w0, #0x14                  	// #20
  45a2e4:	mov	w2, w9
  45a2e8:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  45a2ec:	ldr	x8, [sp, #584]
  45a2f0:	ldr	w9, [x8]
  45a2f4:	add	w9, w9, #0x1
  45a2f8:	str	w9, [x8]
  45a2fc:	b	45a18c <ASN1_generate_nconf@plt+0x3b88c>
  45a300:	ldur	w8, [x29, #-128]
  45a304:	cbz	w8, 45a480 <ASN1_generate_nconf@plt+0x3bb80>
  45a308:	ldr	w8, [sp, #7240]
  45a30c:	cmp	w8, #0x0
  45a310:	cset	w8, ls  // ls = plast
  45a314:	tbnz	w8, #0, 45a334 <ASN1_generate_nconf@plt+0x3ba34>
  45a318:	ldr	x8, [sp, #608]
  45a31c:	ldr	x0, [x8]
  45a320:	ldr	x9, [sp, #576]
  45a324:	ldr	x2, [x9, #168]
  45a328:	ldr	x1, [sp, #568]
  45a32c:	bl	4196e0 <BIO_printf@plt>
  45a330:	stur	wzr, [x29, #-128]
  45a334:	ldr	x8, [sp, #584]
  45a338:	str	wzr, [x8]
  45a33c:	ldr	x8, [sp, #584]
  45a340:	ldr	w9, [x8]
  45a344:	ldur	w10, [x29, #-244]
  45a348:	mov	w11, #0x0                   	// #0
  45a34c:	cmp	w9, w10
  45a350:	str	w11, [sp, #292]
  45a354:	b.cs	45a368 <ASN1_generate_nconf@plt+0x3ba68>  // b.hs, b.nlast
  45a358:	ldur	w8, [x29, #-80]
  45a35c:	cmp	w8, #0x0
  45a360:	cset	w8, eq  // eq = none
  45a364:	str	w8, [sp, #292]
  45a368:	ldr	w8, [sp, #292]
  45a36c:	tbnz	w8, #0, 45a374 <ASN1_generate_nconf@plt+0x3ba74>
  45a370:	b	45a480 <ASN1_generate_nconf@plt+0x3bb80>
  45a374:	ldr	x8, [sp, #576]
  45a378:	ldr	x0, [x8, #168]
  45a37c:	ldr	x9, [sp, #584]
  45a380:	ldr	w10, [x9]
  45a384:	mov	w11, w10
  45a388:	ldr	x12, [sp, #904]
  45a38c:	ldr	x1, [x12, x11, lsl #3]
  45a390:	ldr	x11, [sp, #552]
  45a394:	ldr	x13, [x11]
  45a398:	ldr	w10, [x9]
  45a39c:	mov	w14, w10
  45a3a0:	ldr	w2, [x13, x14, lsl #2]
  45a3a4:	ldr	w3, [sp, #7184]
  45a3a8:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  45a3ac:	mov	w10, wzr
  45a3b0:	mov	w0, w10
  45a3b4:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45a3b8:	stur	xzr, [x29, #-240]
  45a3bc:	mov	w10, #0x1                   	// #1
  45a3c0:	ldr	x8, [sp, #944]
  45a3c4:	str	w10, [x8]
  45a3c8:	ldr	x8, [sp, #944]
  45a3cc:	ldr	w9, [x8]
  45a3d0:	mov	w10, #0x0                   	// #0
  45a3d4:	str	w10, [sp, #288]
  45a3d8:	cbz	w9, 45a3f0 <ASN1_generate_nconf@plt+0x3baf0>
  45a3dc:	ldur	x8, [x29, #-240]
  45a3e0:	mov	x9, #0x7fffffff            	// #2147483647
  45a3e4:	cmp	x8, x9
  45a3e8:	cset	w10, lt  // lt = tstop
  45a3ec:	str	w10, [sp, #288]
  45a3f0:	ldr	w8, [sp, #288]
  45a3f4:	tbnz	w8, #0, 45a3fc <ASN1_generate_nconf@plt+0x3bafc>
  45a3f8:	b	45a444 <ASN1_generate_nconf@plt+0x3bb44>
  45a3fc:	ldur	x8, [x29, #-40]
  45a400:	ldr	x0, [x8, #16]
  45a404:	ldur	x8, [x29, #-40]
  45a408:	ldr	x1, [x8, #16]
  45a40c:	ldr	x8, [sp, #552]
  45a410:	ldr	x9, [x8]
  45a414:	ldr	x10, [sp, #584]
  45a418:	ldr	w11, [x10]
  45a41c:	mov	w12, w11
  45a420:	ldrsw	x2, [x9, x12, lsl #2]
  45a424:	add	x3, sp, #0x5a0
  45a428:	ldr	x4, [sp, #984]
  45a42c:	mov	w5, #0x1                   	// #1
  45a430:	bl	41a1c0 <Camellia_cbc_encrypt@plt>
  45a434:	ldur	x8, [x29, #-240]
  45a438:	add	x8, x8, #0x1
  45a43c:	stur	x8, [x29, #-240]
  45a440:	b	45a3c8 <ASN1_generate_nconf@plt+0x3bac8>
  45a444:	mov	w0, #0x1                   	// #1
  45a448:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45a44c:	stur	d0, [x29, #-72]
  45a450:	ldr	x8, [sp, #584]
  45a454:	ldr	w1, [x8]
  45a458:	ldur	x9, [x29, #-240]
  45a45c:	ldur	d0, [x29, #-72]
  45a460:	mov	w0, #0x15                  	// #21
  45a464:	mov	w2, w9
  45a468:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  45a46c:	ldr	x8, [sp, #584]
  45a470:	ldr	w9, [x8]
  45a474:	add	w9, w9, #0x1
  45a478:	str	w9, [x8]
  45a47c:	b	45a33c <ASN1_generate_nconf@plt+0x3ba3c>
  45a480:	ldur	w8, [x29, #-172]
  45a484:	cbz	w8, 45a604 <ASN1_generate_nconf@plt+0x3bd04>
  45a488:	ldr	w8, [sp, #7240]
  45a48c:	cmp	w8, #0x0
  45a490:	cset	w8, ls  // ls = plast
  45a494:	tbnz	w8, #0, 45a4b4 <ASN1_generate_nconf@plt+0x3bbb4>
  45a498:	ldr	x8, [sp, #608]
  45a49c:	ldr	x0, [x8]
  45a4a0:	ldr	x9, [sp, #576]
  45a4a4:	ldr	x2, [x9, #80]
  45a4a8:	ldr	x1, [sp, #568]
  45a4ac:	bl	4196e0 <BIO_printf@plt>
  45a4b0:	stur	wzr, [x29, #-172]
  45a4b4:	ldr	x8, [sp, #584]
  45a4b8:	str	wzr, [x8]
  45a4bc:	ldr	x8, [sp, #584]
  45a4c0:	ldr	w9, [x8]
  45a4c4:	ldur	w10, [x29, #-244]
  45a4c8:	mov	w11, #0x0                   	// #0
  45a4cc:	cmp	w9, w10
  45a4d0:	str	w11, [sp, #284]
  45a4d4:	b.cs	45a4e8 <ASN1_generate_nconf@plt+0x3bbe8>  // b.hs, b.nlast
  45a4d8:	ldur	w8, [x29, #-80]
  45a4dc:	cmp	w8, #0x0
  45a4e0:	cset	w8, eq  // eq = none
  45a4e4:	str	w8, [sp, #284]
  45a4e8:	ldr	w8, [sp, #284]
  45a4ec:	tbnz	w8, #0, 45a4f4 <ASN1_generate_nconf@plt+0x3bbf4>
  45a4f0:	b	45a604 <ASN1_generate_nconf@plt+0x3bd04>
  45a4f4:	ldr	x8, [sp, #576]
  45a4f8:	ldr	x0, [x8, #80]
  45a4fc:	ldr	x9, [sp, #584]
  45a500:	ldr	w10, [x9]
  45a504:	mov	w11, w10
  45a508:	ldr	x12, [sp, #912]
  45a50c:	ldr	x1, [x12, x11, lsl #3]
  45a510:	ldr	x11, [sp, #552]
  45a514:	ldr	x13, [x11]
  45a518:	ldr	w10, [x9]
  45a51c:	mov	w14, w10
  45a520:	ldr	w2, [x13, x14, lsl #2]
  45a524:	ldr	w3, [sp, #7184]
  45a528:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  45a52c:	mov	w10, wzr
  45a530:	mov	w0, w10
  45a534:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45a538:	stur	xzr, [x29, #-240]
  45a53c:	mov	w10, #0x1                   	// #1
  45a540:	ldr	x8, [sp, #944]
  45a544:	str	w10, [x8]
  45a548:	ldr	x8, [sp, #944]
  45a54c:	ldr	w9, [x8]
  45a550:	mov	w10, #0x0                   	// #0
  45a554:	str	w10, [sp, #280]
  45a558:	cbz	w9, 45a570 <ASN1_generate_nconf@plt+0x3bc70>
  45a55c:	ldur	x8, [x29, #-240]
  45a560:	mov	x9, #0x7fffffff            	// #2147483647
  45a564:	cmp	x8, x9
  45a568:	cset	w10, lt  // lt = tstop
  45a56c:	str	w10, [sp, #280]
  45a570:	ldr	w8, [sp, #280]
  45a574:	tbnz	w8, #0, 45a57c <ASN1_generate_nconf@plt+0x3bc7c>
  45a578:	b	45a5c8 <ASN1_generate_nconf@plt+0x3bcc8>
  45a57c:	ldur	x8, [x29, #-40]
  45a580:	ldr	x0, [x8, #16]
  45a584:	ldur	x8, [x29, #-40]
  45a588:	ldr	x1, [x8, #16]
  45a58c:	ldr	x8, [sp, #552]
  45a590:	ldr	x9, [x8]
  45a594:	ldr	x10, [sp, #584]
  45a598:	ldr	w11, [x10]
  45a59c:	mov	w12, w11
  45a5a0:	ldrsw	x2, [x9, x12, lsl #2]
  45a5a4:	add	x3, sp, #0x1, lsl #12
  45a5a8:	add	x3, x3, #0xa38
  45a5ac:	ldr	x4, [sp, #984]
  45a5b0:	mov	w5, #0x1                   	// #1
  45a5b4:	bl	41c7b0 <IDEA_cbc_encrypt@plt>
  45a5b8:	ldur	x8, [x29, #-240]
  45a5bc:	add	x8, x8, #0x1
  45a5c0:	stur	x8, [x29, #-240]
  45a5c4:	b	45a548 <ASN1_generate_nconf@plt+0x3bc48>
  45a5c8:	mov	w0, #0x1                   	// #1
  45a5cc:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45a5d0:	stur	d0, [x29, #-72]
  45a5d4:	ldr	x8, [sp, #584]
  45a5d8:	ldr	w1, [x8]
  45a5dc:	ldur	x9, [x29, #-240]
  45a5e0:	ldur	d0, [x29, #-72]
  45a5e4:	mov	w0, #0xa                   	// #10
  45a5e8:	mov	w2, w9
  45a5ec:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  45a5f0:	ldr	x8, [sp, #584]
  45a5f4:	ldr	w9, [x8]
  45a5f8:	add	w9, w9, #0x1
  45a5fc:	str	w9, [x8]
  45a600:	b	45a4bc <ASN1_generate_nconf@plt+0x3bbbc>
  45a604:	ldur	w8, [x29, #-168]
  45a608:	cbz	w8, 45a788 <ASN1_generate_nconf@plt+0x3be88>
  45a60c:	ldr	w8, [sp, #7240]
  45a610:	cmp	w8, #0x0
  45a614:	cset	w8, ls  // ls = plast
  45a618:	tbnz	w8, #0, 45a638 <ASN1_generate_nconf@plt+0x3bd38>
  45a61c:	ldr	x8, [sp, #608]
  45a620:	ldr	x0, [x8]
  45a624:	ldr	x9, [sp, #576]
  45a628:	ldr	x2, [x9, #88]
  45a62c:	ldr	x1, [sp, #568]
  45a630:	bl	4196e0 <BIO_printf@plt>
  45a634:	stur	wzr, [x29, #-168]
  45a638:	ldr	x8, [sp, #584]
  45a63c:	str	wzr, [x8]
  45a640:	ldr	x8, [sp, #584]
  45a644:	ldr	w9, [x8]
  45a648:	ldur	w10, [x29, #-244]
  45a64c:	mov	w11, #0x0                   	// #0
  45a650:	cmp	w9, w10
  45a654:	str	w11, [sp, #276]
  45a658:	b.cs	45a66c <ASN1_generate_nconf@plt+0x3bd6c>  // b.hs, b.nlast
  45a65c:	ldur	w8, [x29, #-80]
  45a660:	cmp	w8, #0x0
  45a664:	cset	w8, eq  // eq = none
  45a668:	str	w8, [sp, #276]
  45a66c:	ldr	w8, [sp, #276]
  45a670:	tbnz	w8, #0, 45a678 <ASN1_generate_nconf@plt+0x3bd78>
  45a674:	b	45a788 <ASN1_generate_nconf@plt+0x3be88>
  45a678:	ldr	x8, [sp, #576]
  45a67c:	ldr	x0, [x8, #88]
  45a680:	ldr	x9, [sp, #584]
  45a684:	ldr	w10, [x9]
  45a688:	mov	w11, w10
  45a68c:	ldr	x12, [sp, #920]
  45a690:	ldr	x1, [x12, x11, lsl #3]
  45a694:	ldr	x11, [sp, #552]
  45a698:	ldr	x13, [x11]
  45a69c:	ldr	w10, [x9]
  45a6a0:	mov	w14, w10
  45a6a4:	ldr	w2, [x13, x14, lsl #2]
  45a6a8:	ldr	w3, [sp, #7184]
  45a6ac:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  45a6b0:	mov	w10, wzr
  45a6b4:	mov	w0, w10
  45a6b8:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45a6bc:	stur	xzr, [x29, #-240]
  45a6c0:	mov	w10, #0x1                   	// #1
  45a6c4:	ldr	x8, [sp, #944]
  45a6c8:	str	w10, [x8]
  45a6cc:	ldr	x8, [sp, #944]
  45a6d0:	ldr	w9, [x8]
  45a6d4:	mov	w10, #0x0                   	// #0
  45a6d8:	str	w10, [sp, #272]
  45a6dc:	cbz	w9, 45a6f4 <ASN1_generate_nconf@plt+0x3bdf4>
  45a6e0:	ldur	x8, [x29, #-240]
  45a6e4:	mov	x9, #0x7fffffff            	// #2147483647
  45a6e8:	cmp	x8, x9
  45a6ec:	cset	w10, lt  // lt = tstop
  45a6f0:	str	w10, [sp, #272]
  45a6f4:	ldr	w8, [sp, #272]
  45a6f8:	tbnz	w8, #0, 45a700 <ASN1_generate_nconf@plt+0x3be00>
  45a6fc:	b	45a74c <ASN1_generate_nconf@plt+0x3be4c>
  45a700:	ldur	x8, [x29, #-40]
  45a704:	ldr	x0, [x8, #16]
  45a708:	ldur	x8, [x29, #-40]
  45a70c:	ldr	x1, [x8, #16]
  45a710:	ldr	x8, [sp, #552]
  45a714:	ldr	x9, [x8]
  45a718:	ldr	x10, [sp, #584]
  45a71c:	ldr	w11, [x10]
  45a720:	mov	w12, w11
  45a724:	ldrsw	x2, [x9, x12, lsl #2]
  45a728:	add	x3, sp, #0x1, lsl #12
  45a72c:	add	x3, x3, #0x9b8
  45a730:	ldr	x4, [sp, #984]
  45a734:	mov	w5, #0x1                   	// #1
  45a738:	bl	41e3f0 <SEED_cbc_encrypt@plt>
  45a73c:	ldur	x8, [x29, #-240]
  45a740:	add	x8, x8, #0x1
  45a744:	stur	x8, [x29, #-240]
  45a748:	b	45a6cc <ASN1_generate_nconf@plt+0x3bdcc>
  45a74c:	mov	w0, #0x1                   	// #1
  45a750:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45a754:	stur	d0, [x29, #-72]
  45a758:	ldr	x8, [sp, #584]
  45a75c:	ldr	w1, [x8]
  45a760:	ldur	x9, [x29, #-240]
  45a764:	ldur	d0, [x29, #-72]
  45a768:	mov	w0, #0xb                   	// #11
  45a76c:	mov	w2, w9
  45a770:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  45a774:	ldr	x8, [sp, #584]
  45a778:	ldr	w9, [x8]
  45a77c:	add	w9, w9, #0x1
  45a780:	str	w9, [x8]
  45a784:	b	45a640 <ASN1_generate_nconf@plt+0x3bd40>
  45a788:	ldur	w8, [x29, #-164]
  45a78c:	cbz	w8, 45a93c <ASN1_generate_nconf@plt+0x3c03c>
  45a790:	ldr	w8, [sp, #7240]
  45a794:	cmp	w8, #0x0
  45a798:	cset	w8, ls  // ls = plast
  45a79c:	tbnz	w8, #0, 45a7bc <ASN1_generate_nconf@plt+0x3bebc>
  45a7a0:	ldr	x8, [sp, #608]
  45a7a4:	ldr	x0, [x8]
  45a7a8:	ldr	x9, [sp, #576]
  45a7ac:	ldr	x2, [x9, #96]
  45a7b0:	ldr	x1, [sp, #568]
  45a7b4:	bl	4196e0 <BIO_printf@plt>
  45a7b8:	stur	wzr, [x29, #-164]
  45a7bc:	ldr	x8, [sp, #584]
  45a7c0:	str	wzr, [x8]
  45a7c4:	ldr	x8, [sp, #584]
  45a7c8:	ldr	w9, [x8]
  45a7cc:	ldur	w10, [x29, #-244]
  45a7d0:	mov	w11, #0x0                   	// #0
  45a7d4:	cmp	w9, w10
  45a7d8:	str	w11, [sp, #268]
  45a7dc:	b.cs	45a7f0 <ASN1_generate_nconf@plt+0x3bef0>  // b.hs, b.nlast
  45a7e0:	ldur	w8, [x29, #-80]
  45a7e4:	cmp	w8, #0x0
  45a7e8:	cset	w8, eq  // eq = none
  45a7ec:	str	w8, [sp, #268]
  45a7f0:	ldr	w8, [sp, #268]
  45a7f4:	tbnz	w8, #0, 45a7fc <ASN1_generate_nconf@plt+0x3befc>
  45a7f8:	b	45a93c <ASN1_generate_nconf@plt+0x3c03c>
  45a7fc:	ldr	x8, [sp, #576]
  45a800:	ldr	x0, [x8, #96]
  45a804:	ldr	x9, [sp, #584]
  45a808:	ldr	w10, [x9]
  45a80c:	mov	w11, w10
  45a810:	ldr	x12, [sp, #928]
  45a814:	ldr	x1, [x12, x11, lsl #3]
  45a818:	ldr	x11, [sp, #552]
  45a81c:	ldr	x13, [x11]
  45a820:	ldr	w10, [x9]
  45a824:	mov	w14, w10
  45a828:	ldr	w2, [x13, x14, lsl #2]
  45a82c:	ldr	w3, [sp, #7184]
  45a830:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  45a834:	ldr	w10, [sp, #7240]
  45a838:	cmp	w10, #0x0
  45a83c:	cset	w10, ls  // ls = plast
  45a840:	tbnz	w10, #0, 45a864 <ASN1_generate_nconf@plt+0x3bf64>
  45a844:	ldr	x8, [sp, #608]
  45a848:	ldr	x0, [x8]
  45a84c:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45a850:	add	x1, x1, #0x58e
  45a854:	bl	4196e0 <BIO_printf@plt>
  45a858:	mov	w9, #0x1                   	// #1
  45a85c:	mov	w0, w9
  45a860:	bl	41abc0 <exit@plt>
  45a864:	mov	w8, wzr
  45a868:	mov	w0, w8
  45a86c:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45a870:	stur	xzr, [x29, #-240]
  45a874:	mov	w8, #0x1                   	// #1
  45a878:	ldr	x9, [sp, #944]
  45a87c:	str	w8, [x9]
  45a880:	ldr	x8, [sp, #944]
  45a884:	ldr	w9, [x8]
  45a888:	mov	w10, #0x0                   	// #0
  45a88c:	str	w10, [sp, #264]
  45a890:	cbz	w9, 45a8a8 <ASN1_generate_nconf@plt+0x3bfa8>
  45a894:	ldur	x8, [x29, #-240]
  45a898:	mov	x9, #0x7fffffff            	// #2147483647
  45a89c:	cmp	x8, x9
  45a8a0:	cset	w10, lt  // lt = tstop
  45a8a4:	str	w10, [sp, #264]
  45a8a8:	ldr	w8, [sp, #264]
  45a8ac:	tbnz	w8, #0, 45a8b4 <ASN1_generate_nconf@plt+0x3bfb4>
  45a8b0:	b	45a900 <ASN1_generate_nconf@plt+0x3c000>
  45a8b4:	ldur	x8, [x29, #-40]
  45a8b8:	ldr	x0, [x8, #16]
  45a8bc:	ldur	x8, [x29, #-40]
  45a8c0:	ldr	x1, [x8, #16]
  45a8c4:	ldr	x8, [sp, #552]
  45a8c8:	ldr	x9, [x8]
  45a8cc:	ldr	x10, [sp, #584]
  45a8d0:	ldr	w11, [x10]
  45a8d4:	mov	w12, w11
  45a8d8:	ldrsw	x2, [x9, x12, lsl #2]
  45a8dc:	add	x3, sp, #0x1, lsl #12
  45a8e0:	add	x3, x3, #0xb10
  45a8e4:	ldr	x4, [sp, #984]
  45a8e8:	mov	w5, #0x1                   	// #1
  45a8ec:	bl	41ab70 <RC2_cbc_encrypt@plt>
  45a8f0:	ldur	x8, [x29, #-240]
  45a8f4:	add	x8, x8, #0x1
  45a8f8:	stur	x8, [x29, #-240]
  45a8fc:	b	45a880 <ASN1_generate_nconf@plt+0x3bf80>
  45a900:	mov	w0, #0x1                   	// #1
  45a904:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45a908:	stur	d0, [x29, #-72]
  45a90c:	ldr	x8, [sp, #584]
  45a910:	ldr	w1, [x8]
  45a914:	ldur	x9, [x29, #-240]
  45a918:	ldur	d0, [x29, #-72]
  45a91c:	mov	w0, #0xc                   	// #12
  45a920:	mov	w2, w9
  45a924:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  45a928:	ldr	x8, [sp, #584]
  45a92c:	ldr	w9, [x8]
  45a930:	add	w9, w9, #0x1
  45a934:	str	w9, [x8]
  45a938:	b	45a7c4 <ASN1_generate_nconf@plt+0x3bec4>
  45a93c:	ldur	w8, [x29, #-156]
  45a940:	cbz	w8, 45aabc <ASN1_generate_nconf@plt+0x3c1bc>
  45a944:	ldr	w8, [sp, #7240]
  45a948:	cmp	w8, #0x0
  45a94c:	cset	w8, ls  // ls = plast
  45a950:	tbnz	w8, #0, 45a970 <ASN1_generate_nconf@plt+0x3c070>
  45a954:	ldr	x8, [sp, #608]
  45a958:	ldr	x0, [x8]
  45a95c:	ldr	x9, [sp, #576]
  45a960:	ldr	x2, [x9, #112]
  45a964:	ldr	x1, [sp, #568]
  45a968:	bl	4196e0 <BIO_printf@plt>
  45a96c:	stur	wzr, [x29, #-156]
  45a970:	ldr	x8, [sp, #584]
  45a974:	str	wzr, [x8]
  45a978:	ldr	x8, [sp, #584]
  45a97c:	ldr	w9, [x8]
  45a980:	ldur	w10, [x29, #-244]
  45a984:	mov	w11, #0x0                   	// #0
  45a988:	cmp	w9, w10
  45a98c:	str	w11, [sp, #260]
  45a990:	b.cs	45a9a4 <ASN1_generate_nconf@plt+0x3c0a4>  // b.hs, b.nlast
  45a994:	ldur	w8, [x29, #-80]
  45a998:	cmp	w8, #0x0
  45a99c:	cset	w8, eq  // eq = none
  45a9a0:	str	w8, [sp, #260]
  45a9a4:	ldr	w8, [sp, #260]
  45a9a8:	tbnz	w8, #0, 45a9b0 <ASN1_generate_nconf@plt+0x3c0b0>
  45a9ac:	b	45aabc <ASN1_generate_nconf@plt+0x3c1bc>
  45a9b0:	ldr	x8, [sp, #576]
  45a9b4:	ldr	x0, [x8, #112]
  45a9b8:	ldr	x9, [sp, #584]
  45a9bc:	ldr	w10, [x9]
  45a9c0:	mov	w11, w10
  45a9c4:	ldr	x12, [sp, #936]
  45a9c8:	ldr	x1, [x12, x11, lsl #3]
  45a9cc:	ldr	x11, [sp, #552]
  45a9d0:	ldr	x13, [x11]
  45a9d4:	ldr	w10, [x9]
  45a9d8:	mov	w14, w10
  45a9dc:	ldr	w2, [x13, x14, lsl #2]
  45a9e0:	ldr	w3, [sp, #7184]
  45a9e4:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  45a9e8:	mov	w10, wzr
  45a9ec:	mov	w0, w10
  45a9f0:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45a9f4:	stur	xzr, [x29, #-240]
  45a9f8:	mov	w10, #0x1                   	// #1
  45a9fc:	ldr	x8, [sp, #944]
  45aa00:	str	w10, [x8]
  45aa04:	ldr	x8, [sp, #944]
  45aa08:	ldr	w9, [x8]
  45aa0c:	mov	w10, #0x0                   	// #0
  45aa10:	str	w10, [sp, #256]
  45aa14:	cbz	w9, 45aa2c <ASN1_generate_nconf@plt+0x3c12c>
  45aa18:	ldur	x8, [x29, #-240]
  45aa1c:	mov	x9, #0x7fffffff            	// #2147483647
  45aa20:	cmp	x8, x9
  45aa24:	cset	w10, lt  // lt = tstop
  45aa28:	str	w10, [sp, #256]
  45aa2c:	ldr	w8, [sp, #256]
  45aa30:	tbnz	w8, #0, 45aa38 <ASN1_generate_nconf@plt+0x3c138>
  45aa34:	b	45aa80 <ASN1_generate_nconf@plt+0x3c180>
  45aa38:	ldur	x8, [x29, #-40]
  45aa3c:	ldr	x0, [x8, #16]
  45aa40:	ldur	x8, [x29, #-40]
  45aa44:	ldr	x1, [x8, #16]
  45aa48:	ldr	x8, [sp, #552]
  45aa4c:	ldr	x9, [x8]
  45aa50:	ldr	x10, [sp, #584]
  45aa54:	ldr	w11, [x10]
  45aa58:	mov	w12, w11
  45aa5c:	ldrsw	x2, [x9, x12, lsl #2]
  45aa60:	add	x3, sp, #0x970
  45aa64:	ldr	x4, [sp, #984]
  45aa68:	mov	w5, #0x1                   	// #1
  45aa6c:	bl	41c0d0 <BF_cbc_encrypt@plt>
  45aa70:	ldur	x8, [x29, #-240]
  45aa74:	add	x8, x8, #0x1
  45aa78:	stur	x8, [x29, #-240]
  45aa7c:	b	45aa04 <ASN1_generate_nconf@plt+0x3c104>
  45aa80:	mov	w0, #0x1                   	// #1
  45aa84:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45aa88:	stur	d0, [x29, #-72]
  45aa8c:	ldr	x8, [sp, #584]
  45aa90:	ldr	w1, [x8]
  45aa94:	ldur	x9, [x29, #-240]
  45aa98:	ldur	d0, [x29, #-72]
  45aa9c:	mov	w0, #0xe                   	// #14
  45aaa0:	mov	w2, w9
  45aaa4:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  45aaa8:	ldr	x8, [sp, #584]
  45aaac:	ldr	w9, [x8]
  45aab0:	add	w9, w9, #0x1
  45aab4:	str	w9, [x8]
  45aab8:	b	45a978 <ASN1_generate_nconf@plt+0x3c078>
  45aabc:	ldur	w8, [x29, #-152]
  45aac0:	cbz	w8, 45ac3c <ASN1_generate_nconf@plt+0x3c33c>
  45aac4:	ldr	w8, [sp, #7240]
  45aac8:	cmp	w8, #0x0
  45aacc:	cset	w8, ls  // ls = plast
  45aad0:	tbnz	w8, #0, 45aaf0 <ASN1_generate_nconf@plt+0x3c1f0>
  45aad4:	ldr	x8, [sp, #608]
  45aad8:	ldr	x0, [x8]
  45aadc:	ldr	x9, [sp, #576]
  45aae0:	ldr	x2, [x9, #120]
  45aae4:	ldr	x1, [sp, #568]
  45aae8:	bl	4196e0 <BIO_printf@plt>
  45aaec:	stur	wzr, [x29, #-152]
  45aaf0:	ldr	x8, [sp, #584]
  45aaf4:	str	wzr, [x8]
  45aaf8:	ldr	x8, [sp, #584]
  45aafc:	ldr	w9, [x8]
  45ab00:	ldur	w10, [x29, #-244]
  45ab04:	mov	w11, #0x0                   	// #0
  45ab08:	cmp	w9, w10
  45ab0c:	str	w11, [sp, #252]
  45ab10:	b.cs	45ab24 <ASN1_generate_nconf@plt+0x3c224>  // b.hs, b.nlast
  45ab14:	ldur	w8, [x29, #-80]
  45ab18:	cmp	w8, #0x0
  45ab1c:	cset	w8, eq  // eq = none
  45ab20:	str	w8, [sp, #252]
  45ab24:	ldr	w8, [sp, #252]
  45ab28:	tbnz	w8, #0, 45ab30 <ASN1_generate_nconf@plt+0x3c230>
  45ab2c:	b	45ac3c <ASN1_generate_nconf@plt+0x3c33c>
  45ab30:	ldr	x8, [sp, #576]
  45ab34:	ldr	x0, [x8, #120]
  45ab38:	ldr	x9, [sp, #584]
  45ab3c:	ldr	w10, [x9]
  45ab40:	mov	w11, w10
  45ab44:	ldr	x12, [sp, #952]
  45ab48:	ldr	x1, [x12, x11, lsl #3]
  45ab4c:	ldr	x11, [sp, #552]
  45ab50:	ldr	x13, [x11]
  45ab54:	ldr	w10, [x9]
  45ab58:	mov	w14, w10
  45ab5c:	ldr	w2, [x13, x14, lsl #2]
  45ab60:	ldr	w3, [sp, #7184]
  45ab64:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  45ab68:	mov	w10, wzr
  45ab6c:	mov	w0, w10
  45ab70:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45ab74:	stur	xzr, [x29, #-240]
  45ab78:	mov	w10, #0x1                   	// #1
  45ab7c:	ldr	x8, [sp, #944]
  45ab80:	str	w10, [x8]
  45ab84:	ldr	x8, [sp, #944]
  45ab88:	ldr	w9, [x8]
  45ab8c:	mov	w10, #0x0                   	// #0
  45ab90:	str	w10, [sp, #248]
  45ab94:	cbz	w9, 45abac <ASN1_generate_nconf@plt+0x3c2ac>
  45ab98:	ldur	x8, [x29, #-240]
  45ab9c:	mov	x9, #0x7fffffff            	// #2147483647
  45aba0:	cmp	x8, x9
  45aba4:	cset	w10, lt  // lt = tstop
  45aba8:	str	w10, [sp, #248]
  45abac:	ldr	w8, [sp, #248]
  45abb0:	tbnz	w8, #0, 45abb8 <ASN1_generate_nconf@plt+0x3c2b8>
  45abb4:	b	45ac00 <ASN1_generate_nconf@plt+0x3c300>
  45abb8:	ldur	x8, [x29, #-40]
  45abbc:	ldr	x0, [x8, #16]
  45abc0:	ldur	x8, [x29, #-40]
  45abc4:	ldr	x1, [x8, #16]
  45abc8:	ldr	x8, [sp, #552]
  45abcc:	ldr	x9, [x8]
  45abd0:	ldr	x10, [sp, #584]
  45abd4:	ldr	w11, [x10]
  45abd8:	mov	w12, w11
  45abdc:	ldrsw	x2, [x9, x12, lsl #2]
  45abe0:	add	x3, sp, #0x8ec
  45abe4:	ldr	x4, [sp, #984]
  45abe8:	mov	w5, #0x1                   	// #1
  45abec:	bl	41bbb0 <CAST_cbc_encrypt@plt>
  45abf0:	ldur	x8, [x29, #-240]
  45abf4:	add	x8, x8, #0x1
  45abf8:	stur	x8, [x29, #-240]
  45abfc:	b	45ab84 <ASN1_generate_nconf@plt+0x3c284>
  45ac00:	mov	w0, #0x1                   	// #1
  45ac04:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45ac08:	stur	d0, [x29, #-72]
  45ac0c:	ldr	x8, [sp, #584]
  45ac10:	ldr	w1, [x8]
  45ac14:	ldur	x9, [x29, #-240]
  45ac18:	ldur	d0, [x29, #-72]
  45ac1c:	mov	w0, #0xf                   	// #15
  45ac20:	mov	w2, w9
  45ac24:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  45ac28:	ldr	x8, [sp, #584]
  45ac2c:	ldr	w9, [x8]
  45ac30:	add	w9, w9, #0x1
  45ac34:	str	w9, [x8]
  45ac38:	b	45aaf8 <ASN1_generate_nconf@plt+0x3c1f8>
  45ac3c:	ldur	w8, [x29, #-92]
  45ac40:	cbz	w8, 45ad00 <ASN1_generate_nconf@plt+0x3c400>
  45ac44:	ldr	x8, [sp, #584]
  45ac48:	str	wzr, [x8]
  45ac4c:	ldr	x8, [sp, #584]
  45ac50:	ldr	w9, [x8]
  45ac54:	ldur	w10, [x29, #-244]
  45ac58:	cmp	w9, w10
  45ac5c:	b.cs	45ad00 <ASN1_generate_nconf@plt+0x3c400>  // b.hs, b.nlast
  45ac60:	ldr	x8, [sp, #576]
  45ac64:	ldr	x0, [x8, #240]
  45ac68:	ldr	x9, [sp, #584]
  45ac6c:	ldr	w10, [x9]
  45ac70:	mov	w11, w10
  45ac74:	ldr	x12, [sp, #960]
  45ac78:	ldr	x1, [x12, x11, lsl #3]
  45ac7c:	ldr	x11, [sp, #552]
  45ac80:	ldr	x13, [x11]
  45ac84:	ldr	w10, [x9]
  45ac88:	mov	w14, w10
  45ac8c:	ldr	w2, [x13, x14, lsl #2]
  45ac90:	ldr	w3, [sp, #7184]
  45ac94:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  45ac98:	mov	w10, wzr
  45ac9c:	mov	w0, w10
  45aca0:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45aca4:	ldr	w0, [sp, #7240]
  45aca8:	ldur	x2, [x29, #-40]
  45acac:	adrp	x1, 45f000 <ASN1_generate_nconf@plt+0x40700>
  45acb0:	add	x1, x1, #0xf6c
  45acb4:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  45acb8:	mov	w1, w0
  45acbc:	sxtw	x8, w1
  45acc0:	stur	x8, [x29, #-240]
  45acc4:	mov	w0, #0x1                   	// #1
  45acc8:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45accc:	stur	d0, [x29, #-72]
  45acd0:	ldr	x8, [sp, #584]
  45acd4:	ldr	w1, [x8]
  45acd8:	ldur	x9, [x29, #-240]
  45acdc:	ldur	d0, [x29, #-72]
  45ace0:	mov	w0, #0x1e                  	// #30
  45ace4:	mov	w2, w9
  45ace8:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  45acec:	ldr	x8, [sp, #584]
  45acf0:	ldr	w9, [x8]
  45acf4:	add	w9, w9, #0x1
  45acf8:	str	w9, [x8]
  45acfc:	b	45ac4c <ASN1_generate_nconf@plt+0x3c34c>
  45ad00:	ldur	w8, [x29, #-124]
  45ad04:	cbz	w8, 45b21c <ASN1_generate_nconf@plt+0x3c91c>
  45ad08:	ldur	x8, [x29, #-64]
  45ad0c:	cbz	x8, 45b140 <ASN1_generate_nconf@plt+0x3c840>
  45ad10:	adrp	x8, 460000 <ASN1_generate_nconf@plt+0x41700>
  45ad14:	add	x8, x8, #0x18
  45ad18:	str	x8, [sp, #1176]
  45ad1c:	ldur	w9, [x29, #-84]
  45ad20:	cbz	w9, 45ad50 <ASN1_generate_nconf@plt+0x3c450>
  45ad24:	ldur	x0, [x29, #-64]
  45ad28:	bl	419df0 <EVP_CIPHER_flags@plt>
  45ad2c:	and	x8, x0, #0x400000
  45ad30:	cbz	x8, 45ad50 <ASN1_generate_nconf@plt+0x3c450>
  45ad34:	ldur	x0, [x29, #-64]
  45ad38:	ldur	w1, [x29, #-224]
  45ad3c:	add	x2, sp, #0x1, lsl #12
  45ad40:	add	x2, x2, #0xc10
  45ad44:	bl	46020c <ASN1_generate_nconf@plt+0x4190c>
  45ad48:	stur	wzr, [x29, #-216]
  45ad4c:	b	45dc28 <ASN1_generate_nconf@plt+0x3f328>
  45ad50:	ldur	x0, [x29, #-64]
  45ad54:	bl	41df20 <EVP_CIPHER_nid@plt>
  45ad58:	bl	41a1d0 <OBJ_nid2ln@plt>
  45ad5c:	ldr	x8, [sp, #576]
  45ad60:	str	x0, [x8, #176]
  45ad64:	ldur	x0, [x29, #-64]
  45ad68:	bl	419df0 <EVP_CIPHER_flags@plt>
  45ad6c:	mov	x8, #0x7                   	// #7
  45ad70:	movk	x8, #0xf, lsl #16
  45ad74:	and	x8, x0, x8
  45ad78:	cmp	x8, #0x7
  45ad7c:	b.ne	45ad90 <ASN1_generate_nconf@plt+0x3c490>  // b.any
  45ad80:	adrp	x8, 460000 <ASN1_generate_nconf@plt+0x41700>
  45ad84:	add	x8, x8, #0x85c
  45ad88:	str	x8, [sp, #1176]
  45ad8c:	b	45ade4 <ASN1_generate_nconf@plt+0x3c4e4>
  45ad90:	ldur	w8, [x29, #-228]
  45ad94:	cbz	w8, 45ade4 <ASN1_generate_nconf@plt+0x3c4e4>
  45ad98:	ldur	x0, [x29, #-64]
  45ad9c:	bl	419df0 <EVP_CIPHER_flags@plt>
  45ada0:	and	x8, x0, #0x200000
  45ada4:	cbz	x8, 45ade4 <ASN1_generate_nconf@plt+0x3c4e4>
  45ada8:	adrp	x8, 460000 <ASN1_generate_nconf@plt+0x41700>
  45adac:	add	x8, x8, #0xa70
  45adb0:	str	x8, [sp, #1176]
  45adb4:	ldr	x8, [sp, #552]
  45adb8:	ldr	x9, [x8]
  45adbc:	adrp	x10, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45adc0:	add	x10, x10, #0xba4
  45adc4:	cmp	x9, x10
  45adc8:	b.ne	45ade4 <ASN1_generate_nconf@plt+0x3c4e4>  // b.any
  45adcc:	adrp	x8, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45add0:	add	x8, x8, #0xbbc
  45add4:	ldr	x9, [sp, #552]
  45add8:	str	x8, [x9]
  45addc:	mov	w10, #0x6                   	// #6
  45ade0:	stur	w10, [x29, #-244]
  45ade4:	ldr	x8, [sp, #584]
  45ade8:	str	wzr, [x8]
  45adec:	ldr	x8, [sp, #584]
  45adf0:	ldr	w9, [x8]
  45adf4:	ldur	w10, [x29, #-244]
  45adf8:	cmp	w9, w10
  45adfc:	b.cs	45b13c <ASN1_generate_nconf@plt+0x3c83c>  // b.hs, b.nlast
  45ae00:	ldr	x8, [sp, #576]
  45ae04:	ldr	x0, [x8, #176]
  45ae08:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45ae0c:	add	x9, x9, #0x6d8
  45ae10:	ldr	x1, [x9]
  45ae14:	ldr	x9, [sp, #552]
  45ae18:	ldr	x10, [x9]
  45ae1c:	ldr	x11, [sp, #584]
  45ae20:	ldr	w12, [x11]
  45ae24:	mov	w13, w12
  45ae28:	ldr	w2, [x10, x13, lsl #2]
  45ae2c:	ldr	w3, [sp, #7184]
  45ae30:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  45ae34:	stur	wzr, [x29, #-252]
  45ae38:	ldur	w8, [x29, #-252]
  45ae3c:	ldr	w9, [sp, #7244]
  45ae40:	cmp	w8, w9
  45ae44:	b.cs	45b094 <ASN1_generate_nconf@plt+0x3c794>  // b.hs, b.nlast
  45ae48:	bl	41c520 <EVP_CIPHER_CTX_new@plt>
  45ae4c:	ldur	x8, [x29, #-40]
  45ae50:	ldur	w9, [x29, #-252]
  45ae54:	mov	w10, w9
  45ae58:	mov	x11, #0x300                 	// #768
  45ae5c:	mul	x10, x11, x10
  45ae60:	add	x8, x8, x10
  45ae64:	str	x0, [x8, #744]
  45ae68:	ldur	x8, [x29, #-40]
  45ae6c:	ldur	w9, [x29, #-252]
  45ae70:	mov	w10, w9
  45ae74:	mul	x10, x11, x10
  45ae78:	add	x8, x8, x10
  45ae7c:	ldr	x8, [x8, #744]
  45ae80:	cbnz	x8, 45aea4 <ASN1_generate_nconf@plt+0x3c5a4>
  45ae84:	ldr	x8, [sp, #608]
  45ae88:	ldr	x0, [x8]
  45ae8c:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45ae90:	add	x1, x1, #0x5b6
  45ae94:	bl	4196e0 <BIO_printf@plt>
  45ae98:	mov	w9, #0x1                   	// #1
  45ae9c:	mov	w0, w9
  45aea0:	bl	41abc0 <exit@plt>
  45aea4:	ldur	x8, [x29, #-40]
  45aea8:	ldur	w9, [x29, #-252]
  45aeac:	mov	w10, w9
  45aeb0:	mov	x11, #0x300                 	// #768
  45aeb4:	mul	x10, x11, x10
  45aeb8:	add	x8, x8, x10
  45aebc:	ldr	x0, [x8, #744]
  45aec0:	ldur	x1, [x29, #-64]
  45aec4:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45aec8:	add	x8, x8, #0xb70
  45aecc:	ldr	w9, [x8]
  45aed0:	mov	w12, wzr
  45aed4:	mov	w13, #0x1                   	// #1
  45aed8:	cmp	w9, #0x0
  45aedc:	csel	w5, w12, w13, ne  // ne = any
  45aee0:	mov	x8, xzr
  45aee4:	mov	x2, x8
  45aee8:	mov	x3, x8
  45aeec:	ldr	x4, [sp, #984]
  45aef0:	bl	419a40 <EVP_CipherInit_ex@plt>
  45aef4:	cbnz	w0, 45af24 <ASN1_generate_nconf@plt+0x3c624>
  45aef8:	ldr	x8, [sp, #608]
  45aefc:	ldr	x0, [x8]
  45af00:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45af04:	add	x1, x1, #0x5d3
  45af08:	bl	4196e0 <BIO_printf@plt>
  45af0c:	ldr	x8, [sp, #608]
  45af10:	ldr	x9, [x8]
  45af14:	mov	x0, x9
  45af18:	bl	41e780 <ERR_print_errors@plt>
  45af1c:	mov	w0, #0x1                   	// #1
  45af20:	bl	41abc0 <exit@plt>
  45af24:	ldur	x8, [x29, #-40]
  45af28:	ldur	w9, [x29, #-252]
  45af2c:	mov	w10, w9
  45af30:	mov	x11, #0x300                 	// #768
  45af34:	mul	x10, x11, x10
  45af38:	add	x8, x8, x10
  45af3c:	ldr	x0, [x8, #744]
  45af40:	mov	w9, wzr
  45af44:	mov	w1, w9
  45af48:	str	x11, [sp, #240]
  45af4c:	bl	41dba0 <EVP_CIPHER_CTX_set_padding@plt>
  45af50:	ldur	x8, [x29, #-40]
  45af54:	ldur	w9, [x29, #-252]
  45af58:	mov	w10, w9
  45af5c:	ldr	x11, [sp, #240]
  45af60:	mul	x10, x11, x10
  45af64:	add	x8, x8, x10
  45af68:	ldr	x8, [x8, #744]
  45af6c:	mov	x0, x8
  45af70:	bl	419da0 <EVP_CIPHER_CTX_key_length@plt>
  45af74:	str	w0, [sp, #7236]
  45af78:	ldr	w0, [sp, #7236]
  45af7c:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45af80:	add	x1, x1, #0x5ef
  45af84:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  45af88:	ldur	x8, [x29, #-40]
  45af8c:	ldur	w9, [x29, #-252]
  45af90:	mov	w10, w9
  45af94:	ldr	x11, [sp, #240]
  45af98:	mul	x10, x11, x10
  45af9c:	add	x8, x8, x10
  45afa0:	str	x0, [x8, #48]
  45afa4:	ldur	x8, [x29, #-40]
  45afa8:	ldur	w9, [x29, #-252]
  45afac:	mov	w10, w9
  45afb0:	mul	x10, x11, x10
  45afb4:	add	x8, x8, x10
  45afb8:	ldr	x0, [x8, #744]
  45afbc:	ldur	x8, [x29, #-40]
  45afc0:	ldur	w9, [x29, #-252]
  45afc4:	mov	w10, w9
  45afc8:	mul	x10, x11, x10
  45afcc:	add	x8, x8, x10
  45afd0:	ldr	x1, [x8, #48]
  45afd4:	bl	41d720 <EVP_CIPHER_CTX_rand_key@plt>
  45afd8:	ldur	x8, [x29, #-40]
  45afdc:	ldur	w9, [x29, #-252]
  45afe0:	mov	w10, w9
  45afe4:	ldr	x11, [sp, #240]
  45afe8:	mul	x10, x11, x10
  45afec:	add	x8, x8, x10
  45aff0:	ldr	x8, [x8, #744]
  45aff4:	ldur	x10, [x29, #-40]
  45aff8:	ldur	w9, [x29, #-252]
  45affc:	mov	w12, w9
  45b000:	mul	x12, x11, x12
  45b004:	add	x10, x10, x12
  45b008:	ldr	x3, [x10, #48]
  45b00c:	mov	x0, x8
  45b010:	mov	x8, xzr
  45b014:	mov	x1, x8
  45b018:	mov	x2, x8
  45b01c:	mov	x4, x8
  45b020:	mov	w5, #0xffffffff            	// #-1
  45b024:	bl	419a40 <EVP_CipherInit_ex@plt>
  45b028:	cbnz	w0, 45b058 <ASN1_generate_nconf@plt+0x3c758>
  45b02c:	ldr	x8, [sp, #608]
  45b030:	ldr	x0, [x8]
  45b034:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45b038:	add	x1, x1, #0x5d3
  45b03c:	bl	4196e0 <BIO_printf@plt>
  45b040:	ldr	x8, [sp, #608]
  45b044:	ldr	x9, [x8]
  45b048:	mov	x0, x9
  45b04c:	bl	41e780 <ERR_print_errors@plt>
  45b050:	mov	w0, #0x1                   	// #1
  45b054:	bl	41abc0 <exit@plt>
  45b058:	ldur	x8, [x29, #-40]
  45b05c:	ldur	w9, [x29, #-252]
  45b060:	mov	w10, w9
  45b064:	mov	x11, #0x300                 	// #768
  45b068:	mul	x10, x11, x10
  45b06c:	add	x8, x8, x10
  45b070:	ldr	x0, [x8, #48]
  45b074:	ldrsw	x1, [sp, #7236]
  45b078:	ldr	x2, [sp, #976]
  45b07c:	mov	w3, #0xa5e                 	// #2654
  45b080:	bl	41e8c0 <CRYPTO_clear_free@plt>
  45b084:	ldur	w8, [x29, #-252]
  45b088:	add	w8, w8, #0x1
  45b08c:	stur	w8, [x29, #-252]
  45b090:	b	45ae38 <ASN1_generate_nconf@plt+0x3c538>
  45b094:	mov	w8, wzr
  45b098:	mov	w0, w8
  45b09c:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45b0a0:	ldr	w0, [sp, #7240]
  45b0a4:	ldr	x1, [sp, #1176]
  45b0a8:	ldur	x2, [x29, #-40]
  45b0ac:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  45b0b0:	mov	w1, w0
  45b0b4:	sxtw	x9, w1
  45b0b8:	stur	x9, [x29, #-240]
  45b0bc:	mov	w0, #0x1                   	// #1
  45b0c0:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45b0c4:	stur	d0, [x29, #-72]
  45b0c8:	stur	wzr, [x29, #-252]
  45b0cc:	ldur	w8, [x29, #-252]
  45b0d0:	ldr	w9, [sp, #7244]
  45b0d4:	cmp	w8, w9
  45b0d8:	b.cs	45b10c <ASN1_generate_nconf@plt+0x3c80c>  // b.hs, b.nlast
  45b0dc:	ldur	x8, [x29, #-40]
  45b0e0:	ldur	w9, [x29, #-252]
  45b0e4:	mov	w10, w9
  45b0e8:	mov	x11, #0x300                 	// #768
  45b0ec:	mul	x10, x11, x10
  45b0f0:	add	x8, x8, x10
  45b0f4:	ldr	x0, [x8, #744]
  45b0f8:	bl	41d5f0 <EVP_CIPHER_CTX_free@plt>
  45b0fc:	ldur	w8, [x29, #-252]
  45b100:	add	w8, w8, #0x1
  45b104:	stur	w8, [x29, #-252]
  45b108:	b	45b0cc <ASN1_generate_nconf@plt+0x3c7cc>
  45b10c:	ldr	x8, [sp, #584]
  45b110:	ldr	w1, [x8]
  45b114:	ldur	x9, [x29, #-240]
  45b118:	ldur	d0, [x29, #-72]
  45b11c:	mov	w0, #0x16                  	// #22
  45b120:	mov	w2, w9
  45b124:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  45b128:	ldr	x8, [sp, #584]
  45b12c:	ldr	w9, [x8]
  45b130:	add	w9, w9, #0x1
  45b134:	str	w9, [x8]
  45b138:	b	45adec <ASN1_generate_nconf@plt+0x3c4ec>
  45b13c:	b	45b21c <ASN1_generate_nconf@plt+0x3c91c>
  45b140:	ldr	x8, [sp, #560]
  45b144:	ldr	x9, [x8]
  45b148:	cbz	x9, 45b21c <ASN1_generate_nconf@plt+0x3c91c>
  45b14c:	ldr	x8, [sp, #560]
  45b150:	ldr	x0, [x8]
  45b154:	bl	419600 <EVP_MD_type@plt>
  45b158:	bl	41a1d0 <OBJ_nid2ln@plt>
  45b15c:	ldr	x8, [sp, #576]
  45b160:	str	x0, [x8, #176]
  45b164:	ldr	x9, [sp, #584]
  45b168:	str	wzr, [x9]
  45b16c:	ldr	x8, [sp, #584]
  45b170:	ldr	w9, [x8]
  45b174:	ldur	w10, [x29, #-244]
  45b178:	cmp	w9, w10
  45b17c:	b.cs	45b21c <ASN1_generate_nconf@plt+0x3c91c>  // b.hs, b.nlast
  45b180:	ldr	x8, [sp, #576]
  45b184:	ldr	x0, [x8, #176]
  45b188:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45b18c:	add	x9, x9, #0x6d8
  45b190:	ldr	x1, [x9]
  45b194:	ldr	x9, [sp, #552]
  45b198:	ldr	x10, [x9]
  45b19c:	ldr	x11, [sp, #584]
  45b1a0:	ldr	w12, [x11]
  45b1a4:	mov	w13, w12
  45b1a8:	ldr	w2, [x10, x13, lsl #2]
  45b1ac:	ldr	w3, [sp, #7184]
  45b1b0:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  45b1b4:	mov	w12, wzr
  45b1b8:	mov	w0, w12
  45b1bc:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45b1c0:	ldr	w0, [sp, #7240]
  45b1c4:	ldur	x2, [x29, #-40]
  45b1c8:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41700>
  45b1cc:	add	x1, x1, #0xcdc
  45b1d0:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  45b1d4:	mov	w1, w0
  45b1d8:	sxtw	x8, w1
  45b1dc:	stur	x8, [x29, #-240]
  45b1e0:	mov	w0, #0x1                   	// #1
  45b1e4:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45b1e8:	stur	d0, [x29, #-72]
  45b1ec:	ldr	x8, [sp, #584]
  45b1f0:	ldr	w1, [x8]
  45b1f4:	ldur	x9, [x29, #-240]
  45b1f8:	ldur	d0, [x29, #-72]
  45b1fc:	mov	w0, #0x16                  	// #22
  45b200:	mov	w2, w9
  45b204:	bl	45f050 <ASN1_generate_nconf@plt+0x40750>
  45b208:	ldr	x8, [sp, #584]
  45b20c:	ldr	w9, [x8]
  45b210:	add	w9, w9, #0x1
  45b214:	str	w9, [x8]
  45b218:	b	45b16c <ASN1_generate_nconf@plt+0x3c86c>
  45b21c:	stur	wzr, [x29, #-248]
  45b220:	ldur	w8, [x29, #-248]
  45b224:	ldr	w9, [sp, #7244]
  45b228:	cmp	w8, w9
  45b22c:	b.cs	45b274 <ASN1_generate_nconf@plt+0x3c974>  // b.hs, b.nlast
  45b230:	ldur	x8, [x29, #-40]
  45b234:	ldur	w9, [x29, #-248]
  45b238:	mov	w10, w9
  45b23c:	mov	x11, #0x300                 	// #768
  45b240:	mul	x10, x11, x10
  45b244:	add	x8, x8, x10
  45b248:	ldr	x0, [x8, #16]
  45b24c:	mov	w1, #0x24                  	// #36
  45b250:	bl	41d740 <RAND_bytes@plt>
  45b254:	cmp	w0, #0x0
  45b258:	cset	w9, gt
  45b25c:	tbnz	w9, #0, 45b264 <ASN1_generate_nconf@plt+0x3c964>
  45b260:	b	45dc28 <ASN1_generate_nconf@plt+0x3f328>
  45b264:	ldur	w8, [x29, #-248]
  45b268:	add	w8, w8, #0x1
  45b26c:	stur	w8, [x29, #-248]
  45b270:	b	45b220 <ASN1_generate_nconf@plt+0x3c920>
  45b274:	ldr	x8, [sp, #584]
  45b278:	str	wzr, [x8]
  45b27c:	ldr	x8, [sp, #584]
  45b280:	ldr	w9, [x8]
  45b284:	mov	w10, w9
  45b288:	cmp	x10, #0x7
  45b28c:	b.cs	45b88c <ASN1_generate_nconf@plt+0x3cf8c>  // b.hs, b.nlast
  45b290:	str	wzr, [sp, #1172]
  45b294:	ldr	x8, [sp, #584]
  45b298:	ldr	w9, [x8]
  45b29c:	mov	w10, w9
  45b2a0:	add	x11, sp, #0x580
  45b2a4:	ldr	w9, [x11, x10, lsl #2]
  45b2a8:	cbnz	w9, 45b2b0 <ASN1_generate_nconf@plt+0x3c9b0>
  45b2ac:	b	45b878 <ASN1_generate_nconf@plt+0x3cf78>
  45b2b0:	stur	wzr, [x29, #-248]
  45b2b4:	ldur	w8, [x29, #-248]
  45b2b8:	ldr	w9, [sp, #7244]
  45b2bc:	cmp	w8, w9
  45b2c0:	b.cs	45b4d4 <ASN1_generate_nconf@plt+0x3cbd4>  // b.hs, b.nlast
  45b2c4:	ldr	w8, [sp, #1404]
  45b2c8:	cmp	w8, #0x2
  45b2cc:	b.le	45b428 <ASN1_generate_nconf@plt+0x3cb28>
  45b2d0:	bl	41c1e0 <BN_new@plt>
  45b2d4:	str	x0, [sp, #1160]
  45b2d8:	ldr	x8, [sp, #1160]
  45b2dc:	cbnz	x8, 45b2e4 <ASN1_generate_nconf@plt+0x3c9e4>
  45b2e0:	b	45dc28 <ASN1_generate_nconf@plt+0x3f328>
  45b2e4:	ldr	x0, [sp, #1160]
  45b2e8:	mov	x1, #0x1                   	// #1
  45b2ec:	movk	x1, #0x1, lsl #16
  45b2f0:	bl	41a750 <BN_set_word@plt>
  45b2f4:	cbnz	w0, 45b304 <ASN1_generate_nconf@plt+0x3ca04>
  45b2f8:	ldr	x0, [sp, #1160]
  45b2fc:	bl	41e800 <BN_free@plt>
  45b300:	b	45dc28 <ASN1_generate_nconf@plt+0x3f328>
  45b304:	ldr	x8, [sp, #608]
  45b308:	ldr	x0, [x8]
  45b30c:	ldr	x9, [sp, #584]
  45b310:	ldr	w10, [x9]
  45b314:	mov	w11, w10
  45b318:	mov	x12, #0x10                  	// #16
  45b31c:	mul	x11, x12, x11
  45b320:	adrp	x12, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45b324:	add	x12, x12, #0x970
  45b328:	add	x11, x12, x11
  45b32c:	ldr	x2, [x11]
  45b330:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45b334:	add	x1, x1, #0x60b
  45b338:	bl	4196e0 <BIO_printf@plt>
  45b33c:	bl	41b6c0 <RSA_new@plt>
  45b340:	ldur	x8, [x29, #-40]
  45b344:	ldur	w10, [x29, #-248]
  45b348:	mov	w9, w10
  45b34c:	mov	x11, #0x300                 	// #768
  45b350:	mul	x9, x11, x9
  45b354:	add	x8, x8, x9
  45b358:	add	x8, x8, #0x48
  45b35c:	ldr	x9, [sp, #584]
  45b360:	ldr	w10, [x9]
  45b364:	mov	w12, w10
  45b368:	mov	x13, #0x8                   	// #8
  45b36c:	mul	x12, x13, x12
  45b370:	add	x8, x8, x12
  45b374:	str	x0, [x8]
  45b378:	ldur	x8, [x29, #-40]
  45b37c:	ldur	w10, [x29, #-248]
  45b380:	mov	w12, w10
  45b384:	mul	x11, x11, x12
  45b388:	add	x8, x8, x11
  45b38c:	add	x8, x8, #0x48
  45b390:	ldr	w10, [x9]
  45b394:	mov	w11, w10
  45b398:	mul	x11, x13, x11
  45b39c:	add	x8, x8, x11
  45b3a0:	ldr	x8, [x8]
  45b3a4:	cbnz	x8, 45b3b4 <ASN1_generate_nconf@plt+0x3cab4>
  45b3a8:	ldr	x0, [sp, #1160]
  45b3ac:	bl	41e800 <BN_free@plt>
  45b3b0:	b	45dc28 <ASN1_generate_nconf@plt+0x3f328>
  45b3b4:	ldur	x8, [x29, #-40]
  45b3b8:	ldur	w9, [x29, #-248]
  45b3bc:	mov	w10, w9
  45b3c0:	mov	x11, #0x300                 	// #768
  45b3c4:	mul	x10, x11, x10
  45b3c8:	add	x8, x8, x10
  45b3cc:	add	x8, x8, #0x48
  45b3d0:	ldr	x10, [sp, #584]
  45b3d4:	ldr	w9, [x10]
  45b3d8:	mov	w11, w9
  45b3dc:	mov	x12, #0x8                   	// #8
  45b3e0:	mul	x11, x12, x11
  45b3e4:	add	x8, x8, x11
  45b3e8:	ldr	x0, [x8]
  45b3ec:	ldr	w9, [x10]
  45b3f0:	mov	w8, w9
  45b3f4:	ldr	x11, [sp, #1008]
  45b3f8:	ldr	w1, [x11, x8, lsl #2]
  45b3fc:	ldr	w2, [sp, #1404]
  45b400:	ldr	x3, [sp, #1160]
  45b404:	mov	x8, xzr
  45b408:	mov	x4, x8
  45b40c:	bl	41d0a0 <RSA_generate_multi_prime_key@plt>
  45b410:	cbnz	w0, 45b420 <ASN1_generate_nconf@plt+0x3cb20>
  45b414:	ldr	x0, [sp, #1160]
  45b418:	bl	41e800 <BN_free@plt>
  45b41c:	b	45dc28 <ASN1_generate_nconf@plt+0x3f328>
  45b420:	ldr	x0, [sp, #1160]
  45b424:	bl	41e800 <BN_free@plt>
  45b428:	ldur	x8, [x29, #-40]
  45b42c:	ldur	w9, [x29, #-248]
  45b430:	mov	w10, w9
  45b434:	mov	x11, #0x300                 	// #768
  45b438:	mul	x10, x11, x10
  45b43c:	add	x8, x8, x10
  45b440:	ldr	x1, [x8, #16]
  45b444:	ldur	x8, [x29, #-40]
  45b448:	ldur	w9, [x29, #-248]
  45b44c:	mov	w10, w9
  45b450:	mul	x10, x11, x10
  45b454:	add	x8, x8, x10
  45b458:	ldr	x3, [x8, #24]
  45b45c:	ldur	x8, [x29, #-40]
  45b460:	ldur	w9, [x29, #-248]
  45b464:	mov	w10, w9
  45b468:	mul	x10, x11, x10
  45b46c:	add	x8, x8, x10
  45b470:	add	x4, x8, #0x38
  45b474:	ldur	x8, [x29, #-40]
  45b478:	ldur	w9, [x29, #-248]
  45b47c:	mov	w10, w9
  45b480:	mul	x10, x11, x10
  45b484:	add	x8, x8, x10
  45b488:	add	x8, x8, #0x48
  45b48c:	ldr	x10, [sp, #584]
  45b490:	ldr	w9, [x10]
  45b494:	mov	w11, w9
  45b498:	mov	x12, #0x8                   	// #8
  45b49c:	mul	x11, x12, x11
  45b4a0:	add	x8, x8, x11
  45b4a4:	ldr	x5, [x8]
  45b4a8:	mov	w0, #0x72                  	// #114
  45b4ac:	mov	w2, #0x24                  	// #36
  45b4b0:	bl	41d160 <RSA_sign@plt>
  45b4b4:	str	w0, [sp, #1172]
  45b4b8:	ldr	w9, [sp, #1172]
  45b4bc:	cbnz	w9, 45b4c4 <ASN1_generate_nconf@plt+0x3cbc4>
  45b4c0:	b	45b4d4 <ASN1_generate_nconf@plt+0x3cbd4>
  45b4c4:	ldur	w8, [x29, #-248]
  45b4c8:	add	w8, w8, #0x1
  45b4cc:	stur	w8, [x29, #-248]
  45b4d0:	b	45b2b4 <ASN1_generate_nconf@plt+0x3c9b4>
  45b4d4:	ldr	w8, [sp, #1172]
  45b4d8:	cbnz	w8, 45b50c <ASN1_generate_nconf@plt+0x3cc0c>
  45b4dc:	ldr	x8, [sp, #608]
  45b4e0:	ldr	x0, [x8]
  45b4e4:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45b4e8:	add	x1, x1, #0x630
  45b4ec:	bl	4196e0 <BIO_printf@plt>
  45b4f0:	ldr	x8, [sp, #608]
  45b4f4:	ldr	x9, [x8]
  45b4f8:	mov	x0, x9
  45b4fc:	bl	41e780 <ERR_print_errors@plt>
  45b500:	mov	x8, #0x1                   	// #1
  45b504:	str	x8, [sp, #7216]
  45b508:	b	45b608 <ASN1_generate_nconf@plt+0x3cd08>
  45b50c:	ldr	x8, [sp, #584]
  45b510:	ldr	w9, [x8]
  45b514:	mov	w10, w9
  45b518:	mov	x11, #0x10                  	// #16
  45b51c:	mul	x10, x11, x10
  45b520:	adrp	x12, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45b524:	add	x12, x12, #0x6e0
  45b528:	ldr	x2, [x12, x10]
  45b52c:	ldr	w9, [x8]
  45b530:	mov	w10, w9
  45b534:	ldr	x12, [sp, #1008]
  45b538:	ldr	w3, [x12, x10, lsl #2]
  45b53c:	ldr	w4, [sp, #7188]
  45b540:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  45b544:	add	x0, x0, #0x102
  45b548:	ldr	x1, [sp, #1000]
  45b54c:	str	x11, [sp, #232]
  45b550:	bl	460dbc <ASN1_generate_nconf@plt+0x424bc>
  45b554:	mov	w9, wzr
  45b558:	mov	w0, w9
  45b55c:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45b560:	ldr	w0, [sp, #7240]
  45b564:	ldur	x2, [x29, #-40]
  45b568:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41700>
  45b56c:	add	x1, x1, #0xe74
  45b570:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  45b574:	mov	w1, w0
  45b578:	sxtw	x8, w1
  45b57c:	stur	x8, [x29, #-240]
  45b580:	mov	w0, #0x1                   	// #1
  45b584:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45b588:	stur	d0, [x29, #-72]
  45b58c:	ldr	x8, [sp, #608]
  45b590:	ldr	x0, [x8]
  45b594:	ldr	x10, [sp, #600]
  45b598:	ldr	w9, [x10]
  45b59c:	adrp	x11, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45b5a0:	add	x11, x11, #0x66f
  45b5a4:	adrp	x12, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45b5a8:	add	x12, x12, #0x65e
  45b5ac:	cmp	w9, #0x0
  45b5b0:	csel	x1, x12, x11, ne  // ne = any
  45b5b4:	ldur	x2, [x29, #-240]
  45b5b8:	ldr	x11, [sp, #584]
  45b5bc:	ldr	w9, [x11]
  45b5c0:	mov	w12, w9
  45b5c4:	ldr	x13, [sp, #1008]
  45b5c8:	ldr	w3, [x13, x12, lsl #2]
  45b5cc:	ldur	d0, [x29, #-72]
  45b5d0:	bl	4196e0 <BIO_printf@plt>
  45b5d4:	ldur	x8, [x29, #-240]
  45b5d8:	scvtf	d0, x8
  45b5dc:	ldur	d1, [x29, #-72]
  45b5e0:	fdiv	d0, d0, d1
  45b5e4:	ldr	x8, [sp, #584]
  45b5e8:	ldr	w9, [x8]
  45b5ec:	mov	w10, w9
  45b5f0:	ldr	x11, [sp, #232]
  45b5f4:	mul	x10, x11, x10
  45b5f8:	ldr	x12, [sp, #992]
  45b5fc:	str	d0, [x12, x10]
  45b600:	ldur	x10, [x29, #-240]
  45b604:	str	x10, [sp, #7216]
  45b608:	stur	wzr, [x29, #-248]
  45b60c:	ldur	w8, [x29, #-248]
  45b610:	ldr	w9, [sp, #7244]
  45b614:	cmp	w8, w9
  45b618:	b.cs	45b6d0 <ASN1_generate_nconf@plt+0x3cdd0>  // b.hs, b.nlast
  45b61c:	ldur	x8, [x29, #-40]
  45b620:	ldur	w9, [x29, #-248]
  45b624:	mov	w10, w9
  45b628:	mov	x11, #0x300                 	// #768
  45b62c:	mul	x10, x11, x10
  45b630:	add	x8, x8, x10
  45b634:	ldr	x1, [x8, #16]
  45b638:	ldur	x8, [x29, #-40]
  45b63c:	ldur	w9, [x29, #-248]
  45b640:	mov	w10, w9
  45b644:	mul	x10, x11, x10
  45b648:	add	x8, x8, x10
  45b64c:	ldr	x3, [x8, #24]
  45b650:	ldur	x8, [x29, #-40]
  45b654:	ldur	w9, [x29, #-248]
  45b658:	mov	w10, w9
  45b65c:	mul	x10, x11, x10
  45b660:	add	x8, x8, x10
  45b664:	ldr	w4, [x8, #56]
  45b668:	ldur	x8, [x29, #-40]
  45b66c:	ldur	w9, [x29, #-248]
  45b670:	mov	w10, w9
  45b674:	mul	x10, x11, x10
  45b678:	add	x8, x8, x10
  45b67c:	add	x8, x8, #0x48
  45b680:	ldr	x10, [sp, #584]
  45b684:	ldr	w9, [x10]
  45b688:	mov	w11, w9
  45b68c:	mov	x12, #0x8                   	// #8
  45b690:	mul	x11, x12, x11
  45b694:	add	x8, x8, x11
  45b698:	ldr	x5, [x8]
  45b69c:	mov	w0, #0x72                  	// #114
  45b6a0:	mov	w2, #0x24                  	// #36
  45b6a4:	bl	41ae70 <RSA_verify@plt>
  45b6a8:	str	w0, [sp, #1172]
  45b6ac:	ldr	w9, [sp, #1172]
  45b6b0:	cmp	w9, #0x0
  45b6b4:	cset	w9, gt
  45b6b8:	tbnz	w9, #0, 45b6c0 <ASN1_generate_nconf@plt+0x3cdc0>
  45b6bc:	b	45b6d0 <ASN1_generate_nconf@plt+0x3cdd0>
  45b6c0:	ldur	w8, [x29, #-248]
  45b6c4:	add	w8, w8, #0x1
  45b6c8:	stur	w8, [x29, #-248]
  45b6cc:	b	45b60c <ASN1_generate_nconf@plt+0x3cd0c>
  45b6d0:	ldr	w8, [sp, #1172]
  45b6d4:	cmp	w8, #0x0
  45b6d8:	cset	w8, gt
  45b6dc:	tbnz	w8, #0, 45b720 <ASN1_generate_nconf@plt+0x3ce20>
  45b6e0:	ldr	x8, [sp, #608]
  45b6e4:	ldr	x0, [x8]
  45b6e8:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45b6ec:	add	x1, x1, #0x693
  45b6f0:	bl	4196e0 <BIO_printf@plt>
  45b6f4:	ldr	x8, [sp, #608]
  45b6f8:	ldr	x9, [x8]
  45b6fc:	mov	x0, x9
  45b700:	bl	41e780 <ERR_print_errors@plt>
  45b704:	ldr	x8, [sp, #584]
  45b708:	ldr	w10, [x8]
  45b70c:	mov	w9, w10
  45b710:	add	x11, sp, #0x580
  45b714:	mov	w10, wzr
  45b718:	str	w10, [x11, x9, lsl #2]
  45b71c:	b	45b81c <ASN1_generate_nconf@plt+0x3cf1c>
  45b720:	ldr	x8, [sp, #584]
  45b724:	ldr	w9, [x8]
  45b728:	mov	w10, w9
  45b72c:	mov	x11, #0x10                  	// #16
  45b730:	mul	x10, x11, x10
  45b734:	adrp	x12, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45b738:	add	x12, x12, #0x6e0
  45b73c:	add	x10, x12, x10
  45b740:	ldr	x2, [x10, #8]
  45b744:	ldr	w9, [x8]
  45b748:	mov	w10, w9
  45b74c:	ldr	x12, [sp, #1008]
  45b750:	ldr	w3, [x12, x10, lsl #2]
  45b754:	ldr	w4, [sp, #7188]
  45b758:	adrp	x0, 486000 <ASN1_generate_nconf@plt+0x67700>
  45b75c:	add	x0, x0, #0x258
  45b760:	ldr	x1, [sp, #1000]
  45b764:	str	x11, [sp, #224]
  45b768:	bl	460dbc <ASN1_generate_nconf@plt+0x424bc>
  45b76c:	mov	w9, wzr
  45b770:	mov	w0, w9
  45b774:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45b778:	ldr	w0, [sp, #7240]
  45b77c:	ldur	x2, [x29, #-40]
  45b780:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41700>
  45b784:	add	x1, x1, #0xf9c
  45b788:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  45b78c:	mov	w1, w0
  45b790:	sxtw	x8, w1
  45b794:	stur	x8, [x29, #-240]
  45b798:	mov	w0, #0x1                   	// #1
  45b79c:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45b7a0:	stur	d0, [x29, #-72]
  45b7a4:	ldr	x8, [sp, #608]
  45b7a8:	ldr	x0, [x8]
  45b7ac:	ldr	x10, [sp, #600]
  45b7b0:	ldr	w9, [x10]
  45b7b4:	adrp	x11, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45b7b8:	add	x11, x11, #0x6d6
  45b7bc:	adrp	x12, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45b7c0:	add	x12, x12, #0x6c5
  45b7c4:	cmp	w9, #0x0
  45b7c8:	csel	x1, x12, x11, ne  // ne = any
  45b7cc:	ldur	x2, [x29, #-240]
  45b7d0:	ldr	x11, [sp, #584]
  45b7d4:	ldr	w9, [x11]
  45b7d8:	mov	w12, w9
  45b7dc:	ldr	x13, [sp, #1008]
  45b7e0:	ldr	w3, [x13, x12, lsl #2]
  45b7e4:	ldur	d0, [x29, #-72]
  45b7e8:	bl	4196e0 <BIO_printf@plt>
  45b7ec:	ldur	x8, [x29, #-240]
  45b7f0:	scvtf	d0, x8
  45b7f4:	ldur	d1, [x29, #-72]
  45b7f8:	fdiv	d0, d0, d1
  45b7fc:	ldr	x8, [sp, #584]
  45b800:	ldr	w9, [x8]
  45b804:	mov	w10, w9
  45b808:	ldr	x11, [sp, #224]
  45b80c:	mul	x10, x11, x10
  45b810:	ldr	x12, [sp, #992]
  45b814:	add	x10, x12, x10
  45b818:	str	d0, [x10, #8]
  45b81c:	ldr	x8, [sp, #7216]
  45b820:	cmp	x8, #0x1
  45b824:	b.gt	45b878 <ASN1_generate_nconf@plt+0x3cf78>
  45b828:	ldr	x8, [sp, #584]
  45b82c:	ldr	w9, [x8]
  45b830:	add	w9, w9, #0x1
  45b834:	str	w9, [x8]
  45b838:	ldr	x8, [sp, #584]
  45b83c:	ldr	w9, [x8]
  45b840:	mov	w10, w9
  45b844:	cmp	x10, #0x7
  45b848:	b.cs	45b878 <ASN1_generate_nconf@plt+0x3cf78>  // b.hs, b.nlast
  45b84c:	ldr	x8, [sp, #584]
  45b850:	ldr	w9, [x8]
  45b854:	mov	w10, w9
  45b858:	add	x11, sp, #0x580
  45b85c:	mov	w9, wzr
  45b860:	str	w9, [x11, x10, lsl #2]
  45b864:	ldr	x8, [sp, #584]
  45b868:	ldr	w9, [x8]
  45b86c:	add	w9, w9, #0x1
  45b870:	str	w9, [x8]
  45b874:	b	45b838 <ASN1_generate_nconf@plt+0x3cf38>
  45b878:	ldr	x8, [sp, #584]
  45b87c:	ldr	w9, [x8]
  45b880:	add	w9, w9, #0x1
  45b884:	str	w9, [x8]
  45b888:	b	45b27c <ASN1_generate_nconf@plt+0x3c97c>
  45b88c:	stur	wzr, [x29, #-248]
  45b890:	ldur	w8, [x29, #-248]
  45b894:	ldr	w9, [sp, #7244]
  45b898:	cmp	w8, w9
  45b89c:	b.cs	45b8e4 <ASN1_generate_nconf@plt+0x3cfe4>  // b.hs, b.nlast
  45b8a0:	ldur	x8, [x29, #-40]
  45b8a4:	ldur	w9, [x29, #-248]
  45b8a8:	mov	w10, w9
  45b8ac:	mov	x11, #0x300                 	// #768
  45b8b0:	mul	x10, x11, x10
  45b8b4:	add	x8, x8, x10
  45b8b8:	ldr	x0, [x8, #16]
  45b8bc:	mov	w1, #0x24                  	// #36
  45b8c0:	bl	41d740 <RAND_bytes@plt>
  45b8c4:	cmp	w0, #0x0
  45b8c8:	cset	w9, gt
  45b8cc:	tbnz	w9, #0, 45b8d4 <ASN1_generate_nconf@plt+0x3cfd4>
  45b8d0:	b	45dc28 <ASN1_generate_nconf@plt+0x3f328>
  45b8d4:	ldur	w8, [x29, #-248]
  45b8d8:	add	w8, w8, #0x1
  45b8dc:	stur	w8, [x29, #-248]
  45b8e0:	b	45b890 <ASN1_generate_nconf@plt+0x3cf90>
  45b8e4:	ldr	x8, [sp, #584]
  45b8e8:	str	wzr, [x8]
  45b8ec:	ldr	x8, [sp, #584]
  45b8f0:	ldr	w9, [x8]
  45b8f4:	mov	w10, w9
  45b8f8:	cmp	x10, #0x3
  45b8fc:	b.cs	45bd98 <ASN1_generate_nconf@plt+0x3d498>  // b.hs, b.nlast
  45b900:	str	wzr, [sp, #1156]
  45b904:	ldr	x8, [sp, #584]
  45b908:	ldr	w9, [x8]
  45b90c:	mov	w10, w9
  45b910:	add	x11, sp, #0x570
  45b914:	ldr	w9, [x11, x10, lsl #2]
  45b918:	cbnz	w9, 45b920 <ASN1_generate_nconf@plt+0x3d020>
  45b91c:	b	45bd84 <ASN1_generate_nconf@plt+0x3d484>
  45b920:	stur	wzr, [x29, #-248]
  45b924:	ldur	w8, [x29, #-248]
  45b928:	ldr	w9, [sp, #7244]
  45b92c:	cmp	w8, w9
  45b930:	b.cs	45b9e4 <ASN1_generate_nconf@plt+0x3d0e4>  // b.hs, b.nlast
  45b934:	ldur	x8, [x29, #-40]
  45b938:	ldur	w9, [x29, #-248]
  45b93c:	mov	w10, w9
  45b940:	mov	x11, #0x300                 	// #768
  45b944:	mul	x10, x11, x10
  45b948:	add	x8, x8, x10
  45b94c:	ldr	x1, [x8, #16]
  45b950:	ldur	x8, [x29, #-40]
  45b954:	ldur	w9, [x29, #-248]
  45b958:	mov	w10, w9
  45b95c:	mul	x10, x11, x10
  45b960:	add	x8, x8, x10
  45b964:	ldr	x3, [x8, #24]
  45b968:	ldur	x8, [x29, #-40]
  45b96c:	ldur	w9, [x29, #-248]
  45b970:	mov	w10, w9
  45b974:	mul	x10, x11, x10
  45b978:	add	x8, x8, x10
  45b97c:	add	x4, x8, #0x38
  45b980:	ldur	x8, [x29, #-40]
  45b984:	ldur	w9, [x29, #-248]
  45b988:	mov	w10, w9
  45b98c:	mul	x10, x11, x10
  45b990:	add	x8, x8, x10
  45b994:	add	x8, x8, #0x80
  45b998:	ldr	x10, [sp, #584]
  45b99c:	ldr	w9, [x10]
  45b9a0:	mov	w11, w9
  45b9a4:	mov	x12, #0x8                   	// #8
  45b9a8:	mul	x11, x12, x11
  45b9ac:	add	x8, x8, x11
  45b9b0:	ldr	x5, [x8]
  45b9b4:	mov	w9, wzr
  45b9b8:	mov	w0, w9
  45b9bc:	mov	w2, #0x14                  	// #20
  45b9c0:	bl	419a80 <DSA_sign@plt>
  45b9c4:	str	w0, [sp, #1156]
  45b9c8:	ldr	w9, [sp, #1156]
  45b9cc:	cbnz	w9, 45b9d4 <ASN1_generate_nconf@plt+0x3d0d4>
  45b9d0:	b	45b9e4 <ASN1_generate_nconf@plt+0x3d0e4>
  45b9d4:	ldur	w8, [x29, #-248]
  45b9d8:	add	w8, w8, #0x1
  45b9dc:	stur	w8, [x29, #-248]
  45b9e0:	b	45b924 <ASN1_generate_nconf@plt+0x3d024>
  45b9e4:	ldr	w8, [sp, #1156]
  45b9e8:	cbnz	w8, 45ba1c <ASN1_generate_nconf@plt+0x3d11c>
  45b9ec:	ldr	x8, [sp, #608]
  45b9f0:	ldr	x0, [x8]
  45b9f4:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45b9f8:	add	x1, x1, #0x6f9
  45b9fc:	bl	4196e0 <BIO_printf@plt>
  45ba00:	ldr	x8, [sp, #608]
  45ba04:	ldr	x9, [x8]
  45ba08:	mov	x0, x9
  45ba0c:	bl	41e780 <ERR_print_errors@plt>
  45ba10:	mov	x8, #0x1                   	// #1
  45ba14:	str	x8, [sp, #7216]
  45ba18:	b	45bb14 <ASN1_generate_nconf@plt+0x3d214>
  45ba1c:	ldr	x8, [sp, #584]
  45ba20:	ldr	w9, [x8]
  45ba24:	mov	w10, w9
  45ba28:	mov	x11, #0x10                  	// #16
  45ba2c:	mul	x10, x11, x10
  45ba30:	adrp	x12, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45ba34:	add	x12, x12, #0x7c0
  45ba38:	ldr	x2, [x12, x10]
  45ba3c:	ldr	w9, [x8]
  45ba40:	mov	w10, w9
  45ba44:	ldr	x12, [sp, #480]
  45ba48:	ldr	w3, [x12, x10, lsl #2]
  45ba4c:	ldr	w4, [sp, #7192]
  45ba50:	ldr	x0, [sp, #536]
  45ba54:	ldr	x1, [sp, #1024]
  45ba58:	str	x11, [sp, #216]
  45ba5c:	bl	460dbc <ASN1_generate_nconf@plt+0x424bc>
  45ba60:	mov	w9, wzr
  45ba64:	mov	w0, w9
  45ba68:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45ba6c:	ldr	w0, [sp, #7240]
  45ba70:	ldur	x2, [x29, #-40]
  45ba74:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42700>
  45ba78:	add	x1, x1, #0xcc
  45ba7c:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  45ba80:	mov	w1, w0
  45ba84:	sxtw	x8, w1
  45ba88:	stur	x8, [x29, #-240]
  45ba8c:	mov	w0, #0x1                   	// #1
  45ba90:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45ba94:	stur	d0, [x29, #-72]
  45ba98:	ldr	x8, [sp, #608]
  45ba9c:	ldr	x0, [x8]
  45baa0:	ldr	x10, [sp, #600]
  45baa4:	ldr	w9, [x10]
  45baa8:	adrp	x11, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45baac:	add	x11, x11, #0x738
  45bab0:	adrp	x12, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45bab4:	add	x12, x12, #0x727
  45bab8:	cmp	w9, #0x0
  45babc:	csel	x1, x12, x11, ne  // ne = any
  45bac0:	ldur	x2, [x29, #-240]
  45bac4:	ldr	x11, [sp, #584]
  45bac8:	ldr	w9, [x11]
  45bacc:	mov	w12, w9
  45bad0:	ldr	x13, [sp, #480]
  45bad4:	ldr	w3, [x13, x12, lsl #2]
  45bad8:	ldur	d0, [x29, #-72]
  45badc:	bl	4196e0 <BIO_printf@plt>
  45bae0:	ldur	x8, [x29, #-240]
  45bae4:	scvtf	d0, x8
  45bae8:	ldur	d1, [x29, #-72]
  45baec:	fdiv	d0, d0, d1
  45baf0:	ldr	x8, [sp, #584]
  45baf4:	ldr	w9, [x8]
  45baf8:	mov	w10, w9
  45bafc:	ldr	x11, [sp, #216]
  45bb00:	mul	x10, x11, x10
  45bb04:	ldr	x12, [sp, #1016]
  45bb08:	str	d0, [x12, x10]
  45bb0c:	ldur	x10, [x29, #-240]
  45bb10:	str	x10, [sp, #7216]
  45bb14:	stur	wzr, [x29, #-248]
  45bb18:	ldur	w8, [x29, #-248]
  45bb1c:	ldr	w9, [sp, #7244]
  45bb20:	cmp	w8, w9
  45bb24:	b.cs	45bbe0 <ASN1_generate_nconf@plt+0x3d2e0>  // b.hs, b.nlast
  45bb28:	ldur	x8, [x29, #-40]
  45bb2c:	ldur	w9, [x29, #-248]
  45bb30:	mov	w10, w9
  45bb34:	mov	x11, #0x300                 	// #768
  45bb38:	mul	x10, x11, x10
  45bb3c:	add	x8, x8, x10
  45bb40:	ldr	x1, [x8, #16]
  45bb44:	ldur	x8, [x29, #-40]
  45bb48:	ldur	w9, [x29, #-248]
  45bb4c:	mov	w10, w9
  45bb50:	mul	x10, x11, x10
  45bb54:	add	x8, x8, x10
  45bb58:	ldr	x3, [x8, #24]
  45bb5c:	ldur	x8, [x29, #-40]
  45bb60:	ldur	w9, [x29, #-248]
  45bb64:	mov	w10, w9
  45bb68:	mul	x10, x11, x10
  45bb6c:	add	x8, x8, x10
  45bb70:	ldr	w4, [x8, #56]
  45bb74:	ldur	x8, [x29, #-40]
  45bb78:	ldur	w9, [x29, #-248]
  45bb7c:	mov	w10, w9
  45bb80:	mul	x10, x11, x10
  45bb84:	add	x8, x8, x10
  45bb88:	add	x8, x8, #0x80
  45bb8c:	ldr	x10, [sp, #584]
  45bb90:	ldr	w9, [x10]
  45bb94:	mov	w11, w9
  45bb98:	mov	x12, #0x8                   	// #8
  45bb9c:	mul	x11, x12, x11
  45bba0:	add	x8, x8, x11
  45bba4:	ldr	x5, [x8]
  45bba8:	mov	w9, wzr
  45bbac:	mov	w0, w9
  45bbb0:	mov	w2, #0x14                  	// #20
  45bbb4:	bl	41dc90 <DSA_verify@plt>
  45bbb8:	str	w0, [sp, #1156]
  45bbbc:	ldr	w9, [sp, #1156]
  45bbc0:	cmp	w9, #0x0
  45bbc4:	cset	w9, gt
  45bbc8:	tbnz	w9, #0, 45bbd0 <ASN1_generate_nconf@plt+0x3d2d0>
  45bbcc:	b	45bbe0 <ASN1_generate_nconf@plt+0x3d2e0>
  45bbd0:	ldur	w8, [x29, #-248]
  45bbd4:	add	w8, w8, #0x1
  45bbd8:	stur	w8, [x29, #-248]
  45bbdc:	b	45bb18 <ASN1_generate_nconf@plt+0x3d218>
  45bbe0:	ldr	w8, [sp, #1156]
  45bbe4:	cmp	w8, #0x0
  45bbe8:	cset	w8, gt
  45bbec:	tbnz	w8, #0, 45bc30 <ASN1_generate_nconf@plt+0x3d330>
  45bbf0:	ldr	x8, [sp, #608]
  45bbf4:	ldr	x0, [x8]
  45bbf8:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45bbfc:	add	x1, x1, #0x758
  45bc00:	bl	4196e0 <BIO_printf@plt>
  45bc04:	ldr	x8, [sp, #608]
  45bc08:	ldr	x9, [x8]
  45bc0c:	mov	x0, x9
  45bc10:	bl	41e780 <ERR_print_errors@plt>
  45bc14:	ldr	x8, [sp, #584]
  45bc18:	ldr	w10, [x8]
  45bc1c:	mov	w9, w10
  45bc20:	add	x11, sp, #0x570
  45bc24:	mov	w10, wzr
  45bc28:	str	w10, [x11, x9, lsl #2]
  45bc2c:	b	45bd28 <ASN1_generate_nconf@plt+0x3d428>
  45bc30:	ldr	x8, [sp, #584]
  45bc34:	ldr	w9, [x8]
  45bc38:	mov	w10, w9
  45bc3c:	mov	x11, #0x10                  	// #16
  45bc40:	mul	x10, x11, x10
  45bc44:	adrp	x12, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45bc48:	add	x12, x12, #0x7c0
  45bc4c:	add	x10, x12, x10
  45bc50:	ldr	x2, [x10, #8]
  45bc54:	ldr	w9, [x8]
  45bc58:	mov	w10, w9
  45bc5c:	ldr	x12, [sp, #480]
  45bc60:	ldr	w3, [x12, x10, lsl #2]
  45bc64:	ldr	w4, [sp, #7192]
  45bc68:	ldr	x0, [sp, #520]
  45bc6c:	ldr	x1, [sp, #1024]
  45bc70:	str	x11, [sp, #208]
  45bc74:	bl	460dbc <ASN1_generate_nconf@plt+0x424bc>
  45bc78:	mov	w9, wzr
  45bc7c:	mov	w0, w9
  45bc80:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45bc84:	ldr	w0, [sp, #7240]
  45bc88:	ldur	x2, [x29, #-40]
  45bc8c:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42700>
  45bc90:	add	x1, x1, #0x1f8
  45bc94:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  45bc98:	mov	w1, w0
  45bc9c:	sxtw	x8, w1
  45bca0:	stur	x8, [x29, #-240]
  45bca4:	mov	w0, #0x1                   	// #1
  45bca8:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45bcac:	stur	d0, [x29, #-72]
  45bcb0:	ldr	x8, [sp, #608]
  45bcb4:	ldr	x0, [x8]
  45bcb8:	ldr	x10, [sp, #600]
  45bcbc:	ldr	w9, [x10]
  45bcc0:	adrp	x11, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45bcc4:	add	x11, x11, #0x79b
  45bcc8:	adrp	x12, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45bccc:	add	x12, x12, #0x78a
  45bcd0:	cmp	w9, #0x0
  45bcd4:	csel	x1, x12, x11, ne  // ne = any
  45bcd8:	ldur	x2, [x29, #-240]
  45bcdc:	ldr	x11, [sp, #584]
  45bce0:	ldr	w9, [x11]
  45bce4:	mov	w12, w9
  45bce8:	ldr	x13, [sp, #480]
  45bcec:	ldr	w3, [x13, x12, lsl #2]
  45bcf0:	ldur	d0, [x29, #-72]
  45bcf4:	bl	4196e0 <BIO_printf@plt>
  45bcf8:	ldur	x8, [x29, #-240]
  45bcfc:	scvtf	d0, x8
  45bd00:	ldur	d1, [x29, #-72]
  45bd04:	fdiv	d0, d0, d1
  45bd08:	ldr	x8, [sp, #584]
  45bd0c:	ldr	w9, [x8]
  45bd10:	mov	w10, w9
  45bd14:	ldr	x11, [sp, #208]
  45bd18:	mul	x10, x11, x10
  45bd1c:	ldr	x12, [sp, #1016]
  45bd20:	add	x10, x12, x10
  45bd24:	str	d0, [x10, #8]
  45bd28:	ldr	x8, [sp, #7216]
  45bd2c:	cmp	x8, #0x1
  45bd30:	b.gt	45bd84 <ASN1_generate_nconf@plt+0x3d484>
  45bd34:	ldr	x8, [sp, #584]
  45bd38:	ldr	w9, [x8]
  45bd3c:	add	w9, w9, #0x1
  45bd40:	str	w9, [x8]
  45bd44:	ldr	x8, [sp, #584]
  45bd48:	ldr	w9, [x8]
  45bd4c:	mov	w10, w9
  45bd50:	cmp	x10, #0x3
  45bd54:	b.cs	45bd84 <ASN1_generate_nconf@plt+0x3d484>  // b.hs, b.nlast
  45bd58:	ldr	x8, [sp, #584]
  45bd5c:	ldr	w9, [x8]
  45bd60:	mov	w10, w9
  45bd64:	add	x11, sp, #0x570
  45bd68:	mov	w9, wzr
  45bd6c:	str	w9, [x11, x10, lsl #2]
  45bd70:	ldr	x8, [sp, #584]
  45bd74:	ldr	w9, [x8]
  45bd78:	add	w9, w9, #0x1
  45bd7c:	str	w9, [x8]
  45bd80:	b	45bd44 <ASN1_generate_nconf@plt+0x3d444>
  45bd84:	ldr	x8, [sp, #584]
  45bd88:	ldr	w9, [x8]
  45bd8c:	add	w9, w9, #0x1
  45bd90:	str	w9, [x8]
  45bd94:	b	45b8ec <ASN1_generate_nconf@plt+0x3cfec>
  45bd98:	ldr	x8, [sp, #584]
  45bd9c:	str	wzr, [x8]
  45bda0:	ldr	x8, [sp, #584]
  45bda4:	ldr	w9, [x8]
  45bda8:	mov	w10, w9
  45bdac:	cmp	x10, #0x16
  45bdb0:	b.cs	45c3f4 <ASN1_generate_nconf@plt+0x3daf4>  // b.hs, b.nlast
  45bdb4:	mov	w8, #0x1                   	// #1
  45bdb8:	str	w8, [sp, #1152]
  45bdbc:	ldr	x9, [sp, #584]
  45bdc0:	ldr	w8, [x9]
  45bdc4:	mov	w10, w8
  45bdc8:	add	x11, sp, #0x518
  45bdcc:	ldr	w8, [x11, x10, lsl #2]
  45bdd0:	cbnz	w8, 45bdd8 <ASN1_generate_nconf@plt+0x3d4d8>
  45bdd4:	b	45c3e0 <ASN1_generate_nconf@plt+0x3dae0>
  45bdd8:	stur	wzr, [x29, #-248]
  45bddc:	ldur	w8, [x29, #-248]
  45bde0:	ldr	w9, [sp, #7244]
  45bde4:	cmp	w8, w9
  45bde8:	b.cs	45be98 <ASN1_generate_nconf@plt+0x3d598>  // b.hs, b.nlast
  45bdec:	ldr	x8, [sp, #584]
  45bdf0:	ldr	w9, [x8]
  45bdf4:	mov	w10, w9
  45bdf8:	mov	x11, #0x10                  	// #16
  45bdfc:	mul	x10, x11, x10
  45be00:	ldr	x11, [sp, #512]
  45be04:	add	x10, x11, x10
  45be08:	mov	x12, #0x8                   	// #8
  45be0c:	ldr	w0, [x10, #8]
  45be10:	str	x12, [sp, #200]
  45be14:	bl	41bc40 <EC_KEY_new_by_curve_name@plt>
  45be18:	ldur	x8, [x29, #-40]
  45be1c:	ldur	w9, [x29, #-248]
  45be20:	mov	w10, w9
  45be24:	mov	x11, #0x300                 	// #768
  45be28:	mul	x10, x11, x10
  45be2c:	add	x8, x8, x10
  45be30:	add	x8, x8, #0x98
  45be34:	ldr	x10, [sp, #584]
  45be38:	ldr	w9, [x10]
  45be3c:	mov	w12, w9
  45be40:	ldr	x13, [sp, #200]
  45be44:	mul	x12, x13, x12
  45be48:	add	x8, x8, x12
  45be4c:	str	x0, [x8]
  45be50:	ldur	x8, [x29, #-40]
  45be54:	ldur	w9, [x29, #-248]
  45be58:	mov	w12, w9
  45be5c:	mul	x11, x11, x12
  45be60:	add	x8, x8, x11
  45be64:	add	x8, x8, #0x98
  45be68:	ldr	w9, [x10]
  45be6c:	mov	w11, w9
  45be70:	mul	x11, x13, x11
  45be74:	add	x8, x8, x11
  45be78:	ldr	x8, [x8]
  45be7c:	cbnz	x8, 45be88 <ASN1_generate_nconf@plt+0x3d588>
  45be80:	str	wzr, [sp, #1152]
  45be84:	b	45be98 <ASN1_generate_nconf@plt+0x3d598>
  45be88:	ldur	w8, [x29, #-248]
  45be8c:	add	w8, w8, #0x1
  45be90:	stur	w8, [x29, #-248]
  45be94:	b	45bddc <ASN1_generate_nconf@plt+0x3d4dc>
  45be98:	ldr	w8, [sp, #1152]
  45be9c:	cbnz	w8, 45bed0 <ASN1_generate_nconf@plt+0x3d5d0>
  45bea0:	ldr	x8, [sp, #608]
  45bea4:	ldr	x0, [x8]
  45bea8:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45beac:	add	x1, x1, #0x7bc
  45beb0:	bl	4196e0 <BIO_printf@plt>
  45beb4:	ldr	x8, [sp, #608]
  45beb8:	ldr	x9, [x8]
  45bebc:	mov	x0, x9
  45bec0:	bl	41e780 <ERR_print_errors@plt>
  45bec4:	mov	x8, #0x1                   	// #1
  45bec8:	str	x8, [sp, #7216]
  45becc:	b	45c3e0 <ASN1_generate_nconf@plt+0x3dae0>
  45bed0:	stur	wzr, [x29, #-248]
  45bed4:	ldur	w8, [x29, #-248]
  45bed8:	ldr	w9, [sp, #7244]
  45bedc:	cmp	w8, w9
  45bee0:	b.cs	45c020 <ASN1_generate_nconf@plt+0x3d720>  // b.hs, b.nlast
  45bee4:	ldur	x8, [x29, #-40]
  45bee8:	ldur	w9, [x29, #-248]
  45beec:	mov	w10, w9
  45bef0:	mov	x11, #0x300                 	// #768
  45bef4:	mul	x10, x11, x10
  45bef8:	add	x8, x8, x10
  45befc:	add	x8, x8, #0x98
  45bf00:	ldr	x10, [sp, #584]
  45bf04:	ldr	w9, [x10]
  45bf08:	mov	w12, w9
  45bf0c:	mov	x13, #0x8                   	// #8
  45bf10:	mul	x12, x13, x12
  45bf14:	add	x8, x8, x12
  45bf18:	ldr	x0, [x8]
  45bf1c:	mov	x8, xzr
  45bf20:	mov	x1, x8
  45bf24:	str	x11, [sp, #192]
  45bf28:	str	x13, [sp, #184]
  45bf2c:	bl	41a710 <EC_KEY_precompute_mult@plt>
  45bf30:	ldur	x8, [x29, #-40]
  45bf34:	ldur	w9, [x29, #-248]
  45bf38:	mov	w10, w9
  45bf3c:	ldr	x11, [sp, #192]
  45bf40:	mul	x10, x11, x10
  45bf44:	add	x8, x8, x10
  45bf48:	add	x8, x8, #0x98
  45bf4c:	ldr	x10, [sp, #584]
  45bf50:	ldr	w9, [x10]
  45bf54:	mov	w12, w9
  45bf58:	ldr	x13, [sp, #184]
  45bf5c:	mul	x12, x13, x12
  45bf60:	add	x8, x8, x12
  45bf64:	ldr	x8, [x8]
  45bf68:	mov	x0, x8
  45bf6c:	bl	41b440 <EC_KEY_generate_key@plt>
  45bf70:	ldur	x8, [x29, #-40]
  45bf74:	ldur	w9, [x29, #-248]
  45bf78:	mov	w10, w9
  45bf7c:	ldr	x11, [sp, #192]
  45bf80:	mul	x10, x11, x10
  45bf84:	add	x8, x8, x10
  45bf88:	ldr	x1, [x8, #16]
  45bf8c:	ldur	x8, [x29, #-40]
  45bf90:	ldur	w9, [x29, #-248]
  45bf94:	mov	w10, w9
  45bf98:	mul	x10, x11, x10
  45bf9c:	add	x8, x8, x10
  45bfa0:	ldr	x3, [x8, #24]
  45bfa4:	ldur	x8, [x29, #-40]
  45bfa8:	ldur	w9, [x29, #-248]
  45bfac:	mov	w10, w9
  45bfb0:	mul	x10, x11, x10
  45bfb4:	add	x8, x8, x10
  45bfb8:	add	x4, x8, #0x38
  45bfbc:	ldur	x8, [x29, #-40]
  45bfc0:	ldur	w9, [x29, #-248]
  45bfc4:	mov	w10, w9
  45bfc8:	mul	x10, x11, x10
  45bfcc:	add	x8, x8, x10
  45bfd0:	add	x8, x8, #0x98
  45bfd4:	ldr	x10, [sp, #584]
  45bfd8:	ldr	w9, [x10]
  45bfdc:	mov	w12, w9
  45bfe0:	ldr	x13, [sp, #184]
  45bfe4:	mul	x12, x13, x12
  45bfe8:	add	x8, x8, x12
  45bfec:	ldr	x5, [x8]
  45bff0:	mov	w9, wzr
  45bff4:	mov	w0, w9
  45bff8:	mov	w2, #0x14                  	// #20
  45bffc:	bl	41bc70 <ECDSA_sign@plt>
  45c000:	str	w0, [sp, #1152]
  45c004:	ldr	w9, [sp, #1152]
  45c008:	cbnz	w9, 45c010 <ASN1_generate_nconf@plt+0x3d710>
  45c00c:	b	45c020 <ASN1_generate_nconf@plt+0x3d720>
  45c010:	ldur	w8, [x29, #-248]
  45c014:	add	w8, w8, #0x1
  45c018:	stur	w8, [x29, #-248]
  45c01c:	b	45bed4 <ASN1_generate_nconf@plt+0x3d5d4>
  45c020:	ldr	w8, [sp, #1152]
  45c024:	cbnz	w8, 45c058 <ASN1_generate_nconf@plt+0x3d758>
  45c028:	ldr	x8, [sp, #608]
  45c02c:	ldr	x0, [x8]
  45c030:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45c034:	add	x1, x1, #0x7cc
  45c038:	bl	4196e0 <BIO_printf@plt>
  45c03c:	ldr	x8, [sp, #608]
  45c040:	ldr	x9, [x8]
  45c044:	mov	x0, x9
  45c048:	bl	41e780 <ERR_print_errors@plt>
  45c04c:	mov	x8, #0x1                   	// #1
  45c050:	str	x8, [sp, #7216]
  45c054:	b	45c164 <ASN1_generate_nconf@plt+0x3d864>
  45c058:	ldr	x8, [sp, #584]
  45c05c:	ldr	w9, [x8]
  45c060:	mov	w10, w9
  45c064:	mov	x11, #0x10                  	// #16
  45c068:	mul	x10, x11, x10
  45c06c:	adrp	x12, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45c070:	add	x12, x12, #0x820
  45c074:	ldr	x2, [x12, x10]
  45c078:	ldr	w9, [x8]
  45c07c:	mov	w10, w9
  45c080:	mul	x10, x11, x10
  45c084:	ldr	x12, [sp, #512]
  45c088:	add	x10, x12, x10
  45c08c:	ldr	w3, [x10, #12]
  45c090:	ldr	w4, [sp, #7196]
  45c094:	ldr	x0, [sp, #536]
  45c098:	ldr	x1, [sp, #496]
  45c09c:	str	x11, [sp, #176]
  45c0a0:	bl	460dbc <ASN1_generate_nconf@plt+0x424bc>
  45c0a4:	mov	w9, wzr
  45c0a8:	mov	w0, w9
  45c0ac:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45c0b0:	ldr	w0, [sp, #7240]
  45c0b4:	ldur	x2, [x29, #-40]
  45c0b8:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42700>
  45c0bc:	add	x1, x1, #0x32c
  45c0c0:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  45c0c4:	mov	w1, w0
  45c0c8:	sxtw	x8, w1
  45c0cc:	stur	x8, [x29, #-240]
  45c0d0:	mov	w0, #0x1                   	// #1
  45c0d4:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45c0d8:	stur	d0, [x29, #-72]
  45c0dc:	ldr	x8, [sp, #608]
  45c0e0:	ldr	x0, [x8]
  45c0e4:	ldr	x10, [sp, #600]
  45c0e8:	ldr	w9, [x10]
  45c0ec:	adrp	x11, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45c0f0:	add	x11, x11, #0x80f
  45c0f4:	adrp	x12, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45c0f8:	add	x12, x12, #0x7fe
  45c0fc:	cmp	w9, #0x0
  45c100:	csel	x1, x12, x11, ne  // ne = any
  45c104:	ldur	x2, [x29, #-240]
  45c108:	ldr	x11, [sp, #584]
  45c10c:	ldr	w9, [x11]
  45c110:	mov	w12, w9
  45c114:	ldr	x13, [sp, #176]
  45c118:	mul	x12, x13, x12
  45c11c:	ldr	x14, [sp, #512]
  45c120:	add	x12, x14, x12
  45c124:	ldr	w3, [x12, #12]
  45c128:	ldur	d0, [x29, #-72]
  45c12c:	bl	4196e0 <BIO_printf@plt>
  45c130:	ldur	x8, [x29, #-240]
  45c134:	scvtf	d0, x8
  45c138:	ldur	d1, [x29, #-72]
  45c13c:	fdiv	d0, d0, d1
  45c140:	ldr	x8, [sp, #584]
  45c144:	ldr	w9, [x8]
  45c148:	mov	w10, w9
  45c14c:	ldr	x11, [sp, #176]
  45c150:	mul	x10, x11, x10
  45c154:	ldr	x12, [sp, #488]
  45c158:	str	d0, [x12, x10]
  45c15c:	ldur	x10, [x29, #-240]
  45c160:	str	x10, [sp, #7216]
  45c164:	stur	wzr, [x29, #-248]
  45c168:	ldur	w8, [x29, #-248]
  45c16c:	ldr	w9, [sp, #7244]
  45c170:	cmp	w8, w9
  45c174:	b.cs	45c22c <ASN1_generate_nconf@plt+0x3d92c>  // b.hs, b.nlast
  45c178:	ldur	x8, [x29, #-40]
  45c17c:	ldur	w9, [x29, #-248]
  45c180:	mov	w10, w9
  45c184:	mov	x11, #0x300                 	// #768
  45c188:	mul	x10, x11, x10
  45c18c:	add	x8, x8, x10
  45c190:	ldr	x1, [x8, #16]
  45c194:	ldur	x8, [x29, #-40]
  45c198:	ldur	w9, [x29, #-248]
  45c19c:	mov	w10, w9
  45c1a0:	mul	x10, x11, x10
  45c1a4:	add	x8, x8, x10
  45c1a8:	ldr	x3, [x8, #24]
  45c1ac:	ldur	x8, [x29, #-40]
  45c1b0:	ldur	w9, [x29, #-248]
  45c1b4:	mov	w10, w9
  45c1b8:	mul	x10, x11, x10
  45c1bc:	add	x8, x8, x10
  45c1c0:	ldr	w4, [x8, #56]
  45c1c4:	ldur	x8, [x29, #-40]
  45c1c8:	ldur	w9, [x29, #-248]
  45c1cc:	mov	w10, w9
  45c1d0:	mul	x10, x11, x10
  45c1d4:	add	x8, x8, x10
  45c1d8:	add	x8, x8, #0x98
  45c1dc:	ldr	x10, [sp, #584]
  45c1e0:	ldr	w9, [x10]
  45c1e4:	mov	w11, w9
  45c1e8:	mov	x12, #0x8                   	// #8
  45c1ec:	mul	x11, x12, x11
  45c1f0:	add	x8, x8, x11
  45c1f4:	ldr	x5, [x8]
  45c1f8:	mov	w9, wzr
  45c1fc:	mov	w0, w9
  45c200:	mov	w2, #0x14                  	// #20
  45c204:	bl	419560 <ECDSA_verify@plt>
  45c208:	str	w0, [sp, #1152]
  45c20c:	ldr	w9, [sp, #1152]
  45c210:	cmp	w9, #0x1
  45c214:	b.eq	45c21c <ASN1_generate_nconf@plt+0x3d91c>  // b.none
  45c218:	b	45c22c <ASN1_generate_nconf@plt+0x3d92c>
  45c21c:	ldur	w8, [x29, #-248]
  45c220:	add	w8, w8, #0x1
  45c224:	stur	w8, [x29, #-248]
  45c228:	b	45c168 <ASN1_generate_nconf@plt+0x3d868>
  45c22c:	ldr	w8, [sp, #1152]
  45c230:	cmp	w8, #0x1
  45c234:	b.eq	45c278 <ASN1_generate_nconf@plt+0x3d978>  // b.none
  45c238:	ldr	x8, [sp, #608]
  45c23c:	ldr	x0, [x8]
  45c240:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45c244:	add	x1, x1, #0x832
  45c248:	bl	4196e0 <BIO_printf@plt>
  45c24c:	ldr	x8, [sp, #608]
  45c250:	ldr	x9, [x8]
  45c254:	mov	x0, x9
  45c258:	bl	41e780 <ERR_print_errors@plt>
  45c25c:	ldr	x8, [sp, #584]
  45c260:	ldr	w10, [x8]
  45c264:	mov	w9, w10
  45c268:	add	x11, sp, #0x518
  45c26c:	mov	w10, wzr
  45c270:	str	w10, [x11, x9, lsl #2]
  45c274:	b	45c384 <ASN1_generate_nconf@plt+0x3da84>
  45c278:	ldr	x8, [sp, #584]
  45c27c:	ldr	w9, [x8]
  45c280:	mov	w10, w9
  45c284:	mov	x11, #0x10                  	// #16
  45c288:	mul	x10, x11, x10
  45c28c:	adrp	x12, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45c290:	add	x12, x12, #0x820
  45c294:	add	x10, x12, x10
  45c298:	ldr	x2, [x10, #8]
  45c29c:	ldr	w9, [x8]
  45c2a0:	mov	w10, w9
  45c2a4:	mul	x10, x11, x10
  45c2a8:	ldr	x12, [sp, #512]
  45c2ac:	add	x10, x12, x10
  45c2b0:	ldr	w3, [x10, #12]
  45c2b4:	ldr	w4, [sp, #7196]
  45c2b8:	ldr	x0, [sp, #520]
  45c2bc:	ldr	x1, [sp, #496]
  45c2c0:	str	x11, [sp, #168]
  45c2c4:	bl	460dbc <ASN1_generate_nconf@plt+0x424bc>
  45c2c8:	mov	w9, wzr
  45c2cc:	mov	w0, w9
  45c2d0:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45c2d4:	ldr	w0, [sp, #7240]
  45c2d8:	ldur	x2, [x29, #-40]
  45c2dc:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42700>
  45c2e0:	add	x1, x1, #0x458
  45c2e4:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  45c2e8:	mov	w1, w0
  45c2ec:	sxtw	x8, w1
  45c2f0:	stur	x8, [x29, #-240]
  45c2f4:	mov	w0, #0x1                   	// #1
  45c2f8:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45c2fc:	stur	d0, [x29, #-72]
  45c300:	ldr	x8, [sp, #608]
  45c304:	ldr	x0, [x8]
  45c308:	ldr	x10, [sp, #600]
  45c30c:	ldr	w9, [x10]
  45c310:	adrp	x11, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45c314:	add	x11, x11, #0x879
  45c318:	adrp	x12, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45c31c:	add	x12, x12, #0x868
  45c320:	cmp	w9, #0x0
  45c324:	csel	x1, x12, x11, ne  // ne = any
  45c328:	ldur	x2, [x29, #-240]
  45c32c:	ldr	x11, [sp, #584]
  45c330:	ldr	w9, [x11]
  45c334:	mov	w12, w9
  45c338:	ldr	x13, [sp, #168]
  45c33c:	mul	x12, x13, x12
  45c340:	ldr	x14, [sp, #512]
  45c344:	add	x12, x14, x12
  45c348:	ldr	w3, [x12, #12]
  45c34c:	ldur	d0, [x29, #-72]
  45c350:	bl	4196e0 <BIO_printf@plt>
  45c354:	ldur	x8, [x29, #-240]
  45c358:	scvtf	d0, x8
  45c35c:	ldur	d1, [x29, #-72]
  45c360:	fdiv	d0, d0, d1
  45c364:	ldr	x8, [sp, #584]
  45c368:	ldr	w9, [x8]
  45c36c:	mov	w10, w9
  45c370:	ldr	x11, [sp, #168]
  45c374:	mul	x10, x11, x10
  45c378:	ldr	x12, [sp, #488]
  45c37c:	add	x10, x12, x10
  45c380:	str	d0, [x10, #8]
  45c384:	ldr	x8, [sp, #7216]
  45c388:	cmp	x8, #0x1
  45c38c:	b.gt	45c3e0 <ASN1_generate_nconf@plt+0x3dae0>
  45c390:	ldr	x8, [sp, #584]
  45c394:	ldr	w9, [x8]
  45c398:	add	w9, w9, #0x1
  45c39c:	str	w9, [x8]
  45c3a0:	ldr	x8, [sp, #584]
  45c3a4:	ldr	w9, [x8]
  45c3a8:	mov	w10, w9
  45c3ac:	cmp	x10, #0x16
  45c3b0:	b.cs	45c3e0 <ASN1_generate_nconf@plt+0x3dae0>  // b.hs, b.nlast
  45c3b4:	ldr	x8, [sp, #584]
  45c3b8:	ldr	w9, [x8]
  45c3bc:	mov	w10, w9
  45c3c0:	add	x11, sp, #0x518
  45c3c4:	mov	w9, wzr
  45c3c8:	str	w9, [x11, x10, lsl #2]
  45c3cc:	ldr	x8, [sp, #584]
  45c3d0:	ldr	w9, [x8]
  45c3d4:	add	w9, w9, #0x1
  45c3d8:	str	w9, [x8]
  45c3dc:	b	45c3a0 <ASN1_generate_nconf@plt+0x3daa0>
  45c3e0:	ldr	x8, [sp, #584]
  45c3e4:	ldr	w9, [x8]
  45c3e8:	add	w9, w9, #0x1
  45c3ec:	str	w9, [x8]
  45c3f0:	b	45bda0 <ASN1_generate_nconf@plt+0x3d4a0>
  45c3f4:	ldr	x8, [sp, #584]
  45c3f8:	str	wzr, [x8]
  45c3fc:	ldr	x8, [sp, #584]
  45c400:	ldr	w9, [x8]
  45c404:	mov	w10, w9
  45c408:	cmp	x10, #0x18
  45c40c:	b.cs	45cac4 <ASN1_generate_nconf@plt+0x3e1c4>  // b.hs, b.nlast
  45c410:	mov	w8, #0x1                   	// #1
  45c414:	str	w8, [sp, #1148]
  45c418:	ldr	x9, [sp, #584]
  45c41c:	ldr	w8, [x9]
  45c420:	mov	w10, w8
  45c424:	add	x11, sp, #0x4b8
  45c428:	ldr	w8, [x11, x10, lsl #2]
  45c42c:	cbnz	w8, 45c434 <ASN1_generate_nconf@plt+0x3db34>
  45c430:	b	45cab0 <ASN1_generate_nconf@plt+0x3e1b0>
  45c434:	stur	wzr, [x29, #-248]
  45c438:	ldur	w8, [x29, #-248]
  45c43c:	ldr	w9, [sp, #7244]
  45c440:	cmp	w8, w9
  45c444:	b.cs	45c944 <ASN1_generate_nconf@plt+0x3e044>  // b.hs, b.nlast
  45c448:	mov	x8, xzr
  45c44c:	str	x8, [sp, #1136]
  45c450:	str	x8, [sp, #1128]
  45c454:	str	x8, [sp, #1120]
  45c458:	str	x8, [sp, #1112]
  45c45c:	str	x8, [sp, #1104]
  45c460:	bl	41ca20 <ERR_peek_error@plt>
  45c464:	cbz	x0, 45c48c <ASN1_generate_nconf@plt+0x3db8c>
  45c468:	ldr	x8, [sp, #608]
  45c46c:	ldr	x0, [x8]
  45c470:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45c474:	add	x1, x1, #0x89c
  45c478:	bl	4196e0 <BIO_printf@plt>
  45c47c:	ldr	x8, [sp, #608]
  45c480:	ldr	x9, [x8]
  45c484:	mov	x0, x9
  45c488:	bl	41e780 <ERR_print_errors@plt>
  45c48c:	ldr	x8, [sp, #584]
  45c490:	ldr	w9, [x8]
  45c494:	mov	w10, w9
  45c498:	mov	x11, #0x10                  	// #16
  45c49c:	mul	x10, x11, x10
  45c4a0:	ldr	x11, [sp, #512]
  45c4a4:	add	x10, x11, x10
  45c4a8:	ldr	w0, [x10, #8]
  45c4ac:	mov	x10, xzr
  45c4b0:	mov	x1, x10
  45c4b4:	bl	41df40 <EVP_PKEY_CTX_new_id@plt>
  45c4b8:	str	x0, [sp, #1136]
  45c4bc:	ldr	x8, [sp, #1136]
  45c4c0:	cbnz	x8, 45c644 <ASN1_generate_nconf@plt+0x3dd44>
  45c4c4:	mov	x8, xzr
  45c4c8:	str	x8, [sp, #1080]
  45c4cc:	str	x8, [sp, #1072]
  45c4d0:	bl	41ca20 <ERR_peek_error@plt>
  45c4d4:	str	x0, [sp, #1064]
  45c4d8:	ldr	x8, [sp, #1064]
  45c4dc:	str	x8, [sp, #160]
  45c4e0:	bl	41c8d0 <ERR_peek_last_error@plt>
  45c4e4:	ldr	x8, [sp, #160]
  45c4e8:	cmp	x8, x0
  45c4ec:	b.ne	45c52c <ASN1_generate_nconf@plt+0x3dc2c>  // b.any
  45c4f0:	ldr	x8, [sp, #1064]
  45c4f4:	lsr	x8, x8, #24
  45c4f8:	and	x8, x8, #0xff
  45c4fc:	cmp	w8, #0x6
  45c500:	b.ne	45c52c <ASN1_generate_nconf@plt+0x3dc2c>  // b.any
  45c504:	ldr	x8, [sp, #1064]
  45c508:	lsr	x8, x8, #12
  45c50c:	and	x8, x8, #0xfff
  45c510:	cmp	w8, #0x9d
  45c514:	b.ne	45c52c <ASN1_generate_nconf@plt+0x3dc2c>  // b.any
  45c518:	ldr	x8, [sp, #1064]
  45c51c:	and	x8, x8, #0xfff
  45c520:	cmp	w8, #0x9c
  45c524:	b.ne	45c52c <ASN1_generate_nconf@plt+0x3dc2c>  // b.any
  45c528:	bl	419a20 <ERR_get_error@plt>
  45c52c:	bl	41ca20 <ERR_peek_error@plt>
  45c530:	cbz	x0, 45c564 <ASN1_generate_nconf@plt+0x3dc64>
  45c534:	ldr	x8, [sp, #608]
  45c538:	ldr	x0, [x8]
  45c53c:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45c540:	add	x1, x1, #0x8da
  45c544:	bl	4196e0 <BIO_printf@plt>
  45c548:	ldr	x8, [sp, #608]
  45c54c:	ldr	x9, [x8]
  45c550:	mov	x0, x9
  45c554:	bl	41e780 <ERR_print_errors@plt>
  45c558:	mov	x8, #0x1                   	// #1
  45c55c:	str	x8, [sp, #7216]
  45c560:	b	45c944 <ASN1_generate_nconf@plt+0x3e044>
  45c564:	mov	w0, #0x198                 	// #408
  45c568:	mov	x8, xzr
  45c56c:	mov	x1, x8
  45c570:	bl	41df40 <EVP_PKEY_CTX_new_id@plt>
  45c574:	str	x0, [sp, #1080]
  45c578:	cbz	x0, 45c5d8 <ASN1_generate_nconf@plt+0x3dcd8>
  45c57c:	ldr	x0, [sp, #1080]
  45c580:	bl	419d50 <EVP_PKEY_paramgen_init@plt>
  45c584:	cbz	w0, 45c5d8 <ASN1_generate_nconf@plt+0x3dcd8>
  45c588:	ldr	x0, [sp, #1080]
  45c58c:	ldr	x8, [sp, #584]
  45c590:	ldr	w9, [x8]
  45c594:	mov	w10, w9
  45c598:	mov	x11, #0x10                  	// #16
  45c59c:	mul	x10, x11, x10
  45c5a0:	ldr	x11, [sp, #512]
  45c5a4:	add	x10, x11, x10
  45c5a8:	ldr	w4, [x10, #8]
  45c5ac:	mov	w1, #0x198                 	// #408
  45c5b0:	mov	w2, #0x6                   	// #6
  45c5b4:	mov	w3, #0x1001                	// #4097
  45c5b8:	mov	x10, xzr
  45c5bc:	mov	x5, x10
  45c5c0:	bl	41e440 <EVP_PKEY_CTX_ctrl@plt>
  45c5c4:	cbz	w0, 45c5d8 <ASN1_generate_nconf@plt+0x3dcd8>
  45c5c8:	ldr	x0, [sp, #1080]
  45c5cc:	add	x1, sp, #0x430
  45c5d0:	bl	419720 <EVP_PKEY_paramgen@plt>
  45c5d4:	cbnz	w0, 45c60c <ASN1_generate_nconf@plt+0x3dd0c>
  45c5d8:	str	wzr, [sp, #1148]
  45c5dc:	ldr	x8, [sp, #608]
  45c5e0:	ldr	x0, [x8]
  45c5e4:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45c5e8:	add	x1, x1, #0x910
  45c5ec:	bl	4196e0 <BIO_printf@plt>
  45c5f0:	ldr	x8, [sp, #608]
  45c5f4:	ldr	x9, [x8]
  45c5f8:	mov	x0, x9
  45c5fc:	bl	41e780 <ERR_print_errors@plt>
  45c600:	mov	x8, #0x1                   	// #1
  45c604:	str	x8, [sp, #7216]
  45c608:	b	45c944 <ASN1_generate_nconf@plt+0x3e044>
  45c60c:	ldr	x0, [sp, #1072]
  45c610:	mov	x8, xzr
  45c614:	mov	x1, x8
  45c618:	str	x8, [sp, #152]
  45c61c:	bl	41a2a0 <EVP_PKEY_CTX_new@plt>
  45c620:	str	x0, [sp, #1136]
  45c624:	ldr	x0, [sp, #1072]
  45c628:	bl	41d960 <EVP_PKEY_free@plt>
  45c62c:	ldr	x8, [sp, #152]
  45c630:	str	x8, [sp, #1072]
  45c634:	ldr	x0, [sp, #1080]
  45c638:	bl	41c380 <EVP_PKEY_CTX_free@plt>
  45c63c:	ldr	x8, [sp, #152]
  45c640:	str	x8, [sp, #1080]
  45c644:	ldr	x8, [sp, #1136]
  45c648:	cbz	x8, 45c658 <ASN1_generate_nconf@plt+0x3dd58>
  45c64c:	ldr	x0, [sp, #1136]
  45c650:	bl	41b3b0 <EVP_PKEY_keygen_init@plt>
  45c654:	cbnz	w0, 45c68c <ASN1_generate_nconf@plt+0x3dd8c>
  45c658:	str	wzr, [sp, #1148]
  45c65c:	ldr	x8, [sp, #608]
  45c660:	ldr	x0, [x8]
  45c664:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45c668:	add	x1, x1, #0x92e
  45c66c:	bl	4196e0 <BIO_printf@plt>
  45c670:	ldr	x8, [sp, #608]
  45c674:	ldr	x9, [x8]
  45c678:	mov	x0, x9
  45c67c:	bl	41e780 <ERR_print_errors@plt>
  45c680:	mov	x8, #0x1                   	// #1
  45c684:	str	x8, [sp, #7216]
  45c688:	b	45c944 <ASN1_generate_nconf@plt+0x3e044>
  45c68c:	ldr	x0, [sp, #1136]
  45c690:	add	x1, sp, #0x458
  45c694:	bl	41c8c0 <EVP_PKEY_keygen@plt>
  45c698:	cbz	w0, 45c70c <ASN1_generate_nconf@plt+0x3de0c>
  45c69c:	ldr	x0, [sp, #1136]
  45c6a0:	add	x1, sp, #0x450
  45c6a4:	bl	41c8c0 <EVP_PKEY_keygen@plt>
  45c6a8:	cbz	w0, 45c70c <ASN1_generate_nconf@plt+0x3de0c>
  45c6ac:	ldr	x0, [sp, #1112]
  45c6b0:	mov	x8, xzr
  45c6b4:	mov	x1, x8
  45c6b8:	bl	41a2a0 <EVP_PKEY_CTX_new@plt>
  45c6bc:	str	x0, [sp, #1120]
  45c6c0:	cbz	x0, 45c70c <ASN1_generate_nconf@plt+0x3de0c>
  45c6c4:	ldr	x0, [sp, #1120]
  45c6c8:	bl	41d500 <EVP_PKEY_derive_init@plt>
  45c6cc:	cbz	w0, 45c70c <ASN1_generate_nconf@plt+0x3de0c>
  45c6d0:	ldr	x0, [sp, #1120]
  45c6d4:	ldr	x1, [sp, #1104]
  45c6d8:	bl	41b9f0 <EVP_PKEY_derive_set_peer@plt>
  45c6dc:	cbz	w0, 45c70c <ASN1_generate_nconf@plt+0x3de0c>
  45c6e0:	ldr	x0, [sp, #1120]
  45c6e4:	mov	x8, xzr
  45c6e8:	mov	x1, x8
  45c6ec:	add	x2, sp, #0x448
  45c6f0:	bl	41b650 <EVP_PKEY_derive@plt>
  45c6f4:	cbz	w0, 45c70c <ASN1_generate_nconf@plt+0x3de0c>
  45c6f8:	ldr	x8, [sp, #1096]
  45c6fc:	cbz	x8, 45c70c <ASN1_generate_nconf@plt+0x3de0c>
  45c700:	ldr	x8, [sp, #1096]
  45c704:	cmp	x8, #0x100
  45c708:	b.ls	45c740 <ASN1_generate_nconf@plt+0x3de40>  // b.plast
  45c70c:	str	wzr, [sp, #1148]
  45c710:	ldr	x8, [sp, #608]
  45c714:	ldr	x0, [x8]
  45c718:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45c71c:	add	x1, x1, #0x944
  45c720:	bl	4196e0 <BIO_printf@plt>
  45c724:	ldr	x8, [sp, #608]
  45c728:	ldr	x9, [x8]
  45c72c:	mov	x0, x9
  45c730:	bl	41e780 <ERR_print_errors@plt>
  45c734:	mov	x8, #0x1                   	// #1
  45c738:	str	x8, [sp, #7216]
  45c73c:	b	45c944 <ASN1_generate_nconf@plt+0x3e044>
  45c740:	ldr	x0, [sp, #1104]
  45c744:	mov	x8, xzr
  45c748:	mov	x1, x8
  45c74c:	bl	41a2a0 <EVP_PKEY_CTX_new@plt>
  45c750:	str	x0, [sp, #1128]
  45c754:	cbz	x0, 45c7f4 <ASN1_generate_nconf@plt+0x3def4>
  45c758:	ldr	x0, [sp, #1128]
  45c75c:	bl	41d500 <EVP_PKEY_derive_init@plt>
  45c760:	cbz	w0, 45c7f4 <ASN1_generate_nconf@plt+0x3def4>
  45c764:	ldr	x0, [sp, #1128]
  45c768:	ldr	x1, [sp, #1112]
  45c76c:	bl	41b9f0 <EVP_PKEY_derive_set_peer@plt>
  45c770:	cbz	w0, 45c7f4 <ASN1_generate_nconf@plt+0x3def4>
  45c774:	ldr	x0, [sp, #1128]
  45c778:	mov	x8, xzr
  45c77c:	mov	x1, x8
  45c780:	add	x2, sp, #0x440
  45c784:	bl	41b650 <EVP_PKEY_derive@plt>
  45c788:	cbz	w0, 45c7f4 <ASN1_generate_nconf@plt+0x3def4>
  45c78c:	ldr	x0, [sp, #1120]
  45c790:	ldur	x8, [x29, #-40]
  45c794:	ldur	w9, [x29, #-248]
  45c798:	mov	w10, w9
  45c79c:	mov	x11, #0x300                 	// #768
  45c7a0:	mul	x10, x11, x10
  45c7a4:	add	x8, x8, x10
  45c7a8:	ldr	x1, [x8, #536]
  45c7ac:	add	x2, sp, #0x448
  45c7b0:	bl	41b650 <EVP_PKEY_derive@plt>
  45c7b4:	cbz	w0, 45c7f4 <ASN1_generate_nconf@plt+0x3def4>
  45c7b8:	ldr	x0, [sp, #1128]
  45c7bc:	ldur	x8, [x29, #-40]
  45c7c0:	ldur	w9, [x29, #-248]
  45c7c4:	mov	w10, w9
  45c7c8:	mov	x11, #0x300                 	// #768
  45c7cc:	mul	x10, x11, x10
  45c7d0:	add	x8, x8, x10
  45c7d4:	ldr	x1, [x8, #544]
  45c7d8:	add	x2, sp, #0x440
  45c7dc:	bl	41b650 <EVP_PKEY_derive@plt>
  45c7e0:	cbz	w0, 45c7f4 <ASN1_generate_nconf@plt+0x3def4>
  45c7e4:	ldr	x8, [sp, #1088]
  45c7e8:	ldr	x9, [sp, #1096]
  45c7ec:	cmp	x8, x9
  45c7f0:	b.eq	45c828 <ASN1_generate_nconf@plt+0x3df28>  // b.none
  45c7f4:	str	wzr, [sp, #1148]
  45c7f8:	ldr	x8, [sp, #608]
  45c7fc:	ldr	x0, [x8]
  45c800:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45c804:	add	x1, x1, #0x962
  45c808:	bl	4196e0 <BIO_printf@plt>
  45c80c:	ldr	x8, [sp, #608]
  45c810:	ldr	x9, [x8]
  45c814:	mov	x0, x9
  45c818:	bl	41e780 <ERR_print_errors@plt>
  45c81c:	mov	x8, #0x1                   	// #1
  45c820:	str	x8, [sp, #7216]
  45c824:	b	45c944 <ASN1_generate_nconf@plt+0x3e044>
  45c828:	ldur	x8, [x29, #-40]
  45c82c:	ldur	w9, [x29, #-248]
  45c830:	mov	w10, w9
  45c834:	mov	x11, #0x300                 	// #768
  45c838:	mul	x10, x11, x10
  45c83c:	add	x8, x8, x10
  45c840:	ldr	x0, [x8, #536]
  45c844:	ldur	x8, [x29, #-40]
  45c848:	ldur	w9, [x29, #-248]
  45c84c:	mov	w10, w9
  45c850:	mul	x10, x11, x10
  45c854:	add	x8, x8, x10
  45c858:	ldr	x1, [x8, #544]
  45c85c:	ldr	x2, [sp, #1096]
  45c860:	bl	41e5f0 <CRYPTO_memcmp@plt>
  45c864:	cbz	w0, 45c89c <ASN1_generate_nconf@plt+0x3df9c>
  45c868:	str	wzr, [sp, #1148]
  45c86c:	ldr	x8, [sp, #608]
  45c870:	ldr	x0, [x8]
  45c874:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45c878:	add	x1, x1, #0x97d
  45c87c:	bl	4196e0 <BIO_printf@plt>
  45c880:	ldr	x8, [sp, #608]
  45c884:	ldr	x9, [x8]
  45c888:	mov	x0, x9
  45c88c:	bl	41e780 <ERR_print_errors@plt>
  45c890:	mov	x8, #0x1                   	// #1
  45c894:	str	x8, [sp, #7216]
  45c898:	b	45c944 <ASN1_generate_nconf@plt+0x3e044>
  45c89c:	ldr	x8, [sp, #1120]
  45c8a0:	ldur	x9, [x29, #-40]
  45c8a4:	ldur	w10, [x29, #-248]
  45c8a8:	mov	w11, w10
  45c8ac:	mov	x12, #0x300                 	// #768
  45c8b0:	mul	x11, x12, x11
  45c8b4:	add	x9, x9, x11
  45c8b8:	add	x9, x9, #0x148
  45c8bc:	ldr	x11, [sp, #584]
  45c8c0:	ldr	w10, [x11]
  45c8c4:	mov	w13, w10
  45c8c8:	mov	x14, #0x8                   	// #8
  45c8cc:	mul	x13, x14, x13
  45c8d0:	add	x9, x9, x13
  45c8d4:	str	x8, [x9]
  45c8d8:	ldr	x8, [sp, #1096]
  45c8dc:	ldur	x9, [x29, #-40]
  45c8e0:	ldur	w10, [x29, #-248]
  45c8e4:	mov	w13, w10
  45c8e8:	mul	x12, x12, x13
  45c8ec:	add	x9, x9, x12
  45c8f0:	add	x9, x9, #0x228
  45c8f4:	ldr	w10, [x11]
  45c8f8:	mov	w12, w10
  45c8fc:	str	x8, [x9, x12, lsl #3]
  45c900:	ldr	x0, [sp, #1112]
  45c904:	bl	41d960 <EVP_PKEY_free@plt>
  45c908:	ldr	x0, [sp, #1104]
  45c90c:	bl	41d960 <EVP_PKEY_free@plt>
  45c910:	ldr	x0, [sp, #1136]
  45c914:	bl	41c380 <EVP_PKEY_CTX_free@plt>
  45c918:	mov	x8, xzr
  45c91c:	str	x8, [sp, #1136]
  45c920:	ldr	x0, [sp, #1128]
  45c924:	str	x8, [sp, #144]
  45c928:	bl	41c380 <EVP_PKEY_CTX_free@plt>
  45c92c:	ldr	x8, [sp, #144]
  45c930:	str	x8, [sp, #1128]
  45c934:	ldur	w8, [x29, #-248]
  45c938:	add	w8, w8, #0x1
  45c93c:	stur	w8, [x29, #-248]
  45c940:	b	45c438 <ASN1_generate_nconf@plt+0x3db38>
  45c944:	ldr	w8, [sp, #1148]
  45c948:	cbz	w8, 45ca54 <ASN1_generate_nconf@plt+0x3e154>
  45c94c:	ldr	x8, [sp, #584]
  45c950:	ldr	w9, [x8]
  45c954:	mov	w10, w9
  45c958:	adrp	x11, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45c95c:	add	x11, x11, #0xae0
  45c960:	ldr	x2, [x11, x10, lsl #3]
  45c964:	ldr	w9, [x8]
  45c968:	mov	w10, w9
  45c96c:	mov	x11, #0x10                  	// #16
  45c970:	mul	x10, x11, x10
  45c974:	ldr	x12, [sp, #512]
  45c978:	add	x10, x12, x10
  45c97c:	ldr	w3, [x10, #12]
  45c980:	ldr	w4, [sp, #7200]
  45c984:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  45c988:	add	x0, x0, #0xec2
  45c98c:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45c990:	add	x1, x1, #0x372
  45c994:	str	x11, [sp, #136]
  45c998:	bl	460dbc <ASN1_generate_nconf@plt+0x424bc>
  45c99c:	mov	w9, wzr
  45c9a0:	mov	w0, w9
  45c9a4:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45c9a8:	ldr	w0, [sp, #7240]
  45c9ac:	ldur	x2, [x29, #-40]
  45c9b0:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42700>
  45c9b4:	add	x1, x1, #0x588
  45c9b8:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  45c9bc:	mov	w1, w0
  45c9c0:	sxtw	x8, w1
  45c9c4:	stur	x8, [x29, #-240]
  45c9c8:	mov	w0, #0x1                   	// #1
  45c9cc:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45c9d0:	stur	d0, [x29, #-72]
  45c9d4:	ldr	x8, [sp, #608]
  45c9d8:	ldr	x0, [x8]
  45c9dc:	ldr	x10, [sp, #600]
  45c9e0:	ldr	w9, [x10]
  45c9e4:	adrp	x11, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45c9e8:	add	x11, x11, #0x9ae
  45c9ec:	adrp	x12, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45c9f0:	add	x12, x12, #0x99d
  45c9f4:	cmp	w9, #0x0
  45c9f8:	csel	x1, x12, x11, ne  // ne = any
  45c9fc:	ldur	x2, [x29, #-240]
  45ca00:	ldr	x11, [sp, #584]
  45ca04:	ldr	w9, [x11]
  45ca08:	mov	w12, w9
  45ca0c:	ldr	x13, [sp, #136]
  45ca10:	mul	x12, x13, x12
  45ca14:	ldr	x14, [sp, #512]
  45ca18:	add	x12, x14, x12
  45ca1c:	ldr	w3, [x12, #12]
  45ca20:	ldur	d0, [x29, #-72]
  45ca24:	bl	4196e0 <BIO_printf@plt>
  45ca28:	ldur	x8, [x29, #-240]
  45ca2c:	scvtf	d0, x8
  45ca30:	ldur	d1, [x29, #-72]
  45ca34:	fdiv	d0, d0, d1
  45ca38:	ldr	x8, [sp, #584]
  45ca3c:	ldr	w9, [x8]
  45ca40:	mov	w10, w9
  45ca44:	ldr	x11, [sp, #504]
  45ca48:	str	d0, [x11, x10, lsl #3]
  45ca4c:	ldur	x10, [x29, #-240]
  45ca50:	str	x10, [sp, #7216]
  45ca54:	ldr	x8, [sp, #7216]
  45ca58:	cmp	x8, #0x1
  45ca5c:	b.gt	45cab0 <ASN1_generate_nconf@plt+0x3e1b0>
  45ca60:	ldr	x8, [sp, #584]
  45ca64:	ldr	w9, [x8]
  45ca68:	add	w9, w9, #0x1
  45ca6c:	str	w9, [x8]
  45ca70:	ldr	x8, [sp, #584]
  45ca74:	ldr	w9, [x8]
  45ca78:	mov	w10, w9
  45ca7c:	cmp	x10, #0x18
  45ca80:	b.cs	45cab0 <ASN1_generate_nconf@plt+0x3e1b0>  // b.hs, b.nlast
  45ca84:	ldr	x8, [sp, #584]
  45ca88:	ldr	w9, [x8]
  45ca8c:	mov	w10, w9
  45ca90:	add	x11, sp, #0x4b8
  45ca94:	mov	w9, wzr
  45ca98:	str	w9, [x11, x10, lsl #2]
  45ca9c:	ldr	x8, [sp, #584]
  45caa0:	ldr	w9, [x8]
  45caa4:	add	w9, w9, #0x1
  45caa8:	str	w9, [x8]
  45caac:	b	45ca70 <ASN1_generate_nconf@plt+0x3e170>
  45cab0:	ldr	x8, [sp, #584]
  45cab4:	ldr	w9, [x8]
  45cab8:	add	w9, w9, #0x1
  45cabc:	str	w9, [x8]
  45cac0:	b	45c3fc <ASN1_generate_nconf@plt+0x3dafc>
  45cac4:	ldr	x8, [sp, #584]
  45cac8:	str	wzr, [x8]
  45cacc:	ldr	x8, [sp, #584]
  45cad0:	ldr	w9, [x8]
  45cad4:	mov	w10, w9
  45cad8:	cmp	x10, #0x2
  45cadc:	b.cs	45d1c8 <ASN1_generate_nconf@plt+0x3e8c8>  // b.hs, b.nlast
  45cae0:	mov	w8, #0x1                   	// #1
  45cae4:	str	w8, [sp, #1060]
  45cae8:	mov	x9, xzr
  45caec:	str	x9, [sp, #1048]
  45caf0:	str	x9, [sp, #1040]
  45caf4:	ldr	x9, [sp, #584]
  45caf8:	ldr	w8, [x9]
  45cafc:	mov	w10, w8
  45cb00:	add	x11, sp, #0x4b0
  45cb04:	ldr	w8, [x11, x10, lsl #2]
  45cb08:	cbnz	w8, 45cb10 <ASN1_generate_nconf@plt+0x3e210>
  45cb0c:	b	45d1b4 <ASN1_generate_nconf@plt+0x3e8b4>
  45cb10:	stur	wzr, [x29, #-248]
  45cb14:	ldur	w8, [x29, #-248]
  45cb18:	ldr	w9, [sp, #7244]
  45cb1c:	cmp	w8, w9
  45cb20:	b.cs	45cc7c <ASN1_generate_nconf@plt+0x3e37c>  // b.hs, b.nlast
  45cb24:	bl	41be40 <EVP_MD_CTX_new@plt>
  45cb28:	ldur	x8, [x29, #-40]
  45cb2c:	ldur	w9, [x29, #-248]
  45cb30:	mov	w10, w9
  45cb34:	mov	x11, #0x300                 	// #768
  45cb38:	mul	x10, x11, x10
  45cb3c:	add	x8, x8, x10
  45cb40:	add	x8, x8, #0x208
  45cb44:	ldr	x10, [sp, #584]
  45cb48:	ldr	w9, [x10]
  45cb4c:	mov	w12, w9
  45cb50:	mov	x13, #0x8                   	// #8
  45cb54:	mul	x12, x13, x12
  45cb58:	add	x8, x8, x12
  45cb5c:	str	x0, [x8]
  45cb60:	ldur	x8, [x29, #-40]
  45cb64:	ldur	w9, [x29, #-248]
  45cb68:	mov	w12, w9
  45cb6c:	mul	x11, x11, x12
  45cb70:	add	x8, x8, x11
  45cb74:	add	x8, x8, #0x208
  45cb78:	ldr	w9, [x10]
  45cb7c:	mov	w11, w9
  45cb80:	mul	x11, x13, x11
  45cb84:	add	x8, x8, x11
  45cb88:	ldr	x8, [x8]
  45cb8c:	cbnz	x8, 45cb98 <ASN1_generate_nconf@plt+0x3e298>
  45cb90:	str	wzr, [sp, #1060]
  45cb94:	b	45cc7c <ASN1_generate_nconf@plt+0x3e37c>
  45cb98:	ldr	x8, [sp, #584]
  45cb9c:	ldr	w9, [x8]
  45cba0:	mov	w10, w9
  45cba4:	mov	x11, #0x18                  	// #24
  45cba8:	mul	x10, x11, x10
  45cbac:	ldr	x11, [sp, #544]
  45cbb0:	add	x10, x11, x10
  45cbb4:	ldr	w0, [x10, #8]
  45cbb8:	mov	x10, xzr
  45cbbc:	mov	x1, x10
  45cbc0:	bl	41df40 <EVP_PKEY_CTX_new_id@plt>
  45cbc4:	str	x0, [sp, #1040]
  45cbc8:	cbz	x0, 45cbe8 <ASN1_generate_nconf@plt+0x3e2e8>
  45cbcc:	ldr	x0, [sp, #1040]
  45cbd0:	bl	41b3b0 <EVP_PKEY_keygen_init@plt>
  45cbd4:	cbz	w0, 45cbe8 <ASN1_generate_nconf@plt+0x3e2e8>
  45cbd8:	ldr	x0, [sp, #1040]
  45cbdc:	add	x1, sp, #0x418
  45cbe0:	bl	41c8c0 <EVP_PKEY_keygen@plt>
  45cbe4:	cbnz	w0, 45cbf8 <ASN1_generate_nconf@plt+0x3e2f8>
  45cbe8:	str	wzr, [sp, #1060]
  45cbec:	ldr	x0, [sp, #1040]
  45cbf0:	bl	41c380 <EVP_PKEY_CTX_free@plt>
  45cbf4:	b	45cc7c <ASN1_generate_nconf@plt+0x3e37c>
  45cbf8:	ldr	x0, [sp, #1040]
  45cbfc:	bl	41c380 <EVP_PKEY_CTX_free@plt>
  45cc00:	ldur	x8, [x29, #-40]
  45cc04:	ldur	w9, [x29, #-248]
  45cc08:	mov	w10, w9
  45cc0c:	mov	x11, #0x300                 	// #768
  45cc10:	mul	x10, x11, x10
  45cc14:	add	x8, x8, x10
  45cc18:	add	x8, x8, #0x208
  45cc1c:	ldr	x10, [sp, #584]
  45cc20:	ldr	w9, [x10]
  45cc24:	mov	w11, w9
  45cc28:	mov	x12, #0x8                   	// #8
  45cc2c:	mul	x11, x12, x11
  45cc30:	add	x8, x8, x11
  45cc34:	ldr	x0, [x8]
  45cc38:	ldr	x4, [sp, #1048]
  45cc3c:	mov	x8, xzr
  45cc40:	mov	x1, x8
  45cc44:	mov	x2, x8
  45cc48:	mov	x3, x8
  45cc4c:	bl	41a780 <EVP_DigestSignInit@plt>
  45cc50:	cbnz	w0, 45cc64 <ASN1_generate_nconf@plt+0x3e364>
  45cc54:	str	wzr, [sp, #1060]
  45cc58:	ldr	x0, [sp, #1048]
  45cc5c:	bl	41d960 <EVP_PKEY_free@plt>
  45cc60:	b	45cc7c <ASN1_generate_nconf@plt+0x3e37c>
  45cc64:	ldr	x0, [sp, #1048]
  45cc68:	bl	41d960 <EVP_PKEY_free@plt>
  45cc6c:	ldur	w8, [x29, #-248]
  45cc70:	add	w8, w8, #0x1
  45cc74:	stur	w8, [x29, #-248]
  45cc78:	b	45cb14 <ASN1_generate_nconf@plt+0x3e214>
  45cc7c:	ldr	w8, [sp, #1060]
  45cc80:	cbnz	w8, 45ccb4 <ASN1_generate_nconf@plt+0x3e3b4>
  45cc84:	ldr	x8, [sp, #608]
  45cc88:	ldr	x0, [x8]
  45cc8c:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45cc90:	add	x1, x1, #0x9cd
  45cc94:	bl	4196e0 <BIO_printf@plt>
  45cc98:	ldr	x8, [sp, #608]
  45cc9c:	ldr	x9, [x8]
  45cca0:	mov	x0, x9
  45cca4:	bl	41e780 <ERR_print_errors@plt>
  45cca8:	mov	x8, #0x1                   	// #1
  45ccac:	str	x8, [sp, #7216]
  45ccb0:	b	45d1b4 <ASN1_generate_nconf@plt+0x3e8b4>
  45ccb4:	stur	wzr, [x29, #-248]
  45ccb8:	ldur	w8, [x29, #-248]
  45ccbc:	ldr	w9, [sp, #7244]
  45ccc0:	cmp	w8, w9
  45ccc4:	b.cs	45cda4 <ASN1_generate_nconf@plt+0x3e4a4>  // b.hs, b.nlast
  45ccc8:	ldr	x8, [sp, #584]
  45cccc:	ldr	w9, [x8]
  45ccd0:	mov	w10, w9
  45ccd4:	mov	x11, #0x18                  	// #24
  45ccd8:	mul	x10, x11, x10
  45ccdc:	ldr	x11, [sp, #544]
  45cce0:	add	x10, x11, x10
  45cce4:	ldr	x10, [x10, #16]
  45cce8:	ldur	x12, [x29, #-40]
  45ccec:	ldur	w9, [x29, #-248]
  45ccf0:	mov	w13, w9
  45ccf4:	mov	x14, #0x300                 	// #768
  45ccf8:	mul	x13, x14, x13
  45ccfc:	add	x12, x12, x13
  45cd00:	str	x10, [x12, #64]
  45cd04:	ldur	x10, [x29, #-40]
  45cd08:	ldur	w9, [x29, #-248]
  45cd0c:	mov	w12, w9
  45cd10:	mul	x12, x14, x12
  45cd14:	add	x10, x10, x12
  45cd18:	add	x10, x10, #0x208
  45cd1c:	ldr	w9, [x8]
  45cd20:	mov	w12, w9
  45cd24:	mov	x13, #0x8                   	// #8
  45cd28:	mul	x12, x13, x12
  45cd2c:	add	x10, x10, x12
  45cd30:	ldr	x0, [x10]
  45cd34:	ldur	x10, [x29, #-40]
  45cd38:	ldur	w9, [x29, #-248]
  45cd3c:	mov	w12, w9
  45cd40:	mul	x12, x14, x12
  45cd44:	add	x10, x10, x12
  45cd48:	ldr	x1, [x10, #24]
  45cd4c:	ldur	x10, [x29, #-40]
  45cd50:	ldur	w9, [x29, #-248]
  45cd54:	mov	w12, w9
  45cd58:	mul	x12, x14, x12
  45cd5c:	add	x10, x10, x12
  45cd60:	add	x2, x10, #0x40
  45cd64:	ldur	x10, [x29, #-40]
  45cd68:	ldur	w9, [x29, #-248]
  45cd6c:	mov	w12, w9
  45cd70:	mul	x12, x14, x12
  45cd74:	add	x10, x10, x12
  45cd78:	ldr	x3, [x10, #16]
  45cd7c:	mov	x4, #0x14                  	// #20
  45cd80:	bl	41c290 <EVP_DigestSign@plt>
  45cd84:	str	w0, [sp, #1060]
  45cd88:	ldr	w9, [sp, #1060]
  45cd8c:	cbnz	w9, 45cd94 <ASN1_generate_nconf@plt+0x3e494>
  45cd90:	b	45cda4 <ASN1_generate_nconf@plt+0x3e4a4>
  45cd94:	ldur	w8, [x29, #-248]
  45cd98:	add	w8, w8, #0x1
  45cd9c:	stur	w8, [x29, #-248]
  45cda0:	b	45ccb8 <ASN1_generate_nconf@plt+0x3e3b8>
  45cda4:	ldr	w8, [sp, #1060]
  45cda8:	cbnz	w8, 45cddc <ASN1_generate_nconf@plt+0x3e4dc>
  45cdac:	ldr	x8, [sp, #608]
  45cdb0:	ldr	x0, [x8]
  45cdb4:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45cdb8:	add	x1, x1, #0x9dd
  45cdbc:	bl	4196e0 <BIO_printf@plt>
  45cdc0:	ldr	x8, [sp, #608]
  45cdc4:	ldr	x9, [x8]
  45cdc8:	mov	x0, x9
  45cdcc:	bl	41e780 <ERR_print_errors@plt>
  45cdd0:	mov	x8, #0x1                   	// #1
  45cdd4:	str	x8, [sp, #7216]
  45cdd8:	b	45cf14 <ASN1_generate_nconf@plt+0x3e614>
  45cddc:	ldr	x8, [sp, #584]
  45cde0:	ldr	w9, [x8]
  45cde4:	mov	w10, w9
  45cde8:	mov	x11, #0x18                  	// #24
  45cdec:	mul	x10, x11, x10
  45cdf0:	ldr	x12, [sp, #544]
  45cdf4:	add	x10, x12, x10
  45cdf8:	ldr	x1, [x10]
  45cdfc:	ldr	w9, [x8]
  45ce00:	mov	w10, w9
  45ce04:	mov	x13, #0x10                  	// #16
  45ce08:	mul	x10, x13, x10
  45ce0c:	adrp	x14, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45ce10:	add	x14, x14, #0xc60
  45ce14:	ldr	x2, [x14, x10]
  45ce18:	ldr	w9, [x8]
  45ce1c:	mov	w10, w9
  45ce20:	mul	x10, x11, x10
  45ce24:	add	x10, x12, x10
  45ce28:	ldr	w3, [x10, #12]
  45ce2c:	ldr	w4, [sp, #7204]
  45ce30:	ldr	x0, [sp, #536]
  45ce34:	str	x11, [sp, #128]
  45ce38:	str	x13, [sp, #120]
  45ce3c:	bl	460dbc <ASN1_generate_nconf@plt+0x424bc>
  45ce40:	mov	w9, wzr
  45ce44:	mov	w0, w9
  45ce48:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45ce4c:	ldr	w0, [sp, #7240]
  45ce50:	ldur	x2, [x29, #-40]
  45ce54:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42700>
  45ce58:	add	x1, x1, #0x664
  45ce5c:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  45ce60:	mov	w1, w0
  45ce64:	sxtw	x8, w1
  45ce68:	stur	x8, [x29, #-240]
  45ce6c:	mov	w0, #0x1                   	// #1
  45ce70:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45ce74:	stur	d0, [x29, #-72]
  45ce78:	ldr	x8, [sp, #608]
  45ce7c:	ldr	x0, [x8]
  45ce80:	ldr	x10, [sp, #600]
  45ce84:	ldr	w9, [x10]
  45ce88:	adrp	x11, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45ce8c:	add	x11, x11, #0xa23
  45ce90:	adrp	x12, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45ce94:	add	x12, x12, #0xa0f
  45ce98:	cmp	w9, #0x0
  45ce9c:	csel	x1, x12, x11, ne  // ne = any
  45cea0:	ldur	x2, [x29, #-240]
  45cea4:	ldr	x11, [sp, #584]
  45cea8:	ldr	w9, [x11]
  45ceac:	mov	w12, w9
  45ceb0:	ldr	x13, [sp, #128]
  45ceb4:	mul	x12, x13, x12
  45ceb8:	ldr	x14, [sp, #544]
  45cebc:	add	x12, x14, x12
  45cec0:	ldr	w3, [x12, #12]
  45cec4:	ldr	w9, [x11]
  45cec8:	mov	w12, w9
  45cecc:	mul	x12, x13, x12
  45ced0:	add	x12, x14, x12
  45ced4:	ldr	x4, [x12]
  45ced8:	ldur	d0, [x29, #-72]
  45cedc:	bl	4196e0 <BIO_printf@plt>
  45cee0:	ldur	x8, [x29, #-240]
  45cee4:	scvtf	d0, x8
  45cee8:	ldur	d1, [x29, #-72]
  45ceec:	fdiv	d0, d0, d1
  45cef0:	ldr	x8, [sp, #584]
  45cef4:	ldr	w9, [x8]
  45cef8:	mov	w10, w9
  45cefc:	ldr	x11, [sp, #120]
  45cf00:	mul	x10, x11, x10
  45cf04:	ldr	x12, [sp, #528]
  45cf08:	str	d0, [x12, x10]
  45cf0c:	ldur	x10, [x29, #-240]
  45cf10:	str	x10, [sp, #7216]
  45cf14:	stur	wzr, [x29, #-248]
  45cf18:	ldur	w8, [x29, #-248]
  45cf1c:	ldr	w9, [sp, #7244]
  45cf20:	cmp	w8, w9
  45cf24:	b.cs	45cfd4 <ASN1_generate_nconf@plt+0x3e6d4>  // b.hs, b.nlast
  45cf28:	ldur	x8, [x29, #-40]
  45cf2c:	ldur	w9, [x29, #-248]
  45cf30:	mov	w10, w9
  45cf34:	mov	x11, #0x300                 	// #768
  45cf38:	mul	x10, x11, x10
  45cf3c:	add	x8, x8, x10
  45cf40:	add	x8, x8, #0x208
  45cf44:	ldr	x10, [sp, #584]
  45cf48:	ldr	w9, [x10]
  45cf4c:	mov	w12, w9
  45cf50:	mov	x13, #0x8                   	// #8
  45cf54:	mul	x12, x13, x12
  45cf58:	add	x8, x8, x12
  45cf5c:	ldr	x0, [x8]
  45cf60:	ldur	x8, [x29, #-40]
  45cf64:	ldur	w9, [x29, #-248]
  45cf68:	mov	w12, w9
  45cf6c:	mul	x12, x11, x12
  45cf70:	add	x8, x8, x12
  45cf74:	ldr	x1, [x8, #24]
  45cf78:	ldur	x8, [x29, #-40]
  45cf7c:	ldur	w9, [x29, #-248]
  45cf80:	mov	w12, w9
  45cf84:	mul	x12, x11, x12
  45cf88:	add	x8, x8, x12
  45cf8c:	ldr	x2, [x8, #64]
  45cf90:	ldur	x8, [x29, #-40]
  45cf94:	ldur	w9, [x29, #-248]
  45cf98:	mov	w12, w9
  45cf9c:	mul	x11, x11, x12
  45cfa0:	add	x8, x8, x11
  45cfa4:	ldr	x3, [x8, #16]
  45cfa8:	mov	x4, #0x14                  	// #20
  45cfac:	bl	41e660 <EVP_DigestVerify@plt>
  45cfb0:	str	w0, [sp, #1060]
  45cfb4:	ldr	w9, [sp, #1060]
  45cfb8:	cmp	w9, #0x1
  45cfbc:	b.eq	45cfc4 <ASN1_generate_nconf@plt+0x3e6c4>  // b.none
  45cfc0:	b	45cfd4 <ASN1_generate_nconf@plt+0x3e6d4>
  45cfc4:	ldur	w8, [x29, #-248]
  45cfc8:	add	w8, w8, #0x1
  45cfcc:	stur	w8, [x29, #-248]
  45cfd0:	b	45cf18 <ASN1_generate_nconf@plt+0x3e618>
  45cfd4:	ldr	w8, [sp, #1060]
  45cfd8:	cmp	w8, #0x1
  45cfdc:	b.eq	45d020 <ASN1_generate_nconf@plt+0x3e720>  // b.none
  45cfe0:	ldr	x8, [sp, #608]
  45cfe4:	ldr	x0, [x8]
  45cfe8:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45cfec:	add	x1, x1, #0xa43
  45cff0:	bl	4196e0 <BIO_printf@plt>
  45cff4:	ldr	x8, [sp, #608]
  45cff8:	ldr	x9, [x8]
  45cffc:	mov	x0, x9
  45d000:	bl	41e780 <ERR_print_errors@plt>
  45d004:	ldr	x8, [sp, #584]
  45d008:	ldr	w10, [x8]
  45d00c:	mov	w9, w10
  45d010:	add	x11, sp, #0x4b0
  45d014:	mov	w10, wzr
  45d018:	str	w10, [x11, x9, lsl #2]
  45d01c:	b	45d158 <ASN1_generate_nconf@plt+0x3e858>
  45d020:	ldr	x8, [sp, #584]
  45d024:	ldr	w9, [x8]
  45d028:	mov	w10, w9
  45d02c:	mov	x11, #0x18                  	// #24
  45d030:	mul	x10, x11, x10
  45d034:	ldr	x12, [sp, #544]
  45d038:	add	x10, x12, x10
  45d03c:	ldr	x1, [x10]
  45d040:	ldr	w9, [x8]
  45d044:	mov	w10, w9
  45d048:	mov	x13, #0x10                  	// #16
  45d04c:	mul	x10, x13, x10
  45d050:	adrp	x14, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45d054:	add	x14, x14, #0xc60
  45d058:	add	x10, x14, x10
  45d05c:	ldr	x2, [x10, #8]
  45d060:	ldr	w9, [x8]
  45d064:	mov	w10, w9
  45d068:	mul	x10, x11, x10
  45d06c:	add	x10, x12, x10
  45d070:	ldr	w3, [x10, #12]
  45d074:	ldr	w4, [sp, #7204]
  45d078:	ldr	x0, [sp, #520]
  45d07c:	str	x11, [sp, #112]
  45d080:	str	x13, [sp, #104]
  45d084:	bl	460dbc <ASN1_generate_nconf@plt+0x424bc>
  45d088:	mov	w9, wzr
  45d08c:	mov	w0, w9
  45d090:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45d094:	ldr	w0, [sp, #7240]
  45d098:	ldur	x2, [x29, #-40]
  45d09c:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42700>
  45d0a0:	add	x1, x1, #0x788
  45d0a4:	bl	45e888 <ASN1_generate_nconf@plt+0x3ff88>
  45d0a8:	mov	w1, w0
  45d0ac:	sxtw	x8, w1
  45d0b0:	stur	x8, [x29, #-240]
  45d0b4:	mov	w0, #0x1                   	// #1
  45d0b8:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  45d0bc:	stur	d0, [x29, #-72]
  45d0c0:	ldr	x8, [sp, #608]
  45d0c4:	ldr	x0, [x8]
  45d0c8:	ldr	x10, [sp, #600]
  45d0cc:	ldr	w9, [x10]
  45d0d0:	adrp	x11, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45d0d4:	add	x11, x11, #0xa8d
  45d0d8:	adrp	x12, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45d0dc:	add	x12, x12, #0xa79
  45d0e0:	cmp	w9, #0x0
  45d0e4:	csel	x1, x12, x11, ne  // ne = any
  45d0e8:	ldur	x2, [x29, #-240]
  45d0ec:	ldr	x11, [sp, #584]
  45d0f0:	ldr	w9, [x11]
  45d0f4:	mov	w12, w9
  45d0f8:	ldr	x13, [sp, #112]
  45d0fc:	mul	x12, x13, x12
  45d100:	ldr	x14, [sp, #544]
  45d104:	add	x12, x14, x12
  45d108:	ldr	w3, [x12, #12]
  45d10c:	ldr	w9, [x11]
  45d110:	mov	w12, w9
  45d114:	mul	x12, x13, x12
  45d118:	add	x12, x14, x12
  45d11c:	ldr	x4, [x12]
  45d120:	ldur	d0, [x29, #-72]
  45d124:	bl	4196e0 <BIO_printf@plt>
  45d128:	ldur	x8, [x29, #-240]
  45d12c:	scvtf	d0, x8
  45d130:	ldur	d1, [x29, #-72]
  45d134:	fdiv	d0, d0, d1
  45d138:	ldr	x8, [sp, #584]
  45d13c:	ldr	w9, [x8]
  45d140:	mov	w10, w9
  45d144:	ldr	x11, [sp, #104]
  45d148:	mul	x10, x11, x10
  45d14c:	ldr	x12, [sp, #528]
  45d150:	add	x10, x12, x10
  45d154:	str	d0, [x10, #8]
  45d158:	ldr	x8, [sp, #7216]
  45d15c:	cmp	x8, #0x1
  45d160:	b.gt	45d1b4 <ASN1_generate_nconf@plt+0x3e8b4>
  45d164:	ldr	x8, [sp, #584]
  45d168:	ldr	w9, [x8]
  45d16c:	add	w9, w9, #0x1
  45d170:	str	w9, [x8]
  45d174:	ldr	x8, [sp, #584]
  45d178:	ldr	w9, [x8]
  45d17c:	mov	w10, w9
  45d180:	cmp	x10, #0x2
  45d184:	b.cs	45d1b4 <ASN1_generate_nconf@plt+0x3e8b4>  // b.hs, b.nlast
  45d188:	ldr	x8, [sp, #584]
  45d18c:	ldr	w9, [x8]
  45d190:	mov	w10, w9
  45d194:	add	x11, sp, #0x4b0
  45d198:	mov	w9, wzr
  45d19c:	str	w9, [x11, x10, lsl #2]
  45d1a0:	ldr	x8, [sp, #584]
  45d1a4:	ldr	w9, [x8]
  45d1a8:	add	w9, w9, #0x1
  45d1ac:	str	w9, [x8]
  45d1b0:	b	45d174 <ASN1_generate_nconf@plt+0x3e874>
  45d1b4:	ldr	x8, [sp, #584]
  45d1b8:	ldr	w9, [x8]
  45d1bc:	add	w9, w9, #0x1
  45d1c0:	str	w9, [x8]
  45d1c4:	b	45cacc <ASN1_generate_nconf@plt+0x3e1cc>
  45d1c8:	ldr	x8, [sp, #600]
  45d1cc:	ldr	w9, [x8]
  45d1d0:	cbnz	w9, 45d2e0 <ASN1_generate_nconf@plt+0x3e9e0>
  45d1d4:	mov	w8, wzr
  45d1d8:	mov	w0, w8
  45d1dc:	bl	41e270 <OpenSSL_version@plt>
  45d1e0:	adrp	x9, 482000 <ASN1_generate_nconf@plt+0x63700>
  45d1e4:	add	x9, x9, #0x34f
  45d1e8:	str	x0, [sp, #96]
  45d1ec:	mov	x0, x9
  45d1f0:	ldr	x1, [sp, #96]
  45d1f4:	str	x9, [sp, #88]
  45d1f8:	bl	41e150 <printf@plt>
  45d1fc:	mov	w8, #0x2                   	// #2
  45d200:	mov	w0, w8
  45d204:	bl	41e270 <OpenSSL_version@plt>
  45d208:	ldr	x9, [sp, #88]
  45d20c:	str	x0, [sp, #80]
  45d210:	mov	x0, x9
  45d214:	ldr	x1, [sp, #80]
  45d218:	bl	41e150 <printf@plt>
  45d21c:	adrp	x9, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45d220:	add	x9, x9, #0xaad
  45d224:	mov	x0, x9
  45d228:	bl	41e150 <printf@plt>
  45d22c:	bl	41b450 <BN_options@plt>
  45d230:	ldr	x9, [sp, #728]
  45d234:	str	x0, [sp, #72]
  45d238:	mov	x0, x9
  45d23c:	ldr	x1, [sp, #72]
  45d240:	bl	41e150 <printf@plt>
  45d244:	bl	41deb0 <RC4_options@plt>
  45d248:	ldr	x9, [sp, #728]
  45d24c:	str	x0, [sp, #64]
  45d250:	mov	x0, x9
  45d254:	ldr	x1, [sp, #64]
  45d258:	bl	41e150 <printf@plt>
  45d25c:	bl	41d4f0 <DES_options@plt>
  45d260:	ldr	x9, [sp, #728]
  45d264:	str	x0, [sp, #56]
  45d268:	mov	x0, x9
  45d26c:	ldr	x1, [sp, #56]
  45d270:	bl	41e150 <printf@plt>
  45d274:	bl	41cba0 <AES_options@plt>
  45d278:	ldr	x9, [sp, #728]
  45d27c:	str	x0, [sp, #48]
  45d280:	mov	x0, x9
  45d284:	ldr	x1, [sp, #48]
  45d288:	bl	41e150 <printf@plt>
  45d28c:	bl	41da00 <IDEA_options@plt>
  45d290:	ldr	x9, [sp, #728]
  45d294:	str	x0, [sp, #40]
  45d298:	mov	x0, x9
  45d29c:	ldr	x1, [sp, #40]
  45d2a0:	bl	41e150 <printf@plt>
  45d2a4:	bl	41e260 <BF_options@plt>
  45d2a8:	ldr	x9, [sp, #728]
  45d2ac:	str	x0, [sp, #32]
  45d2b0:	mov	x0, x9
  45d2b4:	ldr	x1, [sp, #32]
  45d2b8:	bl	41e150 <printf@plt>
  45d2bc:	mov	w8, #0x1                   	// #1
  45d2c0:	mov	w0, w8
  45d2c4:	bl	41e270 <OpenSSL_version@plt>
  45d2c8:	adrp	x9, 493000 <ASN1_generate_nconf@plt+0x74700>
  45d2cc:	add	x9, x9, #0x75
  45d2d0:	str	x0, [sp, #24]
  45d2d4:	mov	x0, x9
  45d2d8:	ldr	x1, [sp, #24]
  45d2dc:	bl	41e150 <printf@plt>
  45d2e0:	ldur	w8, [x29, #-88]
  45d2e4:	cbz	w8, 45d398 <ASN1_generate_nconf@plt+0x3ea98>
  45d2e8:	ldr	x8, [sp, #600]
  45d2ec:	ldr	w9, [x8]
  45d2f0:	cbz	w9, 45d304 <ASN1_generate_nconf@plt+0x3ea04>
  45d2f4:	adrp	x0, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45d2f8:	add	x0, x0, #0xab6
  45d2fc:	bl	41e150 <printf@plt>
  45d300:	b	45d320 <ASN1_generate_nconf@plt+0x3ea20>
  45d304:	adrp	x0, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45d308:	add	x0, x0, #0xab9
  45d30c:	bl	41e150 <printf@plt>
  45d310:	adrp	x8, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45d314:	add	x8, x8, #0xaf4
  45d318:	mov	x0, x8
  45d31c:	bl	41e150 <printf@plt>
  45d320:	ldr	x8, [sp, #584]
  45d324:	str	wzr, [x8]
  45d328:	ldr	x8, [sp, #584]
  45d32c:	ldr	w9, [x8]
  45d330:	ldur	w10, [x29, #-244]
  45d334:	cmp	w9, w10
  45d338:	b.cs	45d38c <ASN1_generate_nconf@plt+0x3ea8c>  // b.hs, b.nlast
  45d33c:	ldr	x8, [sp, #600]
  45d340:	ldr	w9, [x8]
  45d344:	adrp	x10, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45d348:	add	x10, x10, #0xb05
  45d34c:	adrp	x11, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45d350:	add	x11, x11, #0xb01
  45d354:	cmp	w9, #0x0
  45d358:	csel	x0, x11, x10, ne  // ne = any
  45d35c:	ldr	x10, [sp, #552]
  45d360:	ldr	x11, [x10]
  45d364:	ldr	x12, [sp, #584]
  45d368:	ldr	w9, [x12]
  45d36c:	mov	w13, w9
  45d370:	ldr	w1, [x11, x13, lsl #2]
  45d374:	bl	41e150 <printf@plt>
  45d378:	ldr	x8, [sp, #584]
  45d37c:	ldr	w9, [x8]
  45d380:	add	w9, w9, #0x1
  45d384:	str	w9, [x8]
  45d388:	b	45d328 <ASN1_generate_nconf@plt+0x3ea28>
  45d38c:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  45d390:	add	x0, x0, #0xec1
  45d394:	bl	41e150 <printf@plt>
  45d398:	stur	wzr, [x29, #-252]
  45d39c:	ldur	w8, [x29, #-252]
  45d3a0:	mov	w9, w8
  45d3a4:	cmp	x9, #0x1f
  45d3a8:	b.cs	45d558 <ASN1_generate_nconf@plt+0x3ec58>  // b.hs, b.nlast
  45d3ac:	ldur	w8, [x29, #-252]
  45d3b0:	mov	w9, w8
  45d3b4:	sub	x10, x29, #0xd4
  45d3b8:	ldr	w8, [x10, x9, lsl #2]
  45d3bc:	cbnz	w8, 45d3c4 <ASN1_generate_nconf@plt+0x3eac4>
  45d3c0:	b	45d548 <ASN1_generate_nconf@plt+0x3ec48>
  45d3c4:	ldr	x8, [sp, #600]
  45d3c8:	ldr	w9, [x8]
  45d3cc:	cbz	w9, 45d400 <ASN1_generate_nconf@plt+0x3eb00>
  45d3d0:	ldur	w1, [x29, #-252]
  45d3d4:	ldur	w8, [x29, #-252]
  45d3d8:	mov	w9, w8
  45d3dc:	mov	x10, #0x8                   	// #8
  45d3e0:	mul	x9, x10, x9
  45d3e4:	ldr	x10, [sp, #576]
  45d3e8:	add	x9, x10, x9
  45d3ec:	ldr	x2, [x9]
  45d3f0:	adrp	x0, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45d3f4:	add	x0, x0, #0xb0f
  45d3f8:	bl	41e150 <printf@plt>
  45d3fc:	b	45d428 <ASN1_generate_nconf@plt+0x3eb28>
  45d400:	ldur	w8, [x29, #-252]
  45d404:	mov	w9, w8
  45d408:	mov	x10, #0x8                   	// #8
  45d40c:	mul	x9, x10, x9
  45d410:	ldr	x10, [sp, #576]
  45d414:	add	x9, x10, x9
  45d418:	ldr	x1, [x9]
  45d41c:	adrp	x0, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45d420:	add	x0, x0, #0xb18
  45d424:	bl	41e150 <printf@plt>
  45d428:	ldr	x8, [sp, #584]
  45d42c:	str	wzr, [x8]
  45d430:	ldr	x8, [sp, #584]
  45d434:	ldr	w9, [x8]
  45d438:	ldur	w10, [x29, #-244]
  45d43c:	cmp	w9, w10
  45d440:	b.cs	45d53c <ASN1_generate_nconf@plt+0x3ec3c>  // b.hs, b.nlast
  45d444:	ldur	w8, [x29, #-252]
  45d448:	mov	w9, w8
  45d44c:	mov	x10, #0x30                  	// #48
  45d450:	mul	x9, x10, x9
  45d454:	ldr	x10, [sp, #688]
  45d458:	add	x9, x10, x9
  45d45c:	ldr	x11, [sp, #584]
  45d460:	ldr	w8, [x11]
  45d464:	mov	w12, w8
  45d468:	ldr	d0, [x9, x12, lsl #3]
  45d46c:	mov	x9, #0x880000000000        	// #149533581377536
  45d470:	movk	x9, #0x40c3, lsl #48
  45d474:	fmov	d1, x9
  45d478:	fcmp	d0, d1
  45d47c:	cset	w8, gt
  45d480:	tbnz	w8, #0, 45d488 <ASN1_generate_nconf@plt+0x3eb88>
  45d484:	b	45d4dc <ASN1_generate_nconf@plt+0x3ebdc>
  45d488:	ldr	x8, [sp, #600]
  45d48c:	ldr	w9, [x8]
  45d490:	cbnz	w9, 45d4dc <ASN1_generate_nconf@plt+0x3ebdc>
  45d494:	ldur	w8, [x29, #-252]
  45d498:	mov	w9, w8
  45d49c:	mov	x10, #0x30                  	// #48
  45d4a0:	mul	x9, x10, x9
  45d4a4:	ldr	x10, [sp, #688]
  45d4a8:	add	x9, x10, x9
  45d4ac:	ldr	x11, [sp, #584]
  45d4b0:	ldr	w8, [x11]
  45d4b4:	mov	w12, w8
  45d4b8:	ldr	d0, [x9, x12, lsl #3]
  45d4bc:	mov	x9, #0x400000000000        	// #70368744177664
  45d4c0:	movk	x9, #0x408f, lsl #48
  45d4c4:	fmov	d1, x9
  45d4c8:	fdiv	d0, d0, d1
  45d4cc:	adrp	x0, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45d4d0:	add	x0, x0, #0xb1e
  45d4d4:	bl	41e150 <printf@plt>
  45d4d8:	b	45d528 <ASN1_generate_nconf@plt+0x3ec28>
  45d4dc:	ldr	x8, [sp, #600]
  45d4e0:	ldr	w9, [x8]
  45d4e4:	adrp	x10, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45d4e8:	add	x10, x10, #0xb2d
  45d4ec:	adrp	x11, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45d4f0:	add	x11, x11, #0xb27
  45d4f4:	cmp	w9, #0x0
  45d4f8:	csel	x0, x11, x10, ne  // ne = any
  45d4fc:	ldur	w9, [x29, #-252]
  45d500:	mov	w10, w9
  45d504:	mov	x11, #0x30                  	// #48
  45d508:	mul	x10, x11, x10
  45d50c:	ldr	x11, [sp, #688]
  45d510:	add	x10, x11, x10
  45d514:	ldr	x12, [sp, #584]
  45d518:	ldr	w9, [x12]
  45d51c:	mov	w13, w9
  45d520:	ldr	d0, [x10, x13, lsl #3]
  45d524:	bl	41e150 <printf@plt>
  45d528:	ldr	x8, [sp, #584]
  45d52c:	ldr	w9, [x8]
  45d530:	add	w9, w9, #0x1
  45d534:	str	w9, [x8]
  45d538:	b	45d430 <ASN1_generate_nconf@plt+0x3eb30>
  45d53c:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  45d540:	add	x0, x0, #0xec1
  45d544:	bl	41e150 <printf@plt>
  45d548:	ldur	w8, [x29, #-252]
  45d54c:	add	w8, w8, #0x1
  45d550:	stur	w8, [x29, #-252]
  45d554:	b	45d39c <ASN1_generate_nconf@plt+0x3ea9c>
  45d558:	mov	w8, #0x1                   	// #1
  45d55c:	ldr	x9, [sp, #584]
  45d560:	str	w8, [x9]
  45d564:	stur	wzr, [x29, #-252]
  45d568:	ldur	w8, [x29, #-252]
  45d56c:	mov	w9, w8
  45d570:	cmp	x9, #0x7
  45d574:	b.cs	45d6a4 <ASN1_generate_nconf@plt+0x3eda4>  // b.hs, b.nlast
  45d578:	ldur	w8, [x29, #-252]
  45d57c:	mov	w9, w8
  45d580:	add	x10, sp, #0x580
  45d584:	ldr	w8, [x10, x9, lsl #2]
  45d588:	cbnz	w8, 45d590 <ASN1_generate_nconf@plt+0x3ec90>
  45d58c:	b	45d694 <ASN1_generate_nconf@plt+0x3ed94>
  45d590:	ldr	x8, [sp, #584]
  45d594:	ldr	w9, [x8]
  45d598:	cbz	w9, 45d5c0 <ASN1_generate_nconf@plt+0x3ecc0>
  45d59c:	ldr	x8, [sp, #600]
  45d5a0:	ldr	w9, [x8]
  45d5a4:	cbnz	w9, 45d5c0 <ASN1_generate_nconf@plt+0x3ecc0>
  45d5a8:	adrp	x0, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45d5ac:	add	x0, x0, #0xb36
  45d5b0:	ldr	x1, [sp, #720]
  45d5b4:	bl	41e150 <printf@plt>
  45d5b8:	ldr	x8, [sp, #584]
  45d5bc:	str	wzr, [x8]
  45d5c0:	ldr	x8, [sp, #600]
  45d5c4:	ldr	w9, [x8]
  45d5c8:	cbz	w9, 45d61c <ASN1_generate_nconf@plt+0x3ed1c>
  45d5cc:	ldur	w1, [x29, #-252]
  45d5d0:	ldur	w8, [x29, #-252]
  45d5d4:	mov	w9, w8
  45d5d8:	ldr	x10, [sp, #1008]
  45d5dc:	ldr	w2, [x10, x9, lsl #2]
  45d5e0:	ldur	w8, [x29, #-252]
  45d5e4:	mov	w9, w8
  45d5e8:	mov	x11, #0x10                  	// #16
  45d5ec:	mul	x9, x11, x9
  45d5f0:	ldr	x12, [sp, #992]
  45d5f4:	ldr	d0, [x12, x9]
  45d5f8:	ldur	w8, [x29, #-252]
  45d5fc:	mov	w9, w8
  45d600:	mul	x9, x11, x9
  45d604:	add	x9, x12, x9
  45d608:	ldr	d1, [x9, #8]
  45d60c:	adrp	x0, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45d610:	add	x0, x0, #0xb5d
  45d614:	bl	41e150 <printf@plt>
  45d618:	b	45d694 <ASN1_generate_nconf@plt+0x3ed94>
  45d61c:	ldur	w8, [x29, #-252]
  45d620:	mov	w9, w8
  45d624:	ldr	x10, [sp, #1008]
  45d628:	ldr	w1, [x10, x9, lsl #2]
  45d62c:	ldur	w8, [x29, #-252]
  45d630:	mov	w9, w8
  45d634:	mov	x11, #0x10                  	// #16
  45d638:	mul	x9, x11, x9
  45d63c:	ldr	x12, [sp, #992]
  45d640:	ldr	d0, [x12, x9]
  45d644:	fmov	d1, #1.000000000000000000e+00
  45d648:	fdiv	d0, d1, d0
  45d64c:	ldur	w8, [x29, #-252]
  45d650:	mov	w9, w8
  45d654:	mul	x9, x11, x9
  45d658:	add	x9, x12, x9
  45d65c:	ldr	d2, [x9, #8]
  45d660:	fdiv	d1, d1, d2
  45d664:	ldur	w8, [x29, #-252]
  45d668:	mov	w9, w8
  45d66c:	mul	x9, x11, x9
  45d670:	ldr	d2, [x12, x9]
  45d674:	ldur	w8, [x29, #-252]
  45d678:	mov	w9, w8
  45d67c:	mul	x9, x11, x9
  45d680:	add	x9, x12, x9
  45d684:	ldr	d3, [x9, #8]
  45d688:	adrp	x0, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45d68c:	add	x0, x0, #0xb6e
  45d690:	bl	41e150 <printf@plt>
  45d694:	ldur	w8, [x29, #-252]
  45d698:	add	w8, w8, #0x1
  45d69c:	stur	w8, [x29, #-252]
  45d6a0:	b	45d568 <ASN1_generate_nconf@plt+0x3ec68>
  45d6a4:	mov	w8, #0x1                   	// #1
  45d6a8:	ldr	x9, [sp, #584]
  45d6ac:	str	w8, [x9]
  45d6b0:	stur	wzr, [x29, #-252]
  45d6b4:	ldur	w8, [x29, #-252]
  45d6b8:	mov	w9, w8
  45d6bc:	cmp	x9, #0x3
  45d6c0:	b.cs	45d7f0 <ASN1_generate_nconf@plt+0x3eef0>  // b.hs, b.nlast
  45d6c4:	ldur	w8, [x29, #-252]
  45d6c8:	mov	w9, w8
  45d6cc:	add	x10, sp, #0x570
  45d6d0:	ldr	w8, [x10, x9, lsl #2]
  45d6d4:	cbnz	w8, 45d6dc <ASN1_generate_nconf@plt+0x3eddc>
  45d6d8:	b	45d7e0 <ASN1_generate_nconf@plt+0x3eee0>
  45d6dc:	ldr	x8, [sp, #584]
  45d6e0:	ldr	w9, [x8]
  45d6e4:	cbz	w9, 45d70c <ASN1_generate_nconf@plt+0x3ee0c>
  45d6e8:	ldr	x8, [sp, #600]
  45d6ec:	ldr	w9, [x8]
  45d6f0:	cbnz	w9, 45d70c <ASN1_generate_nconf@plt+0x3ee0c>
  45d6f4:	adrp	x0, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45d6f8:	add	x0, x0, #0xb36
  45d6fc:	ldr	x1, [sp, #720]
  45d700:	bl	41e150 <printf@plt>
  45d704:	ldr	x8, [sp, #584]
  45d708:	str	wzr, [x8]
  45d70c:	ldr	x8, [sp, #600]
  45d710:	ldr	w9, [x8]
  45d714:	cbz	w9, 45d768 <ASN1_generate_nconf@plt+0x3ee68>
  45d718:	ldur	w1, [x29, #-252]
  45d71c:	ldur	w8, [x29, #-252]
  45d720:	mov	w9, w8
  45d724:	ldr	x10, [sp, #480]
  45d728:	ldr	w2, [x10, x9, lsl #2]
  45d72c:	ldur	w8, [x29, #-252]
  45d730:	mov	w9, w8
  45d734:	mov	x11, #0x10                  	// #16
  45d738:	mul	x9, x11, x9
  45d73c:	ldr	x12, [sp, #1016]
  45d740:	ldr	d0, [x12, x9]
  45d744:	ldur	w8, [x29, #-252]
  45d748:	mov	w9, w8
  45d74c:	mul	x9, x11, x9
  45d750:	add	x9, x12, x9
  45d754:	ldr	d1, [x9, #8]
  45d758:	adrp	x0, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45d75c:	add	x0, x0, #0xb96
  45d760:	bl	41e150 <printf@plt>
  45d764:	b	45d7e0 <ASN1_generate_nconf@plt+0x3eee0>
  45d768:	ldur	w8, [x29, #-252]
  45d76c:	mov	w9, w8
  45d770:	ldr	x10, [sp, #480]
  45d774:	ldr	w1, [x10, x9, lsl #2]
  45d778:	ldur	w8, [x29, #-252]
  45d77c:	mov	w9, w8
  45d780:	mov	x11, #0x10                  	// #16
  45d784:	mul	x9, x11, x9
  45d788:	ldr	x12, [sp, #1016]
  45d78c:	ldr	d0, [x12, x9]
  45d790:	fmov	d1, #1.000000000000000000e+00
  45d794:	fdiv	d0, d1, d0
  45d798:	ldur	w8, [x29, #-252]
  45d79c:	mov	w9, w8
  45d7a0:	mul	x9, x11, x9
  45d7a4:	add	x9, x12, x9
  45d7a8:	ldr	d2, [x9, #8]
  45d7ac:	fdiv	d1, d1, d2
  45d7b0:	ldur	w8, [x29, #-252]
  45d7b4:	mov	w9, w8
  45d7b8:	mul	x9, x11, x9
  45d7bc:	ldr	d2, [x12, x9]
  45d7c0:	ldur	w8, [x29, #-252]
  45d7c4:	mov	w9, w8
  45d7c8:	mul	x9, x11, x9
  45d7cc:	add	x9, x12, x9
  45d7d0:	ldr	d3, [x9, #8]
  45d7d4:	adrp	x0, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45d7d8:	add	x0, x0, #0xba7
  45d7dc:	bl	41e150 <printf@plt>
  45d7e0:	ldur	w8, [x29, #-252]
  45d7e4:	add	w8, w8, #0x1
  45d7e8:	stur	w8, [x29, #-252]
  45d7ec:	b	45d6b4 <ASN1_generate_nconf@plt+0x3edb4>
  45d7f0:	mov	w8, #0x1                   	// #1
  45d7f4:	ldr	x9, [sp, #584]
  45d7f8:	str	w8, [x9]
  45d7fc:	stur	wzr, [x29, #-252]
  45d800:	ldur	w8, [x29, #-252]
  45d804:	mov	w9, w8
  45d808:	cmp	x9, #0x16
  45d80c:	b.cs	45d960 <ASN1_generate_nconf@plt+0x3f060>  // b.hs, b.nlast
  45d810:	ldur	w8, [x29, #-252]
  45d814:	mov	w9, w8
  45d818:	add	x10, sp, #0x518
  45d81c:	ldr	w8, [x10, x9, lsl #2]
  45d820:	cbnz	w8, 45d828 <ASN1_generate_nconf@plt+0x3ef28>
  45d824:	b	45d950 <ASN1_generate_nconf@plt+0x3f050>
  45d828:	ldr	x8, [sp, #584]
  45d82c:	ldr	w9, [x8]
  45d830:	cbz	w9, 45d858 <ASN1_generate_nconf@plt+0x3ef58>
  45d834:	ldr	x8, [sp, #600]
  45d838:	ldr	w9, [x8]
  45d83c:	cbnz	w9, 45d858 <ASN1_generate_nconf@plt+0x3ef58>
  45d840:	adrp	x0, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45d844:	add	x0, x0, #0xbcf
  45d848:	ldr	x1, [sp, #720]
  45d84c:	bl	41e150 <printf@plt>
  45d850:	ldr	x8, [sp, #584]
  45d854:	str	wzr, [x8]
  45d858:	ldr	x8, [sp, #600]
  45d85c:	ldr	w9, [x8]
  45d860:	cbz	w9, 45d8bc <ASN1_generate_nconf@plt+0x3efbc>
  45d864:	ldur	w1, [x29, #-252]
  45d868:	ldur	w8, [x29, #-252]
  45d86c:	mov	w9, w8
  45d870:	mov	x10, #0x10                  	// #16
  45d874:	mul	x9, x10, x9
  45d878:	ldr	x11, [sp, #512]
  45d87c:	add	x9, x11, x9
  45d880:	ldr	w2, [x9, #12]
  45d884:	ldur	w8, [x29, #-252]
  45d888:	mov	w9, w8
  45d88c:	mul	x9, x10, x9
  45d890:	ldr	x12, [sp, #488]
  45d894:	ldr	d0, [x12, x9]
  45d898:	ldur	w8, [x29, #-252]
  45d89c:	mov	w9, w8
  45d8a0:	mul	x9, x10, x9
  45d8a4:	add	x9, x12, x9
  45d8a8:	ldr	d1, [x9, #8]
  45d8ac:	adrp	x0, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45d8b0:	add	x0, x0, #0xbf6
  45d8b4:	bl	41e150 <printf@plt>
  45d8b8:	b	45d950 <ASN1_generate_nconf@plt+0x3f050>
  45d8bc:	ldur	w8, [x29, #-252]
  45d8c0:	mov	w9, w8
  45d8c4:	mov	x10, #0x10                  	// #16
  45d8c8:	mul	x9, x10, x9
  45d8cc:	ldr	x11, [sp, #512]
  45d8d0:	add	x9, x11, x9
  45d8d4:	ldr	w1, [x9, #12]
  45d8d8:	ldur	w8, [x29, #-252]
  45d8dc:	mov	w9, w8
  45d8e0:	mul	x9, x10, x9
  45d8e4:	add	x9, x11, x9
  45d8e8:	ldr	x2, [x9]
  45d8ec:	ldur	w8, [x29, #-252]
  45d8f0:	mov	w9, w8
  45d8f4:	mul	x9, x10, x9
  45d8f8:	ldr	x12, [sp, #488]
  45d8fc:	ldr	d0, [x12, x9]
  45d900:	fmov	d1, #1.000000000000000000e+00
  45d904:	fdiv	d0, d1, d0
  45d908:	ldur	w8, [x29, #-252]
  45d90c:	mov	w9, w8
  45d910:	mul	x9, x10, x9
  45d914:	add	x9, x12, x9
  45d918:	ldr	d2, [x9, #8]
  45d91c:	fdiv	d1, d1, d2
  45d920:	ldur	w8, [x29, #-252]
  45d924:	mov	w9, w8
  45d928:	mul	x9, x10, x9
  45d92c:	ldr	d2, [x12, x9]
  45d930:	ldur	w8, [x29, #-252]
  45d934:	mov	w9, w8
  45d938:	mul	x9, x10, x9
  45d93c:	add	x9, x12, x9
  45d940:	ldr	d3, [x9, #8]
  45d944:	adrp	x0, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45d948:	add	x0, x0, #0xc07
  45d94c:	bl	41e150 <printf@plt>
  45d950:	ldur	w8, [x29, #-252]
  45d954:	add	w8, w8, #0x1
  45d958:	stur	w8, [x29, #-252]
  45d95c:	b	45d800 <ASN1_generate_nconf@plt+0x3ef00>
  45d960:	mov	w8, #0x1                   	// #1
  45d964:	ldr	x9, [sp, #584]
  45d968:	str	w8, [x9]
  45d96c:	stur	wzr, [x29, #-252]
  45d970:	ldur	w8, [x29, #-252]
  45d974:	mov	w9, w8
  45d978:	cmp	x9, #0x18
  45d97c:	b.cs	45da98 <ASN1_generate_nconf@plt+0x3f198>  // b.hs, b.nlast
  45d980:	ldur	w8, [x29, #-252]
  45d984:	mov	w9, w8
  45d988:	add	x10, sp, #0x4b8
  45d98c:	ldr	w8, [x10, x9, lsl #2]
  45d990:	cbnz	w8, 45d998 <ASN1_generate_nconf@plt+0x3f098>
  45d994:	b	45da88 <ASN1_generate_nconf@plt+0x3f188>
  45d998:	ldr	x8, [sp, #584]
  45d99c:	ldr	w9, [x8]
  45d9a0:	cbz	w9, 45d9c8 <ASN1_generate_nconf@plt+0x3f0c8>
  45d9a4:	ldr	x8, [sp, #600]
  45d9a8:	ldr	w9, [x8]
  45d9ac:	cbnz	w9, 45d9c8 <ASN1_generate_nconf@plt+0x3f0c8>
  45d9b0:	adrp	x0, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45d9b4:	add	x0, x0, #0xc36
  45d9b8:	ldr	x1, [sp, #720]
  45d9bc:	bl	41e150 <printf@plt>
  45d9c0:	ldr	x8, [sp, #584]
  45d9c4:	str	wzr, [x8]
  45d9c8:	ldr	x8, [sp, #600]
  45d9cc:	ldr	w9, [x8]
  45d9d0:	cbz	w9, 45da28 <ASN1_generate_nconf@plt+0x3f128>
  45d9d4:	ldur	w1, [x29, #-252]
  45d9d8:	ldur	w8, [x29, #-252]
  45d9dc:	mov	w9, w8
  45d9e0:	mov	x10, #0x10                  	// #16
  45d9e4:	mul	x9, x10, x9
  45d9e8:	ldr	x10, [sp, #512]
  45d9ec:	add	x9, x10, x9
  45d9f0:	ldr	w2, [x9, #12]
  45d9f4:	ldur	w8, [x29, #-252]
  45d9f8:	mov	w9, w8
  45d9fc:	ldr	x11, [sp, #504]
  45da00:	ldr	d0, [x11, x9, lsl #3]
  45da04:	ldur	w8, [x29, #-252]
  45da08:	mov	w9, w8
  45da0c:	ldr	d1, [x11, x9, lsl #3]
  45da10:	fmov	d2, #1.000000000000000000e+00
  45da14:	fdiv	d1, d2, d1
  45da18:	adrp	x0, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45da1c:	add	x0, x0, #0xc48
  45da20:	bl	41e150 <printf@plt>
  45da24:	b	45da88 <ASN1_generate_nconf@plt+0x3f188>
  45da28:	ldur	w8, [x29, #-252]
  45da2c:	mov	w9, w8
  45da30:	mov	x10, #0x10                  	// #16
  45da34:	mul	x9, x10, x9
  45da38:	ldr	x11, [sp, #512]
  45da3c:	add	x9, x11, x9
  45da40:	ldr	w1, [x9, #12]
  45da44:	ldur	w8, [x29, #-252]
  45da48:	mov	w9, w8
  45da4c:	mul	x9, x10, x9
  45da50:	add	x9, x11, x9
  45da54:	ldr	x2, [x9]
  45da58:	ldur	w8, [x29, #-252]
  45da5c:	mov	w9, w8
  45da60:	ldr	x10, [sp, #504]
  45da64:	ldr	d0, [x10, x9, lsl #3]
  45da68:	fmov	d1, #1.000000000000000000e+00
  45da6c:	fdiv	d0, d1, d0
  45da70:	ldur	w8, [x29, #-252]
  45da74:	mov	w9, w8
  45da78:	ldr	d1, [x10, x9, lsl #3]
  45da7c:	adrp	x0, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45da80:	add	x0, x0, #0xc59
  45da84:	bl	41e150 <printf@plt>
  45da88:	ldur	w8, [x29, #-252]
  45da8c:	add	w8, w8, #0x1
  45da90:	stur	w8, [x29, #-252]
  45da94:	b	45d970 <ASN1_generate_nconf@plt+0x3f070>
  45da98:	mov	w8, #0x1                   	// #1
  45da9c:	ldr	x9, [sp, #584]
  45daa0:	str	w8, [x9]
  45daa4:	stur	wzr, [x29, #-252]
  45daa8:	ldur	w8, [x29, #-252]
  45daac:	mov	w9, w8
  45dab0:	cmp	x9, #0x2
  45dab4:	b.cs	45dc24 <ASN1_generate_nconf@plt+0x3f324>  // b.hs, b.nlast
  45dab8:	ldur	w8, [x29, #-252]
  45dabc:	mov	w9, w8
  45dac0:	add	x10, sp, #0x4b0
  45dac4:	ldr	w8, [x10, x9, lsl #2]
  45dac8:	cbnz	w8, 45dad0 <ASN1_generate_nconf@plt+0x3f1d0>
  45dacc:	b	45dc14 <ASN1_generate_nconf@plt+0x3f314>
  45dad0:	ldr	x8, [sp, #584]
  45dad4:	ldr	w9, [x8]
  45dad8:	cbz	w9, 45db00 <ASN1_generate_nconf@plt+0x3f200>
  45dadc:	ldr	x8, [sp, #600]
  45dae0:	ldr	w9, [x8]
  45dae4:	cbnz	w9, 45db00 <ASN1_generate_nconf@plt+0x3f200>
  45dae8:	adrp	x0, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45daec:	add	x0, x0, #0xbcf
  45daf0:	ldr	x1, [sp, #720]
  45daf4:	bl	41e150 <printf@plt>
  45daf8:	ldr	x8, [sp, #584]
  45dafc:	str	wzr, [x8]
  45db00:	ldr	x8, [sp, #600]
  45db04:	ldr	w9, [x8]
  45db08:	cbz	w9, 45db7c <ASN1_generate_nconf@plt+0x3f27c>
  45db0c:	ldur	w1, [x29, #-252]
  45db10:	ldur	w8, [x29, #-252]
  45db14:	mov	w9, w8
  45db18:	mov	x10, #0x18                  	// #24
  45db1c:	mul	x9, x10, x9
  45db20:	ldr	x11, [sp, #544]
  45db24:	add	x9, x11, x9
  45db28:	ldr	w2, [x9, #12]
  45db2c:	ldur	w8, [x29, #-252]
  45db30:	mov	w9, w8
  45db34:	mul	x9, x10, x9
  45db38:	add	x9, x11, x9
  45db3c:	ldr	x3, [x9]
  45db40:	ldur	w8, [x29, #-252]
  45db44:	mov	w9, w8
  45db48:	mov	x10, #0x10                  	// #16
  45db4c:	mul	x9, x10, x9
  45db50:	ldr	x12, [sp, #528]
  45db54:	ldr	d0, [x12, x9]
  45db58:	ldur	w8, [x29, #-252]
  45db5c:	mov	w9, w8
  45db60:	mul	x9, x10, x9
  45db64:	add	x9, x12, x9
  45db68:	ldr	d1, [x9, #8]
  45db6c:	adrp	x0, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45db70:	add	x0, x0, #0xc7a
  45db74:	bl	41e150 <printf@plt>
  45db78:	b	45dc14 <ASN1_generate_nconf@plt+0x3f314>
  45db7c:	ldur	w8, [x29, #-252]
  45db80:	mov	w9, w8
  45db84:	mov	x10, #0x18                  	// #24
  45db88:	mul	x9, x10, x9
  45db8c:	ldr	x11, [sp, #544]
  45db90:	add	x9, x11, x9
  45db94:	ldr	w1, [x9, #12]
  45db98:	ldur	w8, [x29, #-252]
  45db9c:	mov	w9, w8
  45dba0:	mul	x9, x10, x9
  45dba4:	add	x9, x11, x9
  45dba8:	ldr	x2, [x9]
  45dbac:	ldur	w8, [x29, #-252]
  45dbb0:	mov	w9, w8
  45dbb4:	mov	x10, #0x10                  	// #16
  45dbb8:	mul	x9, x10, x9
  45dbbc:	ldr	x12, [sp, #528]
  45dbc0:	ldr	d0, [x12, x9]
  45dbc4:	fmov	d1, #1.000000000000000000e+00
  45dbc8:	fdiv	d0, d1, d0
  45dbcc:	ldur	w8, [x29, #-252]
  45dbd0:	mov	w9, w8
  45dbd4:	mul	x9, x10, x9
  45dbd8:	add	x9, x12, x9
  45dbdc:	ldr	d2, [x9, #8]
  45dbe0:	fdiv	d1, d1, d2
  45dbe4:	ldur	w8, [x29, #-252]
  45dbe8:	mov	w9, w8
  45dbec:	mul	x9, x10, x9
  45dbf0:	ldr	d2, [x12, x9]
  45dbf4:	ldur	w8, [x29, #-252]
  45dbf8:	mov	w9, w8
  45dbfc:	mul	x9, x10, x9
  45dc00:	add	x9, x12, x9
  45dc04:	ldr	d3, [x9, #8]
  45dc08:	adrp	x0, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  45dc0c:	add	x0, x0, #0xc8e
  45dc10:	bl	41e150 <printf@plt>
  45dc14:	ldur	w8, [x29, #-252]
  45dc18:	add	w8, w8, #0x1
  45dc1c:	stur	w8, [x29, #-252]
  45dc20:	b	45daa8 <ASN1_generate_nconf@plt+0x3f1a8>
  45dc24:	stur	wzr, [x29, #-216]
  45dc28:	ldr	x8, [sp, #608]
  45dc2c:	ldr	x0, [x8]
  45dc30:	bl	41e780 <ERR_print_errors@plt>
  45dc34:	stur	wzr, [x29, #-248]
  45dc38:	ldur	w8, [x29, #-248]
  45dc3c:	ldr	w9, [sp, #7244]
  45dc40:	cmp	w8, w9
  45dc44:	b.cs	45decc <ASN1_generate_nconf@plt+0x3f5cc>  // b.hs, b.nlast
  45dc48:	ldur	x8, [x29, #-40]
  45dc4c:	ldur	w9, [x29, #-248]
  45dc50:	mov	w10, w9
  45dc54:	mov	x11, #0x300                 	// #768
  45dc58:	mul	x10, x11, x10
  45dc5c:	add	x8, x8, x10
  45dc60:	ldr	x0, [x8, #32]
  45dc64:	ldr	x1, [sp, #976]
  45dc68:	mov	w2, #0xd1b                 	// #3355
  45dc6c:	str	x11, [sp, #16]
  45dc70:	bl	41b180 <CRYPTO_free@plt>
  45dc74:	ldur	x8, [x29, #-40]
  45dc78:	ldur	w9, [x29, #-248]
  45dc7c:	mov	w10, w9
  45dc80:	ldr	x11, [sp, #16]
  45dc84:	mul	x10, x11, x10
  45dc88:	add	x8, x8, x10
  45dc8c:	ldr	x0, [x8, #40]
  45dc90:	ldr	x1, [sp, #976]
  45dc94:	mov	w2, #0xd1c                 	// #3356
  45dc98:	bl	41b180 <CRYPTO_free@plt>
  45dc9c:	stur	wzr, [x29, #-252]
  45dca0:	ldur	w8, [x29, #-252]
  45dca4:	mov	w9, w8
  45dca8:	cmp	x9, #0x7
  45dcac:	b.cs	45dcf8 <ASN1_generate_nconf@plt+0x3f3f8>  // b.hs, b.nlast
  45dcb0:	ldur	x8, [x29, #-40]
  45dcb4:	ldur	w9, [x29, #-248]
  45dcb8:	mov	w10, w9
  45dcbc:	mov	x11, #0x300                 	// #768
  45dcc0:	mul	x10, x11, x10
  45dcc4:	add	x8, x8, x10
  45dcc8:	add	x8, x8, #0x48
  45dccc:	ldur	w9, [x29, #-252]
  45dcd0:	mov	w10, w9
  45dcd4:	mov	x11, #0x8                   	// #8
  45dcd8:	mul	x10, x11, x10
  45dcdc:	add	x8, x8, x10
  45dce0:	ldr	x0, [x8]
  45dce4:	bl	41dca0 <RSA_free@plt>
  45dce8:	ldur	w8, [x29, #-252]
  45dcec:	add	w8, w8, #0x1
  45dcf0:	stur	w8, [x29, #-252]
  45dcf4:	b	45dca0 <ASN1_generate_nconf@plt+0x3f3a0>
  45dcf8:	stur	wzr, [x29, #-252]
  45dcfc:	ldur	w8, [x29, #-252]
  45dd00:	mov	w9, w8
  45dd04:	cmp	x9, #0x3
  45dd08:	b.cs	45dd54 <ASN1_generate_nconf@plt+0x3f454>  // b.hs, b.nlast
  45dd0c:	ldur	x8, [x29, #-40]
  45dd10:	ldur	w9, [x29, #-248]
  45dd14:	mov	w10, w9
  45dd18:	mov	x11, #0x300                 	// #768
  45dd1c:	mul	x10, x11, x10
  45dd20:	add	x8, x8, x10
  45dd24:	add	x8, x8, #0x80
  45dd28:	ldur	w9, [x29, #-252]
  45dd2c:	mov	w10, w9
  45dd30:	mov	x11, #0x8                   	// #8
  45dd34:	mul	x10, x11, x10
  45dd38:	add	x8, x8, x10
  45dd3c:	ldr	x0, [x8]
  45dd40:	bl	41cd30 <DSA_free@plt>
  45dd44:	ldur	w8, [x29, #-252]
  45dd48:	add	w8, w8, #0x1
  45dd4c:	stur	w8, [x29, #-252]
  45dd50:	b	45dcfc <ASN1_generate_nconf@plt+0x3f3fc>
  45dd54:	stur	wzr, [x29, #-252]
  45dd58:	ldur	w8, [x29, #-252]
  45dd5c:	mov	w9, w8
  45dd60:	cmp	x9, #0x16
  45dd64:	b.cs	45ddb0 <ASN1_generate_nconf@plt+0x3f4b0>  // b.hs, b.nlast
  45dd68:	ldur	x8, [x29, #-40]
  45dd6c:	ldur	w9, [x29, #-248]
  45dd70:	mov	w10, w9
  45dd74:	mov	x11, #0x300                 	// #768
  45dd78:	mul	x10, x11, x10
  45dd7c:	add	x8, x8, x10
  45dd80:	add	x8, x8, #0x98
  45dd84:	ldur	w9, [x29, #-252]
  45dd88:	mov	w10, w9
  45dd8c:	mov	x11, #0x8                   	// #8
  45dd90:	mul	x10, x11, x10
  45dd94:	add	x8, x8, x10
  45dd98:	ldr	x0, [x8]
  45dd9c:	bl	4198e0 <EC_KEY_free@plt>
  45dda0:	ldur	w8, [x29, #-252]
  45dda4:	add	w8, w8, #0x1
  45dda8:	stur	w8, [x29, #-252]
  45ddac:	b	45dd58 <ASN1_generate_nconf@plt+0x3f458>
  45ddb0:	stur	wzr, [x29, #-252]
  45ddb4:	ldur	w8, [x29, #-252]
  45ddb8:	mov	w9, w8
  45ddbc:	cmp	x9, #0x18
  45ddc0:	b.cs	45de0c <ASN1_generate_nconf@plt+0x3f50c>  // b.hs, b.nlast
  45ddc4:	ldur	x8, [x29, #-40]
  45ddc8:	ldur	w9, [x29, #-248]
  45ddcc:	mov	w10, w9
  45ddd0:	mov	x11, #0x300                 	// #768
  45ddd4:	mul	x10, x11, x10
  45ddd8:	add	x8, x8, x10
  45dddc:	add	x8, x8, #0x148
  45dde0:	ldur	w9, [x29, #-252]
  45dde4:	mov	w10, w9
  45dde8:	mov	x11, #0x8                   	// #8
  45ddec:	mul	x10, x11, x10
  45ddf0:	add	x8, x8, x10
  45ddf4:	ldr	x0, [x8]
  45ddf8:	bl	41c380 <EVP_PKEY_CTX_free@plt>
  45ddfc:	ldur	w8, [x29, #-252]
  45de00:	add	w8, w8, #0x1
  45de04:	stur	w8, [x29, #-252]
  45de08:	b	45ddb4 <ASN1_generate_nconf@plt+0x3f4b4>
  45de0c:	stur	wzr, [x29, #-252]
  45de10:	ldur	w8, [x29, #-252]
  45de14:	mov	w9, w8
  45de18:	cmp	x9, #0x2
  45de1c:	b.cs	45de68 <ASN1_generate_nconf@plt+0x3f568>  // b.hs, b.nlast
  45de20:	ldur	x8, [x29, #-40]
  45de24:	ldur	w9, [x29, #-248]
  45de28:	mov	w10, w9
  45de2c:	mov	x11, #0x300                 	// #768
  45de30:	mul	x10, x11, x10
  45de34:	add	x8, x8, x10
  45de38:	add	x8, x8, #0x208
  45de3c:	ldur	w9, [x29, #-252]
  45de40:	mov	w10, w9
  45de44:	mov	x11, #0x8                   	// #8
  45de48:	mul	x10, x11, x10
  45de4c:	add	x8, x8, x10
  45de50:	ldr	x0, [x8]
  45de54:	bl	41d650 <EVP_MD_CTX_free@plt>
  45de58:	ldur	w8, [x29, #-252]
  45de5c:	add	w8, w8, #0x1
  45de60:	stur	w8, [x29, #-252]
  45de64:	b	45de10 <ASN1_generate_nconf@plt+0x3f510>
  45de68:	ldur	x8, [x29, #-40]
  45de6c:	ldur	w9, [x29, #-248]
  45de70:	mov	w10, w9
  45de74:	mov	x11, #0x300                 	// #768
  45de78:	mul	x10, x11, x10
  45de7c:	add	x8, x8, x10
  45de80:	ldr	x0, [x8, #536]
  45de84:	ldr	x1, [sp, #976]
  45de88:	mov	w2, #0xd2d                 	// #3373
  45de8c:	str	x11, [sp, #8]
  45de90:	bl	41b180 <CRYPTO_free@plt>
  45de94:	ldur	x8, [x29, #-40]
  45de98:	ldur	w9, [x29, #-248]
  45de9c:	mov	w10, w9
  45dea0:	ldr	x11, [sp, #8]
  45dea4:	mul	x10, x11, x10
  45dea8:	add	x8, x8, x10
  45deac:	ldr	x0, [x8, #544]
  45deb0:	ldr	x1, [sp, #976]
  45deb4:	mov	w2, #0xd2e                 	// #3374
  45deb8:	bl	41b180 <CRYPTO_free@plt>
  45debc:	ldur	w8, [x29, #-248]
  45dec0:	add	w8, w8, #0x1
  45dec4:	stur	w8, [x29, #-248]
  45dec8:	b	45dc38 <ASN1_generate_nconf@plt+0x3f338>
  45decc:	ldr	w8, [sp, #7240]
  45ded0:	cmp	w8, #0x0
  45ded4:	cset	w8, ls  // ls = plast
  45ded8:	tbnz	w8, #0, 45df20 <ASN1_generate_nconf@plt+0x3f620>
  45dedc:	stur	wzr, [x29, #-248]
  45dee0:	ldur	w8, [x29, #-248]
  45dee4:	ldr	w9, [sp, #7244]
  45dee8:	cmp	w8, w9
  45deec:	b.cs	45df20 <ASN1_generate_nconf@plt+0x3f620>  // b.hs, b.nlast
  45def0:	ldur	x8, [x29, #-40]
  45def4:	ldur	w9, [x29, #-248]
  45def8:	mov	w10, w9
  45defc:	mov	x11, #0x300                 	// #768
  45df00:	mul	x10, x11, x10
  45df04:	add	x8, x8, x10
  45df08:	ldr	x0, [x8, #8]
  45df0c:	bl	41a810 <ASYNC_WAIT_CTX_free@plt>
  45df10:	ldur	w8, [x29, #-248]
  45df14:	add	w8, w8, #0x1
  45df18:	stur	w8, [x29, #-248]
  45df1c:	b	45dee0 <ASN1_generate_nconf@plt+0x3f5e0>
  45df20:	ldur	w8, [x29, #-80]
  45df24:	cbz	w8, 45df2c <ASN1_generate_nconf@plt+0x3f62c>
  45df28:	bl	41d780 <ASYNC_cleanup_thread@plt>
  45df2c:	ldur	x0, [x29, #-40]
  45df30:	ldr	x1, [sp, #976]
  45df34:	mov	w2, #0xd3a                 	// #3386
  45df38:	bl	41b180 <CRYPTO_free@plt>
  45df3c:	ldur	x0, [x29, #-32]
  45df40:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  45df44:	ldur	w0, [x29, #-216]
  45df48:	add	sp, sp, #0x1, lsl #12
  45df4c:	add	sp, sp, #0xd50
  45df50:	ldp	x20, x19, [sp, #80]
  45df54:	ldp	x22, x21, [sp, #64]
  45df58:	ldp	x24, x23, [sp, #48]
  45df5c:	ldp	x26, x25, [sp, #32]
  45df60:	ldp	x28, x27, [sp, #16]
  45df64:	ldp	x29, x30, [sp], #96
  45df68:	ret
  45df6c:	sub	sp, sp, #0x40
  45df70:	stp	x29, x30, [sp, #48]
  45df74:	add	x29, sp, #0x30
  45df78:	stur	x0, [x29, #-16]
  45df7c:	str	x1, [sp, #24]
  45df80:	str	x2, [sp, #16]
  45df84:	str	w3, [sp, #12]
  45df88:	str	wzr, [sp, #8]
  45df8c:	ldr	w8, [sp, #8]
  45df90:	ldr	w9, [sp, #12]
  45df94:	cmp	w8, w9
  45df98:	b.cs	45dfe8 <ASN1_generate_nconf@plt+0x3f6e8>  // b.hs, b.nlast
  45df9c:	ldur	x0, [x29, #-16]
  45dfa0:	ldr	x8, [sp, #16]
  45dfa4:	ldr	x1, [x8]
  45dfa8:	bl	41d200 <strcmp@plt>
  45dfac:	cbnz	w0, 45dfcc <ASN1_generate_nconf@plt+0x3f6cc>
  45dfb0:	ldr	x8, [sp, #16]
  45dfb4:	ldr	w9, [x8, #8]
  45dfb8:	ldr	x8, [sp, #24]
  45dfbc:	str	w9, [x8]
  45dfc0:	mov	w9, #0x1                   	// #1
  45dfc4:	stur	w9, [x29, #-4]
  45dfc8:	b	45dfec <ASN1_generate_nconf@plt+0x3f6ec>
  45dfcc:	ldr	w8, [sp, #8]
  45dfd0:	add	w8, w8, #0x1
  45dfd4:	str	w8, [sp, #8]
  45dfd8:	ldr	x9, [sp, #16]
  45dfdc:	add	x9, x9, #0x10
  45dfe0:	str	x9, [sp, #16]
  45dfe4:	b	45df8c <ASN1_generate_nconf@plt+0x3f68c>
  45dfe8:	stur	wzr, [x29, #-4]
  45dfec:	ldur	w0, [x29, #-4]
  45dff0:	ldp	x29, x30, [sp, #48]
  45dff4:	add	sp, sp, #0x40
  45dff8:	ret
  45dffc:	stp	x29, x30, [sp, #-32]!
  45e000:	str	x28, [sp, #16]
  45e004:	mov	x29, sp
  45e008:	sub	sp, sp, #0x510
  45e00c:	mov	x8, #0x4                   	// #4
  45e010:	adrp	x9, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45e014:	add	x9, x9, #0x1dc
  45e018:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45e01c:	add	x10, x10, #0xc0
  45e020:	adrp	x11, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45e024:	add	x11, x11, #0x440
  45e028:	stur	w0, [x29, #-8]
  45e02c:	stur	w1, [x29, #-12]
  45e030:	ldursw	x12, [x29, #-8]
  45e034:	mul	x8, x8, x12
  45e038:	mov	w0, w8
  45e03c:	mov	x1, x9
  45e040:	str	x10, [sp, #128]
  45e044:	str	x11, [sp, #120]
  45e048:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  45e04c:	stur	x0, [x29, #-32]
  45e050:	stur	wzr, [x29, #-16]
  45e054:	ldur	w8, [x29, #-16]
  45e058:	ldur	w9, [x29, #-8]
  45e05c:	cmp	w8, w9
  45e060:	b.ge	45e190 <ASN1_generate_nconf@plt+0x3f890>  // b.tcont
  45e064:	sub	x0, x29, #0x18
  45e068:	bl	419ab0 <pipe@plt>
  45e06c:	mov	w8, #0xffffffff            	// #-1
  45e070:	cmp	w0, w8
  45e074:	b.ne	45e098 <ASN1_generate_nconf@plt+0x3f798>  // b.any
  45e078:	ldr	x8, [sp, #128]
  45e07c:	ldr	x0, [x8]
  45e080:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45e084:	add	x1, x1, #0x1f3
  45e088:	bl	4196e0 <BIO_printf@plt>
  45e08c:	mov	w9, #0x1                   	// #1
  45e090:	mov	w0, w9
  45e094:	bl	41abc0 <exit@plt>
  45e098:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45e09c:	add	x8, x8, #0xfe8
  45e0a0:	ldr	x0, [x8]
  45e0a4:	bl	41b910 <fflush@plt>
  45e0a8:	ldr	x8, [sp, #128]
  45e0ac:	ldr	x9, [x8]
  45e0b0:	mov	x0, x9
  45e0b4:	mov	w1, #0xb                   	// #11
  45e0b8:	mov	x9, xzr
  45e0bc:	mov	x2, x9
  45e0c0:	mov	x3, x9
  45e0c4:	bl	41de30 <BIO_ctrl@plt>
  45e0c8:	bl	41c000 <fork@plt>
  45e0cc:	cbz	w0, 45e0ec <ASN1_generate_nconf@plt+0x3f7ec>
  45e0d0:	ldur	w0, [x29, #-20]
  45e0d4:	bl	41e1d0 <close@plt>
  45e0d8:	ldur	w8, [x29, #-24]
  45e0dc:	ldur	x9, [x29, #-32]
  45e0e0:	ldursw	x10, [x29, #-16]
  45e0e4:	str	w8, [x9, x10, lsl #2]
  45e0e8:	b	45e170 <ASN1_generate_nconf@plt+0x3f870>
  45e0ec:	ldur	w0, [x29, #-24]
  45e0f0:	bl	41e1d0 <close@plt>
  45e0f4:	mov	w8, #0x1                   	// #1
  45e0f8:	mov	w0, w8
  45e0fc:	bl	41e1d0 <close@plt>
  45e100:	ldur	w8, [x29, #-20]
  45e104:	mov	w0, w8
  45e108:	bl	41b1b0 <dup@plt>
  45e10c:	mov	w8, #0xffffffff            	// #-1
  45e110:	cmp	w0, w8
  45e114:	b.ne	45e138 <ASN1_generate_nconf@plt+0x3f838>  // b.any
  45e118:	ldr	x8, [sp, #128]
  45e11c:	ldr	x0, [x8]
  45e120:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45e124:	add	x1, x1, #0x201
  45e128:	bl	4196e0 <BIO_printf@plt>
  45e12c:	mov	w9, #0x1                   	// #1
  45e130:	mov	w0, w9
  45e134:	bl	41abc0 <exit@plt>
  45e138:	ldur	w0, [x29, #-20]
  45e13c:	bl	41e1d0 <close@plt>
  45e140:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45e144:	add	x8, x8, #0xb74
  45e148:	mov	w9, #0x1                   	// #1
  45e14c:	str	w9, [x8]
  45e150:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45e154:	add	x8, x8, #0x1bc
  45e158:	str	wzr, [x8]
  45e15c:	ldur	x8, [x29, #-32]
  45e160:	mov	x0, x8
  45e164:	bl	41de10 <free@plt>
  45e168:	stur	wzr, [x29, #-4]
  45e16c:	b	45e730 <ASN1_generate_nconf@plt+0x3fe30>
  45e170:	ldur	w1, [x29, #-16]
  45e174:	adrp	x0, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45e178:	add	x0, x0, #0x20d
  45e17c:	bl	41e150 <printf@plt>
  45e180:	ldur	w8, [x29, #-16]
  45e184:	add	w8, w8, #0x1
  45e188:	stur	w8, [x29, #-16]
  45e18c:	b	45e054 <ASN1_generate_nconf@plt+0x3f754>
  45e190:	stur	wzr, [x29, #-16]
  45e194:	ldur	w8, [x29, #-16]
  45e198:	ldur	w9, [x29, #-8]
  45e19c:	cmp	w8, w9
  45e1a0:	b.ge	45e720 <ASN1_generate_nconf@plt+0x3fe20>  // b.tcont
  45e1a4:	ldur	x8, [x29, #-32]
  45e1a8:	ldursw	x9, [x29, #-16]
  45e1ac:	ldr	w0, [x8, x9, lsl #2]
  45e1b0:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  45e1b4:	add	x1, x1, #0x45a
  45e1b8:	bl	419c50 <fdopen@plt>
  45e1bc:	stur	x0, [x29, #-40]
  45e1c0:	ldur	x2, [x29, #-40]
  45e1c4:	add	x0, sp, #0xe8
  45e1c8:	mov	w1, #0x400                 	// #1024
  45e1cc:	bl	419a30 <fgets@plt>
  45e1d0:	cbz	x0, 45e708 <ASN1_generate_nconf@plt+0x3fe08>
  45e1d4:	add	x0, sp, #0xe8
  45e1d8:	mov	w1, #0xa                   	// #10
  45e1dc:	bl	41d7e0 <strchr@plt>
  45e1e0:	str	x0, [sp, #224]
  45e1e4:	ldr	x8, [sp, #224]
  45e1e8:	cbz	x8, 45e1f8 <ASN1_generate_nconf@plt+0x3f8f8>
  45e1ec:	ldr	x8, [sp, #224]
  45e1f0:	mov	w9, #0x0                   	// #0
  45e1f4:	strb	w9, [x8]
  45e1f8:	ldrb	w8, [sp, #232]
  45e1fc:	cmp	w8, #0x2b
  45e200:	b.eq	45e224 <ASN1_generate_nconf@plt+0x3f924>  // b.none
  45e204:	ldr	x8, [sp, #128]
  45e208:	ldr	x0, [x8]
  45e20c:	ldur	w3, [x29, #-16]
  45e210:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45e214:	add	x1, x1, #0x21e
  45e218:	add	x2, sp, #0xe8
  45e21c:	bl	4196e0 <BIO_printf@plt>
  45e220:	b	45e1c0 <ASN1_generate_nconf@plt+0x3f8c0>
  45e224:	ldur	w2, [x29, #-16]
  45e228:	adrp	x0, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45e22c:	add	x0, x0, #0x248
  45e230:	add	x8, sp, #0xe8
  45e234:	mov	x1, x8
  45e238:	str	x8, [sp, #112]
  45e23c:	bl	41e150 <printf@plt>
  45e240:	ldr	x8, [sp, #112]
  45e244:	mov	x0, x8
  45e248:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45e24c:	add	x1, x1, #0x259
  45e250:	mov	x2, #0x3                   	// #3
  45e254:	bl	41b3f0 <strncmp@plt>
  45e258:	cbnz	w0, 45e2fc <ASN1_generate_nconf@plt+0x3f9fc>
  45e25c:	add	x8, sp, #0xe8
  45e260:	add	x8, x8, #0x3
  45e264:	add	x9, sp, #0xe0
  45e268:	str	x8, [sp, #224]
  45e26c:	mov	x0, x9
  45e270:	ldr	x1, [sp, #120]
  45e274:	str	x9, [sp, #104]
  45e278:	bl	4618b0 <ASN1_generate_nconf@plt+0x42fb0>
  45e27c:	bl	41a130 <atoi@plt>
  45e280:	str	w0, [sp, #220]
  45e284:	ldr	x0, [sp, #104]
  45e288:	ldr	x1, [sp, #120]
  45e28c:	bl	4618b0 <ASN1_generate_nconf@plt+0x42fb0>
  45e290:	str	wzr, [sp, #216]
  45e294:	ldr	w8, [sp, #216]
  45e298:	ldur	w9, [x29, #-12]
  45e29c:	cmp	w8, w9
  45e2a0:	b.ge	45e2f8 <ASN1_generate_nconf@plt+0x3f9f8>  // b.tcont
  45e2a4:	add	x0, sp, #0xe0
  45e2a8:	ldr	x1, [sp, #120]
  45e2ac:	bl	4618b0 <ASN1_generate_nconf@plt+0x42fb0>
  45e2b0:	bl	41c750 <atof@plt>
  45e2b4:	ldrsw	x8, [sp, #220]
  45e2b8:	mov	x9, #0x30                  	// #48
  45e2bc:	mul	x8, x9, x8
  45e2c0:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45e2c4:	add	x9, x9, #0xca0
  45e2c8:	add	x8, x9, x8
  45e2cc:	ldrsw	x9, [sp, #216]
  45e2d0:	mov	x10, #0x8                   	// #8
  45e2d4:	mul	x9, x10, x9
  45e2d8:	add	x8, x8, x9
  45e2dc:	ldr	d1, [x8]
  45e2e0:	fadd	d0, d1, d0
  45e2e4:	str	d0, [x8]
  45e2e8:	ldr	w8, [sp, #216]
  45e2ec:	add	w8, w8, #0x1
  45e2f0:	str	w8, [sp, #216]
  45e2f4:	b	45e294 <ASN1_generate_nconf@plt+0x3f994>
  45e2f8:	b	45e704 <ASN1_generate_nconf@plt+0x3fe04>
  45e2fc:	add	x0, sp, #0xe8
  45e300:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45e304:	add	x1, x1, #0x25d
  45e308:	mov	x2, #0x4                   	// #4
  45e30c:	bl	41b3f0 <strncmp@plt>
  45e310:	cbnz	w0, 45e3cc <ASN1_generate_nconf@plt+0x3facc>
  45e314:	add	x8, sp, #0xe8
  45e318:	add	x8, x8, #0x4
  45e31c:	add	x9, sp, #0xe0
  45e320:	str	x8, [sp, #224]
  45e324:	mov	x0, x9
  45e328:	ldr	x1, [sp, #120]
  45e32c:	str	x9, [sp, #96]
  45e330:	bl	4618b0 <ASN1_generate_nconf@plt+0x42fb0>
  45e334:	bl	41a130 <atoi@plt>
  45e338:	str	w0, [sp, #212]
  45e33c:	ldr	x0, [sp, #96]
  45e340:	ldr	x1, [sp, #120]
  45e344:	bl	4618b0 <ASN1_generate_nconf@plt+0x42fb0>
  45e348:	ldr	x8, [sp, #96]
  45e34c:	mov	x0, x8
  45e350:	ldr	x1, [sp, #120]
  45e354:	bl	4618b0 <ASN1_generate_nconf@plt+0x42fb0>
  45e358:	bl	41c750 <atof@plt>
  45e35c:	str	d0, [sp, #200]
  45e360:	ldr	d0, [sp, #200]
  45e364:	ldrsw	x8, [sp, #212]
  45e368:	mov	x9, #0x10                  	// #16
  45e36c:	mul	x8, x9, x8
  45e370:	adrp	x10, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45e374:	add	x10, x10, #0x750
  45e378:	add	x8, x10, x8
  45e37c:	ldr	d1, [x8]
  45e380:	fadd	d0, d1, d0
  45e384:	str	d0, [x8]
  45e388:	ldr	x0, [sp, #96]
  45e38c:	ldr	x1, [sp, #120]
  45e390:	str	x9, [sp, #88]
  45e394:	str	x10, [sp, #80]
  45e398:	bl	4618b0 <ASN1_generate_nconf@plt+0x42fb0>
  45e39c:	bl	41c750 <atof@plt>
  45e3a0:	str	d0, [sp, #200]
  45e3a4:	ldr	d0, [sp, #200]
  45e3a8:	ldrsw	x8, [sp, #212]
  45e3ac:	ldr	x9, [sp, #88]
  45e3b0:	mul	x8, x9, x8
  45e3b4:	ldr	x10, [sp, #80]
  45e3b8:	add	x8, x10, x8
  45e3bc:	ldr	d1, [x8, #8]
  45e3c0:	fadd	d0, d1, d0
  45e3c4:	str	d0, [x8, #8]
  45e3c8:	b	45e704 <ASN1_generate_nconf@plt+0x3fe04>
  45e3cc:	add	x0, sp, #0xe8
  45e3d0:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45e3d4:	add	x1, x1, #0x262
  45e3d8:	mov	x2, #0x4                   	// #4
  45e3dc:	bl	41b3f0 <strncmp@plt>
  45e3e0:	cbnz	w0, 45e49c <ASN1_generate_nconf@plt+0x3fb9c>
  45e3e4:	add	x8, sp, #0xe8
  45e3e8:	add	x8, x8, #0x4
  45e3ec:	add	x9, sp, #0xe0
  45e3f0:	str	x8, [sp, #224]
  45e3f4:	mov	x0, x9
  45e3f8:	ldr	x1, [sp, #120]
  45e3fc:	str	x9, [sp, #72]
  45e400:	bl	4618b0 <ASN1_generate_nconf@plt+0x42fb0>
  45e404:	bl	41a130 <atoi@plt>
  45e408:	str	w0, [sp, #196]
  45e40c:	ldr	x0, [sp, #72]
  45e410:	ldr	x1, [sp, #120]
  45e414:	bl	4618b0 <ASN1_generate_nconf@plt+0x42fb0>
  45e418:	ldr	x8, [sp, #72]
  45e41c:	mov	x0, x8
  45e420:	ldr	x1, [sp, #120]
  45e424:	bl	4618b0 <ASN1_generate_nconf@plt+0x42fb0>
  45e428:	bl	41c750 <atof@plt>
  45e42c:	str	d0, [sp, #184]
  45e430:	ldr	d0, [sp, #184]
  45e434:	ldrsw	x8, [sp, #196]
  45e438:	mov	x9, #0x10                  	// #16
  45e43c:	mul	x8, x9, x8
  45e440:	adrp	x10, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45e444:	add	x10, x10, #0x7f0
  45e448:	add	x8, x10, x8
  45e44c:	ldr	d1, [x8]
  45e450:	fadd	d0, d1, d0
  45e454:	str	d0, [x8]
  45e458:	ldr	x0, [sp, #72]
  45e45c:	ldr	x1, [sp, #120]
  45e460:	str	x9, [sp, #64]
  45e464:	str	x10, [sp, #56]
  45e468:	bl	4618b0 <ASN1_generate_nconf@plt+0x42fb0>
  45e46c:	bl	41c750 <atof@plt>
  45e470:	str	d0, [sp, #184]
  45e474:	ldr	d0, [sp, #184]
  45e478:	ldrsw	x8, [sp, #196]
  45e47c:	ldr	x9, [sp, #64]
  45e480:	mul	x8, x9, x8
  45e484:	ldr	x10, [sp, #56]
  45e488:	add	x8, x10, x8
  45e48c:	ldr	d1, [x8, #8]
  45e490:	fadd	d0, d1, d0
  45e494:	str	d0, [x8, #8]
  45e498:	b	45e704 <ASN1_generate_nconf@plt+0x3fe04>
  45e49c:	add	x0, sp, #0xe8
  45e4a0:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45e4a4:	add	x1, x1, #0x267
  45e4a8:	mov	x2, #0x4                   	// #4
  45e4ac:	bl	41b3f0 <strncmp@plt>
  45e4b0:	cbnz	w0, 45e56c <ASN1_generate_nconf@plt+0x3fc6c>
  45e4b4:	add	x8, sp, #0xe8
  45e4b8:	add	x8, x8, #0x4
  45e4bc:	add	x9, sp, #0xe0
  45e4c0:	str	x8, [sp, #224]
  45e4c4:	mov	x0, x9
  45e4c8:	ldr	x1, [sp, #120]
  45e4cc:	str	x9, [sp, #48]
  45e4d0:	bl	4618b0 <ASN1_generate_nconf@plt+0x42fb0>
  45e4d4:	bl	41a130 <atoi@plt>
  45e4d8:	str	w0, [sp, #180]
  45e4dc:	ldr	x0, [sp, #48]
  45e4e0:	ldr	x1, [sp, #120]
  45e4e4:	bl	4618b0 <ASN1_generate_nconf@plt+0x42fb0>
  45e4e8:	ldr	x8, [sp, #48]
  45e4ec:	mov	x0, x8
  45e4f0:	ldr	x1, [sp, #120]
  45e4f4:	bl	4618b0 <ASN1_generate_nconf@plt+0x42fb0>
  45e4f8:	bl	41c750 <atof@plt>
  45e4fc:	str	d0, [sp, #168]
  45e500:	ldr	d0, [sp, #168]
  45e504:	ldrsw	x8, [sp, #180]
  45e508:	mov	x9, #0x10                  	// #16
  45e50c:	mul	x8, x9, x8
  45e510:	adrp	x10, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45e514:	add	x10, x10, #0x980
  45e518:	add	x8, x10, x8
  45e51c:	ldr	d1, [x8]
  45e520:	fadd	d0, d1, d0
  45e524:	str	d0, [x8]
  45e528:	ldr	x0, [sp, #48]
  45e52c:	ldr	x1, [sp, #120]
  45e530:	str	x9, [sp, #40]
  45e534:	str	x10, [sp, #32]
  45e538:	bl	4618b0 <ASN1_generate_nconf@plt+0x42fb0>
  45e53c:	bl	41c750 <atof@plt>
  45e540:	str	d0, [sp, #168]
  45e544:	ldr	d0, [sp, #168]
  45e548:	ldrsw	x8, [sp, #180]
  45e54c:	ldr	x9, [sp, #40]
  45e550:	mul	x8, x9, x8
  45e554:	ldr	x10, [sp, #32]
  45e558:	add	x8, x10, x8
  45e55c:	ldr	d1, [x8, #8]
  45e560:	fadd	d0, d1, d0
  45e564:	str	d0, [x8, #8]
  45e568:	b	45e704 <ASN1_generate_nconf@plt+0x3fe04>
  45e56c:	add	x0, sp, #0xe8
  45e570:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45e574:	add	x1, x1, #0x26c
  45e578:	mov	x2, #0x4                   	// #4
  45e57c:	bl	41b3f0 <strncmp@plt>
  45e580:	cbnz	w0, 45e5fc <ASN1_generate_nconf@plt+0x3fcfc>
  45e584:	add	x8, sp, #0xe8
  45e588:	add	x8, x8, #0x4
  45e58c:	add	x9, sp, #0xe0
  45e590:	str	x8, [sp, #224]
  45e594:	mov	x0, x9
  45e598:	ldr	x1, [sp, #120]
  45e59c:	str	x9, [sp, #24]
  45e5a0:	bl	4618b0 <ASN1_generate_nconf@plt+0x42fb0>
  45e5a4:	bl	41a130 <atoi@plt>
  45e5a8:	str	w0, [sp, #164]
  45e5ac:	ldr	x0, [sp, #24]
  45e5b0:	ldr	x1, [sp, #120]
  45e5b4:	bl	4618b0 <ASN1_generate_nconf@plt+0x42fb0>
  45e5b8:	ldr	x8, [sp, #24]
  45e5bc:	mov	x0, x8
  45e5c0:	ldr	x1, [sp, #120]
  45e5c4:	bl	4618b0 <ASN1_generate_nconf@plt+0x42fb0>
  45e5c8:	bl	41c750 <atof@plt>
  45e5cc:	str	d0, [sp, #152]
  45e5d0:	ldr	d0, [sp, #152]
  45e5d4:	ldrsw	x8, [sp, #164]
  45e5d8:	mov	x9, #0x8                   	// #8
  45e5dc:	mul	x8, x9, x8
  45e5e0:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45e5e4:	add	x9, x9, #0xba0
  45e5e8:	add	x8, x9, x8
  45e5ec:	ldr	d1, [x8]
  45e5f0:	fadd	d0, d1, d0
  45e5f4:	str	d0, [x8]
  45e5f8:	b	45e704 <ASN1_generate_nconf@plt+0x3fe04>
  45e5fc:	add	x0, sp, #0xe8
  45e600:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45e604:	add	x1, x1, #0x271
  45e608:	mov	x2, #0x4                   	// #4
  45e60c:	bl	41b3f0 <strncmp@plt>
  45e610:	cbnz	w0, 45e6cc <ASN1_generate_nconf@plt+0x3fdcc>
  45e614:	add	x8, sp, #0xe8
  45e618:	add	x8, x8, #0x4
  45e61c:	add	x9, sp, #0xe0
  45e620:	str	x8, [sp, #224]
  45e624:	mov	x0, x9
  45e628:	ldr	x1, [sp, #120]
  45e62c:	str	x9, [sp, #16]
  45e630:	bl	4618b0 <ASN1_generate_nconf@plt+0x42fb0>
  45e634:	bl	41a130 <atoi@plt>
  45e638:	str	w0, [sp, #148]
  45e63c:	ldr	x0, [sp, #16]
  45e640:	ldr	x1, [sp, #120]
  45e644:	bl	4618b0 <ASN1_generate_nconf@plt+0x42fb0>
  45e648:	ldr	x8, [sp, #16]
  45e64c:	mov	x0, x8
  45e650:	ldr	x1, [sp, #120]
  45e654:	bl	4618b0 <ASN1_generate_nconf@plt+0x42fb0>
  45e658:	bl	41c750 <atof@plt>
  45e65c:	str	d0, [sp, #136]
  45e660:	ldr	d0, [sp, #136]
  45e664:	ldrsw	x8, [sp, #148]
  45e668:	mov	x9, #0x10                  	// #16
  45e66c:	mul	x8, x9, x8
  45e670:	adrp	x10, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45e674:	add	x10, x10, #0xc80
  45e678:	add	x8, x10, x8
  45e67c:	ldr	d1, [x8]
  45e680:	fadd	d0, d1, d0
  45e684:	str	d0, [x8]
  45e688:	ldr	x0, [sp, #16]
  45e68c:	ldr	x1, [sp, #120]
  45e690:	str	x9, [sp, #8]
  45e694:	str	x10, [sp]
  45e698:	bl	4618b0 <ASN1_generate_nconf@plt+0x42fb0>
  45e69c:	bl	41c750 <atof@plt>
  45e6a0:	str	d0, [sp, #136]
  45e6a4:	ldr	d0, [sp, #136]
  45e6a8:	ldrsw	x8, [sp, #148]
  45e6ac:	ldr	x9, [sp, #8]
  45e6b0:	mul	x8, x9, x8
  45e6b4:	ldr	x10, [sp]
  45e6b8:	add	x8, x10, x8
  45e6bc:	ldr	d1, [x8, #8]
  45e6c0:	fadd	d0, d1, d0
  45e6c4:	str	d0, [x8, #8]
  45e6c8:	b	45e704 <ASN1_generate_nconf@plt+0x3fe04>
  45e6cc:	add	x0, sp, #0xe8
  45e6d0:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45e6d4:	add	x1, x1, #0x276
  45e6d8:	mov	x2, #0x3                   	// #3
  45e6dc:	bl	41b3f0 <strncmp@plt>
  45e6e0:	cbnz	w0, 45e6e8 <ASN1_generate_nconf@plt+0x3fde8>
  45e6e4:	b	45e704 <ASN1_generate_nconf@plt+0x3fe04>
  45e6e8:	ldr	x8, [sp, #128]
  45e6ec:	ldr	x0, [x8]
  45e6f0:	ldur	w3, [x29, #-16]
  45e6f4:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45e6f8:	add	x1, x1, #0x27a
  45e6fc:	add	x2, sp, #0xe8
  45e700:	bl	4196e0 <BIO_printf@plt>
  45e704:	b	45e1c0 <ASN1_generate_nconf@plt+0x3f8c0>
  45e708:	ldur	x0, [x29, #-40]
  45e70c:	bl	41cd20 <fclose@plt>
  45e710:	ldur	w8, [x29, #-16]
  45e714:	add	w8, w8, #0x1
  45e718:	stur	w8, [x29, #-16]
  45e71c:	b	45e194 <ASN1_generate_nconf@plt+0x3f894>
  45e720:	ldur	x0, [x29, #-32]
  45e724:	bl	41de10 <free@plt>
  45e728:	mov	w8, #0x1                   	// #1
  45e72c:	stur	w8, [x29, #-4]
  45e730:	ldur	w0, [x29, #-4]
  45e734:	add	sp, sp, #0x510
  45e738:	ldr	x28, [sp, #16]
  45e73c:	ldp	x29, x30, [sp], #32
  45e740:	ret
  45e744:	sub	sp, sp, #0x20
  45e748:	stp	x29, x30, [sp, #16]
  45e74c:	add	x29, sp, #0x10
  45e750:	mov	w8, #0xe                   	// #14
  45e754:	adrp	x1, 45e000 <ASN1_generate_nconf@plt+0x3f700>
  45e758:	add	x1, x1, #0x744
  45e75c:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45e760:	add	x9, x9, #0x6b0
  45e764:	stur	w0, [x29, #-4]
  45e768:	mov	w0, w8
  45e76c:	str	x9, [sp]
  45e770:	bl	41bed0 <signal@plt>
  45e774:	ldr	x9, [sp]
  45e778:	str	wzr, [x9]
  45e77c:	ldp	x29, x30, [sp, #16]
  45e780:	add	sp, sp, #0x20
  45e784:	ret
  45e788:	sub	sp, sp, #0x50
  45e78c:	stp	x29, x30, [sp, #64]
  45e790:	add	x29, sp, #0x40
  45e794:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45e798:	add	x8, x8, #0xc0
  45e79c:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45e7a0:	add	x9, x9, #0xb74
  45e7a4:	adrp	x10, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45e7a8:	add	x10, x10, #0x14c
  45e7ac:	adrp	x11, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45e7b0:	add	x11, x11, #0x15a
  45e7b4:	mov	w12, #0xb                   	// #11
  45e7b8:	mov	x13, xzr
  45e7bc:	mov	x4, x13
  45e7c0:	stur	x0, [x29, #-8]
  45e7c4:	stur	x1, [x29, #-16]
  45e7c8:	stur	w2, [x29, #-20]
  45e7cc:	stur	w3, [x29, #-24]
  45e7d0:	ldr	x0, [x8]
  45e7d4:	ldr	w14, [x9]
  45e7d8:	cmp	w14, #0x0
  45e7dc:	csel	x1, x10, x11, ne  // ne = any
  45e7e0:	ldur	x2, [x29, #-8]
  45e7e4:	ldur	w3, [x29, #-24]
  45e7e8:	ldur	w14, [x29, #-20]
  45e7ec:	str	x4, [sp, #32]
  45e7f0:	mov	w4, w14
  45e7f4:	str	x8, [sp, #24]
  45e7f8:	str	w12, [sp, #20]
  45e7fc:	str	x13, [sp, #8]
  45e800:	bl	4196e0 <BIO_printf@plt>
  45e804:	ldr	x8, [sp, #24]
  45e808:	ldr	x9, [x8]
  45e80c:	mov	x0, x9
  45e810:	ldr	w1, [sp, #20]
  45e814:	ldr	x2, [sp, #8]
  45e818:	ldr	x3, [sp, #32]
  45e81c:	bl	41de30 <BIO_ctrl@plt>
  45e820:	ldur	w12, [x29, #-24]
  45e824:	mov	w0, w12
  45e828:	bl	419c10 <alarm@plt>
  45e82c:	ldp	x29, x30, [sp, #64]
  45e830:	add	sp, sp, #0x50
  45e834:	ret
  45e838:	sub	sp, sp, #0x20
  45e83c:	stp	x29, x30, [sp, #16]
  45e840:	add	x29, sp, #0x10
  45e844:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45e848:	add	x8, x8, #0x1bc
  45e84c:	stur	w0, [x29, #-4]
  45e850:	ldur	w0, [x29, #-4]
  45e854:	ldr	w1, [x8]
  45e858:	bl	46f3a0 <ASN1_generate_nconf@plt+0x50aa0>
  45e85c:	str	d0, [sp]
  45e860:	ldur	w9, [x29, #-4]
  45e864:	cmp	w9, #0x1
  45e868:	b.ne	45e878 <ASN1_generate_nconf@plt+0x3ff78>  // b.any
  45e86c:	mov	w8, wzr
  45e870:	mov	w0, w8
  45e874:	bl	419c10 <alarm@plt>
  45e878:	ldr	d0, [sp]
  45e87c:	ldp	x29, x30, [sp, #16]
  45e880:	add	sp, sp, #0x20
  45e884:	ret
  45e888:	sub	sp, sp, #0x130
  45e88c:	stp	x29, x30, [sp, #272]
  45e890:	str	x28, [sp, #288]
  45e894:	add	x29, sp, #0x110
  45e898:	mov	w8, #0x1                   	// #1
  45e89c:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45e8a0:	add	x9, x9, #0x6b0
  45e8a4:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45e8a8:	add	x10, x10, #0xc0
  45e8ac:	stur	w0, [x29, #-8]
  45e8b0:	stur	x1, [x29, #-16]
  45e8b4:	stur	x2, [x29, #-24]
  45e8b8:	stur	wzr, [x29, #-28]
  45e8bc:	stur	wzr, [x29, #-32]
  45e8c0:	stur	wzr, [x29, #-36]
  45e8c4:	stur	wzr, [x29, #-40]
  45e8c8:	stur	wzr, [x29, #-44]
  45e8cc:	stur	wzr, [x29, #-48]
  45e8d0:	stur	wzr, [x29, #-52]
  45e8d4:	stur	xzr, [x29, #-64]
  45e8d8:	str	w8, [x9]
  45e8dc:	ldur	w8, [x29, #-8]
  45e8e0:	str	x10, [sp, #40]
  45e8e4:	cbnz	w8, 45e8fc <ASN1_generate_nconf@plt+0x3fffc>
  45e8e8:	ldur	x8, [x29, #-16]
  45e8ec:	sub	x0, x29, #0x18
  45e8f0:	blr	x8
  45e8f4:	stur	w0, [x29, #-4]
  45e8f8:	b	45ef48 <ASN1_generate_nconf@plt+0x40648>
  45e8fc:	stur	wzr, [x29, #-44]
  45e900:	ldur	w8, [x29, #-44]
  45e904:	ldur	w9, [x29, #-8]
  45e908:	mov	w10, #0x0                   	// #0
  45e90c:	cmp	w8, w9
  45e910:	str	w10, [sp, #36]
  45e914:	b.ge	45e92c <ASN1_generate_nconf@plt+0x4002c>  // b.tcont
  45e918:	ldur	w8, [x29, #-40]
  45e91c:	cmp	w8, #0x0
  45e920:	cset	w8, ne  // ne = any
  45e924:	eor	w8, w8, #0x1
  45e928:	str	w8, [sp, #36]
  45e92c:	ldr	w8, [sp, #36]
  45e930:	tbnz	w8, #0, 45e938 <ASN1_generate_nconf@plt+0x40038>
  45e934:	b	45ea40 <ASN1_generate_nconf@plt+0x40140>
  45e938:	ldur	x8, [x29, #-24]
  45e93c:	ldursw	x9, [x29, #-44]
  45e940:	mov	x10, #0x300                 	// #768
  45e944:	mul	x9, x10, x9
  45e948:	add	x8, x8, x9
  45e94c:	sub	x4, x29, #0x48
  45e950:	stur	x8, [x29, #-72]
  45e954:	ldur	x8, [x29, #-24]
  45e958:	ldursw	x9, [x29, #-44]
  45e95c:	mul	x9, x10, x9
  45e960:	add	x0, x8, x9
  45e964:	ldur	x8, [x29, #-24]
  45e968:	ldursw	x9, [x29, #-44]
  45e96c:	mul	x9, x10, x9
  45e970:	add	x8, x8, x9
  45e974:	ldr	x1, [x8, #8]
  45e978:	ldur	x3, [x29, #-16]
  45e97c:	sub	x2, x29, #0x1c
  45e980:	mov	x5, #0x8                   	// #8
  45e984:	bl	41baa0 <ASYNC_start_job@plt>
  45e988:	stur	w0, [x29, #-48]
  45e98c:	ldur	w11, [x29, #-48]
  45e990:	subs	w12, w11, #0x0
  45e994:	cmp	w12, #0x1
  45e998:	str	w11, [sp, #32]
  45e99c:	b.ls	45ea04 <ASN1_generate_nconf@plt+0x40104>  // b.plast
  45e9a0:	b	45e9a4 <ASN1_generate_nconf@plt+0x400a4>
  45e9a4:	ldr	w8, [sp, #32]
  45e9a8:	cmp	w8, #0x2
  45e9ac:	b.eq	45e9c4 <ASN1_generate_nconf@plt+0x400c4>  // b.none
  45e9b0:	b	45e9b4 <ASN1_generate_nconf@plt+0x400b4>
  45e9b4:	ldr	w8, [sp, #32]
  45e9b8:	cmp	w8, #0x3
  45e9bc:	b.eq	45e9d4 <ASN1_generate_nconf@plt+0x400d4>  // b.none
  45e9c0:	b	45ea30 <ASN1_generate_nconf@plt+0x40130>
  45e9c4:	ldur	w8, [x29, #-36]
  45e9c8:	add	w8, w8, #0x1
  45e9cc:	stur	w8, [x29, #-36]
  45e9d0:	b	45ea30 <ASN1_generate_nconf@plt+0x40130>
  45e9d4:	ldur	w8, [x29, #-28]
  45e9d8:	mov	w9, #0xffffffff            	// #-1
  45e9dc:	cmp	w8, w9
  45e9e0:	b.ne	45e9f0 <ASN1_generate_nconf@plt+0x400f0>  // b.any
  45e9e4:	mov	w8, #0x1                   	// #1
  45e9e8:	stur	w8, [x29, #-40]
  45e9ec:	b	45ea00 <ASN1_generate_nconf@plt+0x40100>
  45e9f0:	ldur	w8, [x29, #-28]
  45e9f4:	ldur	w9, [x29, #-32]
  45e9f8:	add	w8, w9, w8
  45e9fc:	stur	w8, [x29, #-32]
  45ea00:	b	45ea30 <ASN1_generate_nconf@plt+0x40130>
  45ea04:	ldr	x8, [sp, #40]
  45ea08:	ldr	x0, [x8]
  45ea0c:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45ea10:	add	x1, x1, #0x2c
  45ea14:	bl	4196e0 <BIO_printf@plt>
  45ea18:	ldr	x8, [sp, #40]
  45ea1c:	ldr	x9, [x8]
  45ea20:	mov	x0, x9
  45ea24:	bl	41e780 <ERR_print_errors@plt>
  45ea28:	mov	w10, #0x1                   	// #1
  45ea2c:	stur	w10, [x29, #-40]
  45ea30:	ldur	w8, [x29, #-44]
  45ea34:	add	w8, w8, #0x1
  45ea38:	stur	w8, [x29, #-44]
  45ea3c:	b	45e900 <ASN1_generate_nconf@plt+0x40000>
  45ea40:	ldur	w8, [x29, #-36]
  45ea44:	cmp	w8, #0x0
  45ea48:	cset	w8, le
  45ea4c:	tbnz	w8, #0, 45ef24 <ASN1_generate_nconf@plt+0x40624>
  45ea50:	stur	wzr, [x29, #-76]
  45ea54:	stur	wzr, [x29, #-80]
  45ea58:	add	x8, sp, #0x40
  45ea5c:	str	x8, [sp, #48]
  45ea60:	str	wzr, [sp, #60]
  45ea64:	ldr	w8, [sp, #60]
  45ea68:	mov	w9, w8
  45ea6c:	cmp	x9, #0x10
  45ea70:	b.cs	45ea98 <ASN1_generate_nconf@plt+0x40198>  // b.hs, b.nlast
  45ea74:	ldr	x8, [sp, #48]
  45ea78:	ldr	w9, [sp, #60]
  45ea7c:	mov	w10, w9
  45ea80:	mov	x11, xzr
  45ea84:	str	x11, [x8, x10, lsl #3]
  45ea88:	ldr	w8, [sp, #60]
  45ea8c:	add	w8, w8, #0x1
  45ea90:	str	w8, [sp, #60]
  45ea94:	b	45ea64 <ASN1_generate_nconf@plt+0x40164>
  45ea98:	stur	wzr, [x29, #-44]
  45ea9c:	ldur	w8, [x29, #-44]
  45eaa0:	ldur	w9, [x29, #-8]
  45eaa4:	mov	w10, #0x0                   	// #0
  45eaa8:	cmp	w8, w9
  45eaac:	str	w10, [sp, #28]
  45eab0:	b.ge	45eac4 <ASN1_generate_nconf@plt+0x401c4>  // b.tcont
  45eab4:	ldur	w8, [x29, #-36]
  45eab8:	cmp	w8, #0x0
  45eabc:	cset	w8, gt
  45eac0:	str	w8, [sp, #28]
  45eac4:	ldr	w8, [sp, #28]
  45eac8:	tbnz	w8, #0, 45ead0 <ASN1_generate_nconf@plt+0x401d0>
  45eacc:	b	45ebf8 <ASN1_generate_nconf@plt+0x402f8>
  45ead0:	ldur	x8, [x29, #-24]
  45ead4:	ldursw	x9, [x29, #-44]
  45ead8:	mov	x10, #0x300                 	// #768
  45eadc:	mul	x9, x10, x9
  45eae0:	add	x8, x8, x9
  45eae4:	ldr	x8, [x8]
  45eae8:	cbnz	x8, 45eaf0 <ASN1_generate_nconf@plt+0x401f0>
  45eaec:	b	45ebe8 <ASN1_generate_nconf@plt+0x402e8>
  45eaf0:	ldur	x8, [x29, #-24]
  45eaf4:	ldursw	x9, [x29, #-44]
  45eaf8:	mov	x10, #0x300                 	// #768
  45eafc:	mul	x9, x10, x9
  45eb00:	add	x8, x8, x9
  45eb04:	ldr	x0, [x8, #8]
  45eb08:	mov	x8, xzr
  45eb0c:	mov	x1, x8
  45eb10:	sub	x2, x29, #0x40
  45eb14:	bl	41d480 <ASYNC_WAIT_CTX_get_all_fds@plt>
  45eb18:	cbz	w0, 45eb28 <ASN1_generate_nconf@plt+0x40228>
  45eb1c:	ldur	x8, [x29, #-64]
  45eb20:	cmp	x8, #0x1
  45eb24:	b.ls	45eb58 <ASN1_generate_nconf@plt+0x40258>  // b.plast
  45eb28:	ldr	x8, [sp, #40]
  45eb2c:	ldr	x0, [x8]
  45eb30:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45eb34:	add	x1, x1, #0x40
  45eb38:	bl	4196e0 <BIO_printf@plt>
  45eb3c:	ldr	x8, [sp, #40]
  45eb40:	ldr	x9, [x8]
  45eb44:	mov	x0, x9
  45eb48:	bl	41e780 <ERR_print_errors@plt>
  45eb4c:	mov	w10, #0x1                   	// #1
  45eb50:	stur	w10, [x29, #-40]
  45eb54:	b	45ebf8 <ASN1_generate_nconf@plt+0x402f8>
  45eb58:	ldur	x8, [x29, #-24]
  45eb5c:	ldursw	x9, [x29, #-44]
  45eb60:	mov	x10, #0x300                 	// #768
  45eb64:	mul	x9, x10, x9
  45eb68:	add	x8, x8, x9
  45eb6c:	mov	x9, #0x8                   	// #8
  45eb70:	ldr	x0, [x8, #8]
  45eb74:	sub	x1, x29, #0x34
  45eb78:	sub	x2, x29, #0x40
  45eb7c:	str	x9, [sp, #16]
  45eb80:	bl	41d480 <ASYNC_WAIT_CTX_get_all_fds@plt>
  45eb84:	ldur	w11, [x29, #-52]
  45eb88:	mov	w12, #0x40                  	// #64
  45eb8c:	sdiv	w13, w11, w12
  45eb90:	mul	w13, w13, w12
  45eb94:	subs	w11, w11, w13
  45eb98:	mov	x8, #0x1                   	// #1
  45eb9c:	mov	w9, w11
  45eba0:	lsl	x8, x8, x9
  45eba4:	ldur	w11, [x29, #-52]
  45eba8:	sdiv	w11, w11, w12
  45ebac:	mov	w1, w11
  45ebb0:	sxtw	x9, w1
  45ebb4:	ldr	x10, [sp, #16]
  45ebb8:	mul	x9, x10, x9
  45ebbc:	add	x14, sp, #0x40
  45ebc0:	add	x9, x14, x9
  45ebc4:	ldr	x14, [x9]
  45ebc8:	orr	x8, x14, x8
  45ebcc:	str	x8, [x9]
  45ebd0:	ldur	w11, [x29, #-52]
  45ebd4:	ldur	w12, [x29, #-80]
  45ebd8:	cmp	w11, w12
  45ebdc:	b.le	45ebe8 <ASN1_generate_nconf@plt+0x402e8>
  45ebe0:	ldur	w8, [x29, #-52]
  45ebe4:	stur	w8, [x29, #-80]
  45ebe8:	ldur	w8, [x29, #-44]
  45ebec:	add	w8, w8, #0x1
  45ebf0:	stur	w8, [x29, #-44]
  45ebf4:	b	45ea9c <ASN1_generate_nconf@plt+0x4019c>
  45ebf8:	ldur	w8, [x29, #-80]
  45ebfc:	cmp	w8, #0x400
  45ec00:	b.lt	45ec3c <ASN1_generate_nconf@plt+0x4033c>  // b.tstop
  45ec04:	ldr	x8, [sp, #40]
  45ec08:	ldr	x0, [x8]
  45ec0c:	ldur	w2, [x29, #-80]
  45ec10:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45ec14:	add	x1, x1, #0x60
  45ec18:	mov	w3, #0x400                 	// #1024
  45ec1c:	bl	4196e0 <BIO_printf@plt>
  45ec20:	ldr	x8, [sp, #40]
  45ec24:	ldr	x9, [x8]
  45ec28:	mov	x0, x9
  45ec2c:	bl	41e780 <ERR_print_errors@plt>
  45ec30:	mov	w10, #0x1                   	// #1
  45ec34:	stur	w10, [x29, #-40]
  45ec38:	b	45ef24 <ASN1_generate_nconf@plt+0x40624>
  45ec3c:	ldur	w8, [x29, #-80]
  45ec40:	add	w0, w8, #0x1
  45ec44:	add	x1, sp, #0x40
  45ec48:	mov	x9, xzr
  45ec4c:	mov	x2, x9
  45ec50:	str	x2, [sp, #8]
  45ec54:	ldr	x3, [sp, #8]
  45ec58:	mov	x4, x9
  45ec5c:	bl	41ae10 <select@plt>
  45ec60:	stur	w0, [x29, #-76]
  45ec64:	ldur	w8, [x29, #-76]
  45ec68:	mov	w10, #0xffffffff            	// #-1
  45ec6c:	cmp	w8, w10
  45ec70:	b.ne	45ec88 <ASN1_generate_nconf@plt+0x40388>  // b.any
  45ec74:	bl	41bc50 <__errno_location@plt>
  45ec78:	ldr	w8, [x0]
  45ec7c:	cmp	w8, #0x4
  45ec80:	b.ne	45ec88 <ASN1_generate_nconf@plt+0x40388>  // b.any
  45ec84:	b	45ea40 <ASN1_generate_nconf@plt+0x40140>
  45ec88:	ldur	w8, [x29, #-76]
  45ec8c:	mov	w9, #0xffffffff            	// #-1
  45ec90:	cmp	w8, w9
  45ec94:	b.ne	45ecc8 <ASN1_generate_nconf@plt+0x403c8>  // b.any
  45ec98:	ldr	x8, [sp, #40]
  45ec9c:	ldr	x0, [x8]
  45eca0:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45eca4:	add	x1, x1, #0xbb
  45eca8:	bl	4196e0 <BIO_printf@plt>
  45ecac:	ldr	x8, [sp, #40]
  45ecb0:	ldr	x9, [x8]
  45ecb4:	mov	x0, x9
  45ecb8:	bl	41e780 <ERR_print_errors@plt>
  45ecbc:	mov	w10, #0x1                   	// #1
  45ecc0:	stur	w10, [x29, #-40]
  45ecc4:	b	45ef24 <ASN1_generate_nconf@plt+0x40624>
  45ecc8:	ldur	w8, [x29, #-76]
  45eccc:	cbnz	w8, 45ecd4 <ASN1_generate_nconf@plt+0x403d4>
  45ecd0:	b	45ea40 <ASN1_generate_nconf@plt+0x40140>
  45ecd4:	stur	wzr, [x29, #-44]
  45ecd8:	ldur	w8, [x29, #-44]
  45ecdc:	ldur	w9, [x29, #-8]
  45ece0:	cmp	w8, w9
  45ece4:	b.ge	45ef20 <ASN1_generate_nconf@plt+0x40620>  // b.tcont
  45ece8:	ldur	x8, [x29, #-24]
  45ecec:	ldursw	x9, [x29, #-44]
  45ecf0:	mov	x10, #0x300                 	// #768
  45ecf4:	mul	x9, x10, x9
  45ecf8:	add	x8, x8, x9
  45ecfc:	ldr	x8, [x8]
  45ed00:	cbnz	x8, 45ed08 <ASN1_generate_nconf@plt+0x40408>
  45ed04:	b	45ef10 <ASN1_generate_nconf@plt+0x40610>
  45ed08:	ldur	x8, [x29, #-24]
  45ed0c:	ldursw	x9, [x29, #-44]
  45ed10:	mov	x10, #0x300                 	// #768
  45ed14:	mul	x9, x10, x9
  45ed18:	add	x8, x8, x9
  45ed1c:	ldr	x0, [x8, #8]
  45ed20:	mov	x8, xzr
  45ed24:	mov	x1, x8
  45ed28:	sub	x2, x29, #0x40
  45ed2c:	bl	41d480 <ASYNC_WAIT_CTX_get_all_fds@plt>
  45ed30:	cbz	w0, 45ed40 <ASN1_generate_nconf@plt+0x40440>
  45ed34:	ldur	x8, [x29, #-64]
  45ed38:	cmp	x8, #0x1
  45ed3c:	b.ls	45ed70 <ASN1_generate_nconf@plt+0x40470>  // b.plast
  45ed40:	ldr	x8, [sp, #40]
  45ed44:	ldr	x0, [x8]
  45ed48:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45ed4c:	add	x1, x1, #0x40
  45ed50:	bl	4196e0 <BIO_printf@plt>
  45ed54:	ldr	x8, [sp, #40]
  45ed58:	ldr	x9, [x8]
  45ed5c:	mov	x0, x9
  45ed60:	bl	41e780 <ERR_print_errors@plt>
  45ed64:	mov	w10, #0x1                   	// #1
  45ed68:	stur	w10, [x29, #-40]
  45ed6c:	b	45ef20 <ASN1_generate_nconf@plt+0x40620>
  45ed70:	ldur	x8, [x29, #-24]
  45ed74:	ldursw	x9, [x29, #-44]
  45ed78:	mov	x10, #0x300                 	// #768
  45ed7c:	mul	x9, x10, x9
  45ed80:	add	x8, x8, x9
  45ed84:	ldr	x0, [x8, #8]
  45ed88:	sub	x1, x29, #0x34
  45ed8c:	sub	x2, x29, #0x40
  45ed90:	bl	41d480 <ASYNC_WAIT_CTX_get_all_fds@plt>
  45ed94:	ldur	x8, [x29, #-64]
  45ed98:	cmp	x8, #0x1
  45ed9c:	b.ne	45eddc <ASN1_generate_nconf@plt+0x404dc>  // b.any
  45eda0:	ldur	w8, [x29, #-52]
  45eda4:	mov	w9, #0x40                  	// #64
  45eda8:	sdiv	w8, w8, w9
  45edac:	add	x10, sp, #0x40
  45edb0:	ldr	x10, [x10, w8, sxtw #3]
  45edb4:	ldur	w8, [x29, #-52]
  45edb8:	sdiv	w11, w8, w9
  45edbc:	mul	w9, w11, w9
  45edc0:	subs	w8, w8, w9
  45edc4:	mov	x12, #0x1                   	// #1
  45edc8:	mov	w13, w8
  45edcc:	lsl	x12, x12, x13
  45edd0:	and	x10, x10, x12
  45edd4:	cbnz	x10, 45eddc <ASN1_generate_nconf@plt+0x404dc>
  45edd8:	b	45ef10 <ASN1_generate_nconf@plt+0x40610>
  45eddc:	ldur	x8, [x29, #-24]
  45ede0:	ldursw	x9, [x29, #-44]
  45ede4:	mov	x10, #0x300                 	// #768
  45ede8:	mul	x9, x10, x9
  45edec:	add	x0, x8, x9
  45edf0:	ldur	x8, [x29, #-24]
  45edf4:	ldursw	x9, [x29, #-44]
  45edf8:	mul	x9, x10, x9
  45edfc:	add	x8, x8, x9
  45ee00:	ldr	x1, [x8, #8]
  45ee04:	ldur	x3, [x29, #-16]
  45ee08:	ldur	x8, [x29, #-24]
  45ee0c:	ldursw	x9, [x29, #-44]
  45ee10:	mul	x9, x10, x9
  45ee14:	add	x4, x8, x9
  45ee18:	sub	x2, x29, #0x1c
  45ee1c:	mov	x5, #0x300                 	// #768
  45ee20:	bl	41baa0 <ASYNC_start_job@plt>
  45ee24:	stur	w0, [x29, #-48]
  45ee28:	ldur	w11, [x29, #-48]
  45ee2c:	subs	w12, w11, #0x0
  45ee30:	cmp	w12, #0x1
  45ee34:	str	w11, [sp, #4]
  45ee38:	b.ls	45eebc <ASN1_generate_nconf@plt+0x405bc>  // b.plast
  45ee3c:	b	45ee40 <ASN1_generate_nconf@plt+0x40540>
  45ee40:	ldr	w8, [sp, #4]
  45ee44:	cmp	w8, #0x2
  45ee48:	b.eq	45ee60 <ASN1_generate_nconf@plt+0x40560>  // b.none
  45ee4c:	b	45ee50 <ASN1_generate_nconf@plt+0x40550>
  45ee50:	ldr	w8, [sp, #4]
  45ee54:	cmp	w8, #0x3
  45ee58:	b.eq	45ee64 <ASN1_generate_nconf@plt+0x40564>  // b.none
  45ee5c:	b	45ef10 <ASN1_generate_nconf@plt+0x40610>
  45ee60:	b	45ef10 <ASN1_generate_nconf@plt+0x40610>
  45ee64:	ldur	w8, [x29, #-28]
  45ee68:	mov	w9, #0xffffffff            	// #-1
  45ee6c:	cmp	w8, w9
  45ee70:	b.ne	45ee80 <ASN1_generate_nconf@plt+0x40580>  // b.any
  45ee74:	mov	w8, #0x1                   	// #1
  45ee78:	stur	w8, [x29, #-40]
  45ee7c:	b	45ee90 <ASN1_generate_nconf@plt+0x40590>
  45ee80:	ldur	w8, [x29, #-28]
  45ee84:	ldur	w9, [x29, #-32]
  45ee88:	add	w8, w9, w8
  45ee8c:	stur	w8, [x29, #-32]
  45ee90:	ldur	w8, [x29, #-36]
  45ee94:	subs	w8, w8, #0x1
  45ee98:	stur	w8, [x29, #-36]
  45ee9c:	ldur	x9, [x29, #-24]
  45eea0:	ldursw	x10, [x29, #-44]
  45eea4:	mov	x11, #0x300                 	// #768
  45eea8:	mul	x10, x11, x10
  45eeac:	add	x9, x9, x10
  45eeb0:	mov	x10, xzr
  45eeb4:	str	x10, [x9]
  45eeb8:	b	45ef10 <ASN1_generate_nconf@plt+0x40610>
  45eebc:	ldur	w8, [x29, #-36]
  45eec0:	subs	w8, w8, #0x1
  45eec4:	stur	w8, [x29, #-36]
  45eec8:	ldur	x9, [x29, #-24]
  45eecc:	ldursw	x10, [x29, #-44]
  45eed0:	mov	x11, #0x300                 	// #768
  45eed4:	mul	x10, x11, x10
  45eed8:	add	x9, x9, x10
  45eedc:	mov	x10, xzr
  45eee0:	str	x10, [x9]
  45eee4:	ldr	x9, [sp, #40]
  45eee8:	ldr	x0, [x9]
  45eeec:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45eef0:	add	x1, x1, #0x2c
  45eef4:	bl	4196e0 <BIO_printf@plt>
  45eef8:	ldr	x9, [sp, #40]
  45eefc:	ldr	x10, [x9]
  45ef00:	mov	x0, x10
  45ef04:	bl	41e780 <ERR_print_errors@plt>
  45ef08:	mov	w8, #0x1                   	// #1
  45ef0c:	stur	w8, [x29, #-40]
  45ef10:	ldur	w8, [x29, #-44]
  45ef14:	add	w8, w8, #0x1
  45ef18:	stur	w8, [x29, #-44]
  45ef1c:	b	45ecd8 <ASN1_generate_nconf@plt+0x403d8>
  45ef20:	b	45ea40 <ASN1_generate_nconf@plt+0x40140>
  45ef24:	ldur	w8, [x29, #-40]
  45ef28:	cbz	w8, 45ef38 <ASN1_generate_nconf@plt+0x40638>
  45ef2c:	mov	w8, #0xffffffff            	// #-1
  45ef30:	str	w8, [sp]
  45ef34:	b	45ef40 <ASN1_generate_nconf@plt+0x40640>
  45ef38:	ldur	w8, [x29, #-32]
  45ef3c:	str	w8, [sp]
  45ef40:	ldr	w8, [sp]
  45ef44:	stur	w8, [x29, #-4]
  45ef48:	ldur	w0, [x29, #-4]
  45ef4c:	ldr	x28, [sp, #288]
  45ef50:	ldp	x29, x30, [sp, #272]
  45ef54:	add	sp, sp, #0x130
  45ef58:	ret
  45ef5c:	sub	sp, sp, #0x60
  45ef60:	stp	x29, x30, [sp, #80]
  45ef64:	add	x29, sp, #0x50
  45ef68:	stur	x0, [x29, #-16]
  45ef6c:	ldur	x8, [x29, #-16]
  45ef70:	ldr	x8, [x8]
  45ef74:	stur	x8, [x29, #-24]
  45ef78:	ldur	x8, [x29, #-24]
  45ef7c:	ldr	x8, [x8, #16]
  45ef80:	stur	x8, [x29, #-32]
  45ef84:	str	wzr, [sp, #28]
  45ef88:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45ef8c:	add	x8, x8, #0x6b0
  45ef90:	ldr	w9, [x8]
  45ef94:	mov	w10, #0x0                   	// #0
  45ef98:	str	w10, [sp, #24]
  45ef9c:	cbz	w9, 45efb4 <ASN1_generate_nconf@plt+0x406b4>
  45efa0:	ldr	w8, [sp, #28]
  45efa4:	mov	w9, #0x7fffffff            	// #2147483647
  45efa8:	cmp	w8, w9
  45efac:	cset	w8, lt  // lt = tstop
  45efb0:	str	w8, [sp, #24]
  45efb4:	ldr	w8, [sp, #24]
  45efb8:	tbnz	w8, #0, 45efc0 <ASN1_generate_nconf@plt+0x406c0>
  45efbc:	b	45f038 <ASN1_generate_nconf@plt+0x40738>
  45efc0:	ldur	x0, [x29, #-32]
  45efc4:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45efc8:	add	x8, x8, #0x1c0
  45efcc:	ldr	x8, [x8]
  45efd0:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45efd4:	add	x9, x9, #0xd8
  45efd8:	ldr	w10, [x9]
  45efdc:	mov	w9, w10
  45efe0:	ldrsw	x1, [x8, x9, lsl #2]
  45efe4:	str	x0, [sp, #16]
  45efe8:	str	x1, [sp, #8]
  45efec:	bl	41c700 <EVP_mdc2@plt>
  45eff0:	ldr	x8, [sp, #16]
  45eff4:	str	x0, [sp]
  45eff8:	mov	x0, x8
  45effc:	ldr	x1, [sp, #8]
  45f000:	add	x2, sp, #0x20
  45f004:	mov	x9, xzr
  45f008:	mov	x3, x9
  45f00c:	ldr	x4, [sp]
  45f010:	mov	x5, x9
  45f014:	bl	41c260 <EVP_Digest@plt>
  45f018:	cbnz	w0, 45f028 <ASN1_generate_nconf@plt+0x40728>
  45f01c:	mov	w8, #0xffffffff            	// #-1
  45f020:	stur	w8, [x29, #-4]
  45f024:	b	45f040 <ASN1_generate_nconf@plt+0x40740>
  45f028:	ldr	w8, [sp, #28]
  45f02c:	add	w8, w8, #0x1
  45f030:	str	w8, [sp, #28]
  45f034:	b	45ef88 <ASN1_generate_nconf@plt+0x40688>
  45f038:	ldr	w8, [sp, #28]
  45f03c:	stur	w8, [x29, #-4]
  45f040:	ldur	w0, [x29, #-4]
  45f044:	ldp	x29, x30, [sp, #80]
  45f048:	add	sp, sp, #0x60
  45f04c:	ret
  45f050:	sub	sp, sp, #0x30
  45f054:	stp	x29, x30, [sp, #32]
  45f058:	add	x29, sp, #0x20
  45f05c:	mov	w8, #0xffffffff            	// #-1
  45f060:	stur	w0, [x29, #-4]
  45f064:	stur	w1, [x29, #-8]
  45f068:	stur	w2, [x29, #-12]
  45f06c:	str	d0, [sp, #8]
  45f070:	ldur	w9, [x29, #-12]
  45f074:	cmp	w9, w8
  45f078:	b.ne	45f0a0 <ASN1_generate_nconf@plt+0x407a0>  // b.any
  45f07c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45f080:	add	x8, x8, #0xc0
  45f084:	ldr	x0, [x8]
  45f088:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45f08c:	add	x1, x1, #0x1b1
  45f090:	bl	41a930 <BIO_puts@plt>
  45f094:	mov	w9, #0x1                   	// #1
  45f098:	mov	w0, w9
  45f09c:	bl	41abc0 <exit@plt>
  45f0a0:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45f0a4:	add	x8, x8, #0xc0
  45f0a8:	ldr	x0, [x8]
  45f0ac:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45f0b0:	add	x8, x8, #0xb74
  45f0b4:	ldr	w9, [x8]
  45f0b8:	adrp	x8, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45f0bc:	add	x8, x8, #0x1ca
  45f0c0:	adrp	x10, 48f000 <ASN1_generate_nconf@plt+0x70700>
  45f0c4:	add	x10, x10, #0x1bd
  45f0c8:	cmp	w9, #0x0
  45f0cc:	csel	x1, x10, x8, ne  // ne = any
  45f0d0:	ldur	w2, [x29, #-12]
  45f0d4:	ldursw	x8, [x29, #-4]
  45f0d8:	mov	x10, #0x8                   	// #8
  45f0dc:	mul	x8, x10, x8
  45f0e0:	adrp	x10, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45f0e4:	add	x10, x10, #0x348
  45f0e8:	add	x8, x10, x8
  45f0ec:	ldr	x3, [x8]
  45f0f0:	ldr	d0, [sp, #8]
  45f0f4:	bl	4196e0 <BIO_printf@plt>
  45f0f8:	ldur	w9, [x29, #-12]
  45f0fc:	scvtf	d0, w9
  45f100:	ldr	d1, [sp, #8]
  45f104:	fdiv	d0, d0, d1
  45f108:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45f10c:	add	x8, x8, #0x1c0
  45f110:	ldr	x8, [x8]
  45f114:	ldursw	x10, [x29, #-8]
  45f118:	ldr	w9, [x8, x10, lsl #2]
  45f11c:	scvtf	d1, w9
  45f120:	fmul	d0, d0, d1
  45f124:	ldursw	x8, [x29, #-4]
  45f128:	mov	x10, #0x30                  	// #48
  45f12c:	mul	x8, x10, x8
  45f130:	adrp	x10, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45f134:	add	x10, x10, #0xca0
  45f138:	add	x8, x10, x8
  45f13c:	ldursw	x10, [x29, #-8]
  45f140:	str	d0, [x8, x10, lsl #3]
  45f144:	ldp	x29, x30, [sp, #32]
  45f148:	add	sp, sp, #0x30
  45f14c:	ret
  45f150:	sub	sp, sp, #0x60
  45f154:	stp	x29, x30, [sp, #80]
  45f158:	add	x29, sp, #0x50
  45f15c:	stur	x0, [x29, #-16]
  45f160:	ldur	x8, [x29, #-16]
  45f164:	ldr	x8, [x8]
  45f168:	stur	x8, [x29, #-24]
  45f16c:	ldur	x8, [x29, #-24]
  45f170:	ldr	x8, [x8, #16]
  45f174:	stur	x8, [x29, #-32]
  45f178:	str	wzr, [sp, #28]
  45f17c:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45f180:	add	x8, x8, #0x6b0
  45f184:	ldr	w9, [x8]
  45f188:	mov	w10, #0x0                   	// #0
  45f18c:	str	w10, [sp, #24]
  45f190:	cbz	w9, 45f1a8 <ASN1_generate_nconf@plt+0x408a8>
  45f194:	ldr	w8, [sp, #28]
  45f198:	mov	w9, #0x7fffffff            	// #2147483647
  45f19c:	cmp	w8, w9
  45f1a0:	cset	w8, lt  // lt = tstop
  45f1a4:	str	w8, [sp, #24]
  45f1a8:	ldr	w8, [sp, #24]
  45f1ac:	tbnz	w8, #0, 45f1b4 <ASN1_generate_nconf@plt+0x408b4>
  45f1b0:	b	45f22c <ASN1_generate_nconf@plt+0x4092c>
  45f1b4:	ldur	x0, [x29, #-32]
  45f1b8:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45f1bc:	add	x8, x8, #0x1c0
  45f1c0:	ldr	x8, [x8]
  45f1c4:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45f1c8:	add	x9, x9, #0xd8
  45f1cc:	ldr	w10, [x9]
  45f1d0:	mov	w9, w10
  45f1d4:	ldrsw	x1, [x8, x9, lsl #2]
  45f1d8:	str	x0, [sp, #16]
  45f1dc:	str	x1, [sp, #8]
  45f1e0:	bl	41dd60 <EVP_md4@plt>
  45f1e4:	ldr	x8, [sp, #16]
  45f1e8:	str	x0, [sp]
  45f1ec:	mov	x0, x8
  45f1f0:	ldr	x1, [sp, #8]
  45f1f4:	add	x2, sp, #0x20
  45f1f8:	mov	x9, xzr
  45f1fc:	mov	x3, x9
  45f200:	ldr	x4, [sp]
  45f204:	mov	x5, x9
  45f208:	bl	41c260 <EVP_Digest@plt>
  45f20c:	cbnz	w0, 45f21c <ASN1_generate_nconf@plt+0x4091c>
  45f210:	mov	w8, #0xffffffff            	// #-1
  45f214:	stur	w8, [x29, #-4]
  45f218:	b	45f234 <ASN1_generate_nconf@plt+0x40934>
  45f21c:	ldr	w8, [sp, #28]
  45f220:	add	w8, w8, #0x1
  45f224:	str	w8, [sp, #28]
  45f228:	b	45f17c <ASN1_generate_nconf@plt+0x4087c>
  45f22c:	ldr	w8, [sp, #28]
  45f230:	stur	w8, [x29, #-4]
  45f234:	ldur	w0, [x29, #-4]
  45f238:	ldp	x29, x30, [sp, #80]
  45f23c:	add	sp, sp, #0x60
  45f240:	ret
  45f244:	sub	sp, sp, #0x40
  45f248:	stp	x29, x30, [sp, #48]
  45f24c:	add	x29, sp, #0x30
  45f250:	stur	x0, [x29, #-8]
  45f254:	ldur	x8, [x29, #-8]
  45f258:	ldr	x8, [x8]
  45f25c:	stur	x8, [x29, #-16]
  45f260:	ldur	x8, [x29, #-16]
  45f264:	ldr	x8, [x8, #16]
  45f268:	str	x8, [sp, #24]
  45f26c:	str	wzr, [sp, #4]
  45f270:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45f274:	add	x8, x8, #0x6b0
  45f278:	ldr	w9, [x8]
  45f27c:	mov	w10, #0x0                   	// #0
  45f280:	str	w10, [sp]
  45f284:	cbz	w9, 45f29c <ASN1_generate_nconf@plt+0x4099c>
  45f288:	ldr	w8, [sp, #4]
  45f28c:	mov	w9, #0x7fffffff            	// #2147483647
  45f290:	cmp	w8, w9
  45f294:	cset	w8, lt  // lt = tstop
  45f298:	str	w8, [sp]
  45f29c:	ldr	w8, [sp]
  45f2a0:	tbnz	w8, #0, 45f2a8 <ASN1_generate_nconf@plt+0x409a8>
  45f2a4:	b	45f2e4 <ASN1_generate_nconf@plt+0x409e4>
  45f2a8:	ldr	x0, [sp, #24]
  45f2ac:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45f2b0:	add	x8, x8, #0x1c0
  45f2b4:	ldr	x8, [x8]
  45f2b8:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45f2bc:	add	x9, x9, #0xd8
  45f2c0:	ldr	w10, [x9]
  45f2c4:	mov	w9, w10
  45f2c8:	ldrsw	x1, [x8, x9, lsl #2]
  45f2cc:	add	x2, sp, #0x8
  45f2d0:	bl	41b420 <MD5@plt>
  45f2d4:	ldr	w8, [sp, #4]
  45f2d8:	add	w8, w8, #0x1
  45f2dc:	str	w8, [sp, #4]
  45f2e0:	b	45f270 <ASN1_generate_nconf@plt+0x40970>
  45f2e4:	ldr	w0, [sp, #4]
  45f2e8:	ldp	x29, x30, [sp, #48]
  45f2ec:	add	sp, sp, #0x40
  45f2f0:	ret
  45f2f4:	sub	sp, sp, #0x50
  45f2f8:	stp	x29, x30, [sp, #64]
  45f2fc:	add	x29, sp, #0x40
  45f300:	stur	x0, [x29, #-8]
  45f304:	ldur	x8, [x29, #-8]
  45f308:	ldr	x8, [x8]
  45f30c:	stur	x8, [x29, #-16]
  45f310:	ldur	x8, [x29, #-16]
  45f314:	ldr	x8, [x8, #16]
  45f318:	stur	x8, [x29, #-24]
  45f31c:	ldur	x8, [x29, #-16]
  45f320:	ldr	x8, [x8, #752]
  45f324:	str	x8, [sp, #32]
  45f328:	str	wzr, [sp, #12]
  45f32c:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45f330:	add	x8, x8, #0x6b0
  45f334:	ldr	w9, [x8]
  45f338:	mov	w10, #0x0                   	// #0
  45f33c:	str	w10, [sp, #8]
  45f340:	cbz	w9, 45f358 <ASN1_generate_nconf@plt+0x40a58>
  45f344:	ldr	w8, [sp, #12]
  45f348:	mov	w9, #0x7fffffff            	// #2147483647
  45f34c:	cmp	w8, w9
  45f350:	cset	w8, lt  // lt = tstop
  45f354:	str	w8, [sp, #8]
  45f358:	ldr	w8, [sp, #8]
  45f35c:	tbnz	w8, #0, 45f364 <ASN1_generate_nconf@plt+0x40a64>
  45f360:	b	45f3e0 <ASN1_generate_nconf@plt+0x40ae0>
  45f364:	ldr	x0, [sp, #32]
  45f368:	mov	x8, xzr
  45f36c:	mov	x1, x8
  45f370:	mov	w9, wzr
  45f374:	mov	w2, w9
  45f378:	mov	x3, x8
  45f37c:	mov	x4, x8
  45f380:	str	x8, [sp]
  45f384:	bl	41d1f0 <HMAC_Init_ex@plt>
  45f388:	ldr	x8, [sp, #32]
  45f38c:	ldur	x1, [x29, #-24]
  45f390:	adrp	x10, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45f394:	add	x10, x10, #0x1c0
  45f398:	ldr	x10, [x10]
  45f39c:	adrp	x11, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45f3a0:	add	x11, x11, #0xd8
  45f3a4:	ldr	w9, [x11]
  45f3a8:	mov	w11, w9
  45f3ac:	ldrsw	x2, [x10, x11, lsl #2]
  45f3b0:	mov	x0, x8
  45f3b4:	bl	41a570 <HMAC_Update@plt>
  45f3b8:	ldr	x8, [sp, #32]
  45f3bc:	mov	x0, x8
  45f3c0:	add	x1, sp, #0x10
  45f3c4:	ldr	x8, [sp]
  45f3c8:	mov	x2, x8
  45f3cc:	bl	41db30 <HMAC_Final@plt>
  45f3d0:	ldr	w8, [sp, #12]
  45f3d4:	add	w8, w8, #0x1
  45f3d8:	str	w8, [sp, #12]
  45f3dc:	b	45f32c <ASN1_generate_nconf@plt+0x40a2c>
  45f3e0:	ldr	w0, [sp, #12]
  45f3e4:	ldp	x29, x30, [sp, #64]
  45f3e8:	add	sp, sp, #0x50
  45f3ec:	ret
  45f3f0:	sub	sp, sp, #0x50
  45f3f4:	stp	x29, x30, [sp, #64]
  45f3f8:	add	x29, sp, #0x40
  45f3fc:	stur	x0, [x29, #-8]
  45f400:	ldur	x8, [x29, #-8]
  45f404:	ldr	x8, [x8]
  45f408:	stur	x8, [x29, #-16]
  45f40c:	ldur	x8, [x29, #-16]
  45f410:	ldr	x8, [x8, #16]
  45f414:	stur	x8, [x29, #-24]
  45f418:	str	wzr, [sp, #16]
  45f41c:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45f420:	add	x8, x8, #0x6b0
  45f424:	ldr	w9, [x8]
  45f428:	mov	w10, #0x0                   	// #0
  45f42c:	str	w10, [sp, #12]
  45f430:	cbz	w9, 45f448 <ASN1_generate_nconf@plt+0x40b48>
  45f434:	ldr	w8, [sp, #16]
  45f438:	mov	w9, #0x7fffffff            	// #2147483647
  45f43c:	cmp	w8, w9
  45f440:	cset	w8, lt  // lt = tstop
  45f444:	str	w8, [sp, #12]
  45f448:	ldr	w8, [sp, #12]
  45f44c:	tbnz	w8, #0, 45f454 <ASN1_generate_nconf@plt+0x40b54>
  45f450:	b	45f490 <ASN1_generate_nconf@plt+0x40b90>
  45f454:	ldur	x0, [x29, #-24]
  45f458:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45f45c:	add	x8, x8, #0x1c0
  45f460:	ldr	x8, [x8]
  45f464:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45f468:	add	x9, x9, #0xd8
  45f46c:	ldr	w10, [x9]
  45f470:	mov	w9, w10
  45f474:	ldrsw	x1, [x8, x9, lsl #2]
  45f478:	add	x2, sp, #0x14
  45f47c:	bl	41db90 <SHA1@plt>
  45f480:	ldr	w8, [sp, #16]
  45f484:	add	w8, w8, #0x1
  45f488:	str	w8, [sp, #16]
  45f48c:	b	45f41c <ASN1_generate_nconf@plt+0x40b1c>
  45f490:	ldr	w0, [sp, #16]
  45f494:	ldp	x29, x30, [sp, #64]
  45f498:	add	sp, sp, #0x50
  45f49c:	ret
  45f4a0:	sub	sp, sp, #0x50
  45f4a4:	stp	x29, x30, [sp, #64]
  45f4a8:	add	x29, sp, #0x40
  45f4ac:	stur	x0, [x29, #-8]
  45f4b0:	ldur	x8, [x29, #-8]
  45f4b4:	ldr	x8, [x8]
  45f4b8:	stur	x8, [x29, #-16]
  45f4bc:	ldur	x8, [x29, #-16]
  45f4c0:	ldr	x8, [x8, #16]
  45f4c4:	stur	x8, [x29, #-24]
  45f4c8:	str	wzr, [sp, #4]
  45f4cc:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45f4d0:	add	x8, x8, #0x6b0
  45f4d4:	ldr	w9, [x8]
  45f4d8:	mov	w10, #0x0                   	// #0
  45f4dc:	str	w10, [sp]
  45f4e0:	cbz	w9, 45f4f8 <ASN1_generate_nconf@plt+0x40bf8>
  45f4e4:	ldr	w8, [sp, #4]
  45f4e8:	mov	w9, #0x7fffffff            	// #2147483647
  45f4ec:	cmp	w8, w9
  45f4f0:	cset	w8, lt  // lt = tstop
  45f4f4:	str	w8, [sp]
  45f4f8:	ldr	w8, [sp]
  45f4fc:	tbnz	w8, #0, 45f504 <ASN1_generate_nconf@plt+0x40c04>
  45f500:	b	45f540 <ASN1_generate_nconf@plt+0x40c40>
  45f504:	ldur	x0, [x29, #-24]
  45f508:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45f50c:	add	x8, x8, #0x1c0
  45f510:	ldr	x8, [x8]
  45f514:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45f518:	add	x9, x9, #0xd8
  45f51c:	ldr	w10, [x9]
  45f520:	mov	w9, w10
  45f524:	ldrsw	x1, [x8, x9, lsl #2]
  45f528:	add	x2, sp, #0x8
  45f52c:	bl	41aa00 <SHA256@plt>
  45f530:	ldr	w8, [sp, #4]
  45f534:	add	w8, w8, #0x1
  45f538:	str	w8, [sp, #4]
  45f53c:	b	45f4cc <ASN1_generate_nconf@plt+0x40bcc>
  45f540:	ldr	w0, [sp, #4]
  45f544:	ldp	x29, x30, [sp, #64]
  45f548:	add	sp, sp, #0x50
  45f54c:	ret
  45f550:	sub	sp, sp, #0x70
  45f554:	stp	x29, x30, [sp, #96]
  45f558:	add	x29, sp, #0x60
  45f55c:	stur	x0, [x29, #-8]
  45f560:	ldur	x8, [x29, #-8]
  45f564:	ldr	x8, [x8]
  45f568:	stur	x8, [x29, #-16]
  45f56c:	ldur	x8, [x29, #-16]
  45f570:	ldr	x8, [x8, #16]
  45f574:	stur	x8, [x29, #-24]
  45f578:	str	wzr, [sp, #4]
  45f57c:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45f580:	add	x8, x8, #0x6b0
  45f584:	ldr	w9, [x8]
  45f588:	mov	w10, #0x0                   	// #0
  45f58c:	str	w10, [sp]
  45f590:	cbz	w9, 45f5a8 <ASN1_generate_nconf@plt+0x40ca8>
  45f594:	ldr	w8, [sp, #4]
  45f598:	mov	w9, #0x7fffffff            	// #2147483647
  45f59c:	cmp	w8, w9
  45f5a0:	cset	w8, lt  // lt = tstop
  45f5a4:	str	w8, [sp]
  45f5a8:	ldr	w8, [sp]
  45f5ac:	tbnz	w8, #0, 45f5b4 <ASN1_generate_nconf@plt+0x40cb4>
  45f5b0:	b	45f5f0 <ASN1_generate_nconf@plt+0x40cf0>
  45f5b4:	ldur	x0, [x29, #-24]
  45f5b8:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45f5bc:	add	x8, x8, #0x1c0
  45f5c0:	ldr	x8, [x8]
  45f5c4:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45f5c8:	add	x9, x9, #0xd8
  45f5cc:	ldr	w10, [x9]
  45f5d0:	mov	w9, w10
  45f5d4:	ldrsw	x1, [x8, x9, lsl #2]
  45f5d8:	add	x2, sp, #0x8
  45f5dc:	bl	419b10 <SHA512@plt>
  45f5e0:	ldr	w8, [sp, #4]
  45f5e4:	add	w8, w8, #0x1
  45f5e8:	str	w8, [sp, #4]
  45f5ec:	b	45f57c <ASN1_generate_nconf@plt+0x40c7c>
  45f5f0:	ldr	w0, [sp, #4]
  45f5f4:	ldp	x29, x30, [sp, #96]
  45f5f8:	add	sp, sp, #0x70
  45f5fc:	ret
  45f600:	sub	sp, sp, #0x70
  45f604:	stp	x29, x30, [sp, #96]
  45f608:	add	x29, sp, #0x60
  45f60c:	stur	x0, [x29, #-8]
  45f610:	ldur	x8, [x29, #-8]
  45f614:	ldr	x8, [x8]
  45f618:	stur	x8, [x29, #-16]
  45f61c:	ldur	x8, [x29, #-16]
  45f620:	ldr	x8, [x8, #16]
  45f624:	stur	x8, [x29, #-24]
  45f628:	str	wzr, [sp, #4]
  45f62c:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45f630:	add	x8, x8, #0x6b0
  45f634:	ldr	w9, [x8]
  45f638:	mov	w10, #0x0                   	// #0
  45f63c:	str	w10, [sp]
  45f640:	cbz	w9, 45f658 <ASN1_generate_nconf@plt+0x40d58>
  45f644:	ldr	w8, [sp, #4]
  45f648:	mov	w9, #0x7fffffff            	// #2147483647
  45f64c:	cmp	w8, w9
  45f650:	cset	w8, lt  // lt = tstop
  45f654:	str	w8, [sp]
  45f658:	ldr	w8, [sp]
  45f65c:	tbnz	w8, #0, 45f664 <ASN1_generate_nconf@plt+0x40d64>
  45f660:	b	45f6a0 <ASN1_generate_nconf@plt+0x40da0>
  45f664:	ldur	x0, [x29, #-24]
  45f668:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45f66c:	add	x8, x8, #0x1c0
  45f670:	ldr	x8, [x8]
  45f674:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45f678:	add	x9, x9, #0xd8
  45f67c:	ldr	w10, [x9]
  45f680:	mov	w9, w10
  45f684:	ldrsw	x1, [x8, x9, lsl #2]
  45f688:	add	x2, sp, #0x8
  45f68c:	bl	41ba70 <WHIRLPOOL@plt>
  45f690:	ldr	w8, [sp, #4]
  45f694:	add	w8, w8, #0x1
  45f698:	str	w8, [sp, #4]
  45f69c:	b	45f62c <ASN1_generate_nconf@plt+0x40d2c>
  45f6a0:	ldr	w0, [sp, #4]
  45f6a4:	ldp	x29, x30, [sp, #96]
  45f6a8:	add	sp, sp, #0x70
  45f6ac:	ret
  45f6b0:	sub	sp, sp, #0x70
  45f6b4:	stp	x29, x30, [sp, #96]
  45f6b8:	add	x29, sp, #0x60
  45f6bc:	stur	x0, [x29, #-16]
  45f6c0:	ldur	x8, [x29, #-16]
  45f6c4:	ldr	x8, [x8]
  45f6c8:	stur	x8, [x29, #-24]
  45f6cc:	ldur	x8, [x29, #-24]
  45f6d0:	ldr	x8, [x8, #16]
  45f6d4:	stur	x8, [x29, #-32]
  45f6d8:	str	wzr, [sp, #40]
  45f6dc:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45f6e0:	add	x8, x8, #0x6b0
  45f6e4:	ldr	w9, [x8]
  45f6e8:	mov	w10, #0x0                   	// #0
  45f6ec:	str	w10, [sp, #36]
  45f6f0:	cbz	w9, 45f708 <ASN1_generate_nconf@plt+0x40e08>
  45f6f4:	ldr	w8, [sp, #40]
  45f6f8:	mov	w9, #0x7fffffff            	// #2147483647
  45f6fc:	cmp	w8, w9
  45f700:	cset	w8, lt  // lt = tstop
  45f704:	str	w8, [sp, #36]
  45f708:	ldr	w8, [sp, #36]
  45f70c:	tbnz	w8, #0, 45f714 <ASN1_generate_nconf@plt+0x40e14>
  45f710:	b	45f78c <ASN1_generate_nconf@plt+0x40e8c>
  45f714:	ldur	x0, [x29, #-32]
  45f718:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45f71c:	add	x8, x8, #0x1c0
  45f720:	ldr	x8, [x8]
  45f724:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45f728:	add	x9, x9, #0xd8
  45f72c:	ldr	w10, [x9]
  45f730:	mov	w9, w10
  45f734:	ldrsw	x1, [x8, x9, lsl #2]
  45f738:	str	x0, [sp, #24]
  45f73c:	str	x1, [sp, #16]
  45f740:	bl	41d360 <EVP_ripemd160@plt>
  45f744:	ldr	x8, [sp, #24]
  45f748:	str	x0, [sp, #8]
  45f74c:	mov	x0, x8
  45f750:	ldr	x1, [sp, #16]
  45f754:	add	x2, sp, #0x2c
  45f758:	mov	x9, xzr
  45f75c:	mov	x3, x9
  45f760:	ldr	x4, [sp, #8]
  45f764:	mov	x5, x9
  45f768:	bl	41c260 <EVP_Digest@plt>
  45f76c:	cbnz	w0, 45f77c <ASN1_generate_nconf@plt+0x40e7c>
  45f770:	mov	w8, #0xffffffff            	// #-1
  45f774:	stur	w8, [x29, #-4]
  45f778:	b	45f794 <ASN1_generate_nconf@plt+0x40e94>
  45f77c:	ldr	w8, [sp, #40]
  45f780:	add	w8, w8, #0x1
  45f784:	str	w8, [sp, #40]
  45f788:	b	45f6dc <ASN1_generate_nconf@plt+0x40ddc>
  45f78c:	ldr	w8, [sp, #40]
  45f790:	stur	w8, [x29, #-4]
  45f794:	ldur	w0, [x29, #-4]
  45f798:	ldp	x29, x30, [sp, #96]
  45f79c:	add	sp, sp, #0x70
  45f7a0:	ret
  45f7a4:	sub	sp, sp, #0x30
  45f7a8:	stp	x29, x30, [sp, #32]
  45f7ac:	add	x29, sp, #0x20
  45f7b0:	stur	x0, [x29, #-8]
  45f7b4:	ldur	x8, [x29, #-8]
  45f7b8:	ldr	x8, [x8]
  45f7bc:	str	x8, [sp, #16]
  45f7c0:	ldr	x8, [sp, #16]
  45f7c4:	ldr	x8, [x8, #16]
  45f7c8:	str	x8, [sp, #8]
  45f7cc:	str	wzr, [sp, #4]
  45f7d0:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45f7d4:	add	x8, x8, #0x6b0
  45f7d8:	ldr	w9, [x8]
  45f7dc:	mov	w10, #0x0                   	// #0
  45f7e0:	str	w10, [sp]
  45f7e4:	cbz	w9, 45f7fc <ASN1_generate_nconf@plt+0x40efc>
  45f7e8:	ldr	w8, [sp, #4]
  45f7ec:	mov	w9, #0x7fffffff            	// #2147483647
  45f7f0:	cmp	w8, w9
  45f7f4:	cset	w8, lt  // lt = tstop
  45f7f8:	str	w8, [sp]
  45f7fc:	ldr	w8, [sp]
  45f800:	tbnz	w8, #0, 45f808 <ASN1_generate_nconf@plt+0x40f08>
  45f804:	b	45f84c <ASN1_generate_nconf@plt+0x40f4c>
  45f808:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45f80c:	add	x8, x8, #0x1c0
  45f810:	ldr	x8, [x8]
  45f814:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45f818:	add	x9, x9, #0xd8
  45f81c:	ldr	w10, [x9]
  45f820:	mov	w9, w10
  45f824:	ldrsw	x1, [x8, x9, lsl #2]
  45f828:	ldr	x2, [sp, #8]
  45f82c:	ldr	x3, [sp, #8]
  45f830:	adrp	x0, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45f834:	add	x0, x0, #0xfd4
  45f838:	bl	41bc10 <RC4@plt>
  45f83c:	ldr	w8, [sp, #4]
  45f840:	add	w8, w8, #0x1
  45f844:	str	w8, [sp, #4]
  45f848:	b	45f7d0 <ASN1_generate_nconf@plt+0x40ed0>
  45f84c:	ldr	w0, [sp, #4]
  45f850:	ldp	x29, x30, [sp, #32]
  45f854:	add	sp, sp, #0x30
  45f858:	ret
  45f85c:	sub	sp, sp, #0x30
  45f860:	stp	x29, x30, [sp, #32]
  45f864:	add	x29, sp, #0x20
  45f868:	stur	x0, [x29, #-8]
  45f86c:	ldur	x8, [x29, #-8]
  45f870:	ldr	x8, [x8]
  45f874:	str	x8, [sp, #16]
  45f878:	ldr	x8, [sp, #16]
  45f87c:	ldr	x8, [x8, #16]
  45f880:	str	x8, [sp, #8]
  45f884:	str	wzr, [sp, #4]
  45f888:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45f88c:	add	x8, x8, #0x6b0
  45f890:	ldr	w9, [x8]
  45f894:	mov	w10, #0x0                   	// #0
  45f898:	str	w10, [sp]
  45f89c:	cbz	w9, 45f8b4 <ASN1_generate_nconf@plt+0x40fb4>
  45f8a0:	ldr	w8, [sp, #4]
  45f8a4:	mov	w9, #0x7fffffff            	// #2147483647
  45f8a8:	cmp	w8, w9
  45f8ac:	cset	w8, lt  // lt = tstop
  45f8b0:	str	w8, [sp]
  45f8b4:	ldr	w8, [sp]
  45f8b8:	tbnz	w8, #0, 45f8c0 <ASN1_generate_nconf@plt+0x40fc0>
  45f8bc:	b	45f910 <ASN1_generate_nconf@plt+0x41010>
  45f8c0:	ldr	x0, [sp, #8]
  45f8c4:	ldr	x1, [sp, #8]
  45f8c8:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45f8cc:	add	x8, x8, #0x1c0
  45f8d0:	ldr	x8, [x8]
  45f8d4:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45f8d8:	add	x9, x9, #0xd8
  45f8dc:	ldr	w10, [x9]
  45f8e0:	mov	w9, w10
  45f8e4:	ldrsw	x2, [x8, x9, lsl #2]
  45f8e8:	adrp	x3, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45f8ec:	add	x3, x3, #0xb78
  45f8f0:	adrp	x4, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  45f8f4:	add	x4, x4, #0x270
  45f8f8:	mov	w5, #0x1                   	// #1
  45f8fc:	bl	41b1a0 <DES_ncbc_encrypt@plt>
  45f900:	ldr	w8, [sp, #4]
  45f904:	add	w8, w8, #0x1
  45f908:	str	w8, [sp, #4]
  45f90c:	b	45f888 <ASN1_generate_nconf@plt+0x40f88>
  45f910:	ldr	w0, [sp, #4]
  45f914:	ldp	x29, x30, [sp, #32]
  45f918:	add	sp, sp, #0x30
  45f91c:	ret
  45f920:	sub	sp, sp, #0x30
  45f924:	stp	x29, x30, [sp, #32]
  45f928:	add	x29, sp, #0x20
  45f92c:	stur	x0, [x29, #-8]
  45f930:	ldur	x8, [x29, #-8]
  45f934:	ldr	x8, [x8]
  45f938:	str	x8, [sp, #16]
  45f93c:	ldr	x8, [sp, #16]
  45f940:	ldr	x8, [x8, #16]
  45f944:	str	x8, [sp, #8]
  45f948:	str	wzr, [sp, #4]
  45f94c:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45f950:	add	x8, x8, #0x6b0
  45f954:	ldr	w9, [x8]
  45f958:	mov	w10, #0x0                   	// #0
  45f95c:	str	w10, [sp]
  45f960:	cbz	w9, 45f978 <ASN1_generate_nconf@plt+0x41078>
  45f964:	ldr	w8, [sp, #4]
  45f968:	mov	w9, #0x7fffffff            	// #2147483647
  45f96c:	cmp	w8, w9
  45f970:	cset	w8, lt  // lt = tstop
  45f974:	str	w8, [sp]
  45f978:	ldr	w8, [sp]
  45f97c:	tbnz	w8, #0, 45f984 <ASN1_generate_nconf@plt+0x41084>
  45f980:	b	45f9e4 <ASN1_generate_nconf@plt+0x410e4>
  45f984:	ldr	x0, [sp, #8]
  45f988:	ldr	x1, [sp, #8]
  45f98c:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45f990:	add	x8, x8, #0x1c0
  45f994:	ldr	x8, [x8]
  45f998:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45f99c:	add	x9, x9, #0xd8
  45f9a0:	ldr	w10, [x9]
  45f9a4:	mov	w9, w10
  45f9a8:	ldrsw	x2, [x8, x9, lsl #2]
  45f9ac:	adrp	x3, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45f9b0:	add	x3, x3, #0xb78
  45f9b4:	adrp	x4, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45f9b8:	add	x4, x4, #0xbf8
  45f9bc:	adrp	x5, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45f9c0:	add	x5, x5, #0xc78
  45f9c4:	adrp	x6, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  45f9c8:	add	x6, x6, #0x270
  45f9cc:	mov	w7, #0x1                   	// #1
  45f9d0:	bl	41e470 <DES_ede3_cbc_encrypt@plt>
  45f9d4:	ldr	w8, [sp, #4]
  45f9d8:	add	w8, w8, #0x1
  45f9dc:	str	w8, [sp, #4]
  45f9e0:	b	45f94c <ASN1_generate_nconf@plt+0x4104c>
  45f9e4:	ldr	w0, [sp, #4]
  45f9e8:	ldp	x29, x30, [sp, #32]
  45f9ec:	add	sp, sp, #0x30
  45f9f0:	ret
  45f9f4:	sub	sp, sp, #0x30
  45f9f8:	stp	x29, x30, [sp, #32]
  45f9fc:	add	x29, sp, #0x20
  45fa00:	stur	x0, [x29, #-8]
  45fa04:	ldur	x8, [x29, #-8]
  45fa08:	ldr	x8, [x8]
  45fa0c:	str	x8, [sp, #16]
  45fa10:	ldr	x8, [sp, #16]
  45fa14:	ldr	x8, [x8, #16]
  45fa18:	str	x8, [sp, #8]
  45fa1c:	str	wzr, [sp, #4]
  45fa20:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45fa24:	add	x8, x8, #0x6b0
  45fa28:	ldr	w9, [x8]
  45fa2c:	mov	w10, #0x0                   	// #0
  45fa30:	str	w10, [sp]
  45fa34:	cbz	w9, 45fa4c <ASN1_generate_nconf@plt+0x4114c>
  45fa38:	ldr	w8, [sp, #4]
  45fa3c:	mov	w9, #0x7fffffff            	// #2147483647
  45fa40:	cmp	w8, w9
  45fa44:	cset	w8, lt  // lt = tstop
  45fa48:	str	w8, [sp]
  45fa4c:	ldr	w8, [sp]
  45fa50:	tbnz	w8, #0, 45fa58 <ASN1_generate_nconf@plt+0x41158>
  45fa54:	b	45faa8 <ASN1_generate_nconf@plt+0x411a8>
  45fa58:	ldr	x0, [sp, #8]
  45fa5c:	ldr	x1, [sp, #8]
  45fa60:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45fa64:	add	x8, x8, #0x1c0
  45fa68:	ldr	x8, [x8]
  45fa6c:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45fa70:	add	x9, x9, #0xd8
  45fa74:	ldr	w10, [x9]
  45fa78:	mov	w9, w10
  45fa7c:	ldrsw	x2, [x8, x9, lsl #2]
  45fa80:	adrp	x3, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45fa84:	add	x3, x3, #0xcf8
  45fa88:	adrp	x4, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45fa8c:	add	x4, x4, #0x6b4
  45fa90:	mov	w5, #0x1                   	// #1
  45fa94:	bl	41d340 <AES_cbc_encrypt@plt>
  45fa98:	ldr	w8, [sp, #4]
  45fa9c:	add	w8, w8, #0x1
  45faa0:	str	w8, [sp, #4]
  45faa4:	b	45fa20 <ASN1_generate_nconf@plt+0x41120>
  45faa8:	ldr	w0, [sp, #4]
  45faac:	ldp	x29, x30, [sp, #32]
  45fab0:	add	sp, sp, #0x30
  45fab4:	ret
  45fab8:	sub	sp, sp, #0x30
  45fabc:	stp	x29, x30, [sp, #32]
  45fac0:	add	x29, sp, #0x20
  45fac4:	stur	x0, [x29, #-8]
  45fac8:	ldur	x8, [x29, #-8]
  45facc:	ldr	x8, [x8]
  45fad0:	str	x8, [sp, #16]
  45fad4:	ldr	x8, [sp, #16]
  45fad8:	ldr	x8, [x8, #16]
  45fadc:	str	x8, [sp, #8]
  45fae0:	str	wzr, [sp, #4]
  45fae4:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45fae8:	add	x8, x8, #0x6b0
  45faec:	ldr	w9, [x8]
  45faf0:	mov	w10, #0x0                   	// #0
  45faf4:	str	w10, [sp]
  45faf8:	cbz	w9, 45fb10 <ASN1_generate_nconf@plt+0x41210>
  45fafc:	ldr	w8, [sp, #4]
  45fb00:	mov	w9, #0x7fffffff            	// #2147483647
  45fb04:	cmp	w8, w9
  45fb08:	cset	w8, lt  // lt = tstop
  45fb0c:	str	w8, [sp]
  45fb10:	ldr	w8, [sp]
  45fb14:	tbnz	w8, #0, 45fb1c <ASN1_generate_nconf@plt+0x4121c>
  45fb18:	b	45fb6c <ASN1_generate_nconf@plt+0x4126c>
  45fb1c:	ldr	x0, [sp, #8]
  45fb20:	ldr	x1, [sp, #8]
  45fb24:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45fb28:	add	x8, x8, #0x1c0
  45fb2c:	ldr	x8, [x8]
  45fb30:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45fb34:	add	x9, x9, #0xd8
  45fb38:	ldr	w10, [x9]
  45fb3c:	mov	w9, w10
  45fb40:	ldrsw	x2, [x8, x9, lsl #2]
  45fb44:	adrp	x3, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45fb48:	add	x3, x3, #0xdec
  45fb4c:	adrp	x4, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45fb50:	add	x4, x4, #0x6b4
  45fb54:	mov	w5, #0x1                   	// #1
  45fb58:	bl	41d340 <AES_cbc_encrypt@plt>
  45fb5c:	ldr	w8, [sp, #4]
  45fb60:	add	w8, w8, #0x1
  45fb64:	str	w8, [sp, #4]
  45fb68:	b	45fae4 <ASN1_generate_nconf@plt+0x411e4>
  45fb6c:	ldr	w0, [sp, #4]
  45fb70:	ldp	x29, x30, [sp, #32]
  45fb74:	add	sp, sp, #0x30
  45fb78:	ret
  45fb7c:	sub	sp, sp, #0x30
  45fb80:	stp	x29, x30, [sp, #32]
  45fb84:	add	x29, sp, #0x20
  45fb88:	stur	x0, [x29, #-8]
  45fb8c:	ldur	x8, [x29, #-8]
  45fb90:	ldr	x8, [x8]
  45fb94:	str	x8, [sp, #16]
  45fb98:	ldr	x8, [sp, #16]
  45fb9c:	ldr	x8, [x8, #16]
  45fba0:	str	x8, [sp, #8]
  45fba4:	str	wzr, [sp, #4]
  45fba8:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45fbac:	add	x8, x8, #0x6b0
  45fbb0:	ldr	w9, [x8]
  45fbb4:	mov	w10, #0x0                   	// #0
  45fbb8:	str	w10, [sp]
  45fbbc:	cbz	w9, 45fbd4 <ASN1_generate_nconf@plt+0x412d4>
  45fbc0:	ldr	w8, [sp, #4]
  45fbc4:	mov	w9, #0x7fffffff            	// #2147483647
  45fbc8:	cmp	w8, w9
  45fbcc:	cset	w8, lt  // lt = tstop
  45fbd0:	str	w8, [sp]
  45fbd4:	ldr	w8, [sp]
  45fbd8:	tbnz	w8, #0, 45fbe0 <ASN1_generate_nconf@plt+0x412e0>
  45fbdc:	b	45fc30 <ASN1_generate_nconf@plt+0x41330>
  45fbe0:	ldr	x0, [sp, #8]
  45fbe4:	ldr	x1, [sp, #8]
  45fbe8:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45fbec:	add	x8, x8, #0x1c0
  45fbf0:	ldr	x8, [x8]
  45fbf4:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45fbf8:	add	x9, x9, #0xd8
  45fbfc:	ldr	w10, [x9]
  45fc00:	mov	w9, w10
  45fc04:	ldrsw	x2, [x8, x9, lsl #2]
  45fc08:	adrp	x3, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45fc0c:	add	x3, x3, #0xee0
  45fc10:	adrp	x4, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45fc14:	add	x4, x4, #0x6b4
  45fc18:	mov	w5, #0x1                   	// #1
  45fc1c:	bl	41d340 <AES_cbc_encrypt@plt>
  45fc20:	ldr	w8, [sp, #4]
  45fc24:	add	w8, w8, #0x1
  45fc28:	str	w8, [sp, #4]
  45fc2c:	b	45fba8 <ASN1_generate_nconf@plt+0x412a8>
  45fc30:	ldr	w0, [sp, #4]
  45fc34:	ldp	x29, x30, [sp, #32]
  45fc38:	add	sp, sp, #0x30
  45fc3c:	ret
  45fc40:	sub	sp, sp, #0x40
  45fc44:	stp	x29, x30, [sp, #48]
  45fc48:	add	x29, sp, #0x30
  45fc4c:	stur	x0, [x29, #-8]
  45fc50:	ldur	x8, [x29, #-8]
  45fc54:	ldr	x8, [x8]
  45fc58:	stur	x8, [x29, #-16]
  45fc5c:	ldur	x8, [x29, #-16]
  45fc60:	ldr	x8, [x8, #16]
  45fc64:	str	x8, [sp, #24]
  45fc68:	ldur	x8, [x29, #-16]
  45fc6c:	ldr	x8, [x8, #24]
  45fc70:	str	x8, [sp, #16]
  45fc74:	str	wzr, [sp, #12]
  45fc78:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45fc7c:	add	x8, x8, #0x6b0
  45fc80:	ldr	w9, [x8]
  45fc84:	mov	w10, #0x0                   	// #0
  45fc88:	str	w10, [sp, #8]
  45fc8c:	cbz	w9, 45fca4 <ASN1_generate_nconf@plt+0x413a4>
  45fc90:	ldr	w8, [sp, #12]
  45fc94:	mov	w9, #0x7fffffff            	// #2147483647
  45fc98:	cmp	w8, w9
  45fc9c:	cset	w8, lt  // lt = tstop
  45fca0:	str	w8, [sp, #8]
  45fca4:	ldr	w8, [sp, #8]
  45fca8:	tbnz	w8, #0, 45fcb0 <ASN1_generate_nconf@plt+0x413b0>
  45fcac:	b	45fd00 <ASN1_generate_nconf@plt+0x41400>
  45fcb0:	ldr	x0, [sp, #24]
  45fcb4:	ldr	x1, [sp, #16]
  45fcb8:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45fcbc:	add	x8, x8, #0x1c0
  45fcc0:	ldr	x8, [x8]
  45fcc4:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45fcc8:	add	x9, x9, #0xd8
  45fccc:	ldr	w10, [x9]
  45fcd0:	mov	w9, w10
  45fcd4:	ldrsw	x2, [x8, x9, lsl #2]
  45fcd8:	adrp	x3, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45fcdc:	add	x3, x3, #0xcf8
  45fce0:	adrp	x4, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45fce4:	add	x4, x4, #0x6b4
  45fce8:	mov	w5, #0x1                   	// #1
  45fcec:	bl	41ca70 <AES_ige_encrypt@plt>
  45fcf0:	ldr	w8, [sp, #12]
  45fcf4:	add	w8, w8, #0x1
  45fcf8:	str	w8, [sp, #12]
  45fcfc:	b	45fc78 <ASN1_generate_nconf@plt+0x41378>
  45fd00:	ldr	w0, [sp, #12]
  45fd04:	ldp	x29, x30, [sp, #48]
  45fd08:	add	sp, sp, #0x40
  45fd0c:	ret
  45fd10:	sub	sp, sp, #0x40
  45fd14:	stp	x29, x30, [sp, #48]
  45fd18:	add	x29, sp, #0x30
  45fd1c:	stur	x0, [x29, #-8]
  45fd20:	ldur	x8, [x29, #-8]
  45fd24:	ldr	x8, [x8]
  45fd28:	stur	x8, [x29, #-16]
  45fd2c:	ldur	x8, [x29, #-16]
  45fd30:	ldr	x8, [x8, #16]
  45fd34:	str	x8, [sp, #24]
  45fd38:	ldur	x8, [x29, #-16]
  45fd3c:	ldr	x8, [x8, #24]
  45fd40:	str	x8, [sp, #16]
  45fd44:	str	wzr, [sp, #12]
  45fd48:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45fd4c:	add	x8, x8, #0x6b0
  45fd50:	ldr	w9, [x8]
  45fd54:	mov	w10, #0x0                   	// #0
  45fd58:	str	w10, [sp, #8]
  45fd5c:	cbz	w9, 45fd74 <ASN1_generate_nconf@plt+0x41474>
  45fd60:	ldr	w8, [sp, #12]
  45fd64:	mov	w9, #0x7fffffff            	// #2147483647
  45fd68:	cmp	w8, w9
  45fd6c:	cset	w8, lt  // lt = tstop
  45fd70:	str	w8, [sp, #8]
  45fd74:	ldr	w8, [sp, #8]
  45fd78:	tbnz	w8, #0, 45fd80 <ASN1_generate_nconf@plt+0x41480>
  45fd7c:	b	45fdd0 <ASN1_generate_nconf@plt+0x414d0>
  45fd80:	ldr	x0, [sp, #24]
  45fd84:	ldr	x1, [sp, #16]
  45fd88:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45fd8c:	add	x8, x8, #0x1c0
  45fd90:	ldr	x8, [x8]
  45fd94:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45fd98:	add	x9, x9, #0xd8
  45fd9c:	ldr	w10, [x9]
  45fda0:	mov	w9, w10
  45fda4:	ldrsw	x2, [x8, x9, lsl #2]
  45fda8:	adrp	x3, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45fdac:	add	x3, x3, #0xdec
  45fdb0:	adrp	x4, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45fdb4:	add	x4, x4, #0x6b4
  45fdb8:	mov	w5, #0x1                   	// #1
  45fdbc:	bl	41ca70 <AES_ige_encrypt@plt>
  45fdc0:	ldr	w8, [sp, #12]
  45fdc4:	add	w8, w8, #0x1
  45fdc8:	str	w8, [sp, #12]
  45fdcc:	b	45fd48 <ASN1_generate_nconf@plt+0x41448>
  45fdd0:	ldr	w0, [sp, #12]
  45fdd4:	ldp	x29, x30, [sp, #48]
  45fdd8:	add	sp, sp, #0x40
  45fddc:	ret
  45fde0:	sub	sp, sp, #0x40
  45fde4:	stp	x29, x30, [sp, #48]
  45fde8:	add	x29, sp, #0x30
  45fdec:	stur	x0, [x29, #-8]
  45fdf0:	ldur	x8, [x29, #-8]
  45fdf4:	ldr	x8, [x8]
  45fdf8:	stur	x8, [x29, #-16]
  45fdfc:	ldur	x8, [x29, #-16]
  45fe00:	ldr	x8, [x8, #16]
  45fe04:	str	x8, [sp, #24]
  45fe08:	ldur	x8, [x29, #-16]
  45fe0c:	ldr	x8, [x8, #24]
  45fe10:	str	x8, [sp, #16]
  45fe14:	str	wzr, [sp, #12]
  45fe18:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45fe1c:	add	x8, x8, #0x6b0
  45fe20:	ldr	w9, [x8]
  45fe24:	mov	w10, #0x0                   	// #0
  45fe28:	str	w10, [sp, #8]
  45fe2c:	cbz	w9, 45fe44 <ASN1_generate_nconf@plt+0x41544>
  45fe30:	ldr	w8, [sp, #12]
  45fe34:	mov	w9, #0x7fffffff            	// #2147483647
  45fe38:	cmp	w8, w9
  45fe3c:	cset	w8, lt  // lt = tstop
  45fe40:	str	w8, [sp, #8]
  45fe44:	ldr	w8, [sp, #8]
  45fe48:	tbnz	w8, #0, 45fe50 <ASN1_generate_nconf@plt+0x41550>
  45fe4c:	b	45fea0 <ASN1_generate_nconf@plt+0x415a0>
  45fe50:	ldr	x0, [sp, #24]
  45fe54:	ldr	x1, [sp, #16]
  45fe58:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45fe5c:	add	x8, x8, #0x1c0
  45fe60:	ldr	x8, [x8]
  45fe64:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45fe68:	add	x9, x9, #0xd8
  45fe6c:	ldr	w10, [x9]
  45fe70:	mov	w9, w10
  45fe74:	ldrsw	x2, [x8, x9, lsl #2]
  45fe78:	adrp	x3, 4b1000 <stdin@@GLIBC_2.17+0x10>
  45fe7c:	add	x3, x3, #0xee0
  45fe80:	adrp	x4, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45fe84:	add	x4, x4, #0x6b4
  45fe88:	mov	w5, #0x1                   	// #1
  45fe8c:	bl	41ca70 <AES_ige_encrypt@plt>
  45fe90:	ldr	w8, [sp, #12]
  45fe94:	add	w8, w8, #0x1
  45fe98:	str	w8, [sp, #12]
  45fe9c:	b	45fe18 <ASN1_generate_nconf@plt+0x41518>
  45fea0:	ldr	w0, [sp, #12]
  45fea4:	ldp	x29, x30, [sp, #48]
  45fea8:	add	sp, sp, #0x40
  45feac:	ret
  45feb0:	sub	sp, sp, #0x40
  45feb4:	stp	x29, x30, [sp, #48]
  45feb8:	add	x29, sp, #0x30
  45febc:	stur	x0, [x29, #-8]
  45fec0:	ldur	x8, [x29, #-8]
  45fec4:	ldr	x8, [x8]
  45fec8:	stur	x8, [x29, #-16]
  45fecc:	ldur	x8, [x29, #-16]
  45fed0:	ldr	x8, [x8, #16]
  45fed4:	str	x8, [sp, #24]
  45fed8:	ldur	x8, [x29, #-16]
  45fedc:	ldr	x8, [x8, #760]
  45fee0:	str	x8, [sp, #16]
  45fee4:	str	wzr, [sp, #12]
  45fee8:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45feec:	add	x8, x8, #0x6b0
  45fef0:	ldr	w9, [x8]
  45fef4:	mov	w10, #0x0                   	// #0
  45fef8:	str	w10, [sp, #8]
  45fefc:	cbz	w9, 45ff14 <ASN1_generate_nconf@plt+0x41614>
  45ff00:	ldr	w8, [sp, #12]
  45ff04:	mov	w9, #0x7fffffff            	// #2147483647
  45ff08:	cmp	w8, w9
  45ff0c:	cset	w8, lt  // lt = tstop
  45ff10:	str	w8, [sp, #8]
  45ff14:	ldr	w8, [sp, #8]
  45ff18:	tbnz	w8, #0, 45ff20 <ASN1_generate_nconf@plt+0x41620>
  45ff1c:	b	45ff5c <ASN1_generate_nconf@plt+0x4165c>
  45ff20:	ldr	x0, [sp, #16]
  45ff24:	ldr	x1, [sp, #24]
  45ff28:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45ff2c:	add	x8, x8, #0x1c0
  45ff30:	ldr	x8, [x8]
  45ff34:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45ff38:	add	x9, x9, #0xd8
  45ff3c:	ldr	w10, [x9]
  45ff40:	mov	w9, w10
  45ff44:	ldrsw	x2, [x8, x9, lsl #2]
  45ff48:	bl	41b390 <CRYPTO_gcm128_aad@plt>
  45ff4c:	ldr	w8, [sp, #12]
  45ff50:	add	w8, w8, #0x1
  45ff54:	str	w8, [sp, #12]
  45ff58:	b	45fee8 <ASN1_generate_nconf@plt+0x415e8>
  45ff5c:	ldr	w0, [sp, #12]
  45ff60:	ldp	x29, x30, [sp, #48]
  45ff64:	add	sp, sp, #0x40
  45ff68:	ret
  45ff6c:	sub	sp, sp, #0x30
  45ff70:	stp	x29, x30, [sp, #32]
  45ff74:	add	x29, sp, #0x20
  45ff78:	stur	x0, [x29, #-8]
  45ff7c:	ldur	x8, [x29, #-8]
  45ff80:	ldr	x8, [x8]
  45ff84:	str	x8, [sp, #16]
  45ff88:	ldr	x8, [sp, #16]
  45ff8c:	ldr	x8, [x8, #16]
  45ff90:	str	x8, [sp, #8]
  45ff94:	str	wzr, [sp, #4]
  45ff98:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45ff9c:	add	x8, x8, #0x6b0
  45ffa0:	ldr	w9, [x8]
  45ffa4:	mov	w10, #0x0                   	// #0
  45ffa8:	str	w10, [sp]
  45ffac:	cbz	w9, 45ffc4 <ASN1_generate_nconf@plt+0x416c4>
  45ffb0:	ldr	w8, [sp, #4]
  45ffb4:	mov	w9, #0x7fffffff            	// #2147483647
  45ffb8:	cmp	w8, w9
  45ffbc:	cset	w8, lt  // lt = tstop
  45ffc0:	str	w8, [sp]
  45ffc4:	ldr	w8, [sp]
  45ffc8:	tbnz	w8, #0, 45ffd0 <ASN1_generate_nconf@plt+0x416d0>
  45ffcc:	b	460008 <ASN1_generate_nconf@plt+0x41708>
  45ffd0:	ldr	x0, [sp, #8]
  45ffd4:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  45ffd8:	add	x8, x8, #0x1c0
  45ffdc:	ldr	x8, [x8]
  45ffe0:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  45ffe4:	add	x9, x9, #0xd8
  45ffe8:	ldr	w10, [x9]
  45ffec:	mov	w9, w10
  45fff0:	ldr	w1, [x8, x9, lsl #2]
  45fff4:	bl	41d740 <RAND_bytes@plt>
  45fff8:	ldr	w8, [sp, #4]
  45fffc:	add	w8, w8, #0x1
  460000:	str	w8, [sp, #4]
  460004:	b	45ff98 <ASN1_generate_nconf@plt+0x41698>
  460008:	ldr	w0, [sp, #4]
  46000c:	ldp	x29, x30, [sp, #32]
  460010:	add	sp, sp, #0x30
  460014:	ret
  460018:	sub	sp, sp, #0x50
  46001c:	stp	x29, x30, [sp, #64]
  460020:	add	x29, sp, #0x40
  460024:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  460028:	add	x8, x8, #0xb70
  46002c:	stur	x0, [x29, #-8]
  460030:	ldur	x9, [x29, #-8]
  460034:	ldr	x9, [x9]
  460038:	stur	x9, [x29, #-16]
  46003c:	ldur	x9, [x29, #-16]
  460040:	ldr	x9, [x9, #16]
  460044:	stur	x9, [x29, #-24]
  460048:	ldur	x9, [x29, #-16]
  46004c:	ldr	x9, [x9, #744]
  460050:	str	x9, [sp, #32]
  460054:	ldr	w10, [x8]
  460058:	cbz	w10, 460114 <ASN1_generate_nconf@plt+0x41814>
  46005c:	str	wzr, [sp, #24]
  460060:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  460064:	add	x8, x8, #0x6b0
  460068:	ldr	w9, [x8]
  46006c:	mov	w10, #0x0                   	// #0
  460070:	str	w10, [sp, #16]
  460074:	cbz	w9, 46008c <ASN1_generate_nconf@plt+0x4178c>
  460078:	ldr	w8, [sp, #24]
  46007c:	mov	w9, #0x7fffffff            	// #2147483647
  460080:	cmp	w8, w9
  460084:	cset	w8, lt  // lt = tstop
  460088:	str	w8, [sp, #16]
  46008c:	ldr	w8, [sp, #16]
  460090:	tbnz	w8, #0, 460098 <ASN1_generate_nconf@plt+0x41798>
  460094:	b	460110 <ASN1_generate_nconf@plt+0x41810>
  460098:	ldr	x0, [sp, #32]
  46009c:	ldur	x1, [x29, #-24]
  4600a0:	ldur	x3, [x29, #-24]
  4600a4:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  4600a8:	add	x8, x8, #0x1c0
  4600ac:	ldr	x8, [x8]
  4600b0:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  4600b4:	add	x9, x9, #0xd8
  4600b8:	ldr	w10, [x9]
  4600bc:	mov	w9, w10
  4600c0:	ldr	w4, [x8, x9, lsl #2]
  4600c4:	add	x2, sp, #0x1c
  4600c8:	bl	41e350 <EVP_DecryptUpdate@plt>
  4600cc:	str	w0, [sp, #20]
  4600d0:	ldr	w10, [sp, #20]
  4600d4:	cmp	w10, #0x1
  4600d8:	b.eq	460100 <ASN1_generate_nconf@plt+0x41800>  // b.none
  4600dc:	ldr	x0, [sp, #32]
  4600e0:	mov	x8, xzr
  4600e4:	mov	x1, x8
  4600e8:	mov	x2, x8
  4600ec:	mov	x3, x8
  4600f0:	adrp	x4, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  4600f4:	add	x4, x4, #0x6b4
  4600f8:	mov	w5, #0xffffffff            	// #-1
  4600fc:	bl	419a40 <EVP_CipherInit_ex@plt>
  460100:	ldr	w8, [sp, #24]
  460104:	add	w8, w8, #0x1
  460108:	str	w8, [sp, #24]
  46010c:	b	460060 <ASN1_generate_nconf@plt+0x41760>
  460110:	b	4601c8 <ASN1_generate_nconf@plt+0x418c8>
  460114:	str	wzr, [sp, #24]
  460118:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  46011c:	add	x8, x8, #0x6b0
  460120:	ldr	w9, [x8]
  460124:	mov	w10, #0x0                   	// #0
  460128:	str	w10, [sp, #12]
  46012c:	cbz	w9, 460144 <ASN1_generate_nconf@plt+0x41844>
  460130:	ldr	w8, [sp, #24]
  460134:	mov	w9, #0x7fffffff            	// #2147483647
  460138:	cmp	w8, w9
  46013c:	cset	w8, lt  // lt = tstop
  460140:	str	w8, [sp, #12]
  460144:	ldr	w8, [sp, #12]
  460148:	tbnz	w8, #0, 460150 <ASN1_generate_nconf@plt+0x41850>
  46014c:	b	4601c8 <ASN1_generate_nconf@plt+0x418c8>
  460150:	ldr	x0, [sp, #32]
  460154:	ldur	x1, [x29, #-24]
  460158:	ldur	x3, [x29, #-24]
  46015c:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  460160:	add	x8, x8, #0x1c0
  460164:	ldr	x8, [x8]
  460168:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  46016c:	add	x9, x9, #0xd8
  460170:	ldr	w10, [x9]
  460174:	mov	w9, w10
  460178:	ldr	w4, [x8, x9, lsl #2]
  46017c:	add	x2, sp, #0x1c
  460180:	bl	41e6d0 <EVP_EncryptUpdate@plt>
  460184:	str	w0, [sp, #20]
  460188:	ldr	w10, [sp, #20]
  46018c:	cmp	w10, #0x1
  460190:	b.eq	4601b8 <ASN1_generate_nconf@plt+0x418b8>  // b.none
  460194:	ldr	x0, [sp, #32]
  460198:	mov	x8, xzr
  46019c:	mov	x1, x8
  4601a0:	mov	x2, x8
  4601a4:	mov	x3, x8
  4601a8:	adrp	x4, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  4601ac:	add	x4, x4, #0x6b4
  4601b0:	mov	w5, #0xffffffff            	// #-1
  4601b4:	bl	419a40 <EVP_CipherInit_ex@plt>
  4601b8:	ldr	w8, [sp, #24]
  4601bc:	add	w8, w8, #0x1
  4601c0:	str	w8, [sp, #24]
  4601c4:	b	460118 <ASN1_generate_nconf@plt+0x41818>
  4601c8:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4601cc:	add	x8, x8, #0xb70
  4601d0:	ldr	w9, [x8]
  4601d4:	cbz	w9, 4601ec <ASN1_generate_nconf@plt+0x418ec>
  4601d8:	ldr	x0, [sp, #32]
  4601dc:	ldur	x1, [x29, #-24]
  4601e0:	add	x2, sp, #0x1c
  4601e4:	bl	41bea0 <EVP_DecryptFinal_ex@plt>
  4601e8:	b	4601fc <ASN1_generate_nconf@plt+0x418fc>
  4601ec:	ldr	x0, [sp, #32]
  4601f0:	ldur	x1, [x29, #-24]
  4601f4:	add	x2, sp, #0x1c
  4601f8:	bl	41e1b0 <EVP_EncryptFinal_ex@plt>
  4601fc:	ldr	w0, [sp, #24]
  460200:	ldp	x29, x30, [sp, #64]
  460204:	add	sp, sp, #0x50
  460208:	ret
  46020c:	sub	sp, sp, #0x130
  460210:	stp	x29, x30, [sp, #272]
  460214:	str	x28, [sp, #288]
  460218:	add	x29, sp, #0x110
  46021c:	adrp	x8, 48f000 <ASN1_generate_nconf@plt+0x70700>
  460220:	add	x8, x8, #0xbe4
  460224:	mov	w9, #0x5                   	// #5
  460228:	fmov	d0, xzr
  46022c:	adrp	x10, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  460230:	add	x10, x10, #0x5fe
  460234:	adrp	x11, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  460238:	add	x11, x11, #0xfe8
  46023c:	adrp	x12, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  460240:	add	x12, x12, #0xec1
  460244:	adrp	x13, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  460248:	add	x13, x13, #0xca0
  46024c:	add	x13, x13, #0x420
  460250:	stur	x0, [x29, #-8]
  460254:	stur	w1, [x29, #-12]
  460258:	stur	x2, [x29, #-24]
  46025c:	stur	x8, [x29, #-32]
  460260:	stur	w9, [x29, #-48]
  460264:	str	d0, [sp, #128]
  460268:	ldur	w9, [x29, #-12]
  46026c:	str	x10, [sp, #56]
  460270:	str	x11, [sp, #48]
  460274:	str	x12, [sp, #40]
  460278:	str	x13, [sp, #32]
  46027c:	cbz	w9, 460290 <ASN1_generate_nconf@plt+0x41990>
  460280:	sub	x8, x29, #0xc
  460284:	stur	x8, [x29, #-32]
  460288:	mov	w9, #0x1                   	// #1
  46028c:	stur	w9, [x29, #-48]
  460290:	ldur	x8, [x29, #-32]
  460294:	ldur	w9, [x29, #-48]
  460298:	subs	w9, w9, #0x1
  46029c:	ldr	w0, [x8, w9, sxtw #2]
  4602a0:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  4602a4:	add	x1, x1, #0x29b
  4602a8:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  4602ac:	stur	x0, [x29, #-64]
  4602b0:	ldur	x8, [x29, #-32]
  4602b4:	ldur	w9, [x29, #-48]
  4602b8:	subs	w9, w9, #0x1
  4602bc:	ldr	w9, [x8, w9, sxtw #2]
  4602c0:	add	w0, w9, #0x400
  4602c4:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  4602c8:	add	x1, x1, #0x2b3
  4602cc:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  4602d0:	stur	x0, [x29, #-72]
  4602d4:	bl	41c520 <EVP_CIPHER_CTX_new@plt>
  4602d8:	str	x0, [sp, #136]
  4602dc:	ldr	x0, [sp, #136]
  4602e0:	ldur	x1, [x29, #-8]
  4602e4:	mov	x8, xzr
  4602e8:	mov	x2, x8
  4602ec:	str	x2, [sp, #24]
  4602f0:	mov	x3, x8
  4602f4:	str	x3, [sp, #16]
  4602f8:	sub	x4, x29, #0x80
  4602fc:	str	x8, [sp, #8]
  460300:	bl	41e6b0 <EVP_EncryptInit_ex@plt>
  460304:	ldr	x8, [sp, #136]
  460308:	mov	x0, x8
  46030c:	bl	419da0 <EVP_CIPHER_CTX_key_length@plt>
  460310:	stur	w0, [x29, #-44]
  460314:	ldur	w0, [x29, #-44]
  460318:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  46031c:	add	x1, x1, #0x5ef
  460320:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  460324:	stur	x0, [x29, #-80]
  460328:	ldr	x0, [sp, #136]
  46032c:	ldur	x1, [x29, #-80]
  460330:	bl	41d720 <EVP_CIPHER_CTX_rand_key@plt>
  460334:	ldr	x8, [sp, #136]
  460338:	ldur	x3, [x29, #-80]
  46033c:	mov	x0, x8
  460340:	ldr	x8, [sp, #8]
  460344:	mov	x1, x8
  460348:	ldr	x2, [sp, #24]
  46034c:	ldr	x4, [sp, #16]
  460350:	bl	41e6b0 <EVP_EncryptInit_ex@plt>
  460354:	ldur	x8, [x29, #-80]
  460358:	ldursw	x1, [x29, #-44]
  46035c:	mov	x0, x8
  460360:	ldr	x2, [sp, #56]
  460364:	mov	w3, #0xe34                 	// #3636
  460368:	bl	41e8c0 <CRYPTO_clear_free@plt>
  46036c:	ldr	x0, [sp, #136]
  460370:	mov	w1, #0x17                  	// #23
  460374:	mov	w2, #0x20                  	// #32
  460378:	sub	x3, x29, #0x70
  46037c:	bl	41a8a0 <EVP_CIPHER_CTX_ctrl@plt>
  460380:	ldur	x8, [x29, #-8]
  460384:	mov	x0, x8
  460388:	bl	41df20 <EVP_CIPHER_nid@plt>
  46038c:	bl	41a1d0 <OBJ_nid2ln@plt>
  460390:	stur	x0, [x29, #-56]
  460394:	stur	wzr, [x29, #-36]
  460398:	ldur	w8, [x29, #-36]
  46039c:	ldur	w9, [x29, #-48]
  4603a0:	cmp	w8, w9
  4603a4:	b.ge	4605e8 <ASN1_generate_nconf@plt+0x41ce8>  // b.tcont
  4603a8:	ldur	x0, [x29, #-56]
  4603ac:	ldur	x8, [x29, #-32]
  4603b0:	ldursw	x9, [x29, #-36]
  4603b4:	ldr	w2, [x8, x9, lsl #2]
  4603b8:	ldur	x8, [x29, #-24]
  4603bc:	ldr	w3, [x8]
  4603c0:	mov	x8, xzr
  4603c4:	mov	x1, x8
  4603c8:	bl	45e788 <ASN1_generate_nconf@plt+0x3fe88>
  4603cc:	mov	w10, wzr
  4603d0:	mov	w0, w10
  4603d4:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  4603d8:	stur	wzr, [x29, #-40]
  4603dc:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  4603e0:	add	x8, x8, #0x6b0
  4603e4:	mov	w10, #0x1                   	// #1
  4603e8:	str	w10, [x8]
  4603ec:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  4603f0:	add	x8, x8, #0x6b0
  4603f4:	ldr	w9, [x8]
  4603f8:	mov	w10, #0x0                   	// #0
  4603fc:	str	w10, [sp, #4]
  460400:	cbz	w9, 460418 <ASN1_generate_nconf@plt+0x41b18>
  460404:	ldur	w8, [x29, #-40]
  460408:	mov	w9, #0x7fffffff            	// #2147483647
  46040c:	cmp	w8, w9
  460410:	cset	w8, lt  // lt = tstop
  460414:	str	w8, [sp, #4]
  460418:	ldr	w8, [sp, #4]
  46041c:	tbnz	w8, #0, 460424 <ASN1_generate_nconf@plt+0x41b24>
  460420:	b	460558 <ASN1_generate_nconf@plt+0x41c58>
  460424:	ldur	x8, [x29, #-32]
  460428:	ldursw	x9, [x29, #-36]
  46042c:	ldrsw	x8, [x8, x9, lsl #2]
  460430:	str	x8, [sp, #72]
  460434:	add	x8, sp, #0x70
  460438:	str	xzr, [sp, #112]
  46043c:	mov	w10, #0x17                  	// #23
  460440:	strb	w10, [x8, #8]
  460444:	mov	w10, #0x3                   	// #3
  460448:	strb	w10, [x8, #9]
  46044c:	mov	w10, #0x2                   	// #2
  460450:	strb	w10, [x8, #10]
  460454:	mov	w10, #0x0                   	// #0
  460458:	strb	w10, [x8, #11]
  46045c:	strb	w10, [x8, #12]
  460460:	add	x9, sp, #0x50
  460464:	mov	x11, xzr
  460468:	str	x11, [sp, #80]
  46046c:	str	x8, [x9, #8]
  460470:	ldr	x8, [sp, #72]
  460474:	str	x8, [sp, #96]
  460478:	mov	w10, #0x8                   	// #8
  46047c:	str	w10, [sp, #104]
  460480:	ldr	x0, [sp, #136]
  460484:	mov	w1, #0x19                  	// #25
  460488:	mov	w2, #0x20                  	// #32
  46048c:	mov	x3, x9
  460490:	bl	41a8a0 <EVP_CIPHER_CTX_ctrl@plt>
  460494:	str	w0, [sp, #68]
  460498:	ldr	w10, [sp, #68]
  46049c:	cmp	w10, #0x0
  4604a0:	cset	w10, le
  4604a4:	tbnz	w10, #0, 4604dc <ASN1_generate_nconf@plt+0x41bdc>
  4604a8:	ldur	x8, [x29, #-72]
  4604ac:	add	x9, sp, #0x50
  4604b0:	str	x8, [sp, #80]
  4604b4:	ldur	x8, [x29, #-64]
  4604b8:	str	x8, [x9, #8]
  4604bc:	ldr	x8, [sp, #72]
  4604c0:	str	x8, [sp, #96]
  4604c4:	ldr	x0, [sp, #136]
  4604c8:	mov	w1, #0x1a                  	// #26
  4604cc:	mov	w2, #0x20                  	// #32
  4604d0:	mov	x3, x9
  4604d4:	bl	41a8a0 <EVP_CIPHER_CTX_ctrl@plt>
  4604d8:	b	460548 <ASN1_generate_nconf@plt+0x41c48>
  4604dc:	ldur	x0, [x29, #-72]
  4604e0:	mov	w1, #0x10                  	// #16
  4604e4:	bl	41d740 <RAND_bytes@plt>
  4604e8:	ldr	x8, [sp, #72]
  4604ec:	add	x8, x8, #0x10
  4604f0:	str	x8, [sp, #72]
  4604f4:	ldr	x8, [sp, #72]
  4604f8:	lsr	x8, x8, #8
  4604fc:	add	x9, sp, #0x70
  460500:	strb	w8, [x9, #11]
  460504:	ldr	x10, [sp, #72]
  460508:	strb	w10, [x9, #12]
  46050c:	ldr	x11, [sp, #136]
  460510:	mov	x0, x11
  460514:	mov	w1, #0x16                  	// #22
  460518:	mov	w2, #0xd                   	// #13
  46051c:	mov	x3, x9
  460520:	bl	41a8a0 <EVP_CIPHER_CTX_ctrl@plt>
  460524:	str	w0, [sp, #64]
  460528:	ldr	x0, [sp, #136]
  46052c:	ldur	x1, [x29, #-72]
  460530:	ldur	x2, [x29, #-64]
  460534:	ldr	x9, [sp, #72]
  460538:	ldrsw	x11, [sp, #64]
  46053c:	add	x9, x9, x11
  460540:	mov	w3, w9
  460544:	bl	41d830 <EVP_Cipher@plt>
  460548:	ldur	w8, [x29, #-40]
  46054c:	add	w8, w8, #0x1
  460550:	stur	w8, [x29, #-40]
  460554:	b	4603ec <ASN1_generate_nconf@plt+0x41aec>
  460558:	mov	w0, #0x1                   	// #1
  46055c:	bl	45e838 <ASN1_generate_nconf@plt+0x3ff38>
  460560:	str	d0, [sp, #128]
  460564:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  460568:	add	x8, x8, #0xc0
  46056c:	ldr	x0, [x8]
  460570:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  460574:	add	x8, x8, #0xb74
  460578:	ldr	w9, [x8]
  46057c:	adrp	x8, 48f000 <ASN1_generate_nconf@plt+0x70700>
  460580:	add	x8, x8, #0x1ca
  460584:	adrp	x10, 48f000 <ASN1_generate_nconf@plt+0x70700>
  460588:	add	x10, x10, #0x1bd
  46058c:	cmp	w9, #0x0
  460590:	csel	x1, x10, x8, ne  // ne = any
  460594:	ldur	w2, [x29, #-40]
  460598:	ldr	d0, [sp, #128]
  46059c:	adrp	x3, 48d000 <ASN1_generate_nconf@plt+0x6e700>
  4605a0:	add	x3, x3, #0xf80
  4605a4:	bl	4196e0 <BIO_printf@plt>
  4605a8:	ldur	w9, [x29, #-40]
  4605ac:	scvtf	d0, w9
  4605b0:	ldr	d1, [sp, #128]
  4605b4:	fdiv	d0, d0, d1
  4605b8:	ldur	x8, [x29, #-32]
  4605bc:	ldursw	x10, [x29, #-36]
  4605c0:	ldr	w9, [x8, x10, lsl #2]
  4605c4:	scvtf	d1, w9
  4605c8:	fmul	d0, d0, d1
  4605cc:	ldursw	x8, [x29, #-36]
  4605d0:	ldr	x10, [sp, #32]
  4605d4:	str	d0, [x10, x8, lsl #3]
  4605d8:	ldur	w8, [x29, #-36]
  4605dc:	add	w8, w8, #0x1
  4605e0:	stur	w8, [x29, #-36]
  4605e4:	b	460398 <ASN1_generate_nconf@plt+0x41a98>
  4605e8:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4605ec:	add	x8, x8, #0xb74
  4605f0:	ldr	w9, [x8]
  4605f4:	cbz	w9, 4606d8 <ASN1_generate_nconf@plt+0x41dd8>
  4605f8:	ldr	x8, [sp, #48]
  4605fc:	ldr	x0, [x8]
  460600:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  460604:	add	x1, x1, #0xab6
  460608:	bl	41a6c0 <fprintf@plt>
  46060c:	stur	wzr, [x29, #-36]
  460610:	ldur	w8, [x29, #-36]
  460614:	ldur	w9, [x29, #-48]
  460618:	cmp	w8, w9
  46061c:	b.ge	460650 <ASN1_generate_nconf@plt+0x41d50>  // b.tcont
  460620:	ldr	x8, [sp, #48]
  460624:	ldr	x0, [x8]
  460628:	ldur	x9, [x29, #-32]
  46062c:	ldursw	x10, [x29, #-36]
  460630:	ldr	w2, [x9, x10, lsl #2]
  460634:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  460638:	add	x1, x1, #0xb01
  46063c:	bl	41a6c0 <fprintf@plt>
  460640:	ldur	w8, [x29, #-36]
  460644:	add	w8, w8, #0x1
  460648:	stur	w8, [x29, #-36]
  46064c:	b	460610 <ASN1_generate_nconf@plt+0x41d10>
  460650:	ldr	x8, [sp, #48]
  460654:	ldr	x0, [x8]
  460658:	ldr	x1, [sp, #40]
  46065c:	bl	41a6c0 <fprintf@plt>
  460660:	ldr	x8, [sp, #48]
  460664:	ldr	x9, [x8]
  460668:	ldur	x3, [x29, #-56]
  46066c:	mov	x0, x9
  460670:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  460674:	add	x1, x1, #0x2cc
  460678:	mov	w2, #0x16                  	// #22
  46067c:	bl	41a6c0 <fprintf@plt>
  460680:	stur	wzr, [x29, #-36]
  460684:	ldur	w8, [x29, #-36]
  460688:	ldur	w9, [x29, #-48]
  46068c:	cmp	w8, w9
  460690:	b.ge	4606c4 <ASN1_generate_nconf@plt+0x41dc4>  // b.tcont
  460694:	ldr	x8, [sp, #48]
  460698:	ldr	x0, [x8]
  46069c:	ldursw	x9, [x29, #-36]
  4606a0:	ldr	x10, [sp, #32]
  4606a4:	ldr	d0, [x10, x9, lsl #3]
  4606a8:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  4606ac:	add	x1, x1, #0xb27
  4606b0:	bl	41a6c0 <fprintf@plt>
  4606b4:	ldur	w8, [x29, #-36]
  4606b8:	add	w8, w8, #0x1
  4606bc:	stur	w8, [x29, #-36]
  4606c0:	b	460684 <ASN1_generate_nconf@plt+0x41d84>
  4606c4:	ldr	x8, [sp, #48]
  4606c8:	ldr	x0, [x8]
  4606cc:	ldr	x1, [sp, #40]
  4606d0:	bl	41a6c0 <fprintf@plt>
  4606d4:	b	460824 <ASN1_generate_nconf@plt+0x41f24>
  4606d8:	ldr	x8, [sp, #48]
  4606dc:	ldr	x0, [x8]
  4606e0:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  4606e4:	add	x1, x1, #0xab9
  4606e8:	bl	41a6c0 <fprintf@plt>
  4606ec:	ldr	x8, [sp, #48]
  4606f0:	ldr	x9, [x8]
  4606f4:	mov	x0, x9
  4606f8:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  4606fc:	add	x1, x1, #0x2d5
  460700:	bl	41a6c0 <fprintf@plt>
  460704:	stur	wzr, [x29, #-36]
  460708:	ldur	w8, [x29, #-36]
  46070c:	ldur	w9, [x29, #-48]
  460710:	cmp	w8, w9
  460714:	b.ge	460748 <ASN1_generate_nconf@plt+0x41e48>  // b.tcont
  460718:	ldr	x8, [sp, #48]
  46071c:	ldr	x0, [x8]
  460720:	ldur	x9, [x29, #-32]
  460724:	ldursw	x10, [x29, #-36]
  460728:	ldr	w2, [x9, x10, lsl #2]
  46072c:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  460730:	add	x1, x1, #0xb05
  460734:	bl	41a6c0 <fprintf@plt>
  460738:	ldur	w8, [x29, #-36]
  46073c:	add	w8, w8, #0x1
  460740:	stur	w8, [x29, #-36]
  460744:	b	460708 <ASN1_generate_nconf@plt+0x41e08>
  460748:	ldr	x8, [sp, #48]
  46074c:	ldr	x0, [x8]
  460750:	ldr	x1, [sp, #40]
  460754:	bl	41a6c0 <fprintf@plt>
  460758:	ldr	x8, [sp, #48]
  46075c:	ldr	x9, [x8]
  460760:	ldur	x2, [x29, #-56]
  460764:	mov	x0, x9
  460768:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  46076c:	add	x1, x1, #0x2ee
  460770:	bl	41a6c0 <fprintf@plt>
  460774:	stur	wzr, [x29, #-36]
  460778:	ldur	w8, [x29, #-36]
  46077c:	ldur	w9, [x29, #-48]
  460780:	cmp	w8, w9
  460784:	b.ge	460814 <ASN1_generate_nconf@plt+0x41f14>  // b.tcont
  460788:	ldursw	x8, [x29, #-36]
  46078c:	ldr	x9, [sp, #32]
  460790:	ldr	d0, [x9, x8, lsl #3]
  460794:	mov	x8, #0x880000000000        	// #149533581377536
  460798:	movk	x8, #0x40c3, lsl #48
  46079c:	fmov	d1, x8
  4607a0:	fcmp	d0, d1
  4607a4:	cset	w10, gt
  4607a8:	tbnz	w10, #0, 4607b0 <ASN1_generate_nconf@plt+0x41eb0>
  4607ac:	b	4607e4 <ASN1_generate_nconf@plt+0x41ee4>
  4607b0:	ldr	x8, [sp, #48]
  4607b4:	ldr	x0, [x8]
  4607b8:	ldursw	x9, [x29, #-36]
  4607bc:	ldr	x10, [sp, #32]
  4607c0:	ldr	d0, [x10, x9, lsl #3]
  4607c4:	mov	x9, #0x400000000000        	// #70368744177664
  4607c8:	movk	x9, #0x408f, lsl #48
  4607cc:	fmov	d1, x9
  4607d0:	fdiv	d0, d0, d1
  4607d4:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  4607d8:	add	x1, x1, #0xb1e
  4607dc:	bl	41a6c0 <fprintf@plt>
  4607e0:	b	460804 <ASN1_generate_nconf@plt+0x41f04>
  4607e4:	ldr	x8, [sp, #48]
  4607e8:	ldr	x0, [x8]
  4607ec:	ldursw	x9, [x29, #-36]
  4607f0:	ldr	x10, [sp, #32]
  4607f4:	ldr	d0, [x10, x9, lsl #3]
  4607f8:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  4607fc:	add	x1, x1, #0xb2d
  460800:	bl	41a6c0 <fprintf@plt>
  460804:	ldur	w8, [x29, #-36]
  460808:	add	w8, w8, #0x1
  46080c:	stur	w8, [x29, #-36]
  460810:	b	460778 <ASN1_generate_nconf@plt+0x41e78>
  460814:	ldr	x8, [sp, #48]
  460818:	ldr	x0, [x8]
  46081c:	ldr	x1, [sp, #40]
  460820:	bl	41a6c0 <fprintf@plt>
  460824:	ldur	x0, [x29, #-64]
  460828:	ldr	x1, [sp, #56]
  46082c:	mov	w2, #0xe83                 	// #3715
  460830:	bl	41b180 <CRYPTO_free@plt>
  460834:	ldur	x0, [x29, #-72]
  460838:	ldr	x1, [sp, #56]
  46083c:	mov	w2, #0xe84                 	// #3716
  460840:	bl	41b180 <CRYPTO_free@plt>
  460844:	ldr	x0, [sp, #136]
  460848:	bl	41d5f0 <EVP_CIPHER_CTX_free@plt>
  46084c:	ldr	x28, [sp, #288]
  460850:	ldp	x29, x30, [sp, #272]
  460854:	add	sp, sp, #0x130
  460858:	ret
  46085c:	sub	sp, sp, #0x70
  460860:	stp	x29, x30, [sp, #96]
  460864:	add	x29, sp, #0x60
  460868:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  46086c:	add	x8, x8, #0xb70
  460870:	adrp	x9, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  460874:	add	x9, x9, #0x1c0
  460878:	adrp	x10, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  46087c:	add	x10, x10, #0xd8
  460880:	stur	x0, [x29, #-8]
  460884:	ldur	x11, [x29, #-8]
  460888:	ldr	x11, [x11]
  46088c:	stur	x11, [x29, #-16]
  460890:	ldur	x11, [x29, #-16]
  460894:	ldr	x11, [x11, #16]
  460898:	stur	x11, [x29, #-24]
  46089c:	ldur	x11, [x29, #-16]
  4608a0:	ldr	x11, [x11, #744]
  4608a4:	stur	x11, [x29, #-32]
  4608a8:	ldr	w12, [x8]
  4608ac:	str	x9, [sp, #32]
  4608b0:	str	x10, [sp, #24]
  4608b4:	cbz	w12, 460978 <ASN1_generate_nconf@plt+0x42078>
  4608b8:	stur	wzr, [x29, #-40]
  4608bc:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  4608c0:	add	x8, x8, #0x6b0
  4608c4:	ldr	w9, [x8]
  4608c8:	mov	w10, #0x0                   	// #0
  4608cc:	str	w10, [sp, #20]
  4608d0:	cbz	w9, 4608e8 <ASN1_generate_nconf@plt+0x41fe8>
  4608d4:	ldur	w8, [x29, #-40]
  4608d8:	mov	w9, #0x7fffffff            	// #2147483647
  4608dc:	cmp	w8, w9
  4608e0:	cset	w8, lt  // lt = tstop
  4608e4:	str	w8, [sp, #20]
  4608e8:	ldr	w8, [sp, #20]
  4608ec:	tbnz	w8, #0, 4608f4 <ASN1_generate_nconf@plt+0x41ff4>
  4608f0:	b	460974 <ASN1_generate_nconf@plt+0x42074>
  4608f4:	ldur	x0, [x29, #-32]
  4608f8:	mov	w1, #0x11                  	// #17
  4608fc:	mov	w2, #0xc                   	// #12
  460900:	add	x3, sp, #0x2c
  460904:	bl	41a8a0 <EVP_CIPHER_CTX_ctrl@plt>
  460908:	ldur	x8, [x29, #-32]
  46090c:	mov	x0, x8
  460910:	mov	x8, xzr
  460914:	mov	x3, x8
  460918:	mov	x1, x3
  46091c:	mov	x3, x8
  460920:	mov	x2, x3
  460924:	mov	x3, x8
  460928:	adrp	x4, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  46092c:	add	x4, x4, #0x6b4
  460930:	bl	41a900 <EVP_DecryptInit_ex@plt>
  460934:	ldur	x8, [x29, #-32]
  460938:	ldur	x1, [x29, #-24]
  46093c:	ldur	x3, [x29, #-24]
  460940:	ldr	x9, [sp, #32]
  460944:	ldr	x10, [x9]
  460948:	ldr	x11, [sp, #24]
  46094c:	ldr	w12, [x11]
  460950:	mov	w13, w12
  460954:	ldr	w4, [x10, x13, lsl #2]
  460958:	mov	x0, x8
  46095c:	sub	x2, x29, #0x24
  460960:	bl	41e350 <EVP_DecryptUpdate@plt>
  460964:	ldur	w8, [x29, #-40]
  460968:	add	w8, w8, #0x1
  46096c:	stur	w8, [x29, #-40]
  460970:	b	4608bc <ASN1_generate_nconf@plt+0x41fbc>
  460974:	b	460a2c <ASN1_generate_nconf@plt+0x4212c>
  460978:	stur	wzr, [x29, #-40]
  46097c:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  460980:	add	x8, x8, #0x6b0
  460984:	ldr	w9, [x8]
  460988:	mov	w10, #0x0                   	// #0
  46098c:	str	w10, [sp, #16]
  460990:	cbz	w9, 4609a8 <ASN1_generate_nconf@plt+0x420a8>
  460994:	ldur	w8, [x29, #-40]
  460998:	mov	w9, #0x7fffffff            	// #2147483647
  46099c:	cmp	w8, w9
  4609a0:	cset	w8, lt  // lt = tstop
  4609a4:	str	w8, [sp, #16]
  4609a8:	ldr	w8, [sp, #16]
  4609ac:	tbnz	w8, #0, 4609b4 <ASN1_generate_nconf@plt+0x420b4>
  4609b0:	b	460a2c <ASN1_generate_nconf@plt+0x4212c>
  4609b4:	ldur	x0, [x29, #-32]
  4609b8:	ldr	x8, [sp, #32]
  4609bc:	ldr	x9, [x8]
  4609c0:	ldr	x10, [sp, #24]
  4609c4:	ldr	w11, [x10]
  4609c8:	mov	w12, w11
  4609cc:	ldr	w4, [x9, x12, lsl #2]
  4609d0:	mov	x9, xzr
  4609d4:	mov	x1, x9
  4609d8:	sub	x12, x29, #0x24
  4609dc:	mov	x2, x12
  4609e0:	mov	x3, x9
  4609e4:	str	x12, [sp, #8]
  4609e8:	bl	41e6d0 <EVP_EncryptUpdate@plt>
  4609ec:	ldur	x8, [x29, #-32]
  4609f0:	ldur	x1, [x29, #-24]
  4609f4:	ldur	x3, [x29, #-24]
  4609f8:	ldr	x9, [sp, #32]
  4609fc:	ldr	x10, [x9]
  460a00:	ldr	x12, [sp, #24]
  460a04:	ldr	w11, [x12]
  460a08:	mov	w13, w11
  460a0c:	ldr	w4, [x10, x13, lsl #2]
  460a10:	mov	x0, x8
  460a14:	ldr	x2, [sp, #8]
  460a18:	bl	41e6d0 <EVP_EncryptUpdate@plt>
  460a1c:	ldur	w8, [x29, #-40]
  460a20:	add	w8, w8, #0x1
  460a24:	stur	w8, [x29, #-40]
  460a28:	b	46097c <ASN1_generate_nconf@plt+0x4207c>
  460a2c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  460a30:	add	x8, x8, #0xb70
  460a34:	ldr	w9, [x8]
  460a38:	cbz	w9, 460a50 <ASN1_generate_nconf@plt+0x42150>
  460a3c:	ldur	x0, [x29, #-32]
  460a40:	ldur	x1, [x29, #-24]
  460a44:	sub	x2, x29, #0x24
  460a48:	bl	41bea0 <EVP_DecryptFinal_ex@plt>
  460a4c:	b	460a60 <ASN1_generate_nconf@plt+0x42160>
  460a50:	ldur	x0, [x29, #-32]
  460a54:	ldur	x1, [x29, #-24]
  460a58:	sub	x2, x29, #0x24
  460a5c:	bl	41e1b0 <EVP_EncryptFinal_ex@plt>
  460a60:	ldur	w0, [x29, #-40]
  460a64:	ldp	x29, x30, [sp, #96]
  460a68:	add	sp, sp, #0x70
  460a6c:	ret
  460a70:	sub	sp, sp, #0x90
  460a74:	stp	x29, x30, [sp, #128]
  460a78:	add	x29, sp, #0x80
  460a7c:	adrp	x8, 48f000 <ASN1_generate_nconf@plt+0x70700>
  460a80:	add	x8, x8, #0xbd4
  460a84:	adrp	x9, 48f000 <ASN1_generate_nconf@plt+0x70700>
  460a88:	add	x9, x9, #0xbf8
  460a8c:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  460a90:	add	x10, x10, #0xb70
  460a94:	sub	x11, x29, #0x38
  460a98:	stur	x0, [x29, #-8]
  460a9c:	ldur	x12, [x29, #-8]
  460aa0:	ldr	x12, [x12]
  460aa4:	stur	x12, [x29, #-16]
  460aa8:	ldur	x12, [x29, #-16]
  460aac:	ldr	x12, [x12, #16]
  460ab0:	stur	x12, [x29, #-24]
  460ab4:	ldur	x12, [x29, #-16]
  460ab8:	ldr	x12, [x12, #744]
  460abc:	stur	x12, [x29, #-32]
  460ac0:	ldr	x12, [x8]
  460ac4:	stur	x12, [x29, #-56]
  460ac8:	ldur	x8, [x8, #5]
  460acc:	stur	x8, [x11, #5]
  460ad0:	ldr	q0, [x9]
  460ad4:	str	q0, [sp, #48]
  460ad8:	ldr	w13, [x10]
  460adc:	cbz	w13, 460be4 <ASN1_generate_nconf@plt+0x422e4>
  460ae0:	stur	wzr, [x29, #-40]
  460ae4:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  460ae8:	add	x8, x8, #0x6b0
  460aec:	ldr	w9, [x8]
  460af0:	mov	w10, #0x0                   	// #0
  460af4:	str	w10, [sp, #44]
  460af8:	cbz	w9, 460b10 <ASN1_generate_nconf@plt+0x42210>
  460afc:	ldur	w8, [x29, #-40]
  460b00:	mov	w9, #0x7fffffff            	// #2147483647
  460b04:	cmp	w8, w9
  460b08:	cset	w8, lt  // lt = tstop
  460b0c:	str	w8, [sp, #44]
  460b10:	ldr	w8, [sp, #44]
  460b14:	tbnz	w8, #0, 460b1c <ASN1_generate_nconf@plt+0x4221c>
  460b18:	b	460be0 <ASN1_generate_nconf@plt+0x422e0>
  460b1c:	ldur	x0, [x29, #-32]
  460b20:	mov	x8, xzr
  460b24:	mov	x1, x8
  460b28:	mov	x2, x8
  460b2c:	mov	x3, x8
  460b30:	adrp	x4, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  460b34:	add	x4, x4, #0x6b4
  460b38:	str	x8, [sp, #32]
  460b3c:	bl	41a900 <EVP_DecryptInit_ex@plt>
  460b40:	ldur	x8, [x29, #-32]
  460b44:	mov	x0, x8
  460b48:	mov	w1, #0x11                  	// #17
  460b4c:	mov	w2, #0x10                  	// #16
  460b50:	add	x3, sp, #0x30
  460b54:	bl	41a8a0 <EVP_CIPHER_CTX_ctrl@plt>
  460b58:	ldur	x8, [x29, #-32]
  460b5c:	mov	x0, x8
  460b60:	ldr	x1, [sp, #32]
  460b64:	sub	x8, x29, #0x24
  460b68:	mov	x2, x8
  460b6c:	sub	x3, x29, #0x38
  460b70:	mov	w4, #0xd                   	// #13
  460b74:	str	x8, [sp, #24]
  460b78:	bl	41e350 <EVP_DecryptUpdate@plt>
  460b7c:	ldur	x8, [x29, #-32]
  460b80:	ldur	x1, [x29, #-24]
  460b84:	ldur	x3, [x29, #-24]
  460b88:	adrp	x9, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  460b8c:	add	x9, x9, #0x1c0
  460b90:	ldr	x9, [x9]
  460b94:	adrp	x10, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  460b98:	add	x10, x10, #0xd8
  460b9c:	ldr	w11, [x10]
  460ba0:	mov	w10, w11
  460ba4:	ldr	w4, [x9, x10, lsl #2]
  460ba8:	mov	x0, x8
  460bac:	ldr	x2, [sp, #24]
  460bb0:	bl	41e350 <EVP_DecryptUpdate@plt>
  460bb4:	ldur	x8, [x29, #-32]
  460bb8:	ldur	x9, [x29, #-24]
  460bbc:	ldursw	x10, [x29, #-36]
  460bc0:	add	x1, x9, x10
  460bc4:	mov	x0, x8
  460bc8:	ldr	x2, [sp, #24]
  460bcc:	bl	41bea0 <EVP_DecryptFinal_ex@plt>
  460bd0:	ldur	w8, [x29, #-40]
  460bd4:	add	w8, w8, #0x1
  460bd8:	stur	w8, [x29, #-40]
  460bdc:	b	460ae4 <ASN1_generate_nconf@plt+0x421e4>
  460be0:	b	460ccc <ASN1_generate_nconf@plt+0x423cc>
  460be4:	stur	wzr, [x29, #-40]
  460be8:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  460bec:	add	x8, x8, #0x6b0
  460bf0:	ldr	w9, [x8]
  460bf4:	mov	w10, #0x0                   	// #0
  460bf8:	str	w10, [sp, #20]
  460bfc:	cbz	w9, 460c14 <ASN1_generate_nconf@plt+0x42314>
  460c00:	ldur	w8, [x29, #-40]
  460c04:	mov	w9, #0x7fffffff            	// #2147483647
  460c08:	cmp	w8, w9
  460c0c:	cset	w8, lt  // lt = tstop
  460c10:	str	w8, [sp, #20]
  460c14:	ldr	w8, [sp, #20]
  460c18:	tbnz	w8, #0, 460c20 <ASN1_generate_nconf@plt+0x42320>
  460c1c:	b	460ccc <ASN1_generate_nconf@plt+0x423cc>
  460c20:	ldur	x0, [x29, #-32]
  460c24:	mov	x8, xzr
  460c28:	mov	x1, x8
  460c2c:	mov	x2, x8
  460c30:	mov	x3, x8
  460c34:	adrp	x4, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  460c38:	add	x4, x4, #0x6b4
  460c3c:	str	x8, [sp, #8]
  460c40:	bl	41e6b0 <EVP_EncryptInit_ex@plt>
  460c44:	ldur	x8, [x29, #-32]
  460c48:	mov	x0, x8
  460c4c:	ldr	x1, [sp, #8]
  460c50:	sub	x8, x29, #0x24
  460c54:	mov	x2, x8
  460c58:	sub	x3, x29, #0x38
  460c5c:	mov	w4, #0xd                   	// #13
  460c60:	str	x8, [sp]
  460c64:	bl	41e6d0 <EVP_EncryptUpdate@plt>
  460c68:	ldur	x8, [x29, #-32]
  460c6c:	ldur	x1, [x29, #-24]
  460c70:	ldur	x3, [x29, #-24]
  460c74:	adrp	x9, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  460c78:	add	x9, x9, #0x1c0
  460c7c:	ldr	x9, [x9]
  460c80:	adrp	x10, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  460c84:	add	x10, x10, #0xd8
  460c88:	ldr	w11, [x10]
  460c8c:	mov	w10, w11
  460c90:	ldr	w4, [x9, x10, lsl #2]
  460c94:	mov	x0, x8
  460c98:	ldr	x2, [sp]
  460c9c:	bl	41e6d0 <EVP_EncryptUpdate@plt>
  460ca0:	ldur	x8, [x29, #-32]
  460ca4:	ldur	x9, [x29, #-24]
  460ca8:	ldursw	x10, [x29, #-36]
  460cac:	add	x1, x9, x10
  460cb0:	mov	x0, x8
  460cb4:	ldr	x2, [sp]
  460cb8:	bl	41e1b0 <EVP_EncryptFinal_ex@plt>
  460cbc:	ldur	w8, [x29, #-40]
  460cc0:	add	w8, w8, #0x1
  460cc4:	stur	w8, [x29, #-40]
  460cc8:	b	460be8 <ASN1_generate_nconf@plt+0x422e8>
  460ccc:	ldur	w0, [x29, #-40]
  460cd0:	ldp	x29, x30, [sp, #128]
  460cd4:	add	sp, sp, #0x90
  460cd8:	ret
  460cdc:	sub	sp, sp, #0x80
  460ce0:	stp	x29, x30, [sp, #112]
  460ce4:	add	x29, sp, #0x70
  460ce8:	stur	x0, [x29, #-16]
  460cec:	ldur	x8, [x29, #-16]
  460cf0:	ldr	x8, [x8]
  460cf4:	stur	x8, [x29, #-24]
  460cf8:	ldur	x8, [x29, #-24]
  460cfc:	ldr	x8, [x8, #16]
  460d00:	stur	x8, [x29, #-32]
  460d04:	str	wzr, [sp, #12]
  460d08:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  460d0c:	add	x8, x8, #0x6b0
  460d10:	ldr	w9, [x8]
  460d14:	mov	w10, #0x0                   	// #0
  460d18:	str	w10, [sp, #8]
  460d1c:	cbz	w9, 460d34 <ASN1_generate_nconf@plt+0x42434>
  460d20:	ldr	w8, [sp, #12]
  460d24:	mov	w9, #0x7fffffff            	// #2147483647
  460d28:	cmp	w8, w9
  460d2c:	cset	w8, lt  // lt = tstop
  460d30:	str	w8, [sp, #8]
  460d34:	ldr	w8, [sp, #8]
  460d38:	tbnz	w8, #0, 460d40 <ASN1_generate_nconf@plt+0x42440>
  460d3c:	b	460da4 <ASN1_generate_nconf@plt+0x424a4>
  460d40:	ldur	x0, [x29, #-32]
  460d44:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  460d48:	add	x8, x8, #0x1c0
  460d4c:	ldr	x8, [x8]
  460d50:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  460d54:	add	x9, x9, #0xd8
  460d58:	ldr	w10, [x9]
  460d5c:	mov	w9, w10
  460d60:	ldrsw	x1, [x8, x9, lsl #2]
  460d64:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  460d68:	add	x8, x8, #0xb68
  460d6c:	ldr	x4, [x8]
  460d70:	add	x2, sp, #0x10
  460d74:	mov	x8, xzr
  460d78:	mov	x3, x8
  460d7c:	mov	x5, x8
  460d80:	bl	41c260 <EVP_Digest@plt>
  460d84:	cbnz	w0, 460d94 <ASN1_generate_nconf@plt+0x42494>
  460d88:	mov	w8, #0xffffffff            	// #-1
  460d8c:	stur	w8, [x29, #-4]
  460d90:	b	460dac <ASN1_generate_nconf@plt+0x424ac>
  460d94:	ldr	w8, [sp, #12]
  460d98:	add	w8, w8, #0x1
  460d9c:	str	w8, [sp, #12]
  460da0:	b	460d08 <ASN1_generate_nconf@plt+0x42408>
  460da4:	ldr	w8, [sp, #12]
  460da8:	stur	w8, [x29, #-4]
  460dac:	ldur	w0, [x29, #-4]
  460db0:	ldp	x29, x30, [sp, #112]
  460db4:	add	sp, sp, #0x80
  460db8:	ret
  460dbc:	sub	sp, sp, #0x50
  460dc0:	stp	x29, x30, [sp, #64]
  460dc4:	add	x29, sp, #0x40
  460dc8:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  460dcc:	add	x8, x8, #0xc0
  460dd0:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  460dd4:	add	x9, x9, #0xb74
  460dd8:	adrp	x10, 48f000 <ASN1_generate_nconf@plt+0x70700>
  460ddc:	add	x10, x10, #0x17f
  460de0:	adrp	x11, 48f000 <ASN1_generate_nconf@plt+0x70700>
  460de4:	add	x11, x11, #0x191
  460de8:	mov	w12, #0xb                   	// #11
  460dec:	mov	x13, xzr
  460df0:	mov	x5, x13
  460df4:	stur	x0, [x29, #-8]
  460df8:	stur	x1, [x29, #-16]
  460dfc:	stur	x2, [x29, #-24]
  460e00:	stur	w3, [x29, #-28]
  460e04:	str	w4, [sp, #32]
  460e08:	ldr	x0, [x8]
  460e0c:	ldr	w14, [x9]
  460e10:	cmp	w14, #0x0
  460e14:	csel	x1, x10, x11, ne  // ne = any
  460e18:	ldur	w2, [x29, #-28]
  460e1c:	ldur	x3, [x29, #-8]
  460e20:	ldur	x4, [x29, #-16]
  460e24:	ldr	w14, [sp, #32]
  460e28:	str	x5, [sp, #24]
  460e2c:	mov	w5, w14
  460e30:	str	x8, [sp, #16]
  460e34:	str	w12, [sp, #12]
  460e38:	str	x13, [sp]
  460e3c:	bl	4196e0 <BIO_printf@plt>
  460e40:	ldr	x8, [sp, #16]
  460e44:	ldr	x9, [x8]
  460e48:	mov	x0, x9
  460e4c:	ldr	w1, [sp, #12]
  460e50:	ldr	x2, [sp]
  460e54:	ldr	x3, [sp, #24]
  460e58:	bl	41de30 <BIO_ctrl@plt>
  460e5c:	ldr	w12, [sp, #32]
  460e60:	mov	w0, w12
  460e64:	bl	419c10 <alarm@plt>
  460e68:	ldp	x29, x30, [sp, #64]
  460e6c:	add	sp, sp, #0x50
  460e70:	ret
  460e74:	sub	sp, sp, #0x60
  460e78:	stp	x29, x30, [sp, #80]
  460e7c:	add	x29, sp, #0x50
  460e80:	stur	x0, [x29, #-8]
  460e84:	ldur	x8, [x29, #-8]
  460e88:	ldr	x8, [x8]
  460e8c:	stur	x8, [x29, #-16]
  460e90:	ldur	x8, [x29, #-16]
  460e94:	ldr	x8, [x8, #16]
  460e98:	stur	x8, [x29, #-24]
  460e9c:	ldur	x8, [x29, #-16]
  460ea0:	ldr	x8, [x8, #24]
  460ea4:	stur	x8, [x29, #-32]
  460ea8:	ldur	x8, [x29, #-16]
  460eac:	add	x8, x8, #0x38
  460eb0:	str	x8, [sp, #40]
  460eb4:	ldur	x8, [x29, #-16]
  460eb8:	add	x8, x8, #0x48
  460ebc:	str	x8, [sp, #32]
  460ec0:	str	wzr, [sp, #24]
  460ec4:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  460ec8:	add	x8, x8, #0x6b0
  460ecc:	ldr	w9, [x8]
  460ed0:	mov	w10, #0x0                   	// #0
  460ed4:	str	w10, [sp, #20]
  460ed8:	cbz	w9, 460ef0 <ASN1_generate_nconf@plt+0x425f0>
  460edc:	ldr	w8, [sp, #24]
  460ee0:	mov	w9, #0x7fffffff            	// #2147483647
  460ee4:	cmp	w8, w9
  460ee8:	cset	w8, lt  // lt = tstop
  460eec:	str	w8, [sp, #20]
  460ef0:	ldr	w8, [sp, #20]
  460ef4:	tbnz	w8, #0, 460efc <ASN1_generate_nconf@plt+0x425fc>
  460ef8:	b	460f8c <ASN1_generate_nconf@plt+0x4268c>
  460efc:	ldur	x1, [x29, #-24]
  460f00:	ldur	x3, [x29, #-32]
  460f04:	ldr	x4, [sp, #40]
  460f08:	ldr	x8, [sp, #32]
  460f0c:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  460f10:	add	x9, x9, #0xd8
  460f14:	ldr	w10, [x9]
  460f18:	mov	w9, w10
  460f1c:	mov	x11, #0x8                   	// #8
  460f20:	mul	x9, x11, x9
  460f24:	add	x8, x8, x9
  460f28:	ldr	x5, [x8]
  460f2c:	mov	w0, #0x72                  	// #114
  460f30:	mov	w2, #0x24                  	// #36
  460f34:	bl	41d160 <RSA_sign@plt>
  460f38:	str	w0, [sp, #28]
  460f3c:	ldr	w10, [sp, #28]
  460f40:	cbnz	w10, 460f7c <ASN1_generate_nconf@plt+0x4267c>
  460f44:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  460f48:	add	x8, x8, #0xc0
  460f4c:	ldr	x0, [x8]
  460f50:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  460f54:	add	x1, x1, #0xd2
  460f58:	str	x8, [sp, #8]
  460f5c:	bl	4196e0 <BIO_printf@plt>
  460f60:	ldr	x8, [sp, #8]
  460f64:	ldr	x9, [x8]
  460f68:	mov	x0, x9
  460f6c:	bl	41e780 <ERR_print_errors@plt>
  460f70:	mov	w10, #0xffffffff            	// #-1
  460f74:	str	w10, [sp, #24]
  460f78:	b	460f8c <ASN1_generate_nconf@plt+0x4268c>
  460f7c:	ldr	w8, [sp, #24]
  460f80:	add	w8, w8, #0x1
  460f84:	str	w8, [sp, #24]
  460f88:	b	460ec4 <ASN1_generate_nconf@plt+0x425c4>
  460f8c:	ldr	w0, [sp, #24]
  460f90:	ldp	x29, x30, [sp, #80]
  460f94:	add	sp, sp, #0x60
  460f98:	ret
  460f9c:	sub	sp, sp, #0x60
  460fa0:	stp	x29, x30, [sp, #80]
  460fa4:	add	x29, sp, #0x50
  460fa8:	stur	x0, [x29, #-8]
  460fac:	ldur	x8, [x29, #-8]
  460fb0:	ldr	x8, [x8]
  460fb4:	stur	x8, [x29, #-16]
  460fb8:	ldur	x8, [x29, #-16]
  460fbc:	ldr	x8, [x8, #16]
  460fc0:	stur	x8, [x29, #-24]
  460fc4:	ldur	x8, [x29, #-16]
  460fc8:	ldr	x8, [x8, #24]
  460fcc:	stur	x8, [x29, #-32]
  460fd0:	ldur	x8, [x29, #-16]
  460fd4:	ldr	w9, [x8, #56]
  460fd8:	stur	w9, [x29, #-36]
  460fdc:	ldur	x8, [x29, #-16]
  460fe0:	add	x8, x8, #0x48
  460fe4:	str	x8, [sp, #32]
  460fe8:	str	wzr, [sp, #24]
  460fec:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  460ff0:	add	x8, x8, #0x6b0
  460ff4:	ldr	w9, [x8]
  460ff8:	mov	w10, #0x0                   	// #0
  460ffc:	str	w10, [sp, #20]
  461000:	cbz	w9, 461018 <ASN1_generate_nconf@plt+0x42718>
  461004:	ldr	w8, [sp, #24]
  461008:	mov	w9, #0x7fffffff            	// #2147483647
  46100c:	cmp	w8, w9
  461010:	cset	w8, lt  // lt = tstop
  461014:	str	w8, [sp, #20]
  461018:	ldr	w8, [sp, #20]
  46101c:	tbnz	w8, #0, 461024 <ASN1_generate_nconf@plt+0x42724>
  461020:	b	4610bc <ASN1_generate_nconf@plt+0x427bc>
  461024:	ldur	x1, [x29, #-24]
  461028:	ldur	x3, [x29, #-32]
  46102c:	ldur	w4, [x29, #-36]
  461030:	ldr	x8, [sp, #32]
  461034:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  461038:	add	x9, x9, #0xd8
  46103c:	ldr	w10, [x9]
  461040:	mov	w9, w10
  461044:	mov	x11, #0x8                   	// #8
  461048:	mul	x9, x11, x9
  46104c:	add	x8, x8, x9
  461050:	ldr	x5, [x8]
  461054:	mov	w0, #0x72                  	// #114
  461058:	mov	w2, #0x24                  	// #36
  46105c:	bl	41ae70 <RSA_verify@plt>
  461060:	str	w0, [sp, #28]
  461064:	ldr	w10, [sp, #28]
  461068:	cmp	w10, #0x0
  46106c:	cset	w10, gt
  461070:	tbnz	w10, #0, 4610ac <ASN1_generate_nconf@plt+0x427ac>
  461074:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  461078:	add	x8, x8, #0xc0
  46107c:	ldr	x0, [x8]
  461080:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  461084:	add	x1, x1, #0xe4
  461088:	str	x8, [sp, #8]
  46108c:	bl	4196e0 <BIO_printf@plt>
  461090:	ldr	x8, [sp, #8]
  461094:	ldr	x9, [x8]
  461098:	mov	x0, x9
  46109c:	bl	41e780 <ERR_print_errors@plt>
  4610a0:	mov	w10, #0xffffffff            	// #-1
  4610a4:	str	w10, [sp, #24]
  4610a8:	b	4610bc <ASN1_generate_nconf@plt+0x427bc>
  4610ac:	ldr	w8, [sp, #24]
  4610b0:	add	w8, w8, #0x1
  4610b4:	str	w8, [sp, #24]
  4610b8:	b	460fec <ASN1_generate_nconf@plt+0x426ec>
  4610bc:	ldr	w0, [sp, #24]
  4610c0:	ldp	x29, x30, [sp, #80]
  4610c4:	add	sp, sp, #0x60
  4610c8:	ret
  4610cc:	sub	sp, sp, #0x60
  4610d0:	stp	x29, x30, [sp, #80]
  4610d4:	add	x29, sp, #0x50
  4610d8:	stur	x0, [x29, #-8]
  4610dc:	ldur	x8, [x29, #-8]
  4610e0:	ldr	x8, [x8]
  4610e4:	stur	x8, [x29, #-16]
  4610e8:	ldur	x8, [x29, #-16]
  4610ec:	ldr	x8, [x8, #16]
  4610f0:	stur	x8, [x29, #-24]
  4610f4:	ldur	x8, [x29, #-16]
  4610f8:	ldr	x8, [x8, #24]
  4610fc:	stur	x8, [x29, #-32]
  461100:	ldur	x8, [x29, #-16]
  461104:	add	x8, x8, #0x80
  461108:	str	x8, [sp, #40]
  46110c:	ldur	x8, [x29, #-16]
  461110:	add	x8, x8, #0x38
  461114:	str	x8, [sp, #32]
  461118:	str	wzr, [sp, #24]
  46111c:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  461120:	add	x8, x8, #0x6b0
  461124:	ldr	w9, [x8]
  461128:	mov	w10, #0x0                   	// #0
  46112c:	str	w10, [sp, #20]
  461130:	cbz	w9, 461148 <ASN1_generate_nconf@plt+0x42848>
  461134:	ldr	w8, [sp, #24]
  461138:	mov	w9, #0x7fffffff            	// #2147483647
  46113c:	cmp	w8, w9
  461140:	cset	w8, lt  // lt = tstop
  461144:	str	w8, [sp, #20]
  461148:	ldr	w8, [sp, #20]
  46114c:	tbnz	w8, #0, 461154 <ASN1_generate_nconf@plt+0x42854>
  461150:	b	4611e8 <ASN1_generate_nconf@plt+0x428e8>
  461154:	ldur	x1, [x29, #-24]
  461158:	ldur	x3, [x29, #-32]
  46115c:	ldr	x4, [sp, #32]
  461160:	ldr	x8, [sp, #40]
  461164:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  461168:	add	x9, x9, #0xd8
  46116c:	ldr	w10, [x9]
  461170:	mov	w9, w10
  461174:	mov	x11, #0x8                   	// #8
  461178:	mul	x9, x11, x9
  46117c:	add	x8, x8, x9
  461180:	ldr	x5, [x8]
  461184:	mov	w10, wzr
  461188:	mov	w0, w10
  46118c:	mov	w2, #0x14                  	// #20
  461190:	bl	419a80 <DSA_sign@plt>
  461194:	str	w0, [sp, #28]
  461198:	ldr	w10, [sp, #28]
  46119c:	cbnz	w10, 4611d8 <ASN1_generate_nconf@plt+0x428d8>
  4611a0:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4611a4:	add	x8, x8, #0xc0
  4611a8:	ldr	x0, [x8]
  4611ac:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  4611b0:	add	x1, x1, #0xfa
  4611b4:	str	x8, [sp, #8]
  4611b8:	bl	4196e0 <BIO_printf@plt>
  4611bc:	ldr	x8, [sp, #8]
  4611c0:	ldr	x9, [x8]
  4611c4:	mov	x0, x9
  4611c8:	bl	41e780 <ERR_print_errors@plt>
  4611cc:	mov	w10, #0xffffffff            	// #-1
  4611d0:	str	w10, [sp, #24]
  4611d4:	b	4611e8 <ASN1_generate_nconf@plt+0x428e8>
  4611d8:	ldr	w8, [sp, #24]
  4611dc:	add	w8, w8, #0x1
  4611e0:	str	w8, [sp, #24]
  4611e4:	b	46111c <ASN1_generate_nconf@plt+0x4281c>
  4611e8:	ldr	w0, [sp, #24]
  4611ec:	ldp	x29, x30, [sp, #80]
  4611f0:	add	sp, sp, #0x60
  4611f4:	ret
  4611f8:	sub	sp, sp, #0x50
  4611fc:	stp	x29, x30, [sp, #64]
  461200:	add	x29, sp, #0x40
  461204:	stur	x0, [x29, #-8]
  461208:	ldur	x8, [x29, #-8]
  46120c:	ldr	x8, [x8]
  461210:	stur	x8, [x29, #-16]
  461214:	ldur	x8, [x29, #-16]
  461218:	ldr	x8, [x8, #16]
  46121c:	stur	x8, [x29, #-24]
  461220:	ldur	x8, [x29, #-16]
  461224:	ldr	x8, [x8, #24]
  461228:	str	x8, [sp, #32]
  46122c:	ldur	x8, [x29, #-16]
  461230:	add	x8, x8, #0x80
  461234:	str	x8, [sp, #24]
  461238:	ldur	x8, [x29, #-16]
  46123c:	ldr	w9, [x8, #56]
  461240:	str	w9, [sp, #20]
  461244:	str	wzr, [sp, #12]
  461248:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  46124c:	add	x8, x8, #0x6b0
  461250:	ldr	w9, [x8]
  461254:	mov	w10, #0x0                   	// #0
  461258:	str	w10, [sp, #8]
  46125c:	cbz	w9, 461274 <ASN1_generate_nconf@plt+0x42974>
  461260:	ldr	w8, [sp, #12]
  461264:	mov	w9, #0x7fffffff            	// #2147483647
  461268:	cmp	w8, w9
  46126c:	cset	w8, lt  // lt = tstop
  461270:	str	w8, [sp, #8]
  461274:	ldr	w8, [sp, #8]
  461278:	tbnz	w8, #0, 461280 <ASN1_generate_nconf@plt+0x42980>
  46127c:	b	46131c <ASN1_generate_nconf@plt+0x42a1c>
  461280:	ldur	x1, [x29, #-24]
  461284:	ldr	x3, [sp, #32]
  461288:	ldr	w4, [sp, #20]
  46128c:	ldr	x8, [sp, #24]
  461290:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  461294:	add	x9, x9, #0xd8
  461298:	ldr	w10, [x9]
  46129c:	mov	w9, w10
  4612a0:	mov	x11, #0x8                   	// #8
  4612a4:	mul	x9, x11, x9
  4612a8:	add	x8, x8, x9
  4612ac:	ldr	x5, [x8]
  4612b0:	mov	w10, wzr
  4612b4:	mov	w0, w10
  4612b8:	mov	w2, #0x14                  	// #20
  4612bc:	bl	41dc90 <DSA_verify@plt>
  4612c0:	str	w0, [sp, #16]
  4612c4:	ldr	w10, [sp, #16]
  4612c8:	cmp	w10, #0x0
  4612cc:	cset	w10, gt
  4612d0:	tbnz	w10, #0, 46130c <ASN1_generate_nconf@plt+0x42a0c>
  4612d4:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4612d8:	add	x8, x8, #0xc0
  4612dc:	ldr	x0, [x8]
  4612e0:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  4612e4:	add	x1, x1, #0x10e
  4612e8:	str	x8, [sp]
  4612ec:	bl	4196e0 <BIO_printf@plt>
  4612f0:	ldr	x8, [sp]
  4612f4:	ldr	x9, [x8]
  4612f8:	mov	x0, x9
  4612fc:	bl	41e780 <ERR_print_errors@plt>
  461300:	mov	w10, #0xffffffff            	// #-1
  461304:	str	w10, [sp, #12]
  461308:	b	46131c <ASN1_generate_nconf@plt+0x42a1c>
  46130c:	ldr	w8, [sp, #12]
  461310:	add	w8, w8, #0x1
  461314:	str	w8, [sp, #12]
  461318:	b	461248 <ASN1_generate_nconf@plt+0x42948>
  46131c:	ldr	w0, [sp, #12]
  461320:	ldp	x29, x30, [sp, #64]
  461324:	add	sp, sp, #0x50
  461328:	ret
  46132c:	sub	sp, sp, #0x60
  461330:	stp	x29, x30, [sp, #80]
  461334:	add	x29, sp, #0x50
  461338:	stur	x0, [x29, #-8]
  46133c:	ldur	x8, [x29, #-8]
  461340:	ldr	x8, [x8]
  461344:	stur	x8, [x29, #-16]
  461348:	ldur	x8, [x29, #-16]
  46134c:	ldr	x8, [x8, #16]
  461350:	stur	x8, [x29, #-24]
  461354:	ldur	x8, [x29, #-16]
  461358:	add	x8, x8, #0x98
  46135c:	stur	x8, [x29, #-32]
  461360:	ldur	x8, [x29, #-16]
  461364:	ldr	x8, [x8, #24]
  461368:	str	x8, [sp, #40]
  46136c:	ldur	x8, [x29, #-16]
  461370:	add	x8, x8, #0x38
  461374:	str	x8, [sp, #32]
  461378:	str	wzr, [sp, #24]
  46137c:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  461380:	add	x8, x8, #0x6b0
  461384:	ldr	w9, [x8]
  461388:	mov	w10, #0x0                   	// #0
  46138c:	str	w10, [sp, #20]
  461390:	cbz	w9, 4613a8 <ASN1_generate_nconf@plt+0x42aa8>
  461394:	ldr	w8, [sp, #24]
  461398:	mov	w9, #0x7fffffff            	// #2147483647
  46139c:	cmp	w8, w9
  4613a0:	cset	w8, lt  // lt = tstop
  4613a4:	str	w8, [sp, #20]
  4613a8:	ldr	w8, [sp, #20]
  4613ac:	tbnz	w8, #0, 4613b4 <ASN1_generate_nconf@plt+0x42ab4>
  4613b0:	b	461448 <ASN1_generate_nconf@plt+0x42b48>
  4613b4:	ldur	x1, [x29, #-24]
  4613b8:	ldr	x3, [sp, #40]
  4613bc:	ldr	x4, [sp, #32]
  4613c0:	ldur	x8, [x29, #-32]
  4613c4:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  4613c8:	add	x9, x9, #0xd8
  4613cc:	ldr	w10, [x9]
  4613d0:	mov	w9, w10
  4613d4:	mov	x11, #0x8                   	// #8
  4613d8:	mul	x9, x11, x9
  4613dc:	add	x8, x8, x9
  4613e0:	ldr	x5, [x8]
  4613e4:	mov	w10, wzr
  4613e8:	mov	w0, w10
  4613ec:	mov	w2, #0x14                  	// #20
  4613f0:	bl	41bc70 <ECDSA_sign@plt>
  4613f4:	str	w0, [sp, #28]
  4613f8:	ldr	w10, [sp, #28]
  4613fc:	cbnz	w10, 461438 <ASN1_generate_nconf@plt+0x42b38>
  461400:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  461404:	add	x8, x8, #0xc0
  461408:	ldr	x0, [x8]
  46140c:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  461410:	add	x1, x1, #0xf8
  461414:	str	x8, [sp, #8]
  461418:	bl	4196e0 <BIO_printf@plt>
  46141c:	ldr	x8, [sp, #8]
  461420:	ldr	x9, [x8]
  461424:	mov	x0, x9
  461428:	bl	41e780 <ERR_print_errors@plt>
  46142c:	mov	w10, #0xffffffff            	// #-1
  461430:	str	w10, [sp, #24]
  461434:	b	461448 <ASN1_generate_nconf@plt+0x42b48>
  461438:	ldr	w8, [sp, #24]
  46143c:	add	w8, w8, #0x1
  461440:	str	w8, [sp, #24]
  461444:	b	46137c <ASN1_generate_nconf@plt+0x42a7c>
  461448:	ldr	w0, [sp, #24]
  46144c:	ldp	x29, x30, [sp, #80]
  461450:	add	sp, sp, #0x60
  461454:	ret
  461458:	sub	sp, sp, #0x50
  46145c:	stp	x29, x30, [sp, #64]
  461460:	add	x29, sp, #0x40
  461464:	stur	x0, [x29, #-8]
  461468:	ldur	x8, [x29, #-8]
  46146c:	ldr	x8, [x8]
  461470:	stur	x8, [x29, #-16]
  461474:	ldur	x8, [x29, #-16]
  461478:	ldr	x8, [x8, #16]
  46147c:	stur	x8, [x29, #-24]
  461480:	ldur	x8, [x29, #-16]
  461484:	add	x8, x8, #0x98
  461488:	str	x8, [sp, #32]
  46148c:	ldur	x8, [x29, #-16]
  461490:	ldr	x8, [x8, #24]
  461494:	str	x8, [sp, #24]
  461498:	ldur	x8, [x29, #-16]
  46149c:	ldr	w9, [x8, #56]
  4614a0:	str	w9, [sp, #20]
  4614a4:	str	wzr, [sp, #12]
  4614a8:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  4614ac:	add	x8, x8, #0x6b0
  4614b0:	ldr	w9, [x8]
  4614b4:	mov	w10, #0x0                   	// #0
  4614b8:	str	w10, [sp, #8]
  4614bc:	cbz	w9, 4614d4 <ASN1_generate_nconf@plt+0x42bd4>
  4614c0:	ldr	w8, [sp, #12]
  4614c4:	mov	w9, #0x7fffffff            	// #2147483647
  4614c8:	cmp	w8, w9
  4614cc:	cset	w8, lt  // lt = tstop
  4614d0:	str	w8, [sp, #8]
  4614d4:	ldr	w8, [sp, #8]
  4614d8:	tbnz	w8, #0, 4614e0 <ASN1_generate_nconf@plt+0x42be0>
  4614dc:	b	461578 <ASN1_generate_nconf@plt+0x42c78>
  4614e0:	ldur	x1, [x29, #-24]
  4614e4:	ldr	x3, [sp, #24]
  4614e8:	ldr	w4, [sp, #20]
  4614ec:	ldr	x8, [sp, #32]
  4614f0:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  4614f4:	add	x9, x9, #0xd8
  4614f8:	ldr	w10, [x9]
  4614fc:	mov	w9, w10
  461500:	mov	x11, #0x8                   	// #8
  461504:	mul	x9, x11, x9
  461508:	add	x8, x8, x9
  46150c:	ldr	x5, [x8]
  461510:	mov	w10, wzr
  461514:	mov	w0, w10
  461518:	mov	w2, #0x14                  	// #20
  46151c:	bl	419560 <ECDSA_verify@plt>
  461520:	str	w0, [sp, #16]
  461524:	ldr	w10, [sp, #16]
  461528:	cmp	w10, #0x1
  46152c:	b.eq	461568 <ASN1_generate_nconf@plt+0x42c68>  // b.none
  461530:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  461534:	add	x8, x8, #0xc0
  461538:	ldr	x0, [x8]
  46153c:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  461540:	add	x1, x1, #0x10c
  461544:	str	x8, [sp]
  461548:	bl	4196e0 <BIO_printf@plt>
  46154c:	ldr	x8, [sp]
  461550:	ldr	x9, [x8]
  461554:	mov	x0, x9
  461558:	bl	41e780 <ERR_print_errors@plt>
  46155c:	mov	w10, #0xffffffff            	// #-1
  461560:	str	w10, [sp, #12]
  461564:	b	461578 <ASN1_generate_nconf@plt+0x42c78>
  461568:	ldr	w8, [sp, #12]
  46156c:	add	w8, w8, #0x1
  461570:	str	w8, [sp, #12]
  461574:	b	4614a8 <ASN1_generate_nconf@plt+0x42ba8>
  461578:	ldr	w0, [sp, #12]
  46157c:	ldp	x29, x30, [sp, #64]
  461580:	add	sp, sp, #0x50
  461584:	ret
  461588:	sub	sp, sp, #0x50
  46158c:	stp	x29, x30, [sp, #64]
  461590:	add	x29, sp, #0x40
  461594:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  461598:	add	x8, x8, #0xd8
  46159c:	stur	x0, [x29, #-8]
  4615a0:	ldur	x9, [x29, #-8]
  4615a4:	ldr	x9, [x9]
  4615a8:	stur	x9, [x29, #-16]
  4615ac:	ldur	x9, [x29, #-16]
  4615b0:	add	x9, x9, #0x148
  4615b4:	ldr	w10, [x8]
  4615b8:	mov	w11, w10
  4615bc:	mov	x12, #0x8                   	// #8
  4615c0:	mul	x11, x12, x11
  4615c4:	add	x9, x9, x11
  4615c8:	ldr	x9, [x9]
  4615cc:	stur	x9, [x29, #-24]
  4615d0:	ldur	x9, [x29, #-16]
  4615d4:	ldr	x9, [x9, #536]
  4615d8:	str	x9, [sp, #32]
  4615dc:	ldur	x9, [x29, #-16]
  4615e0:	add	x9, x9, #0x228
  4615e4:	ldr	w10, [x8]
  4615e8:	mov	w8, w10
  4615ec:	mul	x8, x12, x8
  4615f0:	add	x8, x9, x8
  4615f4:	str	x8, [sp, #16]
  4615f8:	str	wzr, [sp, #28]
  4615fc:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  461600:	add	x8, x8, #0x6b0
  461604:	ldr	w9, [x8]
  461608:	mov	w10, #0x0                   	// #0
  46160c:	str	w10, [sp, #12]
  461610:	cbz	w9, 461628 <ASN1_generate_nconf@plt+0x42d28>
  461614:	ldr	w8, [sp, #28]
  461618:	mov	w9, #0x7fffffff            	// #2147483647
  46161c:	cmp	w8, w9
  461620:	cset	w8, lt  // lt = tstop
  461624:	str	w8, [sp, #12]
  461628:	ldr	w8, [sp, #12]
  46162c:	tbnz	w8, #0, 461634 <ASN1_generate_nconf@plt+0x42d34>
  461630:	b	461654 <ASN1_generate_nconf@plt+0x42d54>
  461634:	ldur	x0, [x29, #-24]
  461638:	ldr	x1, [sp, #32]
  46163c:	ldr	x2, [sp, #16]
  461640:	bl	41b650 <EVP_PKEY_derive@plt>
  461644:	ldr	w8, [sp, #28]
  461648:	add	w8, w8, #0x1
  46164c:	str	w8, [sp, #28]
  461650:	b	4615fc <ASN1_generate_nconf@plt+0x42cfc>
  461654:	ldr	w0, [sp, #28]
  461658:	ldp	x29, x30, [sp, #64]
  46165c:	add	sp, sp, #0x50
  461660:	ret
  461664:	sub	sp, sp, #0x60
  461668:	stp	x29, x30, [sp, #80]
  46166c:	add	x29, sp, #0x50
  461670:	stur	x0, [x29, #-8]
  461674:	ldur	x8, [x29, #-8]
  461678:	ldr	x8, [x8]
  46167c:	stur	x8, [x29, #-16]
  461680:	ldur	x8, [x29, #-16]
  461684:	ldr	x8, [x8, #16]
  461688:	stur	x8, [x29, #-24]
  46168c:	ldur	x8, [x29, #-16]
  461690:	add	x8, x8, #0x208
  461694:	stur	x8, [x29, #-32]
  461698:	ldur	x8, [x29, #-16]
  46169c:	ldr	x8, [x8, #24]
  4616a0:	str	x8, [sp, #40]
  4616a4:	ldur	x8, [x29, #-16]
  4616a8:	add	x8, x8, #0x40
  4616ac:	str	x8, [sp, #32]
  4616b0:	str	wzr, [sp, #24]
  4616b4:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  4616b8:	add	x8, x8, #0x6b0
  4616bc:	ldr	w9, [x8]
  4616c0:	mov	w10, #0x0                   	// #0
  4616c4:	str	w10, [sp, #20]
  4616c8:	cbz	w9, 4616e0 <ASN1_generate_nconf@plt+0x42de0>
  4616cc:	ldr	w8, [sp, #24]
  4616d0:	mov	w9, #0x7fffffff            	// #2147483647
  4616d4:	cmp	w8, w9
  4616d8:	cset	w8, lt  // lt = tstop
  4616dc:	str	w8, [sp, #20]
  4616e0:	ldr	w8, [sp, #20]
  4616e4:	tbnz	w8, #0, 4616ec <ASN1_generate_nconf@plt+0x42dec>
  4616e8:	b	461778 <ASN1_generate_nconf@plt+0x42e78>
  4616ec:	ldur	x8, [x29, #-32]
  4616f0:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  4616f4:	add	x9, x9, #0xd8
  4616f8:	ldr	w10, [x9]
  4616fc:	mov	w9, w10
  461700:	mov	x11, #0x8                   	// #8
  461704:	mul	x9, x11, x9
  461708:	add	x8, x8, x9
  46170c:	ldr	x0, [x8]
  461710:	ldr	x1, [sp, #40]
  461714:	ldr	x2, [sp, #32]
  461718:	ldur	x3, [x29, #-24]
  46171c:	mov	x4, #0x14                  	// #20
  461720:	bl	41c290 <EVP_DigestSign@plt>
  461724:	str	w0, [sp, #28]
  461728:	ldr	w10, [sp, #28]
  46172c:	cbnz	w10, 461768 <ASN1_generate_nconf@plt+0x42e68>
  461730:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  461734:	add	x8, x8, #0xc0
  461738:	ldr	x0, [x8]
  46173c:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  461740:	add	x1, x1, #0x122
  461744:	str	x8, [sp, #8]
  461748:	bl	4196e0 <BIO_printf@plt>
  46174c:	ldr	x8, [sp, #8]
  461750:	ldr	x9, [x8]
  461754:	mov	x0, x9
  461758:	bl	41e780 <ERR_print_errors@plt>
  46175c:	mov	w10, #0xffffffff            	// #-1
  461760:	str	w10, [sp, #24]
  461764:	b	461778 <ASN1_generate_nconf@plt+0x42e78>
  461768:	ldr	w8, [sp, #24]
  46176c:	add	w8, w8, #0x1
  461770:	str	w8, [sp, #24]
  461774:	b	4616b4 <ASN1_generate_nconf@plt+0x42db4>
  461778:	ldr	w0, [sp, #24]
  46177c:	ldp	x29, x30, [sp, #80]
  461780:	add	sp, sp, #0x60
  461784:	ret
  461788:	sub	sp, sp, #0x60
  46178c:	stp	x29, x30, [sp, #80]
  461790:	add	x29, sp, #0x50
  461794:	stur	x0, [x29, #-8]
  461798:	ldur	x8, [x29, #-8]
  46179c:	ldr	x8, [x8]
  4617a0:	stur	x8, [x29, #-16]
  4617a4:	ldur	x8, [x29, #-16]
  4617a8:	ldr	x8, [x8, #16]
  4617ac:	stur	x8, [x29, #-24]
  4617b0:	ldur	x8, [x29, #-16]
  4617b4:	add	x8, x8, #0x208
  4617b8:	stur	x8, [x29, #-32]
  4617bc:	ldur	x8, [x29, #-16]
  4617c0:	ldr	x8, [x8, #24]
  4617c4:	str	x8, [sp, #40]
  4617c8:	ldur	x8, [x29, #-16]
  4617cc:	ldr	x8, [x8, #64]
  4617d0:	str	x8, [sp, #32]
  4617d4:	str	wzr, [sp, #24]
  4617d8:	adrp	x8, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  4617dc:	add	x8, x8, #0x6b0
  4617e0:	ldr	w9, [x8]
  4617e4:	mov	w10, #0x0                   	// #0
  4617e8:	str	w10, [sp, #20]
  4617ec:	cbz	w9, 461804 <ASN1_generate_nconf@plt+0x42f04>
  4617f0:	ldr	w8, [sp, #24]
  4617f4:	mov	w9, #0x7fffffff            	// #2147483647
  4617f8:	cmp	w8, w9
  4617fc:	cset	w8, lt  // lt = tstop
  461800:	str	w8, [sp, #20]
  461804:	ldr	w8, [sp, #20]
  461808:	tbnz	w8, #0, 461810 <ASN1_generate_nconf@plt+0x42f10>
  46180c:	b	4618a0 <ASN1_generate_nconf@plt+0x42fa0>
  461810:	ldur	x8, [x29, #-32]
  461814:	adrp	x9, 4b2000 <stdin@@GLIBC_2.17+0x1010>
  461818:	add	x9, x9, #0xd8
  46181c:	ldr	w10, [x9]
  461820:	mov	w9, w10
  461824:	mov	x11, #0x8                   	// #8
  461828:	mul	x9, x11, x9
  46182c:	add	x8, x8, x9
  461830:	ldr	x0, [x8]
  461834:	ldr	x1, [sp, #40]
  461838:	ldr	x2, [sp, #32]
  46183c:	ldur	x3, [x29, #-24]
  461840:	mov	x4, #0x14                  	// #20
  461844:	bl	41e660 <EVP_DigestVerify@plt>
  461848:	str	w0, [sp, #28]
  46184c:	ldr	w10, [sp, #28]
  461850:	cmp	w10, #0x1
  461854:	b.eq	461890 <ASN1_generate_nconf@plt+0x42f90>  // b.none
  461858:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  46185c:	add	x8, x8, #0xc0
  461860:	ldr	x0, [x8]
  461864:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  461868:	add	x1, x1, #0x136
  46186c:	str	x8, [sp, #8]
  461870:	bl	4196e0 <BIO_printf@plt>
  461874:	ldr	x8, [sp, #8]
  461878:	ldr	x9, [x8]
  46187c:	mov	x0, x9
  461880:	bl	41e780 <ERR_print_errors@plt>
  461884:	mov	w10, #0xffffffff            	// #-1
  461888:	str	w10, [sp, #24]
  46188c:	b	4618a0 <ASN1_generate_nconf@plt+0x42fa0>
  461890:	ldr	w8, [sp, #24]
  461894:	add	w8, w8, #0x1
  461898:	str	w8, [sp, #24]
  46189c:	b	4617d8 <ASN1_generate_nconf@plt+0x42ed8>
  4618a0:	ldr	w0, [sp, #24]
  4618a4:	ldp	x29, x30, [sp, #80]
  4618a8:	add	sp, sp, #0x60
  4618ac:	ret
  4618b0:	sub	sp, sp, #0x140
  4618b4:	stp	x29, x30, [sp, #288]
  4618b8:	str	x28, [sp, #304]
  4618bc:	add	x29, sp, #0x120
  4618c0:	stur	x0, [x29, #-16]
  4618c4:	stur	x1, [x29, #-24]
  4618c8:	ldur	x8, [x29, #-16]
  4618cc:	ldr	x8, [x8]
  4618d0:	str	x8, [sp]
  4618d4:	ldur	x8, [x29, #-16]
  4618d8:	ldr	x8, [x8]
  4618dc:	ldrb	w9, [x8]
  4618e0:	cbnz	w9, 4618f0 <ASN1_generate_nconf@plt+0x42ff0>
  4618e4:	mov	x8, xzr
  4618e8:	stur	x8, [x29, #-8]
  4618ec:	b	4619c0 <ASN1_generate_nconf@plt+0x430c0>
  4618f0:	add	x0, sp, #0x8
  4618f4:	mov	w8, wzr
  4618f8:	mov	w1, w8
  4618fc:	mov	x2, #0x100                 	// #256
  461900:	bl	41e730 <memset@plt>
  461904:	mov	w8, #0x1                   	// #1
  461908:	strb	w8, [sp, #8]
  46190c:	ldur	x8, [x29, #-24]
  461910:	ldrb	w9, [x8]
  461914:	cbz	w9, 461944 <ASN1_generate_nconf@plt+0x43044>
  461918:	ldur	x8, [x29, #-24]
  46191c:	ldrb	w9, [x8]
  461920:	mov	w8, w9
  461924:	add	x10, sp, #0x8
  461928:	add	x8, x10, x8
  46192c:	mov	w9, #0x1                   	// #1
  461930:	strb	w9, [x8]
  461934:	ldur	x8, [x29, #-24]
  461938:	add	x8, x8, #0x1
  46193c:	stur	x8, [x29, #-24]
  461940:	b	46190c <ASN1_generate_nconf@plt+0x4300c>
  461944:	ldur	x8, [x29, #-16]
  461948:	ldr	x8, [x8]
  46194c:	ldrb	w9, [x8]
  461950:	mov	w8, w9
  461954:	add	x10, sp, #0x8
  461958:	add	x8, x10, x8
  46195c:	ldrb	w9, [x8]
  461960:	cmp	w9, #0x0
  461964:	cset	w9, ne  // ne = any
  461968:	eor	w9, w9, #0x1
  46196c:	tbnz	w9, #0, 461974 <ASN1_generate_nconf@plt+0x43074>
  461970:	b	461988 <ASN1_generate_nconf@plt+0x43088>
  461974:	ldur	x8, [x29, #-16]
  461978:	ldr	x9, [x8]
  46197c:	add	x9, x9, #0x1
  461980:	str	x9, [x8]
  461984:	b	461944 <ASN1_generate_nconf@plt+0x43044>
  461988:	ldur	x8, [x29, #-16]
  46198c:	ldr	x8, [x8]
  461990:	ldrb	w9, [x8]
  461994:	cbz	w9, 4619b8 <ASN1_generate_nconf@plt+0x430b8>
  461998:	ldur	x8, [x29, #-16]
  46199c:	ldr	x8, [x8]
  4619a0:	mov	w9, #0x0                   	// #0
  4619a4:	strb	w9, [x8]
  4619a8:	ldur	x8, [x29, #-16]
  4619ac:	ldr	x10, [x8]
  4619b0:	add	x10, x10, #0x1
  4619b4:	str	x10, [x8]
  4619b8:	ldr	x8, [sp]
  4619bc:	stur	x8, [x29, #-8]
  4619c0:	ldur	x0, [x29, #-8]
  4619c4:	ldr	x28, [sp, #304]
  4619c8:	ldp	x29, x30, [sp, #288]
  4619cc:	add	sp, sp, #0x140
  4619d0:	ret
  4619d4:	sub	sp, sp, #0x120
  4619d8:	stp	x29, x30, [sp, #256]
  4619dc:	str	x28, [sp, #272]
  4619e0:	add	x29, sp, #0x100
  4619e4:	sub	x8, x29, #0x20
  4619e8:	mov	x9, xzr
  4619ec:	adrp	x10, 48f000 <ASN1_generate_nconf@plt+0x70700>
  4619f0:	add	x10, x10, #0xe27
  4619f4:	adrp	x11, 48b000 <ASN1_generate_nconf@plt+0x6c700>
  4619f8:	add	x11, x11, #0x613
  4619fc:	mov	w12, #0x1                   	// #1
  461a00:	mov	w13, #0x8005                	// #32773
  461a04:	adrp	x2, 48f000 <ASN1_generate_nconf@plt+0x70700>
  461a08:	add	x2, x2, #0xc48
  461a0c:	adrp	x14, 4b1000 <stdin@@GLIBC_2.17+0x10>
  461a10:	add	x14, x14, #0xc0
  461a14:	adrp	x15, 48f000 <ASN1_generate_nconf@plt+0x70700>
  461a18:	add	x15, x15, #0xe8c
  461a1c:	stur	w0, [x29, #-4]
  461a20:	str	x1, [x8, #16]
  461a24:	str	x9, [x8, #8]
  461a28:	str	x9, [x8]
  461a2c:	stur	x9, [x29, #-40]
  461a30:	stur	x9, [x29, #-48]
  461a34:	stur	x9, [x29, #-56]
  461a38:	stur	x9, [x29, #-64]
  461a3c:	stur	x9, [x29, #-72]
  461a40:	stur	x9, [x29, #-80]
  461a44:	stur	x9, [x29, #-88]
  461a48:	stur	x9, [x29, #-96]
  461a4c:	stur	x9, [x29, #-104]
  461a50:	stur	x9, [x29, #-112]
  461a54:	str	x10, [sp, #128]
  461a58:	str	x11, [sp, #120]
  461a5c:	str	w12, [sp, #112]
  461a60:	str	wzr, [sp, #108]
  461a64:	str	wzr, [sp, #104]
  461a68:	str	wzr, [sp, #100]
  461a6c:	str	w13, [sp, #96]
  461a70:	ldur	w0, [x29, #-4]
  461a74:	ldr	x1, [x8, #16]
  461a78:	str	x8, [sp, #80]
  461a7c:	str	x14, [sp, #72]
  461a80:	str	x15, [sp, #64]
  461a84:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  461a88:	stur	x0, [x29, #-120]
  461a8c:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  461a90:	str	w0, [sp, #92]
  461a94:	cbz	w0, 461ba8 <ASN1_generate_nconf@plt+0x432a8>
  461a98:	ldr	w8, [sp, #92]
  461a9c:	add	w8, w8, #0x1
  461aa0:	mov	w9, w8
  461aa4:	ubfx	x9, x9, #0, #32
  461aa8:	cmp	x9, #0xe
  461aac:	str	x9, [sp, #56]
  461ab0:	b.hi	461ba4 <ASN1_generate_nconf@plt+0x432a4>  // b.pmore
  461ab4:	adrp	x8, 48f000 <ASN1_generate_nconf@plt+0x70700>
  461ab8:	add	x8, x8, #0xc08
  461abc:	ldr	x11, [sp, #56]
  461ac0:	ldrsw	x10, [x8, x11, lsl #2]
  461ac4:	add	x9, x8, x10
  461ac8:	br	x9
  461acc:	ldr	x8, [sp, #72]
  461ad0:	ldr	x0, [x8]
  461ad4:	ldur	x2, [x29, #-120]
  461ad8:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  461adc:	add	x1, x1, #0x466
  461ae0:	bl	4196e0 <BIO_printf@plt>
  461ae4:	b	461ed8 <ASN1_generate_nconf@plt+0x435d8>
  461ae8:	adrp	x0, 48f000 <ASN1_generate_nconf@plt+0x70700>
  461aec:	add	x0, x0, #0xc48
  461af0:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  461af4:	str	wzr, [sp, #112]
  461af8:	b	461ed8 <ASN1_generate_nconf@plt+0x435d8>
  461afc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  461b00:	stur	x0, [x29, #-80]
  461b04:	b	461ba4 <ASN1_generate_nconf@plt+0x432a4>
  461b08:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  461b0c:	stur	x0, [x29, #-88]
  461b10:	b	461ba4 <ASN1_generate_nconf@plt+0x432a4>
  461b14:	mov	w8, #0x1                   	// #1
  461b18:	str	w8, [sp, #104]
  461b1c:	b	461ba4 <ASN1_generate_nconf@plt+0x432a4>
  461b20:	mov	w8, #0x1                   	// #1
  461b24:	str	w8, [sp, #100]
  461b28:	b	461ba4 <ASN1_generate_nconf@plt+0x432a4>
  461b2c:	mov	w8, #0x1                   	// #1
  461b30:	str	w8, [sp, #108]
  461b34:	b	461ba4 <ASN1_generate_nconf@plt+0x432a4>
  461b38:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  461b3c:	stur	x0, [x29, #-96]
  461b40:	b	461ba4 <ASN1_generate_nconf@plt+0x432a4>
  461b44:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  461b48:	stur	x0, [x29, #-72]
  461b4c:	b	461ba4 <ASN1_generate_nconf@plt+0x432a4>
  461b50:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  461b54:	mov	x1, #0x7be                 	// #1982
  461b58:	add	x2, sp, #0x60
  461b5c:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  461b60:	cbnz	w0, 461b68 <ASN1_generate_nconf@plt+0x43268>
  461b64:	b	461acc <ASN1_generate_nconf@plt+0x431cc>
  461b68:	b	461ba4 <ASN1_generate_nconf@plt+0x432a4>
  461b6c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  461b70:	stur	x0, [x29, #-64]
  461b74:	b	461ba4 <ASN1_generate_nconf@plt+0x432a4>
  461b78:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  461b7c:	str	x0, [sp, #128]
  461b80:	b	461ba4 <ASN1_generate_nconf@plt+0x432a4>
  461b84:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  461b88:	str	x0, [sp, #120]
  461b8c:	b	461ba4 <ASN1_generate_nconf@plt+0x432a4>
  461b90:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  461b94:	mov	w8, wzr
  461b98:	mov	w1, w8
  461b9c:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  461ba0:	stur	x0, [x29, #-40]
  461ba4:	b	461a8c <ASN1_generate_nconf@plt+0x4318c>
  461ba8:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  461bac:	stur	w0, [x29, #-4]
  461bb0:	ldur	w8, [x29, #-4]
  461bb4:	cbz	w8, 461bbc <ASN1_generate_nconf@plt+0x432bc>
  461bb8:	b	461acc <ASN1_generate_nconf@plt+0x431cc>
  461bbc:	ldur	x0, [x29, #-96]
  461bc0:	mov	x8, xzr
  461bc4:	mov	x1, x8
  461bc8:	sub	x2, x29, #0x68
  461bcc:	mov	x3, x8
  461bd0:	bl	46b49c <ASN1_generate_nconf@plt+0x4cb9c>
  461bd4:	cbnz	w0, 461bf0 <ASN1_generate_nconf@plt+0x432f0>
  461bd8:	ldr	x8, [sp, #72]
  461bdc:	ldr	x0, [x8]
  461be0:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  461be4:	add	x1, x1, #0x395
  461be8:	bl	4196e0 <BIO_printf@plt>
  461bec:	b	461ed8 <ASN1_generate_nconf@plt+0x435d8>
  461bf0:	ldur	x8, [x29, #-72]
  461bf4:	cbz	x8, 461d68 <ASN1_generate_nconf@plt+0x43468>
  461bf8:	ldur	x0, [x29, #-72]
  461bfc:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  461c00:	add	x1, x1, #0x983
  461c04:	bl	41d200 <strcmp@plt>
  461c08:	cbz	w0, 461c18 <ASN1_generate_nconf@plt+0x43318>
  461c0c:	ldur	x8, [x29, #-72]
  461c10:	str	x8, [sp, #48]
  461c14:	b	461c20 <ASN1_generate_nconf@plt+0x43320>
  461c18:	mov	x8, xzr
  461c1c:	str	x8, [sp, #48]
  461c20:	ldr	x8, [sp, #48]
  461c24:	ldr	w1, [sp, #96]
  461c28:	ldur	x3, [x29, #-104]
  461c2c:	ldur	x4, [x29, #-40]
  461c30:	mov	x0, x8
  461c34:	mov	w2, #0x1                   	// #1
  461c38:	adrp	x5, 478000 <ASN1_generate_nconf@plt+0x59700>
  461c3c:	add	x5, x5, #0x3b0
  461c40:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  461c44:	stur	x0, [x29, #-48]
  461c48:	ldur	x8, [x29, #-48]
  461c4c:	cbnz	x8, 461c54 <ASN1_generate_nconf@plt+0x43354>
  461c50:	b	461ed8 <ASN1_generate_nconf@plt+0x435d8>
  461c54:	bl	41d950 <NETSCAPE_SPKI_new@plt>
  461c58:	stur	x0, [x29, #-56]
  461c5c:	ldur	x8, [x29, #-56]
  461c60:	cbnz	x8, 461c68 <ASN1_generate_nconf@plt+0x43368>
  461c64:	b	461ed8 <ASN1_generate_nconf@plt+0x435d8>
  461c68:	ldur	x8, [x29, #-64]
  461c6c:	cbz	x8, 461cac <ASN1_generate_nconf@plt+0x433ac>
  461c70:	ldur	x8, [x29, #-56]
  461c74:	ldr	x8, [x8]
  461c78:	ldr	x0, [x8, #8]
  461c7c:	ldur	x1, [x29, #-64]
  461c80:	ldur	x8, [x29, #-64]
  461c84:	str	x0, [sp, #40]
  461c88:	mov	x0, x8
  461c8c:	str	x1, [sp, #32]
  461c90:	bl	41e3c0 <strlen@plt>
  461c94:	ldr	x8, [sp, #40]
  461c98:	str	w0, [sp, #28]
  461c9c:	mov	x0, x8
  461ca0:	ldr	x1, [sp, #32]
  461ca4:	ldr	w2, [sp, #28]
  461ca8:	bl	419dc0 <ASN1_STRING_set@plt>
  461cac:	ldur	x0, [x29, #-56]
  461cb0:	ldur	x1, [x29, #-48]
  461cb4:	bl	41e6c0 <NETSCAPE_SPKI_set_pubkey@plt>
  461cb8:	ldur	x8, [x29, #-56]
  461cbc:	ldur	x1, [x29, #-48]
  461cc0:	str	x8, [sp, #16]
  461cc4:	str	x1, [sp, #8]
  461cc8:	bl	41ac50 <EVP_md5@plt>
  461ccc:	ldr	x8, [sp, #16]
  461cd0:	str	x0, [sp]
  461cd4:	mov	x0, x8
  461cd8:	ldr	x1, [sp, #8]
  461cdc:	ldr	x2, [sp]
  461ce0:	bl	41ace0 <NETSCAPE_SPKI_sign@plt>
  461ce4:	ldur	x8, [x29, #-56]
  461ce8:	mov	x0, x8
  461cec:	bl	41ccf0 <NETSCAPE_SPKI_b64_encode@plt>
  461cf0:	stur	x0, [x29, #-112]
  461cf4:	ldur	x8, [x29, #-112]
  461cf8:	cbnz	x8, 461d00 <ASN1_generate_nconf@plt+0x43400>
  461cfc:	b	461ed8 <ASN1_generate_nconf@plt+0x435d8>
  461d00:	ldur	x0, [x29, #-88]
  461d04:	mov	w1, #0x77                  	// #119
  461d08:	mov	w2, #0x8001                	// #32769
  461d0c:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  461d10:	ldr	x8, [sp, #80]
  461d14:	str	x0, [x8, #8]
  461d18:	ldr	x9, [x8, #8]
  461d1c:	cbnz	x9, 461d34 <ASN1_generate_nconf@plt+0x43434>
  461d20:	ldur	x0, [x29, #-112]
  461d24:	ldr	x1, [sp, #64]
  461d28:	mov	w2, #0x90                  	// #144
  461d2c:	bl	41b180 <CRYPTO_free@plt>
  461d30:	b	461ed8 <ASN1_generate_nconf@plt+0x435d8>
  461d34:	ldr	x8, [sp, #80]
  461d38:	ldr	x0, [x8, #8]
  461d3c:	ldur	x2, [x29, #-112]
  461d40:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  461d44:	add	x1, x1, #0xe99
  461d48:	bl	4196e0 <BIO_printf@plt>
  461d4c:	ldur	x8, [x29, #-112]
  461d50:	mov	x0, x8
  461d54:	ldr	x1, [sp, #64]
  461d58:	mov	w2, #0x94                  	// #148
  461d5c:	bl	41b180 <CRYPTO_free@plt>
  461d60:	str	wzr, [sp, #112]
  461d64:	b	461ed8 <ASN1_generate_nconf@plt+0x435d8>
  461d68:	ldur	x0, [x29, #-80]
  461d6c:	bl	46ba20 <ASN1_generate_nconf@plt+0x4d120>
  461d70:	ldr	x8, [sp, #80]
  461d74:	str	x0, [x8]
  461d78:	cbnz	x0, 461d80 <ASN1_generate_nconf@plt+0x43480>
  461d7c:	b	461ed8 <ASN1_generate_nconf@plt+0x435d8>
  461d80:	ldr	x8, [sp, #80]
  461d84:	ldr	x0, [x8]
  461d88:	ldr	x1, [sp, #120]
  461d8c:	ldr	x2, [sp, #128]
  461d90:	bl	41cfe0 <NCONF_get_string@plt>
  461d94:	stur	x0, [x29, #-112]
  461d98:	ldur	x8, [x29, #-112]
  461d9c:	cbnz	x8, 461dcc <ASN1_generate_nconf@plt+0x434cc>
  461da0:	ldr	x8, [sp, #72]
  461da4:	ldr	x0, [x8]
  461da8:	ldr	x2, [sp, #128]
  461dac:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  461db0:	add	x1, x1, #0xea3
  461db4:	bl	4196e0 <BIO_printf@plt>
  461db8:	ldr	x8, [sp, #72]
  461dbc:	ldr	x9, [x8]
  461dc0:	mov	x0, x9
  461dc4:	bl	41e780 <ERR_print_errors@plt>
  461dc8:	b	461ed8 <ASN1_generate_nconf@plt+0x435d8>
  461dcc:	ldur	x0, [x29, #-112]
  461dd0:	mov	w1, #0xffffffff            	// #-1
  461dd4:	bl	41aec0 <NETSCAPE_SPKI_b64_decode@plt>
  461dd8:	stur	x0, [x29, #-56]
  461ddc:	ldur	x8, [x29, #-56]
  461de0:	cbnz	x8, 461e0c <ASN1_generate_nconf@plt+0x4350c>
  461de4:	ldr	x8, [sp, #72]
  461de8:	ldr	x0, [x8]
  461dec:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  461df0:	add	x1, x1, #0xec1
  461df4:	bl	4196e0 <BIO_printf@plt>
  461df8:	ldr	x8, [sp, #72]
  461dfc:	ldr	x9, [x8]
  461e00:	mov	x0, x9
  461e04:	bl	41e780 <ERR_print_errors@plt>
  461e08:	b	461ed8 <ASN1_generate_nconf@plt+0x435d8>
  461e0c:	ldur	x0, [x29, #-88]
  461e10:	mov	w1, #0x77                  	// #119
  461e14:	mov	w2, #0x8001                	// #32769
  461e18:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  461e1c:	ldr	x8, [sp, #80]
  461e20:	str	x0, [x8, #8]
  461e24:	ldr	x9, [x8, #8]
  461e28:	cbnz	x9, 461e30 <ASN1_generate_nconf@plt+0x43530>
  461e2c:	b	461ed8 <ASN1_generate_nconf@plt+0x435d8>
  461e30:	ldr	w8, [sp, #104]
  461e34:	cbnz	w8, 461e48 <ASN1_generate_nconf@plt+0x43548>
  461e38:	ldr	x8, [sp, #80]
  461e3c:	ldr	x0, [x8, #8]
  461e40:	ldur	x1, [x29, #-56]
  461e44:	bl	41d920 <NETSCAPE_SPKI_print@plt>
  461e48:	ldur	x0, [x29, #-56]
  461e4c:	bl	41ae20 <NETSCAPE_SPKI_get_pubkey@plt>
  461e50:	stur	x0, [x29, #-48]
  461e54:	ldr	w8, [sp, #108]
  461e58:	cbz	w8, 461ebc <ASN1_generate_nconf@plt+0x435bc>
  461e5c:	ldur	x0, [x29, #-56]
  461e60:	ldur	x1, [x29, #-48]
  461e64:	bl	41c080 <NETSCAPE_SPKI_verify@plt>
  461e68:	str	w0, [sp, #116]
  461e6c:	ldr	w8, [sp, #116]
  461e70:	cmp	w8, #0x0
  461e74:	cset	w8, le
  461e78:	tbnz	w8, #0, 461e94 <ASN1_generate_nconf@plt+0x43594>
  461e7c:	ldr	x8, [sp, #72]
  461e80:	ldr	x0, [x8]
  461e84:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  461e88:	add	x1, x1, #0xed6
  461e8c:	bl	4196e0 <BIO_printf@plt>
  461e90:	b	461ebc <ASN1_generate_nconf@plt+0x435bc>
  461e94:	ldr	x8, [sp, #72]
  461e98:	ldr	x0, [x8]
  461e9c:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  461ea0:	add	x1, x1, #0xee4
  461ea4:	bl	4196e0 <BIO_printf@plt>
  461ea8:	ldr	x8, [sp, #72]
  461eac:	ldr	x9, [x8]
  461eb0:	mov	x0, x9
  461eb4:	bl	41e780 <ERR_print_errors@plt>
  461eb8:	b	461ed8 <ASN1_generate_nconf@plt+0x435d8>
  461ebc:	ldr	w8, [sp, #100]
  461ec0:	cbz	w8, 461ed4 <ASN1_generate_nconf@plt+0x435d4>
  461ec4:	ldr	x8, [sp, #80]
  461ec8:	ldr	x0, [x8, #8]
  461ecc:	ldur	x1, [x29, #-48]
  461ed0:	bl	41c2c0 <PEM_write_bio_PUBKEY@plt>
  461ed4:	str	wzr, [sp, #112]
  461ed8:	ldr	x8, [sp, #80]
  461edc:	ldr	x0, [x8]
  461ee0:	bl	419f10 <NCONF_free@plt>
  461ee4:	ldur	x0, [x29, #-56]
  461ee8:	bl	41c090 <NETSCAPE_SPKI_free@plt>
  461eec:	ldr	x8, [sp, #80]
  461ef0:	ldr	x0, [x8, #8]
  461ef4:	bl	41cde0 <BIO_free_all@plt>
  461ef8:	ldur	x0, [x29, #-48]
  461efc:	bl	41d960 <EVP_PKEY_free@plt>
  461f00:	ldur	x0, [x29, #-40]
  461f04:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  461f08:	ldur	x0, [x29, #-104]
  461f0c:	ldr	x1, [sp, #64]
  461f10:	mov	w2, #0xc8                  	// #200
  461f14:	bl	41b180 <CRYPTO_free@plt>
  461f18:	ldr	w0, [sp, #112]
  461f1c:	ldr	x28, [sp, #272]
  461f20:	ldp	x29, x30, [sp, #256]
  461f24:	add	sp, sp, #0x120
  461f28:	ret
  461f2c:	stp	x29, x30, [sp, #-32]!
  461f30:	str	x28, [sp, #16]
  461f34:	mov	x29, sp
  461f38:	sub	sp, sp, #0x210
  461f3c:	mov	x8, xzr
  461f40:	mov	w9, #0xffffffff            	// #-1
  461f44:	mov	w10, #0x1                   	// #1
  461f48:	adrp	x2, 490000 <ASN1_generate_nconf@plt+0x71700>
  461f4c:	add	x2, x2, #0x638
  461f50:	adrp	x11, 4b1000 <stdin@@GLIBC_2.17+0x10>
  461f54:	add	x11, x11, #0xc0
  461f58:	adrp	x12, 490000 <ASN1_generate_nconf@plt+0x71700>
  461f5c:	add	x12, x12, #0x2d8
  461f60:	stur	w0, [x29, #-4]
  461f64:	stur	x1, [x29, #-16]
  461f68:	stur	x8, [x29, #-24]
  461f6c:	stur	x8, [x29, #-32]
  461f70:	stur	x8, [x29, #-40]
  461f74:	stur	w9, [x29, #-44]
  461f78:	stur	w9, [x29, #-48]
  461f7c:	stur	w10, [x29, #-52]
  461f80:	stur	wzr, [x29, #-56]
  461f84:	stur	wzr, [x29, #-60]
  461f88:	stur	wzr, [x29, #-68]
  461f8c:	stur	w9, [x29, #-72]
  461f90:	stur	x8, [x29, #-80]
  461f94:	stur	x8, [x29, #-88]
  461f98:	stur	x8, [x29, #-96]
  461f9c:	stur	x8, [x29, #-104]
  461fa0:	stur	x8, [x29, #-112]
  461fa4:	stur	x8, [x29, #-120]
  461fa8:	stur	x8, [x29, #-128]
  461fac:	stur	x8, [x29, #-136]
  461fb0:	stur	x8, [x29, #-144]
  461fb4:	stur	x8, [x29, #-152]
  461fb8:	stur	x8, [x29, #-160]
  461fbc:	ldur	w0, [x29, #-4]
  461fc0:	ldur	x1, [x29, #-16]
  461fc4:	str	x11, [sp, #224]
  461fc8:	str	x12, [sp, #216]
  461fcc:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  461fd0:	stur	x0, [x29, #-176]
  461fd4:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  461fd8:	stur	w0, [x29, #-180]
  461fdc:	cbz	w0, 4621dc <ASN1_generate_nconf@plt+0x438dc>
  461fe0:	ldur	w8, [x29, #-180]
  461fe4:	add	w9, w8, #0x1
  461fe8:	cmp	w9, #0x1
  461fec:	str	w8, [sp, #212]
  461ff0:	b.ls	4620e0 <ASN1_generate_nconf@plt+0x437e0>  // b.plast
  461ff4:	b	461ff8 <ASN1_generate_nconf@plt+0x436f8>
  461ff8:	ldr	w8, [sp, #212]
  461ffc:	cmp	w8, #0x1
  462000:	b.eq	4620fc <ASN1_generate_nconf@plt+0x437fc>  // b.none
  462004:	b	462008 <ASN1_generate_nconf@plt+0x43708>
  462008:	ldr	w8, [sp, #212]
  46200c:	cmp	w8, #0x2
  462010:	b.eq	462110 <ASN1_generate_nconf@plt+0x43810>  // b.none
  462014:	b	462018 <ASN1_generate_nconf@plt+0x43718>
  462018:	ldr	w8, [sp, #212]
  46201c:	cmp	w8, #0x3
  462020:	b.eq	462120 <ASN1_generate_nconf@plt+0x43820>  // b.none
  462024:	b	462028 <ASN1_generate_nconf@plt+0x43728>
  462028:	ldr	w8, [sp, #212]
  46202c:	cmp	w8, #0x4
  462030:	b.eq	46212c <ASN1_generate_nconf@plt+0x4382c>  // b.none
  462034:	b	462038 <ASN1_generate_nconf@plt+0x43738>
  462038:	ldr	w8, [sp, #212]
  46203c:	cmp	w8, #0x5
  462040:	b.eq	462138 <ASN1_generate_nconf@plt+0x43838>  // b.none
  462044:	b	462048 <ASN1_generate_nconf@plt+0x43748>
  462048:	ldr	w8, [sp, #212]
  46204c:	subs	w9, w8, #0x6
  462050:	cmp	w9, #0x3
  462054:	b.ls	462144 <ASN1_generate_nconf@plt+0x43844>  // b.plast
  462058:	b	46205c <ASN1_generate_nconf@plt+0x4375c>
  46205c:	ldr	w8, [sp, #212]
  462060:	cmp	w8, #0xa
  462064:	b.eq	46217c <ASN1_generate_nconf@plt+0x4387c>  // b.none
  462068:	b	46206c <ASN1_generate_nconf@plt+0x4376c>
  46206c:	ldr	w8, [sp, #212]
  462070:	cmp	w8, #0xb
  462074:	b.eq	462188 <ASN1_generate_nconf@plt+0x43888>  // b.none
  462078:	b	46207c <ASN1_generate_nconf@plt+0x4377c>
  46207c:	ldr	w8, [sp, #212]
  462080:	cmp	w8, #0xc
  462084:	b.eq	462194 <ASN1_generate_nconf@plt+0x43894>  // b.none
  462088:	b	46208c <ASN1_generate_nconf@plt+0x4378c>
  46208c:	ldr	w8, [sp, #212]
  462090:	cmp	w8, #0xd
  462094:	b.eq	4621a0 <ASN1_generate_nconf@plt+0x438a0>  // b.none
  462098:	b	46209c <ASN1_generate_nconf@plt+0x4379c>
  46209c:	ldr	w8, [sp, #212]
  4620a0:	cmp	w8, #0xe
  4620a4:	b.eq	4621ac <ASN1_generate_nconf@plt+0x438ac>  // b.none
  4620a8:	b	4620ac <ASN1_generate_nconf@plt+0x437ac>
  4620ac:	ldr	w8, [sp, #212]
  4620b0:	cmp	w8, #0x5dc
  4620b4:	b.eq	4621c4 <ASN1_generate_nconf@plt+0x438c4>  // b.none
  4620b8:	b	4620bc <ASN1_generate_nconf@plt+0x437bc>
  4620bc:	ldr	w8, [sp, #212]
  4620c0:	subs	w9, w8, #0x5dd
  4620c4:	cmp	w9, #0x1
  4620c8:	b.ls	4621c8 <ASN1_generate_nconf@plt+0x438c8>  // b.plast
  4620cc:	b	4620d0 <ASN1_generate_nconf@plt+0x437d0>
  4620d0:	ldr	w8, [sp, #212]
  4620d4:	cmp	w8, #0x5df
  4620d8:	b.eq	4621c4 <ASN1_generate_nconf@plt+0x438c4>  // b.none
  4620dc:	b	4621d8 <ASN1_generate_nconf@plt+0x438d8>
  4620e0:	ldr	x8, [sp, #224]
  4620e4:	ldr	x0, [x8]
  4620e8:	ldur	x2, [x29, #-176]
  4620ec:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  4620f0:	add	x1, x1, #0x466
  4620f4:	bl	4196e0 <BIO_printf@plt>
  4620f8:	b	462f28 <ASN1_generate_nconf@plt+0x44628>
  4620fc:	adrp	x0, 490000 <ASN1_generate_nconf@plt+0x71700>
  462100:	add	x0, x0, #0x638
  462104:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  462108:	stur	wzr, [x29, #-52]
  46210c:	b	462f28 <ASN1_generate_nconf@plt+0x44628>
  462110:	ldur	w8, [x29, #-60]
  462114:	add	w8, w8, #0x1
  462118:	stur	w8, [x29, #-60]
  46211c:	b	4621d8 <ASN1_generate_nconf@plt+0x438d8>
  462120:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  462124:	stur	x0, [x29, #-152]
  462128:	b	4621d8 <ASN1_generate_nconf@plt+0x438d8>
  46212c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  462130:	stur	x0, [x29, #-136]
  462134:	b	4621d8 <ASN1_generate_nconf@plt+0x438d8>
  462138:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  46213c:	stur	x0, [x29, #-160]
  462140:	b	4621d8 <ASN1_generate_nconf@plt+0x438d8>
  462144:	ldur	w8, [x29, #-72]
  462148:	mov	w9, #0xffffffff            	// #-1
  46214c:	cmp	w8, w9
  462150:	b.eq	462170 <ASN1_generate_nconf@plt+0x43870>  // b.none
  462154:	ldr	x8, [sp, #224]
  462158:	ldr	x0, [x8]
  46215c:	ldur	x2, [x29, #-176]
  462160:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  462164:	add	x1, x1, #0x30
  462168:	bl	4196e0 <BIO_printf@plt>
  46216c:	b	4620e0 <ASN1_generate_nconf@plt+0x437e0>
  462170:	ldur	w8, [x29, #-180]
  462174:	stur	w8, [x29, #-72]
  462178:	b	4621d8 <ASN1_generate_nconf@plt+0x438d8>
  46217c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  462180:	stur	x0, [x29, #-120]
  462184:	b	4621d8 <ASN1_generate_nconf@plt+0x438d8>
  462188:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  46218c:	stur	x0, [x29, #-128]
  462190:	b	4621d8 <ASN1_generate_nconf@plt+0x438d8>
  462194:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  462198:	stur	x0, [x29, #-88]
  46219c:	b	4621d8 <ASN1_generate_nconf@plt+0x438d8>
  4621a0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4621a4:	stur	x0, [x29, #-96]
  4621a8:	b	4621d8 <ASN1_generate_nconf@plt+0x438d8>
  4621ac:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4621b0:	mov	w8, wzr
  4621b4:	mov	w1, w8
  4621b8:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  4621bc:	stur	x0, [x29, #-24]
  4621c0:	b	4621d8 <ASN1_generate_nconf@plt+0x438d8>
  4621c4:	b	4621d8 <ASN1_generate_nconf@plt+0x438d8>
  4621c8:	ldur	w0, [x29, #-180]
  4621cc:	bl	46a49c <ASN1_generate_nconf@plt+0x4bb9c>
  4621d0:	cbnz	w0, 4621d8 <ASN1_generate_nconf@plt+0x438d8>
  4621d4:	b	462f28 <ASN1_generate_nconf@plt+0x44628>
  4621d8:	b	461fd4 <ASN1_generate_nconf@plt+0x436d4>
  4621dc:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  4621e0:	stur	w0, [x29, #-4]
  4621e4:	bl	472544 <ASN1_generate_nconf@plt+0x53c44>
  4621e8:	stur	x0, [x29, #-16]
  4621ec:	ldur	x8, [x29, #-160]
  4621f0:	cbz	x8, 462214 <ASN1_generate_nconf@plt+0x43914>
  4621f4:	ldur	x8, [x29, #-152]
  4621f8:	cbz	x8, 462214 <ASN1_generate_nconf@plt+0x43914>
  4621fc:	ldr	x8, [sp, #224]
  462200:	ldr	x0, [x8]
  462204:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  462208:	add	x1, x1, #0x5c
  46220c:	bl	4196e0 <BIO_printf@plt>
  462210:	b	462f28 <ASN1_generate_nconf@plt+0x44628>
  462214:	ldur	w8, [x29, #-72]
  462218:	mov	w9, #0xffffffff            	// #-1
  46221c:	cmp	w8, w9
  462220:	b.ne	46223c <ASN1_generate_nconf@plt+0x4393c>  // b.any
  462224:	ldr	x8, [sp, #224]
  462228:	ldr	x0, [x8]
  46222c:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  462230:	add	x1, x1, #0x95
  462234:	bl	4196e0 <BIO_printf@plt>
  462238:	b	4620e0 <ASN1_generate_nconf@plt+0x437e0>
  46223c:	ldur	w8, [x29, #-72]
  462240:	cmp	w8, #0x7
  462244:	b.eq	462260 <ASN1_generate_nconf@plt+0x43960>  // b.none
  462248:	ldur	w8, [x29, #-72]
  46224c:	cmp	w8, #0x8
  462250:	b.eq	462260 <ASN1_generate_nconf@plt+0x43960>  // b.none
  462254:	ldur	w8, [x29, #-72]
  462258:	cmp	w8, #0x6
  46225c:	b.ne	462294 <ASN1_generate_nconf@plt+0x43994>  // b.any
  462260:	ldur	w8, [x29, #-4]
  462264:	cbnz	w8, 462280 <ASN1_generate_nconf@plt+0x43980>
  462268:	ldr	x8, [sp, #224]
  46226c:	ldr	x0, [x8]
  462270:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  462274:	add	x1, x1, #0xe1
  462278:	bl	4196e0 <BIO_printf@plt>
  46227c:	b	4620e0 <ASN1_generate_nconf@plt+0x437e0>
  462280:	ldur	x8, [x29, #-16]
  462284:	add	x9, x8, #0x8
  462288:	stur	x9, [x29, #-16]
  46228c:	ldr	x8, [x8]
  462290:	stur	x8, [x29, #-80]
  462294:	ldur	x8, [x29, #-88]
  462298:	cbnz	x8, 4622a4 <ASN1_generate_nconf@plt+0x439a4>
  46229c:	ldur	x8, [x29, #-96]
  4622a0:	cbz	x8, 4622c8 <ASN1_generate_nconf@plt+0x439c8>
  4622a4:	ldur	w8, [x29, #-4]
  4622a8:	cmp	w8, #0x1
  4622ac:	b.eq	4622c8 <ASN1_generate_nconf@plt+0x439c8>  // b.none
  4622b0:	ldr	x8, [sp, #224]
  4622b4:	ldr	x0, [x8]
  4622b8:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  4622bc:	add	x1, x1, #0xfa
  4622c0:	bl	4196e0 <BIO_printf@plt>
  4622c4:	b	4620e0 <ASN1_generate_nconf@plt+0x437e0>
  4622c8:	ldur	x0, [x29, #-88]
  4622cc:	ldur	x1, [x29, #-96]
  4622d0:	sub	x2, x29, #0x68
  4622d4:	sub	x3, x29, #0x70
  4622d8:	bl	46b49c <ASN1_generate_nconf@plt+0x4cb9c>
  4622dc:	cbnz	w0, 4622f8 <ASN1_generate_nconf@plt+0x439f8>
  4622e0:	ldr	x8, [sp, #224]
  4622e4:	ldr	x0, [x8]
  4622e8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4622ec:	add	x1, x1, #0x1b7
  4622f0:	bl	4196e0 <BIO_printf@plt>
  4622f4:	b	462f28 <ASN1_generate_nconf@plt+0x44628>
  4622f8:	ldur	x8, [x29, #-160]
  4622fc:	cbnz	x8, 462418 <ASN1_generate_nconf@plt+0x43b18>
  462300:	ldur	x8, [x29, #-152]
  462304:	cbnz	x8, 462318 <ASN1_generate_nconf@plt+0x43a18>
  462308:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  46230c:	add	x8, x8, #0xa8
  462310:	ldr	x8, [x8]
  462314:	stur	x8, [x29, #-152]
  462318:	ldur	w8, [x29, #-60]
  46231c:	cbz	w8, 462338 <ASN1_generate_nconf@plt+0x43a38>
  462320:	ldr	x8, [sp, #224]
  462324:	ldr	x0, [x8]
  462328:	ldur	x2, [x29, #-152]
  46232c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  462330:	add	x1, x1, #0x2ed
  462334:	bl	4196e0 <BIO_printf@plt>
  462338:	ldur	x0, [x29, #-152]
  46233c:	bl	46ba20 <ASN1_generate_nconf@plt+0x4d120>
  462340:	stur	x0, [x29, #-40]
  462344:	ldur	x8, [x29, #-40]
  462348:	cbnz	x8, 462350 <ASN1_generate_nconf@plt+0x43a50>
  46234c:	b	462f28 <ASN1_generate_nconf@plt+0x44628>
  462350:	ldur	x8, [x29, #-152]
  462354:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  462358:	add	x9, x9, #0xa8
  46235c:	ldr	x9, [x9]
  462360:	cmp	x8, x9
  462364:	b.eq	462378 <ASN1_generate_nconf@plt+0x43a78>  // b.none
  462368:	ldur	x0, [x29, #-40]
  46236c:	bl	46bb64 <ASN1_generate_nconf@plt+0x4d264>
  462370:	cbnz	w0, 462378 <ASN1_generate_nconf@plt+0x43a78>
  462374:	b	462f28 <ASN1_generate_nconf@plt+0x44628>
  462378:	ldur	x8, [x29, #-136]
  46237c:	cbnz	x8, 4623c4 <ASN1_generate_nconf@plt+0x43ac4>
  462380:	ldur	w8, [x29, #-60]
  462384:	cbz	w8, 46239c <ASN1_generate_nconf@plt+0x43a9c>
  462388:	ldr	x8, [sp, #224]
  46238c:	ldr	x0, [x8]
  462390:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  462394:	add	x1, x1, #0x131
  462398:	bl	4196e0 <BIO_printf@plt>
  46239c:	ldur	x0, [x29, #-40]
  4623a0:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  4623a4:	add	x1, x1, #0x15c
  4623a8:	adrp	x2, 490000 <ASN1_generate_nconf@plt+0x71700>
  4623ac:	add	x2, x2, #0x154
  4623b0:	bl	462fd0 <ASN1_generate_nconf@plt+0x446d0>
  4623b4:	stur	x0, [x29, #-136]
  4623b8:	ldur	x8, [x29, #-136]
  4623bc:	cbnz	x8, 4623c4 <ASN1_generate_nconf@plt+0x43ac4>
  4623c0:	b	462f28 <ASN1_generate_nconf@plt+0x44628>
  4623c4:	ldur	x0, [x29, #-40]
  4623c8:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  4623cc:	add	x1, x1, #0x15c
  4623d0:	bl	46a344 <ASN1_generate_nconf@plt+0x4ba44>
  4623d4:	ldur	w8, [x29, #-60]
  4623d8:	cbz	w8, 4623f4 <ASN1_generate_nconf@plt+0x43af4>
  4623dc:	ldr	x8, [sp, #224]
  4623e0:	ldr	x0, [x8]
  4623e4:	ldur	x2, [x29, #-136]
  4623e8:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  4623ec:	add	x1, x1, #0x160
  4623f0:	bl	4196e0 <BIO_printf@plt>
  4623f4:	ldur	x0, [x29, #-40]
  4623f8:	ldur	x1, [x29, #-136]
  4623fc:	adrp	x2, 48b000 <ASN1_generate_nconf@plt+0x6c700>
  462400:	add	x2, x2, #0xd3d
  462404:	bl	462fd0 <ASN1_generate_nconf@plt+0x446d0>
  462408:	stur	x0, [x29, #-160]
  46240c:	ldur	x8, [x29, #-160]
  462410:	cbnz	x8, 462418 <ASN1_generate_nconf@plt+0x43b18>
  462414:	b	462f28 <ASN1_generate_nconf@plt+0x44628>
  462418:	ldur	w8, [x29, #-60]
  46241c:	cbz	w8, 462438 <ASN1_generate_nconf@plt+0x43b38>
  462420:	ldr	x8, [sp, #224]
  462424:	ldr	x0, [x8]
  462428:	ldur	x2, [x29, #-160]
  46242c:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  462430:	add	x1, x1, #0x189
  462434:	bl	4196e0 <BIO_printf@plt>
  462438:	ldur	x0, [x29, #-160]
  46243c:	mov	x8, xzr
  462440:	mov	x1, x8
  462444:	bl	46dd80 <ASN1_generate_nconf@plt+0x4f480>
  462448:	stur	x0, [x29, #-32]
  46244c:	ldur	x8, [x29, #-32]
  462450:	cbnz	x8, 462458 <ASN1_generate_nconf@plt+0x43b58>
  462454:	b	462f28 <ASN1_generate_nconf@plt+0x44628>
  462458:	stur	wzr, [x29, #-64]
  46245c:	ldur	w8, [x29, #-64]
  462460:	ldur	x9, [x29, #-32]
  462464:	ldr	x9, [x9, #8]
  462468:	ldr	x0, [x9, #8]
  46246c:	str	w8, [sp, #208]
  462470:	bl	463034 <ASN1_generate_nconf@plt+0x44734>
  462474:	ldr	w8, [sp, #208]
  462478:	cmp	w8, w0
  46247c:	b.ge	462514 <ASN1_generate_nconf@plt+0x43c14>  // b.tcont
  462480:	ldur	x8, [x29, #-32]
  462484:	ldr	x8, [x8, #8]
  462488:	ldr	x0, [x8, #8]
  46248c:	ldur	w1, [x29, #-64]
  462490:	bl	463058 <ASN1_generate_nconf@plt+0x44758>
  462494:	stur	x0, [x29, #-168]
  462498:	ldur	x8, [x29, #-168]
  46249c:	ldr	x8, [x8]
  4624a0:	ldrb	w9, [x8]
  4624a4:	cmp	w9, #0x49
  4624a8:	b.ne	462504 <ASN1_generate_nconf@plt+0x43c04>  // b.any
  4624ac:	ldur	w8, [x29, #-64]
  4624b0:	stur	w8, [x29, #-48]
  4624b4:	ldur	w8, [x29, #-44]
  4624b8:	cmp	w8, #0x0
  4624bc:	cset	w8, ge  // ge = tcont
  4624c0:	tbnz	w8, #0, 4624e8 <ASN1_generate_nconf@plt+0x43be8>
  4624c4:	ldur	x8, [x29, #-120]
  4624c8:	cbz	x8, 4624e8 <ASN1_generate_nconf@plt+0x43be8>
  4624cc:	ldur	x0, [x29, #-120]
  4624d0:	ldur	x8, [x29, #-168]
  4624d4:	ldr	x1, [x8, #24]
  4624d8:	bl	41d200 <strcmp@plt>
  4624dc:	cbnz	w0, 4624e8 <ASN1_generate_nconf@plt+0x43be8>
  4624e0:	ldur	w8, [x29, #-64]
  4624e4:	stur	w8, [x29, #-44]
  4624e8:	ldur	x0, [x29, #-32]
  4624ec:	ldur	w1, [x29, #-64]
  4624f0:	ldur	w8, [x29, #-60]
  4624f4:	cmp	w8, #0x1
  4624f8:	cset	w8, gt
  4624fc:	and	w2, w8, #0x1
  462500:	bl	463084 <ASN1_generate_nconf@plt+0x44784>
  462504:	ldur	w8, [x29, #-64]
  462508:	add	w8, w8, #0x1
  46250c:	stur	w8, [x29, #-64]
  462510:	b	46245c <ASN1_generate_nconf@plt+0x43b5c>
  462514:	ldur	w8, [x29, #-60]
  462518:	cbz	w8, 462530 <ASN1_generate_nconf@plt+0x43c30>
  46251c:	ldr	x8, [sp, #224]
  462520:	ldr	x0, [x8]
  462524:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  462528:	add	x1, x1, #0x1b0
  46252c:	bl	4196e0 <BIO_printf@plt>
  462530:	ldur	w8, [x29, #-44]
  462534:	cmp	w8, #0x0
  462538:	cset	w8, lt  // lt = tstop
  46253c:	tbnz	w8, #0, 462580 <ASN1_generate_nconf@plt+0x43c80>
  462540:	ldur	x8, [x29, #-32]
  462544:	ldr	x8, [x8, #8]
  462548:	ldr	x0, [x8, #8]
  46254c:	ldur	w1, [x29, #-44]
  462550:	bl	463058 <ASN1_generate_nconf@plt+0x44758>
  462554:	stur	x0, [x29, #-144]
  462558:	ldur	x0, [x29, #-32]
  46255c:	ldur	w1, [x29, #-44]
  462560:	ldur	w9, [x29, #-60]
  462564:	cmp	w9, #0x1
  462568:	cset	w9, gt
  46256c:	and	w2, w9, #0x1
  462570:	adrp	x3, 490000 <ASN1_generate_nconf@plt+0x71700>
  462574:	add	x3, x3, #0x1c6
  462578:	bl	4630c0 <ASN1_generate_nconf@plt+0x447c0>
  46257c:	b	4625dc <ASN1_generate_nconf@plt+0x43cdc>
  462580:	ldur	w8, [x29, #-48]
  462584:	cmp	w8, #0x0
  462588:	cset	w8, le
  46258c:	tbnz	w8, #0, 4625b8 <ASN1_generate_nconf@plt+0x43cb8>
  462590:	ldur	x0, [x29, #-120]
  462594:	bl	41aad0 <SRP_get_default_gN@plt>
  462598:	cbnz	x0, 4625b8 <ASN1_generate_nconf@plt+0x43cb8>
  46259c:	ldr	x8, [sp, #224]
  4625a0:	ldr	x0, [x8]
  4625a4:	ldur	x2, [x29, #-120]
  4625a8:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  4625ac:	add	x1, x1, #0x1d6
  4625b0:	bl	4196e0 <BIO_printf@plt>
  4625b4:	b	462f28 <ASN1_generate_nconf@plt+0x44628>
  4625b8:	ldur	w8, [x29, #-60]
  4625bc:	cbz	w8, 4625d4 <ASN1_generate_nconf@plt+0x43cd4>
  4625c0:	ldr	x8, [sp, #224]
  4625c4:	ldr	x0, [x8]
  4625c8:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  4625cc:	add	x1, x1, #0x1f7
  4625d0:	bl	4196e0 <BIO_printf@plt>
  4625d4:	mov	x8, xzr
  4625d8:	stur	x8, [x29, #-144]
  4625dc:	ldur	w8, [x29, #-60]
  4625e0:	cmp	w8, #0x1
  4625e4:	b.le	4625fc <ASN1_generate_nconf@plt+0x43cfc>
  4625e8:	ldr	x8, [sp, #224]
  4625ec:	ldr	x0, [x8]
  4625f0:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  4625f4:	add	x1, x1, #0x219
  4625f8:	bl	4196e0 <BIO_printf@plt>
  4625fc:	ldur	w8, [x29, #-72]
  462600:	mov	w9, #0x1                   	// #1
  462604:	cmp	w8, #0x9
  462608:	str	w9, [sp, #204]
  46260c:	b.eq	462620 <ASN1_generate_nconf@plt+0x43d20>  // b.none
  462610:	ldur	x8, [x29, #-80]
  462614:	cmp	x8, #0x0
  462618:	cset	w9, ne  // ne = any
  46261c:	str	w9, [sp, #204]
  462620:	ldr	w8, [sp, #204]
  462624:	tbnz	w8, #0, 46262c <ASN1_generate_nconf@plt+0x43d2c>
  462628:	b	462ddc <ASN1_generate_nconf@plt+0x444dc>
  46262c:	mov	w8, #0xffffffff            	// #-1
  462630:	stur	w8, [x29, #-184]
  462634:	ldur	x9, [x29, #-80]
  462638:	cbz	x9, 462660 <ASN1_generate_nconf@plt+0x43d60>
  46263c:	ldur	w8, [x29, #-60]
  462640:	cmp	w8, #0x1
  462644:	b.le	462660 <ASN1_generate_nconf@plt+0x43d60>
  462648:	ldr	x8, [sp, #224]
  46264c:	ldr	x0, [x8]
  462650:	ldur	x2, [x29, #-80]
  462654:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  462658:	add	x1, x1, #0x233
  46265c:	bl	4196e0 <BIO_printf@plt>
  462660:	ldur	x0, [x29, #-32]
  462664:	ldur	x1, [x29, #-80]
  462668:	mov	w2, #0x55                  	// #85
  46266c:	bl	463190 <ASN1_generate_nconf@plt+0x44890>
  462670:	stur	w0, [x29, #-184]
  462674:	cmp	w0, #0x0
  462678:	cset	w8, lt  // lt = tstop
  46267c:	tbnz	w8, #0, 4626cc <ASN1_generate_nconf@plt+0x43dcc>
  462680:	ldur	x0, [x29, #-32]
  462684:	ldur	w1, [x29, #-184]
  462688:	ldur	w8, [x29, #-60]
  46268c:	cmp	w8, #0x0
  462690:	cset	w8, gt
  462694:	mov	w9, #0x1                   	// #1
  462698:	str	x0, [sp, #192]
  46269c:	str	w1, [sp, #188]
  4626a0:	str	w9, [sp, #184]
  4626a4:	tbnz	w8, #0, 4626b8 <ASN1_generate_nconf@plt+0x43db8>
  4626a8:	ldur	w8, [x29, #-72]
  4626ac:	cmp	w8, #0x9
  4626b0:	cset	w8, eq  // eq = none
  4626b4:	str	w8, [sp, #184]
  4626b8:	ldr	w8, [sp, #184]
  4626bc:	and	w2, w8, #0x1
  4626c0:	ldr	x0, [sp, #192]
  4626c4:	ldr	w1, [sp, #188]
  4626c8:	bl	4632ec <ASN1_generate_nconf@plt+0x449ec>
  4626cc:	ldur	w8, [x29, #-72]
  4626d0:	cmp	w8, #0x9
  4626d4:	b.ne	462778 <ASN1_generate_nconf@plt+0x43e78>  // b.any
  4626d8:	ldur	x8, [x29, #-80]
  4626dc:	cbnz	x8, 462740 <ASN1_generate_nconf@plt+0x43e40>
  4626e0:	ldr	x8, [sp, #224]
  4626e4:	ldr	x0, [x8]
  4626e8:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  4626ec:	add	x1, x1, #0x249
  4626f0:	bl	4196e0 <BIO_printf@plt>
  4626f4:	stur	wzr, [x29, #-64]
  4626f8:	ldur	w8, [x29, #-64]
  4626fc:	ldur	x9, [x29, #-32]
  462700:	ldr	x9, [x9, #8]
  462704:	ldr	x0, [x9, #8]
  462708:	str	w8, [sp, #180]
  46270c:	bl	463034 <ASN1_generate_nconf@plt+0x44734>
  462710:	ldr	w8, [sp, #180]
  462714:	cmp	w8, w0
  462718:	b.ge	46273c <ASN1_generate_nconf@plt+0x43e3c>  // b.tcont
  46271c:	ldur	x0, [x29, #-32]
  462720:	ldur	w1, [x29, #-64]
  462724:	mov	w2, #0x1                   	// #1
  462728:	bl	4632ec <ASN1_generate_nconf@plt+0x449ec>
  46272c:	ldur	w8, [x29, #-64]
  462730:	add	w8, w8, #0x1
  462734:	stur	w8, [x29, #-64]
  462738:	b	4626f8 <ASN1_generate_nconf@plt+0x43df8>
  46273c:	b	462774 <ASN1_generate_nconf@plt+0x43e74>
  462740:	ldur	w8, [x29, #-184]
  462744:	cmp	w8, #0x0
  462748:	cset	w8, ge  // ge = tcont
  46274c:	tbnz	w8, #0, 462774 <ASN1_generate_nconf@plt+0x43e74>
  462750:	ldr	x8, [sp, #224]
  462754:	ldr	x0, [x8]
  462758:	ldur	x2, [x29, #-80]
  46275c:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  462760:	add	x1, x1, #0x259
  462764:	bl	4196e0 <BIO_printf@plt>
  462768:	ldur	w9, [x29, #-56]
  46276c:	add	w9, w9, #0x1
  462770:	stur	w9, [x29, #-56]
  462774:	b	462db8 <ASN1_generate_nconf@plt+0x444b8>
  462778:	ldur	w8, [x29, #-72]
  46277c:	cmp	w8, #0x6
  462780:	b.ne	4629e4 <ASN1_generate_nconf@plt+0x440e4>  // b.any
  462784:	ldur	w8, [x29, #-184]
  462788:	cmp	w8, #0x0
  46278c:	cset	w8, lt  // lt = tstop
  462790:	tbnz	w8, #0, 4627e0 <ASN1_generate_nconf@plt+0x43ee0>
  462794:	ldur	x8, [x29, #-32]
  462798:	ldr	x8, [x8, #8]
  46279c:	ldr	x0, [x8, #8]
  4627a0:	ldur	w1, [x29, #-184]
  4627a4:	bl	463058 <ASN1_generate_nconf@plt+0x44758>
  4627a8:	stur	x0, [x29, #-192]
  4627ac:	ldr	x8, [sp, #224]
  4627b0:	ldr	x0, [x8]
  4627b4:	ldur	x2, [x29, #-80]
  4627b8:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  4627bc:	add	x1, x1, #0x27f
  4627c0:	bl	4196e0 <BIO_printf@plt>
  4627c4:	ldur	x8, [x29, #-192]
  4627c8:	ldr	x8, [x8]
  4627cc:	mov	w9, #0x56                  	// #86
  4627d0:	strb	w9, [x8]
  4627d4:	mov	w9, #0x1                   	// #1
  4627d8:	stur	w9, [x29, #-68]
  4627dc:	b	4629e0 <ASN1_generate_nconf@plt+0x440e0>
  4627e0:	sub	x8, x29, #0xf0
  4627e4:	mov	x9, xzr
  4627e8:	str	x9, [x8, #8]
  4627ec:	str	x9, [x8, #16]
  4627f0:	str	x9, [x8, #40]
  4627f4:	ldur	x0, [x29, #-80]
  4627f8:	add	x1, x8, #0x8
  4627fc:	add	x2, x8, #0x10
  462800:	ldur	x8, [x29, #-144]
  462804:	str	x0, [sp, #168]
  462808:	str	x1, [sp, #160]
  46280c:	str	x2, [sp, #152]
  462810:	cbz	x8, 462824 <ASN1_generate_nconf@plt+0x43f24>
  462814:	ldur	x8, [x29, #-144]
  462818:	ldr	x8, [x8, #16]
  46281c:	str	x8, [sp, #144]
  462820:	b	46282c <ASN1_generate_nconf@plt+0x43f2c>
  462824:	ldur	x8, [x29, #-120]
  462828:	str	x8, [sp, #144]
  46282c:	ldr	x8, [sp, #144]
  462830:	ldur	x9, [x29, #-144]
  462834:	str	x8, [sp, #136]
  462838:	cbz	x9, 46284c <ASN1_generate_nconf@plt+0x43f4c>
  46283c:	ldur	x8, [x29, #-144]
  462840:	ldr	x8, [x8, #8]
  462844:	str	x8, [sp, #128]
  462848:	b	462854 <ASN1_generate_nconf@plt+0x43f54>
  46284c:	mov	x8, xzr
  462850:	str	x8, [sp, #128]
  462854:	ldr	x8, [sp, #128]
  462858:	ldur	x5, [x29, #-112]
  46285c:	ldur	w6, [x29, #-60]
  462860:	ldr	x0, [sp, #168]
  462864:	ldr	x1, [sp, #160]
  462868:	ldr	x2, [sp, #152]
  46286c:	ldr	x3, [sp, #136]
  462870:	mov	x4, x8
  462874:	bl	4633a4 <ASN1_generate_nconf@plt+0x44aa4>
  462878:	stur	x0, [x29, #-248]
  46287c:	cbnz	x0, 4628a8 <ASN1_generate_nconf@plt+0x43fa8>
  462880:	ldr	x8, [sp, #224]
  462884:	ldr	x0, [x8]
  462888:	ldur	x2, [x29, #-80]
  46288c:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  462890:	add	x1, x1, #0x297
  462894:	bl	4196e0 <BIO_printf@plt>
  462898:	ldur	w9, [x29, #-56]
  46289c:	add	w9, w9, #0x1
  4628a0:	stur	w9, [x29, #-56]
  4628a4:	b	462f28 <ASN1_generate_nconf@plt+0x44628>
  4628a8:	ldur	x0, [x29, #-80]
  4628ac:	ldr	x1, [sp, #216]
  4628b0:	mov	w2, #0x1be                 	// #446
  4628b4:	bl	41af30 <CRYPTO_strdup@plt>
  4628b8:	sub	x8, x29, #0xf0
  4628bc:	str	x0, [x8, #24]
  4628c0:	adrp	x0, 493000 <ASN1_generate_nconf@plt+0x74700>
  4628c4:	add	x0, x0, #0xc9d
  4628c8:	ldr	x1, [sp, #216]
  4628cc:	mov	w2, #0x1bf                 	// #447
  4628d0:	str	x8, [sp, #120]
  4628d4:	bl	41af30 <CRYPTO_strdup@plt>
  4628d8:	stur	x0, [x29, #-240]
  4628dc:	ldur	x0, [x29, #-248]
  4628e0:	ldr	x1, [sp, #216]
  4628e4:	mov	w2, #0x1c0                 	// #448
  4628e8:	bl	41af30 <CRYPTO_strdup@plt>
  4628ec:	ldr	x8, [sp, #120]
  4628f0:	str	x0, [x8, #32]
  4628f4:	ldr	x9, [x8, #24]
  4628f8:	cbz	x9, 46295c <ASN1_generate_nconf@plt+0x4405c>
  4628fc:	sub	x8, x29, #0xf0
  462900:	ldr	x8, [x8, #32]
  462904:	cbz	x8, 46295c <ASN1_generate_nconf@plt+0x4405c>
  462908:	ldur	x8, [x29, #-240]
  46290c:	cbz	x8, 46295c <ASN1_generate_nconf@plt+0x4405c>
  462910:	sub	x8, x29, #0xf0
  462914:	ldr	x8, [x8, #8]
  462918:	cbz	x8, 46295c <ASN1_generate_nconf@plt+0x4405c>
  46291c:	sub	x8, x29, #0xf0
  462920:	ldr	x8, [x8, #16]
  462924:	cbz	x8, 46295c <ASN1_generate_nconf@plt+0x4405c>
  462928:	ldur	x8, [x29, #-128]
  46292c:	cbz	x8, 46294c <ASN1_generate_nconf@plt+0x4404c>
  462930:	ldur	x0, [x29, #-128]
  462934:	ldr	x1, [sp, #216]
  462938:	mov	w2, #0x1c8                 	// #456
  46293c:	bl	41af30 <CRYPTO_strdup@plt>
  462940:	sub	x8, x29, #0xf0
  462944:	str	x0, [x8, #40]
  462948:	cbz	x0, 46295c <ASN1_generate_nconf@plt+0x4405c>
  46294c:	ldur	x0, [x29, #-32]
  462950:	sub	x1, x29, #0xf0
  462954:	bl	46351c <ASN1_generate_nconf@plt+0x44c1c>
  462958:	cbnz	w0, 4629d8 <ASN1_generate_nconf@plt+0x440d8>
  46295c:	sub	x8, x29, #0xf0
  462960:	ldr	x0, [x8, #24]
  462964:	ldr	x1, [sp, #216]
  462968:	mov	w2, #0x1ca                 	// #458
  46296c:	str	x8, [sp, #112]
  462970:	bl	41b180 <CRYPTO_free@plt>
  462974:	ldr	x8, [sp, #112]
  462978:	ldr	x0, [x8, #32]
  46297c:	ldr	x1, [sp, #216]
  462980:	mov	w2, #0x1cb                 	// #459
  462984:	bl	41b180 <CRYPTO_free@plt>
  462988:	ldr	x8, [sp, #112]
  46298c:	ldr	x0, [x8, #40]
  462990:	ldr	x1, [sp, #216]
  462994:	mov	w2, #0x1cc                 	// #460
  462998:	bl	41b180 <CRYPTO_free@plt>
  46299c:	ldur	x0, [x29, #-240]
  4629a0:	ldr	x1, [sp, #216]
  4629a4:	mov	w2, #0x1cd                 	// #461
  4629a8:	bl	41b180 <CRYPTO_free@plt>
  4629ac:	ldr	x8, [sp, #112]
  4629b0:	ldr	x0, [x8, #8]
  4629b4:	ldr	x1, [sp, #216]
  4629b8:	mov	w2, #0x1ce                 	// #462
  4629bc:	bl	41b180 <CRYPTO_free@plt>
  4629c0:	ldr	x8, [sp, #112]
  4629c4:	ldr	x0, [x8, #16]
  4629c8:	ldr	x1, [sp, #216]
  4629cc:	mov	w2, #0x1cf                 	// #463
  4629d0:	bl	41b180 <CRYPTO_free@plt>
  4629d4:	b	462f28 <ASN1_generate_nconf@plt+0x44628>
  4629d8:	mov	w8, #0x1                   	// #1
  4629dc:	stur	w8, [x29, #-68]
  4629e0:	b	462db8 <ASN1_generate_nconf@plt+0x444b8>
  4629e4:	ldur	w8, [x29, #-72]
  4629e8:	cmp	w8, #0x8
  4629ec:	b.ne	462d2c <ASN1_generate_nconf@plt+0x4442c>  // b.any
  4629f0:	ldur	w8, [x29, #-184]
  4629f4:	cmp	w8, #0x0
  4629f8:	cset	w8, ge  // ge = tcont
  4629fc:	tbnz	w8, #0, 462a28 <ASN1_generate_nconf@plt+0x44128>
  462a00:	ldr	x8, [sp, #224]
  462a04:	ldr	x0, [x8]
  462a08:	ldur	x2, [x29, #-80]
  462a0c:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  462a10:	add	x1, x1, #0x2e3
  462a14:	bl	4196e0 <BIO_printf@plt>
  462a18:	ldur	w9, [x29, #-56]
  462a1c:	add	w9, w9, #0x1
  462a20:	stur	w9, [x29, #-56]
  462a24:	b	462d28 <ASN1_generate_nconf@plt+0x44428>
  462a28:	ldur	x8, [x29, #-32]
  462a2c:	ldr	x8, [x8, #8]
  462a30:	ldr	x0, [x8, #8]
  462a34:	ldur	w1, [x29, #-184]
  462a38:	bl	463058 <ASN1_generate_nconf@plt+0x44758>
  462a3c:	stur	x0, [x29, #-256]
  462a40:	ldur	x8, [x29, #-256]
  462a44:	ldr	x8, [x8]
  462a48:	ldrb	w9, [x8]
  462a4c:	strb	w9, [sp, #271]
  462a50:	ldrb	w9, [sp, #271]
  462a54:	cmp	w9, #0x76
  462a58:	b.ne	462a84 <ASN1_generate_nconf@plt+0x44184>  // b.any
  462a5c:	ldr	x8, [sp, #224]
  462a60:	ldr	x0, [x8]
  462a64:	ldur	x2, [x29, #-80]
  462a68:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  462a6c:	add	x1, x1, #0x311
  462a70:	bl	4196e0 <BIO_printf@plt>
  462a74:	ldur	w9, [x29, #-56]
  462a78:	add	w9, w9, #0x1
  462a7c:	stur	w9, [x29, #-56]
  462a80:	b	462d28 <ASN1_generate_nconf@plt+0x44428>
  462a84:	ldur	x8, [x29, #-256]
  462a88:	ldr	x8, [x8]
  462a8c:	ldrb	w9, [x8]
  462a90:	cmp	w9, #0x56
  462a94:	b.ne	462bb8 <ASN1_generate_nconf@plt+0x442b8>  // b.any
  462a98:	mov	x8, xzr
  462a9c:	str	x8, [sp, #240]
  462aa0:	ldur	w9, [x29, #-60]
  462aa4:	cbz	w9, 462ac0 <ASN1_generate_nconf@plt+0x441c0>
  462aa8:	ldr	x8, [sp, #224]
  462aac:	ldr	x0, [x8]
  462ab0:	ldur	x2, [x29, #-80]
  462ab4:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  462ab8:	add	x1, x1, #0x340
  462abc:	bl	4196e0 <BIO_printf@plt>
  462ac0:	ldur	x0, [x29, #-32]
  462ac4:	ldur	x8, [x29, #-256]
  462ac8:	ldr	x1, [x8, #32]
  462acc:	mov	w2, #0x49                  	// #73
  462ad0:	bl	463190 <ASN1_generate_nconf@plt+0x44890>
  462ad4:	str	w0, [sp, #252]
  462ad8:	cmp	w0, #0x0
  462adc:	cset	w9, lt  // lt = tstop
  462ae0:	tbnz	w9, #0, 462afc <ASN1_generate_nconf@plt+0x441fc>
  462ae4:	ldur	x8, [x29, #-32]
  462ae8:	ldr	x8, [x8, #8]
  462aec:	ldr	x0, [x8, #8]
  462af0:	ldur	w1, [x29, #-184]
  462af4:	bl	463058 <ASN1_generate_nconf@plt+0x44758>
  462af8:	str	x0, [sp, #240]
  462afc:	ldur	x0, [x29, #-80]
  462b00:	ldur	x8, [x29, #-256]
  462b04:	ldr	x1, [x8, #8]
  462b08:	ldur	x8, [x29, #-256]
  462b0c:	ldr	x2, [x8, #16]
  462b10:	ldr	x8, [sp, #240]
  462b14:	str	x0, [sp, #104]
  462b18:	str	x1, [sp, #96]
  462b1c:	str	x2, [sp, #88]
  462b20:	cbz	x8, 462b34 <ASN1_generate_nconf@plt+0x44234>
  462b24:	ldr	x8, [sp, #240]
  462b28:	ldr	x8, [x8, #16]
  462b2c:	str	x8, [sp, #80]
  462b30:	b	462b40 <ASN1_generate_nconf@plt+0x44240>
  462b34:	ldur	x8, [x29, #-256]
  462b38:	ldr	x8, [x8, #32]
  462b3c:	str	x8, [sp, #80]
  462b40:	ldr	x8, [sp, #80]
  462b44:	ldr	x9, [sp, #240]
  462b48:	str	x8, [sp, #72]
  462b4c:	cbz	x9, 462b60 <ASN1_generate_nconf@plt+0x44260>
  462b50:	ldr	x8, [sp, #240]
  462b54:	ldr	x8, [x8, #8]
  462b58:	str	x8, [sp, #64]
  462b5c:	b	462b68 <ASN1_generate_nconf@plt+0x44268>
  462b60:	mov	x8, xzr
  462b64:	str	x8, [sp, #64]
  462b68:	ldr	x8, [sp, #64]
  462b6c:	ldur	x5, [x29, #-104]
  462b70:	ldur	w6, [x29, #-60]
  462b74:	ldr	x0, [sp, #104]
  462b78:	ldr	x1, [sp, #96]
  462b7c:	ldr	x2, [sp, #88]
  462b80:	ldr	x3, [sp, #72]
  462b84:	mov	x4, x8
  462b88:	bl	463630 <ASN1_generate_nconf@plt+0x44d30>
  462b8c:	cbnz	x0, 462bb8 <ASN1_generate_nconf@plt+0x442b8>
  462b90:	ldr	x8, [sp, #224]
  462b94:	ldr	x0, [x8]
  462b98:	ldur	x2, [x29, #-80]
  462b9c:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  462ba0:	add	x1, x1, #0x362
  462ba4:	bl	4196e0 <BIO_printf@plt>
  462ba8:	ldur	w9, [x29, #-56]
  462bac:	add	w9, w9, #0x1
  462bb0:	stur	w9, [x29, #-56]
  462bb4:	b	462f28 <ASN1_generate_nconf@plt+0x44628>
  462bb8:	ldur	w8, [x29, #-60]
  462bbc:	cbz	w8, 462bd8 <ASN1_generate_nconf@plt+0x442d8>
  462bc0:	ldr	x8, [sp, #224]
  462bc4:	ldr	x0, [x8]
  462bc8:	ldur	x2, [x29, #-80]
  462bcc:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  462bd0:	add	x1, x1, #0x398
  462bd4:	bl	4196e0 <BIO_printf@plt>
  462bd8:	ldur	x0, [x29, #-80]
  462bdc:	ldur	x8, [x29, #-256]
  462be0:	add	x1, x8, #0x8
  462be4:	ldur	x8, [x29, #-256]
  462be8:	add	x2, x8, #0x10
  462bec:	ldur	x8, [x29, #-144]
  462bf0:	str	x0, [sp, #56]
  462bf4:	str	x1, [sp, #48]
  462bf8:	str	x2, [sp, #40]
  462bfc:	cbz	x8, 462c10 <ASN1_generate_nconf@plt+0x44310>
  462c00:	ldur	x8, [x29, #-144]
  462c04:	ldr	x8, [x8, #16]
  462c08:	str	x8, [sp, #32]
  462c0c:	b	462c18 <ASN1_generate_nconf@plt+0x44318>
  462c10:	mov	x8, xzr
  462c14:	str	x8, [sp, #32]
  462c18:	ldr	x8, [sp, #32]
  462c1c:	ldur	x9, [x29, #-144]
  462c20:	str	x8, [sp, #24]
  462c24:	cbz	x9, 462c38 <ASN1_generate_nconf@plt+0x44338>
  462c28:	ldur	x8, [x29, #-144]
  462c2c:	ldr	x8, [x8, #8]
  462c30:	str	x8, [sp, #16]
  462c34:	b	462c40 <ASN1_generate_nconf@plt+0x44340>
  462c38:	mov	x8, xzr
  462c3c:	str	x8, [sp, #16]
  462c40:	ldr	x8, [sp, #16]
  462c44:	ldur	x5, [x29, #-112]
  462c48:	ldur	w6, [x29, #-60]
  462c4c:	ldr	x0, [sp, #56]
  462c50:	ldr	x1, [sp, #48]
  462c54:	ldr	x2, [sp, #40]
  462c58:	ldr	x3, [sp, #24]
  462c5c:	mov	x4, x8
  462c60:	bl	4633a4 <ASN1_generate_nconf@plt+0x44aa4>
  462c64:	str	x0, [sp, #256]
  462c68:	cbnz	x0, 462c94 <ASN1_generate_nconf@plt+0x44394>
  462c6c:	ldr	x8, [sp, #224]
  462c70:	ldr	x0, [x8]
  462c74:	ldur	x2, [x29, #-80]
  462c78:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  462c7c:	add	x1, x1, #0x3b4
  462c80:	bl	4196e0 <BIO_printf@plt>
  462c84:	ldur	w9, [x29, #-56]
  462c88:	add	w9, w9, #0x1
  462c8c:	stur	w9, [x29, #-56]
  462c90:	b	462f28 <ASN1_generate_nconf@plt+0x44628>
  462c94:	ldur	x8, [x29, #-256]
  462c98:	ldr	x8, [x8]
  462c9c:	mov	w9, #0x76                  	// #118
  462ca0:	strb	w9, [x8]
  462ca4:	ldr	x0, [sp, #256]
  462ca8:	ldr	x1, [sp, #216]
  462cac:	mov	w2, #0x213                 	// #531
  462cb0:	bl	41af30 <CRYPTO_strdup@plt>
  462cb4:	ldur	x8, [x29, #-256]
  462cb8:	str	x0, [x8, #32]
  462cbc:	ldur	x8, [x29, #-256]
  462cc0:	ldr	x8, [x8, #24]
  462cc4:	cbz	x8, 462d1c <ASN1_generate_nconf@plt+0x4441c>
  462cc8:	ldur	x8, [x29, #-256]
  462ccc:	ldr	x8, [x8, #32]
  462cd0:	cbz	x8, 462d1c <ASN1_generate_nconf@plt+0x4441c>
  462cd4:	ldur	x8, [x29, #-256]
  462cd8:	ldr	x8, [x8]
  462cdc:	cbz	x8, 462d1c <ASN1_generate_nconf@plt+0x4441c>
  462ce0:	ldur	x8, [x29, #-256]
  462ce4:	ldr	x8, [x8, #8]
  462ce8:	cbz	x8, 462d1c <ASN1_generate_nconf@plt+0x4441c>
  462cec:	ldur	x8, [x29, #-256]
  462cf0:	ldr	x8, [x8, #16]
  462cf4:	cbz	x8, 462d1c <ASN1_generate_nconf@plt+0x4441c>
  462cf8:	ldur	x8, [x29, #-128]
  462cfc:	cbz	x8, 462d20 <ASN1_generate_nconf@plt+0x44420>
  462d00:	ldur	x0, [x29, #-128]
  462d04:	ldr	x1, [sp, #216]
  462d08:	mov	w2, #0x21b                 	// #539
  462d0c:	bl	41af30 <CRYPTO_strdup@plt>
  462d10:	ldur	x8, [x29, #-256]
  462d14:	str	x0, [x8, #40]
  462d18:	cbnz	x0, 462d20 <ASN1_generate_nconf@plt+0x44420>
  462d1c:	b	462f28 <ASN1_generate_nconf@plt+0x44628>
  462d20:	mov	w8, #0x1                   	// #1
  462d24:	stur	w8, [x29, #-68]
  462d28:	b	462db8 <ASN1_generate_nconf@plt+0x444b8>
  462d2c:	ldur	w8, [x29, #-72]
  462d30:	cmp	w8, #0x7
  462d34:	b.ne	462db8 <ASN1_generate_nconf@plt+0x444b8>  // b.any
  462d38:	ldur	w8, [x29, #-184]
  462d3c:	cmp	w8, #0x0
  462d40:	cset	w8, ge  // ge = tcont
  462d44:	tbnz	w8, #0, 462d70 <ASN1_generate_nconf@plt+0x44470>
  462d48:	ldr	x8, [sp, #224]
  462d4c:	ldr	x0, [x8]
  462d50:	ldur	x2, [x29, #-80]
  462d54:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  462d58:	add	x1, x1, #0x3f4
  462d5c:	bl	4196e0 <BIO_printf@plt>
  462d60:	ldur	w9, [x29, #-56]
  462d64:	add	w9, w9, #0x1
  462d68:	stur	w9, [x29, #-56]
  462d6c:	b	462db8 <ASN1_generate_nconf@plt+0x444b8>
  462d70:	ldur	x8, [x29, #-32]
  462d74:	ldr	x8, [x8, #8]
  462d78:	ldr	x0, [x8, #8]
  462d7c:	ldur	w1, [x29, #-184]
  462d80:	bl	463058 <ASN1_generate_nconf@plt+0x44758>
  462d84:	str	x0, [sp, #232]
  462d88:	ldr	x8, [sp, #224]
  462d8c:	ldr	x0, [x8]
  462d90:	ldur	x2, [x29, #-80]
  462d94:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  462d98:	add	x1, x1, #0x424
  462d9c:	bl	4196e0 <BIO_printf@plt>
  462da0:	ldr	x8, [sp, #232]
  462da4:	ldr	x8, [x8]
  462da8:	mov	w9, #0x52                  	// #82
  462dac:	strb	w9, [x8]
  462db0:	mov	w9, #0x1                   	// #1
  462db4:	stur	w9, [x29, #-68]
  462db8:	ldur	x8, [x29, #-16]
  462dbc:	add	x9, x8, #0x8
  462dc0:	stur	x9, [x29, #-16]
  462dc4:	ldr	x8, [x8]
  462dc8:	stur	x8, [x29, #-80]
  462dcc:	ldur	x8, [x29, #-80]
  462dd0:	cbnz	x8, 462dd8 <ASN1_generate_nconf@plt+0x444d8>
  462dd4:	b	462ddc <ASN1_generate_nconf@plt+0x444dc>
  462dd8:	b	4625fc <ASN1_generate_nconf@plt+0x43cfc>
  462ddc:	ldur	w8, [x29, #-60]
  462de0:	cbz	w8, 462df8 <ASN1_generate_nconf@plt+0x444f8>
  462de4:	ldr	x8, [sp, #224]
  462de8:	ldr	x0, [x8]
  462dec:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  462df0:	add	x1, x1, #0x43a
  462df4:	bl	4196e0 <BIO_printf@plt>
  462df8:	ldur	w8, [x29, #-68]
  462dfc:	cbz	w8, 462f14 <ASN1_generate_nconf@plt+0x44614>
  462e00:	stur	wzr, [x29, #-64]
  462e04:	ldur	w8, [x29, #-64]
  462e08:	ldur	x9, [x29, #-32]
  462e0c:	ldr	x9, [x9, #8]
  462e10:	ldr	x0, [x9, #8]
  462e14:	str	w8, [sp, #12]
  462e18:	bl	463034 <ASN1_generate_nconf@plt+0x44734>
  462e1c:	ldr	w8, [sp, #12]
  462e20:	cmp	w8, w0
  462e24:	b.ge	462e84 <ASN1_generate_nconf@plt+0x44584>  // b.tcont
  462e28:	ldur	x8, [x29, #-32]
  462e2c:	ldr	x8, [x8, #8]
  462e30:	ldr	x0, [x8, #8]
  462e34:	ldur	w1, [x29, #-64]
  462e38:	bl	463058 <ASN1_generate_nconf@plt+0x44758>
  462e3c:	stur	x0, [x29, #-168]
  462e40:	ldur	x8, [x29, #-168]
  462e44:	ldr	x8, [x8]
  462e48:	ldrb	w9, [x8]
  462e4c:	cmp	w9, #0x76
  462e50:	b.ne	462e74 <ASN1_generate_nconf@plt+0x44574>  // b.any
  462e54:	ldur	x8, [x29, #-168]
  462e58:	ldr	x8, [x8]
  462e5c:	mov	w9, #0x56                  	// #86
  462e60:	strb	w9, [x8]
  462e64:	ldur	x0, [x29, #-32]
  462e68:	ldur	w1, [x29, #-64]
  462e6c:	ldur	w2, [x29, #-60]
  462e70:	bl	4632ec <ASN1_generate_nconf@plt+0x449ec>
  462e74:	ldur	w8, [x29, #-64]
  462e78:	add	w8, w8, #0x1
  462e7c:	stur	w8, [x29, #-64]
  462e80:	b	462e04 <ASN1_generate_nconf@plt+0x44504>
  462e84:	ldur	w8, [x29, #-60]
  462e88:	cbz	w8, 462ea0 <ASN1_generate_nconf@plt+0x445a0>
  462e8c:	ldr	x8, [sp, #224]
  462e90:	ldr	x0, [x8]
  462e94:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  462e98:	add	x1, x1, #0x451
  462e9c:	bl	4196e0 <BIO_printf@plt>
  462ea0:	ldur	x0, [x29, #-160]
  462ea4:	ldur	x2, [x29, #-32]
  462ea8:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  462eac:	add	x1, x1, #0x623
  462eb0:	bl	46e218 <ASN1_generate_nconf@plt+0x4f918>
  462eb4:	cbnz	w0, 462ebc <ASN1_generate_nconf@plt+0x445bc>
  462eb8:	b	462f28 <ASN1_generate_nconf@plt+0x44628>
  462ebc:	ldur	w8, [x29, #-60]
  462ec0:	cbz	w8, 462ed8 <ASN1_generate_nconf@plt+0x445d8>
  462ec4:	ldr	x8, [sp, #224]
  462ec8:	ldr	x0, [x8]
  462ecc:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  462ed0:	add	x1, x1, #0x46d
  462ed4:	bl	4196e0 <BIO_printf@plt>
  462ed8:	ldur	x0, [x29, #-160]
  462edc:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  462ee0:	add	x1, x1, #0x623
  462ee4:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  462ee8:	add	x2, x2, #0x1b0
  462eec:	bl	46e444 <ASN1_generate_nconf@plt+0x4fb44>
  462ef0:	cbnz	w0, 462ef8 <ASN1_generate_nconf@plt+0x445f8>
  462ef4:	b	462f28 <ASN1_generate_nconf@plt+0x44628>
  462ef8:	ldur	w8, [x29, #-60]
  462efc:	cbz	w8, 462f14 <ASN1_generate_nconf@plt+0x44614>
  462f00:	ldr	x8, [sp, #224]
  462f04:	ldr	x0, [x8]
  462f08:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  462f0c:	add	x1, x1, #0x48a
  462f10:	bl	4196e0 <BIO_printf@plt>
  462f14:	ldur	w8, [x29, #-56]
  462f18:	cmp	w8, #0x0
  462f1c:	cset	w8, ne  // ne = any
  462f20:	and	w8, w8, #0x1
  462f24:	stur	w8, [x29, #-52]
  462f28:	ldur	w8, [x29, #-56]
  462f2c:	cbz	w8, 462f50 <ASN1_generate_nconf@plt+0x44650>
  462f30:	ldur	w8, [x29, #-60]
  462f34:	cbz	w8, 462f50 <ASN1_generate_nconf@plt+0x44650>
  462f38:	ldr	x8, [sp, #224]
  462f3c:	ldr	x0, [x8]
  462f40:	ldur	w2, [x29, #-56]
  462f44:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  462f48:	add	x1, x1, #0x49d
  462f4c:	bl	4196e0 <BIO_printf@plt>
  462f50:	ldur	w8, [x29, #-60]
  462f54:	cbz	w8, 462f70 <ASN1_generate_nconf@plt+0x44670>
  462f58:	ldr	x8, [sp, #224]
  462f5c:	ldr	x0, [x8]
  462f60:	ldur	w2, [x29, #-52]
  462f64:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  462f68:	add	x1, x1, #0x4ae
  462f6c:	bl	4196e0 <BIO_printf@plt>
  462f70:	ldur	x0, [x29, #-104]
  462f74:	ldr	x1, [sp, #216]
  462f78:	mov	w2, #0x25c                 	// #604
  462f7c:	bl	41b180 <CRYPTO_free@plt>
  462f80:	ldur	x0, [x29, #-112]
  462f84:	ldr	x1, [sp, #216]
  462f88:	mov	w2, #0x25d                 	// #605
  462f8c:	bl	41b180 <CRYPTO_free@plt>
  462f90:	ldur	w8, [x29, #-52]
  462f94:	cbz	w8, 462fa4 <ASN1_generate_nconf@plt+0x446a4>
  462f98:	ldr	x8, [sp, #224]
  462f9c:	ldr	x0, [x8]
  462fa0:	bl	41e780 <ERR_print_errors@plt>
  462fa4:	ldur	x0, [x29, #-40]
  462fa8:	bl	419f10 <NCONF_free@plt>
  462fac:	ldur	x0, [x29, #-32]
  462fb0:	bl	46e7bc <ASN1_generate_nconf@plt+0x4febc>
  462fb4:	ldur	x0, [x29, #-24]
  462fb8:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  462fbc:	ldur	w0, [x29, #-52]
  462fc0:	add	sp, sp, #0x210
  462fc4:	ldr	x28, [sp, #16]
  462fc8:	ldp	x29, x30, [sp], #32
  462fcc:	ret
  462fd0:	sub	sp, sp, #0x30
  462fd4:	stp	x29, x30, [sp, #32]
  462fd8:	add	x29, sp, #0x20
  462fdc:	stur	x0, [x29, #-8]
  462fe0:	str	x1, [sp, #16]
  462fe4:	str	x2, [sp, #8]
  462fe8:	ldur	x0, [x29, #-8]
  462fec:	ldr	x1, [sp, #16]
  462ff0:	ldr	x2, [sp, #8]
  462ff4:	bl	41cfe0 <NCONF_get_string@plt>
  462ff8:	str	x0, [sp]
  462ffc:	ldr	x8, [sp]
  463000:	cbnz	x8, 463024 <ASN1_generate_nconf@plt+0x44724>
  463004:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  463008:	add	x8, x8, #0xc0
  46300c:	ldr	x0, [x8]
  463010:	ldr	x2, [sp, #16]
  463014:	ldr	x3, [sp, #8]
  463018:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  46301c:	add	x1, x1, #0xb3b
  463020:	bl	4196e0 <BIO_printf@plt>
  463024:	ldr	x0, [sp]
  463028:	ldp	x29, x30, [sp, #32]
  46302c:	add	sp, sp, #0x30
  463030:	ret
  463034:	sub	sp, sp, #0x20
  463038:	stp	x29, x30, [sp, #16]
  46303c:	add	x29, sp, #0x10
  463040:	str	x0, [sp, #8]
  463044:	ldr	x0, [sp, #8]
  463048:	bl	41df60 <OPENSSL_sk_num@plt>
  46304c:	ldp	x29, x30, [sp, #16]
  463050:	add	sp, sp, #0x20
  463054:	ret
  463058:	sub	sp, sp, #0x20
  46305c:	stp	x29, x30, [sp, #16]
  463060:	add	x29, sp, #0x10
  463064:	str	x0, [sp, #8]
  463068:	str	w1, [sp, #4]
  46306c:	ldr	x0, [sp, #8]
  463070:	ldr	w1, [sp, #4]
  463074:	bl	4195d0 <OPENSSL_sk_value@plt>
  463078:	ldp	x29, x30, [sp, #16]
  46307c:	add	sp, sp, #0x20
  463080:	ret
  463084:	sub	sp, sp, #0x20
  463088:	stp	x29, x30, [sp, #16]
  46308c:	add	x29, sp, #0x10
  463090:	adrp	x3, 490000 <ASN1_generate_nconf@plt+0x71700>
  463094:	add	x3, x3, #0x4cd
  463098:	str	x0, [sp, #8]
  46309c:	str	w1, [sp, #4]
  4630a0:	str	w2, [sp]
  4630a4:	ldr	x0, [sp, #8]
  4630a8:	ldr	w1, [sp, #4]
  4630ac:	ldr	w2, [sp]
  4630b0:	bl	4630c0 <ASN1_generate_nconf@plt+0x447c0>
  4630b4:	ldp	x29, x30, [sp, #16]
  4630b8:	add	sp, sp, #0x20
  4630bc:	ret
  4630c0:	sub	sp, sp, #0x40
  4630c4:	stp	x29, x30, [sp, #48]
  4630c8:	add	x29, sp, #0x30
  4630cc:	stur	x0, [x29, #-8]
  4630d0:	stur	w1, [x29, #-12]
  4630d4:	stur	w2, [x29, #-16]
  4630d8:	str	x3, [sp, #24]
  4630dc:	ldur	w8, [x29, #-12]
  4630e0:	cmp	w8, #0x0
  4630e4:	cset	w8, lt  // lt = tstop
  4630e8:	tbnz	w8, #0, 463184 <ASN1_generate_nconf@plt+0x44884>
  4630ec:	ldur	w8, [x29, #-16]
  4630f0:	cbz	w8, 463184 <ASN1_generate_nconf@plt+0x44884>
  4630f4:	ldur	x8, [x29, #-8]
  4630f8:	ldr	x8, [x8, #8]
  4630fc:	ldr	x0, [x8, #8]
  463100:	ldur	w1, [x29, #-12]
  463104:	bl	463058 <ASN1_generate_nconf@plt+0x44758>
  463108:	str	x0, [sp, #8]
  46310c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  463110:	add	x8, x8, #0xc0
  463114:	ldr	x0, [x8]
  463118:	ldr	x2, [sp, #24]
  46311c:	ldr	x8, [sp, #8]
  463120:	ldr	x3, [x8, #24]
  463124:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  463128:	add	x1, x1, #0x4d7
  46312c:	bl	4196e0 <BIO_printf@plt>
  463130:	str	wzr, [sp, #20]
  463134:	ldr	w8, [sp, #20]
  463138:	cmp	w8, #0x6
  46313c:	b.ge	463184 <ASN1_generate_nconf@plt+0x44884>  // b.tcont
  463140:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  463144:	add	x8, x8, #0xc0
  463148:	ldr	x0, [x8]
  46314c:	ldr	w2, [sp, #20]
  463150:	ldr	x8, [sp, #8]
  463154:	ldrsw	x9, [sp, #20]
  463158:	mov	x10, #0x8                   	// #8
  46315c:	mul	x9, x10, x9
  463160:	add	x8, x8, x9
  463164:	ldr	x3, [x8]
  463168:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  46316c:	add	x1, x1, #0x4e0
  463170:	bl	4196e0 <BIO_printf@plt>
  463174:	ldr	w8, [sp, #20]
  463178:	add	w8, w8, #0x1
  46317c:	str	w8, [sp, #20]
  463180:	b	463134 <ASN1_generate_nconf@plt+0x44834>
  463184:	ldp	x29, x30, [sp, #48]
  463188:	add	sp, sp, #0x40
  46318c:	ret
  463190:	sub	sp, sp, #0x50
  463194:	stp	x29, x30, [sp, #64]
  463198:	add	x29, sp, #0x40
  46319c:	stur	x0, [x29, #-16]
  4631a0:	stur	x1, [x29, #-24]
  4631a4:	sturb	w2, [x29, #-25]
  4631a8:	ldur	x8, [x29, #-24]
  4631ac:	cbnz	x8, 4631bc <ASN1_generate_nconf@plt+0x448bc>
  4631b0:	mov	w8, #0xffffffff            	// #-1
  4631b4:	stur	w8, [x29, #-4]
  4631b8:	b	4632dc <ASN1_generate_nconf@plt+0x449dc>
  4631bc:	ldurb	w8, [x29, #-25]
  4631c0:	cmp	w8, #0x49
  4631c4:	b.ne	463250 <ASN1_generate_nconf@plt+0x44950>  // b.any
  4631c8:	str	wzr, [sp, #20]
  4631cc:	ldr	w8, [sp, #20]
  4631d0:	ldur	x9, [x29, #-16]
  4631d4:	ldr	x9, [x9, #8]
  4631d8:	ldr	x0, [x9, #8]
  4631dc:	str	w8, [sp, #16]
  4631e0:	bl	463034 <ASN1_generate_nconf@plt+0x44734>
  4631e4:	ldr	w8, [sp, #16]
  4631e8:	cmp	w8, w0
  4631ec:	b.ge	46324c <ASN1_generate_nconf@plt+0x4494c>  // b.tcont
  4631f0:	ldur	x8, [x29, #-16]
  4631f4:	ldr	x8, [x8, #8]
  4631f8:	ldr	x0, [x8, #8]
  4631fc:	ldr	w1, [sp, #20]
  463200:	bl	463058 <ASN1_generate_nconf@plt+0x44758>
  463204:	str	x0, [sp, #24]
  463208:	ldr	x8, [sp, #24]
  46320c:	ldr	x8, [x8]
  463210:	ldrb	w9, [x8]
  463214:	cmp	w9, #0x49
  463218:	b.ne	46323c <ASN1_generate_nconf@plt+0x4493c>  // b.any
  46321c:	ldur	x0, [x29, #-24]
  463220:	ldr	x8, [sp, #24]
  463224:	ldr	x1, [x8, #24]
  463228:	bl	41d200 <strcmp@plt>
  46322c:	cbnz	w0, 46323c <ASN1_generate_nconf@plt+0x4493c>
  463230:	ldr	w8, [sp, #20]
  463234:	stur	w8, [x29, #-4]
  463238:	b	4632dc <ASN1_generate_nconf@plt+0x449dc>
  46323c:	ldr	w8, [sp, #20]
  463240:	add	w8, w8, #0x1
  463244:	str	w8, [sp, #20]
  463248:	b	4631cc <ASN1_generate_nconf@plt+0x448cc>
  46324c:	b	4632d4 <ASN1_generate_nconf@plt+0x449d4>
  463250:	str	wzr, [sp, #20]
  463254:	ldr	w8, [sp, #20]
  463258:	ldur	x9, [x29, #-16]
  46325c:	ldr	x9, [x9, #8]
  463260:	ldr	x0, [x9, #8]
  463264:	str	w8, [sp, #12]
  463268:	bl	463034 <ASN1_generate_nconf@plt+0x44734>
  46326c:	ldr	w8, [sp, #12]
  463270:	cmp	w8, w0
  463274:	b.ge	4632d4 <ASN1_generate_nconf@plt+0x449d4>  // b.tcont
  463278:	ldur	x8, [x29, #-16]
  46327c:	ldr	x8, [x8, #8]
  463280:	ldr	x0, [x8, #8]
  463284:	ldr	w1, [sp, #20]
  463288:	bl	463058 <ASN1_generate_nconf@plt+0x44758>
  46328c:	str	x0, [sp, #24]
  463290:	ldr	x8, [sp, #24]
  463294:	ldr	x8, [x8]
  463298:	ldrb	w9, [x8]
  46329c:	cmp	w9, #0x49
  4632a0:	b.eq	4632c4 <ASN1_generate_nconf@plt+0x449c4>  // b.none
  4632a4:	ldur	x0, [x29, #-24]
  4632a8:	ldr	x8, [sp, #24]
  4632ac:	ldr	x1, [x8, #24]
  4632b0:	bl	41d200 <strcmp@plt>
  4632b4:	cbnz	w0, 4632c4 <ASN1_generate_nconf@plt+0x449c4>
  4632b8:	ldr	w8, [sp, #20]
  4632bc:	stur	w8, [x29, #-4]
  4632c0:	b	4632dc <ASN1_generate_nconf@plt+0x449dc>
  4632c4:	ldr	w8, [sp, #20]
  4632c8:	add	w8, w8, #0x1
  4632cc:	str	w8, [sp, #20]
  4632d0:	b	463254 <ASN1_generate_nconf@plt+0x44954>
  4632d4:	mov	w8, #0xffffffff            	// #-1
  4632d8:	stur	w8, [x29, #-4]
  4632dc:	ldur	w0, [x29, #-4]
  4632e0:	ldp	x29, x30, [sp, #64]
  4632e4:	add	sp, sp, #0x50
  4632e8:	ret
  4632ec:	sub	sp, sp, #0x40
  4632f0:	stp	x29, x30, [sp, #48]
  4632f4:	add	x29, sp, #0x30
  4632f8:	stur	x0, [x29, #-8]
  4632fc:	stur	w1, [x29, #-12]
  463300:	stur	w2, [x29, #-16]
  463304:	ldur	w8, [x29, #-16]
  463308:	cmp	w8, #0x0
  46330c:	cset	w8, le
  463310:	tbnz	w8, #0, 463398 <ASN1_generate_nconf@plt+0x44a98>
  463314:	ldur	x8, [x29, #-8]
  463318:	ldr	x8, [x8, #8]
  46331c:	ldr	x0, [x8, #8]
  463320:	ldur	w1, [x29, #-12]
  463324:	bl	463058 <ASN1_generate_nconf@plt+0x44758>
  463328:	str	x0, [sp, #24]
  46332c:	ldr	x8, [sp, #24]
  463330:	ldr	x8, [x8]
  463334:	ldrb	w9, [x8]
  463338:	cmp	w9, #0x49
  46333c:	b.eq	463398 <ASN1_generate_nconf@plt+0x44a98>  // b.none
  463340:	ldur	x0, [x29, #-8]
  463344:	ldur	w1, [x29, #-12]
  463348:	ldur	w2, [x29, #-16]
  46334c:	adrp	x3, 490000 <ASN1_generate_nconf@plt+0x71700>
  463350:	add	x3, x3, #0x4ed
  463354:	bl	4630c0 <ASN1_generate_nconf@plt+0x447c0>
  463358:	ldur	x0, [x29, #-8]
  46335c:	ldur	x8, [x29, #-8]
  463360:	ldr	x9, [sp, #24]
  463364:	ldr	x1, [x9, #32]
  463368:	str	x0, [sp, #16]
  46336c:	mov	x0, x8
  463370:	mov	w2, #0x49                  	// #73
  463374:	bl	463190 <ASN1_generate_nconf@plt+0x44890>
  463378:	ldur	w2, [x29, #-16]
  46337c:	ldr	x8, [sp, #16]
  463380:	str	w0, [sp, #12]
  463384:	mov	x0, x8
  463388:	ldr	w1, [sp, #12]
  46338c:	adrp	x3, 490000 <ASN1_generate_nconf@plt+0x71700>
  463390:	add	x3, x3, #0x4cd
  463394:	bl	4630c0 <ASN1_generate_nconf@plt+0x447c0>
  463398:	ldp	x29, x30, [sp, #48]
  46339c:	add	sp, sp, #0x40
  4633a0:	ret
  4633a4:	stp	x29, x30, [sp, #-32]!
  4633a8:	str	x28, [sp, #16]
  4633ac:	mov	x29, sp
  4633b0:	sub	sp, sp, #0x470
  4633b4:	sub	x8, x29, #0x30
  4633b8:	mov	x9, xzr
  4633bc:	mov	w10, #0x400                 	// #1024
  4633c0:	mov	w11, #0x1                   	// #1
  4633c4:	adrp	x12, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4633c8:	add	x12, x12, #0xc0
  4633cc:	add	x13, sp, #0x3b
  4633d0:	add	x14, sp, #0x28
  4633d4:	str	x0, [x8, #40]
  4633d8:	str	x1, [x8, #32]
  4633dc:	str	x2, [x8, #24]
  4633e0:	str	x3, [x8, #16]
  4633e4:	str	x4, [x8, #8]
  4633e8:	str	x5, [x8]
  4633ec:	stur	w6, [x29, #-52]
  4633f0:	str	x9, [sp, #32]
  4633f4:	str	x9, [sp, #24]
  4633f8:	ldr	x9, [x8, #40]
  4633fc:	str	x9, [x14, #8]
  463400:	ldr	x9, [x8]
  463404:	str	x9, [sp, #40]
  463408:	mov	x0, x13
  46340c:	mov	w1, w10
  463410:	mov	w2, w11
  463414:	mov	x3, x14
  463418:	str	x8, [sp, #8]
  46341c:	str	x12, [sp]
  463420:	bl	46b1c0 <ASN1_generate_nconf@plt+0x4c8c0>
  463424:	str	w0, [sp, #20]
  463428:	ldr	w10, [sp, #20]
  46342c:	cmp	w10, #0x0
  463430:	cset	w10, le
  463434:	tbnz	w10, #0, 463508 <ASN1_generate_nconf@plt+0x44c08>
  463438:	ldrsw	x8, [sp, #20]
  46343c:	add	x9, sp, #0x3b
  463440:	add	x8, x9, x8
  463444:	mov	w10, #0x0                   	// #0
  463448:	strb	w10, [x8]
  46344c:	ldur	w10, [x29, #-52]
  463450:	cbz	w10, 463478 <ASN1_generate_nconf@plt+0x44b78>
  463454:	ldr	x8, [sp]
  463458:	ldr	x0, [x8]
  46345c:	ldr	x9, [sp, #8]
  463460:	ldr	x2, [x9, #40]
  463464:	ldr	x3, [x9, #16]
  463468:	ldr	x4, [x9, #8]
  46346c:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  463470:	add	x1, x1, #0x4f8
  463474:	bl	4196e0 <BIO_printf@plt>
  463478:	ldr	x8, [sp, #8]
  46347c:	ldr	x0, [x8, #40]
  463480:	ldr	x3, [x8, #32]
  463484:	ldr	x4, [x8, #8]
  463488:	ldr	x5, [x8, #16]
  46348c:	add	x1, sp, #0x3b
  463490:	add	x2, sp, #0x18
  463494:	bl	41d3d0 <SRP_create_verifier@plt>
  463498:	str	x0, [sp, #32]
  46349c:	cbnz	x0, 4634b8 <ASN1_generate_nconf@plt+0x44bb8>
  4634a0:	ldr	x8, [sp]
  4634a4:	ldr	x0, [x8]
  4634a8:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  4634ac:	add	x1, x1, #0x51d
  4634b0:	bl	4196e0 <BIO_printf@plt>
  4634b4:	b	4634c8 <ASN1_generate_nconf@plt+0x44bc8>
  4634b8:	ldr	x8, [sp, #24]
  4634bc:	ldr	x9, [sp, #8]
  4634c0:	ldr	x10, [x9, #24]
  4634c4:	str	x8, [x10]
  4634c8:	ldrsw	x1, [sp, #20]
  4634cc:	add	x0, sp, #0x3b
  4634d0:	bl	41d420 <OPENSSL_cleanse@plt>
  4634d4:	ldur	w8, [x29, #-52]
  4634d8:	cmp	w8, #0x1
  4634dc:	b.le	463508 <ASN1_generate_nconf@plt+0x44c08>
  4634e0:	ldr	x8, [sp]
  4634e4:	ldr	x0, [x8]
  4634e8:	ldr	x2, [sp, #32]
  4634ec:	ldr	x3, [sp, #24]
  4634f0:	ldr	x9, [sp, #8]
  4634f4:	ldr	x10, [x9, #32]
  4634f8:	ldr	x4, [x10]
  4634fc:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  463500:	add	x1, x1, #0x543
  463504:	bl	4196e0 <BIO_printf@plt>
  463508:	ldr	x0, [sp, #32]
  46350c:	add	sp, sp, #0x470
  463510:	ldr	x28, [sp, #16]
  463514:	ldp	x29, x30, [sp], #32
  463518:	ret
  46351c:	sub	sp, sp, #0x40
  463520:	stp	x29, x30, [sp, #48]
  463524:	add	x29, sp, #0x30
  463528:	mov	w8, #0x38                  	// #56
  46352c:	adrp	x9, 490000 <ASN1_generate_nconf@plt+0x71700>
  463530:	add	x9, x9, #0x567
  463534:	stur	x0, [x29, #-16]
  463538:	str	x1, [sp, #24]
  46353c:	mov	w0, w8
  463540:	mov	x1, x9
  463544:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  463548:	str	x0, [sp, #16]
  46354c:	str	wzr, [sp, #12]
  463550:	ldr	w8, [sp, #12]
  463554:	cmp	w8, #0x6
  463558:	b.ge	463598 <ASN1_generate_nconf@plt+0x44c98>  // b.tcont
  46355c:	ldr	x8, [sp, #24]
  463560:	ldrsw	x9, [sp, #12]
  463564:	mov	x10, #0x8                   	// #8
  463568:	mul	x9, x10, x9
  46356c:	add	x8, x8, x9
  463570:	ldr	x8, [x8]
  463574:	ldr	x9, [sp, #16]
  463578:	ldrsw	x11, [sp, #12]
  46357c:	mul	x10, x10, x11
  463580:	add	x9, x9, x10
  463584:	str	x8, [x9]
  463588:	ldr	w8, [sp, #12]
  46358c:	add	w8, w8, #0x1
  463590:	str	w8, [sp, #12]
  463594:	b	463550 <ASN1_generate_nconf@plt+0x44c50>
  463598:	ldr	x8, [sp, #16]
  46359c:	mov	x9, xzr
  4635a0:	str	x9, [x8, #48]
  4635a4:	ldur	x8, [x29, #-16]
  4635a8:	ldr	x0, [x8, #8]
  4635ac:	ldr	x1, [sp, #16]
  4635b0:	bl	41b0e0 <TXT_DB_insert@plt>
  4635b4:	cbnz	w0, 463618 <ASN1_generate_nconf@plt+0x44d18>
  4635b8:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4635bc:	add	x8, x8, #0xc0
  4635c0:	ldr	x0, [x8]
  4635c4:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  4635c8:	add	x1, x1, #0x574
  4635cc:	str	x8, [sp]
  4635d0:	bl	4196e0 <BIO_printf@plt>
  4635d4:	ldr	x8, [sp]
  4635d8:	ldr	x9, [x8]
  4635dc:	ldur	x10, [x29, #-16]
  4635e0:	ldr	x10, [x10, #8]
  4635e4:	ldr	x2, [x10, #32]
  4635e8:	mov	x0, x9
  4635ec:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a700>
  4635f0:	add	x1, x1, #0x21c
  4635f4:	bl	4196e0 <BIO_printf@plt>
  4635f8:	ldr	x8, [sp, #16]
  4635fc:	mov	x0, x8
  463600:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  463604:	add	x1, x1, #0x2d8
  463608:	mov	w2, #0x6c                  	// #108
  46360c:	bl	41b180 <CRYPTO_free@plt>
  463610:	stur	wzr, [x29, #-4]
  463614:	b	463620 <ASN1_generate_nconf@plt+0x44d20>
  463618:	mov	w8, #0x1                   	// #1
  46361c:	stur	w8, [x29, #-4]
  463620:	ldur	w0, [x29, #-4]
  463624:	ldp	x29, x30, [sp, #48]
  463628:	add	sp, sp, #0x40
  46362c:	ret
  463630:	stp	x29, x30, [sp, #-32]!
  463634:	str	x28, [sp, #16]
  463638:	mov	x29, sp
  46363c:	sub	sp, sp, #0x470
  463640:	sub	x8, x29, #0x30
  463644:	mov	x9, xzr
  463648:	mov	w10, #0x400                 	// #1024
  46364c:	mov	w11, wzr
  463650:	adrp	x12, 4b1000 <stdin@@GLIBC_2.17+0x10>
  463654:	add	x12, x12, #0xc0
  463658:	add	x13, sp, #0x3b
  46365c:	add	x14, sp, #0x28
  463660:	str	x0, [x8, #40]
  463664:	str	x1, [x8, #32]
  463668:	str	x2, [x8, #24]
  46366c:	str	x3, [x8, #16]
  463670:	str	x4, [x8, #8]
  463674:	str	x5, [x8]
  463678:	stur	w6, [x29, #-52]
  46367c:	str	x9, [sp, #32]
  463680:	str	x9, [sp, #24]
  463684:	ldr	x9, [x8, #40]
  463688:	str	x9, [x14, #8]
  46368c:	ldr	x9, [x8]
  463690:	str	x9, [sp, #40]
  463694:	mov	x0, x13
  463698:	mov	w1, w10
  46369c:	mov	w2, w11
  4636a0:	mov	x3, x14
  4636a4:	str	x8, [sp, #8]
  4636a8:	str	x12, [sp]
  4636ac:	bl	46b1c0 <ASN1_generate_nconf@plt+0x4c8c0>
  4636b0:	str	w0, [sp, #20]
  4636b4:	ldr	w10, [sp, #20]
  4636b8:	cmp	w10, #0x0
  4636bc:	cset	w10, le
  4636c0:	tbnz	w10, #0, 4637d4 <ASN1_generate_nconf@plt+0x44ed4>
  4636c4:	ldrsw	x8, [sp, #20]
  4636c8:	add	x9, sp, #0x3b
  4636cc:	add	x8, x9, x8
  4636d0:	mov	w10, #0x0                   	// #0
  4636d4:	strb	w10, [x8]
  4636d8:	ldur	w10, [x29, #-52]
  4636dc:	cbz	w10, 46370c <ASN1_generate_nconf@plt+0x44e0c>
  4636e0:	ldr	x8, [sp]
  4636e4:	ldr	x0, [x8]
  4636e8:	ldr	x9, [sp, #8]
  4636ec:	ldr	x2, [x9, #40]
  4636f0:	ldr	x3, [x9, #32]
  4636f4:	ldr	x4, [x9, #24]
  4636f8:	ldr	x5, [x9, #16]
  4636fc:	ldr	x6, [x9, #8]
  463700:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  463704:	add	x1, x1, #0x58f
  463708:	bl	4196e0 <BIO_printf@plt>
  46370c:	ldur	w8, [x29, #-52]
  463710:	cmp	w8, #0x1
  463714:	b.le	463730 <ASN1_generate_nconf@plt+0x44e30>
  463718:	ldr	x8, [sp]
  46371c:	ldr	x0, [x8]
  463720:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  463724:	add	x1, x1, #0x5de
  463728:	add	x2, sp, #0x3b
  46372c:	bl	4196e0 <BIO_printf@plt>
  463730:	ldr	x8, [sp, #8]
  463734:	ldr	x9, [x8, #24]
  463738:	cbz	x9, 463740 <ASN1_generate_nconf@plt+0x44e40>
  46373c:	b	463758 <ASN1_generate_nconf@plt+0x44e58>
  463740:	adrp	x0, 490000 <ASN1_generate_nconf@plt+0x71700>
  463744:	add	x0, x0, #0x5e7
  463748:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  46374c:	add	x1, x1, #0x2d8
  463750:	mov	w2, #0x91                  	// #145
  463754:	bl	41ab50 <OPENSSL_die@plt>
  463758:	ldr	x8, [sp, #8]
  46375c:	ldr	x0, [x8, #40]
  463760:	ldr	x4, [x8, #8]
  463764:	ldr	x5, [x8, #16]
  463768:	add	x1, sp, #0x3b
  46376c:	sub	x2, x29, #0x18
  463770:	add	x3, sp, #0x20
  463774:	bl	41d3d0 <SRP_create_verifier@plt>
  463778:	str	x0, [sp, #24]
  46377c:	cbnz	x0, 463798 <ASN1_generate_nconf@plt+0x44e98>
  463780:	ldr	x8, [sp]
  463784:	ldr	x0, [x8]
  463788:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  46378c:	add	x1, x1, #0x60e
  463790:	bl	4196e0 <BIO_printf@plt>
  463794:	b	4637c8 <ASN1_generate_nconf@plt+0x44ec8>
  463798:	ldr	x0, [sp, #32]
  46379c:	ldr	x8, [sp, #8]
  4637a0:	ldr	x1, [x8, #32]
  4637a4:	bl	41d200 <strcmp@plt>
  4637a8:	cbz	w0, 4637b4 <ASN1_generate_nconf@plt+0x44eb4>
  4637ac:	mov	x8, xzr
  4637b0:	str	x8, [sp, #24]
  4637b4:	ldr	x0, [sp, #32]
  4637b8:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  4637bc:	add	x1, x1, #0x2d8
  4637c0:	mov	w2, #0x98                  	// #152
  4637c4:	bl	41b180 <CRYPTO_free@plt>
  4637c8:	ldrsw	x1, [sp, #20]
  4637cc:	add	x0, sp, #0x3b
  4637d0:	bl	41d420 <OPENSSL_cleanse@plt>
  4637d4:	ldr	x0, [sp, #24]
  4637d8:	add	sp, sp, #0x470
  4637dc:	ldr	x28, [sp, #16]
  4637e0:	ldp	x29, x30, [sp], #32
  4637e4:	ret
  4637e8:	sub	sp, sp, #0x150
  4637ec:	stp	x29, x30, [sp, #304]
  4637f0:	str	x28, [sp, #320]
  4637f4:	add	x29, sp, #0x130
  4637f8:	mov	w8, #0x1                   	// #1
  4637fc:	mov	x9, xzr
  463800:	adrp	x2, 490000 <ASN1_generate_nconf@plt+0x71700>
  463804:	add	x2, x2, #0x840
  463808:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  46380c:	add	x10, x10, #0xc0
  463810:	adrp	x11, 490000 <ASN1_generate_nconf@plt+0x71700>
  463814:	add	x11, x11, #0xbbf
  463818:	adrp	x12, 490000 <ASN1_generate_nconf@plt+0x71700>
  46381c:	add	x12, x12, #0xbcf
  463820:	stur	w0, [x29, #-4]
  463824:	stur	x1, [x29, #-16]
  463828:	stur	w8, [x29, #-20]
  46382c:	stur	wzr, [x29, #-24]
  463830:	stur	wzr, [x29, #-28]
  463834:	stur	wzr, [x29, #-32]
  463838:	stur	x9, [x29, #-40]
  46383c:	stur	x9, [x29, #-48]
  463840:	stur	x9, [x29, #-56]
  463844:	stur	x9, [x29, #-64]
  463848:	stur	x9, [x29, #-72]
  46384c:	ldur	w0, [x29, #-4]
  463850:	ldur	x1, [x29, #-16]
  463854:	str	x9, [sp, #104]
  463858:	str	x10, [sp, #96]
  46385c:	str	x11, [sp, #88]
  463860:	str	x12, [sp, #80]
  463864:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  463868:	stur	x0, [x29, #-88]
  46386c:	stur	wzr, [x29, #-108]
  463870:	stur	wzr, [x29, #-112]
  463874:	ldr	x9, [sp, #104]
  463878:	stur	x9, [x29, #-120]
  46387c:	stur	x9, [x29, #-128]
  463880:	stur	x9, [x29, #-136]
  463884:	stur	x9, [x29, #-144]
  463888:	str	xzr, [sp, #152]
  46388c:	str	x9, [sp, #144]
  463890:	str	x9, [sp, #136]
  463894:	str	x9, [sp, #128]
  463898:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  46389c:	stur	w0, [x29, #-76]
  4638a0:	cbz	w0, 463d0c <ASN1_generate_nconf@plt+0x4540c>
  4638a4:	ldur	w8, [x29, #-76]
  4638a8:	add	w8, w8, #0x1
  4638ac:	mov	w9, w8
  4638b0:	ubfx	x9, x9, #0, #32
  4638b4:	cmp	x9, #0x11
  4638b8:	str	x9, [sp, #72]
  4638bc:	b.hi	463d08 <ASN1_generate_nconf@plt+0x45408>  // b.pmore
  4638c0:	adrp	x8, 490000 <ASN1_generate_nconf@plt+0x71700>
  4638c4:	add	x8, x8, #0x7e0
  4638c8:	ldr	x11, [sp, #72]
  4638cc:	ldrsw	x10, [x8, x11, lsl #2]
  4638d0:	add	x9, x8, x10
  4638d4:	br	x9
  4638d8:	ldr	x8, [sp, #96]
  4638dc:	ldr	x0, [x8]
  4638e0:	ldur	x2, [x29, #-88]
  4638e4:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  4638e8:	add	x1, x1, #0x466
  4638ec:	bl	4196e0 <BIO_printf@plt>
  4638f0:	b	463f40 <ASN1_generate_nconf@plt+0x45640>
  4638f4:	adrp	x0, 490000 <ASN1_generate_nconf@plt+0x71700>
  4638f8:	add	x0, x0, #0x840
  4638fc:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  463900:	stur	wzr, [x29, #-20]
  463904:	b	463f40 <ASN1_generate_nconf@plt+0x45640>
  463908:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  46390c:	stur	x0, [x29, #-40]
  463910:	b	463d08 <ASN1_generate_nconf@plt+0x45408>
  463914:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  463918:	stur	x0, [x29, #-56]
  46391c:	b	463d08 <ASN1_generate_nconf@plt+0x45408>
  463920:	mov	w8, #0x1                   	// #1
  463924:	stur	w8, [x29, #-24]
  463928:	b	463d08 <ASN1_generate_nconf@plt+0x45408>
  46392c:	mov	w8, #0x1                   	// #1
  463930:	stur	w8, [x29, #-28]
  463934:	b	463d08 <ASN1_generate_nconf@plt+0x45408>
  463938:	mov	w8, #0x1                   	// #1
  46393c:	stur	w8, [x29, #-32]
  463940:	b	463d08 <ASN1_generate_nconf@plt+0x45408>
  463944:	ldur	w8, [x29, #-108]
  463948:	cbz	w8, 463968 <ASN1_generate_nconf@plt+0x45068>
  46394c:	ldr	x8, [sp, #96]
  463950:	ldr	x0, [x8]
  463954:	ldur	x2, [x29, #-88]
  463958:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  46395c:	add	x1, x1, #0xb77
  463960:	bl	4196e0 <BIO_printf@plt>
  463964:	b	463f40 <ASN1_generate_nconf@plt+0x45640>
  463968:	str	xzr, [sp, #120]
  46396c:	ldr	x8, [sp, #120]
  463970:	cmp	x8, #0x3
  463974:	b.cs	4639d0 <ASN1_generate_nconf@plt+0x450d0>  // b.hs, b.nlast
  463978:	ldur	w8, [x29, #-76]
  46397c:	ldr	x9, [sp, #120]
  463980:	mov	x10, #0x8                   	// #8
  463984:	mul	x9, x10, x9
  463988:	adrp	x10, 490000 <ASN1_generate_nconf@plt+0x71700>
  46398c:	add	x10, x10, #0x9f0
  463990:	ldr	w11, [x10, x9]
  463994:	cmp	w8, w11
  463998:	b.ne	4639c0 <ASN1_generate_nconf@plt+0x450c0>  // b.any
  46399c:	ldr	x8, [sp, #120]
  4639a0:	mov	x9, #0x8                   	// #8
  4639a4:	mul	x8, x9, x8
  4639a8:	adrp	x9, 490000 <ASN1_generate_nconf@plt+0x71700>
  4639ac:	add	x9, x9, #0x9f0
  4639b0:	add	x8, x9, x8
  4639b4:	ldr	w10, [x8, #4]
  4639b8:	stur	w10, [x29, #-108]
  4639bc:	b	4639d0 <ASN1_generate_nconf@plt+0x450d0>
  4639c0:	ldr	x8, [sp, #120]
  4639c4:	add	x8, x8, #0x1
  4639c8:	str	x8, [sp, #120]
  4639cc:	b	46396c <ASN1_generate_nconf@plt+0x4506c>
  4639d0:	ldur	w8, [x29, #-108]
  4639d4:	cbz	w8, 4639dc <ASN1_generate_nconf@plt+0x450dc>
  4639d8:	b	4639f0 <ASN1_generate_nconf@plt+0x450f0>
  4639dc:	adrp	x0, 490000 <ASN1_generate_nconf@plt+0x71700>
  4639e0:	add	x0, x0, #0xb9f
  4639e4:	ldr	x1, [sp, #88]
  4639e8:	mov	w2, #0x82                  	// #130
  4639ec:	bl	41ab50 <OPENSSL_die@plt>
  4639f0:	b	463d08 <ASN1_generate_nconf@plt+0x45408>
  4639f4:	ldur	w8, [x29, #-112]
  4639f8:	cbz	w8, 463a14 <ASN1_generate_nconf@plt+0x45114>
  4639fc:	ldr	x8, [sp, #96]
  463a00:	ldr	x0, [x8]
  463a04:	ldur	x2, [x29, #-88]
  463a08:	ldr	x1, [sp, #80]
  463a0c:	bl	4196e0 <BIO_printf@plt>
  463a10:	b	463f40 <ASN1_generate_nconf@plt+0x45640>
  463a14:	mov	w8, #0x1                   	// #1
  463a18:	stur	w8, [x29, #-112]
  463a1c:	ldur	x9, [x29, #-120]
  463a20:	cbz	x9, 463a40 <ASN1_generate_nconf@plt+0x45140>
  463a24:	ldr	x8, [sp, #96]
  463a28:	ldr	x0, [x8]
  463a2c:	ldur	x2, [x29, #-88]
  463a30:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  463a34:	add	x1, x1, #0xbed
  463a38:	bl	4196e0 <BIO_printf@plt>
  463a3c:	b	463f40 <ASN1_generate_nconf@plt+0x45640>
  463a40:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  463a44:	mov	x1, #0x1000                	// #4096
  463a48:	mov	w2, #0x1                   	// #1
  463a4c:	bl	46e81c <ASN1_generate_nconf@plt+0x4ff1c>
  463a50:	stur	x0, [x29, #-120]
  463a54:	cbnz	x0, 463a74 <ASN1_generate_nconf@plt+0x45174>
  463a58:	ldr	x8, [sp, #96]
  463a5c:	ldr	x0, [x8]
  463a60:	ldur	x2, [x29, #-88]
  463a64:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  463a68:	add	x1, x1, #0xc09
  463a6c:	bl	4196e0 <BIO_printf@plt>
  463a70:	b	463f40 <ASN1_generate_nconf@plt+0x45640>
  463a74:	b	463d08 <ASN1_generate_nconf@plt+0x45408>
  463a78:	ldur	w8, [x29, #-112]
  463a7c:	cbnz	w8, 463a94 <ASN1_generate_nconf@plt+0x45194>
  463a80:	ldur	w8, [x29, #-112]
  463a84:	cmp	w8, #0x2
  463a88:	b.ne	463aac <ASN1_generate_nconf@plt+0x451ac>  // b.any
  463a8c:	ldur	x8, [x29, #-128]
  463a90:	cbz	x8, 463aac <ASN1_generate_nconf@plt+0x451ac>
  463a94:	ldr	x8, [sp, #96]
  463a98:	ldr	x0, [x8]
  463a9c:	ldur	x2, [x29, #-88]
  463aa0:	ldr	x1, [sp, #80]
  463aa4:	bl	4196e0 <BIO_printf@plt>
  463aa8:	b	463f40 <ASN1_generate_nconf@plt+0x45640>
  463aac:	mov	w8, #0x2                   	// #2
  463ab0:	stur	w8, [x29, #-112]
  463ab4:	ldur	x9, [x29, #-128]
  463ab8:	cbz	x9, 463ad8 <ASN1_generate_nconf@plt+0x451d8>
  463abc:	ldr	x8, [sp, #96]
  463ac0:	ldr	x0, [x8]
  463ac4:	ldur	x2, [x29, #-88]
  463ac8:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  463acc:	add	x1, x1, #0xc2c
  463ad0:	bl	4196e0 <BIO_printf@plt>
  463ad4:	b	463f40 <ASN1_generate_nconf@plt+0x45640>
  463ad8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  463adc:	mov	x1, #0x1000                	// #4096
  463ae0:	mov	w2, #0x1                   	// #1
  463ae4:	bl	46e81c <ASN1_generate_nconf@plt+0x4ff1c>
  463ae8:	stur	x0, [x29, #-128]
  463aec:	cbnz	x0, 463b0c <ASN1_generate_nconf@plt+0x4520c>
  463af0:	ldr	x8, [sp, #96]
  463af4:	ldr	x0, [x8]
  463af8:	ldur	x2, [x29, #-88]
  463afc:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  463b00:	add	x1, x1, #0xc47
  463b04:	bl	4196e0 <BIO_printf@plt>
  463b08:	b	463f40 <ASN1_generate_nconf@plt+0x45640>
  463b0c:	b	463d08 <ASN1_generate_nconf@plt+0x45408>
  463b10:	ldur	w8, [x29, #-112]
  463b14:	cbnz	w8, 463b2c <ASN1_generate_nconf@plt+0x4522c>
  463b18:	ldur	w8, [x29, #-112]
  463b1c:	cmp	w8, #0x2
  463b20:	b.ne	463b44 <ASN1_generate_nconf@plt+0x45244>  // b.any
  463b24:	ldur	x8, [x29, #-136]
  463b28:	cbz	x8, 463b44 <ASN1_generate_nconf@plt+0x45244>
  463b2c:	ldr	x8, [sp, #96]
  463b30:	ldr	x0, [x8]
  463b34:	ldur	x2, [x29, #-88]
  463b38:	ldr	x1, [sp, #80]
  463b3c:	bl	4196e0 <BIO_printf@plt>
  463b40:	b	463f40 <ASN1_generate_nconf@plt+0x45640>
  463b44:	mov	w8, #0x2                   	// #2
  463b48:	stur	w8, [x29, #-112]
  463b4c:	ldur	x9, [x29, #-136]
  463b50:	cbz	x9, 463b70 <ASN1_generate_nconf@plt+0x45270>
  463b54:	ldr	x8, [sp, #96]
  463b58:	ldr	x0, [x8]
  463b5c:	ldur	x2, [x29, #-88]
  463b60:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  463b64:	add	x1, x1, #0xc69
  463b68:	bl	4196e0 <BIO_printf@plt>
  463b6c:	b	463f40 <ASN1_generate_nconf@plt+0x45640>
  463b70:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  463b74:	mov	x8, xzr
  463b78:	str	x0, [sp, #64]
  463b7c:	mov	x0, x8
  463b80:	ldr	x1, [sp, #64]
  463b84:	bl	419d20 <s2i_ASN1_INTEGER@plt>
  463b88:	stur	x0, [x29, #-136]
  463b8c:	cbnz	x0, 463bac <ASN1_generate_nconf@plt+0x452ac>
  463b90:	ldr	x8, [sp, #96]
  463b94:	ldr	x0, [x8]
  463b98:	ldur	x2, [x29, #-88]
  463b9c:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  463ba0:	add	x1, x1, #0xc8b
  463ba4:	bl	4196e0 <BIO_printf@plt>
  463ba8:	b	463f40 <ASN1_generate_nconf@plt+0x45640>
  463bac:	b	463d08 <ASN1_generate_nconf@plt+0x45408>
  463bb0:	ldur	w8, [x29, #-112]
  463bb4:	cbnz	w8, 463bcc <ASN1_generate_nconf@plt+0x452cc>
  463bb8:	ldur	w8, [x29, #-112]
  463bbc:	cmp	w8, #0x3
  463bc0:	b.ne	463be4 <ASN1_generate_nconf@plt+0x452e4>  // b.any
  463bc4:	ldur	x8, [x29, #-144]
  463bc8:	cbz	x8, 463be4 <ASN1_generate_nconf@plt+0x452e4>
  463bcc:	ldr	x8, [sp, #96]
  463bd0:	ldr	x0, [x8]
  463bd4:	ldur	x2, [x29, #-88]
  463bd8:	ldr	x1, [sp, #80]
  463bdc:	bl	4196e0 <BIO_printf@plt>
  463be0:	b	463f40 <ASN1_generate_nconf@plt+0x45640>
  463be4:	mov	w8, #0x3                   	// #3
  463be8:	stur	w8, [x29, #-112]
  463bec:	ldur	x9, [x29, #-144]
  463bf0:	cbz	x9, 463c10 <ASN1_generate_nconf@plt+0x45310>
  463bf4:	ldr	x8, [sp, #96]
  463bf8:	ldr	x0, [x8]
  463bfc:	ldur	x2, [x29, #-88]
  463c00:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  463c04:	add	x1, x1, #0xcb4
  463c08:	bl	4196e0 <BIO_printf@plt>
  463c0c:	b	463f40 <ASN1_generate_nconf@plt+0x45640>
  463c10:	add	x1, sp, #0x70
  463c14:	str	xzr, [sp, #112]
  463c18:	str	x1, [sp, #56]
  463c1c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  463c20:	ldr	x1, [sp, #56]
  463c24:	bl	41d030 <OPENSSL_hexstr2buf@plt>
  463c28:	stur	x0, [x29, #-144]
  463c2c:	cbnz	x0, 463c4c <ASN1_generate_nconf@plt+0x4534c>
  463c30:	ldr	x8, [sp, #96]
  463c34:	ldr	x0, [x8]
  463c38:	ldur	x2, [x29, #-88]
  463c3c:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  463c40:	add	x1, x1, #0xcd4
  463c44:	bl	4196e0 <BIO_printf@plt>
  463c48:	b	463f40 <ASN1_generate_nconf@plt+0x45640>
  463c4c:	ldr	x8, [sp, #112]
  463c50:	str	x8, [sp, #152]
  463c54:	b	463d08 <ASN1_generate_nconf@plt+0x45408>
  463c58:	ldur	w8, [x29, #-112]
  463c5c:	cbz	w8, 463c78 <ASN1_generate_nconf@plt+0x45378>
  463c60:	ldr	x8, [sp, #96]
  463c64:	ldr	x0, [x8]
  463c68:	ldur	x2, [x29, #-88]
  463c6c:	ldr	x1, [sp, #80]
  463c70:	bl	4196e0 <BIO_printf@plt>
  463c74:	b	463f40 <ASN1_generate_nconf@plt+0x45640>
  463c78:	mov	w8, #0x4                   	// #4
  463c7c:	stur	w8, [x29, #-112]
  463c80:	ldr	x9, [sp, #144]
  463c84:	cbz	x9, 463ca4 <ASN1_generate_nconf@plt+0x453a4>
  463c88:	ldr	x8, [sp, #96]
  463c8c:	ldr	x0, [x8]
  463c90:	ldur	x2, [x29, #-88]
  463c94:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  463c98:	add	x1, x1, #0xcfb
  463c9c:	bl	4196e0 <BIO_printf@plt>
  463ca0:	b	463f40 <ASN1_generate_nconf@plt+0x45640>
  463ca4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  463ca8:	ldr	x1, [sp, #88]
  463cac:	mov	w2, #0xe6                  	// #230
  463cb0:	bl	41af30 <CRYPTO_strdup@plt>
  463cb4:	str	x0, [sp, #144]
  463cb8:	cbnz	x0, 463cd8 <ASN1_generate_nconf@plt+0x453d8>
  463cbc:	ldr	x8, [sp, #96]
  463cc0:	ldr	x0, [x8]
  463cc4:	ldur	x2, [x29, #-88]
  463cc8:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  463ccc:	add	x1, x1, #0xd15
  463cd0:	bl	4196e0 <BIO_printf@plt>
  463cd4:	b	463f40 <ASN1_generate_nconf@plt+0x45640>
  463cd8:	b	463d08 <ASN1_generate_nconf@plt+0x45408>
  463cdc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  463ce0:	mov	w8, wzr
  463ce4:	mov	w1, w8
  463ce8:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  463cec:	stur	x0, [x29, #-72]
  463cf0:	b	463d08 <ASN1_generate_nconf@plt+0x45408>
  463cf4:	bl	472534 <ASN1_generate_nconf@plt+0x53c34>
  463cf8:	add	x1, sp, #0x80
  463cfc:	bl	471348 <ASN1_generate_nconf@plt+0x52a48>
  463d00:	cbnz	w0, 463d08 <ASN1_generate_nconf@plt+0x45408>
  463d04:	b	4638d8 <ASN1_generate_nconf@plt+0x44fd8>
  463d08:	b	463898 <ASN1_generate_nconf@plt+0x44f98>
  463d0c:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  463d10:	stur	w0, [x29, #-4]
  463d14:	bl	472544 <ASN1_generate_nconf@plt+0x53c44>
  463d18:	stur	x0, [x29, #-16]
  463d1c:	ldur	w8, [x29, #-4]
  463d20:	cbnz	w8, 463d40 <ASN1_generate_nconf@plt+0x45440>
  463d24:	ldr	x8, [sp, #96]
  463d28:	ldr	x0, [x8]
  463d2c:	ldur	x2, [x29, #-88]
  463d30:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  463d34:	add	x1, x1, #0xd36
  463d38:	bl	4196e0 <BIO_printf@plt>
  463d3c:	b	4638d8 <ASN1_generate_nconf@plt+0x44fd8>
  463d40:	ldur	w8, [x29, #-4]
  463d44:	cmp	w8, #0x1
  463d48:	b.le	463d68 <ASN1_generate_nconf@plt+0x45468>
  463d4c:	ldr	x8, [sp, #96]
  463d50:	ldr	x0, [x8]
  463d54:	ldur	x2, [x29, #-88]
  463d58:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  463d5c:	add	x1, x1, #0xd5a
  463d60:	bl	4196e0 <BIO_printf@plt>
  463d64:	b	4638d8 <ASN1_generate_nconf@plt+0x44fd8>
  463d68:	ldur	w8, [x29, #-112]
  463d6c:	cbz	w8, 463e68 <ASN1_generate_nconf@plt+0x45568>
  463d70:	ldur	w8, [x29, #-112]
  463d74:	subs	w8, w8, #0x1
  463d78:	mov	w9, w8
  463d7c:	ubfx	x9, x9, #0, #32
  463d80:	cmp	x9, #0x3
  463d84:	str	x9, [sp, #48]
  463d88:	b.hi	463e68 <ASN1_generate_nconf@plt+0x45568>  // b.pmore
  463d8c:	adrp	x8, 490000 <ASN1_generate_nconf@plt+0x71700>
  463d90:	add	x8, x8, #0x7d0
  463d94:	ldr	x11, [sp, #48]
  463d98:	ldrsw	x10, [x8, x11, lsl #2]
  463d9c:	add	x9, x8, x10
  463da0:	br	x9
  463da4:	ldur	x0, [x29, #-120]
  463da8:	bl	41a200 <OSSL_STORE_SEARCH_by_name@plt>
  463dac:	str	x0, [sp, #136]
  463db0:	cbnz	x0, 463dc4 <ASN1_generate_nconf@plt+0x454c4>
  463db4:	ldr	x8, [sp, #96]
  463db8:	ldr	x0, [x8]
  463dbc:	bl	41e780 <ERR_print_errors@plt>
  463dc0:	b	463f40 <ASN1_generate_nconf@plt+0x45640>
  463dc4:	b	463e68 <ASN1_generate_nconf@plt+0x45568>
  463dc8:	ldur	x8, [x29, #-128]
  463dcc:	cbz	x8, 463dd8 <ASN1_generate_nconf@plt+0x454d8>
  463dd0:	ldur	x8, [x29, #-136]
  463dd4:	cbnz	x8, 463df4 <ASN1_generate_nconf@plt+0x454f4>
  463dd8:	ldr	x8, [sp, #96]
  463ddc:	ldr	x0, [x8]
  463de0:	ldur	x2, [x29, #-88]
  463de4:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  463de8:	add	x1, x1, #0xd82
  463dec:	bl	4196e0 <BIO_printf@plt>
  463df0:	b	463f40 <ASN1_generate_nconf@plt+0x45640>
  463df4:	ldur	x0, [x29, #-128]
  463df8:	ldur	x1, [x29, #-136]
  463dfc:	bl	41b6e0 <OSSL_STORE_SEARCH_by_issuer_serial@plt>
  463e00:	str	x0, [sp, #136]
  463e04:	cbnz	x0, 463e18 <ASN1_generate_nconf@plt+0x45518>
  463e08:	ldr	x8, [sp, #96]
  463e0c:	ldr	x0, [x8]
  463e10:	bl	41e780 <ERR_print_errors@plt>
  463e14:	b	463f40 <ASN1_generate_nconf@plt+0x45640>
  463e18:	b	463e68 <ASN1_generate_nconf@plt+0x45568>
  463e1c:	ldr	x0, [sp, #128]
  463e20:	ldur	x1, [x29, #-144]
  463e24:	ldr	x2, [sp, #152]
  463e28:	bl	41ad00 <OSSL_STORE_SEARCH_by_key_fingerprint@plt>
  463e2c:	str	x0, [sp, #136]
  463e30:	cbnz	x0, 463e44 <ASN1_generate_nconf@plt+0x45544>
  463e34:	ldr	x8, [sp, #96]
  463e38:	ldr	x0, [x8]
  463e3c:	bl	41e780 <ERR_print_errors@plt>
  463e40:	b	463f40 <ASN1_generate_nconf@plt+0x45640>
  463e44:	b	463e68 <ASN1_generate_nconf@plt+0x45568>
  463e48:	ldr	x0, [sp, #144]
  463e4c:	bl	41c110 <OSSL_STORE_SEARCH_by_alias@plt>
  463e50:	str	x0, [sp, #136]
  463e54:	cbnz	x0, 463e68 <ASN1_generate_nconf@plt+0x45568>
  463e58:	ldr	x8, [sp, #96]
  463e5c:	ldr	x0, [x8]
  463e60:	bl	41e780 <ERR_print_errors@plt>
  463e64:	b	463f40 <ASN1_generate_nconf@plt+0x45640>
  463e68:	ldur	x0, [x29, #-56]
  463e6c:	mov	x8, xzr
  463e70:	mov	x1, x8
  463e74:	sub	x2, x29, #0x30
  463e78:	mov	x3, x8
  463e7c:	bl	46b49c <ASN1_generate_nconf@plt+0x4cb9c>
  463e80:	cbnz	w0, 463e9c <ASN1_generate_nconf@plt+0x4559c>
  463e84:	ldr	x8, [sp, #96]
  463e88:	ldr	x0, [x8]
  463e8c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  463e90:	add	x1, x1, #0x1b7
  463e94:	bl	4196e0 <BIO_printf@plt>
  463e98:	b	463f40 <ASN1_generate_nconf@plt+0x45640>
  463e9c:	ldur	x8, [x29, #-48]
  463ea0:	sub	x9, x29, #0x68
  463ea4:	stur	x8, [x29, #-104]
  463ea8:	ldur	x8, [x29, #-16]
  463eac:	ldr	x8, [x8]
  463eb0:	str	x8, [x9, #8]
  463eb4:	ldur	x0, [x29, #-40]
  463eb8:	mov	w1, #0x77                  	// #119
  463ebc:	mov	w2, #0x8001                	// #32769
  463ec0:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  463ec4:	stur	x0, [x29, #-64]
  463ec8:	ldur	x8, [x29, #-64]
  463ecc:	cbnz	x8, 463ed4 <ASN1_generate_nconf@plt+0x455d4>
  463ed0:	b	463f40 <ASN1_generate_nconf@plt+0x45640>
  463ed4:	ldur	x8, [x29, #-16]
  463ed8:	ldr	x0, [x8]
  463edc:	str	x0, [sp, #40]
  463ee0:	bl	46b1b0 <ASN1_generate_nconf@plt+0x4c8b0>
  463ee4:	ldur	w3, [x29, #-108]
  463ee8:	ldur	w4, [x29, #-112]
  463eec:	ldr	x5, [sp, #136]
  463ef0:	ldur	w6, [x29, #-28]
  463ef4:	ldur	w7, [x29, #-24]
  463ef8:	ldur	w9, [x29, #-32]
  463efc:	ldur	x8, [x29, #-64]
  463f00:	ldur	x10, [x29, #-88]
  463f04:	ldr	x11, [sp, #40]
  463f08:	str	x0, [sp, #32]
  463f0c:	mov	x0, x11
  463f10:	ldr	x1, [sp, #32]
  463f14:	sub	x2, x29, #0x68
  463f18:	mov	x12, sp
  463f1c:	str	w9, [x12]
  463f20:	mov	x12, sp
  463f24:	str	wzr, [x12, #8]
  463f28:	mov	x12, sp
  463f2c:	str	x8, [x12, #16]
  463f30:	mov	x8, sp
  463f34:	str	x10, [x8, #24]
  463f38:	bl	463fb4 <ASN1_generate_nconf@plt+0x456b4>
  463f3c:	stur	w0, [x29, #-20]
  463f40:	ldur	x0, [x29, #-144]
  463f44:	ldr	x1, [sp, #88]
  463f48:	mov	w2, #0x137                 	// #311
  463f4c:	bl	41b180 <CRYPTO_free@plt>
  463f50:	ldr	x0, [sp, #144]
  463f54:	ldr	x1, [sp, #88]
  463f58:	mov	w2, #0x138                 	// #312
  463f5c:	bl	41b180 <CRYPTO_free@plt>
  463f60:	ldur	x0, [x29, #-136]
  463f64:	bl	41b7a0 <ASN1_INTEGER_free@plt>
  463f68:	ldur	x0, [x29, #-120]
  463f6c:	bl	41c690 <X509_NAME_free@plt>
  463f70:	ldur	x0, [x29, #-128]
  463f74:	bl	41c690 <X509_NAME_free@plt>
  463f78:	ldr	x0, [sp, #136]
  463f7c:	bl	41b9c0 <OSSL_STORE_SEARCH_free@plt>
  463f80:	ldur	x0, [x29, #-64]
  463f84:	bl	41cde0 <BIO_free_all@plt>
  463f88:	ldur	x0, [x29, #-48]
  463f8c:	ldr	x1, [sp, #88]
  463f90:	mov	w2, #0x13e                 	// #318
  463f94:	bl	41b180 <CRYPTO_free@plt>
  463f98:	ldur	x0, [x29, #-72]
  463f9c:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  463fa0:	ldur	w0, [x29, #-20]
  463fa4:	ldr	x28, [sp, #320]
  463fa8:	ldp	x29, x30, [sp, #304]
  463fac:	add	sp, sp, #0x150
  463fb0:	ret
  463fb4:	sub	sp, sp, #0x180
  463fb8:	stp	x29, x30, [sp, #352]
  463fbc:	str	x28, [sp, #368]
  463fc0:	add	x29, sp, #0x160
  463fc4:	ldr	w8, [x29, #32]
  463fc8:	ldr	w9, [x29, #40]
  463fcc:	ldr	x10, [x29, #48]
  463fd0:	ldr	x11, [x29, #56]
  463fd4:	mov	x12, xzr
  463fd8:	mov	w13, #0x1                   	// #1
  463fdc:	mov	x14, x12
  463fe0:	mov	x15, x12
  463fe4:	adrp	x16, 4b1000 <stdin@@GLIBC_2.17+0x10>
  463fe8:	add	x16, x16, #0xc0
  463fec:	adrp	x17, 4b1000 <stdin@@GLIBC_2.17+0x10>
  463ff0:	add	x17, x17, #0xb8
  463ff4:	stur	x0, [x29, #-16]
  463ff8:	stur	x1, [x29, #-24]
  463ffc:	stur	x2, [x29, #-32]
  464000:	stur	w3, [x29, #-36]
  464004:	stur	w4, [x29, #-40]
  464008:	stur	x5, [x29, #-48]
  46400c:	stur	w6, [x29, #-52]
  464010:	stur	w7, [x29, #-56]
  464014:	stur	w8, [x29, #-60]
  464018:	stur	w9, [x29, #-64]
  46401c:	stur	x10, [x29, #-72]
  464020:	stur	x11, [x29, #-80]
  464024:	stur	x12, [x29, #-88]
  464028:	stur	w13, [x29, #-92]
  46402c:	stur	wzr, [x29, #-96]
  464030:	ldur	x0, [x29, #-16]
  464034:	ldur	x1, [x29, #-24]
  464038:	ldur	x2, [x29, #-32]
  46403c:	mov	x3, x14
  464040:	mov	x4, x15
  464044:	stur	x16, [x29, #-152]
  464048:	stur	x17, [x29, #-160]
  46404c:	bl	41b230 <OSSL_STORE_open@plt>
  464050:	stur	x0, [x29, #-88]
  464054:	cbnz	x0, 46408c <ASN1_generate_nconf@plt+0x4578c>
  464058:	ldur	x8, [x29, #-152]
  46405c:	ldr	x0, [x8]
  464060:	ldur	x2, [x29, #-16]
  464064:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  464068:	add	x1, x1, #0xdaf
  46406c:	bl	4196e0 <BIO_printf@plt>
  464070:	ldur	x8, [x29, #-152]
  464074:	ldr	x9, [x8]
  464078:	mov	x0, x9
  46407c:	bl	41e780 <ERR_print_errors@plt>
  464080:	ldur	w10, [x29, #-92]
  464084:	stur	w10, [x29, #-4]
  464088:	b	464590 <ASN1_generate_nconf@plt+0x45c90>
  46408c:	ldur	w8, [x29, #-36]
  464090:	cbz	w8, 4640b4 <ASN1_generate_nconf@plt+0x457b4>
  464094:	ldur	x0, [x29, #-88]
  464098:	ldur	w1, [x29, #-36]
  46409c:	bl	41a180 <OSSL_STORE_expect@plt>
  4640a0:	cbnz	w0, 4640b4 <ASN1_generate_nconf@plt+0x457b4>
  4640a4:	ldur	x8, [x29, #-152]
  4640a8:	ldr	x0, [x8]
  4640ac:	bl	41e780 <ERR_print_errors@plt>
  4640b0:	b	464564 <ASN1_generate_nconf@plt+0x45c64>
  4640b4:	ldur	w8, [x29, #-40]
  4640b8:	cbz	w8, 464108 <ASN1_generate_nconf@plt+0x45808>
  4640bc:	ldur	x0, [x29, #-88]
  4640c0:	ldur	w1, [x29, #-40]
  4640c4:	bl	41cdd0 <OSSL_STORE_supports_search@plt>
  4640c8:	cbnz	w0, 4640e8 <ASN1_generate_nconf@plt+0x457e8>
  4640cc:	ldur	x8, [x29, #-152]
  4640d0:	ldr	x0, [x8]
  4640d4:	ldur	x2, [x29, #-80]
  4640d8:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  4640dc:	add	x1, x1, #0xdcd
  4640e0:	bl	4196e0 <BIO_printf@plt>
  4640e4:	b	464564 <ASN1_generate_nconf@plt+0x45c64>
  4640e8:	ldur	x0, [x29, #-88]
  4640ec:	ldur	x1, [x29, #-48]
  4640f0:	bl	419b80 <OSSL_STORE_find@plt>
  4640f4:	cbnz	w0, 464108 <ASN1_generate_nconf@plt+0x45808>
  4640f8:	ldur	x8, [x29, #-152]
  4640fc:	ldr	x0, [x8]
  464100:	bl	41e780 <ERR_print_errors@plt>
  464104:	b	464564 <ASN1_generate_nconf@plt+0x45c64>
  464108:	stur	wzr, [x29, #-92]
  46410c:	ldur	x0, [x29, #-88]
  464110:	bl	41dc60 <OSSL_STORE_load@plt>
  464114:	stur	x0, [x29, #-104]
  464118:	ldur	x8, [x29, #-104]
  46411c:	cbnz	x8, 46412c <ASN1_generate_nconf@plt+0x4582c>
  464120:	mov	w8, wzr
  464124:	stur	w8, [x29, #-164]
  464128:	b	464138 <ASN1_generate_nconf@plt+0x45838>
  46412c:	ldur	x0, [x29, #-104]
  464130:	bl	41e060 <OSSL_STORE_INFO_get_type@plt>
  464134:	stur	w0, [x29, #-164]
  464138:	ldur	w8, [x29, #-164]
  46413c:	stur	w8, [x29, #-108]
  464140:	ldur	x9, [x29, #-104]
  464144:	cbnz	x9, 464154 <ASN1_generate_nconf@plt+0x45854>
  464148:	mov	x8, xzr
  46414c:	str	x8, [sp, #176]
  464150:	b	464160 <ASN1_generate_nconf@plt+0x45860>
  464154:	ldur	w0, [x29, #-108]
  464158:	bl	419a70 <OSSL_STORE_INFO_type_string@plt>
  46415c:	str	x0, [sp, #176]
  464160:	ldr	x8, [sp, #176]
  464164:	stur	x8, [x29, #-120]
  464168:	ldur	x8, [x29, #-104]
  46416c:	cbnz	x8, 464204 <ASN1_generate_nconf@plt+0x45904>
  464170:	ldur	x0, [x29, #-88]
  464174:	bl	41d8e0 <OSSL_STORE_eof@plt>
  464178:	cbz	w0, 464180 <ASN1_generate_nconf@plt+0x45880>
  46417c:	b	46454c <ASN1_generate_nconf@plt+0x45c4c>
  464180:	ldur	x0, [x29, #-88]
  464184:	bl	41e520 <OSSL_STORE_error@plt>
  464188:	cbz	w0, 4641b8 <ASN1_generate_nconf@plt+0x458b8>
  46418c:	ldur	w8, [x29, #-60]
  464190:	cbz	w8, 46419c <ASN1_generate_nconf@plt+0x4589c>
  464194:	bl	41a250 <ERR_clear_error@plt>
  464198:	b	4641a8 <ASN1_generate_nconf@plt+0x458a8>
  46419c:	ldur	x8, [x29, #-152]
  4641a0:	ldr	x0, [x8]
  4641a4:	bl	41e780 <ERR_print_errors@plt>
  4641a8:	ldur	w8, [x29, #-92]
  4641ac:	add	w8, w8, #0x1
  4641b0:	stur	w8, [x29, #-92]
  4641b4:	b	46410c <ASN1_generate_nconf@plt+0x4580c>
  4641b8:	ldur	x8, [x29, #-152]
  4641bc:	ldr	x0, [x8]
  4641c0:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  4641c4:	add	x1, x1, #0xe0e
  4641c8:	bl	4196e0 <BIO_printf@plt>
  4641cc:	ldur	x8, [x29, #-152]
  4641d0:	ldr	x9, [x8]
  4641d4:	mov	x0, x9
  4641d8:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  4641dc:	add	x1, x1, #0xe57
  4641e0:	bl	4196e0 <BIO_printf@plt>
  4641e4:	ldur	x8, [x29, #-152]
  4641e8:	ldr	x9, [x8]
  4641ec:	mov	x0, x9
  4641f0:	bl	41e780 <ERR_print_errors@plt>
  4641f4:	ldur	w10, [x29, #-92]
  4641f8:	add	w10, w10, #0x1
  4641fc:	stur	w10, [x29, #-92]
  464200:	b	46454c <ASN1_generate_nconf@plt+0x45c4c>
  464204:	ldur	w8, [x29, #-108]
  464208:	cmp	w8, #0x1
  46420c:	b.ne	464274 <ASN1_generate_nconf@plt+0x45974>  // b.any
  464210:	ldur	x0, [x29, #-104]
  464214:	bl	41ad60 <OSSL_STORE_INFO_get0_NAME@plt>
  464218:	stur	x0, [x29, #-128]
  46421c:	ldur	x0, [x29, #-104]
  464220:	bl	41aae0 <OSSL_STORE_INFO_get0_NAME_description@plt>
  464224:	stur	x0, [x29, #-136]
  464228:	ldur	w0, [x29, #-64]
  46422c:	ldur	x8, [x29, #-160]
  464230:	ldr	x1, [x8]
  464234:	ldur	w3, [x29, #-96]
  464238:	ldur	x4, [x29, #-120]
  46423c:	ldur	x5, [x29, #-128]
  464240:	adrp	x2, 490000 <ASN1_generate_nconf@plt+0x71700>
  464244:	add	x2, x2, #0xe7e
  464248:	bl	4645a4 <ASN1_generate_nconf@plt+0x45ca4>
  46424c:	ldur	x8, [x29, #-136]
  464250:	cbz	x8, 464270 <ASN1_generate_nconf@plt+0x45970>
  464254:	ldur	w0, [x29, #-64]
  464258:	ldur	x8, [x29, #-160]
  46425c:	ldr	x1, [x8]
  464260:	ldur	x3, [x29, #-136]
  464264:	adrp	x2, 482000 <ASN1_generate_nconf@plt+0x63700>
  464268:	add	x2, x2, #0x34f
  46426c:	bl	4645a4 <ASN1_generate_nconf@plt+0x45ca4>
  464270:	b	464294 <ASN1_generate_nconf@plt+0x45994>
  464274:	ldur	w0, [x29, #-64]
  464278:	ldur	x8, [x29, #-160]
  46427c:	ldr	x1, [x8]
  464280:	ldur	w3, [x29, #-96]
  464284:	ldur	x4, [x29, #-120]
  464288:	adrp	x2, 490000 <ASN1_generate_nconf@plt+0x71700>
  46428c:	add	x2, x2, #0xe8a
  464290:	bl	4645a4 <ASN1_generate_nconf@plt+0x45ca4>
  464294:	ldur	w8, [x29, #-108]
  464298:	subs	w8, w8, #0x1
  46429c:	mov	w9, w8
  4642a0:	ubfx	x9, x9, #0, #32
  4642a4:	cmp	x9, #0x4
  4642a8:	str	x9, [sp, #168]
  4642ac:	b.hi	464514 <ASN1_generate_nconf@plt+0x45c14>  // b.pmore
  4642b0:	adrp	x8, 490000 <ASN1_generate_nconf@plt+0x71700>
  4642b4:	add	x8, x8, #0x828
  4642b8:	ldr	x11, [sp, #168]
  4642bc:	ldrsw	x10, [x8, x11, lsl #2]
  4642c0:	add	x9, x8, x10
  4642c4:	br	x9
  4642c8:	ldur	w8, [x29, #-60]
  4642cc:	cbz	w8, 464340 <ASN1_generate_nconf@plt+0x45a40>
  4642d0:	ldur	x0, [x29, #-104]
  4642d4:	bl	41ad60 <OSSL_STORE_INFO_get0_NAME@plt>
  4642d8:	stur	x0, [x29, #-144]
  4642dc:	ldur	x0, [x29, #-144]
  4642e0:	ldur	x1, [x29, #-24]
  4642e4:	ldur	x2, [x29, #-32]
  4642e8:	ldur	w3, [x29, #-36]
  4642ec:	ldur	w4, [x29, #-40]
  4642f0:	ldur	x5, [x29, #-48]
  4642f4:	ldur	w6, [x29, #-52]
  4642f8:	ldur	w7, [x29, #-56]
  4642fc:	ldur	w8, [x29, #-60]
  464300:	ldur	w9, [x29, #-64]
  464304:	add	w9, w9, #0x2
  464308:	ldur	x10, [x29, #-72]
  46430c:	ldur	x11, [x29, #-80]
  464310:	mov	x12, sp
  464314:	str	w8, [x12]
  464318:	mov	x12, sp
  46431c:	str	w9, [x12, #8]
  464320:	mov	x12, sp
  464324:	str	x10, [x12, #16]
  464328:	mov	x10, sp
  46432c:	str	x11, [x10, #24]
  464330:	bl	463fb4 <ASN1_generate_nconf@plt+0x456b4>
  464334:	ldur	w8, [x29, #-92]
  464338:	add	w8, w8, w0
  46433c:	stur	w8, [x29, #-92]
  464340:	b	464534 <ASN1_generate_nconf@plt+0x45c34>
  464344:	ldur	w8, [x29, #-52]
  464348:	cbz	w8, 464384 <ASN1_generate_nconf@plt+0x45a84>
  46434c:	ldur	x0, [x29, #-72]
  464350:	ldur	x8, [x29, #-104]
  464354:	str	x0, [sp, #160]
  464358:	mov	x0, x8
  46435c:	bl	41c3d0 <OSSL_STORE_INFO_get0_PARAMS@plt>
  464360:	ldr	x8, [sp, #160]
  464364:	str	x0, [sp, #152]
  464368:	mov	x0, x8
  46436c:	ldr	x1, [sp, #152]
  464370:	mov	w9, wzr
  464374:	mov	w2, w9
  464378:	mov	x10, xzr
  46437c:	mov	x3, x10
  464380:	bl	41c0c0 <EVP_PKEY_print_params@plt>
  464384:	ldur	w8, [x29, #-56]
  464388:	cbnz	w8, 4643b4 <ASN1_generate_nconf@plt+0x45ab4>
  46438c:	ldur	x0, [x29, #-72]
  464390:	ldur	x8, [x29, #-104]
  464394:	str	x0, [sp, #144]
  464398:	mov	x0, x8
  46439c:	bl	41c3d0 <OSSL_STORE_INFO_get0_PARAMS@plt>
  4643a0:	ldr	x8, [sp, #144]
  4643a4:	str	x0, [sp, #136]
  4643a8:	mov	x0, x8
  4643ac:	ldr	x1, [sp, #136]
  4643b0:	bl	41e020 <PEM_write_bio_Parameters@plt>
  4643b4:	b	464534 <ASN1_generate_nconf@plt+0x45c34>
  4643b8:	ldur	w8, [x29, #-52]
  4643bc:	cbz	w8, 4643f8 <ASN1_generate_nconf@plt+0x45af8>
  4643c0:	ldur	x0, [x29, #-72]
  4643c4:	ldur	x8, [x29, #-104]
  4643c8:	str	x0, [sp, #128]
  4643cc:	mov	x0, x8
  4643d0:	bl	41bc30 <OSSL_STORE_INFO_get0_PKEY@plt>
  4643d4:	ldr	x8, [sp, #128]
  4643d8:	str	x0, [sp, #120]
  4643dc:	mov	x0, x8
  4643e0:	ldr	x1, [sp, #120]
  4643e4:	mov	w9, wzr
  4643e8:	mov	w2, w9
  4643ec:	mov	x10, xzr
  4643f0:	mov	x3, x10
  4643f4:	bl	41ac80 <EVP_PKEY_print_private@plt>
  4643f8:	ldur	w8, [x29, #-56]
  4643fc:	cbnz	w8, 464448 <ASN1_generate_nconf@plt+0x45b48>
  464400:	ldur	x0, [x29, #-72]
  464404:	ldur	x8, [x29, #-104]
  464408:	str	x0, [sp, #112]
  46440c:	mov	x0, x8
  464410:	bl	41bc30 <OSSL_STORE_INFO_get0_PKEY@plt>
  464414:	ldr	x8, [sp, #112]
  464418:	str	x0, [sp, #104]
  46441c:	mov	x0, x8
  464420:	ldr	x1, [sp, #104]
  464424:	mov	x9, xzr
  464428:	mov	x2, x9
  46442c:	mov	x3, x9
  464430:	str	x3, [sp, #96]
  464434:	mov	w10, wzr
  464438:	mov	w4, w10
  46443c:	mov	x5, x9
  464440:	ldr	x6, [sp, #96]
  464444:	bl	41e880 <PEM_write_bio_PrivateKey@plt>
  464448:	b	464534 <ASN1_generate_nconf@plt+0x45c34>
  46444c:	ldur	w8, [x29, #-52]
  464450:	cbz	w8, 46447c <ASN1_generate_nconf@plt+0x45b7c>
  464454:	ldur	x0, [x29, #-72]
  464458:	ldur	x8, [x29, #-104]
  46445c:	str	x0, [sp, #88]
  464460:	mov	x0, x8
  464464:	bl	41bcc0 <OSSL_STORE_INFO_get0_CERT@plt>
  464468:	ldr	x8, [sp, #88]
  46446c:	str	x0, [sp, #80]
  464470:	mov	x0, x8
  464474:	ldr	x1, [sp, #80]
  464478:	bl	41d8d0 <X509_print@plt>
  46447c:	ldur	w8, [x29, #-56]
  464480:	cbnz	w8, 4644ac <ASN1_generate_nconf@plt+0x45bac>
  464484:	ldur	x0, [x29, #-72]
  464488:	ldur	x8, [x29, #-104]
  46448c:	str	x0, [sp, #72]
  464490:	mov	x0, x8
  464494:	bl	41bcc0 <OSSL_STORE_INFO_get0_CERT@plt>
  464498:	ldr	x8, [sp, #72]
  46449c:	str	x0, [sp, #64]
  4644a0:	mov	x0, x8
  4644a4:	ldr	x1, [sp, #64]
  4644a8:	bl	41ab30 <PEM_write_bio_X509@plt>
  4644ac:	b	464534 <ASN1_generate_nconf@plt+0x45c34>
  4644b0:	ldur	w8, [x29, #-52]
  4644b4:	cbz	w8, 4644e0 <ASN1_generate_nconf@plt+0x45be0>
  4644b8:	ldur	x0, [x29, #-72]
  4644bc:	ldur	x8, [x29, #-104]
  4644c0:	str	x0, [sp, #56]
  4644c4:	mov	x0, x8
  4644c8:	bl	419d60 <OSSL_STORE_INFO_get0_CRL@plt>
  4644cc:	ldr	x8, [sp, #56]
  4644d0:	str	x0, [sp, #48]
  4644d4:	mov	x0, x8
  4644d8:	ldr	x1, [sp, #48]
  4644dc:	bl	41d640 <X509_CRL_print@plt>
  4644e0:	ldur	w8, [x29, #-56]
  4644e4:	cbnz	w8, 464510 <ASN1_generate_nconf@plt+0x45c10>
  4644e8:	ldur	x0, [x29, #-72]
  4644ec:	ldur	x8, [x29, #-104]
  4644f0:	str	x0, [sp, #40]
  4644f4:	mov	x0, x8
  4644f8:	bl	419d60 <OSSL_STORE_INFO_get0_CRL@plt>
  4644fc:	ldr	x8, [sp, #40]
  464500:	str	x0, [sp, #32]
  464504:	mov	x0, x8
  464508:	ldr	x1, [sp, #32]
  46450c:	bl	41a490 <PEM_write_bio_X509_CRL@plt>
  464510:	b	464534 <ASN1_generate_nconf@plt+0x45c34>
  464514:	ldur	x8, [x29, #-152]
  464518:	ldr	x0, [x8]
  46451c:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  464520:	add	x1, x1, #0xe92
  464524:	bl	4196e0 <BIO_printf@plt>
  464528:	ldur	w9, [x29, #-92]
  46452c:	add	w9, w9, #0x1
  464530:	stur	w9, [x29, #-92]
  464534:	ldur	w8, [x29, #-96]
  464538:	add	w8, w8, #0x1
  46453c:	stur	w8, [x29, #-96]
  464540:	ldur	x0, [x29, #-104]
  464544:	bl	41c350 <OSSL_STORE_INFO_free@plt>
  464548:	b	46410c <ASN1_generate_nconf@plt+0x4580c>
  46454c:	ldur	w0, [x29, #-64]
  464550:	ldur	x1, [x29, #-72]
  464554:	ldur	w3, [x29, #-96]
  464558:	adrp	x2, 490000 <ASN1_generate_nconf@plt+0x71700>
  46455c:	add	x2, x2, #0xea4
  464560:	bl	4645a4 <ASN1_generate_nconf@plt+0x45ca4>
  464564:	ldur	x0, [x29, #-88]
  464568:	bl	41b7b0 <OSSL_STORE_close@plt>
  46456c:	cbnz	w0, 464588 <ASN1_generate_nconf@plt+0x45c88>
  464570:	ldur	x8, [x29, #-152]
  464574:	ldr	x0, [x8]
  464578:	bl	41e780 <ERR_print_errors@plt>
  46457c:	ldur	w9, [x29, #-92]
  464580:	add	w9, w9, #0x1
  464584:	stur	w9, [x29, #-92]
  464588:	ldur	w8, [x29, #-92]
  46458c:	stur	w8, [x29, #-4]
  464590:	ldur	w0, [x29, #-4]
  464594:	ldr	x28, [sp, #368]
  464598:	ldp	x29, x30, [sp, #352]
  46459c:	add	sp, sp, #0x180
  4645a0:	ret
  4645a4:	sub	sp, sp, #0x140
  4645a8:	stp	x29, x30, [sp, #288]
  4645ac:	str	x28, [sp, #304]
  4645b0:	add	x29, sp, #0x120
  4645b4:	sub	x8, x29, #0x38
  4645b8:	str	q7, [sp, #128]
  4645bc:	str	q6, [sp, #112]
  4645c0:	str	q5, [sp, #96]
  4645c4:	str	q4, [sp, #80]
  4645c8:	str	q3, [sp, #64]
  4645cc:	str	q2, [sp, #48]
  4645d0:	str	q1, [sp, #32]
  4645d4:	str	q0, [sp, #16]
  4645d8:	stur	x7, [x29, #-104]
  4645dc:	stur	x6, [x29, #-112]
  4645e0:	stur	x5, [x29, #-120]
  4645e4:	stur	x4, [x29, #-128]
  4645e8:	stur	x3, [x29, #-136]
  4645ec:	stur	w0, [x29, #-4]
  4645f0:	stur	x1, [x29, #-16]
  4645f4:	stur	x2, [x29, #-24]
  4645f8:	mov	w9, #0xffffff80            	// #-128
  4645fc:	stur	w9, [x29, #-28]
  464600:	mov	w9, #0xffffffd8            	// #-40
  464604:	stur	w9, [x29, #-32]
  464608:	add	x10, sp, #0x10
  46460c:	add	x10, x10, #0x80
  464610:	stur	x10, [x29, #-40]
  464614:	sub	x10, x29, #0x88
  464618:	add	x10, x10, #0x28
  46461c:	stur	x10, [x29, #-48]
  464620:	add	x10, x29, #0x20
  464624:	stur	x10, [x29, #-56]
  464628:	ldur	x0, [x29, #-16]
  46462c:	ldur	w2, [x29, #-4]
  464630:	adrp	x1, 490000 <ASN1_generate_nconf@plt+0x71700>
  464634:	add	x1, x1, #0xeb5
  464638:	adrp	x3, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  46463c:	add	x3, x3, #0xec2
  464640:	str	x8, [sp, #8]
  464644:	bl	4196e0 <BIO_printf@plt>
  464648:	ldur	x8, [x29, #-16]
  46464c:	ldur	x1, [x29, #-24]
  464650:	ldr	x10, [sp, #8]
  464654:	ldr	q0, [x10]
  464658:	ldr	q1, [x10, #16]
  46465c:	stur	q1, [x29, #-80]
  464660:	stur	q0, [x29, #-96]
  464664:	sub	x2, x29, #0x60
  464668:	str	w0, [sp, #4]
  46466c:	mov	x0, x8
  464670:	bl	41e490 <BIO_vprintf@plt>
  464674:	ldr	w9, [sp, #4]
  464678:	add	w11, w9, w0
  46467c:	stur	w11, [x29, #-60]
  464680:	ldur	w0, [x29, #-60]
  464684:	ldr	x28, [sp, #304]
  464688:	ldp	x29, x30, [sp, #288]
  46468c:	add	sp, sp, #0x140
  464690:	ret
  464694:	sub	sp, sp, #0x1a0
  464698:	stp	x29, x30, [sp, #384]
  46469c:	str	x28, [sp, #400]
  4646a0:	add	x29, sp, #0x180
  4646a4:	mov	x8, xzr
  4646a8:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4646ac:	add	x9, x9, #0xa8
  4646b0:	mov	w10, #0xffffffff            	// #-1
  4646b4:	mov	w11, #0x1                   	// #1
  4646b8:	adrp	x12, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4646bc:	add	x12, x12, #0xc0
  4646c0:	stur	w0, [x29, #-4]
  4646c4:	stur	x1, [x29, #-16]
  4646c8:	stur	x8, [x29, #-24]
  4646cc:	stur	x8, [x29, #-32]
  4646d0:	stur	x8, [x29, #-40]
  4646d4:	ldr	x9, [x9]
  4646d8:	stur	x9, [x29, #-56]
  4646dc:	stur	x8, [x29, #-64]
  4646e0:	stur	x8, [x29, #-72]
  4646e4:	stur	x8, [x29, #-88]
  4646e8:	stur	x8, [x29, #-96]
  4646ec:	stur	x8, [x29, #-104]
  4646f0:	stur	x8, [x29, #-112]
  4646f4:	stur	x8, [x29, #-120]
  4646f8:	stur	x8, [x29, #-128]
  4646fc:	stur	x8, [x29, #-136]
  464700:	stur	x8, [x29, #-144]
  464704:	stur	x8, [x29, #-152]
  464708:	stur	x8, [x29, #-160]
  46470c:	stur	x8, [x29, #-168]
  464710:	stur	x8, [x29, #-176]
  464714:	stur	x8, [x29, #-184]
  464718:	str	w10, [sp, #192]
  46471c:	str	w11, [sp, #188]
  464720:	str	wzr, [sp, #184]
  464724:	str	wzr, [sp, #180]
  464728:	str	wzr, [sp, #176]
  46472c:	str	wzr, [sp, #172]
  464730:	str	x8, [sp, #160]
  464734:	str	wzr, [sp, #156]
  464738:	str	wzr, [sp, #152]
  46473c:	str	x12, [sp, #144]
  464740:	bl	419bf0 <X509_VERIFY_PARAM_new@plt>
  464744:	str	x0, [sp, #160]
  464748:	cbnz	x0, 464750 <ASN1_generate_nconf@plt+0x45e50>
  46474c:	b	464e68 <ASN1_generate_nconf@plt+0x46568>
  464750:	ldur	w0, [x29, #-4]
  464754:	ldur	x1, [x29, #-16]
  464758:	adrp	x2, 491000 <ASN1_generate_nconf@plt+0x72700>
  46475c:	add	x2, x2, #0x570
  464760:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  464764:	stur	x0, [x29, #-48]
  464768:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  46476c:	stur	w0, [x29, #-188]
  464770:	cbz	w0, 464b7c <ASN1_generate_nconf@plt+0x4627c>
  464774:	ldur	w8, [x29, #-188]
  464778:	add	w9, w8, #0x1
  46477c:	cmp	w9, #0x1
  464780:	str	w8, [sp, #140]
  464784:	b.ls	464994 <ASN1_generate_nconf@plt+0x46094>  // b.plast
  464788:	b	46478c <ASN1_generate_nconf@plt+0x45e8c>
  46478c:	ldr	w8, [sp, #140]
  464790:	cmp	w8, #0x1
  464794:	b.eq	4649b0 <ASN1_generate_nconf@plt+0x460b0>  // b.none
  464798:	b	46479c <ASN1_generate_nconf@plt+0x45e9c>
  46479c:	ldr	w8, [sp, #140]
  4647a0:	cmp	w8, #0x2
  4647a4:	b.eq	464b30 <ASN1_generate_nconf@plt+0x46230>  // b.none
  4647a8:	b	4647ac <ASN1_generate_nconf@plt+0x45eac>
  4647ac:	ldr	w8, [sp, #140]
  4647b0:	cmp	w8, #0x3
  4647b4:	b.eq	464a08 <ASN1_generate_nconf@plt+0x46108>  // b.none
  4647b8:	b	4647bc <ASN1_generate_nconf@plt+0x45ebc>
  4647bc:	ldr	w8, [sp, #140]
  4647c0:	cmp	w8, #0x4
  4647c4:	b.eq	464a14 <ASN1_generate_nconf@plt+0x46114>  // b.none
  4647c8:	b	4647cc <ASN1_generate_nconf@plt+0x45ecc>
  4647cc:	ldr	w8, [sp, #140]
  4647d0:	cmp	w8, #0x5
  4647d4:	b.eq	464a20 <ASN1_generate_nconf@plt+0x46120>  // b.none
  4647d8:	b	4647dc <ASN1_generate_nconf@plt+0x45edc>
  4647dc:	ldr	w8, [sp, #140]
  4647e0:	cmp	w8, #0x6
  4647e4:	b.eq	464a40 <ASN1_generate_nconf@plt+0x46140>  // b.none
  4647e8:	b	4647ec <ASN1_generate_nconf@plt+0x45eec>
  4647ec:	ldr	w8, [sp, #140]
  4647f0:	cmp	w8, #0x7
  4647f4:	b.eq	464a4c <ASN1_generate_nconf@plt+0x4614c>  // b.none
  4647f8:	b	4647fc <ASN1_generate_nconf@plt+0x45efc>
  4647fc:	ldr	w8, [sp, #140]
  464800:	cmp	w8, #0x8
  464804:	b.eq	464a70 <ASN1_generate_nconf@plt+0x46170>  // b.none
  464808:	b	46480c <ASN1_generate_nconf@plt+0x45f0c>
  46480c:	ldr	w8, [sp, #140]
  464810:	cmp	w8, #0x9
  464814:	b.eq	464a7c <ASN1_generate_nconf@plt+0x4617c>  // b.none
  464818:	b	46481c <ASN1_generate_nconf@plt+0x45f1c>
  46481c:	ldr	w8, [sp, #140]
  464820:	cmp	w8, #0xa
  464824:	b.eq	464a88 <ASN1_generate_nconf@plt+0x46188>  // b.none
  464828:	b	46482c <ASN1_generate_nconf@plt+0x45f2c>
  46482c:	ldr	w8, [sp, #140]
  464830:	cmp	w8, #0xb
  464834:	b.eq	464a94 <ASN1_generate_nconf@plt+0x46194>  // b.none
  464838:	b	46483c <ASN1_generate_nconf@plt+0x45f3c>
  46483c:	ldr	w8, [sp, #140]
  464840:	cmp	w8, #0xc
  464844:	b.eq	464aa0 <ASN1_generate_nconf@plt+0x461a0>  // b.none
  464848:	b	46484c <ASN1_generate_nconf@plt+0x45f4c>
  46484c:	ldr	w8, [sp, #140]
  464850:	cmp	w8, #0xd
  464854:	b.eq	464aac <ASN1_generate_nconf@plt+0x461ac>  // b.none
  464858:	b	46485c <ASN1_generate_nconf@plt+0x45f5c>
  46485c:	ldr	w8, [sp, #140]
  464860:	cmp	w8, #0xe
  464864:	b.eq	464ab8 <ASN1_generate_nconf@plt+0x461b8>  // b.none
  464868:	b	46486c <ASN1_generate_nconf@plt+0x45f6c>
  46486c:	ldr	w8, [sp, #140]
  464870:	cmp	w8, #0xf
  464874:	b.eq	464ac4 <ASN1_generate_nconf@plt+0x461c4>  // b.none
  464878:	b	46487c <ASN1_generate_nconf@plt+0x45f7c>
  46487c:	ldr	w8, [sp, #140]
  464880:	cmp	w8, #0x10
  464884:	b.eq	464a20 <ASN1_generate_nconf@plt+0x46120>  // b.none
  464888:	b	46488c <ASN1_generate_nconf@plt+0x45f8c>
  46488c:	ldr	w8, [sp, #140]
  464890:	cmp	w8, #0x11
  464894:	b.eq	464ad0 <ASN1_generate_nconf@plt+0x461d0>  // b.none
  464898:	b	46489c <ASN1_generate_nconf@plt+0x45f9c>
  46489c:	ldr	w8, [sp, #140]
  4648a0:	cmp	w8, #0x12
  4648a4:	b.eq	464adc <ASN1_generate_nconf@plt+0x461dc>  // b.none
  4648a8:	b	4648ac <ASN1_generate_nconf@plt+0x45fac>
  4648ac:	ldr	w8, [sp, #140]
  4648b0:	cmp	w8, #0x13
  4648b4:	b.eq	464ae8 <ASN1_generate_nconf@plt+0x461e8>  // b.none
  4648b8:	b	4648bc <ASN1_generate_nconf@plt+0x45fbc>
  4648bc:	ldr	w8, [sp, #140]
  4648c0:	cmp	w8, #0x14
  4648c4:	b.eq	464af4 <ASN1_generate_nconf@plt+0x461f4>  // b.none
  4648c8:	b	4648cc <ASN1_generate_nconf@plt+0x45fcc>
  4648cc:	ldr	w8, [sp, #140]
  4648d0:	cmp	w8, #0x15
  4648d4:	b.eq	464b00 <ASN1_generate_nconf@plt+0x46200>  // b.none
  4648d8:	b	4648dc <ASN1_generate_nconf@plt+0x45fdc>
  4648dc:	ldr	w8, [sp, #140]
  4648e0:	cmp	w8, #0x16
  4648e4:	b.eq	464a20 <ASN1_generate_nconf@plt+0x46120>  // b.none
  4648e8:	b	4648ec <ASN1_generate_nconf@plt+0x45fec>
  4648ec:	ldr	w8, [sp, #140]
  4648f0:	cmp	w8, #0x17
  4648f4:	b.eq	464b0c <ASN1_generate_nconf@plt+0x4620c>  // b.none
  4648f8:	b	4648fc <ASN1_generate_nconf@plt+0x45ffc>
  4648fc:	ldr	w8, [sp, #140]
  464900:	cmp	w8, #0x18
  464904:	b.eq	464b18 <ASN1_generate_nconf@plt+0x46218>  // b.none
  464908:	b	46490c <ASN1_generate_nconf@plt+0x4600c>
  46490c:	ldr	w8, [sp, #140]
  464910:	cmp	w8, #0x19
  464914:	b.eq	464b24 <ASN1_generate_nconf@plt+0x46224>  // b.none
  464918:	b	46491c <ASN1_generate_nconf@plt+0x4601c>
  46491c:	ldr	w8, [sp, #140]
  464920:	cmp	w8, #0x1a
  464924:	b.eq	464b3c <ASN1_generate_nconf@plt+0x4623c>  // b.none
  464928:	b	46492c <ASN1_generate_nconf@plt+0x4602c>
  46492c:	ldr	w8, [sp, #140]
  464930:	cmp	w8, #0x5dc
  464934:	b.eq	464a58 <ASN1_generate_nconf@plt+0x46158>  // b.none
  464938:	b	46493c <ASN1_generate_nconf@plt+0x4603c>
  46493c:	ldr	w8, [sp, #140]
  464940:	subs	w9, w8, #0x5dd
  464944:	cmp	w9, #0x1
  464948:	b.ls	464a5c <ASN1_generate_nconf@plt+0x4615c>  // b.plast
  46494c:	b	464950 <ASN1_generate_nconf@plt+0x46050>
  464950:	ldr	w8, [sp, #140]
  464954:	cmp	w8, #0x5df
  464958:	b.eq	464a58 <ASN1_generate_nconf@plt+0x46158>  // b.none
  46495c:	b	464960 <ASN1_generate_nconf@plt+0x46060>
  464960:	ldr	w8, [sp, #140]
  464964:	cmp	w8, #0x7d0
  464968:	b.eq	464b54 <ASN1_generate_nconf@plt+0x46254>  // b.none
  46496c:	b	464970 <ASN1_generate_nconf@plt+0x46070>
  464970:	ldr	w8, [sp, #140]
  464974:	subs	w9, w8, #0x7d1
  464978:	cmp	w9, #0x1d
  46497c:	b.ls	464b58 <ASN1_generate_nconf@plt+0x46258>  // b.plast
  464980:	b	464984 <ASN1_generate_nconf@plt+0x46084>
  464984:	ldr	w8, [sp, #140]
  464988:	cmp	w8, #0x7ef
  46498c:	b.eq	464b54 <ASN1_generate_nconf@plt+0x46254>  // b.none
  464990:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464994:	ldr	x8, [sp, #144]
  464998:	ldr	x0, [x8]
  46499c:	ldur	x2, [x29, #-48]
  4649a0:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  4649a4:	add	x1, x1, #0x466
  4649a8:	bl	4196e0 <BIO_printf@plt>
  4649ac:	b	464e68 <ASN1_generate_nconf@plt+0x46568>
  4649b0:	adrp	x0, 491000 <ASN1_generate_nconf@plt+0x72700>
  4649b4:	add	x0, x0, #0x570
  4649b8:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  4649bc:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  4649c0:	add	x8, x8, #0x448
  4649c4:	stur	x8, [x29, #-80]
  4649c8:	ldur	x8, [x29, #-80]
  4649cc:	ldr	x8, [x8]
  4649d0:	cbz	x8, 464a00 <ASN1_generate_nconf@plt+0x46100>
  4649d4:	ldr	x8, [sp, #144]
  4649d8:	ldr	x0, [x8]
  4649dc:	ldur	x9, [x29, #-80]
  4649e0:	ldr	x2, [x9]
  4649e4:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  4649e8:	add	x1, x1, #0x34f
  4649ec:	bl	4196e0 <BIO_printf@plt>
  4649f0:	ldur	x8, [x29, #-80]
  4649f4:	add	x8, x8, #0x8
  4649f8:	stur	x8, [x29, #-80]
  4649fc:	b	4649c8 <ASN1_generate_nconf@plt+0x460c8>
  464a00:	str	wzr, [sp, #188]
  464a04:	b	464e68 <ASN1_generate_nconf@plt+0x46568>
  464a08:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  464a0c:	stur	x0, [x29, #-56]
  464a10:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464a14:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  464a18:	stur	x0, [x29, #-72]
  464a1c:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464a20:	ldr	w8, [sp, #192]
  464a24:	mov	w9, #0xffffffff            	// #-1
  464a28:	cmp	w8, w9
  464a2c:	b.eq	464a34 <ASN1_generate_nconf@plt+0x46134>  // b.none
  464a30:	b	464994 <ASN1_generate_nconf@plt+0x46094>
  464a34:	ldur	w8, [x29, #-188]
  464a38:	str	w8, [sp, #192]
  464a3c:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464a40:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  464a44:	stur	x0, [x29, #-96]
  464a48:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464a4c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  464a50:	stur	x0, [x29, #-104]
  464a54:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464a58:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464a5c:	ldur	w0, [x29, #-188]
  464a60:	bl	46a49c <ASN1_generate_nconf@plt+0x4bb9c>
  464a64:	cbnz	w0, 464a6c <ASN1_generate_nconf@plt+0x4616c>
  464a68:	b	464e68 <ASN1_generate_nconf@plt+0x46568>
  464a6c:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464a70:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  464a74:	stur	x0, [x29, #-112]
  464a78:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464a7c:	mov	w8, #0x1                   	// #1
  464a80:	str	w8, [sp, #184]
  464a84:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464a88:	mov	w8, #0x1                   	// #1
  464a8c:	str	w8, [sp, #180]
  464a90:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464a94:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  464a98:	stur	x0, [x29, #-120]
  464a9c:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464aa0:	mov	w8, #0x1                   	// #1
  464aa4:	str	w8, [sp, #156]
  464aa8:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464aac:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  464ab0:	stur	x0, [x29, #-128]
  464ab4:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464ab8:	mov	w8, #0x1                   	// #1
  464abc:	str	w8, [sp, #152]
  464ac0:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464ac4:	mov	w8, #0x1                   	// #1
  464ac8:	str	w8, [sp, #176]
  464acc:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464ad0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  464ad4:	stur	x0, [x29, #-136]
  464ad8:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464adc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  464ae0:	stur	x0, [x29, #-144]
  464ae4:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464ae8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  464aec:	stur	x0, [x29, #-152]
  464af0:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464af4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  464af8:	stur	x0, [x29, #-160]
  464afc:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464b00:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  464b04:	stur	x0, [x29, #-168]
  464b08:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464b0c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  464b10:	stur	x0, [x29, #-176]
  464b14:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464b18:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  464b1c:	stur	x0, [x29, #-32]
  464b20:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464b24:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  464b28:	stur	x0, [x29, #-40]
  464b2c:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464b30:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  464b34:	stur	x0, [x29, #-64]
  464b38:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464b3c:	bl	472534 <ASN1_generate_nconf@plt+0x53c34>
  464b40:	sub	x1, x29, #0xb8
  464b44:	bl	471348 <ASN1_generate_nconf@plt+0x52a48>
  464b48:	cbnz	w0, 464b50 <ASN1_generate_nconf@plt+0x46250>
  464b4c:	b	464994 <ASN1_generate_nconf@plt+0x46094>
  464b50:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464b54:	b	464b78 <ASN1_generate_nconf@plt+0x46278>
  464b58:	ldur	w0, [x29, #-188]
  464b5c:	ldr	x1, [sp, #160]
  464b60:	bl	471ab8 <ASN1_generate_nconf@plt+0x531b8>
  464b64:	cbnz	w0, 464b6c <ASN1_generate_nconf@plt+0x4626c>
  464b68:	b	464e68 <ASN1_generate_nconf@plt+0x46568>
  464b6c:	ldr	w8, [sp, #172]
  464b70:	add	w8, w8, #0x1
  464b74:	str	w8, [sp, #172]
  464b78:	b	464768 <ASN1_generate_nconf@plt+0x45e68>
  464b7c:	ldr	w8, [sp, #192]
  464b80:	mov	w9, #0xffffffff            	// #-1
  464b84:	cmp	w8, w9
  464b88:	b.eq	464b94 <ASN1_generate_nconf@plt+0x46294>  // b.none
  464b8c:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  464b90:	cbz	w0, 464b98 <ASN1_generate_nconf@plt+0x46298>
  464b94:	b	464994 <ASN1_generate_nconf@plt+0x46094>
  464b98:	ldr	w8, [sp, #192]
  464b9c:	cmp	w8, #0x10
  464ba0:	b.ne	464be0 <ASN1_generate_nconf@plt+0x462e0>  // b.any
  464ba4:	ldur	x8, [x29, #-144]
  464ba8:	cbz	x8, 464be0 <ASN1_generate_nconf@plt+0x462e0>
  464bac:	ldur	x0, [x29, #-144]
  464bb0:	mov	x8, xzr
  464bb4:	mov	x1, x8
  464bb8:	sub	x2, x29, #0x58
  464bbc:	mov	x3, x8
  464bc0:	bl	46b49c <ASN1_generate_nconf@plt+0x4cb9c>
  464bc4:	cbnz	w0, 464be0 <ASN1_generate_nconf@plt+0x462e0>
  464bc8:	ldr	x8, [sp, #144]
  464bcc:	ldr	x0, [x8]
  464bd0:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  464bd4:	add	x1, x1, #0xd3
  464bd8:	bl	4196e0 <BIO_printf@plt>
  464bdc:	b	464e68 <ASN1_generate_nconf@plt+0x46568>
  464be0:	ldur	x0, [x29, #-56]
  464be4:	bl	464ea0 <ASN1_generate_nconf@plt+0x465a0>
  464be8:	stur	x0, [x29, #-24]
  464bec:	ldur	x8, [x29, #-56]
  464bf0:	adrp	x9, 4b1000 <stdin@@GLIBC_2.17+0x10>
  464bf4:	add	x9, x9, #0xa8
  464bf8:	ldr	x9, [x9]
  464bfc:	cmp	x8, x9
  464c00:	b.eq	464c14 <ASN1_generate_nconf@plt+0x46314>  // b.none
  464c04:	ldur	x0, [x29, #-24]
  464c08:	bl	46bb64 <ASN1_generate_nconf@plt+0x4d264>
  464c0c:	cbnz	w0, 464c14 <ASN1_generate_nconf@plt+0x46314>
  464c10:	b	464e68 <ASN1_generate_nconf@plt+0x46568>
  464c14:	ldr	w8, [sp, #192]
  464c18:	cmp	w8, #0x5
  464c1c:	b.ne	464c88 <ASN1_generate_nconf@plt+0x46388>  // b.any
  464c20:	ldr	w8, [sp, #172]
  464c24:	cbz	w8, 464c2c <ASN1_generate_nconf@plt+0x4632c>
  464c28:	b	464994 <ASN1_generate_nconf@plt+0x46094>
  464c2c:	ldur	x8, [x29, #-96]
  464c30:	cbz	x8, 464c40 <ASN1_generate_nconf@plt+0x46340>
  464c34:	ldur	x8, [x29, #-104]
  464c38:	cbz	x8, 464c40 <ASN1_generate_nconf@plt+0x46340>
  464c3c:	b	464994 <ASN1_generate_nconf@plt+0x46094>
  464c40:	ldur	x0, [x29, #-96]
  464c44:	ldur	x1, [x29, #-104]
  464c48:	ldur	x2, [x29, #-184]
  464c4c:	ldur	x3, [x29, #-112]
  464c50:	ldr	w4, [sp, #184]
  464c54:	ldr	w5, [sp, #180]
  464c58:	ldur	x6, [x29, #-120]
  464c5c:	ldur	x7, [x29, #-128]
  464c60:	ldr	w8, [sp, #176]
  464c64:	mov	x9, sp
  464c68:	str	w8, [x9]
  464c6c:	bl	464f80 <ASN1_generate_nconf@plt+0x46680>
  464c70:	cmp	w0, #0x0
  464c74:	cset	w8, ne  // ne = any
  464c78:	eor	w8, w8, #0x1
  464c7c:	and	w8, w8, #0x1
  464c80:	str	w8, [sp, #188]
  464c84:	b	464e68 <ASN1_generate_nconf@plt+0x46568>
  464c88:	ldr	w8, [sp, #192]
  464c8c:	cmp	w8, #0x10
  464c90:	b.ne	464d60 <ASN1_generate_nconf@plt+0x46460>  // b.any
  464c94:	ldr	w8, [sp, #172]
  464c98:	cbz	w8, 464ca0 <ASN1_generate_nconf@plt+0x463a0>
  464c9c:	b	464994 <ASN1_generate_nconf@plt+0x46094>
  464ca0:	ldur	x8, [x29, #-120]
  464ca4:	cbz	x8, 464cb4 <ASN1_generate_nconf@plt+0x463b4>
  464ca8:	ldur	x8, [x29, #-136]
  464cac:	cbz	x8, 464cb4 <ASN1_generate_nconf@plt+0x463b4>
  464cb0:	b	464994 <ASN1_generate_nconf@plt+0x46094>
  464cb4:	ldur	x8, [x29, #-120]
  464cb8:	cbnz	x8, 464cd0 <ASN1_generate_nconf@plt+0x463d0>
  464cbc:	ldur	x8, [x29, #-24]
  464cc0:	cbz	x8, 464ccc <ASN1_generate_nconf@plt+0x463cc>
  464cc4:	ldr	w8, [sp, #156]
  464cc8:	cbz	w8, 464cd0 <ASN1_generate_nconf@plt+0x463d0>
  464ccc:	b	464994 <ASN1_generate_nconf@plt+0x46094>
  464cd0:	ldur	x0, [x29, #-24]
  464cd4:	ldur	x1, [x29, #-72]
  464cd8:	ldur	x2, [x29, #-64]
  464cdc:	ldur	x3, [x29, #-136]
  464ce0:	ldur	x4, [x29, #-88]
  464ce4:	ldur	x5, [x29, #-152]
  464ce8:	ldur	x6, [x29, #-184]
  464cec:	ldur	x7, [x29, #-160]
  464cf0:	ldur	x8, [x29, #-168]
  464cf4:	ldur	x9, [x29, #-112]
  464cf8:	ldur	x10, [x29, #-120]
  464cfc:	ldr	w11, [sp, #156]
  464d00:	ldur	x12, [x29, #-128]
  464d04:	ldr	w13, [sp, #152]
  464d08:	ldr	w14, [sp, #176]
  464d0c:	mov	x15, sp
  464d10:	str	x8, [x15]
  464d14:	mov	x8, sp
  464d18:	str	x9, [x8, #8]
  464d1c:	mov	x8, sp
  464d20:	str	x10, [x8, #16]
  464d24:	mov	x8, sp
  464d28:	str	w11, [x8, #24]
  464d2c:	mov	x8, sp
  464d30:	str	x12, [x8, #32]
  464d34:	mov	x8, sp
  464d38:	str	w13, [x8, #40]
  464d3c:	mov	x8, sp
  464d40:	str	w14, [x8, #48]
  464d44:	bl	46510c <ASN1_generate_nconf@plt+0x4680c>
  464d48:	cmp	w0, #0x0
  464d4c:	cset	w11, ne  // ne = any
  464d50:	eor	w11, w11, #0x1
  464d54:	and	w11, w11, #0x1
  464d58:	str	w11, [sp, #188]
  464d5c:	b	464e68 <ASN1_generate_nconf@plt+0x46568>
  464d60:	ldr	w8, [sp, #192]
  464d64:	cmp	w8, #0x16
  464d68:	b.ne	464e64 <ASN1_generate_nconf@plt+0x46564>  // b.any
  464d6c:	ldur	x8, [x29, #-120]
  464d70:	cbz	x8, 464dbc <ASN1_generate_nconf@plt+0x464bc>
  464d74:	ldur	x8, [x29, #-136]
  464d78:	cbz	x8, 464d8c <ASN1_generate_nconf@plt+0x4648c>
  464d7c:	ldur	x8, [x29, #-96]
  464d80:	cbnz	x8, 464d8c <ASN1_generate_nconf@plt+0x4648c>
  464d84:	ldur	x8, [x29, #-104]
  464d88:	cbz	x8, 464dc0 <ASN1_generate_nconf@plt+0x464c0>
  464d8c:	ldur	x8, [x29, #-96]
  464d90:	cbz	x8, 464da4 <ASN1_generate_nconf@plt+0x464a4>
  464d94:	ldur	x8, [x29, #-136]
  464d98:	cbnz	x8, 464da4 <ASN1_generate_nconf@plt+0x464a4>
  464d9c:	ldur	x8, [x29, #-104]
  464da0:	cbz	x8, 464dc0 <ASN1_generate_nconf@plt+0x464c0>
  464da4:	ldur	x8, [x29, #-104]
  464da8:	cbz	x8, 464dbc <ASN1_generate_nconf@plt+0x464bc>
  464dac:	ldur	x8, [x29, #-136]
  464db0:	cbnz	x8, 464dbc <ASN1_generate_nconf@plt+0x464bc>
  464db4:	ldur	x8, [x29, #-96]
  464db8:	cbz	x8, 464dc0 <ASN1_generate_nconf@plt+0x464c0>
  464dbc:	b	464994 <ASN1_generate_nconf@plt+0x46094>
  464dc0:	ldur	x0, [x29, #-96]
  464dc4:	ldur	x1, [x29, #-104]
  464dc8:	ldur	x2, [x29, #-136]
  464dcc:	ldur	x3, [x29, #-120]
  464dd0:	ldr	w4, [sp, #156]
  464dd4:	ldur	x5, [x29, #-176]
  464dd8:	ldur	x6, [x29, #-32]
  464ddc:	ldur	x7, [x29, #-40]
  464de0:	ldr	w8, [sp, #172]
  464de4:	str	x0, [sp, #128]
  464de8:	str	x1, [sp, #120]
  464dec:	str	x2, [sp, #112]
  464df0:	str	x3, [sp, #104]
  464df4:	str	w4, [sp, #100]
  464df8:	str	x5, [sp, #88]
  464dfc:	str	x6, [sp, #80]
  464e00:	str	x7, [sp, #72]
  464e04:	cbz	w8, 464e14 <ASN1_generate_nconf@plt+0x46514>
  464e08:	ldr	x8, [sp, #160]
  464e0c:	str	x8, [sp, #64]
  464e10:	b	464e1c <ASN1_generate_nconf@plt+0x4651c>
  464e14:	mov	x8, xzr
  464e18:	str	x8, [sp, #64]
  464e1c:	ldr	x8, [sp, #64]
  464e20:	ldr	x0, [sp, #128]
  464e24:	ldr	x1, [sp, #120]
  464e28:	ldr	x2, [sp, #112]
  464e2c:	ldr	x3, [sp, #104]
  464e30:	ldr	w4, [sp, #100]
  464e34:	ldr	x5, [sp, #88]
  464e38:	ldr	x6, [sp, #80]
  464e3c:	ldr	x7, [sp, #72]
  464e40:	mov	x9, sp
  464e44:	str	x8, [x9]
  464e48:	bl	465388 <ASN1_generate_nconf@plt+0x46a88>
  464e4c:	cmp	w0, #0x0
  464e50:	cset	w10, ne  // ne = any
  464e54:	eor	w10, w10, #0x1
  464e58:	and	w10, w10, #0x1
  464e5c:	str	w10, [sp, #188]
  464e60:	b	464e68 <ASN1_generate_nconf@plt+0x46568>
  464e64:	b	464994 <ASN1_generate_nconf@plt+0x46094>
  464e68:	ldr	x0, [sp, #160]
  464e6c:	bl	419dd0 <X509_VERIFY_PARAM_free@plt>
  464e70:	ldur	x0, [x29, #-24]
  464e74:	bl	419f10 <NCONF_free@plt>
  464e78:	ldur	x0, [x29, #-88]
  464e7c:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  464e80:	add	x1, x1, #0xec
  464e84:	mov	w2, #0x143                 	// #323
  464e88:	bl	41b180 <CRYPTO_free@plt>
  464e8c:	ldr	w0, [sp, #188]
  464e90:	ldr	x28, [sp, #400]
  464e94:	ldp	x29, x30, [sp, #384]
  464e98:	add	sp, sp, #0x1a0
  464e9c:	ret
  464ea0:	sub	sp, sp, #0x40
  464ea4:	stp	x29, x30, [sp, #48]
  464ea8:	add	x29, sp, #0x30
  464eac:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  464eb0:	add	x8, x8, #0xc0
  464eb4:	stur	x0, [x29, #-8]
  464eb8:	ldur	x0, [x29, #-8]
  464ebc:	str	x8, [sp, #8]
  464ec0:	bl	46ba20 <ASN1_generate_nconf@plt+0x4d120>
  464ec4:	stur	x0, [x29, #-16]
  464ec8:	ldur	x8, [x29, #-16]
  464ecc:	cbz	x8, 464f70 <ASN1_generate_nconf@plt+0x46670>
  464ed0:	ldr	x8, [sp, #8]
  464ed4:	ldr	x0, [x8]
  464ed8:	ldur	x2, [x29, #-8]
  464edc:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  464ee0:	add	x1, x1, #0x2ed
  464ee4:	bl	4196e0 <BIO_printf@plt>
  464ee8:	ldur	x8, [x29, #-16]
  464eec:	mov	x0, x8
  464ef0:	mov	x8, xzr
  464ef4:	mov	x1, x8
  464ef8:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  464efc:	add	x2, x2, #0x315
  464f00:	bl	41cfe0 <NCONF_get_string@plt>
  464f04:	str	x0, [sp, #24]
  464f08:	ldr	x8, [sp, #24]
  464f0c:	cbz	x8, 464f54 <ASN1_generate_nconf@plt+0x46654>
  464f10:	ldr	x0, [sp, #24]
  464f14:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  464f18:	add	x1, x1, #0x45a
  464f1c:	bl	41b160 <BIO_new_file@plt>
  464f20:	str	x0, [sp, #16]
  464f24:	ldr	x8, [sp, #16]
  464f28:	cbnz	x8, 464f3c <ASN1_generate_nconf@plt+0x4663c>
  464f2c:	ldr	x8, [sp, #8]
  464f30:	ldr	x0, [x8]
  464f34:	bl	41e780 <ERR_print_errors@plt>
  464f38:	b	464f50 <ASN1_generate_nconf@plt+0x46650>
  464f3c:	ldr	x0, [sp, #16]
  464f40:	bl	41ce40 <OBJ_create_objects@plt>
  464f44:	ldr	x8, [sp, #16]
  464f48:	mov	x0, x8
  464f4c:	bl	41cde0 <BIO_free_all@plt>
  464f50:	b	464f58 <ASN1_generate_nconf@plt+0x46658>
  464f54:	bl	41a250 <ERR_clear_error@plt>
  464f58:	ldur	x0, [x29, #-16]
  464f5c:	bl	46bc2c <ASN1_generate_nconf@plt+0x4d32c>
  464f60:	cbnz	w0, 464f70 <ASN1_generate_nconf@plt+0x46670>
  464f64:	ldr	x8, [sp, #8]
  464f68:	ldr	x0, [x8]
  464f6c:	bl	41e780 <ERR_print_errors@plt>
  464f70:	ldur	x0, [x29, #-16]
  464f74:	ldp	x29, x30, [sp, #48]
  464f78:	add	sp, sp, #0x40
  464f7c:	ret
  464f80:	sub	sp, sp, #0x70
  464f84:	stp	x29, x30, [sp, #96]
  464f88:	add	x29, sp, #0x60
  464f8c:	ldr	w8, [x29, #16]
  464f90:	mov	x9, xzr
  464f94:	stur	x0, [x29, #-8]
  464f98:	stur	x1, [x29, #-16]
  464f9c:	stur	x2, [x29, #-24]
  464fa0:	stur	x3, [x29, #-32]
  464fa4:	stur	w4, [x29, #-36]
  464fa8:	stur	w5, [x29, #-40]
  464fac:	str	x6, [sp, #48]
  464fb0:	str	x7, [sp, #40]
  464fb4:	str	w8, [sp, #36]
  464fb8:	str	wzr, [sp, #32]
  464fbc:	str	x9, [sp, #24]
  464fc0:	str	x9, [sp, #16]
  464fc4:	str	x9, [sp, #8]
  464fc8:	str	x9, [sp]
  464fcc:	ldr	x9, [sp, #48]
  464fd0:	cbz	x9, 465008 <ASN1_generate_nconf@plt+0x46708>
  464fd4:	ldr	x0, [sp, #48]
  464fd8:	mov	w1, #0x72                  	// #114
  464fdc:	mov	w2, #0x4                   	// #4
  464fe0:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  464fe4:	str	x0, [sp, #16]
  464fe8:	cbnz	x0, 464ff0 <ASN1_generate_nconf@plt+0x466f0>
  464fec:	b	4650cc <ASN1_generate_nconf@plt+0x467cc>
  464ff0:	ldr	x0, [sp, #16]
  464ff4:	mov	x8, xzr
  464ff8:	mov	x1, x8
  464ffc:	bl	419950 <d2i_TS_REQ_bio@plt>
  465000:	str	x0, [sp, #24]
  465004:	b	46504c <ASN1_generate_nconf@plt+0x4674c>
  465008:	ldur	x8, [x29, #-16]
  46500c:	cbnz	x8, 46502c <ASN1_generate_nconf@plt+0x4672c>
  465010:	ldur	x0, [x29, #-8]
  465014:	mov	w1, #0x72                  	// #114
  465018:	mov	w2, #0x4                   	// #4
  46501c:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  465020:	str	x0, [sp, #8]
  465024:	cbnz	x0, 46502c <ASN1_generate_nconf@plt+0x4672c>
  465028:	b	4650cc <ASN1_generate_nconf@plt+0x467cc>
  46502c:	ldr	x0, [sp, #8]
  465030:	ldur	x1, [x29, #-16]
  465034:	ldur	x2, [x29, #-24]
  465038:	ldur	x3, [x29, #-32]
  46503c:	ldur	w4, [x29, #-36]
  465040:	ldur	w5, [x29, #-40]
  465044:	bl	46550c <ASN1_generate_nconf@plt+0x46c0c>
  465048:	str	x0, [sp, #24]
  46504c:	ldr	x8, [sp, #24]
  465050:	cbnz	x8, 465058 <ASN1_generate_nconf@plt+0x46758>
  465054:	b	4650cc <ASN1_generate_nconf@plt+0x467cc>
  465058:	ldr	w8, [sp, #36]
  46505c:	cbz	w8, 465094 <ASN1_generate_nconf@plt+0x46794>
  465060:	ldr	x0, [sp, #40]
  465064:	mov	w1, #0x77                  	// #119
  465068:	mov	w2, #0x8001                	// #32769
  46506c:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  465070:	str	x0, [sp]
  465074:	cbnz	x0, 46507c <ASN1_generate_nconf@plt+0x4677c>
  465078:	b	4650cc <ASN1_generate_nconf@plt+0x467cc>
  46507c:	ldr	x0, [sp]
  465080:	ldr	x1, [sp, #24]
  465084:	bl	41d700 <TS_REQ_print_bio@plt>
  465088:	cbnz	w0, 465090 <ASN1_generate_nconf@plt+0x46790>
  46508c:	b	4650cc <ASN1_generate_nconf@plt+0x467cc>
  465090:	b	4650c4 <ASN1_generate_nconf@plt+0x467c4>
  465094:	ldr	x0, [sp, #40]
  465098:	mov	w1, #0x77                  	// #119
  46509c:	mov	w2, #0x4                   	// #4
  4650a0:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  4650a4:	str	x0, [sp]
  4650a8:	cbnz	x0, 4650b0 <ASN1_generate_nconf@plt+0x467b0>
  4650ac:	b	4650cc <ASN1_generate_nconf@plt+0x467cc>
  4650b0:	ldr	x0, [sp]
  4650b4:	ldr	x1, [sp, #24]
  4650b8:	bl	41ac30 <i2d_TS_REQ_bio@plt>
  4650bc:	cbnz	w0, 4650c4 <ASN1_generate_nconf@plt+0x467c4>
  4650c0:	b	4650cc <ASN1_generate_nconf@plt+0x467cc>
  4650c4:	mov	w8, #0x1                   	// #1
  4650c8:	str	w8, [sp, #32]
  4650cc:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4650d0:	add	x8, x8, #0xc0
  4650d4:	ldr	x0, [x8]
  4650d8:	bl	41e780 <ERR_print_errors@plt>
  4650dc:	ldr	x0, [sp, #16]
  4650e0:	bl	41cde0 <BIO_free_all@plt>
  4650e4:	ldr	x0, [sp, #8]
  4650e8:	bl	41cde0 <BIO_free_all@plt>
  4650ec:	ldr	x0, [sp]
  4650f0:	bl	41cde0 <BIO_free_all@plt>
  4650f4:	ldr	x0, [sp, #24]
  4650f8:	bl	41a6b0 <TS_REQ_free@plt>
  4650fc:	ldr	w0, [sp, #32]
  465100:	ldp	x29, x30, [sp, #96]
  465104:	add	sp, sp, #0x70
  465108:	ret
  46510c:	sub	sp, sp, #0xe0
  465110:	stp	x29, x30, [sp, #208]
  465114:	add	x29, sp, #0xd0
  465118:	ldr	x8, [x29, #16]
  46511c:	ldr	x9, [x29, #24]
  465120:	ldr	x10, [x29, #32]
  465124:	ldr	w11, [x29, #40]
  465128:	ldr	x12, [x29, #48]
  46512c:	ldr	w13, [x29, #56]
  465130:	ldr	w14, [x29, #64]
  465134:	mov	x15, xzr
  465138:	adrp	x16, 4b1000 <stdin@@GLIBC_2.17+0x10>
  46513c:	add	x16, x16, #0xc0
  465140:	stur	x0, [x29, #-8]
  465144:	stur	x1, [x29, #-16]
  465148:	stur	x2, [x29, #-24]
  46514c:	stur	x3, [x29, #-32]
  465150:	stur	x4, [x29, #-40]
  465154:	stur	x5, [x29, #-48]
  465158:	stur	x6, [x29, #-56]
  46515c:	stur	x7, [x29, #-64]
  465160:	stur	x8, [x29, #-72]
  465164:	stur	x9, [x29, #-80]
  465168:	stur	x10, [x29, #-88]
  46516c:	stur	w11, [x29, #-92]
  465170:	str	x12, [sp, #104]
  465174:	str	w13, [sp, #100]
  465178:	str	w14, [sp, #96]
  46517c:	str	wzr, [sp, #92]
  465180:	str	x15, [sp, #80]
  465184:	str	x15, [sp, #72]
  465188:	str	x15, [sp, #64]
  46518c:	str	x15, [sp, #56]
  465190:	str	x15, [sp, #48]
  465194:	str	x15, [sp, #40]
  465198:	ldur	x8, [x29, #-88]
  46519c:	str	x16, [sp, #16]
  4651a0:	cbz	x8, 4651f0 <ASN1_generate_nconf@plt+0x468f0>
  4651a4:	ldur	x0, [x29, #-88]
  4651a8:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  4651ac:	add	x1, x1, #0x9f4
  4651b0:	bl	41b160 <BIO_new_file@plt>
  4651b4:	str	x0, [sp, #72]
  4651b8:	cbnz	x0, 4651c0 <ASN1_generate_nconf@plt+0x468c0>
  4651bc:	b	46533c <ASN1_generate_nconf@plt+0x46a3c>
  4651c0:	ldur	w8, [x29, #-92]
  4651c4:	cbz	w8, 4651d8 <ASN1_generate_nconf@plt+0x468d8>
  4651c8:	ldr	x0, [sp, #72]
  4651cc:	bl	465af0 <ASN1_generate_nconf@plt+0x471f0>
  4651d0:	str	x0, [sp, #80]
  4651d4:	b	4651ec <ASN1_generate_nconf@plt+0x468ec>
  4651d8:	ldr	x0, [sp, #72]
  4651dc:	mov	x8, xzr
  4651e0:	mov	x1, x8
  4651e4:	bl	41bdc0 <d2i_TS_RESP_bio@plt>
  4651e8:	str	x0, [sp, #80]
  4651ec:	b	465264 <ASN1_generate_nconf@plt+0x46964>
  4651f0:	ldur	x0, [x29, #-8]
  4651f4:	ldur	x1, [x29, #-16]
  4651f8:	ldur	x2, [x29, #-24]
  4651fc:	ldur	x3, [x29, #-32]
  465200:	ldur	x4, [x29, #-40]
  465204:	ldur	x5, [x29, #-48]
  465208:	ldur	x6, [x29, #-56]
  46520c:	ldur	x7, [x29, #-64]
  465210:	ldur	x8, [x29, #-72]
  465214:	ldur	x9, [x29, #-80]
  465218:	mov	x10, sp
  46521c:	str	x8, [x10]
  465220:	mov	x8, sp
  465224:	str	x9, [x8, #8]
  465228:	bl	465bf4 <ASN1_generate_nconf@plt+0x472f4>
  46522c:	str	x0, [sp, #80]
  465230:	ldr	x8, [sp, #80]
  465234:	cbz	x8, 465250 <ASN1_generate_nconf@plt+0x46950>
  465238:	ldr	x8, [sp, #16]
  46523c:	ldr	x0, [x8]
  465240:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  465244:	add	x1, x1, #0x425
  465248:	bl	4196e0 <BIO_printf@plt>
  46524c:	b	465264 <ASN1_generate_nconf@plt+0x46964>
  465250:	ldr	x8, [sp, #16]
  465254:	ldr	x0, [x8]
  465258:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  46525c:	add	x1, x1, #0x443
  465260:	bl	4196e0 <BIO_printf@plt>
  465264:	ldr	x8, [sp, #80]
  465268:	cbnz	x8, 465270 <ASN1_generate_nconf@plt+0x46970>
  46526c:	b	46533c <ASN1_generate_nconf@plt+0x46a3c>
  465270:	ldr	w8, [sp, #96]
  465274:	cbz	w8, 4652d8 <ASN1_generate_nconf@plt+0x469d8>
  465278:	ldr	x0, [sp, #104]
  46527c:	mov	w1, #0x77                  	// #119
  465280:	mov	w2, #0x8001                	// #32769
  465284:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  465288:	str	x0, [sp, #40]
  46528c:	cbnz	x0, 465294 <ASN1_generate_nconf@plt+0x46994>
  465290:	b	46533c <ASN1_generate_nconf@plt+0x46a3c>
  465294:	ldr	w8, [sp, #100]
  465298:	cbz	w8, 4652c0 <ASN1_generate_nconf@plt+0x469c0>
  46529c:	ldr	x0, [sp, #80]
  4652a0:	bl	419630 <TS_RESP_get_tst_info@plt>
  4652a4:	str	x0, [sp, #32]
  4652a8:	ldr	x0, [sp, #40]
  4652ac:	ldr	x1, [sp, #32]
  4652b0:	bl	41cb10 <TS_TST_INFO_print_bio@plt>
  4652b4:	cbnz	w0, 4652bc <ASN1_generate_nconf@plt+0x469bc>
  4652b8:	b	46533c <ASN1_generate_nconf@plt+0x46a3c>
  4652bc:	b	4652d4 <ASN1_generate_nconf@plt+0x469d4>
  4652c0:	ldr	x0, [sp, #40]
  4652c4:	ldr	x1, [sp, #80]
  4652c8:	bl	41a4d0 <TS_RESP_print_bio@plt>
  4652cc:	cbnz	w0, 4652d4 <ASN1_generate_nconf@plt+0x469d4>
  4652d0:	b	46533c <ASN1_generate_nconf@plt+0x46a3c>
  4652d4:	b	465334 <ASN1_generate_nconf@plt+0x46a34>
  4652d8:	ldr	x0, [sp, #104]
  4652dc:	mov	w1, #0x77                  	// #119
  4652e0:	mov	w2, #0x4                   	// #4
  4652e4:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  4652e8:	str	x0, [sp, #40]
  4652ec:	cbnz	x0, 4652f4 <ASN1_generate_nconf@plt+0x469f4>
  4652f0:	b	46533c <ASN1_generate_nconf@plt+0x46a3c>
  4652f4:	ldr	w8, [sp, #100]
  4652f8:	cbz	w8, 465320 <ASN1_generate_nconf@plt+0x46a20>
  4652fc:	ldr	x0, [sp, #80]
  465300:	bl	41e500 <TS_RESP_get_token@plt>
  465304:	str	x0, [sp, #24]
  465308:	ldr	x0, [sp, #40]
  46530c:	ldr	x1, [sp, #24]
  465310:	bl	41dc40 <i2d_PKCS7_bio@plt>
  465314:	cbnz	w0, 46531c <ASN1_generate_nconf@plt+0x46a1c>
  465318:	b	46533c <ASN1_generate_nconf@plt+0x46a3c>
  46531c:	b	465334 <ASN1_generate_nconf@plt+0x46a34>
  465320:	ldr	x0, [sp, #40]
  465324:	ldr	x1, [sp, #80]
  465328:	bl	419b20 <i2d_TS_RESP_bio@plt>
  46532c:	cbnz	w0, 465334 <ASN1_generate_nconf@plt+0x46a34>
  465330:	b	46533c <ASN1_generate_nconf@plt+0x46a3c>
  465334:	mov	w8, #0x1                   	// #1
  465338:	str	w8, [sp, #92]
  46533c:	ldr	x8, [sp, #16]
  465340:	ldr	x0, [x8]
  465344:	bl	41e780 <ERR_print_errors@plt>
  465348:	ldr	x0, [sp, #72]
  46534c:	bl	41cde0 <BIO_free_all@plt>
  465350:	ldr	x0, [sp, #64]
  465354:	bl	41cde0 <BIO_free_all@plt>
  465358:	ldr	x0, [sp, #56]
  46535c:	bl	41cde0 <BIO_free_all@plt>
  465360:	ldr	x0, [sp, #48]
  465364:	bl	41cde0 <BIO_free_all@plt>
  465368:	ldr	x0, [sp, #40]
  46536c:	bl	41cde0 <BIO_free_all@plt>
  465370:	ldr	x0, [sp, #80]
  465374:	bl	41e120 <TS_RESP_free@plt>
  465378:	ldr	w0, [sp, #92]
  46537c:	ldp	x29, x30, [sp, #208]
  465380:	add	sp, sp, #0xe0
  465384:	ret
  465388:	sub	sp, sp, #0x80
  46538c:	stp	x29, x30, [sp, #112]
  465390:	add	x29, sp, #0x70
  465394:	ldr	x8, [x29, #16]
  465398:	mov	x9, xzr
  46539c:	adrp	x10, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  4653a0:	add	x10, x10, #0x9f4
  4653a4:	stur	x0, [x29, #-8]
  4653a8:	stur	x1, [x29, #-16]
  4653ac:	stur	x2, [x29, #-24]
  4653b0:	stur	x3, [x29, #-32]
  4653b4:	stur	w4, [x29, #-36]
  4653b8:	stur	x5, [x29, #-48]
  4653bc:	str	x6, [sp, #56]
  4653c0:	str	x7, [sp, #48]
  4653c4:	str	x8, [sp, #40]
  4653c8:	str	x9, [sp, #32]
  4653cc:	str	x9, [sp, #24]
  4653d0:	str	x9, [sp, #16]
  4653d4:	str	x9, [sp, #8]
  4653d8:	str	wzr, [sp, #4]
  4653dc:	ldur	x0, [x29, #-32]
  4653e0:	mov	x1, x10
  4653e4:	bl	41b160 <BIO_new_file@plt>
  4653e8:	str	x0, [sp, #32]
  4653ec:	cbnz	x0, 4653f4 <ASN1_generate_nconf@plt+0x46af4>
  4653f0:	b	465498 <ASN1_generate_nconf@plt+0x46b98>
  4653f4:	ldur	w8, [x29, #-36]
  4653f8:	cbz	w8, 46541c <ASN1_generate_nconf@plt+0x46b1c>
  4653fc:	ldr	x0, [sp, #32]
  465400:	mov	x8, xzr
  465404:	mov	x1, x8
  465408:	bl	41b2e0 <d2i_PKCS7_bio@plt>
  46540c:	str	x0, [sp, #24]
  465410:	cbnz	x0, 465418 <ASN1_generate_nconf@plt+0x46b18>
  465414:	b	465498 <ASN1_generate_nconf@plt+0x46b98>
  465418:	b	465438 <ASN1_generate_nconf@plt+0x46b38>
  46541c:	ldr	x0, [sp, #32]
  465420:	mov	x8, xzr
  465424:	mov	x1, x8
  465428:	bl	41bdc0 <d2i_TS_RESP_bio@plt>
  46542c:	str	x0, [sp, #16]
  465430:	cbnz	x0, 465438 <ASN1_generate_nconf@plt+0x46b38>
  465434:	b	465498 <ASN1_generate_nconf@plt+0x46b98>
  465438:	ldur	x0, [x29, #-8]
  46543c:	ldur	x1, [x29, #-16]
  465440:	ldur	x2, [x29, #-24]
  465444:	ldur	x3, [x29, #-48]
  465448:	ldr	x4, [sp, #56]
  46544c:	ldr	x5, [sp, #48]
  465450:	ldr	x6, [sp, #40]
  465454:	bl	466128 <ASN1_generate_nconf@plt+0x47828>
  465458:	str	x0, [sp, #8]
  46545c:	cbnz	x0, 465464 <ASN1_generate_nconf@plt+0x46b64>
  465460:	b	465498 <ASN1_generate_nconf@plt+0x46b98>
  465464:	ldur	w8, [x29, #-36]
  465468:	cbz	w8, 465480 <ASN1_generate_nconf@plt+0x46b80>
  46546c:	ldr	x0, [sp, #8]
  465470:	ldr	x1, [sp, #24]
  465474:	bl	41b280 <TS_RESP_verify_token@plt>
  465478:	str	w0, [sp]
  46547c:	b	465490 <ASN1_generate_nconf@plt+0x46b90>
  465480:	ldr	x0, [sp, #8]
  465484:	ldr	x1, [sp, #16]
  465488:	bl	41d6b0 <TS_RESP_verify_response@plt>
  46548c:	str	w0, [sp]
  465490:	ldr	w8, [sp]
  465494:	str	w8, [sp, #4]
  465498:	adrp	x0, 491000 <ASN1_generate_nconf@plt+0x72700>
  46549c:	add	x0, x0, #0x50e
  4654a0:	bl	41e150 <printf@plt>
  4654a4:	ldr	w8, [sp, #4]
  4654a8:	cbz	w8, 4654bc <ASN1_generate_nconf@plt+0x46bbc>
  4654ac:	adrp	x0, 495000 <ASN1_generate_nconf@plt+0x76700>
  4654b0:	add	x0, x0, #0x156
  4654b4:	bl	41e150 <printf@plt>
  4654b8:	b	4654dc <ASN1_generate_nconf@plt+0x46bdc>
  4654bc:	adrp	x0, 491000 <ASN1_generate_nconf@plt+0x72700>
  4654c0:	add	x0, x0, #0x51d
  4654c4:	bl	41e150 <printf@plt>
  4654c8:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4654cc:	add	x8, x8, #0xc0
  4654d0:	ldr	x8, [x8]
  4654d4:	mov	x0, x8
  4654d8:	bl	41e780 <ERR_print_errors@plt>
  4654dc:	ldr	x0, [sp, #32]
  4654e0:	bl	41cde0 <BIO_free_all@plt>
  4654e4:	ldr	x0, [sp, #24]
  4654e8:	bl	41dcc0 <PKCS7_free@plt>
  4654ec:	ldr	x0, [sp, #16]
  4654f0:	bl	41e120 <TS_RESP_free@plt>
  4654f4:	ldr	x0, [sp, #8]
  4654f8:	bl	41e100 <TS_VERIFY_CTX_free@plt>
  4654fc:	ldr	w0, [sp, #4]
  465500:	ldp	x29, x30, [sp, #112]
  465504:	add	sp, sp, #0x80
  465508:	ret
  46550c:	sub	sp, sp, #0x80
  465510:	stp	x29, x30, [sp, #112]
  465514:	add	x29, sp, #0x70
  465518:	mov	x8, xzr
  46551c:	stur	x0, [x29, #-8]
  465520:	stur	x1, [x29, #-16]
  465524:	stur	x2, [x29, #-24]
  465528:	stur	x3, [x29, #-32]
  46552c:	stur	w4, [x29, #-36]
  465530:	stur	w5, [x29, #-40]
  465534:	stur	wzr, [x29, #-44]
  465538:	str	x8, [sp, #56]
  46553c:	str	x8, [sp, #40]
  465540:	str	x8, [sp, #32]
  465544:	str	x8, [sp, #24]
  465548:	str	x8, [sp, #16]
  46554c:	str	x8, [sp, #8]
  465550:	ldur	x8, [x29, #-24]
  465554:	cbnz	x8, 465570 <ASN1_generate_nconf@plt+0x46c70>
  465558:	adrp	x0, 477000 <ASN1_generate_nconf@plt+0x58700>
  46555c:	add	x0, x0, #0xc6b
  465560:	bl	41a960 <EVP_get_digestbyname@plt>
  465564:	stur	x0, [x29, #-24]
  465568:	cbnz	x0, 465570 <ASN1_generate_nconf@plt+0x46c70>
  46556c:	b	4656e0 <ASN1_generate_nconf@plt+0x46de0>
  465570:	bl	41d7f0 <TS_REQ_new@plt>
  465574:	str	x0, [sp, #56]
  465578:	cbnz	x0, 465580 <ASN1_generate_nconf@plt+0x46c80>
  46557c:	b	4656e0 <ASN1_generate_nconf@plt+0x46de0>
  465580:	ldr	x0, [sp, #56]
  465584:	mov	x1, #0x1                   	// #1
  465588:	bl	41af90 <TS_REQ_set_version@plt>
  46558c:	cbnz	w0, 465594 <ASN1_generate_nconf@plt+0x46c94>
  465590:	b	4656e0 <ASN1_generate_nconf@plt+0x46de0>
  465594:	bl	41a220 <TS_MSG_IMPRINT_new@plt>
  465598:	str	x0, [sp, #40]
  46559c:	cbnz	x0, 4655a4 <ASN1_generate_nconf@plt+0x46ca4>
  4655a0:	b	4656e0 <ASN1_generate_nconf@plt+0x46de0>
  4655a4:	bl	41c5e0 <X509_ALGOR_new@plt>
  4655a8:	str	x0, [sp, #32]
  4655ac:	cbnz	x0, 4655b4 <ASN1_generate_nconf@plt+0x46cb4>
  4655b0:	b	4656e0 <ASN1_generate_nconf@plt+0x46de0>
  4655b4:	ldur	x0, [x29, #-24]
  4655b8:	bl	419600 <EVP_MD_type@plt>
  4655bc:	bl	41dd00 <OBJ_nid2obj@plt>
  4655c0:	ldr	x8, [sp, #32]
  4655c4:	str	x0, [x8]
  4655c8:	cbnz	x0, 4655d0 <ASN1_generate_nconf@plt+0x46cd0>
  4655cc:	b	4656e0 <ASN1_generate_nconf@plt+0x46de0>
  4655d0:	bl	41d6f0 <ASN1_TYPE_new@plt>
  4655d4:	ldr	x8, [sp, #32]
  4655d8:	str	x0, [x8, #8]
  4655dc:	cbnz	x0, 4655e4 <ASN1_generate_nconf@plt+0x46ce4>
  4655e0:	b	4656e0 <ASN1_generate_nconf@plt+0x46de0>
  4655e4:	ldr	x8, [sp, #32]
  4655e8:	ldr	x8, [x8, #8]
  4655ec:	mov	w9, #0x5                   	// #5
  4655f0:	str	w9, [x8]
  4655f4:	ldr	x0, [sp, #40]
  4655f8:	ldr	x1, [sp, #32]
  4655fc:	bl	41da90 <TS_MSG_IMPRINT_set_algo@plt>
  465600:	cbnz	w0, 465608 <ASN1_generate_nconf@plt+0x46d08>
  465604:	b	4656e0 <ASN1_generate_nconf@plt+0x46de0>
  465608:	ldur	x0, [x29, #-8]
  46560c:	ldur	x1, [x29, #-16]
  465610:	ldur	x2, [x29, #-24]
  465614:	add	x3, sp, #0x18
  465618:	bl	465768 <ASN1_generate_nconf@plt+0x46e68>
  46561c:	str	w0, [sp, #52]
  465620:	cbnz	w0, 465628 <ASN1_generate_nconf@plt+0x46d28>
  465624:	b	4656e0 <ASN1_generate_nconf@plt+0x46de0>
  465628:	ldr	x0, [sp, #40]
  46562c:	ldr	x1, [sp, #24]
  465630:	ldr	w2, [sp, #52]
  465634:	bl	419870 <TS_MSG_IMPRINT_set_msg@plt>
  465638:	cbnz	w0, 465640 <ASN1_generate_nconf@plt+0x46d40>
  46563c:	b	4656e0 <ASN1_generate_nconf@plt+0x46de0>
  465640:	ldr	x0, [sp, #56]
  465644:	ldr	x1, [sp, #40]
  465648:	bl	419650 <TS_REQ_set_msg_imprint@plt>
  46564c:	cbnz	w0, 465654 <ASN1_generate_nconf@plt+0x46d54>
  465650:	b	4656e0 <ASN1_generate_nconf@plt+0x46de0>
  465654:	ldur	x8, [x29, #-32]
  465658:	cbz	x8, 465670 <ASN1_generate_nconf@plt+0x46d70>
  46565c:	ldur	x0, [x29, #-32]
  465660:	bl	46591c <ASN1_generate_nconf@plt+0x4701c>
  465664:	str	x0, [sp, #16]
  465668:	cbnz	x0, 465670 <ASN1_generate_nconf@plt+0x46d70>
  46566c:	b	4656e0 <ASN1_generate_nconf@plt+0x46de0>
  465670:	ldr	x8, [sp, #16]
  465674:	cbz	x8, 46568c <ASN1_generate_nconf@plt+0x46d8c>
  465678:	ldr	x0, [sp, #56]
  46567c:	ldr	x1, [sp, #16]
  465680:	bl	41d1a0 <TS_REQ_set_policy_id@plt>
  465684:	cbnz	w0, 46568c <ASN1_generate_nconf@plt+0x46d8c>
  465688:	b	4656e0 <ASN1_generate_nconf@plt+0x46de0>
  46568c:	ldur	w8, [x29, #-36]
  465690:	cbnz	w8, 4656a8 <ASN1_generate_nconf@plt+0x46da8>
  465694:	mov	w0, #0x40                  	// #64
  465698:	bl	465978 <ASN1_generate_nconf@plt+0x47078>
  46569c:	str	x0, [sp, #8]
  4656a0:	cbnz	x0, 4656a8 <ASN1_generate_nconf@plt+0x46da8>
  4656a4:	b	4656e0 <ASN1_generate_nconf@plt+0x46de0>
  4656a8:	ldr	x8, [sp, #8]
  4656ac:	cbz	x8, 4656c4 <ASN1_generate_nconf@plt+0x46dc4>
  4656b0:	ldr	x0, [sp, #56]
  4656b4:	ldr	x1, [sp, #8]
  4656b8:	bl	41b430 <TS_REQ_set_nonce@plt>
  4656bc:	cbnz	w0, 4656c4 <ASN1_generate_nconf@plt+0x46dc4>
  4656c0:	b	4656e0 <ASN1_generate_nconf@plt+0x46de0>
  4656c4:	ldr	x0, [sp, #56]
  4656c8:	ldur	w1, [x29, #-40]
  4656cc:	bl	41e370 <TS_REQ_set_cert_req@plt>
  4656d0:	cbnz	w0, 4656d8 <ASN1_generate_nconf@plt+0x46dd8>
  4656d4:	b	4656e0 <ASN1_generate_nconf@plt+0x46de0>
  4656d8:	mov	w8, #0x1                   	// #1
  4656dc:	stur	w8, [x29, #-44]
  4656e0:	ldur	w8, [x29, #-44]
  4656e4:	cbnz	w8, 465724 <ASN1_generate_nconf@plt+0x46e24>
  4656e8:	ldr	x0, [sp, #56]
  4656ec:	bl	41a6b0 <TS_REQ_free@plt>
  4656f0:	mov	x8, xzr
  4656f4:	str	x8, [sp, #56]
  4656f8:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4656fc:	add	x8, x8, #0xc0
  465700:	ldr	x0, [x8]
  465704:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  465708:	add	x1, x1, #0x398
  46570c:	str	x8, [sp]
  465710:	bl	4196e0 <BIO_printf@plt>
  465714:	ldr	x8, [sp]
  465718:	ldr	x9, [x8]
  46571c:	mov	x0, x9
  465720:	bl	41e780 <ERR_print_errors@plt>
  465724:	ldr	x0, [sp, #40]
  465728:	bl	41a520 <TS_MSG_IMPRINT_free@plt>
  46572c:	ldr	x0, [sp, #32]
  465730:	bl	41b940 <X509_ALGOR_free@plt>
  465734:	ldr	x0, [sp, #24]
  465738:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  46573c:	add	x1, x1, #0xec
  465740:	mov	w2, #0x1da                 	// #474
  465744:	bl	41b180 <CRYPTO_free@plt>
  465748:	ldr	x0, [sp, #16]
  46574c:	bl	41d4b0 <ASN1_OBJECT_free@plt>
  465750:	ldr	x0, [sp, #8]
  465754:	bl	41b7a0 <ASN1_INTEGER_free@plt>
  465758:	ldr	x0, [sp, #56]
  46575c:	ldp	x29, x30, [sp, #112]
  465760:	add	sp, sp, #0x80
  465764:	ret
  465768:	stp	x29, x30, [sp, #-32]!
  46576c:	str	x28, [sp, #16]
  465770:	mov	x29, sp
  465774:	sub	sp, sp, #0x1, lsl #12
  465778:	sub	sp, sp, #0x50
  46577c:	mov	x8, xzr
  465780:	stur	x0, [x29, #-16]
  465784:	stur	x1, [x29, #-24]
  465788:	stur	x2, [x29, #-32]
  46578c:	stur	x3, [x29, #-40]
  465790:	stur	wzr, [x29, #-48]
  465794:	stur	x8, [x29, #-56]
  465798:	ldur	x0, [x29, #-32]
  46579c:	bl	41aca0 <EVP_MD_size@plt>
  4657a0:	stur	w0, [x29, #-44]
  4657a4:	ldur	w9, [x29, #-44]
  4657a8:	cmp	w9, #0x0
  4657ac:	cset	w9, ge  // ge = tcont
  4657b0:	tbnz	w9, #0, 4657bc <ASN1_generate_nconf@plt+0x46ebc>
  4657b4:	stur	wzr, [x29, #-4]
  4657b8:	b	465904 <ASN1_generate_nconf@plt+0x47004>
  4657bc:	ldur	x8, [x29, #-16]
  4657c0:	cbz	x8, 465874 <ASN1_generate_nconf@plt+0x46f74>
  4657c4:	bl	41be40 <EVP_MD_CTX_new@plt>
  4657c8:	stur	x0, [x29, #-56]
  4657cc:	ldur	x8, [x29, #-56]
  4657d0:	cbnz	x8, 4657dc <ASN1_generate_nconf@plt+0x46edc>
  4657d4:	stur	wzr, [x29, #-4]
  4657d8:	b	465904 <ASN1_generate_nconf@plt+0x47004>
  4657dc:	ldur	w0, [x29, #-44]
  4657e0:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  4657e4:	add	x1, x1, #0x3b0
  4657e8:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  4657ec:	ldur	x8, [x29, #-40]
  4657f0:	str	x0, [x8]
  4657f4:	ldur	x0, [x29, #-56]
  4657f8:	ldur	x1, [x29, #-32]
  4657fc:	bl	41dfe0 <EVP_DigestInit@plt>
  465800:	cbnz	w0, 465808 <ASN1_generate_nconf@plt+0x46f08>
  465804:	b	4658f4 <ASN1_generate_nconf@plt+0x46ff4>
  465808:	ldur	x0, [x29, #-16]
  46580c:	add	x1, sp, #0x18
  465810:	mov	w2, #0x1000                	// #4096
  465814:	bl	41ceb0 <BIO_read@plt>
  465818:	str	w0, [sp, #20]
  46581c:	cmp	w0, #0x0
  465820:	cset	w8, le
  465824:	tbnz	w8, #0, 465844 <ASN1_generate_nconf@plt+0x46f44>
  465828:	ldur	x0, [x29, #-56]
  46582c:	ldrsw	x2, [sp, #20]
  465830:	add	x1, sp, #0x18
  465834:	bl	41af60 <EVP_DigestUpdate@plt>
  465838:	cbnz	w0, 465840 <ASN1_generate_nconf@plt+0x46f40>
  46583c:	b	4658f4 <ASN1_generate_nconf@plt+0x46ff4>
  465840:	b	465808 <ASN1_generate_nconf@plt+0x46f08>
  465844:	ldur	x0, [x29, #-56]
  465848:	ldur	x8, [x29, #-40]
  46584c:	ldr	x1, [x8]
  465850:	mov	x8, xzr
  465854:	mov	x2, x8
  465858:	bl	41b540 <EVP_DigestFinal@plt>
  46585c:	cbnz	w0, 465864 <ASN1_generate_nconf@plt+0x46f64>
  465860:	b	4658f4 <ASN1_generate_nconf@plt+0x46ff4>
  465864:	ldur	x0, [x29, #-32]
  465868:	bl	41aca0 <EVP_MD_size@plt>
  46586c:	stur	w0, [x29, #-44]
  465870:	b	4658ec <ASN1_generate_nconf@plt+0x46fec>
  465874:	ldur	x0, [x29, #-24]
  465878:	add	x1, sp, #0x8
  46587c:	bl	41d030 <OPENSSL_hexstr2buf@plt>
  465880:	ldur	x8, [x29, #-40]
  465884:	str	x0, [x8]
  465888:	ldur	x8, [x29, #-40]
  46588c:	ldr	x8, [x8]
  465890:	cbz	x8, 4658a4 <ASN1_generate_nconf@plt+0x46fa4>
  465894:	ldursw	x8, [x29, #-44]
  465898:	ldr	x9, [sp, #8]
  46589c:	cmp	x8, x9
  4658a0:	b.eq	4658ec <ASN1_generate_nconf@plt+0x46fec>  // b.none
  4658a4:	ldur	x8, [x29, #-40]
  4658a8:	ldr	x0, [x8]
  4658ac:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  4658b0:	add	x1, x1, #0xec
  4658b4:	mov	w2, #0x200                 	// #512
  4658b8:	bl	41b180 <CRYPTO_free@plt>
  4658bc:	ldur	x8, [x29, #-40]
  4658c0:	mov	x9, xzr
  4658c4:	str	x9, [x8]
  4658c8:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4658cc:	add	x8, x8, #0xc0
  4658d0:	ldr	x0, [x8]
  4658d4:	ldur	w2, [x29, #-44]
  4658d8:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  4658dc:	add	x1, x1, #0x3be
  4658e0:	bl	4196e0 <BIO_printf@plt>
  4658e4:	stur	wzr, [x29, #-4]
  4658e8:	b	465904 <ASN1_generate_nconf@plt+0x47004>
  4658ec:	ldur	w8, [x29, #-44]
  4658f0:	stur	w8, [x29, #-48]
  4658f4:	ldur	x0, [x29, #-56]
  4658f8:	bl	41d650 <EVP_MD_CTX_free@plt>
  4658fc:	ldur	w8, [x29, #-48]
  465900:	stur	w8, [x29, #-4]
  465904:	ldur	w0, [x29, #-4]
  465908:	add	sp, sp, #0x1, lsl #12
  46590c:	add	sp, sp, #0x50
  465910:	ldr	x28, [sp, #16]
  465914:	ldp	x29, x30, [sp], #32
  465918:	ret
  46591c:	sub	sp, sp, #0x20
  465920:	stp	x29, x30, [sp, #16]
  465924:	add	x29, sp, #0x10
  465928:	mov	x8, xzr
  46592c:	mov	w9, wzr
  465930:	str	x0, [sp, #8]
  465934:	str	x8, [sp]
  465938:	ldr	x0, [sp, #8]
  46593c:	mov	w1, w9
  465940:	bl	41c450 <OBJ_txt2obj@plt>
  465944:	str	x0, [sp]
  465948:	cbnz	x0, 465968 <ASN1_generate_nconf@plt+0x47068>
  46594c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  465950:	add	x8, x8, #0xc0
  465954:	ldr	x0, [x8]
  465958:	ldr	x2, [sp, #8]
  46595c:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  465960:	add	x1, x1, #0x3e6
  465964:	bl	4196e0 <BIO_printf@plt>
  465968:	ldr	x0, [sp]
  46596c:	ldp	x29, x30, [sp, #16]
  465970:	add	sp, sp, #0x20
  465974:	ret
  465978:	sub	sp, sp, #0x50
  46597c:	stp	x29, x30, [sp, #64]
  465980:	add	x29, sp, #0x40
  465984:	mov	x8, xzr
  465988:	mov	w9, #0x8                   	// #8
  46598c:	stur	w0, [x29, #-12]
  465990:	str	x8, [sp, #24]
  465994:	ldur	w10, [x29, #-12]
  465998:	subs	w10, w10, #0x1
  46599c:	sdiv	w9, w10, w9
  4659a0:	add	w9, w9, #0x1
  4659a4:	str	w9, [sp, #20]
  4659a8:	ldr	w9, [sp, #20]
  4659ac:	cmp	w9, #0x14
  4659b0:	b.le	4659b8 <ASN1_generate_nconf@plt+0x470b8>
  4659b4:	b	465ab4 <ASN1_generate_nconf@plt+0x471b4>
  4659b8:	ldr	w1, [sp, #20]
  4659bc:	add	x0, sp, #0x20
  4659c0:	bl	41d740 <RAND_bytes@plt>
  4659c4:	cmp	w0, #0x0
  4659c8:	cset	w8, gt
  4659cc:	tbnz	w8, #0, 4659d4 <ASN1_generate_nconf@plt+0x470d4>
  4659d0:	b	465ab4 <ASN1_generate_nconf@plt+0x471b4>
  4659d4:	str	wzr, [sp, #16]
  4659d8:	ldr	w8, [sp, #16]
  4659dc:	ldr	w9, [sp, #20]
  4659e0:	mov	w10, #0x0                   	// #0
  4659e4:	cmp	w8, w9
  4659e8:	str	w10, [sp, #12]
  4659ec:	b.ge	465a10 <ASN1_generate_nconf@plt+0x47110>  // b.tcont
  4659f0:	ldrsw	x8, [sp, #16]
  4659f4:	add	x9, sp, #0x20
  4659f8:	add	x8, x9, x8
  4659fc:	ldrb	w10, [x8]
  465a00:	cmp	w10, #0x0
  465a04:	cset	w10, ne  // ne = any
  465a08:	eor	w10, w10, #0x1
  465a0c:	str	w10, [sp, #12]
  465a10:	ldr	w8, [sp, #12]
  465a14:	tbnz	w8, #0, 465a1c <ASN1_generate_nconf@plt+0x4711c>
  465a18:	b	465a2c <ASN1_generate_nconf@plt+0x4712c>
  465a1c:	ldr	w8, [sp, #16]
  465a20:	add	w8, w8, #0x1
  465a24:	str	w8, [sp, #16]
  465a28:	b	4659d8 <ASN1_generate_nconf@plt+0x470d8>
  465a2c:	bl	41b900 <ASN1_INTEGER_new@plt>
  465a30:	str	x0, [sp, #24]
  465a34:	cbnz	x0, 465a3c <ASN1_generate_nconf@plt+0x4713c>
  465a38:	b	465ab4 <ASN1_generate_nconf@plt+0x471b4>
  465a3c:	ldr	x8, [sp, #24]
  465a40:	ldr	x0, [x8, #8]
  465a44:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  465a48:	add	x1, x1, #0xec
  465a4c:	mov	w2, #0x21e                 	// #542
  465a50:	bl	41b180 <CRYPTO_free@plt>
  465a54:	ldr	w9, [sp, #20]
  465a58:	ldr	w10, [sp, #16]
  465a5c:	subs	w9, w9, w10
  465a60:	ldr	x8, [sp, #24]
  465a64:	str	w9, [x8]
  465a68:	ldr	x8, [sp, #24]
  465a6c:	ldr	w9, [x8]
  465a70:	add	w0, w9, #0x1
  465a74:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  465a78:	add	x1, x1, #0x400
  465a7c:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  465a80:	ldr	x8, [sp, #24]
  465a84:	str	x0, [x8, #8]
  465a88:	ldr	x8, [sp, #24]
  465a8c:	ldr	x0, [x8, #8]
  465a90:	ldrsw	x8, [sp, #16]
  465a94:	add	x11, sp, #0x20
  465a98:	add	x1, x11, x8
  465a9c:	ldr	x8, [sp, #24]
  465aa0:	ldrsw	x2, [x8]
  465aa4:	bl	41a7b0 <memcpy@plt>
  465aa8:	ldr	x8, [sp, #24]
  465aac:	stur	x8, [x29, #-8]
  465ab0:	b	465ae0 <ASN1_generate_nconf@plt+0x471e0>
  465ab4:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  465ab8:	add	x8, x8, #0xc0
  465abc:	ldr	x0, [x8]
  465ac0:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  465ac4:	add	x1, x1, #0x40d
  465ac8:	bl	4196e0 <BIO_printf@plt>
  465acc:	ldr	x8, [sp, #24]
  465ad0:	mov	x0, x8
  465ad4:	bl	41b7a0 <ASN1_INTEGER_free@plt>
  465ad8:	mov	x8, xzr
  465adc:	stur	x8, [x29, #-8]
  465ae0:	ldur	x0, [x29, #-8]
  465ae4:	ldp	x29, x30, [sp, #64]
  465ae8:	add	sp, sp, #0x50
  465aec:	ret
  465af0:	sub	sp, sp, #0x40
  465af4:	stp	x29, x30, [sp, #48]
  465af8:	add	x29, sp, #0x30
  465afc:	mov	x8, xzr
  465b00:	mov	x1, x8
  465b04:	stur	x0, [x29, #-8]
  465b08:	stur	wzr, [x29, #-12]
  465b0c:	str	x8, [sp, #24]
  465b10:	str	x8, [sp, #16]
  465b14:	str	x8, [sp, #8]
  465b18:	str	x8, [sp]
  465b1c:	ldur	x0, [x29, #-8]
  465b20:	bl	41b2e0 <d2i_PKCS7_bio@plt>
  465b24:	str	x0, [sp, #24]
  465b28:	cbnz	x0, 465b30 <ASN1_generate_nconf@plt+0x47230>
  465b2c:	b	465bb4 <ASN1_generate_nconf@plt+0x472b4>
  465b30:	ldr	x0, [sp, #24]
  465b34:	bl	41b000 <PKCS7_to_TS_TST_INFO@plt>
  465b38:	str	x0, [sp, #16]
  465b3c:	cbnz	x0, 465b44 <ASN1_generate_nconf@plt+0x47244>
  465b40:	b	465bb4 <ASN1_generate_nconf@plt+0x472b4>
  465b44:	bl	41ca30 <TS_RESP_new@plt>
  465b48:	str	x0, [sp, #8]
  465b4c:	cbnz	x0, 465b54 <ASN1_generate_nconf@plt+0x47254>
  465b50:	b	465bb4 <ASN1_generate_nconf@plt+0x472b4>
  465b54:	bl	41a6a0 <TS_STATUS_INFO_new@plt>
  465b58:	str	x0, [sp]
  465b5c:	cbnz	x0, 465b64 <ASN1_generate_nconf@plt+0x47264>
  465b60:	b	465bb4 <ASN1_generate_nconf@plt+0x472b4>
  465b64:	ldr	x0, [sp]
  465b68:	mov	w8, wzr
  465b6c:	mov	w1, w8
  465b70:	bl	41c310 <TS_STATUS_INFO_set_status@plt>
  465b74:	cbnz	w0, 465b7c <ASN1_generate_nconf@plt+0x4727c>
  465b78:	b	465bb4 <ASN1_generate_nconf@plt+0x472b4>
  465b7c:	ldr	x0, [sp, #8]
  465b80:	ldr	x1, [sp]
  465b84:	bl	41d9e0 <TS_RESP_set_status_info@plt>
  465b88:	cbnz	w0, 465b90 <ASN1_generate_nconf@plt+0x47290>
  465b8c:	b	465bb4 <ASN1_generate_nconf@plt+0x472b4>
  465b90:	ldr	x0, [sp, #8]
  465b94:	ldr	x1, [sp, #24]
  465b98:	ldr	x2, [sp, #16]
  465b9c:	bl	41b600 <TS_RESP_set_tst_info@plt>
  465ba0:	mov	x8, xzr
  465ba4:	str	x8, [sp, #24]
  465ba8:	str	x8, [sp, #16]
  465bac:	mov	w9, #0x1                   	// #1
  465bb0:	stur	w9, [x29, #-12]
  465bb4:	ldr	x0, [sp, #24]
  465bb8:	bl	41dcc0 <PKCS7_free@plt>
  465bbc:	ldr	x0, [sp, #16]
  465bc0:	bl	41a740 <TS_TST_INFO_free@plt>
  465bc4:	ldur	w8, [x29, #-12]
  465bc8:	cbnz	w8, 465bdc <ASN1_generate_nconf@plt+0x472dc>
  465bcc:	ldr	x0, [sp, #8]
  465bd0:	bl	41e120 <TS_RESP_free@plt>
  465bd4:	mov	x8, xzr
  465bd8:	str	x8, [sp, #8]
  465bdc:	ldr	x0, [sp]
  465be0:	bl	41b6a0 <TS_STATUS_INFO_free@plt>
  465be4:	ldr	x0, [sp, #8]
  465be8:	ldp	x29, x30, [sp, #48]
  465bec:	add	sp, sp, #0x40
  465bf0:	ret
  465bf4:	sub	sp, sp, #0x80
  465bf8:	stp	x29, x30, [sp, #112]
  465bfc:	add	x29, sp, #0x70
  465c00:	ldr	x8, [x29, #16]
  465c04:	ldr	x9, [x29, #24]
  465c08:	mov	x10, xzr
  465c0c:	adrp	x11, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  465c10:	add	x11, x11, #0x9f4
  465c14:	stur	x0, [x29, #-8]
  465c18:	stur	x1, [x29, #-16]
  465c1c:	stur	x2, [x29, #-24]
  465c20:	stur	x3, [x29, #-32]
  465c24:	stur	x4, [x29, #-40]
  465c28:	stur	x5, [x29, #-48]
  465c2c:	str	x6, [sp, #56]
  465c30:	str	x7, [sp, #48]
  465c34:	str	x8, [sp, #40]
  465c38:	str	x9, [sp, #32]
  465c3c:	str	wzr, [sp, #28]
  465c40:	str	x10, [sp, #16]
  465c44:	str	x10, [sp, #8]
  465c48:	str	x10, [sp]
  465c4c:	ldur	x0, [x29, #-32]
  465c50:	mov	x1, x11
  465c54:	bl	41b160 <BIO_new_file@plt>
  465c58:	str	x0, [sp, #8]
  465c5c:	cbnz	x0, 465c64 <ASN1_generate_nconf@plt+0x47364>
  465c60:	b	465e58 <ASN1_generate_nconf@plt+0x47558>
  465c64:	ldur	x0, [x29, #-8]
  465c68:	ldur	x1, [x29, #-16]
  465c6c:	bl	41def0 <TS_CONF_get_tsa_section@plt>
  465c70:	stur	x0, [x29, #-16]
  465c74:	cbnz	x0, 465c7c <ASN1_generate_nconf@plt+0x4737c>
  465c78:	b	465e58 <ASN1_generate_nconf@plt+0x47558>
  465c7c:	bl	41abf0 <TS_RESP_CTX_new@plt>
  465c80:	str	x0, [sp]
  465c84:	cbnz	x0, 465c8c <ASN1_generate_nconf@plt+0x4738c>
  465c88:	b	465e58 <ASN1_generate_nconf@plt+0x47558>
  465c8c:	ldur	x0, [x29, #-8]
  465c90:	ldur	x1, [x29, #-16]
  465c94:	ldr	x3, [sp]
  465c98:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46700>
  465c9c:	add	x2, x2, #0xe90
  465ca0:	bl	41d3e0 <TS_CONF_set_serial@plt>
  465ca4:	cbnz	w0, 465cac <ASN1_generate_nconf@plt+0x473ac>
  465ca8:	b	465e58 <ASN1_generate_nconf@plt+0x47558>
  465cac:	ldur	x0, [x29, #-8]
  465cb0:	ldur	x1, [x29, #-16]
  465cb4:	ldur	x2, [x29, #-24]
  465cb8:	bl	41d990 <TS_CONF_set_crypto_device@plt>
  465cbc:	cbnz	w0, 465cc4 <ASN1_generate_nconf@plt+0x473c4>
  465cc0:	b	465e58 <ASN1_generate_nconf@plt+0x47558>
  465cc4:	ldur	x0, [x29, #-8]
  465cc8:	ldur	x1, [x29, #-16]
  465ccc:	ldr	x2, [sp, #48]
  465cd0:	ldr	x3, [sp]
  465cd4:	bl	419ba0 <TS_CONF_set_signer_cert@plt>
  465cd8:	cbnz	w0, 465ce0 <ASN1_generate_nconf@plt+0x473e0>
  465cdc:	b	465e58 <ASN1_generate_nconf@plt+0x47558>
  465ce0:	ldur	x0, [x29, #-8]
  465ce4:	ldur	x1, [x29, #-16]
  465ce8:	ldr	x2, [sp, #40]
  465cec:	ldr	x3, [sp]
  465cf0:	bl	41a320 <TS_CONF_set_certs@plt>
  465cf4:	cbnz	w0, 465cfc <ASN1_generate_nconf@plt+0x473fc>
  465cf8:	b	465e58 <ASN1_generate_nconf@plt+0x47558>
  465cfc:	ldur	x0, [x29, #-8]
  465d00:	ldur	x1, [x29, #-16]
  465d04:	ldur	x2, [x29, #-48]
  465d08:	ldur	x3, [x29, #-40]
  465d0c:	ldr	x4, [sp]
  465d10:	bl	41d400 <TS_CONF_set_signer_key@plt>
  465d14:	cbnz	w0, 465d1c <ASN1_generate_nconf@plt+0x4741c>
  465d18:	b	465e58 <ASN1_generate_nconf@plt+0x47558>
  465d1c:	ldr	x8, [sp, #56]
  465d20:	cbz	x8, 465d3c <ASN1_generate_nconf@plt+0x4743c>
  465d24:	ldr	x0, [sp]
  465d28:	ldr	x1, [sp, #56]
  465d2c:	bl	41d730 <TS_RESP_CTX_set_signer_digest@plt>
  465d30:	cbnz	w0, 465d38 <ASN1_generate_nconf@plt+0x47438>
  465d34:	b	465e58 <ASN1_generate_nconf@plt+0x47558>
  465d38:	b	465d5c <ASN1_generate_nconf@plt+0x4745c>
  465d3c:	ldur	x0, [x29, #-8]
  465d40:	ldur	x1, [x29, #-16]
  465d44:	ldr	x3, [sp]
  465d48:	mov	x8, xzr
  465d4c:	mov	x2, x8
  465d50:	bl	4196d0 <TS_CONF_set_signer_digest@plt>
  465d54:	cbnz	w0, 465d5c <ASN1_generate_nconf@plt+0x4745c>
  465d58:	b	465e58 <ASN1_generate_nconf@plt+0x47558>
  465d5c:	ldur	x0, [x29, #-8]
  465d60:	ldur	x1, [x29, #-16]
  465d64:	ldr	x2, [sp]
  465d68:	bl	41a370 <TS_CONF_set_ess_cert_id_digest@plt>
  465d6c:	cbnz	w0, 465d74 <ASN1_generate_nconf@plt+0x47474>
  465d70:	b	465e58 <ASN1_generate_nconf@plt+0x47558>
  465d74:	ldur	x0, [x29, #-8]
  465d78:	ldur	x1, [x29, #-16]
  465d7c:	ldr	x2, [sp, #32]
  465d80:	ldr	x3, [sp]
  465d84:	bl	41d100 <TS_CONF_set_def_policy@plt>
  465d88:	cbnz	w0, 465d90 <ASN1_generate_nconf@plt+0x47490>
  465d8c:	b	465e58 <ASN1_generate_nconf@plt+0x47558>
  465d90:	ldur	x0, [x29, #-8]
  465d94:	ldur	x1, [x29, #-16]
  465d98:	ldr	x2, [sp]
  465d9c:	bl	41c270 <TS_CONF_set_policies@plt>
  465da0:	cbnz	w0, 465da8 <ASN1_generate_nconf@plt+0x474a8>
  465da4:	b	465e58 <ASN1_generate_nconf@plt+0x47558>
  465da8:	ldur	x0, [x29, #-8]
  465dac:	ldur	x1, [x29, #-16]
  465db0:	ldr	x2, [sp]
  465db4:	bl	41d380 <TS_CONF_set_digests@plt>
  465db8:	cbnz	w0, 465dc0 <ASN1_generate_nconf@plt+0x474c0>
  465dbc:	b	465e58 <ASN1_generate_nconf@plt+0x47558>
  465dc0:	ldur	x0, [x29, #-8]
  465dc4:	ldur	x1, [x29, #-16]
  465dc8:	ldr	x2, [sp]
  465dcc:	bl	41cb70 <TS_CONF_set_accuracy@plt>
  465dd0:	cbnz	w0, 465dd8 <ASN1_generate_nconf@plt+0x474d8>
  465dd4:	b	465e58 <ASN1_generate_nconf@plt+0x47558>
  465dd8:	ldur	x0, [x29, #-8]
  465ddc:	ldur	x1, [x29, #-16]
  465de0:	ldr	x2, [sp]
  465de4:	bl	41c280 <TS_CONF_set_clock_precision_digits@plt>
  465de8:	cbnz	w0, 465df0 <ASN1_generate_nconf@plt+0x474f0>
  465dec:	b	465e58 <ASN1_generate_nconf@plt+0x47558>
  465df0:	ldur	x0, [x29, #-8]
  465df4:	ldur	x1, [x29, #-16]
  465df8:	ldr	x2, [sp]
  465dfc:	bl	41d810 <TS_CONF_set_ordering@plt>
  465e00:	cbnz	w0, 465e08 <ASN1_generate_nconf@plt+0x47508>
  465e04:	b	465e58 <ASN1_generate_nconf@plt+0x47558>
  465e08:	ldur	x0, [x29, #-8]
  465e0c:	ldur	x1, [x29, #-16]
  465e10:	ldr	x2, [sp]
  465e14:	bl	41c8b0 <TS_CONF_set_tsa_name@plt>
  465e18:	cbnz	w0, 465e20 <ASN1_generate_nconf@plt+0x47520>
  465e1c:	b	465e58 <ASN1_generate_nconf@plt+0x47558>
  465e20:	ldur	x0, [x29, #-8]
  465e24:	ldur	x1, [x29, #-16]
  465e28:	ldr	x2, [sp]
  465e2c:	bl	41cc90 <TS_CONF_set_ess_cert_id_chain@plt>
  465e30:	cbnz	w0, 465e38 <ASN1_generate_nconf@plt+0x47538>
  465e34:	b	465e58 <ASN1_generate_nconf@plt+0x47558>
  465e38:	ldr	x0, [sp]
  465e3c:	ldr	x1, [sp, #8]
  465e40:	bl	41e050 <TS_RESP_create_response@plt>
  465e44:	str	x0, [sp, #16]
  465e48:	cbnz	x0, 465e50 <ASN1_generate_nconf@plt+0x47550>
  465e4c:	b	465e58 <ASN1_generate_nconf@plt+0x47558>
  465e50:	mov	w8, #0x1                   	// #1
  465e54:	str	w8, [sp, #28]
  465e58:	ldr	w8, [sp, #28]
  465e5c:	cbnz	w8, 465e70 <ASN1_generate_nconf@plt+0x47570>
  465e60:	ldr	x0, [sp, #16]
  465e64:	bl	41e120 <TS_RESP_free@plt>
  465e68:	mov	x8, xzr
  465e6c:	str	x8, [sp, #16]
  465e70:	ldr	x0, [sp]
  465e74:	bl	41c2d0 <TS_RESP_CTX_free@plt>
  465e78:	ldr	x0, [sp, #8]
  465e7c:	bl	41cde0 <BIO_free_all@plt>
  465e80:	ldr	x0, [sp, #16]
  465e84:	ldp	x29, x30, [sp, #112]
  465e88:	add	sp, sp, #0x80
  465e8c:	ret
  465e90:	sub	sp, sp, #0x30
  465e94:	stp	x29, x30, [sp, #32]
  465e98:	add	x29, sp, #0x20
  465e9c:	stur	x0, [x29, #-8]
  465ea0:	str	x1, [sp, #16]
  465ea4:	ldr	x8, [sp, #16]
  465ea8:	str	x8, [sp, #8]
  465eac:	ldr	x0, [sp, #8]
  465eb0:	bl	465f04 <ASN1_generate_nconf@plt+0x47604>
  465eb4:	str	x0, [sp]
  465eb8:	ldr	x8, [sp]
  465ebc:	cbnz	x8, 465ee8 <ASN1_generate_nconf@plt+0x475e8>
  465ec0:	ldur	x0, [x29, #-8]
  465ec4:	mov	w1, #0x2                   	// #2
  465ec8:	adrp	x2, 491000 <ASN1_generate_nconf@plt+0x72700>
  465ecc:	add	x2, x2, #0x45f
  465ed0:	bl	41d6e0 <TS_RESP_CTX_set_status_info@plt>
  465ed4:	ldur	x8, [x29, #-8]
  465ed8:	mov	x0, x8
  465edc:	mov	w1, #0x11                  	// #17
  465ee0:	bl	41c6c0 <TS_RESP_CTX_add_failure_info@plt>
  465ee4:	b	465ef4 <ASN1_generate_nconf@plt+0x475f4>
  465ee8:	ldr	x0, [sp, #8]
  465eec:	ldr	x1, [sp]
  465ef0:	bl	466068 <ASN1_generate_nconf@plt+0x47768>
  465ef4:	ldr	x0, [sp]
  465ef8:	ldp	x29, x30, [sp, #32]
  465efc:	add	sp, sp, #0x30
  465f00:	ret
  465f04:	stp	x29, x30, [sp, #-32]!
  465f08:	str	x28, [sp, #16]
  465f0c:	mov	x29, sp
  465f10:	sub	sp, sp, #0x430
  465f14:	mov	x8, xzr
  465f18:	stur	x0, [x29, #-8]
  465f1c:	stur	wzr, [x29, #-12]
  465f20:	stur	x8, [x29, #-24]
  465f24:	stur	x8, [x29, #-32]
  465f28:	stur	x8, [x29, #-40]
  465f2c:	bl	41b900 <ASN1_INTEGER_new@plt>
  465f30:	stur	x0, [x29, #-32]
  465f34:	cbnz	x0, 465f3c <ASN1_generate_nconf@plt+0x4763c>
  465f38:	b	46602c <ASN1_generate_nconf@plt+0x4772c>
  465f3c:	ldur	x0, [x29, #-8]
  465f40:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  465f44:	add	x1, x1, #0x45a
  465f48:	bl	41b160 <BIO_new_file@plt>
  465f4c:	stur	x0, [x29, #-24]
  465f50:	cbnz	x0, 465f90 <ASN1_generate_nconf@plt+0x47690>
  465f54:	bl	41a250 <ERR_clear_error@plt>
  465f58:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  465f5c:	add	x8, x8, #0xc0
  465f60:	ldr	x0, [x8]
  465f64:	ldur	x2, [x29, #-8]
  465f68:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  465f6c:	add	x1, x1, #0x486
  465f70:	bl	4196e0 <BIO_printf@plt>
  465f74:	ldur	x8, [x29, #-32]
  465f78:	mov	x0, x8
  465f7c:	mov	x1, #0x1                   	// #1
  465f80:	bl	41dd50 <ASN1_INTEGER_set@plt>
  465f84:	cbnz	w0, 465f8c <ASN1_generate_nconf@plt+0x4768c>
  465f88:	b	46602c <ASN1_generate_nconf@plt+0x4772c>
  465f8c:	b	466024 <ASN1_generate_nconf@plt+0x47724>
  465f90:	ldur	x0, [x29, #-24]
  465f94:	ldur	x1, [x29, #-32]
  465f98:	add	x2, sp, #0x8
  465f9c:	mov	w3, #0x400                 	// #1024
  465fa0:	bl	41d110 <a2i_ASN1_INTEGER@plt>
  465fa4:	cbnz	w0, 465fc8 <ASN1_generate_nconf@plt+0x476c8>
  465fa8:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  465fac:	add	x8, x8, #0xc0
  465fb0:	ldr	x0, [x8]
  465fb4:	ldur	x2, [x29, #-8]
  465fb8:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  465fbc:	add	x1, x1, #0x4cb
  465fc0:	bl	4196e0 <BIO_printf@plt>
  465fc4:	b	46602c <ASN1_generate_nconf@plt+0x4772c>
  465fc8:	ldur	x0, [x29, #-32]
  465fcc:	mov	x8, xzr
  465fd0:	mov	x1, x8
  465fd4:	bl	41aa30 <ASN1_INTEGER_to_BN@plt>
  465fd8:	stur	x0, [x29, #-40]
  465fdc:	cbnz	x0, 465fe4 <ASN1_generate_nconf@plt+0x476e4>
  465fe0:	b	46602c <ASN1_generate_nconf@plt+0x4772c>
  465fe4:	ldur	x0, [x29, #-32]
  465fe8:	bl	41b7a0 <ASN1_INTEGER_free@plt>
  465fec:	mov	x8, xzr
  465ff0:	stur	x8, [x29, #-32]
  465ff4:	ldur	x0, [x29, #-40]
  465ff8:	mov	x1, #0x1                   	// #1
  465ffc:	bl	41b200 <BN_add_word@plt>
  466000:	cbnz	w0, 466008 <ASN1_generate_nconf@plt+0x47708>
  466004:	b	46602c <ASN1_generate_nconf@plt+0x4772c>
  466008:	ldur	x0, [x29, #-40]
  46600c:	mov	x8, xzr
  466010:	mov	x1, x8
  466014:	bl	41bb80 <BN_to_ASN1_INTEGER@plt>
  466018:	stur	x0, [x29, #-32]
  46601c:	cbnz	x0, 466024 <ASN1_generate_nconf@plt+0x47724>
  466020:	b	46602c <ASN1_generate_nconf@plt+0x4772c>
  466024:	mov	w8, #0x1                   	// #1
  466028:	stur	w8, [x29, #-12]
  46602c:	ldur	w8, [x29, #-12]
  466030:	cbnz	w8, 466044 <ASN1_generate_nconf@plt+0x47744>
  466034:	ldur	x0, [x29, #-32]
  466038:	bl	41b7a0 <ASN1_INTEGER_free@plt>
  46603c:	mov	x8, xzr
  466040:	stur	x8, [x29, #-32]
  466044:	ldur	x0, [x29, #-24]
  466048:	bl	41cde0 <BIO_free_all@plt>
  46604c:	ldur	x0, [x29, #-40]
  466050:	bl	41e800 <BN_free@plt>
  466054:	ldur	x0, [x29, #-32]
  466058:	add	sp, sp, #0x430
  46605c:	ldr	x28, [sp, #16]
  466060:	ldp	x29, x30, [sp], #32
  466064:	ret
  466068:	sub	sp, sp, #0x30
  46606c:	stp	x29, x30, [sp, #32]
  466070:	add	x29, sp, #0x20
  466074:	mov	x8, xzr
  466078:	adrp	x9, 486000 <ASN1_generate_nconf@plt+0x67700>
  46607c:	add	x9, x9, #0x29f
  466080:	stur	x0, [x29, #-8]
  466084:	str	x1, [sp, #16]
  466088:	str	wzr, [sp, #12]
  46608c:	str	x8, [sp]
  466090:	ldur	x0, [x29, #-8]
  466094:	mov	x1, x9
  466098:	bl	41b160 <BIO_new_file@plt>
  46609c:	str	x0, [sp]
  4660a0:	cbnz	x0, 4660a8 <ASN1_generate_nconf@plt+0x477a8>
  4660a4:	b	4660ec <ASN1_generate_nconf@plt+0x477ec>
  4660a8:	ldr	x0, [sp]
  4660ac:	ldr	x1, [sp, #16]
  4660b0:	bl	41c630 <i2a_ASN1_INTEGER@plt>
  4660b4:	cmp	w0, #0x0
  4660b8:	cset	w8, gt
  4660bc:	tbnz	w8, #0, 4660c4 <ASN1_generate_nconf@plt+0x477c4>
  4660c0:	b	4660ec <ASN1_generate_nconf@plt+0x477ec>
  4660c4:	ldr	x0, [sp]
  4660c8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4660cc:	add	x1, x1, #0xec1
  4660d0:	bl	41a930 <BIO_puts@plt>
  4660d4:	cmp	w0, #0x0
  4660d8:	cset	w8, gt
  4660dc:	tbnz	w8, #0, 4660e4 <ASN1_generate_nconf@plt+0x477e4>
  4660e0:	b	4660ec <ASN1_generate_nconf@plt+0x477ec>
  4660e4:	mov	w8, #0x1                   	// #1
  4660e8:	str	w8, [sp, #12]
  4660ec:	ldr	w8, [sp, #12]
  4660f0:	cbnz	w8, 466110 <ASN1_generate_nconf@plt+0x47810>
  4660f4:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4660f8:	add	x8, x8, #0xc0
  4660fc:	ldr	x0, [x8]
  466100:	ldur	x2, [x29, #-8]
  466104:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  466108:	add	x1, x1, #0x4ea
  46610c:	bl	4196e0 <BIO_printf@plt>
  466110:	ldr	x0, [sp]
  466114:	bl	41cde0 <BIO_free_all@plt>
  466118:	ldr	w0, [sp, #12]
  46611c:	ldp	x29, x30, [sp, #32]
  466120:	add	sp, sp, #0x30
  466124:	ret
  466128:	sub	sp, sp, #0xb0
  46612c:	stp	x29, x30, [sp, #160]
  466130:	add	x29, sp, #0xa0
  466134:	mov	x8, xzr
  466138:	stur	x0, [x29, #-16]
  46613c:	stur	x1, [x29, #-24]
  466140:	stur	x2, [x29, #-32]
  466144:	stur	x3, [x29, #-40]
  466148:	stur	x4, [x29, #-48]
  46614c:	stur	x5, [x29, #-56]
  466150:	stur	x6, [x29, #-64]
  466154:	stur	x8, [x29, #-72]
  466158:	str	x8, [sp, #80]
  46615c:	str	x8, [sp, #72]
  466160:	str	wzr, [sp, #68]
  466164:	str	wzr, [sp, #64]
  466168:	ldur	x8, [x29, #-16]
  46616c:	cbnz	x8, 466178 <ASN1_generate_nconf@plt+0x47878>
  466170:	ldur	x8, [x29, #-24]
  466174:	cbz	x8, 466240 <ASN1_generate_nconf@plt+0x47940>
  466178:	bl	419f50 <TS_VERIFY_CTX_new@plt>
  46617c:	stur	x0, [x29, #-72]
  466180:	cbnz	x0, 466188 <ASN1_generate_nconf@plt+0x47888>
  466184:	b	466334 <ASN1_generate_nconf@plt+0x47a34>
  466188:	mov	w8, #0x42                  	// #66
  46618c:	str	w8, [sp, #64]
  466190:	ldur	x9, [x29, #-16]
  466194:	cbz	x9, 4661e8 <ASN1_generate_nconf@plt+0x478e8>
  466198:	mov	x8, xzr
  46619c:	str	x8, [sp, #56]
  4661a0:	ldr	w9, [sp, #64]
  4661a4:	orr	w9, w9, #0x10
  4661a8:	str	w9, [sp, #64]
  4661ac:	ldur	x0, [x29, #-16]
  4661b0:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  4661b4:	add	x1, x1, #0x9f4
  4661b8:	bl	41b160 <BIO_new_file@plt>
  4661bc:	str	x0, [sp, #56]
  4661c0:	cbnz	x0, 4661c8 <ASN1_generate_nconf@plt+0x478c8>
  4661c4:	b	466334 <ASN1_generate_nconf@plt+0x47a34>
  4661c8:	ldur	x0, [x29, #-72]
  4661cc:	ldr	x1, [sp, #56]
  4661d0:	bl	41b2a0 <TS_VERIFY_CTX_set_data@plt>
  4661d4:	cbnz	x0, 4661e4 <ASN1_generate_nconf@plt+0x478e4>
  4661d8:	ldr	x0, [sp, #56]
  4661dc:	bl	41cde0 <BIO_free_all@plt>
  4661e0:	b	466334 <ASN1_generate_nconf@plt+0x47a34>
  4661e4:	b	46623c <ASN1_generate_nconf@plt+0x4793c>
  4661e8:	ldur	x8, [x29, #-24]
  4661ec:	cbz	x8, 46623c <ASN1_generate_nconf@plt+0x4793c>
  4661f0:	ldur	x0, [x29, #-24]
  4661f4:	add	x1, sp, #0x30
  4661f8:	bl	41d030 <OPENSSL_hexstr2buf@plt>
  4661fc:	str	x0, [sp, #40]
  466200:	ldr	w8, [sp, #64]
  466204:	orr	w8, w8, #0x8
  466208:	str	w8, [sp, #64]
  46620c:	ldur	x0, [x29, #-72]
  466210:	ldr	x1, [sp, #40]
  466214:	ldr	x2, [sp, #48]
  466218:	bl	41c0a0 <TS_VERIFY_CTX_set_imprint@plt>
  46621c:	cbnz	x0, 46623c <ASN1_generate_nconf@plt+0x4793c>
  466220:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  466224:	add	x8, x8, #0xc0
  466228:	ldr	x0, [x8]
  46622c:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  466230:	add	x1, x1, #0x525
  466234:	bl	4196e0 <BIO_printf@plt>
  466238:	b	466334 <ASN1_generate_nconf@plt+0x47a34>
  46623c:	b	4662ac <ASN1_generate_nconf@plt+0x479ac>
  466240:	ldur	x8, [x29, #-32]
  466244:	cbz	x8, 4662a0 <ASN1_generate_nconf@plt+0x479a0>
  466248:	ldur	x0, [x29, #-32]
  46624c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  466250:	add	x1, x1, #0x9f4
  466254:	bl	41b160 <BIO_new_file@plt>
  466258:	str	x0, [sp, #80]
  46625c:	cbnz	x0, 466264 <ASN1_generate_nconf@plt+0x47964>
  466260:	b	466334 <ASN1_generate_nconf@plt+0x47a34>
  466264:	ldr	x0, [sp, #80]
  466268:	mov	x8, xzr
  46626c:	mov	x1, x8
  466270:	bl	419950 <d2i_TS_REQ_bio@plt>
  466274:	str	x0, [sp, #72]
  466278:	cbnz	x0, 466280 <ASN1_generate_nconf@plt+0x47980>
  46627c:	b	466334 <ASN1_generate_nconf@plt+0x47a34>
  466280:	ldr	x0, [sp, #72]
  466284:	mov	x8, xzr
  466288:	mov	x1, x8
  46628c:	bl	41a150 <TS_REQ_to_TS_VERIFY_CTX@plt>
  466290:	stur	x0, [x29, #-72]
  466294:	cbnz	x0, 46629c <ASN1_generate_nconf@plt+0x4799c>
  466298:	b	466334 <ASN1_generate_nconf@plt+0x47a34>
  46629c:	b	4662ac <ASN1_generate_nconf@plt+0x479ac>
  4662a0:	mov	x8, xzr
  4662a4:	stur	x8, [x29, #-8]
  4662a8:	b	466364 <ASN1_generate_nconf@plt+0x47a64>
  4662ac:	ldur	x0, [x29, #-72]
  4662b0:	ldr	w8, [sp, #64]
  4662b4:	orr	w1, w8, #0x1
  4662b8:	bl	419ea0 <TS_VERIFY_CTX_add_flags@plt>
  4662bc:	ldur	x9, [x29, #-72]
  4662c0:	ldur	x10, [x29, #-40]
  4662c4:	ldur	x1, [x29, #-48]
  4662c8:	ldur	x2, [x29, #-64]
  4662cc:	mov	x0, x10
  4662d0:	str	x9, [sp, #32]
  4662d4:	bl	466374 <ASN1_generate_nconf@plt+0x47a74>
  4662d8:	ldr	x9, [sp, #32]
  4662dc:	str	x0, [sp, #24]
  4662e0:	mov	x0, x9
  4662e4:	ldr	x1, [sp, #24]
  4662e8:	bl	41c9d0 <TS_VERIFY_CTX_set_store@plt>
  4662ec:	cbnz	x0, 4662f4 <ASN1_generate_nconf@plt+0x479f4>
  4662f0:	b	466334 <ASN1_generate_nconf@plt+0x47a34>
  4662f4:	ldur	x8, [x29, #-56]
  4662f8:	cbz	x8, 46632c <ASN1_generate_nconf@plt+0x47a2c>
  4662fc:	ldur	x0, [x29, #-72]
  466300:	ldur	x8, [x29, #-56]
  466304:	str	x0, [sp, #16]
  466308:	mov	x0, x8
  46630c:	bl	41d130 <TS_CONF_load_certs@plt>
  466310:	ldr	x8, [sp, #16]
  466314:	str	x0, [sp, #8]
  466318:	mov	x0, x8
  46631c:	ldr	x1, [sp, #8]
  466320:	bl	41d410 <TS_VERIFY_CTS_set_certs@plt>
  466324:	cbnz	x0, 46632c <ASN1_generate_nconf@plt+0x47a2c>
  466328:	b	466334 <ASN1_generate_nconf@plt+0x47a34>
  46632c:	mov	w8, #0x1                   	// #1
  466330:	str	w8, [sp, #68]
  466334:	ldr	w8, [sp, #68]
  466338:	cbnz	w8, 46634c <ASN1_generate_nconf@plt+0x47a4c>
  46633c:	ldur	x0, [x29, #-72]
  466340:	bl	41e100 <TS_VERIFY_CTX_free@plt>
  466344:	mov	x8, xzr
  466348:	stur	x8, [x29, #-72]
  46634c:	ldr	x0, [sp, #80]
  466350:	bl	41cde0 <BIO_free_all@plt>
  466354:	ldr	x0, [sp, #72]
  466358:	bl	41a6b0 <TS_REQ_free@plt>
  46635c:	ldur	x8, [x29, #-72]
  466360:	stur	x8, [x29, #-8]
  466364:	ldur	x0, [x29, #-8]
  466368:	ldp	x29, x30, [sp, #160]
  46636c:	add	sp, sp, #0xb0
  466370:	ret
  466374:	sub	sp, sp, #0x80
  466378:	stp	x29, x30, [sp, #112]
  46637c:	add	x29, sp, #0x70
  466380:	mov	x8, xzr
  466384:	adrp	x9, 466000 <ASN1_generate_nconf@plt+0x47700>
  466388:	add	x9, x9, #0x524
  46638c:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  466390:	add	x10, x10, #0xc0
  466394:	stur	x0, [x29, #-16]
  466398:	stur	x1, [x29, #-24]
  46639c:	stur	x2, [x29, #-32]
  4663a0:	stur	x8, [x29, #-40]
  4663a4:	stur	x8, [x29, #-48]
  4663a8:	str	x9, [sp, #48]
  4663ac:	str	x10, [sp, #40]
  4663b0:	bl	41ad70 <X509_STORE_new@plt>
  4663b4:	stur	x0, [x29, #-40]
  4663b8:	ldur	x0, [x29, #-40]
  4663bc:	ldr	x1, [sp, #48]
  4663c0:	bl	41bfc0 <X509_STORE_set_verify_cb@plt>
  4663c4:	ldur	x8, [x29, #-16]
  4663c8:	cbz	x8, 466454 <ASN1_generate_nconf@plt+0x47b54>
  4663cc:	ldur	x0, [x29, #-40]
  4663d0:	str	x0, [sp, #32]
  4663d4:	bl	41c240 <X509_LOOKUP_hash_dir@plt>
  4663d8:	ldr	x8, [sp, #32]
  4663dc:	str	x0, [sp, #24]
  4663e0:	mov	x0, x8
  4663e4:	ldr	x1, [sp, #24]
  4663e8:	bl	41c6f0 <X509_STORE_add_lookup@plt>
  4663ec:	stur	x0, [x29, #-48]
  4663f0:	ldur	x8, [x29, #-48]
  4663f4:	cbnz	x8, 466410 <ASN1_generate_nconf@plt+0x47b10>
  4663f8:	ldr	x8, [sp, #40]
  4663fc:	ldr	x0, [x8]
  466400:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  466404:	add	x1, x1, #0xa7d
  466408:	bl	4196e0 <BIO_printf@plt>
  46640c:	b	466504 <ASN1_generate_nconf@plt+0x47c04>
  466410:	ldur	x0, [x29, #-48]
  466414:	ldur	x2, [x29, #-16]
  466418:	mov	w1, #0x2                   	// #2
  46641c:	mov	x3, #0x1                   	// #1
  466420:	mov	x8, xzr
  466424:	mov	x4, x8
  466428:	bl	41a3e0 <X509_LOOKUP_ctrl@plt>
  46642c:	stur	w0, [x29, #-52]
  466430:	ldur	w9, [x29, #-52]
  466434:	cbnz	w9, 466454 <ASN1_generate_nconf@plt+0x47b54>
  466438:	ldr	x8, [sp, #40]
  46643c:	ldr	x0, [x8]
  466440:	ldur	x2, [x29, #-16]
  466444:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  466448:	add	x1, x1, #0x53c
  46644c:	bl	4196e0 <BIO_printf@plt>
  466450:	b	466504 <ASN1_generate_nconf@plt+0x47c04>
  466454:	ldur	x8, [x29, #-24]
  466458:	cbz	x8, 4664e4 <ASN1_generate_nconf@plt+0x47be4>
  46645c:	ldur	x0, [x29, #-40]
  466460:	str	x0, [sp, #16]
  466464:	bl	41b140 <X509_LOOKUP_file@plt>
  466468:	ldr	x8, [sp, #16]
  46646c:	str	x0, [sp, #8]
  466470:	mov	x0, x8
  466474:	ldr	x1, [sp, #8]
  466478:	bl	41c6f0 <X509_STORE_add_lookup@plt>
  46647c:	stur	x0, [x29, #-48]
  466480:	ldur	x8, [x29, #-48]
  466484:	cbnz	x8, 4664a0 <ASN1_generate_nconf@plt+0x47ba0>
  466488:	ldr	x8, [sp, #40]
  46648c:	ldr	x0, [x8]
  466490:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  466494:	add	x1, x1, #0xa7d
  466498:	bl	4196e0 <BIO_printf@plt>
  46649c:	b	466504 <ASN1_generate_nconf@plt+0x47c04>
  4664a0:	ldur	x0, [x29, #-48]
  4664a4:	ldur	x2, [x29, #-24]
  4664a8:	mov	w1, #0x1                   	// #1
  4664ac:	mov	x3, #0x1                   	// #1
  4664b0:	mov	x8, xzr
  4664b4:	mov	x4, x8
  4664b8:	bl	41a3e0 <X509_LOOKUP_ctrl@plt>
  4664bc:	stur	w0, [x29, #-52]
  4664c0:	ldur	w9, [x29, #-52]
  4664c4:	cbnz	w9, 4664e4 <ASN1_generate_nconf@plt+0x47be4>
  4664c8:	ldr	x8, [sp, #40]
  4664cc:	ldr	x0, [x8]
  4664d0:	ldur	x2, [x29, #-24]
  4664d4:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  4664d8:	add	x1, x1, #0x558
  4664dc:	bl	4196e0 <BIO_printf@plt>
  4664e0:	b	466504 <ASN1_generate_nconf@plt+0x47c04>
  4664e4:	ldur	x8, [x29, #-32]
  4664e8:	cbz	x8, 4664f8 <ASN1_generate_nconf@plt+0x47bf8>
  4664ec:	ldur	x0, [x29, #-40]
  4664f0:	ldur	x1, [x29, #-32]
  4664f4:	bl	41df00 <X509_STORE_set1_param@plt>
  4664f8:	ldur	x8, [x29, #-40]
  4664fc:	stur	x8, [x29, #-8]
  466500:	b	466514 <ASN1_generate_nconf@plt+0x47c14>
  466504:	ldur	x0, [x29, #-40]
  466508:	bl	41db70 <X509_STORE_free@plt>
  46650c:	mov	x8, xzr
  466510:	stur	x8, [x29, #-8]
  466514:	ldur	x0, [x29, #-8]
  466518:	ldp	x29, x30, [sp, #112]
  46651c:	add	sp, sp, #0x80
  466520:	ret
  466524:	sub	sp, sp, #0x10
  466528:	str	w0, [sp, #12]
  46652c:	str	x1, [sp]
  466530:	ldr	w0, [sp, #12]
  466534:	add	sp, sp, #0x10
  466538:	ret
  46653c:	sub	sp, sp, #0xf0
  466540:	stp	x29, x30, [sp, #224]
  466544:	add	x29, sp, #0xe0
  466548:	mov	x8, xzr
  46654c:	mov	w9, #0x1                   	// #1
  466550:	adrp	x10, 4b1000 <stdin@@GLIBC_2.17+0x10>
  466554:	add	x10, x10, #0xc0
  466558:	stur	w0, [x29, #-4]
  46655c:	stur	x1, [x29, #-16]
  466560:	stur	x8, [x29, #-24]
  466564:	stur	x8, [x29, #-32]
  466568:	stur	x8, [x29, #-40]
  46656c:	stur	x8, [x29, #-48]
  466570:	stur	x8, [x29, #-56]
  466574:	stur	x8, [x29, #-64]
  466578:	stur	x8, [x29, #-80]
  46657c:	stur	x8, [x29, #-88]
  466580:	stur	wzr, [x29, #-92]
  466584:	stur	wzr, [x29, #-96]
  466588:	stur	wzr, [x29, #-100]
  46658c:	stur	wzr, [x29, #-104]
  466590:	stur	wzr, [x29, #-108]
  466594:	str	wzr, [sp, #112]
  466598:	str	w9, [sp, #108]
  46659c:	str	x10, [sp, #80]
  4665a0:	bl	419bf0 <X509_VERIFY_PARAM_new@plt>
  4665a4:	stur	x0, [x29, #-64]
  4665a8:	cbnz	x0, 4665b0 <ASN1_generate_nconf@plt+0x47cb0>
  4665ac:	b	466ac0 <ASN1_generate_nconf@plt+0x481c0>
  4665b0:	ldur	w0, [x29, #-4]
  4665b4:	ldur	x1, [x29, #-16]
  4665b8:	adrp	x2, 491000 <ASN1_generate_nconf@plt+0x72700>
  4665bc:	add	x2, x2, #0xde0
  4665c0:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  4665c4:	stur	x0, [x29, #-72]
  4665c8:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  4665cc:	str	w0, [sp, #104]
  4665d0:	cbz	w0, 46697c <ASN1_generate_nconf@plt+0x4807c>
  4665d4:	ldr	w8, [sp, #104]
  4665d8:	add	w9, w8, #0x1
  4665dc:	cmp	w9, #0x1
  4665e0:	str	w8, [sp, #76]
  4665e4:	b.ls	4666f0 <ASN1_generate_nconf@plt+0x47df0>  // b.plast
  4665e8:	b	4665ec <ASN1_generate_nconf@plt+0x47cec>
  4665ec:	ldr	w8, [sp, #76]
  4665f0:	cmp	w8, #0x1
  4665f4:	b.eq	46670c <ASN1_generate_nconf@plt+0x47e0c>  // b.none
  4665f8:	b	4665fc <ASN1_generate_nconf@plt+0x47cfc>
  4665fc:	ldr	w8, [sp, #76]
  466600:	cmp	w8, #0x2
  466604:	b.eq	466928 <ASN1_generate_nconf@plt+0x48028>  // b.none
  466608:	b	46660c <ASN1_generate_nconf@plt+0x47d0c>
  46660c:	ldr	w8, [sp, #76]
  466610:	cmp	w8, #0x3
  466614:	b.eq	46685c <ASN1_generate_nconf@plt+0x47f5c>  // b.none
  466618:	b	46661c <ASN1_generate_nconf@plt+0x47d1c>
  46661c:	ldr	w8, [sp, #76]
  466620:	cmp	w8, #0x4
  466624:	b.eq	466868 <ASN1_generate_nconf@plt+0x47f68>  // b.none
  466628:	b	46662c <ASN1_generate_nconf@plt+0x47d2c>
  46662c:	ldr	w8, [sp, #76]
  466630:	cmp	w8, #0x5
  466634:	b.eq	466874 <ASN1_generate_nconf@plt+0x47f74>  // b.none
  466638:	b	46663c <ASN1_generate_nconf@plt+0x47d3c>
  46663c:	ldr	w8, [sp, #76]
  466640:	cmp	w8, #0x6
  466644:	b.eq	466880 <ASN1_generate_nconf@plt+0x47f80>  // b.none
  466648:	b	46664c <ASN1_generate_nconf@plt+0x47d4c>
  46664c:	ldr	w8, [sp, #76]
  466650:	cmp	w8, #0x7
  466654:	b.eq	46688c <ASN1_generate_nconf@plt+0x47f8c>  // b.none
  466658:	b	46665c <ASN1_generate_nconf@plt+0x47d5c>
  46665c:	ldr	w8, [sp, #76]
  466660:	cmp	w8, #0x8
  466664:	b.eq	4668b8 <ASN1_generate_nconf@plt+0x47fb8>  // b.none
  466668:	b	46666c <ASN1_generate_nconf@plt+0x47d6c>
  46666c:	ldr	w8, [sp, #76]
  466670:	cmp	w8, #0x9
  466674:	b.eq	4668f0 <ASN1_generate_nconf@plt+0x47ff0>  // b.none
  466678:	b	46667c <ASN1_generate_nconf@plt+0x47d7c>
  46667c:	ldr	w8, [sp, #76]
  466680:	cmp	w8, #0xa
  466684:	b.eq	46691c <ASN1_generate_nconf@plt+0x4801c>  // b.none
  466688:	b	46668c <ASN1_generate_nconf@plt+0x47d8c>
  46668c:	ldr	w8, [sp, #76]
  466690:	cmp	w8, #0xb
  466694:	b.eq	466948 <ASN1_generate_nconf@plt+0x48048>  // b.none
  466698:	b	46669c <ASN1_generate_nconf@plt+0x47d9c>
  46669c:	ldr	w8, [sp, #76]
  4666a0:	cmp	w8, #0x7d0
  4666a4:	b.eq	466834 <ASN1_generate_nconf@plt+0x47f34>  // b.none
  4666a8:	b	4666ac <ASN1_generate_nconf@plt+0x47dac>
  4666ac:	ldr	w8, [sp, #76]
  4666b0:	subs	w9, w8, #0x7d1
  4666b4:	cmp	w9, #0x1d
  4666b8:	b.ls	466838 <ASN1_generate_nconf@plt+0x47f38>  // b.plast
  4666bc:	b	4666c0 <ASN1_generate_nconf@plt+0x47dc0>
  4666c0:	ldr	w8, [sp, #76]
  4666c4:	cmp	w8, #0x7ef
  4666c8:	b.eq	466834 <ASN1_generate_nconf@plt+0x47f34>  // b.none
  4666cc:	b	4666d0 <ASN1_generate_nconf@plt+0x47dd0>
  4666d0:	ldr	w8, [sp, #76]
  4666d4:	cmp	w8, #0x7f0
  4666d8:	b.eq	466954 <ASN1_generate_nconf@plt+0x48054>  // b.none
  4666dc:	b	4666e0 <ASN1_generate_nconf@plt+0x47de0>
  4666e0:	ldr	w8, [sp, #76]
  4666e4:	cmp	w8, #0x7f1
  4666e8:	b.eq	466968 <ASN1_generate_nconf@plt+0x48068>  // b.none
  4666ec:	b	466978 <ASN1_generate_nconf@plt+0x48078>
  4666f0:	ldr	x8, [sp, #80]
  4666f4:	ldr	x0, [x8]
  4666f8:	ldur	x2, [x29, #-72]
  4666fc:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  466700:	add	x1, x1, #0x466
  466704:	bl	4196e0 <BIO_printf@plt>
  466708:	b	466ac0 <ASN1_generate_nconf@plt+0x481c0>
  46670c:	adrp	x0, 491000 <ASN1_generate_nconf@plt+0x72700>
  466710:	add	x0, x0, #0xde0
  466714:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  466718:	ldr	x8, [sp, #80]
  46671c:	ldr	x0, [x8]
  466720:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  466724:	add	x1, x1, #0xc80
  466728:	bl	4196e0 <BIO_printf@plt>
  46672c:	str	wzr, [sp, #112]
  466730:	ldr	w8, [sp, #112]
  466734:	str	w8, [sp, #72]
  466738:	bl	41ca50 <X509_PURPOSE_get_count@plt>
  46673c:	ldr	w8, [sp, #72]
  466740:	cmp	w8, w0
  466744:	b.ge	4667ac <ASN1_generate_nconf@plt+0x47eac>  // b.tcont
  466748:	ldr	w0, [sp, #112]
  46674c:	bl	41d750 <X509_PURPOSE_get0@plt>
  466750:	str	x0, [sp, #96]
  466754:	ldr	x8, [sp, #80]
  466758:	ldr	x0, [x8]
  46675c:	ldr	x9, [sp, #96]
  466760:	str	x0, [sp, #64]
  466764:	mov	x0, x9
  466768:	bl	41be00 <X509_PURPOSE_get0_sname@plt>
  46676c:	ldr	x8, [sp, #96]
  466770:	str	x0, [sp, #56]
  466774:	mov	x0, x8
  466778:	bl	41bae0 <X509_PURPOSE_get0_name@plt>
  46677c:	ldr	x8, [sp, #64]
  466780:	str	x0, [sp, #48]
  466784:	mov	x0, x8
  466788:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  46678c:	add	x1, x1, #0xc94
  466790:	ldr	x2, [sp, #56]
  466794:	ldr	x3, [sp, #48]
  466798:	bl	4196e0 <BIO_printf@plt>
  46679c:	ldr	w8, [sp, #112]
  4667a0:	add	w8, w8, #0x1
  4667a4:	str	w8, [sp, #112]
  4667a8:	b	466730 <ASN1_generate_nconf@plt+0x47e30>
  4667ac:	ldr	x8, [sp, #80]
  4667b0:	ldr	x0, [x8]
  4667b4:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  4667b8:	add	x1, x1, #0xc9f
  4667bc:	bl	4196e0 <BIO_printf@plt>
  4667c0:	str	wzr, [sp, #112]
  4667c4:	ldr	w8, [sp, #112]
  4667c8:	str	w8, [sp, #44]
  4667cc:	bl	419bb0 <X509_VERIFY_PARAM_get_count@plt>
  4667d0:	ldr	w8, [sp, #44]
  4667d4:	cmp	w8, w0
  4667d8:	b.ge	46682c <ASN1_generate_nconf@plt+0x47f2c>  // b.tcont
  4667dc:	ldr	w0, [sp, #112]
  4667e0:	bl	41b740 <X509_VERIFY_PARAM_get0@plt>
  4667e4:	str	x0, [sp, #88]
  4667e8:	ldr	x8, [sp, #80]
  4667ec:	ldr	x0, [x8]
  4667f0:	ldr	x9, [sp, #88]
  4667f4:	str	x0, [sp, #32]
  4667f8:	mov	x0, x9
  4667fc:	bl	41a310 <X509_VERIFY_PARAM_get0_name@plt>
  466800:	ldr	x8, [sp, #32]
  466804:	str	x0, [sp, #24]
  466808:	mov	x0, x8
  46680c:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  466810:	add	x1, x1, #0xcb9
  466814:	ldr	x2, [sp, #24]
  466818:	bl	4196e0 <BIO_printf@plt>
  46681c:	ldr	w8, [sp, #112]
  466820:	add	w8, w8, #0x1
  466824:	str	w8, [sp, #112]
  466828:	b	4667c4 <ASN1_generate_nconf@plt+0x47ec4>
  46682c:	str	wzr, [sp, #108]
  466830:	b	466ac0 <ASN1_generate_nconf@plt+0x481c0>
  466834:	b	466978 <ASN1_generate_nconf@plt+0x48078>
  466838:	ldr	w0, [sp, #104]
  46683c:	ldur	x1, [x29, #-64]
  466840:	bl	471ab8 <ASN1_generate_nconf@plt+0x531b8>
  466844:	cbnz	w0, 46684c <ASN1_generate_nconf@plt+0x47f4c>
  466848:	b	466ac0 <ASN1_generate_nconf@plt+0x481c0>
  46684c:	ldur	w8, [x29, #-100]
  466850:	add	w8, w8, #0x1
  466854:	stur	w8, [x29, #-100]
  466858:	b	466978 <ASN1_generate_nconf@plt+0x48078>
  46685c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  466860:	stur	x0, [x29, #-80]
  466864:	b	466978 <ASN1_generate_nconf@plt+0x48078>
  466868:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  46686c:	stur	x0, [x29, #-88]
  466870:	b	466978 <ASN1_generate_nconf@plt+0x48078>
  466874:	mov	w8, #0x1                   	// #1
  466878:	stur	w8, [x29, #-92]
  46687c:	b	466978 <ASN1_generate_nconf@plt+0x48078>
  466880:	mov	w8, #0x1                   	// #1
  466884:	stur	w8, [x29, #-96]
  466888:	b	466978 <ASN1_generate_nconf@plt+0x48078>
  46688c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  466890:	sub	x1, x29, #0x20
  466894:	mov	w2, #0x8005                	// #32773
  466898:	mov	x8, xzr
  46689c:	mov	x3, x8
  4668a0:	adrp	x4, 491000 <ASN1_generate_nconf@plt+0x72700>
  4668a4:	add	x4, x4, #0xbb3
  4668a8:	bl	46ca14 <ASN1_generate_nconf@plt+0x4e114>
  4668ac:	cbnz	w0, 4668b4 <ASN1_generate_nconf@plt+0x47fb4>
  4668b0:	b	466ac0 <ASN1_generate_nconf@plt+0x481c0>
  4668b4:	b	466978 <ASN1_generate_nconf@plt+0x48078>
  4668b8:	mov	w8, #0x1                   	// #1
  4668bc:	stur	w8, [x29, #-96]
  4668c0:	stur	w8, [x29, #-92]
  4668c4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4668c8:	sub	x1, x29, #0x28
  4668cc:	mov	w2, #0x8005                	// #32773
  4668d0:	mov	x9, xzr
  4668d4:	mov	x3, x9
  4668d8:	adrp	x4, 491000 <ASN1_generate_nconf@plt+0x72700>
  4668dc:	add	x4, x4, #0xb94
  4668e0:	bl	46ca14 <ASN1_generate_nconf@plt+0x4e114>
  4668e4:	cbnz	w0, 4668ec <ASN1_generate_nconf@plt+0x47fec>
  4668e8:	b	466ac0 <ASN1_generate_nconf@plt+0x481c0>
  4668ec:	b	466978 <ASN1_generate_nconf@plt+0x48078>
  4668f0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4668f4:	sub	x1, x29, #0x30
  4668f8:	mov	w2, #0x8005                	// #32773
  4668fc:	mov	x8, xzr
  466900:	mov	x3, x8
  466904:	adrp	x4, 491000 <ASN1_generate_nconf@plt+0x72700>
  466908:	add	x4, x4, #0xcc1
  46690c:	bl	46cd54 <ASN1_generate_nconf@plt+0x4e454>
  466910:	cbnz	w0, 466918 <ASN1_generate_nconf@plt+0x48018>
  466914:	b	466ac0 <ASN1_generate_nconf@plt+0x481c0>
  466918:	b	466978 <ASN1_generate_nconf@plt+0x48078>
  46691c:	mov	w8, #0x1                   	// #1
  466920:	stur	w8, [x29, #-104]
  466924:	b	466978 <ASN1_generate_nconf@plt+0x48078>
  466928:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  46692c:	mov	w8, wzr
  466930:	mov	w1, w8
  466934:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  466938:	stur	x0, [x29, #-24]
  46693c:	cbnz	x0, 466944 <ASN1_generate_nconf@plt+0x48044>
  466940:	b	466ac0 <ASN1_generate_nconf@plt+0x481c0>
  466944:	b	466978 <ASN1_generate_nconf@plt+0x48078>
  466948:	mov	w8, #0x1                   	// #1
  46694c:	stur	w8, [x29, #-108]
  466950:	b	466978 <ASN1_generate_nconf@plt+0x48078>
  466954:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  466958:	bl	46aae8 <ASN1_generate_nconf@plt+0x4c1e8>
  46695c:	cbnz	w0, 466964 <ASN1_generate_nconf@plt+0x48064>
  466960:	b	466ac0 <ASN1_generate_nconf@plt+0x481c0>
  466964:	b	466978 <ASN1_generate_nconf@plt+0x48078>
  466968:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46696c:	add	x8, x8, #0x278
  466970:	mov	w9, #0x1                   	// #1
  466974:	str	w9, [x8]
  466978:	b	4665c8 <ASN1_generate_nconf@plt+0x47cc8>
  46697c:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  466980:	stur	w0, [x29, #-4]
  466984:	bl	472544 <ASN1_generate_nconf@plt+0x53c44>
  466988:	stur	x0, [x29, #-16]
  46698c:	ldur	x8, [x29, #-40]
  466990:	cbz	x8, 4669c0 <ASN1_generate_nconf@plt+0x480c0>
  466994:	ldur	x8, [x29, #-88]
  466998:	cbnz	x8, 4669a4 <ASN1_generate_nconf@plt+0x480a4>
  46699c:	ldur	x8, [x29, #-80]
  4669a0:	cbz	x8, 4669c0 <ASN1_generate_nconf@plt+0x480c0>
  4669a4:	ldr	x8, [sp, #80]
  4669a8:	ldr	x0, [x8]
  4669ac:	ldur	x2, [x29, #-72]
  4669b0:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  4669b4:	add	x1, x1, #0xccc
  4669b8:	bl	4196e0 <BIO_printf@plt>
  4669bc:	b	466ac0 <ASN1_generate_nconf@plt+0x481c0>
  4669c0:	ldur	x0, [x29, #-88]
  4669c4:	ldur	x1, [x29, #-80]
  4669c8:	ldur	w2, [x29, #-96]
  4669cc:	ldur	w3, [x29, #-92]
  4669d0:	bl	46d344 <ASN1_generate_nconf@plt+0x4ea44>
  4669d4:	stur	x0, [x29, #-56]
  4669d8:	cbnz	x0, 4669e0 <ASN1_generate_nconf@plt+0x480e0>
  4669dc:	b	466ac0 <ASN1_generate_nconf@plt+0x481c0>
  4669e0:	ldur	x0, [x29, #-56]
  4669e4:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47700>
  4669e8:	add	x1, x1, #0xb44
  4669ec:	bl	41bfc0 <X509_STORE_set_verify_cb@plt>
  4669f0:	ldur	w8, [x29, #-100]
  4669f4:	cbz	w8, 466a04 <ASN1_generate_nconf@plt+0x48104>
  4669f8:	ldur	x0, [x29, #-56]
  4669fc:	ldur	x1, [x29, #-64]
  466a00:	bl	41df00 <X509_STORE_set1_param@plt>
  466a04:	bl	41a250 <ERR_clear_error@plt>
  466a08:	ldur	w8, [x29, #-104]
  466a0c:	cbz	w8, 466a18 <ASN1_generate_nconf@plt+0x48118>
  466a10:	ldur	x0, [x29, #-56]
  466a14:	bl	46f268 <ASN1_generate_nconf@plt+0x50968>
  466a18:	str	wzr, [sp, #108]
  466a1c:	ldur	w8, [x29, #-4]
  466a20:	cmp	w8, #0x1
  466a24:	b.ge	466a5c <ASN1_generate_nconf@plt+0x4815c>  // b.tcont
  466a28:	ldur	x0, [x29, #-56]
  466a2c:	ldur	x2, [x29, #-32]
  466a30:	ldur	x3, [x29, #-40]
  466a34:	ldur	x4, [x29, #-48]
  466a38:	ldur	w5, [x29, #-108]
  466a3c:	mov	x8, xzr
  466a40:	mov	x1, x8
  466a44:	bl	466d38 <ASN1_generate_nconf@plt+0x48438>
  466a48:	cmp	w0, #0x1
  466a4c:	b.eq	466a58 <ASN1_generate_nconf@plt+0x48158>  // b.none
  466a50:	mov	w8, #0xffffffff            	// #-1
  466a54:	str	w8, [sp, #108]
  466a58:	b	466ac0 <ASN1_generate_nconf@plt+0x481c0>
  466a5c:	str	wzr, [sp, #112]
  466a60:	ldr	w8, [sp, #112]
  466a64:	ldur	w9, [x29, #-4]
  466a68:	cmp	w8, w9
  466a6c:	b.ge	466ac0 <ASN1_generate_nconf@plt+0x481c0>  // b.tcont
  466a70:	ldur	x0, [x29, #-56]
  466a74:	ldur	x8, [x29, #-16]
  466a78:	ldrsw	x9, [sp, #112]
  466a7c:	mov	x10, #0x8                   	// #8
  466a80:	mul	x9, x10, x9
  466a84:	add	x8, x8, x9
  466a88:	ldr	x1, [x8]
  466a8c:	ldur	x2, [x29, #-32]
  466a90:	ldur	x3, [x29, #-40]
  466a94:	ldur	x4, [x29, #-48]
  466a98:	ldur	w5, [x29, #-108]
  466a9c:	bl	466d38 <ASN1_generate_nconf@plt+0x48438>
  466aa0:	cmp	w0, #0x1
  466aa4:	b.eq	466ab0 <ASN1_generate_nconf@plt+0x481b0>  // b.none
  466aa8:	mov	w8, #0xffffffff            	// #-1
  466aac:	str	w8, [sp, #108]
  466ab0:	ldr	w8, [sp, #112]
  466ab4:	add	w8, w8, #0x1
  466ab8:	str	w8, [sp, #112]
  466abc:	b	466a60 <ASN1_generate_nconf@plt+0x48160>
  466ac0:	ldur	x0, [x29, #-64]
  466ac4:	bl	419dd0 <X509_VERIFY_PARAM_free@plt>
  466ac8:	ldur	x0, [x29, #-56]
  466acc:	bl	41db70 <X509_STORE_free@plt>
  466ad0:	ldur	x0, [x29, #-32]
  466ad4:	adrp	x8, 41e000 <X509_delete_ext@plt>
  466ad8:	add	x8, x8, #0x1e0
  466adc:	mov	x1, x8
  466ae0:	str	x8, [sp, #16]
  466ae4:	bl	46704c <ASN1_generate_nconf@plt+0x4874c>
  466ae8:	ldur	x0, [x29, #-40]
  466aec:	ldr	x1, [sp, #16]
  466af0:	bl	46704c <ASN1_generate_nconf@plt+0x4874c>
  466af4:	ldur	x0, [x29, #-48]
  466af8:	adrp	x1, 41c000 <fork@plt>
  466afc:	add	x1, x1, #0xfc0
  466b00:	bl	467078 <ASN1_generate_nconf@plt+0x48778>
  466b04:	ldur	x0, [x29, #-24]
  466b08:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  466b0c:	ldr	w9, [sp, #108]
  466b10:	cmp	w9, #0x0
  466b14:	cset	w9, ge  // ge = tcont
  466b18:	tbnz	w9, #0, 466b28 <ASN1_generate_nconf@plt+0x48228>
  466b1c:	mov	w8, #0x2                   	// #2
  466b20:	str	w8, [sp, #12]
  466b24:	b	466b30 <ASN1_generate_nconf@plt+0x48230>
  466b28:	ldr	w8, [sp, #108]
  466b2c:	str	w8, [sp, #12]
  466b30:	ldr	w8, [sp, #12]
  466b34:	mov	w0, w8
  466b38:	ldp	x29, x30, [sp, #224]
  466b3c:	add	sp, sp, #0xf0
  466b40:	ret
  466b44:	sub	sp, sp, #0x80
  466b48:	stp	x29, x30, [sp, #112]
  466b4c:	add	x29, sp, #0x70
  466b50:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  466b54:	add	x8, x8, #0xc0
  466b58:	stur	w0, [x29, #-8]
  466b5c:	stur	x1, [x29, #-16]
  466b60:	ldur	x0, [x29, #-16]
  466b64:	stur	x8, [x29, #-40]
  466b68:	bl	41ddc0 <X509_STORE_CTX_get_error@plt>
  466b6c:	stur	w0, [x29, #-20]
  466b70:	ldur	x0, [x29, #-16]
  466b74:	bl	419ce0 <X509_STORE_CTX_get_current_cert@plt>
  466b78:	stur	x0, [x29, #-32]
  466b7c:	ldur	w9, [x29, #-8]
  466b80:	cbnz	w9, 466cf0 <ASN1_generate_nconf@plt+0x483f0>
  466b84:	ldur	x8, [x29, #-32]
  466b88:	cbz	x8, 466be4 <ASN1_generate_nconf@plt+0x482e4>
  466b8c:	ldur	x8, [x29, #-40]
  466b90:	ldr	x0, [x8]
  466b94:	ldur	x9, [x29, #-32]
  466b98:	stur	x0, [x29, #-48]
  466b9c:	mov	x0, x9
  466ba0:	bl	41d5d0 <X509_get_subject_name@plt>
  466ba4:	str	x0, [sp, #56]
  466ba8:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  466bac:	ldur	x8, [x29, #-48]
  466bb0:	str	x0, [sp, #48]
  466bb4:	mov	x0, x8
  466bb8:	ldr	x1, [sp, #56]
  466bbc:	mov	w10, wzr
  466bc0:	mov	w2, w10
  466bc4:	ldr	x3, [sp, #48]
  466bc8:	bl	41e0a0 <X509_NAME_print_ex@plt>
  466bcc:	ldur	x8, [x29, #-40]
  466bd0:	ldr	x9, [x8]
  466bd4:	mov	x0, x9
  466bd8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  466bdc:	add	x1, x1, #0xec1
  466be0:	bl	4196e0 <BIO_printf@plt>
  466be4:	ldur	x8, [x29, #-40]
  466be8:	ldr	x0, [x8]
  466bec:	ldur	x9, [x29, #-16]
  466bf0:	str	x0, [sp, #40]
  466bf4:	mov	x0, x9
  466bf8:	bl	41b8e0 <X509_STORE_CTX_get0_parent_ctx@plt>
  466bfc:	adrp	x8, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  466c00:	add	x8, x8, #0xec2
  466c04:	adrp	x9, 491000 <ASN1_generate_nconf@plt+0x72700>
  466c08:	add	x9, x9, #0xdcd
  466c0c:	cmp	x0, #0x0
  466c10:	csel	x2, x9, x8, ne  // ne = any
  466c14:	ldur	w3, [x29, #-20]
  466c18:	ldur	x0, [x29, #-16]
  466c1c:	str	x2, [sp, #32]
  466c20:	str	w3, [sp, #28]
  466c24:	bl	419840 <X509_STORE_CTX_get_error_depth@plt>
  466c28:	ldursw	x8, [x29, #-20]
  466c2c:	str	w0, [sp, #24]
  466c30:	mov	x0, x8
  466c34:	bl	41d590 <X509_verify_cert_error_string@plt>
  466c38:	ldr	x8, [sp, #40]
  466c3c:	str	x0, [sp, #16]
  466c40:	mov	x0, x8
  466c44:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  466c48:	add	x1, x1, #0xdaa
  466c4c:	ldr	x2, [sp, #32]
  466c50:	ldr	w3, [sp, #28]
  466c54:	ldr	w4, [sp, #24]
  466c58:	ldr	x5, [sp, #16]
  466c5c:	bl	4196e0 <BIO_printf@plt>
  466c60:	ldur	w10, [x29, #-20]
  466c64:	subs	w11, w10, #0xa
  466c68:	cmp	w11, #0x2
  466c6c:	str	w10, [sp, #12]
  466c70:	b.ls	466cdc <ASN1_generate_nconf@plt+0x483dc>  // b.plast
  466c74:	b	466c78 <ASN1_generate_nconf@plt+0x48378>
  466c78:	ldr	w8, [sp, #12]
  466c7c:	cmp	w8, #0x12
  466c80:	b.eq	466cdc <ASN1_generate_nconf@plt+0x483dc>  // b.none
  466c84:	b	466c88 <ASN1_generate_nconf@plt+0x48388>
  466c88:	ldr	w8, [sp, #12]
  466c8c:	subs	w9, w8, #0x18
  466c90:	cmp	w9, #0x2
  466c94:	b.ls	466cdc <ASN1_generate_nconf@plt+0x483dc>  // b.plast
  466c98:	b	466c9c <ASN1_generate_nconf@plt+0x4839c>
  466c9c:	ldr	w8, [sp, #12]
  466ca0:	cmp	w8, #0x22
  466ca4:	b.eq	466cdc <ASN1_generate_nconf@plt+0x483dc>  // b.none
  466ca8:	b	466cac <ASN1_generate_nconf@plt+0x483ac>
  466cac:	ldr	w8, [sp, #12]
  466cb0:	cmp	w8, #0x25
  466cb4:	b.eq	466cdc <ASN1_generate_nconf@plt+0x483dc>  // b.none
  466cb8:	b	466cbc <ASN1_generate_nconf@plt+0x483bc>
  466cbc:	ldr	w8, [sp, #12]
  466cc0:	cmp	w8, #0x2b
  466cc4:	cset	w9, eq  // eq = none
  466cc8:	eor	w9, w9, #0x1
  466ccc:	tbnz	w9, #0, 466ce4 <ASN1_generate_nconf@plt+0x483e4>
  466cd0:	b	466cd4 <ASN1_generate_nconf@plt+0x483d4>
  466cd4:	ldur	x0, [x29, #-16]
  466cd8:	bl	46ee04 <ASN1_generate_nconf@plt+0x50504>
  466cdc:	mov	w8, #0x1                   	// #1
  466ce0:	stur	w8, [x29, #-8]
  466ce4:	ldur	w8, [x29, #-8]
  466ce8:	stur	w8, [x29, #-4]
  466cec:	b	466d28 <ASN1_generate_nconf@plt+0x48428>
  466cf0:	ldur	w8, [x29, #-20]
  466cf4:	cbnz	w8, 466d0c <ASN1_generate_nconf@plt+0x4840c>
  466cf8:	ldur	w8, [x29, #-8]
  466cfc:	cmp	w8, #0x2
  466d00:	b.ne	466d0c <ASN1_generate_nconf@plt+0x4840c>  // b.any
  466d04:	ldur	x0, [x29, #-16]
  466d08:	bl	46ee04 <ASN1_generate_nconf@plt+0x50504>
  466d0c:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  466d10:	add	x8, x8, #0x278
  466d14:	ldr	w9, [x8]
  466d18:	cbnz	w9, 466d20 <ASN1_generate_nconf@plt+0x48420>
  466d1c:	bl	41a250 <ERR_clear_error@plt>
  466d20:	ldur	w8, [x29, #-8]
  466d24:	stur	w8, [x29, #-4]
  466d28:	ldur	w0, [x29, #-4]
  466d2c:	ldp	x29, x30, [sp, #112]
  466d30:	add	sp, sp, #0x80
  466d34:	ret
  466d38:	sub	sp, sp, #0xc0
  466d3c:	stp	x29, x30, [sp, #176]
  466d40:	add	x29, sp, #0xb0
  466d44:	mov	x8, xzr
  466d48:	mov	w9, #0x8005                	// #32773
  466d4c:	adrp	x10, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  466d50:	add	x10, x10, #0x51
  466d54:	adrp	x11, 482000 <ASN1_generate_nconf@plt+0x63700>
  466d58:	add	x11, x11, #0x20b
  466d5c:	stur	x0, [x29, #-8]
  466d60:	stur	x1, [x29, #-16]
  466d64:	stur	x2, [x29, #-24]
  466d68:	stur	x3, [x29, #-32]
  466d6c:	stur	x4, [x29, #-40]
  466d70:	stur	w5, [x29, #-44]
  466d74:	stur	x8, [x29, #-56]
  466d78:	stur	wzr, [x29, #-60]
  466d7c:	stur	wzr, [x29, #-64]
  466d80:	stur	x8, [x29, #-80]
  466d84:	ldur	x0, [x29, #-16]
  466d88:	mov	w1, w9
  466d8c:	mov	x2, x10
  466d90:	str	x11, [sp, #72]
  466d94:	bl	46bd9c <ASN1_generate_nconf@plt+0x4d49c>
  466d98:	stur	x0, [x29, #-56]
  466d9c:	ldur	x8, [x29, #-56]
  466da0:	cbnz	x8, 466da8 <ASN1_generate_nconf@plt+0x484a8>
  466da4:	b	467014 <ASN1_generate_nconf@plt+0x48714>
  466da8:	bl	41d3b0 <X509_STORE_CTX_new@plt>
  466dac:	stur	x0, [x29, #-72]
  466db0:	ldur	x8, [x29, #-72]
  466db4:	cbnz	x8, 466dec <ASN1_generate_nconf@plt+0x484ec>
  466db8:	ldur	x8, [x29, #-16]
  466dbc:	cbnz	x8, 466dcc <ASN1_generate_nconf@plt+0x484cc>
  466dc0:	ldr	x8, [sp, #72]
  466dc4:	str	x8, [sp, #64]
  466dc8:	b	466dd4 <ASN1_generate_nconf@plt+0x484d4>
  466dcc:	ldur	x8, [x29, #-16]
  466dd0:	str	x8, [sp, #64]
  466dd4:	ldr	x8, [sp, #64]
  466dd8:	adrp	x0, 491000 <ASN1_generate_nconf@plt+0x72700>
  466ddc:	add	x0, x0, #0xcfd
  466de0:	mov	x1, x8
  466de4:	bl	41e150 <printf@plt>
  466de8:	b	467014 <ASN1_generate_nconf@plt+0x48714>
  466dec:	ldur	x0, [x29, #-8]
  466df0:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  466df4:	add	x8, x8, #0x27c
  466df8:	ldrsw	x1, [x8]
  466dfc:	bl	41c6d0 <X509_STORE_set_flags@plt>
  466e00:	ldur	x8, [x29, #-72]
  466e04:	ldur	x1, [x29, #-8]
  466e08:	ldur	x2, [x29, #-56]
  466e0c:	ldur	x3, [x29, #-24]
  466e10:	mov	x0, x8
  466e14:	bl	41d440 <X509_STORE_CTX_init@plt>
  466e18:	cbnz	w0, 466e58 <ASN1_generate_nconf@plt+0x48558>
  466e1c:	ldur	x0, [x29, #-72]
  466e20:	bl	41c6a0 <X509_STORE_CTX_free@plt>
  466e24:	ldur	x8, [x29, #-16]
  466e28:	cbnz	x8, 466e38 <ASN1_generate_nconf@plt+0x48538>
  466e2c:	ldr	x8, [sp, #72]
  466e30:	str	x8, [sp, #56]
  466e34:	b	466e40 <ASN1_generate_nconf@plt+0x48540>
  466e38:	ldur	x8, [x29, #-16]
  466e3c:	str	x8, [sp, #56]
  466e40:	ldr	x8, [sp, #56]
  466e44:	adrp	x0, 491000 <ASN1_generate_nconf@plt+0x72700>
  466e48:	add	x0, x0, #0xd2e
  466e4c:	mov	x1, x8
  466e50:	bl	41e150 <printf@plt>
  466e54:	b	467014 <ASN1_generate_nconf@plt+0x48714>
  466e58:	ldur	x8, [x29, #-32]
  466e5c:	cbz	x8, 466e6c <ASN1_generate_nconf@plt+0x4856c>
  466e60:	ldur	x0, [x29, #-72]
  466e64:	ldur	x1, [x29, #-32]
  466e68:	bl	41d6a0 <X509_STORE_CTX_set0_trusted_stack@plt>
  466e6c:	ldur	x8, [x29, #-40]
  466e70:	cbz	x8, 466e80 <ASN1_generate_nconf@plt+0x48580>
  466e74:	ldur	x0, [x29, #-72]
  466e78:	ldur	x1, [x29, #-40]
  466e7c:	bl	41e450 <X509_STORE_CTX_set0_crls@plt>
  466e80:	ldur	x0, [x29, #-72]
  466e84:	bl	419700 <X509_verify_cert@plt>
  466e88:	stur	w0, [x29, #-60]
  466e8c:	ldur	w8, [x29, #-60]
  466e90:	cmp	w8, #0x0
  466e94:	cset	w8, le
  466e98:	tbnz	w8, #0, 466fdc <ASN1_generate_nconf@plt+0x486dc>
  466e9c:	ldur	x0, [x29, #-72]
  466ea0:	bl	41ddc0 <X509_STORE_CTX_get_error@plt>
  466ea4:	cbnz	w0, 466fdc <ASN1_generate_nconf@plt+0x486dc>
  466ea8:	ldur	x8, [x29, #-16]
  466eac:	cbnz	x8, 466ebc <ASN1_generate_nconf@plt+0x485bc>
  466eb0:	ldr	x8, [sp, #72]
  466eb4:	str	x8, [sp, #48]
  466eb8:	b	466ec4 <ASN1_generate_nconf@plt+0x485c4>
  466ebc:	ldur	x8, [x29, #-16]
  466ec0:	str	x8, [sp, #48]
  466ec4:	ldr	x8, [sp, #48]
  466ec8:	adrp	x0, 491000 <ASN1_generate_nconf@plt+0x72700>
  466ecc:	add	x0, x0, #0xd63
  466ed0:	mov	x1, x8
  466ed4:	bl	41e150 <printf@plt>
  466ed8:	mov	w9, #0x1                   	// #1
  466edc:	stur	w9, [x29, #-64]
  466ee0:	ldur	w9, [x29, #-44]
  466ee4:	cbz	w9, 466fd8 <ASN1_generate_nconf@plt+0x486d8>
  466ee8:	ldur	x0, [x29, #-72]
  466eec:	bl	41bc60 <X509_STORE_CTX_get1_chain@plt>
  466ef0:	stur	x0, [x29, #-80]
  466ef4:	ldur	x0, [x29, #-72]
  466ef8:	bl	41a1b0 <X509_STORE_CTX_get_num_untrusted@plt>
  466efc:	stur	w0, [x29, #-84]
  466f00:	adrp	x0, 491000 <ASN1_generate_nconf@plt+0x72700>
  466f04:	add	x0, x0, #0xd6b
  466f08:	bl	41e150 <printf@plt>
  466f0c:	str	wzr, [sp, #88]
  466f10:	ldr	w8, [sp, #88]
  466f14:	ldur	x0, [x29, #-80]
  466f18:	str	w8, [sp, #44]
  466f1c:	bl	4670a4 <ASN1_generate_nconf@plt+0x487a4>
  466f20:	ldr	w8, [sp, #44]
  466f24:	cmp	w8, w0
  466f28:	b.ge	466fc8 <ASN1_generate_nconf@plt+0x486c8>  // b.tcont
  466f2c:	ldur	x0, [x29, #-80]
  466f30:	ldr	w1, [sp, #88]
  466f34:	bl	4670c8 <ASN1_generate_nconf@plt+0x487c8>
  466f38:	str	x0, [sp, #80]
  466f3c:	ldr	w1, [sp, #88]
  466f40:	adrp	x0, 491000 <ASN1_generate_nconf@plt+0x72700>
  466f44:	add	x0, x0, #0xd73
  466f48:	bl	41e150 <printf@plt>
  466f4c:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  466f50:	add	x8, x8, #0xfe8
  466f54:	ldr	x8, [x8]
  466f58:	ldr	x9, [sp, #80]
  466f5c:	mov	x0, x9
  466f60:	str	x8, [sp, #32]
  466f64:	bl	41d5d0 <X509_get_subject_name@plt>
  466f68:	str	x0, [sp, #24]
  466f6c:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  466f70:	ldr	x8, [sp, #32]
  466f74:	str	x0, [sp, #16]
  466f78:	mov	x0, x8
  466f7c:	ldr	x1, [sp, #24]
  466f80:	mov	w10, wzr
  466f84:	mov	w2, w10
  466f88:	ldr	x3, [sp, #16]
  466f8c:	bl	41c160 <X509_NAME_print_ex_fp@plt>
  466f90:	ldr	w10, [sp, #88]
  466f94:	ldur	w11, [x29, #-84]
  466f98:	cmp	w10, w11
  466f9c:	b.ge	466fac <ASN1_generate_nconf@plt+0x486ac>  // b.tcont
  466fa0:	adrp	x0, 491000 <ASN1_generate_nconf@plt+0x72700>
  466fa4:	add	x0, x0, #0xd7e
  466fa8:	bl	41e150 <printf@plt>
  466fac:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  466fb0:	add	x0, x0, #0xec1
  466fb4:	bl	41e150 <printf@plt>
  466fb8:	ldr	w8, [sp, #88]
  466fbc:	add	w8, w8, #0x1
  466fc0:	str	w8, [sp, #88]
  466fc4:	b	466f10 <ASN1_generate_nconf@plt+0x48610>
  466fc8:	ldur	x0, [x29, #-80]
  466fcc:	adrp	x1, 41e000 <X509_delete_ext@plt>
  466fd0:	add	x1, x1, #0x1e0
  466fd4:	bl	46704c <ASN1_generate_nconf@plt+0x4874c>
  466fd8:	b	46700c <ASN1_generate_nconf@plt+0x4870c>
  466fdc:	ldur	x8, [x29, #-16]
  466fe0:	cbnz	x8, 466ff0 <ASN1_generate_nconf@plt+0x486f0>
  466fe4:	ldr	x8, [sp, #72]
  466fe8:	str	x8, [sp, #8]
  466fec:	b	466ff8 <ASN1_generate_nconf@plt+0x486f8>
  466ff0:	ldur	x8, [x29, #-16]
  466ff4:	str	x8, [sp, #8]
  466ff8:	ldr	x8, [sp, #8]
  466ffc:	adrp	x0, 491000 <ASN1_generate_nconf@plt+0x72700>
  467000:	add	x0, x0, #0xd8b
  467004:	mov	x1, x8
  467008:	bl	41e150 <printf@plt>
  46700c:	ldur	x0, [x29, #-72]
  467010:	bl	41c6a0 <X509_STORE_CTX_free@plt>
  467014:	ldur	w8, [x29, #-60]
  467018:	cmp	w8, #0x0
  46701c:	cset	w8, gt
  467020:	tbnz	w8, #0, 467034 <ASN1_generate_nconf@plt+0x48734>
  467024:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  467028:	add	x8, x8, #0xc0
  46702c:	ldr	x0, [x8]
  467030:	bl	41e780 <ERR_print_errors@plt>
  467034:	ldur	x0, [x29, #-56]
  467038:	bl	41e1e0 <X509_free@plt>
  46703c:	ldur	w0, [x29, #-64]
  467040:	ldp	x29, x30, [sp, #176]
  467044:	add	sp, sp, #0xc0
  467048:	ret
  46704c:	sub	sp, sp, #0x20
  467050:	stp	x29, x30, [sp, #16]
  467054:	add	x29, sp, #0x10
  467058:	str	x0, [sp, #8]
  46705c:	str	x1, [sp]
  467060:	ldr	x0, [sp, #8]
  467064:	ldr	x1, [sp]
  467068:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  46706c:	ldp	x29, x30, [sp, #16]
  467070:	add	sp, sp, #0x20
  467074:	ret
  467078:	sub	sp, sp, #0x20
  46707c:	stp	x29, x30, [sp, #16]
  467080:	add	x29, sp, #0x10
  467084:	str	x0, [sp, #8]
  467088:	str	x1, [sp]
  46708c:	ldr	x0, [sp, #8]
  467090:	ldr	x1, [sp]
  467094:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  467098:	ldp	x29, x30, [sp, #16]
  46709c:	add	sp, sp, #0x20
  4670a0:	ret
  4670a4:	sub	sp, sp, #0x20
  4670a8:	stp	x29, x30, [sp, #16]
  4670ac:	add	x29, sp, #0x10
  4670b0:	str	x0, [sp, #8]
  4670b4:	ldr	x0, [sp, #8]
  4670b8:	bl	41df60 <OPENSSL_sk_num@plt>
  4670bc:	ldp	x29, x30, [sp, #16]
  4670c0:	add	sp, sp, #0x20
  4670c4:	ret
  4670c8:	sub	sp, sp, #0x20
  4670cc:	stp	x29, x30, [sp, #16]
  4670d0:	add	x29, sp, #0x10
  4670d4:	str	x0, [sp, #8]
  4670d8:	str	w1, [sp, #4]
  4670dc:	ldr	x0, [sp, #8]
  4670e0:	ldr	w1, [sp, #4]
  4670e4:	bl	4195d0 <OPENSSL_sk_value@plt>
  4670e8:	ldp	x29, x30, [sp, #16]
  4670ec:	add	sp, sp, #0x20
  4670f0:	ret
  4670f4:	sub	sp, sp, #0xd0
  4670f8:	stp	x29, x30, [sp, #192]
  4670fc:	add	x29, sp, #0xc0
  467100:	mov	w8, #0x1                   	// #1
  467104:	adrp	x2, 492000 <ASN1_generate_nconf@plt+0x73700>
  467108:	add	x2, x2, #0x260
  46710c:	adrp	x9, 482000 <ASN1_generate_nconf@plt+0x63700>
  467110:	add	x9, x9, #0x34f
  467114:	adrp	x10, 489000 <ASN1_generate_nconf@plt+0x6a700>
  467118:	add	x10, x10, #0x853
  46711c:	stur	w0, [x29, #-4]
  467120:	stur	x1, [x29, #-16]
  467124:	stur	w8, [x29, #-20]
  467128:	stur	wzr, [x29, #-24]
  46712c:	stur	wzr, [x29, #-28]
  467130:	stur	wzr, [x29, #-32]
  467134:	stur	wzr, [x29, #-36]
  467138:	stur	wzr, [x29, #-40]
  46713c:	stur	wzr, [x29, #-44]
  467140:	stur	wzr, [x29, #-48]
  467144:	stur	wzr, [x29, #-52]
  467148:	stur	wzr, [x29, #-56]
  46714c:	ldur	w0, [x29, #-4]
  467150:	ldur	x1, [x29, #-16]
  467154:	stur	x9, [x29, #-80]
  467158:	stur	x10, [x29, #-88]
  46715c:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  467160:	stur	x0, [x29, #-64]
  467164:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  467168:	stur	w0, [x29, #-68]
  46716c:	cbz	w0, 467280 <ASN1_generate_nconf@plt+0x48980>
  467170:	ldur	w8, [x29, #-68]
  467174:	add	w8, w8, #0x1
  467178:	mov	w9, w8
  46717c:	ubfx	x9, x9, #0, #32
  467180:	cmp	x9, #0xb
  467184:	str	x9, [sp, #96]
  467188:	b.hi	46727c <ASN1_generate_nconf@plt+0x4897c>  // b.pmore
  46718c:	adrp	x8, 492000 <ASN1_generate_nconf@plt+0x73700>
  467190:	add	x8, x8, #0x230
  467194:	ldr	x11, [sp, #96]
  467198:	ldrsw	x10, [x8, x11, lsl #2]
  46719c:	add	x9, x8, x10
  4671a0:	br	x9
  4671a4:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4671a8:	add	x8, x8, #0xc0
  4671ac:	ldr	x0, [x8]
  4671b0:	ldur	x2, [x29, #-64]
  4671b4:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  4671b8:	add	x1, x1, #0x466
  4671bc:	bl	4196e0 <BIO_printf@plt>
  4671c0:	b	4674a8 <ASN1_generate_nconf@plt+0x48ba8>
  4671c4:	adrp	x0, 492000 <ASN1_generate_nconf@plt+0x73700>
  4671c8:	add	x0, x0, #0x260
  4671cc:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  4671d0:	stur	wzr, [x29, #-20]
  4671d4:	b	4674a8 <ASN1_generate_nconf@plt+0x48ba8>
  4671d8:	mov	w8, #0x1                   	// #1
  4671dc:	stur	w8, [x29, #-40]
  4671e0:	stur	w8, [x29, #-24]
  4671e4:	b	46727c <ASN1_generate_nconf@plt+0x4897c>
  4671e8:	mov	w8, #0x1                   	// #1
  4671ec:	stur	w8, [x29, #-52]
  4671f0:	stur	w8, [x29, #-24]
  4671f4:	b	46727c <ASN1_generate_nconf@plt+0x4897c>
  4671f8:	mov	w8, #0x1                   	// #1
  4671fc:	stur	w8, [x29, #-56]
  467200:	stur	w8, [x29, #-24]
  467204:	b	46727c <ASN1_generate_nconf@plt+0x4897c>
  467208:	mov	w8, #0x1                   	// #1
  46720c:	stur	w8, [x29, #-32]
  467210:	stur	w8, [x29, #-24]
  467214:	b	46727c <ASN1_generate_nconf@plt+0x4897c>
  467218:	mov	w8, #0x1                   	// #1
  46721c:	stur	w8, [x29, #-44]
  467220:	stur	w8, [x29, #-24]
  467224:	b	46727c <ASN1_generate_nconf@plt+0x4897c>
  467228:	mov	w8, #0x1                   	// #1
  46722c:	stur	w8, [x29, #-48]
  467230:	stur	w8, [x29, #-24]
  467234:	b	46727c <ASN1_generate_nconf@plt+0x4897c>
  467238:	mov	w8, #0x1                   	// #1
  46723c:	stur	w8, [x29, #-28]
  467240:	stur	w8, [x29, #-24]
  467244:	b	46727c <ASN1_generate_nconf@plt+0x4897c>
  467248:	mov	w8, #0x1                   	// #1
  46724c:	stur	w8, [x29, #-36]
  467250:	stur	w8, [x29, #-24]
  467254:	b	46727c <ASN1_generate_nconf@plt+0x4897c>
  467258:	mov	w8, #0x1                   	// #1
  46725c:	stur	w8, [x29, #-56]
  467260:	stur	w8, [x29, #-52]
  467264:	stur	w8, [x29, #-48]
  467268:	stur	w8, [x29, #-40]
  46726c:	stur	w8, [x29, #-36]
  467270:	stur	w8, [x29, #-32]
  467274:	stur	w8, [x29, #-44]
  467278:	stur	w8, [x29, #-28]
  46727c:	b	467164 <ASN1_generate_nconf@plt+0x48864>
  467280:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  467284:	cbz	w0, 4672a4 <ASN1_generate_nconf@plt+0x489a4>
  467288:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  46728c:	add	x8, x8, #0xc0
  467290:	ldr	x0, [x8]
  467294:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  467298:	add	x1, x1, #0x443
  46729c:	bl	4196e0 <BIO_printf@plt>
  4672a0:	b	4671a4 <ASN1_generate_nconf@plt+0x488a4>
  4672a4:	ldur	w8, [x29, #-24]
  4672a8:	cbnz	w8, 4672b4 <ASN1_generate_nconf@plt+0x489b4>
  4672ac:	mov	w8, #0x1                   	// #1
  4672b0:	stur	w8, [x29, #-36]
  4672b4:	ldur	w8, [x29, #-36]
  4672b8:	cbz	w8, 467320 <ASN1_generate_nconf@plt+0x48a20>
  4672bc:	bl	41b070 <OpenSSL_version_num@plt>
  4672c0:	mov	x8, #0x104f                	// #4175
  4672c4:	movk	x8, #0x1010, lsl #16
  4672c8:	cmp	x0, x8
  4672cc:	b.ne	4672f4 <ASN1_generate_nconf@plt+0x489f4>  // b.any
  4672d0:	mov	w8, wzr
  4672d4:	mov	w0, w8
  4672d8:	bl	41e270 <OpenSSL_version@plt>
  4672dc:	ldur	x9, [x29, #-80]
  4672e0:	str	x0, [sp, #88]
  4672e4:	mov	x0, x9
  4672e8:	ldr	x1, [sp, #88]
  4672ec:	bl	41e150 <printf@plt>
  4672f0:	b	467320 <ASN1_generate_nconf@plt+0x48a20>
  4672f4:	mov	w8, wzr
  4672f8:	mov	w0, w8
  4672fc:	bl	41e270 <OpenSSL_version@plt>
  467300:	adrp	x9, 492000 <ASN1_generate_nconf@plt+0x73700>
  467304:	add	x9, x9, #0x45c
  467308:	str	x0, [sp, #80]
  46730c:	mov	x0, x9
  467310:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  467314:	add	x1, x1, #0x46e
  467318:	ldr	x2, [sp, #80]
  46731c:	bl	41e150 <printf@plt>
  467320:	ldur	w8, [x29, #-40]
  467324:	cbz	w8, 467344 <ASN1_generate_nconf@plt+0x48a44>
  467328:	mov	w0, #0x2                   	// #2
  46732c:	bl	41e270 <OpenSSL_version@plt>
  467330:	ldur	x8, [x29, #-80]
  467334:	str	x0, [sp, #72]
  467338:	mov	x0, x8
  46733c:	ldr	x1, [sp, #72]
  467340:	bl	41e150 <printf@plt>
  467344:	ldur	w8, [x29, #-48]
  467348:	cbz	w8, 467368 <ASN1_generate_nconf@plt+0x48a68>
  46734c:	mov	w0, #0x3                   	// #3
  467350:	bl	41e270 <OpenSSL_version@plt>
  467354:	ldur	x8, [x29, #-80]
  467358:	str	x0, [sp, #64]
  46735c:	mov	x0, x8
  467360:	ldr	x1, [sp, #64]
  467364:	bl	41e150 <printf@plt>
  467368:	ldur	w8, [x29, #-44]
  46736c:	cbz	w8, 467404 <ASN1_generate_nconf@plt+0x48b04>
  467370:	adrp	x0, 492000 <ASN1_generate_nconf@plt+0x73700>
  467374:	add	x0, x0, #0x48a
  467378:	bl	41e150 <printf@plt>
  46737c:	bl	41b450 <BN_options@plt>
  467380:	ldur	x8, [x29, #-88]
  467384:	str	x0, [sp, #56]
  467388:	mov	x0, x8
  46738c:	ldr	x1, [sp, #56]
  467390:	bl	41e150 <printf@plt>
  467394:	bl	41deb0 <RC4_options@plt>
  467398:	ldur	x8, [x29, #-88]
  46739c:	str	x0, [sp, #48]
  4673a0:	mov	x0, x8
  4673a4:	ldr	x1, [sp, #48]
  4673a8:	bl	41e150 <printf@plt>
  4673ac:	bl	41d4f0 <DES_options@plt>
  4673b0:	ldur	x8, [x29, #-88]
  4673b4:	str	x0, [sp, #40]
  4673b8:	mov	x0, x8
  4673bc:	ldr	x1, [sp, #40]
  4673c0:	bl	41e150 <printf@plt>
  4673c4:	bl	41da00 <IDEA_options@plt>
  4673c8:	ldur	x8, [x29, #-88]
  4673cc:	str	x0, [sp, #32]
  4673d0:	mov	x0, x8
  4673d4:	ldr	x1, [sp, #32]
  4673d8:	bl	41e150 <printf@plt>
  4673dc:	bl	41e260 <BF_options@plt>
  4673e0:	ldur	x8, [x29, #-88]
  4673e4:	str	x0, [sp, #24]
  4673e8:	mov	x0, x8
  4673ec:	ldr	x1, [sp, #24]
  4673f0:	bl	41e150 <printf@plt>
  4673f4:	adrp	x8, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4673f8:	add	x8, x8, #0xec1
  4673fc:	mov	x0, x8
  467400:	bl	41e150 <printf@plt>
  467404:	ldur	w8, [x29, #-32]
  467408:	cbz	w8, 467428 <ASN1_generate_nconf@plt+0x48b28>
  46740c:	mov	w0, #0x1                   	// #1
  467410:	bl	41e270 <OpenSSL_version@plt>
  467414:	ldur	x8, [x29, #-80]
  467418:	str	x0, [sp, #16]
  46741c:	mov	x0, x8
  467420:	ldr	x1, [sp, #16]
  467424:	bl	41e150 <printf@plt>
  467428:	ldur	w8, [x29, #-52]
  46742c:	cbz	w8, 46744c <ASN1_generate_nconf@plt+0x48b4c>
  467430:	mov	w0, #0x4                   	// #4
  467434:	bl	41e270 <OpenSSL_version@plt>
  467438:	ldur	x8, [x29, #-80]
  46743c:	str	x0, [sp, #8]
  467440:	mov	x0, x8
  467444:	ldr	x1, [sp, #8]
  467448:	bl	41e150 <printf@plt>
  46744c:	ldur	w8, [x29, #-56]
  467450:	cbz	w8, 467470 <ASN1_generate_nconf@plt+0x48b70>
  467454:	mov	w0, #0x5                   	// #5
  467458:	bl	41e270 <OpenSSL_version@plt>
  46745c:	ldur	x8, [x29, #-80]
  467460:	str	x0, [sp]
  467464:	mov	x0, x8
  467468:	ldr	x1, [sp]
  46746c:	bl	41e150 <printf@plt>
  467470:	ldur	w8, [x29, #-28]
  467474:	cbz	w8, 4674a4 <ASN1_generate_nconf@plt+0x48ba4>
  467478:	adrp	x0, 492000 <ASN1_generate_nconf@plt+0x73700>
  46747c:	add	x0, x0, #0x495
  467480:	bl	41e150 <printf@plt>
  467484:	adrp	x8, 492000 <ASN1_generate_nconf@plt+0x73700>
  467488:	add	x8, x8, #0x4a5
  46748c:	mov	x0, x8
  467490:	bl	41e150 <printf@plt>
  467494:	adrp	x8, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  467498:	add	x8, x8, #0xec1
  46749c:	mov	x0, x8
  4674a0:	bl	41e150 <printf@plt>
  4674a4:	stur	wzr, [x29, #-20]
  4674a8:	ldur	w0, [x29, #-20]
  4674ac:	ldp	x29, x30, [sp, #192]
  4674b0:	add	sp, sp, #0xd0
  4674b4:	ret
  4674b8:	stp	x29, x30, [sp, #-32]!
  4674bc:	str	x28, [sp, #16]
  4674c0:	mov	x29, sp
  4674c4:	sub	sp, sp, #0x590
  4674c8:	mov	x8, xzr
  4674cc:	mov	w9, #0x1e                  	// #30
  4674d0:	mov	w10, #0x8005                	// #32773
  4674d4:	mov	w11, #0x1                   	// #1
  4674d8:	adrp	x12, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4674dc:	add	x12, x12, #0xc0
  4674e0:	adrp	x13, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4674e4:	add	x13, x13, #0xec1
  4674e8:	adrp	x14, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  4674ec:	add	x14, x14, #0xd32
  4674f0:	stur	w0, [x29, #-4]
  4674f4:	stur	x1, [x29, #-16]
  4674f8:	stur	x8, [x29, #-24]
  4674fc:	stur	x8, [x29, #-32]
  467500:	stur	x8, [x29, #-40]
  467504:	stur	x8, [x29, #-48]
  467508:	stur	x8, [x29, #-56]
  46750c:	stur	x8, [x29, #-64]
  467510:	stur	x8, [x29, #-72]
  467514:	stur	x8, [x29, #-80]
  467518:	stur	x8, [x29, #-88]
  46751c:	stur	x8, [x29, #-96]
  467520:	stur	x8, [x29, #-104]
  467524:	stur	x8, [x29, #-112]
  467528:	stur	x8, [x29, #-120]
  46752c:	stur	x8, [x29, #-128]
  467530:	stur	x8, [x29, #-136]
  467534:	stur	x8, [x29, #-144]
  467538:	stur	x8, [x29, #-152]
  46753c:	stur	x8, [x29, #-160]
  467540:	stur	x8, [x29, #-168]
  467544:	stur	x8, [x29, #-176]
  467548:	stur	x8, [x29, #-184]
  46754c:	stur	x8, [x29, #-192]
  467550:	stur	x8, [x29, #-200]
  467554:	stur	x8, [x29, #-208]
  467558:	stur	x8, [x29, #-216]
  46755c:	stur	x8, [x29, #-224]
  467560:	stur	x8, [x29, #-232]
  467564:	stur	x8, [x29, #-240]
  467568:	stur	x8, [x29, #-248]
  46756c:	stur	x8, [x29, #-256]
  467570:	str	x8, [sp, #1160]
  467574:	str	x8, [sp, #1152]
  467578:	str	wzr, [sp, #1140]
  46757c:	str	w9, [sp, #1136]
  467580:	str	wzr, [sp, #1132]
  467584:	str	wzr, [sp, #1128]
  467588:	str	wzr, [sp, #1124]
  46758c:	str	wzr, [sp, #1120]
  467590:	str	w10, [sp, #1116]
  467594:	str	w10, [sp, #1112]
  467598:	str	wzr, [sp, #1108]
  46759c:	str	wzr, [sp, #1104]
  4675a0:	str	wzr, [sp, #1100]
  4675a4:	str	w10, [sp, #1096]
  4675a8:	str	w10, [sp, #1092]
  4675ac:	str	w10, [sp, #1088]
  4675b0:	str	wzr, [sp, #1084]
  4675b4:	str	wzr, [sp, #1080]
  4675b8:	str	wzr, [sp, #1076]
  4675bc:	str	wzr, [sp, #1072]
  4675c0:	str	wzr, [sp, #1068]
  4675c4:	str	wzr, [sp, #1064]
  4675c8:	str	wzr, [sp, #1060]
  4675cc:	str	wzr, [sp, #1056]
  4675d0:	str	wzr, [sp, #1052]
  4675d4:	str	wzr, [sp, #1048]
  4675d8:	str	wzr, [sp, #1044]
  4675dc:	str	wzr, [sp, #1040]
  4675e0:	str	wzr, [sp, #1036]
  4675e4:	str	wzr, [sp, #1032]
  4675e8:	str	w11, [sp, #1028]
  4675ec:	str	wzr, [sp, #1020]
  4675f0:	str	wzr, [sp, #1016]
  4675f4:	str	wzr, [sp, #1012]
  4675f8:	str	wzr, [sp, #1008]
  4675fc:	str	wzr, [sp, #1004]
  467600:	str	wzr, [sp, #1000]
  467604:	str	wzr, [sp, #996]
  467608:	str	wzr, [sp, #992]
  46760c:	str	wzr, [sp, #988]
  467610:	str	wzr, [sp, #984]
  467614:	str	wzr, [sp, #980]
  467618:	str	xzr, [sp, #968]
  46761c:	str	xzr, [sp, #960]
  467620:	str	wzr, [sp, #956]
  467624:	str	x8, [sp, #944]
  467628:	str	wzr, [sp, #940]
  46762c:	str	wzr, [sp, #936]
  467630:	str	x12, [sp, #632]
  467634:	str	x13, [sp, #624]
  467638:	str	x14, [sp, #616]
  46763c:	bl	41ad70 <X509_STORE_new@plt>
  467640:	stur	x0, [x29, #-136]
  467644:	ldur	x8, [x29, #-136]
  467648:	cbnz	x8, 467650 <ASN1_generate_nconf@plt+0x48d50>
  46764c:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  467650:	ldur	x0, [x29, #-136]
  467654:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a700>
  467658:	add	x1, x1, #0x5ec
  46765c:	bl	41bfc0 <X509_STORE_set_verify_cb@plt>
  467660:	ldur	w0, [x29, #-4]
  467664:	ldur	x1, [x29, #-16]
  467668:	adrp	x2, 493000 <ASN1_generate_nconf@plt+0x74700>
  46766c:	add	x2, x2, #0x108
  467670:	bl	470d80 <ASN1_generate_nconf@plt+0x52480>
  467674:	str	x0, [sp, #1144]
  467678:	bl	471f6c <ASN1_generate_nconf@plt+0x5366c>
  46767c:	str	w0, [sp, #952]
  467680:	cbz	w0, 468198 <ASN1_generate_nconf@plt+0x49898>
  467684:	ldr	w8, [sp, #952]
  467688:	add	w9, w8, #0x1
  46768c:	cmp	w9, #0x1
  467690:	str	w8, [sp, #612]
  467694:	b.ls	467ac0 <ASN1_generate_nconf@plt+0x491c0>  // b.plast
  467698:	b	46769c <ASN1_generate_nconf@plt+0x48d9c>
  46769c:	ldr	w8, [sp, #612]
  4676a0:	cmp	w8, #0x1
  4676a4:	b.eq	467adc <ASN1_generate_nconf@plt+0x491dc>  // b.none
  4676a8:	b	4676ac <ASN1_generate_nconf@plt+0x48dac>
  4676ac:	ldr	w8, [sp, #612]
  4676b0:	cmp	w8, #0x2
  4676b4:	b.eq	467af0 <ASN1_generate_nconf@plt+0x491f0>  // b.none
  4676b8:	b	4676bc <ASN1_generate_nconf@plt+0x48dbc>
  4676bc:	ldr	w8, [sp, #612]
  4676c0:	cmp	w8, #0x3
  4676c4:	b.eq	467b18 <ASN1_generate_nconf@plt+0x49218>  // b.none
  4676c8:	b	4676cc <ASN1_generate_nconf@plt+0x48dcc>
  4676cc:	ldr	w8, [sp, #612]
  4676d0:	cmp	w8, #0x4
  4676d4:	b.eq	467b34 <ASN1_generate_nconf@plt+0x49234>  // b.none
  4676d8:	b	4676dc <ASN1_generate_nconf@plt+0x48ddc>
  4676dc:	ldr	w8, [sp, #612]
  4676e0:	cmp	w8, #0x5
  4676e4:	b.eq	467b94 <ASN1_generate_nconf@plt+0x49294>  // b.none
  4676e8:	b	4676ec <ASN1_generate_nconf@plt+0x48dec>
  4676ec:	ldr	w8, [sp, #612]
  4676f0:	cmp	w8, #0x6
  4676f4:	b.eq	467b50 <ASN1_generate_nconf@plt+0x49250>  // b.none
  4676f8:	b	4676fc <ASN1_generate_nconf@plt+0x48dfc>
  4676fc:	ldr	w8, [sp, #612]
  467700:	cmp	w8, #0x7
  467704:	b.eq	467b6c <ASN1_generate_nconf@plt+0x4926c>  // b.none
  467708:	b	46770c <ASN1_generate_nconf@plt+0x48e0c>
  46770c:	ldr	w8, [sp, #612]
  467710:	cmp	w8, #0x8
  467714:	b.eq	467ba0 <ASN1_generate_nconf@plt+0x492a0>  // b.none
  467718:	b	46771c <ASN1_generate_nconf@plt+0x48e1c>
  46771c:	ldr	w8, [sp, #612]
  467720:	cmp	w8, #0x9
  467724:	b.eq	467be4 <ASN1_generate_nconf@plt+0x492e4>  // b.none
  467728:	b	46772c <ASN1_generate_nconf@plt+0x48e2c>
  46772c:	ldr	w8, [sp, #612]
  467730:	cmp	w8, #0xa
  467734:	b.eq	467c00 <ASN1_generate_nconf@plt+0x49300>  // b.none
  467738:	b	46773c <ASN1_generate_nconf@plt+0x48e3c>
  46773c:	ldr	w8, [sp, #612]
  467740:	cmp	w8, #0xb
  467744:	b.eq	467c0c <ASN1_generate_nconf@plt+0x4930c>  // b.none
  467748:	b	46774c <ASN1_generate_nconf@plt+0x48e4c>
  46774c:	ldr	w8, [sp, #612]
  467750:	cmp	w8, #0xc
  467754:	b.eq	467c30 <ASN1_generate_nconf@plt+0x49330>  // b.none
  467758:	b	46775c <ASN1_generate_nconf@plt+0x48e5c>
  46775c:	ldr	w8, [sp, #612]
  467760:	cmp	w8, #0xd
  467764:	b.eq	467b0c <ASN1_generate_nconf@plt+0x4920c>  // b.none
  467768:	b	46776c <ASN1_generate_nconf@plt+0x48e6c>
  46776c:	ldr	w8, [sp, #612]
  467770:	cmp	w8, #0xe
  467774:	b.eq	467b88 <ASN1_generate_nconf@plt+0x49288>  // b.none
  467778:	b	46777c <ASN1_generate_nconf@plt+0x48e7c>
  46777c:	ldr	w8, [sp, #612]
  467780:	cmp	w8, #0xf
  467784:	b.eq	467c3c <ASN1_generate_nconf@plt+0x4933c>  // b.none
  467788:	b	46778c <ASN1_generate_nconf@plt+0x48e8c>
  46778c:	ldr	w8, [sp, #612]
  467790:	cmp	w8, #0x10
  467794:	b.eq	467c58 <ASN1_generate_nconf@plt+0x49358>  // b.none
  467798:	b	46779c <ASN1_generate_nconf@plt+0x48e9c>
  46779c:	ldr	w8, [sp, #612]
  4677a0:	cmp	w8, #0x11
  4677a4:	b.eq	467c74 <ASN1_generate_nconf@plt+0x49374>  // b.none
  4677a8:	b	4677ac <ASN1_generate_nconf@plt+0x48eac>
  4677ac:	ldr	w8, [sp, #612]
  4677b0:	cmp	w8, #0x12
  4677b4:	b.eq	467c80 <ASN1_generate_nconf@plt+0x49380>  // b.none
  4677b8:	b	4677bc <ASN1_generate_nconf@plt+0x48ebc>
  4677bc:	ldr	w8, [sp, #612]
  4677c0:	cmp	w8, #0x13
  4677c4:	b.eq	467c8c <ASN1_generate_nconf@plt+0x4938c>  // b.none
  4677c8:	b	4677cc <ASN1_generate_nconf@plt+0x48ecc>
  4677cc:	ldr	w8, [sp, #612]
  4677d0:	cmp	w8, #0x14
  4677d4:	b.eq	467cd4 <ASN1_generate_nconf@plt+0x493d4>  // b.none
  4677d8:	b	4677dc <ASN1_generate_nconf@plt+0x48edc>
  4677dc:	ldr	w8, [sp, #612]
  4677e0:	cmp	w8, #0x15
  4677e4:	b.eq	467ce0 <ASN1_generate_nconf@plt+0x493e0>  // b.none
  4677e8:	b	4677ec <ASN1_generate_nconf@plt+0x48eec>
  4677ec:	ldr	w8, [sp, #612]
  4677f0:	cmp	w8, #0x16
  4677f4:	b.eq	467d6c <ASN1_generate_nconf@plt+0x4946c>  // b.none
  4677f8:	b	4677fc <ASN1_generate_nconf@plt+0x48efc>
  4677fc:	ldr	w8, [sp, #612]
  467800:	cmp	w8, #0x17
  467804:	b.eq	467df8 <ASN1_generate_nconf@plt+0x494f8>  // b.none
  467808:	b	46780c <ASN1_generate_nconf@plt+0x48f0c>
  46780c:	ldr	w8, [sp, #612]
  467810:	cmp	w8, #0x18
  467814:	b.eq	467e0c <ASN1_generate_nconf@plt+0x4950c>  // b.none
  467818:	b	46781c <ASN1_generate_nconf@plt+0x48f1c>
  46781c:	ldr	w8, [sp, #612]
  467820:	cmp	w8, #0x19
  467824:	b.eq	467e30 <ASN1_generate_nconf@plt+0x49530>  // b.none
  467828:	b	46782c <ASN1_generate_nconf@plt+0x48f2c>
  46782c:	ldr	w8, [sp, #612]
  467830:	cmp	w8, #0x1a
  467834:	b.eq	467e5c <ASN1_generate_nconf@plt+0x4955c>  // b.none
  467838:	b	46783c <ASN1_generate_nconf@plt+0x48f3c>
  46783c:	ldr	w8, [sp, #612]
  467840:	cmp	w8, #0x1b
  467844:	b.eq	467e70 <ASN1_generate_nconf@plt+0x49570>  // b.none
  467848:	b	46784c <ASN1_generate_nconf@plt+0x48f4c>
  46784c:	ldr	w8, [sp, #612]
  467850:	cmp	w8, #0x1c
  467854:	b.eq	467e84 <ASN1_generate_nconf@plt+0x49584>  // b.none
  467858:	b	46785c <ASN1_generate_nconf@plt+0x48f5c>
  46785c:	ldr	w8, [sp, #612]
  467860:	cmp	w8, #0x1d
  467864:	b.eq	467e98 <ASN1_generate_nconf@plt+0x49598>  // b.none
  467868:	b	46786c <ASN1_generate_nconf@plt+0x48f6c>
  46786c:	ldr	w8, [sp, #612]
  467870:	cmp	w8, #0x1e
  467874:	b.eq	467eac <ASN1_generate_nconf@plt+0x495ac>  // b.none
  467878:	b	46787c <ASN1_generate_nconf@plt+0x48f7c>
  46787c:	ldr	w8, [sp, #612]
  467880:	cmp	w8, #0x1f
  467884:	b.eq	467ec0 <ASN1_generate_nconf@plt+0x495c0>  // b.none
  467888:	b	46788c <ASN1_generate_nconf@plt+0x48f8c>
  46788c:	ldr	w8, [sp, #612]
  467890:	cmp	w8, #0x20
  467894:	b.eq	467ed4 <ASN1_generate_nconf@plt+0x495d4>  // b.none
  467898:	b	46789c <ASN1_generate_nconf@plt+0x48f9c>
  46789c:	ldr	w8, [sp, #612]
  4678a0:	cmp	w8, #0x21
  4678a4:	b.eq	467ee8 <ASN1_generate_nconf@plt+0x495e8>  // b.none
  4678a8:	b	4678ac <ASN1_generate_nconf@plt+0x48fac>
  4678ac:	ldr	w8, [sp, #612]
  4678b0:	cmp	w8, #0x22
  4678b4:	b.eq	467efc <ASN1_generate_nconf@plt+0x495fc>  // b.none
  4678b8:	b	4678bc <ASN1_generate_nconf@plt+0x48fbc>
  4678bc:	ldr	w8, [sp, #612]
  4678c0:	cmp	w8, #0x23
  4678c4:	b.eq	467f4c <ASN1_generate_nconf@plt+0x4964c>  // b.none
  4678c8:	b	4678cc <ASN1_generate_nconf@plt+0x48fcc>
  4678cc:	ldr	w8, [sp, #612]
  4678d0:	cmp	w8, #0x24
  4678d4:	b.eq	467f60 <ASN1_generate_nconf@plt+0x49660>  // b.none
  4678d8:	b	4678dc <ASN1_generate_nconf@plt+0x48fdc>
  4678dc:	ldr	w8, [sp, #612]
  4678e0:	cmp	w8, #0x25
  4678e4:	b.eq	467f10 <ASN1_generate_nconf@plt+0x49610>  // b.none
  4678e8:	b	4678ec <ASN1_generate_nconf@plt+0x48fec>
  4678ec:	ldr	w8, [sp, #612]
  4678f0:	cmp	w8, #0x26
  4678f4:	b.eq	467f24 <ASN1_generate_nconf@plt+0x49624>  // b.none
  4678f8:	b	4678fc <ASN1_generate_nconf@plt+0x48ffc>
  4678fc:	ldr	w8, [sp, #612]
  467900:	cmp	w8, #0x27
  467904:	b.eq	467f38 <ASN1_generate_nconf@plt+0x49638>  // b.none
  467908:	b	46790c <ASN1_generate_nconf@plt+0x4900c>
  46790c:	ldr	w8, [sp, #612]
  467910:	cmp	w8, #0x28
  467914:	b.eq	46809c <ASN1_generate_nconf@plt+0x4979c>  // b.none
  467918:	b	46791c <ASN1_generate_nconf@plt+0x4901c>
  46791c:	ldr	w8, [sp, #612]
  467920:	cmp	w8, #0x29
  467924:	b.eq	467f74 <ASN1_generate_nconf@plt+0x49674>  // b.none
  467928:	b	46792c <ASN1_generate_nconf@plt+0x4902c>
  46792c:	ldr	w8, [sp, #612]
  467930:	cmp	w8, #0x2a
  467934:	b.eq	467f88 <ASN1_generate_nconf@plt+0x49688>  // b.none
  467938:	b	46793c <ASN1_generate_nconf@plt+0x4903c>
  46793c:	ldr	w8, [sp, #612]
  467940:	cmp	w8, #0x2b
  467944:	b.eq	467f9c <ASN1_generate_nconf@plt+0x4969c>  // b.none
  467948:	b	46794c <ASN1_generate_nconf@plt+0x4904c>
  46794c:	ldr	w8, [sp, #612]
  467950:	cmp	w8, #0x2c
  467954:	b.eq	4680c0 <ASN1_generate_nconf@plt+0x497c0>  // b.none
  467958:	b	46795c <ASN1_generate_nconf@plt+0x4905c>
  46795c:	ldr	w8, [sp, #612]
  467960:	cmp	w8, #0x2d
  467964:	b.eq	468140 <ASN1_generate_nconf@plt+0x49840>  // b.none
  467968:	b	46796c <ASN1_generate_nconf@plt+0x4906c>
  46796c:	ldr	w8, [sp, #612]
  467970:	cmp	w8, #0x2e
  467974:	b.eq	46814c <ASN1_generate_nconf@plt+0x4984c>  // b.none
  467978:	b	46797c <ASN1_generate_nconf@plt+0x4907c>
  46797c:	ldr	w8, [sp, #612]
  467980:	cmp	w8, #0x2f
  467984:	b.eq	468158 <ASN1_generate_nconf@plt+0x49858>  // b.none
  467988:	b	46798c <ASN1_generate_nconf@plt+0x4908c>
  46798c:	ldr	w8, [sp, #612]
  467990:	cmp	w8, #0x30
  467994:	b.eq	467fb0 <ASN1_generate_nconf@plt+0x496b0>  // b.none
  467998:	b	46799c <ASN1_generate_nconf@plt+0x4909c>
  46799c:	ldr	w8, [sp, #612]
  4679a0:	cmp	w8, #0x31
  4679a4:	b.eq	467fec <ASN1_generate_nconf@plt+0x496ec>  // b.none
  4679a8:	b	4679ac <ASN1_generate_nconf@plt+0x490ac>
  4679ac:	ldr	w8, [sp, #612]
  4679b0:	cmp	w8, #0x32
  4679b4:	b.eq	467ff8 <ASN1_generate_nconf@plt+0x496f8>  // b.none
  4679b8:	b	4679bc <ASN1_generate_nconf@plt+0x490bc>
  4679bc:	ldr	w8, [sp, #612]
  4679c0:	cmp	w8, #0x33
  4679c4:	b.eq	46800c <ASN1_generate_nconf@plt+0x4970c>  // b.none
  4679c8:	b	4679cc <ASN1_generate_nconf@plt+0x490cc>
  4679cc:	ldr	w8, [sp, #612]
  4679d0:	cmp	w8, #0x34
  4679d4:	b.eq	468020 <ASN1_generate_nconf@plt+0x49720>  // b.none
  4679d8:	b	4679dc <ASN1_generate_nconf@plt+0x490dc>
  4679dc:	ldr	w8, [sp, #612]
  4679e0:	cmp	w8, #0x35
  4679e4:	b.eq	468034 <ASN1_generate_nconf@plt+0x49734>  // b.none
  4679e8:	b	4679ec <ASN1_generate_nconf@plt+0x490ec>
  4679ec:	ldr	w8, [sp, #612]
  4679f0:	cmp	w8, #0x36
  4679f4:	b.eq	468048 <ASN1_generate_nconf@plt+0x49748>  // b.none
  4679f8:	b	4679fc <ASN1_generate_nconf@plt+0x490fc>
  4679fc:	ldr	w8, [sp, #612]
  467a00:	cmp	w8, #0x37
  467a04:	b.eq	468054 <ASN1_generate_nconf@plt+0x49754>  // b.none
  467a08:	b	467a0c <ASN1_generate_nconf@plt+0x4910c>
  467a0c:	ldr	w8, [sp, #612]
  467a10:	cmp	w8, #0x38
  467a14:	b.eq	468074 <ASN1_generate_nconf@plt+0x49774>  // b.none
  467a18:	b	467a1c <ASN1_generate_nconf@plt+0x4911c>
  467a1c:	ldr	w8, [sp, #612]
  467a20:	cmp	w8, #0x39
  467a24:	b.eq	468088 <ASN1_generate_nconf@plt+0x49788>  // b.none
  467a28:	b	467a2c <ASN1_generate_nconf@plt+0x4912c>
  467a2c:	ldr	w8, [sp, #612]
  467a30:	cmp	w8, #0x3a
  467a34:	b.eq	468068 <ASN1_generate_nconf@plt+0x49768>  // b.none
  467a38:	b	467a3c <ASN1_generate_nconf@plt+0x4913c>
  467a3c:	ldr	w8, [sp, #612]
  467a40:	cmp	w8, #0x3b
  467a44:	b.eq	468180 <ASN1_generate_nconf@plt+0x49880>  // b.none
  467a48:	b	467a4c <ASN1_generate_nconf@plt+0x4914c>
  467a4c:	ldr	w8, [sp, #612]
  467a50:	cmp	w8, #0x3c
  467a54:	b.eq	467e44 <ASN1_generate_nconf@plt+0x49544>  // b.none
  467a58:	b	467a5c <ASN1_generate_nconf@plt+0x4915c>
  467a5c:	ldr	w8, [sp, #612]
  467a60:	cmp	w8, #0x3d
  467a64:	b.eq	467fe0 <ASN1_generate_nconf@plt+0x496e0>  // b.none
  467a68:	b	467a6c <ASN1_generate_nconf@plt+0x4916c>
  467a6c:	ldr	w8, [sp, #612]
  467a70:	cmp	w8, #0x3e
  467a74:	b.eq	468164 <ASN1_generate_nconf@plt+0x49864>  // b.none
  467a78:	b	467a7c <ASN1_generate_nconf@plt+0x4917c>
  467a7c:	ldr	w8, [sp, #612]
  467a80:	cmp	w8, #0x5dc
  467a84:	b.eq	467c18 <ASN1_generate_nconf@plt+0x49318>  // b.none
  467a88:	b	467a8c <ASN1_generate_nconf@plt+0x4918c>
  467a8c:	ldr	w8, [sp, #612]
  467a90:	subs	w9, w8, #0x5dd
  467a94:	cmp	w9, #0x1
  467a98:	b.ls	467c1c <ASN1_generate_nconf@plt+0x4931c>  // b.plast
  467a9c:	b	467aa0 <ASN1_generate_nconf@plt+0x491a0>
  467aa0:	ldr	w8, [sp, #612]
  467aa4:	cmp	w8, #0x5df
  467aa8:	b.eq	467c18 <ASN1_generate_nconf@plt+0x49318>  // b.none
  467aac:	b	467ab0 <ASN1_generate_nconf@plt+0x491b0>
  467ab0:	ldr	w8, [sp, #612]
  467ab4:	cmp	w8, #0x5e0
  467ab8:	b.eq	467fc4 <ASN1_generate_nconf@plt+0x496c4>  // b.none
  467abc:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467ac0:	ldr	x8, [sp, #632]
  467ac4:	ldr	x0, [x8]
  467ac8:	ldr	x2, [sp, #1144]
  467acc:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  467ad0:	add	x1, x1, #0x466
  467ad4:	bl	4196e0 <BIO_printf@plt>
  467ad8:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  467adc:	adrp	x0, 493000 <ASN1_generate_nconf@plt+0x74700>
  467ae0:	add	x0, x0, #0x108
  467ae4:	bl	4725bc <ASN1_generate_nconf@plt+0x53cbc>
  467ae8:	str	wzr, [sp, #1028]
  467aec:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  467af0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467af4:	mov	x1, #0x7be                 	// #1982
  467af8:	add	x2, sp, #0x448
  467afc:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  467b00:	cbnz	w0, 467b08 <ASN1_generate_nconf@plt+0x49208>
  467b04:	b	467ac0 <ASN1_generate_nconf@plt+0x491c0>
  467b08:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467b0c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467b10:	stur	x0, [x29, #-248]
  467b14:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467b18:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467b1c:	mov	x1, #0x7be                 	// #1982
  467b20:	add	x2, sp, #0x444
  467b24:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  467b28:	cbnz	w0, 467b30 <ASN1_generate_nconf@plt+0x49230>
  467b2c:	b	467ac0 <ASN1_generate_nconf@plt+0x491c0>
  467b30:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467b34:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467b38:	mov	x1, #0x2                   	// #2
  467b3c:	add	x2, sp, #0x440
  467b40:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  467b44:	cbnz	w0, 467b4c <ASN1_generate_nconf@plt+0x4924c>
  467b48:	b	467ac0 <ASN1_generate_nconf@plt+0x491c0>
  467b4c:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467b50:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467b54:	mov	x1, #0x2                   	// #2
  467b58:	add	x2, sp, #0x45c
  467b5c:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  467b60:	cbnz	w0, 467b68 <ASN1_generate_nconf@plt+0x49268>
  467b64:	b	467ac0 <ASN1_generate_nconf@plt+0x491c0>
  467b68:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467b6c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467b70:	mov	x1, #0x7be                 	// #1982
  467b74:	add	x2, sp, #0x458
  467b78:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  467b7c:	cbnz	w0, 467b84 <ASN1_generate_nconf@plt+0x49284>
  467b80:	b	467ac0 <ASN1_generate_nconf@plt+0x491c0>
  467b84:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467b88:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467b8c:	stur	x0, [x29, #-256]
  467b90:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467b94:	mov	w8, #0x1                   	// #1
  467b98:	str	w8, [sp, #1104]
  467b9c:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467ba0:	ldur	x8, [x29, #-96]
  467ba4:	cbnz	x8, 467bb0 <ASN1_generate_nconf@plt+0x492b0>
  467ba8:	bl	469704 <ASN1_generate_nconf@plt+0x4ae04>
  467bac:	stur	x0, [x29, #-96]
  467bb0:	ldur	x8, [x29, #-96]
  467bb4:	cbz	x8, 467bdc <ASN1_generate_nconf@plt+0x492dc>
  467bb8:	ldur	x0, [x29, #-96]
  467bbc:	str	x0, [sp, #600]
  467bc0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467bc4:	ldr	x8, [sp, #600]
  467bc8:	str	x0, [sp, #592]
  467bcc:	mov	x0, x8
  467bd0:	ldr	x1, [sp, #592]
  467bd4:	bl	469718 <ASN1_generate_nconf@plt+0x4ae18>
  467bd8:	cbnz	w0, 467be0 <ASN1_generate_nconf@plt+0x492e0>
  467bdc:	b	467ac0 <ASN1_generate_nconf@plt+0x491c0>
  467be0:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467be4:	ldr	w8, [sp, #956]
  467be8:	cbz	w8, 467bf0 <ASN1_generate_nconf@plt+0x492f0>
  467bec:	b	467ac0 <ASN1_generate_nconf@plt+0x491c0>
  467bf0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467bf4:	bl	41a130 <atoi@plt>
  467bf8:	str	w0, [sp, #1136]
  467bfc:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467c00:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467c04:	stur	x0, [x29, #-240]
  467c08:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467c0c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467c10:	stur	x0, [x29, #-224]
  467c14:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467c18:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467c1c:	ldr	w0, [sp, #952]
  467c20:	bl	46a49c <ASN1_generate_nconf@plt+0x4bb9c>
  467c24:	cbnz	w0, 467c2c <ASN1_generate_nconf@plt+0x4932c>
  467c28:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  467c2c:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467c30:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467c34:	stur	x0, [x29, #-216]
  467c38:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467c3c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467c40:	str	x0, [sp, #1160]
  467c44:	ldr	w8, [sp, #1020]
  467c48:	add	w8, w8, #0x1
  467c4c:	str	w8, [sp, #1020]
  467c50:	str	w8, [sp, #1064]
  467c54:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467c58:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467c5c:	str	x0, [sp, #1152]
  467c60:	ldr	w8, [sp, #1020]
  467c64:	add	w8, w8, #0x1
  467c68:	str	w8, [sp, #1020]
  467c6c:	str	w8, [sp, #1060]
  467c70:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467c74:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467c78:	stur	x0, [x29, #-152]
  467c7c:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467c80:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467c84:	stur	x0, [x29, #-160]
  467c88:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467c8c:	ldur	x8, [x29, #-24]
  467c90:	cbz	x8, 467cac <ASN1_generate_nconf@plt+0x493ac>
  467c94:	ldr	x8, [sp, #632]
  467c98:	ldr	x0, [x8]
  467c9c:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  467ca0:	add	x1, x1, #0xf06
  467ca4:	bl	4196e0 <BIO_printf@plt>
  467ca8:	b	467ac0 <ASN1_generate_nconf@plt+0x491c0>
  467cac:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467cb0:	mov	x8, xzr
  467cb4:	str	x0, [sp, #584]
  467cb8:	mov	x0, x8
  467cbc:	ldr	x1, [sp, #584]
  467cc0:	bl	419d20 <s2i_ASN1_INTEGER@plt>
  467cc4:	stur	x0, [x29, #-24]
  467cc8:	cbnz	x0, 467cd0 <ASN1_generate_nconf@plt+0x493d0>
  467ccc:	b	467ac0 <ASN1_generate_nconf@plt+0x491c0>
  467cd0:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467cd4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467cd8:	stur	x0, [x29, #-168]
  467cdc:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467ce0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467ce4:	mov	w8, wzr
  467ce8:	mov	w1, w8
  467cec:	bl	41c450 <OBJ_txt2obj@plt>
  467cf0:	stur	x0, [x29, #-32]
  467cf4:	cbnz	x0, 467d34 <ASN1_generate_nconf@plt+0x49434>
  467cf8:	ldr	x8, [sp, #632]
  467cfc:	ldr	x0, [x8]
  467d00:	ldr	x2, [sp, #1144]
  467d04:	str	x0, [sp, #576]
  467d08:	str	x2, [sp, #568]
  467d0c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467d10:	ldr	x8, [sp, #576]
  467d14:	str	x0, [sp, #560]
  467d18:	mov	x0, x8
  467d1c:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  467d20:	add	x1, x1, #0xce3
  467d24:	ldr	x2, [sp, #568]
  467d28:	ldr	x3, [sp, #560]
  467d2c:	bl	4196e0 <BIO_printf@plt>
  467d30:	b	467ac0 <ASN1_generate_nconf@plt+0x491c0>
  467d34:	ldur	x8, [x29, #-80]
  467d38:	cbnz	x8, 467d4c <ASN1_generate_nconf@plt+0x4944c>
  467d3c:	bl	469744 <ASN1_generate_nconf@plt+0x4ae44>
  467d40:	stur	x0, [x29, #-80]
  467d44:	cbnz	x0, 467d4c <ASN1_generate_nconf@plt+0x4944c>
  467d48:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  467d4c:	ldur	x0, [x29, #-80]
  467d50:	ldur	x1, [x29, #-32]
  467d54:	bl	469758 <ASN1_generate_nconf@plt+0x4ae58>
  467d58:	mov	x8, xzr
  467d5c:	stur	x8, [x29, #-32]
  467d60:	mov	w9, #0x1                   	// #1
  467d64:	str	w9, [sp, #1044]
  467d68:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467d6c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467d70:	mov	w8, wzr
  467d74:	mov	w1, w8
  467d78:	bl	41c450 <OBJ_txt2obj@plt>
  467d7c:	stur	x0, [x29, #-32]
  467d80:	cbnz	x0, 467dc0 <ASN1_generate_nconf@plt+0x494c0>
  467d84:	ldr	x8, [sp, #632]
  467d88:	ldr	x0, [x8]
  467d8c:	ldr	x2, [sp, #1144]
  467d90:	str	x0, [sp, #552]
  467d94:	str	x2, [sp, #544]
  467d98:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467d9c:	ldr	x8, [sp, #552]
  467da0:	str	x0, [sp, #536]
  467da4:	mov	x0, x8
  467da8:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  467dac:	add	x1, x1, #0xd06
  467db0:	ldr	x2, [sp, #544]
  467db4:	ldr	x3, [sp, #536]
  467db8:	bl	4196e0 <BIO_printf@plt>
  467dbc:	b	467ac0 <ASN1_generate_nconf@plt+0x491c0>
  467dc0:	ldur	x8, [x29, #-88]
  467dc4:	cbnz	x8, 467dd8 <ASN1_generate_nconf@plt+0x494d8>
  467dc8:	bl	469744 <ASN1_generate_nconf@plt+0x4ae44>
  467dcc:	stur	x0, [x29, #-88]
  467dd0:	cbnz	x0, 467dd8 <ASN1_generate_nconf@plt+0x494d8>
  467dd4:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  467dd8:	ldur	x0, [x29, #-88]
  467ddc:	ldur	x1, [x29, #-32]
  467de0:	bl	469758 <ASN1_generate_nconf@plt+0x4ae58>
  467de4:	mov	x8, xzr
  467de8:	stur	x8, [x29, #-32]
  467dec:	mov	w9, #0x1                   	// #1
  467df0:	str	w9, [sp, #1044]
  467df4:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467df8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467dfc:	stur	x0, [x29, #-176]
  467e00:	mov	w8, #0x1                   	// #1
  467e04:	str	w8, [sp, #1044]
  467e08:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467e0c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467e10:	add	x8, sp, #0x3c0
  467e14:	str	x0, [sp, #528]
  467e18:	mov	x0, x8
  467e1c:	ldr	x1, [sp, #528]
  467e20:	bl	46cda0 <ASN1_generate_nconf@plt+0x4e4a0>
  467e24:	cbnz	w0, 467e2c <ASN1_generate_nconf@plt+0x4952c>
  467e28:	b	467ac0 <ASN1_generate_nconf@plt+0x491c0>
  467e2c:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467e30:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467e34:	bl	46aae8 <ASN1_generate_nconf@plt+0x4c1e8>
  467e38:	cbnz	w0, 467e40 <ASN1_generate_nconf@plt+0x49540>
  467e3c:	b	467ac0 <ASN1_generate_nconf@plt+0x491c0>
  467e40:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467e44:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467e48:	mov	w8, wzr
  467e4c:	mov	w1, w8
  467e50:	bl	46d4f4 <ASN1_generate_nconf@plt+0x4ebf4>
  467e54:	str	x0, [sp, #944]
  467e58:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467e5c:	ldr	w8, [sp, #1020]
  467e60:	add	w8, w8, #0x1
  467e64:	str	w8, [sp, #1020]
  467e68:	str	w8, [sp, #1120]
  467e6c:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467e70:	ldr	w8, [sp, #1020]
  467e74:	add	w8, w8, #0x1
  467e78:	str	w8, [sp, #1020]
  467e7c:	str	w8, [sp, #1052]
  467e80:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467e84:	ldr	w8, [sp, #1020]
  467e88:	add	w8, w8, #0x1
  467e8c:	str	w8, [sp, #1020]
  467e90:	str	w8, [sp, #1048]
  467e94:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467e98:	ldr	w8, [sp, #1020]
  467e9c:	add	w8, w8, #0x1
  467ea0:	str	w8, [sp, #1020]
  467ea4:	str	w8, [sp, #1000]
  467ea8:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467eac:	ldr	w8, [sp, #1020]
  467eb0:	add	w8, w8, #0x1
  467eb4:	str	w8, [sp, #1020]
  467eb8:	str	w8, [sp, #1084]
  467ebc:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467ec0:	ldr	w8, [sp, #1020]
  467ec4:	add	w8, w8, #0x1
  467ec8:	str	w8, [sp, #1020]
  467ecc:	str	w8, [sp, #1132]
  467ed0:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467ed4:	ldr	w8, [sp, #1020]
  467ed8:	add	w8, w8, #0x1
  467edc:	str	w8, [sp, #1020]
  467ee0:	str	w8, [sp, #1128]
  467ee4:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467ee8:	ldr	w8, [sp, #1020]
  467eec:	add	w8, w8, #0x1
  467ef0:	str	w8, [sp, #1020]
  467ef4:	str	w8, [sp, #1140]
  467ef8:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467efc:	ldr	w8, [sp, #1020]
  467f00:	add	w8, w8, #0x1
  467f04:	str	w8, [sp, #1020]
  467f08:	str	w8, [sp, #1004]
  467f0c:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467f10:	ldr	w8, [sp, #1020]
  467f14:	add	w8, w8, #0x1
  467f18:	str	w8, [sp, #1020]
  467f1c:	str	w8, [sp, #996]
  467f20:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467f24:	ldr	w8, [sp, #1020]
  467f28:	add	w8, w8, #0x1
  467f2c:	str	w8, [sp, #1020]
  467f30:	str	w8, [sp, #992]
  467f34:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467f38:	ldr	w8, [sp, #1020]
  467f3c:	add	w8, w8, #0x1
  467f40:	str	w8, [sp, #1020]
  467f44:	str	w8, [sp, #1108]
  467f48:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467f4c:	ldr	w8, [sp, #1020]
  467f50:	add	w8, w8, #0x1
  467f54:	str	w8, [sp, #1020]
  467f58:	str	w8, [sp, #1080]
  467f5c:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467f60:	ldr	w8, [sp, #1020]
  467f64:	add	w8, w8, #0x1
  467f68:	str	w8, [sp, #1020]
  467f6c:	str	w8, [sp, #1076]
  467f70:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467f74:	ldr	w8, [sp, #1020]
  467f78:	add	w8, w8, #0x1
  467f7c:	str	w8, [sp, #1020]
  467f80:	str	w8, [sp, #1124]
  467f84:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467f88:	ldr	w8, [sp, #1020]
  467f8c:	add	w8, w8, #0x1
  467f90:	str	w8, [sp, #1020]
  467f94:	str	w8, [sp, #988]
  467f98:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467f9c:	ldr	w8, [sp, #1020]
  467fa0:	add	w8, w8, #0x1
  467fa4:	str	w8, [sp, #1020]
  467fa8:	str	w8, [sp, #980]
  467fac:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467fb0:	ldr	w8, [sp, #1020]
  467fb4:	add	w8, w8, #0x1
  467fb8:	str	w8, [sp, #1020]
  467fbc:	str	w8, [sp, #1068]
  467fc0:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467fc4:	ldr	w8, [sp, #1020]
  467fc8:	add	w8, w8, #0x1
  467fcc:	str	w8, [sp, #1020]
  467fd0:	str	w8, [sp, #984]
  467fd4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  467fd8:	stur	x0, [x29, #-208]
  467fdc:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467fe0:	mov	w8, #0x1                   	// #1
  467fe4:	str	w8, [sp, #1008]
  467fe8:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467fec:	mov	w8, #0x1                   	// #1
  467ff0:	str	w8, [sp, #1044]
  467ff4:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  467ff8:	ldr	w8, [sp, #1020]
  467ffc:	add	w8, w8, #0x1
  468000:	str	w8, [sp, #1020]
  468004:	str	w8, [sp, #1040]
  468008:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  46800c:	ldr	w8, [sp, #1020]
  468010:	add	w8, w8, #0x1
  468014:	str	w8, [sp, #1020]
  468018:	str	w8, [sp, #1036]
  46801c:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  468020:	ldr	w8, [sp, #1020]
  468024:	add	w8, w8, #0x1
  468028:	str	w8, [sp, #1020]
  46802c:	str	w8, [sp, #1032]
  468030:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  468034:	ldr	w8, [sp, #1020]
  468038:	add	w8, w8, #0x1
  46803c:	str	w8, [sp, #1020]
  468040:	str	w8, [sp, #1056]
  468044:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  468048:	mov	w8, #0x1                   	// #1
  46804c:	str	w8, [sp, #1012]
  468050:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  468054:	ldr	w8, [sp, #1020]
  468058:	add	w8, w8, #0x1
  46805c:	str	w8, [sp, #1020]
  468060:	str	w8, [sp, #1072]
  468064:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  468068:	mov	w8, #0x1                   	// #1
  46806c:	str	w8, [sp, #1016]
  468070:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  468074:	ldr	w8, [sp, #1020]
  468078:	add	w8, w8, #0x1
  46807c:	str	w8, [sp, #1020]
  468080:	str	w8, [sp, #940]
  468084:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  468088:	ldr	w8, [sp, #1020]
  46808c:	add	w8, w8, #0x1
  468090:	str	w8, [sp, #1020]
  468094:	str	w8, [sp, #936]
  468098:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  46809c:	ldr	w8, [sp, #1020]
  4680a0:	add	w8, w8, #0x1
  4680a4:	str	w8, [sp, #1020]
  4680a8:	str	w8, [sp, #988]
  4680ac:	ldr	w8, [sp, #1020]
  4680b0:	add	w8, w8, #0x1
  4680b4:	str	w8, [sp, #1020]
  4680b8:	str	w8, [sp, #980]
  4680bc:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  4680c0:	mov	w8, #0x1                   	// #1
  4680c4:	str	w8, [sp, #1100]
  4680c8:	add	x1, sp, #0x3a0
  4680cc:	str	xzr, [sp, #928]
  4680d0:	str	x1, [sp, #520]
  4680d4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  4680d8:	ldr	x1, [sp, #520]
  4680dc:	bl	4717c0 <ASN1_generate_nconf@plt+0x52ec0>
  4680e0:	cbnz	w0, 4680e8 <ASN1_generate_nconf@plt+0x497e8>
  4680e4:	b	467ac0 <ASN1_generate_nconf@plt+0x491c0>
  4680e8:	ldr	x8, [sp, #928]
  4680ec:	str	x8, [sp, #968]
  4680f0:	ldr	x8, [sp, #968]
  4680f4:	ldr	x9, [sp, #928]
  4680f8:	cmp	x8, x9
  4680fc:	b.eq	46813c <ASN1_generate_nconf@plt+0x4983c>  // b.none
  468100:	ldr	x8, [sp, #632]
  468104:	ldr	x0, [x8]
  468108:	ldr	x2, [sp, #1144]
  46810c:	str	x0, [sp, #512]
  468110:	str	x2, [sp, #504]
  468114:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  468118:	ldr	x8, [sp, #512]
  46811c:	str	x0, [sp, #496]
  468120:	mov	x0, x8
  468124:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  468128:	add	x1, x1, #0xd2a
  46812c:	ldr	x2, [sp, #504]
  468130:	ldr	x3, [sp, #496]
  468134:	bl	4196e0 <BIO_printf@plt>
  468138:	b	467ac0 <ASN1_generate_nconf@plt+0x491c0>
  46813c:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  468140:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  468144:	stur	x0, [x29, #-184]
  468148:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  46814c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  468150:	stur	x0, [x29, #-192]
  468154:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  468158:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  46815c:	stur	x0, [x29, #-200]
  468160:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  468164:	ldr	w8, [sp, #1136]
  468168:	cmp	w8, #0x1e
  46816c:	b.eq	468174 <ASN1_generate_nconf@plt+0x49874>  // b.none
  468170:	b	467ac0 <ASN1_generate_nconf@plt+0x491c0>
  468174:	mov	w8, #0x1                   	// #1
  468178:	str	w8, [sp, #956]
  46817c:	b	468194 <ASN1_generate_nconf@plt+0x49894>
  468180:	bl	472534 <ASN1_generate_nconf@plt+0x53c34>
  468184:	sub	x1, x29, #0x90
  468188:	bl	471348 <ASN1_generate_nconf@plt+0x52a48>
  46818c:	cbnz	w0, 468194 <ASN1_generate_nconf@plt+0x49894>
  468190:	b	467ac0 <ASN1_generate_nconf@plt+0x491c0>
  468194:	b	467678 <ASN1_generate_nconf@plt+0x48d78>
  468198:	bl	47256c <ASN1_generate_nconf@plt+0x53c6c>
  46819c:	stur	w0, [x29, #-4]
  4681a0:	bl	472544 <ASN1_generate_nconf@plt+0x53c44>
  4681a4:	stur	x0, [x29, #-16]
  4681a8:	ldur	w8, [x29, #-4]
  4681ac:	cbz	w8, 4681d4 <ASN1_generate_nconf@plt+0x498d4>
  4681b0:	ldr	x8, [sp, #632]
  4681b4:	ldr	x0, [x8]
  4681b8:	ldr	x2, [sp, #1144]
  4681bc:	ldur	x9, [x29, #-16]
  4681c0:	ldr	x3, [x9]
  4681c4:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  4681c8:	add	x1, x1, #0xd4d
  4681cc:	bl	4196e0 <BIO_printf@plt>
  4681d0:	b	467ac0 <ASN1_generate_nconf@plt+0x491c0>
  4681d4:	ldur	x0, [x29, #-240]
  4681d8:	mov	x8, xzr
  4681dc:	mov	x1, x8
  4681e0:	sub	x2, x29, #0xe8
  4681e4:	mov	x3, x8
  4681e8:	bl	46b49c <ASN1_generate_nconf@plt+0x4cb9c>
  4681ec:	cbnz	w0, 468208 <ASN1_generate_nconf@plt+0x49908>
  4681f0:	ldr	x8, [sp, #632]
  4681f4:	ldr	x0, [x8]
  4681f8:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4681fc:	add	x1, x1, #0x395
  468200:	bl	4196e0 <BIO_printf@plt>
  468204:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  468208:	ldur	x0, [x29, #-136]
  46820c:	bl	41dd40 <X509_STORE_set_default_paths@plt>
  468210:	cbnz	w0, 468224 <ASN1_generate_nconf@plt+0x49924>
  468214:	ldr	x8, [sp, #632]
  468218:	ldr	x0, [x8]
  46821c:	bl	41e780 <ERR_print_errors@plt>
  468220:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  468224:	ldur	x8, [x29, #-168]
  468228:	cbz	x8, 468264 <ASN1_generate_nconf@plt+0x49964>
  46822c:	ldur	x0, [x29, #-168]
  468230:	ldr	w1, [sp, #1088]
  468234:	ldr	x4, [sp, #944]
  468238:	mov	w8, wzr
  46823c:	mov	w2, w8
  468240:	mov	x9, xzr
  468244:	mov	x3, x9
  468248:	adrp	x5, 492000 <ASN1_generate_nconf@plt+0x73700>
  46824c:	add	x5, x5, #0xd67
  468250:	bl	46c750 <ASN1_generate_nconf@plt+0x4de50>
  468254:	stur	x0, [x29, #-72]
  468258:	ldur	x9, [x29, #-72]
  46825c:	cbnz	x9, 468264 <ASN1_generate_nconf@plt+0x49964>
  468260:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  468264:	ldur	x8, [x29, #-152]
  468268:	cbnz	x8, 468290 <ASN1_generate_nconf@plt+0x49990>
  46826c:	ldr	w8, [sp, #1060]
  468270:	cbz	w8, 468290 <ASN1_generate_nconf@plt+0x49990>
  468274:	ldr	w8, [sp, #1116]
  468278:	mov	w9, #0x8005                	// #32773
  46827c:	cmp	w8, w9
  468280:	b.ne	468290 <ASN1_generate_nconf@plt+0x49990>  // b.any
  468284:	ldr	x8, [sp, #1152]
  468288:	stur	x8, [x29, #-152]
  46828c:	b	4682b8 <ASN1_generate_nconf@plt+0x499b8>
  468290:	ldr	w8, [sp, #1060]
  468294:	cbz	w8, 4682b8 <ASN1_generate_nconf@plt+0x499b8>
  468298:	ldur	x8, [x29, #-152]
  46829c:	cbnz	x8, 4682b8 <ASN1_generate_nconf@plt+0x499b8>
  4682a0:	ldr	x8, [sp, #632]
  4682a4:	ldr	x0, [x8]
  4682a8:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  4682ac:	add	x1, x1, #0xd72
  4682b0:	bl	4196e0 <BIO_printf@plt>
  4682b4:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  4682b8:	ldur	x8, [x29, #-224]
  4682bc:	cbz	x8, 46838c <ASN1_generate_nconf@plt+0x49a8c>
  4682c0:	ldur	x0, [x29, #-224]
  4682c4:	bl	46ba20 <ASN1_generate_nconf@plt+0x4d120>
  4682c8:	stur	x0, [x29, #-48]
  4682cc:	cbnz	x0, 4682d4 <ASN1_generate_nconf@plt+0x499d4>
  4682d0:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  4682d4:	ldur	x8, [x29, #-216]
  4682d8:	cbnz	x8, 468310 <ASN1_generate_nconf@plt+0x49a10>
  4682dc:	ldur	x0, [x29, #-48]
  4682e0:	adrp	x1, 48b000 <ASN1_generate_nconf@plt+0x6c700>
  4682e4:	add	x1, x1, #0x613
  4682e8:	adrp	x2, 492000 <ASN1_generate_nconf@plt+0x73700>
  4682ec:	add	x2, x2, #0xa02
  4682f0:	bl	41cfe0 <NCONF_get_string@plt>
  4682f4:	stur	x0, [x29, #-216]
  4682f8:	ldur	x8, [x29, #-216]
  4682fc:	cbnz	x8, 468310 <ASN1_generate_nconf@plt+0x49a10>
  468300:	bl	41a250 <ERR_clear_error@plt>
  468304:	adrp	x8, 48b000 <ASN1_generate_nconf@plt+0x6c700>
  468308:	add	x8, x8, #0x613
  46830c:	stur	x8, [x29, #-216]
  468310:	add	x8, sp, #0x368
  468314:	mov	x0, x8
  468318:	mov	x9, xzr
  46831c:	mov	x1, x9
  468320:	str	x1, [sp, #488]
  468324:	ldr	x2, [sp, #488]
  468328:	mov	x3, x9
  46832c:	mov	x4, x9
  468330:	mov	w5, #0x1                   	// #1
  468334:	str	x8, [sp, #480]
  468338:	bl	41b190 <X509V3_set_ctx@plt>
  46833c:	ldur	x1, [x29, #-48]
  468340:	ldr	x0, [sp, #480]
  468344:	bl	419a90 <X509V3_set_nconf@plt>
  468348:	ldur	x0, [x29, #-48]
  46834c:	ldur	x2, [x29, #-216]
  468350:	ldr	x1, [sp, #480]
  468354:	ldr	x3, [sp, #488]
  468358:	bl	41a2e0 <X509V3_EXT_add_nconf@plt>
  46835c:	cbnz	w0, 46838c <ASN1_generate_nconf@plt+0x49a8c>
  468360:	ldr	x8, [sp, #632]
  468364:	ldr	x0, [x8]
  468368:	ldur	x2, [x29, #-216]
  46836c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  468370:	add	x1, x1, #0x6d4
  468374:	bl	4196e0 <BIO_printf@plt>
  468378:	ldr	x8, [sp, #632]
  46837c:	ldr	x9, [x8]
  468380:	mov	x0, x9
  468384:	bl	41e780 <ERR_print_errors@plt>
  468388:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  46838c:	ldr	w8, [sp, #1104]
  468390:	cbz	w8, 46862c <ASN1_generate_nconf@plt+0x49d2c>
  468394:	ldr	w8, [sp, #1064]
  468398:	cbnz	w8, 4683bc <ASN1_generate_nconf@plt+0x49abc>
  46839c:	ldr	w8, [sp, #1060]
  4683a0:	cbnz	w8, 4683bc <ASN1_generate_nconf@plt+0x49abc>
  4683a4:	ldr	x8, [sp, #632]
  4683a8:	ldr	x0, [x8]
  4683ac:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  4683b0:	add	x1, x1, #0xda3
  4683b4:	bl	4196e0 <BIO_printf@plt>
  4683b8:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  4683bc:	ldur	x0, [x29, #-248]
  4683c0:	ldr	w2, [sp, #1096]
  4683c4:	mov	w1, #0x72                  	// #114
  4683c8:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  4683cc:	str	x0, [sp, #856]
  4683d0:	ldr	x8, [sp, #856]
  4683d4:	cbnz	x8, 4683dc <ASN1_generate_nconf@plt+0x49adc>
  4683d8:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  4683dc:	ldr	x0, [sp, #856]
  4683e0:	mov	x8, xzr
  4683e4:	mov	x1, x8
  4683e8:	mov	x2, x8
  4683ec:	mov	x3, x8
  4683f0:	bl	41e570 <PEM_read_bio_X509_REQ@plt>
  4683f4:	stur	x0, [x29, #-120]
  4683f8:	ldr	x0, [sp, #856]
  4683fc:	bl	41de90 <BIO_free@plt>
  468400:	ldur	x8, [x29, #-120]
  468404:	cbnz	x8, 468418 <ASN1_generate_nconf@plt+0x49b18>
  468408:	ldr	x8, [sp, #632]
  46840c:	ldr	x0, [x8]
  468410:	bl	41e780 <ERR_print_errors@plt>
  468414:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  468418:	ldur	x0, [x29, #-120]
  46841c:	bl	41c0f0 <X509_REQ_get0_pubkey@plt>
  468420:	str	x0, [sp, #864]
  468424:	cbnz	x0, 468440 <ASN1_generate_nconf@plt+0x49b40>
  468428:	ldr	x8, [sp, #632]
  46842c:	ldr	x0, [x8]
  468430:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  468434:	add	x1, x1, #0xbea
  468438:	bl	4196e0 <BIO_printf@plt>
  46843c:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  468440:	ldur	x0, [x29, #-120]
  468444:	ldr	x1, [sp, #864]
  468448:	bl	41d180 <X509_REQ_verify@plt>
  46844c:	str	w0, [sp, #1024]
  468450:	ldr	w8, [sp, #1024]
  468454:	cmp	w8, #0x0
  468458:	cset	w8, ge  // ge = tcont
  46845c:	tbnz	w8, #0, 468488 <ASN1_generate_nconf@plt+0x49b88>
  468460:	ldr	x8, [sp, #632]
  468464:	ldr	x0, [x8]
  468468:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  46846c:	add	x1, x1, #0xdc7
  468470:	bl	4196e0 <BIO_printf@plt>
  468474:	ldr	x8, [sp, #632]
  468478:	ldr	x9, [x8]
  46847c:	mov	x0, x9
  468480:	bl	41e780 <ERR_print_errors@plt>
  468484:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  468488:	ldr	w8, [sp, #1024]
  46848c:	cbnz	w8, 4684a8 <ASN1_generate_nconf@plt+0x49ba8>
  468490:	ldr	x8, [sp, #632]
  468494:	ldr	x0, [x8]
  468498:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  46849c:	add	x1, x1, #0xc2b
  4684a0:	bl	4196e0 <BIO_printf@plt>
  4684a4:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  4684a8:	ldr	x8, [sp, #632]
  4684ac:	ldr	x0, [x8]
  4684b0:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  4684b4:	add	x1, x1, #0xc5c
  4684b8:	bl	4196e0 <BIO_printf@plt>
  4684bc:	ldr	x8, [sp, #632]
  4684c0:	ldr	x0, [x8]
  4684c4:	ldur	x9, [x29, #-120]
  4684c8:	str	x0, [sp, #472]
  4684cc:	mov	x0, x9
  4684d0:	bl	41b510 <X509_REQ_get_subject_name@plt>
  4684d4:	str	x0, [sp, #464]
  4684d8:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  4684dc:	ldr	x8, [sp, #472]
  4684e0:	str	x0, [sp, #456]
  4684e4:	mov	x0, x8
  4684e8:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  4684ec:	add	x1, x1, #0x310
  4684f0:	ldr	x2, [sp, #464]
  4684f4:	ldr	x3, [sp, #456]
  4684f8:	bl	46acd0 <ASN1_generate_nconf@plt+0x4c3d0>
  4684fc:	bl	41c0b0 <X509_new@plt>
  468500:	stur	x0, [x29, #-104]
  468504:	cbnz	x0, 46850c <ASN1_generate_nconf@plt+0x49c0c>
  468508:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  46850c:	ldur	x8, [x29, #-24]
  468510:	cbnz	x8, 468564 <ASN1_generate_nconf@plt+0x49c64>
  468514:	bl	41b900 <ASN1_INTEGER_new@plt>
  468518:	stur	x0, [x29, #-24]
  46851c:	ldur	x8, [x29, #-24]
  468520:	cbz	x8, 468538 <ASN1_generate_nconf@plt+0x49c38>
  468524:	ldur	x1, [x29, #-24]
  468528:	mov	x8, xzr
  46852c:	mov	x0, x8
  468530:	bl	46d8f8 <ASN1_generate_nconf@plt+0x4eff8>
  468534:	cbnz	w0, 46853c <ASN1_generate_nconf@plt+0x49c3c>
  468538:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  46853c:	ldur	x0, [x29, #-104]
  468540:	ldur	x1, [x29, #-24]
  468544:	bl	41da80 <X509_set_serialNumber@plt>
  468548:	cbnz	w0, 468550 <ASN1_generate_nconf@plt+0x49c50>
  46854c:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  468550:	ldur	x0, [x29, #-24]
  468554:	bl	41b7a0 <ASN1_INTEGER_free@plt>
  468558:	mov	x8, xzr
  46855c:	stur	x8, [x29, #-24]
  468560:	b	468578 <ASN1_generate_nconf@plt+0x49c78>
  468564:	ldur	x0, [x29, #-104]
  468568:	ldur	x1, [x29, #-24]
  46856c:	bl	41da80 <X509_set_serialNumber@plt>
  468570:	cbnz	w0, 468578 <ASN1_generate_nconf@plt+0x49c78>
  468574:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  468578:	ldur	x0, [x29, #-104]
  46857c:	ldur	x8, [x29, #-120]
  468580:	str	x0, [sp, #448]
  468584:	mov	x0, x8
  468588:	bl	41b510 <X509_REQ_get_subject_name@plt>
  46858c:	ldr	x8, [sp, #448]
  468590:	str	x0, [sp, #440]
  468594:	mov	x0, x8
  468598:	ldr	x1, [sp, #440]
  46859c:	bl	41dff0 <X509_set_issuer_name@plt>
  4685a0:	cbnz	w0, 4685a8 <ASN1_generate_nconf@plt+0x49ca8>
  4685a4:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  4685a8:	ldur	x0, [x29, #-104]
  4685ac:	ldur	x8, [x29, #-120]
  4685b0:	str	x0, [sp, #432]
  4685b4:	mov	x0, x8
  4685b8:	bl	41b510 <X509_REQ_get_subject_name@plt>
  4685bc:	ldr	x8, [sp, #432]
  4685c0:	str	x0, [sp, #424]
  4685c4:	mov	x0, x8
  4685c8:	ldr	x1, [sp, #424]
  4685cc:	bl	41e090 <X509_set_subject_name@plt>
  4685d0:	cbnz	w0, 4685d8 <ASN1_generate_nconf@plt+0x49cd8>
  4685d4:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  4685d8:	ldur	x0, [x29, #-104]
  4685dc:	ldr	w3, [sp, #1136]
  4685e0:	mov	x8, xzr
  4685e4:	mov	x1, x8
  4685e8:	mov	x2, x8
  4685ec:	bl	46fdf0 <ASN1_generate_nconf@plt+0x514f0>
  4685f0:	cbnz	w0, 4685f8 <ASN1_generate_nconf@plt+0x49cf8>
  4685f4:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  4685f8:	ldur	x8, [x29, #-72]
  4685fc:	cbz	x8, 468610 <ASN1_generate_nconf@plt+0x49d10>
  468600:	ldur	x0, [x29, #-104]
  468604:	ldur	x1, [x29, #-72]
  468608:	bl	41c0e0 <X509_set_pubkey@plt>
  46860c:	b	468628 <ASN1_generate_nconf@plt+0x49d28>
  468610:	ldur	x0, [x29, #-120]
  468614:	bl	41c0f0 <X509_REQ_get0_pubkey@plt>
  468618:	str	x0, [sp, #864]
  46861c:	ldur	x0, [x29, #-104]
  468620:	ldr	x1, [sp, #864]
  468624:	bl	41c0e0 <X509_set_pubkey@plt>
  468628:	b	468644 <ASN1_generate_nconf@plt+0x49d44>
  46862c:	ldur	x0, [x29, #-248]
  468630:	ldr	w1, [sp, #1096]
  468634:	adrp	x2, 495000 <ASN1_generate_nconf@plt+0x76700>
  468638:	add	x2, x2, #0x780
  46863c:	bl	46bd9c <ASN1_generate_nconf@plt+0x4d49c>
  468640:	stur	x0, [x29, #-104]
  468644:	ldur	x8, [x29, #-104]
  468648:	cbnz	x8, 468650 <ASN1_generate_nconf@plt+0x49d50>
  46864c:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  468650:	ldr	w8, [sp, #1060]
  468654:	cbz	w8, 46867c <ASN1_generate_nconf@plt+0x49d7c>
  468658:	ldr	x0, [sp, #1152]
  46865c:	ldr	w1, [sp, #1116]
  468660:	adrp	x2, 492000 <ASN1_generate_nconf@plt+0x73700>
  468664:	add	x2, x2, #0xde5
  468668:	bl	46bd9c <ASN1_generate_nconf@plt+0x4d49c>
  46866c:	stur	x0, [x29, #-112]
  468670:	ldur	x8, [x29, #-112]
  468674:	cbnz	x8, 46867c <ASN1_generate_nconf@plt+0x49d7c>
  468678:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  46867c:	ldur	x0, [x29, #-256]
  468680:	ldr	w2, [sp, #1092]
  468684:	mov	w1, #0x77                  	// #119
  468688:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  46868c:	stur	x0, [x29, #-40]
  468690:	ldur	x8, [x29, #-40]
  468694:	cbnz	x8, 46869c <ASN1_generate_nconf@plt+0x49d9c>
  468698:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  46869c:	ldr	w8, [sp, #1068]
  4686a0:	cbz	w8, 4686b4 <ASN1_generate_nconf@plt+0x49db4>
  4686a4:	ldr	w8, [sp, #1004]
  4686a8:	cbnz	w8, 4686b4 <ASN1_generate_nconf@plt+0x49db4>
  4686ac:	ldr	w8, [sp, #1084]
  4686b0:	cbz	w8, 4686d0 <ASN1_generate_nconf@plt+0x49dd0>
  4686b4:	adrp	x0, 492000 <ASN1_generate_nconf@plt+0x73700>
  4686b8:	add	x0, x0, #0xdf4
  4686bc:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  4686c0:	add	x1, x1, #0xdfe
  4686c4:	adrp	x2, 492000 <ASN1_generate_nconf@plt+0x73700>
  4686c8:	add	x2, x2, #0xe06
  4686cc:	bl	41bbe0 <OBJ_create@plt>
  4686d0:	ldur	x8, [x29, #-176]
  4686d4:	cbz	x8, 4686e8 <ASN1_generate_nconf@plt+0x49de8>
  4686d8:	ldur	x0, [x29, #-104]
  4686dc:	ldur	x1, [x29, #-176]
  4686e0:	mov	w2, #0xffffffff            	// #-1
  4686e4:	bl	41cf90 <X509_alias_set1@plt>
  4686e8:	ldr	w8, [sp, #1040]
  4686ec:	cbz	w8, 4686f8 <ASN1_generate_nconf@plt+0x49df8>
  4686f0:	ldur	x0, [x29, #-104]
  4686f4:	bl	41d040 <X509_trust_clear@plt>
  4686f8:	ldr	w8, [sp, #1036]
  4686fc:	cbz	w8, 468708 <ASN1_generate_nconf@plt+0x49e08>
  468700:	ldur	x0, [x29, #-104]
  468704:	bl	41aaf0 <X509_reject_clear@plt>
  468708:	ldur	x8, [x29, #-80]
  46870c:	cbz	x8, 468764 <ASN1_generate_nconf@plt+0x49e64>
  468710:	str	wzr, [sp, #1024]
  468714:	ldr	w8, [sp, #1024]
  468718:	ldur	x0, [x29, #-80]
  46871c:	str	w8, [sp, #420]
  468720:	bl	469784 <ASN1_generate_nconf@plt+0x4ae84>
  468724:	ldr	w8, [sp, #420]
  468728:	cmp	w8, w0
  46872c:	b.ge	46875c <ASN1_generate_nconf@plt+0x49e5c>  // b.tcont
  468730:	ldur	x0, [x29, #-80]
  468734:	ldr	w1, [sp, #1024]
  468738:	bl	4697a8 <ASN1_generate_nconf@plt+0x4aea8>
  46873c:	stur	x0, [x29, #-32]
  468740:	ldur	x0, [x29, #-104]
  468744:	ldur	x1, [x29, #-32]
  468748:	bl	41cec0 <X509_add1_trust_object@plt>
  46874c:	ldr	w8, [sp, #1024]
  468750:	add	w8, w8, #0x1
  468754:	str	w8, [sp, #1024]
  468758:	b	468714 <ASN1_generate_nconf@plt+0x49e14>
  46875c:	mov	x8, xzr
  468760:	stur	x8, [x29, #-32]
  468764:	ldur	x8, [x29, #-88]
  468768:	cbz	x8, 4687c0 <ASN1_generate_nconf@plt+0x49ec0>
  46876c:	str	wzr, [sp, #1024]
  468770:	ldr	w8, [sp, #1024]
  468774:	ldur	x0, [x29, #-88]
  468778:	str	w8, [sp, #416]
  46877c:	bl	469784 <ASN1_generate_nconf@plt+0x4ae84>
  468780:	ldr	w8, [sp, #416]
  468784:	cmp	w8, w0
  468788:	b.ge	4687b8 <ASN1_generate_nconf@plt+0x49eb8>  // b.tcont
  46878c:	ldur	x0, [x29, #-88]
  468790:	ldr	w1, [sp, #1024]
  468794:	bl	4697a8 <ASN1_generate_nconf@plt+0x4aea8>
  468798:	stur	x0, [x29, #-32]
  46879c:	ldur	x0, [x29, #-104]
  4687a0:	ldur	x1, [x29, #-32]
  4687a4:	bl	419d80 <X509_add1_reject_object@plt>
  4687a8:	ldr	w8, [sp, #1024]
  4687ac:	add	w8, w8, #0x1
  4687b0:	str	w8, [sp, #1024]
  4687b4:	b	468770 <ASN1_generate_nconf@plt+0x49e70>
  4687b8:	mov	x8, xzr
  4687bc:	stur	x8, [x29, #-32]
  4687c0:	ldr	w8, [sp, #1016]
  4687c4:	cbz	w8, 4687e4 <ASN1_generate_nconf@plt+0x49ee4>
  4687c8:	ldur	x2, [x29, #-104]
  4687cc:	add	x0, sp, #0x350
  4687d0:	mov	x8, xzr
  4687d4:	mov	x1, x8
  4687d8:	bl	41b880 <X509_get0_signature@plt>
  4687dc:	ldr	x0, [sp, #848]
  4687e0:	bl	46fdac <ASN1_generate_nconf@plt+0x514ac>
  4687e4:	ldr	w8, [sp, #1020]
  4687e8:	cbz	w8, 4693dc <ASN1_generate_nconf@plt+0x4aadc>
  4687ec:	mov	w8, #0x1                   	// #1
  4687f0:	str	w8, [sp, #1024]
  4687f4:	ldr	w8, [sp, #1024]
  4687f8:	ldr	w9, [sp, #1020]
  4687fc:	cmp	w8, w9
  468800:	b.gt	4693dc <ASN1_generate_nconf@plt+0x4aadc>
  468804:	ldr	w8, [sp, #992]
  468808:	ldr	w9, [sp, #1024]
  46880c:	cmp	w8, w9
  468810:	b.ne	468854 <ASN1_generate_nconf@plt+0x49f54>  // b.any
  468814:	ldur	x0, [x29, #-40]
  468818:	ldur	x8, [x29, #-104]
  46881c:	str	x0, [sp, #408]
  468820:	mov	x0, x8
  468824:	bl	419ca0 <X509_get_issuer_name@plt>
  468828:	str	x0, [sp, #400]
  46882c:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  468830:	ldr	x8, [sp, #408]
  468834:	str	x0, [sp, #392]
  468838:	mov	x0, x8
  46883c:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  468840:	add	x1, x1, #0xd18
  468844:	ldr	x2, [sp, #400]
  468848:	ldr	x3, [sp, #392]
  46884c:	bl	46acd0 <ASN1_generate_nconf@plt+0x4c3d0>
  468850:	b	4693cc <ASN1_generate_nconf@plt+0x4aacc>
  468854:	ldr	w8, [sp, #996]
  468858:	ldr	w9, [sp, #1024]
  46885c:	cmp	w8, w9
  468860:	b.ne	4688a4 <ASN1_generate_nconf@plt+0x49fa4>  // b.any
  468864:	ldur	x0, [x29, #-40]
  468868:	ldur	x8, [x29, #-104]
  46886c:	str	x0, [sp, #384]
  468870:	mov	x0, x8
  468874:	bl	41d5d0 <X509_get_subject_name@plt>
  468878:	str	x0, [sp, #376]
  46887c:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  468880:	ldr	x8, [sp, #384]
  468884:	str	x0, [sp, #368]
  468888:	mov	x0, x8
  46888c:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  468890:	add	x1, x1, #0x310
  468894:	ldr	x2, [sp, #376]
  468898:	ldr	x3, [sp, #368]
  46889c:	bl	46acd0 <ASN1_generate_nconf@plt+0x4c3d0>
  4688a0:	b	4693cc <ASN1_generate_nconf@plt+0x4aacc>
  4688a4:	ldr	w8, [sp, #1000]
  4688a8:	ldr	w9, [sp, #1024]
  4688ac:	cmp	w8, w9
  4688b0:	b.ne	468900 <ASN1_generate_nconf@plt+0x4a000>  // b.any
  4688b4:	ldur	x0, [x29, #-40]
  4688b8:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  4688bc:	add	x1, x1, #0xe1d
  4688c0:	bl	4196e0 <BIO_printf@plt>
  4688c4:	ldur	x8, [x29, #-40]
  4688c8:	ldur	x9, [x29, #-104]
  4688cc:	mov	x0, x9
  4688d0:	str	x8, [sp, #360]
  4688d4:	bl	41c420 <X509_get_serialNumber@plt>
  4688d8:	ldr	x8, [sp, #360]
  4688dc:	str	x0, [sp, #352]
  4688e0:	mov	x0, x8
  4688e4:	ldr	x1, [sp, #352]
  4688e8:	bl	41c630 <i2a_ASN1_INTEGER@plt>
  4688ec:	ldur	x8, [x29, #-40]
  4688f0:	mov	x0, x8
  4688f4:	ldr	x1, [sp, #624]
  4688f8:	bl	4196e0 <BIO_printf@plt>
  4688fc:	b	4693cc <ASN1_generate_nconf@plt+0x4aacc>
  468900:	ldr	w8, [sp, #1084]
  468904:	ldr	w9, [sp, #1024]
  468908:	cmp	w8, w9
  46890c:	b.ne	4689a0 <ASN1_generate_nconf@plt+0x4a0a0>  // b.any
  468910:	ldur	x0, [x29, #-104]
  468914:	bl	41c420 <X509_get_serialNumber@plt>
  468918:	str	x0, [sp, #840]
  46891c:	ldr	x0, [sp, #840]
  468920:	mov	x8, xzr
  468924:	mov	x1, x8
  468928:	bl	41aa30 <ASN1_INTEGER_to_BN@plt>
  46892c:	str	x0, [sp, #832]
  468930:	ldr	x8, [sp, #832]
  468934:	cbnz	x8, 46893c <ASN1_generate_nconf@plt+0x4a03c>
  468938:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  46893c:	ldr	x0, [sp, #832]
  468940:	mov	x1, #0x1                   	// #1
  468944:	bl	41b200 <BN_add_word@plt>
  468948:	cbnz	w0, 468950 <ASN1_generate_nconf@plt+0x4a050>
  46894c:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  468950:	ldr	x0, [sp, #832]
  468954:	mov	x8, xzr
  468958:	mov	x1, x8
  46895c:	bl	41bb80 <BN_to_ASN1_INTEGER@plt>
  468960:	str	x0, [sp, #840]
  468964:	ldr	x8, [sp, #840]
  468968:	cbnz	x8, 468970 <ASN1_generate_nconf@plt+0x4a070>
  46896c:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  468970:	ldr	x0, [sp, #832]
  468974:	bl	41e800 <BN_free@plt>
  468978:	ldur	x0, [x29, #-40]
  46897c:	ldr	x1, [sp, #840]
  468980:	bl	41c630 <i2a_ASN1_INTEGER@plt>
  468984:	ldr	x8, [sp, #840]
  468988:	mov	x0, x8
  46898c:	bl	41b7a0 <ASN1_INTEGER_free@plt>
  468990:	ldur	x0, [x29, #-40]
  468994:	ldr	x1, [sp, #624]
  468998:	bl	41a930 <BIO_puts@plt>
  46899c:	b	4693cc <ASN1_generate_nconf@plt+0x4aacc>
  4689a0:	ldr	w8, [sp, #1052]
  4689a4:	ldr	w9, [sp, #1024]
  4689a8:	cmp	w8, w9
  4689ac:	b.eq	4689c0 <ASN1_generate_nconf@plt+0x4a0c0>  // b.none
  4689b0:	ldr	w8, [sp, #1048]
  4689b4:	ldr	w9, [sp, #1024]
  4689b8:	cmp	w8, w9
  4689bc:	b.ne	468a5c <ASN1_generate_nconf@plt+0x4a15c>  // b.any
  4689c0:	ldr	w8, [sp, #1052]
  4689c4:	ldr	w9, [sp, #1024]
  4689c8:	cmp	w8, w9
  4689cc:	b.ne	4689e0 <ASN1_generate_nconf@plt+0x4a0e0>  // b.any
  4689d0:	ldur	x0, [x29, #-104]
  4689d4:	bl	4196a0 <X509_get1_email@plt>
  4689d8:	str	x0, [sp, #816]
  4689dc:	b	4689ec <ASN1_generate_nconf@plt+0x4a0ec>
  4689e0:	ldur	x0, [x29, #-104]
  4689e4:	bl	41cdc0 <X509_get1_ocsp@plt>
  4689e8:	str	x0, [sp, #816]
  4689ec:	str	wzr, [sp, #828]
  4689f0:	ldr	w8, [sp, #828]
  4689f4:	ldr	x0, [sp, #816]
  4689f8:	str	w8, [sp, #348]
  4689fc:	bl	4697d4 <ASN1_generate_nconf@plt+0x4aed4>
  468a00:	ldr	w8, [sp, #348]
  468a04:	cmp	w8, w0
  468a08:	b.ge	468a50 <ASN1_generate_nconf@plt+0x4a150>  // b.tcont
  468a0c:	ldur	x0, [x29, #-40]
  468a10:	ldr	x8, [sp, #816]
  468a14:	ldr	w1, [sp, #828]
  468a18:	str	x0, [sp, #336]
  468a1c:	mov	x0, x8
  468a20:	bl	4697f8 <ASN1_generate_nconf@plt+0x4aef8>
  468a24:	ldr	x8, [sp, #336]
  468a28:	str	x0, [sp, #328]
  468a2c:	mov	x0, x8
  468a30:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  468a34:	add	x1, x1, #0x34f
  468a38:	ldr	x2, [sp, #328]
  468a3c:	bl	4196e0 <BIO_printf@plt>
  468a40:	ldr	w8, [sp, #828]
  468a44:	add	w8, w8, #0x1
  468a48:	str	w8, [sp, #828]
  468a4c:	b	4689f0 <ASN1_generate_nconf@plt+0x4a0f0>
  468a50:	ldr	x0, [sp, #816]
  468a54:	bl	41cbf0 <X509_email_free@plt>
  468a58:	b	4693cc <ASN1_generate_nconf@plt+0x4aacc>
  468a5c:	ldr	w8, [sp, #1032]
  468a60:	ldr	w9, [sp, #1024]
  468a64:	cmp	w8, w9
  468a68:	b.ne	468ab4 <ASN1_generate_nconf@plt+0x4a1b4>  // b.any
  468a6c:	ldur	x0, [x29, #-104]
  468a70:	mov	x8, xzr
  468a74:	mov	x1, x8
  468a78:	bl	41b580 <X509_alias_get0@plt>
  468a7c:	str	x0, [sp, #808]
  468a80:	ldr	x8, [sp, #808]
  468a84:	cbz	x8, 468aa0 <ASN1_generate_nconf@plt+0x4a1a0>
  468a88:	ldur	x0, [x29, #-40]
  468a8c:	ldr	x2, [sp, #808]
  468a90:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  468a94:	add	x1, x1, #0x34f
  468a98:	bl	4196e0 <BIO_printf@plt>
  468a9c:	b	468ab0 <ASN1_generate_nconf@plt+0x4a1b0>
  468aa0:	ldur	x0, [x29, #-40]
  468aa4:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  468aa8:	add	x1, x1, #0xe25
  468aac:	bl	41a930 <BIO_puts@plt>
  468ab0:	b	4693cc <ASN1_generate_nconf@plt+0x4aacc>
  468ab4:	ldr	w8, [sp, #1080]
  468ab8:	ldr	w9, [sp, #1024]
  468abc:	cmp	w8, w9
  468ac0:	b.ne	468af4 <ASN1_generate_nconf@plt+0x4a1f4>  // b.any
  468ac4:	ldur	x0, [x29, #-40]
  468ac8:	ldur	x8, [x29, #-104]
  468acc:	str	x0, [sp, #320]
  468ad0:	mov	x0, x8
  468ad4:	bl	41be20 <X509_subject_name_hash@plt>
  468ad8:	ldr	x8, [sp, #320]
  468adc:	str	x0, [sp, #312]
  468ae0:	mov	x0, x8
  468ae4:	ldr	x1, [sp, #616]
  468ae8:	ldr	x2, [sp, #312]
  468aec:	bl	4196e0 <BIO_printf@plt>
  468af0:	b	4693cc <ASN1_generate_nconf@plt+0x4aacc>
  468af4:	ldr	w8, [sp, #940]
  468af8:	ldr	w9, [sp, #1024]
  468afc:	cmp	w8, w9
  468b00:	b.ne	468b34 <ASN1_generate_nconf@plt+0x4a234>  // b.any
  468b04:	ldur	x0, [x29, #-40]
  468b08:	ldur	x8, [x29, #-104]
  468b0c:	str	x0, [sp, #304]
  468b10:	mov	x0, x8
  468b14:	bl	41c200 <X509_subject_name_hash_old@plt>
  468b18:	ldr	x8, [sp, #304]
  468b1c:	str	x0, [sp, #296]
  468b20:	mov	x0, x8
  468b24:	ldr	x1, [sp, #616]
  468b28:	ldr	x2, [sp, #296]
  468b2c:	bl	4196e0 <BIO_printf@plt>
  468b30:	b	4693cc <ASN1_generate_nconf@plt+0x4aacc>
  468b34:	ldr	w8, [sp, #1076]
  468b38:	ldr	w9, [sp, #1024]
  468b3c:	cmp	w8, w9
  468b40:	b.ne	468b74 <ASN1_generate_nconf@plt+0x4a274>  // b.any
  468b44:	ldur	x0, [x29, #-40]
  468b48:	ldur	x8, [x29, #-104]
  468b4c:	str	x0, [sp, #288]
  468b50:	mov	x0, x8
  468b54:	bl	41d940 <X509_issuer_name_hash@plt>
  468b58:	ldr	x8, [sp, #288]
  468b5c:	str	x0, [sp, #280]
  468b60:	mov	x0, x8
  468b64:	ldr	x1, [sp, #616]
  468b68:	ldr	x2, [sp, #280]
  468b6c:	bl	4196e0 <BIO_printf@plt>
  468b70:	b	4693cc <ASN1_generate_nconf@plt+0x4aacc>
  468b74:	ldr	w8, [sp, #936]
  468b78:	ldr	w9, [sp, #1024]
  468b7c:	cmp	w8, w9
  468b80:	b.ne	468bb4 <ASN1_generate_nconf@plt+0x4a2b4>  // b.any
  468b84:	ldur	x0, [x29, #-40]
  468b88:	ldur	x8, [x29, #-104]
  468b8c:	str	x0, [sp, #272]
  468b90:	mov	x0, x8
  468b94:	bl	41ac90 <X509_issuer_name_hash_old@plt>
  468b98:	ldr	x8, [sp, #272]
  468b9c:	str	x0, [sp, #264]
  468ba0:	mov	x0, x8
  468ba4:	ldr	x1, [sp, #616]
  468ba8:	ldr	x2, [sp, #264]
  468bac:	bl	4196e0 <BIO_printf@plt>
  468bb0:	b	4693cc <ASN1_generate_nconf@plt+0x4aacc>
  468bb4:	ldr	w8, [sp, #1124]
  468bb8:	ldr	w9, [sp, #1024]
  468bbc:	cmp	w8, w9
  468bc0:	b.ne	468c20 <ASN1_generate_nconf@plt+0x4a320>  // b.any
  468bc4:	ldur	x0, [x29, #-40]
  468bc8:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  468bcc:	add	x1, x1, #0xe31
  468bd0:	bl	4196e0 <BIO_printf@plt>
  468bd4:	str	wzr, [sp, #796]
  468bd8:	ldr	w8, [sp, #796]
  468bdc:	str	w8, [sp, #260]
  468be0:	bl	41ca50 <X509_PURPOSE_get_count@plt>
  468be4:	ldr	w8, [sp, #260]
  468be8:	cmp	w8, w0
  468bec:	b.ge	468c1c <ASN1_generate_nconf@plt+0x4a31c>  // b.tcont
  468bf0:	ldr	w0, [sp, #796]
  468bf4:	bl	41d750 <X509_PURPOSE_get0@plt>
  468bf8:	str	x0, [sp, #800]
  468bfc:	ldur	x0, [x29, #-40]
  468c00:	ldur	x1, [x29, #-104]
  468c04:	ldr	x2, [sp, #800]
  468c08:	bl	469824 <ASN1_generate_nconf@plt+0x4af24>
  468c0c:	ldr	w8, [sp, #796]
  468c10:	add	w8, w8, #0x1
  468c14:	str	w8, [sp, #796]
  468c18:	b	468bd8 <ASN1_generate_nconf@plt+0x4a2d8>
  468c1c:	b	4693cc <ASN1_generate_nconf@plt+0x4aacc>
  468c20:	ldr	w8, [sp, #1132]
  468c24:	ldr	w9, [sp, #1024]
  468c28:	cmp	w8, w9
  468c2c:	b.ne	468d28 <ASN1_generate_nconf@plt+0x4a428>  // b.any
  468c30:	ldur	x0, [x29, #-104]
  468c34:	bl	41c9b0 <X509_get0_pubkey@plt>
  468c38:	str	x0, [sp, #784]
  468c3c:	ldr	x8, [sp, #784]
  468c40:	cbnz	x8, 468c6c <ASN1_generate_nconf@plt+0x4a36c>
  468c44:	ldr	x8, [sp, #632]
  468c48:	ldr	x0, [x8]
  468c4c:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  468c50:	add	x1, x1, #0x39e
  468c54:	bl	4196e0 <BIO_printf@plt>
  468c58:	ldr	x8, [sp, #632]
  468c5c:	ldr	x9, [x8]
  468c60:	mov	x0, x9
  468c64:	bl	41e780 <ERR_print_errors@plt>
  468c68:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  468c6c:	ldur	x0, [x29, #-40]
  468c70:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  468c74:	add	x1, x1, #0x3b3
  468c78:	bl	4196e0 <BIO_printf@plt>
  468c7c:	ldr	x8, [sp, #784]
  468c80:	mov	x0, x8
  468c84:	bl	41aac0 <EVP_PKEY_id@plt>
  468c88:	cmp	w0, #0x6
  468c8c:	b.ne	468cbc <ASN1_generate_nconf@plt+0x4a3bc>  // b.any
  468c90:	ldr	x0, [sp, #784]
  468c94:	bl	419940 <EVP_PKEY_get0_RSA@plt>
  468c98:	add	x1, sp, #0x308
  468c9c:	mov	x8, xzr
  468ca0:	mov	x2, x8
  468ca4:	mov	x3, x8
  468ca8:	bl	41e610 <RSA_get0_key@plt>
  468cac:	ldur	x0, [x29, #-40]
  468cb0:	ldr	x1, [sp, #776]
  468cb4:	bl	41d210 <BN_print@plt>
  468cb8:	b	468d18 <ASN1_generate_nconf@plt+0x4a418>
  468cbc:	ldr	x0, [sp, #784]
  468cc0:	bl	41aac0 <EVP_PKEY_id@plt>
  468cc4:	cmp	w0, #0x74
  468cc8:	b.ne	468d08 <ASN1_generate_nconf@plt+0x4a408>  // b.any
  468ccc:	add	x1, sp, #0x300
  468cd0:	mov	x8, xzr
  468cd4:	str	x8, [sp, #768]
  468cd8:	ldr	x0, [sp, #784]
  468cdc:	str	x1, [sp, #248]
  468ce0:	str	x8, [sp, #240]
  468ce4:	bl	41ba10 <EVP_PKEY_get0_DSA@plt>
  468ce8:	ldr	x1, [sp, #248]
  468cec:	ldr	x8, [sp, #240]
  468cf0:	mov	x2, x8
  468cf4:	bl	41b0f0 <DSA_get0_key@plt>
  468cf8:	ldur	x0, [x29, #-40]
  468cfc:	ldr	x1, [sp, #768]
  468d00:	bl	41d210 <BN_print@plt>
  468d04:	b	468d18 <ASN1_generate_nconf@plt+0x4a418>
  468d08:	ldur	x0, [x29, #-40]
  468d0c:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  468d10:	add	x1, x1, #0x3bc
  468d14:	bl	4196e0 <BIO_printf@plt>
  468d18:	ldur	x0, [x29, #-40]
  468d1c:	ldr	x1, [sp, #624]
  468d20:	bl	4196e0 <BIO_printf@plt>
  468d24:	b	4693cc <ASN1_generate_nconf@plt+0x4aacc>
  468d28:	ldr	w8, [sp, #1128]
  468d2c:	ldr	w9, [sp, #1024]
  468d30:	cmp	w8, w9
  468d34:	b.ne	468d84 <ASN1_generate_nconf@plt+0x4a484>  // b.any
  468d38:	ldur	x0, [x29, #-104]
  468d3c:	bl	41c9b0 <X509_get0_pubkey@plt>
  468d40:	str	x0, [sp, #760]
  468d44:	ldr	x8, [sp, #760]
  468d48:	cbnz	x8, 468d74 <ASN1_generate_nconf@plt+0x4a474>
  468d4c:	ldr	x8, [sp, #632]
  468d50:	ldr	x0, [x8]
  468d54:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  468d58:	add	x1, x1, #0x344
  468d5c:	bl	4196e0 <BIO_printf@plt>
  468d60:	ldr	x8, [sp, #632]
  468d64:	ldr	x9, [x8]
  468d68:	mov	x0, x9
  468d6c:	bl	41e780 <ERR_print_errors@plt>
  468d70:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  468d74:	ldur	x0, [x29, #-40]
  468d78:	ldr	x1, [sp, #760]
  468d7c:	bl	41c2c0 <PEM_write_bio_PUBKEY@plt>
  468d80:	b	4693cc <ASN1_generate_nconf@plt+0x4aacc>
  468d84:	ldr	w8, [sp, #1120]
  468d88:	ldr	w9, [sp, #1024]
  468d8c:	cmp	w8, w9
  468d90:	b.ne	468f00 <ASN1_generate_nconf@plt+0x4a600>  // b.any
  468d94:	ldur	x0, [x29, #-40]
  468d98:	ldur	x8, [x29, #-104]
  468d9c:	str	x0, [sp, #232]
  468da0:	mov	x0, x8
  468da4:	bl	41d5d0 <X509_get_subject_name@plt>
  468da8:	str	x0, [sp, #224]
  468dac:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  468db0:	ldr	x8, [sp, #232]
  468db4:	str	x0, [sp, #216]
  468db8:	mov	x0, x8
  468dbc:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  468dc0:	add	x1, x1, #0xe48
  468dc4:	ldr	x2, [sp, #224]
  468dc8:	ldr	x3, [sp, #216]
  468dcc:	bl	46acd0 <ASN1_generate_nconf@plt+0x4c3d0>
  468dd0:	ldur	x0, [x29, #-40]
  468dd4:	ldur	x8, [x29, #-104]
  468dd8:	str	x0, [sp, #208]
  468ddc:	mov	x0, x8
  468de0:	bl	419ca0 <X509_get_issuer_name@plt>
  468de4:	str	x0, [sp, #200]
  468de8:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  468dec:	ldr	x8, [sp, #208]
  468df0:	str	x0, [sp, #192]
  468df4:	mov	x0, x8
  468df8:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  468dfc:	add	x1, x1, #0xe58
  468e00:	ldr	x2, [sp, #200]
  468e04:	ldr	x3, [sp, #192]
  468e08:	bl	46acd0 <ASN1_generate_nconf@plt+0x4c3d0>
  468e0c:	ldur	x0, [x29, #-40]
  468e10:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f700>
  468e14:	add	x1, x1, #0x42
  468e18:	bl	41a930 <BIO_puts@plt>
  468e1c:	ldur	x8, [x29, #-104]
  468e20:	mov	x0, x8
  468e24:	mov	x8, xzr
  468e28:	mov	x1, x8
  468e2c:	bl	41c9f0 <i2d_X509@plt>
  468e30:	str	w0, [sp, #740]
  468e34:	ldr	w0, [sp, #740]
  468e38:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  468e3c:	add	x1, x1, #0xe65
  468e40:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  468e44:	str	x0, [sp, #744]
  468e48:	ldr	x8, [sp, #744]
  468e4c:	add	x9, sp, #0x2f0
  468e50:	str	x8, [sp, #752]
  468e54:	ldur	x0, [x29, #-104]
  468e58:	str	x9, [sp, #184]
  468e5c:	bl	41d5d0 <X509_get_subject_name@plt>
  468e60:	ldr	x1, [sp, #184]
  468e64:	bl	41c180 <i2d_X509_NAME@plt>
  468e68:	str	w0, [sp, #740]
  468e6c:	ldur	x0, [x29, #-40]
  468e70:	ldr	w2, [sp, #740]
  468e74:	ldr	x3, [sp, #744]
  468e78:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  468e7c:	add	x1, x1, #0xe76
  468e80:	bl	46d254 <ASN1_generate_nconf@plt+0x4e954>
  468e84:	ldr	x8, [sp, #744]
  468e88:	str	x8, [sp, #752]
  468e8c:	ldur	x0, [x29, #-104]
  468e90:	bl	41a0b0 <X509_get_X509_PUBKEY@plt>
  468e94:	ldr	x1, [sp, #184]
  468e98:	bl	41b260 <i2d_X509_PUBKEY@plt>
  468e9c:	str	w0, [sp, #740]
  468ea0:	ldur	x0, [x29, #-40]
  468ea4:	ldr	w2, [sp, #740]
  468ea8:	ldr	x3, [sp, #744]
  468eac:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  468eb0:	add	x1, x1, #0xe87
  468eb4:	bl	46d254 <ASN1_generate_nconf@plt+0x4e954>
  468eb8:	ldr	x8, [sp, #744]
  468ebc:	str	x8, [sp, #752]
  468ec0:	ldur	x0, [x29, #-104]
  468ec4:	ldr	x1, [sp, #184]
  468ec8:	bl	41c9f0 <i2d_X509@plt>
  468ecc:	str	w0, [sp, #740]
  468ed0:	ldur	x0, [x29, #-40]
  468ed4:	ldr	w2, [sp, #740]
  468ed8:	ldr	x3, [sp, #744]
  468edc:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  468ee0:	add	x1, x1, #0xe96
  468ee4:	bl	46d254 <ASN1_generate_nconf@plt+0x4e954>
  468ee8:	ldr	x0, [sp, #744]
  468eec:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  468ef0:	add	x1, x1, #0xea6
  468ef4:	mov	w2, #0x2f8                 	// #760
  468ef8:	bl	41b180 <CRYPTO_free@plt>
  468efc:	b	4693cc <ASN1_generate_nconf@plt+0x4aacc>
  468f00:	ldr	w8, [sp, #1004]
  468f04:	ldr	w9, [sp, #1024]
  468f08:	cmp	w8, w9
  468f0c:	b.ne	468f44 <ASN1_generate_nconf@plt+0x4a644>  // b.any
  468f10:	ldur	x0, [x29, #-40]
  468f14:	ldur	x1, [x29, #-104]
  468f18:	str	x0, [sp, #176]
  468f1c:	str	x1, [sp, #168]
  468f20:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  468f24:	ldr	x3, [sp, #960]
  468f28:	ldr	x8, [sp, #176]
  468f2c:	str	x0, [sp, #160]
  468f30:	mov	x0, x8
  468f34:	ldr	x1, [sp, #168]
  468f38:	ldr	x2, [sp, #160]
  468f3c:	bl	41d0f0 <X509_print_ex@plt>
  468f40:	b	4693cc <ASN1_generate_nconf@plt+0x4aacc>
  468f44:	ldr	w8, [sp, #988]
  468f48:	ldr	w9, [sp, #1024]
  468f4c:	cmp	w8, w9
  468f50:	b.ne	468fa0 <ASN1_generate_nconf@plt+0x4a6a0>  // b.any
  468f54:	ldur	x0, [x29, #-40]
  468f58:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  468f5c:	add	x1, x1, #0xeb2
  468f60:	bl	41a930 <BIO_puts@plt>
  468f64:	ldur	x8, [x29, #-40]
  468f68:	ldur	x9, [x29, #-104]
  468f6c:	mov	x0, x9
  468f70:	str	x8, [sp, #152]
  468f74:	bl	41c850 <X509_get0_notBefore@plt>
  468f78:	ldr	x8, [sp, #152]
  468f7c:	str	x0, [sp, #144]
  468f80:	mov	x0, x8
  468f84:	ldr	x1, [sp, #144]
  468f88:	bl	41a060 <ASN1_TIME_print@plt>
  468f8c:	ldur	x8, [x29, #-40]
  468f90:	mov	x0, x8
  468f94:	ldr	x1, [sp, #624]
  468f98:	bl	41a930 <BIO_puts@plt>
  468f9c:	b	4693cc <ASN1_generate_nconf@plt+0x4aacc>
  468fa0:	ldr	w8, [sp, #980]
  468fa4:	ldr	w9, [sp, #1024]
  468fa8:	cmp	w8, w9
  468fac:	b.ne	468ffc <ASN1_generate_nconf@plt+0x4a6fc>  // b.any
  468fb0:	ldur	x0, [x29, #-40]
  468fb4:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  468fb8:	add	x1, x1, #0xebd
  468fbc:	bl	41a930 <BIO_puts@plt>
  468fc0:	ldur	x8, [x29, #-40]
  468fc4:	ldur	x9, [x29, #-104]
  468fc8:	mov	x0, x9
  468fcc:	str	x8, [sp, #136]
  468fd0:	bl	41d4c0 <X509_get0_notAfter@plt>
  468fd4:	ldr	x8, [sp, #136]
  468fd8:	str	x0, [sp, #128]
  468fdc:	mov	x0, x8
  468fe0:	ldr	x1, [sp, #128]
  468fe4:	bl	41a060 <ASN1_TIME_print@plt>
  468fe8:	ldur	x8, [x29, #-40]
  468fec:	mov	x0, x8
  468ff0:	ldr	x1, [sp, #624]
  468ff4:	bl	41a930 <BIO_puts@plt>
  468ff8:	b	4693cc <ASN1_generate_nconf@plt+0x4aacc>
  468ffc:	ldr	w8, [sp, #1108]
  469000:	ldr	w9, [sp, #1024]
  469004:	cmp	w8, w9
  469008:	b.ne	4690e8 <ASN1_generate_nconf@plt+0x4a7e8>  // b.any
  46900c:	ldur	x8, [x29, #-144]
  469010:	str	x8, [sp, #656]
  469014:	ldr	x8, [sp, #656]
  469018:	cbnz	x8, 469024 <ASN1_generate_nconf@plt+0x4a724>
  46901c:	bl	41c340 <EVP_sha1@plt>
  469020:	str	x0, [sp, #656]
  469024:	ldur	x0, [x29, #-104]
  469028:	ldr	x1, [sp, #656]
  46902c:	add	x2, sp, #0x29c
  469030:	add	x3, sp, #0x2dc
  469034:	bl	41a300 <X509_digest@plt>
  469038:	cbnz	w0, 469054 <ASN1_generate_nconf@plt+0x4a754>
  46903c:	ldr	x8, [sp, #632]
  469040:	ldr	x0, [x8]
  469044:	adrp	x1, 484000 <ASN1_generate_nconf@plt+0x65700>
  469048:	add	x1, x1, #0xa0b
  46904c:	bl	4196e0 <BIO_printf@plt>
  469050:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  469054:	ldur	x0, [x29, #-40]
  469058:	ldr	x8, [sp, #656]
  46905c:	str	x0, [sp, #120]
  469060:	mov	x0, x8
  469064:	bl	419600 <EVP_MD_type@plt>
  469068:	bl	41dde0 <OBJ_nid2sn@plt>
  46906c:	ldr	x8, [sp, #120]
  469070:	str	x0, [sp, #112]
  469074:	mov	x0, x8
  469078:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  46907c:	add	x1, x1, #0xd56
  469080:	ldr	x2, [sp, #112]
  469084:	bl	4196e0 <BIO_printf@plt>
  469088:	str	wzr, [sp, #736]
  46908c:	ldr	w8, [sp, #736]
  469090:	ldr	w9, [sp, #732]
  469094:	cmp	w8, w9
  469098:	b.ge	4690e4 <ASN1_generate_nconf@plt+0x4a7e4>  // b.tcont
  46909c:	ldur	x0, [x29, #-40]
  4690a0:	ldrsw	x8, [sp, #736]
  4690a4:	add	x9, sp, #0x29c
  4690a8:	ldrb	w2, [x9, x8]
  4690ac:	ldr	w10, [sp, #736]
  4690b0:	add	w10, w10, #0x1
  4690b4:	ldr	w11, [sp, #732]
  4690b8:	mov	w12, #0x3a                  	// #58
  4690bc:	mov	w13, #0xa                   	// #10
  4690c0:	cmp	w10, w11
  4690c4:	csel	w3, w13, w12, eq  // eq = none
  4690c8:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  4690cc:	add	x1, x1, #0xd66
  4690d0:	bl	4196e0 <BIO_printf@plt>
  4690d4:	ldr	w8, [sp, #736]
  4690d8:	add	w8, w8, #0x1
  4690dc:	str	w8, [sp, #736]
  4690e0:	b	46908c <ASN1_generate_nconf@plt+0x4a78c>
  4690e4:	b	4693cc <ASN1_generate_nconf@plt+0x4aacc>
  4690e8:	ldr	w8, [sp, #1064]
  4690ec:	ldr	w9, [sp, #1024]
  4690f0:	cmp	w8, w9
  4690f4:	b.ne	469180 <ASN1_generate_nconf@plt+0x4a880>  // b.any
  4690f8:	ldr	w8, [sp, #1140]
  4690fc:	cbnz	w8, 469180 <ASN1_generate_nconf@plt+0x4a880>
  469100:	ldr	x8, [sp, #632]
  469104:	ldr	x0, [x8]
  469108:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  46910c:	add	x1, x1, #0xec7
  469110:	bl	4196e0 <BIO_printf@plt>
  469114:	ldur	x8, [x29, #-56]
  469118:	cbnz	x8, 469150 <ASN1_generate_nconf@plt+0x4a850>
  46911c:	ldr	x0, [sp, #1160]
  469120:	ldr	w1, [sp, #1088]
  469124:	ldur	x3, [x29, #-232]
  469128:	ldr	x4, [sp, #944]
  46912c:	mov	w8, wzr
  469130:	mov	w2, w8
  469134:	adrp	x5, 477000 <ASN1_generate_nconf@plt+0x58700>
  469138:	add	x5, x5, #0xc8b
  46913c:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  469140:	stur	x0, [x29, #-56]
  469144:	ldur	x9, [x29, #-56]
  469148:	cbnz	x9, 469150 <ASN1_generate_nconf@plt+0x4a850>
  46914c:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  469150:	ldur	x0, [x29, #-104]
  469154:	ldur	x1, [x29, #-56]
  469158:	ldr	w2, [sp, #1136]
  46915c:	ldr	w3, [sp, #1012]
  469160:	ldur	x4, [x29, #-144]
  469164:	ldur	x5, [x29, #-48]
  469168:	ldur	x6, [x29, #-216]
  46916c:	ldr	w7, [sp, #956]
  469170:	bl	469918 <ASN1_generate_nconf@plt+0x4b018>
  469174:	cbnz	w0, 46917c <ASN1_generate_nconf@plt+0x4a87c>
  469178:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  46917c:	b	4693cc <ASN1_generate_nconf@plt+0x4aacc>
  469180:	ldr	w8, [sp, #1060]
  469184:	ldr	w9, [sp, #1024]
  469188:	cmp	w8, w9
  46918c:	b.ne	469270 <ASN1_generate_nconf@plt+0x4a970>  // b.any
  469190:	ldr	x8, [sp, #632]
  469194:	ldr	x0, [x8]
  469198:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  46919c:	add	x1, x1, #0xedc
  4691a0:	bl	4196e0 <BIO_printf@plt>
  4691a4:	ldur	x8, [x29, #-152]
  4691a8:	cbz	x8, 4691e0 <ASN1_generate_nconf@plt+0x4a8e0>
  4691ac:	ldur	x0, [x29, #-152]
  4691b0:	ldr	w1, [sp, #1112]
  4691b4:	ldur	x3, [x29, #-232]
  4691b8:	ldr	x4, [sp, #944]
  4691bc:	mov	w8, wzr
  4691c0:	mov	w2, w8
  4691c4:	adrp	x5, 492000 <ASN1_generate_nconf@plt+0x73700>
  4691c8:	add	x5, x5, #0xef4
  4691cc:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  4691d0:	stur	x0, [x29, #-64]
  4691d4:	ldur	x9, [x29, #-64]
  4691d8:	cbnz	x9, 4691e0 <ASN1_generate_nconf@plt+0x4a8e0>
  4691dc:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  4691e0:	ldur	x0, [x29, #-136]
  4691e4:	ldr	x1, [sp, #1152]
  4691e8:	ldur	x2, [x29, #-144]
  4691ec:	ldur	x3, [x29, #-104]
  4691f0:	ldur	x4, [x29, #-112]
  4691f4:	ldur	x5, [x29, #-64]
  4691f8:	ldur	x6, [x29, #-96]
  4691fc:	ldur	x7, [x29, #-160]
  469200:	ldr	w8, [sp, #1056]
  469204:	ldr	w9, [sp, #1136]
  469208:	ldr	w10, [sp, #1012]
  46920c:	ldur	x11, [x29, #-48]
  469210:	ldur	x12, [x29, #-216]
  469214:	ldur	x13, [x29, #-24]
  469218:	ldr	w14, [sp, #1104]
  46921c:	ldr	w15, [sp, #956]
  469220:	mov	x16, sp
  469224:	str	w8, [x16]
  469228:	mov	x16, sp
  46922c:	str	w9, [x16, #8]
  469230:	mov	x16, sp
  469234:	str	w10, [x16, #16]
  469238:	mov	x16, sp
  46923c:	str	x11, [x16, #24]
  469240:	mov	x11, sp
  469244:	str	x12, [x11, #32]
  469248:	mov	x11, sp
  46924c:	str	x13, [x11, #40]
  469250:	mov	x11, sp
  469254:	str	w14, [x11, #48]
  469258:	mov	x11, sp
  46925c:	str	w15, [x11, #56]
  469260:	bl	469a90 <ASN1_generate_nconf@plt+0x4b190>
  469264:	cbnz	w0, 46926c <ASN1_generate_nconf@plt+0x4a96c>
  469268:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  46926c:	b	4693cc <ASN1_generate_nconf@plt+0x4aacc>
  469270:	ldr	w8, [sp, #1140]
  469274:	ldr	w9, [sp, #1024]
  469278:	cmp	w8, w9
  46927c:	b.ne	46938c <ASN1_generate_nconf@plt+0x4aa8c>  // b.any
  469280:	ldr	x8, [sp, #632]
  469284:	ldr	x0, [x8]
  469288:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  46928c:	add	x1, x1, #0xf03
  469290:	bl	4196e0 <BIO_printf@plt>
  469294:	ldr	x8, [sp, #1160]
  469298:	cbnz	x8, 4692b4 <ASN1_generate_nconf@plt+0x4a9b4>
  46929c:	ldr	x8, [sp, #632]
  4692a0:	ldr	x0, [x8]
  4692a4:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  4692a8:	add	x1, x1, #0xf20
  4692ac:	bl	4196e0 <BIO_printf@plt>
  4692b0:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  4692b4:	ldr	x0, [sp, #1160]
  4692b8:	ldr	w1, [sp, #1088]
  4692bc:	ldur	x3, [x29, #-232]
  4692c0:	ldr	x4, [sp, #944]
  4692c4:	mov	w8, wzr
  4692c8:	mov	w2, w8
  4692cc:	adrp	x5, 492000 <ASN1_generate_nconf@plt+0x73700>
  4692d0:	add	x5, x5, #0xf3f
  4692d4:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  4692d8:	str	x0, [sp, #648]
  4692dc:	ldr	x9, [sp, #648]
  4692e0:	cbnz	x9, 4692e8 <ASN1_generate_nconf@plt+0x4a9e8>
  4692e4:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  4692e8:	ldr	x8, [sp, #632]
  4692ec:	ldr	x0, [x8]
  4692f0:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  4692f4:	add	x1, x1, #0xf4b
  4692f8:	bl	4196e0 <BIO_printf@plt>
  4692fc:	ldur	x8, [x29, #-104]
  469300:	ldr	x1, [sp, #648]
  469304:	ldur	x2, [x29, #-144]
  469308:	mov	x0, x8
  46930c:	bl	41ad50 <X509_to_X509_REQ@plt>
  469310:	stur	x0, [x29, #-128]
  469314:	ldr	x0, [sp, #648]
  469318:	bl	41d960 <EVP_PKEY_free@plt>
  46931c:	ldur	x8, [x29, #-128]
  469320:	cbnz	x8, 469334 <ASN1_generate_nconf@plt+0x4aa34>
  469324:	ldr	x8, [sp, #632]
  469328:	ldr	x0, [x8]
  46932c:	bl	41e780 <ERR_print_errors@plt>
  469330:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  469334:	ldr	w8, [sp, #1068]
  469338:	cbnz	w8, 469380 <ASN1_generate_nconf@plt+0x4aa80>
  46933c:	ldur	x0, [x29, #-40]
  469340:	ldur	x1, [x29, #-128]
  469344:	str	x0, [sp, #104]
  469348:	str	x1, [sp, #96]
  46934c:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  469350:	ldr	x8, [sp, #104]
  469354:	str	x0, [sp, #88]
  469358:	mov	x0, x8
  46935c:	ldr	x1, [sp, #96]
  469360:	ldr	x2, [sp, #88]
  469364:	mov	x9, xzr
  469368:	mov	x3, x9
  46936c:	bl	41ca10 <X509_REQ_print_ex@plt>
  469370:	ldur	x8, [x29, #-40]
  469374:	ldur	x1, [x29, #-128]
  469378:	mov	x0, x8
  46937c:	bl	41e7c0 <PEM_write_bio_X509_REQ@plt>
  469380:	mov	w8, #0x1                   	// #1
  469384:	str	w8, [sp, #1068]
  469388:	b	4693cc <ASN1_generate_nconf@plt+0x4aacc>
  46938c:	ldr	w8, [sp, #1072]
  469390:	ldr	w9, [sp, #1024]
  469394:	cmp	w8, w9
  469398:	b.ne	4693ac <ASN1_generate_nconf@plt+0x4aaac>  // b.any
  46939c:	ldur	x0, [x29, #-40]
  4693a0:	ldur	x1, [x29, #-104]
  4693a4:	bl	41bfe0 <X509_ocspid_print@plt>
  4693a8:	b	4693cc <ASN1_generate_nconf@plt+0x4aacc>
  4693ac:	ldr	w8, [sp, #984]
  4693b0:	ldr	w9, [sp, #1024]
  4693b4:	cmp	w8, w9
  4693b8:	b.ne	4693cc <ASN1_generate_nconf@plt+0x4aacc>  // b.any
  4693bc:	ldur	x0, [x29, #-40]
  4693c0:	ldur	x1, [x29, #-104]
  4693c4:	ldur	x2, [x29, #-208]
  4693c8:	bl	469d88 <ASN1_generate_nconf@plt+0x4b488>
  4693cc:	ldr	w8, [sp, #1024]
  4693d0:	add	w8, w8, #0x1
  4693d4:	str	w8, [sp, #1024]
  4693d8:	b	4687f4 <ASN1_generate_nconf@plt+0x49ef4>
  4693dc:	ldr	w8, [sp, #1100]
  4693e0:	cbz	w8, 469454 <ASN1_generate_nconf@plt+0x4ab54>
  4693e4:	mov	x8, xzr
  4693e8:	mov	x0, x8
  4693ec:	bl	419ec0 <time@plt>
  4693f0:	ldr	x8, [sp, #968]
  4693f4:	add	x8, x0, x8
  4693f8:	add	x1, sp, #0x280
  4693fc:	str	x8, [sp, #640]
  469400:	ldur	x0, [x29, #-104]
  469404:	str	x1, [sp, #80]
  469408:	bl	41d4c0 <X509_get0_notAfter@plt>
  46940c:	ldr	x1, [sp, #80]
  469410:	bl	41b080 <X509_cmp_time@plt>
  469414:	cmp	w0, #0x0
  469418:	cset	w9, ge  // ge = tcont
  46941c:	tbnz	w9, #0, 46943c <ASN1_generate_nconf@plt+0x4ab3c>
  469420:	ldur	x0, [x29, #-40]
  469424:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  469428:	add	x1, x1, #0xf6b
  46942c:	bl	4196e0 <BIO_printf@plt>
  469430:	mov	w8, #0x1                   	// #1
  469434:	str	w8, [sp, #1028]
  469438:	b	469450 <ASN1_generate_nconf@plt+0x4ab50>
  46943c:	ldur	x0, [x29, #-40]
  469440:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  469444:	add	x1, x1, #0xf84
  469448:	bl	4196e0 <BIO_printf@plt>
  46944c:	str	wzr, [sp, #1028]
  469450:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  469454:	ldur	x0, [x29, #-40]
  469458:	ldur	x1, [x29, #-104]
  46945c:	ldur	x2, [x29, #-184]
  469460:	ldur	x3, [x29, #-192]
  469464:	ldur	x4, [x29, #-200]
  469468:	bl	46f108 <ASN1_generate_nconf@plt+0x50808>
  46946c:	ldr	w8, [sp, #1068]
  469470:	cbnz	w8, 46947c <ASN1_generate_nconf@plt+0x4ab7c>
  469474:	ldr	w8, [sp, #1008]
  469478:	cbz	w8, 469484 <ASN1_generate_nconf@plt+0x4ab84>
  46947c:	str	wzr, [sp, #1028]
  469480:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  469484:	ldr	w8, [sp, #1092]
  469488:	cmp	w8, #0x4
  46948c:	b.ne	4694a4 <ASN1_generate_nconf@plt+0x4aba4>  // b.any
  469490:	ldur	x0, [x29, #-40]
  469494:	ldur	x1, [x29, #-104]
  469498:	bl	41d2e0 <i2d_X509_bio@plt>
  46949c:	str	w0, [sp, #1024]
  4694a0:	b	4694fc <ASN1_generate_nconf@plt+0x4abfc>
  4694a4:	ldr	w8, [sp, #1092]
  4694a8:	mov	w9, #0x8005                	// #32773
  4694ac:	cmp	w8, w9
  4694b0:	b.ne	4694e4 <ASN1_generate_nconf@plt+0x4abe4>  // b.any
  4694b4:	ldr	w8, [sp, #1044]
  4694b8:	cbz	w8, 4694d0 <ASN1_generate_nconf@plt+0x4abd0>
  4694bc:	ldur	x0, [x29, #-40]
  4694c0:	ldur	x1, [x29, #-104]
  4694c4:	bl	419fe0 <PEM_write_bio_X509_AUX@plt>
  4694c8:	str	w0, [sp, #1024]
  4694cc:	b	4694e0 <ASN1_generate_nconf@plt+0x4abe0>
  4694d0:	ldur	x0, [x29, #-40]
  4694d4:	ldur	x1, [x29, #-104]
  4694d8:	bl	41ab30 <PEM_write_bio_X509@plt>
  4694dc:	str	w0, [sp, #1024]
  4694e0:	b	4694fc <ASN1_generate_nconf@plt+0x4abfc>
  4694e4:	ldr	x8, [sp, #632]
  4694e8:	ldr	x0, [x8]
  4694ec:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4694f0:	add	x1, x1, #0x245
  4694f4:	bl	4196e0 <BIO_printf@plt>
  4694f8:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  4694fc:	ldr	w8, [sp, #1024]
  469500:	cbnz	w8, 46952c <ASN1_generate_nconf@plt+0x4ac2c>
  469504:	ldr	x8, [sp, #632]
  469508:	ldr	x0, [x8]
  46950c:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  469510:	add	x1, x1, #0xfa1
  469514:	bl	4196e0 <BIO_printf@plt>
  469518:	ldr	x8, [sp, #632]
  46951c:	ldr	x9, [x8]
  469520:	mov	x0, x9
  469524:	bl	41e780 <ERR_print_errors@plt>
  469528:	b	469530 <ASN1_generate_nconf@plt+0x4ac30>
  46952c:	str	wzr, [sp, #1028]
  469530:	ldur	x0, [x29, #-48]
  469534:	bl	419f10 <NCONF_free@plt>
  469538:	ldur	x0, [x29, #-40]
  46953c:	bl	41cde0 <BIO_free_all@plt>
  469540:	ldur	x0, [x29, #-136]
  469544:	bl	41db70 <X509_STORE_free@plt>
  469548:	ldur	x0, [x29, #-120]
  46954c:	bl	41b890 <X509_REQ_free@plt>
  469550:	ldur	x0, [x29, #-104]
  469554:	bl	41e1e0 <X509_free@plt>
  469558:	ldur	x0, [x29, #-112]
  46955c:	bl	41e1e0 <X509_free@plt>
  469560:	ldur	x0, [x29, #-56]
  469564:	bl	41d960 <EVP_PKEY_free@plt>
  469568:	ldur	x0, [x29, #-64]
  46956c:	bl	41d960 <EVP_PKEY_free@plt>
  469570:	ldur	x0, [x29, #-72]
  469574:	bl	41d960 <EVP_PKEY_free@plt>
  469578:	ldur	x0, [x29, #-96]
  46957c:	bl	469ff4 <ASN1_generate_nconf@plt+0x4b6f4>
  469580:	ldur	x0, [x29, #-128]
  469584:	bl	41b890 <X509_REQ_free@plt>
  469588:	ldur	x0, [x29, #-24]
  46958c:	bl	41b7a0 <ASN1_INTEGER_free@plt>
  469590:	ldur	x0, [x29, #-80]
  469594:	adrp	x8, 41d000 <BIO_set_callback_arg@plt>
  469598:	add	x8, x8, #0x4b0
  46959c:	mov	x1, x8
  4695a0:	str	x8, [sp, #72]
  4695a4:	bl	46a018 <ASN1_generate_nconf@plt+0x4b718>
  4695a8:	ldur	x0, [x29, #-88]
  4695ac:	ldr	x1, [sp, #72]
  4695b0:	bl	46a018 <ASN1_generate_nconf@plt+0x4b718>
  4695b4:	ldur	x0, [x29, #-32]
  4695b8:	bl	41d4b0 <ASN1_OBJECT_free@plt>
  4695bc:	ldr	x0, [sp, #944]
  4695c0:	bl	46d72c <ASN1_generate_nconf@plt+0x4ee2c>
  4695c4:	ldur	x0, [x29, #-232]
  4695c8:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  4695cc:	add	x1, x1, #0xea6
  4695d0:	mov	w2, #0x38b                 	// #907
  4695d4:	bl	41b180 <CRYPTO_free@plt>
  4695d8:	ldr	w0, [sp, #1028]
  4695dc:	add	sp, sp, #0x590
  4695e0:	ldr	x28, [sp, #16]
  4695e4:	ldp	x29, x30, [sp], #32
  4695e8:	ret
  4695ec:	sub	sp, sp, #0x60
  4695f0:	stp	x29, x30, [sp, #80]
  4695f4:	add	x29, sp, #0x50
  4695f8:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  4695fc:	add	x8, x8, #0xc0
  469600:	stur	w0, [x29, #-8]
  469604:	stur	x1, [x29, #-16]
  469608:	ldur	x0, [x29, #-16]
  46960c:	str	x8, [sp, #40]
  469610:	bl	41ddc0 <X509_STORE_CTX_get_error@plt>
  469614:	stur	w0, [x29, #-20]
  469618:	ldur	w9, [x29, #-20]
  46961c:	cmp	w9, #0x12
  469620:	b.ne	469630 <ASN1_generate_nconf@plt+0x4ad30>  // b.any
  469624:	mov	w8, #0x1                   	// #1
  469628:	stur	w8, [x29, #-4]
  46962c:	b	4696f4 <ASN1_generate_nconf@plt+0x4adf4>
  469630:	ldur	w8, [x29, #-8]
  469634:	cbz	w8, 469654 <ASN1_generate_nconf@plt+0x4ad54>
  469638:	ldr	x8, [sp, #40]
  46963c:	ldr	x0, [x8]
  469640:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  469644:	add	x1, x1, #0x8
  469648:	bl	4196e0 <BIO_printf@plt>
  46964c:	stur	wzr, [x29, #-4]
  469650:	b	4696f4 <ASN1_generate_nconf@plt+0x4adf4>
  469654:	ldur	x0, [x29, #-16]
  469658:	bl	419ce0 <X509_STORE_CTX_get_current_cert@plt>
  46965c:	stur	x0, [x29, #-32]
  469660:	ldr	x8, [sp, #40]
  469664:	ldr	x0, [x8]
  469668:	ldur	x9, [x29, #-32]
  46966c:	str	x0, [sp, #32]
  469670:	mov	x0, x9
  469674:	bl	41d5d0 <X509_get_subject_name@plt>
  469678:	ldr	x8, [sp, #32]
  46967c:	str	x0, [sp, #24]
  469680:	mov	x0, x8
  469684:	mov	x9, xzr
  469688:	mov	x1, x9
  46968c:	ldr	x2, [sp, #24]
  469690:	mov	x3, x9
  469694:	bl	46acd0 <ASN1_generate_nconf@plt+0x4c3d0>
  469698:	ldr	x8, [sp, #40]
  46969c:	ldr	x0, [x8]
  4696a0:	ldur	w2, [x29, #-20]
  4696a4:	ldur	x9, [x29, #-16]
  4696a8:	str	x0, [sp, #16]
  4696ac:	mov	x0, x9
  4696b0:	str	w2, [sp, #12]
  4696b4:	bl	419840 <X509_STORE_CTX_get_error_depth@plt>
  4696b8:	ldursw	x8, [x29, #-20]
  4696bc:	str	w0, [sp, #8]
  4696c0:	mov	x0, x8
  4696c4:	bl	41d590 <X509_verify_cert_error_string@plt>
  4696c8:	ldr	x8, [sp, #16]
  4696cc:	str	x0, [sp]
  4696d0:	mov	x0, x8
  4696d4:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  4696d8:	add	x1, x1, #0x48
  4696dc:	ldr	w2, [sp, #12]
  4696e0:	ldr	w3, [sp, #8]
  4696e4:	ldr	x4, [sp]
  4696e8:	bl	4196e0 <BIO_printf@plt>
  4696ec:	mov	w10, #0x1                   	// #1
  4696f0:	stur	w10, [x29, #-4]
  4696f4:	ldur	w0, [x29, #-4]
  4696f8:	ldp	x29, x30, [sp, #80]
  4696fc:	add	sp, sp, #0x60
  469700:	ret
  469704:	stp	x29, x30, [sp, #-16]!
  469708:	mov	x29, sp
  46970c:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  469710:	ldp	x29, x30, [sp], #16
  469714:	ret
  469718:	sub	sp, sp, #0x20
  46971c:	stp	x29, x30, [sp, #16]
  469720:	add	x29, sp, #0x10
  469724:	str	x0, [sp, #8]
  469728:	str	x1, [sp]
  46972c:	ldr	x0, [sp, #8]
  469730:	ldr	x1, [sp]
  469734:	bl	41cf20 <OPENSSL_sk_push@plt>
  469738:	ldp	x29, x30, [sp, #16]
  46973c:	add	sp, sp, #0x20
  469740:	ret
  469744:	stp	x29, x30, [sp, #-16]!
  469748:	mov	x29, sp
  46974c:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  469750:	ldp	x29, x30, [sp], #16
  469754:	ret
  469758:	sub	sp, sp, #0x20
  46975c:	stp	x29, x30, [sp, #16]
  469760:	add	x29, sp, #0x10
  469764:	str	x0, [sp, #8]
  469768:	str	x1, [sp]
  46976c:	ldr	x0, [sp, #8]
  469770:	ldr	x1, [sp]
  469774:	bl	41cf20 <OPENSSL_sk_push@plt>
  469778:	ldp	x29, x30, [sp, #16]
  46977c:	add	sp, sp, #0x20
  469780:	ret
  469784:	sub	sp, sp, #0x20
  469788:	stp	x29, x30, [sp, #16]
  46978c:	add	x29, sp, #0x10
  469790:	str	x0, [sp, #8]
  469794:	ldr	x0, [sp, #8]
  469798:	bl	41df60 <OPENSSL_sk_num@plt>
  46979c:	ldp	x29, x30, [sp, #16]
  4697a0:	add	sp, sp, #0x20
  4697a4:	ret
  4697a8:	sub	sp, sp, #0x20
  4697ac:	stp	x29, x30, [sp, #16]
  4697b0:	add	x29, sp, #0x10
  4697b4:	str	x0, [sp, #8]
  4697b8:	str	w1, [sp, #4]
  4697bc:	ldr	x0, [sp, #8]
  4697c0:	ldr	w1, [sp, #4]
  4697c4:	bl	4195d0 <OPENSSL_sk_value@plt>
  4697c8:	ldp	x29, x30, [sp, #16]
  4697cc:	add	sp, sp, #0x20
  4697d0:	ret
  4697d4:	sub	sp, sp, #0x20
  4697d8:	stp	x29, x30, [sp, #16]
  4697dc:	add	x29, sp, #0x10
  4697e0:	str	x0, [sp, #8]
  4697e4:	ldr	x0, [sp, #8]
  4697e8:	bl	41df60 <OPENSSL_sk_num@plt>
  4697ec:	ldp	x29, x30, [sp, #16]
  4697f0:	add	sp, sp, #0x20
  4697f4:	ret
  4697f8:	sub	sp, sp, #0x20
  4697fc:	stp	x29, x30, [sp, #16]
  469800:	add	x29, sp, #0x10
  469804:	str	x0, [sp, #8]
  469808:	str	w1, [sp, #4]
  46980c:	ldr	x0, [sp, #8]
  469810:	ldr	w1, [sp, #4]
  469814:	bl	4195d0 <OPENSSL_sk_value@plt>
  469818:	ldp	x29, x30, [sp, #16]
  46981c:	add	sp, sp, #0x20
  469820:	ret
  469824:	sub	sp, sp, #0x40
  469828:	stp	x29, x30, [sp, #48]
  46982c:	add	x29, sp, #0x30
  469830:	stur	x0, [x29, #-8]
  469834:	stur	x1, [x29, #-16]
  469838:	str	x2, [sp, #24]
  46983c:	ldr	x0, [sp, #24]
  469840:	bl	41b250 <X509_PURPOSE_get_id@plt>
  469844:	str	w0, [sp, #20]
  469848:	ldr	x0, [sp, #24]
  46984c:	bl	41bae0 <X509_PURPOSE_get0_name@plt>
  469850:	str	x0, [sp]
  469854:	str	wzr, [sp, #16]
  469858:	ldr	w8, [sp, #16]
  46985c:	cmp	w8, #0x2
  469860:	b.ge	469908 <ASN1_generate_nconf@plt+0x4b008>  // b.tcont
  469864:	ldur	x0, [x29, #-16]
  469868:	ldr	w1, [sp, #20]
  46986c:	ldr	w2, [sp, #16]
  469870:	bl	419e50 <X509_check_purpose@plt>
  469874:	str	w0, [sp, #12]
  469878:	ldur	x0, [x29, #-8]
  46987c:	ldr	x2, [sp]
  469880:	ldr	w8, [sp, #16]
  469884:	adrp	x9, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  469888:	add	x9, x9, #0xec2
  46988c:	adrp	x10, 493000 <ASN1_generate_nconf@plt+0x74700>
  469890:	add	x10, x10, #0x82
  469894:	cmp	w8, #0x0
  469898:	csel	x3, x10, x9, ne  // ne = any
  46989c:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  4698a0:	add	x1, x1, #0x7a
  4698a4:	bl	4196e0 <BIO_printf@plt>
  4698a8:	ldr	w8, [sp, #12]
  4698ac:	cmp	w8, #0x1
  4698b0:	b.ne	4698c8 <ASN1_generate_nconf@plt+0x4afc8>  // b.any
  4698b4:	ldur	x0, [x29, #-8]
  4698b8:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  4698bc:	add	x1, x1, #0x86
  4698c0:	bl	4196e0 <BIO_printf@plt>
  4698c4:	b	4698f8 <ASN1_generate_nconf@plt+0x4aff8>
  4698c8:	ldr	w8, [sp, #12]
  4698cc:	cbnz	w8, 4698e4 <ASN1_generate_nconf@plt+0x4afe4>
  4698d0:	ldur	x0, [x29, #-8]
  4698d4:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  4698d8:	add	x1, x1, #0x8b
  4698dc:	bl	4196e0 <BIO_printf@plt>
  4698e0:	b	4698f8 <ASN1_generate_nconf@plt+0x4aff8>
  4698e4:	ldur	x0, [x29, #-8]
  4698e8:	ldr	w2, [sp, #12]
  4698ec:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  4698f0:	add	x1, x1, #0x8f
  4698f4:	bl	4196e0 <BIO_printf@plt>
  4698f8:	ldr	w8, [sp, #16]
  4698fc:	add	w8, w8, #0x1
  469900:	str	w8, [sp, #16]
  469904:	b	469858 <ASN1_generate_nconf@plt+0x4af58>
  469908:	mov	w0, #0x1                   	// #1
  46990c:	ldp	x29, x30, [sp, #48]
  469910:	add	sp, sp, #0x40
  469914:	ret
  469918:	sub	sp, sp, #0xa0
  46991c:	stp	x29, x30, [sp, #144]
  469920:	add	x29, sp, #0x90
  469924:	stur	x0, [x29, #-16]
  469928:	stur	x1, [x29, #-24]
  46992c:	stur	w2, [x29, #-28]
  469930:	stur	w3, [x29, #-32]
  469934:	stur	x4, [x29, #-40]
  469938:	stur	x5, [x29, #-48]
  46993c:	stur	x6, [x29, #-56]
  469940:	stur	w7, [x29, #-60]
  469944:	ldur	x0, [x29, #-16]
  469948:	ldur	x8, [x29, #-16]
  46994c:	str	x0, [sp, #16]
  469950:	mov	x0, x8
  469954:	bl	41d5d0 <X509_get_subject_name@plt>
  469958:	ldr	x8, [sp, #16]
  46995c:	str	x0, [sp, #8]
  469960:	mov	x0, x8
  469964:	ldr	x1, [sp, #8]
  469968:	bl	41dff0 <X509_set_issuer_name@plt>
  46996c:	cbnz	w0, 469974 <ASN1_generate_nconf@plt+0x4b074>
  469970:	b	469a6c <ASN1_generate_nconf@plt+0x4b16c>
  469974:	ldur	w8, [x29, #-60]
  469978:	cbnz	w8, 46999c <ASN1_generate_nconf@plt+0x4b09c>
  46997c:	ldur	x0, [x29, #-16]
  469980:	ldur	w3, [x29, #-28]
  469984:	mov	x8, xzr
  469988:	mov	x1, x8
  46998c:	mov	x2, x8
  469990:	bl	46fdf0 <ASN1_generate_nconf@plt+0x514f0>
  469994:	cbnz	w0, 46999c <ASN1_generate_nconf@plt+0x4b09c>
  469998:	b	469a6c <ASN1_generate_nconf@plt+0x4b16c>
  46999c:	ldur	x0, [x29, #-16]
  4699a0:	ldur	x1, [x29, #-24]
  4699a4:	bl	41c0e0 <X509_set_pubkey@plt>
  4699a8:	cbnz	w0, 4699b0 <ASN1_generate_nconf@plt+0x4b0b0>
  4699ac:	b	469a6c <ASN1_generate_nconf@plt+0x4b16c>
  4699b0:	ldur	w8, [x29, #-32]
  4699b4:	cbz	w8, 4699e0 <ASN1_generate_nconf@plt+0x4b0e0>
  4699b8:	ldur	x0, [x29, #-16]
  4699bc:	bl	41e4b0 <X509_get_ext_count@plt>
  4699c0:	cmp	w0, #0x0
  4699c4:	cset	w8, le
  4699c8:	tbnz	w8, #0, 4699e0 <ASN1_generate_nconf@plt+0x4b0e0>
  4699cc:	ldur	x0, [x29, #-16]
  4699d0:	mov	w8, wzr
  4699d4:	mov	w1, w8
  4699d8:	bl	41e000 <X509_delete_ext@plt>
  4699dc:	b	4699b8 <ASN1_generate_nconf@plt+0x4b0b8>
  4699e0:	ldur	x8, [x29, #-48]
  4699e4:	cbz	x8, 469a48 <ASN1_generate_nconf@plt+0x4b148>
  4699e8:	ldur	x0, [x29, #-16]
  4699ec:	mov	x1, #0x2                   	// #2
  4699f0:	bl	41ca60 <X509_set_version@plt>
  4699f4:	ldur	x1, [x29, #-16]
  4699f8:	ldur	x2, [x29, #-16]
  4699fc:	add	x8, sp, #0x18
  469a00:	mov	x0, x8
  469a04:	mov	x9, xzr
  469a08:	mov	x3, x9
  469a0c:	mov	x4, x9
  469a10:	mov	w10, wzr
  469a14:	mov	w5, w10
  469a18:	str	x8, [sp]
  469a1c:	bl	41b190 <X509V3_set_ctx@plt>
  469a20:	ldur	x1, [x29, #-48]
  469a24:	ldr	x0, [sp]
  469a28:	bl	419a90 <X509V3_set_nconf@plt>
  469a2c:	ldur	x0, [x29, #-48]
  469a30:	ldur	x2, [x29, #-56]
  469a34:	ldur	x3, [x29, #-16]
  469a38:	ldr	x1, [sp]
  469a3c:	bl	41a2e0 <X509V3_EXT_add_nconf@plt>
  469a40:	cbnz	w0, 469a48 <ASN1_generate_nconf@plt+0x4b148>
  469a44:	b	469a6c <ASN1_generate_nconf@plt+0x4b16c>
  469a48:	ldur	x0, [x29, #-16]
  469a4c:	ldur	x1, [x29, #-24]
  469a50:	ldur	x2, [x29, #-40]
  469a54:	bl	419880 <X509_sign@plt>
  469a58:	cbnz	w0, 469a60 <ASN1_generate_nconf@plt+0x4b160>
  469a5c:	b	469a6c <ASN1_generate_nconf@plt+0x4b16c>
  469a60:	mov	w8, #0x1                   	// #1
  469a64:	stur	w8, [x29, #-4]
  469a68:	b	469a80 <ASN1_generate_nconf@plt+0x4b180>
  469a6c:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  469a70:	add	x8, x8, #0xc0
  469a74:	ldr	x0, [x8]
  469a78:	bl	41e780 <ERR_print_errors@plt>
  469a7c:	stur	wzr, [x29, #-4]
  469a80:	ldur	w0, [x29, #-4]
  469a84:	ldp	x29, x30, [sp, #144]
  469a88:	add	sp, sp, #0xa0
  469a8c:	ret
  469a90:	sub	sp, sp, #0x100
  469a94:	stp	x29, x30, [sp, #240]
  469a98:	add	x29, sp, #0xf0
  469a9c:	ldr	w8, [x29, #16]
  469aa0:	ldr	w9, [x29, #24]
  469aa4:	ldr	w10, [x29, #32]
  469aa8:	ldr	x11, [x29, #40]
  469aac:	ldr	x12, [x29, #48]
  469ab0:	ldr	x13, [x29, #56]
  469ab4:	ldr	w14, [x29, #64]
  469ab8:	ldr	w15, [x29, #72]
  469abc:	mov	x16, xzr
  469ac0:	adrp	x17, 4b1000 <stdin@@GLIBC_2.17+0x10>
  469ac4:	add	x17, x17, #0xc0
  469ac8:	stur	x0, [x29, #-8]
  469acc:	stur	x1, [x29, #-16]
  469ad0:	stur	x2, [x29, #-24]
  469ad4:	stur	x3, [x29, #-32]
  469ad8:	stur	x4, [x29, #-40]
  469adc:	stur	x5, [x29, #-48]
  469ae0:	stur	x6, [x29, #-56]
  469ae4:	stur	x7, [x29, #-64]
  469ae8:	stur	w8, [x29, #-68]
  469aec:	stur	w9, [x29, #-72]
  469af0:	stur	w10, [x29, #-76]
  469af4:	stur	x11, [x29, #-88]
  469af8:	stur	x12, [x29, #-96]
  469afc:	stur	x13, [x29, #-104]
  469b00:	stur	w14, [x29, #-108]
  469b04:	stur	w15, [x29, #-112]
  469b08:	stur	wzr, [x29, #-116]
  469b0c:	str	x16, [sp, #112]
  469b10:	str	x16, [sp, #104]
  469b14:	ldur	x0, [x29, #-40]
  469b18:	str	x17, [sp, #32]
  469b1c:	bl	41c9b0 <X509_get0_pubkey@plt>
  469b20:	str	x0, [sp, #96]
  469b24:	ldr	x11, [sp, #96]
  469b28:	cbnz	x11, 469b44 <ASN1_generate_nconf@plt+0x4b244>
  469b2c:	ldr	x8, [sp, #32]
  469b30:	ldr	x0, [x8]
  469b34:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  469b38:	add	x1, x1, #0xfbe
  469b3c:	bl	4196e0 <BIO_printf@plt>
  469b40:	b	469d4c <ASN1_generate_nconf@plt+0x4b44c>
  469b44:	ldr	x0, [sp, #96]
  469b48:	ldur	x1, [x29, #-48]
  469b4c:	bl	41e590 <EVP_PKEY_copy_parameters@plt>
  469b50:	bl	41d3b0 <X509_STORE_CTX_new@plt>
  469b54:	str	x0, [sp, #104]
  469b58:	ldr	x8, [sp, #104]
  469b5c:	cbz	x8, 469b7c <ASN1_generate_nconf@plt+0x4b27c>
  469b60:	ldr	x0, [sp, #104]
  469b64:	ldur	x1, [x29, #-8]
  469b68:	ldur	x2, [x29, #-32]
  469b6c:	mov	x8, xzr
  469b70:	mov	x3, x8
  469b74:	bl	41d440 <X509_STORE_CTX_init@plt>
  469b78:	cbnz	w0, 469b94 <ASN1_generate_nconf@plt+0x4b294>
  469b7c:	ldr	x8, [sp, #32]
  469b80:	ldr	x0, [x8]
  469b84:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  469b88:	add	x1, x1, #0xc6b
  469b8c:	bl	4196e0 <BIO_printf@plt>
  469b90:	b	469d4c <ASN1_generate_nconf@plt+0x4b44c>
  469b94:	ldur	x8, [x29, #-104]
  469b98:	cbz	x8, 469ba8 <ASN1_generate_nconf@plt+0x4b2a8>
  469b9c:	ldur	x8, [x29, #-104]
  469ba0:	str	x8, [sp, #112]
  469ba4:	b	469bc4 <ASN1_generate_nconf@plt+0x4b2c4>
  469ba8:	ldur	x0, [x29, #-16]
  469bac:	ldur	x1, [x29, #-64]
  469bb0:	ldur	w2, [x29, #-68]
  469bb4:	bl	46a044 <ASN1_generate_nconf@plt+0x4b744>
  469bb8:	str	x0, [sp, #112]
  469bbc:	cbnz	x0, 469bc4 <ASN1_generate_nconf@plt+0x4b2c4>
  469bc0:	b	469d4c <ASN1_generate_nconf@plt+0x4b44c>
  469bc4:	ldr	x0, [sp, #104]
  469bc8:	ldur	x1, [x29, #-32]
  469bcc:	bl	41d0e0 <X509_STORE_CTX_set_cert@plt>
  469bd0:	ldr	x0, [sp, #104]
  469bd4:	mov	x1, #0x4000                	// #16384
  469bd8:	bl	41ce70 <X509_STORE_CTX_set_flags@plt>
  469bdc:	ldur	w8, [x29, #-108]
  469be0:	cbnz	w8, 469bfc <ASN1_generate_nconf@plt+0x4b2fc>
  469be4:	ldr	x0, [sp, #104]
  469be8:	bl	419700 <X509_verify_cert@plt>
  469bec:	cmp	w0, #0x0
  469bf0:	cset	w8, gt
  469bf4:	tbnz	w8, #0, 469bfc <ASN1_generate_nconf@plt+0x4b2fc>
  469bf8:	b	469d4c <ASN1_generate_nconf@plt+0x4b44c>
  469bfc:	ldur	x0, [x29, #-40]
  469c00:	ldur	x1, [x29, #-48]
  469c04:	bl	41ca80 <X509_check_private_key@plt>
  469c08:	cbnz	w0, 469c24 <ASN1_generate_nconf@plt+0x4b324>
  469c0c:	ldr	x8, [sp, #32]
  469c10:	ldr	x0, [x8]
  469c14:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  469c18:	add	x1, x1, #0x3bc
  469c1c:	bl	4196e0 <BIO_printf@plt>
  469c20:	b	469d4c <ASN1_generate_nconf@plt+0x4b44c>
  469c24:	ldur	x0, [x29, #-32]
  469c28:	ldur	x8, [x29, #-40]
  469c2c:	str	x0, [sp, #24]
  469c30:	mov	x0, x8
  469c34:	bl	41d5d0 <X509_get_subject_name@plt>
  469c38:	ldr	x8, [sp, #24]
  469c3c:	str	x0, [sp, #16]
  469c40:	mov	x0, x8
  469c44:	ldr	x1, [sp, #16]
  469c48:	bl	41dff0 <X509_set_issuer_name@plt>
  469c4c:	cbnz	w0, 469c54 <ASN1_generate_nconf@plt+0x4b354>
  469c50:	b	469d4c <ASN1_generate_nconf@plt+0x4b44c>
  469c54:	ldur	x0, [x29, #-32]
  469c58:	ldr	x1, [sp, #112]
  469c5c:	bl	41da80 <X509_set_serialNumber@plt>
  469c60:	cbnz	w0, 469c68 <ASN1_generate_nconf@plt+0x4b368>
  469c64:	b	469d4c <ASN1_generate_nconf@plt+0x4b44c>
  469c68:	ldur	w8, [x29, #-112]
  469c6c:	cbnz	w8, 469c90 <ASN1_generate_nconf@plt+0x4b390>
  469c70:	ldur	x0, [x29, #-32]
  469c74:	ldur	w3, [x29, #-72]
  469c78:	mov	x8, xzr
  469c7c:	mov	x1, x8
  469c80:	mov	x2, x8
  469c84:	bl	46fdf0 <ASN1_generate_nconf@plt+0x514f0>
  469c88:	cbnz	w0, 469c90 <ASN1_generate_nconf@plt+0x4b390>
  469c8c:	b	469d4c <ASN1_generate_nconf@plt+0x4b44c>
  469c90:	ldur	w8, [x29, #-76]
  469c94:	cbz	w8, 469cc0 <ASN1_generate_nconf@plt+0x4b3c0>
  469c98:	ldur	x0, [x29, #-32]
  469c9c:	bl	41e4b0 <X509_get_ext_count@plt>
  469ca0:	cmp	w0, #0x0
  469ca4:	cset	w8, le
  469ca8:	tbnz	w8, #0, 469cc0 <ASN1_generate_nconf@plt+0x4b3c0>
  469cac:	ldur	x0, [x29, #-32]
  469cb0:	mov	w8, wzr
  469cb4:	mov	w1, w8
  469cb8:	bl	41e000 <X509_delete_ext@plt>
  469cbc:	b	469c98 <ASN1_generate_nconf@plt+0x4b398>
  469cc0:	ldur	x8, [x29, #-88]
  469cc4:	cbz	x8, 469d28 <ASN1_generate_nconf@plt+0x4b428>
  469cc8:	ldur	x0, [x29, #-32]
  469ccc:	mov	x1, #0x2                   	// #2
  469cd0:	bl	41ca60 <X509_set_version@plt>
  469cd4:	ldur	x1, [x29, #-40]
  469cd8:	ldur	x2, [x29, #-32]
  469cdc:	add	x8, sp, #0x28
  469ce0:	mov	x0, x8
  469ce4:	mov	x9, xzr
  469ce8:	mov	x3, x9
  469cec:	mov	x4, x9
  469cf0:	mov	w10, wzr
  469cf4:	mov	w5, w10
  469cf8:	str	x8, [sp, #8]
  469cfc:	bl	41b190 <X509V3_set_ctx@plt>
  469d00:	ldur	x1, [x29, #-88]
  469d04:	ldr	x0, [sp, #8]
  469d08:	bl	419a90 <X509V3_set_nconf@plt>
  469d0c:	ldur	x0, [x29, #-88]
  469d10:	ldur	x2, [x29, #-96]
  469d14:	ldur	x3, [x29, #-32]
  469d18:	ldr	x1, [sp, #8]
  469d1c:	bl	41a2e0 <X509V3_EXT_add_nconf@plt>
  469d20:	cbnz	w0, 469d28 <ASN1_generate_nconf@plt+0x4b428>
  469d24:	b	469d4c <ASN1_generate_nconf@plt+0x4b44c>
  469d28:	ldur	x0, [x29, #-32]
  469d2c:	ldur	x1, [x29, #-48]
  469d30:	ldur	x2, [x29, #-24]
  469d34:	ldur	x3, [x29, #-56]
  469d38:	bl	44375c <ASN1_generate_nconf@plt+0x24e5c>
  469d3c:	cbnz	w0, 469d44 <ASN1_generate_nconf@plt+0x4b444>
  469d40:	b	469d4c <ASN1_generate_nconf@plt+0x4b44c>
  469d44:	mov	w8, #0x1                   	// #1
  469d48:	stur	w8, [x29, #-116]
  469d4c:	ldr	x0, [sp, #104]
  469d50:	bl	41c6a0 <X509_STORE_CTX_free@plt>
  469d54:	ldur	w8, [x29, #-116]
  469d58:	cbnz	w8, 469d68 <ASN1_generate_nconf@plt+0x4b468>
  469d5c:	ldr	x8, [sp, #32]
  469d60:	ldr	x0, [x8]
  469d64:	bl	41e780 <ERR_print_errors@plt>
  469d68:	ldur	x8, [x29, #-104]
  469d6c:	cbnz	x8, 469d78 <ASN1_generate_nconf@plt+0x4b478>
  469d70:	ldr	x0, [sp, #112]
  469d74:	bl	41b7a0 <ASN1_INTEGER_free@plt>
  469d78:	ldur	w0, [x29, #-116]
  469d7c:	ldp	x29, x30, [sp, #240]
  469d80:	add	sp, sp, #0x100
  469d84:	ret
  469d88:	sub	sp, sp, #0x80
  469d8c:	stp	x29, x30, [sp, #112]
  469d90:	add	x29, sp, #0x70
  469d94:	mov	x8, xzr
  469d98:	adrp	x9, 492000 <ASN1_generate_nconf@plt+0x73700>
  469d9c:	add	x9, x9, #0xea6
  469da0:	stur	x0, [x29, #-8]
  469da4:	stur	x1, [x29, #-16]
  469da8:	stur	x2, [x29, #-24]
  469dac:	stur	x8, [x29, #-32]
  469db0:	stur	x8, [x29, #-40]
  469db4:	stur	x8, [x29, #-48]
  469db8:	str	wzr, [sp, #44]
  469dbc:	str	wzr, [sp, #36]
  469dc0:	str	x8, [sp, #16]
  469dc4:	str	x8, [sp, #8]
  469dc8:	ldur	x0, [x29, #-16]
  469dcc:	str	x9, [sp]
  469dd0:	bl	41ba20 <X509_get0_extensions@plt>
  469dd4:	stur	x0, [x29, #-32]
  469dd8:	ldur	x0, [x29, #-32]
  469ddc:	bl	46a1a8 <ASN1_generate_nconf@plt+0x4b8a8>
  469de0:	str	w0, [sp, #40]
  469de4:	cmp	w0, #0x0
  469de8:	cset	w10, gt
  469dec:	tbnz	w10, #0, 469e0c <ASN1_generate_nconf@plt+0x4b50c>
  469df0:	ldur	x0, [x29, #-8]
  469df4:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  469df8:	add	x1, x1, #0xa6
  469dfc:	bl	4196e0 <BIO_printf@plt>
  469e00:	mov	w8, #0x1                   	// #1
  469e04:	str	w8, [sp, #44]
  469e08:	b	469fbc <ASN1_generate_nconf@plt+0x4b6bc>
  469e0c:	ldur	x0, [x29, #-24]
  469e10:	ldr	x1, [sp]
  469e14:	mov	w2, #0x481                 	// #1153
  469e18:	bl	41af30 <CRYPTO_strdup@plt>
  469e1c:	str	x0, [sp, #8]
  469e20:	cbnz	x0, 469e28 <ASN1_generate_nconf@plt+0x4b528>
  469e24:	b	469fbc <ASN1_generate_nconf@plt+0x4b6bc>
  469e28:	ldr	x0, [sp, #8]
  469e2c:	mov	x8, xzr
  469e30:	mov	x1, x8
  469e34:	bl	46a1cc <ASN1_generate_nconf@plt+0x4b8cc>
  469e38:	str	w0, [sp, #36]
  469e3c:	cbnz	w0, 469e58 <ASN1_generate_nconf@plt+0x4b558>
  469e40:	ldur	x0, [x29, #-8]
  469e44:	ldur	x2, [x29, #-24]
  469e48:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  469e4c:	add	x1, x1, #0xc4
  469e50:	bl	4196e0 <BIO_printf@plt>
  469e54:	b	469fbc <ASN1_generate_nconf@plt+0x4b6bc>
  469e58:	ldrsw	x8, [sp, #36]
  469e5c:	mov	x9, #0x8                   	// #8
  469e60:	mul	x0, x9, x8
  469e64:	ldr	x1, [sp]
  469e68:	mov	w2, #0x487                 	// #1159
  469e6c:	bl	41aef0 <CRYPTO_malloc@plt>
  469e70:	str	x0, [sp, #16]
  469e74:	cbnz	x0, 469e7c <ASN1_generate_nconf@plt+0x4b57c>
  469e78:	b	469fbc <ASN1_generate_nconf@plt+0x4b6bc>
  469e7c:	ldr	x0, [sp, #8]
  469e80:	ldr	x1, [sp, #16]
  469e84:	bl	46a1cc <ASN1_generate_nconf@plt+0x4b8cc>
  469e88:	str	wzr, [sp, #52]
  469e8c:	ldr	w8, [sp, #52]
  469e90:	ldr	w9, [sp, #40]
  469e94:	cmp	w8, w9
  469e98:	b.ge	469f6c <ASN1_generate_nconf@plt+0x4b66c>  // b.tcont
  469e9c:	ldur	x0, [x29, #-32]
  469ea0:	ldr	w1, [sp, #52]
  469ea4:	bl	46a2b4 <ASN1_generate_nconf@plt+0x4b9b4>
  469ea8:	stur	x0, [x29, #-48]
  469eac:	ldur	x0, [x29, #-48]
  469eb0:	bl	41a890 <X509_EXTENSION_get_object@plt>
  469eb4:	str	x0, [sp, #56]
  469eb8:	ldr	x0, [sp, #56]
  469ebc:	bl	41a260 <OBJ_obj2nid@plt>
  469ec0:	bl	41dde0 <OBJ_nid2sn@plt>
  469ec4:	str	x0, [sp, #24]
  469ec8:	ldr	x8, [sp, #24]
  469ecc:	cbz	x8, 469ee4 <ASN1_generate_nconf@plt+0x4b5e4>
  469ed0:	ldr	x0, [sp, #24]
  469ed4:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  469ed8:	add	x1, x1, #0xe1
  469edc:	bl	41d200 <strcmp@plt>
  469ee0:	cbnz	w0, 469ee8 <ASN1_generate_nconf@plt+0x4b5e8>
  469ee4:	b	469f5c <ASN1_generate_nconf@plt+0x4b65c>
  469ee8:	str	wzr, [sp, #48]
  469eec:	ldr	w8, [sp, #48]
  469ef0:	ldr	w9, [sp, #36]
  469ef4:	cmp	w8, w9
  469ef8:	b.ge	469f5c <ASN1_generate_nconf@plt+0x4b65c>  // b.tcont
  469efc:	ldr	x0, [sp, #24]
  469f00:	ldr	x8, [sp, #16]
  469f04:	ldrsw	x9, [sp, #48]
  469f08:	mov	x10, #0x8                   	// #8
  469f0c:	mul	x9, x10, x9
  469f10:	add	x8, x8, x9
  469f14:	ldr	x1, [x8]
  469f18:	bl	41d200 <strcmp@plt>
  469f1c:	cbnz	w0, 469f4c <ASN1_generate_nconf@plt+0x4b64c>
  469f20:	ldur	x8, [x29, #-40]
  469f24:	cbnz	x8, 469f38 <ASN1_generate_nconf@plt+0x4b638>
  469f28:	bl	46a2e0 <ASN1_generate_nconf@plt+0x4b9e0>
  469f2c:	stur	x0, [x29, #-40]
  469f30:	cbnz	x0, 469f38 <ASN1_generate_nconf@plt+0x4b638>
  469f34:	b	469fbc <ASN1_generate_nconf@plt+0x4b6bc>
  469f38:	ldur	x0, [x29, #-40]
  469f3c:	ldur	x1, [x29, #-48]
  469f40:	bl	46a2f4 <ASN1_generate_nconf@plt+0x4b9f4>
  469f44:	cbnz	w0, 469f4c <ASN1_generate_nconf@plt+0x4b64c>
  469f48:	b	469fbc <ASN1_generate_nconf@plt+0x4b6bc>
  469f4c:	ldr	w8, [sp, #48]
  469f50:	add	w8, w8, #0x1
  469f54:	str	w8, [sp, #48]
  469f58:	b	469eec <ASN1_generate_nconf@plt+0x4b5ec>
  469f5c:	ldr	w8, [sp, #52]
  469f60:	add	w8, w8, #0x1
  469f64:	str	w8, [sp, #52]
  469f68:	b	469e8c <ASN1_generate_nconf@plt+0x4b58c>
  469f6c:	ldur	x0, [x29, #-40]
  469f70:	bl	46a1a8 <ASN1_generate_nconf@plt+0x4b8a8>
  469f74:	cbnz	w0, 469f98 <ASN1_generate_nconf@plt+0x4b698>
  469f78:	ldur	x0, [x29, #-8]
  469f7c:	ldur	x2, [x29, #-24]
  469f80:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  469f84:	add	x1, x1, #0xe7
  469f88:	bl	4196e0 <BIO_printf@plt>
  469f8c:	mov	w8, #0x1                   	// #1
  469f90:	str	w8, [sp, #44]
  469f94:	b	469fbc <ASN1_generate_nconf@plt+0x4b6bc>
  469f98:	ldur	x0, [x29, #-8]
  469f9c:	ldur	x2, [x29, #-40]
  469fa0:	mov	x8, xzr
  469fa4:	mov	x1, x8
  469fa8:	mov	x3, x8
  469fac:	mov	w9, wzr
  469fb0:	mov	w4, w9
  469fb4:	bl	41c900 <X509V3_extensions_print@plt>
  469fb8:	str	w0, [sp, #44]
  469fbc:	ldur	x0, [x29, #-40]
  469fc0:	bl	46a320 <ASN1_generate_nconf@plt+0x4ba20>
  469fc4:	ldr	x0, [sp, #16]
  469fc8:	ldr	x1, [sp]
  469fcc:	mov	w2, #0x4a9                 	// #1193
  469fd0:	bl	41b180 <CRYPTO_free@plt>
  469fd4:	ldr	x0, [sp, #8]
  469fd8:	ldr	x1, [sp]
  469fdc:	mov	w2, #0x4aa                 	// #1194
  469fe0:	bl	41b180 <CRYPTO_free@plt>
  469fe4:	ldr	w0, [sp, #44]
  469fe8:	ldp	x29, x30, [sp, #112]
  469fec:	add	sp, sp, #0x80
  469ff0:	ret
  469ff4:	sub	sp, sp, #0x20
  469ff8:	stp	x29, x30, [sp, #16]
  469ffc:	add	x29, sp, #0x10
  46a000:	str	x0, [sp, #8]
  46a004:	ldr	x0, [sp, #8]
  46a008:	bl	41dd70 <OPENSSL_sk_free@plt>
  46a00c:	ldp	x29, x30, [sp, #16]
  46a010:	add	sp, sp, #0x20
  46a014:	ret
  46a018:	sub	sp, sp, #0x20
  46a01c:	stp	x29, x30, [sp, #16]
  46a020:	add	x29, sp, #0x10
  46a024:	str	x0, [sp, #8]
  46a028:	str	x1, [sp]
  46a02c:	ldr	x0, [sp, #8]
  46a030:	ldr	x1, [sp]
  46a034:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  46a038:	ldp	x29, x30, [sp, #16]
  46a03c:	add	sp, sp, #0x20
  46a040:	ret
  46a044:	sub	sp, sp, #0x60
  46a048:	stp	x29, x30, [sp, #80]
  46a04c:	add	x29, sp, #0x50
  46a050:	mov	x8, xzr
  46a054:	stur	x0, [x29, #-8]
  46a058:	stur	x1, [x29, #-16]
  46a05c:	stur	w2, [x29, #-20]
  46a060:	stur	x8, [x29, #-32]
  46a064:	str	x8, [sp, #40]
  46a068:	str	x8, [sp, #32]
  46a06c:	ldur	x8, [x29, #-16]
  46a070:	cbnz	x8, 46a10c <ASN1_generate_nconf@plt+0x4b80c>
  46a074:	ldur	x0, [x29, #-8]
  46a078:	mov	w1, #0x2e                  	// #46
  46a07c:	bl	41acc0 <strrchr@plt>
  46a080:	str	x0, [sp, #24]
  46a084:	ldr	x8, [sp, #24]
  46a088:	cbz	x8, 46a0a0 <ASN1_generate_nconf@plt+0x4b7a0>
  46a08c:	ldr	x8, [sp, #24]
  46a090:	ldur	x9, [x29, #-8]
  46a094:	subs	x8, x8, x9
  46a098:	str	x8, [sp, #8]
  46a09c:	b	46a0ac <ASN1_generate_nconf@plt+0x4b7ac>
  46a0a0:	ldur	x0, [x29, #-8]
  46a0a4:	bl	41e3c0 <strlen@plt>
  46a0a8:	str	x0, [sp, #8]
  46a0ac:	ldr	x8, [sp, #8]
  46a0b0:	str	x8, [sp, #16]
  46a0b4:	ldr	x8, [sp, #16]
  46a0b8:	add	x8, x8, #0x5
  46a0bc:	mov	w0, w8
  46a0c0:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  46a0c4:	add	x1, x1, #0xfe2
  46a0c8:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  46a0cc:	stur	x0, [x29, #-32]
  46a0d0:	ldur	x0, [x29, #-32]
  46a0d4:	ldur	x1, [x29, #-8]
  46a0d8:	ldr	x2, [sp, #16]
  46a0dc:	bl	41a7b0 <memcpy@plt>
  46a0e0:	ldur	x9, [x29, #-32]
  46a0e4:	ldr	x10, [sp, #16]
  46a0e8:	add	x9, x9, x10
  46a0ec:	adrp	x10, 492000 <ASN1_generate_nconf@plt+0x73700>
  46a0f0:	add	x10, x10, #0xff1
  46a0f4:	ldr	w8, [x10]
  46a0f8:	str	w8, [x9]
  46a0fc:	ldrb	w8, [x10, #4]
  46a100:	strb	w8, [x9, #4]
  46a104:	ldur	x9, [x29, #-32]
  46a108:	stur	x9, [x29, #-16]
  46a10c:	ldur	x0, [x29, #-16]
  46a110:	ldur	w1, [x29, #-20]
  46a114:	mov	x8, xzr
  46a118:	mov	x2, x8
  46a11c:	bl	46d78c <ASN1_generate_nconf@plt+0x4ee8c>
  46a120:	str	x0, [sp, #32]
  46a124:	ldr	x8, [sp, #32]
  46a128:	cbnz	x8, 46a130 <ASN1_generate_nconf@plt+0x4b830>
  46a12c:	b	46a17c <ASN1_generate_nconf@plt+0x4b87c>
  46a130:	ldr	x0, [sp, #32]
  46a134:	mov	x1, #0x1                   	// #1
  46a138:	bl	41b200 <BN_add_word@plt>
  46a13c:	cbnz	w0, 46a15c <ASN1_generate_nconf@plt+0x4b85c>
  46a140:	adrp	x8, 4b1000 <stdin@@GLIBC_2.17+0x10>
  46a144:	add	x8, x8, #0xc0
  46a148:	ldr	x0, [x8]
  46a14c:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  46a150:	add	x1, x1, #0xff6
  46a154:	bl	4196e0 <BIO_printf@plt>
  46a158:	b	46a17c <ASN1_generate_nconf@plt+0x4b87c>
  46a15c:	ldur	x0, [x29, #-16]
  46a160:	ldr	x2, [sp, #32]
  46a164:	mov	x8, xzr
  46a168:	mov	x1, x8
  46a16c:	add	x3, sp, #0x28
  46a170:	bl	46d9b8 <ASN1_generate_nconf@plt+0x4f0b8>
  46a174:	cbnz	w0, 46a17c <ASN1_generate_nconf@plt+0x4b87c>
  46a178:	b	46a17c <ASN1_generate_nconf@plt+0x4b87c>
  46a17c:	ldur	x0, [x29, #-32]
  46a180:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  46a184:	add	x1, x1, #0xea6
  46a188:	mov	w2, #0x3ad                 	// #941
  46a18c:	bl	41b180 <CRYPTO_free@plt>
  46a190:	ldr	x0, [sp, #32]
  46a194:	bl	41e800 <BN_free@plt>
  46a198:	ldr	x0, [sp, #40]
  46a19c:	ldp	x29, x30, [sp, #80]
  46a1a0:	add	sp, sp, #0x60
  46a1a4:	ret
  46a1a8:	sub	sp, sp, #0x20
  46a1ac:	stp	x29, x30, [sp, #16]
  46a1b0:	add	x29, sp, #0x10
  46a1b4:	str	x0, [sp, #8]
  46a1b8:	ldr	x0, [sp, #8]
  46a1bc:	bl	41df60 <OPENSSL_sk_num@plt>
  46a1c0:	ldp	x29, x30, [sp, #16]
  46a1c4:	add	sp, sp, #0x20
  46a1c8:	ret
  46a1cc:	sub	sp, sp, #0x40
  46a1d0:	stp	x29, x30, [sp, #48]
  46a1d4:	add	x29, sp, #0x30
  46a1d8:	stur	x0, [x29, #-8]
  46a1dc:	stur	x1, [x29, #-16]
  46a1e0:	str	wzr, [sp, #12]
  46a1e4:	str	wzr, [sp, #8]
  46a1e8:	ldur	x8, [x29, #-8]
  46a1ec:	str	x8, [sp, #16]
  46a1f0:	str	x8, [sp, #24]
  46a1f4:	ldur	x0, [x29, #-8]
  46a1f8:	bl	41e3c0 <strlen@plt>
  46a1fc:	str	w0, [sp, #8]
  46a200:	ldr	x8, [sp, #16]
  46a204:	ldur	x9, [x29, #-8]
  46a208:	subs	x8, x8, x9
  46a20c:	ldrsw	x9, [sp, #8]
  46a210:	cmp	x8, x9
  46a214:	b.gt	46a2a4 <ASN1_generate_nconf@plt+0x4b9a4>
  46a218:	ldr	x8, [sp, #16]
  46a21c:	ldrb	w9, [x8]
  46a220:	cmp	w9, #0x2c
  46a224:	b.eq	46a244 <ASN1_generate_nconf@plt+0x4b944>  // b.none
  46a228:	ldr	x8, [sp, #16]
  46a22c:	ldrb	w9, [x8]
  46a230:	cbz	w9, 46a244 <ASN1_generate_nconf@plt+0x4b944>
  46a234:	ldr	x8, [sp, #16]
  46a238:	add	x8, x8, #0x1
  46a23c:	str	x8, [sp, #16]
  46a240:	b	46a200 <ASN1_generate_nconf@plt+0x4b900>
  46a244:	ldr	x8, [sp, #24]
  46a248:	ldr	x9, [sp, #16]
  46a24c:	cmp	x8, x9
  46a250:	b.eq	46a290 <ASN1_generate_nconf@plt+0x4b990>  // b.none
  46a254:	ldur	x8, [x29, #-16]
  46a258:	cbz	x8, 46a284 <ASN1_generate_nconf@plt+0x4b984>
  46a25c:	ldr	x8, [sp, #24]
  46a260:	ldur	x9, [x29, #-16]
  46a264:	ldrsw	x10, [sp, #12]
  46a268:	mov	x11, #0x8                   	// #8
  46a26c:	mul	x10, x11, x10
  46a270:	add	x9, x9, x10
  46a274:	str	x8, [x9]
  46a278:	ldr	x8, [sp, #16]
  46a27c:	mov	w12, #0x0                   	// #0
  46a280:	strb	w12, [x8]
  46a284:	ldr	w8, [sp, #12]
  46a288:	add	w8, w8, #0x1
  46a28c:	str	w8, [sp, #12]
  46a290:	ldr	x8, [sp, #16]
  46a294:	add	x8, x8, #0x1
  46a298:	str	x8, [sp, #16]
  46a29c:	str	x8, [sp, #24]
  46a2a0:	b	46a200 <ASN1_generate_nconf@plt+0x4b900>
  46a2a4:	ldr	w0, [sp, #12]
  46a2a8:	ldp	x29, x30, [sp, #48]
  46a2ac:	add	sp, sp, #0x40
  46a2b0:	ret
  46a2b4:	sub	sp, sp, #0x20
  46a2b8:	stp	x29, x30, [sp, #16]
  46a2bc:	add	x29, sp, #0x10
  46a2c0:	str	x0, [sp, #8]
  46a2c4:	str	w1, [sp, #4]
  46a2c8:	ldr	x0, [sp, #8]
  46a2cc:	ldr	w1, [sp, #4]
  46a2d0:	bl	4195d0 <OPENSSL_sk_value@plt>
  46a2d4:	ldp	x29, x30, [sp, #16]
  46a2d8:	add	sp, sp, #0x20
  46a2dc:	ret
  46a2e0:	stp	x29, x30, [sp, #-16]!
  46a2e4:	mov	x29, sp
  46a2e8:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  46a2ec:	ldp	x29, x30, [sp], #16
  46a2f0:	ret
  46a2f4:	sub	sp, sp, #0x20
  46a2f8:	stp	x29, x30, [sp, #16]
  46a2fc:	add	x29, sp, #0x10
  46a300:	str	x0, [sp, #8]
  46a304:	str	x1, [sp]
  46a308:	ldr	x0, [sp, #8]
  46a30c:	ldr	x1, [sp]
  46a310:	bl	41cf20 <OPENSSL_sk_push@plt>
  46a314:	ldp	x29, x30, [sp, #16]
  46a318:	add	sp, sp, #0x20
  46a31c:	ret
  46a320:	sub	sp, sp, #0x20
  46a324:	stp	x29, x30, [sp, #16]
  46a328:	add	x29, sp, #0x10
  46a32c:	str	x0, [sp, #8]
  46a330:	ldr	x0, [sp, #8]
  46a334:	bl	41dd70 <OPENSSL_sk_free@plt>
  46a338:	ldp	x29, x30, [sp, #16]
  46a33c:	add	sp, sp, #0x20
  46a340:	ret
  46a344:	sub	sp, sp, #0x30
  46a348:	stp	x29, x30, [sp, #32]
  46a34c:	add	x29, sp, #0x20
  46a350:	adrp	x2, 493000 <ASN1_generate_nconf@plt+0x74700>
  46a354:	add	x2, x2, #0x778
  46a358:	stur	x0, [x29, #-8]
  46a35c:	str	x1, [sp, #16]
  46a360:	ldur	x0, [x29, #-8]
  46a364:	ldr	x1, [sp, #16]
  46a368:	bl	41cfe0 <NCONF_get_string@plt>
  46a36c:	str	x0, [sp, #8]
  46a370:	ldr	x8, [sp, #8]
  46a374:	cbnz	x8, 46a380 <ASN1_generate_nconf@plt+0x4ba80>
  46a378:	bl	41a250 <ERR_clear_error@plt>
  46a37c:	b	46a3f8 <ASN1_generate_nconf@plt+0x4baf8>
  46a380:	ldr	x0, [sp, #8]
  46a384:	mov	x1, #0xffffffffffffffff    	// #-1
  46a388:	bl	419ae0 <RAND_load_file@plt>
  46a38c:	cmp	w0, #0x0
  46a390:	cset	w8, ge  // ge = tcont
  46a394:	tbnz	w8, #0, 46a3c8 <ASN1_generate_nconf@plt+0x4bac8>
  46a398:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46a39c:	ldr	x8, [x8, #4024]
  46a3a0:	ldr	x0, [x8]
  46a3a4:	ldr	x2, [sp, #8]
  46a3a8:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46a3ac:	add	x1, x1, #0x781
  46a3b0:	str	x8, [sp]
  46a3b4:	bl	4196e0 <BIO_printf@plt>
  46a3b8:	ldr	x8, [sp]
  46a3bc:	ldr	x9, [x8]
  46a3c0:	mov	x0, x9
  46a3c4:	bl	41e780 <ERR_print_errors@plt>
  46a3c8:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46a3cc:	add	x8, x8, #0x280
  46a3d0:	ldr	x8, [x8]
  46a3d4:	cbnz	x8, 46a3f8 <ASN1_generate_nconf@plt+0x4baf8>
  46a3d8:	ldr	x0, [sp, #8]
  46a3dc:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46a3e0:	add	x1, x1, #0x799
  46a3e4:	mov	w2, #0x1f                  	// #31
  46a3e8:	bl	41af30 <CRYPTO_strdup@plt>
  46a3ec:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46a3f0:	add	x8, x8, #0x280
  46a3f4:	str	x0, [x8]
  46a3f8:	ldp	x29, x30, [sp, #32]
  46a3fc:	add	sp, sp, #0x30
  46a400:	ret
  46a404:	sub	sp, sp, #0x20
  46a408:	stp	x29, x30, [sp, #16]
  46a40c:	add	x29, sp, #0x10
  46a410:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46a414:	add	x8, x8, #0x280
  46a418:	ldr	x9, [x8]
  46a41c:	str	x8, [sp, #8]
  46a420:	cbnz	x9, 46a428 <ASN1_generate_nconf@plt+0x4bb28>
  46a424:	b	46a490 <ASN1_generate_nconf@plt+0x4bb90>
  46a428:	ldr	x8, [sp, #8]
  46a42c:	ldr	x0, [x8]
  46a430:	bl	41bac0 <RAND_write_file@plt>
  46a434:	mov	w9, #0xffffffff            	// #-1
  46a438:	cmp	w0, w9
  46a43c:	b.ne	46a46c <ASN1_generate_nconf@plt+0x4bb6c>  // b.any
  46a440:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46a444:	ldr	x8, [x8, #4024]
  46a448:	ldr	x0, [x8]
  46a44c:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46a450:	add	x1, x1, #0x7a9
  46a454:	str	x8, [sp]
  46a458:	bl	4196e0 <BIO_printf@plt>
  46a45c:	ldr	x8, [sp]
  46a460:	ldr	x9, [x8]
  46a464:	mov	x0, x9
  46a468:	bl	41e780 <ERR_print_errors@plt>
  46a46c:	ldr	x8, [sp, #8]
  46a470:	ldr	x0, [x8]
  46a474:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46a478:	add	x1, x1, #0x799
  46a47c:	mov	w2, #0x44                  	// #68
  46a480:	bl	41b180 <CRYPTO_free@plt>
  46a484:	mov	x8, xzr
  46a488:	ldr	x9, [sp, #8]
  46a48c:	str	x8, [x9]
  46a490:	ldp	x29, x30, [sp, #16]
  46a494:	add	sp, sp, #0x20
  46a498:	ret
  46a49c:	sub	sp, sp, #0x30
  46a4a0:	stp	x29, x30, [sp, #32]
  46a4a4:	add	x29, sp, #0x20
  46a4a8:	stur	w0, [x29, #-8]
  46a4ac:	ldur	w8, [x29, #-8]
  46a4b0:	subs	w8, w8, #0x5dc
  46a4b4:	mov	w9, w8
  46a4b8:	ubfx	x9, x9, #0, #32
  46a4bc:	cmp	x9, #0x3
  46a4c0:	str	x9, [sp, #16]
  46a4c4:	b.hi	46a534 <ASN1_generate_nconf@plt+0x4bc34>  // b.pmore
  46a4c8:	adrp	x8, 493000 <ASN1_generate_nconf@plt+0x74700>
  46a4cc:	add	x8, x8, #0x768
  46a4d0:	ldr	x11, [sp, #16]
  46a4d4:	ldrsw	x10, [x8, x11, lsl #2]
  46a4d8:	add	x9, x8, x10
  46a4dc:	br	x9
  46a4e0:	b	46a534 <ASN1_generate_nconf@plt+0x4bc34>
  46a4e4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  46a4e8:	bl	46a54c <ASN1_generate_nconf@plt+0x4bc4c>
  46a4ec:	stur	w0, [x29, #-4]
  46a4f0:	b	46a53c <ASN1_generate_nconf@plt+0x4bc3c>
  46a4f4:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46a4f8:	add	x8, x8, #0x280
  46a4fc:	ldr	x0, [x8]
  46a500:	adrp	x9, 493000 <ASN1_generate_nconf@plt+0x74700>
  46a504:	add	x9, x9, #0x799
  46a508:	mov	x1, x9
  46a50c:	mov	w2, #0x58                  	// #88
  46a510:	str	x8, [sp, #8]
  46a514:	str	x9, [sp]
  46a518:	bl	41b180 <CRYPTO_free@plt>
  46a51c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  46a520:	ldr	x1, [sp]
  46a524:	mov	w2, #0x59                  	// #89
  46a528:	bl	41af30 <CRYPTO_strdup@plt>
  46a52c:	ldr	x8, [sp, #8]
  46a530:	str	x0, [x8]
  46a534:	mov	w8, #0x1                   	// #1
  46a538:	stur	w8, [x29, #-4]
  46a53c:	ldur	w0, [x29, #-4]
  46a540:	ldp	x29, x30, [sp, #32]
  46a544:	add	sp, sp, #0x30
  46a548:	ret
  46a54c:	sub	sp, sp, #0x40
  46a550:	stp	x29, x30, [sp, #48]
  46a554:	add	x29, sp, #0x30
  46a558:	mov	w8, #0x1                   	// #1
  46a55c:	stur	x0, [x29, #-8]
  46a560:	str	w8, [sp, #24]
  46a564:	stur	wzr, [x29, #-20]
  46a568:	ldur	x8, [x29, #-8]
  46a56c:	stur	x8, [x29, #-16]
  46a570:	ldur	x8, [x29, #-16]
  46a574:	ldrb	w9, [x8]
  46a578:	mov	w10, #0x0                   	// #0
  46a57c:	str	w10, [sp, #20]
  46a580:	cbz	w9, 46a598 <ASN1_generate_nconf@plt+0x4bc98>
  46a584:	ldur	x8, [x29, #-16]
  46a588:	ldrb	w9, [x8]
  46a58c:	cmp	w9, #0x3a
  46a590:	cset	w9, ne  // ne = any
  46a594:	str	w9, [sp, #20]
  46a598:	ldr	w8, [sp, #20]
  46a59c:	tbnz	w8, #0, 46a5a4 <ASN1_generate_nconf@plt+0x4bca4>
  46a5a0:	b	46a5b4 <ASN1_generate_nconf@plt+0x4bcb4>
  46a5a4:	ldur	x8, [x29, #-16]
  46a5a8:	add	x8, x8, #0x1
  46a5ac:	stur	x8, [x29, #-16]
  46a5b0:	b	46a570 <ASN1_generate_nconf@plt+0x4bc70>
  46a5b4:	ldur	x8, [x29, #-16]
  46a5b8:	ldrb	w9, [x8]
  46a5bc:	cbnz	w9, 46a5c8 <ASN1_generate_nconf@plt+0x4bcc8>
  46a5c0:	mov	w8, #0x1                   	// #1
  46a5c4:	stur	w8, [x29, #-20]
  46a5c8:	ldur	x8, [x29, #-16]
  46a5cc:	mov	w9, #0x0                   	// #0
  46a5d0:	strb	w9, [x8]
  46a5d4:	ldur	x0, [x29, #-8]
  46a5d8:	mov	x1, #0xffffffffffffffff    	// #-1
  46a5dc:	bl	419ae0 <RAND_load_file@plt>
  46a5e0:	cmp	w0, #0x0
  46a5e4:	cset	w9, ge  // ge = tcont
  46a5e8:	tbnz	w9, #0, 46a620 <ASN1_generate_nconf@plt+0x4bd20>
  46a5ec:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46a5f0:	ldr	x8, [x8, #4024]
  46a5f4:	ldr	x0, [x8]
  46a5f8:	ldur	x2, [x29, #-8]
  46a5fc:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46a600:	add	x1, x1, #0x781
  46a604:	str	x8, [sp, #8]
  46a608:	bl	4196e0 <BIO_printf@plt>
  46a60c:	ldr	x8, [sp, #8]
  46a610:	ldr	x9, [x8]
  46a614:	mov	x0, x9
  46a618:	bl	41e780 <ERR_print_errors@plt>
  46a61c:	str	wzr, [sp, #24]
  46a620:	ldur	w8, [x29, #-20]
  46a624:	cbz	w8, 46a62c <ASN1_generate_nconf@plt+0x4bd2c>
  46a628:	b	46a64c <ASN1_generate_nconf@plt+0x4bd4c>
  46a62c:	ldur	x8, [x29, #-16]
  46a630:	add	x8, x8, #0x1
  46a634:	stur	x8, [x29, #-8]
  46a638:	ldur	x8, [x29, #-8]
  46a63c:	ldrb	w9, [x8]
  46a640:	cbnz	w9, 46a648 <ASN1_generate_nconf@plt+0x4bd48>
  46a644:	b	46a64c <ASN1_generate_nconf@plt+0x4bd4c>
  46a648:	b	46a564 <ASN1_generate_nconf@plt+0x4bc64>
  46a64c:	ldr	w0, [sp, #24]
  46a650:	ldp	x29, x30, [sp, #48]
  46a654:	add	sp, sp, #0x40
  46a658:	ret
  46a65c:	sub	sp, sp, #0x50
  46a660:	stp	x29, x30, [sp, #64]
  46a664:	add	x29, sp, #0x40
  46a668:	mov	w8, #0x0                   	// #0
  46a66c:	mov	x9, xzr
  46a670:	stur	x0, [x29, #-16]
  46a674:	stur	x1, [x29, #-24]
  46a678:	sturb	w8, [x29, #-29]
  46a67c:	str	x9, [sp, #24]
  46a680:	ldur	x9, [x29, #-16]
  46a684:	str	wzr, [x9, #4]
  46a688:	ldur	x9, [x29, #-16]
  46a68c:	ldr	w8, [x9]
  46a690:	cbnz	w8, 46a6c8 <ASN1_generate_nconf@plt+0x4bdc8>
  46a694:	ldur	x8, [x29, #-16]
  46a698:	mov	w9, #0x14                  	// #20
  46a69c:	str	w9, [x8]
  46a6a0:	ldur	x8, [x29, #-16]
  46a6a4:	ldrsw	x8, [x8]
  46a6a8:	mov	x10, #0x8                   	// #8
  46a6ac:	mul	x8, x10, x8
  46a6b0:	mov	w0, w8
  46a6b4:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46a6b8:	add	x1, x1, #0x8f0
  46a6bc:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  46a6c0:	ldur	x10, [x29, #-16]
  46a6c4:	str	x0, [x10, #8]
  46a6c8:	ldur	x8, [x29, #-24]
  46a6cc:	str	x8, [sp, #24]
  46a6d0:	ldr	x8, [sp, #24]
  46a6d4:	ldrb	w9, [x8]
  46a6d8:	mov	w10, #0x0                   	// #0
  46a6dc:	str	w10, [sp, #12]
  46a6e0:	cbz	w9, 46a704 <ASN1_generate_nconf@plt+0x4be04>
  46a6e4:	bl	41a870 <__ctype_b_loc@plt>
  46a6e8:	ldr	x8, [x0]
  46a6ec:	ldr	x9, [sp, #24]
  46a6f0:	ldrb	w10, [x9]
  46a6f4:	ldrh	w10, [x8, w10, sxtw #1]
  46a6f8:	tst	w10, #0x2000
  46a6fc:	cset	w10, ne  // ne = any
  46a700:	str	w10, [sp, #12]
  46a704:	ldr	w8, [sp, #12]
  46a708:	tbnz	w8, #0, 46a710 <ASN1_generate_nconf@plt+0x4be10>
  46a70c:	b	46a720 <ASN1_generate_nconf@plt+0x4be20>
  46a710:	ldr	x8, [sp, #24]
  46a714:	add	x8, x8, #0x1
  46a718:	str	x8, [sp, #24]
  46a71c:	b	46a6d0 <ASN1_generate_nconf@plt+0x4bdd0>
  46a720:	ldr	x8, [sp, #24]
  46a724:	ldrb	w9, [x8]
  46a728:	cbnz	w9, 46a730 <ASN1_generate_nconf@plt+0x4be30>
  46a72c:	b	46a904 <ASN1_generate_nconf@plt+0x4c004>
  46a730:	ldur	x8, [x29, #-16]
  46a734:	ldr	w9, [x8, #4]
  46a738:	ldur	x8, [x29, #-16]
  46a73c:	ldr	w10, [x8]
  46a740:	cmp	w9, w10
  46a744:	b.lt	46a7a0 <ASN1_generate_nconf@plt+0x4bea0>  // b.tstop
  46a748:	ldur	x8, [x29, #-16]
  46a74c:	ldr	w9, [x8]
  46a750:	add	w9, w9, #0x14
  46a754:	str	w9, [x8]
  46a758:	ldur	x8, [x29, #-16]
  46a75c:	ldr	x0, [x8, #8]
  46a760:	ldur	x8, [x29, #-16]
  46a764:	ldrsw	x8, [x8]
  46a768:	mov	x10, #0x8                   	// #8
  46a76c:	mul	x1, x10, x8
  46a770:	adrp	x2, 493000 <ASN1_generate_nconf@plt+0x74700>
  46a774:	add	x2, x2, #0x8fb
  46a778:	mov	w3, #0x60                  	// #96
  46a77c:	bl	41c3c0 <CRYPTO_realloc@plt>
  46a780:	str	x0, [sp, #16]
  46a784:	ldr	x8, [sp, #16]
  46a788:	cbnz	x8, 46a794 <ASN1_generate_nconf@plt+0x4be94>
  46a78c:	stur	wzr, [x29, #-4]
  46a790:	b	46a930 <ASN1_generate_nconf@plt+0x4c030>
  46a794:	ldr	x8, [sp, #16]
  46a798:	ldur	x9, [x29, #-16]
  46a79c:	str	x8, [x9, #8]
  46a7a0:	ldr	x8, [sp, #24]
  46a7a4:	ldrb	w9, [x8]
  46a7a8:	mov	w10, #0x1                   	// #1
  46a7ac:	cmp	w9, #0x27
  46a7b0:	str	w10, [sp, #8]
  46a7b4:	b.eq	46a7cc <ASN1_generate_nconf@plt+0x4becc>  // b.none
  46a7b8:	ldr	x8, [sp, #24]
  46a7bc:	ldrb	w9, [x8]
  46a7c0:	cmp	w9, #0x22
  46a7c4:	cset	w9, eq  // eq = none
  46a7c8:	str	w9, [sp, #8]
  46a7cc:	ldr	w8, [sp, #8]
  46a7d0:	and	w8, w8, #0x1
  46a7d4:	stur	w8, [x29, #-28]
  46a7d8:	ldur	w8, [x29, #-28]
  46a7dc:	cbz	w8, 46a7f4 <ASN1_generate_nconf@plt+0x4bef4>
  46a7e0:	ldr	x8, [sp, #24]
  46a7e4:	add	x9, x8, #0x1
  46a7e8:	str	x9, [sp, #24]
  46a7ec:	ldrb	w10, [x8]
  46a7f0:	sturb	w10, [x29, #-29]
  46a7f4:	ldr	x8, [sp, #24]
  46a7f8:	ldur	x9, [x29, #-16]
  46a7fc:	mov	x10, #0x8                   	// #8
  46a800:	ldr	x9, [x9, #8]
  46a804:	ldur	x11, [x29, #-16]
  46a808:	ldrsw	x12, [x11, #4]
  46a80c:	mov	w13, w12
  46a810:	add	w13, w13, #0x1
  46a814:	str	w13, [x11, #4]
  46a818:	mul	x10, x10, x12
  46a81c:	add	x9, x9, x10
  46a820:	str	x8, [x9]
  46a824:	ldur	w13, [x29, #-28]
  46a828:	cbz	w13, 46a88c <ASN1_generate_nconf@plt+0x4bf8c>
  46a82c:	ldr	x8, [sp, #24]
  46a830:	ldrb	w9, [x8]
  46a834:	mov	w10, #0x0                   	// #0
  46a838:	str	w10, [sp, #4]
  46a83c:	cbz	w9, 46a858 <ASN1_generate_nconf@plt+0x4bf58>
  46a840:	ldr	x8, [sp, #24]
  46a844:	ldrb	w9, [x8]
  46a848:	ldurb	w10, [x29, #-29]
  46a84c:	cmp	w9, w10
  46a850:	cset	w9, ne  // ne = any
  46a854:	str	w9, [sp, #4]
  46a858:	ldr	w8, [sp, #4]
  46a85c:	tbnz	w8, #0, 46a864 <ASN1_generate_nconf@plt+0x4bf64>
  46a860:	b	46a874 <ASN1_generate_nconf@plt+0x4bf74>
  46a864:	ldr	x8, [sp, #24]
  46a868:	add	x8, x8, #0x1
  46a86c:	str	x8, [sp, #24]
  46a870:	b	46a82c <ASN1_generate_nconf@plt+0x4bf2c>
  46a874:	ldr	x8, [sp, #24]
  46a878:	add	x9, x8, #0x1
  46a87c:	str	x9, [sp, #24]
  46a880:	mov	w10, #0x0                   	// #0
  46a884:	strb	w10, [x8]
  46a888:	b	46a900 <ASN1_generate_nconf@plt+0x4c000>
  46a88c:	ldr	x8, [sp, #24]
  46a890:	ldrb	w9, [x8]
  46a894:	mov	w10, #0x0                   	// #0
  46a898:	str	w10, [sp]
  46a89c:	cbz	w9, 46a8c4 <ASN1_generate_nconf@plt+0x4bfc4>
  46a8a0:	bl	41a870 <__ctype_b_loc@plt>
  46a8a4:	ldr	x8, [x0]
  46a8a8:	ldr	x9, [sp, #24]
  46a8ac:	ldrb	w10, [x9]
  46a8b0:	ldrh	w10, [x8, w10, sxtw #1]
  46a8b4:	tst	w10, #0x2000
  46a8b8:	cset	w10, ne  // ne = any
  46a8bc:	eor	w10, w10, #0x1
  46a8c0:	str	w10, [sp]
  46a8c4:	ldr	w8, [sp]
  46a8c8:	tbnz	w8, #0, 46a8d0 <ASN1_generate_nconf@plt+0x4bfd0>
  46a8cc:	b	46a8e0 <ASN1_generate_nconf@plt+0x4bfe0>
  46a8d0:	ldr	x8, [sp, #24]
  46a8d4:	add	x8, x8, #0x1
  46a8d8:	str	x8, [sp, #24]
  46a8dc:	b	46a88c <ASN1_generate_nconf@plt+0x4bf8c>
  46a8e0:	ldr	x8, [sp, #24]
  46a8e4:	ldrb	w9, [x8]
  46a8e8:	cbz	w9, 46a900 <ASN1_generate_nconf@plt+0x4c000>
  46a8ec:	ldr	x8, [sp, #24]
  46a8f0:	add	x9, x8, #0x1
  46a8f4:	str	x9, [sp, #24]
  46a8f8:	mov	w10, #0x0                   	// #0
  46a8fc:	strb	w10, [x8]
  46a900:	b	46a6d0 <ASN1_generate_nconf@plt+0x4bdd0>
  46a904:	ldur	x8, [x29, #-16]
  46a908:	mov	x9, #0x8                   	// #8
  46a90c:	ldr	x8, [x8, #8]
  46a910:	ldur	x10, [x29, #-16]
  46a914:	ldrsw	x10, [x10, #4]
  46a918:	mul	x9, x9, x10
  46a91c:	add	x8, x8, x9
  46a920:	mov	x9, xzr
  46a924:	str	x9, [x8]
  46a928:	mov	w11, #0x1                   	// #1
  46a92c:	stur	w11, [x29, #-4]
  46a930:	ldur	w0, [x29, #-4]
  46a934:	ldp	x29, x30, [sp, #64]
  46a938:	add	sp, sp, #0x50
  46a93c:	ret
  46a940:	sub	sp, sp, #0x40
  46a944:	stp	x29, x30, [sp, #48]
  46a948:	add	x29, sp, #0x30
  46a94c:	adrp	x8, 493000 <ASN1_generate_nconf@plt+0x74700>
  46a950:	add	x8, x8, #0x8fb
  46a954:	mov	w2, #0x3bd                 	// #957
  46a958:	stur	w0, [x29, #-4]
  46a95c:	stur	x1, [x29, #-16]
  46a960:	ldursw	x0, [x29, #-4]
  46a964:	mov	x1, x8
  46a968:	bl	41aef0 <CRYPTO_malloc@plt>
  46a96c:	str	x0, [sp, #24]
  46a970:	ldr	x8, [sp, #24]
  46a974:	cbnz	x8, 46a9cc <ASN1_generate_nconf@plt+0x4c0cc>
  46a978:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46a97c:	ldr	x8, [x8, #4024]
  46a980:	ldr	x0, [x8]
  46a984:	str	x8, [sp, #16]
  46a988:	str	x0, [sp, #8]
  46a98c:	bl	470d74 <ASN1_generate_nconf@plt+0x52474>
  46a990:	ldur	w3, [x29, #-4]
  46a994:	ldur	x4, [x29, #-16]
  46a998:	ldr	x8, [sp, #8]
  46a99c:	str	x0, [sp]
  46a9a0:	mov	x0, x8
  46a9a4:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46a9a8:	add	x1, x1, #0xb08
  46a9ac:	ldr	x2, [sp]
  46a9b0:	bl	4196e0 <BIO_printf@plt>
  46a9b4:	ldr	x8, [sp, #16]
  46a9b8:	ldr	x9, [x8]
  46a9bc:	mov	x0, x9
  46a9c0:	bl	41e780 <ERR_print_errors@plt>
  46a9c4:	mov	w0, #0x1                   	// #1
  46a9c8:	bl	41abc0 <exit@plt>
  46a9cc:	ldr	x0, [sp, #24]
  46a9d0:	ldp	x29, x30, [sp, #48]
  46a9d4:	add	sp, sp, #0x40
  46a9d8:	ret
  46a9dc:	sub	sp, sp, #0x10
  46a9e0:	mov	w8, #0x1                   	// #1
  46a9e4:	str	x0, [sp, #8]
  46a9e8:	mov	w0, w8
  46a9ec:	add	sp, sp, #0x10
  46a9f0:	ret
  46a9f4:	sub	sp, sp, #0x40
  46a9f8:	stp	x29, x30, [sp, #48]
  46a9fc:	add	x29, sp, #0x30
  46aa00:	stur	x0, [x29, #-16]
  46aa04:	str	x1, [sp, #24]
  46aa08:	str	x2, [sp, #16]
  46aa0c:	str	w3, [sp, #12]
  46aa10:	str	w4, [sp, #8]
  46aa14:	ldr	x8, [sp, #24]
  46aa18:	cbnz	x8, 46aa78 <ASN1_generate_nconf@plt+0x4c178>
  46aa1c:	ldr	x8, [sp, #16]
  46aa20:	cbnz	x8, 46aa78 <ASN1_generate_nconf@plt+0x4c178>
  46aa24:	ldr	w8, [sp, #12]
  46aa28:	cbnz	w8, 46aa48 <ASN1_generate_nconf@plt+0x4c148>
  46aa2c:	ldur	x0, [x29, #-16]
  46aa30:	bl	41c5a0 <SSL_CTX_set_default_verify_file@plt>
  46aa34:	cmp	w0, #0x0
  46aa38:	cset	w8, gt
  46aa3c:	tbnz	w8, #0, 46aa48 <ASN1_generate_nconf@plt+0x4c148>
  46aa40:	stur	wzr, [x29, #-4]
  46aa44:	b	46aa8c <ASN1_generate_nconf@plt+0x4c18c>
  46aa48:	ldr	w8, [sp, #8]
  46aa4c:	cbnz	w8, 46aa6c <ASN1_generate_nconf@plt+0x4c16c>
  46aa50:	ldur	x0, [x29, #-16]
  46aa54:	bl	41b5f0 <SSL_CTX_set_default_verify_dir@plt>
  46aa58:	cmp	w0, #0x0
  46aa5c:	cset	w8, gt
  46aa60:	tbnz	w8, #0, 46aa6c <ASN1_generate_nconf@plt+0x4c16c>
  46aa64:	stur	wzr, [x29, #-4]
  46aa68:	b	46aa8c <ASN1_generate_nconf@plt+0x4c18c>
  46aa6c:	mov	w8, #0x1                   	// #1
  46aa70:	stur	w8, [x29, #-4]
  46aa74:	b	46aa8c <ASN1_generate_nconf@plt+0x4c18c>
  46aa78:	ldur	x0, [x29, #-16]
  46aa7c:	ldr	x1, [sp, #24]
  46aa80:	ldr	x2, [sp, #16]
  46aa84:	bl	41b610 <SSL_CTX_load_verify_locations@plt>
  46aa88:	stur	w0, [x29, #-4]
  46aa8c:	ldur	w0, [x29, #-4]
  46aa90:	ldp	x29, x30, [sp, #48]
  46aa94:	add	sp, sp, #0x40
  46aa98:	ret
  46aa9c:	sub	sp, sp, #0x30
  46aaa0:	stp	x29, x30, [sp, #32]
  46aaa4:	add	x29, sp, #0x20
  46aaa8:	str	x0, [sp, #16]
  46aaac:	str	x1, [sp, #8]
  46aab0:	ldr	x8, [sp, #8]
  46aab4:	cbnz	x8, 46aac8 <ASN1_generate_nconf@plt+0x4c1c8>
  46aab8:	ldr	x0, [sp, #16]
  46aabc:	bl	41a840 <SSL_CTX_set_default_ctlog_list_file@plt>
  46aac0:	stur	w0, [x29, #-4]
  46aac4:	b	46aad8 <ASN1_generate_nconf@plt+0x4c1d8>
  46aac8:	ldr	x0, [sp, #16]
  46aacc:	ldr	x1, [sp, #8]
  46aad0:	bl	41c460 <SSL_CTX_set_ctlog_list_file@plt>
  46aad4:	stur	w0, [x29, #-4]
  46aad8:	ldur	w0, [x29, #-4]
  46aadc:	ldp	x29, x30, [sp, #32]
  46aae0:	add	sp, sp, #0x30
  46aae4:	ret
  46aae8:	sub	sp, sp, #0x20
  46aaec:	stp	x29, x30, [sp, #16]
  46aaf0:	add	x29, sp, #0x10
  46aaf4:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46aaf8:	add	x8, x8, #0x288
  46aafc:	str	x0, [sp, #8]
  46ab00:	ldr	x1, [sp, #8]
  46ab04:	mov	x0, x8
  46ab08:	bl	46ab38 <ASN1_generate_nconf@plt+0x4c238>
  46ab0c:	str	w0, [sp, #4]
  46ab10:	ldr	w9, [sp, #4]
  46ab14:	cbz	w9, 46ab28 <ASN1_generate_nconf@plt+0x4c228>
  46ab18:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46ab1c:	add	x8, x8, #0x290
  46ab20:	mov	w9, #0x1                   	// #1
  46ab24:	strb	w9, [x8]
  46ab28:	ldr	w0, [sp, #4]
  46ab2c:	ldp	x29, x30, [sp, #16]
  46ab30:	add	sp, sp, #0x20
  46ab34:	ret
  46ab38:	sub	sp, sp, #0x30
  46ab3c:	stp	x29, x30, [sp, #32]
  46ab40:	add	x29, sp, #0x20
  46ab44:	adrp	x2, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46ab48:	add	x2, x2, #0xa80
  46ab4c:	str	x0, [sp, #16]
  46ab50:	str	x1, [sp, #8]
  46ab54:	ldr	x0, [sp, #16]
  46ab58:	ldr	x1, [sp, #8]
  46ab5c:	bl	46cdd4 <ASN1_generate_nconf@plt+0x4e4d4>
  46ab60:	cbnz	w0, 46ab6c <ASN1_generate_nconf@plt+0x4c26c>
  46ab64:	stur	wzr, [x29, #-4]
  46ab68:	b	46aba0 <ASN1_generate_nconf@plt+0x4c2a0>
  46ab6c:	ldr	x8, [sp, #16]
  46ab70:	ldr	x8, [x8]
  46ab74:	cbz	x8, 46ab98 <ASN1_generate_nconf@plt+0x4c298>
  46ab78:	ldr	x8, [sp, #16]
  46ab7c:	ldr	x8, [x8]
  46ab80:	and	x8, x8, #0xf0000
  46ab84:	cbnz	x8, 46ab98 <ASN1_generate_nconf@plt+0x4c298>
  46ab88:	ldr	x8, [sp, #16]
  46ab8c:	ldr	x9, [x8]
  46ab90:	orr	x9, x9, #0x20000
  46ab94:	str	x9, [x8]
  46ab98:	mov	w8, #0x1                   	// #1
  46ab9c:	stur	w8, [x29, #-4]
  46aba0:	ldur	w0, [x29, #-4]
  46aba4:	ldp	x29, x30, [sp, #32]
  46aba8:	add	sp, sp, #0x30
  46abac:	ret
  46abb0:	sub	sp, sp, #0x10
  46abb4:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46abb8:	add	x8, x8, #0x290
  46abbc:	ldrb	w9, [x8]
  46abc0:	cbz	w9, 46abd8 <ASN1_generate_nconf@plt+0x4c2d8>
  46abc4:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46abc8:	add	x8, x8, #0x288
  46abcc:	ldr	x8, [x8]
  46abd0:	str	x8, [sp, #8]
  46abd4:	b	46abe4 <ASN1_generate_nconf@plt+0x4c2e4>
  46abd8:	mov	x8, #0x31f                 	// #799
  46abdc:	movk	x8, #0x82, lsl #16
  46abe0:	str	x8, [sp, #8]
  46abe4:	ldr	x8, [sp, #8]
  46abe8:	mov	x0, x8
  46abec:	add	sp, sp, #0x10
  46abf0:	ret
  46abf4:	sub	sp, sp, #0x70
  46abf8:	stp	x29, x30, [sp, #96]
  46abfc:	add	x29, sp, #0x60
  46ac00:	adrp	x8, 485000 <ASN1_generate_nconf@plt+0x66700>
  46ac04:	add	x8, x8, #0x310
  46ac08:	adrp	x9, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  46ac0c:	add	x9, x9, #0xec1
  46ac10:	adrp	x10, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  46ac14:	add	x10, x10, #0xd18
  46ac18:	mov	w11, wzr
  46ac1c:	stur	x0, [x29, #-8]
  46ac20:	stur	x1, [x29, #-16]
  46ac24:	ldur	x0, [x29, #-8]
  46ac28:	ldur	x12, [x29, #-16]
  46ac2c:	stur	x0, [x29, #-24]
  46ac30:	mov	x0, x12
  46ac34:	stur	x8, [x29, #-32]
  46ac38:	stur	x9, [x29, #-40]
  46ac3c:	str	x10, [sp, #48]
  46ac40:	str	w11, [sp, #44]
  46ac44:	bl	41d5d0 <X509_get_subject_name@plt>
  46ac48:	str	x0, [sp, #32]
  46ac4c:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  46ac50:	ldur	x8, [x29, #-24]
  46ac54:	str	x0, [sp, #24]
  46ac58:	mov	x0, x8
  46ac5c:	ldur	x1, [x29, #-32]
  46ac60:	ldr	x2, [sp, #32]
  46ac64:	ldr	x3, [sp, #24]
  46ac68:	bl	46acd0 <ASN1_generate_nconf@plt+0x4c3d0>
  46ac6c:	ldur	x0, [x29, #-8]
  46ac70:	ldur	x1, [x29, #-40]
  46ac74:	bl	41a930 <BIO_puts@plt>
  46ac78:	ldur	x8, [x29, #-8]
  46ac7c:	ldur	x9, [x29, #-16]
  46ac80:	mov	x0, x9
  46ac84:	str	x8, [sp, #16]
  46ac88:	bl	419ca0 <X509_get_issuer_name@plt>
  46ac8c:	str	x0, [sp, #8]
  46ac90:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  46ac94:	ldr	x8, [sp, #16]
  46ac98:	str	x0, [sp]
  46ac9c:	mov	x0, x8
  46aca0:	ldr	x1, [sp, #48]
  46aca4:	ldr	x2, [sp, #8]
  46aca8:	ldr	x3, [sp]
  46acac:	bl	46acd0 <ASN1_generate_nconf@plt+0x4c3d0>
  46acb0:	ldur	x0, [x29, #-8]
  46acb4:	ldur	x1, [x29, #-40]
  46acb8:	bl	41a930 <BIO_puts@plt>
  46acbc:	ldr	w11, [sp, #44]
  46acc0:	mov	w0, w11
  46acc4:	ldp	x29, x30, [sp, #96]
  46acc8:	add	sp, sp, #0x70
  46accc:	ret
  46acd0:	sub	sp, sp, #0x50
  46acd4:	stp	x29, x30, [sp, #64]
  46acd8:	add	x29, sp, #0x40
  46acdc:	mov	w8, #0x0                   	// #0
  46ace0:	adrp	x9, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  46ace4:	add	x9, x9, #0xec1
  46ace8:	stur	x0, [x29, #-8]
  46acec:	stur	x1, [x29, #-16]
  46acf0:	stur	x2, [x29, #-24]
  46acf4:	str	x3, [sp, #32]
  46acf8:	strb	w8, [sp, #23]
  46acfc:	str	wzr, [sp, #16]
  46ad00:	ldur	x10, [x29, #-16]
  46ad04:	str	x9, [sp, #8]
  46ad08:	cbz	x10, 46ad18 <ASN1_generate_nconf@plt+0x4c418>
  46ad0c:	ldur	x0, [x29, #-8]
  46ad10:	ldur	x1, [x29, #-16]
  46ad14:	bl	41a930 <BIO_puts@plt>
  46ad18:	ldr	x8, [sp, #32]
  46ad1c:	and	x8, x8, #0xf0000
  46ad20:	cmp	x8, #0x40, lsl #12
  46ad24:	b.ne	46ad38 <ASN1_generate_nconf@plt+0x4c438>  // b.any
  46ad28:	mov	w8, #0x1                   	// #1
  46ad2c:	strb	w8, [sp, #23]
  46ad30:	mov	w8, #0x4                   	// #4
  46ad34:	str	w8, [sp, #16]
  46ad38:	ldr	x8, [sp, #32]
  46ad3c:	cbnz	x8, 46ad94 <ASN1_generate_nconf@plt+0x4c494>
  46ad40:	ldur	x0, [x29, #-24]
  46ad44:	mov	x8, xzr
  46ad48:	mov	x1, x8
  46ad4c:	mov	w9, wzr
  46ad50:	mov	w2, w9
  46ad54:	bl	41beb0 <X509_NAME_oneline@plt>
  46ad58:	str	x0, [sp, #24]
  46ad5c:	ldur	x0, [x29, #-8]
  46ad60:	ldr	x1, [sp, #24]
  46ad64:	bl	41a930 <BIO_puts@plt>
  46ad68:	ldur	x8, [x29, #-8]
  46ad6c:	mov	x0, x8
  46ad70:	ldr	x1, [sp, #8]
  46ad74:	bl	41a930 <BIO_puts@plt>
  46ad78:	ldr	x8, [sp, #24]
  46ad7c:	mov	x0, x8
  46ad80:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46ad84:	add	x1, x1, #0x8fb
  46ad88:	mov	w2, #0x4a0                 	// #1184
  46ad8c:	bl	41b180 <CRYPTO_free@plt>
  46ad90:	b	46adcc <ASN1_generate_nconf@plt+0x4c4cc>
  46ad94:	ldrb	w8, [sp, #23]
  46ad98:	cbz	w8, 46ada8 <ASN1_generate_nconf@plt+0x4c4a8>
  46ad9c:	ldur	x0, [x29, #-8]
  46ada0:	ldr	x1, [sp, #8]
  46ada4:	bl	41a930 <BIO_puts@plt>
  46ada8:	ldur	x0, [x29, #-8]
  46adac:	ldur	x1, [x29, #-24]
  46adb0:	ldr	w2, [sp, #16]
  46adb4:	ldr	x3, [sp, #32]
  46adb8:	bl	41e0a0 <X509_NAME_print_ex@plt>
  46adbc:	ldur	x8, [x29, #-8]
  46adc0:	mov	x0, x8
  46adc4:	ldr	x1, [sp, #8]
  46adc8:	bl	41a930 <BIO_puts@plt>
  46adcc:	ldp	x29, x30, [sp, #64]
  46add0:	add	sp, sp, #0x50
  46add4:	ret
  46add8:	sub	sp, sp, #0x50
  46addc:	stp	x29, x30, [sp, #64]
  46ade0:	add	x29, sp, #0x40
  46ade4:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46ade8:	add	x8, x8, #0x298
  46adec:	adrp	x0, 493000 <ASN1_generate_nconf@plt+0x74700>
  46adf0:	add	x0, x0, #0x907
  46adf4:	adrp	x9, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46adf8:	add	x9, x9, #0x2a0
  46adfc:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b700>
  46ae00:	add	x1, x1, #0xec4
  46ae04:	adrp	x10, 46a000 <ASN1_generate_nconf@plt+0x4b700>
  46ae08:	add	x10, x10, #0xf1c
  46ae0c:	adrp	x11, 46b000 <ASN1_generate_nconf@plt+0x4c700>
  46ae10:	add	x11, x11, #0x20
  46ae14:	adrp	x12, 46b000 <ASN1_generate_nconf@plt+0x4c700>
  46ae18:	add	x12, x12, #0x114
  46ae1c:	mov	w13, wzr
  46ae20:	stur	x8, [x29, #-8]
  46ae24:	stur	x0, [x29, #-16]
  46ae28:	stur	x9, [x29, #-24]
  46ae2c:	str	x1, [sp, #32]
  46ae30:	str	x10, [sp, #24]
  46ae34:	str	x11, [sp, #16]
  46ae38:	str	x12, [sp, #8]
  46ae3c:	str	w13, [sp, #4]
  46ae40:	bl	41d150 <UI_null@plt>
  46ae44:	ldur	x8, [x29, #-8]
  46ae48:	str	x0, [x8]
  46ae4c:	bl	41dc50 <UI_OpenSSL@plt>
  46ae50:	ldur	x8, [x29, #-8]
  46ae54:	str	x0, [x8]
  46ae58:	ldur	x0, [x29, #-16]
  46ae5c:	bl	419e00 <UI_create_method@plt>
  46ae60:	ldur	x8, [x29, #-24]
  46ae64:	str	x0, [x8]
  46ae68:	ldr	x0, [x8]
  46ae6c:	ldr	x1, [sp, #32]
  46ae70:	bl	41bb60 <UI_method_set_opener@plt>
  46ae74:	ldur	x8, [x29, #-24]
  46ae78:	ldr	x9, [x8]
  46ae7c:	mov	x0, x9
  46ae80:	ldr	x1, [sp, #24]
  46ae84:	bl	419b70 <UI_method_set_reader@plt>
  46ae88:	ldur	x8, [x29, #-24]
  46ae8c:	ldr	x9, [x8]
  46ae90:	mov	x0, x9
  46ae94:	ldr	x1, [sp, #16]
  46ae98:	bl	41cd70 <UI_method_set_writer@plt>
  46ae9c:	ldur	x8, [x29, #-24]
  46aea0:	ldr	x9, [x8]
  46aea4:	mov	x0, x9
  46aea8:	ldr	x1, [sp, #8]
  46aeac:	bl	41a580 <UI_method_set_closer@plt>
  46aeb0:	ldr	w13, [sp, #4]
  46aeb4:	mov	w0, w13
  46aeb8:	ldp	x29, x30, [sp, #64]
  46aebc:	add	sp, sp, #0x50
  46aec0:	ret
  46aec4:	sub	sp, sp, #0x30
  46aec8:	stp	x29, x30, [sp, #32]
  46aecc:	add	x29, sp, #0x20
  46aed0:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46aed4:	add	x8, x8, #0x298
  46aed8:	str	x0, [sp, #16]
  46aedc:	ldr	x0, [x8]
  46aee0:	bl	41a9a0 <UI_method_get_opener@plt>
  46aee4:	str	x0, [sp, #8]
  46aee8:	ldr	x8, [sp, #8]
  46aeec:	cbz	x8, 46af04 <ASN1_generate_nconf@plt+0x4c604>
  46aef0:	ldr	x8, [sp, #8]
  46aef4:	ldr	x0, [sp, #16]
  46aef8:	blr	x8
  46aefc:	stur	w0, [x29, #-4]
  46af00:	b	46af0c <ASN1_generate_nconf@plt+0x4c60c>
  46af04:	mov	w8, #0x1                   	// #1
  46af08:	stur	w8, [x29, #-4]
  46af0c:	ldur	w0, [x29, #-4]
  46af10:	ldp	x29, x30, [sp, #32]
  46af14:	add	sp, sp, #0x30
  46af18:	ret
  46af1c:	sub	sp, sp, #0x40
  46af20:	stp	x29, x30, [sp, #48]
  46af24:	add	x29, sp, #0x30
  46af28:	mov	x8, xzr
  46af2c:	stur	x0, [x29, #-16]
  46af30:	str	x1, [sp, #24]
  46af34:	str	x8, [sp, #16]
  46af38:	ldr	x0, [sp, #24]
  46af3c:	bl	41b170 <UI_get_input_flags@plt>
  46af40:	and	w9, w0, #0x2
  46af44:	cbz	w9, 46afd4 <ASN1_generate_nconf@plt+0x4c6d4>
  46af48:	ldur	x0, [x29, #-16]
  46af4c:	bl	41a9c0 <UI_get0_user_data@plt>
  46af50:	cbz	x0, 46afd4 <ASN1_generate_nconf@plt+0x4c6d4>
  46af54:	ldr	x0, [sp, #24]
  46af58:	bl	41afc0 <UI_get_string_type@plt>
  46af5c:	str	w0, [sp, #4]
  46af60:	cbz	w0, 46afd4 <ASN1_generate_nconf@plt+0x4c6d4>
  46af64:	b	46af68 <ASN1_generate_nconf@plt+0x4c668>
  46af68:	ldr	w8, [sp, #4]
  46af6c:	subs	w9, w8, #0x1
  46af70:	cmp	w9, #0x1
  46af74:	b.ls	46af90 <ASN1_generate_nconf@plt+0x4c690>  // b.plast
  46af78:	b	46af7c <ASN1_generate_nconf@plt+0x4c67c>
  46af7c:	ldr	w8, [sp, #4]
  46af80:	subs	w9, w8, #0x3
  46af84:	cmp	w9, #0x2
  46af88:	b.ls	46afd4 <ASN1_generate_nconf@plt+0x4c6d4>  // b.plast
  46af8c:	b	46afd4 <ASN1_generate_nconf@plt+0x4c6d4>
  46af90:	ldur	x0, [x29, #-16]
  46af94:	bl	41a9c0 <UI_get0_user_data@plt>
  46af98:	ldr	x8, [x0]
  46af9c:	str	x8, [sp, #8]
  46afa0:	ldr	x8, [sp, #8]
  46afa4:	cbz	x8, 46afd0 <ASN1_generate_nconf@plt+0x4c6d0>
  46afa8:	ldr	x8, [sp, #8]
  46afac:	ldrb	w9, [x8]
  46afb0:	cbz	w9, 46afd0 <ASN1_generate_nconf@plt+0x4c6d0>
  46afb4:	ldur	x0, [x29, #-16]
  46afb8:	ldr	x1, [sp, #24]
  46afbc:	ldr	x2, [sp, #8]
  46afc0:	bl	41ac00 <UI_set_result@plt>
  46afc4:	mov	w8, #0x1                   	// #1
  46afc8:	stur	w8, [x29, #-4]
  46afcc:	b	46b010 <ASN1_generate_nconf@plt+0x4c710>
  46afd0:	b	46afd4 <ASN1_generate_nconf@plt+0x4c6d4>
  46afd4:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46afd8:	add	x8, x8, #0x298
  46afdc:	ldr	x0, [x8]
  46afe0:	bl	41d1c0 <UI_method_get_reader@plt>
  46afe4:	str	x0, [sp, #16]
  46afe8:	ldr	x8, [sp, #16]
  46afec:	cbz	x8, 46b008 <ASN1_generate_nconf@plt+0x4c708>
  46aff0:	ldr	x8, [sp, #16]
  46aff4:	ldur	x0, [x29, #-16]
  46aff8:	ldr	x1, [sp, #24]
  46affc:	blr	x8
  46b000:	stur	w0, [x29, #-4]
  46b004:	b	46b010 <ASN1_generate_nconf@plt+0x4c710>
  46b008:	mov	w8, #0x1                   	// #1
  46b00c:	stur	w8, [x29, #-4]
  46b010:	ldur	w0, [x29, #-4]
  46b014:	ldp	x29, x30, [sp, #48]
  46b018:	add	sp, sp, #0x40
  46b01c:	ret
  46b020:	sub	sp, sp, #0x40
  46b024:	stp	x29, x30, [sp, #48]
  46b028:	add	x29, sp, #0x30
  46b02c:	mov	x8, xzr
  46b030:	stur	x0, [x29, #-16]
  46b034:	str	x1, [sp, #24]
  46b038:	str	x8, [sp, #16]
  46b03c:	ldr	x0, [sp, #24]
  46b040:	bl	41b170 <UI_get_input_flags@plt>
  46b044:	and	w9, w0, #0x2
  46b048:	cbz	w9, 46b0c8 <ASN1_generate_nconf@plt+0x4c7c8>
  46b04c:	ldur	x0, [x29, #-16]
  46b050:	bl	41a9c0 <UI_get0_user_data@plt>
  46b054:	cbz	x0, 46b0c8 <ASN1_generate_nconf@plt+0x4c7c8>
  46b058:	ldr	x0, [sp, #24]
  46b05c:	bl	41afc0 <UI_get_string_type@plt>
  46b060:	str	w0, [sp, #4]
  46b064:	cbz	w0, 46b0c8 <ASN1_generate_nconf@plt+0x4c7c8>
  46b068:	b	46b06c <ASN1_generate_nconf@plt+0x4c76c>
  46b06c:	ldr	w8, [sp, #4]
  46b070:	subs	w9, w8, #0x1
  46b074:	cmp	w9, #0x1
  46b078:	b.ls	46b094 <ASN1_generate_nconf@plt+0x4c794>  // b.plast
  46b07c:	b	46b080 <ASN1_generate_nconf@plt+0x4c780>
  46b080:	ldr	w8, [sp, #4]
  46b084:	subs	w9, w8, #0x3
  46b088:	cmp	w9, #0x2
  46b08c:	b.ls	46b0c8 <ASN1_generate_nconf@plt+0x4c7c8>  // b.plast
  46b090:	b	46b0c8 <ASN1_generate_nconf@plt+0x4c7c8>
  46b094:	ldur	x0, [x29, #-16]
  46b098:	bl	41a9c0 <UI_get0_user_data@plt>
  46b09c:	ldr	x8, [x0]
  46b0a0:	str	x8, [sp, #8]
  46b0a4:	ldr	x8, [sp, #8]
  46b0a8:	cbz	x8, 46b0c4 <ASN1_generate_nconf@plt+0x4c7c4>
  46b0ac:	ldr	x8, [sp, #8]
  46b0b0:	ldrb	w9, [x8]
  46b0b4:	cbz	w9, 46b0c4 <ASN1_generate_nconf@plt+0x4c7c4>
  46b0b8:	mov	w8, #0x1                   	// #1
  46b0bc:	stur	w8, [x29, #-4]
  46b0c0:	b	46b104 <ASN1_generate_nconf@plt+0x4c804>
  46b0c4:	b	46b0c8 <ASN1_generate_nconf@plt+0x4c7c8>
  46b0c8:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46b0cc:	add	x8, x8, #0x298
  46b0d0:	ldr	x0, [x8]
  46b0d4:	bl	41d9d0 <UI_method_get_writer@plt>
  46b0d8:	str	x0, [sp, #16]
  46b0dc:	ldr	x8, [sp, #16]
  46b0e0:	cbz	x8, 46b0fc <ASN1_generate_nconf@plt+0x4c7fc>
  46b0e4:	ldr	x8, [sp, #16]
  46b0e8:	ldur	x0, [x29, #-16]
  46b0ec:	ldr	x1, [sp, #24]
  46b0f0:	blr	x8
  46b0f4:	stur	w0, [x29, #-4]
  46b0f8:	b	46b104 <ASN1_generate_nconf@plt+0x4c804>
  46b0fc:	mov	w8, #0x1                   	// #1
  46b100:	stur	w8, [x29, #-4]
  46b104:	ldur	w0, [x29, #-4]
  46b108:	ldp	x29, x30, [sp, #48]
  46b10c:	add	sp, sp, #0x40
  46b110:	ret
  46b114:	sub	sp, sp, #0x30
  46b118:	stp	x29, x30, [sp, #32]
  46b11c:	add	x29, sp, #0x20
  46b120:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46b124:	add	x8, x8, #0x298
  46b128:	str	x0, [sp, #16]
  46b12c:	ldr	x0, [x8]
  46b130:	bl	41b0d0 <UI_method_get_closer@plt>
  46b134:	str	x0, [sp, #8]
  46b138:	ldr	x8, [sp, #8]
  46b13c:	cbz	x8, 46b154 <ASN1_generate_nconf@plt+0x4c854>
  46b140:	ldr	x8, [sp, #8]
  46b144:	ldr	x0, [sp, #16]
  46b148:	blr	x8
  46b14c:	stur	w0, [x29, #-4]
  46b150:	b	46b15c <ASN1_generate_nconf@plt+0x4c85c>
  46b154:	mov	w8, #0x1                   	// #1
  46b158:	stur	w8, [x29, #-4]
  46b15c:	ldur	w0, [x29, #-4]
  46b160:	ldp	x29, x30, [sp, #32]
  46b164:	add	sp, sp, #0x30
  46b168:	ret
  46b16c:	sub	sp, sp, #0x20
  46b170:	stp	x29, x30, [sp, #16]
  46b174:	add	x29, sp, #0x10
  46b178:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46b17c:	add	x8, x8, #0x2a0
  46b180:	ldr	x9, [x8]
  46b184:	str	x8, [sp, #8]
  46b188:	cbz	x9, 46b1a4 <ASN1_generate_nconf@plt+0x4c8a4>
  46b18c:	ldr	x8, [sp, #8]
  46b190:	ldr	x0, [x8]
  46b194:	bl	41ad80 <UI_destroy_method@plt>
  46b198:	mov	x8, xzr
  46b19c:	ldr	x9, [sp, #8]
  46b1a0:	str	x8, [x9]
  46b1a4:	ldp	x29, x30, [sp, #16]
  46b1a8:	add	sp, sp, #0x20
  46b1ac:	ret
  46b1b0:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46b1b4:	add	x8, x8, #0x2a0
  46b1b8:	ldr	x0, [x8]
  46b1bc:	ret
  46b1c0:	sub	sp, sp, #0x80
  46b1c4:	stp	x29, x30, [sp, #112]
  46b1c8:	add	x29, sp, #0x70
  46b1cc:	mov	x8, xzr
  46b1d0:	adrp	x9, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46b1d4:	add	x9, x9, #0x2a0
  46b1d8:	adrp	x10, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46b1dc:	ldr	x10, [x10, #4024]
  46b1e0:	stur	x0, [x29, #-16]
  46b1e4:	stur	w1, [x29, #-20]
  46b1e8:	stur	w2, [x29, #-24]
  46b1ec:	stur	x3, [x29, #-32]
  46b1f0:	stur	wzr, [x29, #-36]
  46b1f4:	stur	x8, [x29, #-48]
  46b1f8:	ldur	x8, [x29, #-32]
  46b1fc:	str	x8, [sp, #56]
  46b200:	ldr	x0, [x9]
  46b204:	str	x10, [sp, #8]
  46b208:	bl	41c780 <UI_new_method@plt>
  46b20c:	stur	x0, [x29, #-48]
  46b210:	ldur	x8, [x29, #-48]
  46b214:	cbz	x8, 46b484 <ASN1_generate_nconf@plt+0x4cb84>
  46b218:	str	wzr, [sp, #52]
  46b21c:	mov	x8, xzr
  46b220:	str	x8, [sp, #40]
  46b224:	str	wzr, [sp, #36]
  46b228:	str	x8, [sp, #24]
  46b22c:	ldr	x8, [sp, #56]
  46b230:	cbz	x8, 46b24c <ASN1_generate_nconf@plt+0x4c94c>
  46b234:	ldr	x8, [sp, #56]
  46b238:	ldr	x8, [x8, #8]
  46b23c:	cbz	x8, 46b24c <ASN1_generate_nconf@plt+0x4c94c>
  46b240:	ldr	x8, [sp, #56]
  46b244:	ldr	x8, [x8, #8]
  46b248:	str	x8, [sp, #24]
  46b24c:	ldur	x0, [x29, #-48]
  46b250:	ldr	x2, [sp, #24]
  46b254:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46b258:	add	x1, x1, #0x92a
  46b25c:	bl	41c770 <UI_construct_prompt@plt>
  46b260:	str	x0, [sp, #16]
  46b264:	ldr	x8, [sp, #16]
  46b268:	cbnz	x8, 46b294 <ASN1_generate_nconf@plt+0x4c994>
  46b26c:	ldr	x8, [sp, #8]
  46b270:	ldr	x0, [x8]
  46b274:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46b278:	add	x1, x1, #0x936
  46b27c:	bl	4196e0 <BIO_printf@plt>
  46b280:	ldur	x8, [x29, #-48]
  46b284:	mov	x0, x8
  46b288:	bl	41e850 <UI_free@plt>
  46b28c:	stur	wzr, [x29, #-4]
  46b290:	b	46b48c <ASN1_generate_nconf@plt+0x4cb8c>
  46b294:	ldr	w8, [sp, #36]
  46b298:	orr	w8, w8, #0x2
  46b29c:	str	w8, [sp, #36]
  46b2a0:	ldur	x0, [x29, #-48]
  46b2a4:	mov	w1, #0x1                   	// #1
  46b2a8:	mov	x2, #0x1                   	// #1
  46b2ac:	mov	x9, xzr
  46b2b0:	mov	x3, x9
  46b2b4:	mov	x4, x9
  46b2b8:	bl	41ab60 <UI_ctrl@plt>
  46b2bc:	ldur	x9, [x29, #-48]
  46b2c0:	ldr	x1, [sp, #56]
  46b2c4:	mov	x0, x9
  46b2c8:	bl	419850 <UI_add_user_data@plt>
  46b2cc:	ldur	x9, [x29, #-48]
  46b2d0:	ldr	x1, [sp, #16]
  46b2d4:	ldr	w2, [sp, #36]
  46b2d8:	ldur	x3, [x29, #-16]
  46b2dc:	ldur	w8, [x29, #-20]
  46b2e0:	subs	w5, w8, #0x1
  46b2e4:	mov	x0, x9
  46b2e8:	mov	w4, #0x4                   	// #4
  46b2ec:	bl	41e3e0 <UI_add_input_string@plt>
  46b2f0:	str	w0, [sp, #52]
  46b2f4:	ldr	w8, [sp, #52]
  46b2f8:	cmp	w8, #0x0
  46b2fc:	cset	w8, lt  // lt = tstop
  46b300:	tbnz	w8, #0, 46b348 <ASN1_generate_nconf@plt+0x4ca48>
  46b304:	ldur	w8, [x29, #-24]
  46b308:	cbz	w8, 46b348 <ASN1_generate_nconf@plt+0x4ca48>
  46b30c:	ldur	w0, [x29, #-20]
  46b310:	adrp	x1, 489000 <ASN1_generate_nconf@plt+0x6a700>
  46b314:	add	x1, x1, #0xe19
  46b318:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  46b31c:	str	x0, [sp, #40]
  46b320:	ldur	x0, [x29, #-48]
  46b324:	ldr	x1, [sp, #16]
  46b328:	ldr	w2, [sp, #36]
  46b32c:	ldr	x3, [sp, #40]
  46b330:	ldur	w8, [x29, #-20]
  46b334:	subs	w5, w8, #0x1
  46b338:	ldur	x6, [x29, #-16]
  46b33c:	mov	w4, #0x4                   	// #4
  46b340:	bl	41a7f0 <UI_add_verify_string@plt>
  46b344:	str	w0, [sp, #52]
  46b348:	ldr	w8, [sp, #52]
  46b34c:	cmp	w8, #0x0
  46b350:	cset	w8, lt  // lt = tstop
  46b354:	tbnz	w8, #0, 46b3ac <ASN1_generate_nconf@plt+0x4caac>
  46b358:	ldur	x0, [x29, #-48]
  46b35c:	bl	41b8c0 <UI_process@plt>
  46b360:	str	w0, [sp, #52]
  46b364:	ldr	w8, [sp, #52]
  46b368:	cmp	w8, #0x0
  46b36c:	cset	w8, ge  // ge = tcont
  46b370:	mov	w9, #0x0                   	// #0
  46b374:	str	w9, [sp, #4]
  46b378:	tbnz	w8, #0, 46b3a4 <ASN1_generate_nconf@plt+0x4caa4>
  46b37c:	ldur	x0, [x29, #-48]
  46b380:	mov	w1, #0x2                   	// #2
  46b384:	mov	x8, xzr
  46b388:	mov	x2, x8
  46b38c:	mov	x3, x8
  46b390:	mov	x4, x8
  46b394:	bl	41ab60 <UI_ctrl@plt>
  46b398:	cmp	w0, #0x0
  46b39c:	cset	w9, ne  // ne = any
  46b3a0:	str	w9, [sp, #4]
  46b3a4:	ldr	w8, [sp, #4]
  46b3a8:	tbnz	w8, #0, 46b358 <ASN1_generate_nconf@plt+0x4ca58>
  46b3ac:	ldr	x0, [sp, #40]
  46b3b0:	ldur	w8, [x29, #-20]
  46b3b4:	mov	w1, w8
  46b3b8:	adrp	x2, 493000 <ASN1_generate_nconf@plt+0x74700>
  46b3bc:	add	x2, x2, #0x8fb
  46b3c0:	mov	w3, #0x14c                 	// #332
  46b3c4:	bl	41e8c0 <CRYPTO_clear_free@plt>
  46b3c8:	ldr	w8, [sp, #52]
  46b3cc:	cmp	w8, #0x0
  46b3d0:	cset	w8, lt  // lt = tstop
  46b3d4:	tbnz	w8, #0, 46b3e4 <ASN1_generate_nconf@plt+0x4cae4>
  46b3d8:	ldur	x0, [x29, #-16]
  46b3dc:	bl	41e3c0 <strlen@plt>
  46b3e0:	stur	w0, [x29, #-36]
  46b3e4:	ldr	w8, [sp, #52]
  46b3e8:	mov	w9, #0xffffffff            	// #-1
  46b3ec:	cmp	w8, w9
  46b3f0:	b.ne	46b42c <ASN1_generate_nconf@plt+0x4cb2c>  // b.any
  46b3f4:	ldr	x8, [sp, #8]
  46b3f8:	ldr	x0, [x8]
  46b3fc:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46b400:	add	x1, x1, #0x945
  46b404:	bl	4196e0 <BIO_printf@plt>
  46b408:	ldr	x8, [sp, #8]
  46b40c:	ldr	x9, [x8]
  46b410:	mov	x0, x9
  46b414:	bl	41e780 <ERR_print_errors@plt>
  46b418:	ldur	x0, [x29, #-16]
  46b41c:	ldur	w10, [x29, #-20]
  46b420:	mov	w1, w10
  46b424:	bl	41d420 <OPENSSL_cleanse@plt>
  46b428:	stur	wzr, [x29, #-36]
  46b42c:	ldr	w8, [sp, #52]
  46b430:	mov	w9, #0xfffffffe            	// #-2
  46b434:	cmp	w8, w9
  46b438:	b.ne	46b468 <ASN1_generate_nconf@plt+0x4cb68>  // b.any
  46b43c:	ldr	x8, [sp, #8]
  46b440:	ldr	x0, [x8]
  46b444:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46b448:	add	x1, x1, #0x95b
  46b44c:	bl	4196e0 <BIO_printf@plt>
  46b450:	ldur	x8, [x29, #-16]
  46b454:	ldur	w9, [x29, #-20]
  46b458:	mov	w1, w9
  46b45c:	mov	x0, x8
  46b460:	bl	41d420 <OPENSSL_cleanse@plt>
  46b464:	stur	wzr, [x29, #-36]
  46b468:	ldur	x0, [x29, #-48]
  46b46c:	bl	41e850 <UI_free@plt>
  46b470:	ldr	x0, [sp, #16]
  46b474:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46b478:	add	x1, x1, #0x8fb
  46b47c:	mov	w2, #0x15c                 	// #348
  46b480:	bl	41b180 <CRYPTO_free@plt>
  46b484:	ldur	w8, [x29, #-36]
  46b488:	stur	w8, [x29, #-4]
  46b48c:	ldur	w0, [x29, #-4]
  46b490:	ldp	x29, x30, [sp, #112]
  46b494:	add	sp, sp, #0x80
  46b498:	ret
  46b49c:	sub	sp, sp, #0x40
  46b4a0:	stp	x29, x30, [sp, #48]
  46b4a4:	add	x29, sp, #0x30
  46b4a8:	stur	x0, [x29, #-16]
  46b4ac:	str	x1, [sp, #24]
  46b4b0:	str	x2, [sp, #16]
  46b4b4:	str	x3, [sp, #8]
  46b4b8:	ldr	x8, [sp, #24]
  46b4bc:	cbz	x8, 46b4d8 <ASN1_generate_nconf@plt+0x4cbd8>
  46b4c0:	ldur	x8, [x29, #-16]
  46b4c4:	cbz	x8, 46b4d8 <ASN1_generate_nconf@plt+0x4cbd8>
  46b4c8:	ldur	x0, [x29, #-16]
  46b4cc:	ldr	x1, [sp, #24]
  46b4d0:	bl	41d200 <strcmp@plt>
  46b4d4:	cbz	w0, 46b4e0 <ASN1_generate_nconf@plt+0x4cbe0>
  46b4d8:	str	wzr, [sp, #4]
  46b4dc:	b	46b4e8 <ASN1_generate_nconf@plt+0x4cbe8>
  46b4e0:	mov	w8, #0x1                   	// #1
  46b4e4:	str	w8, [sp, #4]
  46b4e8:	ldur	x8, [x29, #-16]
  46b4ec:	cbz	x8, 46b51c <ASN1_generate_nconf@plt+0x4cc1c>
  46b4f0:	ldur	x0, [x29, #-16]
  46b4f4:	ldr	w1, [sp, #4]
  46b4f8:	bl	46b5a0 <ASN1_generate_nconf@plt+0x4cca0>
  46b4fc:	ldr	x8, [sp, #16]
  46b500:	str	x0, [x8]
  46b504:	ldr	x8, [sp, #16]
  46b508:	ldr	x8, [x8]
  46b50c:	cbnz	x8, 46b518 <ASN1_generate_nconf@plt+0x4cc18>
  46b510:	stur	wzr, [x29, #-4]
  46b514:	b	46b590 <ASN1_generate_nconf@plt+0x4cc90>
  46b518:	b	46b530 <ASN1_generate_nconf@plt+0x4cc30>
  46b51c:	ldr	x8, [sp, #16]
  46b520:	cbz	x8, 46b530 <ASN1_generate_nconf@plt+0x4cc30>
  46b524:	ldr	x8, [sp, #16]
  46b528:	mov	x9, xzr
  46b52c:	str	x9, [x8]
  46b530:	ldr	x8, [sp, #24]
  46b534:	cbz	x8, 46b574 <ASN1_generate_nconf@plt+0x4cc74>
  46b538:	ldr	x0, [sp, #24]
  46b53c:	ldr	w8, [sp, #4]
  46b540:	mov	w9, wzr
  46b544:	mov	w10, #0x2                   	// #2
  46b548:	cmp	w8, #0x0
  46b54c:	csel	w1, w10, w9, ne  // ne = any
  46b550:	bl	46b5a0 <ASN1_generate_nconf@plt+0x4cca0>
  46b554:	ldr	x11, [sp, #8]
  46b558:	str	x0, [x11]
  46b55c:	ldr	x11, [sp, #8]
  46b560:	ldr	x11, [x11]
  46b564:	cbnz	x11, 46b570 <ASN1_generate_nconf@plt+0x4cc70>
  46b568:	stur	wzr, [x29, #-4]
  46b56c:	b	46b590 <ASN1_generate_nconf@plt+0x4cc90>
  46b570:	b	46b588 <ASN1_generate_nconf@plt+0x4cc88>
  46b574:	ldr	x8, [sp, #8]
  46b578:	cbz	x8, 46b588 <ASN1_generate_nconf@plt+0x4cc88>
  46b57c:	ldr	x8, [sp, #8]
  46b580:	mov	x9, xzr
  46b584:	str	x9, [x8]
  46b588:	mov	w8, #0x1                   	// #1
  46b58c:	stur	w8, [x29, #-4]
  46b590:	ldur	w0, [x29, #-4]
  46b594:	ldp	x29, x30, [sp, #48]
  46b598:	add	sp, sp, #0x40
  46b59c:	ret
  46b5a0:	stp	x29, x30, [sp, #-32]!
  46b5a4:	str	x28, [sp, #16]
  46b5a8:	mov	x29, sp
  46b5ac:	sub	sp, sp, #0x450
  46b5b0:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  46b5b4:	add	x8, x8, #0x13a
  46b5b8:	mov	x2, #0x5                   	// #5
  46b5bc:	adrp	x9, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46b5c0:	add	x9, x9, #0x2b8
  46b5c4:	adrp	x10, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46b5c8:	ldr	x10, [x10, #4024]
  46b5cc:	adrp	x11, 493000 <ASN1_generate_nconf@plt+0x74700>
  46b5d0:	add	x11, x11, #0x8fb
  46b5d4:	stur	x0, [x29, #-16]
  46b5d8:	stur	w1, [x29, #-20]
  46b5dc:	ldur	x0, [x29, #-16]
  46b5e0:	mov	x1, x8
  46b5e4:	str	x9, [sp, #24]
  46b5e8:	str	x10, [sp, #16]
  46b5ec:	str	x11, [sp, #8]
  46b5f0:	bl	41b3f0 <strncmp@plt>
  46b5f4:	cbnz	w0, 46b614 <ASN1_generate_nconf@plt+0x4cd14>
  46b5f8:	ldur	x8, [x29, #-16]
  46b5fc:	add	x0, x8, #0x5
  46b600:	ldr	x1, [sp, #8]
  46b604:	mov	w2, #0x182                 	// #386
  46b608:	bl	41af30 <CRYPTO_strdup@plt>
  46b60c:	stur	x0, [x29, #-8]
  46b610:	b	46b8d4 <ASN1_generate_nconf@plt+0x4cfd4>
  46b614:	ldur	x0, [x29, #-16]
  46b618:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46b61c:	add	x1, x1, #0x140
  46b620:	mov	x2, #0x4                   	// #4
  46b624:	bl	41b3f0 <strncmp@plt>
  46b628:	cbnz	w0, 46b684 <ASN1_generate_nconf@plt+0x4cd84>
  46b62c:	ldur	x8, [x29, #-16]
  46b630:	add	x0, x8, #0x4
  46b634:	bl	41d540 <getenv@plt>
  46b638:	stur	x0, [x29, #-32]
  46b63c:	ldur	x8, [x29, #-32]
  46b640:	cbnz	x8, 46b66c <ASN1_generate_nconf@plt+0x4cd6c>
  46b644:	ldr	x8, [sp, #16]
  46b648:	ldr	x0, [x8]
  46b64c:	ldur	x9, [x29, #-16]
  46b650:	add	x2, x9, #0x4
  46b654:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46b658:	add	x1, x1, #0x145
  46b65c:	bl	4196e0 <BIO_printf@plt>
  46b660:	mov	x8, xzr
  46b664:	stur	x8, [x29, #-8]
  46b668:	b	46b8d4 <ASN1_generate_nconf@plt+0x4cfd4>
  46b66c:	ldur	x0, [x29, #-32]
  46b670:	ldr	x1, [sp, #8]
  46b674:	mov	w2, #0x189                 	// #393
  46b678:	bl	41af30 <CRYPTO_strdup@plt>
  46b67c:	stur	x0, [x29, #-8]
  46b680:	b	46b8d4 <ASN1_generate_nconf@plt+0x4cfd4>
  46b684:	ldur	w8, [x29, #-20]
  46b688:	cbz	w8, 46b698 <ASN1_generate_nconf@plt+0x4cd98>
  46b68c:	ldr	x8, [sp, #24]
  46b690:	ldr	x9, [x8]
  46b694:	cbnz	x9, 46b830 <ASN1_generate_nconf@plt+0x4cf30>
  46b698:	ldur	x0, [x29, #-16]
  46b69c:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46b6a0:	add	x1, x1, #0x169
  46b6a4:	mov	x2, #0x5                   	// #5
  46b6a8:	bl	41b3f0 <strncmp@plt>
  46b6ac:	cbnz	w0, 46b700 <ASN1_generate_nconf@plt+0x4ce00>
  46b6b0:	ldur	x8, [x29, #-16]
  46b6b4:	add	x0, x8, #0x5
  46b6b8:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  46b6bc:	add	x1, x1, #0x45a
  46b6c0:	bl	41b160 <BIO_new_file@plt>
  46b6c4:	ldr	x8, [sp, #24]
  46b6c8:	str	x0, [x8]
  46b6cc:	ldr	x9, [x8]
  46b6d0:	cbnz	x9, 46b6fc <ASN1_generate_nconf@plt+0x4cdfc>
  46b6d4:	ldr	x8, [sp, #16]
  46b6d8:	ldr	x0, [x8]
  46b6dc:	ldur	x9, [x29, #-16]
  46b6e0:	add	x2, x9, #0x5
  46b6e4:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46b6e8:	add	x1, x1, #0x16f
  46b6ec:	bl	4196e0 <BIO_printf@plt>
  46b6f0:	mov	x8, xzr
  46b6f4:	stur	x8, [x29, #-8]
  46b6f8:	b	46b8d4 <ASN1_generate_nconf@plt+0x4cfd4>
  46b6fc:	b	46b830 <ASN1_generate_nconf@plt+0x4cf30>
  46b700:	ldur	x0, [x29, #-16]
  46b704:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46b708:	add	x1, x1, #0x183
  46b70c:	mov	x2, #0x3                   	// #3
  46b710:	bl	41b3f0 <strncmp@plt>
  46b714:	cbnz	w0, 46b7bc <ASN1_generate_nconf@plt+0x4cebc>
  46b718:	ldur	x8, [x29, #-16]
  46b71c:	add	x0, x8, #0x3
  46b720:	bl	41a130 <atoi@plt>
  46b724:	str	w0, [sp, #44]
  46b728:	ldr	w9, [sp, #44]
  46b72c:	cmp	w9, #0x0
  46b730:	cset	w9, lt  // lt = tstop
  46b734:	tbnz	w9, #0, 46b750 <ASN1_generate_nconf@plt+0x4ce50>
  46b738:	ldr	w0, [sp, #44]
  46b73c:	mov	w8, wzr
  46b740:	mov	w1, w8
  46b744:	bl	41e110 <BIO_new_fd@plt>
  46b748:	ldr	x9, [sp, #24]
  46b74c:	str	x0, [x9]
  46b750:	ldr	w8, [sp, #44]
  46b754:	cmp	w8, #0x0
  46b758:	cset	w8, lt  // lt = tstop
  46b75c:	tbnz	w8, #0, 46b76c <ASN1_generate_nconf@plt+0x4ce6c>
  46b760:	ldr	x8, [sp, #24]
  46b764:	ldr	x9, [x8]
  46b768:	cbnz	x9, 46b794 <ASN1_generate_nconf@plt+0x4ce94>
  46b76c:	ldr	x8, [sp, #16]
  46b770:	ldr	x0, [x8]
  46b774:	ldur	x9, [x29, #-16]
  46b778:	add	x2, x9, #0x3
  46b77c:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46b780:	add	x1, x1, #0x187
  46b784:	bl	4196e0 <BIO_printf@plt>
  46b788:	mov	x8, xzr
  46b78c:	stur	x8, [x29, #-8]
  46b790:	b	46b8d4 <ASN1_generate_nconf@plt+0x4cfd4>
  46b794:	bl	41d1e0 <BIO_f_buffer@plt>
  46b798:	bl	41b5c0 <BIO_new@plt>
  46b79c:	str	x0, [sp, #32]
  46b7a0:	ldr	x0, [sp, #32]
  46b7a4:	ldr	x8, [sp, #24]
  46b7a8:	ldr	x1, [x8]
  46b7ac:	bl	41aa90 <BIO_push@plt>
  46b7b0:	ldr	x8, [sp, #24]
  46b7b4:	str	x0, [x8]
  46b7b8:	b	46b830 <ASN1_generate_nconf@plt+0x4cf30>
  46b7bc:	ldur	x0, [x29, #-16]
  46b7c0:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  46b7c4:	add	x1, x1, #0x20b
  46b7c8:	bl	41d200 <strcmp@plt>
  46b7cc:	cbnz	w0, 46b80c <ASN1_generate_nconf@plt+0x4cf0c>
  46b7d0:	mov	w0, #0x8001                	// #32769
  46b7d4:	bl	46c168 <ASN1_generate_nconf@plt+0x4d868>
  46b7d8:	ldr	x8, [sp, #24]
  46b7dc:	str	x0, [x8]
  46b7e0:	ldr	x9, [x8]
  46b7e4:	cbnz	x9, 46b808 <ASN1_generate_nconf@plt+0x4cf08>
  46b7e8:	ldr	x8, [sp, #16]
  46b7ec:	ldr	x0, [x8]
  46b7f0:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46b7f4:	add	x1, x1, #0x1a8
  46b7f8:	bl	4196e0 <BIO_printf@plt>
  46b7fc:	mov	x8, xzr
  46b800:	stur	x8, [x29, #-8]
  46b804:	b	46b8d4 <ASN1_generate_nconf@plt+0x4cfd4>
  46b808:	b	46b830 <ASN1_generate_nconf@plt+0x4cf30>
  46b80c:	ldr	x8, [sp, #16]
  46b810:	ldr	x0, [x8]
  46b814:	ldur	x2, [x29, #-16]
  46b818:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46b81c:	add	x1, x1, #0x1c2
  46b820:	bl	4196e0 <BIO_printf@plt>
  46b824:	mov	x8, xzr
  46b828:	stur	x8, [x29, #-8]
  46b82c:	b	46b8d4 <ASN1_generate_nconf@plt+0x4cfd4>
  46b830:	ldr	x8, [sp, #24]
  46b834:	ldr	x0, [x8]
  46b838:	add	x1, sp, #0x30
  46b83c:	mov	w2, #0x400                 	// #1024
  46b840:	bl	41b0c0 <BIO_gets@plt>
  46b844:	str	w0, [sp, #44]
  46b848:	ldur	w9, [x29, #-20]
  46b84c:	cmp	w9, #0x1
  46b850:	b.eq	46b86c <ASN1_generate_nconf@plt+0x4cf6c>  // b.none
  46b854:	ldr	x8, [sp, #24]
  46b858:	ldr	x0, [x8]
  46b85c:	bl	41cde0 <BIO_free_all@plt>
  46b860:	mov	x8, xzr
  46b864:	ldr	x9, [sp, #24]
  46b868:	str	x8, [x9]
  46b86c:	ldr	w8, [sp, #44]
  46b870:	cmp	w8, #0x0
  46b874:	cset	w8, gt
  46b878:	tbnz	w8, #0, 46b89c <ASN1_generate_nconf@plt+0x4cf9c>
  46b87c:	ldr	x8, [sp, #16]
  46b880:	ldr	x0, [x8]
  46b884:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46b888:	add	x1, x1, #0x1e2
  46b88c:	bl	4196e0 <BIO_printf@plt>
  46b890:	mov	x8, xzr
  46b894:	stur	x8, [x29, #-8]
  46b898:	b	46b8d4 <ASN1_generate_nconf@plt+0x4cfd4>
  46b89c:	add	x0, sp, #0x30
  46b8a0:	mov	w1, #0xa                   	// #10
  46b8a4:	bl	41d7e0 <strchr@plt>
  46b8a8:	stur	x0, [x29, #-32]
  46b8ac:	ldur	x8, [x29, #-32]
  46b8b0:	cbz	x8, 46b8c0 <ASN1_generate_nconf@plt+0x4cfc0>
  46b8b4:	ldur	x8, [x29, #-32]
  46b8b8:	mov	w9, #0x0                   	// #0
  46b8bc:	strb	w9, [x8]
  46b8c0:	add	x0, sp, #0x30
  46b8c4:	ldr	x1, [sp, #8]
  46b8c8:	mov	w2, #0x1c1                 	// #449
  46b8cc:	bl	41af30 <CRYPTO_strdup@plt>
  46b8d0:	stur	x0, [x29, #-8]
  46b8d4:	ldur	x0, [x29, #-8]
  46b8d8:	add	sp, sp, #0x450
  46b8dc:	ldr	x28, [sp, #16]
  46b8e0:	ldp	x29, x30, [sp], #32
  46b8e4:	ret
  46b8e8:	sub	sp, sp, #0x70
  46b8ec:	stp	x29, x30, [sp, #96]
  46b8f0:	add	x29, sp, #0x60
  46b8f4:	mov	x8, #0xffffffffffffffff    	// #-1
  46b8f8:	mov	x9, xzr
  46b8fc:	adrp	x10, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46b900:	ldr	x10, [x10, #4024]
  46b904:	sub	x2, x29, #0x20
  46b908:	stur	x0, [x29, #-16]
  46b90c:	stur	x1, [x29, #-24]
  46b910:	stur	x8, [x29, #-32]
  46b914:	mov	x0, x9
  46b918:	str	x10, [sp, #40]
  46b91c:	str	x2, [sp, #32]
  46b920:	bl	41bf80 <NCONF_new@plt>
  46b924:	stur	x0, [x29, #-40]
  46b928:	ldur	x0, [x29, #-40]
  46b92c:	ldur	x1, [x29, #-16]
  46b930:	ldr	x2, [sp, #32]
  46b934:	bl	41d530 <NCONF_load_bio@plt>
  46b938:	stur	w0, [x29, #-44]
  46b93c:	ldur	w11, [x29, #-44]
  46b940:	cmp	w11, #0x0
  46b944:	cset	w11, le
  46b948:	tbnz	w11, #0, 46b958 <ASN1_generate_nconf@plt+0x4d058>
  46b94c:	ldur	x8, [x29, #-40]
  46b950:	stur	x8, [x29, #-8]
  46b954:	b	46ba10 <ASN1_generate_nconf@plt+0x4d110>
  46b958:	ldur	x8, [x29, #-32]
  46b95c:	cmp	x8, #0x0
  46b960:	cset	w9, gt
  46b964:	tbnz	w9, #0, 46b998 <ASN1_generate_nconf@plt+0x4d098>
  46b968:	ldr	x8, [sp, #40]
  46b96c:	ldr	x0, [x8]
  46b970:	str	x0, [sp, #24]
  46b974:	bl	470d74 <ASN1_generate_nconf@plt+0x52474>
  46b978:	ldr	x8, [sp, #24]
  46b97c:	str	x0, [sp, #16]
  46b980:	mov	x0, x8
  46b984:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46b988:	add	x1, x1, #0x965
  46b98c:	ldr	x2, [sp, #16]
  46b990:	bl	4196e0 <BIO_printf@plt>
  46b994:	b	46b9c8 <ASN1_generate_nconf@plt+0x4d0c8>
  46b998:	ldr	x8, [sp, #40]
  46b99c:	ldr	x0, [x8]
  46b9a0:	str	x0, [sp, #8]
  46b9a4:	bl	470d74 <ASN1_generate_nconf@plt+0x52474>
  46b9a8:	ldur	x3, [x29, #-32]
  46b9ac:	ldr	x8, [sp, #8]
  46b9b0:	str	x0, [sp]
  46b9b4:	mov	x0, x8
  46b9b8:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46b9bc:	add	x1, x1, #0x975
  46b9c0:	ldr	x2, [sp]
  46b9c4:	bl	4196e0 <BIO_printf@plt>
  46b9c8:	ldur	x8, [x29, #-24]
  46b9cc:	cbz	x8, 46b9ec <ASN1_generate_nconf@plt+0x4d0ec>
  46b9d0:	ldr	x8, [sp, #40]
  46b9d4:	ldr	x0, [x8]
  46b9d8:	ldur	x2, [x29, #-24]
  46b9dc:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46b9e0:	add	x1, x1, #0x98f
  46b9e4:	bl	4196e0 <BIO_printf@plt>
  46b9e8:	b	46ba00 <ASN1_generate_nconf@plt+0x4d100>
  46b9ec:	ldr	x8, [sp, #40]
  46b9f0:	ldr	x0, [x8]
  46b9f4:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46b9f8:	add	x1, x1, #0x9a1
  46b9fc:	bl	4196e0 <BIO_printf@plt>
  46ba00:	ldur	x0, [x29, #-40]
  46ba04:	bl	419f10 <NCONF_free@plt>
  46ba08:	mov	x8, xzr
  46ba0c:	stur	x8, [x29, #-8]
  46ba10:	ldur	x0, [x29, #-8]
  46ba14:	ldp	x29, x30, [sp, #96]
  46ba18:	add	sp, sp, #0x70
  46ba1c:	ret
  46ba20:	sub	sp, sp, #0x30
  46ba24:	stp	x29, x30, [sp, #32]
  46ba28:	add	x29, sp, #0x20
  46ba2c:	mov	w2, #0x8001                	// #32769
  46ba30:	str	x0, [sp, #16]
  46ba34:	ldr	x0, [sp, #16]
  46ba38:	mov	w1, #0x72                  	// #114
  46ba3c:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  46ba40:	str	x0, [sp, #8]
  46ba44:	ldr	x8, [sp, #8]
  46ba48:	cbnz	x8, 46ba58 <ASN1_generate_nconf@plt+0x4d158>
  46ba4c:	mov	x8, xzr
  46ba50:	stur	x8, [x29, #-8]
  46ba54:	b	46ba78 <ASN1_generate_nconf@plt+0x4d178>
  46ba58:	ldr	x0, [sp, #8]
  46ba5c:	ldr	x1, [sp, #16]
  46ba60:	bl	46b8e8 <ASN1_generate_nconf@plt+0x4cfe8>
  46ba64:	str	x0, [sp]
  46ba68:	ldr	x0, [sp, #8]
  46ba6c:	bl	41de90 <BIO_free@plt>
  46ba70:	ldr	x8, [sp]
  46ba74:	stur	x8, [x29, #-8]
  46ba78:	ldur	x0, [x29, #-8]
  46ba7c:	ldp	x29, x30, [sp, #32]
  46ba80:	add	sp, sp, #0x30
  46ba84:	ret
  46ba88:	sub	sp, sp, #0x20
  46ba8c:	stp	x29, x30, [sp, #16]
  46ba90:	add	x29, sp, #0x10
  46ba94:	mov	w8, wzr
  46ba98:	str	x0, [sp, #8]
  46ba9c:	strb	w1, [sp, #7]
  46baa0:	str	w2, [sp]
  46baa4:	ldr	x0, [sp, #8]
  46baa8:	ldrb	w1, [sp, #7]
  46baac:	ldr	w2, [sp]
  46bab0:	mov	w3, w8
  46bab4:	bl	46fa1c <ASN1_generate_nconf@plt+0x5111c>
  46bab8:	ldp	x29, x30, [sp, #16]
  46babc:	add	sp, sp, #0x20
  46bac0:	ret
  46bac4:	sub	sp, sp, #0x30
  46bac8:	stp	x29, x30, [sp, #32]
  46bacc:	add	x29, sp, #0x20
  46bad0:	mov	w2, #0x8001                	// #32769
  46bad4:	str	x0, [sp, #16]
  46bad8:	ldr	x0, [sp, #16]
  46badc:	mov	w1, #0x72                  	// #114
  46bae0:	bl	46bb2c <ASN1_generate_nconf@plt+0x4d22c>
  46bae4:	str	x0, [sp, #8]
  46bae8:	ldr	x8, [sp, #8]
  46baec:	cbnz	x8, 46bafc <ASN1_generate_nconf@plt+0x4d1fc>
  46baf0:	mov	x8, xzr
  46baf4:	stur	x8, [x29, #-8]
  46baf8:	b	46bb1c <ASN1_generate_nconf@plt+0x4d21c>
  46bafc:	ldr	x0, [sp, #8]
  46bb00:	ldr	x1, [sp, #16]
  46bb04:	bl	46b8e8 <ASN1_generate_nconf@plt+0x4cfe8>
  46bb08:	str	x0, [sp]
  46bb0c:	ldr	x0, [sp, #8]
  46bb10:	bl	41de90 <BIO_free@plt>
  46bb14:	ldr	x8, [sp]
  46bb18:	stur	x8, [x29, #-8]
  46bb1c:	ldur	x0, [x29, #-8]
  46bb20:	ldp	x29, x30, [sp, #32]
  46bb24:	add	sp, sp, #0x30
  46bb28:	ret
  46bb2c:	sub	sp, sp, #0x20
  46bb30:	stp	x29, x30, [sp, #16]
  46bb34:	add	x29, sp, #0x10
  46bb38:	mov	w3, #0x1                   	// #1
  46bb3c:	str	x0, [sp, #8]
  46bb40:	strb	w1, [sp, #7]
  46bb44:	str	w2, [sp]
  46bb48:	ldr	x0, [sp, #8]
  46bb4c:	ldrb	w1, [sp, #7]
  46bb50:	ldr	w2, [sp]
  46bb54:	bl	46fa1c <ASN1_generate_nconf@plt+0x5111c>
  46bb58:	ldp	x29, x30, [sp, #16]
  46bb5c:	add	sp, sp, #0x20
  46bb60:	ret
  46bb64:	sub	sp, sp, #0x30
  46bb68:	stp	x29, x30, [sp, #32]
  46bb6c:	add	x29, sp, #0x20
  46bb70:	mov	x8, xzr
  46bb74:	str	x0, [sp, #16]
  46bb78:	str	x8, [sp, #8]
  46bb7c:	ldr	x8, [sp, #16]
  46bb80:	cbnz	x8, 46bb9c <ASN1_generate_nconf@plt+0x4d29c>
  46bb84:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46bb88:	ldr	x8, [x8, #3992]
  46bb8c:	ldr	x0, [x8]
  46bb90:	bl	46bac4 <ASN1_generate_nconf@plt+0x4d1c4>
  46bb94:	str	x0, [sp, #8]
  46bb98:	str	x0, [sp, #16]
  46bb9c:	ldr	x8, [sp, #16]
  46bba0:	cbnz	x8, 46bbb0 <ASN1_generate_nconf@plt+0x4d2b0>
  46bba4:	mov	w8, #0x1                   	// #1
  46bba8:	stur	w8, [x29, #-4]
  46bbac:	b	46bc1c <ASN1_generate_nconf@plt+0x4d31c>
  46bbb0:	ldr	x0, [sp, #16]
  46bbb4:	mov	x8, xzr
  46bbb8:	mov	x1, x8
  46bbbc:	mov	x2, x8
  46bbc0:	bl	41a3b0 <CONF_modules_load@plt>
  46bbc4:	cmp	w0, #0x0
  46bbc8:	cset	w9, gt
  46bbcc:	tbnz	w9, #0, 46bc0c <ASN1_generate_nconf@plt+0x4d30c>
  46bbd0:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46bbd4:	ldr	x8, [x8, #4024]
  46bbd8:	ldr	x0, [x8]
  46bbdc:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46bbe0:	add	x1, x1, #0x9ae
  46bbe4:	str	x8, [sp]
  46bbe8:	bl	4196e0 <BIO_printf@plt>
  46bbec:	ldr	x8, [sp]
  46bbf0:	ldr	x9, [x8]
  46bbf4:	mov	x0, x9
  46bbf8:	bl	41e780 <ERR_print_errors@plt>
  46bbfc:	ldr	x0, [sp, #8]
  46bc00:	bl	419f10 <NCONF_free@plt>
  46bc04:	stur	wzr, [x29, #-4]
  46bc08:	b	46bc1c <ASN1_generate_nconf@plt+0x4d31c>
  46bc0c:	ldr	x0, [sp, #8]
  46bc10:	bl	419f10 <NCONF_free@plt>
  46bc14:	mov	w8, #0x1                   	// #1
  46bc18:	stur	w8, [x29, #-4]
  46bc1c:	ldur	w0, [x29, #-4]
  46bc20:	ldp	x29, x30, [sp, #32]
  46bc24:	add	sp, sp, #0x30
  46bc28:	ret
  46bc2c:	sub	sp, sp, #0x40
  46bc30:	stp	x29, x30, [sp, #48]
  46bc34:	add	x29, sp, #0x30
  46bc38:	mov	x8, xzr
  46bc3c:	adrp	x2, 493000 <ASN1_generate_nconf@plt+0x74700>
  46bc40:	add	x2, x2, #0x9d1
  46bc44:	stur	x0, [x29, #-16]
  46bc48:	ldur	x0, [x29, #-16]
  46bc4c:	mov	x1, x8
  46bc50:	bl	41cfe0 <NCONF_get_string@plt>
  46bc54:	str	x0, [sp, #24]
  46bc58:	cbnz	x0, 46bc6c <ASN1_generate_nconf@plt+0x4d36c>
  46bc5c:	bl	41a250 <ERR_clear_error@plt>
  46bc60:	mov	w8, #0x1                   	// #1
  46bc64:	stur	w8, [x29, #-4]
  46bc68:	b	46bd3c <ASN1_generate_nconf@plt+0x4d43c>
  46bc6c:	ldur	x0, [x29, #-16]
  46bc70:	ldr	x1, [sp, #24]
  46bc74:	bl	41dce0 <NCONF_get_section@plt>
  46bc78:	str	x0, [sp, #16]
  46bc7c:	cbnz	x0, 46bca4 <ASN1_generate_nconf@plt+0x4d3a4>
  46bc80:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46bc84:	ldr	x8, [x8, #4024]
  46bc88:	ldr	x0, [x8]
  46bc8c:	ldr	x2, [sp, #24]
  46bc90:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46bc94:	add	x1, x1, #0x9dd
  46bc98:	bl	4196e0 <BIO_printf@plt>
  46bc9c:	stur	wzr, [x29, #-4]
  46bca0:	b	46bd3c <ASN1_generate_nconf@plt+0x4d43c>
  46bca4:	str	wzr, [sp, #4]
  46bca8:	ldr	w8, [sp, #4]
  46bcac:	ldr	x0, [sp, #16]
  46bcb0:	str	w8, [sp]
  46bcb4:	bl	46bd4c <ASN1_generate_nconf@plt+0x4d44c>
  46bcb8:	ldr	w8, [sp]
  46bcbc:	cmp	w8, w0
  46bcc0:	b.ge	46bd34 <ASN1_generate_nconf@plt+0x4d434>  // b.tcont
  46bcc4:	ldr	x0, [sp, #16]
  46bcc8:	ldr	w1, [sp, #4]
  46bccc:	bl	46bd70 <ASN1_generate_nconf@plt+0x4d470>
  46bcd0:	str	x0, [sp, #8]
  46bcd4:	ldr	x8, [sp, #8]
  46bcd8:	ldr	x0, [x8, #16]
  46bcdc:	ldr	x8, [sp, #8]
  46bce0:	ldr	x1, [x8, #8]
  46bce4:	ldr	x8, [sp, #8]
  46bce8:	ldr	x2, [x8, #8]
  46bcec:	bl	41bbe0 <OBJ_create@plt>
  46bcf0:	cbnz	w0, 46bd24 <ASN1_generate_nconf@plt+0x4d424>
  46bcf4:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46bcf8:	ldr	x8, [x8, #4024]
  46bcfc:	ldr	x0, [x8]
  46bd00:	ldr	x8, [sp, #8]
  46bd04:	ldr	x2, [x8, #8]
  46bd08:	ldr	x8, [sp, #8]
  46bd0c:	ldr	x3, [x8, #16]
  46bd10:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46bd14:	add	x1, x1, #0x9fd
  46bd18:	bl	4196e0 <BIO_printf@plt>
  46bd1c:	stur	wzr, [x29, #-4]
  46bd20:	b	46bd3c <ASN1_generate_nconf@plt+0x4d43c>
  46bd24:	ldr	w8, [sp, #4]
  46bd28:	add	w8, w8, #0x1
  46bd2c:	str	w8, [sp, #4]
  46bd30:	b	46bca8 <ASN1_generate_nconf@plt+0x4d3a8>
  46bd34:	mov	w8, #0x1                   	// #1
  46bd38:	stur	w8, [x29, #-4]
  46bd3c:	ldur	w0, [x29, #-4]
  46bd40:	ldp	x29, x30, [sp, #48]
  46bd44:	add	sp, sp, #0x40
  46bd48:	ret
  46bd4c:	sub	sp, sp, #0x20
  46bd50:	stp	x29, x30, [sp, #16]
  46bd54:	add	x29, sp, #0x10
  46bd58:	str	x0, [sp, #8]
  46bd5c:	ldr	x0, [sp, #8]
  46bd60:	bl	41df60 <OPENSSL_sk_num@plt>
  46bd64:	ldp	x29, x30, [sp, #16]
  46bd68:	add	sp, sp, #0x20
  46bd6c:	ret
  46bd70:	sub	sp, sp, #0x20
  46bd74:	stp	x29, x30, [sp, #16]
  46bd78:	add	x29, sp, #0x10
  46bd7c:	str	x0, [sp, #8]
  46bd80:	str	w1, [sp, #4]
  46bd84:	ldr	x0, [sp, #8]
  46bd88:	ldr	w1, [sp, #4]
  46bd8c:	bl	4195d0 <OPENSSL_sk_value@plt>
  46bd90:	ldp	x29, x30, [sp, #16]
  46bd94:	add	sp, sp, #0x20
  46bd98:	ret
  46bd9c:	sub	sp, sp, #0x50
  46bda0:	stp	x29, x30, [sp, #64]
  46bda4:	add	x29, sp, #0x40
  46bda8:	mov	x8, xzr
  46bdac:	adrp	x9, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46bdb0:	ldr	x9, [x9, #4024]
  46bdb4:	stur	x0, [x29, #-16]
  46bdb8:	stur	w1, [x29, #-20]
  46bdbc:	str	x2, [sp, #32]
  46bdc0:	str	x8, [sp, #24]
  46bdc4:	ldur	w10, [x29, #-20]
  46bdc8:	cmp	w10, #0xd
  46bdcc:	str	x9, [sp, #8]
  46bdd0:	b.ne	46bdf4 <ASN1_generate_nconf@plt+0x4d4f4>  // b.any
  46bdd4:	ldur	x0, [x29, #-16]
  46bdd8:	add	x1, sp, #0x18
  46bddc:	mov	x8, xzr
  46bde0:	mov	x2, x8
  46bde4:	bl	46bf38 <ASN1_generate_nconf@plt+0x4d638>
  46bde8:	ldr	x8, [sp, #24]
  46bdec:	stur	x8, [x29, #-8]
  46bdf0:	b	46bf28 <ASN1_generate_nconf@plt+0x4d628>
  46bdf4:	ldur	x8, [x29, #-16]
  46bdf8:	cbnz	x8, 46be1c <ASN1_generate_nconf@plt+0x4d51c>
  46bdfc:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46be00:	ldr	x8, [x8, #4000]
  46be04:	ldr	x0, [x8]
  46be08:	bl	46c13c <ASN1_generate_nconf@plt+0x4d83c>
  46be0c:	ldur	w0, [x29, #-20]
  46be10:	bl	46c168 <ASN1_generate_nconf@plt+0x4d868>
  46be14:	str	x0, [sp, #16]
  46be18:	b	46be30 <ASN1_generate_nconf@plt+0x4d530>
  46be1c:	ldur	x0, [x29, #-16]
  46be20:	ldur	w2, [x29, #-20]
  46be24:	mov	w1, #0x72                  	// #114
  46be28:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  46be2c:	str	x0, [sp, #16]
  46be30:	ldr	x8, [sp, #16]
  46be34:	cbnz	x8, 46be3c <ASN1_generate_nconf@plt+0x4d53c>
  46be38:	b	46beec <ASN1_generate_nconf@plt+0x4d5ec>
  46be3c:	ldur	w8, [x29, #-20]
  46be40:	cmp	w8, #0x4
  46be44:	b.ne	46be60 <ASN1_generate_nconf@plt+0x4d560>  // b.any
  46be48:	ldr	x0, [sp, #16]
  46be4c:	mov	x8, xzr
  46be50:	mov	x1, x8
  46be54:	bl	41cbe0 <d2i_X509_bio@plt>
  46be58:	str	x0, [sp, #24]
  46be5c:	b	46beec <ASN1_generate_nconf@plt+0x4d5ec>
  46be60:	ldur	w8, [x29, #-20]
  46be64:	mov	w9, #0x8005                	// #32773
  46be68:	cmp	w8, w9
  46be6c:	b.ne	46be94 <ASN1_generate_nconf@plt+0x4d594>  // b.any
  46be70:	ldr	x0, [sp, #16]
  46be74:	mov	x8, xzr
  46be78:	mov	x1, x8
  46be7c:	adrp	x2, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46be80:	ldr	x2, [x2, #4040]
  46be84:	mov	x3, x8
  46be88:	bl	41c970 <PEM_read_bio_X509_AUX@plt>
  46be8c:	str	x0, [sp, #24]
  46be90:	b	46beec <ASN1_generate_nconf@plt+0x4d5ec>
  46be94:	ldur	w8, [x29, #-20]
  46be98:	cmp	w8, #0x6
  46be9c:	b.ne	46bed0 <ASN1_generate_nconf@plt+0x4d5d0>  // b.any
  46bea0:	ldr	x0, [sp, #16]
  46bea4:	ldr	x1, [sp, #32]
  46bea8:	mov	x8, xzr
  46beac:	mov	x2, x8
  46beb0:	mov	x3, x8
  46beb4:	mov	x4, x8
  46beb8:	add	x5, sp, #0x18
  46bebc:	mov	x6, x8
  46bec0:	bl	46c1cc <ASN1_generate_nconf@plt+0x4d8cc>
  46bec4:	cbnz	w0, 46becc <ASN1_generate_nconf@plt+0x4d5cc>
  46bec8:	b	46beec <ASN1_generate_nconf@plt+0x4d5ec>
  46becc:	b	46beec <ASN1_generate_nconf@plt+0x4d5ec>
  46bed0:	ldr	x8, [sp, #8]
  46bed4:	ldr	x0, [x8]
  46bed8:	ldr	x2, [sp, #32]
  46bedc:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46bee0:	add	x1, x1, #0xa1c
  46bee4:	bl	4196e0 <BIO_printf@plt>
  46bee8:	b	46beec <ASN1_generate_nconf@plt+0x4d5ec>
  46beec:	ldr	x8, [sp, #24]
  46bef0:	cbnz	x8, 46bf18 <ASN1_generate_nconf@plt+0x4d618>
  46bef4:	ldr	x8, [sp, #8]
  46bef8:	ldr	x0, [x8]
  46befc:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46bf00:	add	x1, x1, #0xa3f
  46bf04:	bl	4196e0 <BIO_printf@plt>
  46bf08:	ldr	x8, [sp, #8]
  46bf0c:	ldr	x9, [x8]
  46bf10:	mov	x0, x9
  46bf14:	bl	41e780 <ERR_print_errors@plt>
  46bf18:	ldr	x0, [sp, #16]
  46bf1c:	bl	41de90 <BIO_free@plt>
  46bf20:	ldr	x8, [sp, #24]
  46bf24:	stur	x8, [x29, #-8]
  46bf28:	ldur	x0, [x29, #-8]
  46bf2c:	ldp	x29, x30, [sp, #64]
  46bf30:	add	sp, sp, #0x50
  46bf34:	ret
  46bf38:	sub	sp, sp, #0x70
  46bf3c:	stp	x29, x30, [sp, #96]
  46bf40:	add	x29, sp, #0x60
  46bf44:	mov	x8, xzr
  46bf48:	adrp	x9, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46bf4c:	ldr	x9, [x9, #4024]
  46bf50:	adrp	x10, 493000 <ASN1_generate_nconf@plt+0x74700>
  46bf54:	add	x10, x10, #0x8fb
  46bf58:	sub	x11, x29, #0x20
  46bf5c:	sub	x12, x29, #0x28
  46bf60:	add	x3, sp, #0x30
  46bf64:	add	x4, sp, #0x1c
  46bf68:	stur	x0, [x29, #-8]
  46bf6c:	stur	x1, [x29, #-16]
  46bf70:	stur	x2, [x29, #-24]
  46bf74:	stur	x8, [x29, #-32]
  46bf78:	stur	x8, [x29, #-40]
  46bf7c:	str	x8, [sp, #48]
  46bf80:	str	x8, [sp, #40]
  46bf84:	str	x8, [sp, #32]
  46bf88:	str	wzr, [sp, #24]
  46bf8c:	ldur	x0, [x29, #-8]
  46bf90:	mov	x1, x11
  46bf94:	mov	x2, x12
  46bf98:	str	x9, [sp, #16]
  46bf9c:	str	x10, [sp, #8]
  46bfa0:	bl	41be50 <OCSP_parse_url@plt>
  46bfa4:	cbnz	w0, 46bfac <ASN1_generate_nconf@plt+0x4d6ac>
  46bfa8:	b	46c09c <ASN1_generate_nconf@plt+0x4d79c>
  46bfac:	ldr	w8, [sp, #28]
  46bfb0:	cbz	w8, 46bfcc <ASN1_generate_nconf@plt+0x4d6cc>
  46bfb4:	ldr	x8, [sp, #16]
  46bfb8:	ldr	x0, [x8]
  46bfbc:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46bfc0:	add	x1, x1, #0x203
  46bfc4:	bl	41a930 <BIO_puts@plt>
  46bfc8:	b	46c09c <ASN1_generate_nconf@plt+0x4d79c>
  46bfcc:	ldur	x0, [x29, #-32]
  46bfd0:	bl	419af0 <BIO_new_connect@plt>
  46bfd4:	str	x0, [sp, #40]
  46bfd8:	ldr	x8, [sp, #40]
  46bfdc:	cbz	x8, 46bff8 <ASN1_generate_nconf@plt+0x4d6f8>
  46bfe0:	ldr	x0, [sp, #40]
  46bfe4:	ldur	x3, [x29, #-40]
  46bfe8:	mov	w1, #0x64                  	// #100
  46bfec:	mov	x2, #0x1                   	// #1
  46bff0:	bl	41de30 <BIO_ctrl@plt>
  46bff4:	cbnz	x0, 46bffc <ASN1_generate_nconf@plt+0x4d6fc>
  46bff8:	b	46c09c <ASN1_generate_nconf@plt+0x4d79c>
  46bffc:	ldr	x0, [sp, #40]
  46c000:	mov	w1, #0x400                 	// #1024
  46c004:	bl	41d580 <OCSP_REQ_CTX_new@plt>
  46c008:	str	x0, [sp, #32]
  46c00c:	ldr	x8, [sp, #32]
  46c010:	cbnz	x8, 46c018 <ASN1_generate_nconf@plt+0x4d718>
  46c014:	b	46c09c <ASN1_generate_nconf@plt+0x4d79c>
  46c018:	ldr	x0, [sp, #32]
  46c01c:	ldr	x2, [sp, #48]
  46c020:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46c024:	add	x1, x1, #0x218
  46c028:	bl	41d8f0 <OCSP_REQ_CTX_http@plt>
  46c02c:	cbnz	w0, 46c034 <ASN1_generate_nconf@plt+0x4d734>
  46c030:	b	46c09c <ASN1_generate_nconf@plt+0x4d79c>
  46c034:	ldr	x0, [sp, #32]
  46c038:	ldur	x2, [x29, #-32]
  46c03c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  46c040:	add	x1, x1, #0xe0e
  46c044:	bl	41bf60 <OCSP_REQ_CTX_add1_header@plt>
  46c048:	cbnz	w0, 46c050 <ASN1_generate_nconf@plt+0x4d750>
  46c04c:	b	46c09c <ASN1_generate_nconf@plt+0x4d79c>
  46c050:	ldur	x8, [x29, #-16]
  46c054:	cbz	x8, 46c07c <ASN1_generate_nconf@plt+0x4d77c>
  46c058:	ldr	x0, [sp, #32]
  46c05c:	ldur	x1, [x29, #-16]
  46c060:	bl	41dea0 <X509_http_nbio@plt>
  46c064:	str	w0, [sp, #24]
  46c068:	ldr	w8, [sp, #24]
  46c06c:	mov	w9, #0xffffffff            	// #-1
  46c070:	cmp	w8, w9
  46c074:	b.eq	46c058 <ASN1_generate_nconf@plt+0x4d758>  // b.none
  46c078:	b	46c09c <ASN1_generate_nconf@plt+0x4d79c>
  46c07c:	ldr	x0, [sp, #32]
  46c080:	ldur	x1, [x29, #-24]
  46c084:	bl	419d40 <X509_CRL_http_nbio@plt>
  46c088:	str	w0, [sp, #24]
  46c08c:	ldr	w8, [sp, #24]
  46c090:	mov	w9, #0xffffffff            	// #-1
  46c094:	cmp	w8, w9
  46c098:	b.eq	46c07c <ASN1_generate_nconf@plt+0x4d77c>  // b.none
  46c09c:	ldur	x0, [x29, #-32]
  46c0a0:	ldr	x1, [sp, #8]
  46c0a4:	mov	w2, #0x271                 	// #625
  46c0a8:	bl	41b180 <CRYPTO_free@plt>
  46c0ac:	ldr	x0, [sp, #48]
  46c0b0:	ldr	x1, [sp, #8]
  46c0b4:	mov	w2, #0x272                 	// #626
  46c0b8:	bl	41b180 <CRYPTO_free@plt>
  46c0bc:	ldur	x0, [x29, #-40]
  46c0c0:	ldr	x1, [sp, #8]
  46c0c4:	mov	w2, #0x273                 	// #627
  46c0c8:	bl	41b180 <CRYPTO_free@plt>
  46c0cc:	ldr	x0, [sp, #40]
  46c0d0:	bl	41cde0 <BIO_free_all@plt>
  46c0d4:	ldr	x0, [sp, #32]
  46c0d8:	bl	41aba0 <OCSP_REQ_CTX_free@plt>
  46c0dc:	ldr	w8, [sp, #24]
  46c0e0:	cmp	w8, #0x1
  46c0e4:	b.eq	46c12c <ASN1_generate_nconf@plt+0x4d82c>  // b.none
  46c0e8:	ldr	x8, [sp, #16]
  46c0ec:	ldr	x0, [x8]
  46c0f0:	ldur	x9, [x29, #-16]
  46c0f4:	adrp	x10, 477000 <ASN1_generate_nconf@plt+0x58700>
  46c0f8:	add	x10, x10, #0xe89
  46c0fc:	adrp	x11, 487000 <ASN1_generate_nconf@plt+0x68700>
  46c100:	add	x11, x11, #0xee1
  46c104:	cmp	x9, #0x0
  46c108:	csel	x2, x11, x10, ne  // ne = any
  46c10c:	ldur	x3, [x29, #-8]
  46c110:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46c114:	add	x1, x1, #0x21c
  46c118:	bl	4196e0 <BIO_printf@plt>
  46c11c:	ldr	x8, [sp, #16]
  46c120:	ldr	x9, [x8]
  46c124:	mov	x0, x9
  46c128:	bl	41e780 <ERR_print_errors@plt>
  46c12c:	ldr	w0, [sp, #24]
  46c130:	ldp	x29, x30, [sp, #96]
  46c134:	add	sp, sp, #0x70
  46c138:	ret
  46c13c:	sub	sp, sp, #0x20
  46c140:	stp	x29, x30, [sp, #16]
  46c144:	add	x29, sp, #0x10
  46c148:	mov	x8, xzr
  46c14c:	str	x0, [sp, #8]
  46c150:	ldr	x0, [sp, #8]
  46c154:	mov	x1, x8
  46c158:	bl	41d2c0 <setbuf@plt>
  46c15c:	ldp	x29, x30, [sp, #16]
  46c160:	add	sp, sp, #0x20
  46c164:	ret
  46c168:	sub	sp, sp, #0x30
  46c16c:	stp	x29, x30, [sp, #32]
  46c170:	add	x29, sp, #0x20
  46c174:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46c178:	ldr	x8, [x8, #4000]
  46c17c:	mov	w9, wzr
  46c180:	mov	w10, #0x10                  	// #16
  46c184:	stur	w0, [x29, #-4]
  46c188:	ldr	x0, [x8]
  46c18c:	ldur	w11, [x29, #-4]
  46c190:	str	x0, [sp, #16]
  46c194:	mov	w0, w11
  46c198:	str	w9, [sp, #12]
  46c19c:	str	w10, [sp, #8]
  46c1a0:	bl	46f55c <ASN1_generate_nconf@plt+0x50c5c>
  46c1a4:	cmp	w0, #0x0
  46c1a8:	ldr	w9, [sp, #8]
  46c1ac:	ldr	w10, [sp, #12]
  46c1b0:	csel	w11, w9, w10, ne  // ne = any
  46c1b4:	orr	w1, w10, w11
  46c1b8:	ldr	x0, [sp, #16]
  46c1bc:	bl	41caa0 <BIO_new_fp@plt>
  46c1c0:	ldp	x29, x30, [sp, #32]
  46c1c4:	add	sp, sp, #0x30
  46c1c8:	ret
  46c1cc:	stp	x29, x30, [sp, #-32]!
  46c1d0:	str	x28, [sp, #16]
  46c1d4:	mov	x29, sp
  46c1d8:	sub	sp, sp, #0x460
  46c1dc:	mov	x8, xzr
  46c1e0:	adrp	x9, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46c1e4:	ldr	x9, [x9, #4024]
  46c1e8:	stur	x0, [x29, #-8]
  46c1ec:	stur	x1, [x29, #-16]
  46c1f0:	stur	x2, [x29, #-24]
  46c1f4:	stur	x3, [x29, #-32]
  46c1f8:	stur	x4, [x29, #-40]
  46c1fc:	stur	x5, [x29, #-48]
  46c200:	stur	x6, [x29, #-56]
  46c204:	str	wzr, [sp, #24]
  46c208:	ldur	x0, [x29, #-8]
  46c20c:	mov	x1, x8
  46c210:	str	x9, [sp, #8]
  46c214:	bl	41e4e0 <d2i_PKCS12_bio@plt>
  46c218:	str	x0, [sp, #16]
  46c21c:	ldr	x8, [sp, #16]
  46c220:	cbnz	x8, 46c240 <ASN1_generate_nconf@plt+0x4d940>
  46c224:	ldr	x8, [sp, #8]
  46c228:	ldr	x0, [x8]
  46c22c:	ldur	x2, [x29, #-16]
  46c230:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46c234:	add	x1, x1, #0x236
  46c238:	bl	4196e0 <BIO_printf@plt>
  46c23c:	b	46c35c <ASN1_generate_nconf@plt+0x4da5c>
  46c240:	ldr	x0, [sp, #16]
  46c244:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  46c248:	add	x1, x1, #0xec2
  46c24c:	mov	w8, wzr
  46c250:	mov	w2, w8
  46c254:	bl	41c870 <PKCS12_verify_mac@plt>
  46c258:	cbnz	w0, 46c278 <ASN1_generate_nconf@plt+0x4d978>
  46c25c:	ldr	x0, [sp, #16]
  46c260:	mov	x8, xzr
  46c264:	mov	x1, x8
  46c268:	mov	w9, wzr
  46c26c:	mov	w2, w9
  46c270:	bl	41c870 <PKCS12_verify_mac@plt>
  46c274:	cbz	w0, 46c288 <ASN1_generate_nconf@plt+0x4d988>
  46c278:	adrp	x8, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  46c27c:	add	x8, x8, #0xec2
  46c280:	stur	x8, [x29, #-64]
  46c284:	b	46c340 <ASN1_generate_nconf@plt+0x4da40>
  46c288:	ldur	x8, [x29, #-24]
  46c28c:	cbnz	x8, 46c29c <ASN1_generate_nconf@plt+0x4d99c>
  46c290:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46c294:	ldr	x8, [x8, #4040]
  46c298:	stur	x8, [x29, #-24]
  46c29c:	ldur	x8, [x29, #-24]
  46c2a0:	ldur	x3, [x29, #-32]
  46c2a4:	add	x0, sp, #0x20
  46c2a8:	mov	w1, #0x400                 	// #1024
  46c2ac:	mov	w9, wzr
  46c2b0:	mov	w2, w9
  46c2b4:	blr	x8
  46c2b8:	str	w0, [sp, #28]
  46c2bc:	ldr	w9, [sp, #28]
  46c2c0:	cmp	w9, #0x0
  46c2c4:	cset	w9, ge  // ge = tcont
  46c2c8:	tbnz	w9, #0, 46c2e8 <ASN1_generate_nconf@plt+0x4d9e8>
  46c2cc:	ldr	x8, [sp, #8]
  46c2d0:	ldr	x0, [x8]
  46c2d4:	ldur	x2, [x29, #-16]
  46c2d8:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46c2dc:	add	x1, x1, #0x258
  46c2e0:	bl	4196e0 <BIO_printf@plt>
  46c2e4:	b	46c35c <ASN1_generate_nconf@plt+0x4da5c>
  46c2e8:	ldr	w8, [sp, #28]
  46c2ec:	cmp	w8, #0x400
  46c2f0:	b.ge	46c308 <ASN1_generate_nconf@plt+0x4da08>  // b.tcont
  46c2f4:	ldrsw	x8, [sp, #28]
  46c2f8:	add	x9, sp, #0x20
  46c2fc:	add	x8, x9, x8
  46c300:	mov	w10, #0x0                   	// #0
  46c304:	strb	w10, [x8]
  46c308:	ldr	x0, [sp, #16]
  46c30c:	ldr	w2, [sp, #28]
  46c310:	add	x1, sp, #0x20
  46c314:	bl	41c870 <PKCS12_verify_mac@plt>
  46c318:	cbnz	w0, 46c338 <ASN1_generate_nconf@plt+0x4da38>
  46c31c:	ldr	x8, [sp, #8]
  46c320:	ldr	x0, [x8]
  46c324:	ldur	x2, [x29, #-16]
  46c328:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46c32c:	add	x1, x1, #0x27a
  46c330:	bl	4196e0 <BIO_printf@plt>
  46c334:	b	46c35c <ASN1_generate_nconf@plt+0x4da5c>
  46c338:	add	x8, sp, #0x20
  46c33c:	stur	x8, [x29, #-64]
  46c340:	ldr	x0, [sp, #16]
  46c344:	ldur	x1, [x29, #-64]
  46c348:	ldur	x2, [x29, #-40]
  46c34c:	ldur	x3, [x29, #-48]
  46c350:	ldur	x4, [x29, #-56]
  46c354:	bl	41e460 <PKCS12_parse@plt>
  46c358:	str	w0, [sp, #24]
  46c35c:	ldr	x0, [sp, #16]
  46c360:	bl	41e640 <PKCS12_free@plt>
  46c364:	ldr	w0, [sp, #24]
  46c368:	add	sp, sp, #0x460
  46c36c:	ldr	x28, [sp, #16]
  46c370:	ldp	x29, x30, [sp], #32
  46c374:	ret
  46c378:	sub	sp, sp, #0x40
  46c37c:	stp	x29, x30, [sp, #48]
  46c380:	add	x29, sp, #0x30
  46c384:	mov	x8, xzr
  46c388:	adrp	x9, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46c38c:	ldr	x9, [x9, #4024]
  46c390:	stur	x0, [x29, #-16]
  46c394:	stur	w1, [x29, #-20]
  46c398:	str	x8, [sp, #16]
  46c39c:	str	x8, [sp, #8]
  46c3a0:	ldur	w10, [x29, #-20]
  46c3a4:	cmp	w10, #0xd
  46c3a8:	str	x9, [sp]
  46c3ac:	b.ne	46c3d0 <ASN1_generate_nconf@plt+0x4dad0>  // b.any
  46c3b0:	ldur	x0, [x29, #-16]
  46c3b4:	mov	x8, xzr
  46c3b8:	mov	x1, x8
  46c3bc:	add	x2, sp, #0x10
  46c3c0:	bl	46bf38 <ASN1_generate_nconf@plt+0x4d638>
  46c3c4:	ldr	x8, [sp, #16]
  46c3c8:	stur	x8, [x29, #-8]
  46c3cc:	b	46c49c <ASN1_generate_nconf@plt+0x4db9c>
  46c3d0:	ldur	x0, [x29, #-16]
  46c3d4:	ldur	w2, [x29, #-20]
  46c3d8:	mov	w1, #0x72                  	// #114
  46c3dc:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  46c3e0:	str	x0, [sp, #8]
  46c3e4:	ldr	x8, [sp, #8]
  46c3e8:	cbnz	x8, 46c3f0 <ASN1_generate_nconf@plt+0x4daf0>
  46c3ec:	b	46c48c <ASN1_generate_nconf@plt+0x4db8c>
  46c3f0:	ldur	w8, [x29, #-20]
  46c3f4:	cmp	w8, #0x4
  46c3f8:	b.ne	46c414 <ASN1_generate_nconf@plt+0x4db14>  // b.any
  46c3fc:	ldr	x0, [sp, #8]
  46c400:	mov	x8, xzr
  46c404:	mov	x1, x8
  46c408:	bl	41e0b0 <d2i_X509_CRL_bio@plt>
  46c40c:	str	x0, [sp, #16]
  46c410:	b	46c45c <ASN1_generate_nconf@plt+0x4db5c>
  46c414:	ldur	w8, [x29, #-20]
  46c418:	mov	w9, #0x8005                	// #32773
  46c41c:	cmp	w8, w9
  46c420:	b.ne	46c444 <ASN1_generate_nconf@plt+0x4db44>  // b.any
  46c424:	ldr	x0, [sp, #8]
  46c428:	mov	x8, xzr
  46c42c:	mov	x1, x8
  46c430:	mov	x2, x8
  46c434:	mov	x3, x8
  46c438:	bl	41aa20 <PEM_read_bio_X509_CRL@plt>
  46c43c:	str	x0, [sp, #16]
  46c440:	b	46c45c <ASN1_generate_nconf@plt+0x4db5c>
  46c444:	ldr	x8, [sp]
  46c448:	ldr	x0, [x8]
  46c44c:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46c450:	add	x1, x1, #0xa5b
  46c454:	bl	4196e0 <BIO_printf@plt>
  46c458:	b	46c48c <ASN1_generate_nconf@plt+0x4db8c>
  46c45c:	ldr	x8, [sp, #16]
  46c460:	cbnz	x8, 46c48c <ASN1_generate_nconf@plt+0x4db8c>
  46c464:	ldr	x8, [sp]
  46c468:	ldr	x0, [x8]
  46c46c:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  46c470:	add	x1, x1, #0xf0f
  46c474:	bl	4196e0 <BIO_printf@plt>
  46c478:	ldr	x8, [sp]
  46c47c:	ldr	x9, [x8]
  46c480:	mov	x0, x9
  46c484:	bl	41e780 <ERR_print_errors@plt>
  46c488:	b	46c48c <ASN1_generate_nconf@plt+0x4db8c>
  46c48c:	ldr	x0, [sp, #8]
  46c490:	bl	41de90 <BIO_free@plt>
  46c494:	ldr	x8, [sp, #16]
  46c498:	stur	x8, [x29, #-8]
  46c49c:	ldur	x0, [x29, #-8]
  46c4a0:	ldp	x29, x30, [sp, #48]
  46c4a4:	add	sp, sp, #0x40
  46c4a8:	ret
  46c4ac:	sub	sp, sp, #0x70
  46c4b0:	stp	x29, x30, [sp, #96]
  46c4b4:	add	x29, sp, #0x60
  46c4b8:	mov	x8, xzr
  46c4bc:	adrp	x9, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46c4c0:	ldr	x9, [x9, #4024]
  46c4c4:	adrp	x10, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46c4c8:	ldr	x10, [x10, #4040]
  46c4cc:	add	x11, sp, #0x18
  46c4d0:	stur	x0, [x29, #-8]
  46c4d4:	stur	w1, [x29, #-12]
  46c4d8:	stur	w2, [x29, #-16]
  46c4dc:	stur	x3, [x29, #-24]
  46c4e0:	stur	x4, [x29, #-32]
  46c4e4:	stur	x5, [x29, #-40]
  46c4e8:	str	x8, [sp, #48]
  46c4ec:	str	x8, [sp, #40]
  46c4f0:	ldur	x8, [x29, #-24]
  46c4f4:	str	x8, [sp, #24]
  46c4f8:	ldur	x8, [x29, #-8]
  46c4fc:	str	x8, [x11, #8]
  46c500:	ldur	x8, [x29, #-8]
  46c504:	str	x9, [sp, #16]
  46c508:	str	x10, [sp, #8]
  46c50c:	cbnz	x8, 46c53c <ASN1_generate_nconf@plt+0x4dc3c>
  46c510:	ldur	w8, [x29, #-16]
  46c514:	cbz	w8, 46c524 <ASN1_generate_nconf@plt+0x4dc24>
  46c518:	ldur	w8, [x29, #-12]
  46c51c:	cmp	w8, #0x8
  46c520:	b.ne	46c53c <ASN1_generate_nconf@plt+0x4dc3c>  // b.any
  46c524:	ldr	x8, [sp, #16]
  46c528:	ldr	x0, [x8]
  46c52c:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46c530:	add	x1, x1, #0xa85
  46c534:	bl	4196e0 <BIO_printf@plt>
  46c538:	b	46c708 <ASN1_generate_nconf@plt+0x4de08>
  46c53c:	ldur	w8, [x29, #-12]
  46c540:	cmp	w8, #0x8
  46c544:	b.ne	46c5d0 <ASN1_generate_nconf@plt+0x4dcd0>  // b.any
  46c548:	ldur	x8, [x29, #-32]
  46c54c:	cbnz	x8, 46c568 <ASN1_generate_nconf@plt+0x4dc68>
  46c550:	ldr	x8, [sp, #16]
  46c554:	ldr	x0, [x8]
  46c558:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46c55c:	add	x1, x1, #0xa9b
  46c560:	bl	4196e0 <BIO_printf@plt>
  46c564:	b	46c5cc <ASN1_generate_nconf@plt+0x4dccc>
  46c568:	ldur	x0, [x29, #-32]
  46c56c:	bl	41d070 <ENGINE_init@plt>
  46c570:	cbz	w0, 46c59c <ASN1_generate_nconf@plt+0x4dc9c>
  46c574:	ldur	x0, [x29, #-32]
  46c578:	ldur	x1, [x29, #-8]
  46c57c:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46c580:	add	x8, x8, #0x2a0
  46c584:	ldr	x2, [x8]
  46c588:	add	x3, sp, #0x18
  46c58c:	bl	41b090 <ENGINE_load_private_key@plt>
  46c590:	str	x0, [sp, #40]
  46c594:	ldur	x0, [x29, #-32]
  46c598:	bl	41c880 <ENGINE_finish@plt>
  46c59c:	ldr	x8, [sp, #40]
  46c5a0:	cbnz	x8, 46c5cc <ASN1_generate_nconf@plt+0x4dccc>
  46c5a4:	ldr	x8, [sp, #16]
  46c5a8:	ldr	x0, [x8]
  46c5ac:	ldur	x2, [x29, #-40]
  46c5b0:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46c5b4:	add	x1, x1, #0xab0
  46c5b8:	bl	4196e0 <BIO_printf@plt>
  46c5bc:	ldr	x8, [sp, #16]
  46c5c0:	ldr	x9, [x8]
  46c5c4:	mov	x0, x9
  46c5c8:	bl	41e780 <ERR_print_errors@plt>
  46c5cc:	b	46c708 <ASN1_generate_nconf@plt+0x4de08>
  46c5d0:	ldur	x8, [x29, #-8]
  46c5d4:	cbnz	x8, 46c600 <ASN1_generate_nconf@plt+0x4dd00>
  46c5d8:	ldur	w8, [x29, #-16]
  46c5dc:	cbz	w8, 46c600 <ASN1_generate_nconf@plt+0x4dd00>
  46c5e0:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46c5e4:	ldr	x8, [x8, #4000]
  46c5e8:	ldr	x0, [x8]
  46c5ec:	bl	46c13c <ASN1_generate_nconf@plt+0x4d83c>
  46c5f0:	ldur	w0, [x29, #-12]
  46c5f4:	bl	46c168 <ASN1_generate_nconf@plt+0x4d868>
  46c5f8:	str	x0, [sp, #48]
  46c5fc:	b	46c614 <ASN1_generate_nconf@plt+0x4dd14>
  46c600:	ldur	x0, [x29, #-8]
  46c604:	ldur	w2, [x29, #-12]
  46c608:	mov	w1, #0x72                  	// #114
  46c60c:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  46c610:	str	x0, [sp, #48]
  46c614:	ldr	x8, [sp, #48]
  46c618:	cbnz	x8, 46c620 <ASN1_generate_nconf@plt+0x4dd20>
  46c61c:	b	46c708 <ASN1_generate_nconf@plt+0x4de08>
  46c620:	ldur	w8, [x29, #-12]
  46c624:	cmp	w8, #0x4
  46c628:	b.ne	46c644 <ASN1_generate_nconf@plt+0x4dd44>  // b.any
  46c62c:	ldr	x0, [sp, #48]
  46c630:	mov	x8, xzr
  46c634:	mov	x1, x8
  46c638:	bl	41da10 <d2i_PrivateKey_bio@plt>
  46c63c:	str	x0, [sp, #40]
  46c640:	b	46c708 <ASN1_generate_nconf@plt+0x4de08>
  46c644:	ldur	w8, [x29, #-12]
  46c648:	mov	w9, #0x8005                	// #32773
  46c64c:	cmp	w8, w9
  46c650:	b.ne	46c674 <ASN1_generate_nconf@plt+0x4dd74>  // b.any
  46c654:	ldr	x0, [sp, #48]
  46c658:	mov	x8, xzr
  46c65c:	mov	x1, x8
  46c660:	ldr	x2, [sp, #8]
  46c664:	add	x3, sp, #0x18
  46c668:	bl	41bab0 <PEM_read_bio_PrivateKey@plt>
  46c66c:	str	x0, [sp, #40]
  46c670:	b	46c708 <ASN1_generate_nconf@plt+0x4de08>
  46c674:	ldur	w8, [x29, #-12]
  46c678:	cmp	w8, #0x6
  46c67c:	b.ne	46c6b0 <ASN1_generate_nconf@plt+0x4ddb0>  // b.any
  46c680:	ldr	x0, [sp, #48]
  46c684:	ldur	x1, [x29, #-40]
  46c688:	ldr	x2, [sp, #8]
  46c68c:	add	x3, sp, #0x18
  46c690:	add	x4, sp, #0x28
  46c694:	mov	x8, xzr
  46c698:	mov	x5, x8
  46c69c:	mov	x6, x8
  46c6a0:	bl	46c1cc <ASN1_generate_nconf@plt+0x4d8cc>
  46c6a4:	cbnz	w0, 46c6ac <ASN1_generate_nconf@plt+0x4ddac>
  46c6a8:	b	46c708 <ASN1_generate_nconf@plt+0x4de08>
  46c6ac:	b	46c708 <ASN1_generate_nconf@plt+0x4de08>
  46c6b0:	ldur	w8, [x29, #-12]
  46c6b4:	cmp	w8, #0xb
  46c6b8:	b.ne	46c6cc <ASN1_generate_nconf@plt+0x4ddcc>  // b.any
  46c6bc:	ldr	x0, [sp, #48]
  46c6c0:	bl	41caf0 <b2i_PrivateKey_bio@plt>
  46c6c4:	str	x0, [sp, #40]
  46c6c8:	b	46c708 <ASN1_generate_nconf@plt+0x4de08>
  46c6cc:	ldur	w8, [x29, #-12]
  46c6d0:	cmp	w8, #0xc
  46c6d4:	b.ne	46c6f0 <ASN1_generate_nconf@plt+0x4ddf0>  // b.any
  46c6d8:	ldr	x0, [sp, #48]
  46c6dc:	ldr	x1, [sp, #8]
  46c6e0:	add	x2, sp, #0x18
  46c6e4:	bl	41b870 <b2i_PVK_bio@plt>
  46c6e8:	str	x0, [sp, #40]
  46c6ec:	b	46c708 <ASN1_generate_nconf@plt+0x4de08>
  46c6f0:	ldr	x8, [sp, #16]
  46c6f4:	ldr	x0, [x8]
  46c6f8:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46c6fc:	add	x1, x1, #0xacc
  46c700:	bl	4196e0 <BIO_printf@plt>
  46c704:	b	46c708 <ASN1_generate_nconf@plt+0x4de08>
  46c708:	ldr	x0, [sp, #48]
  46c70c:	bl	41de90 <BIO_free@plt>
  46c710:	ldr	x8, [sp, #40]
  46c714:	cbnz	x8, 46c740 <ASN1_generate_nconf@plt+0x4de40>
  46c718:	ldr	x8, [sp, #16]
  46c71c:	ldr	x0, [x8]
  46c720:	ldur	x2, [x29, #-40]
  46c724:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46c728:	add	x1, x1, #0xaf5
  46c72c:	bl	4196e0 <BIO_printf@plt>
  46c730:	ldr	x8, [sp, #16]
  46c734:	ldr	x9, [x8]
  46c738:	mov	x0, x9
  46c73c:	bl	41e780 <ERR_print_errors@plt>
  46c740:	ldr	x0, [sp, #40]
  46c744:	ldp	x29, x30, [sp, #96]
  46c748:	add	sp, sp, #0x70
  46c74c:	ret
  46c750:	sub	sp, sp, #0x70
  46c754:	stp	x29, x30, [sp, #96]
  46c758:	add	x29, sp, #0x60
  46c75c:	mov	x8, xzr
  46c760:	adrp	x9, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46c764:	ldr	x9, [x9, #4024]
  46c768:	add	x10, sp, #0x18
  46c76c:	stur	x0, [x29, #-8]
  46c770:	stur	w1, [x29, #-12]
  46c774:	stur	w2, [x29, #-16]
  46c778:	stur	x3, [x29, #-24]
  46c77c:	stur	x4, [x29, #-32]
  46c780:	stur	x5, [x29, #-40]
  46c784:	str	x8, [sp, #48]
  46c788:	str	x8, [sp, #40]
  46c78c:	ldur	x8, [x29, #-24]
  46c790:	str	x8, [sp, #24]
  46c794:	ldur	x8, [x29, #-8]
  46c798:	str	x8, [x10, #8]
  46c79c:	ldur	x8, [x29, #-8]
  46c7a0:	str	x9, [sp]
  46c7a4:	cbnz	x8, 46c7d4 <ASN1_generate_nconf@plt+0x4ded4>
  46c7a8:	ldur	w8, [x29, #-16]
  46c7ac:	cbz	w8, 46c7bc <ASN1_generate_nconf@plt+0x4debc>
  46c7b0:	ldur	w8, [x29, #-12]
  46c7b4:	cmp	w8, #0x8
  46c7b8:	b.ne	46c7d4 <ASN1_generate_nconf@plt+0x4ded4>  // b.any
  46c7bc:	ldr	x8, [sp]
  46c7c0:	ldr	x0, [x8]
  46c7c4:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46c7c8:	add	x1, x1, #0xa85
  46c7cc:	bl	4196e0 <BIO_printf@plt>
  46c7d0:	b	46c9dc <ASN1_generate_nconf@plt+0x4e0dc>
  46c7d4:	ldur	w8, [x29, #-12]
  46c7d8:	cmp	w8, #0x8
  46c7dc:	b.ne	46c854 <ASN1_generate_nconf@plt+0x4df54>  // b.any
  46c7e0:	ldur	x8, [x29, #-32]
  46c7e4:	cbnz	x8, 46c800 <ASN1_generate_nconf@plt+0x4df00>
  46c7e8:	ldr	x8, [sp]
  46c7ec:	ldr	x0, [x8]
  46c7f0:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46c7f4:	add	x1, x1, #0xa9b
  46c7f8:	bl	4196e0 <BIO_printf@plt>
  46c7fc:	b	46c850 <ASN1_generate_nconf@plt+0x4df50>
  46c800:	ldur	x0, [x29, #-32]
  46c804:	ldur	x1, [x29, #-8]
  46c808:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46c80c:	add	x8, x8, #0x2a0
  46c810:	ldr	x2, [x8]
  46c814:	add	x3, sp, #0x18
  46c818:	bl	41cfa0 <ENGINE_load_public_key@plt>
  46c81c:	str	x0, [sp, #40]
  46c820:	ldr	x8, [sp, #40]
  46c824:	cbnz	x8, 46c850 <ASN1_generate_nconf@plt+0x4df50>
  46c828:	ldr	x8, [sp]
  46c82c:	ldr	x0, [x8]
  46c830:	ldur	x2, [x29, #-40]
  46c834:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46c838:	add	x1, x1, #0xab0
  46c83c:	bl	4196e0 <BIO_printf@plt>
  46c840:	ldr	x8, [sp]
  46c844:	ldr	x9, [x8]
  46c848:	mov	x0, x9
  46c84c:	bl	41e780 <ERR_print_errors@plt>
  46c850:	b	46c9dc <ASN1_generate_nconf@plt+0x4e0dc>
  46c854:	ldur	x8, [x29, #-8]
  46c858:	cbnz	x8, 46c884 <ASN1_generate_nconf@plt+0x4df84>
  46c85c:	ldur	w8, [x29, #-16]
  46c860:	cbz	w8, 46c884 <ASN1_generate_nconf@plt+0x4df84>
  46c864:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46c868:	ldr	x8, [x8, #4000]
  46c86c:	ldr	x0, [x8]
  46c870:	bl	46c13c <ASN1_generate_nconf@plt+0x4d83c>
  46c874:	ldur	w0, [x29, #-12]
  46c878:	bl	46c168 <ASN1_generate_nconf@plt+0x4d868>
  46c87c:	str	x0, [sp, #48]
  46c880:	b	46c898 <ASN1_generate_nconf@plt+0x4df98>
  46c884:	ldur	x0, [x29, #-8]
  46c888:	ldur	w2, [x29, #-12]
  46c88c:	mov	w1, #0x72                  	// #114
  46c890:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  46c894:	str	x0, [sp, #48]
  46c898:	ldr	x8, [sp, #48]
  46c89c:	cbnz	x8, 46c8a4 <ASN1_generate_nconf@plt+0x4dfa4>
  46c8a0:	b	46c9dc <ASN1_generate_nconf@plt+0x4e0dc>
  46c8a4:	ldur	w8, [x29, #-12]
  46c8a8:	cmp	w8, #0x4
  46c8ac:	b.ne	46c8c8 <ASN1_generate_nconf@plt+0x4dfc8>  // b.any
  46c8b0:	ldr	x0, [sp, #48]
  46c8b4:	mov	x8, xzr
  46c8b8:	mov	x1, x8
  46c8bc:	bl	41a1a0 <d2i_PUBKEY_bio@plt>
  46c8c0:	str	x0, [sp, #40]
  46c8c4:	b	46c9dc <ASN1_generate_nconf@plt+0x4e0dc>
  46c8c8:	ldur	w8, [x29, #-12]
  46c8cc:	cmp	w8, #0xa
  46c8d0:	b.ne	46c924 <ASN1_generate_nconf@plt+0x4e024>  // b.any
  46c8d4:	ldr	x0, [sp, #48]
  46c8d8:	mov	x8, xzr
  46c8dc:	mov	x1, x8
  46c8e0:	bl	41dc00 <d2i_RSAPublicKey_bio@plt>
  46c8e4:	str	x0, [sp, #16]
  46c8e8:	ldr	x8, [sp, #16]
  46c8ec:	cbz	x8, 46c918 <ASN1_generate_nconf@plt+0x4e018>
  46c8f0:	bl	41a3a0 <EVP_PKEY_new@plt>
  46c8f4:	str	x0, [sp, #40]
  46c8f8:	ldr	x8, [sp, #40]
  46c8fc:	cbz	x8, 46c90c <ASN1_generate_nconf@plt+0x4e00c>
  46c900:	ldr	x0, [sp, #40]
  46c904:	ldr	x1, [sp, #16]
  46c908:	bl	41b3a0 <EVP_PKEY_set1_RSA@plt>
  46c90c:	ldr	x0, [sp, #16]
  46c910:	bl	41dca0 <RSA_free@plt>
  46c914:	b	46c920 <ASN1_generate_nconf@plt+0x4e020>
  46c918:	mov	x8, xzr
  46c91c:	str	x8, [sp, #40]
  46c920:	b	46c9dc <ASN1_generate_nconf@plt+0x4e0dc>
  46c924:	ldur	w8, [x29, #-12]
  46c928:	mov	w9, #0x8009                	// #32777
  46c92c:	cmp	w8, w9
  46c930:	b.ne	46c990 <ASN1_generate_nconf@plt+0x4e090>  // b.any
  46c934:	ldr	x0, [sp, #48]
  46c938:	mov	x8, xzr
  46c93c:	mov	x1, x8
  46c940:	adrp	x2, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46c944:	ldr	x2, [x2, #4040]
  46c948:	add	x3, sp, #0x18
  46c94c:	bl	419800 <PEM_read_bio_RSAPublicKey@plt>
  46c950:	str	x0, [sp, #8]
  46c954:	ldr	x8, [sp, #8]
  46c958:	cbz	x8, 46c984 <ASN1_generate_nconf@plt+0x4e084>
  46c95c:	bl	41a3a0 <EVP_PKEY_new@plt>
  46c960:	str	x0, [sp, #40]
  46c964:	ldr	x8, [sp, #40]
  46c968:	cbz	x8, 46c978 <ASN1_generate_nconf@plt+0x4e078>
  46c96c:	ldr	x0, [sp, #40]
  46c970:	ldr	x1, [sp, #8]
  46c974:	bl	41b3a0 <EVP_PKEY_set1_RSA@plt>
  46c978:	ldr	x0, [sp, #8]
  46c97c:	bl	41dca0 <RSA_free@plt>
  46c980:	b	46c98c <ASN1_generate_nconf@plt+0x4e08c>
  46c984:	mov	x8, xzr
  46c988:	str	x8, [sp, #40]
  46c98c:	b	46c9dc <ASN1_generate_nconf@plt+0x4e0dc>
  46c990:	ldur	w8, [x29, #-12]
  46c994:	mov	w9, #0x8005                	// #32773
  46c998:	cmp	w8, w9
  46c99c:	b.ne	46c9c4 <ASN1_generate_nconf@plt+0x4e0c4>  // b.any
  46c9a0:	ldr	x0, [sp, #48]
  46c9a4:	mov	x8, xzr
  46c9a8:	mov	x1, x8
  46c9ac:	adrp	x2, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46c9b0:	ldr	x2, [x2, #4040]
  46c9b4:	add	x3, sp, #0x18
  46c9b8:	bl	41e820 <PEM_read_bio_PUBKEY@plt>
  46c9bc:	str	x0, [sp, #40]
  46c9c0:	b	46c9dc <ASN1_generate_nconf@plt+0x4e0dc>
  46c9c4:	ldur	w8, [x29, #-12]
  46c9c8:	cmp	w8, #0xb
  46c9cc:	b.ne	46c9dc <ASN1_generate_nconf@plt+0x4e0dc>  // b.any
  46c9d0:	ldr	x0, [sp, #48]
  46c9d4:	bl	41bb70 <b2i_PublicKey_bio@plt>
  46c9d8:	str	x0, [sp, #40]
  46c9dc:	ldr	x0, [sp, #48]
  46c9e0:	bl	41de90 <BIO_free@plt>
  46c9e4:	ldr	x8, [sp, #40]
  46c9e8:	cbnz	x8, 46ca04 <ASN1_generate_nconf@plt+0x4e104>
  46c9ec:	ldr	x8, [sp]
  46c9f0:	ldr	x0, [x8]
  46c9f4:	ldur	x2, [x29, #-40]
  46c9f8:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46c9fc:	add	x1, x1, #0xaf5
  46ca00:	bl	4196e0 <BIO_printf@plt>
  46ca04:	ldr	x0, [sp, #40]
  46ca08:	ldp	x29, x30, [sp, #96]
  46ca0c:	add	sp, sp, #0x70
  46ca10:	ret
  46ca14:	sub	sp, sp, #0x40
  46ca18:	stp	x29, x30, [sp, #48]
  46ca1c:	add	x29, sp, #0x30
  46ca20:	mov	x8, xzr
  46ca24:	stur	x0, [x29, #-8]
  46ca28:	stur	x1, [x29, #-16]
  46ca2c:	stur	w2, [x29, #-20]
  46ca30:	str	x3, [sp, #16]
  46ca34:	str	x4, [sp, #8]
  46ca38:	ldur	x0, [x29, #-8]
  46ca3c:	ldur	w1, [x29, #-20]
  46ca40:	ldr	x2, [sp, #16]
  46ca44:	ldr	x3, [sp, #8]
  46ca48:	ldur	x4, [x29, #-16]
  46ca4c:	mov	x5, x8
  46ca50:	bl	46ca60 <ASN1_generate_nconf@plt+0x4e160>
  46ca54:	ldp	x29, x30, [sp, #48]
  46ca58:	add	sp, sp, #0x40
  46ca5c:	ret
  46ca60:	sub	sp, sp, #0x90
  46ca64:	stp	x29, x30, [sp, #128]
  46ca68:	add	x29, sp, #0x80
  46ca6c:	mov	x8, xzr
  46ca70:	mov	w9, #0x8005                	// #32773
  46ca74:	adrp	x10, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46ca78:	ldr	x10, [x10, #4024]
  46ca7c:	add	x11, sp, #0x18
  46ca80:	stur	x0, [x29, #-16]
  46ca84:	stur	w1, [x29, #-20]
  46ca88:	stur	x2, [x29, #-32]
  46ca8c:	stur	x3, [x29, #-40]
  46ca90:	stur	x4, [x29, #-48]
  46ca94:	stur	x5, [x29, #-56]
  46ca98:	str	x8, [sp, #48]
  46ca9c:	str	wzr, [sp, #20]
  46caa0:	ldur	x8, [x29, #-32]
  46caa4:	str	x8, [sp, #24]
  46caa8:	ldur	x8, [x29, #-16]
  46caac:	str	x8, [x11, #8]
  46cab0:	ldur	w12, [x29, #-20]
  46cab4:	cmp	w12, w9
  46cab8:	str	x10, [sp, #8]
  46cabc:	b.eq	46cae0 <ASN1_generate_nconf@plt+0x4e1e0>  // b.none
  46cac0:	ldr	x8, [sp, #8]
  46cac4:	ldr	x0, [x8]
  46cac8:	ldur	x2, [x29, #-40]
  46cacc:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46cad0:	add	x1, x1, #0xa1c
  46cad4:	bl	4196e0 <BIO_printf@plt>
  46cad8:	stur	wzr, [x29, #-4]
  46cadc:	b	46cd44 <ASN1_generate_nconf@plt+0x4e444>
  46cae0:	ldur	x0, [x29, #-16]
  46cae4:	mov	w1, #0x72                  	// #114
  46cae8:	mov	w2, #0x8005                	// #32773
  46caec:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  46caf0:	str	x0, [sp, #56]
  46caf4:	ldr	x8, [sp, #56]
  46caf8:	cbnz	x8, 46cb04 <ASN1_generate_nconf@plt+0x4e204>
  46cafc:	stur	wzr, [x29, #-4]
  46cb00:	b	46cd44 <ASN1_generate_nconf@plt+0x4e444>
  46cb04:	ldr	x0, [sp, #56]
  46cb08:	mov	x8, xzr
  46cb0c:	mov	x1, x8
  46cb10:	adrp	x2, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46cb14:	ldr	x2, [x2, #4040]
  46cb18:	add	x3, sp, #0x18
  46cb1c:	bl	41a540 <PEM_X509_INFO_read_bio@plt>
  46cb20:	str	x0, [sp, #48]
  46cb24:	ldr	x0, [sp, #56]
  46cb28:	bl	41de90 <BIO_free@plt>
  46cb2c:	ldur	x8, [x29, #-48]
  46cb30:	cbz	x8, 46cb5c <ASN1_generate_nconf@plt+0x4e25c>
  46cb34:	ldur	x8, [x29, #-48]
  46cb38:	ldr	x8, [x8]
  46cb3c:	cbnz	x8, 46cb5c <ASN1_generate_nconf@plt+0x4e25c>
  46cb40:	bl	46ff30 <ASN1_generate_nconf@plt+0x51630>
  46cb44:	ldur	x8, [x29, #-48]
  46cb48:	str	x0, [x8]
  46cb4c:	ldur	x8, [x29, #-48]
  46cb50:	ldr	x8, [x8]
  46cb54:	cbnz	x8, 46cb5c <ASN1_generate_nconf@plt+0x4e25c>
  46cb58:	b	46cc94 <ASN1_generate_nconf@plt+0x4e394>
  46cb5c:	ldur	x8, [x29, #-56]
  46cb60:	cbz	x8, 46cb8c <ASN1_generate_nconf@plt+0x4e28c>
  46cb64:	ldur	x8, [x29, #-56]
  46cb68:	ldr	x8, [x8]
  46cb6c:	cbnz	x8, 46cb8c <ASN1_generate_nconf@plt+0x4e28c>
  46cb70:	bl	46ff44 <ASN1_generate_nconf@plt+0x51644>
  46cb74:	ldur	x8, [x29, #-56]
  46cb78:	str	x0, [x8]
  46cb7c:	ldur	x8, [x29, #-56]
  46cb80:	ldr	x8, [x8]
  46cb84:	cbnz	x8, 46cb8c <ASN1_generate_nconf@plt+0x4e28c>
  46cb88:	b	46cc94 <ASN1_generate_nconf@plt+0x4e394>
  46cb8c:	stur	wzr, [x29, #-60]
  46cb90:	ldur	w8, [x29, #-60]
  46cb94:	ldr	x0, [sp, #48]
  46cb98:	str	w8, [sp, #4]
  46cb9c:	bl	46ff58 <ASN1_generate_nconf@plt+0x51658>
  46cba0:	ldr	w8, [sp, #4]
  46cba4:	cmp	w8, w0
  46cba8:	b.ge	46cc44 <ASN1_generate_nconf@plt+0x4e344>  // b.tcont
  46cbac:	ldr	x0, [sp, #48]
  46cbb0:	ldur	w1, [x29, #-60]
  46cbb4:	bl	46ff7c <ASN1_generate_nconf@plt+0x5167c>
  46cbb8:	str	x0, [sp, #40]
  46cbbc:	ldr	x8, [sp, #40]
  46cbc0:	ldr	x8, [x8]
  46cbc4:	cbz	x8, 46cbf8 <ASN1_generate_nconf@plt+0x4e2f8>
  46cbc8:	ldur	x8, [x29, #-48]
  46cbcc:	cbz	x8, 46cbf8 <ASN1_generate_nconf@plt+0x4e2f8>
  46cbd0:	ldur	x8, [x29, #-48]
  46cbd4:	ldr	x0, [x8]
  46cbd8:	ldr	x8, [sp, #40]
  46cbdc:	ldr	x1, [x8]
  46cbe0:	bl	46ffa8 <ASN1_generate_nconf@plt+0x516a8>
  46cbe4:	cbnz	w0, 46cbec <ASN1_generate_nconf@plt+0x4e2ec>
  46cbe8:	b	46cc94 <ASN1_generate_nconf@plt+0x4e394>
  46cbec:	ldr	x8, [sp, #40]
  46cbf0:	mov	x9, xzr
  46cbf4:	str	x9, [x8]
  46cbf8:	ldr	x8, [sp, #40]
  46cbfc:	ldr	x8, [x8, #8]
  46cc00:	cbz	x8, 46cc34 <ASN1_generate_nconf@plt+0x4e334>
  46cc04:	ldur	x8, [x29, #-56]
  46cc08:	cbz	x8, 46cc34 <ASN1_generate_nconf@plt+0x4e334>
  46cc0c:	ldur	x8, [x29, #-56]
  46cc10:	ldr	x0, [x8]
  46cc14:	ldr	x8, [sp, #40]
  46cc18:	ldr	x1, [x8, #8]
  46cc1c:	bl	46ffd4 <ASN1_generate_nconf@plt+0x516d4>
  46cc20:	cbnz	w0, 46cc28 <ASN1_generate_nconf@plt+0x4e328>
  46cc24:	b	46cc94 <ASN1_generate_nconf@plt+0x4e394>
  46cc28:	ldr	x8, [sp, #40]
  46cc2c:	mov	x9, xzr
  46cc30:	str	x9, [x8, #8]
  46cc34:	ldur	w8, [x29, #-60]
  46cc38:	add	w8, w8, #0x1
  46cc3c:	stur	w8, [x29, #-60]
  46cc40:	b	46cb90 <ASN1_generate_nconf@plt+0x4e290>
  46cc44:	ldur	x8, [x29, #-48]
  46cc48:	cbz	x8, 46cc6c <ASN1_generate_nconf@plt+0x4e36c>
  46cc4c:	ldur	x8, [x29, #-48]
  46cc50:	ldr	x0, [x8]
  46cc54:	bl	470000 <ASN1_generate_nconf@plt+0x51700>
  46cc58:	cmp	w0, #0x0
  46cc5c:	cset	w9, le
  46cc60:	tbnz	w9, #0, 46cc6c <ASN1_generate_nconf@plt+0x4e36c>
  46cc64:	mov	w8, #0x1                   	// #1
  46cc68:	str	w8, [sp, #20]
  46cc6c:	ldur	x8, [x29, #-56]
  46cc70:	cbz	x8, 46cc94 <ASN1_generate_nconf@plt+0x4e394>
  46cc74:	ldur	x8, [x29, #-56]
  46cc78:	ldr	x0, [x8]
  46cc7c:	bl	470024 <ASN1_generate_nconf@plt+0x51724>
  46cc80:	cmp	w0, #0x0
  46cc84:	cset	w9, le
  46cc88:	tbnz	w9, #0, 46cc94 <ASN1_generate_nconf@plt+0x4e394>
  46cc8c:	mov	w8, #0x1                   	// #1
  46cc90:	str	w8, [sp, #20]
  46cc94:	ldr	x0, [sp, #48]
  46cc98:	adrp	x1, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46cc9c:	ldr	x1, [x1, #3960]
  46cca0:	bl	470048 <ASN1_generate_nconf@plt+0x51748>
  46cca4:	ldr	w8, [sp, #20]
  46cca8:	cbnz	w8, 46cd3c <ASN1_generate_nconf@plt+0x4e43c>
  46ccac:	ldur	x8, [x29, #-48]
  46ccb0:	cbz	x8, 46ccd4 <ASN1_generate_nconf@plt+0x4e3d4>
  46ccb4:	ldur	x8, [x29, #-48]
  46ccb8:	ldr	x0, [x8]
  46ccbc:	adrp	x1, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46ccc0:	ldr	x1, [x1, #4056]
  46ccc4:	bl	470074 <ASN1_generate_nconf@plt+0x51774>
  46ccc8:	ldur	x8, [x29, #-48]
  46cccc:	mov	x9, xzr
  46ccd0:	str	x9, [x8]
  46ccd4:	ldur	x8, [x29, #-56]
  46ccd8:	cbz	x8, 46ccfc <ASN1_generate_nconf@plt+0x4e3fc>
  46ccdc:	ldur	x8, [x29, #-56]
  46cce0:	ldr	x0, [x8]
  46cce4:	adrp	x1, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46cce8:	ldr	x1, [x1, #4016]
  46ccec:	bl	4700a0 <ASN1_generate_nconf@plt+0x517a0>
  46ccf0:	ldur	x8, [x29, #-56]
  46ccf4:	mov	x9, xzr
  46ccf8:	str	x9, [x8]
  46ccfc:	ldr	x8, [sp, #8]
  46cd00:	ldr	x0, [x8]
  46cd04:	ldur	x9, [x29, #-48]
  46cd08:	adrp	x10, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  46cd0c:	add	x10, x10, #0x4d1
  46cd10:	adrp	x11, 482000 <ASN1_generate_nconf@plt+0x63700>
  46cd14:	add	x11, x11, #0xa0a
  46cd18:	cmp	x9, #0x0
  46cd1c:	csel	x2, x11, x10, ne  // ne = any
  46cd20:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46cd24:	add	x1, x1, #0xaf5
  46cd28:	bl	4196e0 <BIO_printf@plt>
  46cd2c:	ldr	x8, [sp, #8]
  46cd30:	ldr	x9, [x8]
  46cd34:	mov	x0, x9
  46cd38:	bl	41e780 <ERR_print_errors@plt>
  46cd3c:	ldr	w8, [sp, #20]
  46cd40:	stur	w8, [x29, #-4]
  46cd44:	ldur	w0, [x29, #-4]
  46cd48:	ldp	x29, x30, [sp, #128]
  46cd4c:	add	sp, sp, #0x90
  46cd50:	ret
  46cd54:	sub	sp, sp, #0x40
  46cd58:	stp	x29, x30, [sp, #48]
  46cd5c:	add	x29, sp, #0x30
  46cd60:	mov	x8, xzr
  46cd64:	stur	x0, [x29, #-8]
  46cd68:	stur	x1, [x29, #-16]
  46cd6c:	stur	w2, [x29, #-20]
  46cd70:	str	x3, [sp, #16]
  46cd74:	str	x4, [sp, #8]
  46cd78:	ldur	x0, [x29, #-8]
  46cd7c:	ldur	w1, [x29, #-20]
  46cd80:	ldr	x2, [sp, #16]
  46cd84:	ldr	x3, [sp, #8]
  46cd88:	ldur	x5, [x29, #-16]
  46cd8c:	mov	x4, x8
  46cd90:	bl	46ca60 <ASN1_generate_nconf@plt+0x4e160>
  46cd94:	ldp	x29, x30, [sp, #48]
  46cd98:	add	sp, sp, #0x40
  46cd9c:	ret
  46cda0:	sub	sp, sp, #0x20
  46cda4:	stp	x29, x30, [sp, #16]
  46cda8:	add	x29, sp, #0x10
  46cdac:	adrp	x2, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46cdb0:	add	x2, x2, #0x8b8
  46cdb4:	str	x0, [sp, #8]
  46cdb8:	str	x1, [sp]
  46cdbc:	ldr	x0, [sp, #8]
  46cdc0:	ldr	x1, [sp]
  46cdc4:	bl	46cdd4 <ASN1_generate_nconf@plt+0x4e4d4>
  46cdc8:	ldp	x29, x30, [sp, #16]
  46cdcc:	add	sp, sp, #0x20
  46cdd0:	ret
  46cdd4:	sub	sp, sp, #0x50
  46cdd8:	stp	x29, x30, [sp, #64]
  46cddc:	add	x29, sp, #0x40
  46cde0:	mov	w8, #0x1                   	// #1
  46cde4:	stur	x0, [x29, #-16]
  46cde8:	stur	x1, [x29, #-24]
  46cdec:	str	x2, [sp, #32]
  46cdf0:	str	w8, [sp, #8]
  46cdf4:	ldur	x9, [x29, #-24]
  46cdf8:	cbnz	x9, 46ce04 <ASN1_generate_nconf@plt+0x4e504>
  46cdfc:	stur	wzr, [x29, #-4]
  46ce00:	b	46ce84 <ASN1_generate_nconf@plt+0x4e584>
  46ce04:	ldur	x0, [x29, #-24]
  46ce08:	bl	41be80 <X509V3_parse_list@plt>
  46ce0c:	str	x0, [sp, #24]
  46ce10:	str	wzr, [sp, #12]
  46ce14:	ldr	w8, [sp, #12]
  46ce18:	ldr	x0, [sp, #24]
  46ce1c:	str	w8, [sp, #4]
  46ce20:	bl	46bd4c <ASN1_generate_nconf@plt+0x4d44c>
  46ce24:	ldr	w8, [sp, #4]
  46ce28:	cmp	w8, w0
  46ce2c:	b.ge	46ce6c <ASN1_generate_nconf@plt+0x4e56c>  // b.tcont
  46ce30:	ldr	x0, [sp, #24]
  46ce34:	ldr	w1, [sp, #12]
  46ce38:	bl	46bd70 <ASN1_generate_nconf@plt+0x4d470>
  46ce3c:	str	x0, [sp, #16]
  46ce40:	ldur	x0, [x29, #-16]
  46ce44:	ldr	x8, [sp, #16]
  46ce48:	ldr	x1, [x8, #8]
  46ce4c:	ldr	x2, [sp, #32]
  46ce50:	bl	4700cc <ASN1_generate_nconf@plt+0x517cc>
  46ce54:	cbnz	w0, 46ce5c <ASN1_generate_nconf@plt+0x4e55c>
  46ce58:	str	wzr, [sp, #8]
  46ce5c:	ldr	w8, [sp, #12]
  46ce60:	add	w8, w8, #0x1
  46ce64:	str	w8, [sp, #12]
  46ce68:	b	46ce14 <ASN1_generate_nconf@plt+0x4e514>
  46ce6c:	ldr	x0, [sp, #24]
  46ce70:	adrp	x1, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46ce74:	ldr	x1, [x1, #4032]
  46ce78:	bl	4701ec <ASN1_generate_nconf@plt+0x518ec>
  46ce7c:	ldr	w8, [sp, #8]
  46ce80:	stur	w8, [x29, #-4]
  46ce84:	ldur	w0, [x29, #-4]
  46ce88:	ldp	x29, x30, [sp, #64]
  46ce8c:	add	sp, sp, #0x50
  46ce90:	ret
  46ce94:	sub	sp, sp, #0x30
  46ce98:	stp	x29, x30, [sp, #32]
  46ce9c:	add	x29, sp, #0x20
  46cea0:	adrp	x8, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  46cea4:	add	x8, x8, #0x197
  46cea8:	str	x0, [sp, #16]
  46ceac:	str	x1, [sp, #8]
  46ceb0:	ldr	x0, [sp, #8]
  46ceb4:	mov	x1, x8
  46ceb8:	bl	41e4c0 <strcasecmp@plt>
  46cebc:	cbnz	w0, 46cecc <ASN1_generate_nconf@plt+0x4e5cc>
  46cec0:	ldr	x8, [sp, #16]
  46cec4:	str	wzr, [x8]
  46cec8:	b	46cf1c <ASN1_generate_nconf@plt+0x4e61c>
  46cecc:	ldr	x0, [sp, #8]
  46ced0:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46ced4:	add	x1, x1, #0xcd9
  46ced8:	bl	41e4c0 <strcasecmp@plt>
  46cedc:	cbnz	w0, 46cef0 <ASN1_generate_nconf@plt+0x4e5f0>
  46cee0:	ldr	x8, [sp, #16]
  46cee4:	mov	w9, #0x1                   	// #1
  46cee8:	str	w9, [x8]
  46ceec:	b	46cf1c <ASN1_generate_nconf@plt+0x4e61c>
  46cef0:	ldr	x0, [sp, #8]
  46cef4:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46cef8:	add	x1, x1, #0xcde
  46cefc:	bl	41e4c0 <strcasecmp@plt>
  46cf00:	cbnz	w0, 46cf14 <ASN1_generate_nconf@plt+0x4e614>
  46cf04:	ldr	x8, [sp, #16]
  46cf08:	mov	w9, #0x2                   	// #2
  46cf0c:	str	w9, [x8]
  46cf10:	b	46cf1c <ASN1_generate_nconf@plt+0x4e61c>
  46cf14:	stur	wzr, [x29, #-4]
  46cf18:	b	46cf24 <ASN1_generate_nconf@plt+0x4e624>
  46cf1c:	mov	w8, #0x1                   	// #1
  46cf20:	stur	w8, [x29, #-4]
  46cf24:	ldur	w0, [x29, #-4]
  46cf28:	ldp	x29, x30, [sp, #32]
  46cf2c:	add	sp, sp, #0x30
  46cf30:	ret
  46cf34:	sub	sp, sp, #0x70
  46cf38:	stp	x29, x30, [sp, #96]
  46cf3c:	add	x29, sp, #0x60
  46cf40:	mov	x8, xzr
  46cf44:	stur	x0, [x29, #-16]
  46cf48:	stur	x1, [x29, #-24]
  46cf4c:	stur	w2, [x29, #-28]
  46cf50:	stur	x8, [x29, #-40]
  46cf54:	str	wzr, [sp, #20]
  46cf58:	ldur	x8, [x29, #-16]
  46cf5c:	cbz	x8, 46cf70 <ASN1_generate_nconf@plt+0x4e670>
  46cf60:	ldur	x8, [x29, #-24]
  46cf64:	cbz	x8, 46cf70 <ASN1_generate_nconf@plt+0x4e670>
  46cf68:	ldur	w8, [x29, #-28]
  46cf6c:	cbnz	w8, 46cf7c <ASN1_generate_nconf@plt+0x4e67c>
  46cf70:	mov	w8, #0x1                   	// #1
  46cf74:	stur	w8, [x29, #-4]
  46cf78:	b	46d094 <ASN1_generate_nconf@plt+0x4e794>
  46cf7c:	ldur	x0, [x29, #-24]
  46cf80:	bl	41c600 <X509_REQ_get_extensions@plt>
  46cf84:	stur	x0, [x29, #-40]
  46cf88:	str	wzr, [sp, #28]
  46cf8c:	ldr	w8, [sp, #28]
  46cf90:	ldur	x0, [x29, #-40]
  46cf94:	str	w8, [sp, #16]
  46cf98:	bl	46d0a4 <ASN1_generate_nconf@plt+0x4e7a4>
  46cf9c:	ldr	w8, [sp, #16]
  46cfa0:	cmp	w8, w0
  46cfa4:	b.ge	46d074 <ASN1_generate_nconf@plt+0x4e774>  // b.tcont
  46cfa8:	ldur	x0, [x29, #-40]
  46cfac:	ldr	w1, [sp, #28]
  46cfb0:	bl	46d0c8 <ASN1_generate_nconf@plt+0x4e7c8>
  46cfb4:	str	x0, [sp, #48]
  46cfb8:	ldr	x0, [sp, #48]
  46cfbc:	bl	41a890 <X509_EXTENSION_get_object@plt>
  46cfc0:	str	x0, [sp, #32]
  46cfc4:	ldur	x0, [x29, #-16]
  46cfc8:	ldr	x1, [sp, #32]
  46cfcc:	mov	w8, #0xffffffff            	// #-1
  46cfd0:	mov	w2, w8
  46cfd4:	str	w8, [sp, #12]
  46cfd8:	bl	41c4b0 <X509_get_ext_by_OBJ@plt>
  46cfdc:	str	w0, [sp, #24]
  46cfe0:	ldr	w8, [sp, #24]
  46cfe4:	ldr	w9, [sp, #12]
  46cfe8:	cmp	w8, w9
  46cfec:	b.eq	46d04c <ASN1_generate_nconf@plt+0x4e74c>  // b.none
  46cff0:	ldur	w8, [x29, #-28]
  46cff4:	cmp	w8, #0x1
  46cff8:	b.ne	46d000 <ASN1_generate_nconf@plt+0x4e700>  // b.any
  46cffc:	b	46d064 <ASN1_generate_nconf@plt+0x4e764>
  46d000:	ldur	x0, [x29, #-16]
  46d004:	ldr	w1, [sp, #24]
  46d008:	bl	41d230 <X509_get_ext@plt>
  46d00c:	str	x0, [sp, #40]
  46d010:	ldur	x0, [x29, #-16]
  46d014:	ldr	w1, [sp, #24]
  46d018:	bl	41e000 <X509_delete_ext@plt>
  46d01c:	ldr	x8, [sp, #40]
  46d020:	mov	x0, x8
  46d024:	bl	41b130 <X509_EXTENSION_free@plt>
  46d028:	ldur	x0, [x29, #-16]
  46d02c:	ldr	x1, [sp, #32]
  46d030:	mov	w2, #0xffffffff            	// #-1
  46d034:	bl	41c4b0 <X509_get_ext_by_OBJ@plt>
  46d038:	str	w0, [sp, #24]
  46d03c:	ldr	w8, [sp, #24]
  46d040:	mov	w9, #0xffffffff            	// #-1
  46d044:	cmp	w8, w9
  46d048:	b.ne	46d000 <ASN1_generate_nconf@plt+0x4e700>  // b.any
  46d04c:	ldur	x0, [x29, #-16]
  46d050:	ldr	x1, [sp, #48]
  46d054:	mov	w2, #0xffffffff            	// #-1
  46d058:	bl	4197c0 <X509_add_ext@plt>
  46d05c:	cbnz	w0, 46d064 <ASN1_generate_nconf@plt+0x4e764>
  46d060:	b	46d07c <ASN1_generate_nconf@plt+0x4e77c>
  46d064:	ldr	w8, [sp, #28]
  46d068:	add	w8, w8, #0x1
  46d06c:	str	w8, [sp, #28]
  46d070:	b	46cf8c <ASN1_generate_nconf@plt+0x4e68c>
  46d074:	mov	w8, #0x1                   	// #1
  46d078:	str	w8, [sp, #20]
  46d07c:	ldur	x0, [x29, #-40]
  46d080:	adrp	x1, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46d084:	ldr	x1, [x1, #3976]
  46d088:	bl	46d0f4 <ASN1_generate_nconf@plt+0x4e7f4>
  46d08c:	ldr	w8, [sp, #20]
  46d090:	stur	w8, [x29, #-4]
  46d094:	ldur	w0, [x29, #-4]
  46d098:	ldp	x29, x30, [sp, #96]
  46d09c:	add	sp, sp, #0x70
  46d0a0:	ret
  46d0a4:	sub	sp, sp, #0x20
  46d0a8:	stp	x29, x30, [sp, #16]
  46d0ac:	add	x29, sp, #0x10
  46d0b0:	str	x0, [sp, #8]
  46d0b4:	ldr	x0, [sp, #8]
  46d0b8:	bl	41df60 <OPENSSL_sk_num@plt>
  46d0bc:	ldp	x29, x30, [sp, #16]
  46d0c0:	add	sp, sp, #0x20
  46d0c4:	ret
  46d0c8:	sub	sp, sp, #0x20
  46d0cc:	stp	x29, x30, [sp, #16]
  46d0d0:	add	x29, sp, #0x10
  46d0d4:	str	x0, [sp, #8]
  46d0d8:	str	w1, [sp, #4]
  46d0dc:	ldr	x0, [sp, #8]
  46d0e0:	ldr	w1, [sp, #4]
  46d0e4:	bl	4195d0 <OPENSSL_sk_value@plt>
  46d0e8:	ldp	x29, x30, [sp, #16]
  46d0ec:	add	sp, sp, #0x20
  46d0f0:	ret
  46d0f4:	sub	sp, sp, #0x20
  46d0f8:	stp	x29, x30, [sp, #16]
  46d0fc:	add	x29, sp, #0x10
  46d100:	str	x0, [sp, #8]
  46d104:	str	x1, [sp]
  46d108:	ldr	x0, [sp, #8]
  46d10c:	ldr	x1, [sp]
  46d110:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  46d114:	ldp	x29, x30, [sp, #16]
  46d118:	add	sp, sp, #0x20
  46d11c:	ret
  46d120:	sub	sp, sp, #0x40
  46d124:	stp	x29, x30, [sp, #48]
  46d128:	add	x29, sp, #0x30
  46d12c:	adrp	x8, 493000 <ASN1_generate_nconf@plt+0x74700>
  46d130:	add	x8, x8, #0xce6
  46d134:	stur	x0, [x29, #-8]
  46d138:	stur	x1, [x29, #-16]
  46d13c:	str	x2, [sp, #24]
  46d140:	str	w3, [sp, #20]
  46d144:	str	x4, [sp, #8]
  46d148:	ldur	x0, [x29, #-8]
  46d14c:	ldr	x2, [sp, #24]
  46d150:	ldr	w3, [sp, #20]
  46d154:	mov	x1, x8
  46d158:	bl	4196e0 <BIO_printf@plt>
  46d15c:	ldur	x8, [x29, #-16]
  46d160:	mov	x0, x8
  46d164:	bl	419e10 <BN_is_zero@plt>
  46d168:	cbz	w0, 46d180 <ASN1_generate_nconf@plt+0x4e880>
  46d16c:	ldur	x0, [x29, #-8]
  46d170:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46d174:	add	x1, x1, #0xd0b
  46d178:	bl	4196e0 <BIO_printf@plt>
  46d17c:	b	46d238 <ASN1_generate_nconf@plt+0x4e938>
  46d180:	ldur	x0, [x29, #-16]
  46d184:	ldr	x1, [sp, #8]
  46d188:	bl	41dc20 <BN_bn2bin@plt>
  46d18c:	str	w0, [sp]
  46d190:	str	wzr, [sp, #4]
  46d194:	ldr	w8, [sp, #4]
  46d198:	ldr	w9, [sp]
  46d19c:	cmp	w8, w9
  46d1a0:	b.ge	46d238 <ASN1_generate_nconf@plt+0x4e938>  // b.tcont
  46d1a4:	ldur	x0, [x29, #-8]
  46d1a8:	ldr	w8, [sp, #4]
  46d1ac:	mov	w9, #0xa                   	// #10
  46d1b0:	sdiv	w10, w8, w9
  46d1b4:	mul	w9, w10, w9
  46d1b8:	subs	w8, w8, w9
  46d1bc:	adrp	x11, 494000 <ASN1_generate_nconf@plt+0x75700>
  46d1c0:	add	x11, x11, #0xfe5
  46d1c4:	adrp	x12, 493000 <ASN1_generate_nconf@plt+0x74700>
  46d1c8:	add	x12, x12, #0xd19
  46d1cc:	cmp	w8, #0x0
  46d1d0:	csel	x1, x12, x11, eq  // eq = none
  46d1d4:	bl	4196e0 <BIO_printf@plt>
  46d1d8:	ldr	w8, [sp, #4]
  46d1dc:	ldr	w9, [sp]
  46d1e0:	subs	w9, w9, #0x1
  46d1e4:	cmp	w8, w9
  46d1e8:	b.ge	46d20c <ASN1_generate_nconf@plt+0x4e90c>  // b.tcont
  46d1ec:	ldur	x0, [x29, #-8]
  46d1f0:	ldr	x8, [sp, #8]
  46d1f4:	ldrsw	x9, [sp, #4]
  46d1f8:	ldrb	w2, [x8, x9]
  46d1fc:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46d200:	add	x1, x1, #0xd23
  46d204:	bl	4196e0 <BIO_printf@plt>
  46d208:	b	46d228 <ASN1_generate_nconf@plt+0x4e928>
  46d20c:	ldur	x0, [x29, #-8]
  46d210:	ldr	x8, [sp, #8]
  46d214:	ldrsw	x9, [sp, #4]
  46d218:	ldrb	w2, [x8, x9]
  46d21c:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  46d220:	add	x1, x1, #0x407
  46d224:	bl	4196e0 <BIO_printf@plt>
  46d228:	ldr	w8, [sp, #4]
  46d22c:	add	w8, w8, #0x1
  46d230:	str	w8, [sp, #4]
  46d234:	b	46d194 <ASN1_generate_nconf@plt+0x4e894>
  46d238:	ldur	x0, [x29, #-8]
  46d23c:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46d240:	add	x1, x1, #0xd2b
  46d244:	bl	4196e0 <BIO_printf@plt>
  46d248:	ldp	x29, x30, [sp, #48]
  46d24c:	add	sp, sp, #0x40
  46d250:	ret
  46d254:	sub	sp, sp, #0x40
  46d258:	stp	x29, x30, [sp, #48]
  46d25c:	add	x29, sp, #0x30
  46d260:	adrp	x8, 493000 <ASN1_generate_nconf@plt+0x74700>
  46d264:	add	x8, x8, #0xd34
  46d268:	stur	x0, [x29, #-8]
  46d26c:	stur	x1, [x29, #-16]
  46d270:	stur	w2, [x29, #-20]
  46d274:	str	x3, [sp, #16]
  46d278:	ldur	x0, [x29, #-8]
  46d27c:	ldur	x2, [x29, #-16]
  46d280:	ldur	w3, [x29, #-20]
  46d284:	mov	x1, x8
  46d288:	bl	4196e0 <BIO_printf@plt>
  46d28c:	str	wzr, [sp, #12]
  46d290:	ldr	w8, [sp, #12]
  46d294:	ldur	w9, [x29, #-20]
  46d298:	cmp	w8, w9
  46d29c:	b.ge	46d328 <ASN1_generate_nconf@plt+0x4ea28>  // b.tcont
  46d2a0:	ldr	w8, [sp, #12]
  46d2a4:	mov	w9, #0xa                   	// #10
  46d2a8:	sdiv	w10, w8, w9
  46d2ac:	mul	w9, w10, w9
  46d2b0:	subs	w8, w8, w9
  46d2b4:	cbnz	w8, 46d2c8 <ASN1_generate_nconf@plt+0x4e9c8>
  46d2b8:	ldur	x0, [x29, #-8]
  46d2bc:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46d2c0:	add	x1, x1, #0xd4d
  46d2c4:	bl	4196e0 <BIO_printf@plt>
  46d2c8:	ldr	w8, [sp, #12]
  46d2cc:	ldur	w9, [x29, #-20]
  46d2d0:	subs	w9, w9, #0x1
  46d2d4:	cmp	w8, w9
  46d2d8:	b.ge	46d2fc <ASN1_generate_nconf@plt+0x4e9fc>  // b.tcont
  46d2dc:	ldur	x0, [x29, #-8]
  46d2e0:	ldr	x8, [sp, #16]
  46d2e4:	ldrsw	x9, [sp, #12]
  46d2e8:	ldrb	w2, [x8, x9]
  46d2ec:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46d2f0:	add	x1, x1, #0xd53
  46d2f4:	bl	4196e0 <BIO_printf@plt>
  46d2f8:	b	46d318 <ASN1_generate_nconf@plt+0x4ea18>
  46d2fc:	ldur	x0, [x29, #-8]
  46d300:	ldr	x8, [sp, #16]
  46d304:	ldrsw	x9, [sp, #12]
  46d308:	ldrb	w2, [x8, x9]
  46d30c:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  46d310:	add	x1, x1, #0x407
  46d314:	bl	4196e0 <BIO_printf@plt>
  46d318:	ldr	w8, [sp, #12]
  46d31c:	add	w8, w8, #0x1
  46d320:	str	w8, [sp, #12]
  46d324:	b	46d290 <ASN1_generate_nconf@plt+0x4e990>
  46d328:	ldur	x0, [x29, #-8]
  46d32c:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46d330:	add	x1, x1, #0xd5c
  46d334:	bl	4196e0 <BIO_printf@plt>
  46d338:	ldp	x29, x30, [sp, #48]
  46d33c:	add	sp, sp, #0x40
  46d340:	ret
  46d344:	sub	sp, sp, #0x60
  46d348:	stp	x29, x30, [sp, #80]
  46d34c:	add	x29, sp, #0x50
  46d350:	stur	x0, [x29, #-16]
  46d354:	stur	x1, [x29, #-24]
  46d358:	stur	w2, [x29, #-28]
  46d35c:	stur	w3, [x29, #-32]
  46d360:	bl	41ad70 <X509_STORE_new@plt>
  46d364:	str	x0, [sp, #40]
  46d368:	ldr	x8, [sp, #40]
  46d36c:	cbnz	x8, 46d374 <ASN1_generate_nconf@plt+0x4ea74>
  46d370:	b	46d4d4 <ASN1_generate_nconf@plt+0x4ebd4>
  46d374:	ldur	x8, [x29, #-16]
  46d378:	cbnz	x8, 46d384 <ASN1_generate_nconf@plt+0x4ea84>
  46d37c:	ldur	w8, [x29, #-28]
  46d380:	cbnz	w8, 46d41c <ASN1_generate_nconf@plt+0x4eb1c>
  46d384:	ldr	x0, [sp, #40]
  46d388:	str	x0, [sp, #24]
  46d38c:	bl	41b140 <X509_LOOKUP_file@plt>
  46d390:	ldr	x8, [sp, #24]
  46d394:	str	x0, [sp, #16]
  46d398:	mov	x0, x8
  46d39c:	ldr	x1, [sp, #16]
  46d3a0:	bl	41c6f0 <X509_STORE_add_lookup@plt>
  46d3a4:	str	x0, [sp, #32]
  46d3a8:	ldr	x8, [sp, #32]
  46d3ac:	cbnz	x8, 46d3b4 <ASN1_generate_nconf@plt+0x4eab4>
  46d3b0:	b	46d4d4 <ASN1_generate_nconf@plt+0x4ebd4>
  46d3b4:	ldur	x8, [x29, #-16]
  46d3b8:	cbz	x8, 46d400 <ASN1_generate_nconf@plt+0x4eb00>
  46d3bc:	ldr	x0, [sp, #32]
  46d3c0:	ldur	x2, [x29, #-16]
  46d3c4:	mov	w1, #0x1                   	// #1
  46d3c8:	mov	x3, #0x1                   	// #1
  46d3cc:	mov	x8, xzr
  46d3d0:	mov	x4, x8
  46d3d4:	bl	41a3e0 <X509_LOOKUP_ctrl@plt>
  46d3d8:	cbnz	w0, 46d3fc <ASN1_generate_nconf@plt+0x4eafc>
  46d3dc:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46d3e0:	ldr	x8, [x8, #4024]
  46d3e4:	ldr	x0, [x8]
  46d3e8:	ldur	x2, [x29, #-16]
  46d3ec:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  46d3f0:	add	x1, x1, #0x558
  46d3f4:	bl	4196e0 <BIO_printf@plt>
  46d3f8:	b	46d4d4 <ASN1_generate_nconf@plt+0x4ebd4>
  46d3fc:	b	46d41c <ASN1_generate_nconf@plt+0x4eb1c>
  46d400:	ldr	x0, [sp, #32]
  46d404:	mov	w1, #0x1                   	// #1
  46d408:	mov	x8, xzr
  46d40c:	mov	x2, x8
  46d410:	mov	x3, #0x3                   	// #3
  46d414:	mov	x4, x8
  46d418:	bl	41a3e0 <X509_LOOKUP_ctrl@plt>
  46d41c:	ldur	x8, [x29, #-24]
  46d420:	cbnz	x8, 46d42c <ASN1_generate_nconf@plt+0x4eb2c>
  46d424:	ldur	w8, [x29, #-32]
  46d428:	cbnz	w8, 46d4c4 <ASN1_generate_nconf@plt+0x4ebc4>
  46d42c:	ldr	x0, [sp, #40]
  46d430:	str	x0, [sp, #8]
  46d434:	bl	41c240 <X509_LOOKUP_hash_dir@plt>
  46d438:	ldr	x8, [sp, #8]
  46d43c:	str	x0, [sp]
  46d440:	mov	x0, x8
  46d444:	ldr	x1, [sp]
  46d448:	bl	41c6f0 <X509_STORE_add_lookup@plt>
  46d44c:	str	x0, [sp, #32]
  46d450:	ldr	x8, [sp, #32]
  46d454:	cbnz	x8, 46d45c <ASN1_generate_nconf@plt+0x4eb5c>
  46d458:	b	46d4d4 <ASN1_generate_nconf@plt+0x4ebd4>
  46d45c:	ldur	x8, [x29, #-24]
  46d460:	cbz	x8, 46d4a8 <ASN1_generate_nconf@plt+0x4eba8>
  46d464:	ldr	x0, [sp, #32]
  46d468:	ldur	x2, [x29, #-24]
  46d46c:	mov	w1, #0x2                   	// #2
  46d470:	mov	x3, #0x1                   	// #1
  46d474:	mov	x8, xzr
  46d478:	mov	x4, x8
  46d47c:	bl	41a3e0 <X509_LOOKUP_ctrl@plt>
  46d480:	cbnz	w0, 46d4a4 <ASN1_generate_nconf@plt+0x4eba4>
  46d484:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46d488:	ldr	x8, [x8, #4024]
  46d48c:	ldr	x0, [x8]
  46d490:	ldur	x2, [x29, #-24]
  46d494:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  46d498:	add	x1, x1, #0x53c
  46d49c:	bl	4196e0 <BIO_printf@plt>
  46d4a0:	b	46d4d4 <ASN1_generate_nconf@plt+0x4ebd4>
  46d4a4:	b	46d4c4 <ASN1_generate_nconf@plt+0x4ebc4>
  46d4a8:	ldr	x0, [sp, #32]
  46d4ac:	mov	w1, #0x2                   	// #2
  46d4b0:	mov	x8, xzr
  46d4b4:	mov	x2, x8
  46d4b8:	mov	x3, #0x3                   	// #3
  46d4bc:	mov	x4, x8
  46d4c0:	bl	41a3e0 <X509_LOOKUP_ctrl@plt>
  46d4c4:	bl	41a250 <ERR_clear_error@plt>
  46d4c8:	ldr	x8, [sp, #40]
  46d4cc:	stur	x8, [x29, #-8]
  46d4d0:	b	46d4e4 <ASN1_generate_nconf@plt+0x4ebe4>
  46d4d4:	ldr	x0, [sp, #40]
  46d4d8:	bl	41db70 <X509_STORE_free@plt>
  46d4dc:	mov	x8, xzr
  46d4e0:	stur	x8, [x29, #-8]
  46d4e4:	ldur	x0, [x29, #-8]
  46d4e8:	ldp	x29, x30, [sp, #80]
  46d4ec:	add	sp, sp, #0x60
  46d4f0:	ret
  46d4f4:	sub	sp, sp, #0x50
  46d4f8:	stp	x29, x30, [sp, #64]
  46d4fc:	add	x29, sp, #0x40
  46d500:	mov	x8, xzr
  46d504:	adrp	x9, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46d508:	ldr	x9, [x9, #4024]
  46d50c:	stur	x0, [x29, #-16]
  46d510:	stur	w1, [x29, #-20]
  46d514:	str	x8, [sp, #32]
  46d518:	ldur	x8, [x29, #-16]
  46d51c:	str	x9, [sp, #24]
  46d520:	cbz	x8, 46d684 <ASN1_generate_nconf@plt+0x4ed84>
  46d524:	ldur	x0, [x29, #-16]
  46d528:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46d52c:	add	x1, x1, #0xd61
  46d530:	bl	41d200 <strcmp@plt>
  46d534:	cbnz	w0, 46d55c <ASN1_generate_nconf@plt+0x4ec5c>
  46d538:	ldr	x8, [sp, #24]
  46d53c:	ldr	x0, [x8]
  46d540:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46d544:	add	x1, x1, #0xd66
  46d548:	bl	4196e0 <BIO_printf@plt>
  46d54c:	bl	41d690 <ENGINE_register_all_complete@plt>
  46d550:	mov	x8, xzr
  46d554:	stur	x8, [x29, #-8]
  46d558:	b	46d68c <ASN1_generate_nconf@plt+0x4ed8c>
  46d55c:	ldur	x0, [x29, #-16]
  46d560:	bl	41d860 <ENGINE_by_id@plt>
  46d564:	str	x0, [sp, #32]
  46d568:	cbnz	x0, 46d5b0 <ASN1_generate_nconf@plt+0x4ecb0>
  46d56c:	ldur	x0, [x29, #-16]
  46d570:	bl	46d69c <ASN1_generate_nconf@plt+0x4ed9c>
  46d574:	str	x0, [sp, #32]
  46d578:	cbnz	x0, 46d5b0 <ASN1_generate_nconf@plt+0x4ecb0>
  46d57c:	ldr	x8, [sp, #24]
  46d580:	ldr	x0, [x8]
  46d584:	ldur	x2, [x29, #-16]
  46d588:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46d58c:	add	x1, x1, #0xd84
  46d590:	bl	4196e0 <BIO_printf@plt>
  46d594:	ldr	x8, [sp, #24]
  46d598:	ldr	x9, [x8]
  46d59c:	mov	x0, x9
  46d5a0:	bl	41e780 <ERR_print_errors@plt>
  46d5a4:	mov	x8, xzr
  46d5a8:	stur	x8, [x29, #-8]
  46d5ac:	b	46d68c <ASN1_generate_nconf@plt+0x4ed8c>
  46d5b0:	ldur	w8, [x29, #-20]
  46d5b4:	cbz	w8, 46d5d8 <ASN1_generate_nconf@plt+0x4ecd8>
  46d5b8:	ldr	x0, [sp, #32]
  46d5bc:	ldr	x8, [sp, #24]
  46d5c0:	ldr	x3, [x8]
  46d5c4:	mov	w1, #0x1                   	// #1
  46d5c8:	mov	x9, xzr
  46d5cc:	mov	x2, x9
  46d5d0:	mov	x4, x9
  46d5d4:	bl	41b8b0 <ENGINE_ctrl@plt>
  46d5d8:	ldr	x0, [sp, #32]
  46d5dc:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46d5e0:	add	x8, x8, #0x2a0
  46d5e4:	ldr	x3, [x8]
  46d5e8:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46d5ec:	add	x1, x1, #0xd99
  46d5f0:	mov	x8, xzr
  46d5f4:	mov	x2, x8
  46d5f8:	mov	x4, x8
  46d5fc:	mov	w5, #0x1                   	// #1
  46d600:	bl	41ab40 <ENGINE_ctrl_cmd@plt>
  46d604:	ldr	x8, [sp, #32]
  46d608:	mov	x0, x8
  46d60c:	mov	w1, #0xffff                	// #65535
  46d610:	bl	41c890 <ENGINE_set_default@plt>
  46d614:	cbnz	w0, 46d650 <ASN1_generate_nconf@plt+0x4ed50>
  46d618:	ldr	x8, [sp, #24]
  46d61c:	ldr	x0, [x8]
  46d620:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46d624:	add	x1, x1, #0xdac
  46d628:	bl	4196e0 <BIO_printf@plt>
  46d62c:	ldr	x8, [sp, #24]
  46d630:	ldr	x9, [x8]
  46d634:	mov	x0, x9
  46d638:	bl	41e780 <ERR_print_errors@plt>
  46d63c:	ldr	x0, [sp, #32]
  46d640:	bl	41c8f0 <ENGINE_free@plt>
  46d644:	mov	x8, xzr
  46d648:	stur	x8, [x29, #-8]
  46d64c:	b	46d68c <ASN1_generate_nconf@plt+0x4ed8c>
  46d650:	ldr	x8, [sp, #24]
  46d654:	ldr	x0, [x8]
  46d658:	ldr	x9, [sp, #32]
  46d65c:	str	x0, [sp, #16]
  46d660:	mov	x0, x9
  46d664:	bl	419620 <ENGINE_get_id@plt>
  46d668:	ldr	x8, [sp, #16]
  46d66c:	str	x0, [sp, #8]
  46d670:	mov	x0, x8
  46d674:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46d678:	add	x1, x1, #0xdc3
  46d67c:	ldr	x2, [sp, #8]
  46d680:	bl	4196e0 <BIO_printf@plt>
  46d684:	ldr	x8, [sp, #32]
  46d688:	stur	x8, [x29, #-8]
  46d68c:	ldur	x0, [x29, #-8]
  46d690:	ldp	x29, x30, [sp, #64]
  46d694:	add	sp, sp, #0x50
  46d698:	ret
  46d69c:	sub	sp, sp, #0x20
  46d6a0:	stp	x29, x30, [sp, #16]
  46d6a4:	add	x29, sp, #0x10
  46d6a8:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  46d6ac:	add	x8, x8, #0x2b4
  46d6b0:	str	x0, [sp, #8]
  46d6b4:	mov	x0, x8
  46d6b8:	bl	41d860 <ENGINE_by_id@plt>
  46d6bc:	str	x0, [sp]
  46d6c0:	ldr	x8, [sp]
  46d6c4:	cbz	x8, 46d71c <ASN1_generate_nconf@plt+0x4ee1c>
  46d6c8:	ldr	x0, [sp]
  46d6cc:	ldr	x2, [sp, #8]
  46d6d0:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46d6d4:	add	x1, x1, #0x2bc
  46d6d8:	mov	w8, wzr
  46d6dc:	mov	w3, w8
  46d6e0:	bl	41dae0 <ENGINE_ctrl_cmd_string@plt>
  46d6e4:	cbz	w0, 46d70c <ASN1_generate_nconf@plt+0x4ee0c>
  46d6e8:	ldr	x0, [sp]
  46d6ec:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46d6f0:	add	x1, x1, #0x2c4
  46d6f4:	mov	x8, xzr
  46d6f8:	mov	x2, x8
  46d6fc:	mov	w9, wzr
  46d700:	mov	w3, w9
  46d704:	bl	41dae0 <ENGINE_ctrl_cmd_string@plt>
  46d708:	cbnz	w0, 46d71c <ASN1_generate_nconf@plt+0x4ee1c>
  46d70c:	ldr	x0, [sp]
  46d710:	bl	41c8f0 <ENGINE_free@plt>
  46d714:	mov	x8, xzr
  46d718:	str	x8, [sp]
  46d71c:	ldr	x0, [sp]
  46d720:	ldp	x29, x30, [sp, #16]
  46d724:	add	sp, sp, #0x20
  46d728:	ret
  46d72c:	sub	sp, sp, #0x20
  46d730:	stp	x29, x30, [sp, #16]
  46d734:	add	x29, sp, #0x10
  46d738:	str	x0, [sp, #8]
  46d73c:	ldr	x8, [sp, #8]
  46d740:	cbz	x8, 46d74c <ASN1_generate_nconf@plt+0x4ee4c>
  46d744:	ldr	x0, [sp, #8]
  46d748:	bl	41c8f0 <ENGINE_free@plt>
  46d74c:	ldp	x29, x30, [sp, #16]
  46d750:	add	sp, sp, #0x20
  46d754:	ret
  46d758:	sub	sp, sp, #0x20
  46d75c:	stp	x29, x30, [sp, #16]
  46d760:	add	x29, sp, #0x10
  46d764:	str	x0, [sp, #8]
  46d768:	str	x1, [sp]
  46d76c:	ldr	x8, [sp, #8]
  46d770:	ldr	x0, [x8, #40]
  46d774:	ldr	x8, [sp]
  46d778:	ldr	x1, [x8, #40]
  46d77c:	bl	41d200 <strcmp@plt>
  46d780:	ldp	x29, x30, [sp, #16]
  46d784:	add	sp, sp, #0x20
  46d788:	ret
  46d78c:	stp	x29, x30, [sp, #-32]!
  46d790:	str	x28, [sp, #16]
  46d794:	mov	x29, sp
  46d798:	sub	sp, sp, #0x440
  46d79c:	mov	x8, xzr
  46d7a0:	adrp	x9, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46d7a4:	ldr	x9, [x9, #4024]
  46d7a8:	stur	x0, [x29, #-8]
  46d7ac:	stur	w1, [x29, #-12]
  46d7b0:	stur	x2, [x29, #-24]
  46d7b4:	stur	x8, [x29, #-32]
  46d7b8:	stur	x8, [x29, #-40]
  46d7bc:	str	x8, [sp, #16]
  46d7c0:	str	x9, [sp, #8]
  46d7c4:	bl	41b900 <ASN1_INTEGER_new@plt>
  46d7c8:	str	x0, [sp, #16]
  46d7cc:	ldr	x8, [sp, #16]
  46d7d0:	cbnz	x8, 46d7d8 <ASN1_generate_nconf@plt+0x4eed8>
  46d7d4:	b	46d8d0 <ASN1_generate_nconf@plt+0x4efd0>
  46d7d8:	ldur	x0, [x29, #-8]
  46d7dc:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  46d7e0:	add	x1, x1, #0x45a
  46d7e4:	bl	41b160 <BIO_new_file@plt>
  46d7e8:	stur	x0, [x29, #-32]
  46d7ec:	ldur	x8, [x29, #-32]
  46d7f0:	cbnz	x8, 46d844 <ASN1_generate_nconf@plt+0x4ef44>
  46d7f4:	ldur	w8, [x29, #-12]
  46d7f8:	cbnz	w8, 46d808 <ASN1_generate_nconf@plt+0x4ef08>
  46d7fc:	ldur	x0, [x29, #-8]
  46d800:	bl	41be30 <perror@plt>
  46d804:	b	46d8d0 <ASN1_generate_nconf@plt+0x4efd0>
  46d808:	bl	41a250 <ERR_clear_error@plt>
  46d80c:	bl	41c1e0 <BN_new@plt>
  46d810:	stur	x0, [x29, #-40]
  46d814:	ldur	x8, [x29, #-40]
  46d818:	cbz	x8, 46d82c <ASN1_generate_nconf@plt+0x4ef2c>
  46d81c:	ldur	x0, [x29, #-40]
  46d820:	ldr	x1, [sp, #16]
  46d824:	bl	46d8f8 <ASN1_generate_nconf@plt+0x4eff8>
  46d828:	cbnz	w0, 46d840 <ASN1_generate_nconf@plt+0x4ef40>
  46d82c:	ldr	x8, [sp, #8]
  46d830:	ldr	x0, [x8]
  46d834:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46d838:	add	x1, x1, #0x936
  46d83c:	bl	4196e0 <BIO_printf@plt>
  46d840:	b	46d8ac <ASN1_generate_nconf@plt+0x4efac>
  46d844:	ldur	x0, [x29, #-32]
  46d848:	ldr	x1, [sp, #16]
  46d84c:	add	x2, sp, #0x18
  46d850:	mov	w3, #0x400                 	// #1024
  46d854:	bl	41d110 <a2i_ASN1_INTEGER@plt>
  46d858:	cbnz	w0, 46d878 <ASN1_generate_nconf@plt+0x4ef78>
  46d85c:	ldr	x8, [sp, #8]
  46d860:	ldr	x0, [x8]
  46d864:	ldur	x2, [x29, #-8]
  46d868:	adrp	x1, 491000 <ASN1_generate_nconf@plt+0x72700>
  46d86c:	add	x1, x1, #0x4cb
  46d870:	bl	4196e0 <BIO_printf@plt>
  46d874:	b	46d8d0 <ASN1_generate_nconf@plt+0x4efd0>
  46d878:	ldr	x0, [sp, #16]
  46d87c:	mov	x8, xzr
  46d880:	mov	x1, x8
  46d884:	bl	41aa30 <ASN1_INTEGER_to_BN@plt>
  46d888:	stur	x0, [x29, #-40]
  46d88c:	ldur	x8, [x29, #-40]
  46d890:	cbnz	x8, 46d8ac <ASN1_generate_nconf@plt+0x4efac>
  46d894:	ldr	x8, [sp, #8]
  46d898:	ldr	x0, [x8]
  46d89c:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46d8a0:	add	x1, x1, #0xdd5
  46d8a4:	bl	4196e0 <BIO_printf@plt>
  46d8a8:	b	46d8d0 <ASN1_generate_nconf@plt+0x4efd0>
  46d8ac:	ldur	x8, [x29, #-40]
  46d8b0:	cbz	x8, 46d8d0 <ASN1_generate_nconf@plt+0x4efd0>
  46d8b4:	ldur	x8, [x29, #-24]
  46d8b8:	cbz	x8, 46d8d0 <ASN1_generate_nconf@plt+0x4efd0>
  46d8bc:	ldr	x8, [sp, #16]
  46d8c0:	ldur	x9, [x29, #-24]
  46d8c4:	str	x8, [x9]
  46d8c8:	mov	x8, xzr
  46d8cc:	str	x8, [sp, #16]
  46d8d0:	ldur	x0, [x29, #-32]
  46d8d4:	bl	41de90 <BIO_free@plt>
  46d8d8:	ldr	x8, [sp, #16]
  46d8dc:	mov	x0, x8
  46d8e0:	bl	41b7a0 <ASN1_INTEGER_free@plt>
  46d8e4:	ldur	x0, [x29, #-40]
  46d8e8:	add	sp, sp, #0x440
  46d8ec:	ldr	x28, [sp, #16]
  46d8f0:	ldp	x29, x30, [sp], #32
  46d8f4:	ret
  46d8f8:	sub	sp, sp, #0x40
  46d8fc:	stp	x29, x30, [sp, #48]
  46d900:	add	x29, sp, #0x30
  46d904:	stur	x0, [x29, #-16]
  46d908:	str	x1, [sp, #24]
  46d90c:	str	wzr, [sp, #12]
  46d910:	ldur	x8, [x29, #-16]
  46d914:	cbnz	x8, 46d924 <ASN1_generate_nconf@plt+0x4f024>
  46d918:	bl	41c1e0 <BN_new@plt>
  46d91c:	str	x0, [sp]
  46d920:	b	46d92c <ASN1_generate_nconf@plt+0x4f02c>
  46d924:	ldur	x8, [x29, #-16]
  46d928:	str	x8, [sp]
  46d92c:	ldr	x8, [sp]
  46d930:	str	x8, [sp, #16]
  46d934:	ldr	x8, [sp, #16]
  46d938:	cbnz	x8, 46d944 <ASN1_generate_nconf@plt+0x4f044>
  46d93c:	stur	wzr, [x29, #-4]
  46d940:	b	46d9a8 <ASN1_generate_nconf@plt+0x4f0a8>
  46d944:	ldr	x0, [sp, #16]
  46d948:	mov	w1, #0x9f                  	// #159
  46d94c:	mov	w2, #0xffffffff            	// #-1
  46d950:	mov	w8, wzr
  46d954:	mov	w3, w8
  46d958:	bl	41d0d0 <BN_rand@plt>
  46d95c:	cbnz	w0, 46d964 <ASN1_generate_nconf@plt+0x4f064>
  46d960:	b	46d988 <ASN1_generate_nconf@plt+0x4f088>
  46d964:	ldr	x8, [sp, #24]
  46d968:	cbz	x8, 46d980 <ASN1_generate_nconf@plt+0x4f080>
  46d96c:	ldr	x0, [sp, #16]
  46d970:	ldr	x1, [sp, #24]
  46d974:	bl	41bb80 <BN_to_ASN1_INTEGER@plt>
  46d978:	cbnz	x0, 46d980 <ASN1_generate_nconf@plt+0x4f080>
  46d97c:	b	46d988 <ASN1_generate_nconf@plt+0x4f088>
  46d980:	mov	w8, #0x1                   	// #1
  46d984:	str	w8, [sp, #12]
  46d988:	ldr	x8, [sp, #16]
  46d98c:	ldur	x9, [x29, #-16]
  46d990:	cmp	x8, x9
  46d994:	b.eq	46d9a0 <ASN1_generate_nconf@plt+0x4f0a0>  // b.none
  46d998:	ldr	x0, [sp, #16]
  46d99c:	bl	41e800 <BN_free@plt>
  46d9a0:	ldr	w8, [sp, #12]
  46d9a4:	stur	w8, [x29, #-4]
  46d9a8:	ldur	w0, [x29, #-4]
  46d9ac:	ldp	x29, x30, [sp, #48]
  46d9b0:	add	sp, sp, #0x40
  46d9b4:	ret
  46d9b8:	sub	sp, sp, #0x180
  46d9bc:	stp	x29, x30, [sp, #352]
  46d9c0:	str	x28, [sp, #368]
  46d9c4:	add	x29, sp, #0x160
  46d9c8:	sub	x8, x29, #0x20
  46d9cc:	mov	x9, xzr
  46d9d0:	adrp	x10, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46d9d4:	ldr	x10, [x10, #4024]
  46d9d8:	str	x0, [x8, #24]
  46d9dc:	str	x1, [x8, #16]
  46d9e0:	str	x2, [x8, #8]
  46d9e4:	str	x3, [x8]
  46d9e8:	str	x9, [sp, #56]
  46d9ec:	str	wzr, [sp, #52]
  46d9f0:	str	x9, [sp, #40]
  46d9f4:	ldr	x9, [x8, #16]
  46d9f8:	str	x8, [sp, #24]
  46d9fc:	str	x10, [sp, #16]
  46da00:	cbnz	x9, 46da18 <ASN1_generate_nconf@plt+0x4f118>
  46da04:	ldr	x8, [sp, #24]
  46da08:	ldr	x0, [x8, #24]
  46da0c:	bl	41e3c0 <strlen@plt>
  46da10:	str	w0, [sp, #36]
  46da14:	b	46da48 <ASN1_generate_nconf@plt+0x4f148>
  46da18:	ldr	x8, [sp, #24]
  46da1c:	ldr	x0, [x8, #24]
  46da20:	bl	41e3c0 <strlen@plt>
  46da24:	ldr	x8, [sp, #24]
  46da28:	ldr	x9, [x8, #16]
  46da2c:	str	x0, [sp, #8]
  46da30:	mov	x0, x9
  46da34:	bl	41e3c0 <strlen@plt>
  46da38:	ldr	x8, [sp, #8]
  46da3c:	add	x9, x8, x0
  46da40:	add	x9, x9, #0x1
  46da44:	str	w9, [sp, #36]
  46da48:	ldr	w8, [sp, #36]
  46da4c:	cmp	w8, #0x100
  46da50:	b.lt	46da6c <ASN1_generate_nconf@plt+0x4f16c>  // b.tstop
  46da54:	ldr	x8, [sp, #16]
  46da58:	ldr	x0, [x8]
  46da5c:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  46da60:	add	x1, x1, #0x94a
  46da64:	bl	4196e0 <BIO_printf@plt>
  46da68:	b	46db60 <ASN1_generate_nconf@plt+0x4f260>
  46da6c:	ldr	x8, [sp, #24]
  46da70:	ldr	x9, [x8, #16]
  46da74:	cbnz	x9, 46da90 <ASN1_generate_nconf@plt+0x4f190>
  46da78:	ldr	x8, [sp, #24]
  46da7c:	ldr	x1, [x8, #24]
  46da80:	add	x0, sp, #0x40
  46da84:	mov	x2, #0x100                 	// #256
  46da88:	bl	41e130 <OPENSSL_strlcpy@plt>
  46da8c:	b	46dab4 <ASN1_generate_nconf@plt+0x4f1b4>
  46da90:	ldr	x8, [sp, #24]
  46da94:	ldr	x3, [x8, #24]
  46da98:	ldr	x4, [x8, #16]
  46da9c:	add	x0, sp, #0x40
  46daa0:	mov	x1, #0x100                 	// #256
  46daa4:	adrp	x2, 493000 <ASN1_generate_nconf@plt+0x74700>
  46daa8:	add	x2, x2, #0xe01
  46daac:	bl	41d170 <BIO_snprintf@plt>
  46dab0:	str	w0, [sp, #36]
  46dab4:	add	x0, sp, #0x40
  46dab8:	adrp	x1, 486000 <ASN1_generate_nconf@plt+0x67700>
  46dabc:	add	x1, x1, #0x29f
  46dac0:	bl	41b160 <BIO_new_file@plt>
  46dac4:	str	x0, [sp, #56]
  46dac8:	ldr	x8, [sp, #56]
  46dacc:	cbnz	x8, 46dae0 <ASN1_generate_nconf@plt+0x4f1e0>
  46dad0:	ldr	x8, [sp, #16]
  46dad4:	ldr	x0, [x8]
  46dad8:	bl	41e780 <ERR_print_errors@plt>
  46dadc:	b	46db60 <ASN1_generate_nconf@plt+0x4f260>
  46dae0:	ldr	x8, [sp, #24]
  46dae4:	ldr	x0, [x8, #8]
  46dae8:	mov	x9, xzr
  46daec:	mov	x1, x9
  46daf0:	bl	41bb80 <BN_to_ASN1_INTEGER@plt>
  46daf4:	str	x0, [sp, #40]
  46daf8:	cbnz	x0, 46db14 <ASN1_generate_nconf@plt+0x4f214>
  46dafc:	ldr	x8, [sp, #16]
  46db00:	ldr	x0, [x8]
  46db04:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46db08:	add	x1, x1, #0xe07
  46db0c:	bl	4196e0 <BIO_printf@plt>
  46db10:	b	46db60 <ASN1_generate_nconf@plt+0x4f260>
  46db14:	ldr	x0, [sp, #56]
  46db18:	ldr	x1, [sp, #40]
  46db1c:	bl	41c630 <i2a_ASN1_INTEGER@plt>
  46db20:	ldr	x8, [sp, #56]
  46db24:	mov	x0, x8
  46db28:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  46db2c:	add	x1, x1, #0xec1
  46db30:	bl	41a930 <BIO_puts@plt>
  46db34:	mov	w9, #0x1                   	// #1
  46db38:	str	w9, [sp, #52]
  46db3c:	ldr	x8, [sp, #24]
  46db40:	ldr	x10, [x8]
  46db44:	cbz	x10, 46db60 <ASN1_generate_nconf@plt+0x4f260>
  46db48:	ldr	x8, [sp, #40]
  46db4c:	ldr	x9, [sp, #24]
  46db50:	ldr	x10, [x9]
  46db54:	str	x8, [x10]
  46db58:	mov	x8, xzr
  46db5c:	str	x8, [sp, #40]
  46db60:	ldr	x0, [sp, #56]
  46db64:	bl	41cde0 <BIO_free_all@plt>
  46db68:	ldr	x0, [sp, #40]
  46db6c:	bl	41b7a0 <ASN1_INTEGER_free@plt>
  46db70:	ldr	w0, [sp, #52]
  46db74:	ldr	x28, [sp, #368]
  46db78:	ldp	x29, x30, [sp, #352]
  46db7c:	add	sp, sp, #0x180
  46db80:	ret
  46db84:	stp	x29, x30, [sp, #-32]!
  46db88:	str	x28, [sp, #16]
  46db8c:	mov	x29, sp
  46db90:	sub	sp, sp, #0x260
  46db94:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46db98:	ldr	x8, [x8, #4024]
  46db9c:	stur	x0, [x29, #-16]
  46dba0:	stur	x1, [x29, #-24]
  46dba4:	stur	x2, [x29, #-32]
  46dba8:	ldur	x0, [x29, #-16]
  46dbac:	str	x8, [sp, #48]
  46dbb0:	bl	41e3c0 <strlen@plt>
  46dbb4:	ldur	x8, [x29, #-32]
  46dbb8:	str	x0, [sp, #40]
  46dbbc:	mov	x0, x8
  46dbc0:	bl	41e3c0 <strlen@plt>
  46dbc4:	ldr	x8, [sp, #40]
  46dbc8:	add	x9, x8, x0
  46dbcc:	str	w9, [sp, #60]
  46dbd0:	ldur	x0, [x29, #-16]
  46dbd4:	bl	41e3c0 <strlen@plt>
  46dbd8:	ldur	x8, [x29, #-24]
  46dbdc:	str	x0, [sp, #32]
  46dbe0:	mov	x0, x8
  46dbe4:	bl	41e3c0 <strlen@plt>
  46dbe8:	ldr	x8, [sp, #32]
  46dbec:	add	x10, x8, x0
  46dbf0:	str	w10, [sp, #56]
  46dbf4:	ldr	w9, [sp, #60]
  46dbf8:	ldr	w10, [sp, #56]
  46dbfc:	cmp	w9, w10
  46dc00:	b.le	46dc0c <ASN1_generate_nconf@plt+0x4f30c>
  46dc04:	ldr	w8, [sp, #60]
  46dc08:	str	w8, [sp, #56]
  46dc0c:	ldr	w8, [sp, #56]
  46dc10:	add	w8, w8, #0x1
  46dc14:	cmp	w8, #0x100
  46dc18:	b.lt	46dc34 <ASN1_generate_nconf@plt+0x4f334>  // b.tstop
  46dc1c:	ldr	x8, [sp, #48]
  46dc20:	ldr	x0, [x8]
  46dc24:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  46dc28:	add	x1, x1, #0x94a
  46dc2c:	bl	4196e0 <BIO_printf@plt>
  46dc30:	b	46dd68 <ASN1_generate_nconf@plt+0x4f468>
  46dc34:	ldur	x3, [x29, #-16]
  46dc38:	ldur	x4, [x29, #-24]
  46dc3c:	add	x8, sp, #0x40
  46dc40:	mov	x0, x8
  46dc44:	mov	x9, #0x100                 	// #256
  46dc48:	mov	x1, x9
  46dc4c:	adrp	x10, 493000 <ASN1_generate_nconf@plt+0x74700>
  46dc50:	add	x10, x10, #0xe01
  46dc54:	mov	x2, x10
  46dc58:	str	x8, [sp, #24]
  46dc5c:	str	x9, [sp, #16]
  46dc60:	str	x10, [sp, #8]
  46dc64:	bl	41d170 <BIO_snprintf@plt>
  46dc68:	str	w0, [sp, #56]
  46dc6c:	ldr	x8, [sp, #24]
  46dc70:	add	x0, x8, #0x100
  46dc74:	ldur	x3, [x29, #-16]
  46dc78:	ldur	x4, [x29, #-32]
  46dc7c:	ldr	x1, [sp, #16]
  46dc80:	ldr	x2, [sp, #8]
  46dc84:	bl	41d170 <BIO_snprintf@plt>
  46dc88:	str	w0, [sp, #56]
  46dc8c:	ldur	x0, [x29, #-16]
  46dc90:	ldr	x8, [sp, #24]
  46dc94:	add	x1, x8, #0x100
  46dc98:	bl	41a0e0 <rename@plt>
  46dc9c:	cmp	w0, #0x0
  46dca0:	cset	w11, ge  // ge = tcont
  46dca4:	tbnz	w11, #0, 46dcfc <ASN1_generate_nconf@plt+0x4f3fc>
  46dca8:	bl	41bc50 <__errno_location@plt>
  46dcac:	ldr	w8, [x0]
  46dcb0:	cmp	w8, #0x2
  46dcb4:	b.eq	46dcfc <ASN1_generate_nconf@plt+0x4f3fc>  // b.none
  46dcb8:	bl	41bc50 <__errno_location@plt>
  46dcbc:	ldr	w8, [x0]
  46dcc0:	cmp	w8, #0x14
  46dcc4:	b.eq	46dcfc <ASN1_generate_nconf@plt+0x4f3fc>  // b.none
  46dcc8:	ldr	x8, [sp, #48]
  46dccc:	ldr	x0, [x8]
  46dcd0:	ldur	x2, [x29, #-16]
  46dcd4:	add	x9, sp, #0x40
  46dcd8:	add	x3, x9, #0x100
  46dcdc:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46dce0:	add	x1, x1, #0xe30
  46dce4:	bl	4196e0 <BIO_printf@plt>
  46dce8:	adrp	x8, 478000 <ASN1_generate_nconf@plt+0x59700>
  46dcec:	add	x8, x8, #0x15c
  46dcf0:	mov	x0, x8
  46dcf4:	bl	41be30 <perror@plt>
  46dcf8:	b	46dd68 <ASN1_generate_nconf@plt+0x4f468>
  46dcfc:	ldur	x1, [x29, #-16]
  46dd00:	add	x0, sp, #0x40
  46dd04:	bl	41a0e0 <rename@plt>
  46dd08:	cmp	w0, #0x0
  46dd0c:	cset	w8, ge  // ge = tcont
  46dd10:	tbnz	w8, #0, 46dd5c <ASN1_generate_nconf@plt+0x4f45c>
  46dd14:	ldr	x8, [sp, #48]
  46dd18:	ldr	x0, [x8]
  46dd1c:	ldur	x3, [x29, #-16]
  46dd20:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46dd24:	add	x1, x1, #0xe30
  46dd28:	add	x9, sp, #0x40
  46dd2c:	mov	x2, x9
  46dd30:	str	x9, [sp]
  46dd34:	bl	4196e0 <BIO_printf@plt>
  46dd38:	adrp	x8, 478000 <ASN1_generate_nconf@plt+0x59700>
  46dd3c:	add	x8, x8, #0x15c
  46dd40:	mov	x0, x8
  46dd44:	bl	41be30 <perror@plt>
  46dd48:	ldr	x8, [sp]
  46dd4c:	add	x0, x8, #0x100
  46dd50:	ldur	x1, [x29, #-16]
  46dd54:	bl	41a0e0 <rename@plt>
  46dd58:	b	46dd68 <ASN1_generate_nconf@plt+0x4f468>
  46dd5c:	mov	w8, #0x1                   	// #1
  46dd60:	stur	w8, [x29, #-4]
  46dd64:	b	46dd6c <ASN1_generate_nconf@plt+0x4f46c>
  46dd68:	stur	wzr, [x29, #-4]
  46dd6c:	ldur	w0, [x29, #-4]
  46dd70:	add	sp, sp, #0x260
  46dd74:	ldr	x28, [sp, #16]
  46dd78:	ldp	x29, x30, [sp], #32
  46dd7c:	ret
  46dd80:	sub	sp, sp, #0x1f0
  46dd84:	stp	x29, x30, [sp, #464]
  46dd88:	str	x28, [sp, #480]
  46dd8c:	add	x29, sp, #0x1d0
  46dd90:	mov	x8, xzr
  46dd94:	adrp	x9, 483000 <ASN1_generate_nconf@plt+0x64700>
  46dd98:	add	x9, x9, #0x45a
  46dd9c:	stur	x0, [x29, #-8]
  46dda0:	stur	x1, [x29, #-16]
  46dda4:	stur	x8, [x29, #-24]
  46dda8:	stur	x8, [x29, #-32]
  46ddac:	stur	x8, [x29, #-48]
  46ddb0:	ldur	x0, [x29, #-8]
  46ddb4:	mov	x1, x9
  46ddb8:	bl	41b160 <BIO_new_file@plt>
  46ddbc:	stur	x0, [x29, #-40]
  46ddc0:	ldur	x8, [x29, #-40]
  46ddc4:	cbnz	x8, 46dddc <ASN1_generate_nconf@plt+0x4f4dc>
  46ddc8:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46ddcc:	ldr	x8, [x8, #4024]
  46ddd0:	ldr	x0, [x8]
  46ddd4:	bl	41e780 <ERR_print_errors@plt>
  46ddd8:	b	46df6c <ASN1_generate_nconf@plt+0x4f66c>
  46dddc:	ldur	x0, [x29, #-40]
  46dde0:	mov	w1, #0x6b                  	// #107
  46dde4:	mov	x8, xzr
  46dde8:	mov	x2, x8
  46ddec:	add	x3, sp, #0x98
  46ddf0:	bl	41de30 <BIO_ctrl@plt>
  46ddf4:	ldr	x8, [sp, #152]
  46ddf8:	mov	x0, x8
  46ddfc:	bl	419fc0 <fileno@plt>
  46de00:	add	x1, sp, #0x18
  46de04:	bl	476fa0 <ASN1_generate_nconf@plt+0x586a0>
  46de08:	mov	w9, #0xffffffff            	// #-1
  46de0c:	cmp	w0, w9
  46de10:	b.ne	46de64 <ASN1_generate_nconf@plt+0x4f564>  // b.any
  46de14:	bl	41bc50 <__errno_location@plt>
  46de18:	ldr	w2, [x0]
  46de1c:	mov	w0, #0x2                   	// #2
  46de20:	mov	w1, #0x18                  	// #24
  46de24:	adrp	x3, 493000 <ASN1_generate_nconf@plt+0x74700>
  46de28:	add	x3, x3, #0x8fb
  46de2c:	mov	w4, #0x614                 	// #1556
  46de30:	bl	41d090 <ERR_put_error@plt>
  46de34:	ldur	x2, [x29, #-8]
  46de38:	mov	w0, #0x3                   	// #3
  46de3c:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46de40:	add	x1, x1, #0xe4b
  46de44:	adrp	x3, 493000 <ASN1_generate_nconf@plt+0x74700>
  46de48:	add	x3, x3, #0xe53
  46de4c:	bl	41cce0 <ERR_add_error_data@plt>
  46de50:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46de54:	ldr	x8, [x8, #4024]
  46de58:	ldr	x0, [x8]
  46de5c:	bl	41e780 <ERR_print_errors@plt>
  46de60:	b	46df6c <ASN1_generate_nconf@plt+0x4f66c>
  46de64:	ldur	x0, [x29, #-40]
  46de68:	mov	w1, #0x6                   	// #6
  46de6c:	bl	4199d0 <TXT_DB_read@plt>
  46de70:	stur	x0, [x29, #-32]
  46de74:	cbnz	x0, 46de7c <ASN1_generate_nconf@plt+0x4f57c>
  46de78:	b	46df6c <ASN1_generate_nconf@plt+0x4f66c>
  46de7c:	ldur	x3, [x29, #-8]
  46de80:	add	x8, sp, #0xa0
  46de84:	mov	x0, x8
  46de88:	mov	x1, #0x100                 	// #256
  46de8c:	adrp	x2, 493000 <ASN1_generate_nconf@plt+0x74700>
  46de90:	add	x2, x2, #0xe56
  46de94:	str	x8, [sp, #8]
  46de98:	bl	41d170 <BIO_snprintf@plt>
  46de9c:	ldr	x8, [sp, #8]
  46dea0:	mov	x0, x8
  46dea4:	bl	46bac4 <ASN1_generate_nconf@plt+0x4d1c4>
  46dea8:	stur	x0, [x29, #-48]
  46deac:	mov	w0, #0x98                  	// #152
  46deb0:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46deb4:	add	x1, x1, #0xe5e
  46deb8:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  46debc:	stur	x0, [x29, #-24]
  46dec0:	ldur	x8, [x29, #-32]
  46dec4:	ldur	x9, [x29, #-24]
  46dec8:	str	x8, [x9, #8]
  46decc:	mov	x8, xzr
  46ded0:	stur	x8, [x29, #-32]
  46ded4:	ldur	x8, [x29, #-16]
  46ded8:	cbz	x8, 46def0 <ASN1_generate_nconf@plt+0x4f5f0>
  46dedc:	ldur	x8, [x29, #-24]
  46dee0:	ldur	x9, [x29, #-16]
  46dee4:	ldr	w10, [x9]
  46dee8:	str	w10, [x8]
  46deec:	b	46defc <ASN1_generate_nconf@plt+0x4f5fc>
  46def0:	ldur	x8, [x29, #-24]
  46def4:	mov	w9, #0x1                   	// #1
  46def8:	str	w9, [x8]
  46defc:	ldur	x8, [x29, #-48]
  46df00:	cbz	x8, 46df3c <ASN1_generate_nconf@plt+0x4f63c>
  46df04:	ldur	x0, [x29, #-48]
  46df08:	mov	x8, xzr
  46df0c:	mov	x1, x8
  46df10:	adrp	x2, 478000 <ASN1_generate_nconf@plt+0x59700>
  46df14:	add	x2, x2, #0x355
  46df18:	bl	41cfe0 <NCONF_get_string@plt>
  46df1c:	str	x0, [sp, #16]
  46df20:	ldr	x8, [sp, #16]
  46df24:	cbz	x8, 46df3c <ASN1_generate_nconf@plt+0x4f63c>
  46df28:	ldr	x0, [sp, #16]
  46df2c:	mov	w1, #0x1                   	// #1
  46df30:	bl	46df98 <ASN1_generate_nconf@plt+0x4f698>
  46df34:	ldur	x8, [x29, #-24]
  46df38:	str	w0, [x8]
  46df3c:	ldur	x0, [x29, #-8]
  46df40:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46df44:	add	x1, x1, #0x8fb
  46df48:	mov	w2, #0x635                 	// #1589
  46df4c:	bl	41af30 <CRYPTO_strdup@plt>
  46df50:	ldur	x8, [x29, #-24]
  46df54:	str	x0, [x8, #16]
  46df58:	ldur	x8, [x29, #-24]
  46df5c:	add	x0, x8, #0x18
  46df60:	add	x1, sp, #0x18
  46df64:	mov	x2, #0x80                  	// #128
  46df68:	bl	41a7b0 <memcpy@plt>
  46df6c:	ldur	x0, [x29, #-48]
  46df70:	bl	419f10 <NCONF_free@plt>
  46df74:	ldur	x0, [x29, #-32]
  46df78:	bl	41b960 <TXT_DB_free@plt>
  46df7c:	ldur	x0, [x29, #-40]
  46df80:	bl	41cde0 <BIO_free_all@plt>
  46df84:	ldur	x0, [x29, #-24]
  46df88:	ldr	x28, [sp, #480]
  46df8c:	ldp	x29, x30, [sp, #464]
  46df90:	add	sp, sp, #0x1f0
  46df94:	ret
  46df98:	sub	sp, sp, #0x20
  46df9c:	str	x0, [sp, #16]
  46dfa0:	str	w1, [sp, #12]
  46dfa4:	ldr	x8, [sp, #16]
  46dfa8:	cbz	x8, 46dff8 <ASN1_generate_nconf@plt+0x4f6f8>
  46dfac:	ldr	x8, [sp, #16]
  46dfb0:	ldrb	w9, [x8]
  46dfb4:	subs	w9, w9, #0x30
  46dfb8:	mov	w8, w9
  46dfbc:	ubfx	x8, x8, #0, #32
  46dfc0:	cmp	x8, #0x49
  46dfc4:	str	x8, [sp]
  46dfc8:	b.hi	46dff8 <ASN1_generate_nconf@plt+0x4f6f8>  // b.pmore
  46dfcc:	adrp	x8, 493000 <ASN1_generate_nconf@plt+0x74700>
  46dfd0:	add	x8, x8, #0x7c8
  46dfd4:	ldr	x11, [sp]
  46dfd8:	ldrsw	x10, [x8, x11, lsl #2]
  46dfdc:	add	x9, x8, x10
  46dfe0:	br	x9
  46dfe4:	str	wzr, [sp, #28]
  46dfe8:	b	46e000 <ASN1_generate_nconf@plt+0x4f700>
  46dfec:	mov	w8, #0x1                   	// #1
  46dff0:	str	w8, [sp, #28]
  46dff4:	b	46e000 <ASN1_generate_nconf@plt+0x4f700>
  46dff8:	ldr	w8, [sp, #12]
  46dffc:	str	w8, [sp, #28]
  46e000:	ldr	w0, [sp, #28]
  46e004:	add	sp, sp, #0x20
  46e008:	ret
  46e00c:	sub	sp, sp, #0x20
  46e010:	stp	x29, x30, [sp, #16]
  46e014:	add	x29, sp, #0x10
  46e018:	mov	w1, #0x3                   	// #3
  46e01c:	mov	x8, xzr
  46e020:	adrp	x3, 46e000 <ASN1_generate_nconf@plt+0x4f700>
  46e024:	add	x3, x3, #0x120
  46e028:	adrp	x4, 46e000 <ASN1_generate_nconf@plt+0x4f700>
  46e02c:	add	x4, x4, #0x14c
  46e030:	str	x0, [sp]
  46e034:	ldr	x9, [sp]
  46e038:	ldr	x0, [x9, #8]
  46e03c:	mov	x2, x8
  46e040:	bl	41b9d0 <TXT_DB_create_index@plt>
  46e044:	cbnz	w0, 46e08c <ASN1_generate_nconf@plt+0x4f78c>
  46e048:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46e04c:	ldr	x8, [x8, #4024]
  46e050:	ldr	x0, [x8]
  46e054:	ldr	x8, [sp]
  46e058:	ldr	x8, [x8, #8]
  46e05c:	ldr	x2, [x8, #32]
  46e060:	ldr	x8, [sp]
  46e064:	ldr	x8, [x8, #8]
  46e068:	ldr	x3, [x8, #40]
  46e06c:	ldr	x8, [sp]
  46e070:	ldr	x8, [x8, #8]
  46e074:	ldr	x4, [x8, #48]
  46e078:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46e07c:	add	x1, x1, #0xe65
  46e080:	bl	4196e0 <BIO_printf@plt>
  46e084:	stur	wzr, [x29, #-4]
  46e088:	b	46e110 <ASN1_generate_nconf@plt+0x4f810>
  46e08c:	ldr	x8, [sp]
  46e090:	ldr	w9, [x8]
  46e094:	cbz	w9, 46e108 <ASN1_generate_nconf@plt+0x4f808>
  46e098:	ldr	x8, [sp]
  46e09c:	ldr	x0, [x8, #8]
  46e0a0:	mov	w1, #0x5                   	// #5
  46e0a4:	adrp	x2, 46e000 <ASN1_generate_nconf@plt+0x4f700>
  46e0a8:	add	x2, x2, #0x188
  46e0ac:	adrp	x3, 46e000 <ASN1_generate_nconf@plt+0x4f700>
  46e0b0:	add	x3, x3, #0x1b0
  46e0b4:	adrp	x4, 46e000 <ASN1_generate_nconf@plt+0x4f700>
  46e0b8:	add	x4, x4, #0x1dc
  46e0bc:	bl	41b9d0 <TXT_DB_create_index@plt>
  46e0c0:	cbnz	w0, 46e108 <ASN1_generate_nconf@plt+0x4f808>
  46e0c4:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46e0c8:	ldr	x8, [x8, #4024]
  46e0cc:	ldr	x0, [x8]
  46e0d0:	ldr	x8, [sp]
  46e0d4:	ldr	x8, [x8, #8]
  46e0d8:	ldr	x2, [x8, #32]
  46e0dc:	ldr	x8, [sp]
  46e0e0:	ldr	x8, [x8, #8]
  46e0e4:	ldr	x3, [x8, #40]
  46e0e8:	ldr	x8, [sp]
  46e0ec:	ldr	x8, [x8, #8]
  46e0f0:	ldr	x4, [x8, #48]
  46e0f4:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46e0f8:	add	x1, x1, #0xe97
  46e0fc:	bl	4196e0 <BIO_printf@plt>
  46e100:	stur	wzr, [x29, #-4]
  46e104:	b	46e110 <ASN1_generate_nconf@plt+0x4f810>
  46e108:	mov	w8, #0x1                   	// #1
  46e10c:	stur	w8, [x29, #-4]
  46e110:	ldur	w0, [x29, #-4]
  46e114:	ldp	x29, x30, [sp, #16]
  46e118:	add	sp, sp, #0x20
  46e11c:	ret
  46e120:	sub	sp, sp, #0x20
  46e124:	stp	x29, x30, [sp, #16]
  46e128:	add	x29, sp, #0x10
  46e12c:	str	x0, [sp, #8]
  46e130:	ldr	x8, [sp, #8]
  46e134:	str	x8, [sp]
  46e138:	ldr	x0, [sp]
  46e13c:	bl	470218 <ASN1_generate_nconf@plt+0x51918>
  46e140:	ldp	x29, x30, [sp, #16]
  46e144:	add	sp, sp, #0x20
  46e148:	ret
  46e14c:	sub	sp, sp, #0x30
  46e150:	stp	x29, x30, [sp, #32]
  46e154:	add	x29, sp, #0x20
  46e158:	stur	x0, [x29, #-8]
  46e15c:	str	x1, [sp, #16]
  46e160:	ldur	x8, [x29, #-8]
  46e164:	str	x8, [sp, #8]
  46e168:	ldr	x8, [sp, #16]
  46e16c:	str	x8, [sp]
  46e170:	ldr	x0, [sp, #8]
  46e174:	ldr	x1, [sp]
  46e178:	bl	470268 <ASN1_generate_nconf@plt+0x51968>
  46e17c:	ldp	x29, x30, [sp, #32]
  46e180:	add	sp, sp, #0x30
  46e184:	ret
  46e188:	sub	sp, sp, #0x10
  46e18c:	str	x0, [sp, #8]
  46e190:	ldr	x8, [sp, #8]
  46e194:	ldr	x8, [x8]
  46e198:	ldrb	w9, [x8]
  46e19c:	cmp	w9, #0x56
  46e1a0:	cset	w9, eq  // eq = none
  46e1a4:	and	w0, w9, #0x1
  46e1a8:	add	sp, sp, #0x10
  46e1ac:	ret
  46e1b0:	sub	sp, sp, #0x20
  46e1b4:	stp	x29, x30, [sp, #16]
  46e1b8:	add	x29, sp, #0x10
  46e1bc:	str	x0, [sp, #8]
  46e1c0:	ldr	x8, [sp, #8]
  46e1c4:	str	x8, [sp]
  46e1c8:	ldr	x0, [sp]
  46e1cc:	bl	4702ec <ASN1_generate_nconf@plt+0x519ec>
  46e1d0:	ldp	x29, x30, [sp, #16]
  46e1d4:	add	sp, sp, #0x20
  46e1d8:	ret
  46e1dc:	sub	sp, sp, #0x30
  46e1e0:	stp	x29, x30, [sp, #32]
  46e1e4:	add	x29, sp, #0x20
  46e1e8:	stur	x0, [x29, #-8]
  46e1ec:	str	x1, [sp, #16]
  46e1f0:	ldur	x8, [x29, #-8]
  46e1f4:	str	x8, [sp, #8]
  46e1f8:	ldr	x8, [sp, #16]
  46e1fc:	str	x8, [sp]
  46e200:	ldr	x0, [sp, #8]
  46e204:	ldr	x1, [sp]
  46e208:	bl	46d758 <ASN1_generate_nconf@plt+0x4ee58>
  46e20c:	ldp	x29, x30, [sp, #32]
  46e210:	add	sp, sp, #0x30
  46e214:	ret
  46e218:	stp	x29, x30, [sp, #-32]!
  46e21c:	str	x28, [sp, #16]
  46e220:	mov	x29, sp
  46e224:	sub	sp, sp, #0x360
  46e228:	sub	x8, x29, #0x20
  46e22c:	adrp	x9, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46e230:	ldr	x9, [x9, #4024]
  46e234:	str	x0, [x8, #16]
  46e238:	str	x1, [x8, #8]
  46e23c:	str	x2, [x8]
  46e240:	ldr	x0, [x8, #16]
  46e244:	str	x8, [sp, #40]
  46e248:	str	x9, [sp, #32]
  46e24c:	bl	41e3c0 <strlen@plt>
  46e250:	ldr	x8, [sp, #40]
  46e254:	ldr	x9, [x8, #8]
  46e258:	str	x0, [sp, #24]
  46e25c:	mov	x0, x9
  46e260:	bl	41e3c0 <strlen@plt>
  46e264:	ldr	x8, [sp, #24]
  46e268:	add	x9, x8, x0
  46e26c:	str	w9, [sp, #52]
  46e270:	ldr	w9, [sp, #52]
  46e274:	add	w9, w9, #0x6
  46e278:	cmp	w9, #0x100
  46e27c:	b.lt	46e298 <ASN1_generate_nconf@plt+0x4f998>  // b.tstop
  46e280:	ldr	x8, [sp, #32]
  46e284:	ldr	x0, [x8]
  46e288:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  46e28c:	add	x1, x1, #0x94a
  46e290:	bl	4196e0 <BIO_printf@plt>
  46e294:	b	46e42c <ASN1_generate_nconf@plt+0x4fb2c>
  46e298:	add	x8, sp, #0x40
  46e29c:	add	x0, x8, #0x200
  46e2a0:	ldr	x9, [sp, #40]
  46e2a4:	ldr	x3, [x9, #16]
  46e2a8:	mov	x10, #0x100                 	// #256
  46e2ac:	mov	x1, x10
  46e2b0:	adrp	x2, 493000 <ASN1_generate_nconf@plt+0x74700>
  46e2b4:	add	x2, x2, #0xe56
  46e2b8:	str	x8, [sp, #16]
  46e2bc:	str	x10, [sp, #8]
  46e2c0:	bl	41d170 <BIO_snprintf@plt>
  46e2c4:	str	w0, [sp, #52]
  46e2c8:	ldr	x8, [sp, #16]
  46e2cc:	add	x0, x8, #0x100
  46e2d0:	ldr	x9, [sp, #40]
  46e2d4:	ldr	x3, [x9, #16]
  46e2d8:	ldr	x4, [x9, #8]
  46e2dc:	ldr	x1, [sp, #8]
  46e2e0:	adrp	x2, 493000 <ASN1_generate_nconf@plt+0x74700>
  46e2e4:	add	x2, x2, #0xec0
  46e2e8:	bl	41d170 <BIO_snprintf@plt>
  46e2ec:	str	w0, [sp, #52]
  46e2f0:	ldr	x8, [sp, #40]
  46e2f4:	ldr	x3, [x8, #16]
  46e2f8:	ldr	x4, [x8, #8]
  46e2fc:	ldr	x0, [sp, #16]
  46e300:	ldr	x1, [sp, #8]
  46e304:	adrp	x2, 493000 <ASN1_generate_nconf@plt+0x74700>
  46e308:	add	x2, x2, #0xe01
  46e30c:	bl	41d170 <BIO_snprintf@plt>
  46e310:	str	w0, [sp, #52]
  46e314:	ldr	x0, [sp, #16]
  46e318:	adrp	x1, 486000 <ASN1_generate_nconf@plt+0x67700>
  46e31c:	add	x1, x1, #0x29f
  46e320:	bl	41b160 <BIO_new_file@plt>
  46e324:	str	x0, [sp, #56]
  46e328:	ldr	x8, [sp, #56]
  46e32c:	cbnz	x8, 46e35c <ASN1_generate_nconf@plt+0x4fa5c>
  46e330:	ldr	x8, [sp, #40]
  46e334:	ldr	x0, [x8, #16]
  46e338:	bl	41be30 <perror@plt>
  46e33c:	ldr	x8, [sp, #32]
  46e340:	ldr	x0, [x8]
  46e344:	ldr	x9, [sp, #40]
  46e348:	ldr	x2, [x9, #16]
  46e34c:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46e350:	add	x1, x1, #0xecb
  46e354:	bl	4196e0 <BIO_printf@plt>
  46e358:	b	46e42c <ASN1_generate_nconf@plt+0x4fb2c>
  46e35c:	ldr	x0, [sp, #56]
  46e360:	ldr	x8, [sp, #40]
  46e364:	ldr	x9, [x8]
  46e368:	ldr	x1, [x9, #8]
  46e36c:	bl	41ba00 <TXT_DB_write@plt>
  46e370:	str	w0, [sp, #52]
  46e374:	ldr	x0, [sp, #56]
  46e378:	bl	41de90 <BIO_free@plt>
  46e37c:	ldr	w10, [sp, #52]
  46e380:	cmp	w10, #0x0
  46e384:	cset	w10, gt
  46e388:	tbnz	w10, #0, 46e390 <ASN1_generate_nconf@plt+0x4fa90>
  46e38c:	b	46e42c <ASN1_generate_nconf@plt+0x4fb2c>
  46e390:	add	x8, sp, #0x40
  46e394:	add	x0, x8, #0x100
  46e398:	adrp	x1, 486000 <ASN1_generate_nconf@plt+0x67700>
  46e39c:	add	x1, x1, #0x29f
  46e3a0:	bl	41b160 <BIO_new_file@plt>
  46e3a4:	str	x0, [sp, #56]
  46e3a8:	ldr	x8, [sp, #56]
  46e3ac:	cbnz	x8, 46e3e0 <ASN1_generate_nconf@plt+0x4fae0>
  46e3b0:	add	x8, sp, #0x40
  46e3b4:	add	x0, x8, #0x200
  46e3b8:	str	x8, [sp]
  46e3bc:	bl	41be30 <perror@plt>
  46e3c0:	ldr	x8, [sp, #32]
  46e3c4:	ldr	x0, [x8]
  46e3c8:	ldr	x9, [sp]
  46e3cc:	add	x2, x9, #0x200
  46e3d0:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46e3d4:	add	x1, x1, #0xecb
  46e3d8:	bl	4196e0 <BIO_printf@plt>
  46e3dc:	b	46e42c <ASN1_generate_nconf@plt+0x4fb2c>
  46e3e0:	ldr	x0, [sp, #56]
  46e3e4:	ldr	x8, [sp, #40]
  46e3e8:	ldr	x9, [x8]
  46e3ec:	ldr	w10, [x9]
  46e3f0:	adrp	x9, 478000 <ASN1_generate_nconf@plt+0x59700>
  46e3f4:	add	x9, x9, #0x69d
  46e3f8:	adrp	x11, 478000 <ASN1_generate_nconf@plt+0x59700>
  46e3fc:	add	x11, x11, #0x351
  46e400:	cmp	w10, #0x0
  46e404:	csel	x2, x11, x9, ne  // ne = any
  46e408:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46e40c:	add	x1, x1, #0xee0
  46e410:	bl	4196e0 <BIO_printf@plt>
  46e414:	ldr	x8, [sp, #56]
  46e418:	mov	x0, x8
  46e41c:	bl	41de90 <BIO_free@plt>
  46e420:	mov	w10, #0x1                   	// #1
  46e424:	stur	w10, [x29, #-4]
  46e428:	b	46e430 <ASN1_generate_nconf@plt+0x4fb30>
  46e42c:	stur	wzr, [x29, #-4]
  46e430:	ldur	w0, [x29, #-4]
  46e434:	add	sp, sp, #0x360
  46e438:	ldr	x28, [sp, #16]
  46e43c:	ldp	x29, x30, [sp], #32
  46e440:	ret
  46e444:	stp	x29, x30, [sp, #-32]!
  46e448:	str	x28, [sp, #16]
  46e44c:	mov	x29, sp
  46e450:	sub	sp, sp, #0x590
  46e454:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46e458:	ldr	x8, [x8, #4024]
  46e45c:	adrp	x9, 493000 <ASN1_generate_nconf@plt+0x74700>
  46e460:	add	x9, x9, #0xe30
  46e464:	adrp	x10, 478000 <ASN1_generate_nconf@plt+0x59700>
  46e468:	add	x10, x10, #0x15c
  46e46c:	stur	x0, [x29, #-16]
  46e470:	stur	x1, [x29, #-24]
  46e474:	stur	x2, [x29, #-32]
  46e478:	ldur	x0, [x29, #-16]
  46e47c:	str	x8, [sp, #96]
  46e480:	str	x9, [sp, #88]
  46e484:	str	x10, [sp, #80]
  46e488:	bl	41e3c0 <strlen@plt>
  46e48c:	ldur	x8, [x29, #-32]
  46e490:	str	x0, [sp, #72]
  46e494:	mov	x0, x8
  46e498:	bl	41e3c0 <strlen@plt>
  46e49c:	ldr	x8, [sp, #72]
  46e4a0:	add	x9, x8, x0
  46e4a4:	str	w9, [sp, #108]
  46e4a8:	ldur	x0, [x29, #-16]
  46e4ac:	bl	41e3c0 <strlen@plt>
  46e4b0:	ldur	x8, [x29, #-24]
  46e4b4:	str	x0, [sp, #64]
  46e4b8:	mov	x0, x8
  46e4bc:	bl	41e3c0 <strlen@plt>
  46e4c0:	ldr	x8, [sp, #64]
  46e4c4:	add	x10, x8, x0
  46e4c8:	str	w10, [sp, #104]
  46e4cc:	ldr	w9, [sp, #108]
  46e4d0:	ldr	w10, [sp, #104]
  46e4d4:	cmp	w9, w10
  46e4d8:	b.le	46e4e4 <ASN1_generate_nconf@plt+0x4fbe4>
  46e4dc:	ldr	w8, [sp, #108]
  46e4e0:	str	w8, [sp, #104]
  46e4e4:	ldr	w8, [sp, #104]
  46e4e8:	add	w8, w8, #0x6
  46e4ec:	cmp	w8, #0x100
  46e4f0:	b.lt	46e50c <ASN1_generate_nconf@plt+0x4fc0c>  // b.tstop
  46e4f4:	ldr	x8, [sp, #96]
  46e4f8:	ldr	x0, [x8]
  46e4fc:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  46e500:	add	x1, x1, #0x94a
  46e504:	bl	4196e0 <BIO_printf@plt>
  46e508:	b	46e7a4 <ASN1_generate_nconf@plt+0x4fea4>
  46e50c:	add	x8, sp, #0x70
  46e510:	add	x0, x8, #0x400
  46e514:	ldur	x3, [x29, #-16]
  46e518:	mov	x9, #0x100                 	// #256
  46e51c:	mov	x1, x9
  46e520:	adrp	x2, 493000 <ASN1_generate_nconf@plt+0x74700>
  46e524:	add	x2, x2, #0xe56
  46e528:	str	x8, [sp, #56]
  46e52c:	str	x9, [sp, #48]
  46e530:	bl	41d170 <BIO_snprintf@plt>
  46e534:	str	w0, [sp, #104]
  46e538:	ldr	x8, [sp, #56]
  46e53c:	add	x0, x8, #0x300
  46e540:	ldur	x3, [x29, #-16]
  46e544:	ldur	x4, [x29, #-32]
  46e548:	ldr	x1, [sp, #48]
  46e54c:	adrp	x9, 493000 <ASN1_generate_nconf@plt+0x74700>
  46e550:	add	x9, x9, #0xec0
  46e554:	mov	x2, x9
  46e558:	str	x9, [sp, #40]
  46e55c:	bl	41d170 <BIO_snprintf@plt>
  46e560:	str	w0, [sp, #104]
  46e564:	ldr	x8, [sp, #56]
  46e568:	add	x0, x8, #0x200
  46e56c:	ldur	x3, [x29, #-16]
  46e570:	ldur	x4, [x29, #-24]
  46e574:	ldr	x1, [sp, #48]
  46e578:	ldr	x2, [sp, #40]
  46e57c:	bl	41d170 <BIO_snprintf@plt>
  46e580:	str	w0, [sp, #104]
  46e584:	ldr	x8, [sp, #56]
  46e588:	add	x0, x8, #0x100
  46e58c:	ldur	x3, [x29, #-16]
  46e590:	ldur	x4, [x29, #-32]
  46e594:	ldr	x1, [sp, #48]
  46e598:	adrp	x9, 493000 <ASN1_generate_nconf@plt+0x74700>
  46e59c:	add	x9, x9, #0xe01
  46e5a0:	mov	x2, x9
  46e5a4:	str	x9, [sp, #32]
  46e5a8:	bl	41d170 <BIO_snprintf@plt>
  46e5ac:	str	w0, [sp, #104]
  46e5b0:	ldur	x3, [x29, #-16]
  46e5b4:	ldur	x4, [x29, #-24]
  46e5b8:	ldr	x0, [sp, #56]
  46e5bc:	ldr	x1, [sp, #48]
  46e5c0:	ldr	x2, [sp, #32]
  46e5c4:	bl	41d170 <BIO_snprintf@plt>
  46e5c8:	str	w0, [sp, #104]
  46e5cc:	ldur	x0, [x29, #-16]
  46e5d0:	ldr	x8, [sp, #56]
  46e5d4:	add	x1, x8, #0x100
  46e5d8:	bl	41a0e0 <rename@plt>
  46e5dc:	cmp	w0, #0x0
  46e5e0:	cset	w10, ge  // ge = tcont
  46e5e4:	tbnz	w10, #0, 46e634 <ASN1_generate_nconf@plt+0x4fd34>
  46e5e8:	bl	41bc50 <__errno_location@plt>
  46e5ec:	ldr	w8, [x0]
  46e5f0:	cmp	w8, #0x2
  46e5f4:	b.eq	46e634 <ASN1_generate_nconf@plt+0x4fd34>  // b.none
  46e5f8:	bl	41bc50 <__errno_location@plt>
  46e5fc:	ldr	w8, [x0]
  46e600:	cmp	w8, #0x14
  46e604:	b.eq	46e634 <ASN1_generate_nconf@plt+0x4fd34>  // b.none
  46e608:	ldr	x8, [sp, #96]
  46e60c:	ldr	x0, [x8]
  46e610:	ldur	x2, [x29, #-16]
  46e614:	add	x9, sp, #0x70
  46e618:	add	x3, x9, #0x100
  46e61c:	ldr	x1, [sp, #88]
  46e620:	bl	4196e0 <BIO_printf@plt>
  46e624:	ldr	x8, [sp, #80]
  46e628:	mov	x0, x8
  46e62c:	bl	41be30 <perror@plt>
  46e630:	b	46e7a4 <ASN1_generate_nconf@plt+0x4fea4>
  46e634:	ldur	x1, [x29, #-16]
  46e638:	add	x0, sp, #0x70
  46e63c:	bl	41a0e0 <rename@plt>
  46e640:	cmp	w0, #0x0
  46e644:	cset	w8, ge  // ge = tcont
  46e648:	tbnz	w8, #0, 46e68c <ASN1_generate_nconf@plt+0x4fd8c>
  46e64c:	ldr	x8, [sp, #96]
  46e650:	ldr	x0, [x8]
  46e654:	ldur	x3, [x29, #-16]
  46e658:	ldr	x1, [sp, #88]
  46e65c:	add	x9, sp, #0x70
  46e660:	mov	x2, x9
  46e664:	str	x9, [sp, #24]
  46e668:	bl	4196e0 <BIO_printf@plt>
  46e66c:	ldr	x8, [sp, #80]
  46e670:	mov	x0, x8
  46e674:	bl	41be30 <perror@plt>
  46e678:	ldr	x8, [sp, #24]
  46e67c:	add	x0, x8, #0x100
  46e680:	ldur	x1, [x29, #-16]
  46e684:	bl	41a0e0 <rename@plt>
  46e688:	b	46e7a4 <ASN1_generate_nconf@plt+0x4fea4>
  46e68c:	add	x8, sp, #0x70
  46e690:	add	x0, x8, #0x400
  46e694:	add	x1, x8, #0x300
  46e698:	bl	41a0e0 <rename@plt>
  46e69c:	cmp	w0, #0x0
  46e6a0:	cset	w9, ge  // ge = tcont
  46e6a4:	tbnz	w9, #0, 46e718 <ASN1_generate_nconf@plt+0x4fe18>
  46e6a8:	bl	41bc50 <__errno_location@plt>
  46e6ac:	ldr	w8, [x0]
  46e6b0:	cmp	w8, #0x2
  46e6b4:	b.eq	46e718 <ASN1_generate_nconf@plt+0x4fe18>  // b.none
  46e6b8:	bl	41bc50 <__errno_location@plt>
  46e6bc:	ldr	w8, [x0]
  46e6c0:	cmp	w8, #0x14
  46e6c4:	b.eq	46e718 <ASN1_generate_nconf@plt+0x4fe18>  // b.none
  46e6c8:	ldr	x8, [sp, #96]
  46e6cc:	ldr	x0, [x8]
  46e6d0:	add	x9, sp, #0x70
  46e6d4:	add	x2, x9, #0x400
  46e6d8:	add	x3, x9, #0x300
  46e6dc:	ldr	x1, [sp, #88]
  46e6e0:	str	x9, [sp, #16]
  46e6e4:	bl	4196e0 <BIO_printf@plt>
  46e6e8:	ldr	x8, [sp, #80]
  46e6ec:	mov	x0, x8
  46e6f0:	bl	41be30 <perror@plt>
  46e6f4:	ldur	x0, [x29, #-16]
  46e6f8:	ldr	x1, [sp, #16]
  46e6fc:	bl	41a0e0 <rename@plt>
  46e700:	ldr	x8, [sp, #16]
  46e704:	add	x9, x8, #0x100
  46e708:	ldur	x1, [x29, #-16]
  46e70c:	mov	x0, x9
  46e710:	bl	41a0e0 <rename@plt>
  46e714:	b	46e7a4 <ASN1_generate_nconf@plt+0x4fea4>
  46e718:	add	x8, sp, #0x70
  46e71c:	add	x0, x8, #0x200
  46e720:	add	x1, x8, #0x400
  46e724:	bl	41a0e0 <rename@plt>
  46e728:	cmp	w0, #0x0
  46e72c:	cset	w9, ge  // ge = tcont
  46e730:	tbnz	w9, #0, 46e798 <ASN1_generate_nconf@plt+0x4fe98>
  46e734:	ldr	x8, [sp, #96]
  46e738:	ldr	x0, [x8]
  46e73c:	add	x9, sp, #0x70
  46e740:	add	x2, x9, #0x200
  46e744:	add	x3, x9, #0x400
  46e748:	ldr	x1, [sp, #88]
  46e74c:	str	x9, [sp, #8]
  46e750:	bl	4196e0 <BIO_printf@plt>
  46e754:	ldr	x8, [sp, #80]
  46e758:	mov	x0, x8
  46e75c:	bl	41be30 <perror@plt>
  46e760:	ldr	x8, [sp, #8]
  46e764:	add	x0, x8, #0x300
  46e768:	add	x1, x8, #0x400
  46e76c:	bl	41a0e0 <rename@plt>
  46e770:	ldur	x8, [x29, #-16]
  46e774:	mov	x0, x8
  46e778:	ldr	x1, [sp, #8]
  46e77c:	bl	41a0e0 <rename@plt>
  46e780:	ldr	x8, [sp, #8]
  46e784:	add	x9, x8, #0x100
  46e788:	ldur	x1, [x29, #-16]
  46e78c:	mov	x0, x9
  46e790:	bl	41a0e0 <rename@plt>
  46e794:	b	46e7a4 <ASN1_generate_nconf@plt+0x4fea4>
  46e798:	mov	w8, #0x1                   	// #1
  46e79c:	stur	w8, [x29, #-4]
  46e7a0:	b	46e7a8 <ASN1_generate_nconf@plt+0x4fea8>
  46e7a4:	stur	wzr, [x29, #-4]
  46e7a8:	ldur	w0, [x29, #-4]
  46e7ac:	add	sp, sp, #0x590
  46e7b0:	ldr	x28, [sp, #16]
  46e7b4:	ldp	x29, x30, [sp], #32
  46e7b8:	ret
  46e7bc:	sub	sp, sp, #0x20
  46e7c0:	stp	x29, x30, [sp, #16]
  46e7c4:	add	x29, sp, #0x10
  46e7c8:	str	x0, [sp, #8]
  46e7cc:	ldr	x8, [sp, #8]
  46e7d0:	cbz	x8, 46e810 <ASN1_generate_nconf@plt+0x4ff10>
  46e7d4:	ldr	x8, [sp, #8]
  46e7d8:	ldr	x0, [x8, #8]
  46e7dc:	bl	41b960 <TXT_DB_free@plt>
  46e7e0:	ldr	x8, [sp, #8]
  46e7e4:	ldr	x0, [x8, #16]
  46e7e8:	adrp	x8, 493000 <ASN1_generate_nconf@plt+0x74700>
  46e7ec:	add	x8, x8, #0x8fb
  46e7f0:	mov	x1, x8
  46e7f4:	mov	w2, #0x6ce                 	// #1742
  46e7f8:	str	x8, [sp]
  46e7fc:	bl	41b180 <CRYPTO_free@plt>
  46e800:	ldr	x0, [sp, #8]
  46e804:	ldr	x1, [sp]
  46e808:	mov	w2, #0x6cf                 	// #1743
  46e80c:	bl	41b180 <CRYPTO_free@plt>
  46e810:	ldp	x29, x30, [sp, #16]
  46e814:	add	sp, sp, #0x20
  46e818:	ret
  46e81c:	sub	sp, sp, #0xe0
  46e820:	stp	x29, x30, [sp, #208]
  46e824:	add	x29, sp, #0xd0
  46e828:	adrp	x8, 493000 <ASN1_generate_nconf@plt+0x74700>
  46e82c:	add	x8, x8, #0x8fb
  46e830:	adrp	x9, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46e834:	ldr	x9, [x9, #4024]
  46e838:	stur	x0, [x29, #-16]
  46e83c:	stur	x1, [x29, #-24]
  46e840:	stur	w2, [x29, #-28]
  46e844:	stur	wzr, [x29, #-32]
  46e848:	ldur	x10, [x29, #-16]
  46e84c:	add	x11, x10, #0x1
  46e850:	stur	x11, [x29, #-16]
  46e854:	ldrb	w12, [x10]
  46e858:	cmp	w12, #0x2f
  46e85c:	stur	x8, [x29, #-88]
  46e860:	stur	x9, [x29, #-96]
  46e864:	b.eq	46e89c <ASN1_generate_nconf@plt+0x4ff9c>  // b.none
  46e868:	ldur	x8, [x29, #-96]
  46e86c:	ldr	x0, [x8]
  46e870:	ldur	x9, [x29, #-16]
  46e874:	mov	x10, #0xffffffffffffffff    	// #-1
  46e878:	add	x9, x9, x10
  46e87c:	stur	x9, [x29, #-16]
  46e880:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46e884:	add	x1, x1, #0xef5
  46e888:	mov	x2, x9
  46e88c:	bl	4196e0 <BIO_printf@plt>
  46e890:	mov	x8, xzr
  46e894:	stur	x8, [x29, #-8]
  46e898:	b	46ebec <ASN1_generate_nconf@plt+0x502ec>
  46e89c:	bl	41a830 <X509_NAME_new@plt>
  46e8a0:	stur	x0, [x29, #-48]
  46e8a4:	ldur	x8, [x29, #-48]
  46e8a8:	cbnz	x8, 46e8b8 <ASN1_generate_nconf@plt+0x4ffb8>
  46e8ac:	mov	x8, xzr
  46e8b0:	stur	x8, [x29, #-8]
  46e8b4:	b	46ebec <ASN1_generate_nconf@plt+0x502ec>
  46e8b8:	ldur	x0, [x29, #-16]
  46e8bc:	ldur	x1, [x29, #-88]
  46e8c0:	mov	w2, #0x6fe                 	// #1790
  46e8c4:	bl	41af30 <CRYPTO_strdup@plt>
  46e8c8:	stur	x0, [x29, #-40]
  46e8cc:	ldur	x8, [x29, #-40]
  46e8d0:	cbnz	x8, 46e8d8 <ASN1_generate_nconf@plt+0x4ffd8>
  46e8d4:	b	46ebcc <ASN1_generate_nconf@plt+0x502cc>
  46e8d8:	ldur	x8, [x29, #-16]
  46e8dc:	ldrb	w9, [x8]
  46e8e0:	cbz	w9, 46ebb0 <ASN1_generate_nconf@plt+0x502b0>
  46e8e4:	ldur	x8, [x29, #-40]
  46e8e8:	stur	x8, [x29, #-56]
  46e8ec:	ldur	x8, [x29, #-56]
  46e8f0:	stur	x8, [x29, #-64]
  46e8f4:	ldur	w9, [x29, #-32]
  46e8f8:	stur	w9, [x29, #-80]
  46e8fc:	stur	wzr, [x29, #-32]
  46e900:	ldur	x8, [x29, #-16]
  46e904:	ldrb	w9, [x8]
  46e908:	mov	w10, #0x0                   	// #0
  46e90c:	stur	w10, [x29, #-100]
  46e910:	cbz	w9, 46e928 <ASN1_generate_nconf@plt+0x50028>
  46e914:	ldur	x8, [x29, #-16]
  46e918:	ldrb	w9, [x8]
  46e91c:	cmp	w9, #0x3d
  46e920:	cset	w9, ne  // ne = any
  46e924:	stur	w9, [x29, #-100]
  46e928:	ldur	w8, [x29, #-100]
  46e92c:	tbnz	w8, #0, 46e934 <ASN1_generate_nconf@plt+0x50034>
  46e930:	b	46e958 <ASN1_generate_nconf@plt+0x50058>
  46e934:	ldur	x8, [x29, #-16]
  46e938:	add	x9, x8, #0x1
  46e93c:	stur	x9, [x29, #-16]
  46e940:	ldrb	w10, [x8]
  46e944:	ldur	x8, [x29, #-56]
  46e948:	add	x9, x8, #0x1
  46e94c:	stur	x9, [x29, #-56]
  46e950:	strb	w10, [x8]
  46e954:	b	46e900 <ASN1_generate_nconf@plt+0x50000>
  46e958:	ldur	x8, [x29, #-16]
  46e95c:	ldrb	w9, [x8]
  46e960:	cbnz	w9, 46e994 <ASN1_generate_nconf@plt+0x50094>
  46e964:	ldur	x8, [x29, #-96]
  46e968:	ldr	x0, [x8]
  46e96c:	str	x0, [sp, #96]
  46e970:	bl	470d74 <ASN1_generate_nconf@plt+0x52474>
  46e974:	ldr	x8, [sp, #96]
  46e978:	str	x0, [sp, #88]
  46e97c:	mov	x0, x8
  46e980:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46e984:	add	x1, x1, #0xf8c
  46e988:	ldr	x2, [sp, #88]
  46e98c:	bl	4196e0 <BIO_printf@plt>
  46e990:	b	46ebcc <ASN1_generate_nconf@plt+0x502cc>
  46e994:	ldur	x8, [x29, #-56]
  46e998:	add	x9, x8, #0x1
  46e99c:	stur	x9, [x29, #-56]
  46e9a0:	mov	w10, #0x0                   	// #0
  46e9a4:	strb	w10, [x8]
  46e9a8:	ldur	x8, [x29, #-16]
  46e9ac:	add	x8, x8, #0x1
  46e9b0:	stur	x8, [x29, #-16]
  46e9b4:	ldur	x8, [x29, #-56]
  46e9b8:	stur	x8, [x29, #-72]
  46e9bc:	ldur	x8, [x29, #-16]
  46e9c0:	ldrb	w9, [x8]
  46e9c4:	mov	w10, #0x0                   	// #0
  46e9c8:	str	w10, [sp, #84]
  46e9cc:	cbz	w9, 46e9e4 <ASN1_generate_nconf@plt+0x500e4>
  46e9d0:	ldur	x8, [x29, #-16]
  46e9d4:	ldrb	w9, [x8]
  46e9d8:	cmp	w9, #0x2f
  46e9dc:	cset	w9, ne  // ne = any
  46e9e0:	str	w9, [sp, #84]
  46e9e4:	ldr	w8, [sp, #84]
  46e9e8:	tbnz	w8, #0, 46e9f0 <ASN1_generate_nconf@plt+0x500f0>
  46e9ec:	b	46ea8c <ASN1_generate_nconf@plt+0x5018c>
  46e9f0:	ldur	w8, [x29, #-28]
  46e9f4:	cbz	w8, 46ea14 <ASN1_generate_nconf@plt+0x50114>
  46e9f8:	ldur	x8, [x29, #-16]
  46e9fc:	ldrb	w9, [x8]
  46ea00:	cmp	w9, #0x2b
  46ea04:	b.ne	46ea14 <ASN1_generate_nconf@plt+0x50114>  // b.any
  46ea08:	mov	w8, #0x1                   	// #1
  46ea0c:	stur	w8, [x29, #-32]
  46ea10:	b	46ea8c <ASN1_generate_nconf@plt+0x5018c>
  46ea14:	ldur	x8, [x29, #-16]
  46ea18:	ldrb	w9, [x8]
  46ea1c:	cmp	w9, #0x5c
  46ea20:	b.ne	46ea68 <ASN1_generate_nconf@plt+0x50168>  // b.any
  46ea24:	ldur	x8, [x29, #-16]
  46ea28:	add	x9, x8, #0x1
  46ea2c:	stur	x9, [x29, #-16]
  46ea30:	ldrb	w10, [x8, #1]
  46ea34:	cbnz	w10, 46ea68 <ASN1_generate_nconf@plt+0x50168>
  46ea38:	ldur	x8, [x29, #-96]
  46ea3c:	ldr	x0, [x8]
  46ea40:	str	x0, [sp, #72]
  46ea44:	bl	470d74 <ASN1_generate_nconf@plt+0x52474>
  46ea48:	ldr	x8, [sp, #72]
  46ea4c:	str	x0, [sp, #64]
  46ea50:	mov	x0, x8
  46ea54:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46ea58:	add	x1, x1, #0xfbe
  46ea5c:	ldr	x2, [sp, #64]
  46ea60:	bl	4196e0 <BIO_printf@plt>
  46ea64:	b	46ebcc <ASN1_generate_nconf@plt+0x502cc>
  46ea68:	ldur	x8, [x29, #-16]
  46ea6c:	add	x9, x8, #0x1
  46ea70:	stur	x9, [x29, #-16]
  46ea74:	ldrb	w10, [x8]
  46ea78:	ldur	x8, [x29, #-56]
  46ea7c:	add	x9, x8, #0x1
  46ea80:	stur	x9, [x29, #-56]
  46ea84:	strb	w10, [x8]
  46ea88:	b	46e9bc <ASN1_generate_nconf@plt+0x500bc>
  46ea8c:	ldur	x8, [x29, #-56]
  46ea90:	add	x9, x8, #0x1
  46ea94:	stur	x9, [x29, #-56]
  46ea98:	mov	w10, #0x0                   	// #0
  46ea9c:	strb	w10, [x8]
  46eaa0:	ldur	x8, [x29, #-16]
  46eaa4:	ldrb	w10, [x8]
  46eaa8:	cbz	w10, 46eab8 <ASN1_generate_nconf@plt+0x501b8>
  46eaac:	ldur	x8, [x29, #-16]
  46eab0:	add	x8, x8, #0x1
  46eab4:	stur	x8, [x29, #-16]
  46eab8:	ldur	x0, [x29, #-64]
  46eabc:	bl	41bad0 <OBJ_txt2nid@plt>
  46eac0:	stur	w0, [x29, #-76]
  46eac4:	ldur	w8, [x29, #-76]
  46eac8:	cbnz	w8, 46eb00 <ASN1_generate_nconf@plt+0x50200>
  46eacc:	ldur	x8, [x29, #-96]
  46ead0:	ldr	x0, [x8]
  46ead4:	str	x0, [sp, #56]
  46ead8:	bl	470d74 <ASN1_generate_nconf@plt+0x52474>
  46eadc:	ldur	x3, [x29, #-64]
  46eae0:	ldr	x8, [sp, #56]
  46eae4:	str	x0, [sp, #48]
  46eae8:	mov	x0, x8
  46eaec:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46eaf0:	add	x1, x1, #0xfe5
  46eaf4:	ldr	x2, [sp, #48]
  46eaf8:	bl	4196e0 <BIO_printf@plt>
  46eafc:	b	46e8d8 <ASN1_generate_nconf@plt+0x4ffd8>
  46eb00:	ldur	x8, [x29, #-72]
  46eb04:	ldrb	w9, [x8]
  46eb08:	cbnz	w9, 46eb40 <ASN1_generate_nconf@plt+0x50240>
  46eb0c:	ldur	x8, [x29, #-96]
  46eb10:	ldr	x0, [x8]
  46eb14:	str	x0, [sp, #40]
  46eb18:	bl	470d74 <ASN1_generate_nconf@plt+0x52474>
  46eb1c:	ldur	x3, [x29, #-64]
  46eb20:	ldr	x8, [sp, #40]
  46eb24:	str	x0, [sp, #32]
  46eb28:	mov	x0, x8
  46eb2c:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46eb30:	add	x1, x1, #0xa
  46eb34:	ldr	x2, [sp, #32]
  46eb38:	bl	4196e0 <BIO_printf@plt>
  46eb3c:	b	46e8d8 <ASN1_generate_nconf@plt+0x4ffd8>
  46eb40:	ldur	x0, [x29, #-48]
  46eb44:	ldur	w1, [x29, #-76]
  46eb48:	ldur	x8, [x29, #-24]
  46eb4c:	ldur	x3, [x29, #-72]
  46eb50:	ldur	x9, [x29, #-72]
  46eb54:	str	x0, [sp, #24]
  46eb58:	mov	x0, x9
  46eb5c:	str	w1, [sp, #20]
  46eb60:	str	w8, [sp, #16]
  46eb64:	str	x3, [sp, #8]
  46eb68:	bl	41e3c0 <strlen@plt>
  46eb6c:	ldur	w8, [x29, #-80]
  46eb70:	mov	w10, wzr
  46eb74:	mov	w11, #0xffffffff            	// #-1
  46eb78:	cmp	w8, #0x0
  46eb7c:	csel	w6, w11, w10, ne  // ne = any
  46eb80:	ldr	x9, [sp, #24]
  46eb84:	str	w0, [sp, #4]
  46eb88:	mov	x0, x9
  46eb8c:	ldr	w1, [sp, #20]
  46eb90:	ldr	w2, [sp, #16]
  46eb94:	ldr	x3, [sp, #8]
  46eb98:	ldr	w4, [sp, #4]
  46eb9c:	mov	w5, w11
  46eba0:	bl	41b270 <X509_NAME_add_entry_by_NID@plt>
  46eba4:	cbnz	w0, 46ebac <ASN1_generate_nconf@plt+0x502ac>
  46eba8:	b	46ebcc <ASN1_generate_nconf@plt+0x502cc>
  46ebac:	b	46e8d8 <ASN1_generate_nconf@plt+0x4ffd8>
  46ebb0:	ldur	x0, [x29, #-40]
  46ebb4:	ldur	x1, [x29, #-88]
  46ebb8:	mov	w2, #0x73d                 	// #1853
  46ebbc:	bl	41b180 <CRYPTO_free@plt>
  46ebc0:	ldur	x8, [x29, #-48]
  46ebc4:	stur	x8, [x29, #-8]
  46ebc8:	b	46ebec <ASN1_generate_nconf@plt+0x502ec>
  46ebcc:	ldur	x0, [x29, #-48]
  46ebd0:	bl	41c690 <X509_NAME_free@plt>
  46ebd4:	ldur	x0, [x29, #-40]
  46ebd8:	ldur	x1, [x29, #-88]
  46ebdc:	mov	w2, #0x742                 	// #1858
  46ebe0:	bl	41b180 <CRYPTO_free@plt>
  46ebe4:	mov	x8, xzr
  46ebe8:	stur	x8, [x29, #-8]
  46ebec:	ldur	x0, [x29, #-8]
  46ebf0:	ldp	x29, x30, [sp, #208]
  46ebf4:	add	sp, sp, #0xe0
  46ebf8:	ret
  46ebfc:	stp	x29, x30, [sp, #-32]!
  46ec00:	str	x28, [sp, #16]
  46ec04:	mov	x29, sp
  46ec08:	sub	sp, sp, #0x430
  46ec0c:	stur	x0, [x29, #-16]
  46ec10:	stur	w1, [x29, #-20]
  46ec14:	stur	x2, [x29, #-32]
  46ec18:	bl	41be60 <BIO_s_mem@plt>
  46ec1c:	bl	41b5c0 <BIO_new@plt>
  46ec20:	stur	x0, [x29, #-40]
  46ec24:	ldur	x8, [x29, #-40]
  46ec28:	cbnz	x8, 46ec38 <ASN1_generate_nconf@plt+0x50338>
  46ec2c:	mov	w8, #0xffffffff            	// #-1
  46ec30:	stur	w8, [x29, #-4]
  46ec34:	b	46ed34 <ASN1_generate_nconf@plt+0x50434>
  46ec38:	ldur	w8, [x29, #-20]
  46ec3c:	mov	w9, #0xffffffff            	// #-1
  46ec40:	cmp	w8, w9
  46ec44:	b.eq	46ec60 <ASN1_generate_nconf@plt+0x50360>  // b.none
  46ec48:	ldur	w8, [x29, #-20]
  46ec4c:	cmp	w8, #0x400
  46ec50:	b.ge	46ec60 <ASN1_generate_nconf@plt+0x50360>  // b.tcont
  46ec54:	ldur	w8, [x29, #-20]
  46ec58:	stur	w8, [x29, #-44]
  46ec5c:	b	46ec68 <ASN1_generate_nconf@plt+0x50368>
  46ec60:	mov	w8, #0x400                 	// #1024
  46ec64:	stur	w8, [x29, #-44]
  46ec68:	ldur	x0, [x29, #-32]
  46ec6c:	ldur	w2, [x29, #-44]
  46ec70:	mov	x1, sp
  46ec74:	bl	41ceb0 <BIO_read@plt>
  46ec78:	stur	w0, [x29, #-44]
  46ec7c:	ldur	w8, [x29, #-44]
  46ec80:	cmp	w8, #0x0
  46ec84:	cset	w8, ge  // ge = tcont
  46ec88:	tbnz	w8, #0, 46eca0 <ASN1_generate_nconf@plt+0x503a0>
  46ec8c:	ldur	x0, [x29, #-40]
  46ec90:	bl	41de90 <BIO_free@plt>
  46ec94:	mov	w8, #0xffffffff            	// #-1
  46ec98:	stur	w8, [x29, #-4]
  46ec9c:	b	46ed34 <ASN1_generate_nconf@plt+0x50434>
  46eca0:	ldur	w8, [x29, #-44]
  46eca4:	cbnz	w8, 46ecac <ASN1_generate_nconf@plt+0x503ac>
  46eca8:	b	46ecfc <ASN1_generate_nconf@plt+0x503fc>
  46ecac:	ldur	x0, [x29, #-40]
  46ecb0:	ldur	w2, [x29, #-44]
  46ecb4:	mov	x1, sp
  46ecb8:	bl	41cb40 <BIO_write@plt>
  46ecbc:	ldur	w8, [x29, #-44]
  46ecc0:	cmp	w0, w8
  46ecc4:	b.eq	46ecdc <ASN1_generate_nconf@plt+0x503dc>  // b.none
  46ecc8:	ldur	x0, [x29, #-40]
  46eccc:	bl	41de90 <BIO_free@plt>
  46ecd0:	mov	w8, #0xffffffff            	// #-1
  46ecd4:	stur	w8, [x29, #-4]
  46ecd8:	b	46ed34 <ASN1_generate_nconf@plt+0x50434>
  46ecdc:	ldur	w8, [x29, #-44]
  46ece0:	ldur	w9, [x29, #-20]
  46ece4:	subs	w8, w9, w8
  46ece8:	stur	w8, [x29, #-20]
  46ecec:	ldur	w8, [x29, #-20]
  46ecf0:	cbnz	w8, 46ecf8 <ASN1_generate_nconf@plt+0x503f8>
  46ecf4:	b	46ecfc <ASN1_generate_nconf@plt+0x503fc>
  46ecf8:	b	46ec38 <ASN1_generate_nconf@plt+0x50338>
  46ecfc:	ldur	x0, [x29, #-40]
  46ed00:	ldur	x3, [x29, #-16]
  46ed04:	mov	w1, #0x3                   	// #3
  46ed08:	mov	x8, xzr
  46ed0c:	mov	x2, x8
  46ed10:	bl	41de30 <BIO_ctrl@plt>
  46ed14:	stur	w0, [x29, #-48]
  46ed18:	ldur	x0, [x29, #-40]
  46ed1c:	mov	w1, #0x200                 	// #512
  46ed20:	bl	41d3c0 <BIO_set_flags@plt>
  46ed24:	ldur	x0, [x29, #-40]
  46ed28:	bl	41de90 <BIO_free@plt>
  46ed2c:	ldur	w9, [x29, #-48]
  46ed30:	stur	w9, [x29, #-4]
  46ed34:	ldur	w0, [x29, #-4]
  46ed38:	add	sp, sp, #0x430
  46ed3c:	ldr	x28, [sp, #16]
  46ed40:	ldp	x29, x30, [sp], #32
  46ed44:	ret
  46ed48:	sub	sp, sp, #0x40
  46ed4c:	stp	x29, x30, [sp, #48]
  46ed50:	add	x29, sp, #0x30
  46ed54:	mov	x8, xzr
  46ed58:	adrp	x9, 493000 <ASN1_generate_nconf@plt+0x74700>
  46ed5c:	add	x9, x9, #0x8fb
  46ed60:	mov	w2, #0x773                 	// #1907
  46ed64:	stur	x0, [x29, #-16]
  46ed68:	str	x1, [sp, #24]
  46ed6c:	str	x8, [sp]
  46ed70:	ldr	x0, [sp, #24]
  46ed74:	mov	x1, x9
  46ed78:	bl	41af30 <CRYPTO_strdup@plt>
  46ed7c:	str	x0, [sp, #8]
  46ed80:	ldr	x8, [sp, #8]
  46ed84:	cbnz	x8, 46ed94 <ASN1_generate_nconf@plt+0x50494>
  46ed88:	mov	w8, #0xffffffff            	// #-1
  46ed8c:	stur	w8, [x29, #-4]
  46ed90:	b	46edf4 <ASN1_generate_nconf@plt+0x504f4>
  46ed94:	ldr	x0, [sp, #8]
  46ed98:	mov	w1, #0x3a                  	// #58
  46ed9c:	bl	41d7e0 <strchr@plt>
  46eda0:	str	x0, [sp]
  46eda4:	ldr	x8, [sp]
  46eda8:	cbz	x8, 46edc4 <ASN1_generate_nconf@plt+0x504c4>
  46edac:	ldr	x8, [sp]
  46edb0:	mov	w9, #0x0                   	// #0
  46edb4:	strb	w9, [x8]
  46edb8:	ldr	x8, [sp]
  46edbc:	add	x8, x8, #0x1
  46edc0:	str	x8, [sp]
  46edc4:	ldur	x0, [x29, #-16]
  46edc8:	ldr	x1, [sp, #8]
  46edcc:	ldr	x2, [sp]
  46edd0:	bl	41bbc0 <EVP_PKEY_CTX_ctrl_str@plt>
  46edd4:	str	w0, [sp, #20]
  46edd8:	ldr	x0, [sp, #8]
  46eddc:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46ede0:	add	x1, x1, #0x8fb
  46ede4:	mov	w2, #0x77c                 	// #1916
  46ede8:	bl	41b180 <CRYPTO_free@plt>
  46edec:	ldr	w8, [sp, #20]
  46edf0:	stur	w8, [x29, #-4]
  46edf4:	ldur	w0, [x29, #-4]
  46edf8:	ldp	x29, x30, [sp, #48]
  46edfc:	add	sp, sp, #0x40
  46ee00:	ret
  46ee04:	sub	sp, sp, #0x70
  46ee08:	stp	x29, x30, [sp, #96]
  46ee0c:	add	x29, sp, #0x60
  46ee10:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46ee14:	ldr	x8, [x8, #4024]
  46ee18:	adrp	x9, 494000 <ASN1_generate_nconf@plt+0x75700>
  46ee1c:	add	x9, x9, #0x60
  46ee20:	adrp	x10, 494000 <ASN1_generate_nconf@plt+0x75700>
  46ee24:	add	x10, x10, #0x65
  46ee28:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46ee2c:	add	x1, x1, #0x43
  46ee30:	adrp	x11, 494000 <ASN1_generate_nconf@plt+0x75700>
  46ee34:	add	x11, x11, #0x6b
  46ee38:	adrp	x12, 494000 <ASN1_generate_nconf@plt+0x75700>
  46ee3c:	add	x12, x12, #0x75
  46ee40:	stur	x0, [x29, #-8]
  46ee44:	ldur	x0, [x29, #-8]
  46ee48:	stur	x8, [x29, #-32]
  46ee4c:	stur	x9, [x29, #-40]
  46ee50:	str	x10, [sp, #48]
  46ee54:	str	x1, [sp, #40]
  46ee58:	str	x11, [sp, #32]
  46ee5c:	str	x12, [sp, #24]
  46ee60:	bl	41e870 <X509_STORE_CTX_get0_policy_tree@plt>
  46ee64:	stur	x0, [x29, #-16]
  46ee68:	ldur	x0, [x29, #-8]
  46ee6c:	bl	41e2c0 <X509_STORE_CTX_get_explicit_policy@plt>
  46ee70:	stur	w0, [x29, #-20]
  46ee74:	ldur	x8, [x29, #-32]
  46ee78:	ldr	x0, [x8]
  46ee7c:	ldur	w13, [x29, #-20]
  46ee80:	cmp	w13, #0x0
  46ee84:	ldur	x9, [x29, #-40]
  46ee88:	ldr	x10, [sp, #48]
  46ee8c:	csel	x2, x9, x10, ne  // ne = any
  46ee90:	ldr	x1, [sp, #40]
  46ee94:	bl	4196e0 <BIO_printf@plt>
  46ee98:	ldur	x8, [x29, #-16]
  46ee9c:	mov	x0, x8
  46eea0:	bl	41c300 <X509_policy_tree_get0_policies@plt>
  46eea4:	ldr	x8, [sp, #32]
  46eea8:	str	x0, [sp, #16]
  46eeac:	mov	x0, x8
  46eeb0:	ldr	x1, [sp, #16]
  46eeb4:	bl	46eee0 <ASN1_generate_nconf@plt+0x505e0>
  46eeb8:	ldur	x0, [x29, #-16]
  46eebc:	bl	41bd40 <X509_policy_tree_get0_user_policies@plt>
  46eec0:	ldr	x8, [sp, #24]
  46eec4:	str	x0, [sp, #8]
  46eec8:	mov	x0, x8
  46eecc:	ldr	x1, [sp, #8]
  46eed0:	bl	46eee0 <ASN1_generate_nconf@plt+0x505e0>
  46eed4:	ldp	x29, x30, [sp, #96]
  46eed8:	add	sp, sp, #0x70
  46eedc:	ret
  46eee0:	sub	sp, sp, #0x40
  46eee4:	stp	x29, x30, [sp, #48]
  46eee8:	add	x29, sp, #0x30
  46eeec:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46eef0:	ldr	x8, [x8, #4024]
  46eef4:	adrp	x9, 494000 <ASN1_generate_nconf@plt+0x75700>
  46eef8:	add	x9, x9, #0x2c9
  46eefc:	stur	x0, [x29, #-8]
  46ef00:	stur	x1, [x29, #-16]
  46ef04:	ldr	x0, [x8]
  46ef08:	ldur	x2, [x29, #-8]
  46ef0c:	mov	x1, x9
  46ef10:	str	x8, [sp, #8]
  46ef14:	bl	4196e0 <BIO_printf@plt>
  46ef18:	ldur	x8, [x29, #-16]
  46ef1c:	cbz	x8, 46ef8c <ASN1_generate_nconf@plt+0x5068c>
  46ef20:	ldr	x8, [sp, #8]
  46ef24:	ldr	x0, [x8]
  46ef28:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  46ef2c:	add	x1, x1, #0xec1
  46ef30:	bl	41a930 <BIO_puts@plt>
  46ef34:	str	wzr, [sp, #20]
  46ef38:	ldr	w8, [sp, #20]
  46ef3c:	ldur	x0, [x29, #-16]
  46ef40:	str	w8, [sp, #4]
  46ef44:	bl	470314 <ASN1_generate_nconf@plt+0x51a14>
  46ef48:	ldr	w8, [sp, #4]
  46ef4c:	cmp	w8, w0
  46ef50:	b.ge	46ef88 <ASN1_generate_nconf@plt+0x50688>  // b.tcont
  46ef54:	ldur	x0, [x29, #-16]
  46ef58:	ldr	w1, [sp, #20]
  46ef5c:	bl	470338 <ASN1_generate_nconf@plt+0x51a38>
  46ef60:	str	x0, [sp, #24]
  46ef64:	ldr	x8, [sp, #8]
  46ef68:	ldr	x0, [x8]
  46ef6c:	ldr	x1, [sp, #24]
  46ef70:	mov	w2, #0x2                   	// #2
  46ef74:	bl	41c800 <X509_POLICY_NODE_print@plt>
  46ef78:	ldr	w8, [sp, #20]
  46ef7c:	add	w8, w8, #0x1
  46ef80:	str	w8, [sp, #20]
  46ef84:	b	46ef38 <ASN1_generate_nconf@plt+0x50638>
  46ef88:	b	46efa0 <ASN1_generate_nconf@plt+0x506a0>
  46ef8c:	ldr	x8, [sp, #8]
  46ef90:	ldr	x0, [x8]
  46ef94:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46ef98:	add	x1, x1, #0x2d6
  46ef9c:	bl	41a930 <BIO_puts@plt>
  46efa0:	ldp	x29, x30, [sp, #48]
  46efa4:	add	sp, sp, #0x40
  46efa8:	ret
  46efac:	sub	sp, sp, #0x50
  46efb0:	stp	x29, x30, [sp, #64]
  46efb4:	add	x29, sp, #0x40
  46efb8:	mov	x8, #0xffff                	// #65535
  46efbc:	stur	x0, [x29, #-16]
  46efc0:	stur	x1, [x29, #-24]
  46efc4:	str	xzr, [sp, #8]
  46efc8:	ldur	x0, [x29, #-24]
  46efcc:	str	x8, [sp]
  46efd0:	bl	41e3c0 <strlen@plt>
  46efd4:	str	x0, [sp, #32]
  46efd8:	ldr	x8, [sp, #32]
  46efdc:	ldr	x9, [sp]
  46efe0:	cmp	x8, x9
  46efe4:	b.cc	46eff4 <ASN1_generate_nconf@plt+0x506f4>  // b.lo, b.ul, b.last
  46efe8:	mov	x8, xzr
  46efec:	stur	x8, [x29, #-8]
  46eff0:	b	46f0f8 <ASN1_generate_nconf@plt+0x507f8>
  46eff4:	ldur	x0, [x29, #-24]
  46eff8:	bl	41e3c0 <strlen@plt>
  46effc:	add	x8, x0, #0x1
  46f000:	mov	w0, w8
  46f004:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46f008:	add	x1, x1, #0x7a
  46f00c:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  46f010:	str	x0, [sp, #24]
  46f014:	str	xzr, [sp, #16]
  46f018:	ldr	x8, [sp, #16]
  46f01c:	ldr	x9, [sp, #32]
  46f020:	cmp	x8, x9
  46f024:	b.hi	46f0e0 <ASN1_generate_nconf@plt+0x507e0>  // b.pmore
  46f028:	ldr	x8, [sp, #16]
  46f02c:	ldr	x9, [sp, #32]
  46f030:	cmp	x8, x9
  46f034:	b.eq	46f04c <ASN1_generate_nconf@plt+0x5074c>  // b.none
  46f038:	ldur	x8, [x29, #-24]
  46f03c:	ldr	x9, [sp, #16]
  46f040:	ldrb	w10, [x8, x9]
  46f044:	cmp	w10, #0x2c
  46f048:	b.ne	46f0ac <ASN1_generate_nconf@plt+0x507ac>  // b.any
  46f04c:	ldr	x8, [sp, #16]
  46f050:	ldr	x9, [sp, #8]
  46f054:	subs	x8, x8, x9
  46f058:	cmp	x8, #0xff
  46f05c:	b.ls	46f080 <ASN1_generate_nconf@plt+0x50780>  // b.plast
  46f060:	ldr	x0, [sp, #24]
  46f064:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46f068:	add	x1, x1, #0x8fb
  46f06c:	mov	w2, #0x7b6                 	// #1974
  46f070:	bl	41b180 <CRYPTO_free@plt>
  46f074:	mov	x8, xzr
  46f078:	stur	x8, [x29, #-8]
  46f07c:	b	46f0f8 <ASN1_generate_nconf@plt+0x507f8>
  46f080:	ldr	x8, [sp, #16]
  46f084:	ldr	x9, [sp, #8]
  46f088:	subs	x8, x8, x9
  46f08c:	ldr	x9, [sp, #24]
  46f090:	ldr	x10, [sp, #8]
  46f094:	add	x9, x9, x10
  46f098:	strb	w8, [x9]
  46f09c:	ldr	x9, [sp, #16]
  46f0a0:	add	x9, x9, #0x1
  46f0a4:	str	x9, [sp, #8]
  46f0a8:	b	46f0d0 <ASN1_generate_nconf@plt+0x507d0>
  46f0ac:	ldur	x8, [x29, #-24]
  46f0b0:	ldr	x9, [sp, #16]
  46f0b4:	add	x8, x8, x9
  46f0b8:	ldrb	w10, [x8]
  46f0bc:	ldr	x8, [sp, #24]
  46f0c0:	ldr	x9, [sp, #16]
  46f0c4:	add	x9, x9, #0x1
  46f0c8:	add	x8, x8, x9
  46f0cc:	strb	w10, [x8]
  46f0d0:	ldr	x8, [sp, #16]
  46f0d4:	add	x8, x8, #0x1
  46f0d8:	str	x8, [sp, #16]
  46f0dc:	b	46f018 <ASN1_generate_nconf@plt+0x50718>
  46f0e0:	ldr	x8, [sp, #32]
  46f0e4:	add	x8, x8, #0x1
  46f0e8:	ldur	x9, [x29, #-16]
  46f0ec:	str	x8, [x9]
  46f0f0:	ldr	x8, [sp, #24]
  46f0f4:	stur	x8, [x29, #-8]
  46f0f8:	ldur	x0, [x29, #-8]
  46f0fc:	ldp	x29, x30, [sp, #64]
  46f100:	add	sp, sp, #0x50
  46f104:	ret
  46f108:	sub	sp, sp, #0x80
  46f10c:	stp	x29, x30, [sp, #112]
  46f110:	add	x29, sp, #0x70
  46f114:	adrp	x8, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  46f118:	add	x8, x8, #0xec2
  46f11c:	adrp	x9, 48a000 <ASN1_generate_nconf@plt+0x6b700>
  46f120:	add	x9, x9, #0xc7
  46f124:	stur	x0, [x29, #-8]
  46f128:	stur	x1, [x29, #-16]
  46f12c:	stur	x2, [x29, #-24]
  46f130:	stur	x3, [x29, #-32]
  46f134:	stur	x4, [x29, #-40]
  46f138:	ldur	x10, [x29, #-16]
  46f13c:	stur	x8, [x29, #-48]
  46f140:	str	x9, [sp, #56]
  46f144:	cbnz	x10, 46f14c <ASN1_generate_nconf@plt+0x5084c>
  46f148:	b	46f25c <ASN1_generate_nconf@plt+0x5095c>
  46f14c:	ldur	x8, [x29, #-24]
  46f150:	cbz	x8, 46f1ac <ASN1_generate_nconf@plt+0x508ac>
  46f154:	ldur	x0, [x29, #-8]
  46f158:	ldur	x2, [x29, #-24]
  46f15c:	ldur	x8, [x29, #-16]
  46f160:	ldur	x1, [x29, #-24]
  46f164:	str	x0, [sp, #48]
  46f168:	mov	x0, x8
  46f16c:	mov	x8, xzr
  46f170:	str	x2, [sp, #40]
  46f174:	mov	x2, x8
  46f178:	mov	w9, wzr
  46f17c:	mov	w3, w9
  46f180:	mov	x4, x8
  46f184:	bl	4196f0 <X509_check_host@plt>
  46f188:	cmp	w0, #0x1
  46f18c:	ldur	x8, [x29, #-48]
  46f190:	ldr	x10, [sp, #56]
  46f194:	csel	x3, x8, x10, eq  // eq = none
  46f198:	ldr	x0, [sp, #48]
  46f19c:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46f1a0:	add	x1, x1, #0x85
  46f1a4:	ldr	x2, [sp, #40]
  46f1a8:	bl	4196e0 <BIO_printf@plt>
  46f1ac:	ldur	x8, [x29, #-32]
  46f1b0:	cbz	x8, 46f208 <ASN1_generate_nconf@plt+0x50908>
  46f1b4:	ldur	x0, [x29, #-8]
  46f1b8:	ldur	x2, [x29, #-32]
  46f1bc:	ldur	x8, [x29, #-16]
  46f1c0:	ldur	x1, [x29, #-32]
  46f1c4:	str	x0, [sp, #32]
  46f1c8:	mov	x0, x8
  46f1cc:	mov	x8, xzr
  46f1d0:	str	x2, [sp, #24]
  46f1d4:	mov	x2, x8
  46f1d8:	mov	w9, wzr
  46f1dc:	mov	w3, w9
  46f1e0:	bl	41b810 <X509_check_email@plt>
  46f1e4:	cmp	w0, #0x0
  46f1e8:	ldur	x8, [x29, #-48]
  46f1ec:	ldr	x10, [sp, #56]
  46f1f0:	csel	x3, x8, x10, ne  // ne = any
  46f1f4:	ldr	x0, [sp, #32]
  46f1f8:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46f1fc:	add	x1, x1, #0xab
  46f200:	ldr	x2, [sp, #24]
  46f204:	bl	4196e0 <BIO_printf@plt>
  46f208:	ldur	x8, [x29, #-40]
  46f20c:	cbz	x8, 46f25c <ASN1_generate_nconf@plt+0x5095c>
  46f210:	ldur	x0, [x29, #-8]
  46f214:	ldur	x2, [x29, #-40]
  46f218:	ldur	x8, [x29, #-16]
  46f21c:	ldur	x1, [x29, #-40]
  46f220:	str	x0, [sp, #16]
  46f224:	mov	x0, x8
  46f228:	mov	w9, wzr
  46f22c:	str	x2, [sp, #8]
  46f230:	mov	w2, w9
  46f234:	bl	41cb30 <X509_check_ip_asc@plt>
  46f238:	cmp	w0, #0x0
  46f23c:	ldur	x8, [x29, #-48]
  46f240:	ldr	x10, [sp, #56]
  46f244:	csel	x3, x8, x10, ne  // ne = any
  46f248:	ldr	x0, [sp, #16]
  46f24c:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46f250:	add	x1, x1, #0xce
  46f254:	ldr	x2, [sp, #8]
  46f258:	bl	4196e0 <BIO_printf@plt>
  46f25c:	ldp	x29, x30, [sp, #112]
  46f260:	add	sp, sp, #0x80
  46f264:	ret
  46f268:	sub	sp, sp, #0x20
  46f26c:	stp	x29, x30, [sp, #16]
  46f270:	add	x29, sp, #0x10
  46f274:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50700>
  46f278:	add	x1, x1, #0x294
  46f27c:	str	x0, [sp, #8]
  46f280:	ldr	x0, [sp, #8]
  46f284:	bl	41e4d0 <X509_STORE_set_lookup_crls@plt>
  46f288:	ldp	x29, x30, [sp, #16]
  46f28c:	add	sp, sp, #0x20
  46f290:	ret
  46f294:	sub	sp, sp, #0x50
  46f298:	stp	x29, x30, [sp, #64]
  46f29c:	add	x29, sp, #0x40
  46f2a0:	mov	x8, xzr
  46f2a4:	stur	x0, [x29, #-16]
  46f2a8:	stur	x1, [x29, #-24]
  46f2ac:	str	x8, [sp, #24]
  46f2b0:	bl	46ff44 <ASN1_generate_nconf@plt+0x51644>
  46f2b4:	str	x0, [sp, #24]
  46f2b8:	ldr	x8, [sp, #24]
  46f2bc:	cbnz	x8, 46f2cc <ASN1_generate_nconf@plt+0x509cc>
  46f2c0:	mov	x8, xzr
  46f2c4:	stur	x8, [x29, #-8]
  46f2c8:	b	46f390 <ASN1_generate_nconf@plt+0x50a90>
  46f2cc:	ldur	x0, [x29, #-16]
  46f2d0:	bl	419ce0 <X509_STORE_CTX_get_current_cert@plt>
  46f2d4:	str	x0, [sp, #32]
  46f2d8:	ldr	x0, [sp, #32]
  46f2dc:	mov	w1, #0x67                  	// #103
  46f2e0:	mov	x8, xzr
  46f2e4:	mov	x2, x8
  46f2e8:	mov	x3, x8
  46f2ec:	bl	41dd90 <X509_get_ext_d2i@plt>
  46f2f0:	str	x0, [sp, #8]
  46f2f4:	ldr	x0, [sp, #8]
  46f2f8:	bl	470364 <ASN1_generate_nconf@plt+0x51a64>
  46f2fc:	str	x0, [sp, #16]
  46f300:	ldr	x0, [sp, #8]
  46f304:	adrp	x1, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46f308:	ldr	x1, [x1, #4008]
  46f30c:	bl	4703fc <ASN1_generate_nconf@plt+0x51afc>
  46f310:	ldr	x8, [sp, #16]
  46f314:	cbnz	x8, 46f32c <ASN1_generate_nconf@plt+0x50a2c>
  46f318:	ldr	x0, [sp, #24]
  46f31c:	bl	470428 <ASN1_generate_nconf@plt+0x51b28>
  46f320:	mov	x8, xzr
  46f324:	stur	x8, [x29, #-8]
  46f328:	b	46f390 <ASN1_generate_nconf@plt+0x50a90>
  46f32c:	ldr	x0, [sp, #24]
  46f330:	ldr	x1, [sp, #16]
  46f334:	bl	46ffd4 <ASN1_generate_nconf@plt+0x516d4>
  46f338:	ldr	x8, [sp, #32]
  46f33c:	mov	x0, x8
  46f340:	mov	w1, #0x359                 	// #857
  46f344:	mov	x8, xzr
  46f348:	mov	x2, x8
  46f34c:	mov	x3, x8
  46f350:	bl	41dd90 <X509_get_ext_d2i@plt>
  46f354:	str	x0, [sp, #8]
  46f358:	ldr	x0, [sp, #8]
  46f35c:	bl	470364 <ASN1_generate_nconf@plt+0x51a64>
  46f360:	str	x0, [sp, #16]
  46f364:	ldr	x0, [sp, #8]
  46f368:	adrp	x1, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46f36c:	ldr	x1, [x1, #4008]
  46f370:	bl	4703fc <ASN1_generate_nconf@plt+0x51afc>
  46f374:	ldr	x8, [sp, #16]
  46f378:	cbz	x8, 46f388 <ASN1_generate_nconf@plt+0x50a88>
  46f37c:	ldr	x0, [sp, #24]
  46f380:	ldr	x1, [sp, #16]
  46f384:	bl	46ffd4 <ASN1_generate_nconf@plt+0x516d4>
  46f388:	ldr	x8, [sp, #24]
  46f38c:	stur	x8, [x29, #-8]
  46f390:	ldur	x0, [x29, #-8]
  46f394:	ldp	x29, x30, [sp, #64]
  46f398:	add	sp, sp, #0x50
  46f39c:	ret
  46f3a0:	sub	sp, sp, #0x50
  46f3a4:	stp	x29, x30, [sp, #64]
  46f3a8:	add	x29, sp, #0x40
  46f3ac:	fmov	d0, xzr
  46f3b0:	add	x8, sp, #0x10
  46f3b4:	stur	w0, [x29, #-4]
  46f3b8:	stur	w1, [x29, #-8]
  46f3bc:	stur	d0, [x29, #-16]
  46f3c0:	mov	x0, x8
  46f3c4:	bl	419a60 <times@plt>
  46f3c8:	str	x0, [sp, #8]
  46f3cc:	ldur	w9, [x29, #-8]
  46f3d0:	cbz	w9, 46f3dc <ASN1_generate_nconf@plt+0x50adc>
  46f3d4:	ldr	x8, [sp, #16]
  46f3d8:	str	x8, [sp, #8]
  46f3dc:	ldur	w8, [x29, #-4]
  46f3e0:	cbnz	w8, 46f3f8 <ASN1_generate_nconf@plt+0x50af8>
  46f3e4:	ldr	x8, [sp, #8]
  46f3e8:	adrp	x9, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46f3ec:	add	x9, x9, #0x2a8
  46f3f0:	str	x8, [x9]
  46f3f4:	b	46f42c <ASN1_generate_nconf@plt+0x50b2c>
  46f3f8:	mov	w0, #0x2                   	// #2
  46f3fc:	bl	41dad0 <sysconf@plt>
  46f400:	str	x0, [sp]
  46f404:	ldr	x8, [sp, #8]
  46f408:	adrp	x9, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46f40c:	add	x9, x9, #0x2a8
  46f410:	ldr	x9, [x9]
  46f414:	subs	x8, x8, x9
  46f418:	scvtf	d0, x8
  46f41c:	ldr	x8, [sp]
  46f420:	scvtf	d1, x8
  46f424:	fdiv	d0, d0, d1
  46f428:	stur	d0, [x29, #-16]
  46f42c:	ldur	d0, [x29, #-16]
  46f430:	ldp	x29, x30, [sp, #64]
  46f434:	add	sp, sp, #0x50
  46f438:	ret
  46f43c:	sub	sp, sp, #0x20
  46f440:	stp	x29, x30, [sp, #16]
  46f444:	add	x29, sp, #0x10
  46f448:	str	x0, [sp, #8]
  46f44c:	str	w1, [sp, #4]
  46f450:	ldr	x0, [sp, #8]
  46f454:	ldr	w1, [sp, #4]
  46f458:	bl	41b490 <access@plt>
  46f45c:	ldp	x29, x30, [sp, #16]
  46f460:	add	sp, sp, #0x20
  46f464:	ret
  46f468:	sub	sp, sp, #0xa0
  46f46c:	stp	x29, x30, [sp, #144]
  46f470:	add	x29, sp, #0x90
  46f474:	mov	x1, sp
  46f478:	stur	x0, [x29, #-16]
  46f47c:	ldur	x0, [x29, #-16]
  46f480:	bl	476f90 <ASN1_generate_nconf@plt+0x58690>
  46f484:	cbnz	w0, 46f4a4 <ASN1_generate_nconf@plt+0x50ba4>
  46f488:	ldr	w8, [sp, #16]
  46f48c:	and	w8, w8, #0xf000
  46f490:	cmp	w8, #0x4, lsl #12
  46f494:	cset	w8, eq  // eq = none
  46f498:	and	w8, w8, #0x1
  46f49c:	stur	w8, [x29, #-4]
  46f4a0:	b	46f4ac <ASN1_generate_nconf@plt+0x50bac>
  46f4a4:	mov	w8, #0xffffffff            	// #-1
  46f4a8:	stur	w8, [x29, #-4]
  46f4ac:	ldur	w0, [x29, #-4]
  46f4b0:	ldp	x29, x30, [sp, #144]
  46f4b4:	add	sp, sp, #0xa0
  46f4b8:	ret
  46f4bc:	stp	x29, x30, [sp, #-16]!
  46f4c0:	mov	x29, sp
  46f4c4:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46f4c8:	ldr	x8, [x8, #4000]
  46f4cc:	ldr	x0, [x8]
  46f4d0:	bl	419fc0 <fileno@plt>
  46f4d4:	ldp	x29, x30, [sp], #16
  46f4d8:	ret
  46f4dc:	stp	x29, x30, [sp, #-16]!
  46f4e0:	mov	x29, sp
  46f4e4:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46f4e8:	ldr	x8, [x8, #3968]
  46f4ec:	ldr	x0, [x8]
  46f4f0:	bl	419fc0 <fileno@plt>
  46f4f4:	ldp	x29, x30, [sp], #16
  46f4f8:	ret
  46f4fc:	sub	sp, sp, #0x20
  46f500:	stp	x29, x30, [sp, #16]
  46f504:	add	x29, sp, #0x10
  46f508:	str	x0, [sp, #8]
  46f50c:	str	w1, [sp, #4]
  46f510:	bl	46f4bc <ASN1_generate_nconf@plt+0x50bbc>
  46f514:	ldr	x1, [sp, #8]
  46f518:	ldrsw	x2, [sp, #4]
  46f51c:	bl	41bd70 <read@plt>
  46f520:	ldp	x29, x30, [sp, #16]
  46f524:	add	sp, sp, #0x20
  46f528:	ret
  46f52c:	sub	sp, sp, #0x20
  46f530:	stp	x29, x30, [sp, #16]
  46f534:	add	x29, sp, #0x10
  46f538:	str	x0, [sp, #8]
  46f53c:	str	w1, [sp, #4]
  46f540:	bl	46f4dc <ASN1_generate_nconf@plt+0x50bdc>
  46f544:	ldr	x1, [sp, #8]
  46f548:	ldrsw	x2, [sp, #4]
  46f54c:	bl	41c360 <write@plt>
  46f550:	ldp	x29, x30, [sp, #16]
  46f554:	add	sp, sp, #0x20
  46f558:	ret
  46f55c:	sub	sp, sp, #0x10
  46f560:	str	w0, [sp, #12]
  46f564:	ldr	w8, [sp, #12]
  46f568:	and	w8, w8, #0x8000
  46f56c:	cmp	w8, #0x8, lsl #12
  46f570:	cset	w8, eq  // eq = none
  46f574:	and	w0, w8, #0x1
  46f578:	add	sp, sp, #0x10
  46f57c:	ret
  46f580:	sub	sp, sp, #0x50
  46f584:	stp	x29, x30, [sp, #64]
  46f588:	add	x29, sp, #0x40
  46f58c:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46f590:	ldr	x8, [x8, #3968]
  46f594:	mov	w9, wzr
  46f598:	mov	w10, #0x10                  	// #16
  46f59c:	mov	x11, xzr
  46f5a0:	adrp	x12, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46f5a4:	add	x12, x12, #0x2b0
  46f5a8:	stur	w0, [x29, #-4]
  46f5ac:	ldr	x0, [x8]
  46f5b0:	ldur	w13, [x29, #-4]
  46f5b4:	str	x0, [sp, #32]
  46f5b8:	mov	w0, w13
  46f5bc:	str	w9, [sp, #28]
  46f5c0:	str	w10, [sp, #24]
  46f5c4:	str	x11, [sp, #16]
  46f5c8:	str	x12, [sp, #8]
  46f5cc:	bl	46f55c <ASN1_generate_nconf@plt+0x50c5c>
  46f5d0:	cmp	w0, #0x0
  46f5d4:	ldr	w9, [sp, #24]
  46f5d8:	ldr	w10, [sp, #28]
  46f5dc:	csel	w13, w9, w10, ne  // ne = any
  46f5e0:	orr	w1, w10, w13
  46f5e4:	ldr	x0, [sp, #32]
  46f5e8:	bl	41caa0 <BIO_new_fp@plt>
  46f5ec:	stur	x0, [x29, #-16]
  46f5f0:	ldr	x8, [sp, #16]
  46f5f4:	stur	x8, [x29, #-24]
  46f5f8:	ldur	w0, [x29, #-4]
  46f5fc:	bl	46f55c <ASN1_generate_nconf@plt+0x50c5c>
  46f600:	cbz	w0, 46f660 <ASN1_generate_nconf@plt+0x50d60>
  46f604:	adrp	x0, 494000 <ASN1_generate_nconf@plt+0x75700>
  46f608:	add	x0, x0, #0xee
  46f60c:	bl	41d540 <getenv@plt>
  46f610:	stur	x0, [x29, #-24]
  46f614:	cbz	x0, 46f660 <ASN1_generate_nconf@plt+0x50d60>
  46f618:	ldr	x8, [sp, #8]
  46f61c:	ldr	x9, [x8]
  46f620:	cbnz	x9, 46f630 <ASN1_generate_nconf@plt+0x50d30>
  46f624:	bl	47066c <ASN1_generate_nconf@plt+0x51d6c>
  46f628:	ldr	x8, [sp, #8]
  46f62c:	str	x0, [x8]
  46f630:	ldr	x8, [sp, #8]
  46f634:	ldr	x0, [x8]
  46f638:	bl	41b5c0 <BIO_new@plt>
  46f63c:	ldur	x1, [x29, #-16]
  46f640:	bl	41aa90 <BIO_push@plt>
  46f644:	stur	x0, [x29, #-16]
  46f648:	ldur	x0, [x29, #-16]
  46f64c:	ldur	x3, [x29, #-24]
  46f650:	mov	w1, #0x8000                	// #32768
  46f654:	mov	x8, xzr
  46f658:	mov	x2, x8
  46f65c:	bl	41de30 <BIO_ctrl@plt>
  46f660:	ldur	x0, [x29, #-16]
  46f664:	ldp	x29, x30, [sp, #64]
  46f668:	add	sp, sp, #0x50
  46f66c:	ret
  46f670:	sub	sp, sp, #0x30
  46f674:	stp	x29, x30, [sp, #32]
  46f678:	add	x29, sp, #0x20
  46f67c:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46f680:	ldr	x8, [x8, #3984]
  46f684:	mov	w9, wzr
  46f688:	mov	w10, #0x10                  	// #16
  46f68c:	stur	w0, [x29, #-4]
  46f690:	ldr	x0, [x8]
  46f694:	ldur	w11, [x29, #-4]
  46f698:	str	x0, [sp, #8]
  46f69c:	mov	w0, w11
  46f6a0:	str	w9, [sp, #4]
  46f6a4:	str	w10, [sp]
  46f6a8:	bl	46f55c <ASN1_generate_nconf@plt+0x50c5c>
  46f6ac:	cmp	w0, #0x0
  46f6b0:	ldr	w9, [sp]
  46f6b4:	ldr	w10, [sp, #4]
  46f6b8:	csel	w11, w9, w10, ne  // ne = any
  46f6bc:	orr	w1, w10, w11
  46f6c0:	ldr	x0, [sp, #8]
  46f6c4:	bl	41caa0 <BIO_new_fp@plt>
  46f6c8:	str	x0, [sp, #16]
  46f6cc:	ldr	x0, [sp, #16]
  46f6d0:	ldp	x29, x30, [sp, #32]
  46f6d4:	add	sp, sp, #0x30
  46f6d8:	ret
  46f6dc:	sub	sp, sp, #0x20
  46f6e0:	stp	x29, x30, [sp, #16]
  46f6e4:	add	x29, sp, #0x10
  46f6e8:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  46f6ec:	add	x8, x8, #0x2b0
  46f6f0:	mov	x9, xzr
  46f6f4:	ldr	x0, [x8]
  46f6f8:	str	x8, [sp, #8]
  46f6fc:	str	x9, [sp]
  46f700:	bl	41c4d0 <BIO_meth_free@plt>
  46f704:	ldr	x8, [sp]
  46f708:	ldr	x9, [sp, #8]
  46f70c:	str	x8, [x9]
  46f710:	ldp	x29, x30, [sp, #16]
  46f714:	add	sp, sp, #0x20
  46f718:	ret
  46f71c:	sub	sp, sp, #0x80
  46f720:	stp	x29, x30, [sp, #112]
  46f724:	add	x29, sp, #0x70
  46f728:	mov	x8, xzr
  46f72c:	mov	w9, #0xffffffff            	// #-1
  46f730:	stur	x0, [x29, #-16]
  46f734:	stur	w1, [x29, #-20]
  46f738:	stur	w2, [x29, #-24]
  46f73c:	stur	x8, [x29, #-32]
  46f740:	stur	x8, [x29, #-40]
  46f744:	stur	w9, [x29, #-44]
  46f748:	ldur	w9, [x29, #-24]
  46f74c:	cbz	w9, 46f76c <ASN1_generate_nconf@plt+0x50e6c>
  46f750:	ldur	x8, [x29, #-16]
  46f754:	cbz	x8, 46f76c <ASN1_generate_nconf@plt+0x50e6c>
  46f758:	ldur	x0, [x29, #-16]
  46f75c:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46f760:	add	x1, x1, #0x983
  46f764:	bl	41d200 <strcmp@plt>
  46f768:	cbnz	w0, 46f784 <ASN1_generate_nconf@plt+0x50e84>
  46f76c:	ldur	x0, [x29, #-16]
  46f770:	ldur	w2, [x29, #-20]
  46f774:	mov	w1, #0x77                  	// #119
  46f778:	bl	46ba88 <ASN1_generate_nconf@plt+0x4d188>
  46f77c:	stur	x0, [x29, #-8]
  46f780:	b	46f8f4 <ASN1_generate_nconf@plt+0x50ff4>
  46f784:	mov	w8, #0x1                   	// #1
  46f788:	stur	w8, [x29, #-52]
  46f78c:	ldur	w8, [x29, #-52]
  46f790:	orr	w8, w8, #0x40
  46f794:	stur	w8, [x29, #-52]
  46f798:	ldur	w8, [x29, #-52]
  46f79c:	orr	w8, w8, #0x200
  46f7a0:	stur	w8, [x29, #-52]
  46f7a4:	ldur	w0, [x29, #-20]
  46f7a8:	bl	46f55c <ASN1_generate_nconf@plt+0x50c5c>
  46f7ac:	str	w0, [sp, #56]
  46f7b0:	ldr	w8, [sp, #56]
  46f7b4:	cbnz	w8, 46f7b8 <ASN1_generate_nconf@plt+0x50eb8>
  46f7b8:	ldur	x0, [x29, #-16]
  46f7bc:	ldur	w1, [x29, #-52]
  46f7c0:	mov	w2, #0x180                 	// #384
  46f7c4:	bl	41e600 <open@plt>
  46f7c8:	stur	w0, [x29, #-44]
  46f7cc:	ldur	w8, [x29, #-44]
  46f7d0:	cmp	w8, #0x0
  46f7d4:	cset	w8, ge  // ge = tcont
  46f7d8:	tbnz	w8, #0, 46f7e0 <ASN1_generate_nconf@plt+0x50ee0>
  46f7dc:	b	46f85c <ASN1_generate_nconf@plt+0x50f5c>
  46f7e0:	ldur	w0, [x29, #-44]
  46f7e4:	ldur	w1, [x29, #-20]
  46f7e8:	mov	w8, #0x77                  	// #119
  46f7ec:	str	w0, [sp, #52]
  46f7f0:	mov	w0, w8
  46f7f4:	bl	46f904 <ASN1_generate_nconf@plt+0x51004>
  46f7f8:	ldr	w8, [sp, #52]
  46f7fc:	str	x0, [sp, #40]
  46f800:	mov	w0, w8
  46f804:	ldr	x1, [sp, #40]
  46f808:	bl	419c50 <fdopen@plt>
  46f80c:	stur	x0, [x29, #-32]
  46f810:	ldur	x9, [x29, #-32]
  46f814:	cbnz	x9, 46f81c <ASN1_generate_nconf@plt+0x50f1c>
  46f818:	b	46f85c <ASN1_generate_nconf@plt+0x50f5c>
  46f81c:	mov	w8, #0x1                   	// #1
  46f820:	stur	w8, [x29, #-48]
  46f824:	ldr	w8, [sp, #56]
  46f828:	cbz	w8, 46f838 <ASN1_generate_nconf@plt+0x50f38>
  46f82c:	ldur	w8, [x29, #-48]
  46f830:	orr	w8, w8, #0x10
  46f834:	stur	w8, [x29, #-48]
  46f838:	ldur	x0, [x29, #-32]
  46f83c:	ldur	w1, [x29, #-48]
  46f840:	bl	41caa0 <BIO_new_fp@plt>
  46f844:	stur	x0, [x29, #-40]
  46f848:	ldur	x8, [x29, #-40]
  46f84c:	cbz	x8, 46f85c <ASN1_generate_nconf@plt+0x50f5c>
  46f850:	ldur	x8, [x29, #-40]
  46f854:	stur	x8, [x29, #-8]
  46f858:	b	46f8f4 <ASN1_generate_nconf@plt+0x50ff4>
  46f85c:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46f860:	ldr	x8, [x8, #4024]
  46f864:	ldr	x0, [x8]
  46f868:	str	x8, [sp, #32]
  46f86c:	str	x0, [sp, #24]
  46f870:	bl	470d74 <ASN1_generate_nconf@plt+0x52474>
  46f874:	ldur	x3, [x29, #-16]
  46f878:	str	x0, [sp, #16]
  46f87c:	str	x3, [sp, #8]
  46f880:	bl	41bc50 <__errno_location@plt>
  46f884:	ldr	w0, [x0]
  46f888:	bl	41dee0 <strerror@plt>
  46f88c:	ldr	x8, [sp, #24]
  46f890:	str	x0, [sp]
  46f894:	mov	x0, x8
  46f898:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46f89c:	add	x1, x1, #0x102
  46f8a0:	ldr	x2, [sp, #16]
  46f8a4:	ldr	x3, [sp, #8]
  46f8a8:	ldr	x4, [sp]
  46f8ac:	bl	4196e0 <BIO_printf@plt>
  46f8b0:	ldr	x8, [sp, #32]
  46f8b4:	ldr	x9, [x8]
  46f8b8:	mov	x0, x9
  46f8bc:	bl	41e780 <ERR_print_errors@plt>
  46f8c0:	ldur	x8, [x29, #-32]
  46f8c4:	cbz	x8, 46f8d4 <ASN1_generate_nconf@plt+0x50fd4>
  46f8c8:	ldur	x0, [x29, #-32]
  46f8cc:	bl	41cd20 <fclose@plt>
  46f8d0:	b	46f8ec <ASN1_generate_nconf@plt+0x50fec>
  46f8d4:	ldur	w8, [x29, #-44]
  46f8d8:	cmp	w8, #0x0
  46f8dc:	cset	w8, lt  // lt = tstop
  46f8e0:	tbnz	w8, #0, 46f8ec <ASN1_generate_nconf@plt+0x50fec>
  46f8e4:	ldur	w0, [x29, #-44]
  46f8e8:	bl	41e1d0 <close@plt>
  46f8ec:	mov	x8, xzr
  46f8f0:	stur	x8, [x29, #-8]
  46f8f4:	ldur	x0, [x29, #-8]
  46f8f8:	ldp	x29, x30, [sp, #112]
  46f8fc:	add	sp, sp, #0x80
  46f900:	ret
  46f904:	sub	sp, sp, #0x30
  46f908:	stp	x29, x30, [sp, #32]
  46f90c:	add	x29, sp, #0x20
  46f910:	sturb	w0, [x29, #-9]
  46f914:	str	w1, [sp, #16]
  46f918:	ldurb	w8, [x29, #-9]
  46f91c:	cmp	w8, #0x61
  46f920:	b.eq	46f93c <ASN1_generate_nconf@plt+0x5103c>  // b.none
  46f924:	ldurb	w8, [x29, #-9]
  46f928:	cmp	w8, #0x72
  46f92c:	b.eq	46f93c <ASN1_generate_nconf@plt+0x5103c>  // b.none
  46f930:	ldurb	w8, [x29, #-9]
  46f934:	cmp	w8, #0x77
  46f938:	b.ne	46f940 <ASN1_generate_nconf@plt+0x51040>  // b.any
  46f93c:	b	46f958 <ASN1_generate_nconf@plt+0x51058>
  46f940:	adrp	x0, 494000 <ASN1_generate_nconf@plt+0x75700>
  46f944:	add	x0, x0, #0x2e8
  46f948:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46f94c:	add	x1, x1, #0x8fb
  46f950:	mov	w2, #0x9e7                 	// #2535
  46f954:	bl	41ab50 <OPENSSL_die@plt>
  46f958:	ldurb	w8, [x29, #-9]
  46f95c:	cmp	w8, #0x61
  46f960:	str	w8, [sp, #12]
  46f964:	b.eq	46f98c <ASN1_generate_nconf@plt+0x5108c>  // b.none
  46f968:	b	46f96c <ASN1_generate_nconf@plt+0x5106c>
  46f96c:	ldr	w8, [sp, #12]
  46f970:	cmp	w8, #0x72
  46f974:	b.eq	46f9b4 <ASN1_generate_nconf@plt+0x510b4>  // b.none
  46f978:	b	46f97c <ASN1_generate_nconf@plt+0x5107c>
  46f97c:	ldr	w8, [sp, #12]
  46f980:	cmp	w8, #0x77
  46f984:	b.eq	46f9dc <ASN1_generate_nconf@plt+0x510dc>  // b.none
  46f988:	b	46fa04 <ASN1_generate_nconf@plt+0x51104>
  46f98c:	ldr	w0, [sp, #16]
  46f990:	bl	46f55c <ASN1_generate_nconf@plt+0x50c5c>
  46f994:	adrp	x8, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  46f998:	add	x8, x8, #0x566
  46f99c:	adrp	x9, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  46f9a0:	add	x9, x9, #0x4bf
  46f9a4:	cmp	w0, #0x0
  46f9a8:	csel	x8, x9, x8, ne  // ne = any
  46f9ac:	stur	x8, [x29, #-8]
  46f9b0:	b	46fa0c <ASN1_generate_nconf@plt+0x5110c>
  46f9b4:	ldr	w0, [sp, #16]
  46f9b8:	bl	46f55c <ASN1_generate_nconf@plt+0x50c5c>
  46f9bc:	adrp	x8, 47a000 <ASN1_generate_nconf@plt+0x5b700>
  46f9c0:	add	x8, x8, #0x9f4
  46f9c4:	adrp	x9, 483000 <ASN1_generate_nconf@plt+0x64700>
  46f9c8:	add	x9, x9, #0x45a
  46f9cc:	cmp	w0, #0x0
  46f9d0:	csel	x8, x9, x8, ne  // ne = any
  46f9d4:	stur	x8, [x29, #-8]
  46f9d8:	b	46fa0c <ASN1_generate_nconf@plt+0x5110c>
  46f9dc:	ldr	w0, [sp, #16]
  46f9e0:	bl	46f55c <ASN1_generate_nconf@plt+0x50c5c>
  46f9e4:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  46f9e8:	add	x8, x8, #0x324
  46f9ec:	adrp	x9, 486000 <ASN1_generate_nconf@plt+0x67700>
  46f9f0:	add	x9, x9, #0x29f
  46f9f4:	cmp	w0, #0x0
  46f9f8:	csel	x8, x9, x8, ne  // ne = any
  46f9fc:	stur	x8, [x29, #-8]
  46fa00:	b	46fa0c <ASN1_generate_nconf@plt+0x5110c>
  46fa04:	mov	x8, xzr
  46fa08:	stur	x8, [x29, #-8]
  46fa0c:	ldur	x0, [x29, #-8]
  46fa10:	ldp	x29, x30, [sp, #32]
  46fa14:	add	sp, sp, #0x30
  46fa18:	ret
  46fa1c:	sub	sp, sp, #0x90
  46fa20:	stp	x29, x30, [sp, #128]
  46fa24:	add	x29, sp, #0x80
  46fa28:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  46fa2c:	ldr	x8, [x8, #4024]
  46fa30:	stur	x0, [x29, #-16]
  46fa34:	sturb	w1, [x29, #-17]
  46fa38:	stur	w2, [x29, #-24]
  46fa3c:	stur	w3, [x29, #-28]
  46fa40:	ldur	x9, [x29, #-16]
  46fa44:	stur	x8, [x29, #-48]
  46fa48:	cbz	x9, 46fa60 <ASN1_generate_nconf@plt+0x51160>
  46fa4c:	ldur	x0, [x29, #-16]
  46fa50:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46fa54:	add	x1, x1, #0x983
  46fa58:	bl	41d200 <strcmp@plt>
  46fa5c:	cbnz	w0, 46fb18 <ASN1_generate_nconf@plt+0x51218>
  46fa60:	ldurb	w8, [x29, #-17]
  46fa64:	cmp	w8, #0x72
  46fa68:	b.ne	46fa7c <ASN1_generate_nconf@plt+0x5117c>  // b.any
  46fa6c:	ldur	w0, [x29, #-24]
  46fa70:	bl	46c168 <ASN1_generate_nconf@plt+0x4d868>
  46fa74:	stur	x0, [x29, #-56]
  46fa78:	b	46fa88 <ASN1_generate_nconf@plt+0x51188>
  46fa7c:	ldur	w0, [x29, #-24]
  46fa80:	bl	46f580 <ASN1_generate_nconf@plt+0x50c80>
  46fa84:	stur	x0, [x29, #-56]
  46fa88:	ldur	x8, [x29, #-56]
  46fa8c:	stur	x8, [x29, #-40]
  46fa90:	ldur	w9, [x29, #-28]
  46fa94:	cbz	w9, 46faa8 <ASN1_generate_nconf@plt+0x511a8>
  46fa98:	bl	41a250 <ERR_clear_error@plt>
  46fa9c:	ldur	x8, [x29, #-40]
  46faa0:	stur	x8, [x29, #-8]
  46faa4:	b	46fbdc <ASN1_generate_nconf@plt+0x512dc>
  46faa8:	ldur	x8, [x29, #-40]
  46faac:	cbz	x8, 46fabc <ASN1_generate_nconf@plt+0x511bc>
  46fab0:	ldur	x8, [x29, #-40]
  46fab4:	stur	x8, [x29, #-8]
  46fab8:	b	46fbdc <ASN1_generate_nconf@plt+0x512dc>
  46fabc:	ldur	x8, [x29, #-48]
  46fac0:	ldr	x0, [x8]
  46fac4:	ldurb	w9, [x29, #-17]
  46fac8:	adrp	x10, 487000 <ASN1_generate_nconf@plt+0x68700>
  46facc:	add	x10, x10, #0x95a
  46fad0:	adrp	x11, 482000 <ASN1_generate_nconf@plt+0x63700>
  46fad4:	add	x11, x11, #0x20b
  46fad8:	cmp	w9, #0x72
  46fadc:	csel	x2, x11, x10, eq  // eq = none
  46fae0:	str	x0, [sp, #64]
  46fae4:	str	x2, [sp, #56]
  46fae8:	bl	41bc50 <__errno_location@plt>
  46faec:	ldr	w0, [x0]
  46faf0:	bl	41dee0 <strerror@plt>
  46faf4:	ldr	x8, [sp, #64]
  46faf8:	str	x0, [sp, #48]
  46fafc:	mov	x0, x8
  46fb00:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46fb04:	add	x1, x1, #0x327
  46fb08:	ldr	x2, [sp, #56]
  46fb0c:	ldr	x3, [sp, #48]
  46fb10:	bl	4196e0 <BIO_printf@plt>
  46fb14:	b	46fbc8 <ASN1_generate_nconf@plt+0x512c8>
  46fb18:	ldur	x0, [x29, #-16]
  46fb1c:	ldurb	w8, [x29, #-17]
  46fb20:	ldur	w1, [x29, #-24]
  46fb24:	str	x0, [sp, #40]
  46fb28:	mov	w0, w8
  46fb2c:	bl	46f904 <ASN1_generate_nconf@plt+0x51004>
  46fb30:	ldr	x9, [sp, #40]
  46fb34:	str	x0, [sp, #32]
  46fb38:	mov	x0, x9
  46fb3c:	ldr	x1, [sp, #32]
  46fb40:	bl	41b160 <BIO_new_file@plt>
  46fb44:	stur	x0, [x29, #-40]
  46fb48:	ldur	w8, [x29, #-28]
  46fb4c:	cbz	w8, 46fb60 <ASN1_generate_nconf@plt+0x51260>
  46fb50:	bl	41a250 <ERR_clear_error@plt>
  46fb54:	ldur	x8, [x29, #-40]
  46fb58:	stur	x8, [x29, #-8]
  46fb5c:	b	46fbdc <ASN1_generate_nconf@plt+0x512dc>
  46fb60:	ldur	x8, [x29, #-40]
  46fb64:	cbz	x8, 46fb74 <ASN1_generate_nconf@plt+0x51274>
  46fb68:	ldur	x8, [x29, #-40]
  46fb6c:	stur	x8, [x29, #-8]
  46fb70:	b	46fbdc <ASN1_generate_nconf@plt+0x512dc>
  46fb74:	ldur	x8, [x29, #-48]
  46fb78:	ldr	x0, [x8]
  46fb7c:	ldur	x2, [x29, #-16]
  46fb80:	ldurb	w9, [x29, #-17]
  46fb84:	str	x0, [sp, #24]
  46fb88:	mov	w0, w9
  46fb8c:	str	x2, [sp, #16]
  46fb90:	bl	4705e8 <ASN1_generate_nconf@plt+0x51ce8>
  46fb94:	str	x0, [sp, #8]
  46fb98:	bl	41bc50 <__errno_location@plt>
  46fb9c:	ldr	w0, [x0]
  46fba0:	bl	41dee0 <strerror@plt>
  46fba4:	ldr	x8, [sp, #24]
  46fba8:	str	x0, [sp]
  46fbac:	mov	x0, x8
  46fbb0:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46fbb4:	add	x1, x1, #0x33a
  46fbb8:	ldr	x2, [sp, #16]
  46fbbc:	ldr	x3, [sp, #8]
  46fbc0:	ldr	x4, [sp]
  46fbc4:	bl	4196e0 <BIO_printf@plt>
  46fbc8:	ldur	x8, [x29, #-48]
  46fbcc:	ldr	x0, [x8]
  46fbd0:	bl	41e780 <ERR_print_errors@plt>
  46fbd4:	mov	x8, xzr
  46fbd8:	stur	x8, [x29, #-8]
  46fbdc:	ldur	x0, [x29, #-8]
  46fbe0:	ldp	x29, x30, [sp, #128]
  46fbe4:	add	sp, sp, #0x90
  46fbe8:	ret
  46fbec:	sub	sp, sp, #0xe0
  46fbf0:	stp	x29, x30, [sp, #208]
  46fbf4:	add	x29, sp, #0xd0
  46fbf8:	mov	x8, xzr
  46fbfc:	add	x2, sp, #0x30
  46fc00:	stur	x0, [x29, #-8]
  46fc04:	stur	wzr, [x29, #-12]
  46fc08:	ldur	x0, [x29, #-8]
  46fc0c:	mov	x1, x8
  46fc10:	bl	41ca90 <SSL_get_all_async_fds@plt>
  46fc14:	cbnz	w0, 46fc1c <ASN1_generate_nconf@plt+0x5131c>
  46fc18:	b	46fda0 <ASN1_generate_nconf@plt+0x514a0>
  46fc1c:	ldr	x8, [sp, #48]
  46fc20:	cbnz	x8, 46fc28 <ASN1_generate_nconf@plt+0x51328>
  46fc24:	b	46fda0 <ASN1_generate_nconf@plt+0x514a0>
  46fc28:	add	x2, sp, #0x30
  46fc2c:	ldr	x8, [sp, #48]
  46fc30:	mov	x9, #0x4                   	// #4
  46fc34:	mul	x8, x9, x8
  46fc38:	mov	w0, w8
  46fc3c:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  46fc40:	add	x1, x1, #0x127
  46fc44:	str	x2, [sp, #16]
  46fc48:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  46fc4c:	str	x0, [sp, #56]
  46fc50:	ldur	x0, [x29, #-8]
  46fc54:	ldr	x1, [sp, #56]
  46fc58:	ldr	x2, [sp, #16]
  46fc5c:	bl	41ca90 <SSL_get_all_async_fds@plt>
  46fc60:	cbnz	w0, 46fc7c <ASN1_generate_nconf@plt+0x5137c>
  46fc64:	ldr	x0, [sp, #56]
  46fc68:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46fc6c:	add	x1, x1, #0x8fb
  46fc70:	mov	w2, #0xa7b                 	// #2683
  46fc74:	bl	41b180 <CRYPTO_free@plt>
  46fc78:	b	46fda0 <ASN1_generate_nconf@plt+0x514a0>
  46fc7c:	add	x8, sp, #0x40
  46fc80:	str	x8, [sp, #24]
  46fc84:	str	wzr, [sp, #36]
  46fc88:	ldr	w8, [sp, #36]
  46fc8c:	mov	w9, w8
  46fc90:	cmp	x9, #0x10
  46fc94:	b.cs	46fcbc <ASN1_generate_nconf@plt+0x513bc>  // b.hs, b.nlast
  46fc98:	ldr	x8, [sp, #24]
  46fc9c:	ldr	w9, [sp, #36]
  46fca0:	mov	w10, w9
  46fca4:	mov	x11, xzr
  46fca8:	str	x11, [x8, x10, lsl #3]
  46fcac:	ldr	w8, [sp, #36]
  46fcb0:	add	w8, w8, #0x1
  46fcb4:	str	w8, [sp, #36]
  46fcb8:	b	46fc88 <ASN1_generate_nconf@plt+0x51388>
  46fcbc:	str	xzr, [sp, #40]
  46fcc0:	ldr	x8, [sp, #40]
  46fcc4:	ldr	x9, [sp, #48]
  46fcc8:	cmp	x8, x9
  46fccc:	b.cs	46fd68 <ASN1_generate_nconf@plt+0x51468>  // b.hs, b.nlast
  46fcd0:	ldur	w8, [x29, #-12]
  46fcd4:	ldr	x9, [sp, #56]
  46fcd8:	ldr	x10, [sp, #40]
  46fcdc:	ldr	w11, [x9, x10, lsl #2]
  46fce0:	cmp	w8, w11
  46fce4:	b.gt	46fcfc <ASN1_generate_nconf@plt+0x513fc>
  46fce8:	ldr	x8, [sp, #56]
  46fcec:	ldr	x9, [sp, #40]
  46fcf0:	ldr	w10, [x8, x9, lsl #2]
  46fcf4:	add	w10, w10, #0x1
  46fcf8:	stur	w10, [x29, #-12]
  46fcfc:	ldr	x8, [sp, #56]
  46fd00:	ldr	x9, [sp, #40]
  46fd04:	ldr	w10, [x8, x9, lsl #2]
  46fd08:	mov	w11, #0x40                  	// #64
  46fd0c:	sdiv	w12, w10, w11
  46fd10:	mul	w12, w12, w11
  46fd14:	subs	w10, w10, w12
  46fd18:	mov	x8, #0x1                   	// #1
  46fd1c:	mov	w9, w10
  46fd20:	lsl	x8, x8, x9
  46fd24:	ldr	x9, [sp, #56]
  46fd28:	ldr	x13, [sp, #40]
  46fd2c:	ldr	w10, [x9, x13, lsl #2]
  46fd30:	sdiv	w10, w10, w11
  46fd34:	mov	w0, w10
  46fd38:	sxtw	x9, w0
  46fd3c:	mov	x13, #0x8                   	// #8
  46fd40:	mul	x9, x13, x9
  46fd44:	add	x13, sp, #0x40
  46fd48:	add	x9, x13, x9
  46fd4c:	ldr	x13, [x9]
  46fd50:	orr	x8, x13, x8
  46fd54:	str	x8, [x9]
  46fd58:	ldr	x8, [sp, #40]
  46fd5c:	add	x8, x8, #0x1
  46fd60:	str	x8, [sp, #40]
  46fd64:	b	46fcc0 <ASN1_generate_nconf@plt+0x513c0>
  46fd68:	ldur	w0, [x29, #-12]
  46fd6c:	add	x1, sp, #0x40
  46fd70:	mov	x8, xzr
  46fd74:	mov	x2, x8
  46fd78:	str	x2, [sp, #8]
  46fd7c:	ldr	x3, [sp, #8]
  46fd80:	mov	x4, x8
  46fd84:	bl	41ae10 <select@plt>
  46fd88:	ldr	x8, [sp, #56]
  46fd8c:	mov	x0, x8
  46fd90:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  46fd94:	add	x1, x1, #0x8fb
  46fd98:	mov	w2, #0xa86                 	// #2694
  46fd9c:	bl	41b180 <CRYPTO_free@plt>
  46fda0:	ldp	x29, x30, [sp, #208]
  46fda4:	add	sp, sp, #0xe0
  46fda8:	ret
  46fdac:	sub	sp, sp, #0x10
  46fdb0:	str	x0, [sp, #8]
  46fdb4:	ldr	x8, [sp, #8]
  46fdb8:	ldr	x8, [x8, #8]
  46fdbc:	str	x8, [sp]
  46fdc0:	ldr	x8, [sp]
  46fdc4:	ldr	x9, [sp, #8]
  46fdc8:	ldr	w10, [x9]
  46fdcc:	subs	w10, w10, #0x1
  46fdd0:	mov	w0, w10
  46fdd4:	sxtw	x9, w0
  46fdd8:	add	x8, x8, x9
  46fddc:	ldrb	w10, [x8]
  46fde0:	eor	w10, w10, #0x1
  46fde4:	strb	w10, [x8]
  46fde8:	add	sp, sp, #0x10
  46fdec:	ret
  46fdf0:	sub	sp, sp, #0x40
  46fdf4:	stp	x29, x30, [sp, #48]
  46fdf8:	add	x29, sp, #0x30
  46fdfc:	stur	x0, [x29, #-16]
  46fe00:	str	x1, [sp, #24]
  46fe04:	str	x2, [sp, #16]
  46fe08:	str	w3, [sp, #12]
  46fe0c:	ldr	x8, [sp, #24]
  46fe10:	cbz	x8, 46fe28 <ASN1_generate_nconf@plt+0x51528>
  46fe14:	ldr	x0, [sp, #24]
  46fe18:	adrp	x1, 478000 <ASN1_generate_nconf@plt+0x59700>
  46fe1c:	add	x1, x1, #0x750
  46fe20:	bl	41d200 <strcmp@plt>
  46fe24:	cbnz	w0, 46fe4c <ASN1_generate_nconf@plt+0x5154c>
  46fe28:	ldur	x0, [x29, #-16]
  46fe2c:	bl	41c390 <X509_getm_notBefore@plt>
  46fe30:	mov	x8, xzr
  46fe34:	mov	x1, x8
  46fe38:	bl	41b6d0 <X509_gmtime_adj@plt>
  46fe3c:	cbnz	x0, 46fe48 <ASN1_generate_nconf@plt+0x51548>
  46fe40:	stur	wzr, [x29, #-4]
  46fe44:	b	46fec0 <ASN1_generate_nconf@plt+0x515c0>
  46fe48:	b	46fe68 <ASN1_generate_nconf@plt+0x51568>
  46fe4c:	ldur	x0, [x29, #-16]
  46fe50:	bl	41c390 <X509_getm_notBefore@plt>
  46fe54:	ldr	x1, [sp, #24]
  46fe58:	bl	41c5f0 <ASN1_TIME_set_string_X509@plt>
  46fe5c:	cbnz	w0, 46fe68 <ASN1_generate_nconf@plt+0x51568>
  46fe60:	stur	wzr, [x29, #-4]
  46fe64:	b	46fec0 <ASN1_generate_nconf@plt+0x515c0>
  46fe68:	ldr	x8, [sp, #16]
  46fe6c:	cbnz	x8, 46fe9c <ASN1_generate_nconf@plt+0x5159c>
  46fe70:	ldur	x0, [x29, #-16]
  46fe74:	bl	41af20 <X509_getm_notAfter@plt>
  46fe78:	ldr	w1, [sp, #12]
  46fe7c:	mov	x8, xzr
  46fe80:	mov	x2, x8
  46fe84:	mov	x3, x8
  46fe88:	bl	41b050 <X509_time_adj_ex@plt>
  46fe8c:	cbnz	x0, 46fe98 <ASN1_generate_nconf@plt+0x51598>
  46fe90:	stur	wzr, [x29, #-4]
  46fe94:	b	46fec0 <ASN1_generate_nconf@plt+0x515c0>
  46fe98:	b	46feb8 <ASN1_generate_nconf@plt+0x515b8>
  46fe9c:	ldur	x0, [x29, #-16]
  46fea0:	bl	41af20 <X509_getm_notAfter@plt>
  46fea4:	ldr	x1, [sp, #16]
  46fea8:	bl	41c5f0 <ASN1_TIME_set_string_X509@plt>
  46feac:	cbnz	w0, 46feb8 <ASN1_generate_nconf@plt+0x515b8>
  46feb0:	stur	wzr, [x29, #-4]
  46feb4:	b	46fec0 <ASN1_generate_nconf@plt+0x515c0>
  46feb8:	mov	w8, #0x1                   	// #1
  46febc:	stur	w8, [x29, #-4]
  46fec0:	ldur	w0, [x29, #-4]
  46fec4:	ldp	x29, x30, [sp, #48]
  46fec8:	add	sp, sp, #0x40
  46fecc:	ret
  46fed0:	sub	sp, sp, #0x20
  46fed4:	stp	x29, x30, [sp, #16]
  46fed8:	add	x29, sp, #0x10
  46fedc:	str	x0, [sp, #8]
  46fee0:	str	wzr, [sp, #4]
  46fee4:	ldr	x8, [sp, #8]
  46fee8:	ldrsw	x9, [sp, #4]
  46feec:	ldrb	w10, [x8, x9]
  46fef0:	cbz	w10, 46ff24 <ASN1_generate_nconf@plt+0x51624>
  46fef4:	ldr	x8, [sp, #8]
  46fef8:	ldrsw	x9, [sp, #4]
  46fefc:	ldrb	w0, [x8, x9]
  46ff00:	bl	419b30 <toupper@plt>
  46ff04:	ldr	x8, [sp, #8]
  46ff08:	ldrsw	x9, [sp, #4]
  46ff0c:	add	x8, x8, x9
  46ff10:	strb	w0, [x8]
  46ff14:	ldr	w8, [sp, #4]
  46ff18:	add	w8, w8, #0x1
  46ff1c:	str	w8, [sp, #4]
  46ff20:	b	46fee4 <ASN1_generate_nconf@plt+0x515e4>
  46ff24:	ldp	x29, x30, [sp, #16]
  46ff28:	add	sp, sp, #0x20
  46ff2c:	ret
  46ff30:	stp	x29, x30, [sp, #-16]!
  46ff34:	mov	x29, sp
  46ff38:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  46ff3c:	ldp	x29, x30, [sp], #16
  46ff40:	ret
  46ff44:	stp	x29, x30, [sp, #-16]!
  46ff48:	mov	x29, sp
  46ff4c:	bl	41b0a0 <OPENSSL_sk_new_null@plt>
  46ff50:	ldp	x29, x30, [sp], #16
  46ff54:	ret
  46ff58:	sub	sp, sp, #0x20
  46ff5c:	stp	x29, x30, [sp, #16]
  46ff60:	add	x29, sp, #0x10
  46ff64:	str	x0, [sp, #8]
  46ff68:	ldr	x0, [sp, #8]
  46ff6c:	bl	41df60 <OPENSSL_sk_num@plt>
  46ff70:	ldp	x29, x30, [sp, #16]
  46ff74:	add	sp, sp, #0x20
  46ff78:	ret
  46ff7c:	sub	sp, sp, #0x20
  46ff80:	stp	x29, x30, [sp, #16]
  46ff84:	add	x29, sp, #0x10
  46ff88:	str	x0, [sp, #8]
  46ff8c:	str	w1, [sp, #4]
  46ff90:	ldr	x0, [sp, #8]
  46ff94:	ldr	w1, [sp, #4]
  46ff98:	bl	4195d0 <OPENSSL_sk_value@plt>
  46ff9c:	ldp	x29, x30, [sp, #16]
  46ffa0:	add	sp, sp, #0x20
  46ffa4:	ret
  46ffa8:	sub	sp, sp, #0x20
  46ffac:	stp	x29, x30, [sp, #16]
  46ffb0:	add	x29, sp, #0x10
  46ffb4:	str	x0, [sp, #8]
  46ffb8:	str	x1, [sp]
  46ffbc:	ldr	x0, [sp, #8]
  46ffc0:	ldr	x1, [sp]
  46ffc4:	bl	41cf20 <OPENSSL_sk_push@plt>
  46ffc8:	ldp	x29, x30, [sp, #16]
  46ffcc:	add	sp, sp, #0x20
  46ffd0:	ret
  46ffd4:	sub	sp, sp, #0x20
  46ffd8:	stp	x29, x30, [sp, #16]
  46ffdc:	add	x29, sp, #0x10
  46ffe0:	str	x0, [sp, #8]
  46ffe4:	str	x1, [sp]
  46ffe8:	ldr	x0, [sp, #8]
  46ffec:	ldr	x1, [sp]
  46fff0:	bl	41cf20 <OPENSSL_sk_push@plt>
  46fff4:	ldp	x29, x30, [sp, #16]
  46fff8:	add	sp, sp, #0x20
  46fffc:	ret
  470000:	sub	sp, sp, #0x20
  470004:	stp	x29, x30, [sp, #16]
  470008:	add	x29, sp, #0x10
  47000c:	str	x0, [sp, #8]
  470010:	ldr	x0, [sp, #8]
  470014:	bl	41df60 <OPENSSL_sk_num@plt>
  470018:	ldp	x29, x30, [sp, #16]
  47001c:	add	sp, sp, #0x20
  470020:	ret
  470024:	sub	sp, sp, #0x20
  470028:	stp	x29, x30, [sp, #16]
  47002c:	add	x29, sp, #0x10
  470030:	str	x0, [sp, #8]
  470034:	ldr	x0, [sp, #8]
  470038:	bl	41df60 <OPENSSL_sk_num@plt>
  47003c:	ldp	x29, x30, [sp, #16]
  470040:	add	sp, sp, #0x20
  470044:	ret
  470048:	sub	sp, sp, #0x20
  47004c:	stp	x29, x30, [sp, #16]
  470050:	add	x29, sp, #0x10
  470054:	str	x0, [sp, #8]
  470058:	str	x1, [sp]
  47005c:	ldr	x0, [sp, #8]
  470060:	ldr	x1, [sp]
  470064:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  470068:	ldp	x29, x30, [sp, #16]
  47006c:	add	sp, sp, #0x20
  470070:	ret
  470074:	sub	sp, sp, #0x20
  470078:	stp	x29, x30, [sp, #16]
  47007c:	add	x29, sp, #0x10
  470080:	str	x0, [sp, #8]
  470084:	str	x1, [sp]
  470088:	ldr	x0, [sp, #8]
  47008c:	ldr	x1, [sp]
  470090:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  470094:	ldp	x29, x30, [sp, #16]
  470098:	add	sp, sp, #0x20
  47009c:	ret
  4700a0:	sub	sp, sp, #0x20
  4700a4:	stp	x29, x30, [sp, #16]
  4700a8:	add	x29, sp, #0x10
  4700ac:	str	x0, [sp, #8]
  4700b0:	str	x1, [sp]
  4700b4:	ldr	x0, [sp, #8]
  4700b8:	ldr	x1, [sp]
  4700bc:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  4700c0:	ldp	x29, x30, [sp, #16]
  4700c4:	add	sp, sp, #0x20
  4700c8:	ret
  4700cc:	sub	sp, sp, #0x40
  4700d0:	stp	x29, x30, [sp, #48]
  4700d4:	add	x29, sp, #0x30
  4700d8:	stur	x0, [x29, #-16]
  4700dc:	str	x1, [sp, #24]
  4700e0:	str	x2, [sp, #16]
  4700e4:	ldr	x8, [sp, #24]
  4700e8:	ldrb	w9, [x8]
  4700ec:	strb	w9, [sp, #15]
  4700f0:	ldrb	w9, [sp, #15]
  4700f4:	cmp	w9, #0x2d
  4700f8:	b.ne	470114 <ASN1_generate_nconf@plt+0x51814>  // b.any
  4700fc:	mov	w8, #0x0                   	// #0
  470100:	strb	w8, [sp, #15]
  470104:	ldr	x9, [sp, #24]
  470108:	add	x9, x9, #0x1
  47010c:	str	x9, [sp, #24]
  470110:	b	470140 <ASN1_generate_nconf@plt+0x51840>
  470114:	ldrb	w8, [sp, #15]
  470118:	cmp	w8, #0x2b
  47011c:	b.ne	470138 <ASN1_generate_nconf@plt+0x51838>  // b.any
  470120:	mov	w8, #0x1                   	// #1
  470124:	strb	w8, [sp, #15]
  470128:	ldr	x9, [sp, #24]
  47012c:	add	x9, x9, #0x1
  470130:	str	x9, [sp, #24]
  470134:	b	470140 <ASN1_generate_nconf@plt+0x51840>
  470138:	mov	w8, #0x1                   	// #1
  47013c:	strb	w8, [sp, #15]
  470140:	ldr	x8, [sp, #16]
  470144:	str	x8, [sp]
  470148:	ldr	x8, [sp]
  47014c:	ldr	x8, [x8]
  470150:	cbz	x8, 4701d8 <ASN1_generate_nconf@plt+0x518d8>
  470154:	ldr	x0, [sp, #24]
  470158:	ldr	x8, [sp]
  47015c:	ldr	x1, [x8]
  470160:	bl	41e4c0 <strcasecmp@plt>
  470164:	cbnz	w0, 4701c8 <ASN1_generate_nconf@plt+0x518c8>
  470168:	ldr	x8, [sp]
  47016c:	ldr	x8, [x8, #16]
  470170:	ldur	x9, [x29, #-16]
  470174:	ldr	x10, [x9]
  470178:	bic	x8, x10, x8
  47017c:	str	x8, [x9]
  470180:	ldrb	w11, [sp, #15]
  470184:	cbz	w11, 4701a4 <ASN1_generate_nconf@plt+0x518a4>
  470188:	ldr	x8, [sp]
  47018c:	ldr	x8, [x8, #8]
  470190:	ldur	x9, [x29, #-16]
  470194:	ldr	x10, [x9]
  470198:	orr	x8, x10, x8
  47019c:	str	x8, [x9]
  4701a0:	b	4701bc <ASN1_generate_nconf@plt+0x518bc>
  4701a4:	ldr	x8, [sp]
  4701a8:	ldr	x8, [x8, #8]
  4701ac:	ldur	x9, [x29, #-16]
  4701b0:	ldr	x10, [x9]
  4701b4:	bic	x8, x10, x8
  4701b8:	str	x8, [x9]
  4701bc:	mov	w8, #0x1                   	// #1
  4701c0:	stur	w8, [x29, #-4]
  4701c4:	b	4701dc <ASN1_generate_nconf@plt+0x518dc>
  4701c8:	ldr	x8, [sp]
  4701cc:	add	x8, x8, #0x18
  4701d0:	str	x8, [sp]
  4701d4:	b	470148 <ASN1_generate_nconf@plt+0x51848>
  4701d8:	stur	wzr, [x29, #-4]
  4701dc:	ldur	w0, [x29, #-4]
  4701e0:	ldp	x29, x30, [sp, #48]
  4701e4:	add	sp, sp, #0x40
  4701e8:	ret
  4701ec:	sub	sp, sp, #0x20
  4701f0:	stp	x29, x30, [sp, #16]
  4701f4:	add	x29, sp, #0x10
  4701f8:	str	x0, [sp, #8]
  4701fc:	str	x1, [sp]
  470200:	ldr	x0, [sp, #8]
  470204:	ldr	x1, [sp]
  470208:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  47020c:	ldp	x29, x30, [sp, #16]
  470210:	add	sp, sp, #0x20
  470214:	ret
  470218:	sub	sp, sp, #0x20
  47021c:	stp	x29, x30, [sp, #16]
  470220:	add	x29, sp, #0x10
  470224:	str	x0, [sp, #8]
  470228:	ldr	x8, [sp, #8]
  47022c:	ldr	x8, [x8, #24]
  470230:	str	x8, [sp]
  470234:	ldr	x8, [sp]
  470238:	ldrb	w9, [x8]
  47023c:	cmp	w9, #0x30
  470240:	b.ne	470254 <ASN1_generate_nconf@plt+0x51954>  // b.any
  470244:	ldr	x8, [sp]
  470248:	add	x8, x8, #0x1
  47024c:	str	x8, [sp]
  470250:	b	470234 <ASN1_generate_nconf@plt+0x51934>
  470254:	ldr	x0, [sp]
  470258:	bl	4197f0 <OPENSSL_LH_strhash@plt>
  47025c:	ldp	x29, x30, [sp, #16]
  470260:	add	sp, sp, #0x20
  470264:	ret
  470268:	sub	sp, sp, #0x30
  47026c:	stp	x29, x30, [sp, #32]
  470270:	add	x29, sp, #0x20
  470274:	stur	x0, [x29, #-8]
  470278:	str	x1, [sp, #16]
  47027c:	ldur	x8, [x29, #-8]
  470280:	ldr	x8, [x8, #24]
  470284:	str	x8, [sp, #8]
  470288:	ldr	x8, [sp, #8]
  47028c:	ldrb	w9, [x8]
  470290:	cmp	w9, #0x30
  470294:	b.ne	4702a8 <ASN1_generate_nconf@plt+0x519a8>  // b.any
  470298:	ldr	x8, [sp, #8]
  47029c:	add	x8, x8, #0x1
  4702a0:	str	x8, [sp, #8]
  4702a4:	b	470288 <ASN1_generate_nconf@plt+0x51988>
  4702a8:	ldr	x8, [sp, #16]
  4702ac:	ldr	x8, [x8, #24]
  4702b0:	str	x8, [sp]
  4702b4:	ldr	x8, [sp]
  4702b8:	ldrb	w9, [x8]
  4702bc:	cmp	w9, #0x30
  4702c0:	b.ne	4702d4 <ASN1_generate_nconf@plt+0x519d4>  // b.any
  4702c4:	ldr	x8, [sp]
  4702c8:	add	x8, x8, #0x1
  4702cc:	str	x8, [sp]
  4702d0:	b	4702b4 <ASN1_generate_nconf@plt+0x519b4>
  4702d4:	ldr	x0, [sp, #8]
  4702d8:	ldr	x1, [sp]
  4702dc:	bl	41d200 <strcmp@plt>
  4702e0:	ldp	x29, x30, [sp, #32]
  4702e4:	add	sp, sp, #0x30
  4702e8:	ret
  4702ec:	sub	sp, sp, #0x20
  4702f0:	stp	x29, x30, [sp, #16]
  4702f4:	add	x29, sp, #0x10
  4702f8:	str	x0, [sp, #8]
  4702fc:	ldr	x8, [sp, #8]
  470300:	ldr	x0, [x8, #40]
  470304:	bl	4197f0 <OPENSSL_LH_strhash@plt>
  470308:	ldp	x29, x30, [sp, #16]
  47030c:	add	sp, sp, #0x20
  470310:	ret
  470314:	sub	sp, sp, #0x20
  470318:	stp	x29, x30, [sp, #16]
  47031c:	add	x29, sp, #0x10
  470320:	str	x0, [sp, #8]
  470324:	ldr	x0, [sp, #8]
  470328:	bl	41df60 <OPENSSL_sk_num@plt>
  47032c:	ldp	x29, x30, [sp, #16]
  470330:	add	sp, sp, #0x20
  470334:	ret
  470338:	sub	sp, sp, #0x20
  47033c:	stp	x29, x30, [sp, #16]
  470340:	add	x29, sp, #0x10
  470344:	str	x0, [sp, #8]
  470348:	str	w1, [sp, #4]
  47034c:	ldr	x0, [sp, #8]
  470350:	ldr	w1, [sp, #4]
  470354:	bl	4195d0 <OPENSSL_sk_value@plt>
  470358:	ldp	x29, x30, [sp, #16]
  47035c:	add	sp, sp, #0x20
  470360:	ret
  470364:	sub	sp, sp, #0x40
  470368:	stp	x29, x30, [sp, #48]
  47036c:	add	x29, sp, #0x30
  470370:	mov	x8, xzr
  470374:	stur	x0, [x29, #-16]
  470378:	str	x8, [sp, #16]
  47037c:	stur	wzr, [x29, #-20]
  470380:	ldur	w8, [x29, #-20]
  470384:	ldur	x0, [x29, #-16]
  470388:	str	w8, [sp, #4]
  47038c:	bl	47044c <ASN1_generate_nconf@plt+0x51b4c>
  470390:	ldr	w8, [sp, #4]
  470394:	cmp	w8, w0
  470398:	b.ge	4703e4 <ASN1_generate_nconf@plt+0x51ae4>  // b.tcont
  47039c:	ldur	x0, [x29, #-16]
  4703a0:	ldur	w1, [x29, #-20]
  4703a4:	bl	470470 <ASN1_generate_nconf@plt+0x51b70>
  4703a8:	str	x0, [sp, #8]
  4703ac:	ldr	x0, [sp, #8]
  4703b0:	bl	47049c <ASN1_generate_nconf@plt+0x51b9c>
  4703b4:	str	x0, [sp, #16]
  4703b8:	ldr	x8, [sp, #16]
  4703bc:	cbz	x8, 4703d4 <ASN1_generate_nconf@plt+0x51ad4>
  4703c0:	ldr	x0, [sp, #16]
  4703c4:	mov	w1, #0xd                   	// #13
  4703c8:	bl	46c378 <ASN1_generate_nconf@plt+0x4da78>
  4703cc:	stur	x0, [x29, #-8]
  4703d0:	b	4703ec <ASN1_generate_nconf@plt+0x51aec>
  4703d4:	ldur	w8, [x29, #-20]
  4703d8:	add	w8, w8, #0x1
  4703dc:	stur	w8, [x29, #-20]
  4703e0:	b	470380 <ASN1_generate_nconf@plt+0x51a80>
  4703e4:	mov	x8, xzr
  4703e8:	stur	x8, [x29, #-8]
  4703ec:	ldur	x0, [x29, #-8]
  4703f0:	ldp	x29, x30, [sp, #48]
  4703f4:	add	sp, sp, #0x40
  4703f8:	ret
  4703fc:	sub	sp, sp, #0x20
  470400:	stp	x29, x30, [sp, #16]
  470404:	add	x29, sp, #0x10
  470408:	str	x0, [sp, #8]
  47040c:	str	x1, [sp]
  470410:	ldr	x0, [sp, #8]
  470414:	ldr	x1, [sp]
  470418:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  47041c:	ldp	x29, x30, [sp, #16]
  470420:	add	sp, sp, #0x20
  470424:	ret
  470428:	sub	sp, sp, #0x20
  47042c:	stp	x29, x30, [sp, #16]
  470430:	add	x29, sp, #0x10
  470434:	str	x0, [sp, #8]
  470438:	ldr	x0, [sp, #8]
  47043c:	bl	41dd70 <OPENSSL_sk_free@plt>
  470440:	ldp	x29, x30, [sp, #16]
  470444:	add	sp, sp, #0x20
  470448:	ret
  47044c:	sub	sp, sp, #0x20
  470450:	stp	x29, x30, [sp, #16]
  470454:	add	x29, sp, #0x10
  470458:	str	x0, [sp, #8]
  47045c:	ldr	x0, [sp, #8]
  470460:	bl	41df60 <OPENSSL_sk_num@plt>
  470464:	ldp	x29, x30, [sp, #16]
  470468:	add	sp, sp, #0x20
  47046c:	ret
  470470:	sub	sp, sp, #0x20
  470474:	stp	x29, x30, [sp, #16]
  470478:	add	x29, sp, #0x10
  47047c:	str	x0, [sp, #8]
  470480:	str	w1, [sp, #4]
  470484:	ldr	x0, [sp, #8]
  470488:	ldr	w1, [sp, #4]
  47048c:	bl	4195d0 <OPENSSL_sk_value@plt>
  470490:	ldp	x29, x30, [sp, #16]
  470494:	add	sp, sp, #0x20
  470498:	ret
  47049c:	sub	sp, sp, #0x50
  4704a0:	stp	x29, x30, [sp, #64]
  4704a4:	add	x29, sp, #0x40
  4704a8:	stur	x0, [x29, #-16]
  4704ac:	ldur	x8, [x29, #-16]
  4704b0:	ldr	x8, [x8]
  4704b4:	cbz	x8, 4704c8 <ASN1_generate_nconf@plt+0x51bc8>
  4704b8:	ldur	x8, [x29, #-16]
  4704bc:	ldr	x8, [x8]
  4704c0:	ldr	w9, [x8]
  4704c4:	cbz	w9, 4704d4 <ASN1_generate_nconf@plt+0x51bd4>
  4704c8:	mov	x8, xzr
  4704cc:	stur	x8, [x29, #-8]
  4704d0:	b	470588 <ASN1_generate_nconf@plt+0x51c88>
  4704d4:	ldur	x8, [x29, #-16]
  4704d8:	ldr	x8, [x8]
  4704dc:	ldr	x8, [x8, #8]
  4704e0:	stur	x8, [x29, #-24]
  4704e4:	str	wzr, [sp, #28]
  4704e8:	ldr	w8, [sp, #28]
  4704ec:	ldur	x0, [x29, #-24]
  4704f0:	str	w8, [sp, #4]
  4704f4:	bl	470598 <ASN1_generate_nconf@plt+0x51c98>
  4704f8:	ldr	w8, [sp, #4]
  4704fc:	cmp	w8, w0
  470500:	b.ge	470580 <ASN1_generate_nconf@plt+0x51c80>  // b.tcont
  470504:	ldur	x0, [x29, #-24]
  470508:	ldr	w1, [sp, #28]
  47050c:	bl	4705bc <ASN1_generate_nconf@plt+0x51cbc>
  470510:	str	x0, [sp, #32]
  470514:	ldr	x0, [sp, #32]
  470518:	add	x1, sp, #0x18
  47051c:	bl	41c470 <GENERAL_NAME_get0_value@plt>
  470520:	str	x0, [sp, #16]
  470524:	ldr	w8, [sp, #24]
  470528:	cmp	w8, #0x6
  47052c:	b.ne	470570 <ASN1_generate_nconf@plt+0x51c70>  // b.any
  470530:	ldr	x0, [sp, #16]
  470534:	bl	41e840 <ASN1_STRING_length@plt>
  470538:	cmp	w0, #0x6
  47053c:	b.le	470570 <ASN1_generate_nconf@plt+0x51c70>
  470540:	ldr	x0, [sp, #16]
  470544:	bl	41af50 <ASN1_STRING_get0_data@plt>
  470548:	str	x0, [sp, #8]
  47054c:	ldr	x0, [sp, #8]
  470550:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  470554:	add	x1, x1, #0x2e0
  470558:	mov	x2, #0x7                   	// #7
  47055c:	bl	41b3f0 <strncmp@plt>
  470560:	cbnz	w0, 470570 <ASN1_generate_nconf@plt+0x51c70>
  470564:	ldr	x8, [sp, #8]
  470568:	stur	x8, [x29, #-8]
  47056c:	b	470588 <ASN1_generate_nconf@plt+0x51c88>
  470570:	ldr	w8, [sp, #28]
  470574:	add	w8, w8, #0x1
  470578:	str	w8, [sp, #28]
  47057c:	b	4704e8 <ASN1_generate_nconf@plt+0x51be8>
  470580:	mov	x8, xzr
  470584:	stur	x8, [x29, #-8]
  470588:	ldur	x0, [x29, #-8]
  47058c:	ldp	x29, x30, [sp, #64]
  470590:	add	sp, sp, #0x50
  470594:	ret
  470598:	sub	sp, sp, #0x20
  47059c:	stp	x29, x30, [sp, #16]
  4705a0:	add	x29, sp, #0x10
  4705a4:	str	x0, [sp, #8]
  4705a8:	ldr	x0, [sp, #8]
  4705ac:	bl	41df60 <OPENSSL_sk_num@plt>
  4705b0:	ldp	x29, x30, [sp, #16]
  4705b4:	add	sp, sp, #0x20
  4705b8:	ret
  4705bc:	sub	sp, sp, #0x20
  4705c0:	stp	x29, x30, [sp, #16]
  4705c4:	add	x29, sp, #0x10
  4705c8:	str	x0, [sp, #8]
  4705cc:	str	w1, [sp, #4]
  4705d0:	ldr	x0, [sp, #8]
  4705d4:	ldr	w1, [sp, #4]
  4705d8:	bl	4195d0 <OPENSSL_sk_value@plt>
  4705dc:	ldp	x29, x30, [sp, #16]
  4705e0:	add	sp, sp, #0x20
  4705e4:	ret
  4705e8:	sub	sp, sp, #0x10
  4705ec:	strb	w0, [sp, #7]
  4705f0:	ldrb	w8, [sp, #7]
  4705f4:	cmp	w8, #0x61
  4705f8:	str	w8, [sp]
  4705fc:	b.eq	470624 <ASN1_generate_nconf@plt+0x51d24>  // b.none
  470600:	b	470604 <ASN1_generate_nconf@plt+0x51d04>
  470604:	ldr	w8, [sp]
  470608:	cmp	w8, #0x72
  47060c:	b.eq	470634 <ASN1_generate_nconf@plt+0x51d34>  // b.none
  470610:	b	470614 <ASN1_generate_nconf@plt+0x51d14>
  470614:	ldr	w8, [sp]
  470618:	cmp	w8, #0x77
  47061c:	b.eq	470644 <ASN1_generate_nconf@plt+0x51d44>  // b.none
  470620:	b	470654 <ASN1_generate_nconf@plt+0x51d54>
  470624:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  470628:	add	x8, x8, #0x354
  47062c:	str	x8, [sp, #8]
  470630:	b	470660 <ASN1_generate_nconf@plt+0x51d60>
  470634:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  470638:	add	x8, x8, #0x35e
  47063c:	str	x8, [sp, #8]
  470640:	b	470660 <ASN1_generate_nconf@plt+0x51d60>
  470644:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  470648:	add	x8, x8, #0x366
  47064c:	str	x8, [sp, #8]
  470650:	b	470660 <ASN1_generate_nconf@plt+0x51d60>
  470654:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  470658:	add	x8, x8, #0x36e
  47065c:	str	x8, [sp, #8]
  470660:	ldr	x0, [sp, #8]
  470664:	add	sp, sp, #0x10
  470668:	ret
  47066c:	sub	sp, sp, #0x20
  470670:	stp	x29, x30, [sp, #16]
  470674:	add	x29, sp, #0x10
  470678:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  47067c:	add	x8, x8, #0x2c0
  470680:	ldr	x9, [x8]
  470684:	str	x8, [sp, #8]
  470688:	cbnz	x9, 470780 <ASN1_generate_nconf@plt+0x51e80>
  47068c:	mov	w0, #0x200                 	// #512
  470690:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  470694:	add	x1, x1, #0x380
  470698:	bl	41cbc0 <BIO_meth_new@plt>
  47069c:	ldr	x8, [sp, #8]
  4706a0:	str	x0, [x8]
  4706a4:	cbz	x0, 470768 <ASN1_generate_nconf@plt+0x51e68>
  4706a8:	ldr	x8, [sp, #8]
  4706ac:	ldr	x0, [x8]
  4706b0:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51700>
  4706b4:	add	x1, x1, #0x794
  4706b8:	bl	419530 <BIO_meth_set_create@plt>
  4706bc:	cbz	w0, 470768 <ASN1_generate_nconf@plt+0x51e68>
  4706c0:	ldr	x8, [sp, #8]
  4706c4:	ldr	x0, [x8]
  4706c8:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51700>
  4706cc:	add	x1, x1, #0x81c
  4706d0:	bl	41d5a0 <BIO_meth_set_destroy@plt>
  4706d4:	cbz	w0, 470768 <ASN1_generate_nconf@plt+0x51e68>
  4706d8:	ldr	x8, [sp, #8]
  4706dc:	ldr	x0, [x8]
  4706e0:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51700>
  4706e4:	add	x1, x1, #0x890
  4706e8:	bl	41de60 <BIO_meth_set_write_ex@plt>
  4706ec:	cbz	w0, 470768 <ASN1_generate_nconf@plt+0x51e68>
  4706f0:	ldr	x8, [sp, #8]
  4706f4:	ldr	x0, [x8]
  4706f8:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51700>
  4706fc:	add	x1, x1, #0xae8
  470700:	bl	419670 <BIO_meth_set_read_ex@plt>
  470704:	cbz	w0, 470768 <ASN1_generate_nconf@plt+0x51e68>
  470708:	ldr	x8, [sp, #8]
  47070c:	ldr	x0, [x8]
  470710:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51700>
  470714:	add	x1, x1, #0xb28
  470718:	bl	419820 <BIO_meth_set_puts@plt>
  47071c:	cbz	w0, 470768 <ASN1_generate_nconf@plt+0x51e68>
  470720:	ldr	x8, [sp, #8]
  470724:	ldr	x0, [x8]
  470728:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51700>
  47072c:	add	x1, x1, #0xb7c
  470730:	bl	41e310 <BIO_meth_set_gets@plt>
  470734:	cbz	w0, 470768 <ASN1_generate_nconf@plt+0x51e68>
  470738:	ldr	x8, [sp, #8]
  47073c:	ldr	x0, [x8]
  470740:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51700>
  470744:	add	x1, x1, #0xbb4
  470748:	bl	41c050 <BIO_meth_set_ctrl@plt>
  47074c:	cbz	w0, 470768 <ASN1_generate_nconf@plt+0x51e68>
  470750:	ldr	x8, [sp, #8]
  470754:	ldr	x0, [x8]
  470758:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51700>
  47075c:	add	x1, x1, #0xc98
  470760:	bl	41c610 <BIO_meth_set_callback_ctrl@plt>
  470764:	cbnz	w0, 470780 <ASN1_generate_nconf@plt+0x51e80>
  470768:	ldr	x8, [sp, #8]
  47076c:	ldr	x0, [x8]
  470770:	bl	41c4d0 <BIO_meth_free@plt>
  470774:	mov	x8, xzr
  470778:	ldr	x9, [sp, #8]
  47077c:	str	x8, [x9]
  470780:	ldr	x8, [sp, #8]
  470784:	ldr	x0, [x8]
  470788:	ldp	x29, x30, [sp, #16]
  47078c:	add	sp, sp, #0x20
  470790:	ret
  470794:	sub	sp, sp, #0x30
  470798:	stp	x29, x30, [sp, #32]
  47079c:	add	x29, sp, #0x20
  4707a0:	mov	x8, #0x10                  	// #16
  4707a4:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  4707a8:	add	x1, x1, #0x38e
  4707ac:	mov	w2, #0x37                  	// #55
  4707b0:	str	x0, [sp, #16]
  4707b4:	mov	x0, x8
  4707b8:	bl	41c990 <CRYPTO_zalloc@plt>
  4707bc:	str	x0, [sp, #8]
  4707c0:	ldr	x8, [sp, #8]
  4707c4:	cbnz	x8, 4707d0 <ASN1_generate_nconf@plt+0x51ed0>
  4707c8:	stur	wzr, [x29, #-4]
  4707cc:	b	47080c <ASN1_generate_nconf@plt+0x51f0c>
  4707d0:	ldr	x8, [sp, #8]
  4707d4:	mov	x9, xzr
  4707d8:	str	x9, [x8]
  4707dc:	ldr	x8, [sp, #8]
  4707e0:	mov	w10, #0x1                   	// #1
  4707e4:	str	w10, [x8, #8]
  4707e8:	ldr	x0, [sp, #16]
  4707ec:	ldr	x1, [sp, #8]
  4707f0:	str	w10, [sp, #4]
  4707f4:	bl	41dbc0 <BIO_set_data@plt>
  4707f8:	ldr	x0, [sp, #16]
  4707fc:	ldr	w1, [sp, #4]
  470800:	bl	41bcd0 <BIO_set_init@plt>
  470804:	ldr	w10, [sp, #4]
  470808:	stur	w10, [x29, #-4]
  47080c:	ldur	w0, [x29, #-4]
  470810:	ldp	x29, x30, [sp, #32]
  470814:	add	sp, sp, #0x30
  470818:	ret
  47081c:	sub	sp, sp, #0x40
  470820:	stp	x29, x30, [sp, #48]
  470824:	add	x29, sp, #0x30
  470828:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  47082c:	add	x8, x8, #0x38e
  470830:	mov	w2, #0x47                  	// #71
  470834:	mov	w9, #0x48                  	// #72
  470838:	mov	w10, #0x1                   	// #1
  47083c:	stur	x0, [x29, #-8]
  470840:	ldur	x0, [x29, #-8]
  470844:	str	x8, [sp, #24]
  470848:	str	w2, [sp, #20]
  47084c:	str	w9, [sp, #16]
  470850:	str	w10, [sp, #12]
  470854:	bl	41b360 <BIO_get_data@plt>
  470858:	stur	x0, [x29, #-16]
  47085c:	ldur	x8, [x29, #-16]
  470860:	ldr	x0, [x8]
  470864:	ldr	x1, [sp, #24]
  470868:	ldr	w2, [sp, #20]
  47086c:	bl	41b180 <CRYPTO_free@plt>
  470870:	ldur	x0, [x29, #-16]
  470874:	ldr	x1, [sp, #24]
  470878:	ldr	w2, [sp, #16]
  47087c:	bl	41b180 <CRYPTO_free@plt>
  470880:	ldr	w0, [sp, #12]
  470884:	ldp	x29, x30, [sp, #48]
  470888:	add	sp, sp, #0x40
  47088c:	ret
  470890:	sub	sp, sp, #0x90
  470894:	stp	x29, x30, [sp, #128]
  470898:	add	x29, sp, #0x80
  47089c:	stur	x0, [x29, #-16]
  4708a0:	stur	x1, [x29, #-24]
  4708a4:	stur	x2, [x29, #-32]
  4708a8:	stur	x3, [x29, #-40]
  4708ac:	ldur	x0, [x29, #-16]
  4708b0:	bl	41b360 <BIO_get_data@plt>
  4708b4:	stur	x0, [x29, #-48]
  4708b8:	ldur	x8, [x29, #-48]
  4708bc:	cbnz	x8, 4708c8 <ASN1_generate_nconf@plt+0x51fc8>
  4708c0:	stur	wzr, [x29, #-4]
  4708c4:	b	470ad8 <ASN1_generate_nconf@plt+0x521d8>
  4708c8:	ldur	x8, [x29, #-48]
  4708cc:	ldr	x8, [x8]
  4708d0:	cbz	x8, 4708e4 <ASN1_generate_nconf@plt+0x51fe4>
  4708d4:	ldur	x8, [x29, #-48]
  4708d8:	ldr	x8, [x8]
  4708dc:	ldrb	w9, [x8]
  4708e0:	cbnz	w9, 470938 <ASN1_generate_nconf@plt+0x52038>
  4708e4:	ldur	x8, [x29, #-32]
  4708e8:	cmp	x8, #0x0
  4708ec:	cset	w9, ls  // ls = plast
  4708f0:	tbnz	w9, #0, 470918 <ASN1_generate_nconf@plt+0x52018>
  4708f4:	ldur	x8, [x29, #-24]
  4708f8:	ldur	x9, [x29, #-32]
  4708fc:	subs	x9, x9, #0x1
  470900:	ldrb	w10, [x8, x9]
  470904:	cmp	w10, #0xa
  470908:	cset	w10, eq  // eq = none
  47090c:	and	w10, w10, #0x1
  470910:	ldur	x8, [x29, #-48]
  470914:	str	w10, [x8, #8]
  470918:	ldur	x0, [x29, #-16]
  47091c:	bl	419e40 <BIO_next@plt>
  470920:	ldur	x1, [x29, #-24]
  470924:	ldur	x2, [x29, #-32]
  470928:	ldur	x3, [x29, #-40]
  47092c:	bl	41e430 <BIO_write_ex@plt>
  470930:	stur	w0, [x29, #-4]
  470934:	b	470ad8 <ASN1_generate_nconf@plt+0x521d8>
  470938:	ldur	x8, [x29, #-40]
  47093c:	str	xzr, [x8]
  470940:	ldur	x8, [x29, #-32]
  470944:	cmp	x8, #0x0
  470948:	cset	w9, ls  // ls = plast
  47094c:	tbnz	w9, #0, 470ad0 <ASN1_generate_nconf@plt+0x521d0>
  470950:	ldur	x8, [x29, #-48]
  470954:	ldr	w9, [x8, #8]
  470958:	cbz	w9, 4709b4 <ASN1_generate_nconf@plt+0x520b4>
  47095c:	ldur	x0, [x29, #-16]
  470960:	bl	419e40 <BIO_next@plt>
  470964:	ldur	x8, [x29, #-48]
  470968:	ldr	x1, [x8]
  47096c:	ldur	x8, [x29, #-48]
  470970:	ldr	x8, [x8]
  470974:	str	x0, [sp, #40]
  470978:	mov	x0, x8
  47097c:	str	x1, [sp, #32]
  470980:	bl	41e3c0 <strlen@plt>
  470984:	ldr	x1, [sp, #40]
  470988:	str	x0, [sp, #24]
  47098c:	mov	x0, x1
  470990:	ldr	x1, [sp, #32]
  470994:	ldr	x2, [sp, #24]
  470998:	add	x3, sp, #0x38
  47099c:	bl	41e430 <BIO_write_ex@plt>
  4709a0:	cbnz	w0, 4709ac <ASN1_generate_nconf@plt+0x520ac>
  4709a4:	stur	wzr, [x29, #-4]
  4709a8:	b	470ad8 <ASN1_generate_nconf@plt+0x521d8>
  4709ac:	ldur	x8, [x29, #-48]
  4709b0:	str	wzr, [x8, #8]
  4709b4:	stur	xzr, [x29, #-56]
  4709b8:	mov	w8, #0x0                   	// #0
  4709bc:	sturb	w8, [x29, #-57]
  4709c0:	ldur	x8, [x29, #-56]
  4709c4:	ldur	x9, [x29, #-32]
  4709c8:	mov	w10, #0x0                   	// #0
  4709cc:	cmp	x8, x9
  4709d0:	str	w10, [sp, #20]
  4709d4:	b.cs	4709f8 <ASN1_generate_nconf@plt+0x520f8>  // b.hs, b.nlast
  4709d8:	ldur	x8, [x29, #-24]
  4709dc:	ldur	x9, [x29, #-56]
  4709e0:	ldrb	w10, [x8, x9]
  4709e4:	mov	w11, w10
  4709e8:	sturb	w11, [x29, #-57]
  4709ec:	cmp	w10, #0xa
  4709f0:	cset	w10, ne  // ne = any
  4709f4:	str	w10, [sp, #20]
  4709f8:	ldr	w8, [sp, #20]
  4709fc:	tbnz	w8, #0, 470a04 <ASN1_generate_nconf@plt+0x52104>
  470a00:	b	470a14 <ASN1_generate_nconf@plt+0x52114>
  470a04:	ldur	x8, [x29, #-56]
  470a08:	add	x8, x8, #0x1
  470a0c:	stur	x8, [x29, #-56]
  470a10:	b	4709c0 <ASN1_generate_nconf@plt+0x520c0>
  470a14:	ldurb	w8, [x29, #-57]
  470a18:	cmp	w8, #0xa
  470a1c:	b.ne	470a2c <ASN1_generate_nconf@plt+0x5212c>  // b.any
  470a20:	ldur	x8, [x29, #-56]
  470a24:	add	x8, x8, #0x1
  470a28:	stur	x8, [x29, #-56]
  470a2c:	ldur	x8, [x29, #-56]
  470a30:	cmp	x8, #0x0
  470a34:	cset	w9, ls  // ls = plast
  470a38:	tbnz	w9, #0, 470ab4 <ASN1_generate_nconf@plt+0x521b4>
  470a3c:	add	x3, sp, #0x30
  470a40:	str	xzr, [sp, #48]
  470a44:	ldur	x0, [x29, #-16]
  470a48:	str	x3, [sp, #8]
  470a4c:	bl	419e40 <BIO_next@plt>
  470a50:	ldur	x1, [x29, #-24]
  470a54:	ldur	x2, [x29, #-56]
  470a58:	ldr	x3, [sp, #8]
  470a5c:	bl	41e430 <BIO_write_ex@plt>
  470a60:	cbnz	w0, 470a6c <ASN1_generate_nconf@plt+0x5216c>
  470a64:	stur	wzr, [x29, #-4]
  470a68:	b	470ad8 <ASN1_generate_nconf@plt+0x521d8>
  470a6c:	ldr	x8, [sp, #48]
  470a70:	ldur	x9, [x29, #-24]
  470a74:	add	x8, x9, x8
  470a78:	stur	x8, [x29, #-24]
  470a7c:	ldr	x8, [sp, #48]
  470a80:	ldur	x9, [x29, #-32]
  470a84:	subs	x8, x9, x8
  470a88:	stur	x8, [x29, #-32]
  470a8c:	ldr	x8, [sp, #48]
  470a90:	ldur	x9, [x29, #-40]
  470a94:	ldr	x10, [x9]
  470a98:	add	x8, x10, x8
  470a9c:	str	x8, [x9]
  470aa0:	ldr	x8, [sp, #48]
  470aa4:	ldur	x9, [x29, #-56]
  470aa8:	subs	x8, x9, x8
  470aac:	stur	x8, [x29, #-56]
  470ab0:	b	470a2c <ASN1_generate_nconf@plt+0x5212c>
  470ab4:	ldurb	w8, [x29, #-57]
  470ab8:	cmp	w8, #0xa
  470abc:	b.ne	470acc <ASN1_generate_nconf@plt+0x521cc>  // b.any
  470ac0:	ldur	x8, [x29, #-48]
  470ac4:	mov	w9, #0x1                   	// #1
  470ac8:	str	w9, [x8, #8]
  470acc:	b	470940 <ASN1_generate_nconf@plt+0x52040>
  470ad0:	mov	w8, #0x1                   	// #1
  470ad4:	stur	w8, [x29, #-4]
  470ad8:	ldur	w0, [x29, #-4]
  470adc:	ldp	x29, x30, [sp, #128]
  470ae0:	add	sp, sp, #0x90
  470ae4:	ret
  470ae8:	sub	sp, sp, #0x30
  470aec:	stp	x29, x30, [sp, #32]
  470af0:	add	x29, sp, #0x20
  470af4:	stur	x0, [x29, #-8]
  470af8:	str	x1, [sp, #16]
  470afc:	str	x2, [sp, #8]
  470b00:	str	x3, [sp]
  470b04:	ldur	x0, [x29, #-8]
  470b08:	bl	419e40 <BIO_next@plt>
  470b0c:	ldr	x1, [sp, #16]
  470b10:	ldr	x2, [sp, #8]
  470b14:	ldr	x3, [sp]
  470b18:	bl	41d9b0 <BIO_read_ex@plt>
  470b1c:	ldp	x29, x30, [sp, #32]
  470b20:	add	sp, sp, #0x30
  470b24:	ret
  470b28:	sub	sp, sp, #0x40
  470b2c:	stp	x29, x30, [sp, #48]
  470b30:	add	x29, sp, #0x30
  470b34:	stur	x0, [x29, #-8]
  470b38:	stur	x1, [x29, #-16]
  470b3c:	ldur	x0, [x29, #-8]
  470b40:	ldur	x1, [x29, #-16]
  470b44:	ldur	x8, [x29, #-16]
  470b48:	str	x0, [sp, #24]
  470b4c:	mov	x0, x8
  470b50:	str	x1, [sp, #16]
  470b54:	bl	41e3c0 <strlen@plt>
  470b58:	ldr	x8, [sp, #24]
  470b5c:	str	w0, [sp, #12]
  470b60:	mov	x0, x8
  470b64:	ldr	x1, [sp, #16]
  470b68:	ldr	w2, [sp, #12]
  470b6c:	bl	41cb40 <BIO_write@plt>
  470b70:	ldp	x29, x30, [sp, #48]
  470b74:	add	sp, sp, #0x40
  470b78:	ret
  470b7c:	sub	sp, sp, #0x30
  470b80:	stp	x29, x30, [sp, #32]
  470b84:	add	x29, sp, #0x20
  470b88:	stur	x0, [x29, #-8]
  470b8c:	str	x1, [sp, #16]
  470b90:	str	w2, [sp, #12]
  470b94:	ldur	x0, [x29, #-8]
  470b98:	bl	419e40 <BIO_next@plt>
  470b9c:	ldr	x1, [sp, #16]
  470ba0:	ldr	w2, [sp, #12]
  470ba4:	bl	41b0c0 <BIO_gets@plt>
  470ba8:	ldp	x29, x30, [sp, #32]
  470bac:	add	sp, sp, #0x30
  470bb0:	ret
  470bb4:	sub	sp, sp, #0x50
  470bb8:	stp	x29, x30, [sp, #64]
  470bbc:	add	x29, sp, #0x40
  470bc0:	stur	x0, [x29, #-8]
  470bc4:	stur	w1, [x29, #-12]
  470bc8:	stur	x2, [x29, #-24]
  470bcc:	str	x3, [sp, #32]
  470bd0:	str	xzr, [sp, #24]
  470bd4:	ldur	w8, [x29, #-12]
  470bd8:	cmp	w8, #0x8, lsl #12
  470bdc:	cset	w8, eq  // eq = none
  470be0:	eor	w8, w8, #0x1
  470be4:	tbnz	w8, #0, 470c60 <ASN1_generate_nconf@plt+0x52360>
  470be8:	b	470bec <ASN1_generate_nconf@plt+0x522ec>
  470bec:	ldur	x0, [x29, #-8]
  470bf0:	bl	41b360 <BIO_get_data@plt>
  470bf4:	str	x0, [sp, #16]
  470bf8:	ldr	x8, [sp, #16]
  470bfc:	cbnz	x8, 470c04 <ASN1_generate_nconf@plt+0x52304>
  470c00:	b	470c88 <ASN1_generate_nconf@plt+0x52388>
  470c04:	ldr	x8, [sp, #16]
  470c08:	ldr	x0, [x8]
  470c0c:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  470c10:	add	x8, x8, #0x38e
  470c14:	mov	x1, x8
  470c18:	mov	w2, #0x97                  	// #151
  470c1c:	str	x8, [sp, #8]
  470c20:	bl	41b180 <CRYPTO_free@plt>
  470c24:	ldr	x0, [sp, #32]
  470c28:	ldr	x1, [sp, #8]
  470c2c:	mov	w2, #0x98                  	// #152
  470c30:	bl	41af30 <CRYPTO_strdup@plt>
  470c34:	ldr	x8, [sp, #16]
  470c38:	str	x0, [x8]
  470c3c:	ldr	x8, [sp, #16]
  470c40:	ldr	x8, [x8]
  470c44:	cmp	x8, #0x0
  470c48:	cset	w9, ne  // ne = any
  470c4c:	and	w9, w9, #0x1
  470c50:	mov	w0, w9
  470c54:	sxtw	x8, w0
  470c58:	str	x8, [sp, #24]
  470c5c:	b	470c88 <ASN1_generate_nconf@plt+0x52388>
  470c60:	ldur	x0, [x29, #-8]
  470c64:	bl	419e40 <BIO_next@plt>
  470c68:	cbz	x0, 470c88 <ASN1_generate_nconf@plt+0x52388>
  470c6c:	ldur	x0, [x29, #-8]
  470c70:	bl	419e40 <BIO_next@plt>
  470c74:	ldur	w1, [x29, #-12]
  470c78:	ldur	x2, [x29, #-24]
  470c7c:	ldr	x3, [sp, #32]
  470c80:	bl	41de30 <BIO_ctrl@plt>
  470c84:	str	x0, [sp, #24]
  470c88:	ldr	x0, [sp, #24]
  470c8c:	ldp	x29, x30, [sp, #64]
  470c90:	add	sp, sp, #0x50
  470c94:	ret
  470c98:	sub	sp, sp, #0x30
  470c9c:	stp	x29, x30, [sp, #32]
  470ca0:	add	x29, sp, #0x20
  470ca4:	stur	x0, [x29, #-8]
  470ca8:	stur	w1, [x29, #-12]
  470cac:	str	x2, [sp, #8]
  470cb0:	ldur	x0, [x29, #-8]
  470cb4:	bl	419e40 <BIO_next@plt>
  470cb8:	ldur	w1, [x29, #-12]
  470cbc:	ldr	x2, [sp, #8]
  470cc0:	bl	41acd0 <BIO_callback_ctrl@plt>
  470cc4:	ldp	x29, x30, [sp, #32]
  470cc8:	add	sp, sp, #0x30
  470ccc:	ret
  470cd0:	sub	sp, sp, #0x30
  470cd4:	stp	x29, x30, [sp, #32]
  470cd8:	add	x29, sp, #0x20
  470cdc:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  470ce0:	add	x8, x8, #0x2c8
  470ce4:	stur	x0, [x29, #-8]
  470ce8:	ldur	x9, [x29, #-8]
  470cec:	ldur	x0, [x29, #-8]
  470cf0:	str	x8, [sp, #8]
  470cf4:	str	x9, [sp]
  470cf8:	bl	41e3c0 <strlen@plt>
  470cfc:	ldr	x8, [sp]
  470d00:	add	x9, x8, x0
  470d04:	str	x9, [sp, #16]
  470d08:	ldr	x8, [sp, #16]
  470d0c:	mov	x9, #0xffffffffffffffff    	// #-1
  470d10:	add	x8, x8, x9
  470d14:	str	x8, [sp, #16]
  470d18:	ldur	x9, [x29, #-8]
  470d1c:	cmp	x8, x9
  470d20:	b.ls	470d48 <ASN1_generate_nconf@plt+0x52448>  // b.plast
  470d24:	ldr	x8, [sp, #16]
  470d28:	ldrb	w9, [x8]
  470d2c:	cmp	w9, #0x2f
  470d30:	b.ne	470d44 <ASN1_generate_nconf@plt+0x52444>  // b.any
  470d34:	ldr	x8, [sp, #16]
  470d38:	add	x8, x8, #0x1
  470d3c:	str	x8, [sp, #16]
  470d40:	b	470d48 <ASN1_generate_nconf@plt+0x52448>
  470d44:	b	470d08 <ASN1_generate_nconf@plt+0x52408>
  470d48:	ldr	x1, [sp, #16]
  470d4c:	ldr	x0, [sp, #8]
  470d50:	mov	x2, #0x27                  	// #39
  470d54:	bl	41ab20 <strncpy@plt>
  470d58:	mov	w8, #0x0                   	// #0
  470d5c:	ldr	x9, [sp, #8]
  470d60:	strb	w8, [x9, #39]
  470d64:	mov	x0, x9
  470d68:	ldp	x29, x30, [sp, #32]
  470d6c:	add	sp, sp, #0x30
  470d70:	ret
  470d74:	adrp	x0, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  470d78:	add	x0, x0, #0x2c8
  470d7c:	ret
  470d80:	sub	sp, sp, #0x40
  470d84:	stp	x29, x30, [sp, #48]
  470d88:	add	x29, sp, #0x30
  470d8c:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  470d90:	add	x8, x8, #0x2f0
  470d94:	adrp	x9, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  470d98:	add	x9, x9, #0x2f8
  470d9c:	mov	w10, #0x1                   	// #1
  470da0:	adrp	x11, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  470da4:	add	x11, x11, #0x300
  470da8:	adrp	x12, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  470dac:	add	x12, x12, #0x308
  470db0:	mov	x13, xzr
  470db4:	adrp	x14, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  470db8:	add	x14, x14, #0x310
  470dbc:	stur	w0, [x29, #-4]
  470dc0:	stur	x1, [x29, #-16]
  470dc4:	str	x2, [sp, #24]
  470dc8:	ldur	w15, [x29, #-4]
  470dcc:	str	w15, [x8]
  470dd0:	ldur	x8, [x29, #-16]
  470dd4:	str	x8, [x9]
  470dd8:	str	w10, [x11]
  470ddc:	ldr	x8, [sp, #24]
  470de0:	str	x8, [x12]
  470de4:	ldur	x8, [x29, #-16]
  470de8:	ldr	x0, [x8]
  470dec:	str	x13, [sp, #16]
  470df0:	str	x14, [sp, #8]
  470df4:	bl	470cd0 <ASN1_generate_nconf@plt+0x523d0>
  470df8:	ldr	x8, [sp, #16]
  470dfc:	ldr	x9, [sp, #8]
  470e00:	str	x8, [x9]
  470e04:	ldr	x8, [sp, #24]
  470e08:	ldr	x8, [x8]
  470e0c:	cbz	x8, 470e74 <ASN1_generate_nconf@plt+0x52574>
  470e10:	ldr	x8, [sp, #24]
  470e14:	ldr	x8, [x8]
  470e18:	adrp	x9, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  470e1c:	ldr	x9, [x9, #3944]
  470e20:	cmp	x8, x9
  470e24:	b.eq	470e40 <ASN1_generate_nconf@plt+0x52540>  // b.none
  470e28:	ldr	x8, [sp, #24]
  470e2c:	ldr	x8, [x8]
  470e30:	adrp	x9, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  470e34:	ldr	x9, [x9, #4048]
  470e38:	cmp	x8, x9
  470e3c:	b.ne	470e44 <ASN1_generate_nconf@plt+0x52544>  // b.any
  470e40:	b	470e64 <ASN1_generate_nconf@plt+0x52564>
  470e44:	ldr	x8, [sp, #24]
  470e48:	ldr	x8, [x8]
  470e4c:	ldrb	w9, [x8]
  470e50:	cbnz	w9, 470e64 <ASN1_generate_nconf@plt+0x52564>
  470e54:	ldr	x8, [sp, #24]
  470e58:	adrp	x9, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  470e5c:	add	x9, x9, #0x310
  470e60:	str	x8, [x9]
  470e64:	ldr	x8, [sp, #24]
  470e68:	add	x8, x8, #0x18
  470e6c:	str	x8, [sp, #24]
  470e70:	b	470e04 <ASN1_generate_nconf@plt+0x52504>
  470e74:	adrp	x0, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  470e78:	add	x0, x0, #0x2c8
  470e7c:	ldp	x29, x30, [sp, #48]
  470e80:	add	sp, sp, #0x40
  470e84:	ret
  470e88:	sub	sp, sp, #0x30
  470e8c:	stp	x29, x30, [sp, #32]
  470e90:	add	x29, sp, #0x20
  470e94:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  470e98:	ldr	x8, [x8, #4024]
  470e9c:	stur	x0, [x29, #-8]
  470ea0:	str	x1, [sp, #16]
  470ea4:	ldr	x9, [sp, #16]
  470ea8:	cmp	x9, #0x2
  470eac:	str	x8, [sp]
  470eb0:	b.ne	470ed8 <ASN1_generate_nconf@plt+0x525d8>  // b.any
  470eb4:	ldr	x8, [sp]
  470eb8:	ldr	x0, [x8]
  470ebc:	ldur	x3, [x29, #-8]
  470ec0:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  470ec4:	add	x1, x1, #0x82b
  470ec8:	adrp	x2, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  470ecc:	add	x2, x2, #0x2c8
  470ed0:	bl	4196e0 <BIO_printf@plt>
  470ed4:	b	470f50 <ASN1_generate_nconf@plt+0x52650>
  470ed8:	ldr	x8, [sp]
  470edc:	ldr	x0, [x8]
  470ee0:	ldur	x3, [x29, #-8]
  470ee4:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  470ee8:	add	x1, x1, #0x854
  470eec:	adrp	x2, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  470ef0:	add	x2, x2, #0x2c8
  470ef4:	bl	4196e0 <BIO_printf@plt>
  470ef8:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  470efc:	add	x8, x8, #0x4d0
  470f00:	str	x8, [sp, #8]
  470f04:	ldr	x8, [sp, #8]
  470f08:	ldr	x8, [x8]
  470f0c:	cbz	x8, 470f50 <ASN1_generate_nconf@plt+0x52650>
  470f10:	ldr	x8, [sp, #16]
  470f14:	ldr	x9, [sp, #8]
  470f18:	ldrsw	x9, [x9, #8]
  470f1c:	and	x8, x8, x9
  470f20:	cbz	x8, 470f40 <ASN1_generate_nconf@plt+0x52640>
  470f24:	ldr	x8, [sp]
  470f28:	ldr	x0, [x8]
  470f2c:	ldr	x9, [sp, #8]
  470f30:	ldr	x2, [x9]
  470f34:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58700>
  470f38:	add	x1, x1, #0x4ab
  470f3c:	bl	4196e0 <BIO_printf@plt>
  470f40:	ldr	x8, [sp, #8]
  470f44:	add	x8, x8, #0x10
  470f48:	str	x8, [sp, #8]
  470f4c:	b	470f04 <ASN1_generate_nconf@plt+0x52604>
  470f50:	mov	w8, wzr
  470f54:	mov	w0, w8
  470f58:	ldp	x29, x30, [sp, #32]
  470f5c:	add	sp, sp, #0x30
  470f60:	ret
  470f64:	sub	sp, sp, #0x40
  470f68:	stp	x29, x30, [sp, #48]
  470f6c:	add	x29, sp, #0x30
  470f70:	stur	x0, [x29, #-16]
  470f74:	str	x1, [sp, #24]
  470f78:	str	x2, [sp, #16]
  470f7c:	ldur	x8, [x29, #-16]
  470f80:	ldrb	w9, [x8]
  470f84:	subs	w9, w9, #0x31
  470f88:	mov	w8, w9
  470f8c:	ubfx	x8, x8, #0, #32
  470f90:	cmp	x8, #0x43
  470f94:	str	x8, [sp, #8]
  470f98:	b.hi	470fb4 <ASN1_generate_nconf@plt+0x526b4>  // b.pmore
  470f9c:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  470fa0:	add	x8, x8, #0x3a0
  470fa4:	ldr	x11, [sp, #8]
  470fa8:	ldrsw	x10, [x8, x11, lsl #2]
  470fac:	add	x9, x8, x10
  470fb0:	br	x9
  470fb4:	stur	wzr, [x29, #-4]
  470fb8:	b	4712c4 <ASN1_generate_nconf@plt+0x529c4>
  470fbc:	ldr	x8, [sp, #24]
  470fc0:	and	x8, x8, #0x2
  470fc4:	cbnz	x8, 470fdc <ASN1_generate_nconf@plt+0x526dc>
  470fc8:	ldur	x0, [x29, #-16]
  470fcc:	ldr	x1, [sp, #24]
  470fd0:	bl	470e88 <ASN1_generate_nconf@plt+0x52588>
  470fd4:	stur	w0, [x29, #-4]
  470fd8:	b	4712c4 <ASN1_generate_nconf@plt+0x529c4>
  470fdc:	ldr	x8, [sp, #16]
  470fe0:	mov	w9, #0x4                   	// #4
  470fe4:	str	w9, [x8]
  470fe8:	b	4712bc <ASN1_generate_nconf@plt+0x529bc>
  470fec:	ldr	x8, [sp, #24]
  470ff0:	and	x8, x8, #0x100
  470ff4:	cbnz	x8, 47100c <ASN1_generate_nconf@plt+0x5270c>
  470ff8:	ldur	x0, [x29, #-16]
  470ffc:	ldr	x1, [sp, #24]
  471000:	bl	470e88 <ASN1_generate_nconf@plt+0x52588>
  471004:	stur	w0, [x29, #-4]
  471008:	b	4712c4 <ASN1_generate_nconf@plt+0x529c4>
  47100c:	ldr	x8, [sp, #16]
  471010:	mov	w9, #0x8001                	// #32769
  471014:	str	w9, [x8]
  471018:	b	4712bc <ASN1_generate_nconf@plt+0x529bc>
  47101c:	ldr	x8, [sp, #24]
  471020:	and	x8, x8, #0x80
  471024:	cbnz	x8, 47103c <ASN1_generate_nconf@plt+0x5273c>
  471028:	ldur	x0, [x29, #-16]
  47102c:	ldr	x1, [sp, #24]
  471030:	bl	470e88 <ASN1_generate_nconf@plt+0x52588>
  471034:	stur	w0, [x29, #-4]
  471038:	b	4712c4 <ASN1_generate_nconf@plt+0x529c4>
  47103c:	ldur	x0, [x29, #-16]
  471040:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  471044:	add	x1, x1, #0x87a
  471048:	bl	41d200 <strcmp@plt>
  47104c:	cbz	w0, 471078 <ASN1_generate_nconf@plt+0x52778>
  471050:	ldur	x0, [x29, #-16]
  471054:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  471058:	add	x1, x1, #0x87e
  47105c:	bl	41d200 <strcmp@plt>
  471060:	cbz	w0, 471078 <ASN1_generate_nconf@plt+0x52778>
  471064:	ldur	x0, [x29, #-16]
  471068:	ldr	x1, [sp, #24]
  47106c:	bl	470e88 <ASN1_generate_nconf@plt+0x52588>
  471070:	stur	w0, [x29, #-4]
  471074:	b	4712c4 <ASN1_generate_nconf@plt+0x529c4>
  471078:	ldr	x8, [sp, #16]
  47107c:	mov	w9, #0xe                   	// #14
  471080:	str	w9, [x8]
  471084:	b	4712bc <ASN1_generate_nconf@plt+0x529bc>
  471088:	ldr	x8, [sp, #24]
  47108c:	and	x8, x8, #0x8
  471090:	cbnz	x8, 4710a8 <ASN1_generate_nconf@plt+0x527a8>
  471094:	ldur	x0, [x29, #-16]
  471098:	ldr	x1, [sp, #24]
  47109c:	bl	470e88 <ASN1_generate_nconf@plt+0x52588>
  4710a0:	stur	w0, [x29, #-4]
  4710a4:	b	4712c4 <ASN1_generate_nconf@plt+0x529c4>
  4710a8:	ldr	x8, [sp, #16]
  4710ac:	mov	w9, #0x8007                	// #32775
  4710b0:	str	w9, [x8]
  4710b4:	b	4712bc <ASN1_generate_nconf@plt+0x529bc>
  4710b8:	ldr	x8, [sp, #24]
  4710bc:	and	x8, x8, #0x20
  4710c0:	cbnz	x8, 4710d8 <ASN1_generate_nconf@plt+0x527d8>
  4710c4:	ldur	x0, [x29, #-16]
  4710c8:	ldr	x1, [sp, #24]
  4710cc:	bl	470e88 <ASN1_generate_nconf@plt+0x52588>
  4710d0:	stur	w0, [x29, #-4]
  4710d4:	b	4712c4 <ASN1_generate_nconf@plt+0x529c4>
  4710d8:	ldr	x8, [sp, #16]
  4710dc:	mov	w9, #0xb                   	// #11
  4710e0:	str	w9, [x8]
  4710e4:	b	4712bc <ASN1_generate_nconf@plt+0x529bc>
  4710e8:	ldr	x8, [sp, #24]
  4710ec:	and	x8, x8, #0x10
  4710f0:	cbnz	x8, 471108 <ASN1_generate_nconf@plt+0x52808>
  4710f4:	ldur	x0, [x29, #-16]
  4710f8:	ldr	x1, [sp, #24]
  4710fc:	bl	470e88 <ASN1_generate_nconf@plt+0x52588>
  471100:	stur	w0, [x29, #-4]
  471104:	b	4712c4 <ASN1_generate_nconf@plt+0x529c4>
  471108:	ldr	x8, [sp, #16]
  47110c:	mov	w9, #0x8                   	// #8
  471110:	str	w9, [x8]
  471114:	b	4712bc <ASN1_generate_nconf@plt+0x529bc>
  471118:	ldr	x8, [sp, #24]
  47111c:	and	x8, x8, #0x200
  471120:	cbnz	x8, 471138 <ASN1_generate_nconf@plt+0x52838>
  471124:	ldur	x0, [x29, #-16]
  471128:	ldr	x1, [sp, #24]
  47112c:	bl	470e88 <ASN1_generate_nconf@plt+0x52588>
  471130:	stur	w0, [x29, #-4]
  471134:	b	4712c4 <ASN1_generate_nconf@plt+0x529c4>
  471138:	ldr	x8, [sp, #16]
  47113c:	mov	w9, #0xd                   	// #13
  471140:	str	w9, [x8]
  471144:	b	4712bc <ASN1_generate_nconf@plt+0x529bc>
  471148:	ldr	x8, [sp, #24]
  47114c:	and	x8, x8, #0x4
  471150:	cbnz	x8, 471168 <ASN1_generate_nconf@plt+0x52868>
  471154:	ldur	x0, [x29, #-16]
  471158:	ldr	x1, [sp, #24]
  47115c:	bl	470e88 <ASN1_generate_nconf@plt+0x52588>
  471160:	stur	w0, [x29, #-4]
  471164:	b	4712c4 <ASN1_generate_nconf@plt+0x529c4>
  471168:	ldr	x8, [sp, #16]
  47116c:	mov	w9, #0x6                   	// #6
  471170:	str	w9, [x8]
  471174:	b	4712bc <ASN1_generate_nconf@plt+0x529bc>
  471178:	ldur	x8, [x29, #-16]
  47117c:	ldrb	w9, [x8, #1]
  471180:	cbz	w9, 4711ac <ASN1_generate_nconf@plt+0x528ac>
  471184:	ldur	x0, [x29, #-16]
  471188:	adrp	x1, 485000 <ASN1_generate_nconf@plt+0x66700>
  47118c:	add	x1, x1, #0xec1
  471190:	bl	41d200 <strcmp@plt>
  471194:	cbz	w0, 4711ac <ASN1_generate_nconf@plt+0x528ac>
  471198:	ldur	x0, [x29, #-16]
  47119c:	adrp	x1, 48b000 <ASN1_generate_nconf@plt+0x6c700>
  4711a0:	add	x1, x1, #0x91a
  4711a4:	bl	41d200 <strcmp@plt>
  4711a8:	cbnz	w0, 4711dc <ASN1_generate_nconf@plt+0x528dc>
  4711ac:	ldr	x8, [sp, #24]
  4711b0:	and	x8, x8, #0x2
  4711b4:	cbnz	x8, 4711cc <ASN1_generate_nconf@plt+0x528cc>
  4711b8:	ldur	x0, [x29, #-16]
  4711bc:	ldr	x1, [sp, #24]
  4711c0:	bl	470e88 <ASN1_generate_nconf@plt+0x52588>
  4711c4:	stur	w0, [x29, #-4]
  4711c8:	b	4712c4 <ASN1_generate_nconf@plt+0x529c4>
  4711cc:	ldr	x8, [sp, #16]
  4711d0:	mov	w9, #0x8005                	// #32773
  4711d4:	str	w9, [x8]
  4711d8:	b	4712bc <ASN1_generate_nconf@plt+0x529bc>
  4711dc:	ldur	x0, [x29, #-16]
  4711e0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4711e4:	add	x1, x1, #0x4e
  4711e8:	bl	41d200 <strcmp@plt>
  4711ec:	cbz	w0, 471204 <ASN1_generate_nconf@plt+0x52904>
  4711f0:	ldur	x0, [x29, #-16]
  4711f4:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  4711f8:	add	x1, x1, #0x882
  4711fc:	bl	41d200 <strcmp@plt>
  471200:	cbnz	w0, 471234 <ASN1_generate_nconf@plt+0x52934>
  471204:	ldr	x8, [sp, #24]
  471208:	and	x8, x8, #0x400
  47120c:	cbnz	x8, 471224 <ASN1_generate_nconf@plt+0x52924>
  471210:	ldur	x0, [x29, #-16]
  471214:	ldr	x1, [sp, #24]
  471218:	bl	470e88 <ASN1_generate_nconf@plt+0x52588>
  47121c:	stur	w0, [x29, #-4]
  471220:	b	4712c4 <ASN1_generate_nconf@plt+0x529c4>
  471224:	ldr	x8, [sp, #16]
  471228:	mov	w9, #0xc                   	// #12
  47122c:	str	w9, [x8]
  471230:	b	4712bc <ASN1_generate_nconf@plt+0x529bc>
  471234:	ldur	x0, [x29, #-16]
  471238:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  47123c:	add	x1, x1, #0x886
  471240:	bl	41d200 <strcmp@plt>
  471244:	cbz	w0, 471284 <ASN1_generate_nconf@plt+0x52984>
  471248:	ldur	x0, [x29, #-16]
  47124c:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  471250:	add	x1, x1, #0x88a
  471254:	bl	41d200 <strcmp@plt>
  471258:	cbz	w0, 471284 <ASN1_generate_nconf@plt+0x52984>
  47125c:	ldur	x0, [x29, #-16]
  471260:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  471264:	add	x1, x1, #0x88e
  471268:	bl	41d200 <strcmp@plt>
  47126c:	cbz	w0, 471284 <ASN1_generate_nconf@plt+0x52984>
  471270:	ldur	x0, [x29, #-16]
  471274:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62700>
  471278:	add	x1, x1, #0xc70
  47127c:	bl	41d200 <strcmp@plt>
  471280:	cbnz	w0, 4712b4 <ASN1_generate_nconf@plt+0x529b4>
  471284:	ldr	x8, [sp, #24]
  471288:	and	x8, x8, #0x4
  47128c:	cbnz	x8, 4712a4 <ASN1_generate_nconf@plt+0x529a4>
  471290:	ldur	x0, [x29, #-16]
  471294:	ldr	x1, [sp, #24]
  471298:	bl	470e88 <ASN1_generate_nconf@plt+0x52588>
  47129c:	stur	w0, [x29, #-4]
  4712a0:	b	4712c4 <ASN1_generate_nconf@plt+0x529c4>
  4712a4:	ldr	x8, [sp, #16]
  4712a8:	mov	w9, #0x6                   	// #6
  4712ac:	str	w9, [x8]
  4712b0:	b	4712bc <ASN1_generate_nconf@plt+0x529bc>
  4712b4:	stur	wzr, [x29, #-4]
  4712b8:	b	4712c4 <ASN1_generate_nconf@plt+0x529c4>
  4712bc:	mov	w8, #0x1                   	// #1
  4712c0:	stur	w8, [x29, #-4]
  4712c4:	ldur	w0, [x29, #-4]
  4712c8:	ldp	x29, x30, [sp, #48]
  4712cc:	add	sp, sp, #0x40
  4712d0:	ret
  4712d4:	sub	sp, sp, #0x30
  4712d8:	stp	x29, x30, [sp, #32]
  4712dc:	add	x29, sp, #0x20
  4712e0:	str	x0, [sp, #16]
  4712e4:	str	x1, [sp, #8]
  4712e8:	ldr	x0, [sp, #16]
  4712ec:	bl	41ce10 <EVP_get_cipherbyname@plt>
  4712f0:	ldr	x8, [sp, #8]
  4712f4:	str	x0, [x8]
  4712f8:	ldr	x8, [sp, #8]
  4712fc:	ldr	x8, [x8]
  471300:	cbz	x8, 471310 <ASN1_generate_nconf@plt+0x52a10>
  471304:	mov	w8, #0x1                   	// #1
  471308:	stur	w8, [x29, #-4]
  47130c:	b	471338 <ASN1_generate_nconf@plt+0x52a38>
  471310:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  471314:	ldr	x8, [x8, #4024]
  471318:	ldr	x0, [x8]
  47131c:	ldr	x3, [sp, #16]
  471320:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  471324:	add	x1, x1, #0x895
  471328:	adrp	x2, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  47132c:	add	x2, x2, #0x2c8
  471330:	bl	4196e0 <BIO_printf@plt>
  471334:	stur	wzr, [x29, #-4]
  471338:	ldur	w0, [x29, #-4]
  47133c:	ldp	x29, x30, [sp, #32]
  471340:	add	sp, sp, #0x30
  471344:	ret
  471348:	sub	sp, sp, #0x30
  47134c:	stp	x29, x30, [sp, #32]
  471350:	add	x29, sp, #0x20
  471354:	str	x0, [sp, #16]
  471358:	str	x1, [sp, #8]
  47135c:	ldr	x0, [sp, #16]
  471360:	bl	41a960 <EVP_get_digestbyname@plt>
  471364:	ldr	x8, [sp, #8]
  471368:	str	x0, [x8]
  47136c:	ldr	x8, [sp, #8]
  471370:	ldr	x8, [x8]
  471374:	cbz	x8, 471384 <ASN1_generate_nconf@plt+0x52a84>
  471378:	mov	w8, #0x1                   	// #1
  47137c:	stur	w8, [x29, #-4]
  471380:	b	4713ac <ASN1_generate_nconf@plt+0x52aac>
  471384:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  471388:	ldr	x8, [x8, #4024]
  47138c:	ldr	x0, [x8]
  471390:	ldr	x3, [sp, #16]
  471394:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  471398:	add	x1, x1, #0x895
  47139c:	adrp	x2, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  4713a0:	add	x2, x2, #0x2c8
  4713a4:	bl	4196e0 <BIO_printf@plt>
  4713a8:	stur	wzr, [x29, #-4]
  4713ac:	ldur	w0, [x29, #-4]
  4713b0:	ldp	x29, x30, [sp, #32]
  4713b4:	add	sp, sp, #0x30
  4713b8:	ret
  4713bc:	sub	sp, sp, #0x40
  4713c0:	stp	x29, x30, [sp, #48]
  4713c4:	add	x29, sp, #0x30
  4713c8:	stur	x0, [x29, #-16]
  4713cc:	str	x1, [sp, #24]
  4713d0:	str	x2, [sp, #16]
  4713d4:	ldr	x8, [sp, #24]
  4713d8:	str	x8, [sp, #8]
  4713dc:	ldr	x8, [sp, #8]
  4713e0:	ldr	x8, [x8]
  4713e4:	cbz	x8, 471428 <ASN1_generate_nconf@plt+0x52b28>
  4713e8:	ldr	x8, [sp, #8]
  4713ec:	ldr	x0, [x8]
  4713f0:	ldur	x1, [x29, #-16]
  4713f4:	bl	41d200 <strcmp@plt>
  4713f8:	cbnz	w0, 471418 <ASN1_generate_nconf@plt+0x52b18>
  4713fc:	ldr	x8, [sp, #8]
  471400:	ldr	w9, [x8, #8]
  471404:	ldr	x8, [sp, #16]
  471408:	str	w9, [x8]
  47140c:	mov	w9, #0x1                   	// #1
  471410:	stur	w9, [x29, #-4]
  471414:	b	471490 <ASN1_generate_nconf@plt+0x52b90>
  471418:	ldr	x8, [sp, #8]
  47141c:	add	x8, x8, #0x10
  471420:	str	x8, [sp, #8]
  471424:	b	4713dc <ASN1_generate_nconf@plt+0x52adc>
  471428:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  47142c:	ldr	x8, [x8, #4024]
  471430:	ldr	x0, [x8]
  471434:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  471438:	add	x1, x1, #0x8af
  47143c:	adrp	x2, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  471440:	add	x2, x2, #0x2c8
  471444:	bl	4196e0 <BIO_printf@plt>
  471448:	ldr	x8, [sp, #24]
  47144c:	str	x8, [sp, #8]
  471450:	ldr	x8, [sp, #8]
  471454:	ldr	x8, [x8]
  471458:	cbz	x8, 47148c <ASN1_generate_nconf@plt+0x52b8c>
  47145c:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  471460:	ldr	x8, [x8, #4024]
  471464:	ldr	x0, [x8]
  471468:	ldr	x8, [sp, #8]
  47146c:	ldr	x2, [x8]
  471470:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  471474:	add	x1, x1, #0x34e
  471478:	bl	4196e0 <BIO_printf@plt>
  47147c:	ldr	x8, [sp, #8]
  471480:	add	x8, x8, #0x10
  471484:	str	x8, [sp, #8]
  471488:	b	471450 <ASN1_generate_nconf@plt+0x52b50>
  47148c:	stur	wzr, [x29, #-4]
  471490:	ldur	w0, [x29, #-4]
  471494:	ldp	x29, x30, [sp, #48]
  471498:	add	sp, sp, #0x40
  47149c:	ret
  4714a0:	sub	sp, sp, #0x30
  4714a4:	stp	x29, x30, [sp, #32]
  4714a8:	add	x29, sp, #0x20
  4714ac:	mov	x8, sp
  4714b0:	str	x0, [sp, #16]
  4714b4:	str	x1, [sp, #8]
  4714b8:	ldr	x0, [sp, #16]
  4714bc:	mov	x1, x8
  4714c0:	bl	471534 <ASN1_generate_nconf@plt+0x52c34>
  4714c4:	cbnz	w0, 4714d0 <ASN1_generate_nconf@plt+0x52bd0>
  4714c8:	stur	wzr, [x29, #-4]
  4714cc:	b	471524 <ASN1_generate_nconf@plt+0x52c24>
  4714d0:	ldr	x8, [sp]
  4714d4:	ldr	x9, [sp, #8]
  4714d8:	str	w8, [x9]
  4714dc:	ldr	x9, [sp, #8]
  4714e0:	ldrsw	x9, [x9]
  4714e4:	ldr	x10, [sp]
  4714e8:	cmp	x9, x10
  4714ec:	b.eq	47151c <ASN1_generate_nconf@plt+0x52c1c>  // b.none
  4714f0:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  4714f4:	ldr	x8, [x8, #4024]
  4714f8:	ldr	x0, [x8]
  4714fc:	ldr	x3, [sp, #16]
  471500:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  471504:	add	x1, x1, #0x8ca
  471508:	adrp	x2, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  47150c:	add	x2, x2, #0x2c8
  471510:	bl	4196e0 <BIO_printf@plt>
  471514:	stur	wzr, [x29, #-4]
  471518:	b	471524 <ASN1_generate_nconf@plt+0x52c24>
  47151c:	mov	w8, #0x1                   	// #1
  471520:	stur	w8, [x29, #-4]
  471524:	ldur	w0, [x29, #-4]
  471528:	ldp	x29, x30, [sp, #32]
  47152c:	add	sp, sp, #0x30
  471530:	ret
  471534:	sub	sp, sp, #0x60
  471538:	stp	x29, x30, [sp, #80]
  47153c:	add	x29, sp, #0x50
  471540:	mov	w8, wzr
  471544:	add	x9, sp, #0x20
  471548:	stur	x0, [x29, #-16]
  47154c:	stur	x1, [x29, #-24]
  471550:	str	w8, [sp, #28]
  471554:	str	x9, [sp, #16]
  471558:	bl	41bc50 <__errno_location@plt>
  47155c:	ldr	w8, [x0]
  471560:	stur	w8, [x29, #-28]
  471564:	bl	41bc50 <__errno_location@plt>
  471568:	str	wzr, [x0]
  47156c:	ldur	x0, [x29, #-16]
  471570:	ldr	x1, [sp, #16]
  471574:	ldr	w2, [sp, #28]
  471578:	bl	41d270 <strtol@plt>
  47157c:	str	x0, [sp, #40]
  471580:	ldr	x9, [sp, #32]
  471584:	ldrb	w8, [x9]
  471588:	cbnz	w8, 4715e0 <ASN1_generate_nconf@plt+0x52ce0>
  47158c:	ldr	x8, [sp, #32]
  471590:	ldur	x9, [x29, #-16]
  471594:	cmp	x8, x9
  471598:	b.eq	4715e0 <ASN1_generate_nconf@plt+0x52ce0>  // b.none
  47159c:	ldr	x8, [sp, #40]
  4715a0:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4715a4:	cmp	x8, x9
  4715a8:	b.eq	4715bc <ASN1_generate_nconf@plt+0x52cbc>  // b.none
  4715ac:	ldr	x8, [sp, #40]
  4715b0:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  4715b4:	cmp	x8, x9
  4715b8:	b.ne	4715cc <ASN1_generate_nconf@plt+0x52ccc>  // b.any
  4715bc:	bl	41bc50 <__errno_location@plt>
  4715c0:	ldr	w8, [x0]
  4715c4:	cmp	w8, #0x22
  4715c8:	b.eq	4715e0 <ASN1_generate_nconf@plt+0x52ce0>  // b.none
  4715cc:	ldr	x8, [sp, #40]
  4715d0:	cbnz	x8, 471604 <ASN1_generate_nconf@plt+0x52d04>
  4715d4:	bl	41bc50 <__errno_location@plt>
  4715d8:	ldr	w8, [x0]
  4715dc:	cbz	w8, 471604 <ASN1_generate_nconf@plt+0x52d04>
  4715e0:	ldur	x0, [x29, #-16]
  4715e4:	bl	47163c <ASN1_generate_nconf@plt+0x52d3c>
  4715e8:	ldur	w8, [x29, #-28]
  4715ec:	str	w8, [sp, #12]
  4715f0:	bl	41bc50 <__errno_location@plt>
  4715f4:	ldr	w8, [sp, #12]
  4715f8:	str	w8, [x0]
  4715fc:	stur	wzr, [x29, #-4]
  471600:	b	47162c <ASN1_generate_nconf@plt+0x52d2c>
  471604:	ldr	x8, [sp, #40]
  471608:	ldur	x9, [x29, #-24]
  47160c:	str	x8, [x9]
  471610:	ldur	w10, [x29, #-28]
  471614:	str	w10, [sp, #8]
  471618:	bl	41bc50 <__errno_location@plt>
  47161c:	ldr	w10, [sp, #8]
  471620:	str	w10, [x0]
  471624:	mov	w11, #0x1                   	// #1
  471628:	stur	w11, [x29, #-4]
  47162c:	ldur	w0, [x29, #-4]
  471630:	ldp	x29, x30, [sp, #80]
  471634:	add	sp, sp, #0x60
  471638:	ret
  47163c:	sub	sp, sp, #0xa0
  471640:	stp	x29, x30, [sp, #144]
  471644:	add	x29, sp, #0x90
  471648:	mov	x2, #0x30                  	// #48
  47164c:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  471650:	add	x8, x8, #0xac2
  471654:	adrp	x9, 494000 <ASN1_generate_nconf@plt+0x75700>
  471658:	add	x9, x9, #0xac5
  47165c:	adrp	x10, 494000 <ASN1_generate_nconf@plt+0x75700>
  471660:	add	x10, x10, #0xad3
  471664:	adrp	x11, 490000 <ASN1_generate_nconf@plt+0x71700>
  471668:	add	x11, x11, #0xbbd
  47166c:	adrp	x12, 494000 <ASN1_generate_nconf@plt+0x75700>
  471670:	add	x12, x12, #0xad6
  471674:	mov	w13, wzr
  471678:	sub	x14, x29, #0x40
  47167c:	stur	x0, [x29, #-8]
  471680:	stur	xzr, [x29, #-16]
  471684:	mov	x0, x14
  471688:	mov	w1, w13
  47168c:	str	x8, [sp, #72]
  471690:	str	x9, [sp, #64]
  471694:	str	x10, [sp, #56]
  471698:	str	x11, [sp, #48]
  47169c:	str	x12, [sp, #40]
  4716a0:	str	x14, [sp, #32]
  4716a4:	bl	41e730 <memset@plt>
  4716a8:	ldr	x8, [sp, #72]
  4716ac:	stur	x8, [x29, #-64]
  4716b0:	ldr	x9, [sp, #64]
  4716b4:	ldr	x10, [sp, #32]
  4716b8:	str	x9, [x10, #8]
  4716bc:	ldr	x11, [sp, #56]
  4716c0:	str	x11, [x10, #16]
  4716c4:	str	x9, [x10, #24]
  4716c8:	ldr	x12, [sp, #48]
  4716cc:	str	x12, [x10, #32]
  4716d0:	ldr	x14, [sp, #40]
  4716d4:	str	x14, [x10, #40]
  4716d8:	stur	xzr, [x29, #-16]
  4716dc:	ldur	x8, [x29, #-16]
  4716e0:	cmp	x8, #0x3
  4716e4:	b.cs	471790 <ASN1_generate_nconf@plt+0x52e90>  // b.hs, b.nlast
  4716e8:	ldur	x0, [x29, #-8]
  4716ec:	ldur	x8, [x29, #-16]
  4716f0:	mov	x9, #0x10                  	// #16
  4716f4:	mul	x8, x9, x8
  4716f8:	sub	x10, x29, #0x40
  4716fc:	add	x8, x10, x8
  471700:	ldr	x1, [x8]
  471704:	ldur	x8, [x29, #-16]
  471708:	mul	x8, x9, x8
  47170c:	add	x8, x10, x8
  471710:	ldr	x8, [x8]
  471714:	str	x0, [sp, #24]
  471718:	mov	x0, x8
  47171c:	str	x1, [sp, #16]
  471720:	bl	41e3c0 <strlen@plt>
  471724:	ldr	x8, [sp, #24]
  471728:	str	x0, [sp, #8]
  47172c:	mov	x0, x8
  471730:	ldr	x1, [sp, #16]
  471734:	ldr	x2, [sp, #8]
  471738:	bl	41b3f0 <strncmp@plt>
  47173c:	cbnz	w0, 471780 <ASN1_generate_nconf@plt+0x52e80>
  471740:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  471744:	ldr	x8, [x8, #4024]
  471748:	ldr	x0, [x8]
  47174c:	ldur	x3, [x29, #-8]
  471750:	ldur	x8, [x29, #-16]
  471754:	mov	x9, #0x10                  	// #16
  471758:	mul	x8, x9, x8
  47175c:	sub	x9, x29, #0x40
  471760:	add	x8, x9, x8
  471764:	ldr	x4, [x8, #8]
  471768:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  47176c:	add	x1, x1, #0xadf
  471770:	adrp	x2, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  471774:	add	x2, x2, #0x2c8
  471778:	bl	4196e0 <BIO_printf@plt>
  47177c:	b	4717b4 <ASN1_generate_nconf@plt+0x52eb4>
  471780:	ldur	x8, [x29, #-16]
  471784:	add	x8, x8, #0x1
  471788:	stur	x8, [x29, #-16]
  47178c:	b	4716dc <ASN1_generate_nconf@plt+0x52ddc>
  471790:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  471794:	ldr	x8, [x8, #4024]
  471798:	ldr	x0, [x8]
  47179c:	ldur	x3, [x29, #-8]
  4717a0:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  4717a4:	add	x1, x1, #0xb02
  4717a8:	adrp	x2, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  4717ac:	add	x2, x2, #0x2c8
  4717b0:	bl	4196e0 <BIO_printf@plt>
  4717b4:	ldp	x29, x30, [sp, #144]
  4717b8:	add	sp, sp, #0xa0
  4717bc:	ret
  4717c0:	sub	sp, sp, #0x60
  4717c4:	stp	x29, x30, [sp, #80]
  4717c8:	add	x29, sp, #0x50
  4717cc:	mov	w8, wzr
  4717d0:	add	x9, sp, #0x20
  4717d4:	stur	x0, [x29, #-16]
  4717d8:	stur	x1, [x29, #-24]
  4717dc:	str	w8, [sp, #28]
  4717e0:	str	x9, [sp, #16]
  4717e4:	bl	41bc50 <__errno_location@plt>
  4717e8:	ldr	w8, [x0]
  4717ec:	stur	w8, [x29, #-28]
  4717f0:	bl	41bc50 <__errno_location@plt>
  4717f4:	str	wzr, [x0]
  4717f8:	ldur	x0, [x29, #-16]
  4717fc:	ldr	x1, [sp, #16]
  471800:	ldr	w2, [sp, #28]
  471804:	bl	4198c0 <strtoimax@plt>
  471808:	str	x0, [sp, #40]
  47180c:	ldr	x9, [sp, #32]
  471810:	ldrb	w8, [x9]
  471814:	cbnz	w8, 47186c <ASN1_generate_nconf@plt+0x52f6c>
  471818:	ldr	x8, [sp, #32]
  47181c:	ldur	x9, [x29, #-16]
  471820:	cmp	x8, x9
  471824:	b.eq	47186c <ASN1_generate_nconf@plt+0x52f6c>  // b.none
  471828:	ldr	x8, [sp, #40]
  47182c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  471830:	cmp	x8, x9
  471834:	b.eq	471848 <ASN1_generate_nconf@plt+0x52f48>  // b.none
  471838:	ldr	x8, [sp, #40]
  47183c:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  471840:	cmp	x8, x9
  471844:	b.ne	471858 <ASN1_generate_nconf@plt+0x52f58>  // b.any
  471848:	bl	41bc50 <__errno_location@plt>
  47184c:	ldr	w8, [x0]
  471850:	cmp	w8, #0x22
  471854:	b.eq	47186c <ASN1_generate_nconf@plt+0x52f6c>  // b.none
  471858:	ldr	x8, [sp, #40]
  47185c:	cbnz	x8, 471890 <ASN1_generate_nconf@plt+0x52f90>
  471860:	bl	41bc50 <__errno_location@plt>
  471864:	ldr	w8, [x0]
  471868:	cbz	w8, 471890 <ASN1_generate_nconf@plt+0x52f90>
  47186c:	ldur	x0, [x29, #-16]
  471870:	bl	47163c <ASN1_generate_nconf@plt+0x52d3c>
  471874:	ldur	w8, [x29, #-28]
  471878:	str	w8, [sp, #12]
  47187c:	bl	41bc50 <__errno_location@plt>
  471880:	ldr	w8, [sp, #12]
  471884:	str	w8, [x0]
  471888:	stur	wzr, [x29, #-4]
  47188c:	b	4718b8 <ASN1_generate_nconf@plt+0x52fb8>
  471890:	ldr	x8, [sp, #40]
  471894:	ldur	x9, [x29, #-24]
  471898:	str	x8, [x9]
  47189c:	ldur	w10, [x29, #-28]
  4718a0:	str	w10, [sp, #8]
  4718a4:	bl	41bc50 <__errno_location@plt>
  4718a8:	ldr	w10, [sp, #8]
  4718ac:	str	w10, [x0]
  4718b0:	mov	w11, #0x1                   	// #1
  4718b4:	stur	w11, [x29, #-4]
  4718b8:	ldur	w0, [x29, #-4]
  4718bc:	ldp	x29, x30, [sp, #80]
  4718c0:	add	sp, sp, #0x60
  4718c4:	ret
  4718c8:	sub	sp, sp, #0x60
  4718cc:	stp	x29, x30, [sp, #80]
  4718d0:	add	x29, sp, #0x50
  4718d4:	mov	w8, wzr
  4718d8:	add	x9, sp, #0x20
  4718dc:	stur	x0, [x29, #-16]
  4718e0:	stur	x1, [x29, #-24]
  4718e4:	str	w8, [sp, #28]
  4718e8:	str	x9, [sp, #16]
  4718ec:	bl	41bc50 <__errno_location@plt>
  4718f0:	ldr	w8, [x0]
  4718f4:	stur	w8, [x29, #-28]
  4718f8:	bl	41bc50 <__errno_location@plt>
  4718fc:	str	wzr, [x0]
  471900:	ldur	x0, [x29, #-16]
  471904:	ldr	x1, [sp, #16]
  471908:	ldr	w2, [sp, #28]
  47190c:	bl	41e540 <strtoumax@plt>
  471910:	str	x0, [sp, #40]
  471914:	ldr	x9, [sp, #32]
  471918:	ldrb	w8, [x9]
  47191c:	cbnz	w8, 471964 <ASN1_generate_nconf@plt+0x53064>
  471920:	ldr	x8, [sp, #32]
  471924:	ldur	x9, [x29, #-16]
  471928:	cmp	x8, x9
  47192c:	b.eq	471964 <ASN1_generate_nconf@plt+0x53064>  // b.none
  471930:	ldr	x8, [sp, #40]
  471934:	mov	x9, #0xffffffffffffffff    	// #-1
  471938:	cmp	x8, x9
  47193c:	b.ne	471950 <ASN1_generate_nconf@plt+0x53050>  // b.any
  471940:	bl	41bc50 <__errno_location@plt>
  471944:	ldr	w8, [x0]
  471948:	cmp	w8, #0x22
  47194c:	b.eq	471964 <ASN1_generate_nconf@plt+0x53064>  // b.none
  471950:	ldr	x8, [sp, #40]
  471954:	cbnz	x8, 471988 <ASN1_generate_nconf@plt+0x53088>
  471958:	bl	41bc50 <__errno_location@plt>
  47195c:	ldr	w8, [x0]
  471960:	cbz	w8, 471988 <ASN1_generate_nconf@plt+0x53088>
  471964:	ldur	x0, [x29, #-16]
  471968:	bl	47163c <ASN1_generate_nconf@plt+0x52d3c>
  47196c:	ldur	w8, [x29, #-28]
  471970:	str	w8, [sp, #12]
  471974:	bl	41bc50 <__errno_location@plt>
  471978:	ldr	w8, [sp, #12]
  47197c:	str	w8, [x0]
  471980:	stur	wzr, [x29, #-4]
  471984:	b	4719b0 <ASN1_generate_nconf@plt+0x530b0>
  471988:	ldr	x8, [sp, #40]
  47198c:	ldur	x9, [x29, #-24]
  471990:	str	x8, [x9]
  471994:	ldur	w10, [x29, #-28]
  471998:	str	w10, [sp, #8]
  47199c:	bl	41bc50 <__errno_location@plt>
  4719a0:	ldr	w10, [sp, #8]
  4719a4:	str	w10, [x0]
  4719a8:	mov	w11, #0x1                   	// #1
  4719ac:	stur	w11, [x29, #-4]
  4719b0:	ldur	w0, [x29, #-4]
  4719b4:	ldp	x29, x30, [sp, #80]
  4719b8:	add	sp, sp, #0x60
  4719bc:	ret
  4719c0:	sub	sp, sp, #0x60
  4719c4:	stp	x29, x30, [sp, #80]
  4719c8:	add	x29, sp, #0x50
  4719cc:	mov	w8, wzr
  4719d0:	add	x9, sp, #0x28
  4719d4:	stur	x0, [x29, #-16]
  4719d8:	stur	x1, [x29, #-24]
  4719dc:	str	w8, [sp, #28]
  4719e0:	str	x9, [sp, #16]
  4719e4:	bl	41bc50 <__errno_location@plt>
  4719e8:	ldr	w8, [x0]
  4719ec:	stur	w8, [x29, #-28]
  4719f0:	bl	41bc50 <__errno_location@plt>
  4719f4:	str	wzr, [x0]
  4719f8:	ldur	x0, [x29, #-16]
  4719fc:	ldr	x1, [sp, #16]
  471a00:	ldr	w2, [sp, #28]
  471a04:	bl	41ce50 <strtoul@plt>
  471a08:	str	x0, [sp, #32]
  471a0c:	ldr	x9, [sp, #40]
  471a10:	ldrb	w8, [x9]
  471a14:	cbnz	w8, 471a5c <ASN1_generate_nconf@plt+0x5315c>
  471a18:	ldr	x8, [sp, #40]
  471a1c:	ldur	x9, [x29, #-16]
  471a20:	cmp	x8, x9
  471a24:	b.eq	471a5c <ASN1_generate_nconf@plt+0x5315c>  // b.none
  471a28:	ldr	x8, [sp, #32]
  471a2c:	mov	x9, #0xffffffffffffffff    	// #-1
  471a30:	cmp	x8, x9
  471a34:	b.ne	471a48 <ASN1_generate_nconf@plt+0x53148>  // b.any
  471a38:	bl	41bc50 <__errno_location@plt>
  471a3c:	ldr	w8, [x0]
  471a40:	cmp	w8, #0x22
  471a44:	b.eq	471a5c <ASN1_generate_nconf@plt+0x5315c>  // b.none
  471a48:	ldr	x8, [sp, #32]
  471a4c:	cbnz	x8, 471a80 <ASN1_generate_nconf@plt+0x53180>
  471a50:	bl	41bc50 <__errno_location@plt>
  471a54:	ldr	w8, [x0]
  471a58:	cbz	w8, 471a80 <ASN1_generate_nconf@plt+0x53180>
  471a5c:	ldur	x0, [x29, #-16]
  471a60:	bl	47163c <ASN1_generate_nconf@plt+0x52d3c>
  471a64:	ldur	w8, [x29, #-28]
  471a68:	str	w8, [sp, #12]
  471a6c:	bl	41bc50 <__errno_location@plt>
  471a70:	ldr	w8, [sp, #12]
  471a74:	str	w8, [x0]
  471a78:	stur	wzr, [x29, #-4]
  471a7c:	b	471aa8 <ASN1_generate_nconf@plt+0x531a8>
  471a80:	ldr	x8, [sp, #32]
  471a84:	ldur	x9, [x29, #-24]
  471a88:	str	x8, [x9]
  471a8c:	ldur	w10, [x29, #-28]
  471a90:	str	w10, [sp, #8]
  471a94:	bl	41bc50 <__errno_location@plt>
  471a98:	ldr	w10, [sp, #8]
  471a9c:	str	w10, [x0]
  471aa0:	mov	w11, #0x1                   	// #1
  471aa4:	stur	w11, [x29, #-4]
  471aa8:	ldur	w0, [x29, #-4]
  471aac:	ldp	x29, x30, [sp, #80]
  471ab0:	add	sp, sp, #0x60
  471ab4:	ret
  471ab8:	sub	sp, sp, #0xe0
  471abc:	stp	x29, x30, [sp, #208]
  471ac0:	add	x29, sp, #0xd0
  471ac4:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  471ac8:	ldr	x8, [x8, #4024]
  471acc:	adrp	x9, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  471ad0:	add	x9, x9, #0x2c8
  471ad4:	stur	w0, [x29, #-8]
  471ad8:	stur	x1, [x29, #-16]
  471adc:	stur	xzr, [x29, #-32]
  471ae0:	ldur	w10, [x29, #-8]
  471ae4:	subs	w10, w10, #0x7d0
  471ae8:	mov	w11, w10
  471aec:	ubfx	x11, x11, #0, #32
  471af0:	cmp	x11, #0x1f
  471af4:	stur	x8, [x29, #-64]
  471af8:	stur	x9, [x29, #-72]
  471afc:	stur	x11, [x29, #-80]
  471b00:	b.hi	471f44 <ASN1_generate_nconf@plt+0x53644>  // b.pmore
  471b04:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  471b08:	add	x8, x8, #0x4b0
  471b0c:	ldur	x11, [x29, #-80]
  471b10:	ldrsw	x10, [x8, x11, lsl #2]
  471b14:	add	x9, x8, x10
  471b18:	br	x9
  471b1c:	stur	wzr, [x29, #-4]
  471b20:	b	471f4c <ASN1_generate_nconf@plt+0x5364c>
  471b24:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  471b28:	mov	w8, wzr
  471b2c:	mov	w1, w8
  471b30:	bl	41c450 <OBJ_txt2obj@plt>
  471b34:	stur	x0, [x29, #-40]
  471b38:	ldur	x9, [x29, #-40]
  471b3c:	cbnz	x9, 471b78 <ASN1_generate_nconf@plt+0x53278>
  471b40:	ldur	x8, [x29, #-64]
  471b44:	ldr	x0, [x8]
  471b48:	stur	x0, [x29, #-88]
  471b4c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  471b50:	ldur	x8, [x29, #-88]
  471b54:	stur	x0, [x29, #-96]
  471b58:	mov	x0, x8
  471b5c:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  471b60:	add	x1, x1, #0x8f0
  471b64:	ldur	x2, [x29, #-72]
  471b68:	ldur	x3, [x29, #-96]
  471b6c:	bl	4196e0 <BIO_printf@plt>
  471b70:	stur	wzr, [x29, #-4]
  471b74:	b	471f4c <ASN1_generate_nconf@plt+0x5364c>
  471b78:	ldur	x0, [x29, #-16]
  471b7c:	ldur	x1, [x29, #-40]
  471b80:	bl	41b530 <X509_VERIFY_PARAM_add0_policy@plt>
  471b84:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471b88:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  471b8c:	bl	41b660 <X509_PURPOSE_get_by_sname@plt>
  471b90:	stur	w0, [x29, #-20]
  471b94:	ldur	w8, [x29, #-20]
  471b98:	cmp	w8, #0x0
  471b9c:	cset	w8, ge  // ge = tcont
  471ba0:	tbnz	w8, #0, 471bdc <ASN1_generate_nconf@plt+0x532dc>
  471ba4:	ldur	x8, [x29, #-64]
  471ba8:	ldr	x0, [x8]
  471bac:	str	x0, [sp, #104]
  471bb0:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  471bb4:	ldr	x8, [sp, #104]
  471bb8:	str	x0, [sp, #96]
  471bbc:	mov	x0, x8
  471bc0:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  471bc4:	add	x1, x1, #0x907
  471bc8:	ldur	x2, [x29, #-72]
  471bcc:	ldr	x3, [sp, #96]
  471bd0:	bl	4196e0 <BIO_printf@plt>
  471bd4:	stur	wzr, [x29, #-4]
  471bd8:	b	471f4c <ASN1_generate_nconf@plt+0x5364c>
  471bdc:	ldur	w0, [x29, #-20]
  471be0:	bl	41d750 <X509_PURPOSE_get0@plt>
  471be4:	stur	x0, [x29, #-48]
  471be8:	ldur	x0, [x29, #-48]
  471bec:	bl	41b250 <X509_PURPOSE_get_id@plt>
  471bf0:	stur	w0, [x29, #-20]
  471bf4:	ldur	x0, [x29, #-16]
  471bf8:	ldur	w1, [x29, #-20]
  471bfc:	bl	41c4f0 <X509_VERIFY_PARAM_set_purpose@plt>
  471c00:	cbnz	w0, 471c3c <ASN1_generate_nconf@plt+0x5333c>
  471c04:	ldur	x8, [x29, #-64]
  471c08:	ldr	x0, [x8]
  471c0c:	str	x0, [sp, #88]
  471c10:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  471c14:	ldr	x8, [sp, #88]
  471c18:	str	x0, [sp, #80]
  471c1c:	mov	x0, x8
  471c20:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  471c24:	add	x1, x1, #0x91f
  471c28:	ldur	x2, [x29, #-72]
  471c2c:	ldr	x3, [sp, #80]
  471c30:	bl	4196e0 <BIO_printf@plt>
  471c34:	stur	wzr, [x29, #-4]
  471c38:	b	471f4c <ASN1_generate_nconf@plt+0x5364c>
  471c3c:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471c40:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  471c44:	bl	41abd0 <X509_VERIFY_PARAM_lookup@plt>
  471c48:	stur	x0, [x29, #-56]
  471c4c:	ldur	x8, [x29, #-56]
  471c50:	cbnz	x8, 471c8c <ASN1_generate_nconf@plt+0x5338c>
  471c54:	ldur	x8, [x29, #-64]
  471c58:	ldr	x0, [x8]
  471c5c:	str	x0, [sp, #72]
  471c60:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  471c64:	ldr	x8, [sp, #72]
  471c68:	str	x0, [sp, #64]
  471c6c:	mov	x0, x8
  471c70:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  471c74:	add	x1, x1, #0x946
  471c78:	ldur	x2, [x29, #-72]
  471c7c:	ldr	x3, [sp, #64]
  471c80:	bl	4196e0 <BIO_printf@plt>
  471c84:	stur	wzr, [x29, #-4]
  471c88:	b	471f4c <ASN1_generate_nconf@plt+0x5364c>
  471c8c:	ldur	x0, [x29, #-16]
  471c90:	ldur	x1, [x29, #-56]
  471c94:	bl	41ce60 <X509_VERIFY_PARAM_set1@plt>
  471c98:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471c9c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  471ca0:	bl	41a130 <atoi@plt>
  471ca4:	stur	w0, [x29, #-20]
  471ca8:	ldur	w8, [x29, #-20]
  471cac:	cmp	w8, #0x0
  471cb0:	cset	w8, lt  // lt = tstop
  471cb4:	tbnz	w8, #0, 471cc4 <ASN1_generate_nconf@plt+0x533c4>
  471cb8:	ldur	x0, [x29, #-16]
  471cbc:	ldur	w1, [x29, #-20]
  471cc0:	bl	41a6d0 <X509_VERIFY_PARAM_set_depth@plt>
  471cc4:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471cc8:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  471ccc:	bl	41a130 <atoi@plt>
  471cd0:	stur	w0, [x29, #-20]
  471cd4:	ldur	w8, [x29, #-20]
  471cd8:	cmp	w8, #0x0
  471cdc:	cset	w8, lt  // lt = tstop
  471ce0:	tbnz	w8, #0, 471cf0 <ASN1_generate_nconf@plt+0x533f0>
  471ce4:	ldur	x0, [x29, #-16]
  471ce8:	ldur	w1, [x29, #-20]
  471cec:	bl	41a050 <X509_VERIFY_PARAM_set_auth_level@plt>
  471cf0:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471cf4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  471cf8:	sub	x1, x29, #0x20
  471cfc:	bl	4717c0 <ASN1_generate_nconf@plt+0x52ec0>
  471d00:	cbnz	w0, 471d0c <ASN1_generate_nconf@plt+0x5340c>
  471d04:	stur	wzr, [x29, #-4]
  471d08:	b	471f4c <ASN1_generate_nconf@plt+0x5364c>
  471d0c:	ldur	x8, [x29, #-32]
  471d10:	ldur	x9, [x29, #-32]
  471d14:	cmp	x8, x9
  471d18:	b.eq	471d54 <ASN1_generate_nconf@plt+0x53454>  // b.none
  471d1c:	ldur	x8, [x29, #-64]
  471d20:	ldr	x0, [x8]
  471d24:	str	x0, [sp, #56]
  471d28:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  471d2c:	ldr	x8, [sp, #56]
  471d30:	str	x0, [sp, #48]
  471d34:	mov	x0, x8
  471d38:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  471d3c:	add	x1, x1, #0x962
  471d40:	ldur	x2, [x29, #-72]
  471d44:	ldr	x3, [sp, #48]
  471d48:	bl	4196e0 <BIO_printf@plt>
  471d4c:	stur	wzr, [x29, #-4]
  471d50:	b	471f4c <ASN1_generate_nconf@plt+0x5364c>
  471d54:	ldur	x0, [x29, #-16]
  471d58:	ldur	x1, [x29, #-32]
  471d5c:	bl	41a8c0 <X509_VERIFY_PARAM_set_time@plt>
  471d60:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471d64:	ldur	x0, [x29, #-16]
  471d68:	str	x0, [sp, #40]
  471d6c:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  471d70:	ldr	x8, [sp, #40]
  471d74:	str	x0, [sp, #32]
  471d78:	mov	x0, x8
  471d7c:	ldr	x1, [sp, #32]
  471d80:	mov	x9, xzr
  471d84:	mov	x2, x9
  471d88:	bl	41e8b0 <X509_VERIFY_PARAM_set1_host@plt>
  471d8c:	cbnz	w0, 471d98 <ASN1_generate_nconf@plt+0x53498>
  471d90:	stur	wzr, [x29, #-4]
  471d94:	b	471f4c <ASN1_generate_nconf@plt+0x5364c>
  471d98:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471d9c:	ldur	x0, [x29, #-16]
  471da0:	str	x0, [sp, #24]
  471da4:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  471da8:	ldr	x8, [sp, #24]
  471dac:	str	x0, [sp, #16]
  471db0:	mov	x0, x8
  471db4:	ldr	x1, [sp, #16]
  471db8:	mov	x9, xzr
  471dbc:	mov	x2, x9
  471dc0:	bl	41e200 <X509_VERIFY_PARAM_set1_email@plt>
  471dc4:	cbnz	w0, 471dd0 <ASN1_generate_nconf@plt+0x534d0>
  471dc8:	stur	wzr, [x29, #-4]
  471dcc:	b	471f4c <ASN1_generate_nconf@plt+0x5364c>
  471dd0:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471dd4:	ldur	x0, [x29, #-16]
  471dd8:	str	x0, [sp, #8]
  471ddc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  471de0:	ldr	x8, [sp, #8]
  471de4:	str	x0, [sp]
  471de8:	mov	x0, x8
  471dec:	ldr	x1, [sp]
  471df0:	bl	41a4e0 <X509_VERIFY_PARAM_set1_ip_asc@plt>
  471df4:	cbnz	w0, 471e00 <ASN1_generate_nconf@plt+0x53500>
  471df8:	stur	wzr, [x29, #-4]
  471dfc:	b	471f4c <ASN1_generate_nconf@plt+0x5364c>
  471e00:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471e04:	ldur	x0, [x29, #-16]
  471e08:	mov	x1, #0x10                  	// #16
  471e0c:	bl	41a7a0 <X509_VERIFY_PARAM_set_flags@plt>
  471e10:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471e14:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471e18:	ldur	x0, [x29, #-16]
  471e1c:	mov	x1, #0x4                   	// #4
  471e20:	bl	41a7a0 <X509_VERIFY_PARAM_set_flags@plt>
  471e24:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471e28:	ldur	x0, [x29, #-16]
  471e2c:	mov	x1, #0xc                   	// #12
  471e30:	bl	41a7a0 <X509_VERIFY_PARAM_set_flags@plt>
  471e34:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471e38:	ldur	x0, [x29, #-16]
  471e3c:	mov	x1, #0x80                  	// #128
  471e40:	bl	41a7a0 <X509_VERIFY_PARAM_set_flags@plt>
  471e44:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471e48:	ldur	x0, [x29, #-16]
  471e4c:	mov	x1, #0x100                 	// #256
  471e50:	bl	41a7a0 <X509_VERIFY_PARAM_set_flags@plt>
  471e54:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471e58:	ldur	x0, [x29, #-16]
  471e5c:	mov	x1, #0x200                 	// #512
  471e60:	bl	41a7a0 <X509_VERIFY_PARAM_set_flags@plt>
  471e64:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471e68:	ldur	x0, [x29, #-16]
  471e6c:	mov	x1, #0x400                 	// #1024
  471e70:	bl	41a7a0 <X509_VERIFY_PARAM_set_flags@plt>
  471e74:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471e78:	ldur	x0, [x29, #-16]
  471e7c:	mov	x1, #0x20                  	// #32
  471e80:	bl	41a7a0 <X509_VERIFY_PARAM_set_flags@plt>
  471e84:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471e88:	ldur	x0, [x29, #-16]
  471e8c:	mov	x1, #0x1000                	// #4096
  471e90:	bl	41a7a0 <X509_VERIFY_PARAM_set_flags@plt>
  471e94:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471e98:	ldur	x0, [x29, #-16]
  471e9c:	mov	x1, #0x2000                	// #8192
  471ea0:	bl	41a7a0 <X509_VERIFY_PARAM_set_flags@plt>
  471ea4:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471ea8:	ldur	x0, [x29, #-16]
  471eac:	mov	x1, #0x800                 	// #2048
  471eb0:	bl	41a7a0 <X509_VERIFY_PARAM_set_flags@plt>
  471eb4:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471eb8:	ldur	x0, [x29, #-16]
  471ebc:	mov	x1, #0x4000                	// #16384
  471ec0:	bl	41a7a0 <X509_VERIFY_PARAM_set_flags@plt>
  471ec4:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471ec8:	ldur	x0, [x29, #-16]
  471ecc:	mov	x1, #0x8000                	// #32768
  471ed0:	bl	41a7a0 <X509_VERIFY_PARAM_set_flags@plt>
  471ed4:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471ed8:	ldur	x0, [x29, #-16]
  471edc:	mov	x1, #0x10000               	// #65536
  471ee0:	bl	41a7a0 <X509_VERIFY_PARAM_set_flags@plt>
  471ee4:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471ee8:	ldur	x0, [x29, #-16]
  471eec:	mov	x1, #0x30000               	// #196608
  471ef0:	bl	41a7a0 <X509_VERIFY_PARAM_set_flags@plt>
  471ef4:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471ef8:	ldur	x0, [x29, #-16]
  471efc:	mov	x1, #0x20000               	// #131072
  471f00:	bl	41a7a0 <X509_VERIFY_PARAM_set_flags@plt>
  471f04:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471f08:	ldur	x0, [x29, #-16]
  471f0c:	mov	x1, #0x80000               	// #524288
  471f10:	bl	41a7a0 <X509_VERIFY_PARAM_set_flags@plt>
  471f14:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471f18:	ldur	x0, [x29, #-16]
  471f1c:	mov	x1, #0x100000              	// #1048576
  471f20:	bl	41a7a0 <X509_VERIFY_PARAM_set_flags@plt>
  471f24:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471f28:	ldur	x0, [x29, #-16]
  471f2c:	mov	x1, #0x200000              	// #2097152
  471f30:	bl	41a7a0 <X509_VERIFY_PARAM_set_flags@plt>
  471f34:	b	471f44 <ASN1_generate_nconf@plt+0x53644>
  471f38:	ldur	x0, [x29, #-16]
  471f3c:	mov	x1, #0x40                  	// #64
  471f40:	bl	41a7a0 <X509_VERIFY_PARAM_set_flags@plt>
  471f44:	mov	w8, #0x1                   	// #1
  471f48:	stur	w8, [x29, #-4]
  471f4c:	ldur	w0, [x29, #-4]
  471f50:	ldp	x29, x30, [sp, #208]
  471f54:	add	sp, sp, #0xe0
  471f58:	ret
  471f5c:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  471f60:	add	x8, x8, #0x318
  471f64:	ldr	x0, [x8]
  471f68:	ret
  471f6c:	sub	sp, sp, #0xa0
  471f70:	stp	x29, x30, [sp, #144]
  471f74:	add	x29, sp, #0x90
  471f78:	mov	x8, xzr
  471f7c:	adrp	x9, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  471f80:	add	x9, x9, #0x318
  471f84:	adrp	x10, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  471f88:	add	x10, x10, #0x2f8
  471f8c:	adrp	x11, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  471f90:	add	x11, x11, #0x300
  471f94:	adrp	x12, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  471f98:	ldr	x12, [x12, #4024]
  471f9c:	adrp	x13, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  471fa0:	add	x13, x13, #0x2c8
  471fa4:	adrp	x14, 494000 <ASN1_generate_nconf@plt+0x75700>
  471fa8:	add	x14, x14, #0xa08
  471fac:	str	x8, [x9]
  471fb0:	ldr	x8, [x10]
  471fb4:	ldrsw	x15, [x11]
  471fb8:	mov	x16, #0x8                   	// #8
  471fbc:	mul	x15, x16, x15
  471fc0:	add	x8, x8, x15
  471fc4:	ldr	x8, [x8]
  471fc8:	stur	x8, [x29, #-16]
  471fcc:	ldur	x8, [x29, #-16]
  471fd0:	str	x9, [sp, #72]
  471fd4:	str	x10, [sp, #64]
  471fd8:	str	x11, [sp, #56]
  471fdc:	str	x12, [sp, #48]
  471fe0:	str	x13, [sp, #40]
  471fe4:	str	x14, [sp, #32]
  471fe8:	cbnz	x8, 471ff4 <ASN1_generate_nconf@plt+0x536f4>
  471fec:	stur	wzr, [x29, #-4]
  471ff0:	b	472514 <ASN1_generate_nconf@plt+0x53c14>
  471ff4:	ldur	x8, [x29, #-16]
  471ff8:	ldrb	w9, [x8]
  471ffc:	cmp	w9, #0x2d
  472000:	b.eq	47200c <ASN1_generate_nconf@plt+0x5370c>  // b.none
  472004:	stur	wzr, [x29, #-4]
  472008:	b	472514 <ASN1_generate_nconf@plt+0x53c14>
  47200c:	ldr	x8, [sp, #56]
  472010:	ldr	w9, [x8]
  472014:	add	w9, w9, #0x1
  472018:	str	w9, [x8]
  47201c:	ldur	x0, [x29, #-16]
  472020:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  472024:	add	x1, x1, #0x982
  472028:	bl	41d200 <strcmp@plt>
  47202c:	cbnz	w0, 472038 <ASN1_generate_nconf@plt+0x53738>
  472030:	stur	wzr, [x29, #-4]
  472034:	b	472514 <ASN1_generate_nconf@plt+0x53c14>
  472038:	ldur	x8, [x29, #-16]
  47203c:	add	x9, x8, #0x1
  472040:	stur	x9, [x29, #-16]
  472044:	ldrb	w10, [x8, #1]
  472048:	cmp	w10, #0x2d
  47204c:	b.ne	47205c <ASN1_generate_nconf@plt+0x5375c>  // b.any
  472050:	ldur	x8, [x29, #-16]
  472054:	add	x8, x8, #0x1
  472058:	stur	x8, [x29, #-16]
  47205c:	ldur	x8, [x29, #-16]
  472060:	mov	x9, #0xffffffffffffffff    	// #-1
  472064:	add	x8, x8, x9
  472068:	adrp	x9, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  47206c:	add	x9, x9, #0x320
  472070:	str	x8, [x9]
  472074:	ldur	x0, [x29, #-16]
  472078:	mov	w1, #0x3d                  	// #61
  47207c:	bl	41d7e0 <strchr@plt>
  472080:	ldr	x8, [sp, #72]
  472084:	str	x0, [x8]
  472088:	cbz	x0, 4720a4 <ASN1_generate_nconf@plt+0x537a4>
  47208c:	ldr	x8, [sp, #72]
  472090:	ldr	x9, [x8]
  472094:	add	x10, x9, #0x1
  472098:	str	x10, [x8]
  47209c:	mov	w11, #0x0                   	// #0
  4720a0:	strb	w11, [x9]
  4720a4:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  4720a8:	add	x8, x8, #0x308
  4720ac:	ldr	x8, [x8]
  4720b0:	stur	x8, [x29, #-24]
  4720b4:	ldur	x8, [x29, #-24]
  4720b8:	ldr	x8, [x8]
  4720bc:	cbz	x8, 4724b8 <ASN1_generate_nconf@plt+0x53bb8>
  4720c0:	ldur	x0, [x29, #-16]
  4720c4:	ldur	x8, [x29, #-24]
  4720c8:	ldr	x1, [x8]
  4720cc:	bl	41d200 <strcmp@plt>
  4720d0:	cbz	w0, 4720d8 <ASN1_generate_nconf@plt+0x537d8>
  4720d4:	b	4724a8 <ASN1_generate_nconf@plt+0x53ba8>
  4720d8:	ldur	x8, [x29, #-24]
  4720dc:	ldr	w9, [x8, #12]
  4720e0:	cbz	w9, 4720f4 <ASN1_generate_nconf@plt+0x537f4>
  4720e4:	ldur	x8, [x29, #-24]
  4720e8:	ldr	w9, [x8, #12]
  4720ec:	cmp	w9, #0x2d
  4720f0:	b.ne	472138 <ASN1_generate_nconf@plt+0x53838>  // b.any
  4720f4:	ldr	x8, [sp, #72]
  4720f8:	ldr	x9, [x8]
  4720fc:	cbz	x9, 472128 <ASN1_generate_nconf@plt+0x53828>
  472100:	ldr	x8, [sp, #48]
  472104:	ldr	x0, [x8]
  472108:	ldur	x3, [x29, #-16]
  47210c:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  472110:	add	x1, x1, #0x985
  472114:	ldr	x2, [sp, #40]
  472118:	bl	4196e0 <BIO_printf@plt>
  47211c:	mov	w9, #0xffffffff            	// #-1
  472120:	stur	w9, [x29, #-4]
  472124:	b	472514 <ASN1_generate_nconf@plt+0x53c14>
  472128:	ldur	x8, [x29, #-24]
  47212c:	ldr	w9, [x8, #8]
  472130:	stur	w9, [x29, #-4]
  472134:	b	472514 <ASN1_generate_nconf@plt+0x53c14>
  472138:	ldr	x8, [sp, #72]
  47213c:	ldr	x9, [x8]
  472140:	cbnz	x9, 4721c8 <ASN1_generate_nconf@plt+0x538c8>
  472144:	ldr	x8, [sp, #64]
  472148:	ldr	x9, [x8]
  47214c:	ldr	x10, [sp, #56]
  472150:	ldrsw	x11, [x10]
  472154:	mov	x12, #0x8                   	// #8
  472158:	mul	x11, x12, x11
  47215c:	add	x9, x9, x11
  472160:	ldr	x9, [x9]
  472164:	cbnz	x9, 472194 <ASN1_generate_nconf@plt+0x53894>
  472168:	ldr	x8, [sp, #48]
  47216c:	ldr	x0, [x8]
  472170:	ldur	x9, [x29, #-24]
  472174:	ldr	x3, [x9]
  472178:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  47217c:	add	x1, x1, #0x9ab
  472180:	ldr	x2, [sp, #40]
  472184:	bl	4196e0 <BIO_printf@plt>
  472188:	mov	w10, #0xffffffff            	// #-1
  47218c:	stur	w10, [x29, #-4]
  472190:	b	472514 <ASN1_generate_nconf@plt+0x53c14>
  472194:	ldr	x8, [sp, #64]
  472198:	ldr	x9, [x8]
  47219c:	ldr	x10, [sp, #56]
  4721a0:	ldrsw	x11, [x10]
  4721a4:	mov	w12, w11
  4721a8:	add	w12, w12, #0x1
  4721ac:	str	w12, [x10]
  4721b0:	mov	x13, #0x8                   	// #8
  4721b4:	mul	x11, x13, x11
  4721b8:	add	x9, x9, x11
  4721bc:	ldr	x9, [x9]
  4721c0:	ldr	x11, [sp, #72]
  4721c4:	str	x9, [x11]
  4721c8:	ldur	x8, [x29, #-24]
  4721cc:	ldr	w9, [x8, #12]
  4721d0:	subs	w9, w9, #0x2f
  4721d4:	mov	w8, w9
  4721d8:	ubfx	x8, x8, #0, #32
  4721dc:	cmp	x8, #0x46
  4721e0:	str	x8, [sp, #24]
  4721e4:	b.hi	472200 <ASN1_generate_nconf@plt+0x53900>  // b.pmore
  4721e8:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  4721ec:	add	x8, x8, #0x530
  4721f0:	ldr	x11, [sp, #24]
  4721f4:	ldrsw	x10, [x8, x11, lsl #2]
  4721f8:	add	x9, x8, x10
  4721fc:	br	x9
  472200:	b	472498 <ASN1_generate_nconf@plt+0x53b98>
  472204:	ldr	x8, [sp, #72]
  472208:	ldr	x0, [x8]
  47220c:	bl	46f468 <ASN1_generate_nconf@plt+0x50b68>
  472210:	cmp	w0, #0x0
  472214:	cset	w9, le
  472218:	tbnz	w9, #0, 472220 <ASN1_generate_nconf@plt+0x53920>
  47221c:	b	472498 <ASN1_generate_nconf@plt+0x53b98>
  472220:	ldr	x8, [sp, #48]
  472224:	ldr	x0, [x8]
  472228:	ldr	x9, [sp, #72]
  47222c:	ldr	x3, [x9]
  472230:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  472234:	add	x1, x1, #0x9c9
  472238:	ldr	x2, [sp, #40]
  47223c:	bl	4196e0 <BIO_printf@plt>
  472240:	mov	w10, #0xffffffff            	// #-1
  472244:	stur	w10, [x29, #-4]
  472248:	b	472514 <ASN1_generate_nconf@plt+0x53c14>
  47224c:	b	472498 <ASN1_generate_nconf@plt+0x53b98>
  472250:	b	472498 <ASN1_generate_nconf@plt+0x53b98>
  472254:	ldr	x8, [sp, #72]
  472258:	ldr	x0, [x8]
  47225c:	sub	x1, x29, #0x1c
  472260:	bl	4714a0 <ASN1_generate_nconf@plt+0x52ba0>
  472264:	cbz	w0, 472288 <ASN1_generate_nconf@plt+0x53988>
  472268:	ldur	x8, [x29, #-24]
  47226c:	ldr	w9, [x8, #12]
  472270:	cmp	w9, #0x70
  472274:	b.ne	4722bc <ASN1_generate_nconf@plt+0x539bc>  // b.any
  472278:	ldur	w8, [x29, #-28]
  47227c:	cmp	w8, #0x0
  472280:	cset	w8, gt
  472284:	tbnz	w8, #0, 4722bc <ASN1_generate_nconf@plt+0x539bc>
  472288:	ldr	x8, [sp, #48]
  47228c:	ldr	x0, [x8]
  472290:	ldr	x9, [sp, #72]
  472294:	ldr	x3, [x9]
  472298:	ldur	x10, [x29, #-24]
  47229c:	ldr	x4, [x10]
  4722a0:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  4722a4:	add	x1, x1, #0x9e2
  4722a8:	ldr	x2, [sp, #40]
  4722ac:	bl	4196e0 <BIO_printf@plt>
  4722b0:	mov	w11, #0xffffffff            	// #-1
  4722b4:	stur	w11, [x29, #-4]
  4722b8:	b	472514 <ASN1_generate_nconf@plt+0x53c14>
  4722bc:	b	472498 <ASN1_generate_nconf@plt+0x53b98>
  4722c0:	ldr	x8, [sp, #72]
  4722c4:	ldr	x0, [x8]
  4722c8:	sub	x1, x29, #0x38
  4722cc:	bl	4717c0 <ASN1_generate_nconf@plt+0x52ec0>
  4722d0:	cbnz	w0, 472304 <ASN1_generate_nconf@plt+0x53a04>
  4722d4:	ldr	x8, [sp, #48]
  4722d8:	ldr	x0, [x8]
  4722dc:	ldr	x9, [sp, #72]
  4722e0:	ldr	x3, [x9]
  4722e4:	ldur	x10, [x29, #-24]
  4722e8:	ldr	x4, [x10]
  4722ec:	ldr	x1, [sp, #32]
  4722f0:	ldr	x2, [sp, #40]
  4722f4:	bl	4196e0 <BIO_printf@plt>
  4722f8:	mov	w11, #0xffffffff            	// #-1
  4722fc:	stur	w11, [x29, #-4]
  472300:	b	472514 <ASN1_generate_nconf@plt+0x53c14>
  472304:	b	472498 <ASN1_generate_nconf@plt+0x53b98>
  472308:	ldr	x8, [sp, #72]
  47230c:	ldr	x0, [x8]
  472310:	sub	x1, x29, #0x40
  472314:	bl	4718c8 <ASN1_generate_nconf@plt+0x52fc8>
  472318:	cbnz	w0, 47234c <ASN1_generate_nconf@plt+0x53a4c>
  47231c:	ldr	x8, [sp, #48]
  472320:	ldr	x0, [x8]
  472324:	ldr	x9, [sp, #72]
  472328:	ldr	x3, [x9]
  47232c:	ldur	x10, [x29, #-24]
  472330:	ldr	x4, [x10]
  472334:	ldr	x1, [sp, #32]
  472338:	ldr	x2, [sp, #40]
  47233c:	bl	4196e0 <BIO_printf@plt>
  472340:	mov	w11, #0xffffffff            	// #-1
  472344:	stur	w11, [x29, #-4]
  472348:	b	472514 <ASN1_generate_nconf@plt+0x53c14>
  47234c:	b	472498 <ASN1_generate_nconf@plt+0x53b98>
  472350:	ldr	x8, [sp, #72]
  472354:	ldr	x0, [x8]
  472358:	sub	x1, x29, #0x28
  47235c:	bl	471534 <ASN1_generate_nconf@plt+0x52c34>
  472360:	cbnz	w0, 472394 <ASN1_generate_nconf@plt+0x53a94>
  472364:	ldr	x8, [sp, #48]
  472368:	ldr	x0, [x8]
  47236c:	ldr	x9, [sp, #72]
  472370:	ldr	x3, [x9]
  472374:	ldur	x10, [x29, #-24]
  472378:	ldr	x4, [x10]
  47237c:	ldr	x1, [sp, #32]
  472380:	ldr	x2, [sp, #40]
  472384:	bl	4196e0 <BIO_printf@plt>
  472388:	mov	w11, #0xffffffff            	// #-1
  47238c:	stur	w11, [x29, #-4]
  472390:	b	472514 <ASN1_generate_nconf@plt+0x53c14>
  472394:	b	472498 <ASN1_generate_nconf@plt+0x53b98>
  472398:	ldr	x8, [sp, #72]
  47239c:	ldr	x0, [x8]
  4723a0:	sub	x1, x29, #0x30
  4723a4:	bl	4719c0 <ASN1_generate_nconf@plt+0x530c0>
  4723a8:	cbnz	w0, 4723dc <ASN1_generate_nconf@plt+0x53adc>
  4723ac:	ldr	x8, [sp, #48]
  4723b0:	ldr	x0, [x8]
  4723b4:	ldr	x9, [sp, #72]
  4723b8:	ldr	x3, [x9]
  4723bc:	ldur	x10, [x29, #-24]
  4723c0:	ldr	x4, [x10]
  4723c4:	ldr	x1, [sp, #32]
  4723c8:	ldr	x2, [sp, #40]
  4723cc:	bl	4196e0 <BIO_printf@plt>
  4723d0:	mov	w11, #0xffffffff            	// #-1
  4723d4:	stur	w11, [x29, #-4]
  4723d8:	b	472514 <ASN1_generate_nconf@plt+0x53c14>
  4723dc:	b	472498 <ASN1_generate_nconf@plt+0x53b98>
  4723e0:	ldr	x8, [sp, #72]
  4723e4:	ldr	x0, [x8]
  4723e8:	ldur	x9, [x29, #-24]
  4723ec:	ldr	w10, [x9, #12]
  4723f0:	cmp	w10, #0x63
  4723f4:	str	x0, [sp, #16]
  4723f8:	b.ne	472408 <ASN1_generate_nconf@plt+0x53b08>  // b.any
  4723fc:	mov	x8, #0xa                   	// #10
  472400:	str	x8, [sp, #8]
  472404:	b	472448 <ASN1_generate_nconf@plt+0x53b48>
  472408:	ldur	x8, [x29, #-24]
  47240c:	ldr	w9, [x8, #12]
  472410:	cmp	w9, #0x45
  472414:	b.ne	472424 <ASN1_generate_nconf@plt+0x53b24>  // b.any
  472418:	mov	x8, #0x12                  	// #18
  47241c:	str	x8, [sp]
  472420:	b	472440 <ASN1_generate_nconf@plt+0x53b40>
  472424:	ldur	x8, [x29, #-24]
  472428:	ldr	w9, [x8, #12]
  47242c:	mov	x8, #0x7be                 	// #1982
  472430:	mov	x10, #0x2                   	// #2
  472434:	cmp	w9, #0x46
  472438:	csel	x8, x10, x8, eq  // eq = none
  47243c:	str	x8, [sp]
  472440:	ldr	x8, [sp]
  472444:	str	x8, [sp, #8]
  472448:	ldr	x8, [sp, #8]
  47244c:	ldr	x0, [sp, #16]
  472450:	mov	x1, x8
  472454:	sub	x2, x29, #0x1c
  472458:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  47245c:	cbz	w0, 472464 <ASN1_generate_nconf@plt+0x53b64>
  472460:	b	472498 <ASN1_generate_nconf@plt+0x53b98>
  472464:	ldr	x8, [sp, #48]
  472468:	ldr	x0, [x8]
  47246c:	ldr	x9, [sp, #72]
  472470:	ldr	x3, [x9]
  472474:	ldur	x10, [x29, #-24]
  472478:	ldr	x4, [x10]
  47247c:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  472480:	add	x1, x1, #0xa29
  472484:	ldr	x2, [sp, #40]
  472488:	bl	4196e0 <BIO_printf@plt>
  47248c:	mov	w11, #0xffffffff            	// #-1
  472490:	stur	w11, [x29, #-4]
  472494:	b	472514 <ASN1_generate_nconf@plt+0x53c14>
  472498:	ldur	x8, [x29, #-24]
  47249c:	ldr	w9, [x8, #8]
  4724a0:	stur	w9, [x29, #-4]
  4724a4:	b	472514 <ASN1_generate_nconf@plt+0x53c14>
  4724a8:	ldur	x8, [x29, #-24]
  4724ac:	add	x8, x8, #0x18
  4724b0:	stur	x8, [x29, #-24]
  4724b4:	b	4720b4 <ASN1_generate_nconf@plt+0x537b4>
  4724b8:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  4724bc:	add	x8, x8, #0x310
  4724c0:	ldr	x8, [x8]
  4724c4:	cbz	x8, 4724f0 <ASN1_generate_nconf@plt+0x53bf0>
  4724c8:	ldur	x8, [x29, #-16]
  4724cc:	adrp	x9, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  4724d0:	add	x9, x9, #0x328
  4724d4:	str	x8, [x9]
  4724d8:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  4724dc:	add	x8, x8, #0x310
  4724e0:	ldr	x8, [x8]
  4724e4:	ldr	w10, [x8, #8]
  4724e8:	stur	w10, [x29, #-4]
  4724ec:	b	472514 <ASN1_generate_nconf@plt+0x53c14>
  4724f0:	ldr	x8, [sp, #48]
  4724f4:	ldr	x0, [x8]
  4724f8:	ldur	x3, [x29, #-16]
  4724fc:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  472500:	add	x1, x1, #0xa4a
  472504:	ldr	x2, [sp, #40]
  472508:	bl	4196e0 <BIO_printf@plt>
  47250c:	mov	w9, #0xffffffff            	// #-1
  472510:	stur	w9, [x29, #-4]
  472514:	ldur	w0, [x29, #-4]
  472518:	ldp	x29, x30, [sp, #144]
  47251c:	add	sp, sp, #0xa0
  472520:	ret
  472524:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  472528:	add	x8, x8, #0x320
  47252c:	ldr	x0, [x8]
  472530:	ret
  472534:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  472538:	add	x8, x8, #0x328
  47253c:	ldr	x0, [x8]
  472540:	ret
  472544:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  472548:	add	x8, x8, #0x2f8
  47254c:	adrp	x9, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  472550:	add	x9, x9, #0x300
  472554:	ldr	x8, [x8]
  472558:	ldrsw	x9, [x9]
  47255c:	mov	x10, #0x8                   	// #8
  472560:	mul	x9, x10, x9
  472564:	add	x0, x8, x9
  472568:	ret
  47256c:	sub	sp, sp, #0x20
  472570:	stp	x29, x30, [sp, #16]
  472574:	add	x29, sp, #0x10
  472578:	stur	wzr, [x29, #-4]
  47257c:	bl	472544 <ASN1_generate_nconf@plt+0x53c44>
  472580:	str	x0, [sp]
  472584:	ldr	x8, [sp]
  472588:	ldr	x8, [x8]
  47258c:	cbz	x8, 4725ac <ASN1_generate_nconf@plt+0x53cac>
  472590:	ldr	x8, [sp]
  472594:	add	x8, x8, #0x8
  472598:	str	x8, [sp]
  47259c:	ldur	w9, [x29, #-4]
  4725a0:	add	w9, w9, #0x1
  4725a4:	stur	w9, [x29, #-4]
  4725a8:	b	472584 <ASN1_generate_nconf@plt+0x53c84>
  4725ac:	ldur	w0, [x29, #-4]
  4725b0:	ldp	x29, x30, [sp, #16]
  4725b4:	add	sp, sp, #0x20
  4725b8:	ret
  4725bc:	sub	sp, sp, #0xc0
  4725c0:	stp	x29, x30, [sp, #176]
  4725c4:	add	x29, sp, #0xb0
  4725c8:	mov	w8, #0x5                   	// #5
  4725cc:	adrp	x9, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  4725d0:	ldr	x9, [x9, #3944]
  4725d4:	adrp	x10, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  4725d8:	ldr	x10, [x10, #4024]
  4725dc:	stur	x0, [x29, #-8]
  4725e0:	stur	w8, [x29, #-28]
  4725e4:	ldur	x11, [x29, #-8]
  4725e8:	ldr	x11, [x11]
  4725ec:	cmp	x11, x9
  4725f0:	cset	w8, ne  // ne = any
  4725f4:	and	w8, w8, #0x1
  4725f8:	stur	w8, [x29, #-24]
  4725fc:	ldur	x9, [x29, #-8]
  472600:	stur	x9, [x29, #-16]
  472604:	str	x10, [sp, #40]
  472608:	ldur	x8, [x29, #-16]
  47260c:	ldr	x8, [x8]
  472610:	cbz	x8, 4726a4 <ASN1_generate_nconf@plt+0x53da4>
  472614:	ldur	x8, [x29, #-16]
  472618:	ldr	x8, [x8]
  47261c:	adrp	x9, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  472620:	ldr	x9, [x9, #4048]
  472624:	cmp	x8, x9
  472628:	b.ne	472630 <ASN1_generate_nconf@plt+0x53d30>  // b.any
  47262c:	b	472694 <ASN1_generate_nconf@plt+0x53d94>
  472630:	ldur	x8, [x29, #-16]
  472634:	ldr	x0, [x8]
  472638:	bl	41e3c0 <strlen@plt>
  47263c:	add	w9, w0, #0x2
  472640:	stur	w9, [x29, #-20]
  472644:	ldur	x8, [x29, #-16]
  472648:	ldr	w9, [x8, #12]
  47264c:	cmp	w9, #0x2d
  472650:	b.eq	472670 <ASN1_generate_nconf@plt+0x53d70>  // b.none
  472654:	ldur	x0, [x29, #-16]
  472658:	bl	472930 <ASN1_generate_nconf@plt+0x54030>
  47265c:	bl	41e3c0 <strlen@plt>
  472660:	add	x8, x0, #0x1
  472664:	ldursw	x9, [x29, #-20]
  472668:	add	x8, x9, x8
  47266c:	stur	w8, [x29, #-20]
  472670:	ldur	w8, [x29, #-20]
  472674:	cmp	w8, #0x1e
  472678:	b.ge	472694 <ASN1_generate_nconf@plt+0x53d94>  // b.tcont
  47267c:	ldur	w8, [x29, #-20]
  472680:	ldur	w9, [x29, #-28]
  472684:	cmp	w8, w9
  472688:	b.le	472694 <ASN1_generate_nconf@plt+0x53d94>
  47268c:	ldur	w8, [x29, #-20]
  472690:	stur	w8, [x29, #-28]
  472694:	ldur	x8, [x29, #-16]
  472698:	add	x8, x8, #0x18
  47269c:	stur	x8, [x29, #-16]
  4726a0:	b	472608 <ASN1_generate_nconf@plt+0x53d08>
  4726a4:	ldur	w8, [x29, #-24]
  4726a8:	cbz	w8, 4726c8 <ASN1_generate_nconf@plt+0x53dc8>
  4726ac:	ldr	x8, [sp, #40]
  4726b0:	ldr	x0, [x8]
  4726b4:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  4726b8:	add	x1, x1, #0xa69
  4726bc:	adrp	x2, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  4726c0:	add	x2, x2, #0x2c8
  4726c4:	bl	4196e0 <BIO_printf@plt>
  4726c8:	ldur	x8, [x29, #-8]
  4726cc:	stur	x8, [x29, #-16]
  4726d0:	ldur	x8, [x29, #-16]
  4726d4:	ldr	x8, [x8]
  4726d8:	cbz	x8, 472924 <ASN1_generate_nconf@plt+0x54024>
  4726dc:	ldur	x8, [x29, #-16]
  4726e0:	ldr	x8, [x8, #16]
  4726e4:	cbz	x8, 4726f8 <ASN1_generate_nconf@plt+0x53df8>
  4726e8:	ldur	x8, [x29, #-16]
  4726ec:	ldr	x8, [x8, #16]
  4726f0:	str	x8, [sp, #32]
  4726f4:	b	472704 <ASN1_generate_nconf@plt+0x53e04>
  4726f8:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  4726fc:	add	x8, x8, #0xa91
  472700:	str	x8, [sp, #32]
  472704:	ldr	x8, [sp, #32]
  472708:	str	x8, [sp, #48]
  47270c:	ldur	x8, [x29, #-16]
  472710:	ldr	x8, [x8]
  472714:	adrp	x9, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  472718:	ldr	x9, [x9, #3944]
  47271c:	cmp	x8, x9
  472720:	b.ne	472740 <ASN1_generate_nconf@plt+0x53e40>  // b.any
  472724:	ldr	x8, [sp, #40]
  472728:	ldr	x0, [x8]
  47272c:	ldr	x1, [sp, #48]
  472730:	adrp	x2, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  472734:	add	x2, x2, #0x2c8
  472738:	bl	4196e0 <BIO_printf@plt>
  47273c:	b	472914 <ASN1_generate_nconf@plt+0x54014>
  472740:	add	x8, sp, #0x43
  472744:	mov	x0, x8
  472748:	mov	w1, #0x20                  	// #32
  47274c:	mov	x2, #0x50                  	// #80
  472750:	str	x8, [sp, #24]
  472754:	bl	41e730 <memset@plt>
  472758:	mov	w9, #0x0                   	// #0
  47275c:	ldr	x8, [sp, #24]
  472760:	strb	w9, [x8, #80]
  472764:	ldur	x10, [x29, #-16]
  472768:	ldr	x10, [x10]
  47276c:	adrp	x11, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  472770:	ldr	x11, [x11, #4048]
  472774:	cmp	x10, x11
  472778:	b.ne	4727b0 <ASN1_generate_nconf@plt+0x53eb0>  // b.any
  47277c:	ldursw	x8, [x29, #-28]
  472780:	add	x9, sp, #0x43
  472784:	add	x8, x9, x8
  472788:	mov	w10, #0x0                   	// #0
  47278c:	strb	w10, [x8]
  472790:	ldr	x8, [sp, #40]
  472794:	ldr	x0, [x8]
  472798:	ldr	x3, [sp, #48]
  47279c:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  4727a0:	add	x1, x1, #0xaa6
  4727a4:	mov	x2, x9
  4727a8:	bl	4196e0 <BIO_printf@plt>
  4727ac:	b	472914 <ASN1_generate_nconf@plt+0x54014>
  4727b0:	add	x8, sp, #0x43
  4727b4:	str	x8, [sp, #56]
  4727b8:	ldr	x8, [sp, #56]
  4727bc:	add	x9, x8, #0x1
  4727c0:	str	x9, [sp, #56]
  4727c4:	mov	w10, #0x20                  	// #32
  4727c8:	strb	w10, [x8]
  4727cc:	ldr	x8, [sp, #56]
  4727d0:	add	x9, x8, #0x1
  4727d4:	str	x9, [sp, #56]
  4727d8:	mov	w10, #0x2d                  	// #45
  4727dc:	strb	w10, [x8]
  4727e0:	ldur	x8, [x29, #-16]
  4727e4:	ldr	x8, [x8]
  4727e8:	ldrb	w10, [x8]
  4727ec:	cbz	w10, 472814 <ASN1_generate_nconf@plt+0x53f14>
  4727f0:	ldr	x0, [sp, #56]
  4727f4:	ldur	x8, [x29, #-16]
  4727f8:	ldr	x1, [x8]
  4727fc:	bl	41e180 <strcpy@plt>
  472800:	bl	41e3c0 <strlen@plt>
  472804:	ldr	x8, [sp, #56]
  472808:	add	x8, x8, x0
  47280c:	str	x8, [sp, #56]
  472810:	b	472828 <ASN1_generate_nconf@plt+0x53f28>
  472814:	ldr	x8, [sp, #56]
  472818:	add	x9, x8, #0x1
  47281c:	str	x9, [sp, #56]
  472820:	mov	w10, #0x2a                  	// #42
  472824:	strb	w10, [x8]
  472828:	ldur	x8, [x29, #-16]
  47282c:	ldr	w9, [x8, #12]
  472830:	cmp	w9, #0x2d
  472834:	b.eq	472884 <ASN1_generate_nconf@plt+0x53f84>  // b.none
  472838:	ldr	x8, [sp, #56]
  47283c:	add	x9, x8, #0x1
  472840:	str	x9, [sp, #56]
  472844:	mov	w10, #0x20                  	// #32
  472848:	strb	w10, [x8]
  47284c:	ldr	x0, [sp, #56]
  472850:	ldur	x8, [x29, #-16]
  472854:	str	x0, [sp, #16]
  472858:	mov	x0, x8
  47285c:	bl	472930 <ASN1_generate_nconf@plt+0x54030>
  472860:	ldr	x8, [sp, #16]
  472864:	str	x0, [sp, #8]
  472868:	mov	x0, x8
  47286c:	ldr	x1, [sp, #8]
  472870:	bl	41e180 <strcpy@plt>
  472874:	bl	41e3c0 <strlen@plt>
  472878:	ldr	x8, [sp, #56]
  47287c:	add	x8, x8, x0
  472880:	str	x8, [sp, #56]
  472884:	ldr	x8, [sp, #56]
  472888:	mov	w9, #0x20                  	// #32
  47288c:	strb	w9, [x8]
  472890:	ldr	x8, [sp, #56]
  472894:	add	x10, sp, #0x43
  472898:	subs	x8, x8, x10
  47289c:	cmp	w8, #0x1e
  4728a0:	b.lt	4728e4 <ASN1_generate_nconf@plt+0x53fe4>  // b.tstop
  4728a4:	ldr	x8, [sp, #56]
  4728a8:	mov	w9, #0x0                   	// #0
  4728ac:	strb	w9, [x8]
  4728b0:	ldr	x8, [sp, #40]
  4728b4:	ldr	x0, [x8]
  4728b8:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  4728bc:	add	x1, x1, #0x34f
  4728c0:	add	x10, sp, #0x43
  4728c4:	mov	x2, x10
  4728c8:	str	x10, [sp]
  4728cc:	bl	4196e0 <BIO_printf@plt>
  4728d0:	ldr	x8, [sp]
  4728d4:	mov	x0, x8
  4728d8:	mov	w1, #0x20                  	// #32
  4728dc:	mov	x2, #0x51                  	// #81
  4728e0:	bl	41e730 <memset@plt>
  4728e4:	ldursw	x8, [x29, #-28]
  4728e8:	add	x9, sp, #0x43
  4728ec:	add	x8, x9, x8
  4728f0:	mov	w10, #0x0                   	// #0
  4728f4:	strb	w10, [x8]
  4728f8:	ldr	x8, [sp, #40]
  4728fc:	ldr	x0, [x8]
  472900:	ldr	x3, [sp, #48]
  472904:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  472908:	add	x1, x1, #0xaa6
  47290c:	mov	x2, x9
  472910:	bl	4196e0 <BIO_printf@plt>
  472914:	ldur	x8, [x29, #-16]
  472918:	add	x8, x8, #0x18
  47291c:	stur	x8, [x29, #-16]
  472920:	b	4726d0 <ASN1_generate_nconf@plt+0x53dd0>
  472924:	ldp	x29, x30, [sp, #176]
  472928:	add	sp, sp, #0xc0
  47292c:	ret
  472930:	sub	sp, sp, #0x20
  472934:	str	x0, [sp, #16]
  472938:	ldr	x8, [sp, #16]
  47293c:	ldr	w9, [x8, #12]
  472940:	subs	w9, w9, #0x0
  472944:	mov	w8, w9
  472948:	ubfx	x8, x8, #0, #32
  47294c:	cmp	x8, #0x75
  472950:	str	x8, [sp, #8]
  472954:	b.hi	472a50 <ASN1_generate_nconf@plt+0x54150>  // b.pmore
  472958:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  47295c:	add	x8, x8, #0x64c
  472960:	ldr	x11, [sp, #8]
  472964:	ldrsw	x10, [x8, x11, lsl #2]
  472968:	add	x9, x8, x10
  47296c:	br	x9
  472970:	adrp	x8, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  472974:	add	x8, x8, #0xec2
  472978:	str	x8, [sp, #24]
  47297c:	b	472a5c <ASN1_generate_nconf@plt+0x5415c>
  472980:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  472984:	add	x8, x8, #0xb24
  472988:	str	x8, [sp, #24]
  47298c:	b	472a5c <ASN1_generate_nconf@plt+0x5415c>
  472990:	adrp	x8, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  472994:	add	x8, x8, #0xb97
  472998:	str	x8, [sp, #24]
  47299c:	b	472a5c <ASN1_generate_nconf@plt+0x5415c>
  4729a0:	adrp	x8, 482000 <ASN1_generate_nconf@plt+0x63700>
  4729a4:	add	x8, x8, #0xc70
  4729a8:	str	x8, [sp, #24]
  4729ac:	b	472a5c <ASN1_generate_nconf@plt+0x5415c>
  4729b0:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  4729b4:	add	x8, x8, #0xb28
  4729b8:	str	x8, [sp, #24]
  4729bc:	b	472a5c <ASN1_generate_nconf@plt+0x5415c>
  4729c0:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  4729c4:	add	x8, x8, #0xb30
  4729c8:	str	x8, [sp, #24]
  4729cc:	b	472a5c <ASN1_generate_nconf@plt+0x5415c>
  4729d0:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  4729d4:	add	x8, x8, #0xb31
  4729d8:	str	x8, [sp, #24]
  4729dc:	b	472a5c <ASN1_generate_nconf@plt+0x5415c>
  4729e0:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  4729e4:	add	x8, x8, #0xb36
  4729e8:	str	x8, [sp, #24]
  4729ec:	b	472a5c <ASN1_generate_nconf@plt+0x5415c>
  4729f0:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  4729f4:	add	x8, x8, #0xb35
  4729f8:	str	x8, [sp, #24]
  4729fc:	b	472a5c <ASN1_generate_nconf@plt+0x5415c>
  472a00:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  472a04:	add	x8, x8, #0xb3b
  472a08:	str	x8, [sp, #24]
  472a0c:	b	472a5c <ASN1_generate_nconf@plt+0x5415c>
  472a10:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  472a14:	add	x8, x8, #0xb4a
  472a18:	str	x8, [sp, #24]
  472a1c:	b	472a5c <ASN1_generate_nconf@plt+0x5415c>
  472a20:	adrp	x8, 492000 <ASN1_generate_nconf@plt+0x73700>
  472a24:	add	x8, x8, #0x939
  472a28:	str	x8, [sp, #24]
  472a2c:	b	472a5c <ASN1_generate_nconf@plt+0x5415c>
  472a30:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  472a34:	add	x8, x8, #0xb53
  472a38:	str	x8, [sp, #24]
  472a3c:	b	472a5c <ASN1_generate_nconf@plt+0x5415c>
  472a40:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  472a44:	add	x8, x8, #0xb52
  472a48:	str	x8, [sp, #24]
  472a4c:	b	472a5c <ASN1_generate_nconf@plt+0x5415c>
  472a50:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  472a54:	add	x8, x8, #0xb5a
  472a58:	str	x8, [sp, #24]
  472a5c:	ldr	x0, [sp, #24]
  472a60:	add	sp, sp, #0x20
  472a64:	ret
  472a68:	sub	sp, sp, #0xc0
  472a6c:	stp	x29, x30, [sp, #176]
  472a70:	add	x29, sp, #0xb0
  472a74:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  472a78:	ldr	x8, [x8, #3936]
  472a7c:	adrp	x9, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  472a80:	ldr	x9, [x9, #4024]
  472a84:	adrp	x10, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  472a88:	add	x10, x10, #0xec1
  472a8c:	stur	w0, [x29, #-4]
  472a90:	stur	x1, [x29, #-16]
  472a94:	ldur	x0, [x29, #-16]
  472a98:	stur	x8, [x29, #-40]
  472a9c:	stur	x9, [x29, #-48]
  472aa0:	stur	x10, [x29, #-56]
  472aa4:	bl	419ce0 <X509_STORE_CTX_get_current_cert@plt>
  472aa8:	stur	x0, [x29, #-24]
  472aac:	ldur	x0, [x29, #-16]
  472ab0:	bl	41ddc0 <X509_STORE_CTX_get_error@plt>
  472ab4:	stur	w0, [x29, #-28]
  472ab8:	ldur	x0, [x29, #-16]
  472abc:	bl	419840 <X509_STORE_CTX_get_error_depth@plt>
  472ac0:	stur	w0, [x29, #-32]
  472ac4:	ldur	x8, [x29, #-40]
  472ac8:	ldr	w11, [x8, #4]
  472acc:	cbz	w11, 472ad8 <ASN1_generate_nconf@plt+0x541d8>
  472ad0:	ldur	w8, [x29, #-4]
  472ad4:	cbnz	w8, 472b64 <ASN1_generate_nconf@plt+0x54264>
  472ad8:	ldur	x8, [x29, #-48]
  472adc:	ldr	x0, [x8]
  472ae0:	ldur	w2, [x29, #-32]
  472ae4:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  472ae8:	add	x1, x1, #0xc3a
  472aec:	bl	4196e0 <BIO_printf@plt>
  472af0:	ldur	x8, [x29, #-24]
  472af4:	cbz	x8, 472b50 <ASN1_generate_nconf@plt+0x54250>
  472af8:	ldur	x8, [x29, #-48]
  472afc:	ldr	x0, [x8]
  472b00:	ldur	x9, [x29, #-24]
  472b04:	stur	x0, [x29, #-64]
  472b08:	mov	x0, x9
  472b0c:	bl	41d5d0 <X509_get_subject_name@plt>
  472b10:	stur	x0, [x29, #-72]
  472b14:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  472b18:	ldur	x8, [x29, #-64]
  472b1c:	stur	x0, [x29, #-80]
  472b20:	mov	x0, x8
  472b24:	ldur	x1, [x29, #-72]
  472b28:	mov	w10, wzr
  472b2c:	mov	w2, w10
  472b30:	ldur	x3, [x29, #-80]
  472b34:	bl	41e0a0 <X509_NAME_print_ex@plt>
  472b38:	ldur	x8, [x29, #-48]
  472b3c:	ldr	x9, [x8]
  472b40:	mov	x0, x9
  472b44:	ldur	x1, [x29, #-56]
  472b48:	bl	41a930 <BIO_puts@plt>
  472b4c:	b	472b64 <ASN1_generate_nconf@plt+0x54264>
  472b50:	ldur	x8, [x29, #-48]
  472b54:	ldr	x0, [x8]
  472b58:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  472b5c:	add	x1, x1, #0xc44
  472b60:	bl	41a930 <BIO_puts@plt>
  472b64:	ldur	w8, [x29, #-4]
  472b68:	cbnz	w8, 472c08 <ASN1_generate_nconf@plt+0x54308>
  472b6c:	ldur	x8, [x29, #-48]
  472b70:	ldr	x0, [x8]
  472b74:	ldur	w2, [x29, #-28]
  472b78:	ldursw	x9, [x29, #-28]
  472b7c:	str	x0, [sp, #88]
  472b80:	mov	x0, x9
  472b84:	str	w2, [sp, #84]
  472b88:	bl	41d590 <X509_verify_cert_error_string@plt>
  472b8c:	ldr	x8, [sp, #88]
  472b90:	str	x0, [sp, #72]
  472b94:	mov	x0, x8
  472b98:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  472b9c:	add	x1, x1, #0xc4f
  472ba0:	ldr	w2, [sp, #84]
  472ba4:	ldr	x3, [sp, #72]
  472ba8:	bl	4196e0 <BIO_printf@plt>
  472bac:	ldur	x8, [x29, #-40]
  472bb0:	ldr	w10, [x8]
  472bb4:	cmp	w10, #0x0
  472bb8:	cset	w10, lt  // lt = tstop
  472bbc:	tbnz	w10, #0, 472bd4 <ASN1_generate_nconf@plt+0x542d4>
  472bc0:	ldur	x8, [x29, #-40]
  472bc4:	ldr	w9, [x8]
  472bc8:	ldur	w10, [x29, #-32]
  472bcc:	cmp	w9, w10
  472bd0:	b.lt	472bf8 <ASN1_generate_nconf@plt+0x542f8>  // b.tstop
  472bd4:	ldur	x8, [x29, #-40]
  472bd8:	ldr	w9, [x8, #12]
  472bdc:	cbnz	w9, 472be8 <ASN1_generate_nconf@plt+0x542e8>
  472be0:	mov	w8, #0x1                   	// #1
  472be4:	stur	w8, [x29, #-4]
  472be8:	ldur	w8, [x29, #-28]
  472bec:	ldur	x9, [x29, #-40]
  472bf0:	str	w8, [x9, #8]
  472bf4:	b	472c08 <ASN1_generate_nconf@plt+0x54308>
  472bf8:	stur	wzr, [x29, #-4]
  472bfc:	mov	w8, #0x16                  	// #22
  472c00:	ldur	x9, [x29, #-40]
  472c04:	str	w8, [x9, #8]
  472c08:	ldur	w8, [x29, #-28]
  472c0c:	subs	w8, w8, #0x2
  472c10:	mov	w9, w8
  472c14:	ubfx	x9, x9, #0, #32
  472c18:	cmp	x9, #0x29
  472c1c:	str	x9, [sp, #64]
  472c20:	b.hi	472d6c <ASN1_generate_nconf@plt+0x5446c>  // b.pmore
  472c24:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  472c28:	add	x8, x8, #0xb60
  472c2c:	ldr	x11, [sp, #64]
  472c30:	ldrsw	x10, [x8, x11, lsl #2]
  472c34:	add	x9, x8, x10
  472c38:	br	x9
  472c3c:	ldur	x8, [x29, #-48]
  472c40:	ldr	x0, [x8]
  472c44:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  472c48:	add	x1, x1, #0xc67
  472c4c:	bl	41a930 <BIO_puts@plt>
  472c50:	ldur	x8, [x29, #-48]
  472c54:	ldr	x9, [x8]
  472c58:	ldur	x10, [x29, #-24]
  472c5c:	mov	x0, x10
  472c60:	str	x9, [sp, #56]
  472c64:	bl	419ca0 <X509_get_issuer_name@plt>
  472c68:	str	x0, [sp, #48]
  472c6c:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  472c70:	ldr	x8, [sp, #56]
  472c74:	str	x0, [sp, #40]
  472c78:	mov	x0, x8
  472c7c:	ldr	x1, [sp, #48]
  472c80:	mov	w11, wzr
  472c84:	mov	w2, w11
  472c88:	ldr	x3, [sp, #40]
  472c8c:	bl	41e0a0 <X509_NAME_print_ex@plt>
  472c90:	ldur	x8, [x29, #-48]
  472c94:	ldr	x9, [x8]
  472c98:	mov	x0, x9
  472c9c:	ldur	x1, [x29, #-56]
  472ca0:	bl	41a930 <BIO_puts@plt>
  472ca4:	b	472d6c <ASN1_generate_nconf@plt+0x5446c>
  472ca8:	ldur	x8, [x29, #-48]
  472cac:	ldr	x0, [x8]
  472cb0:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  472cb4:	add	x1, x1, #0xeb2
  472cb8:	bl	4196e0 <BIO_printf@plt>
  472cbc:	ldur	x8, [x29, #-48]
  472cc0:	ldr	x9, [x8]
  472cc4:	ldur	x10, [x29, #-24]
  472cc8:	mov	x0, x10
  472ccc:	str	x9, [sp, #32]
  472cd0:	bl	41c850 <X509_get0_notBefore@plt>
  472cd4:	ldr	x8, [sp, #32]
  472cd8:	str	x0, [sp, #24]
  472cdc:	mov	x0, x8
  472ce0:	ldr	x1, [sp, #24]
  472ce4:	bl	41a060 <ASN1_TIME_print@plt>
  472ce8:	ldur	x8, [x29, #-48]
  472cec:	ldr	x9, [x8]
  472cf0:	mov	x0, x9
  472cf4:	ldur	x1, [x29, #-56]
  472cf8:	bl	4196e0 <BIO_printf@plt>
  472cfc:	b	472d6c <ASN1_generate_nconf@plt+0x5446c>
  472d00:	ldur	x8, [x29, #-48]
  472d04:	ldr	x0, [x8]
  472d08:	adrp	x1, 492000 <ASN1_generate_nconf@plt+0x73700>
  472d0c:	add	x1, x1, #0xebd
  472d10:	bl	4196e0 <BIO_printf@plt>
  472d14:	ldur	x8, [x29, #-48]
  472d18:	ldr	x9, [x8]
  472d1c:	ldur	x10, [x29, #-24]
  472d20:	mov	x0, x10
  472d24:	str	x9, [sp, #16]
  472d28:	bl	41d4c0 <X509_get0_notAfter@plt>
  472d2c:	ldr	x8, [sp, #16]
  472d30:	str	x0, [sp, #8]
  472d34:	mov	x0, x8
  472d38:	ldr	x1, [sp, #8]
  472d3c:	bl	41a060 <ASN1_TIME_print@plt>
  472d40:	ldur	x8, [x29, #-48]
  472d44:	ldr	x9, [x8]
  472d48:	mov	x0, x9
  472d4c:	ldur	x1, [x29, #-56]
  472d50:	bl	4196e0 <BIO_printf@plt>
  472d54:	b	472d6c <ASN1_generate_nconf@plt+0x5446c>
  472d58:	ldur	x8, [x29, #-40]
  472d5c:	ldr	w9, [x8, #4]
  472d60:	cbnz	w9, 472d6c <ASN1_generate_nconf@plt+0x5446c>
  472d64:	ldur	x0, [x29, #-16]
  472d68:	bl	46ee04 <ASN1_generate_nconf@plt+0x50504>
  472d6c:	ldur	w8, [x29, #-28]
  472d70:	cbnz	w8, 472d94 <ASN1_generate_nconf@plt+0x54494>
  472d74:	ldur	w8, [x29, #-4]
  472d78:	cmp	w8, #0x2
  472d7c:	b.ne	472d94 <ASN1_generate_nconf@plt+0x54494>  // b.any
  472d80:	ldur	x8, [x29, #-40]
  472d84:	ldr	w9, [x8, #4]
  472d88:	cbnz	w9, 472d94 <ASN1_generate_nconf@plt+0x54494>
  472d8c:	ldur	x0, [x29, #-16]
  472d90:	bl	46ee04 <ASN1_generate_nconf@plt+0x50504>
  472d94:	ldur	w8, [x29, #-4]
  472d98:	cbz	w8, 472dc0 <ASN1_generate_nconf@plt+0x544c0>
  472d9c:	ldur	x8, [x29, #-40]
  472da0:	ldr	w9, [x8, #4]
  472da4:	cbnz	w9, 472dc0 <ASN1_generate_nconf@plt+0x544c0>
  472da8:	ldur	x8, [x29, #-48]
  472dac:	ldr	x0, [x8]
  472db0:	ldur	w2, [x29, #-4]
  472db4:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  472db8:	add	x1, x1, #0xc70
  472dbc:	bl	4196e0 <BIO_printf@plt>
  472dc0:	ldur	w0, [x29, #-4]
  472dc4:	ldp	x29, x30, [sp, #176]
  472dc8:	add	sp, sp, #0xc0
  472dcc:	ret
  472dd0:	sub	sp, sp, #0x40
  472dd4:	stp	x29, x30, [sp, #48]
  472dd8:	add	x29, sp, #0x30
  472ddc:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  472de0:	ldr	x8, [x8, #4024]
  472de4:	stur	x0, [x29, #-16]
  472de8:	str	x1, [sp, #24]
  472dec:	str	x2, [sp, #16]
  472df0:	ldr	x9, [sp, #24]
  472df4:	str	x8, [sp, #8]
  472df8:	cbz	x9, 472ecc <ASN1_generate_nconf@plt+0x545cc>
  472dfc:	ldur	x0, [x29, #-16]
  472e00:	ldr	x1, [sp, #24]
  472e04:	mov	w2, #0x1                   	// #1
  472e08:	bl	41a970 <SSL_CTX_use_certificate_file@plt>
  472e0c:	cmp	w0, #0x0
  472e10:	cset	w8, gt
  472e14:	tbnz	w8, #0, 472e48 <ASN1_generate_nconf@plt+0x54548>
  472e18:	ldr	x8, [sp, #8]
  472e1c:	ldr	x0, [x8]
  472e20:	ldr	x2, [sp, #24]
  472e24:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  472e28:	add	x1, x1, #0xc82
  472e2c:	bl	4196e0 <BIO_printf@plt>
  472e30:	ldr	x8, [sp, #8]
  472e34:	ldr	x9, [x8]
  472e38:	mov	x0, x9
  472e3c:	bl	41e780 <ERR_print_errors@plt>
  472e40:	stur	wzr, [x29, #-4]
  472e44:	b	472ed4 <ASN1_generate_nconf@plt+0x545d4>
  472e48:	ldr	x8, [sp, #16]
  472e4c:	cbnz	x8, 472e58 <ASN1_generate_nconf@plt+0x54558>
  472e50:	ldr	x8, [sp, #24]
  472e54:	str	x8, [sp, #16]
  472e58:	ldur	x0, [x29, #-16]
  472e5c:	ldr	x1, [sp, #16]
  472e60:	mov	w2, #0x1                   	// #1
  472e64:	bl	41c640 <SSL_CTX_use_PrivateKey_file@plt>
  472e68:	cmp	w0, #0x0
  472e6c:	cset	w8, gt
  472e70:	tbnz	w8, #0, 472ea4 <ASN1_generate_nconf@plt+0x545a4>
  472e74:	ldr	x8, [sp, #8]
  472e78:	ldr	x0, [x8]
  472e7c:	ldr	x2, [sp, #16]
  472e80:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  472e84:	add	x1, x1, #0xca7
  472e88:	bl	4196e0 <BIO_printf@plt>
  472e8c:	ldr	x8, [sp, #8]
  472e90:	ldr	x9, [x8]
  472e94:	mov	x0, x9
  472e98:	bl	41e780 <ERR_print_errors@plt>
  472e9c:	stur	wzr, [x29, #-4]
  472ea0:	b	472ed4 <ASN1_generate_nconf@plt+0x545d4>
  472ea4:	ldur	x0, [x29, #-16]
  472ea8:	bl	41cdf0 <SSL_CTX_check_private_key@plt>
  472eac:	cbnz	w0, 472ecc <ASN1_generate_nconf@plt+0x545cc>
  472eb0:	ldr	x8, [sp, #8]
  472eb4:	ldr	x0, [x8]
  472eb8:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  472ebc:	add	x1, x1, #0xccc
  472ec0:	bl	4196e0 <BIO_printf@plt>
  472ec4:	stur	wzr, [x29, #-4]
  472ec8:	b	472ed4 <ASN1_generate_nconf@plt+0x545d4>
  472ecc:	mov	w8, #0x1                   	// #1
  472ed0:	stur	w8, [x29, #-4]
  472ed4:	ldur	w0, [x29, #-4]
  472ed8:	ldp	x29, x30, [sp, #48]
  472edc:	add	sp, sp, #0x40
  472ee0:	ret
  472ee4:	sub	sp, sp, #0x50
  472ee8:	stp	x29, x30, [sp, #64]
  472eec:	add	x29, sp, #0x40
  472ef0:	mov	w8, #0x4                   	// #4
  472ef4:	mov	w9, wzr
  472ef8:	adrp	x10, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  472efc:	ldr	x10, [x10, #4024]
  472f00:	stur	x0, [x29, #-16]
  472f04:	stur	x1, [x29, #-24]
  472f08:	str	x2, [sp, #32]
  472f0c:	str	x3, [sp, #24]
  472f10:	str	w4, [sp, #20]
  472f14:	ldr	x11, [sp, #24]
  472f18:	cmp	x11, #0x0
  472f1c:	csel	w8, w8, w9, ne  // ne = any
  472f20:	str	w8, [sp, #16]
  472f24:	ldur	x11, [x29, #-24]
  472f28:	str	x10, [sp, #8]
  472f2c:	cbnz	x11, 472f3c <ASN1_generate_nconf@plt+0x5463c>
  472f30:	mov	w8, #0x1                   	// #1
  472f34:	stur	w8, [x29, #-4]
  472f38:	b	473090 <ASN1_generate_nconf@plt+0x54790>
  472f3c:	ldur	x0, [x29, #-16]
  472f40:	ldur	x1, [x29, #-24]
  472f44:	bl	419e60 <SSL_CTX_use_certificate@plt>
  472f48:	cmp	w0, #0x0
  472f4c:	cset	w8, gt
  472f50:	tbnz	w8, #0, 472f80 <ASN1_generate_nconf@plt+0x54680>
  472f54:	ldr	x8, [sp, #8]
  472f58:	ldr	x0, [x8]
  472f5c:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  472f60:	add	x1, x1, #0xd03
  472f64:	bl	4196e0 <BIO_printf@plt>
  472f68:	ldr	x8, [sp, #8]
  472f6c:	ldr	x9, [x8]
  472f70:	mov	x0, x9
  472f74:	bl	41e780 <ERR_print_errors@plt>
  472f78:	stur	wzr, [x29, #-4]
  472f7c:	b	473090 <ASN1_generate_nconf@plt+0x54790>
  472f80:	ldur	x0, [x29, #-16]
  472f84:	ldr	x1, [sp, #32]
  472f88:	bl	41b770 <SSL_CTX_use_PrivateKey@plt>
  472f8c:	cmp	w0, #0x0
  472f90:	cset	w8, gt
  472f94:	tbnz	w8, #0, 472fc4 <ASN1_generate_nconf@plt+0x546c4>
  472f98:	ldr	x8, [sp, #8]
  472f9c:	ldr	x0, [x8]
  472fa0:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  472fa4:	add	x1, x1, #0xd1e
  472fa8:	bl	4196e0 <BIO_printf@plt>
  472fac:	ldr	x8, [sp, #8]
  472fb0:	ldr	x9, [x8]
  472fb4:	mov	x0, x9
  472fb8:	bl	41e780 <ERR_print_errors@plt>
  472fbc:	stur	wzr, [x29, #-4]
  472fc0:	b	473090 <ASN1_generate_nconf@plt+0x54790>
  472fc4:	ldur	x0, [x29, #-16]
  472fc8:	bl	41cdf0 <SSL_CTX_check_private_key@plt>
  472fcc:	cbnz	w0, 472fec <ASN1_generate_nconf@plt+0x546ec>
  472fd0:	ldr	x8, [sp, #8]
  472fd4:	ldr	x0, [x8]
  472fd8:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  472fdc:	add	x1, x1, #0xccc
  472fe0:	bl	4196e0 <BIO_printf@plt>
  472fe4:	stur	wzr, [x29, #-4]
  472fe8:	b	473090 <ASN1_generate_nconf@plt+0x54790>
  472fec:	ldr	x8, [sp, #24]
  472ff0:	cbz	x8, 473038 <ASN1_generate_nconf@plt+0x54738>
  472ff4:	ldur	x0, [x29, #-16]
  472ff8:	ldr	x3, [sp, #24]
  472ffc:	mov	w1, #0x58                  	// #88
  473000:	mov	x2, #0x1                   	// #1
  473004:	bl	41ad30 <SSL_CTX_ctrl@plt>
  473008:	cbnz	x0, 473038 <ASN1_generate_nconf@plt+0x54738>
  47300c:	ldr	x8, [sp, #8]
  473010:	ldr	x0, [x8]
  473014:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  473018:	add	x1, x1, #0xd39
  47301c:	bl	4196e0 <BIO_printf@plt>
  473020:	ldr	x8, [sp, #8]
  473024:	ldr	x9, [x8]
  473028:	mov	x0, x9
  47302c:	bl	41e780 <ERR_print_errors@plt>
  473030:	stur	wzr, [x29, #-4]
  473034:	b	473090 <ASN1_generate_nconf@plt+0x54790>
  473038:	ldr	w8, [sp, #20]
  47303c:	cbz	w8, 473088 <ASN1_generate_nconf@plt+0x54788>
  473040:	ldur	x0, [x29, #-16]
  473044:	ldrsw	x2, [sp, #16]
  473048:	mov	w1, #0x69                  	// #105
  47304c:	mov	x8, xzr
  473050:	mov	x3, x8
  473054:	bl	41ad30 <SSL_CTX_ctrl@plt>
  473058:	cbnz	x0, 473088 <ASN1_generate_nconf@plt+0x54788>
  47305c:	ldr	x8, [sp, #8]
  473060:	ldr	x0, [x8]
  473064:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  473068:	add	x1, x1, #0xd5a
  47306c:	bl	4196e0 <BIO_printf@plt>
  473070:	ldr	x8, [sp, #8]
  473074:	ldr	x9, [x8]
  473078:	mov	x0, x9
  47307c:	bl	41e780 <ERR_print_errors@plt>
  473080:	stur	wzr, [x29, #-4]
  473084:	b	473090 <ASN1_generate_nconf@plt+0x54790>
  473088:	mov	w8, #0x1                   	// #1
  47308c:	stur	w8, [x29, #-4]
  473090:	ldur	w0, [x29, #-4]
  473094:	ldp	x29, x30, [sp, #64]
  473098:	add	sp, sp, #0x50
  47309c:	ret
  4730a0:	sub	sp, sp, #0x50
  4730a4:	stp	x29, x30, [sp, #64]
  4730a8:	add	x29, sp, #0x40
  4730ac:	stur	x0, [x29, #-8]
  4730b0:	stur	x1, [x29, #-16]
  4730b4:	ldur	x0, [x29, #-16]
  4730b8:	bl	41aa50 <SSL_is_server@plt>
  4730bc:	cbnz	w0, 4730cc <ASN1_generate_nconf@plt+0x547cc>
  4730c0:	ldur	x0, [x29, #-8]
  4730c4:	ldur	x1, [x29, #-16]
  4730c8:	bl	47319c <ASN1_generate_nconf@plt+0x5489c>
  4730cc:	ldur	x0, [x29, #-8]
  4730d0:	ldur	x1, [x29, #-16]
  4730d4:	mov	w8, wzr
  4730d8:	mov	w2, w8
  4730dc:	bl	4732a0 <ASN1_generate_nconf@plt+0x549a0>
  4730e0:	ldur	x9, [x29, #-8]
  4730e4:	ldur	x1, [x29, #-16]
  4730e8:	mov	x0, x9
  4730ec:	mov	w2, #0x1                   	// #1
  4730f0:	bl	4732a0 <ASN1_generate_nconf@plt+0x549a0>
  4730f4:	ldur	x9, [x29, #-16]
  4730f8:	mov	x0, x9
  4730fc:	mov	w1, #0x6c                  	// #108
  473100:	mov	x9, xzr
  473104:	mov	x2, x9
  473108:	sub	x3, x29, #0x14
  47310c:	bl	41da70 <SSL_ctrl@plt>
  473110:	cbz	x0, 47314c <ASN1_generate_nconf@plt+0x5484c>
  473114:	ldur	w8, [x29, #-20]
  473118:	cbz	w8, 47314c <ASN1_generate_nconf@plt+0x5484c>
  47311c:	ldur	x0, [x29, #-8]
  473120:	ldur	w8, [x29, #-20]
  473124:	str	x0, [sp, #32]
  473128:	mov	w0, w8
  47312c:	bl	41dde0 <OBJ_nid2sn@plt>
  473130:	ldr	x9, [sp, #32]
  473134:	str	x0, [sp, #24]
  473138:	mov	x0, x9
  47313c:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  473140:	add	x1, x1, #0xd7c
  473144:	ldr	x2, [sp, #24]
  473148:	bl	4196e0 <BIO_printf@plt>
  47314c:	ldur	x0, [x29, #-16]
  473150:	sub	x1, x29, #0x14
  473154:	bl	41bd50 <SSL_get_peer_signature_type_nid@plt>
  473158:	cbz	w0, 47318c <ASN1_generate_nconf@plt+0x5488c>
  47315c:	ldur	x0, [x29, #-8]
  473160:	ldur	w8, [x29, #-20]
  473164:	str	x0, [sp, #16]
  473168:	mov	w0, w8
  47316c:	bl	4734f8 <ASN1_generate_nconf@plt+0x54bf8>
  473170:	ldr	x9, [sp, #16]
  473174:	str	x0, [sp, #8]
  473178:	mov	x0, x9
  47317c:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  473180:	add	x1, x1, #0xd95
  473184:	ldr	x2, [sp, #8]
  473188:	bl	4196e0 <BIO_printf@plt>
  47318c:	mov	w0, #0x1                   	// #1
  473190:	ldp	x29, x30, [sp, #64]
  473194:	add	sp, sp, #0x50
  473198:	ret
  47319c:	sub	sp, sp, #0x40
  4731a0:	stp	x29, x30, [sp, #48]
  4731a4:	add	x29, sp, #0x30
  4731a8:	mov	w8, #0x67                  	// #103
  4731ac:	mov	x9, xzr
  4731b0:	add	x3, sp, #0x18
  4731b4:	stur	x0, [x29, #-8]
  4731b8:	stur	x1, [x29, #-16]
  4731bc:	ldur	x0, [x29, #-16]
  4731c0:	mov	w1, w8
  4731c4:	mov	x2, x9
  4731c8:	bl	41da70 <SSL_ctrl@plt>
  4731cc:	str	w0, [sp, #16]
  4731d0:	ldr	w8, [sp, #16]
  4731d4:	cbnz	w8, 4731dc <ASN1_generate_nconf@plt+0x548dc>
  4731d8:	b	473294 <ASN1_generate_nconf@plt+0x54994>
  4731dc:	ldur	x0, [x29, #-8]
  4731e0:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  4731e4:	add	x1, x1, #0x355
  4731e8:	bl	41a930 <BIO_puts@plt>
  4731ec:	str	wzr, [sp, #20]
  4731f0:	ldr	w8, [sp, #20]
  4731f4:	ldr	w9, [sp, #16]
  4731f8:	cmp	w8, w9
  4731fc:	b.ge	473284 <ASN1_generate_nconf@plt+0x54984>  // b.tcont
  473200:	ldr	x8, [sp, #24]
  473204:	ldrsw	x9, [sp, #20]
  473208:	add	x8, x8, x9
  47320c:	ldrb	w10, [x8]
  473210:	strb	w10, [sp, #15]
  473214:	ldrb	w0, [sp, #15]
  473218:	adrp	x1, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  47321c:	add	x1, x1, #0xb60
  473220:	mov	x8, xzr
  473224:	mov	x2, x8
  473228:	bl	474210 <ASN1_generate_nconf@plt+0x55910>
  47322c:	str	x0, [sp]
  473230:	ldr	w10, [sp, #20]
  473234:	cbz	w10, 473248 <ASN1_generate_nconf@plt+0x54948>
  473238:	ldur	x0, [x29, #-8]
  47323c:	adrp	x1, 493000 <ASN1_generate_nconf@plt+0x74700>
  473240:	add	x1, x1, #0xd59
  473244:	bl	41a930 <BIO_puts@plt>
  473248:	ldr	x8, [sp]
  47324c:	cbz	x8, 473260 <ASN1_generate_nconf@plt+0x54960>
  473250:	ldur	x0, [x29, #-8]
  473254:	ldr	x1, [sp]
  473258:	bl	41a930 <BIO_puts@plt>
  47325c:	b	473274 <ASN1_generate_nconf@plt+0x54974>
  473260:	ldur	x0, [x29, #-8]
  473264:	ldrb	w2, [sp, #15]
  473268:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  47326c:	add	x1, x1, #0x370
  473270:	bl	4196e0 <BIO_printf@plt>
  473274:	ldr	w8, [sp, #20]
  473278:	add	w8, w8, #0x1
  47327c:	str	w8, [sp, #20]
  473280:	b	4731f0 <ASN1_generate_nconf@plt+0x548f0>
  473284:	ldur	x0, [x29, #-8]
  473288:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  47328c:	add	x1, x1, #0xec1
  473290:	bl	41a930 <BIO_puts@plt>
  473294:	ldp	x29, x30, [sp, #48]
  473298:	add	sp, sp, #0x40
  47329c:	ret
  4732a0:	sub	sp, sp, #0x80
  4732a4:	stp	x29, x30, [sp, #112]
  4732a8:	add	x29, sp, #0x70
  4732ac:	mov	w8, wzr
  4732b0:	mov	w9, #0x1                   	// #1
  4732b4:	stur	x0, [x29, #-16]
  4732b8:	stur	x1, [x29, #-24]
  4732bc:	stur	w2, [x29, #-28]
  4732c0:	ldur	x0, [x29, #-24]
  4732c4:	str	w8, [sp, #44]
  4732c8:	str	w9, [sp, #40]
  4732cc:	bl	41aa50 <SSL_is_server@plt>
  4732d0:	cmp	w0, #0x0
  4732d4:	ldr	w8, [sp, #44]
  4732d8:	ldr	w9, [sp, #40]
  4732dc:	csel	w10, w8, w9, ne  // ne = any
  4732e0:	stur	w10, [x29, #-40]
  4732e4:	ldur	w10, [x29, #-28]
  4732e8:	cbz	w10, 473320 <ASN1_generate_nconf@plt+0x54a20>
  4732ec:	ldur	x0, [x29, #-24]
  4732f0:	mov	w8, wzr
  4732f4:	mov	w1, w8
  4732f8:	mov	x9, xzr
  4732fc:	mov	x2, x9
  473300:	str	x2, [sp, #32]
  473304:	ldr	x3, [sp, #32]
  473308:	ldr	x4, [sp, #32]
  47330c:	mov	x5, x9
  473310:	mov	x6, x9
  473314:	bl	41d280 <SSL_get_shared_sigalgs@plt>
  473318:	stur	w0, [x29, #-36]
  47331c:	b	47334c <ASN1_generate_nconf@plt+0x54a4c>
  473320:	ldur	x0, [x29, #-24]
  473324:	mov	w1, #0xffffffff            	// #-1
  473328:	mov	x8, xzr
  47332c:	mov	x2, x8
  473330:	str	x2, [sp, #24]
  473334:	ldr	x3, [sp, #24]
  473338:	ldr	x4, [sp, #24]
  47333c:	mov	x5, x8
  473340:	mov	x6, x8
  473344:	bl	419f90 <SSL_get_sigalgs@plt>
  473348:	stur	w0, [x29, #-36]
  47334c:	ldur	w8, [x29, #-36]
  473350:	cbnz	w8, 473360 <ASN1_generate_nconf@plt+0x54a60>
  473354:	mov	w8, #0x1                   	// #1
  473358:	stur	w8, [x29, #-4]
  47335c:	b	4734e8 <ASN1_generate_nconf@plt+0x54be8>
  473360:	ldur	w8, [x29, #-28]
  473364:	cbz	w8, 473378 <ASN1_generate_nconf@plt+0x54a78>
  473368:	ldur	x0, [x29, #-16]
  47336c:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  473370:	add	x1, x1, #0x3d8
  473374:	bl	41a930 <BIO_puts@plt>
  473378:	ldur	w8, [x29, #-40]
  47337c:	cbz	w8, 473390 <ASN1_generate_nconf@plt+0x54a90>
  473380:	ldur	x0, [x29, #-16]
  473384:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  473388:	add	x1, x1, #0x3e0
  47338c:	bl	41a930 <BIO_puts@plt>
  473390:	ldur	x0, [x29, #-16]
  473394:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  473398:	add	x1, x1, #0x3eb
  47339c:	bl	41a930 <BIO_puts@plt>
  4733a0:	stur	wzr, [x29, #-32]
  4733a4:	ldur	w8, [x29, #-32]
  4733a8:	ldur	w9, [x29, #-36]
  4733ac:	cmp	w8, w9
  4733b0:	b.ge	4734d0 <ASN1_generate_nconf@plt+0x54bd0>  // b.tcont
  4733b4:	mov	x8, xzr
  4733b8:	str	x8, [sp, #48]
  4733bc:	ldur	w9, [x29, #-28]
  4733c0:	cbz	w9, 4733ec <ASN1_generate_nconf@plt+0x54aec>
  4733c4:	ldur	x0, [x29, #-24]
  4733c8:	ldur	w1, [x29, #-32]
  4733cc:	sub	x2, x29, #0x30
  4733d0:	sub	x3, x29, #0x2c
  4733d4:	mov	x8, xzr
  4733d8:	mov	x4, x8
  4733dc:	sub	x5, x29, #0x32
  4733e0:	sub	x6, x29, #0x31
  4733e4:	bl	41d280 <SSL_get_shared_sigalgs@plt>
  4733e8:	b	473410 <ASN1_generate_nconf@plt+0x54b10>
  4733ec:	ldur	x0, [x29, #-24]
  4733f0:	ldur	w1, [x29, #-32]
  4733f4:	sub	x2, x29, #0x30
  4733f8:	sub	x3, x29, #0x2c
  4733fc:	mov	x8, xzr
  473400:	mov	x4, x8
  473404:	sub	x5, x29, #0x32
  473408:	sub	x6, x29, #0x31
  47340c:	bl	419f90 <SSL_get_sigalgs@plt>
  473410:	ldur	w8, [x29, #-32]
  473414:	cbz	w8, 473428 <ASN1_generate_nconf@plt+0x54b28>
  473418:	ldur	x0, [x29, #-16]
  47341c:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  473420:	add	x1, x1, #0x260
  473424:	bl	41a930 <BIO_puts@plt>
  473428:	ldur	w0, [x29, #-48]
  47342c:	bl	4734f8 <ASN1_generate_nconf@plt+0x54bf8>
  473430:	str	x0, [sp, #48]
  473434:	ldr	x8, [sp, #48]
  473438:	cbz	x8, 473454 <ASN1_generate_nconf@plt+0x54b54>
  47343c:	ldur	x0, [x29, #-16]
  473440:	ldr	x2, [sp, #48]
  473444:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  473448:	add	x1, x1, #0x59
  47344c:	bl	4196e0 <BIO_printf@plt>
  473450:	b	473468 <ASN1_generate_nconf@plt+0x54b68>
  473454:	ldur	x0, [x29, #-16]
  473458:	ldurb	w2, [x29, #-50]
  47345c:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  473460:	add	x1, x1, #0x407
  473464:	bl	4196e0 <BIO_printf@plt>
  473468:	ldur	w8, [x29, #-44]
  47346c:	cbz	w8, 4734a4 <ASN1_generate_nconf@plt+0x54ba4>
  473470:	ldur	x0, [x29, #-16]
  473474:	ldur	w8, [x29, #-44]
  473478:	str	x0, [sp, #16]
  47347c:	mov	w0, w8
  473480:	bl	41dde0 <OBJ_nid2sn@plt>
  473484:	ldr	x9, [sp, #16]
  473488:	str	x0, [sp, #8]
  47348c:	mov	x0, x9
  473490:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  473494:	add	x1, x1, #0x402
  473498:	ldr	x2, [sp, #8]
  47349c:	bl	4196e0 <BIO_printf@plt>
  4734a0:	b	4734c0 <ASN1_generate_nconf@plt+0x54bc0>
  4734a4:	ldr	x8, [sp, #48]
  4734a8:	cbnz	x8, 4734c0 <ASN1_generate_nconf@plt+0x54bc0>
  4734ac:	ldur	x0, [x29, #-16]
  4734b0:	ldurb	w2, [x29, #-49]
  4734b4:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  4734b8:	add	x1, x1, #0x406
  4734bc:	bl	4196e0 <BIO_printf@plt>
  4734c0:	ldur	w8, [x29, #-32]
  4734c4:	add	w8, w8, #0x1
  4734c8:	stur	w8, [x29, #-32]
  4734cc:	b	4733a4 <ASN1_generate_nconf@plt+0x54aa4>
  4734d0:	ldur	x0, [x29, #-16]
  4734d4:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4734d8:	add	x1, x1, #0xec1
  4734dc:	bl	41a930 <BIO_puts@plt>
  4734e0:	mov	w8, #0x1                   	// #1
  4734e4:	stur	w8, [x29, #-4]
  4734e8:	ldur	w0, [x29, #-4]
  4734ec:	ldp	x29, x30, [sp, #112]
  4734f0:	add	sp, sp, #0x80
  4734f4:	ret
  4734f8:	sub	sp, sp, #0x10
  4734fc:	str	w0, [sp, #4]
  473500:	ldr	w8, [sp, #4]
  473504:	cmp	w8, #0x6
  473508:	str	w8, [sp]
  47350c:	b.eq	473594 <ASN1_generate_nconf@plt+0x54c94>  // b.none
  473510:	b	473514 <ASN1_generate_nconf@plt+0x54c14>
  473514:	ldr	w8, [sp]
  473518:	cmp	w8, #0x74
  47351c:	b.eq	4735b4 <ASN1_generate_nconf@plt+0x54cb4>  // b.none
  473520:	b	473524 <ASN1_generate_nconf@plt+0x54c24>
  473524:	ldr	w8, [sp]
  473528:	cmp	w8, #0x198
  47352c:	b.eq	4735c4 <ASN1_generate_nconf@plt+0x54cc4>  // b.none
  473530:	b	473534 <ASN1_generate_nconf@plt+0x54c34>
  473534:	ldr	w8, [sp]
  473538:	cmp	w8, #0x32b
  47353c:	b.eq	4735f4 <ASN1_generate_nconf@plt+0x54cf4>  // b.none
  473540:	b	473544 <ASN1_generate_nconf@plt+0x54c44>
  473544:	ldr	w8, [sp]
  473548:	cmp	w8, #0x390
  47354c:	b.eq	4735a4 <ASN1_generate_nconf@plt+0x54ca4>  // b.none
  473550:	b	473554 <ASN1_generate_nconf@plt+0x54c54>
  473554:	ldr	w8, [sp]
  473558:	cmp	w8, #0x3d3
  47355c:	b.eq	473604 <ASN1_generate_nconf@plt+0x54d04>  // b.none
  473560:	b	473564 <ASN1_generate_nconf@plt+0x54c64>
  473564:	ldr	w8, [sp]
  473568:	cmp	w8, #0x3d4
  47356c:	b.eq	473614 <ASN1_generate_nconf@plt+0x54d14>  // b.none
  473570:	b	473574 <ASN1_generate_nconf@plt+0x54c74>
  473574:	ldr	w8, [sp]
  473578:	cmp	w8, #0x43f
  47357c:	b.eq	4735d4 <ASN1_generate_nconf@plt+0x54cd4>  // b.none
  473580:	b	473584 <ASN1_generate_nconf@plt+0x54c84>
  473584:	ldr	w8, [sp]
  473588:	cmp	w8, #0x440
  47358c:	b.eq	4735e4 <ASN1_generate_nconf@plt+0x54ce4>  // b.none
  473590:	b	473624 <ASN1_generate_nconf@plt+0x54d24>
  473594:	adrp	x8, 47f000 <ASN1_generate_nconf@plt+0x60700>
  473598:	add	x8, x8, #0x343
  47359c:	str	x8, [sp, #8]
  4735a0:	b	47362c <ASN1_generate_nconf@plt+0x54d2c>
  4735a4:	adrp	x8, 495000 <ASN1_generate_nconf@plt+0x76700>
  4735a8:	add	x8, x8, #0x40e
  4735ac:	str	x8, [sp, #8]
  4735b0:	b	47362c <ASN1_generate_nconf@plt+0x54d2c>
  4735b4:	adrp	x8, 495000 <ASN1_generate_nconf@plt+0x76700>
  4735b8:	add	x8, x8, #0x418
  4735bc:	str	x8, [sp, #8]
  4735c0:	b	47362c <ASN1_generate_nconf@plt+0x54d2c>
  4735c4:	adrp	x8, 495000 <ASN1_generate_nconf@plt+0x76700>
  4735c8:	add	x8, x8, #0x416
  4735cc:	str	x8, [sp, #8]
  4735d0:	b	47362c <ASN1_generate_nconf@plt+0x54d2c>
  4735d4:	adrp	x8, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  4735d8:	add	x8, x8, #0x2b9
  4735dc:	str	x8, [sp, #8]
  4735e0:	b	47362c <ASN1_generate_nconf@plt+0x54d2c>
  4735e4:	adrp	x8, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  4735e8:	add	x8, x8, #0x2c1
  4735ec:	str	x8, [sp, #8]
  4735f0:	b	47362c <ASN1_generate_nconf@plt+0x54d2c>
  4735f4:	adrp	x8, 495000 <ASN1_generate_nconf@plt+0x76700>
  4735f8:	add	x8, x8, #0x41c
  4735fc:	str	x8, [sp, #8]
  473600:	b	47362c <ASN1_generate_nconf@plt+0x54d2c>
  473604:	adrp	x8, 495000 <ASN1_generate_nconf@plt+0x76700>
  473608:	add	x8, x8, #0x425
  47360c:	str	x8, [sp, #8]
  473610:	b	47362c <ASN1_generate_nconf@plt+0x54d2c>
  473614:	adrp	x8, 495000 <ASN1_generate_nconf@plt+0x76700>
  473618:	add	x8, x8, #0x432
  47361c:	str	x8, [sp, #8]
  473620:	b	47362c <ASN1_generate_nconf@plt+0x54d2c>
  473624:	mov	x8, xzr
  473628:	str	x8, [sp, #8]
  47362c:	ldr	x0, [sp, #8]
  473630:	add	sp, sp, #0x10
  473634:	ret
  473638:	sub	sp, sp, #0x40
  47363c:	stp	x29, x30, [sp, #48]
  473640:	add	x29, sp, #0x30
  473644:	mov	w8, #0x6f                  	// #111
  473648:	mov	x9, xzr
  47364c:	add	x3, sp, #0x8
  473650:	stur	x0, [x29, #-16]
  473654:	str	x1, [sp, #24]
  473658:	ldr	x0, [sp, #24]
  47365c:	mov	w1, w8
  473660:	mov	x2, x9
  473664:	bl	41da70 <SSL_ctrl@plt>
  473668:	str	w0, [sp, #16]
  47366c:	ldr	w8, [sp, #16]
  473670:	cmp	w8, #0x0
  473674:	cset	w8, gt
  473678:	tbnz	w8, #0, 473688 <ASN1_generate_nconf@plt+0x54d88>
  47367c:	mov	w8, #0x1                   	// #1
  473680:	stur	w8, [x29, #-4]
  473684:	b	473780 <ASN1_generate_nconf@plt+0x54e80>
  473688:	ldur	x0, [x29, #-16]
  47368c:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  473690:	add	x1, x1, #0xdae
  473694:	bl	41a930 <BIO_puts@plt>
  473698:	str	wzr, [sp, #20]
  47369c:	ldr	w8, [sp, #20]
  4736a0:	ldr	w9, [sp, #16]
  4736a4:	cmp	w8, w9
  4736a8:	b.ge	473768 <ASN1_generate_nconf@plt+0x54e68>  // b.tcont
  4736ac:	ldr	w8, [sp, #20]
  4736b0:	cbz	w8, 4736c4 <ASN1_generate_nconf@plt+0x54dc4>
  4736b4:	ldur	x0, [x29, #-16]
  4736b8:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  4736bc:	add	x1, x1, #0x260
  4736c0:	bl	41a930 <BIO_puts@plt>
  4736c4:	ldr	x8, [sp, #8]
  4736c8:	ldrb	w9, [x8]
  4736cc:	str	w9, [sp, #4]
  4736d0:	cbz	w9, 4736f8 <ASN1_generate_nconf@plt+0x54df8>
  4736d4:	b	4736d8 <ASN1_generate_nconf@plt+0x54dd8>
  4736d8:	ldr	w8, [sp, #4]
  4736dc:	cmp	w8, #0x1
  4736e0:	b.eq	47370c <ASN1_generate_nconf@plt+0x54e0c>  // b.none
  4736e4:	b	4736e8 <ASN1_generate_nconf@plt+0x54de8>
  4736e8:	ldr	w8, [sp, #4]
  4736ec:	cmp	w8, #0x2
  4736f0:	b.eq	473720 <ASN1_generate_nconf@plt+0x54e20>  // b.none
  4736f4:	b	473734 <ASN1_generate_nconf@plt+0x54e34>
  4736f8:	ldur	x0, [x29, #-16]
  4736fc:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  473700:	add	x1, x1, #0xa98
  473704:	bl	41a930 <BIO_puts@plt>
  473708:	b	47374c <ASN1_generate_nconf@plt+0x54e4c>
  47370c:	ldur	x0, [x29, #-16]
  473710:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  473714:	add	x1, x1, #0xdd7
  473718:	bl	41a930 <BIO_puts@plt>
  47371c:	b	47374c <ASN1_generate_nconf@plt+0x54e4c>
  473720:	ldur	x0, [x29, #-16]
  473724:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  473728:	add	x1, x1, #0xdf1
  47372c:	bl	41a930 <BIO_puts@plt>
  473730:	b	47374c <ASN1_generate_nconf@plt+0x54e4c>
  473734:	ldur	x0, [x29, #-16]
  473738:	ldr	x8, [sp, #8]
  47373c:	ldrb	w2, [x8]
  473740:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  473744:	add	x1, x1, #0xe0b
  473748:	bl	4196e0 <BIO_printf@plt>
  47374c:	ldr	w8, [sp, #20]
  473750:	add	w8, w8, #0x1
  473754:	str	w8, [sp, #20]
  473758:	ldr	x9, [sp, #8]
  47375c:	add	x9, x9, #0x1
  473760:	str	x9, [sp, #8]
  473764:	b	47369c <ASN1_generate_nconf@plt+0x54d9c>
  473768:	ldur	x0, [x29, #-16]
  47376c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  473770:	add	x1, x1, #0xec1
  473774:	bl	41a930 <BIO_puts@plt>
  473778:	mov	w8, #0x1                   	// #1
  47377c:	stur	w8, [x29, #-4]
  473780:	ldur	w0, [x29, #-4]
  473784:	ldp	x29, x30, [sp, #48]
  473788:	add	sp, sp, #0x40
  47378c:	ret
  473790:	sub	sp, sp, #0x50
  473794:	stp	x29, x30, [sp, #64]
  473798:	add	x29, sp, #0x40
  47379c:	mov	w8, #0x5a                  	// #90
  4737a0:	mov	x9, xzr
  4737a4:	mov	x3, x9
  4737a8:	stur	x0, [x29, #-16]
  4737ac:	stur	x1, [x29, #-24]
  4737b0:	stur	w2, [x29, #-28]
  4737b4:	ldur	x0, [x29, #-24]
  4737b8:	mov	w1, w8
  4737bc:	mov	x2, x9
  4737c0:	bl	41da70 <SSL_ctrl@plt>
  4737c4:	str	w0, [sp, #28]
  4737c8:	ldr	w8, [sp, #28]
  4737cc:	cmp	w8, #0x0
  4737d0:	cset	w8, gt
  4737d4:	tbnz	w8, #0, 4737e4 <ASN1_generate_nconf@plt+0x54ee4>
  4737d8:	mov	w8, #0x1                   	// #1
  4737dc:	stur	w8, [x29, #-4]
  4737e0:	b	4739fc <ASN1_generate_nconf@plt+0x550fc>
  4737e4:	ldrsw	x8, [sp, #28]
  4737e8:	mov	x9, #0x4                   	// #4
  4737ec:	mul	x8, x8, x9
  4737f0:	mov	w0, w8
  4737f4:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  4737f8:	add	x1, x1, #0xe17
  4737fc:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  473800:	str	x0, [sp, #16]
  473804:	ldur	x0, [x29, #-24]
  473808:	ldr	x3, [sp, #16]
  47380c:	mov	w1, #0x5a                  	// #90
  473810:	mov	x9, xzr
  473814:	mov	x2, x9
  473818:	bl	41da70 <SSL_ctrl@plt>
  47381c:	ldur	x9, [x29, #-16]
  473820:	mov	x0, x9
  473824:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  473828:	add	x1, x1, #0xe27
  47382c:	bl	41a930 <BIO_puts@plt>
  473830:	str	wzr, [sp, #32]
  473834:	ldr	w8, [sp, #32]
  473838:	ldr	w9, [sp, #28]
  47383c:	cmp	w8, w9
  473840:	b.ge	4738d8 <ASN1_generate_nconf@plt+0x54fd8>  // b.tcont
  473844:	ldr	w8, [sp, #32]
  473848:	cbz	w8, 47385c <ASN1_generate_nconf@plt+0x54f5c>
  47384c:	ldur	x0, [x29, #-16]
  473850:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  473854:	add	x1, x1, #0x260
  473858:	bl	41a930 <BIO_puts@plt>
  47385c:	ldr	x8, [sp, #16]
  473860:	ldrsw	x9, [sp, #32]
  473864:	ldr	w10, [x8, x9, lsl #2]
  473868:	str	w10, [sp, #12]
  47386c:	ldr	w10, [sp, #12]
  473870:	and	w10, w10, #0x1000000
  473874:	cbz	w10, 473894 <ASN1_generate_nconf@plt+0x54f94>
  473878:	ldur	x0, [x29, #-16]
  47387c:	ldr	w8, [sp, #12]
  473880:	and	w2, w8, #0xffff
  473884:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  473888:	add	x1, x1, #0xe43
  47388c:	bl	4196e0 <BIO_printf@plt>
  473890:	b	4738c8 <ASN1_generate_nconf@plt+0x54fc8>
  473894:	ldr	w0, [sp, #12]
  473898:	bl	41ab10 <EC_curve_nid2nist@plt>
  47389c:	str	x0, [sp]
  4738a0:	ldr	x8, [sp]
  4738a4:	cbnz	x8, 4738b4 <ASN1_generate_nconf@plt+0x54fb4>
  4738a8:	ldr	w0, [sp, #12]
  4738ac:	bl	41dde0 <OBJ_nid2sn@plt>
  4738b0:	str	x0, [sp]
  4738b4:	ldur	x0, [x29, #-16]
  4738b8:	ldr	x2, [sp]
  4738bc:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  4738c0:	add	x1, x1, #0x59
  4738c4:	bl	4196e0 <BIO_printf@plt>
  4738c8:	ldr	w8, [sp, #32]
  4738cc:	add	w8, w8, #0x1
  4738d0:	str	w8, [sp, #32]
  4738d4:	b	473834 <ASN1_generate_nconf@plt+0x54f34>
  4738d8:	ldr	x0, [sp, #16]
  4738dc:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  4738e0:	add	x1, x1, #0xe4a
  4738e4:	mov	w2, #0x172                 	// #370
  4738e8:	bl	41b180 <CRYPTO_free@plt>
  4738ec:	ldur	w8, [x29, #-28]
  4738f0:	cbz	w8, 473910 <ASN1_generate_nconf@plt+0x55010>
  4738f4:	ldur	x0, [x29, #-16]
  4738f8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4738fc:	add	x1, x1, #0xec1
  473900:	bl	41a930 <BIO_puts@plt>
  473904:	mov	w8, #0x1                   	// #1
  473908:	stur	w8, [x29, #-4]
  47390c:	b	4739fc <ASN1_generate_nconf@plt+0x550fc>
  473910:	ldur	x0, [x29, #-16]
  473914:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  473918:	add	x1, x1, #0xe56
  47391c:	bl	41a930 <BIO_puts@plt>
  473920:	ldur	x8, [x29, #-24]
  473924:	mov	x0, x8
  473928:	mov	w1, #0x5d                  	// #93
  47392c:	mov	x2, #0xffffffffffffffff    	// #-1
  473930:	mov	x8, xzr
  473934:	mov	x3, x8
  473938:	bl	41da70 <SSL_ctrl@plt>
  47393c:	str	w0, [sp, #28]
  473940:	str	wzr, [sp, #32]
  473944:	ldr	w8, [sp, #32]
  473948:	ldr	w9, [sp, #28]
  47394c:	cmp	w8, w9
  473950:	b.ge	4739cc <ASN1_generate_nconf@plt+0x550cc>  // b.tcont
  473954:	ldr	w8, [sp, #32]
  473958:	cbz	w8, 47396c <ASN1_generate_nconf@plt+0x5506c>
  47395c:	ldur	x0, [x29, #-16]
  473960:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  473964:	add	x1, x1, #0x260
  473968:	bl	41a930 <BIO_puts@plt>
  47396c:	ldur	x0, [x29, #-24]
  473970:	ldrsw	x2, [sp, #32]
  473974:	mov	w1, #0x5d                  	// #93
  473978:	mov	x8, xzr
  47397c:	mov	x3, x8
  473980:	bl	41da70 <SSL_ctrl@plt>
  473984:	str	w0, [sp, #12]
  473988:	ldr	w0, [sp, #12]
  47398c:	bl	41ab10 <EC_curve_nid2nist@plt>
  473990:	str	x0, [sp]
  473994:	ldr	x8, [sp]
  473998:	cbnz	x8, 4739a8 <ASN1_generate_nconf@plt+0x550a8>
  47399c:	ldr	w0, [sp, #12]
  4739a0:	bl	41dde0 <OBJ_nid2sn@plt>
  4739a4:	str	x0, [sp]
  4739a8:	ldur	x0, [x29, #-16]
  4739ac:	ldr	x2, [sp]
  4739b0:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  4739b4:	add	x1, x1, #0x59
  4739b8:	bl	4196e0 <BIO_printf@plt>
  4739bc:	ldr	w8, [sp, #32]
  4739c0:	add	w8, w8, #0x1
  4739c4:	str	w8, [sp, #32]
  4739c8:	b	473944 <ASN1_generate_nconf@plt+0x55044>
  4739cc:	ldr	w8, [sp, #28]
  4739d0:	cbnz	w8, 4739e4 <ASN1_generate_nconf@plt+0x550e4>
  4739d4:	ldur	x0, [x29, #-16]
  4739d8:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c700>
  4739dc:	add	x1, x1, #0xd51
  4739e0:	bl	41a930 <BIO_puts@plt>
  4739e4:	ldur	x0, [x29, #-16]
  4739e8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4739ec:	add	x1, x1, #0xec1
  4739f0:	bl	41a930 <BIO_puts@plt>
  4739f4:	mov	w8, #0x1                   	// #1
  4739f8:	stur	w8, [x29, #-4]
  4739fc:	ldur	w0, [x29, #-4]
  473a00:	ldp	x29, x30, [sp, #64]
  473a04:	add	sp, sp, #0x50
  473a08:	ret
  473a0c:	sub	sp, sp, #0xa0
  473a10:	stp	x29, x30, [sp, #144]
  473a14:	add	x29, sp, #0x90
  473a18:	mov	w8, #0x6d                  	// #109
  473a1c:	mov	x9, xzr
  473a20:	sub	x3, x29, #0x20
  473a24:	stur	x0, [x29, #-16]
  473a28:	stur	x1, [x29, #-24]
  473a2c:	ldur	x0, [x29, #-24]
  473a30:	mov	w1, w8
  473a34:	mov	x2, x9
  473a38:	bl	41da70 <SSL_ctrl@plt>
  473a3c:	cbnz	x0, 473a4c <ASN1_generate_nconf@plt+0x5514c>
  473a40:	mov	w8, #0x1                   	// #1
  473a44:	stur	w8, [x29, #-4]
  473a48:	b	473bdc <ASN1_generate_nconf@plt+0x552dc>
  473a4c:	ldur	x0, [x29, #-16]
  473a50:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  473a54:	add	x1, x1, #0xe70
  473a58:	bl	41a930 <BIO_puts@plt>
  473a5c:	ldur	x8, [x29, #-32]
  473a60:	mov	x0, x8
  473a64:	bl	41aac0 <EVP_PKEY_id@plt>
  473a68:	cmp	w0, #0x6
  473a6c:	stur	w0, [x29, #-60]
  473a70:	b.eq	473a98 <ASN1_generate_nconf@plt+0x55198>  // b.none
  473a74:	b	473a78 <ASN1_generate_nconf@plt+0x55178>
  473a78:	ldur	w8, [x29, #-60]
  473a7c:	cmp	w8, #0x1c
  473a80:	b.eq	473acc <ASN1_generate_nconf@plt+0x551cc>  // b.none
  473a84:	b	473a88 <ASN1_generate_nconf@plt+0x55188>
  473a88:	ldur	w8, [x29, #-60]
  473a8c:	cmp	w8, #0x198
  473a90:	b.eq	473b00 <ASN1_generate_nconf@plt+0x55200>  // b.none
  473a94:	b	473b84 <ASN1_generate_nconf@plt+0x55284>
  473a98:	ldur	x0, [x29, #-16]
  473a9c:	ldur	x8, [x29, #-32]
  473aa0:	str	x0, [sp, #72]
  473aa4:	mov	x0, x8
  473aa8:	bl	419970 <EVP_PKEY_bits@plt>
  473aac:	ldr	x8, [sp, #72]
  473ab0:	str	w0, [sp, #68]
  473ab4:	mov	x0, x8
  473ab8:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  473abc:	add	x1, x1, #0xe82
  473ac0:	ldr	w2, [sp, #68]
  473ac4:	bl	4196e0 <BIO_printf@plt>
  473ac8:	b	473bcc <ASN1_generate_nconf@plt+0x552cc>
  473acc:	ldur	x0, [x29, #-16]
  473ad0:	ldur	x8, [x29, #-32]
  473ad4:	str	x0, [sp, #56]
  473ad8:	mov	x0, x8
  473adc:	bl	419970 <EVP_PKEY_bits@plt>
  473ae0:	ldr	x8, [sp, #56]
  473ae4:	str	w0, [sp, #52]
  473ae8:	mov	x0, x8
  473aec:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  473af0:	add	x1, x1, #0xe90
  473af4:	ldr	w2, [sp, #52]
  473af8:	bl	4196e0 <BIO_printf@plt>
  473afc:	b	473bcc <ASN1_generate_nconf@plt+0x552cc>
  473b00:	ldur	x0, [x29, #-32]
  473b04:	bl	419c90 <EVP_PKEY_get1_EC_KEY@plt>
  473b08:	stur	x0, [x29, #-40]
  473b0c:	ldur	x0, [x29, #-40]
  473b10:	bl	41b060 <EC_KEY_get0_group@plt>
  473b14:	bl	41bf40 <EC_GROUP_get_curve_name@plt>
  473b18:	stur	w0, [x29, #-44]
  473b1c:	ldur	x0, [x29, #-40]
  473b20:	bl	4198e0 <EC_KEY_free@plt>
  473b24:	ldur	w0, [x29, #-44]
  473b28:	bl	41ab10 <EC_curve_nid2nist@plt>
  473b2c:	stur	x0, [x29, #-56]
  473b30:	ldur	x8, [x29, #-56]
  473b34:	cbnz	x8, 473b44 <ASN1_generate_nconf@plt+0x55244>
  473b38:	ldur	w0, [x29, #-44]
  473b3c:	bl	41dde0 <OBJ_nid2sn@plt>
  473b40:	stur	x0, [x29, #-56]
  473b44:	ldur	x0, [x29, #-16]
  473b48:	ldur	x2, [x29, #-56]
  473b4c:	ldur	x8, [x29, #-32]
  473b50:	str	x0, [sp, #40]
  473b54:	mov	x0, x8
  473b58:	str	x2, [sp, #32]
  473b5c:	bl	419970 <EVP_PKEY_bits@plt>
  473b60:	ldr	x8, [sp, #40]
  473b64:	str	w0, [sp, #28]
  473b68:	mov	x0, x8
  473b6c:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  473b70:	add	x1, x1, #0xe9d
  473b74:	ldr	x2, [sp, #32]
  473b78:	ldr	w3, [sp, #28]
  473b7c:	bl	4196e0 <BIO_printf@plt>
  473b80:	b	473bcc <ASN1_generate_nconf@plt+0x552cc>
  473b84:	ldur	x0, [x29, #-16]
  473b88:	ldur	x8, [x29, #-32]
  473b8c:	str	x0, [sp, #16]
  473b90:	mov	x0, x8
  473b94:	bl	41aac0 <EVP_PKEY_id@plt>
  473b98:	bl	41dde0 <OBJ_nid2sn@plt>
  473b9c:	ldur	x8, [x29, #-32]
  473ba0:	str	x0, [sp, #8]
  473ba4:	mov	x0, x8
  473ba8:	bl	419970 <EVP_PKEY_bits@plt>
  473bac:	ldr	x8, [sp, #16]
  473bb0:	str	w0, [sp, #4]
  473bb4:	mov	x0, x8
  473bb8:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  473bbc:	add	x1, x1, #0xea3
  473bc0:	ldr	x2, [sp, #8]
  473bc4:	ldr	w3, [sp, #4]
  473bc8:	bl	4196e0 <BIO_printf@plt>
  473bcc:	ldur	x0, [x29, #-32]
  473bd0:	bl	41d960 <EVP_PKEY_free@plt>
  473bd4:	mov	w8, #0x1                   	// #1
  473bd8:	stur	w8, [x29, #-4]
  473bdc:	ldur	w0, [x29, #-4]
  473be0:	ldp	x29, x30, [sp, #144]
  473be4:	add	sp, sp, #0xa0
  473be8:	ret
  473bec:	sub	sp, sp, #0x50
  473bf0:	stp	x29, x30, [sp, #64]
  473bf4:	add	x29, sp, #0x40
  473bf8:	stur	x0, [x29, #-16]
  473bfc:	stur	w1, [x29, #-20]
  473c00:	str	x2, [sp, #32]
  473c04:	str	w3, [sp, #28]
  473c08:	str	x4, [sp, #16]
  473c0c:	str	x5, [sp, #8]
  473c10:	ldur	x0, [x29, #-16]
  473c14:	bl	41ad10 <BIO_get_callback_arg@plt>
  473c18:	str	x0, [sp]
  473c1c:	ldr	x8, [sp]
  473c20:	cbnz	x8, 473c30 <ASN1_generate_nconf@plt+0x55330>
  473c24:	ldr	x8, [sp, #8]
  473c28:	stur	x8, [x29, #-8]
  473c2c:	b	473cd4 <ASN1_generate_nconf@plt+0x553d4>
  473c30:	ldur	w8, [x29, #-20]
  473c34:	cmp	w8, #0x82
  473c38:	b.ne	473c84 <ASN1_generate_nconf@plt+0x55384>  // b.any
  473c3c:	ldr	x0, [sp]
  473c40:	ldur	x2, [x29, #-16]
  473c44:	ldr	x3, [sp, #32]
  473c48:	ldrsw	x4, [sp, #28]
  473c4c:	ldr	x5, [sp, #8]
  473c50:	ldr	x6, [sp, #8]
  473c54:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  473c58:	add	x1, x1, #0xeb0
  473c5c:	bl	4196e0 <BIO_printf@plt>
  473c60:	ldr	x8, [sp]
  473c64:	ldr	x1, [sp, #32]
  473c68:	ldr	x9, [sp, #8]
  473c6c:	mov	x0, x8
  473c70:	mov	w2, w9
  473c74:	bl	419fd0 <BIO_dump@plt>
  473c78:	ldr	x8, [sp, #8]
  473c7c:	stur	x8, [x29, #-8]
  473c80:	b	473cd4 <ASN1_generate_nconf@plt+0x553d4>
  473c84:	ldur	w8, [x29, #-20]
  473c88:	cmp	w8, #0x83
  473c8c:	b.ne	473ccc <ASN1_generate_nconf@plt+0x553cc>  // b.any
  473c90:	ldr	x0, [sp]
  473c94:	ldur	x2, [x29, #-16]
  473c98:	ldr	x3, [sp, #32]
  473c9c:	ldrsw	x4, [sp, #28]
  473ca0:	ldr	x5, [sp, #8]
  473ca4:	ldr	x6, [sp, #8]
  473ca8:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  473cac:	add	x1, x1, #0xede
  473cb0:	bl	4196e0 <BIO_printf@plt>
  473cb4:	ldr	x8, [sp]
  473cb8:	ldr	x1, [sp, #32]
  473cbc:	ldr	x9, [sp, #8]
  473cc0:	mov	x0, x8
  473cc4:	mov	w2, w9
  473cc8:	bl	419fd0 <BIO_dump@plt>
  473ccc:	ldr	x8, [sp, #8]
  473cd0:	stur	x8, [x29, #-8]
  473cd4:	ldur	x0, [x29, #-8]
  473cd8:	ldp	x29, x30, [sp, #64]
  473cdc:	add	sp, sp, #0x50
  473ce0:	ret
  473ce4:	sub	sp, sp, #0xa0
  473ce8:	stp	x29, x30, [sp, #144]
  473cec:	add	x29, sp, #0x90
  473cf0:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  473cf4:	ldr	x8, [x8, #4024]
  473cf8:	stur	x0, [x29, #-8]
  473cfc:	stur	w1, [x29, #-12]
  473d00:	stur	w2, [x29, #-16]
  473d04:	ldur	w9, [x29, #-12]
  473d08:	and	w9, w9, #0xfffff000
  473d0c:	stur	w9, [x29, #-28]
  473d10:	ldur	w9, [x29, #-28]
  473d14:	and	w9, w9, #0x1000
  473d18:	stur	x8, [x29, #-40]
  473d1c:	cbz	w9, 473d30 <ASN1_generate_nconf@plt+0x55430>
  473d20:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  473d24:	add	x8, x8, #0xf0b
  473d28:	stur	x8, [x29, #-24]
  473d2c:	b	473d58 <ASN1_generate_nconf@plt+0x55458>
  473d30:	ldur	w8, [x29, #-28]
  473d34:	and	w8, w8, #0x2000
  473d38:	cbz	w8, 473d4c <ASN1_generate_nconf@plt+0x5544c>
  473d3c:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  473d40:	add	x8, x8, #0xf17
  473d44:	stur	x8, [x29, #-24]
  473d48:	b	473d58 <ASN1_generate_nconf@plt+0x55458>
  473d4c:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  473d50:	add	x8, x8, #0xf22
  473d54:	stur	x8, [x29, #-24]
  473d58:	ldur	w8, [x29, #-12]
  473d5c:	and	w8, w8, #0x1
  473d60:	cbz	w8, 473da8 <ASN1_generate_nconf@plt+0x554a8>
  473d64:	ldur	x8, [x29, #-40]
  473d68:	ldr	x0, [x8]
  473d6c:	ldur	x2, [x29, #-24]
  473d70:	ldur	x9, [x29, #-8]
  473d74:	stur	x0, [x29, #-48]
  473d78:	mov	x0, x9
  473d7c:	stur	x2, [x29, #-56]
  473d80:	bl	41ab80 <SSL_state_string_long@plt>
  473d84:	ldur	x8, [x29, #-48]
  473d88:	stur	x0, [x29, #-64]
  473d8c:	mov	x0, x8
  473d90:	adrp	x1, 496000 <ASN1_generate_nconf@plt+0x77700>
  473d94:	add	x1, x1, #0x13c
  473d98:	ldur	x2, [x29, #-56]
  473d9c:	ldur	x3, [x29, #-64]
  473da0:	bl	4196e0 <BIO_printf@plt>
  473da4:	b	473ed4 <ASN1_generate_nconf@plt+0x555d4>
  473da8:	ldur	w8, [x29, #-12]
  473dac:	and	w8, w8, #0x4000
  473db0:	cbz	w8, 473e2c <ASN1_generate_nconf@plt+0x5552c>
  473db4:	ldur	w8, [x29, #-12]
  473db8:	adrp	x9, 494000 <ASN1_generate_nconf@plt+0x75700>
  473dbc:	add	x9, x9, #0xf31
  473dc0:	adrp	x10, 494000 <ASN1_generate_nconf@plt+0x75700>
  473dc4:	add	x10, x10, #0xf2c
  473dc8:	tst	w8, #0x4
  473dcc:	csel	x9, x10, x9, ne  // ne = any
  473dd0:	stur	x9, [x29, #-24]
  473dd4:	ldur	x9, [x29, #-40]
  473dd8:	ldr	x0, [x9]
  473ddc:	ldur	x2, [x29, #-24]
  473de0:	ldur	w8, [x29, #-16]
  473de4:	str	x0, [sp, #72]
  473de8:	mov	w0, w8
  473dec:	str	x2, [sp, #64]
  473df0:	bl	41cac0 <SSL_alert_type_string_long@plt>
  473df4:	ldur	w8, [x29, #-16]
  473df8:	str	x0, [sp, #56]
  473dfc:	mov	w0, w8
  473e00:	bl	41c020 <SSL_alert_desc_string_long@plt>
  473e04:	ldr	x9, [sp, #72]
  473e08:	str	x0, [sp, #48]
  473e0c:	mov	x0, x9
  473e10:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  473e14:	add	x1, x1, #0xf37
  473e18:	ldr	x2, [sp, #64]
  473e1c:	ldr	x3, [sp, #56]
  473e20:	ldr	x4, [sp, #48]
  473e24:	bl	4196e0 <BIO_printf@plt>
  473e28:	b	473ed4 <ASN1_generate_nconf@plt+0x555d4>
  473e2c:	ldur	w8, [x29, #-12]
  473e30:	and	w8, w8, #0x2
  473e34:	cbz	w8, 473ed4 <ASN1_generate_nconf@plt+0x555d4>
  473e38:	ldur	w8, [x29, #-16]
  473e3c:	cbnz	w8, 473e84 <ASN1_generate_nconf@plt+0x55584>
  473e40:	ldur	x8, [x29, #-40]
  473e44:	ldr	x0, [x8]
  473e48:	ldur	x2, [x29, #-24]
  473e4c:	ldur	x9, [x29, #-8]
  473e50:	str	x0, [sp, #40]
  473e54:	mov	x0, x9
  473e58:	str	x2, [sp, #32]
  473e5c:	bl	41ab80 <SSL_state_string_long@plt>
  473e60:	ldr	x8, [sp, #40]
  473e64:	str	x0, [sp, #24]
  473e68:	mov	x0, x8
  473e6c:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  473e70:	add	x1, x1, #0xf4c
  473e74:	ldr	x2, [sp, #32]
  473e78:	ldr	x3, [sp, #24]
  473e7c:	bl	4196e0 <BIO_printf@plt>
  473e80:	b	473ed4 <ASN1_generate_nconf@plt+0x555d4>
  473e84:	ldur	w8, [x29, #-16]
  473e88:	cmp	w8, #0x0
  473e8c:	cset	w8, ge  // ge = tcont
  473e90:	tbnz	w8, #0, 473ed4 <ASN1_generate_nconf@plt+0x555d4>
  473e94:	ldur	x8, [x29, #-40]
  473e98:	ldr	x0, [x8]
  473e9c:	ldur	x2, [x29, #-24]
  473ea0:	ldur	x9, [x29, #-8]
  473ea4:	str	x0, [sp, #16]
  473ea8:	mov	x0, x9
  473eac:	str	x2, [sp, #8]
  473eb0:	bl	41ab80 <SSL_state_string_long@plt>
  473eb4:	ldr	x8, [sp, #16]
  473eb8:	str	x0, [sp]
  473ebc:	mov	x0, x8
  473ec0:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  473ec4:	add	x1, x1, #0xf5d
  473ec8:	ldr	x2, [sp, #8]
  473ecc:	ldr	x3, [sp]
  473ed0:	bl	4196e0 <BIO_printf@plt>
  473ed4:	ldp	x29, x30, [sp, #144]
  473ed8:	add	sp, sp, #0xa0
  473edc:	ret
  473ee0:	sub	sp, sp, #0xb0
  473ee4:	stp	x29, x30, [sp, #160]
  473ee8:	add	x29, sp, #0xa0
  473eec:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  473ef0:	add	x8, x8, #0xf6d
  473ef4:	adrp	x9, 494000 <ASN1_generate_nconf@plt+0x75700>
  473ef8:	add	x9, x9, #0xf71
  473efc:	adrp	x10, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  473f00:	add	x10, x10, #0x580
  473f04:	adrp	x11, 494000 <ASN1_generate_nconf@plt+0x75700>
  473f08:	add	x11, x11, #0xf92
  473f0c:	adrp	x12, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  473f10:	add	x12, x12, #0xec2
  473f14:	stur	w0, [x29, #-4]
  473f18:	stur	w1, [x29, #-8]
  473f1c:	stur	w2, [x29, #-12]
  473f20:	stur	x3, [x29, #-24]
  473f24:	stur	x4, [x29, #-32]
  473f28:	stur	x5, [x29, #-40]
  473f2c:	stur	x6, [x29, #-48]
  473f30:	ldur	x13, [x29, #-48]
  473f34:	stur	x13, [x29, #-56]
  473f38:	ldur	w14, [x29, #-4]
  473f3c:	cmp	w14, #0x0
  473f40:	csel	x8, x8, x9, ne  // ne = any
  473f44:	stur	x8, [x29, #-64]
  473f48:	ldur	w0, [x29, #-8]
  473f4c:	mov	x1, x10
  473f50:	mov	x2, x11
  473f54:	str	x11, [sp, #32]
  473f58:	str	x12, [sp, #24]
  473f5c:	bl	474210 <ASN1_generate_nconf@plt+0x55910>
  473f60:	stur	x0, [x29, #-72]
  473f64:	ldr	x8, [sp, #24]
  473f68:	str	x8, [sp, #80]
  473f6c:	str	x8, [sp, #72]
  473f70:	str	x8, [sp, #64]
  473f74:	ldur	x9, [x29, #-24]
  473f78:	str	x9, [sp, #56]
  473f7c:	ldur	w14, [x29, #-8]
  473f80:	cmp	w14, #0x300
  473f84:	b.eq	473fd4 <ASN1_generate_nconf@plt+0x556d4>  // b.none
  473f88:	ldur	w8, [x29, #-8]
  473f8c:	cmp	w8, #0x301
  473f90:	b.eq	473fd4 <ASN1_generate_nconf@plt+0x556d4>  // b.none
  473f94:	ldur	w8, [x29, #-8]
  473f98:	cmp	w8, #0x302
  473f9c:	b.eq	473fd4 <ASN1_generate_nconf@plt+0x556d4>  // b.none
  473fa0:	ldur	w8, [x29, #-8]
  473fa4:	cmp	w8, #0x303
  473fa8:	b.eq	473fd4 <ASN1_generate_nconf@plt+0x556d4>  // b.none
  473fac:	ldur	w8, [x29, #-8]
  473fb0:	cmp	w8, #0x304
  473fb4:	b.eq	473fd4 <ASN1_generate_nconf@plt+0x556d4>  // b.none
  473fb8:	ldur	w8, [x29, #-8]
  473fbc:	mov	w9, #0xfeff                	// #65279
  473fc0:	cmp	w8, w9
  473fc4:	b.eq	473fd4 <ASN1_generate_nconf@plt+0x556d4>  // b.none
  473fc8:	ldur	w8, [x29, #-8]
  473fcc:	cmp	w8, #0x100
  473fd0:	b.ne	4740f4 <ASN1_generate_nconf@plt+0x557f4>  // b.any
  473fd4:	ldur	w8, [x29, #-12]
  473fd8:	subs	w8, w8, #0x14
  473fdc:	mov	w9, w8
  473fe0:	ubfx	x9, x9, #0, #32
  473fe4:	cmp	x9, #0x3
  473fe8:	str	x9, [sp, #16]
  473fec:	b.hi	4740f4 <ASN1_generate_nconf@plt+0x557f4>  // b.pmore
  473ff0:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  473ff4:	add	x8, x8, #0xc08
  473ff8:	ldr	x11, [sp, #16]
  473ffc:	ldrsw	x10, [x8, x11, lsl #2]
  474000:	add	x9, x8, x10
  474004:	br	x9
  474008:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  47400c:	add	x8, x8, #0xf75
  474010:	str	x8, [sp, #80]
  474014:	b	4740f4 <ASN1_generate_nconf@plt+0x557f4>
  474018:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  47401c:	add	x8, x8, #0xf88
  474020:	str	x8, [sp, #80]
  474024:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  474028:	add	x8, x8, #0xf90
  47402c:	str	x8, [sp, #72]
  474030:	ldur	x8, [x29, #-32]
  474034:	cmp	x8, #0x2
  474038:	b.ne	4740a0 <ASN1_generate_nconf@plt+0x557a0>  // b.any
  47403c:	ldr	x8, [sp, #56]
  474040:	ldrb	w9, [x8]
  474044:	cmp	w9, #0x1
  474048:	str	w9, [sp, #12]
  47404c:	b.eq	474064 <ASN1_generate_nconf@plt+0x55764>  // b.none
  474050:	b	474054 <ASN1_generate_nconf@plt+0x55754>
  474054:	ldr	w8, [sp, #12]
  474058:	cmp	w8, #0x2
  47405c:	b.eq	474074 <ASN1_generate_nconf@plt+0x55774>  // b.none
  474060:	b	474080 <ASN1_generate_nconf@plt+0x55780>
  474064:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  474068:	add	x8, x8, #0xf96
  47406c:	str	x8, [sp, #72]
  474070:	b	474080 <ASN1_generate_nconf@plt+0x55780>
  474074:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  474078:	add	x8, x8, #0xfa0
  47407c:	str	x8, [sp, #72]
  474080:	ldr	x8, [sp, #56]
  474084:	ldrb	w0, [x8, #1]
  474088:	adrp	x1, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  47408c:	add	x1, x1, #0x600
  474090:	adrp	x2, 494000 <ASN1_generate_nconf@plt+0x75700>
  474094:	add	x2, x2, #0xf91
  474098:	bl	474210 <ASN1_generate_nconf@plt+0x55910>
  47409c:	str	x0, [sp, #64]
  4740a0:	b	4740f4 <ASN1_generate_nconf@plt+0x557f4>
  4740a4:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  4740a8:	add	x8, x8, #0xfa8
  4740ac:	str	x8, [sp, #80]
  4740b0:	ldr	x8, [sp, #32]
  4740b4:	str	x8, [sp, #72]
  4740b8:	ldur	x9, [x29, #-32]
  4740bc:	cmp	x9, #0x0
  4740c0:	cset	w10, ls  // ls = plast
  4740c4:	tbnz	w10, #0, 4740e4 <ASN1_generate_nconf@plt+0x557e4>
  4740c8:	ldr	x8, [sp, #56]
  4740cc:	ldrb	w0, [x8]
  4740d0:	adrp	x1, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  4740d4:	add	x1, x1, #0x820
  4740d8:	ldr	x2, [sp, #32]
  4740dc:	bl	474210 <ASN1_generate_nconf@plt+0x55910>
  4740e0:	str	x0, [sp, #72]
  4740e4:	b	4740f4 <ASN1_generate_nconf@plt+0x557f4>
  4740e8:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  4740ec:	add	x8, x8, #0xfb4
  4740f0:	str	x8, [sp, #80]
  4740f4:	ldur	x0, [x29, #-56]
  4740f8:	ldur	x2, [x29, #-64]
  4740fc:	ldur	x3, [x29, #-72]
  474100:	ldr	x4, [sp, #80]
  474104:	ldur	x5, [x29, #-32]
  474108:	ldr	x6, [sp, #72]
  47410c:	ldr	x7, [sp, #64]
  474110:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  474114:	add	x1, x1, #0xfc6
  474118:	bl	4196e0 <BIO_printf@plt>
  47411c:	ldur	x8, [x29, #-32]
  474120:	cmp	x8, #0x0
  474124:	cset	w9, ls  // ls = plast
  474128:	tbnz	w9, #0, 4741ec <ASN1_generate_nconf@plt+0x558ec>
  47412c:	ldur	x0, [x29, #-56]
  474130:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  474134:	add	x1, x1, #0xfe3
  474138:	bl	4196e0 <BIO_printf@plt>
  47413c:	ldur	x8, [x29, #-32]
  474140:	str	x8, [sp, #48]
  474144:	str	xzr, [sp, #40]
  474148:	ldr	x8, [sp, #40]
  47414c:	ldr	x9, [sp, #48]
  474150:	cmp	x8, x9
  474154:	b.cs	4741bc <ASN1_generate_nconf@plt+0x558bc>  // b.hs, b.nlast
  474158:	ldr	x8, [sp, #40]
  47415c:	mov	x9, #0x10                  	// #16
  474160:	udiv	x10, x8, x9
  474164:	mul	x9, x10, x9
  474168:	subs	x8, x8, x9
  47416c:	cbnz	x8, 474190 <ASN1_generate_nconf@plt+0x55890>
  474170:	ldr	x8, [sp, #40]
  474174:	cmp	x8, #0x0
  474178:	cset	w9, ls  // ls = plast
  47417c:	tbnz	w9, #0, 474190 <ASN1_generate_nconf@plt+0x55890>
  474180:	ldur	x0, [x29, #-56]
  474184:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  474188:	add	x1, x1, #0xfe2
  47418c:	bl	4196e0 <BIO_printf@plt>
  474190:	ldur	x0, [x29, #-56]
  474194:	ldur	x8, [x29, #-24]
  474198:	ldr	x9, [sp, #40]
  47419c:	ldrb	w2, [x8, x9]
  4741a0:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  4741a4:	add	x1, x1, #0xfe7
  4741a8:	bl	4196e0 <BIO_printf@plt>
  4741ac:	ldr	x8, [sp, #40]
  4741b0:	add	x8, x8, #0x1
  4741b4:	str	x8, [sp, #40]
  4741b8:	b	474148 <ASN1_generate_nconf@plt+0x55848>
  4741bc:	ldr	x8, [sp, #40]
  4741c0:	ldur	x9, [x29, #-32]
  4741c4:	cmp	x8, x9
  4741c8:	b.cs	4741dc <ASN1_generate_nconf@plt+0x558dc>  // b.hs, b.nlast
  4741cc:	ldur	x0, [x29, #-56]
  4741d0:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  4741d4:	add	x1, x1, #0xfed
  4741d8:	bl	4196e0 <BIO_printf@plt>
  4741dc:	ldur	x0, [x29, #-56]
  4741e0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4741e4:	add	x1, x1, #0xec1
  4741e8:	bl	4196e0 <BIO_printf@plt>
  4741ec:	ldur	x0, [x29, #-56]
  4741f0:	mov	w1, #0xb                   	// #11
  4741f4:	mov	x8, xzr
  4741f8:	mov	x2, x8
  4741fc:	mov	x3, x8
  474200:	bl	41de30 <BIO_ctrl@plt>
  474204:	ldp	x29, x30, [sp, #160]
  474208:	add	sp, sp, #0xb0
  47420c:	ret
  474210:	sub	sp, sp, #0x20
  474214:	str	w0, [sp, #20]
  474218:	str	x1, [sp, #8]
  47421c:	str	x2, [sp]
  474220:	ldr	x8, [sp, #8]
  474224:	ldr	x8, [x8]
  474228:	cbz	x8, 474260 <ASN1_generate_nconf@plt+0x55960>
  47422c:	ldr	x8, [sp, #8]
  474230:	ldr	w9, [x8, #8]
  474234:	ldr	w10, [sp, #20]
  474238:	cmp	w9, w10
  47423c:	b.ne	474250 <ASN1_generate_nconf@plt+0x55950>  // b.any
  474240:	ldr	x8, [sp, #8]
  474244:	ldr	x8, [x8]
  474248:	str	x8, [sp, #24]
  47424c:	b	474268 <ASN1_generate_nconf@plt+0x55968>
  474250:	ldr	x8, [sp, #8]
  474254:	add	x8, x8, #0x10
  474258:	str	x8, [sp, #8]
  47425c:	b	474220 <ASN1_generate_nconf@plt+0x55920>
  474260:	ldr	x8, [sp]
  474264:	str	x8, [sp, #24]
  474268:	ldr	x0, [sp, #24]
  47426c:	add	sp, sp, #0x20
  474270:	ret
  474274:	sub	sp, sp, #0x80
  474278:	stp	x29, x30, [sp, #112]
  47427c:	add	x29, sp, #0x70
  474280:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  474284:	add	x8, x8, #0x970
  474288:	adrp	x9, 495000 <ASN1_generate_nconf@plt+0x76700>
  47428c:	add	x9, x9, #0x56b
  474290:	adrp	x10, 487000 <ASN1_generate_nconf@plt+0x68700>
  474294:	add	x10, x10, #0x7d0
  474298:	adrp	x11, 481000 <ASN1_generate_nconf@plt+0x62700>
  47429c:	add	x11, x11, #0xc9f
  4742a0:	adrp	x12, 494000 <ASN1_generate_nconf@plt+0x75700>
  4742a4:	add	x12, x12, #0xff2
  4742a8:	mov	w13, #0xb                   	// #11
  4742ac:	mov	x14, xzr
  4742b0:	mov	x6, x14
  4742b4:	stur	x0, [x29, #-8]
  4742b8:	stur	w1, [x29, #-12]
  4742bc:	stur	w2, [x29, #-16]
  4742c0:	stur	x3, [x29, #-24]
  4742c4:	stur	w4, [x29, #-28]
  4742c8:	stur	x5, [x29, #-40]
  4742cc:	ldur	x15, [x29, #-40]
  4742d0:	stur	x15, [x29, #-48]
  4742d4:	ldur	w0, [x29, #-16]
  4742d8:	mov	x1, x8
  4742dc:	mov	x2, x9
  4742e0:	str	x10, [sp, #48]
  4742e4:	str	x11, [sp, #40]
  4742e8:	str	x12, [sp, #32]
  4742ec:	str	w13, [sp, #28]
  4742f0:	str	x14, [sp, #16]
  4742f4:	str	x6, [sp, #8]
  4742f8:	bl	474210 <ASN1_generate_nconf@plt+0x55910>
  4742fc:	str	x0, [sp, #56]
  474300:	ldur	x0, [x29, #-48]
  474304:	ldur	w13, [x29, #-12]
  474308:	cmp	w13, #0x0
  47430c:	ldr	x8, [sp, #48]
  474310:	ldr	x9, [sp, #40]
  474314:	csel	x2, x8, x9, ne  // ne = any
  474318:	ldr	x3, [sp, #56]
  47431c:	ldur	w4, [x29, #-16]
  474320:	ldur	w5, [x29, #-28]
  474324:	ldr	x1, [sp, #32]
  474328:	bl	4196e0 <BIO_printf@plt>
  47432c:	ldur	x8, [x29, #-48]
  474330:	ldur	x1, [x29, #-24]
  474334:	ldur	w2, [x29, #-28]
  474338:	mov	x0, x8
  47433c:	bl	419fd0 <BIO_dump@plt>
  474340:	ldur	x8, [x29, #-48]
  474344:	mov	x0, x8
  474348:	ldr	w1, [sp, #28]
  47434c:	ldr	x2, [sp, #16]
  474350:	ldr	x3, [sp, #8]
  474354:	bl	41de30 <BIO_ctrl@plt>
  474358:	ldp	x29, x30, [sp, #112]
  47435c:	add	sp, sp, #0x80
  474360:	ret
  474364:	sub	sp, sp, #0x60
  474368:	stp	x29, x30, [sp, #80]
  47436c:	add	x29, sp, #0x50
  474370:	mov	x8, xzr
  474374:	adrp	x9, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  474378:	add	x9, x9, #0x330
  47437c:	adrp	x10, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  474380:	ldr	x10, [x10, #4024]
  474384:	stur	x0, [x29, #-16]
  474388:	stur	x1, [x29, #-24]
  47438c:	stur	x2, [x29, #-32]
  474390:	str	xzr, [sp, #32]
  474394:	str	x8, [sp, #16]
  474398:	str	x8, [sp, #8]
  47439c:	ldr	w11, [x9]
  4743a0:	str	x10, [sp]
  4743a4:	cbnz	w11, 4743f0 <ASN1_generate_nconf@plt+0x55af0>
  4743a8:	adrp	x0, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  4743ac:	add	x0, x0, #0x334
  4743b0:	mov	w1, #0x10                  	// #16
  4743b4:	bl	41d740 <RAND_bytes@plt>
  4743b8:	cmp	w0, #0x0
  4743bc:	cset	w8, gt
  4743c0:	tbnz	w8, #0, 4743e0 <ASN1_generate_nconf@plt+0x55ae0>
  4743c4:	ldr	x8, [sp]
  4743c8:	ldr	x0, [x8]
  4743cc:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  4743d0:	add	x1, x1, #0x19
  4743d4:	bl	4196e0 <BIO_printf@plt>
  4743d8:	stur	wzr, [x29, #-4]
  4743dc:	b	474554 <ASN1_generate_nconf@plt+0x55c54>
  4743e0:	mov	w8, #0x1                   	// #1
  4743e4:	adrp	x9, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  4743e8:	add	x9, x9, #0x330
  4743ec:	str	w8, [x9]
  4743f0:	ldur	x0, [x29, #-16]
  4743f4:	bl	41d370 <SSL_is_dtls@plt>
  4743f8:	cbz	w0, 47444c <ASN1_generate_nconf@plt+0x55b4c>
  4743fc:	bl	41b670 <BIO_ADDR_new@plt>
  474400:	str	x0, [sp, #8]
  474404:	str	x0, [sp, #16]
  474408:	ldr	x8, [sp, #8]
  47440c:	cbnz	x8, 47442c <ASN1_generate_nconf@plt+0x55b2c>
  474410:	ldr	x8, [sp]
  474414:	ldr	x0, [x8]
  474418:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  47441c:	add	x1, x1, #0x3d
  474420:	bl	4196e0 <BIO_printf@plt>
  474424:	stur	wzr, [x29, #-4]
  474428:	b	474554 <ASN1_generate_nconf@plt+0x55c54>
  47442c:	ldur	x0, [x29, #-16]
  474430:	bl	419810 <SSL_get_rbio@plt>
  474434:	ldr	x3, [sp, #8]
  474438:	mov	w1, #0x2e                  	// #46
  47443c:	mov	x8, xzr
  474440:	mov	x2, x8
  474444:	bl	41de30 <BIO_ctrl@plt>
  474448:	b	47445c <ASN1_generate_nconf@plt+0x55b5c>
  47444c:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  474450:	ldr	x8, [x8, #4064]
  474454:	ldr	x8, [x8]
  474458:	str	x8, [sp, #8]
  47445c:	ldr	x0, [sp, #8]
  474460:	mov	x8, xzr
  474464:	mov	x1, x8
  474468:	add	x2, sp, #0x20
  47446c:	bl	41b320 <BIO_ADDR_rawaddress@plt>
  474470:	cbnz	w0, 474490 <ASN1_generate_nconf@plt+0x55b90>
  474474:	ldr	x8, [sp]
  474478:	ldr	x0, [x8]
  47447c:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  474480:	add	x1, x1, #0x4a
  474484:	bl	4196e0 <BIO_printf@plt>
  474488:	stur	wzr, [x29, #-4]
  47448c:	b	474554 <ASN1_generate_nconf@plt+0x55c54>
  474490:	ldr	x8, [sp, #32]
  474494:	cbz	x8, 47449c <ASN1_generate_nconf@plt+0x55b9c>
  474498:	b	4744b4 <ASN1_generate_nconf@plt+0x55bb4>
  47449c:	adrp	x0, 495000 <ASN1_generate_nconf@plt+0x76700>
  4744a0:	add	x0, x0, #0x67
  4744a4:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  4744a8:	add	x1, x1, #0xe4a
  4744ac:	mov	w2, #0x30d                 	// #781
  4744b0:	bl	41ab50 <OPENSSL_die@plt>
  4744b4:	ldr	x0, [sp, #8]
  4744b8:	bl	419c80 <BIO_ADDR_rawport@plt>
  4744bc:	strh	w0, [sp, #30]
  4744c0:	ldr	x8, [sp, #32]
  4744c4:	add	x8, x8, #0x2
  4744c8:	str	x8, [sp, #32]
  4744cc:	ldr	x8, [sp, #32]
  4744d0:	mov	w0, w8
  4744d4:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  4744d8:	add	x1, x1, #0x85
  4744dc:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  4744e0:	str	x0, [sp, #40]
  4744e4:	ldr	x9, [sp, #40]
  4744e8:	ldrh	w8, [sp, #30]
  4744ec:	strh	w8, [x9]
  4744f0:	ldr	x0, [sp, #8]
  4744f4:	ldr	x9, [sp, #40]
  4744f8:	add	x1, x9, #0x2
  4744fc:	mov	x9, xzr
  474500:	mov	x2, x9
  474504:	bl	41b320 <BIO_ADDR_rawaddress@plt>
  474508:	bl	41c340 <EVP_sha1@plt>
  47450c:	ldr	x3, [sp, #40]
  474510:	ldr	x4, [sp, #32]
  474514:	ldur	x5, [x29, #-24]
  474518:	ldur	x6, [x29, #-32]
  47451c:	adrp	x1, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  474520:	add	x1, x1, #0x334
  474524:	mov	w2, #0x10                  	// #16
  474528:	bl	41cd90 <HMAC@plt>
  47452c:	ldr	x9, [sp, #40]
  474530:	mov	x0, x9
  474534:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  474538:	add	x1, x1, #0xe4a
  47453c:	mov	w2, #0x319                 	// #793
  474540:	bl	41b180 <CRYPTO_free@plt>
  474544:	ldr	x0, [sp, #16]
  474548:	bl	419cc0 <BIO_ADDR_free@plt>
  47454c:	mov	w8, #0x1                   	// #1
  474550:	stur	w8, [x29, #-4]
  474554:	ldur	w0, [x29, #-4]
  474558:	ldp	x29, x30, [sp, #80]
  47455c:	add	sp, sp, #0x60
  474560:	ret
  474564:	sub	sp, sp, #0x70
  474568:	stp	x29, x30, [sp, #96]
  47456c:	add	x29, sp, #0x60
  474570:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  474574:	add	x8, x8, #0x330
  474578:	stur	x0, [x29, #-16]
  47457c:	stur	x1, [x29, #-24]
  474580:	stur	w2, [x29, #-28]
  474584:	ldr	w9, [x8]
  474588:	cbz	w9, 4745d4 <ASN1_generate_nconf@plt+0x55cd4>
  47458c:	ldur	x0, [x29, #-16]
  474590:	add	x1, sp, #0x4
  474594:	mov	x2, sp
  474598:	bl	474364 <ASN1_generate_nconf@plt+0x55a64>
  47459c:	cbz	w0, 4745d4 <ASN1_generate_nconf@plt+0x55cd4>
  4745a0:	ldur	w8, [x29, #-28]
  4745a4:	ldr	w9, [sp]
  4745a8:	cmp	w8, w9
  4745ac:	b.ne	4745d4 <ASN1_generate_nconf@plt+0x55cd4>  // b.any
  4745b0:	ldur	x1, [x29, #-24]
  4745b4:	ldr	w8, [sp]
  4745b8:	mov	w2, w8
  4745bc:	add	x0, sp, #0x4
  4745c0:	bl	41c840 <memcmp@plt>
  4745c4:	cbnz	w0, 4745d4 <ASN1_generate_nconf@plt+0x55cd4>
  4745c8:	mov	w8, #0x1                   	// #1
  4745cc:	stur	w8, [x29, #-4]
  4745d0:	b	4745d8 <ASN1_generate_nconf@plt+0x55cd8>
  4745d4:	stur	wzr, [x29, #-4]
  4745d8:	ldur	w0, [x29, #-4]
  4745dc:	ldp	x29, x30, [sp, #96]
  4745e0:	add	sp, sp, #0x70
  4745e4:	ret
  4745e8:	sub	sp, sp, #0x30
  4745ec:	stp	x29, x30, [sp, #32]
  4745f0:	add	x29, sp, #0x20
  4745f4:	add	x8, sp, #0x4
  4745f8:	stur	x0, [x29, #-8]
  4745fc:	str	x1, [sp, #16]
  474600:	str	x2, [sp, #8]
  474604:	ldur	x0, [x29, #-8]
  474608:	ldr	x1, [sp, #16]
  47460c:	mov	x2, x8
  474610:	bl	474364 <ASN1_generate_nconf@plt+0x55a64>
  474614:	str	w0, [sp]
  474618:	ldr	w9, [sp, #4]
  47461c:	mov	w8, w9
  474620:	ldr	x10, [sp, #8]
  474624:	str	x8, [x10]
  474628:	ldr	w0, [sp]
  47462c:	ldp	x29, x30, [sp, #32]
  474630:	add	sp, sp, #0x30
  474634:	ret
  474638:	sub	sp, sp, #0x30
  47463c:	stp	x29, x30, [sp, #32]
  474640:	add	x29, sp, #0x20
  474644:	stur	x0, [x29, #-8]
  474648:	str	x1, [sp, #16]
  47464c:	str	x2, [sp, #8]
  474650:	ldur	x0, [x29, #-8]
  474654:	ldr	x1, [sp, #16]
  474658:	ldr	x8, [sp, #8]
  47465c:	mov	w2, w8
  474660:	bl	474564 <ASN1_generate_nconf@plt+0x55c64>
  474664:	ldp	x29, x30, [sp, #32]
  474668:	add	sp, sp, #0x30
  47466c:	ret
  474670:	sub	sp, sp, #0x20
  474674:	stp	x29, x30, [sp, #16]
  474678:	add	x29, sp, #0x10
  47467c:	adrp	x8, 474000 <ASN1_generate_nconf@plt+0x55700>
  474680:	add	x8, x8, #0x6a8
  474684:	str	x0, [sp, #8]
  474688:	str	x1, [sp]
  47468c:	ldr	x0, [sp, #8]
  474690:	ldr	x2, [sp]
  474694:	mov	x1, x8
  474698:	bl	41c1f0 <SSL_CTX_set_cert_cb@plt>
  47469c:	ldp	x29, x30, [sp, #16]
  4746a0:	add	sp, sp, #0x20
  4746a4:	ret
  4746a8:	sub	sp, sp, #0x60
  4746ac:	stp	x29, x30, [sp, #80]
  4746b0:	add	x29, sp, #0x50
  4746b4:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  4746b8:	ldr	x8, [x8, #4024]
  4746bc:	stur	x0, [x29, #-16]
  4746c0:	stur	x1, [x29, #-24]
  4746c4:	ldur	x9, [x29, #-24]
  4746c8:	str	x9, [sp, #40]
  4746cc:	ldur	x0, [x29, #-16]
  4746d0:	str	x8, [sp, #32]
  4746d4:	bl	41e240 <SSL_certs_clear@plt>
  4746d8:	ldr	x8, [sp, #40]
  4746dc:	cbnz	x8, 4746ec <ASN1_generate_nconf@plt+0x55dec>
  4746e0:	mov	w8, #0x1                   	// #1
  4746e4:	stur	w8, [x29, #-4]
  4746e8:	b	474874 <ASN1_generate_nconf@plt+0x55f74>
  4746ec:	ldr	x8, [sp, #40]
  4746f0:	ldr	x8, [x8, #72]
  4746f4:	cbz	x8, 474708 <ASN1_generate_nconf@plt+0x55e08>
  4746f8:	ldr	x8, [sp, #40]
  4746fc:	ldr	x8, [x8, #72]
  474700:	str	x8, [sp, #40]
  474704:	b	4746ec <ASN1_generate_nconf@plt+0x55dec>
  474708:	stur	wzr, [x29, #-28]
  47470c:	ldr	x8, [sp, #40]
  474710:	cbz	x8, 47486c <ASN1_generate_nconf@plt+0x55f6c>
  474714:	ldur	w8, [x29, #-28]
  474718:	add	w8, w8, #0x1
  47471c:	stur	w8, [x29, #-28]
  474720:	ldur	x0, [x29, #-16]
  474724:	ldr	x9, [sp, #40]
  474728:	ldr	x1, [x9, #40]
  47472c:	ldr	x9, [sp, #40]
  474730:	ldr	x2, [x9, #48]
  474734:	ldr	x9, [sp, #40]
  474738:	ldr	x3, [x9, #56]
  47473c:	bl	41ae50 <SSL_check_chain@plt>
  474740:	stur	w0, [x29, #-32]
  474744:	ldr	x9, [sp, #32]
  474748:	ldr	x0, [x9]
  47474c:	ldur	w2, [x29, #-28]
  474750:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  474754:	add	x1, x1, #0xa38
  474758:	bl	4196e0 <BIO_printf@plt>
  47475c:	ldr	x9, [sp, #32]
  474760:	ldr	x10, [x9]
  474764:	ldr	x11, [sp, #40]
  474768:	ldr	x11, [x11, #40]
  47476c:	mov	x0, x11
  474770:	str	x10, [sp, #24]
  474774:	bl	41d5d0 <X509_get_subject_name@plt>
  474778:	str	x0, [sp, #16]
  47477c:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  474780:	ldr	x9, [sp, #24]
  474784:	str	x0, [sp, #8]
  474788:	mov	x0, x9
  47478c:	ldr	x1, [sp, #16]
  474790:	mov	w8, wzr
  474794:	mov	w2, w8
  474798:	ldr	x3, [sp, #8]
  47479c:	bl	41e0a0 <X509_NAME_print_ex@plt>
  4747a0:	ldr	x9, [sp, #32]
  4747a4:	ldr	x10, [x9]
  4747a8:	mov	x0, x10
  4747ac:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4747b0:	add	x1, x1, #0xec1
  4747b4:	bl	41a930 <BIO_puts@plt>
  4747b8:	ldur	x9, [x29, #-16]
  4747bc:	ldur	w1, [x29, #-32]
  4747c0:	mov	x0, x9
  4747c4:	bl	476228 <ASN1_generate_nconf@plt+0x57928>
  4747c8:	ldur	w8, [x29, #-32]
  4747cc:	and	w8, w8, #0x1
  4747d0:	cbz	w8, 47485c <ASN1_generate_nconf@plt+0x55f5c>
  4747d4:	ldur	x0, [x29, #-16]
  4747d8:	ldr	x8, [sp, #40]
  4747dc:	ldr	x1, [x8, #40]
  4747e0:	bl	41c7e0 <SSL_use_certificate@plt>
  4747e4:	cbz	w0, 4747fc <ASN1_generate_nconf@plt+0x55efc>
  4747e8:	ldur	x0, [x29, #-16]
  4747ec:	ldr	x8, [sp, #40]
  4747f0:	ldr	x1, [x8, #48]
  4747f4:	bl	41dec0 <SSL_use_PrivateKey@plt>
  4747f8:	cbnz	w0, 474804 <ASN1_generate_nconf@plt+0x55f04>
  4747fc:	stur	wzr, [x29, #-4]
  474800:	b	474874 <ASN1_generate_nconf@plt+0x55f74>
  474804:	ldr	x8, [sp, #40]
  474808:	ldr	w9, [x8, #64]
  47480c:	cbz	w9, 474838 <ASN1_generate_nconf@plt+0x55f38>
  474810:	ldur	x0, [x29, #-16]
  474814:	mov	w1, #0x69                  	// #105
  474818:	mov	x8, xzr
  47481c:	mov	x2, x8
  474820:	mov	x3, x8
  474824:	bl	41da70 <SSL_ctrl@plt>
  474828:	cbnz	x0, 474834 <ASN1_generate_nconf@plt+0x55f34>
  47482c:	stur	wzr, [x29, #-4]
  474830:	b	474874 <ASN1_generate_nconf@plt+0x55f74>
  474834:	b	47485c <ASN1_generate_nconf@plt+0x55f5c>
  474838:	ldr	x8, [sp, #40]
  47483c:	ldr	x8, [x8, #56]
  474840:	cbz	x8, 47485c <ASN1_generate_nconf@plt+0x55f5c>
  474844:	ldur	x0, [x29, #-16]
  474848:	ldr	x8, [sp, #40]
  47484c:	ldr	x3, [x8, #56]
  474850:	mov	w1, #0x58                  	// #88
  474854:	mov	x2, #0x1                   	// #1
  474858:	bl	41da70 <SSL_ctrl@plt>
  47485c:	ldr	x8, [sp, #40]
  474860:	ldr	x8, [x8, #80]
  474864:	str	x8, [sp, #40]
  474868:	b	47470c <ASN1_generate_nconf@plt+0x55e0c>
  47486c:	mov	w8, #0x1                   	// #1
  474870:	stur	w8, [x29, #-4]
  474874:	ldur	w0, [x29, #-4]
  474878:	ldp	x29, x30, [sp, #80]
  47487c:	add	sp, sp, #0x60
  474880:	ret
  474884:	sub	sp, sp, #0x20
  474888:	stp	x29, x30, [sp, #16]
  47488c:	add	x29, sp, #0x10
  474890:	str	x0, [sp, #8]
  474894:	ldr	x8, [sp, #8]
  474898:	cbnz	x8, 4748a0 <ASN1_generate_nconf@plt+0x55fa0>
  47489c:	b	474900 <ASN1_generate_nconf@plt+0x56000>
  4748a0:	ldr	x8, [sp, #8]
  4748a4:	cbz	x8, 474900 <ASN1_generate_nconf@plt+0x56000>
  4748a8:	ldr	x8, [sp, #8]
  4748ac:	ldr	x0, [x8, #40]
  4748b0:	bl	41e1e0 <X509_free@plt>
  4748b4:	ldr	x8, [sp, #8]
  4748b8:	ldr	x0, [x8, #48]
  4748bc:	bl	41d960 <EVP_PKEY_free@plt>
  4748c0:	ldr	x8, [sp, #8]
  4748c4:	ldr	x0, [x8, #56]
  4748c8:	adrp	x1, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  4748cc:	ldr	x1, [x1, #4056]
  4748d0:	bl	47490c <ASN1_generate_nconf@plt+0x5600c>
  4748d4:	ldr	x8, [sp, #8]
  4748d8:	str	x8, [sp]
  4748dc:	ldr	x8, [sp, #8]
  4748e0:	ldr	x8, [x8, #72]
  4748e4:	str	x8, [sp, #8]
  4748e8:	ldr	x0, [sp]
  4748ec:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  4748f0:	add	x1, x1, #0xe4a
  4748f4:	mov	w2, #0x3d6                 	// #982
  4748f8:	bl	41b180 <CRYPTO_free@plt>
  4748fc:	b	4748a0 <ASN1_generate_nconf@plt+0x55fa0>
  474900:	ldp	x29, x30, [sp, #16]
  474904:	add	sp, sp, #0x20
  474908:	ret
  47490c:	sub	sp, sp, #0x20
  474910:	stp	x29, x30, [sp, #16]
  474914:	add	x29, sp, #0x10
  474918:	str	x0, [sp, #8]
  47491c:	str	x1, [sp]
  474920:	ldr	x0, [sp, #8]
  474924:	ldr	x1, [sp]
  474928:	bl	41dcd0 <OPENSSL_sk_pop_free@plt>
  47492c:	ldp	x29, x30, [sp, #16]
  474930:	add	sp, sp, #0x20
  474934:	ret
  474938:	sub	sp, sp, #0x30
  47493c:	stp	x29, x30, [sp, #32]
  474940:	add	x29, sp, #0x20
  474944:	str	x0, [sp, #16]
  474948:	ldr	x8, [sp, #16]
  47494c:	ldr	x8, [x8]
  474950:	str	x8, [sp, #8]
  474954:	ldr	x8, [sp, #8]
  474958:	cbnz	x8, 474968 <ASN1_generate_nconf@plt+0x56068>
  47495c:	mov	w8, #0x1                   	// #1
  474960:	stur	w8, [x29, #-4]
  474964:	b	474af8 <ASN1_generate_nconf@plt+0x561f8>
  474968:	ldr	x8, [sp, #8]
  47496c:	ldr	x8, [x8, #8]
  474970:	cbnz	x8, 4749a0 <ASN1_generate_nconf@plt+0x560a0>
  474974:	ldr	x8, [sp, #8]
  474978:	ldr	x8, [x8, #72]
  47497c:	cbnz	x8, 4749a0 <ASN1_generate_nconf@plt+0x560a0>
  474980:	ldr	x0, [sp, #8]
  474984:	bl	474884 <ASN1_generate_nconf@plt+0x55f84>
  474988:	ldr	x8, [sp, #16]
  47498c:	mov	x9, xzr
  474990:	str	x9, [x8]
  474994:	mov	w10, #0x1                   	// #1
  474998:	stur	w10, [x29, #-4]
  47499c:	b	474af8 <ASN1_generate_nconf@plt+0x561f8>
  4749a0:	ldr	x8, [sp, #8]
  4749a4:	cbz	x8, 474af0 <ASN1_generate_nconf@plt+0x561f0>
  4749a8:	ldr	x8, [sp, #8]
  4749ac:	ldr	x8, [x8, #8]
  4749b0:	cbnz	x8, 4749d4 <ASN1_generate_nconf@plt+0x560d4>
  4749b4:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  4749b8:	ldr	x8, [x8, #4024]
  4749bc:	ldr	x0, [x8]
  4749c0:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  4749c4:	add	x1, x1, #0x9c
  4749c8:	bl	4196e0 <BIO_printf@plt>
  4749cc:	stur	wzr, [x29, #-4]
  4749d0:	b	474af8 <ASN1_generate_nconf@plt+0x561f8>
  4749d4:	ldr	x8, [sp, #8]
  4749d8:	ldr	x0, [x8, #8]
  4749dc:	ldr	x8, [sp, #8]
  4749e0:	ldr	w1, [x8]
  4749e4:	adrp	x2, 495000 <ASN1_generate_nconf@plt+0x76700>
  4749e8:	add	x2, x2, #0xae
  4749ec:	bl	46bd9c <ASN1_generate_nconf@plt+0x4d49c>
  4749f0:	ldr	x8, [sp, #8]
  4749f4:	str	x0, [x8, #40]
  4749f8:	ldr	x8, [sp, #8]
  4749fc:	ldr	x8, [x8, #40]
  474a00:	cbnz	x8, 474a0c <ASN1_generate_nconf@plt+0x5610c>
  474a04:	stur	wzr, [x29, #-4]
  474a08:	b	474af8 <ASN1_generate_nconf@plt+0x561f8>
  474a0c:	ldr	x8, [sp, #8]
  474a10:	ldr	x8, [x8, #24]
  474a14:	cbz	x8, 474a54 <ASN1_generate_nconf@plt+0x56154>
  474a18:	ldr	x8, [sp, #8]
  474a1c:	ldr	x0, [x8, #24]
  474a20:	ldr	x8, [sp, #8]
  474a24:	ldr	w1, [x8, #16]
  474a28:	mov	w9, wzr
  474a2c:	mov	w2, w9
  474a30:	mov	x8, xzr
  474a34:	mov	x3, x8
  474a38:	mov	x4, x8
  474a3c:	adrp	x5, 495000 <ASN1_generate_nconf@plt+0x76700>
  474a40:	add	x5, x5, #0xc1
  474a44:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  474a48:	ldr	x8, [sp, #8]
  474a4c:	str	x0, [x8, #48]
  474a50:	b	474a8c <ASN1_generate_nconf@plt+0x5618c>
  474a54:	ldr	x8, [sp, #8]
  474a58:	ldr	x0, [x8, #8]
  474a5c:	ldr	x8, [sp, #8]
  474a60:	ldr	w1, [x8]
  474a64:	mov	w9, wzr
  474a68:	mov	w2, w9
  474a6c:	mov	x8, xzr
  474a70:	mov	x3, x8
  474a74:	mov	x4, x8
  474a78:	adrp	x5, 495000 <ASN1_generate_nconf@plt+0x76700>
  474a7c:	add	x5, x5, #0xc1
  474a80:	bl	46c4ac <ASN1_generate_nconf@plt+0x4dbac>
  474a84:	ldr	x8, [sp, #8]
  474a88:	str	x0, [x8, #48]
  474a8c:	ldr	x8, [sp, #8]
  474a90:	ldr	x8, [x8, #48]
  474a94:	cbnz	x8, 474aa0 <ASN1_generate_nconf@plt+0x561a0>
  474a98:	stur	wzr, [x29, #-4]
  474a9c:	b	474af8 <ASN1_generate_nconf@plt+0x561f8>
  474aa0:	ldr	x8, [sp, #8]
  474aa4:	ldr	x8, [x8, #32]
  474aa8:	cbz	x8, 474ae0 <ASN1_generate_nconf@plt+0x561e0>
  474aac:	ldr	x8, [sp, #8]
  474ab0:	ldr	x0, [x8, #32]
  474ab4:	ldr	x8, [sp, #8]
  474ab8:	add	x1, x8, #0x38
  474abc:	mov	w2, #0x8005                	// #32773
  474ac0:	mov	x8, xzr
  474ac4:	mov	x3, x8
  474ac8:	adrp	x4, 495000 <ASN1_generate_nconf@plt+0x76700>
  474acc:	add	x4, x4, #0xcc
  474ad0:	bl	46ca14 <ASN1_generate_nconf@plt+0x4e114>
  474ad4:	cbnz	w0, 474ae0 <ASN1_generate_nconf@plt+0x561e0>
  474ad8:	stur	wzr, [x29, #-4]
  474adc:	b	474af8 <ASN1_generate_nconf@plt+0x561f8>
  474ae0:	ldr	x8, [sp, #8]
  474ae4:	ldr	x8, [x8, #72]
  474ae8:	str	x8, [sp, #8]
  474aec:	b	4749a0 <ASN1_generate_nconf@plt+0x560a0>
  474af0:	mov	w8, #0x1                   	// #1
  474af4:	stur	w8, [x29, #-4]
  474af8:	ldur	w0, [x29, #-4]
  474afc:	ldp	x29, x30, [sp, #32]
  474b00:	add	sp, sp, #0x30
  474b04:	ret
  474b08:	sub	sp, sp, #0x80
  474b0c:	stp	x29, x30, [sp, #112]
  474b10:	add	x29, sp, #0x70
  474b14:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  474b18:	ldr	x8, [x8, #4024]
  474b1c:	stur	w0, [x29, #-8]
  474b20:	stur	x1, [x29, #-16]
  474b24:	ldur	x9, [x29, #-16]
  474b28:	ldr	x9, [x9]
  474b2c:	stur	x9, [x29, #-24]
  474b30:	ldur	x9, [x29, #-24]
  474b34:	stur	x8, [x29, #-32]
  474b38:	cbnz	x9, 474b84 <ASN1_generate_nconf@plt+0x56284>
  474b3c:	sub	x0, x29, #0x18
  474b40:	bl	474d4c <ASN1_generate_nconf@plt+0x5644c>
  474b44:	cbnz	w0, 474b78 <ASN1_generate_nconf@plt+0x56278>
  474b48:	ldur	x8, [x29, #-32]
  474b4c:	ldr	x0, [x8]
  474b50:	stur	x0, [x29, #-40]
  474b54:	bl	470d74 <ASN1_generate_nconf@plt+0x52474>
  474b58:	ldur	x8, [x29, #-40]
  474b5c:	stur	x0, [x29, #-48]
  474b60:	mov	x0, x8
  474b64:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  474b68:	add	x1, x1, #0xd9
  474b6c:	ldur	x2, [x29, #-48]
  474b70:	bl	4196e0 <BIO_printf@plt>
  474b74:	b	474d18 <ASN1_generate_nconf@plt+0x56418>
  474b78:	ldur	x8, [x29, #-24]
  474b7c:	ldur	x9, [x29, #-16]
  474b80:	str	x8, [x9]
  474b84:	ldur	w8, [x29, #-8]
  474b88:	subs	w8, w8, #0x3e8
  474b8c:	mov	w9, w8
  474b90:	ubfx	x9, x9, #0, #32
  474b94:	cmp	x9, #0x7
  474b98:	str	x9, [sp, #56]
  474b9c:	b.hi	474d0c <ASN1_generate_nconf@plt+0x5640c>  // b.pmore
  474ba0:	adrp	x8, 494000 <ASN1_generate_nconf@plt+0x75700>
  474ba4:	add	x8, x8, #0xc18
  474ba8:	ldr	x11, [sp, #56]
  474bac:	ldrsw	x10, [x8, x11, lsl #2]
  474bb0:	add	x9, x8, x10
  474bb4:	br	x9
  474bb8:	stur	wzr, [x29, #-4]
  474bbc:	b	474d3c <ASN1_generate_nconf@plt+0x5643c>
  474bc0:	ldur	x8, [x29, #-24]
  474bc4:	ldr	x8, [x8, #8]
  474bc8:	cbz	x8, 474c08 <ASN1_generate_nconf@plt+0x56308>
  474bcc:	sub	x0, x29, #0x18
  474bd0:	bl	474d4c <ASN1_generate_nconf@plt+0x5644c>
  474bd4:	cbnz	w0, 474c08 <ASN1_generate_nconf@plt+0x56308>
  474bd8:	ldur	x8, [x29, #-32]
  474bdc:	ldr	x0, [x8]
  474be0:	str	x0, [sp, #48]
  474be4:	bl	470d74 <ASN1_generate_nconf@plt+0x52474>
  474be8:	ldr	x8, [sp, #48]
  474bec:	str	x0, [sp, #40]
  474bf0:	mov	x0, x8
  474bf4:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  474bf8:	add	x1, x1, #0xf8
  474bfc:	ldr	x2, [sp, #40]
  474c00:	bl	4196e0 <BIO_printf@plt>
  474c04:	b	474d18 <ASN1_generate_nconf@plt+0x56418>
  474c08:	ldur	x8, [x29, #-24]
  474c0c:	ldur	x9, [x29, #-16]
  474c10:	str	x8, [x9]
  474c14:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  474c18:	ldur	x8, [x29, #-24]
  474c1c:	str	x0, [x8, #8]
  474c20:	b	474d0c <ASN1_generate_nconf@plt+0x5640c>
  474c24:	ldur	x8, [x29, #-24]
  474c28:	ldr	x8, [x8, #24]
  474c2c:	cbz	x8, 474c60 <ASN1_generate_nconf@plt+0x56360>
  474c30:	ldur	x8, [x29, #-32]
  474c34:	ldr	x0, [x8]
  474c38:	str	x0, [sp, #32]
  474c3c:	bl	470d74 <ASN1_generate_nconf@plt+0x52474>
  474c40:	ldr	x8, [sp, #32]
  474c44:	str	x0, [sp, #24]
  474c48:	mov	x0, x8
  474c4c:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  474c50:	add	x1, x1, #0x110
  474c54:	ldr	x2, [sp, #24]
  474c58:	bl	4196e0 <BIO_printf@plt>
  474c5c:	b	474d18 <ASN1_generate_nconf@plt+0x56418>
  474c60:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  474c64:	ldur	x8, [x29, #-24]
  474c68:	str	x0, [x8, #24]
  474c6c:	b	474d0c <ASN1_generate_nconf@plt+0x5640c>
  474c70:	ldur	x8, [x29, #-24]
  474c74:	ldr	x8, [x8, #32]
  474c78:	cbz	x8, 474cac <ASN1_generate_nconf@plt+0x563ac>
  474c7c:	ldur	x8, [x29, #-32]
  474c80:	ldr	x0, [x8]
  474c84:	str	x0, [sp, #16]
  474c88:	bl	470d74 <ASN1_generate_nconf@plt+0x52474>
  474c8c:	ldr	x8, [sp, #16]
  474c90:	str	x0, [sp, #8]
  474c94:	mov	x0, x8
  474c98:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  474c9c:	add	x1, x1, #0x12b
  474ca0:	ldr	x2, [sp, #8]
  474ca4:	bl	4196e0 <BIO_printf@plt>
  474ca8:	b	474d18 <ASN1_generate_nconf@plt+0x56418>
  474cac:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  474cb0:	ldur	x8, [x29, #-24]
  474cb4:	str	x0, [x8, #32]
  474cb8:	b	474d0c <ASN1_generate_nconf@plt+0x5640c>
  474cbc:	ldur	x8, [x29, #-24]
  474cc0:	mov	w9, #0x1                   	// #1
  474cc4:	str	w9, [x8, #64]
  474cc8:	b	474d0c <ASN1_generate_nconf@plt+0x5640c>
  474ccc:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  474cd0:	ldur	x2, [x29, #-24]
  474cd4:	mov	x1, #0x2                   	// #2
  474cd8:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  474cdc:	cbnz	w0, 474ce8 <ASN1_generate_nconf@plt+0x563e8>
  474ce0:	stur	wzr, [x29, #-4]
  474ce4:	b	474d3c <ASN1_generate_nconf@plt+0x5643c>
  474ce8:	b	474d0c <ASN1_generate_nconf@plt+0x5640c>
  474cec:	bl	471f5c <ASN1_generate_nconf@plt+0x5365c>
  474cf0:	ldur	x8, [x29, #-24]
  474cf4:	add	x2, x8, #0x10
  474cf8:	mov	x1, #0x2                   	// #2
  474cfc:	bl	470f64 <ASN1_generate_nconf@plt+0x52664>
  474d00:	cbnz	w0, 474d0c <ASN1_generate_nconf@plt+0x5640c>
  474d04:	stur	wzr, [x29, #-4]
  474d08:	b	474d3c <ASN1_generate_nconf@plt+0x5643c>
  474d0c:	mov	w8, #0x1                   	// #1
  474d10:	stur	w8, [x29, #-4]
  474d14:	b	474d3c <ASN1_generate_nconf@plt+0x5643c>
  474d18:	ldur	x8, [x29, #-32]
  474d1c:	ldr	x0, [x8]
  474d20:	bl	41e780 <ERR_print_errors@plt>
  474d24:	ldur	x0, [x29, #-24]
  474d28:	bl	474884 <ASN1_generate_nconf@plt+0x55f84>
  474d2c:	ldur	x8, [x29, #-16]
  474d30:	mov	x9, xzr
  474d34:	str	x9, [x8]
  474d38:	stur	wzr, [x29, #-4]
  474d3c:	ldur	w0, [x29, #-4]
  474d40:	ldp	x29, x30, [sp, #112]
  474d44:	add	sp, sp, #0x80
  474d48:	ret
  474d4c:	sub	sp, sp, #0x30
  474d50:	stp	x29, x30, [sp, #32]
  474d54:	add	x29, sp, #0x20
  474d58:	mov	w8, #0x58                  	// #88
  474d5c:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  474d60:	add	x1, x1, #0xb22
  474d64:	mov	x2, #0x58                  	// #88
  474d68:	stur	x0, [x29, #-8]
  474d6c:	mov	w0, w8
  474d70:	str	x2, [sp, #8]
  474d74:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  474d78:	str	x0, [sp, #16]
  474d7c:	ldr	x0, [sp, #16]
  474d80:	mov	w8, wzr
  474d84:	mov	w1, w8
  474d88:	ldr	x2, [sp, #8]
  474d8c:	bl	41e730 <memset@plt>
  474d90:	ldur	x9, [x29, #-8]
  474d94:	ldr	x9, [x9]
  474d98:	ldr	x10, [sp, #16]
  474d9c:	str	x9, [x10, #72]
  474da0:	ldr	x9, [sp, #16]
  474da4:	ldur	x10, [x29, #-8]
  474da8:	str	x9, [x10]
  474dac:	ldr	x9, [sp, #16]
  474db0:	ldr	x9, [x9, #72]
  474db4:	cbz	x9, 474df4 <ASN1_generate_nconf@plt+0x564f4>
  474db8:	ldr	x8, [sp, #16]
  474dbc:	ldr	x8, [x8, #72]
  474dc0:	ldr	w9, [x8]
  474dc4:	ldr	x8, [sp, #16]
  474dc8:	str	w9, [x8]
  474dcc:	ldr	x8, [sp, #16]
  474dd0:	ldr	x8, [x8, #72]
  474dd4:	ldr	w9, [x8, #16]
  474dd8:	ldr	x8, [sp, #16]
  474ddc:	str	w9, [x8, #16]
  474de0:	ldr	x8, [sp, #16]
  474de4:	ldr	x10, [sp, #16]
  474de8:	ldr	x10, [x10, #72]
  474dec:	str	x8, [x10, #80]
  474df0:	b	474e08 <ASN1_generate_nconf@plt+0x56508>
  474df4:	ldr	x8, [sp, #16]
  474df8:	mov	w9, #0x8005                	// #32773
  474dfc:	str	w9, [x8]
  474e00:	ldr	x8, [sp, #16]
  474e04:	str	w9, [x8, #16]
  474e08:	mov	w0, #0x1                   	// #1
  474e0c:	ldp	x29, x30, [sp, #32]
  474e10:	add	sp, sp, #0x30
  474e14:	ret
  474e18:	sub	sp, sp, #0xa0
  474e1c:	stp	x29, x30, [sp, #144]
  474e20:	add	x29, sp, #0x90
  474e24:	stur	x0, [x29, #-8]
  474e28:	stur	x1, [x29, #-16]
  474e2c:	ldur	x0, [x29, #-8]
  474e30:	bl	41cf60 <SSL_get_verify_result@plt>
  474e34:	stur	x0, [x29, #-40]
  474e38:	ldur	x8, [x29, #-40]
  474e3c:	cbnz	x8, 474e7c <ASN1_generate_nconf@plt+0x5657c>
  474e40:	ldur	x0, [x29, #-8]
  474e44:	bl	41db40 <SSL_get0_peername@plt>
  474e48:	stur	x0, [x29, #-48]
  474e4c:	ldur	x0, [x29, #-16]
  474e50:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  474e54:	add	x1, x1, #0x148
  474e58:	bl	4196e0 <BIO_printf@plt>
  474e5c:	ldur	x8, [x29, #-48]
  474e60:	cbz	x8, 474e78 <ASN1_generate_nconf@plt+0x56578>
  474e64:	ldur	x0, [x29, #-16]
  474e68:	ldur	x2, [x29, #-48]
  474e6c:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  474e70:	add	x1, x1, #0x15a
  474e74:	bl	4196e0 <BIO_printf@plt>
  474e78:	b	474e9c <ASN1_generate_nconf@plt+0x5659c>
  474e7c:	ldur	x0, [x29, #-40]
  474e80:	bl	41d590 <X509_verify_cert_error_string@plt>
  474e84:	stur	x0, [x29, #-56]
  474e88:	ldur	x0, [x29, #-16]
  474e8c:	ldur	x2, [x29, #-56]
  474e90:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  474e94:	add	x1, x1, #0x171
  474e98:	bl	4196e0 <BIO_printf@plt>
  474e9c:	ldur	x0, [x29, #-8]
  474ea0:	mov	x8, xzr
  474ea4:	mov	x1, x8
  474ea8:	sub	x2, x29, #0x20
  474eac:	bl	41e630 <SSL_get0_dane_authority@plt>
  474eb0:	stur	w0, [x29, #-20]
  474eb4:	cmp	w0, #0x0
  474eb8:	cset	w9, lt  // lt = tstop
  474ebc:	tbnz	w9, #0, 474ffc <ASN1_generate_nconf@plt+0x566fc>
  474ec0:	add	x4, sp, #0x48
  474ec4:	mov	x8, xzr
  474ec8:	str	x8, [sp, #72]
  474ecc:	add	x5, sp, #0x40
  474ed0:	str	xzr, [sp, #64]
  474ed4:	ldur	x0, [x29, #-8]
  474ed8:	sub	x1, x29, #0x39
  474edc:	sub	x2, x29, #0x3a
  474ee0:	sub	x3, x29, #0x3b
  474ee4:	bl	41d250 <SSL_get0_dane_tlsa@plt>
  474ee8:	stur	w0, [x29, #-20]
  474eec:	ldr	x8, [sp, #64]
  474ef0:	cmp	x8, #0xc
  474ef4:	b.ls	474f1c <ASN1_generate_nconf@plt+0x5661c>  // b.plast
  474ef8:	ldr	x8, [sp, #72]
  474efc:	ldr	x9, [sp, #64]
  474f00:	add	x8, x8, x9
  474f04:	mov	x9, #0xfffffffffffffff4    	// #-12
  474f08:	add	x0, x8, x9
  474f0c:	mov	x1, #0xc                   	// #12
  474f10:	bl	475008 <ASN1_generate_nconf@plt+0x56708>
  474f14:	str	x0, [sp, #56]
  474f18:	b	474f2c <ASN1_generate_nconf@plt+0x5662c>
  474f1c:	ldr	x0, [sp, #72]
  474f20:	ldr	x1, [sp, #64]
  474f24:	bl	475008 <ASN1_generate_nconf@plt+0x56708>
  474f28:	str	x0, [sp, #56]
  474f2c:	ldur	x0, [x29, #-16]
  474f30:	ldurb	w2, [x29, #-57]
  474f34:	ldurb	w3, [x29, #-58]
  474f38:	ldurb	w4, [x29, #-59]
  474f3c:	ldr	x8, [sp, #64]
  474f40:	adrp	x9, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  474f44:	add	x9, x9, #0xec2
  474f48:	adrp	x10, 494000 <ASN1_generate_nconf@plt+0x75700>
  474f4c:	add	x10, x10, #0xfee
  474f50:	cmp	x8, #0xc
  474f54:	csel	x5, x10, x9, hi  // hi = pmore
  474f58:	ldr	x6, [sp, #56]
  474f5c:	ldur	x8, [x29, #-32]
  474f60:	str	x0, [sp, #48]
  474f64:	str	w2, [sp, #44]
  474f68:	str	w3, [sp, #40]
  474f6c:	str	w4, [sp, #36]
  474f70:	str	x5, [sp, #24]
  474f74:	str	x6, [sp, #16]
  474f78:	cbz	x8, 474f8c <ASN1_generate_nconf@plt+0x5668c>
  474f7c:	adrp	x8, 495000 <ASN1_generate_nconf@plt+0x76700>
  474f80:	add	x8, x8, #0x1b1
  474f84:	str	x8, [sp, #8]
  474f88:	b	474fac <ASN1_generate_nconf@plt+0x566ac>
  474f8c:	ldur	w8, [x29, #-20]
  474f90:	adrp	x9, 495000 <ASN1_generate_nconf@plt+0x76700>
  474f94:	add	x9, x9, #0x1df
  474f98:	adrp	x10, 495000 <ASN1_generate_nconf@plt+0x76700>
  474f9c:	add	x10, x10, #0x1c8
  474fa0:	cmp	w8, #0x0
  474fa4:	csel	x9, x10, x9, ne  // ne = any
  474fa8:	str	x9, [sp, #8]
  474fac:	ldr	x8, [sp, #8]
  474fb0:	ldur	w9, [x29, #-20]
  474fb4:	ldr	x0, [sp, #48]
  474fb8:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  474fbc:	add	x1, x1, #0x189
  474fc0:	ldr	w2, [sp, #44]
  474fc4:	ldr	w3, [sp, #40]
  474fc8:	ldr	w4, [sp, #36]
  474fcc:	ldr	x5, [sp, #24]
  474fd0:	ldr	x6, [sp, #16]
  474fd4:	mov	x7, x8
  474fd8:	mov	x8, sp
  474fdc:	str	w9, [x8]
  474fe0:	bl	4196e0 <BIO_printf@plt>
  474fe4:	ldr	x8, [sp, #56]
  474fe8:	mov	x0, x8
  474fec:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  474ff0:	add	x1, x1, #0xe4a
  474ff4:	mov	w2, #0x4a5                 	// #1189
  474ff8:	bl	41b180 <CRYPTO_free@plt>
  474ffc:	ldp	x29, x30, [sp, #144]
  475000:	add	sp, sp, #0xa0
  475004:	ret
  475008:	sub	sp, sp, #0x50
  47500c:	stp	x29, x30, [sp, #64]
  475010:	add	x29, sp, #0x40
  475014:	mov	x8, #0x2                   	// #2
  475018:	stur	x0, [x29, #-8]
  47501c:	stur	x1, [x29, #-16]
  475020:	ldur	x9, [x29, #-16]
  475024:	mul	x8, x8, x9
  475028:	add	x8, x8, #0x1
  47502c:	str	x8, [sp, #24]
  475030:	ldr	x8, [sp, #24]
  475034:	str	w8, [sp, #20]
  475038:	ldr	x9, [sp, #24]
  47503c:	ldur	x10, [x29, #-16]
  475040:	cmp	x9, x10
  475044:	b.cc	475068 <ASN1_generate_nconf@plt+0x56768>  // b.lo, b.ul, b.last
  475048:	ldr	w8, [sp, #20]
  47504c:	cmp	w8, #0x0
  475050:	cset	w8, lt  // lt = tstop
  475054:	tbnz	w8, #0, 475068 <ASN1_generate_nconf@plt+0x56768>
  475058:	ldr	x8, [sp, #24]
  47505c:	ldrsw	x9, [sp, #20]
  475060:	cmp	x8, x9
  475064:	b.eq	4750a8 <ASN1_generate_nconf@plt+0x567a8>  // b.none
  475068:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  47506c:	ldr	x8, [x8, #4024]
  475070:	ldr	x0, [x8]
  475074:	str	x0, [sp, #8]
  475078:	bl	470d74 <ASN1_generate_nconf@plt+0x52474>
  47507c:	ldur	x3, [x29, #-16]
  475080:	ldr	x8, [sp, #8]
  475084:	str	x0, [sp]
  475088:	mov	x0, x8
  47508c:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  475090:	add	x1, x1, #0xb40
  475094:	ldr	x2, [sp]
  475098:	bl	4196e0 <BIO_printf@plt>
  47509c:	mov	w9, #0x1                   	// #1
  4750a0:	mov	w0, w9
  4750a4:	bl	41abc0 <exit@plt>
  4750a8:	ldr	w0, [sp, #20]
  4750ac:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  4750b0:	add	x1, x1, #0xb6c
  4750b4:	bl	46a940 <ASN1_generate_nconf@plt+0x4c040>
  4750b8:	stur	x0, [x29, #-24]
  4750bc:	str	x0, [sp, #32]
  4750c0:	ldur	x8, [x29, #-16]
  4750c4:	subs	x9, x8, #0x1
  4750c8:	stur	x9, [x29, #-16]
  4750cc:	cmp	x8, #0x0
  4750d0:	cset	w10, ls  // ls = plast
  4750d4:	tbnz	w10, #0, 475150 <ASN1_generate_nconf@plt+0x56850>
  4750d8:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  4750dc:	add	x8, x8, #0xc90
  4750e0:	ldr	x9, [x8]
  4750e4:	ldur	x10, [x29, #-8]
  4750e8:	ldrb	w11, [x10]
  4750ec:	asr	w11, w11, #4
  4750f0:	and	w11, w11, #0xf
  4750f4:	mov	w0, w11
  4750f8:	sxtw	x10, w0
  4750fc:	add	x9, x9, x10
  475100:	ldrb	w11, [x9]
  475104:	ldr	x9, [sp, #32]
  475108:	add	x10, x9, #0x1
  47510c:	str	x10, [sp, #32]
  475110:	strb	w11, [x9]
  475114:	ldr	x8, [x8]
  475118:	ldur	x9, [x29, #-8]
  47511c:	add	x10, x9, #0x1
  475120:	stur	x10, [x29, #-8]
  475124:	ldrb	w11, [x9]
  475128:	and	w11, w11, #0xf
  47512c:	mov	w0, w11
  475130:	sxtw	x9, w0
  475134:	add	x8, x8, x9
  475138:	ldrb	w11, [x8]
  47513c:	ldr	x8, [sp, #32]
  475140:	add	x9, x8, #0x1
  475144:	str	x9, [sp, #32]
  475148:	strb	w11, [x8]
  47514c:	b	4750c0 <ASN1_generate_nconf@plt+0x567c0>
  475150:	ldr	x8, [sp, #32]
  475154:	mov	w9, #0x0                   	// #0
  475158:	strb	w9, [x8]
  47515c:	ldur	x0, [x29, #-24]
  475160:	ldp	x29, x30, [sp, #64]
  475164:	add	sp, sp, #0x50
  475168:	ret
  47516c:	sub	sp, sp, #0xb0
  475170:	stp	x29, x30, [sp, #160]
  475174:	add	x29, sp, #0xa0
  475178:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  47517c:	ldr	x8, [x8, #4024]
  475180:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  475184:	add	x1, x1, #0x1f6
  475188:	adrp	x9, 495000 <ASN1_generate_nconf@plt+0x76700>
  47518c:	add	x9, x9, #0x20c
  475190:	mov	w10, wzr
  475194:	stur	x0, [x29, #-8]
  475198:	ldr	x0, [x8]
  47519c:	ldur	x11, [x29, #-8]
  4751a0:	stur	x0, [x29, #-40]
  4751a4:	mov	x0, x11
  4751a8:	stur	x8, [x29, #-48]
  4751ac:	stur	x1, [x29, #-56]
  4751b0:	stur	x9, [x29, #-64]
  4751b4:	stur	w10, [x29, #-68]
  4751b8:	bl	41e380 <SSL_get_version@plt>
  4751bc:	ldur	x8, [x29, #-40]
  4751c0:	str	x0, [sp, #80]
  4751c4:	mov	x0, x8
  4751c8:	ldur	x1, [x29, #-56]
  4751cc:	ldr	x2, [sp, #80]
  4751d0:	bl	4196e0 <BIO_printf@plt>
  4751d4:	ldur	x8, [x29, #-8]
  4751d8:	mov	x0, x8
  4751dc:	bl	4753d4 <ASN1_generate_nconf@plt+0x56ad4>
  4751e0:	ldur	x0, [x29, #-8]
  4751e4:	bl	41a000 <SSL_get_current_cipher@plt>
  4751e8:	stur	x0, [x29, #-16]
  4751ec:	ldur	x8, [x29, #-48]
  4751f0:	ldr	x0, [x8]
  4751f4:	ldur	x9, [x29, #-16]
  4751f8:	str	x0, [sp, #72]
  4751fc:	mov	x0, x9
  475200:	bl	41aff0 <SSL_CIPHER_get_name@plt>
  475204:	ldr	x8, [sp, #72]
  475208:	str	x0, [sp, #64]
  47520c:	mov	x0, x8
  475210:	ldur	x1, [x29, #-64]
  475214:	ldr	x2, [sp, #64]
  475218:	bl	4196e0 <BIO_printf@plt>
  47521c:	ldur	x8, [x29, #-48]
  475220:	ldr	x9, [x8]
  475224:	ldur	x1, [x29, #-8]
  475228:	mov	x0, x9
  47522c:	ldur	w2, [x29, #-68]
  475230:	bl	4732a0 <ASN1_generate_nconf@plt+0x549a0>
  475234:	ldur	x8, [x29, #-8]
  475238:	mov	x0, x8
  47523c:	bl	41ce80 <SSL_get_peer_certificate@plt>
  475240:	stur	x0, [x29, #-24]
  475244:	ldur	x8, [x29, #-24]
  475248:	cbz	x8, 475364 <ASN1_generate_nconf@plt+0x56a64>
  47524c:	ldur	x8, [x29, #-48]
  475250:	ldr	x0, [x8]
  475254:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  475258:	add	x1, x1, #0x21d
  47525c:	bl	41a930 <BIO_puts@plt>
  475260:	ldur	x8, [x29, #-48]
  475264:	ldr	x9, [x8]
  475268:	ldur	x10, [x29, #-24]
  47526c:	mov	x0, x10
  475270:	str	x9, [sp, #56]
  475274:	bl	41d5d0 <X509_get_subject_name@plt>
  475278:	str	x0, [sp, #48]
  47527c:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  475280:	ldr	x8, [sp, #56]
  475284:	str	x0, [sp, #40]
  475288:	mov	x0, x8
  47528c:	ldr	x1, [sp, #48]
  475290:	mov	w11, wzr
  475294:	mov	w2, w11
  475298:	ldr	x3, [sp, #40]
  47529c:	bl	41e0a0 <X509_NAME_print_ex@plt>
  4752a0:	ldur	x8, [x29, #-48]
  4752a4:	ldr	x9, [x8]
  4752a8:	mov	x0, x9
  4752ac:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4752b0:	add	x1, x1, #0xec1
  4752b4:	bl	41a930 <BIO_puts@plt>
  4752b8:	ldur	x8, [x29, #-8]
  4752bc:	mov	x0, x8
  4752c0:	mov	w1, #0x6c                  	// #108
  4752c4:	mov	x8, xzr
  4752c8:	mov	x2, x8
  4752cc:	sub	x3, x29, #0x1c
  4752d0:	bl	41da70 <SSL_ctrl@plt>
  4752d4:	cbz	x0, 47530c <ASN1_generate_nconf@plt+0x56a0c>
  4752d8:	ldur	x8, [x29, #-48]
  4752dc:	ldr	x0, [x8]
  4752e0:	ldur	w9, [x29, #-28]
  4752e4:	str	x0, [sp, #32]
  4752e8:	mov	w0, w9
  4752ec:	bl	41dde0 <OBJ_nid2sn@plt>
  4752f0:	ldr	x8, [sp, #32]
  4752f4:	str	x0, [sp, #24]
  4752f8:	mov	x0, x8
  4752fc:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  475300:	add	x1, x1, #0x230
  475304:	ldr	x2, [sp, #24]
  475308:	bl	4196e0 <BIO_printf@plt>
  47530c:	ldur	x0, [x29, #-8]
  475310:	sub	x1, x29, #0x1c
  475314:	bl	41bd50 <SSL_get_peer_signature_type_nid@plt>
  475318:	cbz	w0, 475350 <ASN1_generate_nconf@plt+0x56a50>
  47531c:	ldur	x8, [x29, #-48]
  475320:	ldr	x0, [x8]
  475324:	ldur	w9, [x29, #-28]
  475328:	str	x0, [sp, #16]
  47532c:	mov	w0, w9
  475330:	bl	4734f8 <ASN1_generate_nconf@plt+0x54bf8>
  475334:	ldr	x8, [sp, #16]
  475338:	str	x0, [sp, #8]
  47533c:	mov	x0, x8
  475340:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  475344:	add	x1, x1, #0x23f
  475348:	ldr	x2, [sp, #8]
  47534c:	bl	4196e0 <BIO_printf@plt>
  475350:	ldur	x0, [x29, #-8]
  475354:	ldur	x8, [x29, #-48]
  475358:	ldr	x1, [x8]
  47535c:	bl	474e18 <ASN1_generate_nconf@plt+0x56518>
  475360:	b	475378 <ASN1_generate_nconf@plt+0x56a78>
  475364:	ldur	x8, [x29, #-48]
  475368:	ldr	x0, [x8]
  47536c:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  475370:	add	x1, x1, #0x253
  475374:	bl	41a930 <BIO_puts@plt>
  475378:	ldur	x0, [x29, #-24]
  47537c:	bl	41e1e0 <X509_free@plt>
  475380:	ldur	x8, [x29, #-48]
  475384:	ldr	x0, [x8]
  475388:	ldur	x1, [x29, #-8]
  47538c:	bl	473638 <ASN1_generate_nconf@plt+0x54d38>
  475390:	ldur	x8, [x29, #-8]
  475394:	mov	x0, x8
  475398:	bl	41aa50 <SSL_is_server@plt>
  47539c:	cbz	w0, 4753b8 <ASN1_generate_nconf@plt+0x56ab8>
  4753a0:	ldur	x8, [x29, #-48]
  4753a4:	ldr	x0, [x8]
  4753a8:	ldur	x1, [x29, #-8]
  4753ac:	mov	w2, #0x1                   	// #1
  4753b0:	bl	473790 <ASN1_generate_nconf@plt+0x54e90>
  4753b4:	b	4753c8 <ASN1_generate_nconf@plt+0x56ac8>
  4753b8:	ldur	x8, [x29, #-48]
  4753bc:	ldr	x0, [x8]
  4753c0:	ldur	x1, [x29, #-8]
  4753c4:	bl	473a0c <ASN1_generate_nconf@plt+0x5510c>
  4753c8:	ldp	x29, x30, [sp, #160]
  4753cc:	add	sp, sp, #0xb0
  4753d0:	ret
  4753d4:	sub	sp, sp, #0x60
  4753d8:	stp	x29, x30, [sp, #80]
  4753dc:	add	x29, sp, #0x50
  4753e0:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  4753e4:	ldr	x8, [x8, #4024]
  4753e8:	stur	x0, [x29, #-8]
  4753ec:	ldur	x0, [x29, #-8]
  4753f0:	str	x8, [sp, #16]
  4753f4:	bl	41aa50 <SSL_is_server@plt>
  4753f8:	cbnz	w0, 475400 <ASN1_generate_nconf@plt+0x56b00>
  4753fc:	b	4755ac <ASN1_generate_nconf@plt+0x56cac>
  475400:	ldur	x0, [x29, #-8]
  475404:	mov	w1, #0x6e                  	// #110
  475408:	mov	x8, xzr
  47540c:	mov	x2, x8
  475410:	mov	x3, x8
  475414:	bl	41da70 <SSL_ctrl@plt>
  475418:	str	x0, [sp, #40]
  47541c:	ldr	x8, [sp, #40]
  475420:	cmp	x8, #0x2
  475424:	b.ne	47542c <ASN1_generate_nconf@plt+0x56b2c>  // b.any
  475428:	b	475444 <ASN1_generate_nconf@plt+0x56b44>
  47542c:	adrp	x0, 495000 <ASN1_generate_nconf@plt+0x76700>
  475430:	add	x0, x0, #0xb81
  475434:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  475438:	add	x1, x1, #0xe4a
  47543c:	mov	w2, #0x44a                 	// #1098
  475440:	bl	41ab50 <OPENSSL_die@plt>
  475444:	ldur	x0, [x29, #-8]
  475448:	mov	w1, #0x6e                  	// #110
  47544c:	mov	x8, xzr
  475450:	mov	x2, x8
  475454:	sub	x3, x29, #0x10
  475458:	bl	41da70 <SSL_ctrl@plt>
  47545c:	stur	x0, [x29, #-32]
  475460:	ldr	x8, [sp, #16]
  475464:	ldr	x0, [x8]
  475468:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  47546c:	add	x1, x1, #0xb9c
  475470:	bl	41a930 <BIO_puts@plt>
  475474:	stur	xzr, [x29, #-24]
  475478:	ldur	x8, [x29, #-24]
  47547c:	ldur	x9, [x29, #-32]
  475480:	cmp	x8, x9
  475484:	b.cs	475598 <ASN1_generate_nconf@plt+0x56c98>  // b.hs, b.nlast
  475488:	ldur	x0, [x29, #-8]
  47548c:	ldur	x1, [x29, #-16]
  475490:	bl	41a680 <SSL_CIPHER_find@plt>
  475494:	str	x0, [sp, #32]
  475498:	ldur	x8, [x29, #-24]
  47549c:	cbz	x8, 4754b4 <ASN1_generate_nconf@plt+0x56bb4>
  4754a0:	ldr	x8, [sp, #16]
  4754a4:	ldr	x0, [x8]
  4754a8:	adrp	x1, 48f000 <ASN1_generate_nconf@plt+0x70700>
  4754ac:	add	x1, x1, #0x260
  4754b0:	bl	41a930 <BIO_puts@plt>
  4754b4:	ldr	x8, [sp, #32]
  4754b8:	cbz	x8, 4754ec <ASN1_generate_nconf@plt+0x56bec>
  4754bc:	ldr	x8, [sp, #16]
  4754c0:	ldr	x0, [x8]
  4754c4:	ldr	x9, [sp, #32]
  4754c8:	str	x0, [sp, #8]
  4754cc:	mov	x0, x9
  4754d0:	bl	41aff0 <SSL_CIPHER_get_name@plt>
  4754d4:	ldr	x8, [sp, #8]
  4754d8:	str	x0, [sp]
  4754dc:	mov	x0, x8
  4754e0:	ldr	x1, [sp]
  4754e4:	bl	41a930 <BIO_puts@plt>
  4754e8:	b	475574 <ASN1_generate_nconf@plt+0x56c74>
  4754ec:	ldur	x0, [x29, #-16]
  4754f0:	ldr	x2, [sp, #40]
  4754f4:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  4754f8:	add	x1, x1, #0xc38
  4754fc:	bl	41c840 <memcmp@plt>
  475500:	cbnz	w0, 47551c <ASN1_generate_nconf@plt+0x56c1c>
  475504:	ldr	x8, [sp, #16]
  475508:	ldr	x0, [x8]
  47550c:	adrp	x1, 487000 <ASN1_generate_nconf@plt+0x68700>
  475510:	add	x1, x1, #0xc1f
  475514:	bl	41a930 <BIO_puts@plt>
  475518:	b	475574 <ASN1_generate_nconf@plt+0x56c74>
  47551c:	ldr	x8, [sp, #16]
  475520:	ldr	x0, [x8]
  475524:	adrp	x1, 494000 <ASN1_generate_nconf@plt+0x75700>
  475528:	add	x1, x1, #0xac2
  47552c:	bl	41a930 <BIO_puts@plt>
  475530:	str	xzr, [sp, #24]
  475534:	ldr	x8, [sp, #24]
  475538:	ldr	x9, [sp, #40]
  47553c:	cmp	x8, x9
  475540:	b.cs	475574 <ASN1_generate_nconf@plt+0x56c74>  // b.hs, b.nlast
  475544:	ldr	x8, [sp, #16]
  475548:	ldr	x0, [x8]
  47554c:	ldur	x9, [x29, #-16]
  475550:	ldr	x10, [sp, #24]
  475554:	ldrb	w2, [x9, x10]
  475558:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  47555c:	add	x1, x1, #0x409
  475560:	bl	4196e0 <BIO_printf@plt>
  475564:	ldr	x8, [sp, #24]
  475568:	add	x8, x8, #0x1
  47556c:	str	x8, [sp, #24]
  475570:	b	475534 <ASN1_generate_nconf@plt+0x56c34>
  475574:	ldr	x8, [sp, #40]
  475578:	ldur	x9, [x29, #-24]
  47557c:	add	x8, x9, x8
  475580:	stur	x8, [x29, #-24]
  475584:	ldr	x8, [sp, #40]
  475588:	ldur	x9, [x29, #-16]
  47558c:	add	x8, x9, x8
  475590:	stur	x8, [x29, #-16]
  475594:	b	475478 <ASN1_generate_nconf@plt+0x56b78>
  475598:	ldr	x8, [sp, #16]
  47559c:	ldr	x0, [x8]
  4755a0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4755a4:	add	x1, x1, #0xec1
  4755a8:	bl	41a930 <BIO_puts@plt>
  4755ac:	ldp	x29, x30, [sp, #80]
  4755b0:	add	sp, sp, #0x60
  4755b4:	ret
  4755b8:	sub	sp, sp, #0x60
  4755bc:	stp	x29, x30, [sp, #80]
  4755c0:	add	x29, sp, #0x50
  4755c4:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  4755c8:	ldr	x8, [x8, #4024]
  4755cc:	stur	x0, [x29, #-16]
  4755d0:	stur	x1, [x29, #-24]
  4755d4:	stur	x2, [x29, #-32]
  4755d8:	ldur	x0, [x29, #-16]
  4755dc:	ldur	x1, [x29, #-32]
  4755e0:	str	x8, [sp, #16]
  4755e4:	bl	41a160 <SSL_CONF_CTX_set_ssl_ctx@plt>
  4755e8:	stur	wzr, [x29, #-36]
  4755ec:	ldur	w8, [x29, #-36]
  4755f0:	ldur	x0, [x29, #-24]
  4755f4:	str	w8, [sp, #12]
  4755f8:	bl	4756fc <ASN1_generate_nconf@plt+0x56dfc>
  4755fc:	ldr	w8, [sp, #12]
  475600:	cmp	w8, w0
  475604:	b.ge	4756ac <ASN1_generate_nconf@plt+0x56dac>  // b.tcont
  475608:	ldur	x0, [x29, #-24]
  47560c:	ldur	w1, [x29, #-36]
  475610:	bl	475720 <ASN1_generate_nconf@plt+0x56e20>
  475614:	str	x0, [sp, #32]
  475618:	ldur	x0, [x29, #-24]
  47561c:	ldur	w8, [x29, #-36]
  475620:	add	w1, w8, #0x1
  475624:	bl	475720 <ASN1_generate_nconf@plt+0x56e20>
  475628:	str	x0, [sp, #24]
  47562c:	ldur	x0, [x29, #-16]
  475630:	ldr	x1, [sp, #32]
  475634:	ldr	x2, [sp, #24]
  475638:	bl	41b680 <SSL_CONF_cmd@plt>
  47563c:	cmp	w0, #0x0
  475640:	cset	w8, gt
  475644:	tbnz	w8, #0, 47569c <ASN1_generate_nconf@plt+0x56d9c>
  475648:	ldr	x8, [sp, #24]
  47564c:	cbz	x8, 475670 <ASN1_generate_nconf@plt+0x56d70>
  475650:	ldr	x8, [sp, #16]
  475654:	ldr	x0, [x8]
  475658:	ldr	x2, [sp, #32]
  47565c:	ldr	x3, [sp, #24]
  475660:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  475664:	add	x1, x1, #0x268
  475668:	bl	4196e0 <BIO_printf@plt>
  47566c:	b	475688 <ASN1_generate_nconf@plt+0x56d88>
  475670:	ldr	x8, [sp, #16]
  475674:	ldr	x0, [x8]
  475678:	ldr	x2, [sp, #32]
  47567c:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  475680:	add	x1, x1, #0x285
  475684:	bl	4196e0 <BIO_printf@plt>
  475688:	ldr	x8, [sp, #16]
  47568c:	ldr	x0, [x8]
  475690:	bl	41e780 <ERR_print_errors@plt>
  475694:	stur	wzr, [x29, #-4]
  475698:	b	4756ec <ASN1_generate_nconf@plt+0x56dec>
  47569c:	ldur	w8, [x29, #-36]
  4756a0:	add	w8, w8, #0x2
  4756a4:	stur	w8, [x29, #-36]
  4756a8:	b	4755ec <ASN1_generate_nconf@plt+0x56cec>
  4756ac:	ldur	x0, [x29, #-16]
  4756b0:	bl	41c960 <SSL_CONF_CTX_finish@plt>
  4756b4:	cbnz	w0, 4756e4 <ASN1_generate_nconf@plt+0x56de4>
  4756b8:	ldr	x8, [sp, #16]
  4756bc:	ldr	x0, [x8]
  4756c0:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  4756c4:	add	x1, x1, #0x29f
  4756c8:	bl	41a930 <BIO_puts@plt>
  4756cc:	ldr	x8, [sp, #16]
  4756d0:	ldr	x9, [x8]
  4756d4:	mov	x0, x9
  4756d8:	bl	41e780 <ERR_print_errors@plt>
  4756dc:	stur	wzr, [x29, #-4]
  4756e0:	b	4756ec <ASN1_generate_nconf@plt+0x56dec>
  4756e4:	mov	w8, #0x1                   	// #1
  4756e8:	stur	w8, [x29, #-4]
  4756ec:	ldur	w0, [x29, #-4]
  4756f0:	ldp	x29, x30, [sp, #80]
  4756f4:	add	sp, sp, #0x60
  4756f8:	ret
  4756fc:	sub	sp, sp, #0x20
  475700:	stp	x29, x30, [sp, #16]
  475704:	add	x29, sp, #0x10
  475708:	str	x0, [sp, #8]
  47570c:	ldr	x0, [sp, #8]
  475710:	bl	41df60 <OPENSSL_sk_num@plt>
  475714:	ldp	x29, x30, [sp, #16]
  475718:	add	sp, sp, #0x20
  47571c:	ret
  475720:	sub	sp, sp, #0x20
  475724:	stp	x29, x30, [sp, #16]
  475728:	add	x29, sp, #0x10
  47572c:	str	x0, [sp, #8]
  475730:	str	w1, [sp, #4]
  475734:	ldr	x0, [sp, #8]
  475738:	ldr	w1, [sp, #4]
  47573c:	bl	4195d0 <OPENSSL_sk_value@plt>
  475740:	ldp	x29, x30, [sp, #16]
  475744:	add	sp, sp, #0x20
  475748:	ret
  47574c:	sub	sp, sp, #0x30
  475750:	stp	x29, x30, [sp, #32]
  475754:	add	x29, sp, #0x20
  475758:	stur	x0, [x29, #-8]
  47575c:	str	x1, [sp, #16]
  475760:	str	w2, [sp, #12]
  475764:	ldur	x0, [x29, #-8]
  475768:	bl	41b8d0 <SSL_CTX_get_cert_store@plt>
  47576c:	str	x0, [sp]
  475770:	ldr	x0, [sp]
  475774:	ldr	x1, [sp, #16]
  475778:	bl	47579c <ASN1_generate_nconf@plt+0x56e9c>
  47577c:	ldr	w8, [sp, #12]
  475780:	cbz	w8, 47578c <ASN1_generate_nconf@plt+0x56e8c>
  475784:	ldr	x0, [sp]
  475788:	bl	46f268 <ASN1_generate_nconf@plt+0x50968>
  47578c:	mov	w0, #0x1                   	// #1
  475790:	ldp	x29, x30, [sp, #32]
  475794:	add	sp, sp, #0x30
  475798:	ret
  47579c:	sub	sp, sp, #0x30
  4757a0:	stp	x29, x30, [sp, #32]
  4757a4:	add	x29, sp, #0x20
  4757a8:	stur	x0, [x29, #-8]
  4757ac:	str	x1, [sp, #16]
  4757b0:	str	wzr, [sp, #4]
  4757b4:	ldr	w8, [sp, #4]
  4757b8:	ldr	x0, [sp, #16]
  4757bc:	str	w8, [sp]
  4757c0:	bl	476334 <ASN1_generate_nconf@plt+0x57a34>
  4757c4:	ldr	w8, [sp]
  4757c8:	cmp	w8, w0
  4757cc:	b.ge	4757fc <ASN1_generate_nconf@plt+0x56efc>  // b.tcont
  4757d0:	ldr	x0, [sp, #16]
  4757d4:	ldr	w1, [sp, #4]
  4757d8:	bl	476358 <ASN1_generate_nconf@plt+0x57a58>
  4757dc:	str	x0, [sp, #8]
  4757e0:	ldur	x0, [x29, #-8]
  4757e4:	ldr	x1, [sp, #8]
  4757e8:	bl	41bc20 <X509_STORE_add_crl@plt>
  4757ec:	ldr	w8, [sp, #4]
  4757f0:	add	w8, w8, #0x1
  4757f4:	str	w8, [sp, #4]
  4757f8:	b	4757b4 <ASN1_generate_nconf@plt+0x56eb4>
  4757fc:	mov	w0, #0x1                   	// #1
  475800:	ldp	x29, x30, [sp, #32]
  475804:	add	sp, sp, #0x30
  475808:	ret
  47580c:	sub	sp, sp, #0x60
  475810:	stp	x29, x30, [sp, #80]
  475814:	add	x29, sp, #0x50
  475818:	mov	x8, xzr
  47581c:	stur	x0, [x29, #-8]
  475820:	stur	x1, [x29, #-16]
  475824:	stur	x2, [x29, #-24]
  475828:	stur	x3, [x29, #-32]
  47582c:	str	x4, [sp, #40]
  475830:	str	x5, [sp, #32]
  475834:	str	w6, [sp, #28]
  475838:	str	x8, [sp, #16]
  47583c:	str	x8, [sp, #8]
  475840:	str	wzr, [sp, #4]
  475844:	ldur	x8, [x29, #-16]
  475848:	cbnz	x8, 475854 <ASN1_generate_nconf@plt+0x56f54>
  47584c:	ldur	x8, [x29, #-24]
  475850:	cbz	x8, 4758b4 <ASN1_generate_nconf@plt+0x56fb4>
  475854:	bl	41ad70 <X509_STORE_new@plt>
  475858:	str	x0, [sp, #16]
  47585c:	ldr	x8, [sp, #16]
  475860:	cbnz	x8, 475868 <ASN1_generate_nconf@plt+0x56f68>
  475864:	b	47590c <ASN1_generate_nconf@plt+0x5700c>
  475868:	ldr	x0, [sp, #16]
  47586c:	ldur	x1, [x29, #-24]
  475870:	ldur	x2, [x29, #-16]
  475874:	bl	41d2b0 <X509_STORE_load_locations@plt>
  475878:	cbnz	w0, 475880 <ASN1_generate_nconf@plt+0x56f80>
  47587c:	b	47590c <ASN1_generate_nconf@plt+0x5700c>
  475880:	ldr	x0, [sp, #16]
  475884:	ldr	x1, [sp, #32]
  475888:	bl	47579c <ASN1_generate_nconf@plt+0x56e9c>
  47588c:	ldur	x8, [x29, #-8]
  475890:	ldr	x3, [sp, #16]
  475894:	mov	x0, x8
  475898:	mov	w1, #0x6a                  	// #106
  47589c:	mov	x2, #0x1                   	// #1
  4758a0:	bl	41ad30 <SSL_CTX_ctrl@plt>
  4758a4:	ldr	w9, [sp, #28]
  4758a8:	cbz	w9, 4758b4 <ASN1_generate_nconf@plt+0x56fb4>
  4758ac:	ldr	x0, [sp, #16]
  4758b0:	bl	46f268 <ASN1_generate_nconf@plt+0x50968>
  4758b4:	ldur	x8, [x29, #-32]
  4758b8:	cbnz	x8, 4758c4 <ASN1_generate_nconf@plt+0x56fc4>
  4758bc:	ldr	x8, [sp, #40]
  4758c0:	cbz	x8, 475904 <ASN1_generate_nconf@plt+0x57004>
  4758c4:	bl	41ad70 <X509_STORE_new@plt>
  4758c8:	str	x0, [sp, #8]
  4758cc:	ldr	x8, [sp, #8]
  4758d0:	cbnz	x8, 4758d8 <ASN1_generate_nconf@plt+0x56fd8>
  4758d4:	b	47590c <ASN1_generate_nconf@plt+0x5700c>
  4758d8:	ldr	x0, [sp, #8]
  4758dc:	ldr	x1, [sp, #40]
  4758e0:	ldur	x2, [x29, #-32]
  4758e4:	bl	41d2b0 <X509_STORE_load_locations@plt>
  4758e8:	cbnz	w0, 4758f0 <ASN1_generate_nconf@plt+0x56ff0>
  4758ec:	b	47590c <ASN1_generate_nconf@plt+0x5700c>
  4758f0:	ldur	x0, [x29, #-8]
  4758f4:	ldr	x3, [sp, #8]
  4758f8:	mov	w1, #0x6b                  	// #107
  4758fc:	mov	x2, #0x1                   	// #1
  475900:	bl	41ad30 <SSL_CTX_ctrl@plt>
  475904:	mov	w8, #0x1                   	// #1
  475908:	str	w8, [sp, #4]
  47590c:	ldr	x0, [sp, #16]
  475910:	bl	41db70 <X509_STORE_free@plt>
  475914:	ldr	x0, [sp, #8]
  475918:	bl	41db70 <X509_STORE_free@plt>
  47591c:	ldr	w0, [sp, #4]
  475920:	ldp	x29, x30, [sp, #80]
  475924:	add	sp, sp, #0x60
  475928:	ret
  47592c:	sub	sp, sp, #0x30
  475930:	stp	x29, x30, [sp, #32]
  475934:	add	x29, sp, #0x20
  475938:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  47593c:	ldr	x8, [x8, #4024]
  475940:	adrp	x9, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  475944:	add	x9, x9, #0x348
  475948:	adrp	x10, 475000 <ASN1_generate_nconf@plt+0x56700>
  47594c:	add	x10, x10, #0x9a4
  475950:	stur	x0, [x29, #-8]
  475954:	stur	w1, [x29, #-12]
  475958:	ldr	x8, [x8]
  47595c:	str	x8, [x9]
  475960:	ldur	w11, [x29, #-12]
  475964:	str	w11, [x9, #8]
  475968:	ldur	x0, [x29, #-8]
  47596c:	str	x9, [sp, #8]
  475970:	str	x10, [sp]
  475974:	bl	41ae30 <SSL_CTX_get_security_callback@plt>
  475978:	ldr	x8, [sp, #8]
  47597c:	str	x0, [x8, #16]
  475980:	ldur	x0, [x29, #-8]
  475984:	ldr	x1, [sp]
  475988:	bl	419d70 <SSL_CTX_set_security_callback@plt>
  47598c:	ldur	x0, [x29, #-8]
  475990:	ldr	x1, [sp, #8]
  475994:	bl	41de40 <SSL_CTX_set0_security_ex_data@plt>
  475998:	ldp	x29, x30, [sp, #32]
  47599c:	add	sp, sp, #0x30
  4759a0:	ret
  4759a4:	sub	sp, sp, #0x160
  4759a8:	stp	x29, x30, [sp, #320]
  4759ac:	str	x28, [sp, #336]
  4759b0:	add	x29, sp, #0x140
  4759b4:	mov	w8, #0x1                   	// #1
  4759b8:	stur	x0, [x29, #-16]
  4759bc:	stur	x1, [x29, #-24]
  4759c0:	stur	w2, [x29, #-28]
  4759c4:	stur	w3, [x29, #-32]
  4759c8:	stur	w4, [x29, #-36]
  4759cc:	stur	x5, [x29, #-48]
  4759d0:	stur	x6, [x29, #-56]
  4759d4:	ldur	x9, [x29, #-56]
  4759d8:	stur	x9, [x29, #-64]
  4759dc:	stur	w8, [x29, #-72]
  4759e0:	stur	wzr, [x29, #-76]
  4759e4:	ldur	x9, [x29, #-64]
  4759e8:	ldr	x9, [x9, #16]
  4759ec:	ldur	x0, [x29, #-16]
  4759f0:	ldur	x1, [x29, #-24]
  4759f4:	ldur	w2, [x29, #-28]
  4759f8:	ldur	w3, [x29, #-32]
  4759fc:	ldur	w4, [x29, #-36]
  475a00:	ldur	x5, [x29, #-48]
  475a04:	ldur	x6, [x29, #-56]
  475a08:	blr	x9
  475a0c:	stur	w0, [x29, #-68]
  475a10:	ldur	w8, [x29, #-68]
  475a14:	cmp	w8, #0x1
  475a18:	b.ne	475a38 <ASN1_generate_nconf@plt+0x57138>  // b.any
  475a1c:	ldur	x8, [x29, #-64]
  475a20:	ldr	w9, [x8, #8]
  475a24:	cmp	w9, #0x2
  475a28:	b.ge	475a38 <ASN1_generate_nconf@plt+0x57138>  // b.tcont
  475a2c:	mov	w8, #0x1                   	// #1
  475a30:	stur	w8, [x29, #-4]
  475a34:	b	475ef4 <ASN1_generate_nconf@plt+0x575f4>
  475a38:	ldur	x8, [x29, #-64]
  475a3c:	ldr	x0, [x8]
  475a40:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  475a44:	add	x1, x1, #0xbb1
  475a48:	bl	41a930 <BIO_puts@plt>
  475a4c:	ldur	w9, [x29, #-28]
  475a50:	mov	w0, w9
  475a54:	adrp	x1, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  475a58:	add	x1, x1, #0xc98
  475a5c:	mov	x8, xzr
  475a60:	mov	x2, x8
  475a64:	bl	474210 <ASN1_generate_nconf@plt+0x55910>
  475a68:	stur	x0, [x29, #-88]
  475a6c:	ldur	x8, [x29, #-88]
  475a70:	cmp	x8, #0x0
  475a74:	cset	w9, ne  // ne = any
  475a78:	and	w9, w9, #0x1
  475a7c:	stur	w9, [x29, #-92]
  475a80:	ldur	w9, [x29, #-28]
  475a84:	cmp	w9, #0x9
  475a88:	str	w9, [sp, #132]
  475a8c:	b.eq	475b0c <ASN1_generate_nconf@plt+0x5720c>  // b.none
  475a90:	b	475a94 <ASN1_generate_nconf@plt+0x57194>
  475a94:	ldr	w8, [sp, #132]
  475a98:	cmp	w8, #0xa
  475a9c:	b.eq	475b00 <ASN1_generate_nconf@plt+0x57200>  // b.none
  475aa0:	b	475aa4 <ASN1_generate_nconf@plt+0x571a4>
  475aa4:	ldr	w8, [sp, #132]
  475aa8:	cmp	w8, #0xf
  475aac:	b.eq	475b00 <ASN1_generate_nconf@plt+0x57200>  // b.none
  475ab0:	b	475ab4 <ASN1_generate_nconf@plt+0x571b4>
  475ab4:	mov	w8, #0xb                   	// #11
  475ab8:	movk	w8, #0x5, lsl #16
  475abc:	ldr	w9, [sp, #132]
  475ac0:	subs	w8, w9, w8
  475ac4:	cmp	w8, #0x3
  475ac8:	b.ls	475b68 <ASN1_generate_nconf@plt+0x57268>  // b.plast
  475acc:	b	475ad0 <ASN1_generate_nconf@plt+0x571d0>
  475ad0:	mov	w8, #0x12                  	// #18
  475ad4:	movk	w8, #0x6, lsl #16
  475ad8:	ldr	w9, [sp, #132]
  475adc:	cmp	w9, w8
  475ae0:	b.eq	475b5c <ASN1_generate_nconf@plt+0x5725c>  // b.none
  475ae4:	b	475ae8 <ASN1_generate_nconf@plt+0x571e8>
  475ae8:	mov	w8, #0x1012                	// #4114
  475aec:	movk	w8, #0x6, lsl #16
  475af0:	ldr	w9, [sp, #132]
  475af4:	cmp	w9, w8
  475af8:	b.eq	475b5c <ASN1_generate_nconf@plt+0x5725c>  // b.none
  475afc:	b	475b6c <ASN1_generate_nconf@plt+0x5726c>
  475b00:	stur	wzr, [x29, #-72]
  475b04:	stur	wzr, [x29, #-92]
  475b08:	b	475b6c <ASN1_generate_nconf@plt+0x5726c>
  475b0c:	ldur	x8, [x29, #-64]
  475b10:	ldr	x0, [x8]
  475b14:	ldur	w9, [x29, #-36]
  475b18:	str	x0, [sp, #120]
  475b1c:	mov	w0, w9
  475b20:	adrp	x1, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  475b24:	add	x1, x1, #0x580
  475b28:	adrp	x2, 494000 <ASN1_generate_nconf@plt+0x75700>
  475b2c:	add	x2, x2, #0xf92
  475b30:	bl	474210 <ASN1_generate_nconf@plt+0x55910>
  475b34:	ldr	x8, [sp, #120]
  475b38:	str	x0, [sp, #112]
  475b3c:	mov	x0, x8
  475b40:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  475b44:	add	x1, x1, #0xbc5
  475b48:	ldr	x2, [sp, #112]
  475b4c:	bl	4196e0 <BIO_printf@plt>
  475b50:	stur	wzr, [x29, #-72]
  475b54:	stur	wzr, [x29, #-92]
  475b58:	b	475b6c <ASN1_generate_nconf@plt+0x5726c>
  475b5c:	mov	w8, #0x1                   	// #1
  475b60:	stur	w8, [x29, #-76]
  475b64:	b	475b6c <ASN1_generate_nconf@plt+0x5726c>
  475b68:	stur	wzr, [x29, #-92]
  475b6c:	ldur	w8, [x29, #-92]
  475b70:	cbz	w8, 475b8c <ASN1_generate_nconf@plt+0x5728c>
  475b74:	ldur	x8, [x29, #-64]
  475b78:	ldr	x0, [x8]
  475b7c:	ldur	x2, [x29, #-88]
  475b80:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  475b84:	add	x1, x1, #0xbd0
  475b88:	bl	4196e0 <BIO_printf@plt>
  475b8c:	ldur	w8, [x29, #-28]
  475b90:	and	w8, w8, #0xffff0000
  475b94:	cmp	w8, #0x10, lsl #12
  475b98:	str	w8, [sp, #108]
  475b9c:	b.eq	475be4 <ASN1_generate_nconf@plt+0x572e4>  // b.none
  475ba0:	b	475ba4 <ASN1_generate_nconf@plt+0x572a4>
  475ba4:	ldr	w8, [sp, #108]
  475ba8:	cmp	w8, #0x20, lsl #12
  475bac:	b.eq	475c14 <ASN1_generate_nconf@plt+0x57314>  // b.none
  475bb0:	b	475bb4 <ASN1_generate_nconf@plt+0x572b4>
  475bb4:	ldr	w8, [sp, #108]
  475bb8:	cmp	w8, #0x30, lsl #12
  475bbc:	b.eq	475c48 <ASN1_generate_nconf@plt+0x57348>  // b.none
  475bc0:	b	475bc4 <ASN1_generate_nconf@plt+0x572c4>
  475bc4:	ldr	w8, [sp, #108]
  475bc8:	cmp	w8, #0x50, lsl #12
  475bcc:	b.eq	475d60 <ASN1_generate_nconf@plt+0x57460>  // b.none
  475bd0:	b	475bd4 <ASN1_generate_nconf@plt+0x572d4>
  475bd4:	ldr	w8, [sp, #108]
  475bd8:	cmp	w8, #0x60, lsl #12
  475bdc:	b.eq	475c88 <ASN1_generate_nconf@plt+0x57388>  // b.none
  475be0:	b	475e9c <ASN1_generate_nconf@plt+0x5759c>
  475be4:	ldur	x8, [x29, #-64]
  475be8:	ldr	x0, [x8]
  475bec:	ldur	x8, [x29, #-48]
  475bf0:	str	x0, [sp, #96]
  475bf4:	mov	x0, x8
  475bf8:	bl	41aff0 <SSL_CIPHER_get_name@plt>
  475bfc:	ldr	x8, [sp, #96]
  475c00:	str	x0, [sp, #88]
  475c04:	mov	x0, x8
  475c08:	ldr	x1, [sp, #88]
  475c0c:	bl	41a930 <BIO_puts@plt>
  475c10:	b	475e9c <ASN1_generate_nconf@plt+0x5759c>
  475c14:	ldur	w0, [x29, #-36]
  475c18:	bl	41ab10 <EC_curve_nid2nist@plt>
  475c1c:	stur	x0, [x29, #-104]
  475c20:	ldur	x8, [x29, #-104]
  475c24:	cbnz	x8, 475c34 <ASN1_generate_nconf@plt+0x57334>
  475c28:	ldur	w0, [x29, #-36]
  475c2c:	bl	41dde0 <OBJ_nid2sn@plt>
  475c30:	stur	x0, [x29, #-104]
  475c34:	ldur	x8, [x29, #-64]
  475c38:	ldr	x0, [x8]
  475c3c:	ldur	x1, [x29, #-104]
  475c40:	bl	41a930 <BIO_puts@plt>
  475c44:	b	475e9c <ASN1_generate_nconf@plt+0x5759c>
  475c48:	ldur	x8, [x29, #-48]
  475c4c:	stur	x8, [x29, #-112]
  475c50:	ldur	x8, [x29, #-64]
  475c54:	ldr	x0, [x8]
  475c58:	ldur	x8, [x29, #-112]
  475c5c:	str	x0, [sp, #80]
  475c60:	mov	x0, x8
  475c64:	bl	41e300 <DH_bits@plt>
  475c68:	ldr	x8, [sp, #80]
  475c6c:	str	w0, [sp, #76]
  475c70:	mov	x0, x8
  475c74:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61700>
  475c78:	add	x1, x1, #0xb73
  475c7c:	ldr	w2, [sp, #76]
  475c80:	bl	4196e0 <BIO_printf@plt>
  475c84:	b	475e9c <ASN1_generate_nconf@plt+0x5759c>
  475c88:	ldur	w8, [x29, #-76]
  475c8c:	cbz	w8, 475ccc <ASN1_generate_nconf@plt+0x573cc>
  475c90:	ldur	x0, [x29, #-48]
  475c94:	bl	419f00 <X509_get_signature_nid@plt>
  475c98:	stur	w0, [x29, #-116]
  475c9c:	ldur	x8, [x29, #-64]
  475ca0:	ldr	x0, [x8]
  475ca4:	ldur	w9, [x29, #-116]
  475ca8:	str	x0, [sp, #64]
  475cac:	mov	w0, w9
  475cb0:	bl	41dde0 <OBJ_nid2sn@plt>
  475cb4:	ldr	x8, [sp, #64]
  475cb8:	str	x0, [sp, #56]
  475cbc:	mov	x0, x8
  475cc0:	ldr	x1, [sp, #56]
  475cc4:	bl	41a930 <BIO_puts@plt>
  475cc8:	b	475d5c <ASN1_generate_nconf@plt+0x5745c>
  475ccc:	ldur	x0, [x29, #-48]
  475cd0:	bl	41c9b0 <X509_get0_pubkey@plt>
  475cd4:	stur	x0, [x29, #-128]
  475cd8:	sub	x4, x29, #0x88
  475cdc:	adrp	x8, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  475ce0:	add	x8, x8, #0xec2
  475ce4:	stur	x8, [x29, #-136]
  475ce8:	ldur	x0, [x29, #-128]
  475cec:	str	x4, [sp, #48]
  475cf0:	bl	41c250 <EVP_PKEY_get0_asn1@plt>
  475cf4:	mov	x8, xzr
  475cf8:	mov	x1, x8
  475cfc:	str	x0, [sp, #40]
  475d00:	mov	x0, x1
  475d04:	str	x1, [sp, #32]
  475d08:	ldr	x2, [sp, #32]
  475d0c:	mov	x3, x8
  475d10:	ldr	x4, [sp, #48]
  475d14:	ldr	x5, [sp, #40]
  475d18:	bl	41bc90 <EVP_PKEY_asn1_get0_info@plt>
  475d1c:	ldur	x8, [x29, #-64]
  475d20:	ldr	x8, [x8]
  475d24:	ldur	x2, [x29, #-136]
  475d28:	ldur	x9, [x29, #-128]
  475d2c:	mov	x0, x9
  475d30:	str	x8, [sp, #24]
  475d34:	str	x2, [sp, #16]
  475d38:	bl	419970 <EVP_PKEY_bits@plt>
  475d3c:	ldr	x8, [sp, #24]
  475d40:	str	w0, [sp, #12]
  475d44:	mov	x0, x8
  475d48:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  475d4c:	add	x1, x1, #0xbd4
  475d50:	ldr	x2, [sp, #16]
  475d54:	ldr	w3, [sp, #12]
  475d58:	bl	4196e0 <BIO_printf@plt>
  475d5c:	b	475e9c <ASN1_generate_nconf@plt+0x5759c>
  475d60:	ldur	x8, [x29, #-48]
  475d64:	stur	x8, [x29, #-144]
  475d68:	mov	x8, xzr
  475d6c:	stur	x8, [x29, #-152]
  475d70:	ldur	x8, [x29, #-144]
  475d74:	ldrb	w9, [x8]
  475d78:	ldur	x8, [x29, #-144]
  475d7c:	ldrb	w10, [x8, #1]
  475d80:	add	w9, w10, w9, lsl #8
  475d84:	stur	w9, [x29, #-156]
  475d88:	ldur	x8, [x29, #-88]
  475d8c:	cbz	x8, 475dac <ASN1_generate_nconf@plt+0x574ac>
  475d90:	ldur	x8, [x29, #-64]
  475d94:	ldr	x0, [x8]
  475d98:	ldur	x2, [x29, #-88]
  475d9c:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64700>
  475da0:	add	x1, x1, #0x59
  475da4:	bl	4196e0 <BIO_printf@plt>
  475da8:	b	475dc4 <ASN1_generate_nconf@plt+0x574c4>
  475dac:	ldur	x8, [x29, #-64]
  475db0:	ldr	x0, [x8]
  475db4:	ldur	w2, [x29, #-28]
  475db8:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  475dbc:	add	x1, x1, #0xbe0
  475dc0:	bl	4196e0 <BIO_printf@plt>
  475dc4:	ldur	w0, [x29, #-156]
  475dc8:	adrp	x1, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  475dcc:	add	x1, x1, #0xdd8
  475dd0:	mov	x8, xzr
  475dd4:	mov	x2, x8
  475dd8:	bl	474210 <ASN1_generate_nconf@plt+0x55910>
  475ddc:	stur	x0, [x29, #-152]
  475de0:	ldur	x8, [x29, #-152]
  475de4:	cbz	x8, 475e04 <ASN1_generate_nconf@plt+0x57504>
  475de8:	ldur	x8, [x29, #-64]
  475dec:	ldr	x0, [x8]
  475df0:	ldur	x2, [x29, #-152]
  475df4:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  475df8:	add	x1, x1, #0xc07
  475dfc:	bl	4196e0 <BIO_printf@plt>
  475e00:	b	475e9c <ASN1_generate_nconf@plt+0x5759c>
  475e04:	ldur	x8, [x29, #-144]
  475e08:	ldrb	w9, [x8, #1]
  475e0c:	str	w9, [sp, #160]
  475e10:	ldur	x8, [x29, #-144]
  475e14:	ldrb	w9, [x8]
  475e18:	str	w9, [sp, #156]
  475e1c:	ldr	w0, [sp, #160]
  475e20:	adrp	x1, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  475e24:	add	x1, x1, #0xf18
  475e28:	mov	x8, xzr
  475e2c:	mov	x2, x8
  475e30:	str	x8, [sp]
  475e34:	bl	474210 <ASN1_generate_nconf@plt+0x55910>
  475e38:	str	x0, [sp, #144]
  475e3c:	ldr	w0, [sp, #156]
  475e40:	adrp	x1, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  475e44:	add	x1, x1, #0xf68
  475e48:	ldr	x2, [sp]
  475e4c:	bl	474210 <ASN1_generate_nconf@plt+0x55910>
  475e50:	str	x0, [sp, #136]
  475e54:	ldr	x8, [sp, #144]
  475e58:	cbz	x8, 475e84 <ASN1_generate_nconf@plt+0x57584>
  475e5c:	ldr	x8, [sp, #136]
  475e60:	cbz	x8, 475e84 <ASN1_generate_nconf@plt+0x57584>
  475e64:	ldur	x8, [x29, #-64]
  475e68:	ldr	x0, [x8]
  475e6c:	ldr	x2, [sp, #136]
  475e70:	ldr	x3, [sp, #144]
  475e74:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  475e78:	add	x1, x1, #0xc12
  475e7c:	bl	4196e0 <BIO_printf@plt>
  475e80:	b	475e9c <ASN1_generate_nconf@plt+0x5759c>
  475e84:	ldur	x8, [x29, #-64]
  475e88:	ldr	x0, [x8]
  475e8c:	ldur	w2, [x29, #-156]
  475e90:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  475e94:	add	x1, x1, #0xc2b
  475e98:	bl	4196e0 <BIO_printf@plt>
  475e9c:	ldur	w8, [x29, #-72]
  475ea0:	cbz	w8, 475ebc <ASN1_generate_nconf@plt+0x575bc>
  475ea4:	ldur	x8, [x29, #-64]
  475ea8:	ldr	x0, [x8]
  475eac:	ldur	w2, [x29, #-32]
  475eb0:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  475eb4:	add	x1, x1, #0xc43
  475eb8:	bl	4196e0 <BIO_printf@plt>
  475ebc:	ldur	x8, [x29, #-64]
  475ec0:	ldr	x0, [x8]
  475ec4:	ldur	w9, [x29, #-68]
  475ec8:	adrp	x8, 478000 <ASN1_generate_nconf@plt+0x59700>
  475ecc:	add	x8, x8, #0x69d
  475ed0:	adrp	x10, 478000 <ASN1_generate_nconf@plt+0x59700>
  475ed4:	add	x10, x10, #0x351
  475ed8:	cmp	w9, #0x0
  475edc:	csel	x2, x10, x8, ne  // ne = any
  475ee0:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  475ee4:	add	x1, x1, #0x105
  475ee8:	bl	4196e0 <BIO_printf@plt>
  475eec:	ldur	w9, [x29, #-68]
  475ef0:	stur	w9, [x29, #-4]
  475ef4:	ldur	w0, [x29, #-4]
  475ef8:	ldr	x28, [sp, #336]
  475efc:	ldp	x29, x30, [sp, #320]
  475f00:	add	sp, sp, #0x160
  475f04:	ret
  475f08:	sub	sp, sp, #0x40
  475f0c:	stp	x29, x30, [sp, #48]
  475f10:	add	x29, sp, #0x30
  475f14:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  475f18:	add	x8, x8, #0x360
  475f1c:	mov	x9, xzr
  475f20:	stur	x0, [x29, #-16]
  475f24:	str	x1, [sp, #24]
  475f28:	ldr	x0, [x8]
  475f2c:	str	x8, [sp, #16]
  475f30:	str	x9, [sp, #8]
  475f34:	bl	41cde0 <BIO_free_all@plt>
  475f38:	ldr	x8, [sp, #8]
  475f3c:	ldr	x9, [sp, #16]
  475f40:	str	x8, [x9]
  475f44:	ldur	x10, [x29, #-16]
  475f48:	cbz	x10, 475f54 <ASN1_generate_nconf@plt+0x57654>
  475f4c:	ldr	x8, [sp, #24]
  475f50:	cbnz	x8, 475f5c <ASN1_generate_nconf@plt+0x5765c>
  475f54:	stur	wzr, [x29, #-4]
  475f58:	b	47600c <ASN1_generate_nconf@plt+0x5770c>
  475f5c:	ldr	x0, [sp, #24]
  475f60:	adrp	x1, 48e000 <ASN1_generate_nconf@plt+0x6f700>
  475f64:	add	x1, x1, #0x4bf
  475f68:	bl	41b160 <BIO_new_file@plt>
  475f6c:	ldr	x8, [sp, #16]
  475f70:	str	x0, [x8]
  475f74:	ldr	x9, [x8]
  475f78:	cbnz	x9, 475fa4 <ASN1_generate_nconf@plt+0x576a4>
  475f7c:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  475f80:	ldr	x8, [x8, #4024]
  475f84:	ldr	x0, [x8]
  475f88:	ldr	x2, [sp, #24]
  475f8c:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  475f90:	add	x1, x1, #0x2b8
  475f94:	bl	4196e0 <BIO_printf@plt>
  475f98:	mov	w9, #0x1                   	// #1
  475f9c:	stur	w9, [x29, #-4]
  475fa0:	b	47600c <ASN1_generate_nconf@plt+0x5770c>
  475fa4:	ldr	x8, [sp, #16]
  475fa8:	ldr	x0, [x8]
  475fac:	mov	w1, #0x85                  	// #133
  475fb0:	mov	x9, xzr
  475fb4:	mov	x2, x9
  475fb8:	mov	x3, x9
  475fbc:	bl	41de30 <BIO_ctrl@plt>
  475fc0:	cbnz	w0, 475ff8 <ASN1_generate_nconf@plt+0x576f8>
  475fc4:	ldr	x8, [sp, #16]
  475fc8:	ldr	x0, [x8]
  475fcc:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  475fd0:	add	x1, x1, #0x2d6
  475fd4:	bl	41a930 <BIO_puts@plt>
  475fd8:	ldr	x8, [sp, #16]
  475fdc:	ldr	x9, [x8]
  475fe0:	mov	x0, x9
  475fe4:	mov	w1, #0xb                   	// #11
  475fe8:	mov	x9, xzr
  475fec:	mov	x2, x9
  475ff0:	mov	x3, x9
  475ff4:	bl	41de30 <BIO_ctrl@plt>
  475ff8:	ldur	x0, [x29, #-16]
  475ffc:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57700>
  476000:	add	x1, x1, #0x1c
  476004:	bl	41c3f0 <SSL_CTX_set_keylog_callback@plt>
  476008:	stur	wzr, [x29, #-4]
  47600c:	ldur	w0, [x29, #-4]
  476010:	ldp	x29, x30, [sp, #48]
  476014:	add	sp, sp, #0x40
  476018:	ret
  47601c:	sub	sp, sp, #0x30
  476020:	stp	x29, x30, [sp, #32]
  476024:	add	x29, sp, #0x20
  476028:	adrp	x8, 4b3000 <stdin@@GLIBC_2.17+0x2010>
  47602c:	add	x8, x8, #0x360
  476030:	stur	x0, [x29, #-8]
  476034:	str	x1, [sp, #16]
  476038:	ldr	x9, [x8]
  47603c:	str	x8, [sp, #8]
  476040:	cbnz	x9, 476060 <ASN1_generate_nconf@plt+0x57760>
  476044:	adrp	x8, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  476048:	ldr	x8, [x8, #4024]
  47604c:	ldr	x0, [x8]
  476050:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  476054:	add	x1, x1, #0xf45
  476058:	bl	4196e0 <BIO_printf@plt>
  47605c:	b	476098 <ASN1_generate_nconf@plt+0x57798>
  476060:	ldr	x8, [sp, #8]
  476064:	ldr	x0, [x8]
  476068:	ldr	x2, [sp, #16]
  47606c:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63700>
  476070:	add	x1, x1, #0x34f
  476074:	bl	4196e0 <BIO_printf@plt>
  476078:	ldr	x8, [sp, #8]
  47607c:	ldr	x9, [x8]
  476080:	mov	x0, x9
  476084:	mov	w1, #0xb                   	// #11
  476088:	mov	x9, xzr
  47608c:	mov	x2, x9
  476090:	mov	x3, x9
  476094:	bl	41de30 <BIO_ctrl@plt>
  476098:	ldp	x29, x30, [sp, #32]
  47609c:	add	sp, sp, #0x30
  4760a0:	ret
  4760a4:	sub	sp, sp, #0x70
  4760a8:	stp	x29, x30, [sp, #96]
  4760ac:	add	x29, sp, #0x60
  4760b0:	adrp	x8, 487000 <ASN1_generate_nconf@plt+0x68700>
  4760b4:	add	x8, x8, #0x7d0
  4760b8:	adrp	x9, 481000 <ASN1_generate_nconf@plt+0x62700>
  4760bc:	add	x9, x9, #0xc9f
  4760c0:	stur	x0, [x29, #-8]
  4760c4:	stur	x1, [x29, #-16]
  4760c8:	ldur	x0, [x29, #-16]
  4760cc:	str	x8, [sp, #48]
  4760d0:	str	x9, [sp, #40]
  4760d4:	bl	41aa50 <SSL_is_server@plt>
  4760d8:	cmp	w0, #0x0
  4760dc:	ldr	x8, [sp, #48]
  4760e0:	ldr	x9, [sp, #40]
  4760e4:	csel	x10, x8, x9, ne  // ne = any
  4760e8:	stur	x10, [x29, #-24]
  4760ec:	ldur	x0, [x29, #-16]
  4760f0:	bl	41bd80 <SSL_get0_peer_CA_list@plt>
  4760f4:	stur	x0, [x29, #-32]
  4760f8:	ldur	x8, [x29, #-32]
  4760fc:	cbz	x8, 47610c <ASN1_generate_nconf@plt+0x5780c>
  476100:	ldur	x0, [x29, #-32]
  476104:	bl	4761d8 <ASN1_generate_nconf@plt+0x578d8>
  476108:	cbnz	w0, 476130 <ASN1_generate_nconf@plt+0x57830>
  47610c:	ldur	x0, [x29, #-16]
  476110:	bl	41aa50 <SSL_is_server@plt>
  476114:	cbnz	w0, 47612c <ASN1_generate_nconf@plt+0x5782c>
  476118:	ldur	x0, [x29, #-8]
  47611c:	ldur	x2, [x29, #-24]
  476120:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  476124:	add	x1, x1, #0x308
  476128:	bl	4196e0 <BIO_printf@plt>
  47612c:	b	4761cc <ASN1_generate_nconf@plt+0x578cc>
  476130:	ldur	x0, [x29, #-8]
  476134:	ldur	x2, [x29, #-24]
  476138:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  47613c:	add	x1, x1, #0x32d
  476140:	bl	4196e0 <BIO_printf@plt>
  476144:	stur	wzr, [x29, #-36]
  476148:	ldur	w8, [x29, #-36]
  47614c:	ldur	x0, [x29, #-32]
  476150:	str	w8, [sp, #36]
  476154:	bl	4761d8 <ASN1_generate_nconf@plt+0x578d8>
  476158:	ldr	w8, [sp, #36]
  47615c:	cmp	w8, w0
  476160:	b.ge	4761cc <ASN1_generate_nconf@plt+0x578cc>  // b.tcont
  476164:	ldur	x0, [x29, #-8]
  476168:	ldur	x8, [x29, #-32]
  47616c:	ldur	w1, [x29, #-36]
  476170:	str	x0, [sp, #24]
  476174:	mov	x0, x8
  476178:	bl	4761fc <ASN1_generate_nconf@plt+0x578fc>
  47617c:	str	x0, [sp, #16]
  476180:	bl	46abb0 <ASN1_generate_nconf@plt+0x4c2b0>
  476184:	ldr	x8, [sp, #24]
  476188:	str	x0, [sp, #8]
  47618c:	mov	x0, x8
  476190:	ldr	x1, [sp, #16]
  476194:	mov	w9, wzr
  476198:	mov	w2, w9
  47619c:	ldr	x3, [sp, #8]
  4761a0:	bl	41e0a0 <X509_NAME_print_ex@plt>
  4761a4:	ldur	x8, [x29, #-8]
  4761a8:	mov	x0, x8
  4761ac:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4761b0:	add	x1, x1, #0xec1
  4761b4:	mov	w2, #0x1                   	// #1
  4761b8:	bl	41cb40 <BIO_write@plt>
  4761bc:	ldur	w8, [x29, #-36]
  4761c0:	add	w8, w8, #0x1
  4761c4:	stur	w8, [x29, #-36]
  4761c8:	b	476148 <ASN1_generate_nconf@plt+0x57848>
  4761cc:	ldp	x29, x30, [sp, #96]
  4761d0:	add	sp, sp, #0x70
  4761d4:	ret
  4761d8:	sub	sp, sp, #0x20
  4761dc:	stp	x29, x30, [sp, #16]
  4761e0:	add	x29, sp, #0x10
  4761e4:	str	x0, [sp, #8]
  4761e8:	ldr	x0, [sp, #8]
  4761ec:	bl	41df60 <OPENSSL_sk_num@plt>
  4761f0:	ldp	x29, x30, [sp, #16]
  4761f4:	add	sp, sp, #0x20
  4761f8:	ret
  4761fc:	sub	sp, sp, #0x20
  476200:	stp	x29, x30, [sp, #16]
  476204:	add	x29, sp, #0x10
  476208:	str	x0, [sp, #8]
  47620c:	str	w1, [sp, #4]
  476210:	ldr	x0, [sp, #8]
  476214:	ldr	w1, [sp, #4]
  476218:	bl	4195d0 <OPENSSL_sk_value@plt>
  47621c:	ldp	x29, x30, [sp, #16]
  476220:	add	sp, sp, #0x20
  476224:	ret
  476228:	sub	sp, sp, #0x30
  47622c:	stp	x29, x30, [sp, #32]
  476230:	add	x29, sp, #0x20
  476234:	adrp	x8, 4b0000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9780>
  476238:	add	x8, x8, #0xbf0
  47623c:	adrp	x9, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  476240:	ldr	x9, [x9, #4024]
  476244:	stur	x0, [x29, #-8]
  476248:	stur	w1, [x29, #-12]
  47624c:	str	x8, [sp, #8]
  476250:	str	x9, [sp]
  476254:	ldr	x8, [sp, #8]
  476258:	ldr	x8, [x8]
  47625c:	cbz	x8, 4762b0 <ASN1_generate_nconf@plt+0x579b0>
  476260:	ldr	x8, [sp]
  476264:	ldr	x0, [x8]
  476268:	ldr	x9, [sp, #8]
  47626c:	ldr	x2, [x9]
  476270:	ldur	w10, [x29, #-12]
  476274:	ldr	x9, [sp, #8]
  476278:	ldr	w11, [x9, #8]
  47627c:	adrp	x9, 495000 <ASN1_generate_nconf@plt+0x76700>
  476280:	add	x9, x9, #0xa63
  476284:	adrp	x12, 495000 <ASN1_generate_nconf@plt+0x76700>
  476288:	add	x12, x12, #0xa67
  47628c:	tst	w10, w11
  476290:	csel	x3, x12, x9, ne  // ne = any
  476294:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  476298:	add	x1, x1, #0xa5a
  47629c:	bl	4196e0 <BIO_printf@plt>
  4762a0:	ldr	x8, [sp, #8]
  4762a4:	add	x8, x8, #0x10
  4762a8:	str	x8, [sp, #8]
  4762ac:	b	476254 <ASN1_generate_nconf@plt+0x57954>
  4762b0:	ldr	x8, [sp]
  4762b4:	ldr	x0, [x8]
  4762b8:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  4762bc:	add	x1, x1, #0xa6a
  4762c0:	bl	4196e0 <BIO_printf@plt>
  4762c4:	ldur	x8, [x29, #-8]
  4762c8:	mov	x0, x8
  4762cc:	mov	w1, #0x63                  	// #99
  4762d0:	mov	x8, xzr
  4762d4:	mov	x2, x8
  4762d8:	mov	x3, x8
  4762dc:	bl	41da70 <SSL_ctrl@plt>
  4762e0:	and	x8, x0, #0x30000
  4762e4:	cbz	x8, 476314 <ASN1_generate_nconf@plt+0x57a14>
  4762e8:	ldr	x8, [sp]
  4762ec:	ldr	x0, [x8]
  4762f0:	ldur	w9, [x29, #-12]
  4762f4:	adrp	x10, 495000 <ASN1_generate_nconf@plt+0x76700>
  4762f8:	add	x10, x10, #0xa75
  4762fc:	adrp	x11, 495000 <ASN1_generate_nconf@plt+0x76700>
  476300:	add	x11, x11, #0x156
  476304:	tst	w9, #0x800
  476308:	csel	x1, x11, x10, ne  // ne = any
  47630c:	bl	41a930 <BIO_puts@plt>
  476310:	b	476328 <ASN1_generate_nconf@plt+0x57a28>
  476314:	ldr	x8, [sp]
  476318:	ldr	x0, [x8]
  47631c:	adrp	x1, 495000 <ASN1_generate_nconf@plt+0x76700>
  476320:	add	x1, x1, #0xa7d
  476324:	bl	4196e0 <BIO_printf@plt>
  476328:	ldp	x29, x30, [sp, #32]
  47632c:	add	sp, sp, #0x30
  476330:	ret
  476334:	sub	sp, sp, #0x20
  476338:	stp	x29, x30, [sp, #16]
  47633c:	add	x29, sp, #0x10
  476340:	str	x0, [sp, #8]
  476344:	ldr	x0, [sp, #8]
  476348:	bl	41df60 <OPENSSL_sk_num@plt>
  47634c:	ldp	x29, x30, [sp, #16]
  476350:	add	sp, sp, #0x20
  476354:	ret
  476358:	sub	sp, sp, #0x20
  47635c:	stp	x29, x30, [sp, #16]
  476360:	add	x29, sp, #0x10
  476364:	str	x0, [sp, #8]
  476368:	str	w1, [sp, #4]
  47636c:	ldr	x0, [sp, #8]
  476370:	ldr	w1, [sp, #4]
  476374:	bl	4195d0 <OPENSSL_sk_value@plt>
  476378:	ldp	x29, x30, [sp, #16]
  47637c:	add	sp, sp, #0x20
  476380:	ret
  476384:	sub	sp, sp, #0x100
  476388:	stp	x29, x30, [sp, #240]
  47638c:	add	x29, sp, #0xf0
  476390:	mov	x8, xzr
  476394:	adrp	x9, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  476398:	ldr	x9, [x9, #4024]
  47639c:	adrp	x10, 47d000 <ASN1_generate_nconf@plt+0x5e700>
  4763a0:	add	x10, x10, #0xec2
  4763a4:	stur	x0, [x29, #-16]
  4763a8:	stur	x1, [x29, #-24]
  4763ac:	stur	x2, [x29, #-32]
  4763b0:	stur	x3, [x29, #-40]
  4763b4:	stur	x4, [x29, #-48]
  4763b8:	stur	w5, [x29, #-52]
  4763bc:	stur	w6, [x29, #-56]
  4763c0:	stur	w7, [x29, #-60]
  4763c4:	stur	x8, [x29, #-72]
  4763c8:	stur	x8, [x29, #-80]
  4763cc:	stur	x8, [x29, #-88]
  4763d0:	stur	x8, [x29, #-96]
  4763d4:	stur	wzr, [x29, #-100]
  4763d8:	stur	x9, [x29, #-112]
  4763dc:	str	x10, [sp, #120]
  4763e0:	bl	41bf90 <BIO_sock_init@plt>
  4763e4:	cmp	w0, #0x1
  4763e8:	b.eq	4763f4 <ASN1_generate_nconf@plt+0x57af4>  // b.none
  4763ec:	stur	wzr, [x29, #-4]
  4763f0:	b	476828 <ASN1_generate_nconf@plt+0x57f28>
  4763f4:	ldur	x0, [x29, #-24]
  4763f8:	ldur	x1, [x29, #-32]
  4763fc:	ldur	w3, [x29, #-52]
  476400:	ldur	w4, [x29, #-56]
  476404:	ldur	w5, [x29, #-60]
  476408:	mov	w8, wzr
  47640c:	mov	w2, w8
  476410:	sub	x6, x29, #0x48
  476414:	bl	41acf0 <BIO_lookup_ex@plt>
  476418:	stur	w0, [x29, #-104]
  47641c:	ldur	w8, [x29, #-104]
  476420:	cbnz	w8, 476438 <ASN1_generate_nconf@plt+0x57b38>
  476424:	ldur	x8, [x29, #-112]
  476428:	ldr	x0, [x8]
  47642c:	bl	41e780 <ERR_print_errors@plt>
  476430:	stur	wzr, [x29, #-4]
  476434:	b	476828 <ASN1_generate_nconf@plt+0x57f28>
  476438:	ldur	x8, [x29, #-40]
  47643c:	cbnz	x8, 476448 <ASN1_generate_nconf@plt+0x57b48>
  476440:	ldur	x8, [x29, #-48]
  476444:	cbz	x8, 476488 <ASN1_generate_nconf@plt+0x57b88>
  476448:	ldur	x0, [x29, #-40]
  47644c:	ldur	x1, [x29, #-48]
  476450:	ldur	w3, [x29, #-52]
  476454:	ldur	w4, [x29, #-56]
  476458:	ldur	w5, [x29, #-60]
  47645c:	mov	w8, wzr
  476460:	mov	w2, w8
  476464:	sub	x6, x29, #0x50
  476468:	bl	41acf0 <BIO_lookup_ex@plt>
  47646c:	stur	w0, [x29, #-104]
  476470:	ldur	w8, [x29, #-104]
  476474:	cbnz	w8, 476488 <ASN1_generate_nconf@plt+0x57b88>
  476478:	ldur	x8, [x29, #-112]
  47647c:	ldr	x0, [x8]
  476480:	bl	41e780 <ERR_print_errors@plt>
  476484:	b	476808 <ASN1_generate_nconf@plt+0x57f08>
  476488:	stur	wzr, [x29, #-104]
  47648c:	ldur	x8, [x29, #-72]
  476490:	stur	x8, [x29, #-88]
  476494:	ldur	x8, [x29, #-88]
  476498:	cbz	x8, 4766c0 <ASN1_generate_nconf@plt+0x57dc0>
  47649c:	ldur	w8, [x29, #-52]
  4764a0:	cbz	w8, 4764c0 <ASN1_generate_nconf@plt+0x57bc0>
  4764a4:	ldur	w8, [x29, #-52]
  4764a8:	ldur	x0, [x29, #-88]
  4764ac:	str	w8, [sp, #116]
  4764b0:	bl	41b710 <BIO_ADDRINFO_family@plt>
  4764b4:	ldr	w8, [sp, #116]
  4764b8:	cmp	w8, w0
  4764bc:	b.ne	47650c <ASN1_generate_nconf@plt+0x57c0c>  // b.any
  4764c0:	ldur	w8, [x29, #-56]
  4764c4:	cbz	w8, 4764e4 <ASN1_generate_nconf@plt+0x57be4>
  4764c8:	ldur	w8, [x29, #-56]
  4764cc:	ldur	x0, [x29, #-88]
  4764d0:	str	w8, [sp, #112]
  4764d4:	bl	419640 <BIO_ADDRINFO_socktype@plt>
  4764d8:	ldr	w8, [sp, #112]
  4764dc:	cmp	w8, w0
  4764e0:	b.ne	47650c <ASN1_generate_nconf@plt+0x57c0c>  // b.any
  4764e4:	ldur	w8, [x29, #-60]
  4764e8:	cbz	w8, 476508 <ASN1_generate_nconf@plt+0x57c08>
  4764ec:	ldur	w8, [x29, #-60]
  4764f0:	ldur	x0, [x29, #-88]
  4764f4:	str	w8, [sp, #108]
  4764f8:	bl	41a760 <BIO_ADDRINFO_protocol@plt>
  4764fc:	ldr	w8, [sp, #108]
  476500:	cmp	w8, w0
  476504:	b.ne	47650c <ASN1_generate_nconf@plt+0x57c0c>  // b.any
  476508:	b	476524 <ASN1_generate_nconf@plt+0x57c24>
  47650c:	adrp	x0, 495000 <ASN1_generate_nconf@plt+0x76700>
  476510:	add	x0, x0, #0xf75
  476514:	adrp	x1, 496000 <ASN1_generate_nconf@plt+0x77700>
  476518:	add	x1, x1, #0x32
  47651c:	mov	w2, #0x65                  	// #101
  476520:	bl	41ab50 <OPENSSL_die@plt>
  476524:	ldur	x8, [x29, #-80]
  476528:	cbz	x8, 47658c <ASN1_generate_nconf@plt+0x57c8c>
  47652c:	ldur	x8, [x29, #-80]
  476530:	stur	x8, [x29, #-96]
  476534:	ldur	x8, [x29, #-96]
  476538:	cbz	x8, 476574 <ASN1_generate_nconf@plt+0x57c74>
  47653c:	ldur	x0, [x29, #-96]
  476540:	bl	41b710 <BIO_ADDRINFO_family@plt>
  476544:	ldur	x8, [x29, #-88]
  476548:	str	w0, [sp, #104]
  47654c:	mov	x0, x8
  476550:	bl	41b710 <BIO_ADDRINFO_family@plt>
  476554:	ldr	w9, [sp, #104]
  476558:	cmp	w9, w0
  47655c:	b.ne	476564 <ASN1_generate_nconf@plt+0x57c64>  // b.any
  476560:	b	476574 <ASN1_generate_nconf@plt+0x57c74>
  476564:	ldur	x0, [x29, #-96]
  476568:	bl	41bfb0 <BIO_ADDRINFO_next@plt>
  47656c:	stur	x0, [x29, #-96]
  476570:	b	476534 <ASN1_generate_nconf@plt+0x57c34>
  476574:	ldur	x8, [x29, #-96]
  476578:	cbnz	x8, 476580 <ASN1_generate_nconf@plt+0x57c80>
  47657c:	b	4766b0 <ASN1_generate_nconf@plt+0x57db0>
  476580:	ldur	w8, [x29, #-100]
  476584:	add	w8, w8, #0x1
  476588:	stur	w8, [x29, #-100]
  47658c:	ldur	x0, [x29, #-88]
  476590:	bl	41b710 <BIO_ADDRINFO_family@plt>
  476594:	ldur	x8, [x29, #-88]
  476598:	str	w0, [sp, #100]
  47659c:	mov	x0, x8
  4765a0:	bl	419640 <BIO_ADDRINFO_socktype@plt>
  4765a4:	ldur	x8, [x29, #-88]
  4765a8:	str	w0, [sp, #96]
  4765ac:	mov	x0, x8
  4765b0:	bl	41a760 <BIO_ADDRINFO_protocol@plt>
  4765b4:	ldr	w1, [sp, #100]
  4765b8:	str	w0, [sp, #92]
  4765bc:	mov	w0, w1
  4765c0:	ldr	w1, [sp, #96]
  4765c4:	ldr	w2, [sp, #92]
  4765c8:	mov	w9, wzr
  4765cc:	mov	w3, w9
  4765d0:	bl	41b370 <BIO_socket@plt>
  4765d4:	ldur	x8, [x29, #-16]
  4765d8:	str	w0, [x8]
  4765dc:	ldur	x8, [x29, #-16]
  4765e0:	ldr	w9, [x8]
  4765e4:	mov	w10, #0xffffffff            	// #-1
  4765e8:	cmp	w9, w10
  4765ec:	b.ne	4765f4 <ASN1_generate_nconf@plt+0x57cf4>  // b.any
  4765f0:	b	4766b0 <ASN1_generate_nconf@plt+0x57db0>
  4765f4:	ldur	x8, [x29, #-96]
  4765f8:	cbz	x8, 47664c <ASN1_generate_nconf@plt+0x57d4c>
  4765fc:	ldur	x8, [x29, #-16]
  476600:	ldr	w0, [x8]
  476604:	ldur	x8, [x29, #-96]
  476608:	str	w0, [sp, #88]
  47660c:	mov	x0, x8
  476610:	bl	41b980 <BIO_ADDRINFO_address@plt>
  476614:	ldr	w9, [sp, #88]
  476618:	str	x0, [sp, #80]
  47661c:	mov	w0, w9
  476620:	ldr	x1, [sp, #80]
  476624:	mov	w2, #0x1                   	// #1
  476628:	bl	419710 <BIO_bind@plt>
  47662c:	cbnz	w0, 47664c <ASN1_generate_nconf@plt+0x57d4c>
  476630:	ldur	x8, [x29, #-16]
  476634:	ldr	w0, [x8]
  476638:	bl	41bff0 <BIO_closesocket@plt>
  47663c:	ldur	x8, [x29, #-16]
  476640:	mov	w9, #0xffffffff            	// #-1
  476644:	str	w9, [x8]
  476648:	b	4766c0 <ASN1_generate_nconf@plt+0x57dc0>
  47664c:	ldur	x8, [x29, #-16]
  476650:	ldr	w0, [x8]
  476654:	ldur	x8, [x29, #-88]
  476658:	str	w0, [sp, #76]
  47665c:	mov	x0, x8
  476660:	bl	41b980 <BIO_ADDRINFO_address@plt>
  476664:	ldur	w9, [x29, #-60]
  476668:	mov	w10, #0x10                  	// #16
  47666c:	mov	w11, wzr
  476670:	cmp	w9, #0x6
  476674:	csel	w2, w10, w11, eq  // eq = none
  476678:	ldr	w9, [sp, #76]
  47667c:	str	x0, [sp, #64]
  476680:	mov	w0, w9
  476684:	ldr	x1, [sp, #64]
  476688:	bl	419d90 <BIO_connect@plt>
  47668c:	cbnz	w0, 4766ac <ASN1_generate_nconf@plt+0x57dac>
  476690:	ldur	x8, [x29, #-16]
  476694:	ldr	w0, [x8]
  476698:	bl	41bff0 <BIO_closesocket@plt>
  47669c:	ldur	x8, [x29, #-16]
  4766a0:	mov	w9, #0xffffffff            	// #-1
  4766a4:	str	w9, [x8]
  4766a8:	b	4766b0 <ASN1_generate_nconf@plt+0x57db0>
  4766ac:	b	4766c0 <ASN1_generate_nconf@plt+0x57dc0>
  4766b0:	ldur	x0, [x29, #-88]
  4766b4:	bl	41bfb0 <BIO_ADDRINFO_next@plt>
  4766b8:	stur	x0, [x29, #-88]
  4766bc:	b	476494 <ASN1_generate_nconf@plt+0x57b94>
  4766c0:	ldur	x8, [x29, #-16]
  4766c4:	ldr	w9, [x8]
  4766c8:	mov	w10, #0xffffffff            	// #-1
  4766cc:	cmp	w9, w10
  4766d0:	b.ne	4767fc <ASN1_generate_nconf@plt+0x57efc>  // b.any
  4766d4:	ldur	x8, [x29, #-80]
  4766d8:	cbz	x8, 4767ec <ASN1_generate_nconf@plt+0x57eec>
  4766dc:	ldur	w8, [x29, #-100]
  4766e0:	cbnz	w8, 4767ec <ASN1_generate_nconf@plt+0x57eec>
  4766e4:	ldur	x8, [x29, #-112]
  4766e8:	ldr	x0, [x8]
  4766ec:	ldur	x9, [x29, #-72]
  4766f0:	str	x0, [sp, #56]
  4766f4:	mov	x0, x9
  4766f8:	bl	41b710 <BIO_ADDRINFO_family@plt>
  4766fc:	cmp	w0, #0xa
  476700:	b.ne	476714 <ASN1_generate_nconf@plt+0x57e14>  // b.any
  476704:	adrp	x8, 496000 <ASN1_generate_nconf@plt+0x77700>
  476708:	add	x8, x8, #0x63
  47670c:	str	x8, [sp, #48]
  476710:	b	47675c <ASN1_generate_nconf@plt+0x57e5c>
  476714:	ldur	x0, [x29, #-72]
  476718:	bl	41b710 <BIO_ADDRINFO_family@plt>
  47671c:	cmp	w0, #0x2
  476720:	b.ne	476734 <ASN1_generate_nconf@plt+0x57e34>  // b.any
  476724:	adrp	x8, 496000 <ASN1_generate_nconf@plt+0x77700>
  476728:	add	x8, x8, #0x69
  47672c:	str	x8, [sp, #40]
  476730:	b	476754 <ASN1_generate_nconf@plt+0x57e54>
  476734:	ldur	x0, [x29, #-72]
  476738:	bl	41b710 <BIO_ADDRINFO_family@plt>
  47673c:	adrp	x8, 496000 <ASN1_generate_nconf@plt+0x77700>
  476740:	add	x8, x8, #0x6f
  476744:	cmp	w0, #0x1
  476748:	ldr	x9, [sp, #120]
  47674c:	csel	x8, x8, x9, eq  // eq = none
  476750:	str	x8, [sp, #40]
  476754:	ldr	x8, [sp, #40]
  476758:	str	x8, [sp, #48]
  47675c:	ldr	x8, [sp, #48]
  476760:	ldur	x9, [x29, #-40]
  476764:	str	x8, [sp, #32]
  476768:	cbz	x9, 476778 <ASN1_generate_nconf@plt+0x57e78>
  47676c:	ldur	x8, [x29, #-40]
  476770:	str	x8, [sp, #24]
  476774:	b	476780 <ASN1_generate_nconf@plt+0x57e80>
  476778:	ldr	x8, [sp, #120]
  47677c:	str	x8, [sp, #24]
  476780:	ldr	x8, [sp, #24]
  476784:	ldur	x9, [x29, #-48]
  476788:	adrp	x10, 48f000 <ASN1_generate_nconf@plt+0x70700>
  47678c:	add	x10, x10, #0x260
  476790:	cmp	x9, #0x0
  476794:	ldr	x9, [sp, #120]
  476798:	csel	x4, x10, x9, ne  // ne = any
  47679c:	ldur	x10, [x29, #-48]
  4767a0:	str	x8, [sp, #16]
  4767a4:	str	x4, [sp, #8]
  4767a8:	cbz	x10, 4767b8 <ASN1_generate_nconf@plt+0x57eb8>
  4767ac:	ldur	x8, [x29, #-48]
  4767b0:	str	x8, [sp]
  4767b4:	b	4767c0 <ASN1_generate_nconf@plt+0x57ec0>
  4767b8:	ldr	x8, [sp, #120]
  4767bc:	str	x8, [sp]
  4767c0:	ldr	x8, [sp]
  4767c4:	ldr	x0, [sp, #56]
  4767c8:	adrp	x1, 496000 <ASN1_generate_nconf@plt+0x77700>
  4767cc:	add	x1, x1, #0x42
  4767d0:	ldr	x2, [sp, #32]
  4767d4:	ldr	x3, [sp, #16]
  4767d8:	ldr	x4, [sp, #8]
  4767dc:	mov	x5, x8
  4767e0:	bl	4196e0 <BIO_printf@plt>
  4767e4:	bl	41a250 <ERR_clear_error@plt>
  4767e8:	stur	wzr, [x29, #-104]
  4767ec:	ldur	x8, [x29, #-112]
  4767f0:	ldr	x0, [x8]
  4767f4:	bl	41e780 <ERR_print_errors@plt>
  4767f8:	b	476808 <ASN1_generate_nconf@plt+0x57f08>
  4767fc:	bl	41a250 <ERR_clear_error@plt>
  476800:	mov	w8, #0x1                   	// #1
  476804:	stur	w8, [x29, #-104]
  476808:	ldur	x8, [x29, #-80]
  47680c:	cbz	x8, 476818 <ASN1_generate_nconf@plt+0x57f18>
  476810:	ldur	x0, [x29, #-80]
  476814:	bl	41bcf0 <BIO_ADDRINFO_free@plt>
  476818:	ldur	x0, [x29, #-72]
  47681c:	bl	41bcf0 <BIO_ADDRINFO_free@plt>
  476820:	ldur	w8, [x29, #-104]
  476824:	stur	w8, [x29, #-4]
  476828:	ldur	w0, [x29, #-4]
  47682c:	ldp	x29, x30, [sp, #240]
  476830:	add	sp, sp, #0x100
  476834:	ret
  476838:	sub	sp, sp, #0x1f0
  47683c:	stp	x29, x30, [sp, #464]
  476840:	str	x28, [sp, #480]
  476844:	add	x29, sp, #0x1d0
  476848:	ldr	w8, [x29, #32]
  47684c:	ldr	x9, [x29, #40]
  476850:	mov	x10, xzr
  476854:	mov	w11, #0x1                   	// #1
  476858:	adrp	x12, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  47685c:	ldr	x12, [x12, #4024]
  476860:	adrp	x13, 496000 <ASN1_generate_nconf@plt+0x77700>
  476864:	add	x13, x13, #0x32
  476868:	adrp	x14, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  47686c:	ldr	x14, [x14, #4064]
  476870:	stur	x0, [x29, #-16]
  476874:	stur	x1, [x29, #-24]
  476878:	stur	x2, [x29, #-32]
  47687c:	stur	w3, [x29, #-36]
  476880:	stur	w4, [x29, #-40]
  476884:	stur	w5, [x29, #-44]
  476888:	stur	x6, [x29, #-56]
  47688c:	stur	x7, [x29, #-64]
  476890:	stur	w8, [x29, #-68]
  476894:	stur	x9, [x29, #-80]
  476898:	stur	wzr, [x29, #-84]
  47689c:	stur	x10, [x29, #-104]
  4768a0:	stur	w11, [x29, #-140]
  4768a4:	stur	wzr, [x29, #-144]
  4768a8:	str	x12, [sp, #56]
  4768ac:	str	x13, [sp, #48]
  4768b0:	str	x14, [sp, #40]
  4768b4:	bl	41bf90 <BIO_sock_init@plt>
  4768b8:	cmp	w0, #0x1
  4768bc:	b.eq	4768c8 <ASN1_generate_nconf@plt+0x57fc8>  // b.none
  4768c0:	stur	wzr, [x29, #-4]
  4768c4:	b	476ef4 <ASN1_generate_nconf@plt+0x585f4>
  4768c8:	ldur	x0, [x29, #-24]
  4768cc:	ldur	x1, [x29, #-32]
  4768d0:	ldur	w3, [x29, #-36]
  4768d4:	ldur	w4, [x29, #-40]
  4768d8:	ldur	w5, [x29, #-44]
  4768dc:	mov	w2, #0x1                   	// #1
  4768e0:	sub	x6, x29, #0x68
  4768e4:	bl	41acf0 <BIO_lookup_ex@plt>
  4768e8:	cbnz	w0, 476900 <ASN1_generate_nconf@plt+0x58000>
  4768ec:	ldr	x8, [sp, #56]
  4768f0:	ldr	x0, [x8]
  4768f4:	bl	41e780 <ERR_print_errors@plt>
  4768f8:	stur	wzr, [x29, #-4]
  4768fc:	b	476ef4 <ASN1_generate_nconf@plt+0x585f4>
  476900:	ldur	w8, [x29, #-36]
  476904:	cbz	w8, 476924 <ASN1_generate_nconf@plt+0x58024>
  476908:	ldur	w8, [x29, #-36]
  47690c:	ldur	x0, [x29, #-104]
  476910:	str	w8, [sp, #36]
  476914:	bl	41b710 <BIO_ADDRINFO_family@plt>
  476918:	ldr	w8, [sp, #36]
  47691c:	cmp	w8, w0
  476920:	b.ne	476970 <ASN1_generate_nconf@plt+0x58070>  // b.any
  476924:	ldur	w8, [x29, #-40]
  476928:	cbz	w8, 476948 <ASN1_generate_nconf@plt+0x58048>
  47692c:	ldur	w8, [x29, #-40]
  476930:	ldur	x0, [x29, #-104]
  476934:	str	w8, [sp, #32]
  476938:	bl	419640 <BIO_ADDRINFO_socktype@plt>
  47693c:	ldr	w8, [sp, #32]
  476940:	cmp	w8, w0
  476944:	b.ne	476970 <ASN1_generate_nconf@plt+0x58070>  // b.any
  476948:	ldur	w8, [x29, #-44]
  47694c:	cbz	w8, 47696c <ASN1_generate_nconf@plt+0x5806c>
  476950:	ldur	w8, [x29, #-44]
  476954:	ldur	x0, [x29, #-104]
  476958:	str	w8, [sp, #28]
  47695c:	bl	41a760 <BIO_ADDRINFO_protocol@plt>
  476960:	ldr	w8, [sp, #28]
  476964:	cmp	w8, w0
  476968:	b.ne	476970 <ASN1_generate_nconf@plt+0x58070>  // b.any
  47696c:	b	476984 <ASN1_generate_nconf@plt+0x58084>
  476970:	adrp	x0, 496000 <ASN1_generate_nconf@plt+0x77700>
  476974:	add	x0, x0, #0x75
  476978:	ldr	x1, [sp, #48]
  47697c:	mov	w2, #0xe9                  	// #233
  476980:	bl	41ab50 <OPENSSL_die@plt>
  476984:	ldur	x0, [x29, #-104]
  476988:	bl	41b710 <BIO_ADDRINFO_family@plt>
  47698c:	stur	w0, [x29, #-116]
  476990:	ldur	x0, [x29, #-104]
  476994:	bl	419640 <BIO_ADDRINFO_socktype@plt>
  476998:	stur	w0, [x29, #-120]
  47699c:	ldur	x0, [x29, #-104]
  4769a0:	bl	41a760 <BIO_ADDRINFO_protocol@plt>
  4769a4:	stur	w0, [x29, #-124]
  4769a8:	ldur	x0, [x29, #-104]
  4769ac:	bl	41b980 <BIO_ADDRINFO_address@plt>
  4769b0:	stur	x0, [x29, #-136]
  4769b4:	ldur	x0, [x29, #-104]
  4769b8:	bl	41bfb0 <BIO_ADDRINFO_next@plt>
  4769bc:	stur	x0, [x29, #-112]
  4769c0:	ldur	w8, [x29, #-116]
  4769c4:	cmp	w8, #0xa
  4769c8:	b.ne	4769d8 <ASN1_generate_nconf@plt+0x580d8>  // b.any
  4769cc:	ldur	w8, [x29, #-140]
  4769d0:	orr	w8, w8, #0x2
  4769d4:	stur	w8, [x29, #-140]
  4769d8:	ldur	x8, [x29, #-112]
  4769dc:	cbz	x8, 476a64 <ASN1_generate_nconf@plt+0x58164>
  4769e0:	ldur	x0, [x29, #-112]
  4769e4:	bl	419640 <BIO_ADDRINFO_socktype@plt>
  4769e8:	ldur	w8, [x29, #-120]
  4769ec:	cmp	w0, w8
  4769f0:	b.ne	476a64 <ASN1_generate_nconf@plt+0x58164>  // b.any
  4769f4:	ldur	x0, [x29, #-112]
  4769f8:	bl	41a760 <BIO_ADDRINFO_protocol@plt>
  4769fc:	ldur	w8, [x29, #-124]
  476a00:	cmp	w0, w8
  476a04:	b.ne	476a64 <ASN1_generate_nconf@plt+0x58164>  // b.any
  476a08:	ldur	w8, [x29, #-116]
  476a0c:	cmp	w8, #0x2
  476a10:	b.ne	476a3c <ASN1_generate_nconf@plt+0x5813c>  // b.any
  476a14:	ldur	x0, [x29, #-112]
  476a18:	bl	41b710 <BIO_ADDRINFO_family@plt>
  476a1c:	cmp	w0, #0xa
  476a20:	b.ne	476a3c <ASN1_generate_nconf@plt+0x5813c>  // b.any
  476a24:	mov	w8, #0xa                   	// #10
  476a28:	stur	w8, [x29, #-116]
  476a2c:	ldur	x0, [x29, #-112]
  476a30:	bl	41b980 <BIO_ADDRINFO_address@plt>
  476a34:	stur	x0, [x29, #-136]
  476a38:	b	476a64 <ASN1_generate_nconf@plt+0x58164>
  476a3c:	ldur	w8, [x29, #-116]
  476a40:	cmp	w8, #0xa
  476a44:	b.ne	476a64 <ASN1_generate_nconf@plt+0x58164>  // b.any
  476a48:	ldur	x0, [x29, #-112]
  476a4c:	bl	41b710 <BIO_ADDRINFO_family@plt>
  476a50:	cmp	w0, #0x2
  476a54:	b.ne	476a64 <ASN1_generate_nconf@plt+0x58164>  // b.any
  476a58:	ldur	w8, [x29, #-140]
  476a5c:	and	w8, w8, #0xfffffffd
  476a60:	stur	w8, [x29, #-140]
  476a64:	ldur	w0, [x29, #-116]
  476a68:	ldur	w1, [x29, #-120]
  476a6c:	ldur	w2, [x29, #-124]
  476a70:	mov	w8, wzr
  476a74:	mov	w3, w8
  476a78:	bl	41b370 <BIO_socket@plt>
  476a7c:	stur	w0, [x29, #-84]
  476a80:	ldur	w8, [x29, #-84]
  476a84:	mov	w9, #0xffffffff            	// #-1
  476a88:	cmp	w8, w9
  476a8c:	b.eq	476aa4 <ASN1_generate_nconf@plt+0x581a4>  // b.none
  476a90:	ldur	w0, [x29, #-84]
  476a94:	ldur	x1, [x29, #-136]
  476a98:	ldur	w2, [x29, #-140]
  476a9c:	bl	41b1d0 <BIO_listen@plt>
  476aa0:	cbnz	w0, 476ad4 <ASN1_generate_nconf@plt+0x581d4>
  476aa4:	ldur	x0, [x29, #-104]
  476aa8:	bl	41bcf0 <BIO_ADDRINFO_free@plt>
  476aac:	ldr	x8, [sp, #56]
  476ab0:	ldr	x0, [x8]
  476ab4:	bl	41e780 <ERR_print_errors@plt>
  476ab8:	ldur	w9, [x29, #-84]
  476abc:	mov	w10, #0xffffffff            	// #-1
  476ac0:	cmp	w9, w10
  476ac4:	b.eq	476ad0 <ASN1_generate_nconf@plt+0x581d0>  // b.none
  476ac8:	ldur	w0, [x29, #-84]
  476acc:	bl	41bff0 <BIO_closesocket@plt>
  476ad0:	b	476ec0 <ASN1_generate_nconf@plt+0x585c0>
  476ad4:	ldur	x0, [x29, #-136]
  476ad8:	bl	419c80 <BIO_ADDR_rawport@plt>
  476adc:	and	w8, w0, #0xffff
  476ae0:	stur	w8, [x29, #-128]
  476ae4:	ldur	x0, [x29, #-104]
  476ae8:	bl	41bcf0 <BIO_ADDRINFO_free@plt>
  476aec:	mov	x9, xzr
  476af0:	stur	x9, [x29, #-104]
  476af4:	ldur	w8, [x29, #-128]
  476af8:	cbnz	w8, 476c18 <ASN1_generate_nconf@plt+0x58318>
  476afc:	mov	x8, xzr
  476b00:	stur	x8, [x29, #-160]
  476b04:	stur	x8, [x29, #-168]
  476b08:	stur	wzr, [x29, #-172]
  476b0c:	bl	41b670 <BIO_ADDR_new@plt>
  476b10:	stur	x0, [x29, #-152]
  476b14:	cbz	x0, 476bac <ASN1_generate_nconf@plt+0x582ac>
  476b18:	ldur	w0, [x29, #-84]
  476b1c:	mov	w8, wzr
  476b20:	mov	w1, w8
  476b24:	sub	x2, x29, #0x98
  476b28:	bl	41b730 <BIO_sock_info@plt>
  476b2c:	cbz	w0, 476bac <ASN1_generate_nconf@plt+0x582ac>
  476b30:	ldur	x0, [x29, #-152]
  476b34:	mov	w1, #0x1                   	// #1
  476b38:	bl	41e550 <BIO_ADDR_hostname_string@plt>
  476b3c:	stur	x0, [x29, #-160]
  476b40:	cbz	x0, 476bac <ASN1_generate_nconf@plt+0x582ac>
  476b44:	ldur	x0, [x29, #-152]
  476b48:	mov	w1, #0x1                   	// #1
  476b4c:	bl	41d7c0 <BIO_ADDR_service_string@plt>
  476b50:	stur	x0, [x29, #-168]
  476b54:	cbz	x0, 476bac <ASN1_generate_nconf@plt+0x582ac>
  476b58:	ldur	x0, [x29, #-80]
  476b5c:	ldur	x8, [x29, #-160]
  476b60:	str	x0, [sp, #16]
  476b64:	mov	x0, x8
  476b68:	mov	w1, #0x3a                  	// #58
  476b6c:	bl	41d7e0 <strchr@plt>
  476b70:	adrp	x8, 496000 <ASN1_generate_nconf@plt+0x77700>
  476b74:	add	x8, x8, #0x143
  476b78:	adrp	x9, 496000 <ASN1_generate_nconf@plt+0x77700>
  476b7c:	add	x9, x9, #0x135
  476b80:	cmp	x0, #0x0
  476b84:	csel	x1, x9, x8, eq  // eq = none
  476b88:	ldur	x2, [x29, #-160]
  476b8c:	ldur	x3, [x29, #-168]
  476b90:	ldr	x0, [sp, #16]
  476b94:	bl	4196e0 <BIO_printf@plt>
  476b98:	cmp	w0, #0x0
  476b9c:	cset	w10, le
  476ba0:	tbnz	w10, #0, 476bac <ASN1_generate_nconf@plt+0x582ac>
  476ba4:	mov	w8, #0x1                   	// #1
  476ba8:	stur	w8, [x29, #-172]
  476bac:	ldur	x0, [x29, #-80]
  476bb0:	mov	w1, #0xb                   	// #11
  476bb4:	mov	x8, xzr
  476bb8:	mov	x2, x8
  476bbc:	mov	x3, x8
  476bc0:	bl	41de30 <BIO_ctrl@plt>
  476bc4:	ldur	x8, [x29, #-160]
  476bc8:	mov	x0, x8
  476bcc:	ldr	x1, [sp, #48]
  476bd0:	mov	w2, #0x134                 	// #308
  476bd4:	bl	41b180 <CRYPTO_free@plt>
  476bd8:	ldur	x0, [x29, #-168]
  476bdc:	ldr	x1, [sp, #48]
  476be0:	mov	w2, #0x135                 	// #309
  476be4:	bl	41b180 <CRYPTO_free@plt>
  476be8:	ldur	x0, [x29, #-152]
  476bec:	bl	419cc0 <BIO_ADDR_free@plt>
  476bf0:	ldur	w9, [x29, #-172]
  476bf4:	cbnz	w9, 476c14 <ASN1_generate_nconf@plt+0x58314>
  476bf8:	ldur	w0, [x29, #-84]
  476bfc:	bl	41bff0 <BIO_closesocket@plt>
  476c00:	ldr	x8, [sp, #56]
  476c04:	ldr	x9, [x8]
  476c08:	mov	x0, x9
  476c0c:	bl	41e780 <ERR_print_errors@plt>
  476c10:	b	476ec0 <ASN1_generate_nconf@plt+0x585c0>
  476c14:	b	476c44 <ASN1_generate_nconf@plt+0x58344>
  476c18:	ldur	x0, [x29, #-80]
  476c1c:	adrp	x1, 496000 <ASN1_generate_nconf@plt+0x77700>
  476c20:	add	x1, x1, #0x153
  476c24:	bl	4196e0 <BIO_printf@plt>
  476c28:	ldur	x8, [x29, #-80]
  476c2c:	mov	x0, x8
  476c30:	mov	w1, #0xb                   	// #11
  476c34:	mov	x8, xzr
  476c38:	mov	x2, x8
  476c3c:	mov	x3, x8
  476c40:	bl	41de30 <BIO_ctrl@plt>
  476c44:	ldur	x8, [x29, #-16]
  476c48:	cbz	x8, 476c58 <ASN1_generate_nconf@plt+0x58358>
  476c4c:	ldur	w8, [x29, #-84]
  476c50:	ldur	x9, [x29, #-16]
  476c54:	str	w8, [x9]
  476c58:	ldur	w8, [x29, #-40]
  476c5c:	cmp	w8, #0x1
  476c60:	b.ne	476e58 <ASN1_generate_nconf@plt+0x58558>  // b.any
  476c64:	ldr	x8, [sp, #40]
  476c68:	ldr	x0, [x8]
  476c6c:	bl	419cc0 <BIO_ADDR_free@plt>
  476c70:	bl	41b670 <BIO_ADDR_new@plt>
  476c74:	ldr	x8, [sp, #40]
  476c78:	str	x0, [x8]
  476c7c:	ldr	x9, [x8]
  476c80:	cbnz	x9, 476ca0 <ASN1_generate_nconf@plt+0x583a0>
  476c84:	ldur	w0, [x29, #-84]
  476c88:	bl	41bff0 <BIO_closesocket@plt>
  476c8c:	ldr	x8, [sp, #56]
  476c90:	ldr	x9, [x8]
  476c94:	mov	x0, x9
  476c98:	bl	41e780 <ERR_print_errors@plt>
  476c9c:	b	476ec0 <ASN1_generate_nconf@plt+0x585c0>
  476ca0:	ldur	w0, [x29, #-84]
  476ca4:	ldr	x8, [sp, #40]
  476ca8:	ldr	x1, [x8]
  476cac:	mov	w9, wzr
  476cb0:	mov	w2, w9
  476cb4:	bl	41cb50 <BIO_accept_ex@plt>
  476cb8:	stur	w0, [x29, #-88]
  476cbc:	ldur	w8, [x29, #-88]
  476cc0:	cmp	w8, #0x0
  476cc4:	cset	w8, ge  // ge = tcont
  476cc8:	mov	w9, #0x0                   	// #0
  476ccc:	str	w9, [sp, #12]
  476cd0:	tbnz	w8, #0, 476ce8 <ASN1_generate_nconf@plt+0x583e8>
  476cd4:	ldur	w0, [x29, #-88]
  476cd8:	bl	41ae00 <BIO_sock_should_retry@plt>
  476cdc:	cmp	w0, #0x0
  476ce0:	cset	w8, ne  // ne = any
  476ce4:	str	w8, [sp, #12]
  476ce8:	ldr	w8, [sp, #12]
  476cec:	tbnz	w8, #0, 476ca0 <ASN1_generate_nconf@plt+0x583a0>
  476cf0:	ldur	w8, [x29, #-88]
  476cf4:	cmp	w8, #0x0
  476cf8:	cset	w8, ge  // ge = tcont
  476cfc:	tbnz	w8, #0, 476d18 <ASN1_generate_nconf@plt+0x58418>
  476d00:	ldr	x8, [sp, #56]
  476d04:	ldr	x0, [x8]
  476d08:	bl	41e780 <ERR_print_errors@plt>
  476d0c:	ldur	w0, [x29, #-84]
  476d10:	bl	41bff0 <BIO_closesocket@plt>
  476d14:	b	476ec0 <ASN1_generate_nconf@plt+0x585c0>
  476d18:	ldur	w0, [x29, #-88]
  476d1c:	mov	w8, #0x1                   	// #1
  476d20:	mov	w1, w8
  476d24:	str	w8, [sp, #8]
  476d28:	bl	41a350 <BIO_set_tcp_ndelay@plt>
  476d2c:	ldur	x9, [x29, #-56]
  476d30:	ldur	w8, [x29, #-88]
  476d34:	ldur	w1, [x29, #-40]
  476d38:	ldur	w2, [x29, #-44]
  476d3c:	ldur	x3, [x29, #-64]
  476d40:	mov	w0, w8
  476d44:	blr	x9
  476d48:	stur	w0, [x29, #-92]
  476d4c:	ldur	w0, [x29, #-88]
  476d50:	ldr	w1, [sp, #8]
  476d54:	bl	41af00 <shutdown@plt>
  476d58:	str	xzr, [sp, #208]
  476d5c:	mov	x9, #0xa120                	// #41248
  476d60:	movk	x9, #0x7, lsl #16
  476d64:	str	x9, [sp, #216]
  476d68:	add	x8, sp, #0x50
  476d6c:	str	x8, [sp, #64]
  476d70:	str	wzr, [sp, #76]
  476d74:	ldr	w8, [sp, #76]
  476d78:	mov	w9, w8
  476d7c:	cmp	x9, #0x10
  476d80:	b.cs	476da8 <ASN1_generate_nconf@plt+0x584a8>  // b.hs, b.nlast
  476d84:	ldr	x8, [sp, #64]
  476d88:	ldr	w9, [sp, #76]
  476d8c:	mov	w10, w9
  476d90:	mov	x11, xzr
  476d94:	str	x11, [x8, x10, lsl #3]
  476d98:	ldr	w8, [sp, #76]
  476d9c:	add	w8, w8, #0x1
  476da0:	str	w8, [sp, #76]
  476da4:	b	476d74 <ASN1_generate_nconf@plt+0x58474>
  476da8:	ldur	w8, [x29, #-88]
  476dac:	mov	w9, #0x40                  	// #64
  476db0:	sdiv	w10, w8, w9
  476db4:	mul	w10, w10, w9
  476db8:	subs	w8, w8, w10
  476dbc:	mov	x11, #0x1                   	// #1
  476dc0:	mov	w12, w8
  476dc4:	lsl	x11, x11, x12
  476dc8:	ldur	w8, [x29, #-88]
  476dcc:	sdiv	w8, w8, w9
  476dd0:	mov	w0, w8
  476dd4:	sxtw	x12, w0
  476dd8:	mov	x13, #0x8                   	// #8
  476ddc:	mul	x12, x13, x12
  476de0:	add	x13, sp, #0x50
  476de4:	add	x12, x13, x12
  476de8:	ldr	x13, [x12]
  476dec:	orr	x11, x13, x11
  476df0:	str	x11, [x12]
  476df4:	ldur	w8, [x29, #-88]
  476df8:	add	w0, w8, #0x1
  476dfc:	add	x1, sp, #0x50
  476e00:	mov	x9, xzr
  476e04:	mov	x2, x9
  476e08:	mov	x3, x9
  476e0c:	add	x4, sp, #0xd0
  476e10:	bl	41ae10 <select@plt>
  476e14:	cmp	w0, #0x0
  476e18:	cset	w8, le
  476e1c:	mov	w10, #0x0                   	// #0
  476e20:	str	w10, [sp, #4]
  476e24:	tbnz	w8, #0, 476e44 <ASN1_generate_nconf@plt+0x58544>
  476e28:	ldur	w0, [x29, #-88]
  476e2c:	add	x1, sp, #0xe4
  476e30:	mov	x2, #0x40                  	// #64
  476e34:	bl	41bd70 <read@plt>
  476e38:	cmp	x0, #0x0
  476e3c:	cset	w8, gt
  476e40:	str	w8, [sp, #4]
  476e44:	ldr	w8, [sp, #4]
  476e48:	tbnz	w8, #0, 476d68 <ASN1_generate_nconf@plt+0x58468>
  476e4c:	ldur	w0, [x29, #-88]
  476e50:	bl	41bff0 <BIO_closesocket@plt>
  476e54:	b	476e74 <ASN1_generate_nconf@plt+0x58574>
  476e58:	ldur	x8, [x29, #-56]
  476e5c:	ldur	w0, [x29, #-84]
  476e60:	ldur	w1, [x29, #-40]
  476e64:	ldur	w2, [x29, #-44]
  476e68:	ldur	x3, [x29, #-64]
  476e6c:	blr	x8
  476e70:	stur	w0, [x29, #-92]
  476e74:	ldur	w8, [x29, #-68]
  476e78:	mov	w9, #0xffffffff            	// #-1
  476e7c:	cmp	w8, w9
  476e80:	b.eq	476e90 <ASN1_generate_nconf@plt+0x58590>  // b.none
  476e84:	ldur	w8, [x29, #-68]
  476e88:	subs	w8, w8, #0x1
  476e8c:	stur	w8, [x29, #-68]
  476e90:	ldur	w8, [x29, #-92]
  476e94:	cmp	w8, #0x0
  476e98:	cset	w8, lt  // lt = tstop
  476e9c:	tbnz	w8, #0, 476ea8 <ASN1_generate_nconf@plt+0x585a8>
  476ea0:	ldur	w8, [x29, #-68]
  476ea4:	cbnz	w8, 476ebc <ASN1_generate_nconf@plt+0x585bc>
  476ea8:	ldur	w0, [x29, #-84]
  476eac:	bl	41bff0 <BIO_closesocket@plt>
  476eb0:	ldur	w8, [x29, #-92]
  476eb4:	stur	w8, [x29, #-144]
  476eb8:	b	476ec0 <ASN1_generate_nconf@plt+0x585c0>
  476ebc:	b	476c58 <ASN1_generate_nconf@plt+0x58358>
  476ec0:	ldur	w8, [x29, #-36]
  476ec4:	cmp	w8, #0x1
  476ec8:	b.ne	476ed4 <ASN1_generate_nconf@plt+0x585d4>  // b.any
  476ecc:	ldur	x0, [x29, #-24]
  476ed0:	bl	4198f0 <unlink@plt>
  476ed4:	ldr	x8, [sp, #40]
  476ed8:	ldr	x0, [x8]
  476edc:	bl	419cc0 <BIO_ADDR_free@plt>
  476ee0:	mov	x8, xzr
  476ee4:	ldr	x9, [sp, #40]
  476ee8:	str	x8, [x9]
  476eec:	ldur	w10, [x29, #-144]
  476ef0:	stur	w10, [x29, #-4]
  476ef4:	ldur	w0, [x29, #-4]
  476ef8:	ldr	x28, [sp, #480]
  476efc:	ldp	x29, x30, [sp, #464]
  476f00:	add	sp, sp, #0x1f0
  476f04:	ret
  476f08:	stp	x29, x30, [sp, #-64]!
  476f0c:	mov	x29, sp
  476f10:	stp	x19, x20, [sp, #16]
  476f14:	adrp	x20, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  476f18:	add	x20, x20, #0x7d0
  476f1c:	stp	x21, x22, [sp, #32]
  476f20:	adrp	x21, 4a6000 <ASN1_generate_nconf@plt+0x87700>
  476f24:	add	x21, x21, #0x7c8
  476f28:	sub	x20, x20, x21
  476f2c:	mov	w22, w0
  476f30:	stp	x23, x24, [sp, #48]
  476f34:	mov	x23, x1
  476f38:	mov	x24, x2
  476f3c:	bl	4194c8 <d2i_ECPrivateKey_bio@plt-0x38>
  476f40:	cmp	xzr, x20, asr #3
  476f44:	b.eq	476f70 <ASN1_generate_nconf@plt+0x58670>  // b.none
  476f48:	asr	x20, x20, #3
  476f4c:	mov	x19, #0x0                   	// #0
  476f50:	ldr	x3, [x21, x19, lsl #3]
  476f54:	mov	x2, x24
  476f58:	add	x19, x19, #0x1
  476f5c:	mov	x1, x23
  476f60:	mov	w0, w22
  476f64:	blr	x3
  476f68:	cmp	x20, x19
  476f6c:	b.ne	476f50 <ASN1_generate_nconf@plt+0x58650>  // b.any
  476f70:	ldp	x19, x20, [sp, #16]
  476f74:	ldp	x21, x22, [sp, #32]
  476f78:	ldp	x23, x24, [sp, #48]
  476f7c:	ldp	x29, x30, [sp], #64
  476f80:	ret
  476f84:	nop
  476f88:	ret
  476f8c:	nop
  476f90:	mov	x2, x1
  476f94:	mov	x1, x0
  476f98:	mov	w0, #0x0                   	// #0
  476f9c:	b	41bdd0 <__xstat@plt>
  476fa0:	mov	x2, x1
  476fa4:	mov	w1, w0
  476fa8:	mov	w0, #0x0                   	// #0
  476fac:	b	41c170 <__fxstat@plt>
  476fb0:	mov	x2, x1
  476fb4:	mov	x1, x0
  476fb8:	mov	w0, #0x0                   	// #0
  476fbc:	b	419f80 <__lxstat@plt>

Disassembly of section .fini:

0000000000476fc0 <.fini>:
  476fc0:	stp	x29, x30, [sp, #-16]!
  476fc4:	mov	x29, sp
  476fc8:	ldp	x29, x30, [sp], #16
  476fcc:	ret
