
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1457322                       # Simulator instruction rate (inst/s)
host_mem_usage                              201561560                       # Number of bytes of host memory used
host_op_rate                                  1677645                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7749.18                       # Real time elapsed on the host
host_tick_rate                              137124112                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 11293050989                       # Number of instructions simulated
sim_ops                                   13000375155                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599526161                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   22                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   61                       # Number of system calls
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.workload.numSyscalls                   74                       # Number of system calls
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.workload.numSyscalls                   48                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1894363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3788618                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                177147083                       # Number of branches fetched
system.switch_cpus0.committedInsts          895253997                       # Number of instructions committed
system.switch_cpus0.committedOps           1051572402                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              2548200302                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles        2548200302                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    332675229                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    328678486                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts    129065006                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls           41196277                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    909334983                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           909334983                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   1426055276                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    795864032                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          185741752                       # Number of load instructions
system.switch_cpus0.num_mem_refs            306329946                       # number of memory refs
system.switch_cpus0.num_store_insts         120588194                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses     51886666                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts            51886666                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads     65909396                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes     38880662                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        657924553     62.57%     62.57% # Class of executed instruction
system.switch_cpus0.op_class::IntMult        56650261      5.39%     67.95% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     67.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd        6043500      0.57%     68.53% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        3996806      0.38%     68.91% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        1645104      0.16%     69.06% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult       5450148      0.52%     69.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc      6559308      0.62%     70.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         918028      0.09%     70.29% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc       5691442      0.54%     70.83% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     70.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     70.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     70.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu          363328      0.03%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       185741752     17.66%     88.53% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      120588194     11.47%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1051572424                       # Class of executed instruction
system.switch_cpus1.Branches                147894093                       # Number of branches fetched
system.switch_cpus1.committedInsts          857635486                       # Number of instructions committed
system.switch_cpus1.committedOps            976624292                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              2548200301                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles        2548200301                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    241176165                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    233071896                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts    116567253                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls           18304615                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    810933551                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           810933551                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   1384047611                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    699415064                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          192011842                       # Number of load instructions
system.switch_cpus1.num_mem_refs            336842321                       # number of memory refs
system.switch_cpus1.num_store_insts         144830479                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses    150453413                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts           150453413                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads    187598170                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes    110351865                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        535994748     54.88%     54.88% # Class of executed instruction
system.switch_cpus1.op_class::IntMult        18285794      1.87%     56.75% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     56.75% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       16848505      1.73%     58.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp       11143742      1.14%     59.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        4586545      0.47%     60.09% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      15195877      1.56%     61.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc     18287649      1.87%     63.52% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        2559261      0.26%     63.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc      15866899      1.62%     65.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.41% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu         1013012      0.10%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     65.51% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       192011842     19.66%     85.17% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      144830479     14.83%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         976624353                       # Class of executed instruction
system.switch_cpus2.Branches                172758824                       # Number of branches fetched
system.switch_cpus2.committedInsts          875606279                       # Number of instructions committed
system.switch_cpus2.committedOps            994133054                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              2548200302                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles        2548200302                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    267717132                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    257971171                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts    138816194                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls           19576425                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    803606434                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           803606434                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   1357717321                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    707807777                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          196574116                       # Number of load instructions
system.switch_cpus2.num_mem_refs            330016918                       # number of memory refs
system.switch_cpus2.num_store_insts         133442802                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses    155201274                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts           155201274                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads    208475026                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes    124106737                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        557619860     56.09%     56.09% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         3670022      0.37%     56.46% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     56.46% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       20263307      2.04%     58.50% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       13401062      1.35%     59.85% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        5516149      0.55%     60.40% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      18273986      1.84%     62.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc     21992719      2.21%     64.45% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        3078057      0.31%     64.76% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc      19082843      1.92%     66.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu         1218205      0.12%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       196574116     19.77%     86.58% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      133442802     13.42%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         994133128                       # Class of executed instruction
system.switch_cpus3.Branches                159116947                       # Number of branches fetched
system.switch_cpus3.committedInsts          852226724                       # Number of instructions committed
system.switch_cpus3.committedOps            987100376                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              2548200302                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles        2548200302                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    280075629                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    273860975                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts    121104564                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls           28019168                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    828335288                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           828335288                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   1373366634                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    713296039                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          185200457                       # Number of load instructions
system.switch_cpus3.num_mem_refs            322575148                       # number of memory refs
system.switch_cpus3.num_store_insts         137374691                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses    115590175                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts           115590175                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads    144017168                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes     84686257                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        569438226     57.69%     57.69% # Class of executed instruction
system.switch_cpus3.op_class::IntMult        29485488      2.99%     60.68% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     60.68% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       12915776      1.31%     61.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp        8545236      0.87%     62.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt        3516202      0.36%     63.21% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      11652485      1.18%     64.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc     14021742      1.42%     65.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv        1961692      0.20%     66.01% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc      12163079      1.23%     67.24% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     67.24% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     67.24% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     67.24% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu          776800      0.08%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc          48550      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       185200457     18.76%     86.08% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite      137374691     13.92%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         987100424                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests         4265                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10274049                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          755                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     20548098                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            755                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1877925                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       924230                       # Transaction distribution
system.membus.trans_dist::CleanEvict           970021                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16442                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16442                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1877925                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2840940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2842045                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5682985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5682985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    180466816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    180313600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    360780416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               360780416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1894367                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1894367    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1894367                       # Request fanout histogram
system.membus.reqLayer0.occupancy          6465300664                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          6453209333                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        18095811695                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus2.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus3.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::ON   937400473839                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1062599526161                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst   2000204419                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    875606354                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2875810773                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst   2000204419                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    875606354                       # number of overall hits
system.cpu2.icache.overall_hits::total     2875810773                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          875                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           875                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          875                       # number of overall misses
system.cpu2.icache.overall_misses::total          875                       # number of overall misses
system.cpu2.icache.demand_accesses::.cpu2.inst   2000205294                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    875606354                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2875811648                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst   2000205294                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    875606354                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2875811648                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          251                       # number of writebacks
system.cpu2.icache.writebacks::total              251                       # number of writebacks
system.cpu2.icache.replacements                   251                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst   2000204419                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    875606354                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2875810773                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          875                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          875                       # number of ReadReq misses
system.cpu2.icache.ReadReq_accesses::.cpu2.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    875606354                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2875811648                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          623.960432                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2875811648                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              875                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         3286641.883429                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   623.960432                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999937                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses     112156655147                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses    112156655147                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data    674385505                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    307382635                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       981768140                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    674385505                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    307382635                       # number of overall hits
system.cpu2.dcache.overall_hits::total      981768140                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4695853                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      1924363                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       6620216                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4695853                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      1924363                       # number of overall misses
system.cpu2.dcache.overall_misses::total      6620216                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  58206112251                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  58206112251                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  58206112251                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  58206112251                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    679081358                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    309306998                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    988388356                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    679081358                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    309306998                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    988388356                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.006915                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.006222                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006698                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.006915                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.006222                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006698                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 30246.950420                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  8792.177212                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 30246.950420                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  8792.177212                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2994269                       # number of writebacks
system.cpu2.dcache.writebacks::total          2994269                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1924363                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1924363                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1924363                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1924363                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  56601193509                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  56601193509                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  56601193509                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  56601193509                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.006222                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001947                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.006222                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001947                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 29412.950420                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 29412.950420                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 29412.950420                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 29412.950420                       # average overall mshr miss latency
system.cpu2.dcache.replacements               6620092                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data    384342224                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    184905009                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      569247233                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3943736                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1923485                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5867221                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  58144724847                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  58144724847                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    388285960                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    186828494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    575114454                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.010157                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.010295                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010202                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 30228.842360                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  9910.096253                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1923485                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1923485                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  56540538357                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  56540538357                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.010295                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003345                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 29394.842360                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 29394.842360                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data    290043281                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    122477626                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     412520907                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       752117                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data          878                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       752995                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data     61387404                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     61387404                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data    290795398                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    122478504                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    413273902                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.002586                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000007                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001822                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 69917.316629                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total    81.524318                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data          878                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          878                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data     60655152                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     60655152                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000007                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 69083.316629                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69083.316629                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data     22685142                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data     10964265                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     33649407                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           99                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data           33                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          132                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data       363624                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       363624                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data     22685241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data     10964298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     33649539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 11018.909091                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  2754.727273                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data           33                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data       336102                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       336102                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 10184.909091                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10184.909091                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data     22685241                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data     10964298                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     33649539                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data     22685241                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data     10964298                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     33649539                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1055687434                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6620348                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           159.461018                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   149.599731                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   106.399581                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.584374                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.415623                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      33788618236                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     33788618236                       # Number of data accesses
system.cpu3.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu3.pwrStateResidencyTicks::ON   937400473839                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  1062599526161                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst   1939551292                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst    852226773                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      2791778065                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst   1939551292                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst    852226773                       # number of overall hits
system.cpu3.icache.overall_hits::total     2791778065                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst          865                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           865                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst          865                       # number of overall misses
system.cpu3.icache.overall_misses::total          865                       # number of overall misses
system.cpu3.icache.demand_accesses::.cpu3.inst   1939552157                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst    852226773                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   2791778930                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst   1939552157                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst    852226773                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   2791778930                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          241                       # number of writebacks
system.cpu3.icache.writebacks::total              241                       # number of writebacks
system.cpu3.icache.replacements                   241                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst   1939551292                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst    852226773                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     2791778065                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst          865                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          865                       # number of ReadReq misses
system.cpu3.icache.ReadReq_accesses::.cpu3.inst   1939552157                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst    852226773                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   2791778930                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          623.943787                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         2791778930                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              865                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         3227490.092486                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   623.943787                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999910                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses     108879379135                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses    108879379135                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data    696374846                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    307204418                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total      1003579264                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data    696374846                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    307204418                       # number of overall hits
system.cpu3.dcache.overall_hits::total     1003579264                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      7064486                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3063951                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      10128437                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      7064486                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3063951                       # number of overall misses
system.cpu3.dcache.overall_misses::total     10128437                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  85048997727                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  85048997727                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  85048997727                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  85048997727                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    703439332                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    310268369                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total   1013707701                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    703439332                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    310268369                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total   1013707701                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.010043                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.009875                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009991                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.010043                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.009875                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009991                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 27757.949695                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  8397.050574                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 27757.949695                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  8397.050574                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      5498307                       # number of writebacks
system.cpu3.dcache.writebacks::total          5498307                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      3063951                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      3063951                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      3063951                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      3063951                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  82493662593                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  82493662593                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  82493662593                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  82493662593                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.009875                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003023                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.009875                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003023                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 26923.949695                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26923.949695                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 26923.949695                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26923.949695                       # average overall mshr miss latency
system.cpu3.dcache.replacements              10128313                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data    399402748                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    176843068                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      576245816                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      6617198                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3042098                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      9659296                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  83796542814                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  83796542814                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    406019946                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    179885166                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    585905112                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.016298                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.016911                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016486                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 27545.642124                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  8675.222585                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      3042098                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      3042098                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  81259433082                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  81259433082                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.016911                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005192                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 26711.642124                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 26711.642124                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data    296972098                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    130361350                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     427333448                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       447288                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        21853                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       469141                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1252454913                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1252454913                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data    297419386                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    130383203                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    427802589                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.001504                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.000168                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001097                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 57312.721960                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  2669.676948                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        21853                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        21853                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1234229511                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1234229511                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.000168                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 56478.721960                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 56478.721960                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data     15530544                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data      6991452                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total     22521996                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           96                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data           36                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          132                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data       399069                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       399069                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data     15530640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data      6991488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total     22522128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 11085.250000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  3023.250000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data           36                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           36                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data       369045                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       369045                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 10251.250000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10251.250000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data     15530640                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data      6991488                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total     22522128                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data     15530640                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data      6991488                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total     22522128                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs         1058751957                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         10128569                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           104.531248                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   140.568210                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   115.431110                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.549095                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.450903                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses      33890191193                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses     33890191193                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   937400473839                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1062599526161                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1906986271                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    895254018                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2802240289                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1906986271                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    895254018                       # number of overall hits
system.cpu0.icache.overall_hits::total     2802240289                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          926                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           928                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          926                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::total          928                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst       176391                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       176391                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst       176391                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       176391                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1906987197                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    895254020                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2802241217                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1906987197                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    895254020                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2802241217                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 88195.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total   190.076509                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 88195.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total   190.076509                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          304                       # number of writebacks
system.cpu0.icache.writebacks::total              304                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst            2                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst            2                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst       174723                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       174723                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst       174723                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       174723                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 87361.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 87361.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 87361.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 87361.500000                       # average overall mshr miss latency
system.cpu0.icache.replacements                   304                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1906986271                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    895254018                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2802240289                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          926                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          928                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst       176391                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       176391                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1906987197                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    895254020                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2802241217                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 88195.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total   190.076509                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst            2                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst       174723                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       174723                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 87361.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 87361.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.934704                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2802241217                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              928                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         3019656.483836                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   623.628254                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     0.306450                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999404                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.000491                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999895                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses     109287408391                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses    109287408391                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    635176872                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    298067055                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       933243927                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    635176872                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    298067055                       # number of overall hits
system.cpu0.dcache.overall_hits::total      933243927                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5345705                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      2584977                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       7930682                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5345705                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      2584977                       # number of overall misses
system.cpu0.dcache.overall_misses::total      7930682                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  62583214467                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  62583214467                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  62583214467                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  62583214467                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    640522577                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    300652032                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    941174609                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    640522577                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    300652032                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    941174609                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.008346                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.008598                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008426                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.008346                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.008598                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008426                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 24210.356404                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  7891.277757                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 24210.356404                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  7891.277757                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4241177                       # number of writebacks
system.cpu0.dcache.writebacks::total          4241177                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      2584977                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2584977                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2584977                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2584977                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  60427343649                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  60427343649                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  60427343649                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  60427343649                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.008598                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002747                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.008598                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002747                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 23376.356404                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23376.356404                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 23376.356404                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23376.356404                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7937218                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    383442742                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    180772703                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      564215445                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4985888                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2560787                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      7546675                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  62052351783                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  62052351783                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    388428630                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    183333490                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    571762120                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.012836                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.013968                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013199                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 24231.750545                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  8222.475697                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      2560787                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2560787                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  59916655425                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  59916655425                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.013968                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004479                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 23397.750545                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23397.750545                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    251734130                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    117294352                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     369028482                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       359817                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        24190                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       384007                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    530862684                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    530862684                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    252093947                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    117318542                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    369412489                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.001427                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000206                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001040                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 21945.542952                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  1382.429706                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        24190                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        24190                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    510688224                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    510688224                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000206                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 21111.542952                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21111.542952                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      5618136                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data      3267998                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      8886134                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         4706                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data         2086                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         6792                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data     22631841                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     22631841                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      5622842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data      3270084                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      8892926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000837                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000638                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000764                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 10849.396453                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  3332.132067                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data         2086                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         2086                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data     20892117                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     20892117                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000638                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000235                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10015.396453                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10015.396453                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      5622842                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data      3270084                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      8892926                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      5622842                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data      3270084                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      8892926                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          958960461                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7937474                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           120.814312                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   122.144062                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   133.855249                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.477125                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.522872                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      30694672226                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     30694672226                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   937400473839                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1062599526161                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1966489007                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    857635548                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2824124555                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1966489007                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    857635548                       # number of overall hits
system.cpu1.icache.overall_hits::total     2824124555                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          886                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           886                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          886                       # number of overall misses
system.cpu1.icache.overall_misses::total          886                       # number of overall misses
system.cpu1.icache.demand_accesses::.cpu1.inst   1966489893                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    857635548                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2824125441                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1966489893                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    857635548                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2824125441                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          262                       # number of writebacks
system.cpu1.icache.writebacks::total              262                       # number of writebacks
system.cpu1.icache.replacements                   262                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1966489007                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    857635548                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2824124555                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          886                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          886                       # number of ReadReq misses
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1966489893                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    857635548                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2824125441                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.968748                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2824125441                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              886                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         3187500.497743                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   623.968748                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999950                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999950                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses     110140893085                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses    110140893085                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    736106021                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    318029511                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1054135532                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    736106021                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    318029511                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1054135532                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6876644                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2698504                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9575148                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6876644                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      2698504                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9575148                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  68131813131                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  68131813131                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  68131813131                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  68131813131                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    742982665                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    320728015                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1063710680                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    742982665                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    320728015                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1063710680                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.009255                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.008414                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009002                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.009255                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.008414                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009002                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 25247.994122                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7115.484077                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 25247.994122                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7115.484077                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3777674                       # number of writebacks
system.cpu1.dcache.writebacks::total          3777674                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2698504                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2698504                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2698504                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2698504                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  65881260795                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  65881260795                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  65881260795                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  65881260795                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.008414                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002537                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.008414                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002537                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 24413.994122                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24413.994122                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 24413.994122                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24413.994122                       # average overall mshr miss latency
system.cpu1.dcache.replacements               9577009                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    419115041                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    182318174                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      601433215                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6208779                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2696801                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8905580                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  68067254859                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  68067254859                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    425323820                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    185014975                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    610338795                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.014598                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.014576                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014591                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 25239.999117                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7643.214126                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2696801                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2696801                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  65818122825                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  65818122825                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.014576                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004419                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 24405.999117                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24405.999117                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    316990980                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    135711337                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     452702317                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       667865                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data         1703                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       669568                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data     64558272                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     64558272                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    317658845                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    135713040                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    453371885                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.002102                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000013                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001477                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 37908.556665                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total    96.417798                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         1703                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1703                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data     63137970                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     63137970                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000013                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 37074.556665                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 37074.556665                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     19902619                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data      9117342                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     29019961                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2020                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data           97                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2117                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      5201241                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5201241                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     19904639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data      9117439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     29022078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000101                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000073                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 53621.041237                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  2456.892300                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           97                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           97                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      5120343                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      5120343                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 52787.041237                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52787.041237                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     19904639                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data      9117439                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     29022078                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     19904639                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data      9117439                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     29022078                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1121754836                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          9577265                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           117.126845                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   145.110598                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   110.888721                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.566838                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.433159                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      35905732017                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     35905732017                       # Number of data accesses
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10225425                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5415585                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6753116                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            48624                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           48624                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             2                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10225423                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      7761189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8095803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5773188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      9191961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              30822147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    493865728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    462218112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    340428800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    593458816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1889971968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1894654                       # Total snoops (count)
system.tol2bus.snoopTraffic                 118301440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12168703                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000413                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020307                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12163683     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5020      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12168703                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16060140342                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       6389192063                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5394654515                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4170                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        5627166732                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        4013046236                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data     25457408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data     29124864                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.data     27978752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus3.data     38653696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         121214848                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     59251968                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       59251968                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       198886                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       227538                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.data       218584                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus3.data       301982                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             946991                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       462906                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            462906                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst          120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data     23957669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data     27409069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.data     26330477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus3.data     36376542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            114073877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst          120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      55761335                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            55761335                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      55761335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst          120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data     23957669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data     27409069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.data     26330477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus3.data     36376542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           169835212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    925812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples    397698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples    454911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.data::samples    437005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus3.data::samples    603722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000384021942                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        52015                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        52015                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3562227                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            874473                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     946991                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    462906                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1893982                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  925812                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   644                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           112571                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           123158                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           138061                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           128470                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           122943                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           112387                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           108442                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           115491                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           116393                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           117878                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          119734                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          126747                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          121466                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          114780                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          112283                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          102534                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            53028                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            60878                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            69790                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            63396                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            60480                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            52808                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            50318                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            52302                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            53262                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            58360                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           61394                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           66576                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           61293                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           57752                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           56040                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           48110                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.05                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.11                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 46924995843                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                9466690000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            82425083343                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    24784.27                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               43534.27                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  950963                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 419121                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.23                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.27                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1893982                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              925812                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 918614                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 921683                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  27685                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  24632                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    384                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    337                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 45280                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 45558                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 52010                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 52135                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 52240                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 52218                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 52239                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 52207                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 52178                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 52182                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 52185                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 52193                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 52231                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 52364                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 52232                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 52016                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 52016                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 52015                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   287                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     9                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1449039                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   124.512690                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   122.663189                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    19.859235                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        98856      6.82%      6.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1341331     92.57%     99.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         8574      0.59%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          197      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           33      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           30      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           12      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1449039                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        52015                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     36.399193                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    34.491724                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    11.810636                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              2      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            83      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          571      1.10%      1.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         1731      3.33%      4.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         3574      6.87%     11.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         5553     10.68%     22.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         6913     13.29%     35.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         7307     14.05%     49.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         6796     13.07%     62.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         5800     11.15%     73.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         4505      8.66%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         3291      6.33%     88.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         2242      4.31%     92.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         1453      2.79%     95.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          919      1.77%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          556      1.07%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          319      0.61%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          180      0.35%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          101      0.19%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           59      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           35      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91           13      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        52015                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        52015                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.798462                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.782121                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.749723                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            6471     12.44%     12.44% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             231      0.44%     12.88% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           43856     84.31%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             253      0.49%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1185      2.28%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               9      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              10      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        52015                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             121173632                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  41216                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               59250368                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              121214848                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            59251968                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      114.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       55.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   114.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    55.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.33                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.89                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062598452576                       # Total gap between requests
system.mem_ctrls0.avgGap                    753670.98                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data     25452672                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data     29114304                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.data     27968320                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus3.data     38638208                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     59250368                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 120.459304609746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 23953212.262343447655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 27399131.359662156552                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.data 26320659.205491095781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus3.data 36361966.148802638054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 55759829.118371605873                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data       397772                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data       455076                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.data       437168                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus3.data       603964                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       925812                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst        70000                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  17605820418                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  19644251624                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.data  18907001602                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus3.data  26267939699                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24596496655058                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     35000.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     44261.09                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     43166.97                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.data     43248.82                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus3.data     43492.56                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  26567485.25                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          5118751680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2720673450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         6653159100                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2415748140                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    352757253750                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    110979081600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      564525203160                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       531.268073                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 285235539188                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 741881526973                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          5227401060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2778429555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         6865274220                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2416860000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    357474471150                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    107007008160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      565649979585                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       532.326587                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 274876132601                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 752240933560                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data     25605248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data     29021440                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.data     27914624                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus3.data     38722688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         121264128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     59049472                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       59049472                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       200041                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       226730                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.data       218083                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus3.data       302521                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             947376                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       461324                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            461324                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst          120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data     24096800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data     27311738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.data     26270127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus3.data     36441469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            114120254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst          120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total             120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      55570768                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            55570768                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      55570768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst          120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data     24096800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data     27311738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.data     26270127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus3.data     36441469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           169691022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    922648.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples    399994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples    453318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.data::samples    436031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus3.data::samples    604721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000398753280                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        51824                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        51824                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3561977                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            871469                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     947376                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    461324                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1894752                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  922648                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   686                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           113988                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           122684                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           139501                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           128630                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           124178                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           111544                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           109258                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           114662                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           115426                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           118198                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          119692                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          126129                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          119550                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          115497                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          111935                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          103194                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            54592                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            59840                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            70468                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            63814                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            60076                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            52708                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            50345                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            51328                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            52244                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            57882                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           61826                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           66362                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           59396                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           58574                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           54756                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           48420                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.05                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.10                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 46938126764                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                9470330000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            82451864264                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    24781.67                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               43531.67                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  951165                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 417706                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.22                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.27                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1894752                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              922648                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 918947                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 922065                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  27736                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  24653                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    360                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    301                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 45198                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 45491                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 51833                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 51966                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 52044                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 52011                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 52006                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 52000                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 52003                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 52009                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 51993                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 51999                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 52047                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 52179                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 52057                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 51829                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 51824                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 51824                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   312                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1447821                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   124.509889                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   122.672280                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    19.648779                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        98498      6.80%      6.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1340527     92.59%     99.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         8555      0.59%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          172      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           44      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           14      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1447821                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        51824                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     36.548009                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    34.649326                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    11.804650                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              3      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            85      0.16%      0.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          537      1.04%      1.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         1600      3.09%      4.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         3525      6.80%     11.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         5500     10.61%     21.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         6819     13.16%     34.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         7253     14.00%     48.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         6771     13.07%     61.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         5860     11.31%     73.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         4634      8.94%     82.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         3267      6.30%     88.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         2311      4.46%     92.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         1450      2.80%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          934      1.80%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          550      1.06%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          322      0.62%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          186      0.36%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           88      0.17%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           60      0.12%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87           32      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91           20      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95           10      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        51824                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        51824                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.803161                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.786913                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.748076                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            6340     12.23%     12.23% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             256      0.49%     12.73% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           43747     84.41%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             277      0.53%     97.68% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1176      2.27%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               8      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              19      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        51824                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             121220224                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  43904                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               59048384                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              121264128                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            59049472                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      114.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       55.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   114.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    55.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.33                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.89                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062598510539                       # Total gap between requests
system.mem_ctrls1.avgGap                    754311.43                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst          128                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data     25599616                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data     29012352                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.data     27905984                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus3.data     38702144                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     59048384                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 120.459304609746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 24091499.544035434723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 27303185.523540493101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.data 26261995.524146150798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus3.data 36422135.571455202997                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 55569744.335697427392                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data       400082                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data       453460                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.data       436166                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus3.data       605042                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       922648                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst        70000                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  17704280648                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  19616258636                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.data  18906839480                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus3.data  26224415500                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24598525742683                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     35000.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     44251.63                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     43259.07                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.data     43347.81                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus3.data     43343.13                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  26660791.27                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          5101315800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2711398470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         6637493940                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2398381200                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    353329431720                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    110496918720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      564555475290                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       531.296562                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 283981025398                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 743136040763                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          5236161840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2783082225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         6886137300                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2417752620                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    358138958340                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    106447238880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      565789866645                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       532.458234                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 273415043091                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 753702023070                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data      2188136                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      2244333                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      1487729                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data      2459484                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8379682                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data      2188136                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      2244333                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      1487729                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data      2459484                       # number of overall hits
system.l2.overall_hits::total                 8379682                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data       398927                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data       454268                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data       436667                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data       604503                       # number of demand (read+write) misses
system.l2.demand_misses::total                1894367                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data       398927                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data       454268                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data       436667                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data       604503                       # number of overall misses
system.l2.overall_misses::total               1894367                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst       172221                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data  37990865064                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  42777716901                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data  41151468192                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data  57033150048                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     178953372426                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst       172221                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data  37990865064                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  42777716901                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data  41151468192                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data  57033150048                       # number of overall miss cycles
system.l2.overall_miss_latency::total    178953372426                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      2587063                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      2698601                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      1924396                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data      3063987                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10274049                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      2587063                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      2698601                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      1924396                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data      3063987                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10274049                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.154201                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.168335                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.226911                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.197293                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.184384                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.154201                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.168335                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.226911                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.197293                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.184384                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 86110.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 95232.624174                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 94168.457609                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 94239.931554                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 94347.174535                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94466.052473                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 86110.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 95232.624174                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 94168.457609                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 94239.931554                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 94347.174535                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94466.052473                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              924230                       # number of writebacks
system.l2.writebacks::total                    924230                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data       398927                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data       454268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data       436667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data       604503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1894367                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data       398927                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data       454268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data       436667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data       604503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1894367                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst       155172                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  34579714146                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data  38891139297                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data  37415723235                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data  51862828820                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 162749560670                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst       155172                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  34579714146                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data  38891139297                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data  37415723235                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data  51862828820                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 162749560670                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.154201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.168335                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.226911                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.197293                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.184384                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.154201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.168335                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.226911                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.197293                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.184384                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst        77586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 86681.809318                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 85612.764485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 85684.796962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 85794.162841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85912.371082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst        77586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 86681.809318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 85612.764485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 85684.796962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 85794.162841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85912.371082                       # average overall mshr miss latency
system.l2.replacements                        1894654                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4491355                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4491355                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4491355                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4491355                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          352                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           352                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus0.data        20950                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         1084                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data          200                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data         9948                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 32182                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data         3240                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          619                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data          678                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data        11905                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16442                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data    296809758                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     51501585                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data     57800787                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data   1119099147                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1525211277                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data        24190                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         1703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data          878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data        21853                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             48624                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.133940                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.363476                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.772210                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.544776                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.338146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 91607.950000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 83201.268174                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 85251.898230                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 94002.448299                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92763.123525                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data         3240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          619                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data          678                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data        11905                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16442                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data    269069173                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     46213557                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data     52006041                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data   1017310981                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1384599752                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.133940                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.363476                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.772210                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.544776                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.338146                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 83046.041049                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 74658.411955                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 76705.075221                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 85452.413356                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84211.151441                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus0.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst       172221                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       172221                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 86110.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86110.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst       155172                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       155172                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst        77586                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        77586                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      2167186                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      2243249                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      1487529                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data      2449536                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8347500                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data       395687                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data       453649                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data       435989                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data       592598                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1877923                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data  37694055306                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  42726215316                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  41093667405                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data  55914050901                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 177427988928                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      2562873                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      2696898                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      1923518                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data      3042134                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10225423                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.154392                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.168211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.226662                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.194797                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.183652                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 95262.304059                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 94183.422241                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 94253.908711                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 94354.099914                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94480.971226                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data       395687                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data       453649                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data       435989                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data       592598                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1877923                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  34310644973                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  38844925740                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  37363717194                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  50845517839                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 161364805746                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.154392                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.168211                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.226662                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.194797                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.183652                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 86711.580044                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 85627.711601                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 85698.761194                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 85801.028419                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85927.274838                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    43086854                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1927422                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.354655                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.731078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      877.318751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      779.882778                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data      525.204832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data      827.498972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst     0.021984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  6000.633062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  7671.744220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data  6659.088190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data  9414.876133                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.026774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.023800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.016028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.025253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.183125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.234123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.203219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.287319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1619                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15720                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15292                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 330595982                       # Number of tag accesses
system.l2.tags.data_accesses                330595982                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
