Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f833fef11b0843e58b0186617fbbb047 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_touch_led_behav xil_defaultlib.tb_touch_led xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/ZYNQ/FPGA_Design/ZYNQ_7020/touch_led/touch_led.srcs/sources_1/new/touch_led.v" Line 29. Module touch_led doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.touch_led
Compiling module xil_defaultlib.tb_touch_led
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_touch_led_behav
