
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
| Date         : Thu Nov 30 20:50:23 2023
| Design       : multimedia_video_processor
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                               
******************************************************************************************************************************************************************************************************************************
                                                                             Clock   Non-clock                                                                                                                                
 Clock                    Period       Waveform       Type                   Loads       Loads  Sources                                                                                                                       
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 clk                      20.000       {0 10}         Declared                   0           7  {clk}                                                                                                                         
   clk_50m                20.000       {0 10}         Generated (clk)         2516           0  {u_sys_pll/u_pll_e3/goppll/CLKOUT0}                                                                                           
   clk_200m               5.000        {0 2.5}        Generated (clk)           75           5  {u_sys_pll/u_pll_e3/goppll/CLKOUT1}                                                                                           
     ddrphy_clkin         10.000       {0 5}          Generated (clk_200m)    5458           0  {u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV}                                                                 
     ioclk0               2.500        {0 1.25}       Generated (clk_200m)      11           0  {u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT}                                                               
     ioclk1               2.500        {0 1.25}       Generated (clk_200m)      27           1  {u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT}                                                               
     ioclk2               2.500        {0 1.25}       Generated (clk_200m)       2           0  {u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_2/gopclkgate/OUT}                                                               
     ioclk_gate_clk       10.000       {0 5}          Generated (clk_200m)       1           0  {u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg_gate/gopclkbufg/CLKOUT}                                                              
   clk_100m               10.000       {0 5}          Generated (clk)            0           0  {u_sys_pll/u_pll_e3/goppll/CLKOUT2}                                                                                           
   clk_25m                40.000       {0 20}         Generated (clk)           26           2  {u_sys_pll/u_pll_e3/goppll/CLKOUT3}                                                                                           
     clk_20k              50000.000    {0 25000}      Generated (clk_25m)       38           0  {u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT} 
   clk_10m                100.000      {0 50}         Generated (clk)          235           0  {u_sys_pll/u_pll_e3/goppll/CLKOUT4}                                                                                           
   clk_1080p60Hz          6.737        {0 3.368}      Generated (clk)         2386           1  {U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0}                                                                                          
   clk_720p60Hz           13.474       {0 6.736}      Generated (clk)            0           0  {U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1}                                                                                          
 cmos1_pclk               11.900       {0 5.95}       Declared                 118           0  {cmos1_pclk}                                                                                                                  
 cmos2_pclk               11.900       {0 5.95}       Declared                 118           0  {cmos2_pclk}                                                                                                                  
 hdmi_in_clk              6.666        {0 3.333}      Declared                 167           0  {hdmi_in_clk}                                                                                                                 
 eth_rxc                  8.000        {0 4}          Declared                1901           1  {eth_rxc}                                                                                                                     
==============================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 clk_200m                      asynchronous               clk_200m                                  
 clk_100m                      asynchronous               clk_100m                                  
 clk_50m                       asynchronous               clk_50m                                   
 clk_10m                       asynchronous               clk_10m                                   
 clk_1080p60Hz                 asynchronous               clk_1080p60Hz                             
 clk_720p60Hz                  asynchronous               clk_720p60Hz                              
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos2_pclk                    asynchronous               cmos2_pclk                                
 hdmi_in_clk                   asynchronous               hdmi_in_clk                               
 eth_rxc                       asynchronous               eth_rxc                                   
 clk_25m                       asynchronous               clk_20k  clk_25m                          
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 cmos1_pclk                  84.034 MHz     159.490 MHz         11.900          6.270          5.630
 cmos2_pclk                  84.034 MHz     132.398 MHz         11.900          7.553          4.347
 hdmi_in_clk                150.015 MHz     207.211 MHz          6.666          4.826          1.840
 eth_rxc                    125.000 MHz     148.522 MHz          8.000          6.733          1.267
 clk_50m                     50.000 MHz     103.670 MHz         20.000          9.646         10.354
 clk_200m                   200.000 MHz     270.051 MHz          5.000          3.703          1.297
 clk_25m                     25.000 MHz     215.657 MHz         40.000          4.637         35.363
 clk_10m                     10.000 MHz     175.285 MHz        100.000          5.705         94.295
 clk_1080p60Hz              148.438 MHz     160.777 MHz          6.737          6.220          0.517
 clk_20k                      0.020 MHz     182.149 MHz      50000.000          5.490      49994.510
 ddrphy_clkin               100.000 MHz     120.569 MHz         10.000          8.294          1.706
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cmos1_pclk             cmos1_pclk                   5.630       0.000              0            251
 cmos2_pclk             cmos2_pclk                   4.347       0.000              0            251
 hdmi_in_clk            hdmi_in_clk                  1.840       0.000              0            311
 eth_rxc                eth_rxc                      1.267       0.000              0           5998
 clk_50m                clk_50m                     10.354       0.000              0           9493
 clk_200m               clk_200m                     1.297       0.000              0            258
 clk_25m                clk_25m                     35.363       0.000              0             30
 clk_10m                clk_10m                     94.295       0.000              0           1087
 clk_1080p60Hz          clk_1080p60Hz                0.517       0.000              0           8423
 clk_20k                clk_20k                  49994.510       0.000              0            177
 ddrphy_clkin           ddrphy_clkin                 1.706       0.000              0          18216
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cmos1_pclk             cmos1_pclk                   0.175       0.000              0            251
 cmos2_pclk             cmos2_pclk                   0.422       0.000              0            251
 hdmi_in_clk            hdmi_in_clk                  0.174       0.000              0            311
 eth_rxc                eth_rxc                      0.385       0.000              0           5998
 clk_50m                clk_50m                      0.180       0.000              0           9493
 clk_200m               clk_200m                     0.342       0.000              0            258
 clk_25m                clk_25m                      0.550       0.000              0             30
 clk_10m                clk_10m                      0.255       0.000              0           1087
 clk_1080p60Hz          clk_1080p60Hz                0.314       0.000              0           8423
 clk_20k                clk_20k                      0.375       0.000              0            177
 ddrphy_clkin           ddrphy_clkin                 0.151       0.000              0          18216
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     16.022       0.000              0            192
 clk_200m               clk_200m                     1.957       0.000              0             69
 clk_10m                clk_10m                     97.879       0.000              0              1
 clk_1080p60Hz          clk_1080p60Hz                3.218       0.000              0            828
 ddrphy_clkin           ddrphy_clkin                 5.064       0.000              0           2566
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.499       0.000              0            192
 clk_200m               clk_200m                     0.548       0.000              0             69
 clk_10m                clk_10m                      1.269       0.000              0              1
 clk_1080p60Hz          clk_1080p60Hz                0.691       0.000              0            828
 ddrphy_clkin           ddrphy_clkin                 0.719       0.000              0           2566
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cmos1_pclk                                          5.052       0.000              0            118
 cmos2_pclk                                          5.052       0.000              0            118
 hdmi_in_clk                                         2.435       0.000              0            167
 eth_rxc                                             2.483       0.000              0           1901
 clk_50m                                             8.862       0.000              0           2516
 clk_200m                                            1.880       0.000              0             75
 clk_25m                                            19.580       0.000              0             26
 clk_10m                                            49.102       0.000              0            235
 clk_1080p60Hz                                       2.230       0.000              0           2386
 clk_20k                                         24999.102       0.000              0             38
 ddrphy_clkin                                        3.100       0.000              0           5458
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cmos1_pclk             cmos1_pclk                   6.798       0.000              0            251
 cmos2_pclk             cmos2_pclk                   5.982       0.000              0            251
 hdmi_in_clk            hdmi_in_clk                  3.200       0.000              0            311
 eth_rxc                eth_rxc                      3.098       0.000              0           5998
 clk_50m                clk_50m                     13.050       0.000              0           9493
 clk_200m               clk_200m                     2.364       0.000              0            258
 clk_25m                clk_25m                     36.686       0.000              0             30
 clk_10m                clk_10m                     95.951       0.000              0           1087
 clk_1080p60Hz          clk_1080p60Hz                2.140       0.000              0           8423
 clk_20k                clk_20k                  49996.036       0.000              0            177
 ddrphy_clkin           ddrphy_clkin                 4.122       0.000              0          18216
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cmos1_pclk             cmos1_pclk                   0.106       0.000              0            251
 cmos2_pclk             cmos2_pclk                   0.257       0.000              0            251
 hdmi_in_clk            hdmi_in_clk                  0.101       0.000              0            311
 eth_rxc                eth_rxc                      0.253       0.000              0           5998
 clk_50m                clk_50m                      0.137       0.000              0           9493
 clk_200m               clk_200m                     0.266       0.000              0            258
 clk_25m                clk_25m                      0.388       0.000              0             30
 clk_10m                clk_10m                      0.198       0.000              0           1087
 clk_1080p60Hz          clk_1080p60Hz                0.252       0.000              0           8423
 clk_20k                clk_20k                      0.304       0.000              0            177
 ddrphy_clkin           ddrphy_clkin                 0.108       0.000              0          18216
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     17.095       0.000              0            192
 clk_200m               clk_200m                     2.726       0.000              0             69
 clk_10m                clk_10m                     98.439       0.000              0              1
 clk_1080p60Hz          clk_1080p60Hz                4.200       0.000              0            828
 ddrphy_clkin           ddrphy_clkin                 6.428       0.000              0           2566
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.386       0.000              0            192
 clk_200m               clk_200m                     0.446       0.000              0             69
 clk_10m                clk_10m                      0.887       0.000              0              1
 clk_1080p60Hz          clk_1080p60Hz                0.517       0.000              0            828
 ddrphy_clkin           ddrphy_clkin                 0.555       0.000              0           2566
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cmos1_pclk                                          5.232       0.000              0            118
 cmos2_pclk                                          5.232       0.000              0            118
 hdmi_in_clk                                         2.615       0.000              0            167
 eth_rxc                                             2.787       0.000              0           1901
 clk_50m                                             9.090       0.000              0           2516
 clk_200m                                            2.004       0.000              0             75
 clk_25m                                            19.664       0.000              0             26
 clk_10m                                            49.282       0.000              0            235
 clk_1080p60Hz                                       2.458       0.000              0           2386
 clk_20k                                         24999.282       0.000              0             38
 ddrphy_clkin                                        3.480       0.000              0           5458
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : cmos1_data[4] (port)
Endpoint    : u_ov5640/cmos1_d_d0[4]/opit_0/D
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 r                        

 W11                                                     0.000       1.000 r       cmos1_data[4] (port)
                                   net (fanout=1)        0.041       1.041         cmos1_data[4]    
 IOBS_TB_132_0/DIN                 td                    2.166       3.207 r       cmos1_data_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       3.207         cmos1_data_ibuf[4]/ntD
 IOL_135_5/RX_DATA_DD              td                    0.126       3.333 r       cmos1_data_ibuf[4]/opit_1/OUT
                                   net (fanout=1)        7.904      11.237         nt_cmos1_data[4] 
 CLMA_138_13/CD                                                            r       u_ov5640/cmos1_d_d0[4]/opit_0/D

 Data arrival time                                                  11.237         Logic Levels: 2  
                                                                                   Logic: 2.292ns(22.389%), Route: 7.945ns(77.611%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      15.557         _N65             
 USCM_84_112/CLK_USCM              td                    0.000      15.557 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      17.088         ntclkbufg_5      
 CLMA_138_13/CLK                                                           r       u_ov5640/cmos1_d_d0[4]/opit_0/CLK
 clock pessimism                                         0.000      17.088                          
 clock uncertainty                                      -0.250      16.838                          

 Setup time                                              0.029      16.867                          

 Data required time                                                 16.867                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.867                          
 Data arrival time                                                  11.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.630                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href (port)
Endpoint    : u_ov5640/cmos1_href_d0/opit_0/D
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 f                        

 AB10                                                    0.000       1.000 f       cmos1_href (port)
                                   net (fanout=1)        0.063       1.063         cmos1_href       
 IOBR_TB_148_0/DIN                 td                    1.367       2.430 f       cmos1_href_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.430         cmos1_href_ibuf/ntD
 IOL_151_5/RX_DATA_DD              td                    0.127       2.557 f       cmos1_href_ibuf/opit_1/OUT
                                   net (fanout=1)        8.662      11.219         nt_cmos1_href    
 CLMS_146_21/AD                                                            f       u_ov5640/cmos1_href_d0/opit_0/D

 Data arrival time                                                  11.219         Logic Levels: 2  
                                                                                   Logic: 1.494ns(14.620%), Route: 8.725ns(85.380%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      15.557         _N65             
 USCM_84_112/CLK_USCM              td                    0.000      15.557 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      17.088         ntclkbufg_5      
 CLMS_146_21/CLK                                                           r       u_ov5640/cmos1_href_d0/opit_0/CLK
 clock pessimism                                         0.000      17.088                          
 clock uncertainty                                      -0.250      16.838                          

 Setup time                                              0.029      16.867                          

 Data required time                                                 16.867                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.867                          
 Data arrival time                                                  11.219                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.648                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[1] (port)
Endpoint    : u_ov5640/cmos1_d_d0[1]/opit_0/D
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 r                        

 Y10                                                     0.000       1.000 r       cmos1_data[1] (port)
                                   net (fanout=1)        0.044       1.044         cmos1_data[1]    
 IOBS_TB_120_0/DIN                 td                    2.166       3.210 r       cmos1_data_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       3.210         cmos1_data_ibuf[1]/ntD
 IOL_123_5/RX_DATA_DD              td                    0.126       3.336 r       cmos1_data_ibuf[1]/opit_1/OUT
                                   net (fanout=1)        7.761      11.097         nt_cmos1_data[1] 
 CLMS_130_17/M0                                                            r       u_ov5640/cmos1_d_d0[1]/opit_0/D

 Data arrival time                                                  11.097         Logic Levels: 2  
                                                                                   Logic: 2.292ns(22.700%), Route: 7.805ns(77.300%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      15.557         _N65             
 USCM_84_112/CLK_USCM              td                    0.000      15.557 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      17.088         ntclkbufg_5      
 CLMS_130_17/CLK                                                           r       u_ov5640/cmos1_d_d0[1]/opit_0/CLK
 clock pessimism                                         0.000      17.088                          
 clock uncertainty                                      -0.250      16.838                          

 Setup time                                             -0.079      16.759                          

 Data required time                                                 16.759                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.759                          
 Data arrival time                                                  11.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.662                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.657         _N65             
 USCM_84_112/CLK_USCM              td                    0.000       3.657 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.188         ntclkbufg_5      
 CLMS_134_33/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMS_134_33/Q0                    tco                   0.222       5.410 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.088       5.498         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/wr_addr [4]
 CLMA_134_32/A0                                                            f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.498         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N65             
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       5.521         ntclkbufg_5      
 CLMA_134_32/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.200       5.417                          

 Hold time                                              -0.094       5.323                          

 Data required time                                                  5.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.323                          
 Data arrival time                                                   5.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.175                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/cmos1_d_d1[3]/opit_0/CLK
Endpoint    : u_ov5640/cmos1_8_16bit/pdata_i0[3]/opit_0/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.657         _N65             
 USCM_84_112/CLK_USCM              td                    0.000       3.657 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.188         ntclkbufg_5      
 CLMA_146_12/CLK                                                           r       u_ov5640/cmos1_d_d1[3]/opit_0/CLK

 CLMA_146_12/Y0                    tco                   0.293       5.481 r       u_ov5640/cmos1_d_d1[3]/opit_0/Q
                                   net (fanout=1)        0.100       5.581         u_ov5640/cmos1_d_d1 [3]
 CLMA_146_12/M0                                                            r       u_ov5640/cmos1_8_16bit/pdata_i0[3]/opit_0/D

 Data arrival time                                                   5.581         Logic Levels: 0  
                                                                                   Logic: 0.293ns(74.555%), Route: 0.100ns(25.445%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N65             
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       5.521         ntclkbufg_5      
 CLMA_146_12/CLK                                                           r       u_ov5640/cmos1_8_16bit/pdata_i0[3]/opit_0/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.014       5.374                          

 Data required time                                                  5.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.374                          
 Data arrival time                                                   5.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.207                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/cmos1_d_d1[2]/opit_0/CLK
Endpoint    : u_ov5640/cmos1_8_16bit/pdata_i0[2]/opit_0/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.657         _N65             
 USCM_84_112/CLK_USCM              td                    0.000       3.657 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.188         ntclkbufg_5      
 CLMA_150_16/CLK                                                           r       u_ov5640/cmos1_d_d1[2]/opit_0/CLK

 CLMA_150_16/Q3                    tco                   0.226       5.414 r       u_ov5640/cmos1_d_d1[2]/opit_0/Q
                                   net (fanout=1)        0.211       5.625         u_ov5640/cmos1_d_d1 [2]
 CLMS_146_21/M3                                                            r       u_ov5640/cmos1_8_16bit/pdata_i0[2]/opit_0/D

 Data arrival time                                                   5.625         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.716%), Route: 0.211ns(48.284%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N65             
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       5.521         ntclkbufg_5      
 CLMS_146_21/CLK                                                           r       u_ov5640/cmos1_8_16bit/pdata_i0[2]/opit_0/CLK
 clock pessimism                                        -0.297       5.224                          
 clock uncertainty                                       0.200       5.424                          

 Hold time                                              -0.014       5.410                          

 Data required time                                                  5.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.410                          
 Data arrival time                                                   5.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.215                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_data[7] (port)
Endpoint    : u_ov5640/cmos2_d_d0[7]/opit_0/D
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.557  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.557
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 r                        

 AB9                                                     0.000       1.000 r       cmos2_data[7] (port)
                                   net (fanout=1)        0.080       1.080         cmos2_data[7]    
 IOBS_TB_128_0/DIN                 td                    2.166       3.246 r       cmos2_data_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       3.246         cmos2_data_ibuf[7]/ntD
 IOL_131_5/RX_DATA_DD              td                    0.126       3.372 r       cmos2_data_ibuf[7]/opit_1/OUT
                                   net (fanout=1)        9.409      12.781         nt_cmos2_data[7] 
 CLMA_130_48/M2                                                            r       u_ov5640/cmos2_d_d0[7]/opit_0/D

 Data arrival time                                                  12.781         Logic Levels: 2  
                                                                                   Logic: 2.292ns(19.455%), Route: 9.489ns(80.545%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.826      15.926         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000      15.926 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      17.457         ntclkbufg_6      
 CLMA_130_48/CLK                                                           r       u_ov5640/cmos2_d_d0[7]/opit_0/CLK
 clock pessimism                                         0.000      17.457                          
 clock uncertainty                                      -0.250      17.207                          

 Setup time                                             -0.079      17.128                          

 Data required time                                                 17.128                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.128                          
 Data arrival time                                                  12.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.347                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_data[6] (port)
Endpoint    : u_ov5640/cmos2_d_d0[6]/opit_0/D
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.557  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.557
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 r                        

 Y9                                                      0.000       1.000 r       cmos2_data[6] (port)
                                   net (fanout=1)        0.078       1.078         cmos2_data[6]    
 IOBD_129_0/DIN                    td                    2.166       3.244 r       cmos2_data_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       3.244         cmos2_data_ibuf[6]/ntD
 IOL_131_6/RX_DATA_DD              td                    0.126       3.370 r       cmos2_data_ibuf[6]/opit_1/OUT
                                   net (fanout=1)        1.219       4.589         nt_cmos2_data[6] 
 CLMA_182_8/Y6CD                   td                    0.149       4.738 r       CLKROUTE_3/Z     
                                   net (fanout=1)        7.846      12.584         ntR3850          
 CLMA_126_37/M0                                                            r       u_ov5640/cmos2_d_d0[6]/opit_0/D

 Data arrival time                                                  12.584         Logic Levels: 3  
                                                                                   Logic: 2.441ns(21.072%), Route: 9.143ns(78.928%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.826      15.926         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000      15.926 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      17.457         ntclkbufg_6      
 CLMA_126_37/CLK                                                           r       u_ov5640/cmos2_d_d0[6]/opit_0/CLK
 clock pessimism                                         0.000      17.457                          
 clock uncertainty                                      -0.250      17.207                          

 Setup time                                             -0.079      17.128                          

 Data required time                                                 17.128                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.128                          
 Data arrival time                                                  12.584                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.544                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_data[3] (port)
Endpoint    : u_ov5640/cmos2_d_d0[3]/opit_0/D
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.557  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.557
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 r                        

 U9                                                      0.000       1.000 r       cmos2_data[3] (port)
                                   net (fanout=1)        0.047       1.047         cmos2_data[3]    
 IOBD_93_0/DIN                     td                    2.166       3.213 r       cmos2_data_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       3.213         cmos2_data_ibuf[3]/ntD
 IOL_95_6/RX_DATA_DD               td                    0.126       3.339 r       cmos2_data_ibuf[3]/opit_1/OUT
                                   net (fanout=1)        8.960      12.299         nt_cmos2_data[3] 
 CLMA_130_48/M3                                                            r       u_ov5640/cmos2_d_d0[3]/opit_0/D

 Data arrival time                                                  12.299         Logic Levels: 2  
                                                                                   Logic: 2.292ns(20.285%), Route: 9.007ns(79.715%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.826      15.926         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000      15.926 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      17.457         ntclkbufg_6      
 CLMA_130_48/CLK                                                           r       u_ov5640/cmos2_d_d0[3]/opit_0/CLK
 clock pessimism                                         0.000      17.457                          
 clock uncertainty                                      -0.250      17.207                          

 Setup time                                             -0.079      17.128                          

 Data required time                                                 17.128                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.128                          
 Data arrival time                                                  12.299                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/u_mix_image/cnt1_w[0]/opit_0_L5Q/CLK
Endpoint    : u_ov5640/u_mix_image/cnt1_w[2]/opit_0_A2Q21/I10
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.209
  Launch Clock Delay      :  5.557
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.826       4.026         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.026 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.557         ntclkbufg_6      
 CLMA_162_56/CLK                                                           r       u_ov5640/u_mix_image/cnt1_w[0]/opit_0_L5Q/CLK

 CLMA_162_56/Q2                    tco                   0.224       5.781 f       u_ov5640/u_mix_image/cnt1_w[0]/opit_0_L5Q/Q
                                   net (fanout=5)        0.347       6.128         u_ov5640/u_mix_image/cnt1_w [0]
 CLMA_162_48/B0                                                            f       u_ov5640/u_mix_image/cnt1_w[2]/opit_0_A2Q21/I10

 Data arrival time                                                   6.128         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.229%), Route: 0.347ns(60.771%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.173       4.624         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.624 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.209         ntclkbufg_6      
 CLMA_162_48/CLK                                                           r       u_ov5640/u_mix_image/cnt1_w[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.623       5.586                          
 clock uncertainty                                       0.200       5.786                          

 Hold time                                              -0.080       5.706                          

 Data required time                                                  5.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.706                          
 Data arrival time                                                   6.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.422                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/L0
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.209
  Launch Clock Delay      :  5.557
  Clock Pessimism Removal :  -0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.826       4.026         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.026 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.557         ntclkbufg_6      
 CLMS_130_49/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_130_49/Q1                    tco                   0.224       5.781 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.355       6.136         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/wr_addr [1]
 CLMA_138_48/B0                                                            f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.136         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.687%), Route: 0.355ns(61.313%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.173       4.624         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.624 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.209         ntclkbufg_6      
 CLMA_138_48/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.616       5.593                          
 clock uncertainty                                       0.200       5.793                          

 Hold time                                              -0.080       5.713                          

 Data required time                                                  5.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.713                          
 Data arrival time                                                   6.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L2
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.209
  Launch Clock Delay      :  5.557
  Clock Pessimism Removal :  -0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.826       4.026         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.026 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.557         ntclkbufg_6      
 CLMS_130_57/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ_perm/CLK

 CLMS_130_57/Q2                    tco                   0.224       5.781 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.219       6.000         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wbin [10]
 CLMS_134_57/D2                                                            f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L2

 Data arrival time                                                   6.000         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.564%), Route: 0.219ns(49.436%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.173       4.624         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       4.624 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.209         ntclkbufg_6      
 CLMS_134_57/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.616       5.593                          
 clock uncertainty                                       0.200       5.793                          

 Hold time                                              -0.221       5.572                          

 Data required time                                                  5.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.572                          
 Data arrival time                                                   6.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : hdmi_in_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.971
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    2.166       2.244 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N38             
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.585       6.435         ntclkbufg_4      
 CLMA_90_53/CLK                                                            r       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK

 CLMA_90_53/Q0                     tco                   0.289       6.724 r       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.641       7.365         wr1_data_in_valid
                                   td                    0.288       7.653 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.653         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16027
 CLMS_66_57/COUT                   td                    0.058       7.711 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.711         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16029
                                   td                    0.058       7.769 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.769         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16031
 CLMS_66_61/Y3                     td                    0.501       8.270 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.412       8.682         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2 [7]
 CLMS_62_57/Y1                     td                    0.212       8.894 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.546       9.440         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_70_56/COUT                   td                    0.507       9.947 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.947         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.co [6]
 CLMA_70_60/Y1                     td                    0.498      10.445 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.429      10.874         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158
 CLMA_66_68/A4                                                             r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.874         Logic Levels: 5  
                                                                                   Logic: 2.411ns(54.314%), Route: 2.028ns(45.686%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         6.666       6.666 r                        
 AA12                                                    0.000       6.666 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       6.744         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.808       8.552 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.552         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.600 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.086         _N38             
 USCM_84_111/CLK_USCM              td                    0.000      11.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.551      12.637         ntclkbufg_4      
 CLMA_66_68/CLK                                                            r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.448      13.085                          
 clock uncertainty                                      -0.250      12.835                          

 Setup time                                             -0.121      12.714                          

 Data required time                                                 12.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.714                          
 Data arrival time                                                  10.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.840                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L1
Path Group  : hdmi_in_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.974
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    2.166       2.244 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N38             
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.585       6.435         ntclkbufg_4      
 CLMA_90_53/CLK                                                            r       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK

 CLMA_90_53/Q0                     tco                   0.289       6.724 r       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.641       7.365         wr1_data_in_valid
                                   td                    0.288       7.653 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.653         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16027
 CLMS_66_57/COUT                   td                    0.058       7.711 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.711         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16029
                                   td                    0.058       7.769 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.769         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16031
 CLMS_66_61/COUT                   td                    0.058       7.827 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.827         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16033
 CLMS_66_69/Y1                     td                    0.498       8.325 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.561       8.886         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2 [9]
 CLMA_70_72/B1                                                             r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L1

 Data arrival time                                                   8.886         Logic Levels: 3  
                                                                                   Logic: 1.249ns(50.959%), Route: 1.202ns(49.041%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         6.666       6.666 r                        
 AA12                                                    0.000       6.666 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       6.744         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.808       8.552 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.552         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.600 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.086         _N38             
 USCM_84_111/CLK_USCM              td                    0.000      11.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.554      12.640         ntclkbufg_4      
 CLMA_70_72/CLK                                                            r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.448      13.088                          
 clock uncertainty                                      -0.250      12.838                          

 Setup time                                             -0.213      12.625                          

 Data required time                                                 12.625                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.625                          
 Data arrival time                                                   8.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.739                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L4
Path Group  : hdmi_in_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.974
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    2.166       2.244 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N38             
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.585       6.435         ntclkbufg_4      
 CLMA_90_53/CLK                                                            r       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK

 CLMA_90_53/Q0                     tco                   0.289       6.724 r       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.641       7.365         wr1_data_in_valid
                                   td                    0.288       7.653 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.653         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16027
 CLMS_66_57/COUT                   td                    0.058       7.711 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.711         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16029
                                   td                    0.058       7.769 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.769         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16031
 CLMS_66_61/COUT                   td                    0.058       7.827 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.827         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16033
 CLMS_66_69/Y1                     td                    0.498       8.325 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.561       8.886         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2 [9]
 CLMA_70_72/A4                                                             r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.886         Logic Levels: 3  
                                                                                   Logic: 1.249ns(50.959%), Route: 1.202ns(49.041%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         6.666       6.666 r                        
 AA12                                                    0.000       6.666 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       6.744         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.808       8.552 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.552         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.600 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.086         _N38             
 USCM_84_111/CLK_USCM              td                    0.000      11.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.554      12.640         ntclkbufg_4      
 CLMA_70_72/CLK                                                            r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.448      13.088                          
 clock uncertainty                                      -0.250      12.838                          

 Setup time                                             -0.121      12.717                          

 Data required time                                                 12.717                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.717                          
 Data arrival time                                                   8.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.831                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr_addr_ctr/u_wr1_addr_ctr/wr_addr_valid0/opit_0_L5Q_perm/L0
Path Group  : hdmi_in_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.808       1.886 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N38             
 USCM_84_111/CLK_USCM              td                    0.000       4.420 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.531       5.951         ntclkbufg_4      
 CLMA_114_92/CLK                                                           r       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[1]/opit_0_L5Q_perm/CLK

 CLMA_114_92/Q1                    tco                   0.224       6.175 f       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.086       6.261         u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg [1]
 CLMS_114_93/C0                                                            f       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_addr_valid0/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.261         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    2.166       2.244 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N38             
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.585       6.435         ntclkbufg_4      
 CLMS_114_93/CLK                                                           r       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_addr_valid0/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.455       5.980                          
 clock uncertainty                                       0.200       6.180                          

 Hold time                                              -0.093       6.087                          

 Data required time                                                  6.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.087                          
 Data arrival time                                                   6.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.174                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt[3]/opit_0_L5Q_perm/L0
Path Group  : hdmi_in_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.808       1.886 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N38             
 USCM_84_111/CLK_USCM              td                    0.000       4.420 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.531       5.951         ntclkbufg_4      
 CLMA_114_88/CLK                                                           r       u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_114_88/Q2                    tco                   0.224       6.175 f       u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.086       6.261         u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt [2]
 CLMA_114_88/D0                                                            f       u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.261         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    2.166       2.244 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N38             
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.585       6.435         ntclkbufg_4      
 CLMA_114_88/CLK                                                           r       u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       5.951                          
 clock uncertainty                                       0.200       6.151                          

 Hold time                                              -0.079       6.072                          

 Data required time                                                  6.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.072                          
 Data arrival time                                                   6.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.189                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr_addr_ctr/u_wr1_addr_ctr/wr_vs_flag/opit_0_L5Q_perm/L0
Path Group  : hdmi_in_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.808       1.886 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N38             
 USCM_84_111/CLK_USCM              td                    0.000       4.420 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.531       5.951         ntclkbufg_4      
 CLMA_114_92/CLK                                                           r       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[2]/opit_0_L5Q_perm/CLK

 CLMA_114_92/Q2                    tco                   0.224       6.175 f       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[2]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.088       6.263         u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg [2]
 CLMA_114_92/D0                                                            f       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_vs_flag/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.263         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.795%), Route: 0.088ns(28.205%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    2.166       2.244 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N38             
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.585       6.435         ntclkbufg_4      
 CLMA_114_92/CLK                                                           r       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_vs_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       5.951                          
 clock uncertainty                                       0.200       6.151                          

 Hold time                                              -0.079       6.072                          

 Data required time                                                  6.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.072                          
 Data arrival time                                                   6.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.191                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/check_buffer[19]/opit_0_A2Q21/Cin
Path Group  : eth_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  10.153
  Clock Pessimism Removal :  1.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     1.708      10.153         gmii_clk         
 CLMS_222_289/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK

 CLMS_222_289/Q0                   tco                   0.289      10.442 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/ip_head[2][2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.405      10.847         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/ip_head[2] [2]
                                   td                    0.474      11.321 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3882_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.321         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N16060
 CLMS_226_289/COUT                 td                    0.058      11.379 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3882_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.379         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N16062
                                   td                    0.058      11.437 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3882_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.437         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N16064
 CLMS_226_293/COUT                 td                    0.058      11.495 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3882_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.495         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N16066
                                   td                    0.058      11.553 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3882_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.553         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N16068
 CLMS_226_297/Y3                   td                    0.501      12.054 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3882_1_11/gateop_A2/Y1
                                   net (fanout=1)        0.593      12.647         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3882 [12]
 CLMA_230_316/COUT                 td                    0.344      12.991 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3894_1_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.991         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N16215
 CLMA_230_320/Y1                   td                    0.498      13.489 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3894_1_13/gateop_A2/Y1
                                   net (fanout=1)        0.610      14.099         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3894 [15]
 CLMA_230_292/COUT                 td                    0.515      14.614 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3897_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.614         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N17084
 CLMA_230_296/Y0                   td                    0.269      14.883 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3897_17/gateop_A2/Y0
                                   net (fanout=1)        0.597      15.480         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3897 [16]
 CLMA_226_316/Y0                   td                    0.210      15.690 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N943_3[16]/gateop_perm/Z
                                   net (fanout=2)        0.433      16.123         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/nb3 [16]
                                   td                    0.327      16.450 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/check_buffer[17]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      16.450         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N16995
                                                                           f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/check_buffer[19]/opit_0_A2Q21/Cin

 Data arrival time                                                  16.450         Logic Levels: 8  
                                                                                   Logic: 3.659ns(58.107%), Route: 2.638ns(41.893%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       9.788         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      12.362 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      14.915         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      14.915 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     1.652      16.567         gmii_clk         
 CLMA_226_308/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/check_buffer[19]/opit_0_A2Q21/CLK
 clock pessimism                                         1.550      18.117                          
 clock uncertainty                                      -0.250      17.867                          

 Setup time                                             -0.150      17.717                          

 Data required time                                                 17.717                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.717                          
 Data arrival time                                                  16.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.267                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/tx_data_num[11]/opit_0/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/data_cnt[2]/opit_0_A2Q21/CE
Path Group  : eth_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.153
  Clock Pessimism Removal :  1.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     1.708      10.153         gmii_clk         
 CLMS_226_261/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/tx_data_num[11]/opit_0/CLK

 CLMS_226_261/Q3                   tco                   0.288      10.441 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/tx_data_num[11]/opit_0/Q
                                   net (fanout=5)        0.270      10.711         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/tx_data_num [11]
 CLMA_222_260/Y1                   td                    0.460      11.171 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3_mux14_9/gateop_perm/Z
                                   net (fanout=1)        0.414      11.585         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N108407
 CLMS_218_257/Y3                   td                    0.210      11.795 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3_mux14_11/gateop_perm/Z
                                   net (fanout=1)        0.121      11.916         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N108409
 CLMS_218_257/Y2                   td                    0.341      12.257 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3_mux14_12/gateop_perm/Z
                                   net (fanout=16)       0.716      12.973         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3
 CLMA_230_244/Y1                   td                    0.212      13.185 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N5_0[3]/gateop_perm/Z
                                   net (fanout=1)        0.725      13.910         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N348 [3]
                                   td                    0.474      14.384 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.384         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [2]
 CLMA_246_252/COUT                 td                    0.058      14.442 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.442         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [6]
                                   td                    0.058      14.500 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.500         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [10]
 CLMA_246_256/Y3                   td                    0.151      14.651 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_6/gateop_A2/Y1
                                   net (fanout=8)        0.410      15.061         _N77             
 CLMA_246_260/Y1                   td                    0.197      15.258 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N1094_3/gateop_perm/Z
                                   net (fanout=9)        0.437      15.695         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N1094
 CLMA_242_244/CE                                                           f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/data_cnt[2]/opit_0_A2Q21/CE

 Data arrival time                                                  15.695         Logic Levels: 7  
                                                                                   Logic: 2.449ns(44.190%), Route: 3.093ns(55.810%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       9.788         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      12.362 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      14.915         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      14.915 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     1.531      16.446         gmii_clk         
 CLMA_242_244/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/data_cnt[2]/opit_0_A2Q21/CLK
 clock pessimism                                         1.530      17.976                          
 clock uncertainty                                      -0.250      17.726                          

 Setup time                                             -0.617      17.109                          

 Data required time                                                 17.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.109                          
 Data arrival time                                                  15.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.414                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/tx_data_num[11]/opit_0/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/data_cnt[4]/opit_0_A2Q21/CE
Path Group  : eth_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.153
  Clock Pessimism Removal :  1.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     1.708      10.153         gmii_clk         
 CLMS_226_261/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/tx_data_num[11]/opit_0/CLK

 CLMS_226_261/Q3                   tco                   0.288      10.441 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/tx_data_num[11]/opit_0/Q
                                   net (fanout=5)        0.270      10.711         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/tx_data_num [11]
 CLMA_222_260/Y1                   td                    0.460      11.171 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3_mux14_9/gateop_perm/Z
                                   net (fanout=1)        0.414      11.585         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N108407
 CLMS_218_257/Y3                   td                    0.210      11.795 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3_mux14_11/gateop_perm/Z
                                   net (fanout=1)        0.121      11.916         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N108409
 CLMS_218_257/Y2                   td                    0.341      12.257 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3_mux14_12/gateop_perm/Z
                                   net (fanout=16)       0.716      12.973         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3
 CLMA_230_244/Y1                   td                    0.212      13.185 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N5_0[3]/gateop_perm/Z
                                   net (fanout=1)        0.725      13.910         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N348 [3]
                                   td                    0.474      14.384 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.384         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [2]
 CLMA_246_252/COUT                 td                    0.058      14.442 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.442         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [6]
                                   td                    0.058      14.500 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.500         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [10]
 CLMA_246_256/Y3                   td                    0.151      14.651 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_6/gateop_A2/Y1
                                   net (fanout=8)        0.410      15.061         _N77             
 CLMA_246_260/Y1                   td                    0.197      15.258 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N1094_3/gateop_perm/Z
                                   net (fanout=9)        0.437      15.695         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N1094
 CLMA_242_244/CE                                                           f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/data_cnt[4]/opit_0_A2Q21/CE

 Data arrival time                                                  15.695         Logic Levels: 7  
                                                                                   Logic: 2.449ns(44.190%), Route: 3.093ns(55.810%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       9.788         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      12.362 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      14.915         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      14.915 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     1.531      16.446         gmii_clk         
 CLMA_242_244/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/data_cnt[4]/opit_0_A2Q21/CLK
 clock pessimism                                         1.530      17.976                          
 clock uncertainty                                      -0.250      17.726                          

 Setup time                                             -0.617      17.109                          

 Data required time                                                 17.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.109                          
 Data arrival time                                                  15.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.414                          
====================================================================================================

====================================================================================================

Startpoint  : param_manager_inst/param_offsetX/cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : param_manager_inst/param_offsetX/cnt[6]/opit_0_A2Q21/Cin
Path Group  : eth_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       1.788         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     1.531       8.446         gmii_clk         
 CLMA_190_144/CLK                                                          r       param_manager_inst/param_offsetX/cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_190_144/Q0                   tco                   0.222       8.668 f       param_manager_inst/param_offsetX/cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087       8.755         param_manager_inst/param_offsetX/cnt [0]
                                   td                    0.174       8.929 r       param_manager_inst/param_offsetX/N26_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.929         param_manager_inst/param_offsetX/N26_1.co [2]
 CLMS_190_145/COUT                 td                    0.049       8.978 f       param_manager_inst/param_offsetX/N26_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.978         param_manager_inst/param_offsetX/N26_1.co [4]
 CLMS_190_149/CIN                                                          f       param_manager_inst/param_offsetX/cnt[6]/opit_0_A2Q21/Cin

 Data arrival time                                                   8.978         Logic Levels: 1  
                                                                                   Logic: 0.445ns(83.647%), Route: 0.087ns(16.353%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     1.585      10.030         gmii_clk         
 CLMS_190_149/CLK                                                          r       param_manager_inst/param_offsetX/cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.555       8.475                          
 clock uncertainty                                       0.200       8.675                          

 Hold time                                              -0.082       8.593                          

 Data required time                                                  8.593                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.593                          
 Data arrival time                                                   8.978                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.385                          
====================================================================================================

====================================================================================================

Startpoint  : param_manager_inst/param_osd_startX/cnt[4]/opit_0_L5Q_perm/CLK
Endpoint    : param_manager_inst/param_osd_startX/cnt[6]/opit_0_A2Q1/Cin
Path Group  : eth_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       1.788         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     1.531       8.446         gmii_clk         
 CLMA_182_157/CLK                                                          r       param_manager_inst/param_osd_startX/cnt[4]/opit_0_L5Q_perm/CLK

 CLMA_182_157/Q2                   tco                   0.224       8.670 f       param_manager_inst/param_osd_startX/cnt[4]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.191       8.861         param_manager_inst/param_osd_startX/cnt [4]
 CLMA_182_156/COUT                 td                    0.118       8.979 r       param_manager_inst/param_osd_startX/N26_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.979         param_manager_inst/param_osd_startX/N26_1.co [4]
 CLMA_182_160/CIN                                                          r       param_manager_inst/param_osd_startX/cnt[6]/opit_0_A2Q1/Cin

 Data arrival time                                                   8.979         Logic Levels: 1  
                                                                                   Logic: 0.342ns(64.165%), Route: 0.191ns(35.835%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     1.585      10.030         gmii_clk         
 CLMA_182_160/CLK                                                          r       param_manager_inst/param_osd_startX/cnt[6]/opit_0_A2Q1/CLK
 clock pessimism                                        -1.555       8.475                          
 clock uncertainty                                       0.200       8.675                          

 Hold time                                              -0.085       8.590                          

 Data required time                                                  8.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.590                          
 Data arrival time                                                   8.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : param_manager_inst/osd_startY_flags_ff1/opit_0/CLK
Endpoint    : param_manager_inst/osd_startY_load/opit_0_L5Q_perm/L2
Path Group  : eth_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       1.788         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     1.531       8.446         gmii_clk         
 CLMA_214_172/CLK                                                          r       param_manager_inst/osd_startY_flags_ff1/opit_0/CLK

 CLMA_214_172/Y2                   tco                   0.284       8.730 f       param_manager_inst/osd_startY_flags_ff1/opit_0/Q
                                   net (fanout=1)        0.086       8.816         param_manager_inst/osd_startY_flags_ff1
 CLMA_214_172/B2                                                           f       param_manager_inst/osd_startY_load/opit_0_L5Q_perm/L2

 Data arrival time                                                   8.816         Logic Levels: 0  
                                                                                   Logic: 0.284ns(76.757%), Route: 0.086ns(23.243%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     1.585      10.030         gmii_clk         
 CLMA_214_172/CLK                                                          r       param_manager_inst/osd_startY_load/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.584       8.446                          
 clock uncertainty                                       0.200       8.646                          

 Hold time                                              -0.221       8.425                          

 Data required time                                                  8.425                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.425                          
 Data arrival time                                                   8.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.378
  Launch Clock Delay      :  5.930
  Clock Pessimism Removal :  0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.642       5.930         ntclkbufg_1      
 DRM_82_4/CLKB[0]                                                          r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_82_4/QB0[0]                   tco                   2.307       8.237 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOB[0]
                                   net (fanout=6)        1.880      10.117         u_rotate_image/dout [0]
 CLMA_98_108/Y0                    td                    0.196      10.313 f       u_rotate_image/addr_fifo_valid/opit_0_L5Q_perm/Z
                                   net (fanout=3)        1.474      11.787         u_rotate_image/addr_fifo_rd_en
                                   td                    0.234      12.021 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.021         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16665
 CLMS_78_13/COUT                   td                    0.058      12.079 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.079         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16667
                                   td                    0.058      12.137 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.137         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16669
 CLMS_78_17/COUT                   td                    0.058      12.195 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.195         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16671
 CLMS_78_21/Y1                     td                    0.498      12.693 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.400      13.093         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11 [9]
 CLMS_78_25/Y0                     td                    0.210      13.303 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N12[9]/gateop_perm/Z
                                   net (fanout=3)        0.763      14.066         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/rrptr [9]
 CLMA_94_16/Y1                     td                    0.694      14.760 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.450      15.210         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21
 CLMA_90_24/C4                                                             r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  15.210         Logic Levels: 6  
                                                                                   Logic: 4.313ns(46.476%), Route: 4.967ns(53.524%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      21.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      21.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      22.688         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100      22.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      23.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      23.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.531      25.378         ntclkbufg_1      
 CLMA_90_24/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.459      25.837                          
 clock uncertainty                                      -0.150      25.687                          

 Setup time                                             -0.123      25.564                          

 Data required time                                                 25.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.564                          
 Data arrival time                                                  15.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.354                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst2/multiline_buffer_inst/hor_cnt[6]/opit_0_A2Q21/CLK
Endpoint    : image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.378
  Launch Clock Delay      :  5.873
  Clock Pessimism Removal :  0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.585       5.873         ntclkbufg_1      
 CLMA_154_176/CLK                                                          r       image_filiter_inst2/multiline_buffer_inst/hor_cnt[6]/opit_0_A2Q21/CLK

 CLMA_154_176/Q0                   tco                   0.289       6.162 r       image_filiter_inst2/multiline_buffer_inst/hor_cnt[6]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.406       6.568         image_filiter_inst2/multiline_buffer_inst/hor_cnt [5]
 CLMS_150_173/Y0                   td                    0.478       7.046 r       image_filiter_inst2/multiline_buffer_inst/N229_9/gateop_perm/Z
                                   net (fanout=1)        0.260       7.306         image_filiter_inst2/multiline_buffer_inst/_N104434
 CLMS_150_173/Y2                   td                    0.341       7.647 f       image_filiter_inst2/multiline_buffer_inst/N229_11/gateop_perm/Z
                                   net (fanout=5)        0.405       8.052         image_filiter_inst2/multiline_buffer_inst/N229
 CLMA_150_180/Y2                   td                    0.210       8.262 r       image_filiter_inst2/multiline_buffer_inst/N176_15/gateop_perm/Z
                                   net (fanout=1)        0.486       8.748         image_filiter_inst2/multiline_buffer_inst/N176
 CLMA_138_180/Y2                   td                    0.341       9.089 f       image_filiter_inst2/multiline_buffer_inst/N189[1]_1/gateop_perm/Z
                                   net (fanout=4)        1.483      10.572         image_filiter_inst2/multiline_buffer_inst/rd_en [1]
                                   td                    0.234      10.806 f       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.806         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/_N14826
 CLMS_78_165/COUT                  td                    0.058      10.864 r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.864         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/_N14828
                                   td                    0.058      10.922 r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.922         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/_N14830
 CLMS_78_169/Y3                    td                    0.501      11.423 r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.369      11.792         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N11 [7]
 CLMA_90_169/Y2                    td                    0.487      12.279 r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N12[7]/gateop_perm/Z
                                   net (fanout=2)        0.806      13.085         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_74_168/COUT                  td                    0.515      13.600 r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N21.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.600         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N21.co [6]
 CLMA_74_172/Y1                    td                    0.498      14.098 r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N21.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.400      14.498         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N21
 CLMA_78_172/C4                                                            r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  14.498         Logic Levels: 9  
                                                                                   Logic: 4.010ns(46.493%), Route: 4.615ns(53.507%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      21.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      21.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      22.688         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100      22.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      23.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      23.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.531      25.378         ntclkbufg_1      
 CLMA_78_172/CLK                                                           r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.459      25.837                          
 clock uncertainty                                      -0.150      25.687                          

 Setup time                                             -0.123      25.564                          

 Data required time                                                 25.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.564                          
 Data arrival time                                                  14.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.066                          
====================================================================================================

====================================================================================================

Startpoint  : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.378
  Launch Clock Delay      :  5.930
  Clock Pessimism Removal :  0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.642       5.930         ntclkbufg_1      
 DRM_82_4/CLKB[0]                                                          r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_82_4/QB0[0]                   tco                   2.307       8.237 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOB[0]
                                   net (fanout=6)        1.880      10.117         u_rotate_image/dout [0]
 CLMA_98_108/Y0                    td                    0.196      10.313 f       u_rotate_image/addr_fifo_valid/opit_0_L5Q_perm/Z
                                   net (fanout=3)        1.474      11.787         u_rotate_image/addr_fifo_rd_en
                                   td                    0.234      12.021 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.021         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16665
 CLMS_78_13/COUT                   td                    0.058      12.079 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.079         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16667
                                   td                    0.058      12.137 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.137         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16669
 CLMS_78_17/Y3                     td                    0.501      12.638 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.254      12.892         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11 [7]
 CLMA_78_16/Y0                     td                    0.210      13.102 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N12[7]/gateop_perm/Z
                                   net (fanout=3)        0.519      13.621         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_90_20/COUT                   td                    0.515      14.136 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N24.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.136         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N24.co [6]
 CLMA_90_24/CIN                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  14.136         Logic Levels: 5  
                                                                                   Logic: 4.079ns(49.708%), Route: 4.127ns(50.292%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      21.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      21.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      22.688         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100      22.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      23.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      23.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.531      25.378         ntclkbufg_1      
 CLMA_90_24/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.459      25.837                          
 clock uncertainty                                      -0.150      25.687                          

 Setup time                                             -0.357      25.330                          

 Data required time                                                 25.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.330                          
 Data arrival time                                                  14.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.194                          
====================================================================================================

====================================================================================================

Startpoint  : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[8]
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.088  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.925
  Launch Clock Delay      :  5.378
  Clock Pessimism Removal :  -0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.531       5.378         ntclkbufg_1      
 CLMA_90_12/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_90_12/Q2                     tco                   0.224       5.602 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.254       5.856         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/wr_addr [6]
 DRM_82_4/ADA0[8]                                                          f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[8]

 Data arrival time                                                   5.856         Logic Levels: 0  
                                                                                   Logic: 0.224ns(46.862%), Route: 0.254ns(53.138%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.637       5.925         ntclkbufg_1      
 DRM_82_4/CLKA[0]                                                          r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.459       5.466                          
 clock uncertainty                                       0.000       5.466                          

 Hold time                                               0.210       5.676                          

 Data required time                                                  5.676                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.676                          
 Data arrival time                                                   5.856                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.180                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst/vector_to_matrix_inst/mat[2][1][14]/opit_0/CLK
Endpoint    : image_filiter_inst/hybrid_filter_inst/gaussian_conv_r/mat[2][1][3]/opit_0/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.873
  Launch Clock Delay      :  5.378
  Clock Pessimism Removal :  -0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.531       5.378         ntclkbufg_1      
 CLMS_158_93/CLK                                                           r       image_filiter_inst/vector_to_matrix_inst/mat[2][1][14]/opit_0/CLK

 CLMS_158_93/Q2                    tco                   0.224       5.602 f       image_filiter_inst/vector_to_matrix_inst/mat[2][1][14]/opit_0/Q
                                   net (fanout=1)        0.088       5.690         image_filiter_inst/matrix_data [126]
 CLMA_158_92/CD                                                            f       image_filiter_inst/hybrid_filter_inst/gaussian_conv_r/mat[2][1][3]/opit_0/D

 Data arrival time                                                   5.690         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.795%), Route: 0.088ns(28.205%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.585       5.873         ntclkbufg_1      
 CLMA_158_92/CLK                                                           r       image_filiter_inst/hybrid_filter_inst/gaussian_conv_r/mat[2][1][3]/opit_0/CLK
 clock pessimism                                        -0.466       5.407                          
 clock uncertainty                                       0.000       5.407                          

 Hold time                                               0.053       5.460                          

 Data required time                                                  5.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.460                          
 Data arrival time                                                   5.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.230                          
====================================================================================================

====================================================================================================

Startpoint  : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[2]
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.930
  Launch Clock Delay      :  5.413
  Clock Pessimism Removal :  -0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.566       5.413         ntclkbufg_1      
 CLMS_78_13/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_78_13/Q0                     tco                   0.226       5.639 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.222       5.861         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/rd_addr [0]
 DRM_82_4/ADB0[2]                                                          r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[2]

 Data arrival time                                                   5.861         Logic Levels: 0  
                                                                                   Logic: 0.226ns(50.446%), Route: 0.222ns(49.554%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.642       5.930         ntclkbufg_1      
 DRM_82_4/CLKB[0]                                                          r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.459       5.471                          
 clock uncertainty                                       0.000       5.471                          

 Hold time                                               0.140       5.611                          

 Data required time                                                  5.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.611                          
 Data arrival time                                                   5.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_200m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.374
  Launch Clock Delay      :  5.867
  Clock Pessimism Removal :  0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.585       5.867         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_94_197/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMS_94_197/Q3                    tco                   0.288       6.155 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.402       6.557         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMS_98_201/Y0                    td                    0.487       7.044 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=2)        0.483       7.527         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107047
 CLMA_94_184/Y1                    td                    0.212       7.739 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=1)        0.425       8.164         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107050
 CLMA_94_192/Y0                    td                    0.196       8.360 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_3/gateop_perm/Z
                                   net (fanout=19)       0.414       8.774         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_94_200/CE                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.774         Logic Levels: 3  
                                                                                   Logic: 1.183ns(40.695%), Route: 1.724ns(59.305%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       6.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       6.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       7.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       7.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       8.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       8.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.531      10.374         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_94_200/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.464      10.838                          
 clock uncertainty                                      -0.150      10.688                          

 Setup time                                             -0.617      10.071                          

 Data required time                                                 10.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.071                          
 Data arrival time                                                   8.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.297                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_200m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.374
  Launch Clock Delay      :  5.867
  Clock Pessimism Removal :  0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.585       5.867         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_94_197/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMS_94_197/Q3                    tco                   0.288       6.155 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.402       6.557         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMS_98_201/Y0                    td                    0.487       7.044 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=2)        0.483       7.527         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107047
 CLMA_94_184/Y1                    td                    0.212       7.739 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=1)        0.425       8.164         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107050
 CLMA_94_192/Y0                    td                    0.196       8.360 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_3/gateop_perm/Z
                                   net (fanout=19)       0.414       8.774         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_94_200/CE                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.774         Logic Levels: 3  
                                                                                   Logic: 1.183ns(40.695%), Route: 1.724ns(59.305%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       6.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       6.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       7.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       7.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       8.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       8.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.531      10.374         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_94_200/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.464      10.838                          
 clock uncertainty                                      -0.150      10.688                          

 Setup time                                             -0.617      10.071                          

 Data required time                                                 10.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.071                          
 Data arrival time                                                   8.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.297                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_200m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.374
  Launch Clock Delay      :  5.867
  Clock Pessimism Removal :  0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.585       5.867         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_94_197/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMS_94_197/Q3                    tco                   0.288       6.155 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.402       6.557         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMS_98_201/Y0                    td                    0.487       7.044 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=2)        0.483       7.527         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107047
 CLMA_94_184/Y1                    td                    0.212       7.739 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=1)        0.425       8.164         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107050
 CLMA_94_192/Y0                    td                    0.196       8.360 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_3/gateop_perm/Z
                                   net (fanout=19)       0.414       8.774         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_94_201/CE                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.774         Logic Levels: 3  
                                                                                   Logic: 1.183ns(40.695%), Route: 1.724ns(59.305%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       6.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       6.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       7.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       7.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       8.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       8.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.531      10.374         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_94_201/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.464      10.838                          
 clock uncertainty                                      -0.150      10.688                          

 Setup time                                             -0.617      10.071                          

 Data required time                                                 10.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.071                          
 Data arrival time                                                   8.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.297                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_200m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.867
  Launch Clock Delay      :  5.374
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.531       5.374         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_74_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_74_192/Q3                    tco                   0.221       5.595 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087       5.682         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [3]
 CLMA_74_192/D4                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.682         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.585       5.867         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_74_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       5.374                          
 clock uncertainty                                       0.000       5.374                          

 Hold time                                              -0.034       5.340                          

 Data required time                                                  5.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.340                          
 Data arrival time                                                   5.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_rst/rst1/opit_0_inv/CLK
Endpoint    : u_ddr_rst/rst/opit_0_inv_L5Q_perm/L4
Path Group  : clk_200m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.867
  Launch Clock Delay      :  5.374
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_153/CLK_USCM              td                    0.000       3.843 r       USCMROUTE_2/CLKOUT
                                   net (fanout=6)        1.531       5.374         ntR3856          
 CLMA_186_196/CLK                                                          r       u_ddr_rst/rst1/opit_0_inv/CLK

 CLMA_186_196/Q2                   tco                   0.224       5.598 f       u_ddr_rst/rst1/opit_0_inv/Q
                                   net (fanout=1)        0.084       5.682         u_ddr_rst/rst1   
 CLMA_186_196/A4                                                           f       u_ddr_rst/rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.682         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_153/CLK_USCM              td                    0.000       4.282 r       USCMROUTE_2/CLKOUT
                                   net (fanout=6)        1.585       5.867         ntR3856          
 CLMA_186_196/CLK                                                          r       u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       5.374                          
 clock uncertainty                                       0.000       5.374                          

 Hold time                                              -0.035       5.339                          

 Data required time                                                  5.339                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.339                          
 Data arrival time                                                   5.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_200m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.867
  Launch Clock Delay      :  5.374
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.531       5.374         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_70_185/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_70_185/Q2                    tco                   0.224       5.598 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.684         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [1]
 CLMS_70_185/D0                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.684         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.585       5.867         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_70_185/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       5.374                          
 clock uncertainty                                       0.000       5.374                          

 Hold time                                              -0.079       5.295                          

 Data required time                                                  5.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.295                          
 Data arrival time                                                   5.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/clock_20k_cnt[1]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.383
  Launch Clock Delay      :  5.877
  Clock Pessimism Removal :  0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_7      
 CLMA_182_28/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[1]/opit_0_inv/CLK

 CLMA_182_28/Q3                    tco                   0.288       6.165 r       u_ov5640/coms1_reg_config/clock_20k_cnt[1]/opit_0_inv/Q
                                   net (fanout=3)        0.397       6.562         u_ov5640/coms1_reg_config/clock_20k_cnt [1]
 CLMA_182_24/Y0                    td                    0.487       7.049 r       u_ov5640/coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.546       7.595         u_ov5640/coms1_reg_config/_N9721
 CLMA_186_32/Y1                    td                    0.304       7.899 r       u_ov5640/coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=13)       0.700       8.599         u_ov5640/coms1_reg_config/N8
                                   td                    0.477       9.076 f       u_ov5640/coms1_reg_config/N11_2_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.076         u_ov5640/coms1_reg_config/_N16321
 CLMA_182_28/COUT                  td                    0.058       9.134 r       u_ov5640/coms1_reg_config/N11_2_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.134         u_ov5640/coms1_reg_config/_N16323
                                   td                    0.058       9.192 r       u_ov5640/coms1_reg_config/N11_2_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.192         u_ov5640/coms1_reg_config/_N16325
 CLMA_182_32/Y3                    td                    0.501       9.693 r       u_ov5640/coms1_reg_config/N11_2_7/gateop_A2/Y1
                                   net (fanout=1)        0.563      10.256         u_ov5640/coms1_reg_config/N1114 [8]
 CLMA_182_32/M0                                                            r       u_ov5640/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv/D

 Data arrival time                                                  10.256         Logic Levels: 4  
                                                                                   Logic: 2.173ns(49.623%), Route: 2.206ns(50.377%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.074      40.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      41.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      41.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      42.688         _N70             
 PLL_158_55/CLK_OUT3               td                    0.105      42.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059      43.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000      43.852 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531      45.383         ntclkbufg_7      
 CLMA_182_32/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv/CLK
 clock pessimism                                         0.465      45.848                          
 clock uncertainty                                      -0.150      45.698                          

 Setup time                                             -0.079      45.619                          

 Data required time                                                 45.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.619                          
 Data arrival time                                                  10.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.363                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/clock_20k_cnt[1]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.383
  Launch Clock Delay      :  5.877
  Clock Pessimism Removal :  0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_7      
 CLMA_182_28/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[1]/opit_0_inv/CLK

 CLMA_182_28/Q3                    tco                   0.288       6.165 r       u_ov5640/coms1_reg_config/clock_20k_cnt[1]/opit_0_inv/Q
                                   net (fanout=3)        0.397       6.562         u_ov5640/coms1_reg_config/clock_20k_cnt [1]
 CLMA_182_24/Y0                    td                    0.487       7.049 r       u_ov5640/coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.546       7.595         u_ov5640/coms1_reg_config/_N9721
 CLMA_186_32/Y1                    td                    0.304       7.899 r       u_ov5640/coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=13)       0.700       8.599         u_ov5640/coms1_reg_config/N8
                                   td                    0.477       9.076 f       u_ov5640/coms1_reg_config/N11_2_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.076         u_ov5640/coms1_reg_config/_N16321
 CLMA_182_28/COUT                  td                    0.058       9.134 r       u_ov5640/coms1_reg_config/N11_2_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.134         u_ov5640/coms1_reg_config/_N16323
 CLMA_182_32/Y1                    td                    0.498       9.632 r       u_ov5640/coms1_reg_config/N11_2_5/gateop_A2/Y1
                                   net (fanout=1)        0.564      10.196         u_ov5640/coms1_reg_config/N1114 [6]
 CLMA_182_32/M3                                                            r       u_ov5640/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv/D

 Data arrival time                                                  10.196         Logic Levels: 4  
                                                                                   Logic: 2.112ns(48.900%), Route: 2.207ns(51.100%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.074      40.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      41.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      41.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      42.688         _N70             
 PLL_158_55/CLK_OUT3               td                    0.105      42.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059      43.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000      43.852 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531      45.383         ntclkbufg_7      
 CLMA_182_32/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv/CLK
 clock pessimism                                         0.465      45.848                          
 clock uncertainty                                      -0.150      45.698                          

 Setup time                                             -0.079      45.619                          

 Data required time                                                 45.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.619                          
 Data arrival time                                                  10.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/clock_20k_cnt[1]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.383
  Launch Clock Delay      :  5.877
  Clock Pessimism Removal :  0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_7      
 CLMA_182_28/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[1]/opit_0_inv/CLK

 CLMA_182_28/Q3                    tco                   0.288       6.165 r       u_ov5640/coms1_reg_config/clock_20k_cnt[1]/opit_0_inv/Q
                                   net (fanout=3)        0.397       6.562         u_ov5640/coms1_reg_config/clock_20k_cnt [1]
 CLMA_182_24/Y0                    td                    0.487       7.049 r       u_ov5640/coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.546       7.595         u_ov5640/coms1_reg_config/_N9721
 CLMA_186_32/Y1                    td                    0.304       7.899 r       u_ov5640/coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=13)       0.700       8.599         u_ov5640/coms1_reg_config/N8
                                   td                    0.477       9.076 f       u_ov5640/coms1_reg_config/N11_2_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.076         u_ov5640/coms1_reg_config/_N16321
 CLMA_182_28/COUT                  td                    0.058       9.134 r       u_ov5640/coms1_reg_config/N11_2_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.134         u_ov5640/coms1_reg_config/_N16323
                                   td                    0.058       9.192 r       u_ov5640/coms1_reg_config/N11_2_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.192         u_ov5640/coms1_reg_config/_N16325
 CLMA_182_32/COUT                  td                    0.058       9.250 r       u_ov5640/coms1_reg_config/N11_2_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.250         u_ov5640/coms1_reg_config/_N16327
 CLMA_182_36/Y1                    td                    0.498       9.748 r       u_ov5640/coms1_reg_config/N11_2_9/gateop_A2/Y1
                                   net (fanout=1)        0.419      10.167         u_ov5640/coms1_reg_config/N1114 [10]
 CLMA_182_36/M0                                                            r       u_ov5640/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv/D

 Data arrival time                                                  10.167         Logic Levels: 5  
                                                                                   Logic: 2.228ns(51.935%), Route: 2.062ns(48.065%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.074      40.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      41.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      41.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      42.688         _N70             
 PLL_158_55/CLK_OUT3               td                    0.105      42.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059      43.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000      43.852 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531      45.383         ntclkbufg_7      
 CLMA_182_36/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv/CLK
 clock pessimism                                         0.465      45.848                          
 clock uncertainty                                      -0.150      45.698                          

 Setup time                                             -0.079      45.619                          

 Data required time                                                 45.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.619                          
 Data arrival time                                                  10.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.452                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/CLK
Endpoint    : u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/opit_0_inv/D
Path Group  : clk_25m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.877
  Launch Clock Delay      :  5.383
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT3               td                    0.105       2.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059       3.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       3.852 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531       5.383         ntclkbufg_7      
 CLMA_182_24/CLK                                                           r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/CLK

 CLMA_182_24/Q1                    tco                   0.224       5.607 f       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        0.302       5.909         u_ov5640/coms1_reg_config/clk_20k_regdiv
 CLMA_182_24/M0                                                            f       u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/opit_0_inv/D

 Data arrival time                                                   5.909         Logic Levels: 0  
                                                                                   Logic: 0.224ns(42.586%), Route: 0.302ns(57.414%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_7      
 CLMA_182_24/CLK                                                           r       u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/opit_0_inv/CLK
 clock pessimism                                        -0.494       5.383                          
 clock uncertainty                                       0.000       5.383                          

 Hold time                                              -0.024       5.359                          

 Data required time                                                  5.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.359                          
 Data arrival time                                                   5.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.877
  Launch Clock Delay      :  5.383
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT3               td                    0.105       2.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059       3.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       3.852 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531       5.383         ntclkbufg_7      
 CLMA_182_29/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK

 CLMA_182_29/Q0                    tco                   0.222       5.605 f       u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/Q
                                   net (fanout=4)        0.087       5.692         u_ov5640/coms1_reg_config/clock_20k_cnt [0]
 CLMA_182_29/Y0                    td                    0.229       5.921 r       u_ov5640/coms1_reg_config/N1114[0]_1/gateop_perm/Z
                                   net (fanout=1)        0.104       6.025         u_ov5640/coms1_reg_config/N1114 [0]
 CLMA_182_29/M0                                                            r       u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/D

 Data arrival time                                                   6.025         Logic Levels: 1  
                                                                                   Logic: 0.451ns(70.249%), Route: 0.191ns(29.751%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_7      
 CLMA_182_29/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK
 clock pessimism                                        -0.494       5.383                          
 clock uncertainty                                       0.000       5.383                          

 Hold time                                              -0.014       5.369                          

 Data required time                                                  5.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.369                          
 Data arrival time                                                   6.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.656                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/clock_20k_cnt[5]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms2_reg_config/clock_20k_cnt[5]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.877
  Launch Clock Delay      :  5.383
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT3               td                    0.105       2.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059       3.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       3.852 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531       5.383         ntclkbufg_7      
 CLMA_182_41/CLK                                                           r       u_ov5640/coms2_reg_config/clock_20k_cnt[5]/opit_0_inv/CLK

 CLMA_182_41/Q0                    tco                   0.222       5.605 f       u_ov5640/coms2_reg_config/clock_20k_cnt[5]/opit_0_inv/Q
                                   net (fanout=2)        0.087       5.692         u_ov5640/coms2_reg_config/clock_20k_cnt [5]
 CLMA_182_41/Y0                    td                    0.229       5.921 r       u_ov5640/coms2_reg_config/N11_2_5/gateop_A2/Y0
                                   net (fanout=1)        0.106       6.027         u_ov5640/coms2_reg_config/N1114 [5]
 CLMA_182_41/M0                                                            r       u_ov5640/coms2_reg_config/clock_20k_cnt[5]/opit_0_inv/D

 Data arrival time                                                   6.027         Logic Levels: 1  
                                                                                   Logic: 0.451ns(70.031%), Route: 0.193ns(29.969%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_7      
 CLMA_182_41/CLK                                                           r       u_ov5640/coms2_reg_config/clock_20k_cnt[5]/opit_0_inv/CLK
 clock pessimism                                        -0.494       5.383                          
 clock uncertainty                                       0.000       5.383                          

 Hold time                                              -0.014       5.369                          

 Data required time                                                  5.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.369                          
 Data arrival time                                                   6.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.658                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : clk_10m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.378
  Launch Clock Delay      :  5.873
  Clock Pessimism Removal :  0.441

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT4               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       4.288         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       4.288 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.585       5.873         ntclkbufg_3      
 CLMS_186_125/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_186_125/Q1                   tco                   0.291       6.164 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.555       6.719         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_186_128/Y1                   td                    0.288       7.007 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.414       7.421         ms72xx_ctl/ms7200_ctl/_N96499
 CLMA_182_121/Y0                   td                    0.320       7.741 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.500       8.241         ms72xx_ctl/ms7200_ctl/_N96505
 CLMA_190_128/Y0                   td                    0.320       8.561 r       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=16)       0.262       8.823         ms72xx_ctl/ms7200_ctl/N261
 CLMA_190_128/Y1                   td                    0.304       9.127 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.420       9.547         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_194_128/Y0                   td                    0.210       9.757 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.421      10.178         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_190_125/Y1                   td                    0.197      10.375 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.382      10.757         ms72xx_ctl/ms7200_ctl/N8
 CLMS_190_129/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                  10.757         Logic Levels: 6  
                                                                                   Logic: 1.930ns(39.517%), Route: 2.954ns(60.483%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.074     100.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808     101.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     101.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758     102.688         _N70             
 PLL_158_55/CLK_OUT4               td                    0.100     102.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059     103.847         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000     103.847 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.531     105.378         ntclkbufg_3      
 CLMS_190_129/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.441     105.819                          
 clock uncertainty                                      -0.150     105.669                          

 Setup time                                             -0.617     105.052                          

 Data required time                                                105.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.052                          
 Data arrival time                                                  10.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.295                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : clk_10m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.378
  Launch Clock Delay      :  5.873
  Clock Pessimism Removal :  0.441

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT4               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       4.288         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       4.288 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.585       5.873         ntclkbufg_3      
 CLMS_186_125/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_186_125/Q1                   tco                   0.291       6.164 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.555       6.719         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_186_128/Y1                   td                    0.288       7.007 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.414       7.421         ms72xx_ctl/ms7200_ctl/_N96499
 CLMA_182_121/Y0                   td                    0.320       7.741 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.500       8.241         ms72xx_ctl/ms7200_ctl/_N96505
 CLMA_190_128/Y0                   td                    0.320       8.561 r       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=16)       0.262       8.823         ms72xx_ctl/ms7200_ctl/N261
 CLMA_190_128/Y1                   td                    0.304       9.127 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.420       9.547         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_194_128/Y0                   td                    0.210       9.757 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.421      10.178         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_190_125/Y1                   td                    0.197      10.375 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.382      10.757         ms72xx_ctl/ms7200_ctl/N8
 CLMS_190_129/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                  10.757         Logic Levels: 6  
                                                                                   Logic: 1.930ns(39.517%), Route: 2.954ns(60.483%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.074     100.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808     101.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     101.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758     102.688         _N70             
 PLL_158_55/CLK_OUT4               td                    0.100     102.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059     103.847         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000     103.847 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.531     105.378         ntclkbufg_3      
 CLMS_190_129/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.441     105.819                          
 clock uncertainty                                      -0.150     105.669                          

 Setup time                                             -0.617     105.052                          

 Data required time                                                105.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.052                          
 Data arrival time                                                  10.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.295                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4
Path Group  : clk_10m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.378
  Launch Clock Delay      :  5.873
  Clock Pessimism Removal :  0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT4               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       4.288         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       4.288 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.585       5.873         ntclkbufg_3      
 CLMS_186_125/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_186_125/Q1                   tco                   0.291       6.164 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.555       6.719         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_186_128/Y1                   td                    0.288       7.007 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.414       7.421         ms72xx_ctl/ms7200_ctl/_N96499
 CLMA_182_121/Y0                   td                    0.320       7.741 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.500       8.241         ms72xx_ctl/ms7200_ctl/_N96505
 CLMA_190_128/Y0                   td                    0.320       8.561 r       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=16)       0.468       9.029         ms72xx_ctl/ms7200_ctl/N261
 CLMS_190_121/Y1                   td                    0.304       9.333 r       ms72xx_ctl/ms7200_ctl/N63_5/gateop_perm/Z
                                   net (fanout=3)        0.410       9.743         ms72xx_ctl/ms7200_ctl/N2093 [2]
 CLMA_194_121/Y1                   td                    0.288      10.031 r       ms72xx_ctl/ms7200_ctl/state_reg[3]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.406      10.437         ms72xx_ctl/ms7200_ctl/state_n [4]
 CLMA_194_124/Y1                   td                    0.304      10.741 r       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.406      11.147         ms72xx_ctl/ms7200_ctl/N1797
 CLMS_190_125/A4                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.147         Logic Levels: 6  
                                                                                   Logic: 2.115ns(40.102%), Route: 3.159ns(59.898%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.074     100.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808     101.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     101.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758     102.688         _N70             
 PLL_158_55/CLK_OUT4               td                    0.100     102.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059     103.847         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000     103.847 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.531     105.378         ntclkbufg_3      
 CLMS_190_125/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.459     105.837                          
 clock uncertainty                                      -0.150     105.687                          

 Setup time                                             -0.121     105.566                          

 Data required time                                                105.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.566                          
 Data arrival time                                                  11.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.419                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/receiv_data[6]/opit_0_inv/D
Path Group  : clk_10m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.873
  Launch Clock Delay      :  5.378
  Clock Pessimism Removal :  -0.495

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT4               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       3.847         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       3.847 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.531       5.378         ntclkbufg_3      
 CLMS_166_177/CLK                                                          r       ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/CLK

 CLMS_166_177/Q3                   tco                   0.221       5.599 f       ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/Q
                                   net (fanout=2)        0.087       5.686         ms72xx_ctl/iic_dri_tx/receiv_data [5]
 CLMS_166_177/AD                                                           f       ms72xx_ctl/iic_dri_tx/receiv_data[6]/opit_0_inv/D

 Data arrival time                                                   5.686         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT4               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       4.288         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       4.288 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.585       5.873         ntclkbufg_3      
 CLMS_166_177/CLK                                                          r       ms72xx_ctl/iic_dri_tx/receiv_data[6]/opit_0_inv/CLK
 clock pessimism                                        -0.495       5.378                          
 clock uncertainty                                       0.000       5.378                          

 Hold time                                               0.053       5.431                          

 Data required time                                                  5.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.431                          
 Data arrival time                                                   5.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[2]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/receiv_data[3]/opit_0_inv/D
Path Group  : clk_10m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.873
  Launch Clock Delay      :  5.378
  Clock Pessimism Removal :  -0.495

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT4               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       3.847         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       3.847 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.531       5.378         ntclkbufg_3      
 CLMA_186_128/CLK                                                          r       ms72xx_ctl/iic_dri_rx/receiv_data[2]/opit_0_inv/CLK

 CLMA_186_128/Q2                   tco                   0.224       5.602 f       ms72xx_ctl/iic_dri_rx/receiv_data[2]/opit_0_inv/Q
                                   net (fanout=2)        0.085       5.687         ms72xx_ctl/iic_dri_rx/receiv_data [2]
 CLMA_186_128/CD                                                           f       ms72xx_ctl/iic_dri_rx/receiv_data[3]/opit_0_inv/D

 Data arrival time                                                   5.687         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT4               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       4.288         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       4.288 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.585       5.873         ntclkbufg_3      
 CLMA_186_128/CLK                                                          r       ms72xx_ctl/iic_dri_rx/receiv_data[3]/opit_0_inv/CLK
 clock pessimism                                        -0.495       5.378                          
 clock uncertainty                                       0.000       5.378                          

 Hold time                                               0.053       5.431                          

 Data required time                                                  5.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.431                          
 Data arrival time                                                   5.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[1]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/data_out[1]/opit_0/D
Path Group  : clk_10m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.873
  Launch Clock Delay      :  5.378
  Clock Pessimism Removal :  -0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT4               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       3.847         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       3.847 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.531       5.378         ntclkbufg_3      
 CLMA_186_128/CLK                                                          r       ms72xx_ctl/iic_dri_rx/receiv_data[1]/opit_0_inv/CLK

 CLMA_186_128/Q1                   tco                   0.224       5.602 f       ms72xx_ctl/iic_dri_rx/receiv_data[1]/opit_0_inv/Q
                                   net (fanout=2)        0.194       5.796         ms72xx_ctl/iic_dri_rx/receiv_data [1]
 CLMS_186_129/CD                                                           f       ms72xx_ctl/iic_dri_rx/data_out[1]/opit_0/D

 Data arrival time                                                   5.796         Logic Levels: 0  
                                                                                   Logic: 0.224ns(53.589%), Route: 0.194ns(46.411%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT4               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       4.288         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       4.288 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.585       5.873         ntclkbufg_3      
 CLMS_186_129/CLK                                                          r       ms72xx_ctl/iic_dri_rx/data_out[1]/opit_0/CLK
 clock pessimism                                        -0.466       5.407                          
 clock uncertainty                                       0.000       5.407                          

 Hold time                                               0.053       5.460                          

 Data required time                                                  5.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.460                          
 Data arrival time                                                   5.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.336                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/mult_fra1_0/N2/gopapm/CLK
Endpoint    : u_zoom_image/mult_image_r1_0/N2/gopapm/X[6]
Path Group  : clk_1080p60Hz
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.956
  Launch Clock Delay      :  9.440
  Clock Pessimism Removal :  0.551

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.107       6.256 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       7.855         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.855 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.585       9.440         ntclkbufg_2      
 APM_206_152/CLK                                                           r       u_zoom_image/mult_fra1_0/N2/gopapm/CLK

 APM_206_152/P[13]                 tco                   1.067      10.507 f       u_zoom_image/mult_fra1_0/N2/gopapm/P[13]
                                   net (fanout=3)        2.826      13.333         u_zoom_image/coe_mult_p1_0 [13]
 APM_106_276/X[6]                                                          f       u_zoom_image/mult_image_r1_0/N2/gopapm/X[6]

 Data arrival time                                                  13.333         Logic Levels: 0  
                                                                                   Logic: 1.067ns(27.408%), Route: 2.826ns(72.592%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.808       8.618 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.618         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       8.666 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       9.424         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100       9.524 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      10.583         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      10.583 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786      12.369         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.100      12.469 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571      14.040         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      14.040 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.652      15.692         ntclkbufg_2      
 APM_106_276/CLK                                                           r       u_zoom_image/mult_image_r1_0/N2/gopapm/CLK
 clock pessimism                                         0.551      16.243                          
 clock uncertainty                                      -0.150      16.093                          

 Setup time                                             -2.243      13.850                          

 Data required time                                                 13.850                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.850                          
 Data arrival time                                                  13.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.517                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/mult_fra1_0/N2/gopapm/CLK
Endpoint    : u_zoom_image/mult_image_r1_0/N2/gopapm/X[1]
Path Group  : clk_1080p60Hz
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.956
  Launch Clock Delay      :  9.440
  Clock Pessimism Removal :  0.551

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.107       6.256 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       7.855         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.855 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.585       9.440         ntclkbufg_2      
 APM_206_152/CLK                                                           r       u_zoom_image/mult_fra1_0/N2/gopapm/CLK

 APM_206_152/P[8]                  tco                   1.067      10.507 f       u_zoom_image/mult_fra1_0/N2/gopapm/P[8]
                                   net (fanout=3)        2.734      13.241         u_zoom_image/coe_mult_p1_0 [8]
 APM_106_276/X[1]                                                          f       u_zoom_image/mult_image_r1_0/N2/gopapm/X[1]

 Data arrival time                                                  13.241         Logic Levels: 0  
                                                                                   Logic: 1.067ns(28.072%), Route: 2.734ns(71.928%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.808       8.618 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.618         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       8.666 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       9.424         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100       9.524 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      10.583         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      10.583 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786      12.369         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.100      12.469 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571      14.040         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      14.040 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.652      15.692         ntclkbufg_2      
 APM_106_276/CLK                                                           r       u_zoom_image/mult_image_r1_0/N2/gopapm/CLK
 clock pessimism                                         0.551      16.243                          
 clock uncertainty                                      -0.150      16.093                          

 Setup time                                             -2.243      13.850                          

 Data required time                                                 13.850                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.850                          
 Data arrival time                                                  13.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.609                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/char_osd_inst/pixels_shifter_inst/m_pixel_posY[3]/opit_0/CLK
Endpoint    : udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[0]/opit_0_L5Q_perm/CE
Path Group  : clk_1080p60Hz
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.835
  Launch Clock Delay      :  9.440
  Clock Pessimism Removal :  0.569

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.107       6.256 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       7.855         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.855 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.585       9.440         ntclkbufg_2      
 CLMS_242_169/CLK                                                          r       udp_osd_inst/char_osd_inst/pixels_shifter_inst/m_pixel_posY[3]/opit_0/CLK

 CLMS_242_169/Q2                   tco                   0.290       9.730 r       udp_osd_inst/char_osd_inst/pixels_shifter_inst/m_pixel_posY[3]/opit_0/Q
                                   net (fanout=1)        0.621      10.351         udp_osd_inst/m_pixel_posY [3]
                                   td                    0.477      10.828 f       udp_osd_inst/N29.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.828         udp_osd_inst/N29.co [2]
 CLMS_242_169/COUT                 td                    0.058      10.886 r       udp_osd_inst/N29.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.886         udp_osd_inst/N29.co [6]
 CLMS_242_173/Y1                   td                    0.498      11.384 r       udp_osd_inst/N29.eq_4/gateop_A2/Y1
                                   net (fanout=4)        0.551      11.935         udp_osd_inst/N29 
 CLMS_246_165/Y2                   td                    0.210      12.145 r       udp_osd_inst/N69_5/gateop_perm/Z
                                   net (fanout=2)        0.121      12.266         udp_osd_inst/char_osd_inst/pixels_shifter_inst/N64
 CLMS_246_165/Y3                   td                    0.287      12.553 r       udp_osd_inst/char_osd_inst/pixels_shifter_inst/N13_1/gateop_perm/Z
                                   net (fanout=6)        0.128      12.681         udp_osd_inst/char_osd_inst/pixels_shifter_inst/N13
 CLMA_246_164/Y3                   td                    0.210      12.891 r       udp_osd_inst/char_osd_inst/char_pic_rom_inst/N42_2/gateop_perm/Z
                                   net (fanout=4)        0.273      13.164         udp_osd_inst/char_osd_inst/char_next
 CLMA_242_164/Y2                   td                    0.341      13.505 f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N719_3/gateop_perm/Z
                                   net (fanout=2)        0.717      14.222         udp_osd_inst/char_osd_inst/char_buf_reader_inst/_N97149
 CLMS_226_153/Y1                   td                    0.197      14.419 f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N799/gateop_perm/Z
                                   net (fanout=5)        0.254      14.673         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N799
 CLMS_222_153/CE                                                           f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                  14.673         Logic Levels: 7  
                                                                                   Logic: 2.568ns(49.073%), Route: 2.665ns(50.927%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.808       8.618 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.618         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       8.666 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       9.424         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100       9.524 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      10.583         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      10.583 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786      12.369         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.100      12.469 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571      14.040         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      14.040 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.531      15.571         ntclkbufg_2      
 CLMS_222_153/CLK                                                          r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.569      16.140                          
 clock uncertainty                                      -0.150      15.990                          

 Setup time                                             -0.617      15.373                          

 Data required time                                                 15.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.373                          
 Data arrival time                                                  14.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.700                          
====================================================================================================

====================================================================================================

Startpoint  : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[6].u_divider_step/divisor_kp[6]/opit_0_L5Q_perm/CLK
Endpoint    : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[7].u_divider_step/divisor_kp[6]/opit_0_L5Q_perm/L4
Path Group  : clk_1080p60Hz
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.440
  Launch Clock Delay      :  8.835
  Clock Pessimism Removal :  -0.576

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       3.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786       5.633         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.100       5.733 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       7.304         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.304 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.531       8.835         ntclkbufg_2      
 CLMA_250_97/CLK                                                           r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[6].u_divider_step/divisor_kp[6]/opit_0_L5Q_perm/CLK

 CLMA_250_97/Q0                    tco                   0.222       9.057 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[6].u_divider_step/divisor_kp[6]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.086       9.143         adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/divisor_t[6] [6]
 CLMA_250_96/B4                                                            f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[7].u_divider_step/divisor_kp[6]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.143         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.107       6.256 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       7.855         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.855 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.585       9.440         ntclkbufg_2      
 CLMA_250_96/CLK                                                           r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[7].u_divider_step/divisor_kp[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.576       8.864                          
 clock uncertainty                                       0.000       8.864                          

 Hold time                                              -0.035       8.829                          

 Data required time                                                  8.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.829                          
 Data arrival time                                                   9.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[6].u_divider_step/divisor_kp[5]/opit_0_L5Q_perm/CLK
Endpoint    : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[7].u_divider_step/divisor_kp[5]/opit_0_L5Q_perm/L4
Path Group  : clk_1080p60Hz
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.440
  Launch Clock Delay      :  8.835
  Clock Pessimism Removal :  -0.576

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       3.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786       5.633         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.100       5.733 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       7.304         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.304 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.531       8.835         ntclkbufg_2      
 CLMA_250_97/CLK                                                           r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[6].u_divider_step/divisor_kp[5]/opit_0_L5Q_perm/CLK

 CLMA_250_97/Q2                    tco                   0.224       9.059 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[6].u_divider_step/divisor_kp[5]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.085       9.144         adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/divisor_t[6] [5]
 CLMA_250_96/A4                                                            f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[7].u_divider_step/divisor_kp[5]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.144         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.107       6.256 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       7.855         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.855 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.585       9.440         ntclkbufg_2      
 CLMA_250_96/CLK                                                           r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[7].u_divider_step/divisor_kp[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.576       8.864                          
 clock uncertainty                                       0.000       8.864                          

 Hold time                                              -0.035       8.829                          

 Data required time                                                  8.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.829                          
 Data arrival time                                                   9.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_addr_ctr/u_rd1_addr_ctr/mult_h[3]/opit_0/CLK
Endpoint    : u_ddr_addr_ctr/u_rd1_addr_ctr/mult_addr[12]/opit_0_A2Q21/I04
Path Group  : clk_1080p60Hz
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.440
  Launch Clock Delay      :  8.835
  Clock Pessimism Removal :  -0.576

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       3.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786       5.633         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.100       5.733 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       7.304         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.304 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.531       8.835         ntclkbufg_2      
 CLMA_94_132/CLK                                                           r       u_ddr_addr_ctr/u_rd1_addr_ctr/mult_h[3]/opit_0/CLK

 CLMA_94_132/Q1                    tco                   0.224       9.059 f       u_ddr_addr_ctr/u_rd1_addr_ctr/mult_h[3]/opit_0/Q
                                   net (fanout=4)        0.086       9.145         u_ddr_addr_ctr/u_rd1_addr_ctr/mult_h [3]
 CLMS_94_133/C4                                                            f       u_ddr_addr_ctr/u_rd1_addr_ctr/mult_addr[12]/opit_0_A2Q21/I04

 Data arrival time                                                   9.145         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.107       6.256 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       7.855         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.855 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.585       9.440         ntclkbufg_2      
 CLMS_94_133/CLK                                                           r       u_ddr_addr_ctr/u_rd1_addr_ctr/mult_addr[12]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.576       8.864                          
 clock uncertainty                                       0.000       8.864                          

 Hold time                                              -0.034       8.830                          

 Data required time                                                  8.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.830                          
 Data arrival time                                                   9.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/reg_data/iGopDrm/CLKB[0]
Endpoint    : u_ov5640/coms2_reg_config/u1/reg_sdat/opit_0_inv_L5Q_perm/L4
Path Group  : clk_20k
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.026
  Launch Clock Delay      :  9.824
  Clock Pessimism Removal :  0.762

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_7      
 CLMA_182_45/Q1                    tco                   0.291       6.168 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.071       8.239         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       8.239 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.585       9.824         u_ov5640/coms2_reg_config/clock_20k
 DRM_178_44/CLKB[0]                                                        r       u_ov5640/coms2_reg_config/reg_data/iGopDrm/CLKB[0]

 DRM_178_44/QB0[5]                 tco                   2.286      12.110 r       u_ov5640/coms2_reg_config/reg_data/iGopDrm/QB0[5]
                                   net (fanout=1)        0.572      12.682         u_ov5640/coms2_reg_config/i2c_data [21]
 CLMA_182_52/Y1                    td                    0.460      13.142 r       u_ov5640/coms2_reg_config/u1/N267_29/gateop/F
                                   net (fanout=1)        0.531      13.673         u_ov5640/coms2_reg_config/u1/_N25913
 CLMA_174_44/Y0                    td                    0.478      14.151 r       u_ov5640/coms2_reg_config/u1/N267_35/gateop_perm/Z
                                   net (fanout=1)        0.258      14.409         u_ov5640/coms2_reg_config/u1/_N25919
 CLMS_174_45/Y6AB                  td                    0.259      14.668 r       u_ov5640/coms2_reg_config/u1/N267_37_muxf6/F
                                   net (fanout=1)        0.440      15.108         u_ov5640/coms2_reg_config/u1/N267
 CLMA_174_52/D4                                                            r       u_ov5640/coms2_reg_config/u1/reg_sdat/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  15.108         Logic Levels: 3  
                                                                                   Logic: 3.483ns(65.916%), Route: 1.801ns(34.084%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                         50000.000   50000.000 r                        
 P20                                                     0.000   50000.000 r       clk (port)       
                                   net (fanout=1)        0.074   50000.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808   50001.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   50001.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048   50001.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758   50002.688         _N70             
 PLL_158_55/CLK_OUT3               td                    0.105   50002.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059   50003.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000   50003.852 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531   50005.383         ntclkbufg_7      
 CLMA_182_45/Q1                    tco                   0.229   50005.612 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.883   50007.495         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000   50007.495 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.531   50009.026         u_ov5640/coms2_reg_config/clock_20k
 CLMA_174_52/CLK                                                           r       u_ov5640/coms2_reg_config/u1/reg_sdat/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.762   50009.788                          
 clock uncertainty                                      -0.050   50009.738                          

 Setup time                                             -0.120   50009.618                          

 Data required time                                              50009.618                          
----------------------------------------------------------------------------------------------------
 Data required time                                              50009.618                          
 Data arrival time                                                  15.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                     49994.510                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKB[0]
Endpoint    : u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/I0
Path Group  : clk_20k
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.236
  Launch Clock Delay      :  10.088
  Clock Pessimism Removal :  0.816

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_7      
 CLMA_182_24/Q1                    tco                   0.291       6.168 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.335       8.503         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_119/CLK_USCM              td                    0.000       8.503 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.585      10.088         u_ov5640/coms1_reg_config/clock_20k
 DRM_178_24/CLKB[0]                                                        r       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKB[0]

 DRM_178_24/QB0[6]                 tco                   2.307      12.395 f       u_ov5640/coms1_reg_config/reg_data/iGopDrm/QB0[6]
                                   net (fanout=1)        0.623      13.018         u_ov5640/coms1_reg_config/i2c_data [22]
 CLMA_174_32/Y0                    td                    0.478      13.496 r       u_ov5640/coms1_reg_config/u1/N267_29/gateop/F
                                   net (fanout=1)        0.555      14.051         u_ov5640/coms1_reg_config/u1/_N25406
 CLMA_174_28/Y2                    td                    0.210      14.261 r       u_ov5640/coms1_reg_config/u1/N267_35/gateop_perm/Z
                                   net (fanout=1)        0.259      14.520         u_ov5640/coms1_reg_config/u1/_N25412
 CLMA_174_28/Y3                    td                    0.273      14.793 r       u_ov5640/coms1_reg_config/u1/N267_36/gateop/F
                                   net (fanout=1)        0.408      15.201         u_ov5640/coms1_reg_config/u1/_N25413
 CLMA_174_24/AD                                                            r       u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  15.201         Logic Levels: 3  
                                                                                   Logic: 3.268ns(63.916%), Route: 1.845ns(36.084%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                         50000.000   50000.000 r                        
 P20                                                     0.000   50000.000 r       clk (port)       
                                   net (fanout=1)        0.074   50000.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808   50001.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   50001.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048   50001.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758   50002.688         _N70             
 PLL_158_55/CLK_OUT3               td                    0.105   50002.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059   50003.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000   50003.852 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531   50005.383         ntclkbufg_7      
 CLMA_182_24/Q1                    tco                   0.229   50005.612 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.093   50007.705         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_119/CLK_USCM              td                    0.000   50007.705 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.531   50009.236         u_ov5640/coms1_reg_config/clock_20k
 CLMA_174_24/CLK                                                           r       u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.816   50010.052                          
 clock uncertainty                                      -0.050   50010.002                          

 Setup time                                             -0.196   50009.806                          

 Data required time                                              50009.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                              50009.806                          
 Data arrival time                                                  15.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                     49994.605                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640/coms2_reg_config/reg_index[6]/opit_0_inv_A2Q21/CE
Path Group  : clk_20k
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.026
  Launch Clock Delay      :  9.824
  Clock Pessimism Removal :  0.769

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_7      
 CLMA_182_45/Q1                    tco                   0.291       6.168 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.071       8.239         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       8.239 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.585       9.824         u_ov5640/coms2_reg_config/clock_20k
 CLMA_174_56/CLK                                                           r       u_ov5640/coms2_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_56/Q0                    tco                   0.289      10.113 r       u_ov5640/coms2_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.421      10.534         u_ov5640/coms2_reg_config/reg_index [0]
 CLMS_174_49/Y3                    td                    0.459      10.993 r       u_ov5640/coms2_reg_config/N26_mux2/gateop_perm/Z
                                   net (fanout=1)        0.398      11.391         u_ov5640/coms2_reg_config/_N9811
 CLMS_170_53/Y0                    td                    0.210      11.601 r       u_ov5640/coms2_reg_config/N26_mux6_3/gateop_perm/Z
                                   net (fanout=2)        0.256      11.857         u_ov5640/coms2_reg_config/_N9819
 CLMS_170_53/Y3                    td                    0.210      12.067 r       u_ov5640/coms2_reg_config/N1134_1/gateop_perm/Z
                                   net (fanout=4)        0.408      12.475         u_ov5640/coms2_reg_config/_N97157
 CLMA_174_56/Y1                    td                    0.304      12.779 r       u_ov5640/coms2_reg_config/N1169/gateop_perm/Z
                                   net (fanout=3)        0.407      13.186         u_ov5640/coms2_reg_config/N1169
 CLMS_174_53/CECO                  td                    0.184      13.370 r       u_ov5640/coms2_reg_config/reg_index[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      13.370         ntR1912          
 CLMS_174_57/CECI                                                          r       u_ov5640/coms2_reg_config/reg_index[6]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  13.370         Logic Levels: 5  
                                                                                   Logic: 1.656ns(46.701%), Route: 1.890ns(53.299%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                         50000.000   50000.000 r                        
 P20                                                     0.000   50000.000 r       clk (port)       
                                   net (fanout=1)        0.074   50000.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808   50001.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   50001.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048   50001.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758   50002.688         _N70             
 PLL_158_55/CLK_OUT3               td                    0.105   50002.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059   50003.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000   50003.852 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531   50005.383         ntclkbufg_7      
 CLMA_182_45/Q1                    tco                   0.229   50005.612 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.883   50007.495         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000   50007.495 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.531   50009.026         u_ov5640/coms2_reg_config/clock_20k
 CLMS_174_57/CLK                                                           r       u_ov5640/coms2_reg_config/reg_index[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.769   50009.795                          
 clock uncertainty                                      -0.050   50009.745                          

 Setup time                                             -0.729   50009.016                          

 Data required time                                              50009.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                              50009.016                          
 Data arrival time                                                  13.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                     49995.646                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640/coms1_reg_config/reg_index[2]/opit_0_inv_A2Q21/I00
Path Group  : clk_20k
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.088
  Launch Clock Delay      :  9.236
  Clock Pessimism Removal :  -0.823

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT3               td                    0.105       2.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059       3.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       3.852 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531       5.383         ntclkbufg_7      
 CLMA_182_24/Q1                    tco                   0.229       5.612 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.093       7.705         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_119/CLK_USCM              td                    0.000       7.705 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.531       9.236         u_ov5640/coms1_reg_config/clock_20k
 CLMA_174_28/CLK                                                           r       u_ov5640/coms1_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_28/Q0                    tco                   0.222       9.458 f       u_ov5640/coms1_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.088       9.546         u_ov5640/coms1_reg_config/reg_index [0]
 CLMS_174_29/A0                                                            f       u_ov5640/coms1_reg_config/reg_index[2]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   9.546         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_7      
 CLMA_182_24/Q1                    tco                   0.291       6.168 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.335       8.503         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_119/CLK_USCM              td                    0.000       8.503 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.585      10.088         u_ov5640/coms1_reg_config/clock_20k
 CLMS_174_29/CLK                                                           r       u_ov5640/coms1_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.823       9.265                          
 clock uncertainty                                       0.000       9.265                          

 Hold time                                              -0.094       9.171                          

 Data required time                                                  9.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.171                          
 Data arrival time                                                   9.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.375                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/u1/tr_end/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640/coms2_reg_config/u1/tr_end/opit_0_inv_L5Q_perm/L0
Path Group  : clk_20k
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.824
  Launch Clock Delay      :  9.026
  Clock Pessimism Removal :  -0.798

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT3               td                    0.105       2.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059       3.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       3.852 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531       5.383         ntclkbufg_7      
 CLMA_182_45/Q1                    tco                   0.229       5.612 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.883       7.495         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       7.495 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.531       9.026         u_ov5640/coms2_reg_config/clock_20k
 CLMA_174_48/CLK                                                           r       u_ov5640/coms2_reg_config/u1/tr_end/opit_0_inv_L5Q_perm/CLK

 CLMA_174_48/Q0                    tco                   0.222       9.248 f       u_ov5640/coms2_reg_config/u1/tr_end/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.085       9.333         u_ov5640/coms2_reg_config/tr_end
 CLMA_174_48/A0                                                            f       u_ov5640/coms2_reg_config/u1/tr_end/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   9.333         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_7      
 CLMA_182_45/Q1                    tco                   0.291       6.168 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.071       8.239         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       8.239 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.585       9.824         u_ov5640/coms2_reg_config/clock_20k
 CLMA_174_48/CLK                                                           r       u_ov5640/coms2_reg_config/u1/tr_end/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.798       9.026                          
 clock uncertainty                                       0.000       9.026                          

 Hold time                                              -0.094       8.932                          

 Data required time                                                  8.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.932                          
 Data arrival time                                                   9.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640/coms1_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/L0
Path Group  : clk_20k
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.088
  Launch Clock Delay      :  9.236
  Clock Pessimism Removal :  -0.852

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT3               td                    0.105       2.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059       3.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       3.852 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531       5.383         ntclkbufg_7      
 CLMA_182_24/Q1                    tco                   0.229       5.612 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.093       7.705         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_119/CLK_USCM              td                    0.000       7.705 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.531       9.236         u_ov5640/coms1_reg_config/clock_20k
 CLMA_182_33/CLK                                                           r       u_ov5640/coms1_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/CLK

 CLMA_182_33/Q0                    tco                   0.222       9.458 f       u_ov5640/coms1_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       9.544         u_ov5640/cmos_init_done [0]
 CLMA_182_33/A0                                                            f       u_ov5640/coms1_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   9.544         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_7      
 CLMA_182_24/Q1                    tco                   0.291       6.168 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.335       8.503         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_119/CLK_USCM              td                    0.000       8.503 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.585      10.088         u_ov5640/coms1_reg_config/clock_20k
 CLMA_182_33/CLK                                                           r       u_ov5640/coms1_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.852       9.236                          
 clock uncertainty                                       0.000       9.236                          

 Hold time                                              -0.094       9.142                          

 Data required time                                                  9.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.142                          
 Data arrival time                                                   9.544                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.402                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.665
  Launch Clock Delay      :  11.394
  Clock Pessimism Removal :  0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     1.585      11.394         ntclkbufg_0      
 CLMA_30_153/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_153/Q0                    tco                   0.289      11.683 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.409      12.092         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_34_157/Y3                    td                    0.468      12.560 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.597      13.157         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.634 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.634         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_42_172/Y2                    td                    0.271      13.905 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.265      14.170         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMS_38_173/Y3                    td                    0.459      14.629 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.848      15.477         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMS_50_201/Y3                    td                    0.683      16.160 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Y1
                                   net (fanout=4)        0.706      16.866         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mc_rl [3]
 CLMA_58_224/Y2                    td                    0.487      17.353 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       0.661      18.014         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24174
 CLMS_46_217/Y1                    td                    0.468      18.482 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[1]/gateop/F
                                   net (fanout=1)        0.623      19.105         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24336
 CLMA_58_216/A3                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  19.105         Logic Levels: 6  
                                                                                   Logic: 3.602ns(46.712%), Route: 4.109ns(53.288%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      11.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      11.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      12.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096      12.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000      13.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665      15.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.982 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      19.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      19.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     1.531      20.665         ntclkbufg_0      
 CLMA_58_216/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.693      21.358                          
 clock uncertainty                                      -0.150      21.208                          

 Setup time                                             -0.397      20.811                          

 Data required time                                                 20.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.811                          
 Data arrival time                                                  19.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.706                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.665
  Launch Clock Delay      :  11.394
  Clock Pessimism Removal :  0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     1.585      11.394         ntclkbufg_0      
 CLMA_30_153/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_153/Q0                    tco                   0.289      11.683 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.409      12.092         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_34_157/Y3                    td                    0.468      12.560 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.597      13.157         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.634 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.634         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_42_172/Y2                    td                    0.271      13.905 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.265      14.170         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMS_38_173/Y3                    td                    0.459      14.629 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.848      15.477         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMS_50_201/Y3                    td                    0.683      16.160 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Y1
                                   net (fanout=4)        0.706      16.866         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mc_rl [3]
 CLMA_58_224/Y2                    td                    0.487      17.353 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       0.651      18.004         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24174
 CLMA_50_236/Y3                    td                    0.459      18.463 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[12]/gateop/F
                                   net (fanout=1)        0.593      19.056         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24347
 CLMA_58_240/B3                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  19.056         Logic Levels: 6  
                                                                                   Logic: 3.593ns(46.894%), Route: 4.069ns(53.106%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      11.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      11.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      12.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096      12.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000      13.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665      15.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.982 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      19.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      19.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     1.531      20.665         ntclkbufg_0      
 CLMA_58_240/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.693      21.358                          
 clock uncertainty                                      -0.150      21.208                          

 Setup time                                             -0.377      20.831                          

 Data required time                                                 20.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.831                          
 Data arrival time                                                  19.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.775                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.665
  Launch Clock Delay      :  11.394
  Clock Pessimism Removal :  0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     1.585      11.394         ntclkbufg_0      
 CLMA_30_153/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_153/Q0                    tco                   0.289      11.683 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.409      12.092         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_34_157/Y3                    td                    0.468      12.560 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.597      13.157         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.634 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.634         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_42_172/Y2                    td                    0.271      13.905 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.265      14.170         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMS_38_173/Y3                    td                    0.459      14.629 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.848      15.477         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMS_50_201/Y3                    td                    0.683      16.160 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Y1
                                   net (fanout=4)        0.706      16.866         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mc_rl [3]
 CLMA_58_224/Y2                    td                    0.487      17.353 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       0.801      18.154         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24174
 CLMA_50_216/Y3                    td                    0.468      18.622 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[3]/gateop/F
                                   net (fanout=1)        0.255      18.877         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24338
 CLMA_50_216/A3                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  18.877         Logic Levels: 6  
                                                                                   Logic: 3.602ns(48.136%), Route: 3.881ns(51.864%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      11.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      11.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      12.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096      12.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000      13.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665      15.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.982 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      19.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      19.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     1.531      20.665         ntclkbufg_0      
 CLMA_50_216/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.693      21.358                          
 clock uncertainty                                      -0.150      21.208                          

 Setup time                                             -0.397      20.811                          

 Data required time                                                 20.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.811                          
 Data arrival time                                                  18.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.934                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram32x1dp/WADM4
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.394
  Launch Clock Delay      :  10.665
  Clock Pessimism Removal :  -0.700

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.982 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       9.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     1.531      10.665         ntclkbufg_0      
 CLMS_50_161/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK

 CLMS_50_161/Q0                    tco                   0.222      10.887 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.338      11.225         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [4]
 CLMS_50_153/CE                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram32x1dp/WADM4

 Data arrival time                                                  11.225         Logic Levels: 0  
                                                                                   Logic: 0.222ns(39.643%), Route: 0.338ns(60.357%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     1.585      11.394         ntclkbufg_0      
 CLMS_50_153/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram32x1dp/WCLK
 clock pessimism                                        -0.700      10.694                          
 clock uncertainty                                       0.000      10.694                          

 Hold time                                               0.380      11.074                          

 Data required time                                                 11.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.074                          
 Data arrival time                                                  11.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.151                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram32x1dp/WADM4
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.394
  Launch Clock Delay      :  10.665
  Clock Pessimism Removal :  -0.700

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.982 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       9.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     1.531      10.665         ntclkbufg_0      
 CLMS_50_161/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK

 CLMS_50_161/Q0                    tco                   0.222      10.887 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.338      11.225         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [4]
 CLMS_50_153/CE                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram32x1dp/WADM4

 Data arrival time                                                  11.225         Logic Levels: 0  
                                                                                   Logic: 0.222ns(39.643%), Route: 0.338ns(60.357%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     1.585      11.394         ntclkbufg_0      
 CLMS_50_153/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram32x1dp/WCLK
 clock pessimism                                        -0.700      10.694                          
 clock uncertainty                                       0.000      10.694                          

 Hold time                                               0.380      11.074                          

 Data required time                                                 11.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.074                          
 Data arrival time                                                  11.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.151                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[2]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_3/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.433
  Launch Clock Delay      :  10.703
  Clock Pessimism Removal :  -0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.982 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       9.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     1.569      10.703         ntclkbufg_0      
 CLMA_50_68/CLK                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[2]/opit_0_inv/CLK

 CLMA_50_68/Q3                     tco                   0.221      10.924 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[2]/opit_0_inv/Q
                                   net (fanout=7)        0.353      11.277         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/dcd_wr_cmd [2]
 CLMS_34_69/CD                                                             f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_3/ram16x1d/WD

 Data arrival time                                                  11.277         Logic Levels: 0  
                                                                                   Logic: 0.221ns(38.502%), Route: 0.353ns(61.498%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     1.624      11.433         ntclkbufg_0      
 CLMS_34_69/CLK                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_3/ram16x1d/WCLK
 clock pessimism                                        -0.693      10.740                          
 clock uncertainty                                       0.000      10.740                          

 Hold time                                               0.380      11.120                          

 Data required time                                                 11.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.120                          
 Data arrival time                                                  11.277                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.157                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.062
  Launch Clock Delay      :  7.692
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.692         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       8.220 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       8.220         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   8.220         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.808       4.382 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.382         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       4.430 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       5.188         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       5.284 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       6.343         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       6.343 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       8.008         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       8.131 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       9.233         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.482 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.562         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.636      10.198                          
 clock uncertainty                                      -0.150      10.048                          

 Setup time                                             -0.136       9.912                          

 Data required time                                                  9.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.912                          
 Data arrival time                                                   8.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.062
  Launch Clock Delay      :  7.692
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.692         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       8.220 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       8.220         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   8.220         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.808       4.382 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.382         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       4.430 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       5.188         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       5.284 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       6.343         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       6.343 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       8.008         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       8.131 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       9.233         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.482 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.562         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.636      10.198                          
 clock uncertainty                                      -0.150      10.048                          

 Setup time                                             -0.136       9.912                          

 Data required time                                                  9.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.912                          
 Data arrival time                                                   8.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.062
  Launch Clock Delay      :  7.692
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.692         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       8.220 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       8.220         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   8.220         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.808       4.382 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.382         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       4.430 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       5.188         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       5.284 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       6.343         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       6.343 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       8.008         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       8.131 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       9.233         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.482 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.562         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.636      10.198                          
 clock uncertainty                                      -0.150      10.048                          

 Setup time                                             -0.136       9.912                          

 Data required time                                                  9.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.912                          
 Data arrival time                                                   8.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.712
  Launch Clock Delay      :  7.041
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       7.041         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.462 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.462         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.462         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.712         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.636       7.076                          
 clock uncertainty                                       0.000       7.076                          

 Hold time                                              -0.064       7.012                          

 Data required time                                                  7.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.012                          
 Data arrival time                                                   7.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.712
  Launch Clock Delay      :  7.041
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       7.041         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.462 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.462         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.462         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.712         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.636       7.076                          
 clock uncertainty                                       0.000       7.076                          

 Hold time                                              -0.064       7.012                          

 Data required time                                                  7.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.012                          
 Data arrival time                                                   7.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.712
  Launch Clock Delay      :  7.041
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       7.041         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.462 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.462         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.462         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.712         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.636       7.076                          
 clock uncertainty                                       0.000       7.076                          

 Hold time                                              -0.064       7.012                          

 Data required time                                                  7.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.012                          
 Data arrival time                                                   7.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.062
  Launch Clock Delay      :  7.692
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.692         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       8.220 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       8.220         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   8.220         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.808       4.382 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.382         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       4.430 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       5.188         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       5.284 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       6.343         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       6.343 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       8.008         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       8.131 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       9.233         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.482 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.562         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.636      10.198                          
 clock uncertainty                                      -0.150      10.048                          

 Setup time                                             -0.136       9.912                          

 Data required time                                                  9.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.912                          
 Data arrival time                                                   8.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.062
  Launch Clock Delay      :  7.692
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.692         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       8.220 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       8.220         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   8.220         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.808       4.382 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.382         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       4.430 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       5.188         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       5.284 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       6.343         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       6.343 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       8.008         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       8.131 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       9.233         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.482 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.562         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.636      10.198                          
 clock uncertainty                                      -0.150      10.048                          

 Setup time                                             -0.136       9.912                          

 Data required time                                                  9.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.912                          
 Data arrival time                                                   8.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.062
  Launch Clock Delay      :  7.692
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.692         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       8.220 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       8.220         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   8.220         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.808       4.382 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.382         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       4.430 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       5.188         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       5.284 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       6.343         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       6.343 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       8.008         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       8.131 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       9.233         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.482 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.562         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.636      10.198                          
 clock uncertainty                                      -0.150      10.048                          

 Setup time                                             -0.136       9.912                          

 Data required time                                                  9.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.912                          
 Data arrival time                                                   8.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.712
  Launch Clock Delay      :  7.041
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       7.041         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.462 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.462         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.462         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.712         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.636       7.076                          
 clock uncertainty                                       0.000       7.076                          

 Hold time                                              -0.064       7.012                          

 Data required time                                                  7.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.012                          
 Data arrival time                                                   7.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.712
  Launch Clock Delay      :  7.041
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       7.041         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.462 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.462         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.462         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.712         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.636       7.076                          
 clock uncertainty                                       0.000       7.076                          

 Hold time                                              -0.064       7.012                          

 Data required time                                                  7.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.012                          
 Data arrival time                                                   7.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.712
  Launch Clock Delay      :  7.041
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       7.041         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.462 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.462         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.462         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.712         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.636       7.076                          
 clock uncertainty                                       0.000       7.076                          

 Hold time                                              -0.064       7.012                          

 Data required time                                                  7.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.012                          
 Data arrival time                                                   7.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk50m_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.413
  Launch Clock Delay      :  5.873
  Clock Pessimism Removal :  0.441

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.585       5.873         ntclkbufg_1      
 CLMA_186_168/CLK                                                          r       u_clk50m_rst/rst/opit_0_L5Q_perm/CLK

 CLMA_186_168/Q0                   tco                   0.287       6.160 f       u_clk50m_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=642)      2.905       9.065         rd3_rst          
 CLMS_78_13/RS                                                             f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.065         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.991%), Route: 2.905ns(91.009%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      21.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      21.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      22.688         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100      22.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      23.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      23.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.566      25.413         ntclkbufg_1      
 CLMS_78_13/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.441      25.854                          
 clock uncertainty                                      -0.150      25.704                          

 Recovery time                                          -0.617      25.087                          

 Data required time                                                 25.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.087                          
 Data arrival time                                                   9.065                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.022                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk50m_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.413
  Launch Clock Delay      :  5.873
  Clock Pessimism Removal :  0.441

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.585       5.873         ntclkbufg_1      
 CLMA_186_168/CLK                                                          r       u_clk50m_rst/rst/opit_0_L5Q_perm/CLK

 CLMA_186_168/Q0                   tco                   0.287       6.160 f       u_clk50m_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=642)      2.905       9.065         rd3_rst          
 CLMS_78_13/RS                                                             f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.065         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.991%), Route: 2.905ns(91.009%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      21.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      21.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      22.688         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100      22.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      23.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      23.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.566      25.413         ntclkbufg_1      
 CLMS_78_13/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.441      25.854                          
 clock uncertainty                                      -0.150      25.704                          

 Recovery time                                          -0.617      25.087                          

 Data required time                                                 25.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.087                          
 Data arrival time                                                   9.065                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.022                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk50m_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.378
  Launch Clock Delay      :  5.873
  Clock Pessimism Removal :  0.441

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.585       5.873         ntclkbufg_1      
 CLMA_186_168/CLK                                                          r       u_clk50m_rst/rst/opit_0_L5Q_perm/CLK

 CLMA_186_168/Q0                   tco                   0.287       6.160 f       u_clk50m_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=642)      2.449       8.609         rd3_rst          
 CLMA_134_28/RSCO                  td                    0.147       8.756 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       8.756         ntR355           
 CLMA_134_32/RSCO                  td                    0.147       8.903 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.903         ntR354           
 CLMA_134_36/RSCO                  td                    0.147       9.050 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RSOUT
                                   net (fanout=3)        0.000       9.050         ntR353           
 CLMA_134_40/RSCO                  td                    0.147       9.197 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.197         ntR352           
 CLMA_134_44/RSCO                  td                    0.147       9.344 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/RSOUT
                                   net (fanout=5)        0.000       9.344         ntR351           
 CLMA_134_48/RSCO                  td                    0.147       9.491 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       9.491         ntR350           
 CLMA_134_52/RSCO                  td                    0.147       9.638 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.638         ntR349           
 CLMA_134_56/RSCI                                                          f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.638         Logic Levels: 7  
                                                                                   Logic: 1.316ns(34.954%), Route: 2.449ns(65.046%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      21.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      21.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      22.688         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100      22.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      23.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      23.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.531      25.378         ntclkbufg_1      
 CLMA_134_56/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.441      25.819                          
 clock uncertainty                                      -0.150      25.669                          

 Recovery time                                           0.000      25.669                          

 Data required time                                                 25.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.669                          
 Data arrival time                                                   9.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.031                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK
Endpoint    : image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.873
  Launch Clock Delay      :  5.378
  Clock Pessimism Removal :  -0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.531       5.378         ntclkbufg_1      
 CLMA_138_84/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK

 CLMA_138_84/Q0                    tco                   0.222       5.600 f       image_filiter_inst/multiline_buffer_inst/srst/opit_0/Q
                                   net (fanout=40)       0.191       5.791         image_filiter_inst/multiline_buffer_inst/srst
 CLMA_138_85/RSCO                  td                    0.115       5.906 f       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.906         ntR26            
 CLMA_138_89/RSCI                                                          f       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.906         Logic Levels: 1  
                                                                                   Logic: 0.337ns(63.826%), Route: 0.191ns(36.174%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.585       5.873         ntclkbufg_1      
 CLMA_138_89/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.466       5.407                          
 clock uncertainty                                       0.000       5.407                          

 Removal time                                            0.000       5.407                          

 Data required time                                                  5.407                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.407                          
 Data arrival time                                                   5.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.499                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK
Endpoint    : image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RS
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.873
  Launch Clock Delay      :  5.378
  Clock Pessimism Removal :  -0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.531       5.378         ntclkbufg_1      
 CLMA_138_84/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK

 CLMA_138_84/Q0                    tco                   0.222       5.600 f       image_filiter_inst/multiline_buffer_inst/srst/opit_0/Q
                                   net (fanout=40)       0.191       5.791         image_filiter_inst/multiline_buffer_inst/srst
 CLMA_138_85/RSCO                  td                    0.115       5.906 f       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.906         ntR26            
 CLMA_138_89/RSCI                                                          f       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.906         Logic Levels: 1  
                                                                                   Logic: 0.337ns(63.826%), Route: 0.191ns(36.174%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.585       5.873         ntclkbufg_1      
 CLMA_138_89/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.466       5.407                          
 clock uncertainty                                       0.000       5.407                          

 Removal time                                            0.000       5.407                          

 Data required time                                                  5.407                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.407                          
 Data arrival time                                                   5.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.499                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK
Endpoint    : image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.873
  Launch Clock Delay      :  5.378
  Clock Pessimism Removal :  -0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.531       5.378         ntclkbufg_1      
 CLMA_138_84/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK

 CLMA_138_84/Q0                    tco                   0.222       5.600 f       image_filiter_inst/multiline_buffer_inst/srst/opit_0/Q
                                   net (fanout=40)       0.191       5.791         image_filiter_inst/multiline_buffer_inst/srst
 CLMA_138_85/RS                                                            f       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.791         Logic Levels: 0  
                                                                                   Logic: 0.222ns(53.753%), Route: 0.191ns(46.247%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.585       5.873         ntclkbufg_1      
 CLMA_138_85/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.466       5.407                          
 clock uncertainty                                       0.000       5.407                          

 Removal time                                           -0.220       5.187                          

 Data required time                                                  5.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.187                          
 Data arrival time                                                   5.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.604                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : clk_200m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.374
  Launch Clock Delay      :  5.867
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.585       5.867         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_186_197/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_186_197/Q0                   tco                   0.287       6.154 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=673)      1.935       8.089         u_axi_ddr_top/I_ipsxb_ddr_top/ddr_rstn
 CLMA_46_192/RS                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   8.089         Logic Levels: 0  
                                                                                   Logic: 0.287ns(12.916%), Route: 1.935ns(87.084%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       6.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       6.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       7.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       7.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       8.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       8.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.531      10.374         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_46_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.439      10.813                          
 clock uncertainty                                      -0.150      10.663                          

 Recovery time                                          -0.617      10.046                          

 Data required time                                                 10.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.046                          
 Data arrival time                                                   8.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.957                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_200m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.374
  Launch Clock Delay      :  5.867
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.585       5.867         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_186_197/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_186_197/Q0                   tco                   0.287       6.154 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=673)      1.900       8.054         u_axi_ddr_top/I_ipsxb_ddr_top/ddr_rstn
 CLMA_94_200/RS                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.054         Logic Levels: 0  
                                                                                   Logic: 0.287ns(13.123%), Route: 1.900ns(86.877%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       6.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       6.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       7.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       7.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       8.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       8.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.531      10.374         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_94_200/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.439      10.813                          
 clock uncertainty                                      -0.150      10.663                          

 Recovery time                                          -0.617      10.046                          

 Data required time                                                 10.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.046                          
 Data arrival time                                                   8.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.992                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_200m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.374
  Launch Clock Delay      :  5.867
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.585       5.867         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_186_197/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_186_197/Q0                   tco                   0.287       6.154 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=673)      1.900       8.054         u_axi_ddr_top/I_ipsxb_ddr_top/ddr_rstn
 CLMA_94_200/RS                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.054         Logic Levels: 0  
                                                                                   Logic: 0.287ns(13.123%), Route: 1.900ns(86.877%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       6.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       6.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       7.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       7.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       8.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       8.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.531      10.374         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_94_200/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.439      10.813                          
 clock uncertainty                                      -0.150      10.663                          

 Recovery time                                          -0.617      10.046                          

 Data required time                                                 10.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.046                          
 Data arrival time                                                   8.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.992                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/RS
Path Group  : clk_200m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.867
  Launch Clock Delay      :  5.374
  Clock Pessimism Removal :  -0.426

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_153/CLK_USCM              td                    0.000       3.843 r       USCMROUTE_2/CLKOUT
                                   net (fanout=6)        1.531       5.374         ntR3856          
 CLMA_186_196/CLK                                                          r       u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK

 CLMA_186_196/Q0                   tco                   0.222       5.596 f       u_ddr_rst/rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.173       5.769         ddr_rst          
 CLMS_186_197/RS                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/RS

 Data arrival time                                                   5.769         Logic Levels: 0  
                                                                                   Logic: 0.222ns(56.203%), Route: 0.173ns(43.797%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.585       5.867         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_186_197/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 clock pessimism                                        -0.426       5.441                          
 clock uncertainty                                       0.000       5.441                          

 Removal time                                           -0.220       5.221                          

 Data required time                                                  5.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.221                          
 Data arrival time                                                   5.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.548                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/RS
Path Group  : clk_200m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.867
  Launch Clock Delay      :  5.374
  Clock Pessimism Removal :  -0.426

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_153/CLK_USCM              td                    0.000       3.843 r       USCMROUTE_2/CLKOUT
                                   net (fanout=6)        1.531       5.374         ntR3856          
 CLMA_186_196/CLK                                                          r       u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK

 CLMA_186_196/Q0                   tco                   0.222       5.596 f       u_ddr_rst/rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.173       5.769         ddr_rst          
 CLMS_186_197/RS                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/RS

 Data arrival time                                                   5.769         Logic Levels: 0  
                                                                                   Logic: 0.222ns(56.203%), Route: 0.173ns(43.797%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.585       5.867         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_186_197/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
 clock pessimism                                        -0.426       5.441                          
 clock uncertainty                                       0.000       5.441                          

 Removal time                                           -0.220       5.221                          

 Data required time                                                  5.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.221                          
 Data arrival time                                                   5.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.548                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS
Path Group  : clk_200m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.867
  Launch Clock Delay      :  5.374
  Clock Pessimism Removal :  -0.457

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.531       5.374         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_90_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_90_192/Q0                    tco                   0.222       5.596 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.303       5.899         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMS_94_193/RS                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   5.899         Logic Levels: 0  
                                                                                   Logic: 0.222ns(42.286%), Route: 0.303ns(57.714%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.585       5.867         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_94_193/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.457       5.410                          
 clock uncertainty                                       0.000       5.410                          

 Removal time                                           -0.220       5.190                          

 Data required time                                                  5.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.190                          
 Data arrival time                                                   5.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.709                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_out1/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : clk_10m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.378
  Launch Clock Delay      :  5.873
  Clock Pessimism Removal :  0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT4               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       4.288         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       4.288 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.585       5.873         ntclkbufg_3      
 CLMA_282_136/CLK                                                          r       rstn_out1/opit_0_inv/CLK

 CLMA_282_136/Q3                   tco                   0.286       6.159 f       rstn_out1/opit_0_inv/Q
                                   net (fanout=3)        1.032       7.191         nt_eth_rstn      
 CLMA_270_168/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   7.191         Logic Levels: 0  
                                                                                   Logic: 0.286ns(21.700%), Route: 1.032ns(78.300%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.074     100.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808     101.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     101.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758     102.688         _N70             
 PLL_158_55/CLK_OUT4               td                    0.100     102.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059     103.847         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000     103.847 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.531     105.378         ntclkbufg_3      
 CLMA_270_168/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.459     105.837                          
 clock uncertainty                                      -0.150     105.687                          

 Recovery time                                          -0.617     105.070                          

 Data required time                                                105.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.070                          
 Data arrival time                                                   7.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.879                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_out1/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : clk_10m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.873
  Launch Clock Delay      :  5.378
  Clock Pessimism Removal :  -0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT4               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       3.847         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       3.847 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.531       5.378         ntclkbufg_3      
 CLMA_282_136/CLK                                                          r       rstn_out1/opit_0_inv/CLK

 CLMA_282_136/Q3                   tco                   0.226       5.604 r       rstn_out1/opit_0_inv/Q
                                   net (fanout=3)        0.853       6.457         nt_eth_rstn      
 CLMA_270_168/RS                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   6.457         Logic Levels: 0  
                                                                                   Logic: 0.226ns(20.945%), Route: 0.853ns(79.055%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT4               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       4.288         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       4.288 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.585       5.873         ntclkbufg_3      
 CLMA_270_168/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.459       5.414                          
 clock uncertainty                                       0.000       5.414                          

 Removal time                                           -0.226       5.188                          

 Data required time                                                  5.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.188                          
 Data arrival time                                                   6.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : clk_1080p60Hz
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.835
  Launch Clock Delay      :  9.440
  Clock Pessimism Removal :  0.551

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.107       6.256 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       7.855         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.855 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.585       9.440         ntclkbufg_2      
 CLMS_162_181/CLK                                                          r       u_hdmi_rst/rst/opit_0_L5Q_perm/CLK

 CLMS_162_181/Q0                   tco                   0.287       9.727 f       u_hdmi_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=322)      2.912      12.639         rd2_rst          
 DRM_278_24/RSTA[0]                                                        f       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  12.639         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.972%), Route: 2.912ns(91.028%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.808       8.618 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.618         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       8.666 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       9.424         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100       9.524 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      10.583         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      10.583 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786      12.369         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.100      12.469 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571      14.040         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      14.040 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.531      15.571         ntclkbufg_2      
 DRM_278_24/CLKA[0]                                                        r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.551      16.122                          
 clock uncertainty                                      -0.150      15.972                          

 Recovery time                                          -0.115      15.857                          

 Data required time                                                 15.857                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.857                          
 Data arrival time                                                  12.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.218                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : clk_1080p60Hz
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.835
  Launch Clock Delay      :  9.440
  Clock Pessimism Removal :  0.551

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.107       6.256 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       7.855         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.855 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.585       9.440         ntclkbufg_2      
 CLMS_162_181/CLK                                                          r       u_hdmi_rst/rst/opit_0_L5Q_perm/CLK

 CLMS_162_181/Q0                   tco                   0.287       9.727 f       u_hdmi_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=322)      2.912      12.639         rd2_rst          
 DRM_278_24/RSTB[0]                                                        f       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  12.639         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.972%), Route: 2.912ns(91.028%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.808       8.618 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.618         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       8.666 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       9.424         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100       9.524 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      10.583         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      10.583 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786      12.369         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.100      12.469 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571      14.040         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      14.040 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.531      15.571         ntclkbufg_2      
 DRM_278_24/CLKB[0]                                                        r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.551      16.122                          
 clock uncertainty                                      -0.150      15.972                          

 Recovery time                                          -0.084      15.888                          

 Data required time                                                 15.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.888                          
 Data arrival time                                                  12.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.249                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/g_sqrt_stepx[1].u_divider_step/remainder[7]/opit_0_L5Q_perm/RS
Path Group  : clk_1080p60Hz
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.835
  Launch Clock Delay      :  9.440
  Clock Pessimism Removal :  0.569

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.107       6.256 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       7.855         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.855 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.585       9.440         ntclkbufg_2      
 CLMA_226_184/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMA_226_184/Q0                   tco                   0.287       9.727 f       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=995)      1.789      11.516         sync_vg_100m     
 CLMA_266_104/RSCO                 td                    0.147      11.663 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[4].u_divider_step/remainder[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.663         ntR438           
 CLMA_266_108/RSCO                 td                    0.147      11.810 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[3].u_divider_step/remainder[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.810         ntR437           
 CLMA_266_112/RSCO                 td                    0.147      11.957 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/u_divider_step0/dividend_kp[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.957         ntR436           
 CLMA_266_116/RSCO                 td                    0.147      12.104 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/dividend_kp[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.104         ntR435           
 CLMA_266_120/RSCO                 td                    0.147      12.251 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/dividend_kp[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.251         ntR434           
 CLMA_266_124/RSCO                 td                    0.147      12.398 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.398         ntR433           
 CLMA_266_128/RSCO                 td                    0.147      12.545 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/remainder[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.545         ntR432           
 CLMA_266_132/RSCO                 td                    0.147      12.692 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/remainder[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      12.692         ntR431           
 CLMA_266_136/RSCI                                                         f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/g_sqrt_stepx[1].u_divider_step/remainder[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                  12.692         Logic Levels: 8  
                                                                                   Logic: 1.463ns(44.988%), Route: 1.789ns(55.012%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.808       8.618 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.618         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       8.666 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       9.424         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100       9.524 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      10.583         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      10.583 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786      12.369         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.100      12.469 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571      14.040         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      14.040 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.531      15.571         ntclkbufg_2      
 CLMA_266_136/CLK                                                          r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/g_sqrt_stepx[1].u_divider_step/remainder[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.569      16.140                          
 clock uncertainty                                      -0.150      15.990                          

 Recovery time                                           0.000      15.990                          

 Data required time                                                 15.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.990                          
 Data arrival time                                                  12.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.298                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : clk_1080p60Hz
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.440
  Launch Clock Delay      :  8.835
  Clock Pessimism Removal :  -0.569

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       3.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786       5.633         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.100       5.733 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       7.304         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.304 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.531       8.835         ntclkbufg_2      
 CLMA_226_184/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMA_226_184/Q0                   tco                   0.222       9.057 f       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=995)      0.483       9.540         sync_vg_100m     
 DRM_234_192/RSTB[0]                                                       f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   9.540         Logic Levels: 0  
                                                                                   Logic: 0.222ns(31.489%), Route: 0.483ns(68.511%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.107       6.256 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       7.855         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.855 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.585       9.440         ntclkbufg_2      
 DRM_234_192/CLKB[0]                                                       r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.569       8.871                          
 clock uncertainty                                       0.000       8.871                          

 Removal time                                           -0.022       8.849                          

 Data required time                                                  8.849                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.849                          
 Data arrival time                                                   9.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS
Path Group  : clk_1080p60Hz
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.440
  Launch Clock Delay      :  8.835
  Clock Pessimism Removal :  -0.569

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       3.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786       5.633         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.100       5.733 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       7.304         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.304 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.531       8.835         ntclkbufg_2      
 CLMA_226_184/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMA_226_184/Q0                   tco                   0.222       9.057 f       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=995)      0.471       9.528         sync_vg_100m     
 CLMA_230_197/RSCO                 td                    0.115       9.643 f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/recv_m_data_tsize[15]/opit_0/RSOUT
                                   net (fanout=4)        0.000       9.643         ntR791           
 CLMA_230_201/RSCI                                                         f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS

 Data arrival time                                                   9.643         Logic Levels: 1  
                                                                                   Logic: 0.337ns(41.708%), Route: 0.471ns(58.292%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.107       6.256 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       7.855         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.855 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.585       9.440         ntclkbufg_2      
 CLMA_230_201/CLK                                                          r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.569       8.871                          
 clock uncertainty                                       0.000       8.871                          

 Removal time                                            0.000       8.871                          

 Data required time                                                  8.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.871                          
 Data arrival time                                                   9.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.772                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RS
Path Group  : clk_1080p60Hz
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.440
  Launch Clock Delay      :  8.835
  Clock Pessimism Removal :  -0.569

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       3.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786       5.633         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.100       5.733 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       7.304         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.304 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.531       8.835         ntclkbufg_2      
 CLMA_226_184/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMA_226_184/Q0                   tco                   0.222       9.057 f       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=995)      0.471       9.528         sync_vg_100m     
 CLMA_230_197/RSCO                 td                    0.115       9.643 f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/recv_m_data_tsize[15]/opit_0/RSOUT
                                   net (fanout=4)        0.000       9.643         ntR791           
 CLMA_230_201/RSCI                                                         f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RS

 Data arrival time                                                   9.643         Logic Levels: 1  
                                                                                   Logic: 0.337ns(41.708%), Route: 0.471ns(58.292%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.107       6.256 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       7.855         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.855 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.585       9.440         ntclkbufg_2      
 CLMA_230_201/CLK                                                          r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.569       8.871                          
 clock uncertainty                                       0.000       8.871                          

 Removal time                                            0.000       8.871                          

 Data required time                                                  8.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.871                          
 Data arrival time                                                   9.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.772                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.665
  Launch Clock Delay      :  11.394
  Clock Pessimism Removal :  0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     1.585      11.394         ntclkbufg_0      
 CLMA_78_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_78_192/Q1                    tco                   0.291      11.685 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=815)      1.666      13.351         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_34_149/RSCO                  td                    0.147      13.498 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.498         ntR1295          
 CLMS_34_153/RSCO                  td                    0.147      13.645 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.645         ntR1294          
 CLMS_34_157/RSCO                  td                    0.147      13.792 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[231]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.792         ntR1293          
 CLMS_34_161/RSCO                  td                    0.147      13.939 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      13.939         ntR1292          
 CLMS_34_165/RSCO                  td                    0.147      14.086 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      14.086         ntR1291          
 CLMS_34_169/RSCO                  td                    0.147      14.233 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.233         ntR1290          
 CLMS_34_173/RSCO                  td                    0.147      14.380 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      14.380         ntR1289          
 CLMS_34_177/RSCO                  td                    0.147      14.527 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[200]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      14.527         ntR1288          
 CLMS_34_181/RSCO                  td                    0.147      14.674 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[234]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      14.674         ntR1287          
 CLMS_34_185/RSCO                  td                    0.147      14.821 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.821         ntR1286          
 CLMS_34_193/RSCO                  td                    0.147      14.968 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.968         ntR1285          
 CLMS_34_197/RSCO                  td                    0.147      15.115 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn_d/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.115         ntR1284          
 CLMS_34_201/RSCO                  td                    0.147      15.262 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[15]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.262         ntR1283          
 CLMS_34_205/RSCO                  td                    0.147      15.409 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      15.409         ntR1282          
 CLMS_34_209/RSCO                  td                    0.147      15.556 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.556         ntR1281          
 CLMS_34_213/RSCO                  td                    0.147      15.703 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.703         ntR1280          
 CLMS_34_217/RSCO                  td                    0.147      15.850 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.850         ntR1279          
 CLMS_34_221/RSCO                  td                    0.147      15.997 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.997         ntR1278          
 CLMS_34_225/RSCO                  td                    0.147      16.144 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      16.144         ntR1277          
 CLMS_34_229/RSCI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RS

 Data arrival time                                                  16.144         Logic Levels: 19 
                                                                                   Logic: 3.084ns(64.926%), Route: 1.666ns(35.074%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      11.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      11.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      12.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096      12.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000      13.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665      15.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.982 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      19.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      19.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     1.531      20.665         ntclkbufg_0      
 CLMS_34_229/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.693      21.358                          
 clock uncertainty                                      -0.150      21.208                          

 Recovery time                                           0.000      21.208                          

 Data required time                                                 21.208                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.208                          
 Data arrival time                                                  16.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.064                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.665
  Launch Clock Delay      :  11.394
  Clock Pessimism Removal :  0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     1.585      11.394         ntclkbufg_0      
 CLMA_78_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_78_192/Q1                    tco                   0.291      11.685 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=815)      1.666      13.351         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_34_149/RSCO                  td                    0.147      13.498 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.498         ntR1295          
 CLMS_34_153/RSCO                  td                    0.147      13.645 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.645         ntR1294          
 CLMS_34_157/RSCO                  td                    0.147      13.792 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[231]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.792         ntR1293          
 CLMS_34_161/RSCO                  td                    0.147      13.939 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      13.939         ntR1292          
 CLMS_34_165/RSCO                  td                    0.147      14.086 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      14.086         ntR1291          
 CLMS_34_169/RSCO                  td                    0.147      14.233 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.233         ntR1290          
 CLMS_34_173/RSCO                  td                    0.147      14.380 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      14.380         ntR1289          
 CLMS_34_177/RSCO                  td                    0.147      14.527 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[200]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      14.527         ntR1288          
 CLMS_34_181/RSCO                  td                    0.147      14.674 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[234]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      14.674         ntR1287          
 CLMS_34_185/RSCO                  td                    0.147      14.821 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.821         ntR1286          
 CLMS_34_193/RSCO                  td                    0.147      14.968 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.968         ntR1285          
 CLMS_34_197/RSCO                  td                    0.147      15.115 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn_d/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.115         ntR1284          
 CLMS_34_201/RSCO                  td                    0.147      15.262 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[15]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.262         ntR1283          
 CLMS_34_205/RSCO                  td                    0.147      15.409 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      15.409         ntR1282          
 CLMS_34_209/RSCO                  td                    0.147      15.556 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.556         ntR1281          
 CLMS_34_213/RSCO                  td                    0.147      15.703 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.703         ntR1280          
 CLMS_34_217/RSCO                  td                    0.147      15.850 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.850         ntR1279          
 CLMS_34_221/RSCO                  td                    0.147      15.997 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.997         ntR1278          
 CLMS_34_225/RSCO                  td                    0.147      16.144 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      16.144         ntR1277          
 CLMS_34_229/RSCI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  16.144         Logic Levels: 19 
                                                                                   Logic: 3.084ns(64.926%), Route: 1.666ns(35.074%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      11.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      11.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      12.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096      12.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000      13.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665      15.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.982 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      19.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      19.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     1.531      20.665         ntclkbufg_0      
 CLMS_34_229/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.693      21.358                          
 clock uncertainty                                      -0.150      21.208                          

 Recovery time                                           0.000      21.208                          

 Data required time                                                 21.208                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.208                          
 Data arrival time                                                  16.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.064                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.665
  Launch Clock Delay      :  11.394
  Clock Pessimism Removal :  0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     1.585      11.394         ntclkbufg_0      
 CLMA_78_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_78_192/Q1                    tco                   0.291      11.685 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=815)      1.666      13.351         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_34_149/RSCO                  td                    0.147      13.498 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.498         ntR1295          
 CLMS_34_153/RSCO                  td                    0.147      13.645 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.645         ntR1294          
 CLMS_34_157/RSCO                  td                    0.147      13.792 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[231]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.792         ntR1293          
 CLMS_34_161/RSCO                  td                    0.147      13.939 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      13.939         ntR1292          
 CLMS_34_165/RSCO                  td                    0.147      14.086 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      14.086         ntR1291          
 CLMS_34_169/RSCO                  td                    0.147      14.233 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.233         ntR1290          
 CLMS_34_173/RSCO                  td                    0.147      14.380 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      14.380         ntR1289          
 CLMS_34_177/RSCO                  td                    0.147      14.527 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[200]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      14.527         ntR1288          
 CLMS_34_181/RSCO                  td                    0.147      14.674 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[234]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      14.674         ntR1287          
 CLMS_34_185/RSCO                  td                    0.147      14.821 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.821         ntR1286          
 CLMS_34_193/RSCO                  td                    0.147      14.968 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.968         ntR1285          
 CLMS_34_197/RSCO                  td                    0.147      15.115 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn_d/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.115         ntR1284          
 CLMS_34_201/RSCO                  td                    0.147      15.262 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[15]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.262         ntR1283          
 CLMS_34_205/RSCO                  td                    0.147      15.409 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      15.409         ntR1282          
 CLMS_34_209/RSCO                  td                    0.147      15.556 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.556         ntR1281          
 CLMS_34_213/RSCO                  td                    0.147      15.703 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.703         ntR1280          
 CLMS_34_217/RSCO                  td                    0.147      15.850 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.850         ntR1279          
 CLMS_34_221/RSCO                  td                    0.147      15.997 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.997         ntR1278          
 CLMS_34_225/RSCO                  td                    0.147      16.144 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      16.144         ntR1277          
 CLMS_34_229/RSCI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  16.144         Logic Levels: 19 
                                                                                   Logic: 3.084ns(64.926%), Route: 1.666ns(35.074%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      11.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      11.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      12.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096      12.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000      13.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665      15.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.982 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      19.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      19.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     1.531      20.665         ntclkbufg_0      
 CLMS_34_229/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.693      21.358                          
 clock uncertainty                                      -0.150      21.208                          

 Recovery time                                           0.000      21.208                          

 Data required time                                                 21.208                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.208                          
 Data arrival time                                                  16.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.064                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.394
  Launch Clock Delay      :  10.665
  Clock Pessimism Removal :  -0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.982 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       9.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     1.531      10.665         ntclkbufg_0      
 CLMA_14_180/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_14_180/Q1                    tco                   0.224      10.889 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.311      11.200         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMS_10_177/RS                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.200         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.869%), Route: 0.311ns(58.131%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     1.585      11.394         ntclkbufg_0      
 CLMS_10_177/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.693      10.701                          
 clock uncertainty                                       0.000      10.701                          

 Removal time                                           -0.220      10.481                          

 Data required time                                                 10.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.481                          
 Data arrival time                                                  11.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.719                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.394
  Launch Clock Delay      :  10.665
  Clock Pessimism Removal :  -0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.982 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       9.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     1.531      10.665         ntclkbufg_0      
 CLMA_78_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_78_192/Q1                    tco                   0.229      10.894 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=815)      0.497      11.391         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_70_209/RSCO                  td                    0.115      11.506 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=3)        0.000      11.506         ntR1410          
 CLMS_70_213/RSCI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.506         Logic Levels: 1  
                                                                                   Logic: 0.344ns(40.904%), Route: 0.497ns(59.096%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     1.585      11.394         ntclkbufg_0      
 CLMS_70_213/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.693      10.701                          
 clock uncertainty                                       0.000      10.701                          

 Removal time                                            0.000      10.701                          

 Data required time                                                 10.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.701                          
 Data arrival time                                                  11.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.805                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.394
  Launch Clock Delay      :  10.665
  Clock Pessimism Removal :  -0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N70             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.982 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       9.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     1.531      10.665         ntclkbufg_0      
 CLMA_78_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_78_192/Q1                    tco                   0.229      10.894 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=815)      0.497      11.391         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_70_209/RSCO                  td                    0.115      11.506 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=3)        0.000      11.506         ntR1410          
 CLMS_70_213/RSCI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.506         Logic Levels: 1  
                                                                                   Logic: 0.344ns(40.904%), Route: 0.497ns(59.096%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     1.585      11.394         ntclkbufg_0      
 CLMS_70_213/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.693      10.701                          
 clock uncertainty                                       0.000      10.701                          

 Removal time                                            0.000      10.701                          

 Data required time                                                 10.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.701                          
 Data arrival time                                                  11.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.805                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N70             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     1.585      11.394         ntclkbufg_0      
 CLMS_38_169/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_38_169/Q0                    tco                   0.287      11.681 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=575)      1.210      12.891         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/calib_done
 CLMA_30_233/Y2                    td                    0.341      13.232 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.838      15.070         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      15.209 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.209         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      19.112 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      19.208         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  19.208         Logic Levels: 3  
                                                                                   Logic: 4.670ns(59.765%), Route: 3.144ns(40.235%)
====================================================================================================

====================================================================================================

Startpoint  : param_manager_inst/index[1]/opit_0_L5Q_perm/CLK
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     1.585      10.030         gmii_clk         
 CLMA_250_192/CLK                                                          r       param_manager_inst/index[1]/opit_0_L5Q_perm/CLK

 CLMA_250_192/Q2                   tco                   0.289      10.319 f       param_manager_inst/index[1]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       4.241      14.560         nt_led[2]        
 IOL_19_373/DO                     td                    0.139      14.699 f       led_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000      14.699         led_obuf[2]/ntO  
 IOBS_TB_17_376/PAD                td                    3.853      18.552 f       led_obuf[2]/opit_0/O
                                   net (fanout=1)        0.107      18.659         led[2]           
 A2                                                                        f       led[2] (port)    

 Data arrival time                                                  18.659         Logic Levels: 2  
                                                                                   Logic: 4.281ns(49.612%), Route: 4.348ns(50.388%)
====================================================================================================

====================================================================================================

Startpoint  : param_manager_inst/index[0]/opit_0_L5Q/CLK
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     1.585      10.030         gmii_clk         
 CLMA_250_192/CLK                                                          r       param_manager_inst/index[0]/opit_0_L5Q/CLK

 CLMA_250_192/Q0                   tco                   0.287      10.317 f       param_manager_inst/index[0]/opit_0_L5Q/Q
                                   net (fanout=20)       3.871      14.188         nt_led[1]        
 IOL_19_374/DO                     td                    0.139      14.327 f       led_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000      14.327         led_obuf[1]/ntO  
 IOBD_16_376/PAD                   td                    3.853      18.180 f       led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.109      18.289         led[1]           
 B2                                                                        f       led[1] (port)    

 Data arrival time                                                  18.289         Logic Levels: 2  
                                                                                   Logic: 4.279ns(51.810%), Route: 3.980ns(48.190%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rx_ctl (port)
Endpoint    : udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       eth_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         eth_rx_ctl       
 IOBS_TB_69_376/DIN                td                    1.047       1.110 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.110         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.324%), Route: 0.063ns(5.676%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       eth_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_eth_rxd[0]    
 IOBD_72_376/DIN                   td                    1.047       1.118 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_eth_rxd[1]    
 IOBS_TB_73_376/DIN                td                    1.047       1.118 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.052       5.950           0.898           Low Pulse Width   DRM_142_24/CLKA[0]      u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 5.052       5.950           0.898           High Pulse Width  DRM_142_24/CLKA[0]      u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 5.330       5.950           0.620           High Pulse Width  CLMS_146_33/CLK         u_ov5640/cmos1_8_16bit/image_data0[3]/opit_0/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.052       5.950           0.898           Low Pulse Width   DRM_142_44/CLKA[0]      u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 5.052       5.950           0.898           High Pulse Width  DRM_142_44/CLKA[0]      u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 5.330       5.950           0.620           High Pulse Width  CLMS_158_45/CLK         u_ov5640/cmos2_8_16bit/de_in0/opit_0/CLK
====================================================================================================

{hdmi_in_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.435       3.333           0.898           High Pulse Width  DRM_54_68/CLKA[0]       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 2.435       3.333           0.898           Low Pulse Width   DRM_54_68/CLKA[0]       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 2.435       3.333           0.898           High Pulse Width  DRM_82_44/CLKA[0]       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{eth_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           Low Pulse Width   IOL_71_373/CLK_SYS      udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           High Pulse Width  IOL_71_373/CLK_SYS      udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           Low Pulse Width   IOL_311_374/CLK_SYS     udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gtp_outbuft1/opit_1_IOL/SYSCLK
====================================================================================================

{clk_50m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 8.862       10.000          1.138           Low Pulse Width   APM_206_116/CLK         u_rotate_image/u_rotate_mult0/N2/gopapm/CLK
 8.862       10.000          1.138           High Pulse Width  APM_206_116/CLK         u_rotate_image/u_rotate_mult0/N2/gopapm/CLK
 8.862       10.000          1.138           High Pulse Width  APM_206_104/CLK         u_rotate_image/u_rotate_mult1/N2/gopapm/CLK
====================================================================================================

{clk_200m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.880       2.500           0.620           Low Pulse Width   CLMS_186_197/CLK        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 1.880       2.500           0.620           High Pulse Width  CLMS_186_197/CLK        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 1.880       2.500           0.620           Low Pulse Width   CLMS_186_197/CLK        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
====================================================================================================

{clk_25m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.580      20.000          0.420           High Pulse Width  CLMA_182_24/CLK         u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/CLK
 19.580      20.000          0.420           Low Pulse Width   CLMA_182_24/CLK         u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/CLK
 19.580      20.000          0.420           High Pulse Width  CLMA_182_24/CLK         u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/opit_0_inv/CLK
====================================================================================================

{clk_10m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           Low Pulse Width   DRM_278_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_278_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_278_128/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_1080p60Hz} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.230       3.368           1.138           High Pulse Width  APM_258_140/CLK         adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/N11/gopapm/CLK
 2.230       3.368           1.138           Low Pulse Width   APM_258_140/CLK         adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/N11/gopapm/CLK
 2.230       3.368           1.138           High Pulse Width  APM_258_152/CLK         adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/N135/gopapm/CLK
====================================================================================================

{clk_20k} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24999.102   25000.000       0.898           High Pulse Width  DRM_178_24/CLKA[0]      u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKA[0]
 24999.102   25000.000       0.898           Low Pulse Width   DRM_178_24/CLKA[0]      u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKA[0]
 24999.102   25000.000       0.898           High Pulse Width  DRM_178_24/CLKB[0]      u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKB[0]
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width   CLMS_50_73/CLK          u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_50_73/CLK          u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_42_77/CLK          u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : cmos1_href (port)
Endpoint    : u_ov5640/cmos1_href_d0/opit_0/D
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 f                        

 AB10                                                    0.000       1.000 f       cmos1_href (port)
                                   net (fanout=1)        0.063       1.063         cmos1_href       
 IOBR_TB_148_0/DIN                 td                    0.918       1.981 f       cmos1_href_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.981         cmos1_href_ibuf/ntD
 IOL_151_5/RX_DATA_DD              td                    0.097       2.078 f       cmos1_href_ibuf/opit_1/OUT
                                   net (fanout=1)        5.970       8.048         nt_cmos1_href    
 CLMS_146_21/AD                                                            f       u_ov5640/cmos1_href_d0/opit_0/D

 Data arrival time                                                   8.048         Logic Levels: 2  
                                                                                   Logic: 1.015ns(14.401%), Route: 6.033ns(85.599%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      14.177         _N65             
 USCM_84_112/CLK_USCM              td                    0.000      14.177 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      15.072         ntclkbufg_5      
 CLMS_146_21/CLK                                                           r       u_ov5640/cmos1_href_d0/opit_0/CLK
 clock pessimism                                         0.000      15.072                          
 clock uncertainty                                      -0.250      14.822                          

 Setup time                                              0.024      14.846                          

 Data required time                                                 14.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.846                          
 Data arrival time                                                   8.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.798                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[4] (port)
Endpoint    : u_ov5640/cmos1_d_d0[4]/opit_0/D
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 f                        

 W11                                                     0.000       1.000 f       cmos1_data[4] (port)
                                   net (fanout=1)        0.041       1.041         cmos1_data[4]    
 IOBS_TB_132_0/DIN                 td                    1.049       2.090 f       cmos1_data_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       2.090         cmos1_data_ibuf[4]/ntD
 IOL_135_5/RX_DATA_DD              td                    0.097       2.187 f       cmos1_data_ibuf[4]/opit_1/OUT
                                   net (fanout=1)        5.838       8.025         nt_cmos1_data[4] 
 CLMA_138_13/CD                                                            f       u_ov5640/cmos1_d_d0[4]/opit_0/D

 Data arrival time                                                   8.025         Logic Levels: 2  
                                                                                   Logic: 1.146ns(16.313%), Route: 5.879ns(83.687%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      14.177         _N65             
 USCM_84_112/CLK_USCM              td                    0.000      14.177 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      15.072         ntclkbufg_5      
 CLMA_138_13/CLK                                                           r       u_ov5640/cmos1_d_d0[4]/opit_0/CLK
 clock pessimism                                         0.000      15.072                          
 clock uncertainty                                      -0.250      14.822                          

 Setup time                                              0.024      14.846                          

 Data required time                                                 14.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.846                          
 Data arrival time                                                   8.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.821                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[0] (port)
Endpoint    : u_ov5640/cmos1_d_d0[0]/opit_0/D
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 f                        

 V11                                                     0.000       1.000 f       cmos1_data[0] (port)
                                   net (fanout=1)        0.053       1.053         cmos1_data[0]    
 IOBD_133_0/DIN                    td                    1.049       2.102 f       cmos1_data_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       2.102         cmos1_data_ibuf[0]/ntD
 IOL_135_6/RX_DATA_DD              td                    0.097       2.199 f       cmos1_data_ibuf[0]/opit_1/OUT
                                   net (fanout=1)        5.573       7.772         nt_cmos1_data[0] 
 CLMA_138_13/M1                                                            f       u_ov5640/cmos1_d_d0[0]/opit_0/D

 Data arrival time                                                   7.772         Logic Levels: 2  
                                                                                   Logic: 1.146ns(16.923%), Route: 5.626ns(83.077%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      14.177         _N65             
 USCM_84_112/CLK_USCM              td                    0.000      14.177 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      15.072         ntclkbufg_5      
 CLMA_138_13/CLK                                                           r       u_ov5640/cmos1_d_d0[0]/opit_0/CLK
 clock pessimism                                         0.000      15.072                          
 clock uncertainty                                      -0.250      14.822                          

 Setup time                                             -0.068      14.754                          

 Data required time                                                 14.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.754                          
 Data arrival time                                                   7.772                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.982                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.277         _N65             
 USCM_84_112/CLK_USCM              td                    0.000       2.277 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.172         ntclkbufg_5      
 CLMS_134_33/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMS_134_33/Q0                    tco                   0.179       3.351 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.064       3.415         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/wr_addr [4]
 CLMA_134_32/A0                                                            f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.415         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.663%), Route: 0.064ns(26.337%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N65             
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       3.375         ntclkbufg_5      
 CLMA_134_32/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.200       3.387                          

 Hold time                                              -0.078       3.309                          

 Data required time                                                  3.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.309                          
 Data arrival time                                                   3.415                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.106                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/cmos1_d_d1[2]/opit_0/CLK
Endpoint    : u_ov5640/cmos1_8_16bit/pdata_i0[2]/opit_0/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.277         _N65             
 USCM_84_112/CLK_USCM              td                    0.000       2.277 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.172         ntclkbufg_5      
 CLMA_150_16/CLK                                                           r       u_ov5640/cmos1_d_d1[2]/opit_0/CLK

 CLMA_150_16/Q3                    tco                   0.182       3.354 r       u_ov5640/cmos1_d_d1[2]/opit_0/Q
                                   net (fanout=1)        0.133       3.487         u_ov5640/cmos1_d_d1 [2]
 CLMS_146_21/M3                                                            r       u_ov5640/cmos1_8_16bit/pdata_i0[2]/opit_0/D

 Data arrival time                                                   3.487         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.778%), Route: 0.133ns(42.222%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N65             
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       3.375         ntclkbufg_5      
 CLMS_146_21/CLK                                                           r       u_ov5640/cmos1_8_16bit/pdata_i0[2]/opit_0/CLK
 clock pessimism                                        -0.184       3.191                          
 clock uncertainty                                       0.200       3.391                          

 Hold time                                              -0.011       3.380                          

 Data required time                                                  3.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.380                          
 Data arrival time                                                   3.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.107                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/cmos1_d_d1[3]/opit_0/CLK
Endpoint    : u_ov5640/cmos1_8_16bit/pdata_i0[3]/opit_0/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.277         _N65             
 USCM_84_112/CLK_USCM              td                    0.000       2.277 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.172         ntclkbufg_5      
 CLMA_146_12/CLK                                                           r       u_ov5640/cmos1_d_d1[3]/opit_0/CLK

 CLMA_146_12/Y0                    tco                   0.236       3.408 r       u_ov5640/cmos1_d_d1[3]/opit_0/Q
                                   net (fanout=1)        0.063       3.471         u_ov5640/cmos1_d_d1 [3]
 CLMA_146_12/M0                                                            r       u_ov5640/cmos1_8_16bit/pdata_i0[3]/opit_0/D

 Data arrival time                                                   3.471         Logic Levels: 0  
                                                                                   Logic: 0.236ns(78.930%), Route: 0.063ns(21.070%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N65             
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       3.375         ntclkbufg_5      
 CLMA_146_12/CLK                                                           r       u_ov5640/cmos1_8_16bit/pdata_i0[3]/opit_0/CLK
 clock pessimism                                        -0.202       3.173                          
 clock uncertainty                                       0.200       3.373                          

 Hold time                                              -0.011       3.362                          

 Data required time                                                  3.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.362                          
 Data arrival time                                                   3.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.109                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_data[7] (port)
Endpoint    : u_ov5640/cmos2_d_d0[7]/opit_0/D
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.516  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.516
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 f                        

 AB9                                                     0.000       1.000 f       cmos2_data[7] (port)
                                   net (fanout=1)        0.080       1.080         cmos2_data[7]    
 IOBS_TB_128_0/DIN                 td                    1.049       2.129 f       cmos2_data_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       2.129         cmos2_data_ibuf[7]/ntD
 IOL_131_5/RX_DATA_DD              td                    0.097       2.226 f       cmos2_data_ibuf[7]/opit_1/OUT
                                   net (fanout=1)        6.890       9.116         nt_cmos2_data[7] 
 CLMA_130_48/M2                                                            f       u_ov5640/cmos2_d_d0[7]/opit_0/D

 Data arrival time                                                   9.116         Logic Levels: 2  
                                                                                   Logic: 1.146ns(14.120%), Route: 6.970ns(85.880%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.749      14.521         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000      14.521 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      15.416         ntclkbufg_6      
 CLMA_130_48/CLK                                                           r       u_ov5640/cmos2_d_d0[7]/opit_0/CLK
 clock pessimism                                         0.000      15.416                          
 clock uncertainty                                      -0.250      15.166                          

 Setup time                                             -0.068      15.098                          

 Data required time                                                 15.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.098                          
 Data arrival time                                                   9.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.982                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_data[6] (port)
Endpoint    : u_ov5640/cmos2_d_d0[6]/opit_0/D
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.516  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.516
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 f                        

 Y9                                                      0.000       1.000 f       cmos2_data[6] (port)
                                   net (fanout=1)        0.078       1.078         cmos2_data[6]    
 IOBD_129_0/DIN                    td                    1.049       2.127 f       cmos2_data_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       2.127         cmos2_data_ibuf[6]/ntD
 IOL_131_6/RX_DATA_DD              td                    0.097       2.224 f       cmos2_data_ibuf[6]/opit_1/OUT
                                   net (fanout=1)        0.877       3.101         nt_cmos2_data[6] 
 CLMA_182_8/Y6CD                   td                    0.103       3.204 f       CLKROUTE_3/Z     
                                   net (fanout=1)        5.874       9.078         ntR3850          
 CLMA_126_37/M0                                                            f       u_ov5640/cmos2_d_d0[6]/opit_0/D

 Data arrival time                                                   9.078         Logic Levels: 3  
                                                                                   Logic: 1.249ns(15.462%), Route: 6.829ns(84.538%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.749      14.521         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000      14.521 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      15.416         ntclkbufg_6      
 CLMA_126_37/CLK                                                           r       u_ov5640/cmos2_d_d0[6]/opit_0/CLK
 clock pessimism                                         0.000      15.416                          
 clock uncertainty                                      -0.250      15.166                          

 Setup time                                             -0.068      15.098                          

 Data required time                                                 15.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.098                          
 Data arrival time                                                   9.078                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.020                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_data[5] (port)
Endpoint    : u_ov5640/cmos2_d_d0[5]/opit_0/D
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.516  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.516
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 f                        

 AB8                                                     0.000       1.000 f       cmos2_data[5] (port)
                                   net (fanout=1)        0.084       1.084         cmos2_data[5]    
 IOBS_TB_116_0/DIN                 td                    1.049       2.133 f       cmos2_data_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       2.133         cmos2_data_ibuf[5]/ntD
 IOL_119_5/RX_DATA_DD              td                    0.097       2.230 f       cmos2_data_ibuf[5]/opit_1/OUT
                                   net (fanout=1)        6.625       8.855         nt_cmos2_data[5] 
 CLMA_126_37/AD                                                            f       u_ov5640/cmos2_d_d0[5]/opit_0/D

 Data arrival time                                                   8.855         Logic Levels: 2  
                                                                                   Logic: 1.146ns(14.589%), Route: 6.709ns(85.411%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.749      14.521         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000      14.521 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      15.416         ntclkbufg_6      
 CLMA_126_37/CLK                                                           r       u_ov5640/cmos2_d_d0[5]/opit_0/CLK
 clock pessimism                                         0.000      15.416                          
 clock uncertainty                                      -0.250      15.166                          

 Setup time                                              0.024      15.190                          

 Data required time                                                 15.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.190                          
 Data arrival time                                                   8.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.335                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/cmos2_d_d0[5]/opit_0/CLK
Endpoint    : u_ov5640/cmos2_d_d1[5]/opit_0/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.865
  Launch Clock Delay      :  3.516
  Clock Pessimism Removal :  -0.348

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.749       2.621         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.621 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.516         ntclkbufg_6      
 CLMA_126_37/CLK                                                           r       u_ov5640/cmos2_d_d0[5]/opit_0/CLK

 CLMA_126_37/Y0                    tco                   0.236       3.752 r       u_ov5640/cmos2_d_d0[5]/opit_0/Q
                                   net (fanout=1)        0.211       3.963         u_ov5640/cmos2_d_d0 [5]
 CLMA_126_37/M2                                                            r       u_ov5640/cmos2_d_d1[5]/opit_0/D

 Data arrival time                                                   3.963         Logic Levels: 0  
                                                                                   Logic: 0.236ns(52.796%), Route: 0.211ns(47.204%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.912       2.940         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.940 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       3.865         ntclkbufg_6      
 CLMA_126_37/CLK                                                           r       u_ov5640/cmos2_d_d1[5]/opit_0/CLK
 clock pessimism                                        -0.348       3.517                          
 clock uncertainty                                       0.200       3.717                          

 Hold time                                              -0.011       3.706                          

 Data required time                                                  3.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.706                          
 Data arrival time                                                   3.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/cmos2_8_16bit/de_in0/opit_0/CLK
Endpoint    : u_ov5640/cmos2_8_16bit/de_in1/opit_0/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.865
  Launch Clock Delay      :  3.516
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.749       2.621         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.621 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.516         ntclkbufg_6      
 CLMS_158_45/CLK                                                           r       u_ov5640/cmos2_8_16bit/de_in0/opit_0/CLK

 CLMS_158_45/Q1                    tco                   0.184       3.700 r       u_ov5640/cmos2_8_16bit/de_in0/opit_0/Q
                                   net (fanout=1)        0.286       3.986         u_ov5640/cmos2_8_16bit/de_in0
 CLMS_150_53/M2                                                            r       u_ov5640/cmos2_8_16bit/de_in1/opit_0/D

 Data arrival time                                                   3.986         Logic Levels: 0  
                                                                                   Logic: 0.184ns(39.149%), Route: 0.286ns(60.851%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.912       2.940         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.940 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       3.865         ntclkbufg_6      
 CLMS_150_53/CLK                                                           r       u_ov5640/cmos2_8_16bit/de_in1/opit_0/CLK
 clock pessimism                                        -0.330       3.535                          
 clock uncertainty                                       0.200       3.735                          

 Hold time                                              -0.011       3.724                          

 Data required time                                                  3.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.724                          
 Data arrival time                                                   3.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/cmos2_8_16bit/pdata_i1[5]/opit_0/CLK
Endpoint    : u_ov5640/cmos2_8_16bit/image_data0[5]/opit_0/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.865
  Launch Clock Delay      :  3.516
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.749       2.621         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.621 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.516         ntclkbufg_6      
 CLMA_146_48/CLK                                                           r       u_ov5640/cmos2_8_16bit/pdata_i1[5]/opit_0/CLK

 CLMA_146_48/Q3                    tco                   0.182       3.698 r       u_ov5640/cmos2_8_16bit/pdata_i1[5]/opit_0/Q
                                   net (fanout=2)        0.286       3.984         u_ov5640/cmos2_8_16bit/pdata_i1 [5]
 CLMS_146_53/M1                                                            r       u_ov5640/cmos2_8_16bit/image_data0[5]/opit_0/D

 Data arrival time                                                   3.984         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.889%), Route: 0.286ns(61.111%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.912       2.940         nt_cmos2_pclk    
 USCM_84_118/CLK_USCM              td                    0.000       2.940 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       3.865         ntclkbufg_6      
 CLMS_146_53/CLK                                                           r       u_ov5640/cmos2_8_16bit/image_data0[5]/opit_0/CLK
 clock pessimism                                        -0.334       3.531                          
 clock uncertainty                                       0.200       3.731                          

 Hold time                                              -0.011       3.720                          

 Data required time                                                  3.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.720                          
 Data arrival time                                                   3.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : hdmi_in_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.740
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.504       1.582 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N38             
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.925       4.020         ntclkbufg_4      
 CLMA_90_53/CLK                                                            r       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK

 CLMA_90_53/Q0                     tco                   0.221       4.241 f       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.420       4.661         wr1_data_in_valid
                                   td                    0.222       4.883 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.883         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16027
 CLMS_66_57/COUT                   td                    0.044       4.927 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.927         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16029
                                   td                    0.044       4.971 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.971         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16031
 CLMS_66_61/Y3                     td                    0.387       5.358 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.248       5.606         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2 [7]
 CLMS_62_57/Y1                     td                    0.151       5.757 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.354       6.111         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_70_56/COUT                   td                    0.391       6.502 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.502         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.co [6]
 CLMA_70_60/Y1                     td                    0.383       6.885 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.255       7.140         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158
 CLMA_66_68/A4                                                             r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.140         Logic Levels: 5  
                                                                                   Logic: 1.843ns(59.071%), Route: 1.277ns(40.929%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         6.666       6.666 r                        
 AA12                                                    0.000       6.666 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       6.744         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.285       8.029 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.029         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.067 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.495         _N38             
 USCM_84_111/CLK_USCM              td                    0.000       9.495 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.911      10.406         ntclkbufg_4      
 CLMA_66_68/CLK                                                            r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.277      10.683                          
 clock uncertainty                                      -0.250      10.433                          

 Setup time                                             -0.093      10.340                          

 Data required time                                                 10.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.340                          
 Data arrival time                                                   7.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.200                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L1
Path Group  : hdmi_in_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.743
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.504       1.582 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N38             
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.925       4.020         ntclkbufg_4      
 CLMA_90_53/CLK                                                            r       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK

 CLMA_90_53/Q0                     tco                   0.221       4.241 f       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.420       4.661         wr1_data_in_valid
                                   td                    0.222       4.883 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.883         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16027
 CLMS_66_57/COUT                   td                    0.044       4.927 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.927         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16029
                                   td                    0.044       4.971 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.971         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16031
 CLMS_66_61/COUT                   td                    0.044       5.015 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.015         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16033
 CLMS_66_69/Y1                     td                    0.366       5.381 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.355       5.736         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2 [9]
 CLMA_70_72/B1                                                             f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.736         Logic Levels: 3  
                                                                                   Logic: 0.941ns(54.837%), Route: 0.775ns(45.163%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         6.666       6.666 r                        
 AA12                                                    0.000       6.666 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       6.744         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.285       8.029 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.029         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.067 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.495         _N38             
 USCM_84_111/CLK_USCM              td                    0.000       9.495 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.914      10.409         ntclkbufg_4      
 CLMA_70_72/CLK                                                            r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.277      10.686                          
 clock uncertainty                                      -0.250      10.436                          

 Setup time                                             -0.170      10.266                          

 Data required time                                                 10.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.266                          
 Data arrival time                                                   5.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.530                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L4
Path Group  : hdmi_in_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.743
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.504       1.582 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N38             
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.925       4.020         ntclkbufg_4      
 CLMA_90_53/CLK                                                            r       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK

 CLMA_90_53/Q0                     tco                   0.221       4.241 f       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.420       4.661         wr1_data_in_valid
                                   td                    0.222       4.883 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.883         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16027
 CLMS_66_57/COUT                   td                    0.044       4.927 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.927         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16029
                                   td                    0.044       4.971 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.971         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16031
 CLMS_66_61/COUT                   td                    0.044       5.015 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.015         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N16033
 CLMS_66_69/Y1                     td                    0.383       5.398 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.332       5.730         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2 [9]
 CLMA_70_72/A4                                                             r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.730         Logic Levels: 3  
                                                                                   Logic: 0.958ns(56.023%), Route: 0.752ns(43.977%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         6.666       6.666 r                        
 AA12                                                    0.000       6.666 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       6.744         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.285       8.029 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.029         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.067 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.495         _N38             
 USCM_84_111/CLK_USCM              td                    0.000       9.495 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.914      10.409         ntclkbufg_4      
 CLMA_70_72/CLK                                                            r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.277      10.686                          
 clock uncertainty                                      -0.250      10.436                          

 Setup time                                             -0.093      10.343                          

 Data required time                                                 10.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.343                          
 Data arrival time                                                   5.730                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.613                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr_addr_ctr/u_wr1_addr_ctr/wr_addr_valid0/opit_0_L5Q_perm/L0
Path Group  : hdmi_in_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.285       1.363 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N38             
 USCM_84_111/CLK_USCM              td                    0.000       2.829 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.895       3.724         ntclkbufg_4      
 CLMA_114_92/CLK                                                           r       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[1]/opit_0_L5Q_perm/CLK

 CLMA_114_92/Q1                    tco                   0.180       3.904 f       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.963         u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg [1]
 CLMS_114_93/C0                                                            f       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_addr_valid0/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.963         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.504       1.582 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N38             
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.925       4.020         ntclkbufg_4      
 CLMS_114_93/CLK                                                           r       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_addr_valid0/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.281       3.739                          
 clock uncertainty                                       0.200       3.939                          

 Hold time                                              -0.077       3.862                          

 Data required time                                                  3.862                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.862                          
 Data arrival time                                                   3.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.101                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt[3]/opit_0_L5Q_perm/L0
Path Group  : hdmi_in_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.295

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.285       1.363 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N38             
 USCM_84_111/CLK_USCM              td                    0.000       2.829 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.895       3.724         ntclkbufg_4      
 CLMA_114_88/CLK                                                           r       u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_114_88/Q2                    tco                   0.180       3.904 f       u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.963         u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt [2]
 CLMA_114_88/D0                                                            f       u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.963         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.504       1.582 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N38             
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.925       4.020         ntclkbufg_4      
 CLMA_114_88/CLK                                                           r       u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.295       3.725                          
 clock uncertainty                                       0.200       3.925                          

 Hold time                                              -0.065       3.860                          

 Data required time                                                  3.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.860                          
 Data arrival time                                                   3.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.103                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr_addr_ctr/u_wr1_addr_ctr/wr_vs_flag/opit_0_L5Q_perm/L0
Path Group  : hdmi_in_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.295

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.285       1.363 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N38             
 USCM_84_111/CLK_USCM              td                    0.000       2.829 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.895       3.724         ntclkbufg_4      
 CLMA_114_92/CLK                                                           r       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[2]/opit_0_L5Q_perm/CLK

 CLMA_114_92/Q2                    tco                   0.180       3.904 f       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[2]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.062       3.966         u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg [2]
 CLMA_114_92/D0                                                            f       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_vs_flag/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.966         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.380%), Route: 0.062ns(25.620%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.504       1.582 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N38             
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.925       4.020         ntclkbufg_4      
 CLMA_114_92/CLK                                                           r       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_vs_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.295       3.725                          
 clock uncertainty                                       0.200       3.925                          

 Hold time                                              -0.065       3.860                          

 Data required time                                                  3.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.860                          
 Data arrival time                                                   3.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.106                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/check_buffer[19]/opit_0_A2Q21/Cin
Path Group  : eth_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  6.846
  Clock Pessimism Removal :  1.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     1.037       6.846         gmii_clk         
 CLMS_222_289/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK

 CLMS_222_289/Q0                   tco                   0.221       7.067 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/ip_head[2][2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.260       7.327         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/ip_head[2] [2]
                                   td                    0.365       7.692 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3882_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.692         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N16060
 CLMS_226_289/COUT                 td                    0.044       7.736 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3882_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.736         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N16062
                                   td                    0.044       7.780 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3882_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.780         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N16064
 CLMS_226_293/COUT                 td                    0.044       7.824 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3882_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.824         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N16066
                                   td                    0.044       7.868 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3882_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.868         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N16068
 CLMS_226_297/Y3                   td                    0.365       8.233 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3882_1_11/gateop_A2/Y1
                                   net (fanout=1)        0.402       8.635         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3882 [12]
 CLMA_230_316/COUT                 td                    0.265       8.900 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3894_1_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.900         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N16215
 CLMA_230_320/Y1                   td                    0.366       9.266 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3894_1_13/gateop_A2/Y1
                                   net (fanout=1)        0.418       9.684         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3894 [15]
 CLMA_230_292/COUT                 td                    0.397      10.081 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3897_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.081         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N17084
 CLMA_230_296/Y0                   td                    0.206      10.287 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3897_17/gateop_A2/Y0
                                   net (fanout=1)        0.402      10.689         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3897 [16]
 CLMA_226_316/Y0                   td                    0.162      10.851 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N943_3[16]/gateop_perm/Z
                                   net (fanout=2)        0.262      11.113         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/nb3 [16]
                                   td                    0.251      11.364 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/check_buffer[17]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.364         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N16995
                                                                           f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/check_buffer[19]/opit_0_A2Q21/Cin

 Data arrival time                                                  11.364         Logic Levels: 8  
                                                                                   Logic: 2.774ns(61.399%), Route: 1.744ns(38.601%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       9.193         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      11.262 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      12.755         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      12.755 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     1.005      13.760         gmii_clk         
 CLMA_226_308/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/check_buffer[19]/opit_0_A2Q21/CLK
 clock pessimism                                         1.067      14.827                          
 clock uncertainty                                      -0.250      14.577                          

 Setup time                                             -0.115      14.462                          

 Data required time                                                 14.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.462                          
 Data arrival time                                                  11.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.098                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/tx_data_num[11]/opit_0/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/data_cnt[2]/opit_0_A2Q21/CE
Path Group  : eth_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.846
  Clock Pessimism Removal :  1.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     1.037       6.846         gmii_clk         
 CLMS_226_261/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/tx_data_num[11]/opit_0/CLK

 CLMS_226_261/Q3                   tco                   0.220       7.066 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/tx_data_num[11]/opit_0/Q
                                   net (fanout=5)        0.174       7.240         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/tx_data_num [11]
 CLMA_222_260/Y1                   td                    0.359       7.599 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3_mux14_9/gateop_perm/Z
                                   net (fanout=1)        0.262       7.861         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N108407
 CLMS_218_257/Y3                   td                    0.162       8.023 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3_mux14_11/gateop_perm/Z
                                   net (fanout=1)        0.073       8.096         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N108409
 CLMS_218_257/Y2                   td                    0.264       8.360 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3_mux14_12/gateop_perm/Z
                                   net (fanout=16)       0.475       8.835         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3
 CLMA_230_244/Y1                   td                    0.151       8.986 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N5_0[3]/gateop_perm/Z
                                   net (fanout=1)        0.470       9.456         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N348 [3]
                                   td                    0.365       9.821 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.821         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [2]
 CLMA_246_252/COUT                 td                    0.044       9.865 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.865         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [6]
                                   td                    0.044       9.909 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.909         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [10]
 CLMA_246_256/Y3                   td                    0.106      10.015 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_6/gateop_A2/Y1
                                   net (fanout=8)        0.262      10.277         _N77             
 CLMA_246_260/Y1                   td                    0.151      10.428 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N1094_3/gateop_perm/Z
                                   net (fanout=9)        0.301      10.729         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N1094
 CLMA_242_244/CE                                                           f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/data_cnt[2]/opit_0_A2Q21/CE

 Data arrival time                                                  10.729         Logic Levels: 7  
                                                                                   Logic: 1.866ns(48.056%), Route: 2.017ns(51.944%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       9.193         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      11.262 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      12.755         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      12.755 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     0.895      13.650         gmii_clk         
 CLMA_242_244/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/data_cnt[2]/opit_0_A2Q21/CLK
 clock pessimism                                         1.054      14.704                          
 clock uncertainty                                      -0.250      14.454                          

 Setup time                                             -0.476      13.978                          

 Data required time                                                 13.978                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.978                          
 Data arrival time                                                  10.729                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.249                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/tx_data_num[11]/opit_0/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/data_cnt[4]/opit_0_A2Q21/CE
Path Group  : eth_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.846
  Clock Pessimism Removal :  1.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     1.037       6.846         gmii_clk         
 CLMS_226_261/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/tx_data_num[11]/opit_0/CLK

 CLMS_226_261/Q3                   tco                   0.220       7.066 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/tx_data_num[11]/opit_0/Q
                                   net (fanout=5)        0.174       7.240         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/tx_data_num [11]
 CLMA_222_260/Y1                   td                    0.359       7.599 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3_mux14_9/gateop_perm/Z
                                   net (fanout=1)        0.262       7.861         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N108407
 CLMS_218_257/Y3                   td                    0.162       8.023 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3_mux14_11/gateop_perm/Z
                                   net (fanout=1)        0.073       8.096         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/_N108409
 CLMS_218_257/Y2                   td                    0.264       8.360 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3_mux14_12/gateop_perm/Z
                                   net (fanout=16)       0.475       8.835         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N3
 CLMA_230_244/Y1                   td                    0.151       8.986 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N5_0[3]/gateop_perm/Z
                                   net (fanout=1)        0.470       9.456         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N348 [3]
                                   td                    0.365       9.821 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.821         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [2]
 CLMA_246_252/COUT                 td                    0.044       9.865 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.865         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [6]
                                   td                    0.044       9.909 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.909         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.co [10]
 CLMA_246_256/Y3                   td                    0.106      10.015 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N349.lt_6/gateop_A2/Y1
                                   net (fanout=8)        0.262      10.277         _N77             
 CLMA_246_260/Y1                   td                    0.151      10.428 f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N1094_3/gateop_perm/Z
                                   net (fanout=9)        0.301      10.729         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/N1094
 CLMA_242_244/CE                                                           f       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/data_cnt[4]/opit_0_A2Q21/CE

 Data arrival time                                                  10.729         Logic Levels: 7  
                                                                                   Logic: 1.866ns(48.056%), Route: 2.017ns(51.944%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       9.193         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      11.262 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      12.755         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      12.755 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     0.895      13.650         gmii_clk         
 CLMA_242_244/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/data_cnt[4]/opit_0_A2Q21/CLK
 clock pessimism                                         1.054      14.704                          
 clock uncertainty                                      -0.250      14.454                          

 Setup time                                             -0.476      13.978                          

 Data required time                                                 13.978                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.978                          
 Data arrival time                                                  10.729                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.249                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/real_add_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/real_add_cnt[3]/opit_0_L5Q_perm/L1
Path Group  : eth_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       1.193         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     0.895       5.650         gmii_clk         
 CLMS_242_249/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/real_add_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_242_249/Q0                   tco                   0.182       5.832 r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/real_add_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.197       6.029         udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/real_add_cnt [2]
 CLMA_246_248/A1                                                           r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/real_add_cnt[3]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.029         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.021%), Route: 0.197ns(51.979%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     0.925       6.734         gmii_clk         
 CLMA_246_248/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_icmp/u_icmp_tx/real_add_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.065       5.669                          
 clock uncertainty                                       0.200       5.869                          

 Hold time                                              -0.093       5.776                          

 Data required time                                                  5.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.776                          
 Data arrival time                                                   6.029                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/D
Path Group  : eth_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.846
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  -1.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       1.193         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     1.005       5.760         gmii_clk         
 CLMS_242_349/CLK                                                          r       udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK

 CLMS_242_349/Q0                   tco                   0.182       5.942 r       udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/Q
                                   net (fanout=1)        0.280       6.222         udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/rwptr1 [6]
 CLMS_246_349/M0                                                           r       udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/D

 Data arrival time                                                   6.222         Logic Levels: 0  
                                                                                   Logic: 0.182ns(39.394%), Route: 0.280ns(60.606%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     1.037       6.846         gmii_clk         
 CLMS_246_349/CLK                                                          r       udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/CLK
 clock pessimism                                        -1.067       5.779                          
 clock uncertainty                                       0.200       5.979                          

 Hold time                                              -0.011       5.968                          

 Data required time                                                  5.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.968                          
 Data arrival time                                                   6.222                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : eth_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.846
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  -1.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       1.193         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     1.005       5.760         gmii_clk         
 CLMS_226_345/CLK                                                          r       udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMS_226_345/Q0                   tco                   0.182       5.942 r       udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.281       6.223         udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/wptr [5]
 CLMA_246_344/M2                                                           r       udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                   6.223         Logic Levels: 0  
                                                                                   Logic: 0.182ns(39.309%), Route: 0.281ns(60.691%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     1.037       6.846         gmii_clk         
 CLMA_246_344/CLK                                                          r       udp_osd_inst/eth_udp_inst/icmp_async_fifo_2048x8b/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -1.067       5.779                          
 clock uncertainty                                       0.200       5.979                          

 Hold time                                              -0.011       5.968                          

 Data required time                                                  5.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.968                          
 Data arrival time                                                   6.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.436
  Launch Clock Delay      :  3.783
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.972       3.783         ntclkbufg_1      
 DRM_82_4/CLKB[0]                                                          r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_82_4/QB0[0]                   tco                   1.780       5.563 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOB[0]
                                   net (fanout=6)        1.304       6.867         u_rotate_image/dout [0]
 CLMA_98_108/Y0                    td                    0.150       7.017 f       u_rotate_image/addr_fifo_valid/opit_0_L5Q_perm/Z
                                   net (fanout=3)        1.029       8.046         u_rotate_image/addr_fifo_rd_en
                                   td                    0.180       8.226 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.226         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16665
 CLMS_78_13/COUT                   td                    0.044       8.270 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.270         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16667
                                   td                    0.044       8.314 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.314         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16669
 CLMS_78_17/COUT                   td                    0.044       8.358 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.358         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16671
 CLMS_78_21/Y1                     td                    0.366       8.724 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.255       8.979         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11 [9]
 CLMS_78_25/Y0                     td                    0.150       9.129 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N12[9]/gateop_perm/Z
                                   net (fanout=3)        0.489       9.618         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/rrptr [9]
 CLMA_94_16/Y1                     td                    0.535      10.153 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.270      10.423         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21
 CLMA_90_24/C4                                                             r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.423         Logic Levels: 6  
                                                                                   Logic: 3.293ns(49.593%), Route: 3.347ns(50.407%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      21.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      21.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      21.860         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078      21.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      22.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      22.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.895      23.436         ntclkbufg_1      
 CLMA_90_24/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.281      23.717                          
 clock uncertainty                                      -0.150      23.567                          

 Setup time                                             -0.094      23.473                          

 Data required time                                                 23.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.473                          
 Data arrival time                                                  10.423                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.050                          
====================================================================================================

====================================================================================================

Startpoint  : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.436
  Launch Clock Delay      :  3.783
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.972       3.783         ntclkbufg_1      
 DRM_82_4/CLKB[0]                                                          r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_82_4/QB0[0]                   tco                   1.780       5.563 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOB[0]
                                   net (fanout=6)        1.304       6.867         u_rotate_image/dout [0]
 CLMA_98_108/Y0                    td                    0.150       7.017 f       u_rotate_image/addr_fifo_valid/opit_0_L5Q_perm/Z
                                   net (fanout=3)        1.029       8.046         u_rotate_image/addr_fifo_rd_en
                                   td                    0.180       8.226 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.226         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16665
 CLMS_78_13/COUT                   td                    0.044       8.270 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.270         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16667
                                   td                    0.044       8.314 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.314         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16669
 CLMS_78_17/Y3                     td                    0.387       8.701 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.147       8.848         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11 [7]
 CLMA_78_16/Y0                     td                    0.162       9.010 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N12[7]/gateop_perm/Z
                                   net (fanout=3)        0.324       9.334         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_90_20/COUT                   td                    0.397       9.731 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N24.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.731         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N24.co [6]
 CLMA_90_24/CIN                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                   9.731         Logic Levels: 5  
                                                                                   Logic: 3.144ns(52.858%), Route: 2.804ns(47.142%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      21.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      21.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      21.860         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078      21.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      22.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      22.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.895      23.436         ntclkbufg_1      
 CLMA_90_24/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.281      23.717                          
 clock uncertainty                                      -0.150      23.567                          

 Setup time                                             -0.276      23.291                          

 Data required time                                                 23.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.291                          
 Data arrival time                                                   9.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.560                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst2/multiline_buffer_inst/hor_cnt[6]/opit_0_A2Q21/CLK
Endpoint    : image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.436
  Launch Clock Delay      :  3.736
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.925       3.736         ntclkbufg_1      
 CLMA_154_176/CLK                                                          r       image_filiter_inst2/multiline_buffer_inst/hor_cnt[6]/opit_0_A2Q21/CLK

 CLMA_154_176/Q0                   tco                   0.221       3.957 f       image_filiter_inst2/multiline_buffer_inst/hor_cnt[6]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.251       4.208         image_filiter_inst2/multiline_buffer_inst/hor_cnt [5]
 CLMS_150_173/Y0                   td                    0.378       4.586 f       image_filiter_inst2/multiline_buffer_inst/N229_9/gateop_perm/Z
                                   net (fanout=1)        0.159       4.745         image_filiter_inst2/multiline_buffer_inst/_N104434
 CLMS_150_173/Y2                   td                    0.264       5.009 f       image_filiter_inst2/multiline_buffer_inst/N229_11/gateop_perm/Z
                                   net (fanout=5)        0.271       5.280         image_filiter_inst2/multiline_buffer_inst/N229
 CLMA_150_180/Y2                   td                    0.162       5.442 r       image_filiter_inst2/multiline_buffer_inst/N176_15/gateop_perm/Z
                                   net (fanout=1)        0.298       5.740         image_filiter_inst2/multiline_buffer_inst/N176
 CLMA_138_180/Y2                   td                    0.264       6.004 f       image_filiter_inst2/multiline_buffer_inst/N189[1]_1/gateop_perm/Z
                                   net (fanout=4)        1.038       7.042         image_filiter_inst2/multiline_buffer_inst/rd_en [1]
                                   td                    0.180       7.222 f       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.222         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/_N14826
 CLMS_78_165/COUT                  td                    0.044       7.266 r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.266         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/_N14828
                                   td                    0.044       7.310 r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.310         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/_N14830
 CLMS_78_169/Y3                    td                    0.387       7.697 r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.231       7.928         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N11 [7]
 CLMA_90_169/Y2                    td                    0.376       8.304 r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N12[7]/gateop_perm/Z
                                   net (fanout=2)        0.496       8.800         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_74_168/COUT                  td                    0.397       9.197 r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N21.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.197         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N21.co [6]
 CLMA_74_172/Y1                    td                    0.383       9.580 r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N21.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.234       9.814         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N21
 CLMA_78_172/C4                                                            r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.814         Logic Levels: 9  
                                                                                   Logic: 3.100ns(51.004%), Route: 2.978ns(48.996%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      21.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      21.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      21.860         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078      21.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      22.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      22.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.895      23.436         ntclkbufg_1      
 CLMA_78_172/CLK                                                           r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.281      23.717                          
 clock uncertainty                                      -0.150      23.567                          

 Setup time                                             -0.094      23.473                          

 Data required time                                                 23.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.473                          
 Data arrival time                                                   9.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.659                          
====================================================================================================

====================================================================================================

Startpoint  : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[8]
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.779
  Launch Clock Delay      :  3.436
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.895       3.436         ntclkbufg_1      
 CLMA_90_12/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_90_12/Q2                     tco                   0.180       3.616 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.181       3.797         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/wr_addr [6]
 DRM_82_4/ADA0[8]                                                          f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[8]

 Data arrival time                                                   3.797         Logic Levels: 0  
                                                                                   Logic: 0.180ns(49.861%), Route: 0.181ns(50.139%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.968       3.779         ntclkbufg_1      
 DRM_82_4/CLKA[0]                                                          r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.281       3.498                          
 clock uncertainty                                       0.000       3.498                          

 Hold time                                               0.162       3.660                          

 Data required time                                                  3.660                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.660                          
 Data arrival time                                                   3.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[2]
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.783
  Launch Clock Delay      :  3.466
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.925       3.466         ntclkbufg_1      
 CLMS_78_13/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_78_13/Q0                     tco                   0.182       3.648 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.141       3.789         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/rd_addr [0]
 DRM_82_4/ADB0[2]                                                          r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[2]

 Data arrival time                                                   3.789         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.347%), Route: 0.141ns(43.653%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.972       3.783         ntclkbufg_1      
 DRM_82_4/CLKB[0]                                                          r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.281       3.502                          
 clock uncertainty                                       0.000       3.502                          

 Hold time                                               0.107       3.609                          

 Data required time                                                  3.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.609                          
 Data arrival time                                                   3.789                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.180                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst/vector_to_matrix_inst/mat[2][1][14]/opit_0/CLK
Endpoint    : image_filiter_inst/hybrid_filter_inst/gaussian_conv_r/mat[2][1][3]/opit_0/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.736
  Launch Clock Delay      :  3.436
  Clock Pessimism Removal :  -0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.895       3.436         ntclkbufg_1      
 CLMS_158_93/CLK                                                           r       image_filiter_inst/vector_to_matrix_inst/mat[2][1][14]/opit_0/CLK

 CLMS_158_93/Q2                    tco                   0.180       3.616 f       image_filiter_inst/vector_to_matrix_inst/mat[2][1][14]/opit_0/Q
                                   net (fanout=1)        0.063       3.679         image_filiter_inst/matrix_data [126]
 CLMA_158_92/CD                                                            f       image_filiter_inst/hybrid_filter_inst/gaussian_conv_r/mat[2][1][3]/opit_0/D

 Data arrival time                                                   3.679         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.074%), Route: 0.063ns(25.926%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.925       3.736         ntclkbufg_1      
 CLMA_158_92/CLK                                                           r       image_filiter_inst/hybrid_filter_inst/gaussian_conv_r/mat[2][1][3]/opit_0/CLK
 clock pessimism                                        -0.285       3.451                          
 clock uncertainty                                       0.000       3.451                          

 Hold time                                               0.040       3.491                          

 Data required time                                                  3.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.491                          
 Data arrival time                                                   3.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.188                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_200m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.432
  Launch Clock Delay      :  3.732
  Clock Pessimism Removal :  0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.925       3.732         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_94_197/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMS_94_197/Q3                    tco                   0.220       3.952 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.255       4.207         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMS_98_201/Y0                    td                    0.380       4.587 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=2)        0.297       4.884         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107047
 CLMA_94_184/Y1                    td                    0.162       5.046 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=1)        0.256       5.302         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107050
 CLMA_94_192/Y0                    td                    0.150       5.452 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_3/gateop_perm/Z
                                   net (fanout=19)       0.275       5.727         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_94_200/CE                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.727         Logic Levels: 3  
                                                                                   Logic: 0.912ns(45.714%), Route: 1.083ns(54.286%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       6.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       6.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       6.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       6.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       7.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       7.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.895       8.432         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_94_200/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.285       8.717                          
 clock uncertainty                                      -0.150       8.567                          

 Setup time                                             -0.476       8.091                          

 Data required time                                                  8.091                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.091                          
 Data arrival time                                                   5.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_200m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.432
  Launch Clock Delay      :  3.732
  Clock Pessimism Removal :  0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.925       3.732         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_94_197/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMS_94_197/Q3                    tco                   0.220       3.952 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.255       4.207         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMS_98_201/Y0                    td                    0.380       4.587 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=2)        0.297       4.884         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107047
 CLMA_94_184/Y1                    td                    0.162       5.046 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=1)        0.256       5.302         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107050
 CLMA_94_192/Y0                    td                    0.150       5.452 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_3/gateop_perm/Z
                                   net (fanout=19)       0.275       5.727         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_94_200/CE                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.727         Logic Levels: 3  
                                                                                   Logic: 0.912ns(45.714%), Route: 1.083ns(54.286%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       6.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       6.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       6.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       6.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       7.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       7.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.895       8.432         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_94_200/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.285       8.717                          
 clock uncertainty                                      -0.150       8.567                          

 Setup time                                             -0.476       8.091                          

 Data required time                                                  8.091                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.091                          
 Data arrival time                                                   5.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_200m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.432
  Launch Clock Delay      :  3.732
  Clock Pessimism Removal :  0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.925       3.732         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_94_197/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMS_94_197/Q3                    tco                   0.220       3.952 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.255       4.207         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMS_98_201/Y0                    td                    0.380       4.587 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_15/gateop_perm/Z
                                   net (fanout=2)        0.297       4.884         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107047
 CLMA_94_184/Y1                    td                    0.162       5.046 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_18/gateop_perm/Z
                                   net (fanout=1)        0.256       5.302         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107050
 CLMA_94_192/Y0                    td                    0.150       5.452 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_3/gateop_perm/Z
                                   net (fanout=19)       0.275       5.727         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_94_201/CE                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.727         Logic Levels: 3  
                                                                                   Logic: 0.912ns(45.714%), Route: 1.083ns(54.286%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       6.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       6.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       6.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       6.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       7.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       7.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.895       8.432         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_94_201/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.285       8.717                          
 clock uncertainty                                      -0.150       8.567                          

 Setup time                                             -0.476       8.091                          

 Data required time                                                  8.091                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.091                          
 Data arrival time                                                   5.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_rst/rst1/opit_0_inv/CLK
Endpoint    : u_ddr_rst/rst/opit_0_inv_L5Q_perm/L4
Path Group  : clk_200m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.732
  Launch Clock Delay      :  3.432
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_153/CLK_USCM              td                    0.000       2.537 r       USCMROUTE_2/CLKOUT
                                   net (fanout=6)        0.895       3.432         ntR3856          
 CLMA_186_196/CLK                                                          r       u_ddr_rst/rst1/opit_0_inv/CLK

 CLMA_186_196/Q2                   tco                   0.180       3.612 f       u_ddr_rst/rst1/opit_0_inv/Q
                                   net (fanout=1)        0.058       3.670         u_ddr_rst/rst1   
 CLMA_186_196/A4                                                           f       u_ddr_rst/rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.670         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_153/CLK_USCM              td                    0.000       2.807 r       USCMROUTE_2/CLKOUT
                                   net (fanout=6)        0.925       3.732         ntR3856          
 CLMA_186_196/CLK                                                          r       u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.299       3.433                          
 clock uncertainty                                       0.000       3.433                          

 Hold time                                              -0.029       3.404                          

 Data required time                                                  3.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.404                          
 Data arrival time                                                   3.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_200m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.732
  Launch Clock Delay      :  3.432
  Clock Pessimism Removal :  -0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.895       3.432         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_74_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_74_192/Q3                    tco                   0.178       3.610 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.061       3.671         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [3]
 CLMA_74_192/D4                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.671         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.925       3.732         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_74_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.300       3.432                          
 clock uncertainty                                       0.000       3.432                          

 Hold time                                              -0.028       3.404                          

 Data required time                                                  3.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.404                          
 Data arrival time                                                   3.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_200m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.732
  Launch Clock Delay      :  3.432
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.895       3.432         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_70_185/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_70_185/Q2                    tco                   0.180       3.612 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.671         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [1]
 CLMS_70_185/D0                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.671         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.925       3.732         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_70_185/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.299       3.433                          
 clock uncertainty                                       0.000       3.433                          

 Hold time                                              -0.065       3.368                          

 Data required time                                                  3.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.368                          
 Data arrival time                                                   3.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.303                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.441
  Launch Clock Delay      :  3.741
  Clock Pessimism Removal :  0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_7      
 CLMA_182_29/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK

 CLMA_182_29/Q0                    tco                   0.221       3.962 f       u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/Q
                                   net (fanout=4)        0.255       4.217         u_ov5640/coms1_reg_config/clock_20k_cnt [0]
 CLMA_182_24/Y0                    td                    0.378       4.595 f       u_ov5640/coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.350       4.945         u_ov5640/coms1_reg_config/_N9721
 CLMA_186_32/Y1                    td                    0.244       5.189 f       u_ov5640/coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=13)       0.455       5.644         u_ov5640/coms1_reg_config/N8
                                   td                    0.368       6.012 f       u_ov5640/coms1_reg_config/N11_2_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.012         u_ov5640/coms1_reg_config/_N16321
 CLMA_182_28/COUT                  td                    0.044       6.056 r       u_ov5640/coms1_reg_config/N11_2_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.056         u_ov5640/coms1_reg_config/_N16323
                                   td                    0.044       6.100 r       u_ov5640/coms1_reg_config/N11_2_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.100         u_ov5640/coms1_reg_config/_N16325
 CLMA_182_32/Y3                    td                    0.387       6.487 r       u_ov5640/coms1_reg_config/N11_2_7/gateop_A2/Y1
                                   net (fanout=1)        0.342       6.829         u_ov5640/coms1_reg_config/N1114 [8]
 CLMA_182_32/M0                                                            r       u_ov5640/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv/D

 Data arrival time                                                   6.829         Logic Levels: 4  
                                                                                   Logic: 1.686ns(54.598%), Route: 1.402ns(45.402%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.074      40.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      41.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      41.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      41.860         _N70             
 PLL_158_55/CLK_OUT3               td                    0.083      41.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603      42.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000      42.546 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895      43.441         ntclkbufg_7      
 CLMA_182_32/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv/CLK
 clock pessimism                                         0.285      43.726                          
 clock uncertainty                                      -0.150      43.576                          

 Setup time                                             -0.061      43.515                          

 Data required time                                                 43.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.515                          
 Data arrival time                                                   6.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.686                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.441
  Launch Clock Delay      :  3.741
  Clock Pessimism Removal :  0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_7      
 CLMA_182_29/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK

 CLMA_182_29/Q0                    tco                   0.221       3.962 f       u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/Q
                                   net (fanout=4)        0.255       4.217         u_ov5640/coms1_reg_config/clock_20k_cnt [0]
 CLMA_182_24/Y0                    td                    0.378       4.595 f       u_ov5640/coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.350       4.945         u_ov5640/coms1_reg_config/_N9721
 CLMA_186_32/Y1                    td                    0.244       5.189 f       u_ov5640/coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=13)       0.455       5.644         u_ov5640/coms1_reg_config/N8
                                   td                    0.368       6.012 f       u_ov5640/coms1_reg_config/N11_2_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.012         u_ov5640/coms1_reg_config/_N16321
 CLMA_182_28/COUT                  td                    0.044       6.056 r       u_ov5640/coms1_reg_config/N11_2_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.056         u_ov5640/coms1_reg_config/_N16323
 CLMA_182_32/Y1                    td                    0.366       6.422 f       u_ov5640/coms1_reg_config/N11_2_5/gateop_A2/Y1
                                   net (fanout=1)        0.376       6.798         u_ov5640/coms1_reg_config/N1114 [6]
 CLMA_182_32/M3                                                            f       u_ov5640/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv/D

 Data arrival time                                                   6.798         Logic Levels: 4  
                                                                                   Logic: 1.621ns(53.026%), Route: 1.436ns(46.974%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.074      40.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      41.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      41.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      41.860         _N70             
 PLL_158_55/CLK_OUT3               td                    0.083      41.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603      42.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000      42.546 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895      43.441         ntclkbufg_7      
 CLMA_182_32/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv/CLK
 clock pessimism                                         0.285      43.726                          
 clock uncertainty                                      -0.150      43.576                          

 Setup time                                             -0.068      43.508                          

 Data required time                                                 43.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.508                          
 Data arrival time                                                   6.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.710                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms2_reg_config/clock_20k_cnt[10]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.441
  Launch Clock Delay      :  3.741
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_7      
 CLMA_182_36/CLK                                                           r       u_ov5640/coms2_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK

 CLMA_182_36/Q2                    tco                   0.223       3.964 f       u_ov5640/coms2_reg_config/clock_20k_cnt[0]/opit_0_inv/Q
                                   net (fanout=4)        0.257       4.221         u_ov5640/coms2_reg_config/clock_20k_cnt [0]
 CLMA_186_36/Y1                    td                    0.359       4.580 f       u_ov5640/coms2_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.251       4.831         u_ov5640/coms2_reg_config/_N9793
 CLMA_182_40/Y0                    td                    0.226       5.057 f       u_ov5640/coms2_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=13)       0.465       5.522         u_ov5640/coms2_reg_config/N8
                                   td                    0.365       5.887 f       u_ov5640/coms2_reg_config/N11_2_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.887         u_ov5640/coms2_reg_config/_N16401
 CLMA_182_37/COUT                  td                    0.044       5.931 r       u_ov5640/coms2_reg_config/N11_2_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.931         u_ov5640/coms2_reg_config/_N16403
                                   td                    0.044       5.975 r       u_ov5640/coms2_reg_config/N11_2_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.975         u_ov5640/coms2_reg_config/_N16405
 CLMA_182_41/COUT                  td                    0.044       6.019 r       u_ov5640/coms2_reg_config/N11_2_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.019         u_ov5640/coms2_reg_config/_N16407
 CLMA_182_45/Y1                    td                    0.366       6.385 f       u_ov5640/coms2_reg_config/N11_2_9/gateop_A2/Y1
                                   net (fanout=1)        0.393       6.778         u_ov5640/coms2_reg_config/N1114 [10]
 CLMA_186_32/M1                                                            f       u_ov5640/coms2_reg_config/clock_20k_cnt[10]/opit_0_inv/D

 Data arrival time                                                   6.778         Logic Levels: 5  
                                                                                   Logic: 1.671ns(55.021%), Route: 1.366ns(44.979%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.074      40.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      41.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      41.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      41.860         _N70             
 PLL_158_55/CLK_OUT3               td                    0.083      41.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603      42.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000      42.546 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895      43.441         ntclkbufg_7      
 CLMA_186_32/CLK                                                           r       u_ov5640/coms2_reg_config/clock_20k_cnt[10]/opit_0_inv/CLK
 clock pessimism                                         0.281      43.722                          
 clock uncertainty                                      -0.150      43.572                          

 Setup time                                             -0.068      43.504                          

 Data required time                                                 43.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.504                          
 Data arrival time                                                   6.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.726                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/CLK
Endpoint    : u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/opit_0_inv/D
Path Group  : clk_25m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.741
  Launch Clock Delay      :  3.441
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT3               td                    0.083       1.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603       2.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.546 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895       3.441         ntclkbufg_7      
 CLMA_182_24/CLK                                                           r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/CLK

 CLMA_182_24/Q1                    tco                   0.184       3.625 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        0.194       3.819         u_ov5640/coms1_reg_config/clk_20k_regdiv
 CLMA_182_24/M0                                                            r       u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/opit_0_inv/D

 Data arrival time                                                   3.819         Logic Levels: 0  
                                                                                   Logic: 0.184ns(48.677%), Route: 0.194ns(51.323%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_7      
 CLMA_182_24/CLK                                                           r       u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/opit_0_inv/CLK
 clock pessimism                                        -0.299       3.442                          
 clock uncertainty                                       0.000       3.442                          

 Hold time                                              -0.011       3.431                          

 Data required time                                                  3.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.431                          
 Data arrival time                                                   3.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.388                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.741
  Launch Clock Delay      :  3.441
  Clock Pessimism Removal :  -0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT3               td                    0.083       1.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603       2.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.546 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895       3.441         ntclkbufg_7      
 CLMA_182_29/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK

 CLMA_182_29/Q0                    tco                   0.179       3.620 f       u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/Q
                                   net (fanout=4)        0.061       3.681         u_ov5640/coms1_reg_config/clock_20k_cnt [0]
 CLMA_182_29/Y0                    td                    0.184       3.865 r       u_ov5640/coms1_reg_config/N1114[0]_1/gateop_perm/Z
                                   net (fanout=1)        0.065       3.930         u_ov5640/coms1_reg_config/N1114 [0]
 CLMA_182_29/M0                                                            r       u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/D

 Data arrival time                                                   3.930         Logic Levels: 1  
                                                                                   Logic: 0.363ns(74.233%), Route: 0.126ns(25.767%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_7      
 CLMA_182_29/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK
 clock pessimism                                        -0.300       3.441                          
 clock uncertainty                                       0.000       3.441                          

 Hold time                                              -0.011       3.430                          

 Data required time                                                  3.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.430                          
 Data arrival time                                                   3.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.500                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/clock_20k_cnt[5]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms2_reg_config/clock_20k_cnt[5]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.741
  Launch Clock Delay      :  3.441
  Clock Pessimism Removal :  -0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT3               td                    0.083       1.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603       2.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.546 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895       3.441         ntclkbufg_7      
 CLMA_182_41/CLK                                                           r       u_ov5640/coms2_reg_config/clock_20k_cnt[5]/opit_0_inv/CLK

 CLMA_182_41/Q0                    tco                   0.179       3.620 f       u_ov5640/coms2_reg_config/clock_20k_cnt[5]/opit_0_inv/Q
                                   net (fanout=2)        0.061       3.681         u_ov5640/coms2_reg_config/clock_20k_cnt [5]
 CLMA_182_41/Y0                    td                    0.184       3.865 r       u_ov5640/coms2_reg_config/N11_2_5/gateop_A2/Y0
                                   net (fanout=1)        0.067       3.932         u_ov5640/coms2_reg_config/N1114 [5]
 CLMA_182_41/M0                                                            r       u_ov5640/coms2_reg_config/clock_20k_cnt[5]/opit_0_inv/D

 Data arrival time                                                   3.932         Logic Levels: 1  
                                                                                   Logic: 0.363ns(73.931%), Route: 0.128ns(26.069%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_7      
 CLMA_182_41/CLK                                                           r       u_ov5640/coms2_reg_config/clock_20k_cnt[5]/opit_0_inv/CLK
 clock pessimism                                        -0.300       3.441                          
 clock uncertainty                                       0.000       3.441                          

 Hold time                                              -0.011       3.430                          

 Data required time                                                  3.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.430                          
 Data arrival time                                                   3.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.502                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : clk_10m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.437
  Launch Clock Delay      :  3.737
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT4               td                    0.084       2.198 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.812         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.812 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.925       3.737         ntclkbufg_3      
 CLMS_186_125/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_186_125/Q1                   tco                   0.223       3.960 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.359       4.319         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_186_128/Y1                   td                    0.224       4.543 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.266       4.809         ms72xx_ctl/ms7200_ctl/_N96499
 CLMA_182_121/Y0                   td                    0.264       5.073 f       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.301       5.374         ms72xx_ctl/ms7200_ctl/_N96505
 CLMA_190_128/Y0                   td                    0.264       5.638 f       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=16)       0.157       5.795         ms72xx_ctl/ms7200_ctl/N261
 CLMA_190_128/Y1                   td                    0.244       6.039 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.266       6.305         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_194_128/Y0                   td                    0.162       6.467 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.254       6.721         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_190_125/Y1                   td                    0.151       6.872 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.258       7.130         ms72xx_ctl/ms7200_ctl/N8
 CLMS_190_129/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   7.130         Logic Levels: 6  
                                                                                   Logic: 1.532ns(45.152%), Route: 1.861ns(54.848%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.074     100.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285     101.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     101.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463     101.860         _N70             
 PLL_158_55/CLK_OUT4               td                    0.079     101.939 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603     102.542         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000     102.542 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.895     103.437         ntclkbufg_3      
 CLMS_190_129/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.270     103.707                          
 clock uncertainty                                      -0.150     103.557                          

 Setup time                                             -0.476     103.081                          

 Data required time                                                103.081                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.081                          
 Data arrival time                                                   7.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.951                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : clk_10m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.437
  Launch Clock Delay      :  3.737
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT4               td                    0.084       2.198 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.812         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.812 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.925       3.737         ntclkbufg_3      
 CLMS_186_125/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_186_125/Q1                   tco                   0.223       3.960 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.359       4.319         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_186_128/Y1                   td                    0.224       4.543 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.266       4.809         ms72xx_ctl/ms7200_ctl/_N96499
 CLMA_182_121/Y0                   td                    0.264       5.073 f       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.301       5.374         ms72xx_ctl/ms7200_ctl/_N96505
 CLMA_190_128/Y0                   td                    0.264       5.638 f       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=16)       0.157       5.795         ms72xx_ctl/ms7200_ctl/N261
 CLMA_190_128/Y1                   td                    0.244       6.039 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.266       6.305         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_194_128/Y0                   td                    0.162       6.467 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.254       6.721         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_190_125/Y1                   td                    0.151       6.872 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.258       7.130         ms72xx_ctl/ms7200_ctl/N8
 CLMS_190_129/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   7.130         Logic Levels: 6  
                                                                                   Logic: 1.532ns(45.152%), Route: 1.861ns(54.848%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.074     100.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285     101.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     101.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463     101.860         _N70             
 PLL_158_55/CLK_OUT4               td                    0.079     101.939 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603     102.542         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000     102.542 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.895     103.437         ntclkbufg_3      
 CLMS_190_129/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.270     103.707                          
 clock uncertainty                                      -0.150     103.557                          

 Setup time                                             -0.476     103.081                          

 Data required time                                                103.081                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.081                          
 Data arrival time                                                   7.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.951                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4
Path Group  : clk_10m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.437
  Launch Clock Delay      :  3.737
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT4               td                    0.084       2.198 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.812         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.812 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.925       3.737         ntclkbufg_3      
 CLMS_186_125/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_186_125/Q1                   tco                   0.223       3.960 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.359       4.319         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_186_128/Y1                   td                    0.224       4.543 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.266       4.809         ms72xx_ctl/ms7200_ctl/_N96499
 CLMA_182_121/Y0                   td                    0.264       5.073 f       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.301       5.374         ms72xx_ctl/ms7200_ctl/_N96505
 CLMA_190_128/Y0                   td                    0.264       5.638 f       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=16)       0.287       5.925         ms72xx_ctl/ms7200_ctl/N261
 CLMS_190_121/Y1                   td                    0.244       6.169 f       ms72xx_ctl/ms7200_ctl/N63_5/gateop_perm/Z
                                   net (fanout=3)        0.262       6.431         ms72xx_ctl/ms7200_ctl/N2093 [2]
 CLMA_194_121/Y1                   td                    0.224       6.655 f       ms72xx_ctl/ms7200_ctl/state_reg[3]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.257       6.912         ms72xx_ctl/ms7200_ctl/state_n [4]
 CLMA_194_124/Y1                   td                    0.244       7.156 f       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.257       7.413         ms72xx_ctl/ms7200_ctl/N1797
 CLMS_190_125/A4                                                           f       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.413         Logic Levels: 6  
                                                                                   Logic: 1.687ns(45.892%), Route: 1.989ns(54.108%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.074     100.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285     101.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     101.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463     101.860         _N70             
 PLL_158_55/CLK_OUT4               td                    0.079     101.939 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603     102.542         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000     102.542 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.895     103.437         ntclkbufg_3      
 CLMS_190_125/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.281     103.718                          
 clock uncertainty                                      -0.150     103.568                          

 Setup time                                             -0.079     103.489                          

 Data required time                                                103.489                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.489                          
 Data arrival time                                                   7.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.076                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[2]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/receiv_data[3]/opit_0_inv/D
Path Group  : clk_10m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.737
  Launch Clock Delay      :  3.437
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT4               td                    0.079       1.939 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       2.542         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.542 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.895       3.437         ntclkbufg_3      
 CLMA_186_128/CLK                                                          r       ms72xx_ctl/iic_dri_rx/receiv_data[2]/opit_0_inv/CLK

 CLMA_186_128/Q2                   tco                   0.180       3.617 f       ms72xx_ctl/iic_dri_rx/receiv_data[2]/opit_0_inv/Q
                                   net (fanout=2)        0.059       3.676         ms72xx_ctl/iic_dri_rx/receiv_data [2]
 CLMA_186_128/CD                                                           f       ms72xx_ctl/iic_dri_rx/receiv_data[3]/opit_0_inv/D

 Data arrival time                                                   3.676         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT4               td                    0.084       2.198 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.812         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.812 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.925       3.737         ntclkbufg_3      
 CLMA_186_128/CLK                                                          r       ms72xx_ctl/iic_dri_rx/receiv_data[3]/opit_0_inv/CLK
 clock pessimism                                        -0.299       3.438                          
 clock uncertainty                                       0.000       3.438                          

 Hold time                                               0.040       3.478                          

 Data required time                                                  3.478                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.478                          
 Data arrival time                                                   3.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/receiv_data[6]/opit_0_inv/D
Path Group  : clk_10m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.737
  Launch Clock Delay      :  3.437
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT4               td                    0.079       1.939 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       2.542         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.542 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.895       3.437         ntclkbufg_3      
 CLMS_166_177/CLK                                                          r       ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/CLK

 CLMS_166_177/Q3                   tco                   0.178       3.615 f       ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/Q
                                   net (fanout=2)        0.062       3.677         ms72xx_ctl/iic_dri_tx/receiv_data [5]
 CLMS_166_177/AD                                                           f       ms72xx_ctl/iic_dri_tx/receiv_data[6]/opit_0_inv/D

 Data arrival time                                                   3.677         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.167%), Route: 0.062ns(25.833%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT4               td                    0.084       2.198 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.812         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.812 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.925       3.737         ntclkbufg_3      
 CLMS_166_177/CLK                                                          r       ms72xx_ctl/iic_dri_tx/receiv_data[6]/opit_0_inv/CLK
 clock pessimism                                        -0.299       3.438                          
 clock uncertainty                                       0.000       3.438                          

 Hold time                                               0.040       3.478                          

 Data required time                                                  3.478                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.478                          
 Data arrival time                                                   3.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.199                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[1]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/data_out[1]/opit_0/D
Path Group  : clk_10m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.737
  Launch Clock Delay      :  3.437
  Clock Pessimism Removal :  -0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT4               td                    0.079       1.939 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       2.542         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.542 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.895       3.437         ntclkbufg_3      
 CLMA_186_128/CLK                                                          r       ms72xx_ctl/iic_dri_rx/receiv_data[1]/opit_0_inv/CLK

 CLMA_186_128/Q1                   tco                   0.180       3.617 f       ms72xx_ctl/iic_dri_rx/receiv_data[1]/opit_0_inv/Q
                                   net (fanout=2)        0.138       3.755         ms72xx_ctl/iic_dri_rx/receiv_data [1]
 CLMS_186_129/CD                                                           f       ms72xx_ctl/iic_dri_rx/data_out[1]/opit_0/D

 Data arrival time                                                   3.755         Logic Levels: 0  
                                                                                   Logic: 0.180ns(56.604%), Route: 0.138ns(43.396%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT4               td                    0.084       2.198 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.812         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.812 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.925       3.737         ntclkbufg_3      
 CLMS_186_129/CLK                                                          r       ms72xx_ctl/iic_dri_rx/data_out[1]/opit_0/CLK
 clock pessimism                                        -0.285       3.452                          
 clock uncertainty                                       0.000       3.452                          

 Hold time                                               0.040       3.492                          

 Data required time                                                  3.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.492                          
 Data arrival time                                                   3.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/mult_fra1_0/N2/gopapm/CLK
Endpoint    : u_zoom_image/mult_image_r1_0/N2/gopapm/X[6]
Path Group  : clk_1080p60Hz
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.630
  Launch Clock Delay      :  5.882
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.083       4.025 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.957         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.957 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     0.925       5.882         ntclkbufg_2      
 APM_206_152/CLK                                                           r       u_zoom_image/mult_fra1_0/N2/gopapm/CLK

 APM_206_152/P[13]                 tco                   0.822       6.704 f       u_zoom_image/mult_fra1_0/N2/gopapm/P[13]
                                   net (fanout=3)        1.973       8.677         u_zoom_image/coe_mult_p1_0 [13]
 APM_106_276/X[6]                                                          f       u_zoom_image/mult_image_r1_0/N2/gopapm/X[6]

 Data arrival time                                                   8.677         Logic Levels: 0  
                                                                                   Logic: 0.822ns(29.410%), Route: 1.973ns(70.590%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.285       8.095 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.095         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       8.133 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       8.596         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078       8.674 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       9.277         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       9.277 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091      10.368         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.078      10.446 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915      11.361         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      11.361 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.005      12.366         ntclkbufg_2      
 APM_106_276/CLK                                                           r       u_zoom_image/mult_image_r1_0/N2/gopapm/CLK
 clock pessimism                                         0.332      12.698                          
 clock uncertainty                                      -0.150      12.548                          

 Setup time                                             -1.731      10.817                          

 Data required time                                                 10.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.817                          
 Data arrival time                                                   8.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.140                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/mult_fra1_0/N2/gopapm/CLK
Endpoint    : u_zoom_image/mult_image_r1_0/N2/gopapm/X[1]
Path Group  : clk_1080p60Hz
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.630
  Launch Clock Delay      :  5.882
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.083       4.025 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.957         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.957 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     0.925       5.882         ntclkbufg_2      
 APM_206_152/CLK                                                           r       u_zoom_image/mult_fra1_0/N2/gopapm/CLK

 APM_206_152/P[8]                  tco                   0.822       6.704 f       u_zoom_image/mult_fra1_0/N2/gopapm/P[8]
                                   net (fanout=3)        1.898       8.602         u_zoom_image/coe_mult_p1_0 [8]
 APM_106_276/X[1]                                                          f       u_zoom_image/mult_image_r1_0/N2/gopapm/X[1]

 Data arrival time                                                   8.602         Logic Levels: 0  
                                                                                   Logic: 0.822ns(30.221%), Route: 1.898ns(69.779%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.285       8.095 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.095         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       8.133 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       8.596         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078       8.674 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       9.277         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       9.277 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091      10.368         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.078      10.446 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915      11.361         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      11.361 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.005      12.366         ntclkbufg_2      
 APM_106_276/CLK                                                           r       u_zoom_image/mult_image_r1_0/N2/gopapm/CLK
 clock pessimism                                         0.332      12.698                          
 clock uncertainty                                      -0.150      12.548                          

 Setup time                                             -1.731      10.817                          

 Data required time                                                 10.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.817                          
 Data arrival time                                                   8.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.215                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/mult_fra1_0/N2/gopapm/CLK
Endpoint    : u_zoom_image/mult_image_r1_0/N2/gopapm/X[3]
Path Group  : clk_1080p60Hz
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.630
  Launch Clock Delay      :  5.882
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.083       4.025 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.957         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.957 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     0.925       5.882         ntclkbufg_2      
 APM_206_152/CLK                                                           r       u_zoom_image/mult_fra1_0/N2/gopapm/CLK

 APM_206_152/P[10]                 tco                   0.822       6.704 f       u_zoom_image/mult_fra1_0/N2/gopapm/P[10]
                                   net (fanout=3)        1.834       8.538         u_zoom_image/coe_mult_p1_0 [10]
 APM_106_276/X[3]                                                          f       u_zoom_image/mult_image_r1_0/N2/gopapm/X[3]

 Data arrival time                                                   8.538         Logic Levels: 0  
                                                                                   Logic: 0.822ns(30.949%), Route: 1.834ns(69.051%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.285       8.095 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.095         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       8.133 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       8.596         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078       8.674 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       9.277         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       9.277 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091      10.368         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.078      10.446 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915      11.361         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      11.361 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     1.005      12.366         ntclkbufg_2      
 APM_106_276/CLK                                                           r       u_zoom_image/mult_image_r1_0/N2/gopapm/CLK
 clock pessimism                                         0.332      12.698                          
 clock uncertainty                                      -0.150      12.548                          

 Setup time                                             -1.731      10.817                          

 Data required time                                                 10.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.817                          
 Data arrival time                                                   8.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.279                          
====================================================================================================

====================================================================================================

Startpoint  : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[6].u_divider_step/divisor_kp[6]/opit_0_L5Q_perm/CLK
Endpoint    : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[7].u_divider_step/divisor_kp[6]/opit_0_L5Q_perm/L4
Path Group  : clk_1080p60Hz
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.882
  Launch Clock Delay      :  5.520
  Clock Pessimism Removal :  -0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.541 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091       3.632         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.078       3.710 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       4.625         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.625 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     0.895       5.520         ntclkbufg_2      
 CLMA_250_97/CLK                                                           r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[6].u_divider_step/divisor_kp[6]/opit_0_L5Q_perm/CLK

 CLMA_250_97/Q0                    tco                   0.179       5.699 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[6].u_divider_step/divisor_kp[6]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.059       5.758         adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/divisor_t[6] [6]
 CLMA_250_96/B4                                                            f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[7].u_divider_step/divisor_kp[6]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.758         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.083       4.025 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.957         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.957 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     0.925       5.882         ntclkbufg_2      
 CLMA_250_96/CLK                                                           r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[7].u_divider_step/divisor_kp[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.347       5.535                          
 clock uncertainty                                       0.000       5.535                          

 Hold time                                              -0.029       5.506                          

 Data required time                                                  5.506                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.506                          
 Data arrival time                                                   5.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_addr_ctr/u_rd1_addr_ctr/mult_h[3]/opit_0/CLK
Endpoint    : u_ddr_addr_ctr/u_rd1_addr_ctr/mult_addr[12]/opit_0_A2Q21/I04
Path Group  : clk_1080p60Hz
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.882
  Launch Clock Delay      :  5.520
  Clock Pessimism Removal :  -0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.541 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091       3.632         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.078       3.710 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       4.625         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.625 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     0.895       5.520         ntclkbufg_2      
 CLMA_94_132/CLK                                                           r       u_ddr_addr_ctr/u_rd1_addr_ctr/mult_h[3]/opit_0/CLK

 CLMA_94_132/Q1                    tco                   0.180       5.700 f       u_ddr_addr_ctr/u_rd1_addr_ctr/mult_h[3]/opit_0/Q
                                   net (fanout=4)        0.059       5.759         u_ddr_addr_ctr/u_rd1_addr_ctr/mult_h [3]
 CLMS_94_133/C4                                                            f       u_ddr_addr_ctr/u_rd1_addr_ctr/mult_addr[12]/opit_0_A2Q21/I04

 Data arrival time                                                   5.759         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.083       4.025 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.957         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.957 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     0.925       5.882         ntclkbufg_2      
 CLMS_94_133/CLK                                                           r       u_ddr_addr_ctr/u_rd1_addr_ctr/mult_addr[12]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.347       5.535                          
 clock uncertainty                                       0.000       5.535                          

 Hold time                                              -0.028       5.507                          

 Data required time                                                  5.507                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.507                          
 Data arrival time                                                   5.759                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[6].u_divider_step/divisor_kp[5]/opit_0_L5Q_perm/CLK
Endpoint    : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[7].u_divider_step/divisor_kp[5]/opit_0_L5Q_perm/L4
Path Group  : clk_1080p60Hz
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.882
  Launch Clock Delay      :  5.520
  Clock Pessimism Removal :  -0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.541 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091       3.632         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.078       3.710 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       4.625         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.625 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     0.895       5.520         ntclkbufg_2      
 CLMA_250_97/CLK                                                           r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[6].u_divider_step/divisor_kp[5]/opit_0_L5Q_perm/CLK

 CLMA_250_97/Q2                    tco                   0.180       5.700 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[6].u_divider_step/divisor_kp[5]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.059       5.759         adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/divisor_t[6] [5]
 CLMA_250_96/A4                                                            f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[7].u_divider_step/divisor_kp[5]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.759         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.083       4.025 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.957         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.957 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     0.925       5.882         ntclkbufg_2      
 CLMA_250_96/CLK                                                           r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[7].u_divider_step/divisor_kp[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.347       5.535                          
 clock uncertainty                                       0.000       5.535                          

 Hold time                                              -0.029       5.506                          

 Data required time                                                  5.506                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.506                          
 Data arrival time                                                   5.759                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/reg_data/iGopDrm/CLKB[0]
Endpoint    : u_ov5640/coms2_reg_config/u1/reg_sdat/opit_0_inv_L5Q_perm/L4
Path Group  : clk_20k
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.653
  Launch Clock Delay      :  6.117
  Clock Pessimism Removal :  0.445

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_7      
 CLMA_182_45/Q1                    tco                   0.224       3.965 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.227       5.192         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       5.192 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.925       6.117         u_ov5640/coms2_reg_config/clock_20k
 DRM_178_44/CLKB[0]                                                        r       u_ov5640/coms2_reg_config/reg_data/iGopDrm/CLKB[0]

 DRM_178_44/QB0[5]                 tco                   1.780       7.897 f       u_ov5640/coms2_reg_config/reg_data/iGopDrm/QB0[5]
                                   net (fanout=1)        0.344       8.241         u_ov5640/coms2_reg_config/i2c_data [21]
 CLMA_182_52/Y1                    td                    0.355       8.596 r       u_ov5640/coms2_reg_config/u1/N267_29/gateop/F
                                   net (fanout=1)        0.328       8.924         u_ov5640/coms2_reg_config/u1/_N25913
 CLMA_174_44/Y0                    td                    0.378       9.302 f       u_ov5640/coms2_reg_config/u1/N267_35/gateop_perm/Z
                                   net (fanout=1)        0.157       9.459         u_ov5640/coms2_reg_config/u1/_N25919
 CLMS_174_45/Y6AB                  td                    0.200       9.659 r       u_ov5640/coms2_reg_config/u1/N267_37_muxf6/F
                                   net (fanout=1)        0.261       9.920         u_ov5640/coms2_reg_config/u1/N267
 CLMA_174_52/D4                                                            r       u_ov5640/coms2_reg_config/u1/reg_sdat/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.920         Logic Levels: 3  
                                                                                   Logic: 2.713ns(71.338%), Route: 1.090ns(28.662%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                         50000.000   50000.000 r                        
 P20                                                     0.000   50000.000 r       clk (port)       
                                   net (fanout=1)        0.074   50000.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285   50001.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   50001.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038   50001.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463   50001.860         _N70             
 PLL_158_55/CLK_OUT3               td                    0.083   50001.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603   50002.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000   50002.546 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895   50003.441         ntclkbufg_7      
 CLMA_182_45/Q1                    tco                   0.184   50003.625 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.133   50004.758         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000   50004.758 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.895   50005.653         u_ov5640/coms2_reg_config/clock_20k
 CLMA_174_52/CLK                                                           r       u_ov5640/coms2_reg_config/u1/reg_sdat/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.445   50006.098                          
 clock uncertainty                                      -0.050   50006.048                          

 Setup time                                             -0.092   50005.956                          

 Data required time                                              50005.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                              50005.956                          
 Data arrival time                                                   9.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                     49996.036                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKB[0]
Endpoint    : u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/I0
Path Group  : clk_20k
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.766
  Launch Clock Delay      :  6.258
  Clock Pessimism Removal :  0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_7      
 CLMA_182_24/Q1                    tco                   0.224       3.965 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.368       5.333         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_119/CLK_USCM              td                    0.000       5.333 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.925       6.258         u_ov5640/coms1_reg_config/clock_20k
 DRM_178_24/CLKB[0]                                                        r       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKB[0]

 DRM_178_24/QB0[6]                 tco                   1.780       8.038 f       u_ov5640/coms1_reg_config/reg_data/iGopDrm/QB0[6]
                                   net (fanout=1)        0.402       8.440         u_ov5640/coms1_reg_config/i2c_data [22]
 CLMA_174_32/Y0                    td                    0.378       8.818 f       u_ov5640/coms1_reg_config/u1/N267_29/gateop/F
                                   net (fanout=1)        0.349       9.167         u_ov5640/coms1_reg_config/u1/_N25406
 CLMA_174_28/Y2                    td                    0.162       9.329 r       u_ov5640/coms1_reg_config/u1/N267_35/gateop_perm/Z
                                   net (fanout=1)        0.154       9.483         u_ov5640/coms1_reg_config/u1/_N25412
 CLMA_174_28/Y3                    td                    0.211       9.694 f       u_ov5640/coms1_reg_config/u1/N267_36/gateop/F
                                   net (fanout=1)        0.259       9.953         u_ov5640/coms1_reg_config/u1/_N25413
 CLMA_174_24/AD                                                            f       u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   9.953         Logic Levels: 3  
                                                                                   Logic: 2.531ns(68.498%), Route: 1.164ns(31.502%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                         50000.000   50000.000 r                        
 P20                                                     0.000   50000.000 r       clk (port)       
                                   net (fanout=1)        0.074   50000.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285   50001.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   50001.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038   50001.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463   50001.860         _N70             
 PLL_158_55/CLK_OUT3               td                    0.083   50001.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603   50002.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000   50002.546 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895   50003.441         ntclkbufg_7      
 CLMA_182_24/Q1                    tco                   0.184   50003.625 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.246   50004.871         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_119/CLK_USCM              td                    0.000   50004.871 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.895   50005.766         u_ov5640/coms1_reg_config/clock_20k
 CLMA_174_24/CLK                                                           r       u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.473   50006.239                          
 clock uncertainty                                      -0.050   50006.189                          

 Setup time                                             -0.151   50006.038                          

 Data required time                                              50006.038                          
----------------------------------------------------------------------------------------------------
 Data required time                                              50006.038                          
 Data arrival time                                                   9.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                     49996.085                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKB[0]
Endpoint    : u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/I3
Path Group  : clk_20k
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.766
  Launch Clock Delay      :  6.258
  Clock Pessimism Removal :  0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_7      
 CLMA_182_24/Q1                    tco                   0.224       3.965 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.368       5.333         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_119/CLK_USCM              td                    0.000       5.333 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.925       6.258         u_ov5640/coms1_reg_config/clock_20k
 DRM_178_24/CLKB[0]                                                        r       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKB[0]

 DRM_178_24/QA0[9]                 tco                   1.815       8.073 f       u_ov5640/coms1_reg_config/reg_data/iGopDrm/QA0[9]
                                   net (fanout=1)        0.512       8.585         u_ov5640/coms1_reg_config/i2c_data [8]
 CLMS_174_25/Y1                    td                    0.469       9.054 f       u_ov5640/coms1_reg_config/u1/N267_18_muxf7/F
                                   net (fanout=1)        0.158       9.212         u_ov5640/coms1_reg_config/u1/_N25395
 CLMA_174_24/A0                                                            f       u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   9.212         Logic Levels: 1  
                                                                                   Logic: 2.284ns(77.319%), Route: 0.670ns(22.681%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                         50000.000   50000.000 r                        
 P20                                                     0.000   50000.000 r       clk (port)       
                                   net (fanout=1)        0.074   50000.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285   50001.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   50001.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038   50001.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463   50001.860         _N70             
 PLL_158_55/CLK_OUT3               td                    0.083   50001.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603   50002.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000   50002.546 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895   50003.441         ntclkbufg_7      
 CLMA_182_24/Q1                    tco                   0.184   50003.625 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.246   50004.871         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_119/CLK_USCM              td                    0.000   50004.871 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.895   50005.766         u_ov5640/coms1_reg_config/clock_20k
 CLMA_174_24/CLK                                                           r       u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.473   50006.239                          
 clock uncertainty                                      -0.050   50006.189                          

 Setup time                                             -0.154   50006.035                          

 Data required time                                              50006.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                              50006.035                          
 Data arrival time                                                   9.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                     49996.823                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640/coms1_reg_config/reg_index[2]/opit_0_inv_A2Q21/I00
Path Group  : clk_20k
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.258
  Launch Clock Delay      :  5.766
  Clock Pessimism Removal :  -0.477

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT3               td                    0.083       1.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603       2.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.546 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895       3.441         ntclkbufg_7      
 CLMA_182_24/Q1                    tco                   0.184       3.625 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.246       4.871         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_119/CLK_USCM              td                    0.000       4.871 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.895       5.766         u_ov5640/coms1_reg_config/clock_20k
 CLMA_174_28/CLK                                                           r       u_ov5640/coms1_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_28/Q0                    tco                   0.179       5.945 f       u_ov5640/coms1_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.062       6.007         u_ov5640/coms1_reg_config/reg_index [0]
 CLMS_174_29/A0                                                            f       u_ov5640/coms1_reg_config/reg_index[2]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   6.007         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_7      
 CLMA_182_24/Q1                    tco                   0.224       3.965 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.368       5.333         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_119/CLK_USCM              td                    0.000       5.333 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.925       6.258         u_ov5640/coms1_reg_config/clock_20k
 CLMS_174_29/CLK                                                           r       u_ov5640/coms1_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.477       5.781                          
 clock uncertainty                                       0.000       5.781                          

 Hold time                                              -0.078       5.703                          

 Data required time                                                  5.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.703                          
 Data arrival time                                                   6.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.304                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ov5640/coms2_reg_config/reg_data/iGopDrm/ADB0[8]
Path Group  : clk_20k
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.117
  Launch Clock Delay      :  5.653
  Clock Pessimism Removal :  -0.445

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT3               td                    0.083       1.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603       2.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.546 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895       3.441         ntclkbufg_7      
 CLMA_182_45/Q1                    tco                   0.184       3.625 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.133       4.758         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       4.758 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.895       5.653         u_ov5640/coms2_reg_config/clock_20k
 CLMS_174_53/CLK                                                           r       u_ov5640/coms2_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK

 CLMS_174_53/Q2                    tco                   0.183       5.836 r       u_ov5640/coms2_reg_config/reg_index[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.201       6.037         u_ov5640/coms2_reg_config/reg_index [3]
 DRM_178_44/ADB0[8]                                                        r       u_ov5640/coms2_reg_config/reg_data/iGopDrm/ADB0[8]

 Data arrival time                                                   6.037         Logic Levels: 0  
                                                                                   Logic: 0.183ns(47.656%), Route: 0.201ns(52.344%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_7      
 CLMA_182_45/Q1                    tco                   0.224       3.965 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.227       5.192         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       5.192 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.925       6.117         u_ov5640/coms2_reg_config/clock_20k
 DRM_178_44/CLKB[0]                                                        r       u_ov5640/coms2_reg_config/reg_data/iGopDrm/CLKB[0]
 clock pessimism                                        -0.445       5.672                          
 clock uncertainty                                       0.000       5.672                          

 Hold time                                               0.061       5.733                          

 Data required time                                                  5.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.733                          
 Data arrival time                                                   6.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.304                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/reg_index[6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ov5640/coms2_reg_config/reg_data/iGopDrm/ADB0[10]
Path Group  : clk_20k
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.117
  Launch Clock Delay      :  5.653
  Clock Pessimism Removal :  -0.445

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT3               td                    0.083       1.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603       2.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.546 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895       3.441         ntclkbufg_7      
 CLMA_182_45/Q1                    tco                   0.184       3.625 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.133       4.758         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       4.758 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.895       5.653         u_ov5640/coms2_reg_config/clock_20k
 CLMS_174_57/CLK                                                           r       u_ov5640/coms2_reg_config/reg_index[6]/opit_0_inv_A2Q21/CLK

 CLMS_174_57/Q0                    tco                   0.182       5.835 r       u_ov5640/coms2_reg_config/reg_index[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.205       6.040         u_ov5640/coms2_reg_config/reg_index [5]
 DRM_178_44/ADB0[10]                                                       r       u_ov5640/coms2_reg_config/reg_data/iGopDrm/ADB0[10]

 Data arrival time                                                   6.040         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.028%), Route: 0.205ns(52.972%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_7      
 CLMA_182_45/Q1                    tco                   0.224       3.965 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.227       5.192         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       5.192 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.925       6.117         u_ov5640/coms2_reg_config/clock_20k
 DRM_178_44/CLKB[0]                                                        r       u_ov5640/coms2_reg_config/reg_data/iGopDrm/CLKB[0]
 clock pessimism                                        -0.445       5.672                          
 clock uncertainty                                       0.000       5.672                          

 Hold time                                               0.061       5.733                          

 Data required time                                                  5.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.733                          
 Data arrival time                                                   6.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.654
  Launch Clock Delay      :  7.101
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     0.925       7.101         ntclkbufg_0      
 CLMA_30_153/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_153/Q0                    tco                   0.221       7.322 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.253       7.575         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_34_157/Y3                    td                    0.360       7.935 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.411       8.346         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.714 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.714         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_42_172/Y2                    td                    0.202       8.916 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.168       9.084         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMS_38_173/Y3                    td                    0.358       9.442 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.540       9.982         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMS_50_201/Y3                    td                    0.521      10.503 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Y1
                                   net (fanout=4)        0.453      10.956         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mc_rl [3]
 CLMA_58_224/Y2                    td                    0.381      11.337 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       0.417      11.754         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24174
 CLMS_46_217/Y1                    td                    0.360      12.114 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[1]/gateop/F
                                   net (fanout=1)        0.388      12.502         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24336
 CLMA_58_216/A3                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  12.502         Logic Levels: 6  
                                                                                   Logic: 2.771ns(51.305%), Route: 2.630ns(48.695%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      11.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      11.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074      11.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      12.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000      12.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981      13.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.476 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      15.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     0.895      16.654         ntclkbufg_0      
 CLMA_58_216/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.428      17.082                          
 clock uncertainty                                      -0.150      16.932                          

 Setup time                                             -0.308      16.624                          

 Data required time                                                 16.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.624                          
 Data arrival time                                                  12.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.122                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.654
  Launch Clock Delay      :  7.101
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     0.925       7.101         ntclkbufg_0      
 CLMA_30_153/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_153/Q0                    tco                   0.221       7.322 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.253       7.575         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_34_157/Y3                    td                    0.360       7.935 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.411       8.346         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.714 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.714         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_42_172/Y2                    td                    0.202       8.916 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.168       9.084         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMS_38_173/Y3                    td                    0.358       9.442 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.540       9.982         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMS_50_201/Y3                    td                    0.521      10.503 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Y1
                                   net (fanout=4)        0.453      10.956         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mc_rl [3]
 CLMA_58_224/Y2                    td                    0.381      11.337 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       0.408      11.745         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24174
 CLMA_50_236/Y3                    td                    0.358      12.103 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[12]/gateop/F
                                   net (fanout=1)        0.386      12.489         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24347
 CLMA_58_240/B3                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  12.489         Logic Levels: 6  
                                                                                   Logic: 2.769ns(51.392%), Route: 2.619ns(48.608%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      11.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      11.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074      11.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      12.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000      12.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981      13.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.476 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      15.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     0.895      16.654         ntclkbufg_0      
 CLMA_58_240/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.428      17.082                          
 clock uncertainty                                      -0.150      16.932                          

 Setup time                                             -0.287      16.645                          

 Data required time                                                 16.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.645                          
 Data arrival time                                                  12.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.156                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.654
  Launch Clock Delay      :  7.101
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     0.925       7.101         ntclkbufg_0      
 CLMA_30_153/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_153/Q0                    tco                   0.221       7.322 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.253       7.575         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_34_157/Y3                    td                    0.360       7.935 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.411       8.346         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.714 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.714         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_42_172/Y2                    td                    0.202       8.916 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.168       9.084         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMS_38_173/Y3                    td                    0.358       9.442 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.540       9.982         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMS_50_201/Y3                    td                    0.521      10.503 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Y1
                                   net (fanout=4)        0.453      10.956         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mc_rl [3]
 CLMA_58_224/Y3                    td                    0.358      11.314 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.392      11.706         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24105
 CLMS_62_237/Y2                    td                    0.381      12.087 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[14]/gateop_perm/Z
                                   net (fanout=1)        0.276      12.363         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24189
 CLMA_58_237/A2                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  12.363         Logic Levels: 6  
                                                                                   Logic: 2.769ns(52.623%), Route: 2.493ns(47.377%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      11.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      11.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074      11.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      12.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000      12.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981      13.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.476 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      15.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     0.895      16.654         ntclkbufg_0      
 CLMA_58_237/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.428      17.082                          
 clock uncertainty                                      -0.150      16.932                          

 Setup time                                             -0.305      16.627                          

 Data required time                                                 16.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.627                          
 Data arrival time                                                  12.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram32x1dp/WADM4
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.101
  Launch Clock Delay      :  6.654
  Clock Pessimism Removal :  -0.432

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.476 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       5.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     0.895       6.654         ntclkbufg_0      
 CLMS_50_161/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK

 CLMS_50_161/Q0                    tco                   0.179       6.833 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.237       7.070         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [4]
 CLMS_50_153/CE                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram32x1dp/WADM4

 Data arrival time                                                   7.070         Logic Levels: 0  
                                                                                   Logic: 0.179ns(43.029%), Route: 0.237ns(56.971%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     0.925       7.101         ntclkbufg_0      
 CLMS_50_153/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram32x1dp/WCLK
 clock pessimism                                        -0.432       6.669                          
 clock uncertainty                                       0.000       6.669                          

 Hold time                                               0.293       6.962                          

 Data required time                                                  6.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.962                          
 Data arrival time                                                   7.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.108                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram32x1dp/WADM4
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.101
  Launch Clock Delay      :  6.654
  Clock Pessimism Removal :  -0.432

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.476 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       5.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     0.895       6.654         ntclkbufg_0      
 CLMS_50_161/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK

 CLMS_50_161/Q0                    tco                   0.179       6.833 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.237       7.070         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [4]
 CLMS_50_153/CE                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram32x1dp/WADM4

 Data arrival time                                                   7.070         Logic Levels: 0  
                                                                                   Logic: 0.179ns(43.029%), Route: 0.237ns(56.971%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     0.925       7.101         ntclkbufg_0      
 CLMS_50_153/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram32x1dp/WCLK
 clock pessimism                                        -0.432       6.669                          
 clock uncertainty                                       0.000       6.669                          

 Hold time                                               0.293       6.962                          

 Data required time                                                  6.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.962                          
 Data arrival time                                                   7.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.108                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[22]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_27/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.101
  Launch Clock Delay      :  6.654
  Clock Pessimism Removal :  -0.432

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.476 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       5.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     0.895       6.654         ntclkbufg_0      
 CLMA_46_104/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[22]/opit_0_inv/CLK

 CLMA_46_104/Q0                    tco                   0.179       6.833 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[22]/opit_0_inv/Q
                                   net (fanout=2)        0.241       7.074         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/dcd_wr_addr [22]
 CLMS_46_101/BD                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_27/ram16x1d/WD

 Data arrival time                                                   7.074         Logic Levels: 0  
                                                                                   Logic: 0.179ns(42.619%), Route: 0.241ns(57.381%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     0.925       7.101         ntclkbufg_0      
 CLMS_46_101/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_27/ram16x1d/WCLK
 clock pessimism                                        -0.432       6.669                          
 clock uncertainty                                       0.000       6.669                          

 Hold time                                               0.293       6.962                          

 Data required time                                                  6.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.962                          
 Data arrival time                                                   7.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.519
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       5.324 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.324         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.324         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.285       3.859 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.859         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       3.897 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       4.360         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       4.434 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       5.037         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       5.037 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       6.018         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       6.107 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.776         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.976 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       7.019         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.394       7.413                          
 clock uncertainty                                      -0.150       7.263                          

 Setup time                                             -0.105       7.158                          

 Data required time                                                  7.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.158                          
 Data arrival time                                                   5.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.519
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       5.324 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.324         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.324         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.285       3.859 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.859         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       3.897 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       4.360         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       4.434 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       5.037         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       5.037 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       6.018         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       6.107 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.776         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.976 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       7.019         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.394       7.413                          
 clock uncertainty                                      -0.150       7.263                          

 Setup time                                             -0.105       7.158                          

 Data required time                                                  7.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.158                          
 Data arrival time                                                   5.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.519
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       5.324 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.324         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.324         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.285       3.859 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.859         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       3.897 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       4.360         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       4.434 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       5.037         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       5.037 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       6.018         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       6.107 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.776         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.976 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       7.019         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.394       7.413                          
 clock uncertainty                                      -0.150       7.263                          

 Setup time                                             -0.105       7.158                          

 Data required time                                                  7.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.158                          
 Data arrival time                                                   5.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.916
  Launch Clock Delay      :  4.513
  Clock Pessimism Removal :  -0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.513         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.852 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.852         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.852         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.394       4.522                          
 clock uncertainty                                       0.000       4.522                          

 Hold time                                              -0.053       4.469                          

 Data required time                                                  4.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.469                          
 Data arrival time                                                   4.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.916
  Launch Clock Delay      :  4.513
  Clock Pessimism Removal :  -0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.513         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.852 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.852         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.852         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.394       4.522                          
 clock uncertainty                                       0.000       4.522                          

 Hold time                                              -0.053       4.469                          

 Data required time                                                  4.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.469                          
 Data arrival time                                                   4.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.916
  Launch Clock Delay      :  4.513
  Clock Pessimism Removal :  -0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.513         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.852 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.852         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.852         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.394       4.522                          
 clock uncertainty                                       0.000       4.522                          

 Hold time                                              -0.053       4.469                          

 Data required time                                                  4.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.469                          
 Data arrival time                                                   4.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.519
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       5.324 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.324         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.324         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.285       3.859 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.859         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       3.897 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       4.360         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       4.434 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       5.037         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       5.037 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       6.018         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       6.107 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.776         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.976 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       7.019         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.394       7.413                          
 clock uncertainty                                      -0.150       7.263                          

 Setup time                                             -0.105       7.158                          

 Data required time                                                  7.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.158                          
 Data arrival time                                                   5.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.519
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       5.324 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.324         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.324         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.285       3.859 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.859         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       3.897 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       4.360         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       4.434 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       5.037         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       5.037 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       6.018         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       6.107 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.776         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.976 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       7.019         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.394       7.413                          
 clock uncertainty                                      -0.150       7.263                          

 Setup time                                             -0.105       7.158                          

 Data required time                                                  7.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.158                          
 Data arrival time                                                   5.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.519
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       5.324 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.324         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.324         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.285       3.859 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.859         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       3.897 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       4.360         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       4.434 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       5.037         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       5.037 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       6.018         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       6.107 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.776         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.976 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       7.019         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.394       7.413                          
 clock uncertainty                                      -0.150       7.263                          

 Setup time                                             -0.105       7.158                          

 Data required time                                                  7.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.158                          
 Data arrival time                                                   5.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.916
  Launch Clock Delay      :  4.513
  Clock Pessimism Removal :  -0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.513         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.852 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.852         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.852         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.394       4.522                          
 clock uncertainty                                       0.000       4.522                          

 Hold time                                              -0.053       4.469                          

 Data required time                                                  4.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.469                          
 Data arrival time                                                   4.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.916
  Launch Clock Delay      :  4.513
  Clock Pessimism Removal :  -0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.513         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.852 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.852         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.852         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.394       4.522                          
 clock uncertainty                                       0.000       4.522                          

 Hold time                                              -0.053       4.469                          

 Data required time                                                  4.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.469                          
 Data arrival time                                                   4.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.916
  Launch Clock Delay      :  4.513
  Clock Pessimism Removal :  -0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.513         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.852 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.852         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.852         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.394       4.522                          
 clock uncertainty                                       0.000       4.522                          

 Hold time                                              -0.053       4.469                          

 Data required time                                                  4.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.469                          
 Data arrival time                                                   4.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk50m_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.436
  Launch Clock Delay      :  3.736
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.925       3.736         ntclkbufg_1      
 CLMA_186_168/CLK                                                          r       u_clk50m_rst/rst/opit_0_L5Q_perm/CLK

 CLMA_186_168/Q0                   tco                   0.221       3.957 f       u_clk50m_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=642)      1.713       5.670         rd3_rst          
 CLMA_134_28/RSCO                  td                    0.113       5.783 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.783         ntR355           
 CLMA_134_32/RSCO                  td                    0.113       5.896 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.896         ntR354           
 CLMA_134_36/RSCO                  td                    0.113       6.009 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RSOUT
                                   net (fanout=3)        0.000       6.009         ntR353           
 CLMA_134_40/RSCO                  td                    0.113       6.122 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.122         ntR352           
 CLMA_134_44/RSCO                  td                    0.113       6.235 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/RSOUT
                                   net (fanout=5)        0.000       6.235         ntR351           
 CLMA_134_48/RSCO                  td                    0.113       6.348 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.348         ntR350           
 CLMA_134_52/RSCO                  td                    0.113       6.461 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.461         ntR349           
 CLMA_134_56/RSCI                                                          f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.461         Logic Levels: 7  
                                                                                   Logic: 1.012ns(37.138%), Route: 1.713ns(62.862%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      21.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      21.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      21.860         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078      21.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      22.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      22.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.895      23.436         ntclkbufg_1      
 CLMA_134_56/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.270      23.706                          
 clock uncertainty                                      -0.150      23.556                          

 Recovery time                                           0.000      23.556                          

 Data required time                                                 23.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.556                          
 Data arrival time                                                   6.461                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.095                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk50m_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.436
  Launch Clock Delay      :  3.736
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.925       3.736         ntclkbufg_1      
 CLMA_186_168/CLK                                                          r       u_clk50m_rst/rst/opit_0_L5Q_perm/CLK

 CLMA_186_168/Q0                   tco                   0.221       3.957 f       u_clk50m_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=642)      1.713       5.670         rd3_rst          
 CLMA_134_28/RSCO                  td                    0.113       5.783 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.783         ntR355           
 CLMA_134_32/RSCO                  td                    0.113       5.896 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.896         ntR354           
 CLMA_134_36/RSCO                  td                    0.113       6.009 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RSOUT
                                   net (fanout=3)        0.000       6.009         ntR353           
 CLMA_134_40/RSCO                  td                    0.113       6.122 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.122         ntR352           
 CLMA_134_44/RSCO                  td                    0.113       6.235 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/RSOUT
                                   net (fanout=5)        0.000       6.235         ntR351           
 CLMA_134_48/RSCO                  td                    0.113       6.348 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.348         ntR350           
 CLMA_134_52/RSCO                  td                    0.113       6.461 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.461         ntR349           
 CLMA_134_56/RSCI                                                          f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.461         Logic Levels: 7  
                                                                                   Logic: 1.012ns(37.138%), Route: 1.713ns(62.862%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      21.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      21.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      21.860         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078      21.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      22.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      22.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.895      23.436         ntclkbufg_1      
 CLMA_134_56/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.270      23.706                          
 clock uncertainty                                      -0.150      23.556                          

 Recovery time                                           0.000      23.556                          

 Data required time                                                 23.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.556                          
 Data arrival time                                                   6.461                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.095                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk50m_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.436
  Launch Clock Delay      :  3.736
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.925       3.736         ntclkbufg_1      
 CLMA_186_168/CLK                                                          r       u_clk50m_rst/rst/opit_0_L5Q_perm/CLK

 CLMA_186_168/Q0                   tco                   0.221       3.957 f       u_clk50m_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=642)      1.713       5.670         rd3_rst          
 CLMA_134_28/RSCO                  td                    0.113       5.783 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.783         ntR355           
 CLMA_134_32/RSCO                  td                    0.113       5.896 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.896         ntR354           
 CLMA_134_36/RSCO                  td                    0.113       6.009 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RSOUT
                                   net (fanout=3)        0.000       6.009         ntR353           
 CLMA_134_40/RSCO                  td                    0.113       6.122 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.122         ntR352           
 CLMA_134_44/RSCO                  td                    0.113       6.235 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/RSOUT
                                   net (fanout=5)        0.000       6.235         ntR351           
 CLMA_134_48/RSCO                  td                    0.113       6.348 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.348         ntR350           
 CLMA_134_52/RSCO                  td                    0.113       6.461 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.461         ntR349           
 CLMA_134_56/RSCI                                                          f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/RS

 Data arrival time                                                   6.461         Logic Levels: 7  
                                                                                   Logic: 1.012ns(37.138%), Route: 1.713ns(62.862%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      21.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      21.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      21.860         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078      21.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      22.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      22.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.895      23.436         ntclkbufg_1      
 CLMA_134_56/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.270      23.706                          
 clock uncertainty                                      -0.150      23.556                          

 Recovery time                                           0.000      23.556                          

 Data required time                                                 23.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.556                          
 Data arrival time                                                   6.461                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.095                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK
Endpoint    : image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.736
  Launch Clock Delay      :  3.436
  Clock Pessimism Removal :  -0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.895       3.436         ntclkbufg_1      
 CLMA_138_84/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK

 CLMA_138_84/Q0                    tco                   0.182       3.618 r       image_filiter_inst/multiline_buffer_inst/srst/opit_0/Q
                                   net (fanout=40)       0.134       3.752         image_filiter_inst/multiline_buffer_inst/srst
 CLMA_138_85/RSCO                  td                    0.085       3.837 r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.837         ntR26            
 CLMA_138_89/RSCI                                                          r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.837         Logic Levels: 1  
                                                                                   Logic: 0.267ns(66.584%), Route: 0.134ns(33.416%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.925       3.736         ntclkbufg_1      
 CLMA_138_89/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.285       3.451                          
 clock uncertainty                                       0.000       3.451                          

 Removal time                                            0.000       3.451                          

 Data required time                                                  3.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.451                          
 Data arrival time                                                   3.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.386                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK
Endpoint    : image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RS
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.736
  Launch Clock Delay      :  3.436
  Clock Pessimism Removal :  -0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.895       3.436         ntclkbufg_1      
 CLMA_138_84/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK

 CLMA_138_84/Q0                    tco                   0.182       3.618 r       image_filiter_inst/multiline_buffer_inst/srst/opit_0/Q
                                   net (fanout=40)       0.134       3.752         image_filiter_inst/multiline_buffer_inst/srst
 CLMA_138_85/RSCO                  td                    0.085       3.837 r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.837         ntR26            
 CLMA_138_89/RSCI                                                          r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.837         Logic Levels: 1  
                                                                                   Logic: 0.267ns(66.584%), Route: 0.134ns(33.416%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.925       3.736         ntclkbufg_1      
 CLMA_138_89/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.285       3.451                          
 clock uncertainty                                       0.000       3.451                          

 Removal time                                            0.000       3.451                          

 Data required time                                                  3.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.451                          
 Data arrival time                                                   3.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.386                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK
Endpoint    : image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[9]/opit_0_inv_A2Q21/RS
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.736
  Launch Clock Delay      :  3.436
  Clock Pessimism Removal :  -0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.895       3.436         ntclkbufg_1      
 CLMA_138_84/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK

 CLMA_138_84/Q0                    tco                   0.182       3.618 r       image_filiter_inst/multiline_buffer_inst/srst/opit_0/Q
                                   net (fanout=40)       0.134       3.752         image_filiter_inst/multiline_buffer_inst/srst
 CLMA_138_85/RSCO                  td                    0.085       3.837 r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.837         ntR26            
 CLMA_138_89/RSCO                  td                    0.085       3.922 r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.922         ntR25            
 CLMA_138_93/RSCI                                                          r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[9]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.922         Logic Levels: 2  
                                                                                   Logic: 0.352ns(72.428%), Route: 0.134ns(27.572%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.925       3.736         ntclkbufg_1      
 CLMA_138_93/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.285       3.451                          
 clock uncertainty                                       0.000       3.451                          

 Removal time                                            0.000       3.451                          

 Data required time                                                  3.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.451                          
 Data arrival time                                                   3.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.471                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : clk_200m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.432
  Launch Clock Delay      :  3.732
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.925       3.732         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_186_197/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_186_197/Q0                   tco                   0.221       3.953 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=673)      1.397       5.350         u_axi_ddr_top/I_ipsxb_ddr_top/ddr_rstn
 CLMA_46_192/RS                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   5.350         Logic Levels: 0  
                                                                                   Logic: 0.221ns(13.659%), Route: 1.397ns(86.341%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       6.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       6.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       6.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       6.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       7.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       7.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.895       8.432         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_46_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.270       8.702                          
 clock uncertainty                                      -0.150       8.552                          

 Recovery time                                          -0.476       8.076                          

 Data required time                                                  8.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.076                          
 Data arrival time                                                   5.350                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.726                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_200m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.432
  Launch Clock Delay      :  3.732
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.925       3.732         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_186_197/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_186_197/Q0                   tco                   0.221       3.953 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=673)      1.351       5.304         u_axi_ddr_top/I_ipsxb_ddr_top/ddr_rstn
 CLMA_94_200/RS                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.304         Logic Levels: 0  
                                                                                   Logic: 0.221ns(14.059%), Route: 1.351ns(85.941%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       6.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       6.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       6.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       6.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       7.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       7.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.895       8.432         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_94_200/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.270       8.702                          
 clock uncertainty                                      -0.150       8.552                          

 Recovery time                                          -0.476       8.076                          

 Data required time                                                  8.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.076                          
 Data arrival time                                                   5.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.772                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_200m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.432
  Launch Clock Delay      :  3.732
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.925       3.732         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_186_197/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_186_197/Q0                   tco                   0.221       3.953 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=673)      1.351       5.304         u_axi_ddr_top/I_ipsxb_ddr_top/ddr_rstn
 CLMA_94_200/RS                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.304         Logic Levels: 0  
                                                                                   Logic: 0.221ns(14.059%), Route: 1.351ns(85.941%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       6.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       6.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       6.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       6.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       7.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       7.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.895       8.432         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_94_200/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.270       8.702                          
 clock uncertainty                                      -0.150       8.552                          

 Recovery time                                          -0.476       8.076                          

 Data required time                                                  8.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.076                          
 Data arrival time                                                   5.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.772                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/RS
Path Group  : clk_200m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.732
  Launch Clock Delay      :  3.432
  Clock Pessimism Removal :  -0.263

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_153/CLK_USCM              td                    0.000       2.537 r       USCMROUTE_2/CLKOUT
                                   net (fanout=6)        0.895       3.432         ntR3856          
 CLMA_186_196/CLK                                                          r       u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK

 CLMA_186_196/Q0                   tco                   0.179       3.611 f       u_ddr_rst/rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.123       3.734         ddr_rst          
 CLMS_186_197/RS                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/RS

 Data arrival time                                                   3.734         Logic Levels: 0  
                                                                                   Logic: 0.179ns(59.272%), Route: 0.123ns(40.728%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.925       3.732         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_186_197/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 clock pessimism                                        -0.263       3.469                          
 clock uncertainty                                       0.000       3.469                          

 Removal time                                           -0.181       3.288                          

 Data required time                                                  3.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.288                          
 Data arrival time                                                   3.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.446                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/RS
Path Group  : clk_200m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.732
  Launch Clock Delay      :  3.432
  Clock Pessimism Removal :  -0.263

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_153/CLK_USCM              td                    0.000       2.537 r       USCMROUTE_2/CLKOUT
                                   net (fanout=6)        0.895       3.432         ntR3856          
 CLMA_186_196/CLK                                                          r       u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK

 CLMA_186_196/Q0                   tco                   0.179       3.611 f       u_ddr_rst/rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.123       3.734         ddr_rst          
 CLMS_186_197/RS                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/RS

 Data arrival time                                                   3.734         Logic Levels: 0  
                                                                                   Logic: 0.179ns(59.272%), Route: 0.123ns(40.728%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.925       3.732         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_186_197/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
 clock pessimism                                        -0.263       3.469                          
 clock uncertainty                                       0.000       3.469                          

 Removal time                                           -0.181       3.288                          

 Data required time                                                  3.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.288                          
 Data arrival time                                                   3.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.446                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS
Path Group  : clk_200m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.732
  Launch Clock Delay      :  3.432
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.895       3.432         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_90_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_90_192/Q0                    tco                   0.182       3.614 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.192       3.806         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMS_94_193/RS                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   3.806         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.663%), Route: 0.192ns(51.337%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.925       3.732         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_94_193/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.281       3.451                          
 clock uncertainty                                       0.000       3.451                          

 Removal time                                           -0.187       3.264                          

 Data required time                                                  3.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.264                          
 Data arrival time                                                   3.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_out1/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : clk_10m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.437
  Launch Clock Delay      :  3.737
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT4               td                    0.084       2.198 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.812         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.812 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.925       3.737         ntclkbufg_3      
 CLMA_282_136/CLK                                                          r       rstn_out1/opit_0_inv/CLK

 CLMA_282_136/Q3                   tco                   0.220       3.957 f       rstn_out1/opit_0_inv/Q
                                   net (fanout=3)        0.696       4.653         nt_eth_rstn      
 CLMA_270_168/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   4.653         Logic Levels: 0  
                                                                                   Logic: 0.220ns(24.017%), Route: 0.696ns(75.983%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.074     100.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285     101.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     101.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463     101.860         _N70             
 PLL_158_55/CLK_OUT4               td                    0.079     101.939 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603     102.542         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000     102.542 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.895     103.437         ntclkbufg_3      
 CLMA_270_168/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.281     103.718                          
 clock uncertainty                                      -0.150     103.568                          

 Recovery time                                          -0.476     103.092                          

 Data required time                                                103.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.092                          
 Data arrival time                                                   4.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.439                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_out1/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : clk_10m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.737
  Launch Clock Delay      :  3.437
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT4               td                    0.079       1.939 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       2.542         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.542 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.895       3.437         ntclkbufg_3      
 CLMA_282_136/CLK                                                          r       rstn_out1/opit_0_inv/CLK

 CLMA_282_136/Q3                   tco                   0.182       3.619 r       rstn_out1/opit_0_inv/Q
                                   net (fanout=3)        0.537       4.156         nt_eth_rstn      
 CLMA_270_168/RS                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   4.156         Logic Levels: 0  
                                                                                   Logic: 0.182ns(25.313%), Route: 0.537ns(74.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT4               td                    0.084       2.198 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.812         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.812 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.925       3.737         ntclkbufg_3      
 CLMA_270_168/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.281       3.456                          
 clock uncertainty                                       0.000       3.456                          

 Removal time                                           -0.187       3.269                          

 Data required time                                                  3.269                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.269                          
 Data arrival time                                                   4.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.887                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : clk_1080p60Hz
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.520
  Launch Clock Delay      :  5.882
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.083       4.025 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.957         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.957 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     0.925       5.882         ntclkbufg_2      
 CLMS_162_181/CLK                                                          r       u_hdmi_rst/rst/opit_0_L5Q_perm/CLK

 CLMS_162_181/Q0                   tco                   0.221       6.103 f       u_hdmi_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=322)      2.047       8.150         rd2_rst          
 DRM_278_24/RSTA[0]                                                        f       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.150         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.744%), Route: 2.047ns(90.256%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.285       8.095 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.095         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       8.133 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       8.596         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078       8.674 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       9.277         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       9.277 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091      10.368         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.078      10.446 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915      11.361         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      11.361 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     0.895      12.256         ntclkbufg_2      
 DRM_278_24/CLKA[0]                                                        r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.332      12.588                          
 clock uncertainty                                      -0.150      12.438                          

 Recovery time                                          -0.088      12.350                          

 Data required time                                                 12.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.350                          
 Data arrival time                                                   8.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.200                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/g_sqrt_stepx[1].u_divider_step/remainder[7]/opit_0_L5Q_perm/RS
Path Group  : clk_1080p60Hz
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.520
  Launch Clock Delay      :  5.882
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.083       4.025 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.957         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.957 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     0.925       5.882         ntclkbufg_2      
 CLMA_226_184/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMA_226_184/Q0                   tco                   0.221       6.103 f       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=995)      1.239       7.342         sync_vg_100m     
 CLMA_266_104/RSCO                 td                    0.113       7.455 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[4].u_divider_step/remainder[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.455         ntR438           
 CLMA_266_108/RSCO                 td                    0.113       7.568 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[3].u_divider_step/remainder[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.568         ntR437           
 CLMA_266_112/RSCO                 td                    0.113       7.681 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/u_divider_step0/dividend_kp[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.681         ntR436           
 CLMA_266_116/RSCO                 td                    0.113       7.794 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/dividend_kp[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.794         ntR435           
 CLMA_266_120/RSCO                 td                    0.113       7.907 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/dividend_kp[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.907         ntR434           
 CLMA_266_124/RSCO                 td                    0.113       8.020 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.020         ntR433           
 CLMA_266_128/RSCO                 td                    0.113       8.133 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/remainder[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.133         ntR432           
 CLMA_266_132/RSCO                 td                    0.113       8.246 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/remainder[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.246         ntR431           
 CLMA_266_136/RSCI                                                         f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/g_sqrt_stepx[1].u_divider_step/remainder[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.246         Logic Levels: 8  
                                                                                   Logic: 1.125ns(47.589%), Route: 1.239ns(52.411%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.285       8.095 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.095         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       8.133 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       8.596         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078       8.674 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       9.277         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       9.277 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091      10.368         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.078      10.446 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915      11.361         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      11.361 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     0.895      12.256         ntclkbufg_2      
 CLMA_266_136/CLK                                                          r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/g_sqrt_stepx[1].u_divider_step/remainder[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343      12.599                          
 clock uncertainty                                      -0.150      12.449                          

 Recovery time                                           0.000      12.449                          

 Data required time                                                 12.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.449                          
 Data arrival time                                                   8.246                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.203                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[3]/opit_0_L5Q_perm/RS
Path Group  : clk_1080p60Hz
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.520
  Launch Clock Delay      :  5.882
  Clock Pessimism Removal :  0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.083       4.025 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.957         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.957 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     0.925       5.882         ntclkbufg_2      
 CLMA_226_184/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMA_226_184/Q0                   tco                   0.221       6.103 f       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=995)      1.239       7.342         sync_vg_100m     
 CLMA_266_104/RSCO                 td                    0.113       7.455 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[4].u_divider_step/remainder[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.455         ntR438           
 CLMA_266_108/RSCO                 td                    0.113       7.568 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/g_sqrt_stepx[3].u_divider_step/remainder[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.568         ntR437           
 CLMA_266_112/RSCO                 td                    0.113       7.681 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_h/u_divider_step0/dividend_kp[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.681         ntR436           
 CLMA_266_116/RSCO                 td                    0.113       7.794 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/dividend_kp[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.794         ntR435           
 CLMA_266_120/RSCO                 td                    0.113       7.907 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/dividend_kp[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.907         ntR434           
 CLMA_266_124/RSCO                 td                    0.113       8.020 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.020         ntR433           
 CLMA_266_128/RSCO                 td                    0.113       8.133 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/remainder[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.133         ntR432           
 CLMA_266_132/RSCO                 td                    0.113       8.246 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/remainder[6]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.246         ntR431           
 CLMA_266_136/RSCI                                                         f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.246         Logic Levels: 8  
                                                                                   Logic: 1.125ns(47.589%), Route: 1.239ns(52.411%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.285       8.095 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.095         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       8.133 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       8.596         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078       8.674 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       9.277         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       9.277 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091      10.368         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.078      10.446 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915      11.361         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      11.361 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     0.895      12.256         ntclkbufg_2      
 CLMA_266_136/CLK                                                          r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/u_divider_step0/divisor_kp[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.343      12.599                          
 clock uncertainty                                      -0.150      12.449                          

 Recovery time                                           0.000      12.449                          

 Data required time                                                 12.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.449                          
 Data arrival time                                                   8.246                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.203                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : clk_1080p60Hz
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.882
  Launch Clock Delay      :  5.520
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.541 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091       3.632         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.078       3.710 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       4.625         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.625 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     0.895       5.520         ntclkbufg_2      
 CLMA_226_184/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMA_226_184/Q0                   tco                   0.179       5.699 f       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=995)      0.339       6.038         sync_vg_100m     
 DRM_234_192/RSTB[0]                                                       f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.038         Logic Levels: 0  
                                                                                   Logic: 0.179ns(34.556%), Route: 0.339ns(65.444%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.083       4.025 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.957         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.957 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     0.925       5.882         ntclkbufg_2      
 DRM_234_192/CLKB[0]                                                       r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.343       5.539                          
 clock uncertainty                                       0.000       5.539                          

 Removal time                                           -0.018       5.521                          

 Data required time                                                  5.521                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.521                          
 Data arrival time                                                   6.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.517                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS
Path Group  : clk_1080p60Hz
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.882
  Launch Clock Delay      :  5.520
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.541 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091       3.632         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.078       3.710 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       4.625         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.625 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     0.895       5.520         ntclkbufg_2      
 CLMA_226_184/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMA_226_184/Q0                   tco                   0.182       5.702 r       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=995)      0.313       6.015         sync_vg_100m     
 CLMA_230_197/RSCO                 td                    0.085       6.100 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/recv_m_data_tsize[15]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.100         ntR791           
 CLMA_230_201/RSCI                                                         r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS

 Data arrival time                                                   6.100         Logic Levels: 1  
                                                                                   Logic: 0.267ns(46.034%), Route: 0.313ns(53.966%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.083       4.025 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.957         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.957 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     0.925       5.882         ntclkbufg_2      
 CLMA_230_201/CLK                                                          r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.343       5.539                          
 clock uncertainty                                       0.000       5.539                          

 Removal time                                            0.000       5.539                          

 Data required time                                                  5.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.539                          
 Data arrival time                                                   6.100                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.561                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RS
Path Group  : clk_1080p60Hz
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.882
  Launch Clock Delay      :  5.520
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.541 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091       3.632         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.078       3.710 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       4.625         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.625 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     0.895       5.520         ntclkbufg_2      
 CLMA_226_184/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMA_226_184/Q0                   tco                   0.182       5.702 r       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=995)      0.313       6.015         sync_vg_100m     
 CLMA_230_197/RSCO                 td                    0.085       6.100 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/recv_m_data_tsize[15]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.100         ntR791           
 CLMA_230_201/RSCI                                                         r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RS

 Data arrival time                                                   6.100         Logic Levels: 1  
                                                                                   Logic: 0.267ns(46.034%), Route: 0.313ns(53.966%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3854          
 PLL_158_303/CLK_OUT0              td                    0.083       4.025 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.957         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.957 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=2386)     0.925       5.882         ntclkbufg_2      
 CLMA_230_201/CLK                                                          r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.343       5.539                          
 clock uncertainty                                       0.000       5.539                          

 Removal time                                            0.000       5.539                          

 Data required time                                                  5.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.539                          
 Data arrival time                                                   6.100                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.561                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.654
  Launch Clock Delay      :  7.101
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     0.925       7.101         ntclkbufg_0      
 CLMA_78_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_78_192/Q1                    tco                   0.223       7.324 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=815)      1.185       8.509         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_34_149/RSCO                  td                    0.105       8.614 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.614         ntR1295          
 CLMS_34_153/RSCO                  td                    0.105       8.719 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.719         ntR1294          
 CLMS_34_157/RSCO                  td                    0.105       8.824 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[231]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.824         ntR1293          
 CLMS_34_161/RSCO                  td                    0.105       8.929 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.929         ntR1292          
 CLMS_34_165/RSCO                  td                    0.105       9.034 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       9.034         ntR1291          
 CLMS_34_169/RSCO                  td                    0.105       9.139 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.139         ntR1290          
 CLMS_34_173/RSCO                  td                    0.105       9.244 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.244         ntR1289          
 CLMS_34_177/RSCO                  td                    0.105       9.349 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[200]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.349         ntR1288          
 CLMS_34_181/RSCO                  td                    0.105       9.454 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[234]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.454         ntR1287          
 CLMS_34_185/RSCO                  td                    0.105       9.559 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.559         ntR1286          
 CLMS_34_193/RSCO                  td                    0.105       9.664 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.664         ntR1285          
 CLMS_34_197/RSCO                  td                    0.105       9.769 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn_d/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.769         ntR1284          
 CLMS_34_201/RSCO                  td                    0.105       9.874 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[15]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.874         ntR1283          
 CLMS_34_205/RSCO                  td                    0.105       9.979 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.979         ntR1282          
 CLMS_34_209/RSCO                  td                    0.105      10.084 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.084         ntR1281          
 CLMS_34_213/RSCO                  td                    0.105      10.189 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.189         ntR1280          
 CLMS_34_217/RSCO                  td                    0.105      10.294 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.294         ntR1279          
 CLMS_34_221/RSCO                  td                    0.105      10.399 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.399         ntR1278          
 CLMS_34_225/RSCO                  td                    0.105      10.504 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      10.504         ntR1277          
 CLMS_34_229/RSCI                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RS

 Data arrival time                                                  10.504         Logic Levels: 19 
                                                                                   Logic: 2.218ns(65.178%), Route: 1.185ns(34.822%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      11.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      11.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074      11.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      12.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000      12.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981      13.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.476 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      15.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     0.895      16.654         ntclkbufg_0      
 CLMS_34_229/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.428      17.082                          
 clock uncertainty                                      -0.150      16.932                          

 Recovery time                                           0.000      16.932                          

 Data required time                                                 16.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.932                          
 Data arrival time                                                  10.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.428                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.654
  Launch Clock Delay      :  7.101
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     0.925       7.101         ntclkbufg_0      
 CLMA_78_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_78_192/Q1                    tco                   0.223       7.324 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=815)      1.185       8.509         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_34_149/RSCO                  td                    0.105       8.614 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.614         ntR1295          
 CLMS_34_153/RSCO                  td                    0.105       8.719 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.719         ntR1294          
 CLMS_34_157/RSCO                  td                    0.105       8.824 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[231]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.824         ntR1293          
 CLMS_34_161/RSCO                  td                    0.105       8.929 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.929         ntR1292          
 CLMS_34_165/RSCO                  td                    0.105       9.034 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       9.034         ntR1291          
 CLMS_34_169/RSCO                  td                    0.105       9.139 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.139         ntR1290          
 CLMS_34_173/RSCO                  td                    0.105       9.244 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.244         ntR1289          
 CLMS_34_177/RSCO                  td                    0.105       9.349 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[200]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.349         ntR1288          
 CLMS_34_181/RSCO                  td                    0.105       9.454 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[234]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.454         ntR1287          
 CLMS_34_185/RSCO                  td                    0.105       9.559 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.559         ntR1286          
 CLMS_34_193/RSCO                  td                    0.105       9.664 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.664         ntR1285          
 CLMS_34_197/RSCO                  td                    0.105       9.769 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn_d/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.769         ntR1284          
 CLMS_34_201/RSCO                  td                    0.105       9.874 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[15]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.874         ntR1283          
 CLMS_34_205/RSCO                  td                    0.105       9.979 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.979         ntR1282          
 CLMS_34_209/RSCO                  td                    0.105      10.084 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.084         ntR1281          
 CLMS_34_213/RSCO                  td                    0.105      10.189 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.189         ntR1280          
 CLMS_34_217/RSCO                  td                    0.105      10.294 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.294         ntR1279          
 CLMS_34_221/RSCO                  td                    0.105      10.399 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.399         ntR1278          
 CLMS_34_225/RSCO                  td                    0.105      10.504 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      10.504         ntR1277          
 CLMS_34_229/RSCI                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.504         Logic Levels: 19 
                                                                                   Logic: 2.218ns(65.178%), Route: 1.185ns(34.822%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      11.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      11.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074      11.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      12.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000      12.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981      13.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.476 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      15.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     0.895      16.654         ntclkbufg_0      
 CLMS_34_229/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.428      17.082                          
 clock uncertainty                                      -0.150      16.932                          

 Recovery time                                           0.000      16.932                          

 Data required time                                                 16.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.932                          
 Data arrival time                                                  10.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.428                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.654
  Launch Clock Delay      :  7.101
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     0.925       7.101         ntclkbufg_0      
 CLMA_78_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_78_192/Q1                    tco                   0.223       7.324 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=815)      1.185       8.509         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_34_149/RSCO                  td                    0.105       8.614 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.614         ntR1295          
 CLMS_34_153/RSCO                  td                    0.105       8.719 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.719         ntR1294          
 CLMS_34_157/RSCO                  td                    0.105       8.824 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[231]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.824         ntR1293          
 CLMS_34_161/RSCO                  td                    0.105       8.929 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.929         ntR1292          
 CLMS_34_165/RSCO                  td                    0.105       9.034 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       9.034         ntR1291          
 CLMS_34_169/RSCO                  td                    0.105       9.139 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.139         ntR1290          
 CLMS_34_173/RSCO                  td                    0.105       9.244 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.244         ntR1289          
 CLMS_34_177/RSCO                  td                    0.105       9.349 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[200]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.349         ntR1288          
 CLMS_34_181/RSCO                  td                    0.105       9.454 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[234]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.454         ntR1287          
 CLMS_34_185/RSCO                  td                    0.105       9.559 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.559         ntR1286          
 CLMS_34_193/RSCO                  td                    0.105       9.664 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.664         ntR1285          
 CLMS_34_197/RSCO                  td                    0.105       9.769 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn_d/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.769         ntR1284          
 CLMS_34_201/RSCO                  td                    0.105       9.874 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[15]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.874         ntR1283          
 CLMS_34_205/RSCO                  td                    0.105       9.979 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.979         ntR1282          
 CLMS_34_209/RSCO                  td                    0.105      10.084 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.084         ntR1281          
 CLMS_34_213/RSCO                  td                    0.105      10.189 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.189         ntR1280          
 CLMS_34_217/RSCO                  td                    0.105      10.294 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.294         ntR1279          
 CLMS_34_221/RSCO                  td                    0.105      10.399 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.399         ntR1278          
 CLMS_34_225/RSCO                  td                    0.105      10.504 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      10.504         ntR1277          
 CLMS_34_229/RSCI                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.504         Logic Levels: 19 
                                                                                   Logic: 2.218ns(65.178%), Route: 1.185ns(34.822%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      11.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      11.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074      11.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      12.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000      12.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981      13.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.476 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      15.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     0.895      16.654         ntclkbufg_0      
 CLMS_34_229/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.428      17.082                          
 clock uncertainty                                      -0.150      16.932                          

 Recovery time                                           0.000      16.932                          

 Data required time                                                 16.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.932                          
 Data arrival time                                                  10.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.428                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.101
  Launch Clock Delay      :  6.654
  Clock Pessimism Removal :  -0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.476 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       5.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     0.895       6.654         ntclkbufg_0      
 CLMA_14_180/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_14_180/Q1                    tco                   0.184       6.838 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.203       7.041         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMS_10_177/RS                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.041         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.545%), Route: 0.203ns(52.455%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     0.925       7.101         ntclkbufg_0      
 CLMS_10_177/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.428       6.673                          
 clock uncertainty                                       0.000       6.673                          

 Removal time                                           -0.187       6.486                          

 Data required time                                                  6.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.486                          
 Data arrival time                                                   7.041                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.555                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.101
  Launch Clock Delay      :  6.654
  Clock Pessimism Removal :  -0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.476 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       5.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     0.895       6.654         ntclkbufg_0      
 CLMA_78_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_78_192/Q1                    tco                   0.184       6.838 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=815)      0.320       7.158         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_70_209/RSCO                  td                    0.092       7.250 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=3)        0.000       7.250         ntR1410          
 CLMS_70_213/RSCI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.250         Logic Levels: 1  
                                                                                   Logic: 0.276ns(46.309%), Route: 0.320ns(53.691%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     0.925       7.101         ntclkbufg_0      
 CLMS_70_213/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.428       6.673                          
 clock uncertainty                                       0.000       6.673                          

 Removal time                                            0.000       6.673                          

 Data required time                                                  6.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.673                          
 Data arrival time                                                   7.250                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.577                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.101
  Launch Clock Delay      :  6.654
  Clock Pessimism Removal :  -0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N70             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.476 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       5.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     0.895       6.654         ntclkbufg_0      
 CLMA_78_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_78_192/Q1                    tco                   0.184       6.838 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=815)      0.320       7.158         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_70_209/RSCO                  td                    0.092       7.250 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=3)        0.000       7.250         ntR1410          
 CLMS_70_213/RSCI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.250         Logic Levels: 1  
                                                                                   Logic: 0.276ns(46.309%), Route: 0.320ns(53.691%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     0.925       7.101         ntclkbufg_0      
 CLMS_70_213/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.428       6.673                          
 clock uncertainty                                       0.000       6.673                          

 Removal time                                            0.000       6.673                          

 Data required time                                                  6.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.673                          
 Data arrival time                                                   7.250                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.577                          
====================================================================================================

====================================================================================================

Startpoint  : param_manager_inst/index[1]/opit_0_L5Q_perm/CLK
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     0.925       6.734         gmii_clk         
 CLMA_250_192/CLK                                                          r       param_manager_inst/index[1]/opit_0_L5Q_perm/CLK

 CLMA_250_192/Q2                   tco                   0.223       6.957 f       param_manager_inst/index[1]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       2.957       9.914         nt_led[2]        
 IOL_19_373/DO                     td                    0.106      10.020 f       led_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000      10.020         led_obuf[2]/ntO  
 IOBS_TB_17_376/PAD                td                    3.238      13.258 f       led_obuf[2]/opit_0/O
                                   net (fanout=1)        0.107      13.365         led[2]           
 A2                                                                        f       led[2] (port)    

 Data arrival time                                                  13.365         Logic Levels: 2  
                                                                                   Logic: 3.567ns(53.793%), Route: 3.064ns(46.207%)
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N70             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5458)     0.925       7.101         ntclkbufg_0      
 CLMS_38_169/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_38_169/Q0                    tco                   0.221       7.322 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=575)      0.840       8.162         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/calib_done
 CLMA_30_233/Y2                    td                    0.264       8.426 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.287       9.713         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106       9.819 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.819         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      13.048 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      13.144         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  13.144         Logic Levels: 3  
                                                                                   Logic: 3.820ns(63.214%), Route: 2.223ns(36.786%)
====================================================================================================

====================================================================================================

Startpoint  : param_manager_inst/index[0]/opit_0_L5Q/CLK
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N67             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1901)     0.925       6.734         gmii_clk         
 CLMA_250_192/CLK                                                          r       param_manager_inst/index[0]/opit_0_L5Q/CLK

 CLMA_250_192/Q0                   tco                   0.221       6.955 f       param_manager_inst/index[0]/opit_0_L5Q/Q
                                   net (fanout=20)       2.704       9.659         nt_led[1]        
 IOL_19_374/DO                     td                    0.106       9.765 f       led_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       9.765         led_obuf[1]/ntO  
 IOBD_16_376/PAD                   td                    3.238      13.003 f       led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.109      13.112         led[1]           
 B2                                                                        f       led[1] (port)    

 Data arrival time                                                  13.112         Logic Levels: 2  
                                                                                   Logic: 3.565ns(55.895%), Route: 2.813ns(44.105%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rx_ctl (port)
Endpoint    : udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       eth_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         eth_rx_ctl       
 IOBS_TB_69_376/DIN                td                    0.735       0.798 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.798         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.105%), Route: 0.063ns(7.895%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       eth_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_eth_rxd[0]    
 IOBD_72_376/DIN                   td                    0.735       0.806 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_eth_rxd[1]    
 IOBS_TB_73_376/DIN                td                    0.735       0.806 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.232       5.950           0.718           Low Pulse Width   DRM_142_24/CLKA[0]      u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 5.232       5.950           0.718           High Pulse Width  DRM_142_24/CLKA[0]      u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 5.454       5.950           0.496           High Pulse Width  CLMS_146_33/CLK         u_ov5640/cmos1_8_16bit/image_data0[3]/opit_0/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.232       5.950           0.718           Low Pulse Width   DRM_142_44/CLKA[0]      u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 5.232       5.950           0.718           High Pulse Width  DRM_142_44/CLKA[0]      u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 5.454       5.950           0.496           High Pulse Width  CLMS_158_45/CLK         u_ov5640/cmos2_8_16bit/de_in0/opit_0/CLK
====================================================================================================

{hdmi_in_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.615       3.333           0.718           High Pulse Width  DRM_54_68/CLKA[0]       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 2.615       3.333           0.718           Low Pulse Width   DRM_54_68/CLKA[0]       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 2.615       3.333           0.718           High Pulse Width  DRM_82_44/CLKA[0]       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{eth_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.787       4.000           1.213           Low Pulse Width   IOL_71_373/CLK_SYS      udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           High Pulse Width  IOL_71_373/CLK_SYS      udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           Low Pulse Width   IOL_311_374/CLK_SYS     udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gtp_outbuft1/opit_1_IOL/SYSCLK
====================================================================================================

{clk_50m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.090       10.000          0.910           Low Pulse Width   APM_206_116/CLK         u_rotate_image/u_rotate_mult0/N2/gopapm/CLK
 9.090       10.000          0.910           High Pulse Width  APM_206_116/CLK         u_rotate_image/u_rotate_mult0/N2/gopapm/CLK
 9.090       10.000          0.910           High Pulse Width  APM_206_104/CLK         u_rotate_image/u_rotate_mult1/N2/gopapm/CLK
====================================================================================================

{clk_200m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.004       2.500           0.496           Low Pulse Width   CLMS_186_197/CLK        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 2.004       2.500           0.496           High Pulse Width  CLMS_186_197/CLK        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 2.004       2.500           0.496           Low Pulse Width   CLMS_186_197/CLK        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
====================================================================================================

{clk_25m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.664      20.000          0.336           High Pulse Width  CLMA_182_24/CLK         u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/CLK
 19.664      20.000          0.336           Low Pulse Width   CLMA_182_24/CLK         u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/CLK
 19.664      20.000          0.336           High Pulse Width  CLMA_182_24/CLK         u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/opit_0_inv/CLK
====================================================================================================

{clk_10m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           Low Pulse Width   DRM_278_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_278_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_278_128/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_1080p60Hz} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.458       3.368           0.910           High Pulse Width  APM_258_140/CLK         adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/N11/gopapm/CLK
 2.458       3.368           0.910           Low Pulse Width   APM_258_140/CLK         adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/N11/gopapm/CLK
 2.458       3.368           0.910           High Pulse Width  APM_258_152/CLK         adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/N135/gopapm/CLK
====================================================================================================

{clk_20k} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24999.282   25000.000       0.718           High Pulse Width  DRM_178_24/CLKA[0]      u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKA[0]
 24999.282   25000.000       0.718           Low Pulse Width   DRM_178_24/CLKA[0]      u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKA[0]
 24999.282   25000.000       0.718           High Pulse Width  DRM_178_24/CLKB[0]      u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKB[0]
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           Low Pulse Width   CLMS_50_73/CLK          u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_50_73/CLK          u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_42_77/CLK          u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                             
+-------------------------------------------------------------------------------------------------------------------------------------+
| Input      | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/place_route/multimedia_video_processor_pnr.adf       
| Output     | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/report_timing/multimedia_video_processor_rtp.adf     
|            | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/report_timing/multimedia_video_processor.rtr         
|            | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/report_timing/rtr.db                                 
+-------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,329 MB
Total CPU time to report_timing completion : 0h:0m:26s
Process Total CPU time to report_timing completion : 0h:0m:34s
Total real time to report_timing completion : 0h:0m:27s
