(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h1a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h3):(1'h0)] wire3;
  input wire [(4'ha):(1'h0)] wire2;
  input wire [(3'h7):(1'h0)] wire1;
  input wire [(4'ha):(1'h0)] wire0;
  wire [(2'h2):(1'h0)] wire8;
  wire signed [(2'h2):(1'h0)] wire7;
  wire signed [(3'h7):(1'h0)] wire6;
  wire [(4'h8):(1'h0)] wire5;
  wire signed [(3'h6):(1'h0)] wire4;
  assign y = {wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = ((^(wire3[(1'h0):(1'h0)] | wire0)) | (8'hac));
  assign wire5 = ((-wire3) < (wire0[(3'h6):(1'h1)] ?
                     $unsigned($unsigned(wire3)) : wire4[(1'h1):(1'h1)]));
  assign wire6 = ((^((^~wire5) >= $signed(wire2))) | ((^(+wire4)) ^~ wire0[(2'h3):(1'h0)]));
  assign wire7 = ((!wire4) ^ (wire5[(3'h6):(2'h2)] << $unsigned(wire3[(2'h2):(2'h2)])));
  assign wire8 = (~($signed((wire0 >> wire5)) && ((wire1 != wire0) ?
                     wire5[(3'h7):(3'h6)] : wire1[(1'h0):(1'h0)])));
endmodule