git clone --depth 1 --no-tags https://github.com/akhufstetler/botapult.git f:/verilog_sva_gh_scraper/data/full_repos/430199095
git clone --depth 1 --no-tags https://github.com/lucaxchaves/IPCores.git f:/verilog_sva_gh_scraper/data/full_repos/430422543
git clone --depth 1 --no-tags https://github.com/yanxu97/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/431725523
git clone --depth 1 --no-tags https://github.com/megkotch09/cos306.git f:/verilog_sva_gh_scraper/data/full_repos/428046737
git clone --depth 1 --no-tags https://github.com/Bjorsvik98/ProjectTFE4152delivery.git f:/verilog_sva_gh_scraper/data/full_repos/429441362
git clone --depth 1 --no-tags https://github.com/houzhuhouzhu/vdemo.git f:/verilog_sva_gh_scraper/data/full_repos/429465686
git clone --depth 1 --no-tags https://github.com/liujiaming0504/IC.git f:/verilog_sva_gh_scraper/data/full_repos/428951848
git clone --depth 1 --no-tags https://github.com/spArTans5/Projects.git f:/verilog_sva_gh_scraper/data/full_repos/426683260
git clone --depth 1 --no-tags https://github.com/Cypre55/KGP-RISC.git f:/verilog_sva_gh_scraper/data/full_repos/427844349
git clone --depth 1 --no-tags https://github.com/Dileep-Nethrapalli/VGA-verilog-program.git f:/verilog_sva_gh_scraper/data/full_repos/427949004
git clone --depth 1 --no-tags https://github.com/MarcosVCunha97/trabalhoBarramentos.git f:/verilog_sva_gh_scraper/data/full_repos/428393131
git clone --depth 1 --no-tags https://github.com/maccoymerrell/Rowhammer_StratixV_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/427220253
git clone --depth 1 --no-tags https://github.com/LEE-YOUNG-JE/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/427273445
git clone --depth 1 --no-tags https://github.com/nguyenhuydong1998/chipyard-make-config.git f:/verilog_sva_gh_scraper/data/full_repos/428109903
git clone --depth 1 --no-tags https://github.com/FADEDATE/FPGA_Launchpad.git f:/verilog_sva_gh_scraper/data/full_repos/428126453
git clone --depth 1 --no-tags https://github.com/Abasin47/IC-1.git f:/verilog_sva_gh_scraper/data/full_repos/429608343
git clone --depth 1 --no-tags https://github.com/Jeon-Kyung-Chan/FPGA-project-2.git f:/verilog_sva_gh_scraper/data/full_repos/428307038
git clone --depth 1 --no-tags https://github.com/sumandeb/SABER_HardTrojan.git f:/verilog_sva_gh_scraper/data/full_repos/428190211
git clone --depth 1 --no-tags https://github.com/hou150/EEE6225-low-area-AES.git f:/verilog_sva_gh_scraper/data/full_repos/427573749
git clone --depth 1 --no-tags https://github.com/kalyani2119/Gate_Level_modeling.git f:/verilog_sva_gh_scraper/data/full_repos/427577627
git clone --depth 1 --no-tags https://github.com/aabennak/564_project.git f:/verilog_sva_gh_scraper/data/full_repos/427468123
git clone --depth 1 --no-tags https://github.com/gregdavill/DiVA-bootloader.git f:/verilog_sva_gh_scraper/data/full_repos/431456847
git clone --depth 1 --no-tags https://github.com/pmflores08/EEE168Laboratory04.git f:/verilog_sva_gh_scraper/data/full_repos/431901982
git clone --depth 1 --no-tags https://github.com/nralibera/PAr_135.git f:/verilog_sva_gh_scraper/data/full_repos/430055053
git clone --depth 1 --no-tags https://github.com/c369578336/UART.git f:/verilog_sva_gh_scraper/data/full_repos/430673973
git clone --depth 1 --no-tags https://github.com/jnguyen38/fpga-ml-processor.git f:/verilog_sva_gh_scraper/data/full_repos/431738530
git clone --depth 1 --no-tags https://github.com/andreasellini98/ISA09_2021_2022_repo.git f:/verilog_sva_gh_scraper/data/full_repos/430432135
git clone --depth 1 --no-tags https://github.com/roozbehpk/ISA.git f:/verilog_sva_gh_scraper/data/full_repos/430432632
git clone --depth 1 --no-tags https://github.com/tallenintegsys/blinkenLightsXC6.git f:/verilog_sva_gh_scraper/data/full_repos/430439573
git clone --depth 1 --no-tags https://github.com/wingersoft/ShiftReg.git f:/verilog_sva_gh_scraper/data/full_repos/427680343
git clone --depth 1 --no-tags https://github.com/JordanUFlores/Reg_File_Ulloa_1_Jordan.git f:/verilog_sva_gh_scraper/data/full_repos/431298602
git clone --depth 1 --no-tags https://github.com/millanisaac/pong.git f:/verilog_sva_gh_scraper/data/full_repos/431814453
git clone --depth 1 --no-tags https://github.com/vtkhatri/gray_code_adder.git f:/verilog_sva_gh_scraper/data/full_repos/426798385
git clone --depth 1 --no-tags https://github.com/h20201400237/AVA_RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/426581972
git clone --depth 1 --no-tags https://github.com/Faakka/microblaze-snake.git f:/verilog_sva_gh_scraper/data/full_repos/426771077
git clone --depth 1 --no-tags https://github.com/isa32-2021-PoliTO/ISAlabs.git f:/verilog_sva_gh_scraper/data/full_repos/430179659
git clone --depth 1 --no-tags https://github.com/Nawres-latiri/Lab_isa.git f:/verilog_sva_gh_scraper/data/full_repos/430496854
git clone --depth 1 --no-tags https://github.com/usman1515/Verilog-Language-and-Applications.git f:/verilog_sva_gh_scraper/data/full_repos/430390810
git clone --depth 1 --no-tags https://github.com/Josem9718/Reg_File_Miguel_1_Benavides.git f:/verilog_sva_gh_scraper/data/full_repos/430523893
git clone --depth 1 --no-tags https://github.com/pedroasgDEV/EletronicaDigital_UFOP.git f:/verilog_sva_gh_scraper/data/full_repos/429798036
git clone --depth 1 --no-tags https://github.com/Victohu1/EternalMazeGame.git f:/verilog_sva_gh_scraper/data/full_repos/428398763
git clone --depth 1 --no-tags https://github.com/jamesstocktonj1/FPGA-FIR-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/428323917
git clone --depth 1 --no-tags https://github.com/Jeon-Kyung-Chan/FPGA_Control.git f:/verilog_sva_gh_scraper/data/full_repos/429480715
git clone --depth 1 --no-tags https://github.com/salyken/IC_project.git f:/verilog_sva_gh_scraper/data/full_repos/429625495
git clone --depth 1 --no-tags https://github.com/Wout3/UART_PCP.git f:/verilog_sva_gh_scraper/data/full_repos/428214343
git clone --depth 1 --no-tags https://github.com/c369578336/Tools.git f:/verilog_sva_gh_scraper/data/full_repos/430916188
git clone --depth 1 --no-tags https://github.com/Arima9/Reg_File_Rivera_1_Andres.git f:/verilog_sva_gh_scraper/data/full_repos/428849845
git clone --depth 1 --no-tags https://github.com/LEE-YOUNG-JE/Muk-jji-ppa-game.git f:/verilog_sva_gh_scraper/data/full_repos/427278092
git clone --depth 1 --no-tags https://github.com/KHermanUBB/cup-eco.git f:/verilog_sva_gh_scraper/data/full_repos/427125539
git clone --depth 1 --no-tags https://github.com/asinghani/caravel-picorF0.git f:/verilog_sva_gh_scraper/data/full_repos/428056669
git clone --depth 1 --no-tags https://github.com/Adrian-glz01/PR02_EC.git f:/verilog_sva_gh_scraper/data/full_repos/427985164
git clone --depth 1 --no-tags https://github.com/Dileep-Nethrapalli/Clock-divider-100MHz-to-1Hz-verilog-program.git f:/verilog_sva_gh_scraper/data/full_repos/427935837
git clone --depth 1 --no-tags https://github.com/sh619/circuit_and_system_coursework.git f:/verilog_sva_gh_scraper/data/full_repos/426430841
git clone --depth 1 --no-tags https://github.com/MichaelPate/UWYO-EE4490-Project-2.git f:/verilog_sva_gh_scraper/data/full_repos/428532996
git clone --depth 1 --no-tags https://github.com/Arq-Trabajos/Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/428433852
git clone --depth 1 --no-tags https://github.com/ShamodGeevinda/CO224_labs.git f:/verilog_sva_gh_scraper/data/full_repos/426617473
git clone --depth 1 --no-tags https://github.com/aquantumreality/Chipun.git f:/verilog_sva_gh_scraper/data/full_repos/430870997
git clone --depth 1 --no-tags https://github.com/tnguyen-tx/folded_unfolded_IIR.git f:/verilog_sva_gh_scraper/data/full_repos/429272904
git clone --depth 1 --no-tags https://github.com/hge2020/KECE210.git f:/verilog_sva_gh_scraper/data/full_repos/429343627
git clone --depth 1 --no-tags https://github.com/AbdulSami-07/signCalculatorUsingVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/430038677
git clone --depth 1 --no-tags https://github.com/Gruppo30/Group30-files.git f:/verilog_sva_gh_scraper/data/full_repos/429752867
git clone --depth 1 --no-tags https://github.com/RoanR/Structural-Verilog-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/429969943
git clone --depth 1 --no-tags https://github.com/Prithvi-Velicheti/systolic_autorun.git f:/verilog_sva_gh_scraper/data/full_repos/430470987
git clone --depth 1 --no-tags https://github.com/sbeery3/Transistor_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/430231063
git clone --depth 1 --no-tags https://github.com/salyken/IC_project_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/429618216
git clone --depth 1 --no-tags https://github.com/Muhammedyakubu/ece241-labs.git f:/verilog_sva_gh_scraper/data/full_repos/429658985
git clone --depth 1 --no-tags https://github.com/SafaKucukkomurler/verilog-linear-feedback-shift-register.git f:/verilog_sva_gh_scraper/data/full_repos/428957694
git clone --depth 1 --no-tags https://github.com/aush577/BigBrainCPU.git f:/verilog_sva_gh_scraper/data/full_repos/429929587
git clone --depth 1 --no-tags https://github.com/noahzlutz/ece154a_lab5.git f:/verilog_sva_gh_scraper/data/full_repos/429928710
git clone --depth 1 --no-tags https://github.com/ssmiftah/32bit-MIPS-Processors.git f:/verilog_sva_gh_scraper/data/full_repos/426611218
git clone --depth 1 --no-tags https://github.com/szhao2095/ECE241.git f:/verilog_sva_gh_scraper/data/full_repos/428435656
git clone --depth 1 --no-tags https://github.com/nans1208/multi_core_with_multi_assem_programs.git f:/verilog_sva_gh_scraper/data/full_repos/427745621
git clone --depth 1 --no-tags https://github.com/ronith-git/ALU-RISC-V-32bit.git f:/verilog_sva_gh_scraper/data/full_repos/427809988
git clone --depth 1 --no-tags https://github.com/nans1208/single_core_with_intr_generator.git f:/verilog_sva_gh_scraper/data/full_repos/427565111
git clone --depth 1 --no-tags https://github.com/DevSoni1/Digital-Circuit-Design-using-Verilog-HDL-Switch-Modeling.git f:/verilog_sva_gh_scraper/data/full_repos/432202880
git clone --depth 1 --no-tags https://github.com/Zz-dong/MyCPU.git f:/verilog_sva_gh_scraper/data/full_repos/432418341
git clone --depth 1 --no-tags https://github.com/PrRonald/ALU-Arithmetic-Logic-Unit-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/427475268
git clone --depth 1 --no-tags https://github.com/Josem9718/SistemasDigitales.git f:/verilog_sva_gh_scraper/data/full_repos/426828226
git clone --depth 1 --no-tags https://github.com/kirolossedra/MIPS_verilog_Model.git f:/verilog_sva_gh_scraper/data/full_repos/428214137
git clone --depth 1 --no-tags https://github.com/torjeikenes/DIC_Project.git f:/verilog_sva_gh_scraper/data/full_repos/428267771
git clone --depth 1 --no-tags https://github.com/Alterfoxy/z80.git f:/verilog_sva_gh_scraper/data/full_repos/428028889
git clone --depth 1 --no-tags https://github.com/Dileep-Nethrapalli/Microphone-verilog-program.git f:/verilog_sva_gh_scraper/data/full_repos/427942336
git clone --depth 1 --no-tags https://github.com/jaydonalexis/CPEN-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/427093266
git clone --depth 1 --no-tags https://github.com/Khaliddxx/Macro_Floorplanner.git f:/verilog_sva_gh_scraper/data/full_repos/427353116
git clone --depth 1 --no-tags https://github.com/Viniciusfelp/Projeto_InfraHardware.git f:/verilog_sva_gh_scraper/data/full_repos/428760677
git clone --depth 1 --no-tags https://github.com/Abdob/fpga_samples.git f:/verilog_sva_gh_scraper/data/full_repos/428896668
git clone --depth 1 --no-tags https://github.com/TangentSplash/DSDL4.git f:/verilog_sva_gh_scraper/data/full_repos/429376387
git clone --depth 1 --no-tags https://github.com/eliasorre/IC_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/429210946
git clone --depth 1 --no-tags https://github.com/JarlMS/SPICE-and-SystemVerilog-files.git f:/verilog_sva_gh_scraper/data/full_repos/429401861
git clone --depth 1 --no-tags https://github.com/jquinonezb/Reg_File_Quinonez_1_Jose.git f:/verilog_sva_gh_scraper/data/full_repos/431283775
git clone --depth 1 --no-tags https://github.com/OrkunAliOzkan/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/430704083
git clone --depth 1 --no-tags https://github.com/Super-Awesome-Organization/expt10.git f:/verilog_sva_gh_scraper/data/full_repos/429909861
git clone --depth 1 --no-tags https://github.com/shahadshaheen/group12CPU.git f:/verilog_sva_gh_scraper/data/full_repos/429798915
git clone --depth 1 --no-tags https://github.com/xinghuaman/digital_wifi_clock.git f:/verilog_sva_gh_scraper/data/full_repos/430943881
git clone --depth 1 --no-tags https://github.com/esschwar/FPGA-for-Robotics-Education-code_examples.git f:/verilog_sva_gh_scraper/data/full_repos/429606568
git clone --depth 1 --no-tags https://github.com/c369578336/PS2.git f:/verilog_sva_gh_scraper/data/full_repos/430672572
git clone --depth 1 --no-tags https://github.com/sid620/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/430280242
git clone --depth 1 --no-tags https://github.com/merledu/Azadi_II_sky130.git f:/verilog_sva_gh_scraper/data/full_repos/431376317
git clone --depth 1 --no-tags https://github.com/CODERGU7/SPI_Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/432179193
git clone --depth 1 --no-tags https://github.com/RolandoAraujo/Reg_File_Araujo_1__Rolando.git f:/verilog_sva_gh_scraper/data/full_repos/431333665
