module load_counter_tb();
reg clk ;
reg enable_1 ;
reg load_enable_1;
reg [31:0]load_1 ;
reg reset ;
wire [31:0] count_1;

load_counter dut( .clk(clk) , .load(load_1),enable(enable_1),.reset(reset),.load_en(load_enable_1),.count(count_1));

//clock generation 
initial clk=0;
always #5 clk=~clk ;
initial begin 
    //inputs 
      reset =0 ;
      enable_1=1;
      load_enable=1 ;
      load_1=32'd5;
      #200 
      reset=1;
      enable_1=0;
      load_enable=1;
      load_1=32'd3 ;
end 
endmodule 
