{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/instrMem.v " "Source file: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/instrMem.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1733903934822 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/dataMem.v " "Source file: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/dataMem.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1733903934822 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1733903934822 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/instrMem.v " "Source file: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/instrMem.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1733903934844 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/dataMem.v " "Source file: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/dataMem.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1733903934844 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1733903934844 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/instrMem.v " "Source file: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/instrMem.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1733903934861 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/dataMem.v " "Source file: /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/dataMem.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1733903934861 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1733903934861 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733903935395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733903935395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 02:58:55 2024 " "Processing started: Wed Dec 11 02:58:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733903935395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903935395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegFileMem -c PipelineReg " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegFileMem -c PipelineReg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903935395 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1733903935629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.v 1 1 " "Found 1 design units, including 1 entities, in source file vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 vram " "Found entity 1: vram" {  } { { "vram.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaclk_0002 " "Found entity 1: vgaclk_0002" {  } { { "vgaclk_0002.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vgaclk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclk.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaclk " "Found entity 1: vgaclk" {  } { { "vgaclk.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vgaclk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940596 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_control.v(44) " "Verilog HDL information at vga_control.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "vga_control.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vga_control.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733903940596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "vga_control.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vga_control.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_BLOCK.bdf 1 1 " "Found 1 design units, including 1 entities, in source file VGA_BLOCK.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_BLOCK " "Found entity 1: VGA_BLOCK" {  } { { "VGA_BLOCK.bdf" "" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/VGA_BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file color_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_encoder " "Found entity 1: color_encoder" {  } { { "color_encoder.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/color_encoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940597 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "char_engine.v(171) " "Verilog HDL information at char_engine.v(171): always construct contains both blocking and non-blocking assignments" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 171 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733903940597 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "char_engine.v(205) " "Verilog HDL information at char_engine.v(205): always construct contains both blocking and non-blocking assignments" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 205 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733903940597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_engine.v 1 1 " "Found 1 design units, including 1 entities, in source file char_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_engine " "Found entity 1: char_engine" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940601 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register.v(17) " "Verilog HDL information at register.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "register.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/register.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733903940601 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register.v(28) " "Verilog HDL information at register.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "register.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/register.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733903940601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAMTWOPORT.v 1 1 " "Found 1 design units, including 1 entities, in source file RAMTWOPORT.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMTWOPORT " "Found entity 1: RAMTWOPORT" {  } { { "RAMTWOPORT.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/RAMTWOPORT.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrMem.v 1 1 " "Found 1 design units, including 1 entities, in source file instrMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrMem " "Found entity 1: instrMem" {  } { { "instrMem.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/instrMem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataMem.v 1 1 " "Found 1 design units, including 1 entities, in source file dataMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "dataMem.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/dataMem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IF_ID.v 1 1 " "Found 1 design units, including 1 entities, in source file IF_ID.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ID_EX.v 1 1 " "Found 1 design units, including 1 entities, in source file ID_EX.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "ID_EX.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/ID_EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EX_MEM.v 1 1 " "Found 1 design units, including 1 entities, in source file EX_MEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "EX_MEM.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/EX_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM_WB.v 1 1 " "Found 1 design units, including 1 entities, in source file MEM_WB.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addFour.v 1 1 " "Found 1 design units, including 1 entities, in source file addFour.v" { { "Info" "ISGN_ENTITY_NAME" "1 addFour " "Found entity 1: addFour" {  } { { "addFour.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/addFour.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_defs.v 0 0 " "Found 0 design units, including 0 entities, in source file riscv_defs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftR2.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftR2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftR2 " "Found entity 1: shiftR2" {  } { { "shiftR2.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/shiftR2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940609 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hazard_unit.v(21) " "Verilog HDL information at hazard_unit.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "hazard_unit.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/hazard_unit.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733903940609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "hazard_unit.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/hazard_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_ALU " "Found entity 1: branch_ALU" {  } { { "branch_ALU.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/branch_ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "forwarding_unit.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/forwarding_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/mux3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733903940703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_BLOCK VGA_BLOCK:inst15 " "Elaborating entity \"VGA_BLOCK\" for hierarchy \"VGA_BLOCK:inst15\"" {  } { { "top.bdf" "inst15" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { { -1104 872 1128 -656 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903940706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control VGA_BLOCK:inst15\|vga_control:inst2 " "Elaborating entity \"vga_control\" for hierarchy \"VGA_BLOCK:inst15\|vga_control:inst2\"" {  } { { "VGA_BLOCK.bdf" "inst2" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/VGA_BLOCK.bdf" { { 120 136 320 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903940707 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_control.v(63) " "Verilog HDL assignment warning at vga_control.v(63): truncated value with size 32 to match size of target (19)" {  } { { "vga_control.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vga_control.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940708 "|top|VGA_BLOCK:inst15|vga_control:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaclk VGA_BLOCK:inst15\|vgaclk:inst4 " "Elaborating entity \"vgaclk\" for hierarchy \"VGA_BLOCK:inst15\|vgaclk:inst4\"" {  } { { "VGA_BLOCK.bdf" "inst4" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/VGA_BLOCK.bdf" { { 120 -56 104 200 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903940709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaclk_0002 VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst " "Elaborating entity \"vgaclk_0002\" for hierarchy \"VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\"" {  } { { "vgaclk.v" "vgaclk_inst" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vgaclk.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903940709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\"" {  } { { "vgaclk_0002.v" "altera_pll_i" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vgaclk_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903940726 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1733903940728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\"" {  } { { "vgaclk_0002.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vgaclk_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903940728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.125000 MHz " "Parameter \"output_clock_frequency0\" = \"25.125000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940729 ""}  } { { "vgaclk_0002.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vgaclk_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733903940729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_engine VGA_BLOCK:inst15\|char_engine:inst " "Elaborating entity \"char_engine\" for hierarchy \"VGA_BLOCK:inst15\|char_engine:inst\"" {  } { { "VGA_BLOCK.bdf" "inst" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/VGA_BLOCK.bdf" { { 368 136 384 832 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903940730 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 char_engine.v(274) " "Verilog HDL assignment warning at char_engine.v(274): truncated value with size 32 to match size of target (6)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 char_engine.v(275) " "Verilog HDL assignment warning at char_engine.v(275): truncated value with size 32 to match size of target (6)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 char_engine.v(276) " "Verilog HDL assignment warning at char_engine.v(276): truncated value with size 32 to match size of target (6)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 char_engine.v(277) " "Verilog HDL assignment warning at char_engine.v(277): truncated value with size 32 to match size of target (6)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 char_engine.v(279) " "Verilog HDL assignment warning at char_engine.v(279): truncated value with size 32 to match size of target (5)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "88 8 char_engine.v(289) " "Verilog HDL assignment warning at char_engine.v(289): truncated value with size 88 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "88 8 char_engine.v(301) " "Verilog HDL assignment warning at char_engine.v(301): truncated value with size 88 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 8 char_engine.v(313) " "Verilog HDL assignment warning at char_engine.v(313): truncated value with size 72 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "80 8 char_engine.v(326) " "Verilog HDL assignment warning at char_engine.v(326): truncated value with size 80 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "56 8 char_engine.v(339) " "Verilog HDL assignment warning at char_engine.v(339): truncated value with size 56 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(362) " "Verilog HDL assignment warning at char_engine.v(362): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(373) " "Verilog HDL assignment warning at char_engine.v(373): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(384) " "Verilog HDL assignment warning at char_engine.v(384): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(395) " "Verilog HDL assignment warning at char_engine.v(395): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(406) " "Verilog HDL assignment warning at char_engine.v(406): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(417) " "Verilog HDL assignment warning at char_engine.v(417): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(428) " "Verilog HDL assignment warning at char_engine.v(428): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(439) " "Verilog HDL assignment warning at char_engine.v(439): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(450) " "Verilog HDL assignment warning at char_engine.v(450): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(461) " "Verilog HDL assignment warning at char_engine.v(461): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(472) " "Verilog HDL assignment warning at char_engine.v(472): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(483) " "Verilog HDL assignment warning at char_engine.v(483): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(494) " "Verilog HDL assignment warning at char_engine.v(494): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(505) " "Verilog HDL assignment warning at char_engine.v(505): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(516) " "Verilog HDL assignment warning at char_engine.v(516): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(527) " "Verilog HDL assignment warning at char_engine.v(527): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "96 8 char_engine.v(584) " "Verilog HDL assignment warning at char_engine.v(584): truncated value with size 96 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940743 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "89 8 char_engine.v(596) " "Verilog HDL assignment warning at char_engine.v(596): truncated value with size 89 to match size of target (8)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940744 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 char_engine.v(735) " "Verilog HDL assignment warning at char_engine.v(735): truncated value with size 32 to match size of target (5)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940744 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 char_engine.v(742) " "Verilog HDL assignment warning at char_engine.v(742): truncated value with size 32 to match size of target (5)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940744 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "char_engine.v(282) " "Verilog HDL Case Statement warning at char_engine.v(282): can't check case statement for completeness because the case expression has too many possible states" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 282 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1733903940744 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 char_engine.v(199) " "Verilog HDL assignment warning at char_engine.v(199): truncated value with size 32 to match size of target (16)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940744 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(231) " "Verilog HDL assignment warning at char_engine.v(231): truncated value with size 8 to match size of target (6)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940744 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(236) " "Verilog HDL assignment warning at char_engine.v(236): truncated value with size 8 to match size of target (6)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940744 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(241) " "Verilog HDL assignment warning at char_engine.v(241): truncated value with size 8 to match size of target (6)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940744 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(246) " "Verilog HDL assignment warning at char_engine.v(246): truncated value with size 8 to match size of target (6)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940744 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(255) " "Verilog HDL assignment warning at char_engine.v(255): truncated value with size 8 to match size of target (6)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940744 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(260) " "Verilog HDL assignment warning at char_engine.v(260): truncated value with size 8 to match size of target (6)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940744 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(265) " "Verilog HDL assignment warning at char_engine.v(265): truncated value with size 8 to match size of target (6)" {  } { { "char_engine.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/char_engine.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940744 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_encoder VGA_BLOCK:inst15\|color_encoder:inst1 " "Elaborating entity \"color_encoder\" for hierarchy \"VGA_BLOCK:inst15\|color_encoder:inst1\"" {  } { { "VGA_BLOCK.bdf" "inst1" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/VGA_BLOCK.bdf" { { 120 752 912 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903940744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vram VGA_BLOCK:inst15\|vram:inst3 " "Elaborating entity \"vram\" for hierarchy \"VGA_BLOCK:inst15\|vram:inst3\"" {  } { { "VGA_BLOCK.bdf" "inst3" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/VGA_BLOCK.bdf" { { 120 520 720 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903940745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\"" {  } { { "vram.v" "altsyncram_component" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vram.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903940770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\"" {  } { { "vram.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vram.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903940771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 38400 " "Parameter \"numwords_b\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903940772 ""}  } { { "vram.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/vram.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733903940772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1tn2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1tn2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1tn2 " "Found entity 1: altsyncram_1tn2" {  } { { "db/altsyncram_1tn2.tdf" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/altsyncram_1tn2.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1tn2 VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated " "Elaborating entity \"altsyncram_1tn2\" for hierarchy \"VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903940810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/decode_3na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|decode_3na:decode2\"" {  } { { "db/altsyncram_1tn2.tdf" "decode2" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/altsyncram_1tn2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903940845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|decode_s2a:rden_decode_a " "Elaborating entity \"decode_s2a\" for hierarchy \"VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|decode_s2a:rden_decode_a\"" {  } { { "db/altsyncram_1tn2.tdf" "rden_decode_a" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/altsyncram_1tn2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903940879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/mux_chb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|mux_chb:mux4 " "Elaborating entity \"mux_chb\" for hierarchy \"VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|mux_chb:mux4\"" {  } { { "db/altsyncram_1tn2.tdf" "mux4" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/altsyncram_1tn2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903940910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/mux_jhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903940948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|mux_jhb:mux5 " "Elaborating entity \"mux_jhb\" for hierarchy \"VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|mux_jhb:mux5\"" {  } { { "db/altsyncram_1tn2.tdf" "mux5" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/altsyncram_1tn2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903940949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst19 " "Elaborating entity \"PC\" for hierarchy \"PC:inst19\"" {  } { { "top.bdf" "inst19" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { { 200 -4504 -4280 344 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903940953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit hazard_unit:inst2 " "Elaborating entity \"hazard_unit\" for hierarchy \"hazard_unit:inst2\"" {  } { { "top.bdf" "inst2" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { { 456 -2344 -2120 664 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903940954 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 hazard_unit.v(25) " "Verilog HDL assignment warning at hazard_unit.v(25): truncated value with size 32 to match size of target (2)" {  } { { "hazard_unit.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/hazard_unit.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733903940955 "|top|hazard_unit:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst24 " "Elaborating entity \"controller\" for hierarchy \"controller:inst24\"" {  } { { "top.bdf" "inst24" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { { -120 -2064 -1856 88 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903940955 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(102) " "Verilog HDL Case Statement warning at controller.v(102): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 102 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(123) " "Verilog HDL Case Statement warning at controller.v(123): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 123 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(139) " "Verilog HDL Case Statement warning at controller.v(139): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 139 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decode_str controller.v(28) " "Verilog HDL Always Construct warning at controller.v(28): inferring latch(es) for variable \"decode_str\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MEM_wen controller.v(28) " "Verilog HDL Always Construct warning at controller.v(28): inferring latch(es) for variable \"MEM_wen\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WB_sel controller.v(28) " "Verilog HDL Always Construct warning at controller.v(28): inferring latch(es) for variable \"WB_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auipc controller.v(28) " "Verilog HDL Always Construct warning at controller.v(28): inferring latch(es) for variable \"auipc\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_ctrl controller.v(28) " "Verilog HDL Always Construct warning at controller.v(28): inferring latch(es) for variable \"ALU_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opcode controller.v(28) " "Verilog HDL Always Construct warning at controller.v(28): inferring latch(es) for variable \"opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "func3 controller.v(28) " "Verilog HDL Always Construct warning at controller.v(28): inferring latch(es) for variable \"func3\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func3\[0\] controller.v(28) " "Inferred latch for \"func3\[0\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func3\[1\] controller.v(28) " "Inferred latch for \"func3\[1\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func3\[2\] controller.v(28) " "Inferred latch for \"func3\[2\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[0\] controller.v(28) " "Inferred latch for \"opcode\[0\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[1\] controller.v(28) " "Inferred latch for \"opcode\[1\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[2\] controller.v(28) " "Inferred latch for \"opcode\[2\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[3\] controller.v(28) " "Inferred latch for \"opcode\[3\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[4\] controller.v(28) " "Inferred latch for \"opcode\[4\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[5\] controller.v(28) " "Inferred latch for \"opcode\[5\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[6\] controller.v(28) " "Inferred latch for \"opcode\[6\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_ctrl\[0\] controller.v(28) " "Inferred latch for \"ALU_ctrl\[0\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_ctrl\[1\] controller.v(28) " "Inferred latch for \"ALU_ctrl\[1\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_ctrl\[2\] controller.v(28) " "Inferred latch for \"ALU_ctrl\[2\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_ctrl\[3\] controller.v(28) " "Inferred latch for \"ALU_ctrl\[3\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auipc controller.v(28) " "Inferred latch for \"auipc\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_sel controller.v(28) " "Inferred latch for \"WB_sel\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_wen controller.v(28) " "Inferred latch for \"MEM_wen\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[0\] controller.v(28) " "Inferred latch for \"decode_str\[0\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[1\] controller.v(28) " "Inferred latch for \"decode_str\[1\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[2\] controller.v(28) " "Inferred latch for \"decode_str\[2\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[3\] controller.v(28) " "Inferred latch for \"decode_str\[3\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[4\] controller.v(28) " "Inferred latch for \"decode_str\[4\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[5\] controller.v(28) " "Inferred latch for \"decode_str\[5\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[6\] controller.v(28) " "Inferred latch for \"decode_str\[6\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[7\] controller.v(28) " "Inferred latch for \"decode_str\[7\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[8\] controller.v(28) " "Inferred latch for \"decode_str\[8\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[9\] controller.v(28) " "Inferred latch for \"decode_str\[9\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[10\] controller.v(28) " "Inferred latch for \"decode_str\[10\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[11\] controller.v(28) " "Inferred latch for \"decode_str\[11\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940956 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[12\] controller.v(28) " "Inferred latch for \"decode_str\[12\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[13\] controller.v(28) " "Inferred latch for \"decode_str\[13\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[14\] controller.v(28) " "Inferred latch for \"decode_str\[14\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[15\] controller.v(28) " "Inferred latch for \"decode_str\[15\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[16\] controller.v(28) " "Inferred latch for \"decode_str\[16\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[17\] controller.v(28) " "Inferred latch for \"decode_str\[17\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[18\] controller.v(28) " "Inferred latch for \"decode_str\[18\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[19\] controller.v(28) " "Inferred latch for \"decode_str\[19\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[20\] controller.v(28) " "Inferred latch for \"decode_str\[20\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[21\] controller.v(28) " "Inferred latch for \"decode_str\[21\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[22\] controller.v(28) " "Inferred latch for \"decode_str\[22\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[23\] controller.v(28) " "Inferred latch for \"decode_str\[23\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[24\] controller.v(28) " "Inferred latch for \"decode_str\[24\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[25\] controller.v(28) " "Inferred latch for \"decode_str\[25\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[26\] controller.v(28) " "Inferred latch for \"decode_str\[26\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[27\] controller.v(28) " "Inferred latch for \"decode_str\[27\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[28\] controller.v(28) " "Inferred latch for \"decode_str\[28\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[29\] controller.v(28) " "Inferred latch for \"decode_str\[29\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[30\] controller.v(28) " "Inferred latch for \"decode_str\[30\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[31\] controller.v(28) " "Inferred latch for \"decode_str\[31\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[32\] controller.v(28) " "Inferred latch for \"decode_str\[32\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[33\] controller.v(28) " "Inferred latch for \"decode_str\[33\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[34\] controller.v(28) " "Inferred latch for \"decode_str\[34\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[35\] controller.v(28) " "Inferred latch for \"decode_str\[35\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[36\] controller.v(28) " "Inferred latch for \"decode_str\[36\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[37\] controller.v(28) " "Inferred latch for \"decode_str\[37\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[38\] controller.v(28) " "Inferred latch for \"decode_str\[38\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[39\] controller.v(28) " "Inferred latch for \"decode_str\[39\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[40\] controller.v(28) " "Inferred latch for \"decode_str\[40\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[41\] controller.v(28) " "Inferred latch for \"decode_str\[41\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[42\] controller.v(28) " "Inferred latch for \"decode_str\[42\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[43\] controller.v(28) " "Inferred latch for \"decode_str\[43\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[44\] controller.v(28) " "Inferred latch for \"decode_str\[44\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[45\] controller.v(28) " "Inferred latch for \"decode_str\[45\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[46\] controller.v(28) " "Inferred latch for \"decode_str\[46\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[47\] controller.v(28) " "Inferred latch for \"decode_str\[47\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[48\] controller.v(28) " "Inferred latch for \"decode_str\[48\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[49\] controller.v(28) " "Inferred latch for \"decode_str\[49\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[50\] controller.v(28) " "Inferred latch for \"decode_str\[50\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[51\] controller.v(28) " "Inferred latch for \"decode_str\[51\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[52\] controller.v(28) " "Inferred latch for \"decode_str\[52\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[53\] controller.v(28) " "Inferred latch for \"decode_str\[53\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[54\] controller.v(28) " "Inferred latch for \"decode_str\[54\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[55\] controller.v(28) " "Inferred latch for \"decode_str\[55\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[56\] controller.v(28) " "Inferred latch for \"decode_str\[56\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[57\] controller.v(28) " "Inferred latch for \"decode_str\[57\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[58\] controller.v(28) " "Inferred latch for \"decode_str\[58\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[59\] controller.v(28) " "Inferred latch for \"decode_str\[59\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[60\] controller.v(28) " "Inferred latch for \"decode_str\[60\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[61\] controller.v(28) " "Inferred latch for \"decode_str\[61\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[62\] controller.v(28) " "Inferred latch for \"decode_str\[62\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[63\] controller.v(28) " "Inferred latch for \"decode_str\[63\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[64\] controller.v(28) " "Inferred latch for \"decode_str\[64\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[65\] controller.v(28) " "Inferred latch for \"decode_str\[65\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[66\] controller.v(28) " "Inferred latch for \"decode_str\[66\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[67\] controller.v(28) " "Inferred latch for \"decode_str\[67\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[68\] controller.v(28) " "Inferred latch for \"decode_str\[68\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940957 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[69\] controller.v(28) " "Inferred latch for \"decode_str\[69\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940958 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[70\] controller.v(28) " "Inferred latch for \"decode_str\[70\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940958 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[71\] controller.v(28) " "Inferred latch for \"decode_str\[71\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940958 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[72\] controller.v(28) " "Inferred latch for \"decode_str\[72\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940958 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[73\] controller.v(28) " "Inferred latch for \"decode_str\[73\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940958 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[74\] controller.v(28) " "Inferred latch for \"decode_str\[74\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940958 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[75\] controller.v(28) " "Inferred latch for \"decode_str\[75\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940958 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[76\] controller.v(28) " "Inferred latch for \"decode_str\[76\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940958 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[77\] controller.v(28) " "Inferred latch for \"decode_str\[77\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940958 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[78\] controller.v(28) " "Inferred latch for \"decode_str\[78\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940958 "|top|controller:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[79\] controller.v(28) " "Inferred latch for \"decode_str\[79\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903940958 "|top|controller:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:inst29 " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:inst29\"" {  } { { "top.bdf" "inst29" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { { 120 -3264 -3056 296 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903940958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrMem instrMem:inst10 " "Elaborating entity \"instrMem\" for hierarchy \"instrMem:inst10\"" {  } { { "top.bdf" "inst10" { Schematic "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/top.bdf" { { 96 -3960 -3704 296 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903940965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instrMem:inst10\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instrMem:inst10\|altsyncram:altsyncram_component\"" {  } { { "instrMem.v" "altsyncram_component" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/instrMem.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903940992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instrMem:inst10\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instrMem:inst10\|altsyncram:altsyncram_component\"" {  } { { "instrMem.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/instrMem.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903941007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instrMem:inst10\|altsyncram:altsyncram_component " "Instantiated megafunction \"instrMem:inst10\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Milestone_4_Tests/04_mode_text.mif " "Parameter \"init_file\" = \"../Milestone_4_Tests/04_mode_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733903941007 ""}  } { { "instrMem.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/instrMem.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733903941007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g1o2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g1o2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g1o2 " "Found entity 1: altsyncram_g1o2" {  } { { "db/altsyncram_g1o2.tdf" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/db/altsyncram_g1o2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733903941043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903941043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g1o2 instrMem:inst10\|altsyncram:altsyncram_component\|altsyncram_g1o2:auto_generated " "Elaborating entity \"altsyncram_g1o2\" for hierarchy \"instrMem:inst10\|altsyncram:altsyncram_component\|altsyncram_g1o2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903941043 ""}
{ "Error" "EMIO_MIO_MISSING_END" "04_mode_text.mif " "Missing syntax END in the Memory Initialization File \"04_mode_text.mif\"" {  } { { "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/Milestone_4_Tests/04_mode_text.mif" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/Milestone_4_Tests/04_mode_text.mif" 46 -1 0 } }  } 0 113025 "Missing syntax END in the Memory Initialization File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903941047 ""}
{ "Critical Warning" "WCDB_CDB_CANT_READ_CONTENT_FILE" "../Milestone_4_Tests/04_mode_text.mif " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File ../Milestone_4_Tests/04_mode_text.mif -- setting all initial values to 0" {  } { { "instrMem.v" "" { Text "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/instrMem.v" 100 0 0 } }  } 1 127002 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1733903941047 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "instrMem:inst10\|altsyncram:altsyncram_component\|altsyncram_g1o2:auto_generated " "Can't elaborate user hierarchy \"instrMem:inst10\|altsyncram:altsyncram_component\|altsyncram_g1o2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733903941061 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/output_files/PipelineReg.map.smsg " "Generated suppressed messages file /home/jlw/ECE_stuff/Coursework/ECE_473/RISCV-5-Stage-Pipeline/output_files/PipelineReg.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903941098 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 52 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "448 " "Peak virtual memory: 448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733903941125 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 11 02:59:01 2024 " "Processing ended: Wed Dec 11 02:59:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733903941125 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733903941125 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733903941125 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903941125 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 52 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 52 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733903945046 ""}
