============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Oct 09 2025  12:35:49 am
  Module:                 neuron_intra_Nbits
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6670 ps) Setup Check with Pin Out_reg[61]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[61]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7093__5526/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[61]/D   -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 2: MET (6670 ps) Setup Check with Pin Out_reg[59]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[59]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7090__6260/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[59]/D   -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 3: MET (6670 ps) Setup Check with Pin Out_reg[57]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[57]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7086__6417/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[57]/D   -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 4: MET (6670 ps) Setup Check with Pin Out_reg[56]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[56]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7085__7410/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[56]/D   -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 5: MET (6670 ps) Setup Check with Pin Out_reg[55]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[55]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7084__1666/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[55]/D   -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 6: MET (6670 ps) Setup Check with Pin Out_reg[53]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[53]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7083__2346/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[53]/D   -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 7: MET (6670 ps) Setup Check with Pin Out_reg[44]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[44]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7073__7098/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[44]/D   -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 8: MET (6670 ps) Setup Check with Pin Out_reg[38]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[38]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7066__6783/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[38]/D   -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 9: MET (6670 ps) Setup Check with Pin Out_reg[37]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[37]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7067__3680/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[37]/D   -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 10: MET (6670 ps) Setup Check with Pin Out_reg[33]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[33]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7061__5107/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[33]/D   -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 11: MET (6670 ps) Setup Check with Pin Out_reg[29]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[29]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7121__5526/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[29]/D   -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 12: MET (6670 ps) Setup Check with Pin Out_reg[26]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[26]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7118__6260/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[26]/D   -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 13: MET (6670 ps) Setup Check with Pin Out_reg[23]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[23]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7115__5477/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[23]/D   -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 14: MET (6670 ps) Setup Check with Pin Out_reg[22]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[22]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7114__6417/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[22]/D   -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 15: MET (6670 ps) Setup Check with Pin Out_reg[21]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[21]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7113__7410/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[21]/D   -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 16: MET (6670 ps) Setup Check with Pin Out_reg[20]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[20]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7112__1666/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[20]/D   -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 17: MET (6670 ps) Setup Check with Pin Out_reg[18]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[18]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7110__2883/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[18]/D   -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 18: MET (6670 ps) Setup Check with Pin Out_reg[17]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[17]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7109__9945/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[17]/D   -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 19: MET (6670 ps) Setup Check with Pin Out_reg[16]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[16]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7091__4319/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[16]/D   -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 20: MET (6670 ps) Setup Check with Pin Out_reg[15]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7108__9315/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[15]/D   -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 21: MET (6670 ps) Setup Check with Pin Out_reg[14]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[14]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7106__4733/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[14]/D   -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 22: MET (6670 ps) Setup Check with Pin Out_reg[13]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[13]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7105__7482/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[13]/D   -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 23: MET (6670 ps) Setup Check with Pin Out_reg[12]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[12]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7104__5115/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[12]/D   -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 24: MET (6670 ps) Setup Check with Pin Out_reg[11]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[11]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7103__1881/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[11]/D   -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 25: MET (6670 ps) Setup Check with Pin Out_reg[10]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[10]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7102__6131/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[10]/D   -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 26: MET (6670 ps) Setup Check with Pin Out_reg[9]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[9]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7101__7098/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[9]/D    -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 27: MET (6670 ps) Setup Check with Pin Out_reg[8]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[8]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7100__8246/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[8]/D    -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 28: MET (6670 ps) Setup Check with Pin Out_reg[7]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[7]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7099__5122/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[7]/D    -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 29: MET (6670 ps) Setup Check with Pin Out_reg[4]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[4]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7096__1617/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[4]/D    -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 30: MET (6670 ps) Setup Check with Pin Out_reg[3]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[3]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7094__6783/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[3]/D    -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 31: MET (6670 ps) Setup Check with Pin Out_reg[2]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[2]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7089__5107/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[2]/D    -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 32: MET (6670 ps) Setup Check with Pin Out_reg[0]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[0]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    3201                  
             Slack:=    6670                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  4.3   146   173    2836    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     CLKINVX6      32 47.1   187   162    2997    (-,-) 
  g7087__5477/Y   -       B->Y  F     NAND2X1        1  2.4   177   204    3201    (-,-) 
  Out_reg[0]/D    -       -     F     DFFRHQX1       1    -     -     0    3201    (-,-) 
#----------------------------------------------------------------------------------------



Path 33: MET (7011 ps) Setup Check with Pin Out_reg[62]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[62]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    2860                  
             Slack:=    7011                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  g7095__3680/Y   -       B->Y  F     NAND2X1        1  2.4   175   197    2860    (-,-) 
  Out_reg[62]/D   -       -     F     DFFRHQX1       1    -     -     0    2860    (-,-) 
#----------------------------------------------------------------------------------------



Path 34: MET (7011 ps) Setup Check with Pin Out_reg[60]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[60]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    2860                  
             Slack:=    7011                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  g7107__6161/Y   -       B->Y  F     NAND2X1        1  2.4   175   197    2860    (-,-) 
  Out_reg[60]/D   -       -     F     DFFRHQX1       1    -     -     0    2860    (-,-) 
#----------------------------------------------------------------------------------------



Path 35: MET (7011 ps) Setup Check with Pin Out_reg[58]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[58]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    2860                  
             Slack:=    7011                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  g7088__2398/Y   -       B->Y  F     NAND2X1        1  2.4   175   197    2860    (-,-) 
  Out_reg[58]/D   -       -     F     DFFRHQX1       1    -     -     0    2860    (-,-) 
#----------------------------------------------------------------------------------------



Path 36: MET (7011 ps) Setup Check with Pin Out_reg[54]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[54]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    2860                  
             Slack:=    7011                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  g7082__2883/Y   -       B->Y  F     NAND2X1        1  2.4   175   197    2860    (-,-) 
  Out_reg[54]/D   -       -     F     DFFRHQX1       1    -     -     0    2860    (-,-) 
#----------------------------------------------------------------------------------------



Path 37: MET (7011 ps) Setup Check with Pin Out_reg[52]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[52]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    2860                  
             Slack:=    7011                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  g7081__9945/Y   -       B->Y  F     NAND2X1        1  2.4   175   197    2860    (-,-) 
  Out_reg[52]/D   -       -     F     DFFRHQX1       1    -     -     0    2860    (-,-) 
#----------------------------------------------------------------------------------------



Path 38: MET (7011 ps) Setup Check with Pin Out_reg[51]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[51]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    2860                  
             Slack:=    7011                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  g7080__9315/Y   -       B->Y  F     NAND2X1        1  2.4   175   197    2860    (-,-) 
  Out_reg[51]/D   -       -     F     DFFRHQX1       1    -     -     0    2860    (-,-) 
#----------------------------------------------------------------------------------------



Path 39: MET (7011 ps) Setup Check with Pin Out_reg[50]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[50]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    2860                  
             Slack:=    7011                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  g7079__6161/Y   -       B->Y  F     NAND2X1        1  2.4   175   197    2860    (-,-) 
  Out_reg[50]/D   -       -     F     DFFRHQX1       1    -     -     0    2860    (-,-) 
#----------------------------------------------------------------------------------------



Path 40: MET (7011 ps) Setup Check with Pin Out_reg[49]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[49]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    2860                  
             Slack:=    7011                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  g7078__4733/Y   -       B->Y  F     NAND2X1        1  2.4   175   197    2860    (-,-) 
  Out_reg[49]/D   -       -     F     DFFRHQX1       1    -     -     0    2860    (-,-) 
#----------------------------------------------------------------------------------------



Path 41: MET (7011 ps) Setup Check with Pin Out_reg[48]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[48]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    2860                  
             Slack:=    7011                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  g7076__5115/Y   -       B->Y  F     NAND2X1        1  2.4   175   197    2860    (-,-) 
  Out_reg[48]/D   -       -     F     DFFRHQX1       1    -     -     0    2860    (-,-) 
#----------------------------------------------------------------------------------------



Path 42: MET (7011 ps) Setup Check with Pin Out_reg[47]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[47]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    2860                  
             Slack:=    7011                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  g7077__7482/Y   -       B->Y  F     NAND2X1        1  2.4   175   197    2860    (-,-) 
  Out_reg[47]/D   -       -     F     DFFRHQX1       1    -     -     0    2860    (-,-) 
#----------------------------------------------------------------------------------------



Path 43: MET (7011 ps) Setup Check with Pin Out_reg[46]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[46]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    2860                  
             Slack:=    7011                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  g7075__1881/Y   -       B->Y  F     NAND2X1        1  2.4   175   197    2860    (-,-) 
  Out_reg[46]/D   -       -     F     DFFRHQX1       1    -     -     0    2860    (-,-) 
#----------------------------------------------------------------------------------------



Path 44: MET (7011 ps) Setup Check with Pin Out_reg[45]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[45]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    2860                  
             Slack:=    7011                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  g7074__6131/Y   -       B->Y  F     NAND2X1        1  2.4   175   197    2860    (-,-) 
  Out_reg[45]/D   -       -     F     DFFRHQX1       1    -     -     0    2860    (-,-) 
#----------------------------------------------------------------------------------------



Path 45: MET (7011 ps) Setup Check with Pin Out_reg[43]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[43]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    2860                  
             Slack:=    7011                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  g7072__8246/Y   -       B->Y  F     NAND2X1        1  2.4   175   197    2860    (-,-) 
  Out_reg[43]/D   -       -     F     DFFRHQX1       1    -     -     0    2860    (-,-) 
#----------------------------------------------------------------------------------------



Path 46: MET (7011 ps) Setup Check with Pin Out_reg[42]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[42]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    2860                  
             Slack:=    7011                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  g7071__5122/Y   -       B->Y  F     NAND2X1        1  2.4   175   197    2860    (-,-) 
  Out_reg[42]/D   -       -     F     DFFRHQX1       1    -     -     0    2860    (-,-) 
#----------------------------------------------------------------------------------------



Path 47: MET (7011 ps) Setup Check with Pin Out_reg[41]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[41]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    2860                  
             Slack:=    7011                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  g7070__1705/Y   -       B->Y  F     NAND2X1        1  2.4   175   197    2860    (-,-) 
  Out_reg[41]/D   -       -     F     DFFRHQX1       1    -     -     0    2860    (-,-) 
#----------------------------------------------------------------------------------------



Path 48: MET (7011 ps) Setup Check with Pin Out_reg[40]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[40]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    2860                  
             Slack:=    7011                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  g7069__2802/Y   -       B->Y  F     NAND2X1        1  2.4   175   197    2860    (-,-) 
  Out_reg[40]/D   -       -     F     DFFRHQX1       1    -     -     0    2860    (-,-) 
#----------------------------------------------------------------------------------------



Path 49: MET (7011 ps) Setup Check with Pin Out_reg[39]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[39]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    2860                  
             Slack:=    7011                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  g7068__1617/Y   -       B->Y  F     NAND2X1        1  2.4   175   197    2860    (-,-) 
  Out_reg[39]/D   -       -     F     DFFRHQX1       1    -     -     0    2860    (-,-) 
#----------------------------------------------------------------------------------------



Path 50: MET (7011 ps) Setup Check with Pin Out_reg[36]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[36]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
     Required Time:=    9871                  
      Launch Clock:-       0                  
         Data Path:-    2860                  
             Slack:=    7011                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRHQX1      2  3.9   108   251     251    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X1         1  2.3   208   211     462    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX1        1  2.5   222   304     766    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X1        1  2.3   266   275    1040    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   334    1374    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   264    1638    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.4    94   264    1902    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX1        1  2.3   208   172    2075    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   391    2466    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X6         32 47.1   175   197    2663    (-,-) 
  g7065__5526/Y   -       B->Y  F     NAND2X1        1  2.4   175   197    2860    (-,-) 
  Out_reg[36]/D   -       -     F     DFFRHQX1       1    -     -     0    2860    (-,-) 
#----------------------------------------------------------------------------------------

