m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/FPGA-selfLearning/decoder3_8/quartus_prj/simulation/modelsim
vdecoder3_8
Z1 !s110 1625426429
!i10b 1
!s100 8of=>D0BcR]?:jI?el8e40
IX`F7G7>2@MPz>Iiz:X`?a0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1625425987
8D:/FPGA-selfLearning/decoder3_8/rtl/decoder3_8.v
FD:/FPGA-selfLearning/decoder3_8/rtl/decoder3_8.v
L0 1
Z3 OV;L;10.4b;61
r1
!s85 0
31
Z4 !s108 1625426429.000000
!s107 D:/FPGA-selfLearning/decoder3_8/rtl/decoder3_8.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA-selfLearning/decoder3_8/rtl|D:/FPGA-selfLearning/decoder3_8/rtl/decoder3_8.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+D:/FPGA-selfLearning/decoder3_8/rtl
vtb_decoder3_8
R1
!i10b 1
!s100 URO6fY4fda0;Eo?]ESJGo3
IC9f@@JT<g7mW9e7VFNAFk3
R2
R0
w1625426026
8D:/FPGA-selfLearning/decoder3_8/quartus_prj/../sim/tb_decoder3_8.v
FD:/FPGA-selfLearning/decoder3_8/quartus_prj/../sim/tb_decoder3_8.v
L0 2
R3
r1
!s85 0
31
R4
!s107 D:/FPGA-selfLearning/decoder3_8/quartus_prj/../sim/tb_decoder3_8.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA-selfLearning/decoder3_8/quartus_prj/../sim|D:/FPGA-selfLearning/decoder3_8/quartus_prj/../sim/tb_decoder3_8.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+D:/FPGA-selfLearning/decoder3_8/quartus_prj/../sim
