{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463157326779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463157326779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 19:35:26 2016 " "Processing started: Fri May 13 19:35:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463157326779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463157326779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRT -c CRT " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRT -c CRT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463157326780 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1463157327250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRT-Behavioral " "Found design unit 1: CRT-Behavioral" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463157328302 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRT " "Found entity 1: CRT" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463157328302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463157328302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-synt " "Found design unit 1: vga-synt" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463157328309 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463157328309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463157328309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CRT " "Elaborating entity \"CRT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1463157328457 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PXLOUT2 CRT.vhd(45) " "VHDL Signal Declaration warning at CRT.vhd(45): used implicit default value for signal \"PXLOUT2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463157328462 "|CRT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TEST CRT.vhd(73) " "VHDL Signal Declaration warning at CRT.vhd(73): used implicit default value for signal \"TEST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463157328462 "|CRT"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "col CRT.vhd(114) " "VHDL Signal Declaration warning at CRT.vhd(114): used explicit default value for signal \"col\" because signal was never assigned a value" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 114 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1463157328463 "|CRT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sOdd CRT.vhd(161) " "Verilog HDL or VHDL warning at CRT.vhd(161): object \"sOdd\" assigned a value but never read" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463157328464 "|CRT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "snarrow CRT.vhd(162) " "Verilog HDL or VHDL warning at CRT.vhd(162): object \"snarrow\" assigned a value but never read" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463157328464 "|CRT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenend CRT.vhd(538) " "Inferred latch for \"screenend\" at CRT.vhd(538)" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 538 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463157328488 "|CRT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EOT CRT.vhd(477) " "Inferred latch for \"EOT\" at CRT.vhd(477)" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 477 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463157328489 "|CRT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sEOT2 CRT.vhd(474) " "Inferred latch for \"sEOT2\" at CRT.vhd(474)" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 474 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463157328489 "|CRT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga1 " "Elaborating entity \"vga\" for hierarchy \"vga:vga1\"" {  } { { "CRT.vhd" "vga1" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157328549 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "vga:vga1\|hcount_rtl_0 11 " "Inferred lpm_counter megafunction (LPM_WIDTH=11) from the following logic: \"vga:vga1\|hcount_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157328963 ""} { "Info" "IOPT_LPM_COUNTER_INFERRED" "addrrow_rtl_0 8 " "Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: \"addrrow_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157328963 ""} { "Info" "IOPT_LPM_COUNTER_INFERRED" "row_rtl_0 8 " "Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: \"row_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157328963 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1463157328963 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "vga:vga1\|Add1 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"vga:vga1\|Add1\"" {  } { { "vga.vhd" "Add1" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 114 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157328965 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "vga:vga1\|Add2 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"vga:vga1\|Add2\"" {  } { { "vga.vhd" "Add2" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 127 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157328965 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add2 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add2\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "Add2" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157328965 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1463157328965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vga1\|lpm_counter:hcount_rtl_0 " "Elaborated megafunction instantiation \"vga:vga1\|lpm_counter:hcount_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157329032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vga1\|lpm_counter:hcount_rtl_0 " "Instantiated megafunction \"vga:vga1\|lpm_counter:hcount_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329032 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463157329032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:addrrow_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:addrrow_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157329068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:addrrow_rtl_0 " "Instantiated megafunction \"lpm_counter:addrrow_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329068 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463157329068 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub lpm_counter:addrrow_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\", which is child of megafunction instantiation \"lpm_counter:addrrow_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 367 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329114 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\[0\] lpm_counter:addrrow_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\[0\]\", which is child of megafunction instantiation \"lpm_counter:addrrow_rtl_0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 260 9 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329151 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\[0\]\|a_csnbuffer:oflow_node lpm_counter:addrrow_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\[0\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"lpm_counter:addrrow_rtl_0\"" {  } { { "addcore.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329188 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\[0\]\|a_csnbuffer:result_node lpm_counter:addrrow_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\[0\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"lpm_counter:addrrow_rtl_0\"" {  } { { "addcore.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 178 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329193 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\|look_add:look_ahead_unit lpm_counter:addrrow_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\|look_add:look_ahead_unit\", which is child of megafunction instantiation \"lpm_counter:addrrow_rtl_0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 263 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329226 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\|altshift:result_ext_latency_ffs lpm_counter:addrrow_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_counter:addrrow_rtl_0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329249 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\|altshift:carry_ext_latency_ffs lpm_counter:addrrow_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_counter:addrrow_rtl_0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329264 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:addrrow_rtl_0\|lpm_constant:scdw lpm_counter:addrrow_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:addrrow_rtl_0\|lpm_constant:scdw\", which is child of megafunction instantiation \"lpm_counter:addrrow_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 387 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:row_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:row_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157329328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:row_rtl_0 " "Instantiated megafunction \"lpm_counter:row_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329328 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463157329328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vga1\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"vga:vga1\|lpm_add_sub:Add1\"" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157329348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vga1\|lpm_add_sub:Add1 " "Instantiated megafunction \"vga:vga1\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329348 ""}  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463157329348 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:vga1\|lpm_add_sub:Add1\|addcore:adder\[1\] vga:vga1\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"vga:vga1\|lpm_add_sub:Add1\|addcore:adder\[1\]\", which is child of megafunction instantiation \"vga:vga1\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 260 9 0 } } { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329355 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:vga1\|lpm_add_sub:Add1\|addcore:adder\[0\] vga:vga1\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"vga:vga1\|lpm_add_sub:Add1\|addcore:adder\[0\]\", which is child of megafunction instantiation \"vga:vga1\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 260 9 0 } } { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329373 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:vga1\|lpm_add_sub:Add1\|look_add:look_ahead_unit vga:vga1\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"vga:vga1\|lpm_add_sub:Add1\|look_add:look_ahead_unit\", which is child of megafunction instantiation \"vga:vga1\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 263 4 0 } } { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329380 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:vga1\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs vga:vga1\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"vga:vga1\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"vga:vga1\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vga1\|lpm_add_sub:Add2 " "Elaborated megafunction instantiation \"vga:vga1\|lpm_add_sub:Add2\"" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 127 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157329398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vga1\|lpm_add_sub:Add2 " "Instantiated megafunction \"vga:vga1\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329399 ""}  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 127 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463157329399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add2 " "Elaborated megafunction instantiation \"lpm_add_sub:Add2\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157329431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add2 " "Instantiated megafunction \"lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329432 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463157329432 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add2\|addcore:adder lpm_add_sub:Add2 " "Elaborated megafunction instantiation \"lpm_add_sub:Add2\|addcore:adder\", which is child of megafunction instantiation \"lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329438 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:oflow_node lpm_add_sub:Add2 " "Elaborated megafunction instantiation \"lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329449 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node lpm_add_sub:Add2 " "Elaborated megafunction instantiation \"lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 191 5 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329464 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add2\|addcore:adder\|addcore:adder\[0\] lpm_add_sub:Add2 " "Elaborated megafunction instantiation \"lpm_add_sub:Add2\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 192 10 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329471 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add2\|altshift:result_ext_latency_ffs lpm_add_sub:Add2 " "Elaborated megafunction instantiation \"lpm_add_sub:Add2\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157329482 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "32 " "Ignored 32 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "32 " "Ignored 32 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1463157329842 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1463157329842 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 121 -1 0 } } { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } } { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 126 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1463157329866 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PXLOUT2 GND " "Pin \"PXLOUT2\" is stuck at GND" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463157330651 "|CRT|PXLOUT2"} { "Warning" "WMLS_MLS_STUCK_PIN" "TEST GND " "Pin \"TEST\" is stuck at GND" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463157330651 "|CRT|TEST"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1463157330651 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S3240_2 " "No output dependent on input pin \"S3240_2\"" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157333479 "|CRT|S3240_2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1463157333479 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "266 " "Implemented 266 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1463157333479 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1463157333479 ""} { "Info" "ICUT_CUT_TM_MCELLS" "136 " "Implemented 136 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1463157333479 ""} { "Info" "ICUT_CUT_TM_SEXPS" "75 " "Implemented 75 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1463157333479 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1463157333479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463157333784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 13 19:35:33 2016 " "Processing ended: Fri May 13 19:35:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463157333784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463157333784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463157333784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463157333784 ""}
