==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg225-1'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [HLS 200-10] Analyzing design file 'topParseEvents/src/abmofAccel.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'outputLoop' does not exist in function 'parseEvents'.
WARNING: [HLS 200-40] Directive 'LOOP_TRIPCOUNT' cannot be applied: Label 'outputLoop' does not exist in function 'parseEvents'.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 107.090 ; gain = 48.930
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 107.125 ; gain = 48.965
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'readPixFromCol' into 'writePix' (topParseEvents/src/abmofAccel.cpp:192).
INFO: [XFORM 203-603] Inlining function 'writePixToCol' into 'writePix' (topParseEvents/src/abmofAccel.cpp:196).
INFO: [XFORM 203-603] Inlining function 'writePix' into 'rwSlices' (topParseEvents/src/abmofAccel.cpp:373).
INFO: [XFORM 203-603] Inlining function 'resetPix' into 'rwSlices' (topParseEvents/src/abmofAccel.cpp:414).
INFO: [XFORM 203-603] Inlining function 'resetPix' into 'rwSlices' (topParseEvents/src/abmofAccel.cpp:413).
INFO: [XFORM 203-603] Inlining function 'resetPix' into 'rwSlices' (topParseEvents/src/abmofAccel.cpp:375).
INFO: [XFORM 203-603] Inlining function 'readPixFromTwoCols' into 'readBlockCols' (topParseEvents/src/abmofAccel.cpp:299).
INFO: [XFORM 203-603] Inlining function 'readPixFromTwoCols' into 'readBlockCols' (topParseEvents/src/abmofAccel.cpp:298).
INFO: [XFORM 203-603] Inlining function 'readBlockCols' into 'rwSlices' (topParseEvents/src/abmofAccel.cpp:394).
INFO: [XFORM 203-603] Inlining function 'miniSADSum' into 'miniSADSumWrapper' (topParseEvents/src/abmofAccel.cpp:453).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 133.945 ; gain = 75.785
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] topParseEvents/src/abmofAccel.cpp:134: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 145.703 ; gain = 87.543
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'rwSlicesInnerLoop' (topParseEvents/src/abmofAccel.cpp:365) in function 'rwSlices' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'innerLoop_1' (topParseEvents/src/abmofAccel.cpp:426) in function 'miniSADSumWrapper' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'min' (topParseEvents/src/abmofAccel.cpp:102).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'colSADSum' (topParseEvents/src/abmofAccel.cpp:44).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sad' (topParseEvents/src/abmofAccel.cpp:24).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sadSum' (topParseEvents/src/abmofAccel.cpp:11).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'calOFLoop2' (topParseEvents/src/abmofAccel.cpp:15) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'readWiderBitsLoop' (topParseEvents/src/abmofAccel.cpp:127) in function 'rwSlices' completely.
INFO: [XFORM 203-501] Unrolling loop 'writeWiderBitsLoop' (topParseEvents/src/abmofAccel.cpp:167) in function 'rwSlices' completely.
INFO: [XFORM 203-501] Unrolling loop 'readRefLoop' (topParseEvents/src/abmofAccel.cpp:297) in function 'rwSlices' completely.
INFO: [XFORM 203-501] Unrolling loop 'readTwoColsWiderBitsLoop' (topParseEvents/src/abmofAccel.cpp:151) in function 'rwSlices' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (topParseEvents/src/abmofAccel.cpp:399) in function 'rwSlices' completely.
INFO: [XFORM 203-501] Unrolling loop 'initMiniSumLoop' (topParseEvents/src/abmofAccel.cpp:432) in function 'miniSADSumWrapper' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (topParseEvents/src/abmofAccel.cpp:447) in function 'miniSADSumWrapper' completely.
INFO: [XFORM 203-501] Unrolling loop 'readColLoop' (topParseEvents/src/abmofAccel.cpp:219) in function 'miniSADSumWrapper' completely.
INFO: [XFORM 203-501] Unrolling loop 'addLoop' (topParseEvents/src/abmofAccel.cpp:234) in function 'miniSADSumWrapper' completely.
INFO: [XFORM 203-501] Unrolling loop 'shiftMainLoop' (topParseEvents/src/abmofAccel.cpp:259) in function 'miniSADSumWrapper' completely.
INFO: [XFORM 203-501] Unrolling loop 'shiftInnerLoop' (topParseEvents/src/abmofAccel.cpp:261) in function 'miniSADSumWrapper' completely.
INFO: [XFORM 203-501] Unrolling loop 'shiftLastLoop' (topParseEvents/src/abmofAccel.cpp:267) in function 'miniSADSumWrapper' completely.
INFO: [XFORM 203-501] Unrolling loop 'minLoop' (topParseEvents/src/abmofAccel.cpp:106) in function 'min' completely.
INFO: [XFORM 203-501] Unrolling loop 'colSADSumLoop' (topParseEvents/src/abmofAccel.cpp:49) in function 'colSADSum' completely.
INFO: [XFORM 203-501] Unrolling loop 'colSADSumInnerLoop' (topParseEvents/src/abmofAccel.cpp:52) in function 'colSADSum' completely.
INFO: [XFORM 203-501] Unrolling loop 'calOFLoop1' (topParseEvents/src/abmofAccel.cpp:33) in function 'sad' completely.
INFO: [XFORM 203-501] Unrolling loop 'calOFLoop2' (topParseEvents/src/abmofAccel.cpp:15) in function 'sadSum' completely.
INFO: [XFORM 203-102] Partitioning array 'sum.V' (topParseEvents/src/abmofAccel.cpp:27) automatically.
WARNING: [XFORM 203-105] Cannot partition array 'glPLSlices.V' : incorrect partition factor 1.
INFO: [XFORM 203-131] Reshaping array 'out2'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'out1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'in2.V' (topParseEvents/src/abmofAccel.cpp:439) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'in1.V' (topParseEvents/src/abmofAccel.cpp:438) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'glPLSlices.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localSumReg.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'miniSumTmp.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in2.V.1' (topParseEvents/src/abmofAccel.cpp:215) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in1.V.1' (topParseEvents/src/abmofAccel.cpp:215) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input2.V' (topParseEvents/src/abmofAccel.cpp:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input1.V' (topParseEvents/src/abmofAccel.cpp:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localSumReg.V'  in dimension 2 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'parseEvents', detected/extracted 4 process function(s): 
	 'Block__proc'
	 'getXandY'
	 'rwSlices'
	 'miniSADSumWrapper'.
INFO: [XFORM 203-11] Balancing expressions in function 'sadSum' (topParseEvents/src/abmofAccel.cpp:11)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 181.934 ; gain = 123.773
INFO: [XFORM 203-541] Flattening a loop nest 'rwSlicesLoop' (topParseEvents/src/abmofAccel.cpp:360:3) in function 'rwSlices'.
INFO: [XFORM 203-541] Flattening a loop nest 'wrapperLoop' (topParseEvents/src/abmofAccel.cpp:423:3) in function 'miniSADSumWrapper'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 265.621 ; gain = 207.461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parseEvents' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.304 seconds; current allocated memory: 213.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 213.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getXandY'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getXandYLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 213.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 213.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rwSlices'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rwSlicesLoop_rwSlicesInnerLoop'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'resetLoop'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (topParseEvents/src/abmofAccel.cpp:180->topParseEvents/src/abmofAccel.cpp:414->topParseEvents/src/abmofAccel.cpp:474) of constant 0 on array 'glPLSlices_V_0' and 'store' operation (topParseEvents/src/abmofAccel.cpp:180->topParseEvents/src/abmofAccel.cpp:413->topParseEvents/src/abmofAccel.cpp:474) of constant 0 on array 'glPLSlices_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 214.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 216.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sadSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sadSum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 216.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 216.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sad'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sad'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 217.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 217.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'colSADSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'colSADSum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 217.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 218.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'min'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'min'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 218.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 218.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'miniSADSumWrapper'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'wrapperLoop_innerLoop_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 219.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 220.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 221.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 221.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'glPLActiveSliceIdx_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 222.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getXandY'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getXandY'.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 222.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rwSlices'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rwSlices_glPLSlices_V_0' to 'rwSlices_glPLSlicbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rwSlices_glPLSlices_V_1' to 'rwSlices_glPLSliccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rwSlices_glPLSlices_V_2' to 'rwSlices_glPLSlicdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rwSlices_glPLSlices_V_3' to 'rwSlices_glPLSliceOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_mux_42_128_1_1' to 'parseEvents_mux_4fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mux_4fYi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rwSlices'.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 225.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sadSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sadSum'.
INFO: [HLS 200-111]  Elapsed time: 1.261 seconds; current allocated memory: 226.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sad'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sad'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 226.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'colSADSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'colSADSum'.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 227.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'min'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'min'.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 228.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'miniSADSumWrapper'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'miniRetVal_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'miniSumTmp_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'miniSumTmp_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'miniSumTmp_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'miniSumTmp_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'miniSumTmp_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'miniSumTmp_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'miniSumTmp_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_4_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_5_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_6_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_7_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_7_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_7_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_7_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_7_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_8_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_8_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_8_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_8_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_8_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_8_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_9_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_9_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_9_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_9_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_9_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_9_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_9_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_10_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_10_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_10_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_10_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_10_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_10_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'localSumReg_V_10_6' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'miniSADSumWrapper'.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 229.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/dataStream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventsArraySize' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventSlice_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parseEvents' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_rwSlices_U0' to 'start_for_rwSliceg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_miniSADSumWrapper_U0' to 'start_for_miniSADhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseEvents'.
INFO: [HLS 200-111]  Elapsed time: 1.366 seconds; current allocated memory: 231.054 MB.
INFO: [RTMG 210-278] Implementing memory 'rwSlices_glPLSlicbkb_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w2_d3_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w32_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w32_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w68_d2_S' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w68_d2_S' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w32_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_rwSliceg8j' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_miniSADhbi' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 306.727 ; gain = 248.566
INFO: [SYSC 207-301] Generating SystemC RTL for parseEvents.
INFO: [VHDL 208-304] Generating VHDL RTL for parseEvents.
INFO: [VLOG 209-307] Generating Verilog RTL for parseEvents.
INFO: [HLS 200-112] Total elapsed time: 38.367 seconds; peak allocated memory: 231.054 MB.
