5 18 1fd81 8 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (aedge1.1.vcd) 2 -o (aedge1.1.cdd) 2 -v (aedge1.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 aedge1.1.v 8 44 1 
2 1 13 13 13 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 2 19 19 19 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 a 1 10 107000b 1 0 3 0 4 17 0 f 0 f 7 0
1 b 2 11 107000b 1 0 31 0 32 17 0 ffffffff 0 1e f 0
4 1 1 0 0 1
4 2 1 0 0 2
3 1 main.u$0 "main.u$0" 0 aedge1.1.v 13 17 1 
2 3 14 14 14 20002 1 0 1008 0 0 32 48 1 0
2 4 14 14 14 10002 2 2c 900a 3 0 32 18 0 ffffffff 0 0 0 0
2 5 15 15 15 50005 1 0 1008 0 0 32 48 1 0
2 6 15 15 15 10001 0 1 1410 0 0 32 1 b
2 7 15 15 15 10005 1 37 1a 5 6
2 8 16 16 16 10007 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 9 16 16 16 b000b 5 1 100c 0 0 4 1 a
2 10 16 16 16 b000b 9 29 100a 9 0 1 18 0 1 0 0 0 0
2 11 16 16 16 170017 1 0 1008 0 0 32 48 1 0
2 12 16 16 16 120012 4 1 1018 0 0 32 1 b
2 13 16 16 16 120017 4 f 1018 11 12 32 18 0 ffffffff ffffffff 1e 0 0
2 14 16 16 16 e000e 0 1 1410 0 0 32 1 b
2 15 16 16 16 e0017 4 37 3a 13 14
4 4 11 7 0 4
4 7 0 8 8 4
4 8 0 0 10 4
4 10 0 15 0 4
4 15 6 10 10 4
3 1 main.u$1 "main.u$1" 0 aedge1.1.v 19 33 1 
2 16 20 20 20 50008 1 0 61004 0 0 4 16 0 0
2 17 20 20 20 10001 0 1 1410 0 0 4 1 a
2 18 20 20 20 10008 1 37 16 16 17
2 19 21 21 21 20002 1 0 1008 0 0 32 48 5 0
2 20 21 21 21 10002 2 2c 900a 19 0 32 18 0 ffffffff 0 0 0 0
2 21 22 22 22 50008 1 0 61008 0 0 4 16 1 0
2 22 22 22 22 10001 0 1 1410 0 0 4 1 a
2 23 22 22 22 10008 1 37 1a 21 22
2 24 23 23 23 20002 1 0 1008 0 0 32 48 5 0
2 25 23 23 23 10002 2 2c 900a 24 0 32 18 0 ffffffff 0 0 0 0
2 26 24 24 24 50008 1 0 61008 0 0 4 16 1 0
2 27 24 24 24 10001 0 1 1410 0 0 4 1 a
2 28 24 24 24 10008 1 37 1a 26 27
2 29 25 25 25 20002 1 0 1008 0 0 32 48 5 0
2 30 25 25 25 10002 2 2c 900a 29 0 32 18 0 ffffffff 0 0 0 0
2 31 26 26 26 50008 1 0 61008 0 0 4 16 2 0
2 32 26 26 26 10001 0 1 1410 0 0 4 1 a
2 33 26 26 26 10008 1 37 1a 31 32
2 34 27 27 27 20002 1 0 1008 0 0 32 48 5 0
2 35 27 27 27 10002 2 2c 900a 34 0 32 18 0 ffffffff 0 0 0 0
2 36 28 28 28 50008 1 0 61008 0 0 4 16 2 0
2 37 28 28 28 10001 0 1 1410 0 0 4 1 a
2 38 28 28 28 10008 1 37 1a 36 37
2 39 29 29 29 20002 1 0 1008 0 0 32 48 5 0
2 40 29 29 29 10002 2 2c 900a 39 0 32 18 0 ffffffff 0 0 0 0
2 41 30 30 30 50008 1 0 61008 0 0 4 16 4 0
2 42 30 30 30 10001 0 1 1410 0 0 4 1 a
2 43 30 30 30 10008 1 37 1a 41 42
2 44 31 31 31 20002 1 0 1008 0 0 32 48 5 0
2 45 31 31 31 10002 2 2c 900a 44 0 32 18 0 ffffffff 0 0 0 0
2 46 32 32 32 50008 1 0 61008 0 0 4 16 8 0
2 47 32 32 32 10001 0 1 1410 0 0 4 1 a
2 48 32 32 32 10008 1 37 1a 46 47
4 18 11 20 20 18
4 20 0 23 0 18
4 23 0 25 25 18
4 25 0 28 0 18
4 28 0 30 30 18
4 30 0 33 0 18
4 33 0 35 35 18
4 35 0 38 0 18
4 38 0 40 40 18
4 40 0 43 0 18
4 43 0 45 45 18
4 45 0 48 0 18
4 48 0 0 0 18
3 1 main.u$2 "main.u$2" 0 aedge1.1.v 35 42 1 
