Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date             : Thu Nov  9 22:53:00 2017
| Host             : bcv-Vostro-430 running 64-bit Ubuntu 16.04.1 LTS
| Command          : report_power -file conv_power_routed.rpt -pb conv_power_summary_routed.pb -rpx conv_power_routed.rpx
| Design           : conv
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 13.232 (Junction temp exceeded!) |
| Dynamic (W)              | 12.192                           |
| Device Static (W)        | 1.040                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     0.214 |      792 |       --- |             --- |
|   LUT as Logic          |     0.165 |      222 |     53200 |            0.42 |
|   Register              |     0.022 |      316 |    106400 |            0.30 |
|   CARRY4                |     0.008 |        2 |     13300 |            0.02 |
|   LUT as Shift Register |     0.008 |       43 |     17400 |            0.25 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   F7/F8 Muxes           |     0.005 |       96 |     53200 |            0.18 |
|   Others                |     0.000 |       63 |       --- |             --- |
| Signals                 |     0.462 |      690 |       --- |             --- |
| DSPs                    |     6.807 |        8 |       220 |            3.64 |
| I/O                     |     4.709 |       34 |       200 |           17.00 |
| Static Power            |     1.040 |          |           |                 |
| Total                   |    13.232 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     7.822 |       7.523 |      0.299 |
| Vccaux    |       1.800 |     0.482 |       0.382 |      0.100 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     2.213 |       2.212 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.026 |       0.000 |      0.026 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                     | Power (W) |
+----------------------------------------------------------------------------------------------------------+-----------+
| conv                                                                                                     |    12.192 |
|   F                                                                                                      |     7.314 |
|     U0                                                                                                   |     7.314 |
|       i_synth                                                                                            |     7.314 |
|         g_single_rate.i_single_rate                                                                      |     7.314 |
|           g_parallel.g_cnfg_and_reload.i_cnfg_and_reload                                                 |     0.050 |
|             g_fsel_store.i_next_chan_dly                                                                 |    <0.001 |
|             g_fsel_store.i_update_chan_dly                                                               |     0.002 |
|             i_config_chan_fifo                                                                           |     0.036 |
|               fifo0                                                                                      |     0.035 |
|           g_parallel.g_paths[0].g_mem_array[0].i_mem                                                     |     0.021 |
|             g_individual.g_mem_b.i_mem_b                                                                 |     0.011 |
|             g_individual.i_mem_a                                                                         |     0.010 |
|           g_parallel.g_paths[0].g_mem_array[1].i_mem                                                     |     0.021 |
|             g_individual.g_mem_b.i_mem_b                                                                 |     0.010 |
|             g_individual.i_mem_a                                                                         |     0.010 |
|           g_parallel.g_paths[0].g_mem_array[2].i_mem                                                     |     0.020 |
|             g_individual.g_mem_b.i_mem_b                                                                 |     0.010 |
|             g_individual.i_mem_a                                                                         |     0.010 |
|           g_parallel.g_paths[0].g_mem_array[3].i_mem                                                     |     0.020 |
|             g_individual.g_mem_b.i_mem_b                                                                 |     0.010 |
|             g_individual.i_mem_a                                                                         |     0.010 |
|           g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[0].g_data_casc_buff.i_data_casc_buff |    <0.001 |
|             g_buff.i_buff                                                                                |    <0.001 |
|           g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[1].g_data_casc_buff.i_data_casc_buff |    <0.001 |
|             g_buff.i_buff                                                                                |    <0.001 |
|           g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[2].g_data_casc_buff.i_data_casc_buff |    <0.001 |
|             g_buff.i_buff                                                                                |    <0.001 |
|           g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[3].g_data_casc_buff.i_data_casc_buff |    <0.001 |
|             g_buff.i_buff                                                                                |    <0.001 |
|           g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[4].g_data_casc_buff.i_data_casc_buff |    <0.001 |
|             g_buff.i_buff                                                                                |    <0.001 |
|           g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[5].g_data_casc_buff.i_data_casc_buff |    <0.001 |
|             g_buff.i_buff                                                                                |    <0.001 |
|           g_parallel.g_paths[0].g_non_symmetric.g_data_array.g_data[6].g_data_casc_buff.i_data_casc_buff |    <0.001 |
|             g_buff.i_buff                                                                                |    <0.001 |
|           g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[0].i_madd                                 |     0.731 |
|             i_addsub_mult_add                                                                            |     0.731 |
|           g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[1].i_madd                                 |     0.805 |
|             i_addsub_mult_add                                                                            |     0.805 |
|           g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[2].i_madd                                 |     0.840 |
|             i_addsub_mult_add                                                                            |     0.840 |
|           g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[3].i_madd                                 |     0.861 |
|             i_addsub_mult_add                                                                            |     0.861 |
|           g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[4].i_madd                                 |     0.877 |
|             i_addsub_mult_add                                                                            |     0.877 |
|           g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[5].i_madd                                 |     0.888 |
|             i_addsub_mult_add                                                                            |     0.888 |
|           g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[6].i_madd                                 |     0.897 |
|             i_addsub_mult_add                                                                            |     0.897 |
|           g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[7].i_madd                                 |     1.081 |
|             i_addsub_mult_add                                                                            |     1.081 |
|           g_parallel.i_cntrl_src                                                                         |    <0.001 |
|           g_parallel.i_data_in                                                                           |     0.014 |
|           g_parallel.i_latch_op                                                                          |     0.001 |
|           g_s_data_chan_fifo.i_s_data_chan_fifo                                                          |     0.098 |
|             fifo0                                                                                        |     0.079 |
+----------------------------------------------------------------------------------------------------------+-----------+


