# UART
Design &amp; Verified UART Protocol in Verilog
