
*** Running vivado
    with args -log nano_sc_system.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source nano_sc_system.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source nano_sc_system.tcl -notrace
Command: synth_design -top nano_sc_system -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15040
WARNING: [Synth 8-2611] redeclaration of ansi port clkDiv is not allowed [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/new/clockDiv.v:8]
WARNING: [Synth 8-2611] redeclaration of ansi port segments is not allowed [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/new/segmentDecoder.v:8]
WARNING: [Synth 8-2611] redeclaration of ansi port out is not allowed [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/new/singlePulser.v:11]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.207 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nano_sc_system' [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/nano_sc_system.v:10]
INFO: [Synth 8-6157] synthesizing module 'nanocpu' [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/nanocpu.v:9]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/adder.v:9]
	Parameter WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (1#1) [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/adder.v:9]
INFO: [Synth 8-6157] synthesizing module 'mux2_1' [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/mux2_1.v:9]
	Parameter WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2_1' (2#1) [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/mux2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'extender' [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/extender.v:10]
INFO: [Synth 8-6155] done synthesizing module 'extender' (3#1) [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/extender.v:10]
INFO: [Synth 8-6157] synthesizing module 'mux2_1__parameterized0' [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/mux2_1.v:9]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2_1__parameterized0' (3#1) [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/mux2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/regfile.v:9]
WARNING: [Synth 8-639] system function call 'time' not supported [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/regfile.v:35]
INFO: [Synth 8-251] 0 - A(REG[x]) -  xxxxxxxx, B(REG[x]) -  xxxxxxxx
 [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/regfile.v:35]
WARNING: [Synth 8-639] system function call 'time' not supported [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/regfile.v:39]
INFO: [Synth 8-251] 0 - REG[x] <- xxxxxxxx [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/regfile.v:39]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (4#1) [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/regfile.v:9]
INFO: [Synth 8-6157] synthesizing module 'mux2_1__parameterized1' [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/mux2_1.v:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2_1__parameterized1' (4#1) [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/mux2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/alu.v:9]
WARNING: [Synth 8-567] referenced signal 'Cin' should be on the sensitivity list [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/alu.v:20]
INFO: [Synth 8-6155] done synthesizing module 'alu' (5#1) [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/alu.v:9]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/control.v:10]
	Parameter ORI bound to: 6'b010000 
	Parameter ORUI bound to: 6'b010001 
	Parameter RTYPE bound to: 6'b000001 
	Parameter LW bound to: 6'b011000 
	Parameter SW bound to: 6'b011100 
	Parameter BEQ bound to: 6'b100100 
	Parameter JMP bound to: 6'b110000 
WARNING: [Synth 8-567] referenced signal 'opcode' should be on the sensitivity list [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/control.v:131]
WARNING: [Synth 8-567] referenced signal 'reserved' should be on the sensitivity list [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/control.v:131]
INFO: [Synth 8-6155] done synthesizing module 'control' (6#1) [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/control.v:10]
INFO: [Synth 8-6155] done synthesizing module 'nanocpu' (7#1) [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/nanocpu.v:9]
INFO: [Synth 8-6157] synthesizing module 'rom' [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/rom.v:9]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'prog.list' is read successfully [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/rom.v:21]
INFO: [Synth 8-6155] done synthesizing module 'rom' (8#1) [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/rom.v:9]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/memory.v:9]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/new/clockDiv.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (9#1) [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/new/clockDiv.v:3]
INFO: [Synth 8-6157] synthesizing module 'quadSevenSeg' [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/new/quadSevenSeg.v:3]
INFO: [Synth 8-6157] synthesizing module 'hexTo7Segment' [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/new/segmentDecoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'hexTo7Segment' (10#1) [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/new/segmentDecoder.v:3]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/new/quadSevenSeg.v:50]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/new/quadSevenSeg.v:50]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/new/quadSevenSeg.v:50]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/new/quadSevenSeg.v:50]
INFO: [Synth 8-6155] done synthesizing module 'quadSevenSeg' (11#1) [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/new/quadSevenSeg.v:3]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/memory.v:58]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/memory.v:58]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/memory.v:58]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/memory.v:58]
WARNING: [Synth 8-567] referenced signal 'sw' should be on the sensitivity list [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/memory.v:58]
INFO: [Synth 8-6155] done synthesizing module 'memory' (12#1) [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/memory.v:9]
INFO: [Synth 8-6155] done synthesizing module 'nano_sc_system' (13#1) [D:/Vivado/Workspace/Lab05/Lab05.srcs/sources_1/imports/Lab5Verilog/nano_sc_system.v:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1119.809 ; gain = 5.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1119.809 ; gain = 5.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1119.809 ; gain = 5.602
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1119.809 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado/Workspace/Lab05/Lab05.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [D:/Vivado/Workspace/Lab05/Lab05.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado/Workspace/Lab05/Lab05.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nano_sc_system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nano_sc_system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1219.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1219.004 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1219.004 ; gain = 104.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1219.004 ; gain = 104.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1219.004 ; gain = 104.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1219.004 ; gain = 104.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 1     
	   3 Input   31 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---RAMs : 
	             160K Bit	(32769 X 5 bit)          RAMs := 1     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	  47 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   8 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1219.004 ; gain = 104.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------+----------------------+-----------+----------------------+-------------------------------+
|Module Name    | RTL Object           | Inference | Size (Depth x Width) | Primitives                    | 
+---------------+----------------------+-----------+----------------------+-------------------------------+
|nano_sc_system | CPU/REGFILE/regs_reg | Implied   | 32 x 32              | RAM32M x 12	                  | 
|nano_sc_system | DATAMEM/mem_reg      | Implied   | 64 K x 5             | RAM16X1S x 5	RAM256X1S x 640	 | 
+---------------+----------------------+-----------+----------------------+-------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1219.004 ; gain = 104.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1318.086 ; gain = 203.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+---------------+----------------------+-----------+----------------------+-------------------------------+
|Module Name    | RTL Object           | Inference | Size (Depth x Width) | Primitives                    | 
+---------------+----------------------+-----------+----------------------+-------------------------------+
|nano_sc_system | CPU/REGFILE/regs_reg | Implied   | 32 x 32              | RAM32M x 12	                  | 
|nano_sc_system | DATAMEM/mem_reg      | Implied   | 64 K x 5             | RAM16X1S x 5	RAM256X1S x 640	 | 
+---------------+----------------------+-----------+----------------------+-------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 1319.086 ; gain = 204.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 1319.086 ; gain = 204.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 1319.086 ; gain = 204.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 1319.086 ; gain = 204.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 1319.086 ; gain = 204.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 1319.086 ; gain = 204.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 1319.086 ; gain = 204.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    28|
|3     |LUT1      |    52|
|4     |LUT2      |   130|
|5     |LUT3      |    71|
|6     |LUT4      |    54|
|7     |LUT5      |   205|
|8     |LUT6      |   309|
|9     |MUXF7     |   111|
|10    |MUXF8     |    40|
|11    |RAM16X1S  |     5|
|12    |RAM256X1S |   640|
|13    |RAM32M    |    12|
|14    |FDRE      |    44|
|15    |IBUF      |    13|
|16    |OBUF      |    12|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 1319.086 ; gain = 204.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 1319.086 ; gain = 105.684
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 1319.086 ; gain = 204.879
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1330.977 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 836 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1330.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 657 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 5 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 640 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:15 . Memory (MB): peak = 1330.977 ; gain = 216.770
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/Workspace/Lab05/Lab05.runs/synth_1/nano_sc_system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file nano_sc_system_utilization_synth.rpt -pb nano_sc_system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  3 15:14:44 2020...
