library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Or8Way is
    port ( 
            a:   in  STD_LOGIC_VECTOR(7 downto 0);
            b:   in  STD_LOGIC_VECTOR(7 downto 0);
            q:   out STD_LOGIC_VECTOR(7 downto 0));
end entity;

architecture arch of Or8Way is
begin
q <= a or b

end architecture;

