module partsel_00141(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input signed [31:0] x2;
  input [31:0] x3;
  wire [28:3] x4;
  wire signed [25:0] x5;
  wire signed [2:25] x6;
  wire [28:3] x7;
  wire signed [24:4] x8;
  wire signed [28:4] x9;
  wire [30:4] x10;
  wire [0:28] x11;
  wire [30:6] x12;
  wire [5:29] x13;
  wire signed [27:6] x14;
  wire [31:0] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [24:2] p0 = 354430902;
  localparam [31:2] p1 = 70300280;
  localparam [28:4] p2 = 780235102;
  localparam signed [7:28] p3 = 745376339;
  assign x4 = ((p3[23 + s1 -: 8] + p1[23]) & {2{p0[27 + s3 -: 5]}});
  assign x5 = {x4[18 +: 1], p2};
  assign x6 = (!ctrl[2] && ctrl[1] && ctrl[3] ? p2[19 + s1] : p3[4 + s1]);
  assign x7 = x6[10];
  assign x8 = x0[18 + s2 -: 6];
  assign x9 = p3[17 + s1];
  assign x10 = x9[14 +: 1];
  assign x11 = ({2{x8[13 -: 4]}} | x0[15 -: 1]);
  assign x12 = ((ctrl[1] || ctrl[3] && ctrl[2] ? x6 : x0[16 + s2]) & x2[17]);
  assign x13 = (p2[30 + s3 +: 5] - (p1[18] + x6[16 + s3 -: 1]));
  assign x14 = (!ctrl[3] || !ctrl[1] && ctrl[0] ? ({2{p3[8]}} & {2{x1[23 -: 4]}}) : ({p0, p2} ^ x7[13 -: 3]));
  assign x15 = (p1[18 + s2] | ({{2{(((x5[6 + s1] | x6) | x0[11 + s0]) + p3[22 -: 1])}}, (ctrl[0] || ctrl[0] || !ctrl[1] ? {(p3[4 + s3] & x7[27 + s3 +: 6]), p2} : {x3[14 + s2], (p1[19 -: 2] - p3[3 + s2 -: 2])})} ^ {2{((!ctrl[2] || !ctrl[0] && ctrl[1] ? x3 : p2) | (!ctrl[0] || !ctrl[2] || !ctrl[2] ? x6[22] : x13[21 -: 1]))}}));
  assign y0 = ((!ctrl[0] && ctrl[0] || !ctrl[0] ? (p3[10 + s2 -: 1] & {2{p0[24 + s3 -: 3]}}) : {((x7[5 + s2] | x13[14 + s0]) - x15[15 + s1 -: 8]), (ctrl[0] && ctrl[0] || !ctrl[3] ? (p3[14 + s0] & p0[27 + s0 -: 8]) : (ctrl[2] && ctrl[1] || !ctrl[3] ? p3[11] : (p3[15 -: 1] & p1)))}) ^ p2[12 -: 3]);
  assign y1 = x4[22];
  assign y2 = (p2[21] | (p3[12 +: 2] & p3));
  assign y3 = p2[11];
endmodule
