{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1739239684207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1739239684207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 10 21:08:04 2025 " "Processing started: Mon Feb 10 21:08:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1739239684207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1739239684207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project2_main -c Project2_main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project2_main -c Project2_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1739239684207 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project2_main_7_1200mv_85c_slow.vho C:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Mainprogram/simulation/modelsim/ simulation " "Generated file Project2_main_7_1200mv_85c_slow.vho in folder \"C:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Mainprogram/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1739239684935 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project2_main_7_1200mv_0c_slow.vho C:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Mainprogram/simulation/modelsim/ simulation " "Generated file Project2_main_7_1200mv_0c_slow.vho in folder \"C:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Mainprogram/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1739239685091 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project2_main_min_1200mv_0c_fast.vho C:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Mainprogram/simulation/modelsim/ simulation " "Generated file Project2_main_min_1200mv_0c_fast.vho in folder \"C:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Mainprogram/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1739239685248 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project2_main.vho C:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Mainprogram/simulation/modelsim/ simulation " "Generated file Project2_main.vho in folder \"C:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Mainprogram/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1739239685407 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project2_main_7_1200mv_85c_vhd_slow.sdo C:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Mainprogram/simulation/modelsim/ simulation " "Generated file Project2_main_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Mainprogram/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1739239685612 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project2_main_7_1200mv_0c_vhd_slow.sdo C:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Mainprogram/simulation/modelsim/ simulation " "Generated file Project2_main_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Mainprogram/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1739239685832 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project2_main_min_1200mv_0c_vhd_fast.sdo C:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Mainprogram/simulation/modelsim/ simulation " "Generated file Project2_main_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Mainprogram/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1739239686052 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Project2_main_vhd.sdo C:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Mainprogram/simulation/modelsim/ simulation " "Generated file Project2_main_vhd.sdo in folder \"C:/Users/nevindi/Documents/GitHub/EE316_2025/Project2/Mainprogram/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1739239686273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1739239686635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 10 21:08:06 2025 " "Processing ended: Mon Feb 10 21:08:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1739239686635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1739239686635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1739239686635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1739239686635 ""}
