"Name","Architecture","License","Autorouter","Comment"
"Electric","*BSD,Java","GPL-3.0-or-later","Yes","VLSIcircuitdesigntoolwithconnectivityatalllevels.CanalsobeusedforschematicentryandPCBdesign."
"FreePCB","w32","GPL","Yes","AprintedcircuitboarddesignprogramforMicrosoftWindows.FreePCBallowsforupto16copperlayers,bothmetricandUScustomaryunits,andexportofdesignsinGerberformat.BoardscanbepartiallyorfullyautoroutedwiththeFreeRoutingautorouterbyusingtheFpcROUTESpecctraDSNdesignfiletranslator."
"Fritzing","Windows,Mac,Linux","GPL-3.0-or-later","Yes","Protoboardview,schematicview,PCBview,Code(firmware)view.Includescustomizabledesignrulechecker.IncludescommonshapedboardslikeArduinoandRaspberryPishields.Allowssplinecurvetraces.Onlytwolayers(topandbottom).Outputsgerbers."
"gEDA","*BSD,Linux,Mac","GPL-2.0-or-later","Yes","schematic,simulation,PCBeditor,gerberview"
"Gnucap","any(C++98)","GPL-2.0-or-later","No","Mixed-signalcircuitsimulator"
"IcarusVerilog","*BSD,Linux,Mac","GPL-2.0-or-later","No","Verilogsimulator"
"KiCad","Linux,Mac,Windows","GPL-3.0-or-later","FreeRouting","Fullpackageforschematicandboarddesign,etc.Designrulechecking.User-definedsymbolsandfootprints.Gerber/drillfilecreation.Graphicinterface.Activeusercommunity."
"KTechLab","Linux","GPL","No","KTechLabisaschematiccaptureandsimulator.Itisspecificallygearedtowardmixedsignalsimulationofanalogcomponentsandsmalldigitalprocessors."
"Magic","Linux","BSDlicense","No","Avery-large-scaleintegrationlayouttool"
"Ngspice","Linux,Solaris,Mac,NetBSD,FreeBSD,w32","BSD-3-Clause","No","SPICE+XSPICE+Cider"
"Oregano","","GPL-2.0-or-later","No","Schematiccapture+spicesimulation"
"QuiteUniversalCircuitSimulator(QUCS)","Linux,Solaris,Mac,NetBSD,FreeBSD,w32","GPL-2.0-or-later","No","Schematiccapture+Verilog+VHDL+simulation"
"pcb-rnd","*BSD,Linux,Mac,w32","GPL-2.0-or-later","Yes","Circuitlayoutprogramwithextendedfileformatsupport,DRC,parametricfootprints,querylanguage,andGUIandcommandlineoperationforbatchprocessingandautomation"
"Verilator","Posix","LGPL-3.0-onlyorArtistic-2.0","No","VerilatoristhefastestfreeVerilogHDLsimulator.ItcompilessynthesizableVerilogintocycleaccurateC++orSystemCcodefollowing2-statesynthesis(zerodelay)semantics.BenchmarksreportedonitswebsitesuggestitisseveraltimesfasterthancommercialeventdrivensimulatorssuchasModelSim,NC-VerilogandVCS,whilenotquiteasfastascommercialcycleaccuratemodelingtoolssuchasCarbonModelStudioandARCVTOC."
"XCircuit","Unix","GPL","No","Usedtoproducenetlistsandpublishhigh-qualitydrawings."
