INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/Convert_Code_To_IP/Convert_Code_To_IP.srcs/sources_1/new/Full_Add_My_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Add_My_IP
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/Convert_Code_To_IP/Convert_Code_To_IP.srcs/sim_1/new/Full_Add_My_IP_Tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Add_My_IP_Tb
