
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000dfc  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08000fa4  08000fa4  00010fa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000fbc  08000fbc  00010fc4  2**0
                  CONTENTS
  4 .ARM          00000000  08000fbc  08000fbc  00010fc4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000fbc  08000fc4  00010fc4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000fbc  08000fbc  00010fbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000fc0  08000fc0  00010fc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010fc4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010fc4  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00010fc4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000141e  00000000  00000000  00010fee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000491  00000000  00000000  0001240c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000158  00000000  00000000  000128a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000120  00000000  00000000  000129f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000021ac  00000000  00000000  00012b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001876  00000000  00000000  00014cc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000090bb  00000000  00000000  0001653a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0001f5f5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000004c8  00000000  00000000  0001f648  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000f8c 	.word	0x08000f8c

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	08000f8c 	.word	0x08000f8c

080001e8 <strlen>:
 80001e8:	4603      	mov	r3, r0
 80001ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ee:	2a00      	cmp	r2, #0
 80001f0:	d1fb      	bne.n	80001ea <strlen+0x2>
 80001f2:	1a18      	subs	r0, r3, r0
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr

080001f8 <delay>:

// arduino led
#define LED_PIN					9


void delay(void) {
 80001f8:	b480      	push	{r7}
 80001fa:	b083      	sub	sp, #12
 80001fc:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 500000 / 2; ++i);
 80001fe:	2300      	movs	r3, #0
 8000200:	607b      	str	r3, [r7, #4]
 8000202:	e002      	b.n	800020a <delay+0x12>
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	3301      	adds	r3, #1
 8000208:	607b      	str	r3, [r7, #4]
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	4a04      	ldr	r2, [pc, #16]	; (8000220 <delay+0x28>)
 800020e:	4293      	cmp	r3, r2
 8000210:	d9f8      	bls.n	8000204 <delay+0xc>
}
 8000212:	bf00      	nop
 8000214:	bf00      	nop
 8000216:	370c      	adds	r7, #12
 8000218:	46bd      	mov	sp, r7
 800021a:	bc80      	pop	{r7}
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop
 8000220:	0003d08f 	.word	0x0003d08f

08000224 <SPI2_GPIOInits>:

void SPI2_GPIOInits(void) {
 8000224:	b580      	push	{r7, lr}
 8000226:	b084      	sub	sp, #16
 8000228:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPIPins;
	SPIPins.pGPIOx = GPIOB;
 800022a:	4b14      	ldr	r3, [pc, #80]	; (800027c <SPI2_GPIOInits+0x58>)
 800022c:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PingConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 800022e:	2302      	movs	r3, #2
 8000230:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PingConfig.GPIO_PinAltFunMode = 5;
 8000232:	2305      	movs	r3, #5
 8000234:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PingConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000236:	2300      	movs	r3, #0
 8000238:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PingConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 800023a:	2300      	movs	r3, #0
 800023c:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PingConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800023e:	2302      	movs	r3, #2
 8000240:	72bb      	strb	r3, [r7, #10]

	// SCLK
	SPIPins.GPIO_PingConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 8000242:	230d      	movs	r3, #13
 8000244:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000246:	1d3b      	adds	r3, r7, #4
 8000248:	4618      	mov	r0, r3
 800024a:	f000 fb23 	bl	8000894 <GPIO_Init>

	// MOSI
	SPIPins.GPIO_PingConfig.GPIO_PinNumber = GPIO_PIN_NO_15;
 800024e:	230f      	movs	r3, #15
 8000250:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000252:	1d3b      	adds	r3, r7, #4
 8000254:	4618      	mov	r0, r3
 8000256:	f000 fb1d 	bl	8000894 <GPIO_Init>

	// MISO
	SPIPins.GPIO_PingConfig.GPIO_PinNumber = GPIO_PIN_NO_14;
 800025a:	230e      	movs	r3, #14
 800025c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800025e:	1d3b      	adds	r3, r7, #4
 8000260:	4618      	mov	r0, r3
 8000262:	f000 fb17 	bl	8000894 <GPIO_Init>

	// NSS
	SPIPins.GPIO_PingConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 8000266:	230c      	movs	r3, #12
 8000268:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800026a:	1d3b      	adds	r3, r7, #4
 800026c:	4618      	mov	r0, r3
 800026e:	f000 fb11 	bl	8000894 <GPIO_Init>
}
 8000272:	bf00      	nop
 8000274:	3710      	adds	r7, #16
 8000276:	46bd      	mov	sp, r7
 8000278:	bd80      	pop	{r7, pc}
 800027a:	bf00      	nop
 800027c:	40020400 	.word	0x40020400

08000280 <SPI2_Inits>:

void SPI2_Inits(void) {
 8000280:	b580      	push	{r7, lr}
 8000282:	b084      	sub	sp, #16
 8000284:	af00      	add	r7, sp, #0
	SPI_Handle_t SPI2Handle;
	SPI2Handle.pSPIx = SPI2;
 8000286:	4b0c      	ldr	r3, [pc, #48]	; (80002b8 <SPI2_Inits+0x38>)
 8000288:	607b      	str	r3, [r7, #4]

	SPI2Handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 800028a:	2301      	movs	r3, #1
 800028c:	727b      	strb	r3, [r7, #9]
	SPI2Handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 800028e:	2301      	movs	r3, #1
 8000290:	723b      	strb	r3, [r7, #8]
	SPI2Handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV8; // 8 MHz
 8000292:	2302      	movs	r3, #2
 8000294:	72bb      	strb	r3, [r7, #10]
	SPI2Handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 8000296:	2300      	movs	r3, #0
 8000298:	72fb      	strb	r3, [r7, #11]
	SPI2Handle.SPIConfig.SPI_CPOL = SPI_CPOL_LO;
 800029a:	2300      	movs	r3, #0
 800029c:	733b      	strb	r3, [r7, #12]
	SPI2Handle.SPIConfig.SPI_CPHA = SPI_CPHA_LO;
 800029e:	2300      	movs	r3, #0
 80002a0:	737b      	strb	r3, [r7, #13]
	SPI2Handle.SPIConfig.SPI_DFF = SPI_SSM_DI;	// Hardware slave management
 80002a2:	2300      	movs	r3, #0
 80002a4:	72fb      	strb	r3, [r7, #11]

	SPI_Init(&SPI2Handle);
 80002a6:	1d3b      	adds	r3, r7, #4
 80002a8:	4618      	mov	r0, r3
 80002aa:	f000 fd1f 	bl	8000cec <SPI_Init>
}
 80002ae:	bf00      	nop
 80002b0:	3710      	adds	r7, #16
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	40003800 	.word	0x40003800

080002bc <GPIO_ButtonInit>:

void GPIO_ButtonInit() {
 80002bc:	b580      	push	{r7, lr}
 80002be:	b084      	sub	sp, #16
 80002c0:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIObtn;

	GPIObtn.pGPIOx = GPIOA;
 80002c2:	4b09      	ldr	r3, [pc, #36]	; (80002e8 <GPIO_ButtonInit+0x2c>)
 80002c4:	607b      	str	r3, [r7, #4]
	GPIObtn.GPIO_PingConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 80002c6:	2300      	movs	r3, #0
 80002c8:	723b      	strb	r3, [r7, #8]
	GPIObtn.GPIO_PingConfig.GPIO_PinMode = GPIO_MODE_IN;
 80002ca:	2300      	movs	r3, #0
 80002cc:	727b      	strb	r3, [r7, #9]
	GPIObtn.GPIO_PingConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80002ce:	2302      	movs	r3, #2
 80002d0:	72bb      	strb	r3, [r7, #10]
	GPIObtn.GPIO_PingConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80002d2:	2300      	movs	r3, #0
 80002d4:	72fb      	strb	r3, [r7, #11]

	GPIO_Init(&GPIObtn);
 80002d6:	1d3b      	adds	r3, r7, #4
 80002d8:	4618      	mov	r0, r3
 80002da:	f000 fadb 	bl	8000894 <GPIO_Init>
}
 80002de:	bf00      	nop
 80002e0:	3710      	adds	r7, #16
 80002e2:	46bd      	mov	sp, r7
 80002e4:	bd80      	pop	{r7, pc}
 80002e6:	bf00      	nop
 80002e8:	40020000 	.word	0x40020000

080002ec <SPI_VerifyResponse>:

uint8_t SPI_VerifyResponse(uint8_t ackbyte) {
 80002ec:	b480      	push	{r7}
 80002ee:	b083      	sub	sp, #12
 80002f0:	af00      	add	r7, sp, #0
 80002f2:	4603      	mov	r3, r0
 80002f4:	71fb      	strb	r3, [r7, #7]
	if (ackbyte == 0xF5) {
 80002f6:	79fb      	ldrb	r3, [r7, #7]
 80002f8:	2bf5      	cmp	r3, #245	; 0xf5
 80002fa:	d101      	bne.n	8000300 <SPI_VerifyResponse+0x14>
		// ack
		return 1;
 80002fc:	2301      	movs	r3, #1
 80002fe:	e000      	b.n	8000302 <SPI_VerifyResponse+0x16>
	} else {
		// nack
		return 0;
 8000300:	2300      	movs	r3, #0
	}
}
 8000302:	4618      	mov	r0, r3
 8000304:	370c      	adds	r7, #12
 8000306:	46bd      	mov	sp, r7
 8000308:	bc80      	pop	{r7}
 800030a:	4770      	bx	lr

0800030c <main>:

int main(void) {
 800030c:	b5b0      	push	{r4, r5, r7, lr}
 800030e:	b08e      	sub	sp, #56	; 0x38
 8000310:	af00      	add	r7, sp, #0

	uint8_t dummy_write = 0xFF;
 8000312:	23ff      	movs	r3, #255	; 0xff
 8000314:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	uint8_t dummy_read = 0xFF;
 8000318:	23ff      	movs	r3, #255	; 0xff
 800031a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	GPIO_ButtonInit();
 800031e:	f7ff ffcd 	bl	80002bc <GPIO_ButtonInit>

	// Init GPIO pins to behave as SPI2 pins
	SPI2_GPIOInits();
 8000322:	f7ff ff7f 	bl	8000224 <SPI2_GPIOInits>

	// Init SPI2 peripheral parameters
	SPI2_Inits();
 8000326:	f7ff ffab 	bl	8000280 <SPI2_Inits>

	// makes NSS signal internally high and avoids error
	SPI_SSIConfig(SPI2, ENABLE);
 800032a:	2101      	movs	r1, #1
 800032c:	48cd      	ldr	r0, [pc, #820]	; (8000664 <main+0x358>)
 800032e:	f000 fdd2 	bl	8000ed6 <SPI_SSIConfig>

	while(1) {
		while( ! GPIO_ReadFromInputPin(GPIOA, GPIO_PIN_NO_0));
 8000332:	bf00      	nop
 8000334:	2100      	movs	r1, #0
 8000336:	48cc      	ldr	r0, [pc, #816]	; (8000668 <main+0x35c>)
 8000338:	f000 fc52 	bl	8000be0 <GPIO_ReadFromInputPin>
 800033c:	4603      	mov	r3, r0
 800033e:	2b00      	cmp	r3, #0
 8000340:	d0f8      	beq.n	8000334 <main+0x28>
		// avoid de-bouncing related issues with delay of 200ms
		delay();
 8000342:	f7ff ff59 	bl	80001f8 <delay>

		//  enable SSOE
		SPI_SSOEConfig(SPI2, ENABLE);
 8000346:	2101      	movs	r1, #1
 8000348:	48c6      	ldr	r0, [pc, #792]	; (8000664 <main+0x358>)
 800034a:	f000 fddf 	bl	8000f0c <SPI_SSOEConfig>

		// enable SPI2 peripheral
		SPI_PeripheralControl(SPI2, ENABLE);
 800034e:	2101      	movs	r1, #1
 8000350:	48c4      	ldr	r0, [pc, #784]	; (8000664 <main+0x358>)
 8000352:	f000 fda5 	bl	8000ea0 <SPI_PeripheralControl>

		// 1. CMD_LED_CTRL		<pin no(1)>		<value(1)>
		uint8_t commandcode = COMMAND_LED_CTRL;
 8000356:	2350      	movs	r3, #80	; 0x50
 8000358:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
		uint8_t ackbyte;
		uint8_t args[2];

		// send command code
		SPI_SendData(SPI2, &commandcode, 1);
 800035c:	f107 0331 	add.w	r3, r7, #49	; 0x31
 8000360:	2201      	movs	r2, #1
 8000362:	4619      	mov	r1, r3
 8000364:	48bf      	ldr	r0, [pc, #764]	; (8000664 <main+0x358>)
 8000366:	f000 fd28 	bl	8000dba <SPI_SendData>

		// prev send will RXNE, so do a dummy read to clear off RXNE
		SPI_ReceiveData(SPI2, &dummy_read, 1);
 800036a:	f107 0332 	add.w	r3, r7, #50	; 0x32
 800036e:	2201      	movs	r2, #1
 8000370:	4619      	mov	r1, r3
 8000372:	48bc      	ldr	r0, [pc, #752]	; (8000664 <main+0x358>)
 8000374:	f000 fd58 	bl	8000e28 <SPI_ReceiveData>

		// send some dummy bits (1 byte) to fetch response from slave (ACK or NACK), need to shift it out of slaves register
		SPI_SendData(SPI2, &dummy_write, 1);
 8000378:	f107 0333 	add.w	r3, r7, #51	; 0x33
 800037c:	2201      	movs	r2, #1
 800037e:	4619      	mov	r1, r3
 8000380:	48b8      	ldr	r0, [pc, #736]	; (8000664 <main+0x358>)
 8000382:	f000 fd1a 	bl	8000dba <SPI_SendData>
		SPI_ReceiveData(SPI2, &ackbyte, 1);
 8000386:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800038a:	2201      	movs	r2, #1
 800038c:	4619      	mov	r1, r3
 800038e:	48b5      	ldr	r0, [pc, #724]	; (8000664 <main+0x358>)
 8000390:	f000 fd4a 	bl	8000e28 <SPI_ReceiveData>

		// If response is ack
		if ( SPI_VerifyResponse(ackbyte) ) {
 8000394:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000398:	4618      	mov	r0, r3
 800039a:	f7ff ffa7 	bl	80002ec <SPI_VerifyResponse>
 800039e:	4603      	mov	r3, r0
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d00c      	beq.n	80003be <main+0xb2>
			// send arguments
			args[0] = LED_PIN;
 80003a4:	2309      	movs	r3, #9
 80003a6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
			args[1] = LED_ON;
 80003aa:	2301      	movs	r3, #1
 80003ac:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
			SPI_SendData(SPI2, args, 2);
 80003b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80003b4:	2202      	movs	r2, #2
 80003b6:	4619      	mov	r1, r3
 80003b8:	48aa      	ldr	r0, [pc, #680]	; (8000664 <main+0x358>)
 80003ba:	f000 fcfe 	bl	8000dba <SPI_SendData>
		// END OF 1. CMD_LED_CTRL		<pin no(1)>		<value(1)>

		// 2. CMD_SENSOR_READ		<pin no(1)>		<value(1)>

		// wait until button pressed
		while( ! GPIO_ReadFromInputPin(GPIOA, GPIO_PIN_NO_0));
 80003be:	bf00      	nop
 80003c0:	2100      	movs	r1, #0
 80003c2:	48a9      	ldr	r0, [pc, #676]	; (8000668 <main+0x35c>)
 80003c4:	f000 fc0c 	bl	8000be0 <GPIO_ReadFromInputPin>
 80003c8:	4603      	mov	r3, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d0f8      	beq.n	80003c0 <main+0xb4>
		// avoid de-bouncing related issues with delay of 200ms
		delay();
 80003ce:	f7ff ff13 	bl	80001f8 <delay>

		// send command code
		commandcode = COMMAND_SENSOR_READ;
 80003d2:	2351      	movs	r3, #81	; 0x51
 80003d4:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
		SPI_SendData(SPI2, &commandcode, 1);
 80003d8:	f107 0331 	add.w	r3, r7, #49	; 0x31
 80003dc:	2201      	movs	r2, #1
 80003de:	4619      	mov	r1, r3
 80003e0:	48a0      	ldr	r0, [pc, #640]	; (8000664 <main+0x358>)
 80003e2:	f000 fcea 	bl	8000dba <SPI_SendData>

		// prev send will RXNE, so do a dummy read to clear off RXNE
		SPI_ReceiveData(SPI2, &dummy_read, 1);
 80003e6:	f107 0332 	add.w	r3, r7, #50	; 0x32
 80003ea:	2201      	movs	r2, #1
 80003ec:	4619      	mov	r1, r3
 80003ee:	489d      	ldr	r0, [pc, #628]	; (8000664 <main+0x358>)
 80003f0:	f000 fd1a 	bl	8000e28 <SPI_ReceiveData>

		// send some dummy bits (1 byte) to fetch response from slave (ACK or NACK), need to shift it out of slaves register
		SPI_SendData(SPI2, &dummy_write, 1);
 80003f4:	f107 0333 	add.w	r3, r7, #51	; 0x33
 80003f8:	2201      	movs	r2, #1
 80003fa:	4619      	mov	r1, r3
 80003fc:	4899      	ldr	r0, [pc, #612]	; (8000664 <main+0x358>)
 80003fe:	f000 fcdc 	bl	8000dba <SPI_SendData>
		SPI_ReceiveData(SPI2, &ackbyte, 1);
 8000402:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000406:	2201      	movs	r2, #1
 8000408:	4619      	mov	r1, r3
 800040a:	4896      	ldr	r0, [pc, #600]	; (8000664 <main+0x358>)
 800040c:	f000 fd0c 	bl	8000e28 <SPI_ReceiveData>

		// If response is ack
		if ( SPI_VerifyResponse(ackbyte) ) {
 8000410:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000414:	4618      	mov	r0, r3
 8000416:	f7ff ff69 	bl	80002ec <SPI_VerifyResponse>
 800041a:	4603      	mov	r3, r0
 800041c:	2b00      	cmp	r3, #0
 800041e:	d01f      	beq.n	8000460 <main+0x154>
			// send arguments
			args[0] = ANALOG_PIN0;
 8000420:	2300      	movs	r3, #0
 8000422:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
			SPI_SendData(SPI2, args, 1);
 8000426:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800042a:	2201      	movs	r2, #1
 800042c:	4619      	mov	r1, r3
 800042e:	488d      	ldr	r0, [pc, #564]	; (8000664 <main+0x358>)
 8000430:	f000 fcc3 	bl	8000dba <SPI_SendData>

			// prev send will RXNE, so do a dummy read to clear off RXNE
			SPI_ReceiveData(SPI2, &dummy_read, 1);
 8000434:	f107 0332 	add.w	r3, r7, #50	; 0x32
 8000438:	2201      	movs	r2, #1
 800043a:	4619      	mov	r1, r3
 800043c:	4889      	ldr	r0, [pc, #548]	; (8000664 <main+0x358>)
 800043e:	f000 fcf3 	bl	8000e28 <SPI_ReceiveData>

			// insert some delay so that slave can ready with data
			delay();
 8000442:	f7ff fed9 	bl	80001f8 <delay>

			// send some dummy bits (1 byte) to fetch response from slave (ACK or NACK), need to shift it out of slaves register
			SPI_SendData(SPI2, &dummy_write, 1);
 8000446:	f107 0333 	add.w	r3, r7, #51	; 0x33
 800044a:	2201      	movs	r2, #1
 800044c:	4619      	mov	r1, r3
 800044e:	4885      	ldr	r0, [pc, #532]	; (8000664 <main+0x358>)
 8000450:	f000 fcb3 	bl	8000dba <SPI_SendData>
			uint8_t analog_read;
			SPI_ReceiveData(SPI2, &analog_read, 1);
 8000454:	1dfb      	adds	r3, r7, #7
 8000456:	2201      	movs	r2, #1
 8000458:	4619      	mov	r1, r3
 800045a:	4882      	ldr	r0, [pc, #520]	; (8000664 <main+0x358>)
 800045c:	f000 fce4 	bl	8000e28 <SPI_ReceiveData>

		// END OF 2. CMD_SENSOR_READ		<pin no(1)>		<value(1)>
		// 3. CMD_LED_READ					<pin no(1)>

		// wait until button pressed
		while( ! GPIO_ReadFromInputPin(GPIOA, GPIO_PIN_NO_0));
 8000460:	bf00      	nop
 8000462:	2100      	movs	r1, #0
 8000464:	4880      	ldr	r0, [pc, #512]	; (8000668 <main+0x35c>)
 8000466:	f000 fbbb 	bl	8000be0 <GPIO_ReadFromInputPin>
 800046a:	4603      	mov	r3, r0
 800046c:	2b00      	cmp	r3, #0
 800046e:	d0f8      	beq.n	8000462 <main+0x156>
		// avoid de-bouncing related issues with delay of 200ms
		delay();
 8000470:	f7ff fec2 	bl	80001f8 <delay>

		// send command code
		commandcode = COMMAND_LED_READ;
 8000474:	2352      	movs	r3, #82	; 0x52
 8000476:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
		SPI_SendData(SPI2, &commandcode, 1);
 800047a:	f107 0331 	add.w	r3, r7, #49	; 0x31
 800047e:	2201      	movs	r2, #1
 8000480:	4619      	mov	r1, r3
 8000482:	4878      	ldr	r0, [pc, #480]	; (8000664 <main+0x358>)
 8000484:	f000 fc99 	bl	8000dba <SPI_SendData>

		// prev send will RXNE, so do a dummy read to clear off RXNE
		SPI_ReceiveData(SPI2, &dummy_read, 1);
 8000488:	f107 0332 	add.w	r3, r7, #50	; 0x32
 800048c:	2201      	movs	r2, #1
 800048e:	4619      	mov	r1, r3
 8000490:	4874      	ldr	r0, [pc, #464]	; (8000664 <main+0x358>)
 8000492:	f000 fcc9 	bl	8000e28 <SPI_ReceiveData>

		// send some dummy bits (1 byte) to fetch response from slave (ACK or NACK), need to shift it out of slaves register
		SPI_SendData(SPI2, &dummy_write, 1);
 8000496:	f107 0333 	add.w	r3, r7, #51	; 0x33
 800049a:	2201      	movs	r2, #1
 800049c:	4619      	mov	r1, r3
 800049e:	4871      	ldr	r0, [pc, #452]	; (8000664 <main+0x358>)
 80004a0:	f000 fc8b 	bl	8000dba <SPI_SendData>
		SPI_ReceiveData(SPI2, &ackbyte, 1);
 80004a4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80004a8:	2201      	movs	r2, #1
 80004aa:	4619      	mov	r1, r3
 80004ac:	486d      	ldr	r0, [pc, #436]	; (8000664 <main+0x358>)
 80004ae:	f000 fcbb 	bl	8000e28 <SPI_ReceiveData>

		// If response is ack
		if ( SPI_VerifyResponse(ackbyte) ) {
 80004b2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80004b6:	4618      	mov	r0, r3
 80004b8:	f7ff ff18 	bl	80002ec <SPI_VerifyResponse>
 80004bc:	4603      	mov	r3, r0
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d01d      	beq.n	80004fe <main+0x1f2>
			// send arguments
			args[0] = LED_PIN;
 80004c2:	2309      	movs	r3, #9
 80004c4:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
			SPI_SendData(SPI2, args, 1);
 80004c8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80004cc:	2201      	movs	r2, #1
 80004ce:	4619      	mov	r1, r3
 80004d0:	4864      	ldr	r0, [pc, #400]	; (8000664 <main+0x358>)
 80004d2:	f000 fc72 	bl	8000dba <SPI_SendData>

			// prev send will RXNE, so do a dummy read to clear off RXNE
			SPI_ReceiveData(SPI2, &dummy_read, 1);
 80004d6:	f107 0332 	add.w	r3, r7, #50	; 0x32
 80004da:	2201      	movs	r2, #1
 80004dc:	4619      	mov	r1, r3
 80004de:	4861      	ldr	r0, [pc, #388]	; (8000664 <main+0x358>)
 80004e0:	f000 fca2 	bl	8000e28 <SPI_ReceiveData>

			// send some dummy bits (1 byte) to fetch response from slave (ACK or NACK), need to shift it out of slaves register
			SPI_SendData(SPI2, &dummy_write, 1);
 80004e4:	f107 0333 	add.w	r3, r7, #51	; 0x33
 80004e8:	2201      	movs	r2, #1
 80004ea:	4619      	mov	r1, r3
 80004ec:	485d      	ldr	r0, [pc, #372]	; (8000664 <main+0x358>)
 80004ee:	f000 fc64 	bl	8000dba <SPI_SendData>
			uint8_t led_status;
			SPI_ReceiveData(SPI2, &led_status, 1);
 80004f2:	1dbb      	adds	r3, r7, #6
 80004f4:	2201      	movs	r2, #1
 80004f6:	4619      	mov	r1, r3
 80004f8:	485a      	ldr	r0, [pc, #360]	; (8000664 <main+0x358>)
 80004fa:	f000 fc95 	bl	8000e28 <SPI_ReceiveData>

		// END OF 3. CMD_LED_READ					<pin no(1)>
		// 4. COMMAND_PRINT				<pin no(1)>		<value(1)>

		// wait until button pressed
		while( ! GPIO_ReadFromInputPin(GPIOA, GPIO_PIN_NO_0));
 80004fe:	bf00      	nop
 8000500:	2100      	movs	r1, #0
 8000502:	4859      	ldr	r0, [pc, #356]	; (8000668 <main+0x35c>)
 8000504:	f000 fb6c 	bl	8000be0 <GPIO_ReadFromInputPin>
 8000508:	4603      	mov	r3, r0
 800050a:	2b00      	cmp	r3, #0
 800050c:	d0f8      	beq.n	8000500 <main+0x1f4>
		// avoid de-bouncing related issues with delay of 200ms
		delay();
 800050e:	f7ff fe73 	bl	80001f8 <delay>

		// send command code
		commandcode = COMMAND_PRINT;
 8000512:	2353      	movs	r3, #83	; 0x53
 8000514:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
		SPI_SendData(SPI2, &commandcode, 1);
 8000518:	f107 0331 	add.w	r3, r7, #49	; 0x31
 800051c:	2201      	movs	r2, #1
 800051e:	4619      	mov	r1, r3
 8000520:	4850      	ldr	r0, [pc, #320]	; (8000664 <main+0x358>)
 8000522:	f000 fc4a 	bl	8000dba <SPI_SendData>

		// prev send will RXNE, so do a dummy read to clear off RXNE
		SPI_ReceiveData(SPI2, &dummy_read, 1);
 8000526:	f107 0332 	add.w	r3, r7, #50	; 0x32
 800052a:	2201      	movs	r2, #1
 800052c:	4619      	mov	r1, r3
 800052e:	484d      	ldr	r0, [pc, #308]	; (8000664 <main+0x358>)
 8000530:	f000 fc7a 	bl	8000e28 <SPI_ReceiveData>

		// send some dummy bits (1 byte) to fetch response from slave (ACK or NACK), need to shift it out of slaves register
		SPI_SendData(SPI2, &dummy_write, 1);
 8000534:	f107 0333 	add.w	r3, r7, #51	; 0x33
 8000538:	2201      	movs	r2, #1
 800053a:	4619      	mov	r1, r3
 800053c:	4849      	ldr	r0, [pc, #292]	; (8000664 <main+0x358>)
 800053e:	f000 fc3c 	bl	8000dba <SPI_SendData>
		SPI_ReceiveData(SPI2, &ackbyte, 1);
 8000542:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000546:	2201      	movs	r2, #1
 8000548:	4619      	mov	r1, r3
 800054a:	4846      	ldr	r0, [pc, #280]	; (8000664 <main+0x358>)
 800054c:	f000 fc6c 	bl	8000e28 <SPI_ReceiveData>

		uint8_t message[] = "Hello ! How are you ??";
 8000550:	4b46      	ldr	r3, [pc, #280]	; (800066c <main+0x360>)
 8000552:	f107 0414 	add.w	r4, r7, #20
 8000556:	461d      	mov	r5, r3
 8000558:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800055a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800055c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000560:	6020      	str	r0, [r4, #0]
 8000562:	3404      	adds	r4, #4
 8000564:	8021      	strh	r1, [r4, #0]
 8000566:	3402      	adds	r4, #2
 8000568:	0c0b      	lsrs	r3, r1, #16
 800056a:	7023      	strb	r3, [r4, #0]

		// If response is ack
		if ( SPI_VerifyResponse(ackbyte) ) {
 800056c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000570:	4618      	mov	r0, r3
 8000572:	f7ff febb 	bl	80002ec <SPI_VerifyResponse>
 8000576:	4603      	mov	r3, r0
 8000578:	2b00      	cmp	r3, #0
 800057a:	d018      	beq.n	80005ae <main+0x2a2>
			// send arguments
			args[0] = strlen((char*)message);
 800057c:	f107 0314 	add.w	r3, r7, #20
 8000580:	4618      	mov	r0, r3
 8000582:	f7ff fe31 	bl	80001e8 <strlen>
 8000586:	4603      	mov	r3, r0
 8000588:	b2db      	uxtb	r3, r3
 800058a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
			SPI_SendData(SPI2, args, 1); // send length
 800058e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000592:	2201      	movs	r2, #1
 8000594:	4619      	mov	r1, r3
 8000596:	4833      	ldr	r0, [pc, #204]	; (8000664 <main+0x358>)
 8000598:	f000 fc0f 	bl	8000dba <SPI_SendData>
			SPI_SendData(SPI2, message, args[0]); // send string
 800059c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80005a0:	461a      	mov	r2, r3
 80005a2:	f107 0314 	add.w	r3, r7, #20
 80005a6:	4619      	mov	r1, r3
 80005a8:	482e      	ldr	r0, [pc, #184]	; (8000664 <main+0x358>)
 80005aa:	f000 fc06 	bl	8000dba <SPI_SendData>

		// END OF 4. COMMAND_PRINT				<pin no(1)>		<value(1)>
		// 5. CMD_IS_READ

		// wait until button pressed
		while( ! GPIO_ReadFromInputPin(GPIOA, GPIO_PIN_NO_0));
 80005ae:	bf00      	nop
 80005b0:	2100      	movs	r1, #0
 80005b2:	482d      	ldr	r0, [pc, #180]	; (8000668 <main+0x35c>)
 80005b4:	f000 fb14 	bl	8000be0 <GPIO_ReadFromInputPin>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d0f8      	beq.n	80005b0 <main+0x2a4>
		// avoid de-bouncing related issues with delay of 200ms
		delay();
 80005be:	f7ff fe1b 	bl	80001f8 <delay>

		// send command code
		commandcode = COMMAND_ID_READ;
 80005c2:	2354      	movs	r3, #84	; 0x54
 80005c4:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
		SPI_SendData(SPI2, &commandcode, 1);
 80005c8:	f107 0331 	add.w	r3, r7, #49	; 0x31
 80005cc:	2201      	movs	r2, #1
 80005ce:	4619      	mov	r1, r3
 80005d0:	4824      	ldr	r0, [pc, #144]	; (8000664 <main+0x358>)
 80005d2:	f000 fbf2 	bl	8000dba <SPI_SendData>

		// prev send will RXNE, so do a dummy read to clear off RXNE
		SPI_ReceiveData(SPI2, &dummy_read, 1);
 80005d6:	f107 0332 	add.w	r3, r7, #50	; 0x32
 80005da:	2201      	movs	r2, #1
 80005dc:	4619      	mov	r1, r3
 80005de:	4821      	ldr	r0, [pc, #132]	; (8000664 <main+0x358>)
 80005e0:	f000 fc22 	bl	8000e28 <SPI_ReceiveData>

		// send some dummy bits (1 byte) to fetch response from slave (ACK or NACK), need to shift it out of slaves register
		SPI_SendData(SPI2, &dummy_write, 1);
 80005e4:	f107 0333 	add.w	r3, r7, #51	; 0x33
 80005e8:	2201      	movs	r2, #1
 80005ea:	4619      	mov	r1, r3
 80005ec:	481d      	ldr	r0, [pc, #116]	; (8000664 <main+0x358>)
 80005ee:	f000 fbe4 	bl	8000dba <SPI_SendData>
		SPI_ReceiveData(SPI2, &ackbyte, 1);
 80005f2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80005f6:	2201      	movs	r2, #1
 80005f8:	4619      	mov	r1, r3
 80005fa:	481a      	ldr	r0, [pc, #104]	; (8000664 <main+0x358>)
 80005fc:	f000 fc14 	bl	8000e28 <SPI_ReceiveData>

		uint8_t id[10];
		uint32_t i = 0;
 8000600:	2300      	movs	r3, #0
 8000602:	637b      	str	r3, [r7, #52]	; 0x34

		// If response is ack
		if ( SPI_VerifyResponse(ackbyte) ) {
 8000604:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000608:	4618      	mov	r0, r3
 800060a:	f7ff fe6f 	bl	80002ec <SPI_VerifyResponse>
 800060e:	4603      	mov	r3, r0
 8000610:	2b00      	cmp	r3, #0
 8000612:	d01a      	beq.n	800064a <main+0x33e>
			for (i = 0; i < 10; ++i) {
 8000614:	2300      	movs	r3, #0
 8000616:	637b      	str	r3, [r7, #52]	; 0x34
 8000618:	e012      	b.n	8000640 <main+0x334>
				// send dummy byte to fetch data from slave
				SPI_SendData(SPI2, &dummy_write, 1); // send length
 800061a:	f107 0333 	add.w	r3, r7, #51	; 0x33
 800061e:	2201      	movs	r2, #1
 8000620:	4619      	mov	r1, r3
 8000622:	4810      	ldr	r0, [pc, #64]	; (8000664 <main+0x358>)
 8000624:	f000 fbc9 	bl	8000dba <SPI_SendData>
				SPI_ReceiveData(SPI2, &id[i], 1);
 8000628:	f107 0208 	add.w	r2, r7, #8
 800062c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800062e:	4413      	add	r3, r2
 8000630:	2201      	movs	r2, #1
 8000632:	4619      	mov	r1, r3
 8000634:	480b      	ldr	r0, [pc, #44]	; (8000664 <main+0x358>)
 8000636:	f000 fbf7 	bl	8000e28 <SPI_ReceiveData>
			for (i = 0; i < 10; ++i) {
 800063a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800063c:	3301      	adds	r3, #1
 800063e:	637b      	str	r3, [r7, #52]	; 0x34
 8000640:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000642:	2b09      	cmp	r3, #9
 8000644:	d9e9      	bls.n	800061a <main+0x30e>
			}
			id[10] = '\0';
 8000646:	2300      	movs	r3, #0
 8000648:	74bb      	strb	r3, [r7, #18]
		}

		// END OF 5. CMD_IS_READ

		// confirm SPI not busy before closing
		while ( SPI_GetFlagStatus(SPI2, SPI_BUSY_FLAG) );
 800064a:	bf00      	nop
 800064c:	2180      	movs	r1, #128	; 0x80
 800064e:	4805      	ldr	r0, [pc, #20]	; (8000664 <main+0x358>)
 8000650:	f000 fba0 	bl	8000d94 <SPI_GetFlagStatus>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d1f8      	bne.n	800064c <main+0x340>

		// disable SPI2 peripheral
		SPI_PeripheralControl(SPI2, DISABLE);
 800065a:	2100      	movs	r1, #0
 800065c:	4801      	ldr	r0, [pc, #4]	; (8000664 <main+0x358>)
 800065e:	f000 fc1f 	bl	8000ea0 <SPI_PeripheralControl>
	while(1) {
 8000662:	e666      	b.n	8000332 <main+0x26>
 8000664:	40003800 	.word	0x40003800
 8000668:	40020000 	.word	0x40020000
 800066c:	08000fa4 	.word	0x08000fa4

08000670 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000670:	480d      	ldr	r0, [pc, #52]	; (80006a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000672:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000674:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000678:	480c      	ldr	r0, [pc, #48]	; (80006ac <LoopForever+0x6>)
  ldr r1, =_edata
 800067a:	490d      	ldr	r1, [pc, #52]	; (80006b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800067c:	4a0d      	ldr	r2, [pc, #52]	; (80006b4 <LoopForever+0xe>)
  movs r3, #0
 800067e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000680:	e002      	b.n	8000688 <LoopCopyDataInit>

08000682 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000682:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000684:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000686:	3304      	adds	r3, #4

08000688 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000688:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800068a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800068c:	d3f9      	bcc.n	8000682 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800068e:	4a0a      	ldr	r2, [pc, #40]	; (80006b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000690:	4c0a      	ldr	r4, [pc, #40]	; (80006bc <LoopForever+0x16>)
  movs r3, #0
 8000692:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000694:	e001      	b.n	800069a <LoopFillZerobss>

08000696 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000696:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000698:	3204      	adds	r2, #4

0800069a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800069a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800069c:	d3fb      	bcc.n	8000696 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800069e:	f000 fc51 	bl	8000f44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006a2:	f7ff fe33 	bl	800030c <main>

080006a6 <LoopForever>:

LoopForever:
    b LoopForever
 80006a6:	e7fe      	b.n	80006a6 <LoopForever>
  ldr   r0, =_estack
 80006a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80006ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006b0:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80006b4:	08000fc4 	.word	0x08000fc4
  ldr r2, =_sbss
 80006b8:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80006bc:	2000001c 	.word	0x2000001c

080006c0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006c0:	e7fe      	b.n	80006c0 <ADC_IRQHandler>
	...

080006c4 <GPIO_PeriClockControl>:
 *
 * @return		- none
 *
 * @Note		- none
 */
void GPIO_PeriClockControl(GPIO_RegDef_t* pGPIOx, uint8_t EnorDi) {
 80006c4:	b480      	push	{r7}
 80006c6:	b083      	sub	sp, #12
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
 80006cc:	460b      	mov	r3, r1
 80006ce:	70fb      	strb	r3, [r7, #3]
	if (EnorDi == ENABLE) {
 80006d0:	78fb      	ldrb	r3, [r7, #3]
 80006d2:	2b01      	cmp	r3, #1
 80006d4:	d162      	bne.n	800079c <GPIO_PeriClockControl+0xd8>

		if (pGPIOx == GPIOA) {
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	4a64      	ldr	r2, [pc, #400]	; (800086c <GPIO_PeriClockControl+0x1a8>)
 80006da:	4293      	cmp	r3, r2
 80006dc:	d106      	bne.n	80006ec <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 80006de:	4b64      	ldr	r3, [pc, #400]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 80006e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e2:	4a63      	ldr	r2, [pc, #396]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 80006e4:	f043 0301 	orr.w	r3, r3, #1
 80006e8:	6313      	str	r3, [r2, #48]	; 0x30
			GPIOH_PCLK_DI();
		} else if (pGPIOx == GPIOI) {
			GPIOH_PCLK_DI();
		}
	}
}
 80006ea:	e0b9      	b.n	8000860 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOB) {
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	4a61      	ldr	r2, [pc, #388]	; (8000874 <GPIO_PeriClockControl+0x1b0>)
 80006f0:	4293      	cmp	r3, r2
 80006f2:	d106      	bne.n	8000702 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 80006f4:	4b5e      	ldr	r3, [pc, #376]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 80006f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f8:	4a5d      	ldr	r2, [pc, #372]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 80006fa:	f043 0302 	orr.w	r3, r3, #2
 80006fe:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000700:	e0ae      	b.n	8000860 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOC) {
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	4a5c      	ldr	r2, [pc, #368]	; (8000878 <GPIO_PeriClockControl+0x1b4>)
 8000706:	4293      	cmp	r3, r2
 8000708:	d106      	bne.n	8000718 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800070a:	4b59      	ldr	r3, [pc, #356]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070e:	4a58      	ldr	r2, [pc, #352]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 8000710:	f043 0304 	orr.w	r3, r3, #4
 8000714:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000716:	e0a3      	b.n	8000860 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOD) {
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	4a58      	ldr	r2, [pc, #352]	; (800087c <GPIO_PeriClockControl+0x1b8>)
 800071c:	4293      	cmp	r3, r2
 800071e:	d106      	bne.n	800072e <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000720:	4b53      	ldr	r3, [pc, #332]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 8000722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000724:	4a52      	ldr	r2, [pc, #328]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 8000726:	f043 0308 	orr.w	r3, r3, #8
 800072a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800072c:	e098      	b.n	8000860 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOE) {
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	4a53      	ldr	r2, [pc, #332]	; (8000880 <GPIO_PeriClockControl+0x1bc>)
 8000732:	4293      	cmp	r3, r2
 8000734:	d106      	bne.n	8000744 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000736:	4b4e      	ldr	r3, [pc, #312]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073a:	4a4d      	ldr	r2, [pc, #308]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 800073c:	f043 0310 	orr.w	r3, r3, #16
 8000740:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000742:	e08d      	b.n	8000860 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOF) {
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	4a4f      	ldr	r2, [pc, #316]	; (8000884 <GPIO_PeriClockControl+0x1c0>)
 8000748:	4293      	cmp	r3, r2
 800074a:	d106      	bne.n	800075a <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 800074c:	4b48      	ldr	r3, [pc, #288]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 800074e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000750:	4a47      	ldr	r2, [pc, #284]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 8000752:	f043 0320 	orr.w	r3, r3, #32
 8000756:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000758:	e082      	b.n	8000860 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOG) {
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	4a4a      	ldr	r2, [pc, #296]	; (8000888 <GPIO_PeriClockControl+0x1c4>)
 800075e:	4293      	cmp	r3, r2
 8000760:	d106      	bne.n	8000770 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000762:	4b43      	ldr	r3, [pc, #268]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000766:	4a42      	ldr	r2, [pc, #264]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 8000768:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800076c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800076e:	e077      	b.n	8000860 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOH) {
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	4a46      	ldr	r2, [pc, #280]	; (800088c <GPIO_PeriClockControl+0x1c8>)
 8000774:	4293      	cmp	r3, r2
 8000776:	d106      	bne.n	8000786 <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 8000778:	4b3d      	ldr	r3, [pc, #244]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 800077a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077c:	4a3c      	ldr	r2, [pc, #240]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 800077e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000782:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000784:	e06c      	b.n	8000860 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOI) {
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	4a41      	ldr	r2, [pc, #260]	; (8000890 <GPIO_PeriClockControl+0x1cc>)
 800078a:	4293      	cmp	r3, r2
 800078c:	d168      	bne.n	8000860 <GPIO_PeriClockControl+0x19c>
			GPIOH_PCLK_EN();
 800078e:	4b38      	ldr	r3, [pc, #224]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000792:	4a37      	ldr	r2, [pc, #220]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 8000794:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000798:	6313      	str	r3, [r2, #48]	; 0x30
}
 800079a:	e061      	b.n	8000860 <GPIO_PeriClockControl+0x19c>
		if (pGPIOx == GPIOA) {
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	4a33      	ldr	r2, [pc, #204]	; (800086c <GPIO_PeriClockControl+0x1a8>)
 80007a0:	4293      	cmp	r3, r2
 80007a2:	d106      	bne.n	80007b2 <GPIO_PeriClockControl+0xee>
			GPIOA_PCLK_DI();
 80007a4:	4b32      	ldr	r3, [pc, #200]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 80007a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a8:	4a31      	ldr	r2, [pc, #196]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 80007aa:	f023 0301 	bic.w	r3, r3, #1
 80007ae:	6313      	str	r3, [r2, #48]	; 0x30
}
 80007b0:	e056      	b.n	8000860 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOB) {
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	4a2f      	ldr	r2, [pc, #188]	; (8000874 <GPIO_PeriClockControl+0x1b0>)
 80007b6:	4293      	cmp	r3, r2
 80007b8:	d106      	bne.n	80007c8 <GPIO_PeriClockControl+0x104>
			GPIOB_PCLK_DI();
 80007ba:	4b2d      	ldr	r3, [pc, #180]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007be:	4a2c      	ldr	r2, [pc, #176]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 80007c0:	f023 0302 	bic.w	r3, r3, #2
 80007c4:	6313      	str	r3, [r2, #48]	; 0x30
}
 80007c6:	e04b      	b.n	8000860 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOC) {
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	4a2b      	ldr	r2, [pc, #172]	; (8000878 <GPIO_PeriClockControl+0x1b4>)
 80007cc:	4293      	cmp	r3, r2
 80007ce:	d106      	bne.n	80007de <GPIO_PeriClockControl+0x11a>
			GPIOC_PCLK_DI();
 80007d0:	4b27      	ldr	r3, [pc, #156]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 80007d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d4:	4a26      	ldr	r2, [pc, #152]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 80007d6:	f023 0304 	bic.w	r3, r3, #4
 80007da:	6313      	str	r3, [r2, #48]	; 0x30
}
 80007dc:	e040      	b.n	8000860 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOD) {
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	4a26      	ldr	r2, [pc, #152]	; (800087c <GPIO_PeriClockControl+0x1b8>)
 80007e2:	4293      	cmp	r3, r2
 80007e4:	d106      	bne.n	80007f4 <GPIO_PeriClockControl+0x130>
			GPIOD_PCLK_DI();
 80007e6:	4b22      	ldr	r3, [pc, #136]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ea:	4a21      	ldr	r2, [pc, #132]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 80007ec:	f023 0308 	bic.w	r3, r3, #8
 80007f0:	6313      	str	r3, [r2, #48]	; 0x30
}
 80007f2:	e035      	b.n	8000860 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOE) {
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	4a22      	ldr	r2, [pc, #136]	; (8000880 <GPIO_PeriClockControl+0x1bc>)
 80007f8:	4293      	cmp	r3, r2
 80007fa:	d106      	bne.n	800080a <GPIO_PeriClockControl+0x146>
			GPIOE_PCLK_DI();
 80007fc:	4b1c      	ldr	r3, [pc, #112]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 80007fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000800:	4a1b      	ldr	r2, [pc, #108]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 8000802:	f023 0310 	bic.w	r3, r3, #16
 8000806:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000808:	e02a      	b.n	8000860 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOF) {
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	4a1d      	ldr	r2, [pc, #116]	; (8000884 <GPIO_PeriClockControl+0x1c0>)
 800080e:	4293      	cmp	r3, r2
 8000810:	d106      	bne.n	8000820 <GPIO_PeriClockControl+0x15c>
			GPIOF_PCLK_DI();
 8000812:	4b17      	ldr	r3, [pc, #92]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000816:	4a16      	ldr	r2, [pc, #88]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 8000818:	f023 0320 	bic.w	r3, r3, #32
 800081c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800081e:	e01f      	b.n	8000860 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOG) {
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	4a19      	ldr	r2, [pc, #100]	; (8000888 <GPIO_PeriClockControl+0x1c4>)
 8000824:	4293      	cmp	r3, r2
 8000826:	d106      	bne.n	8000836 <GPIO_PeriClockControl+0x172>
			GPIOG_PCLK_DI();
 8000828:	4b11      	ldr	r3, [pc, #68]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 800082a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082c:	4a10      	ldr	r2, [pc, #64]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 800082e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000832:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000834:	e014      	b.n	8000860 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOH) {
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	4a14      	ldr	r2, [pc, #80]	; (800088c <GPIO_PeriClockControl+0x1c8>)
 800083a:	4293      	cmp	r3, r2
 800083c:	d106      	bne.n	800084c <GPIO_PeriClockControl+0x188>
			GPIOH_PCLK_DI();
 800083e:	4b0c      	ldr	r3, [pc, #48]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000842:	4a0b      	ldr	r2, [pc, #44]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 8000844:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000848:	6313      	str	r3, [r2, #48]	; 0x30
}
 800084a:	e009      	b.n	8000860 <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOI) {
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	4a10      	ldr	r2, [pc, #64]	; (8000890 <GPIO_PeriClockControl+0x1cc>)
 8000850:	4293      	cmp	r3, r2
 8000852:	d105      	bne.n	8000860 <GPIO_PeriClockControl+0x19c>
			GPIOH_PCLK_DI();
 8000854:	4b06      	ldr	r3, [pc, #24]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 8000856:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000858:	4a05      	ldr	r2, [pc, #20]	; (8000870 <GPIO_PeriClockControl+0x1ac>)
 800085a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800085e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000860:	bf00      	nop
 8000862:	370c      	adds	r7, #12
 8000864:	46bd      	mov	sp, r7
 8000866:	bc80      	pop	{r7}
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop
 800086c:	40020000 	.word	0x40020000
 8000870:	40023800 	.word	0x40023800
 8000874:	40020400 	.word	0x40020400
 8000878:	40020800 	.word	0x40020800
 800087c:	40020c00 	.word	0x40020c00
 8000880:	40021000 	.word	0x40021000
 8000884:	40021400 	.word	0x40021400
 8000888:	40021800 	.word	0x40021800
 800088c:	40021c00 	.word	0x40021c00
 8000890:	40022000 	.word	0x40022000

08000894 <GPIO_Init>:
 *
 * @return		- none
 *
 * @Note		- none
 */
void GPIO_Init(GPIO_Handle_t* pGPIOHandle) {
 8000894:	b580      	push	{r7, lr}
 8000896:	b084      	sub	sp, #16
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0; // temp register
 800089c:	2300      	movs	r3, #0
 800089e:	60fb      	str	r3, [r7, #12]

	// enable the peripheral clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	2101      	movs	r1, #1
 80008a6:	4618      	mov	r0, r3
 80008a8:	f7ff ff0c 	bl	80006c4 <GPIO_PeriClockControl>

	// 1. Configure mode of gpio pin
	if (pGPIOHandle->GPIO_PingConfig.GPIO_PinMode <= GPIO_MODE_ANALOG) {
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	795b      	ldrb	r3, [r3, #5]
 80008b0:	2b03      	cmp	r3, #3
 80008b2:	d820      	bhi.n	80008f6 <GPIO_Init+0x62>
		// The non-interrupt modes
		temp = (pGPIOHandle->GPIO_PingConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber));
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	795b      	ldrb	r3, [r3, #5]
 80008b8:	461a      	mov	r2, r3
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	791b      	ldrb	r3, [r3, #4]
 80008be:	005b      	lsls	r3, r3, #1
 80008c0:	fa02 f303 	lsl.w	r3, r2, r3
 80008c4:	60fb      	str	r3, [r7, #12]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (2 * pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber)); // clear
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	681a      	ldr	r2, [r3, #0]
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	791b      	ldrb	r3, [r3, #4]
 80008d0:	005b      	lsls	r3, r3, #1
 80008d2:	2103      	movs	r1, #3
 80008d4:	fa01 f303 	lsl.w	r3, r1, r3
 80008d8:	43db      	mvns	r3, r3
 80008da:	4619      	mov	r1, r3
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	400a      	ands	r2, r1
 80008e2:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; // set
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	6819      	ldr	r1, [r3, #0]
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	68fa      	ldr	r2, [r7, #12]
 80008f0:	430a      	orrs	r2, r1
 80008f2:	601a      	str	r2, [r3, #0]
 80008f4:	e0cb      	b.n	8000a8e <GPIO_Init+0x1fa>
	} else {
		// Configure for external interrupt handling
		if (pGPIOHandle->GPIO_PingConfig.GPIO_PinMode == GPIO_MODE_IT_FT ) {
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	795b      	ldrb	r3, [r3, #5]
 80008fa:	2b04      	cmp	r3, #4
 80008fc:	d117      	bne.n	800092e <GPIO_Init+0x9a>
			// 1. configure FTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber);
 80008fe:	4b4b      	ldr	r3, [pc, #300]	; (8000a2c <GPIO_Init+0x198>)
 8000900:	68db      	ldr	r3, [r3, #12]
 8000902:	687a      	ldr	r2, [r7, #4]
 8000904:	7912      	ldrb	r2, [r2, #4]
 8000906:	4611      	mov	r1, r2
 8000908:	2201      	movs	r2, #1
 800090a:	408a      	lsls	r2, r1
 800090c:	4611      	mov	r1, r2
 800090e:	4a47      	ldr	r2, [pc, #284]	; (8000a2c <GPIO_Init+0x198>)
 8000910:	430b      	orrs	r3, r1
 8000912:	60d3      	str	r3, [r2, #12]
			// Clear the corresponding RTSR bit in case it was active
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber);
 8000914:	4b45      	ldr	r3, [pc, #276]	; (8000a2c <GPIO_Init+0x198>)
 8000916:	689b      	ldr	r3, [r3, #8]
 8000918:	687a      	ldr	r2, [r7, #4]
 800091a:	7912      	ldrb	r2, [r2, #4]
 800091c:	4611      	mov	r1, r2
 800091e:	2201      	movs	r2, #1
 8000920:	408a      	lsls	r2, r1
 8000922:	43d2      	mvns	r2, r2
 8000924:	4611      	mov	r1, r2
 8000926:	4a41      	ldr	r2, [pc, #260]	; (8000a2c <GPIO_Init+0x198>)
 8000928:	400b      	ands	r3, r1
 800092a:	6093      	str	r3, [r2, #8]
 800092c:	e035      	b.n	800099a <GPIO_Init+0x106>

		} else if (pGPIOHandle->GPIO_PingConfig.GPIO_PinMode == GPIO_MODE_IT_RT ) {
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	795b      	ldrb	r3, [r3, #5]
 8000932:	2b05      	cmp	r3, #5
 8000934:	d117      	bne.n	8000966 <GPIO_Init+0xd2>
			// 1. configure RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber);
 8000936:	4b3d      	ldr	r3, [pc, #244]	; (8000a2c <GPIO_Init+0x198>)
 8000938:	689b      	ldr	r3, [r3, #8]
 800093a:	687a      	ldr	r2, [r7, #4]
 800093c:	7912      	ldrb	r2, [r2, #4]
 800093e:	4611      	mov	r1, r2
 8000940:	2201      	movs	r2, #1
 8000942:	408a      	lsls	r2, r1
 8000944:	4611      	mov	r1, r2
 8000946:	4a39      	ldr	r2, [pc, #228]	; (8000a2c <GPIO_Init+0x198>)
 8000948:	430b      	orrs	r3, r1
 800094a:	6093      	str	r3, [r2, #8]
			// Clear the corresponding RTSR bit in case it was active
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber);
 800094c:	4b37      	ldr	r3, [pc, #220]	; (8000a2c <GPIO_Init+0x198>)
 800094e:	68db      	ldr	r3, [r3, #12]
 8000950:	687a      	ldr	r2, [r7, #4]
 8000952:	7912      	ldrb	r2, [r2, #4]
 8000954:	4611      	mov	r1, r2
 8000956:	2201      	movs	r2, #1
 8000958:	408a      	lsls	r2, r1
 800095a:	43d2      	mvns	r2, r2
 800095c:	4611      	mov	r1, r2
 800095e:	4a33      	ldr	r2, [pc, #204]	; (8000a2c <GPIO_Init+0x198>)
 8000960:	400b      	ands	r3, r1
 8000962:	60d3      	str	r3, [r2, #12]
 8000964:	e019      	b.n	800099a <GPIO_Init+0x106>
		} else if (pGPIOHandle->GPIO_PingConfig.GPIO_PinMode == GPIO_MODE_IT_RFT ) {
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	795b      	ldrb	r3, [r3, #5]
 800096a:	2b06      	cmp	r3, #6
 800096c:	d115      	bne.n	800099a <GPIO_Init+0x106>
			// 1. configure both FTSR and RTSR for both rising and falling edge
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber);
 800096e:	4b2f      	ldr	r3, [pc, #188]	; (8000a2c <GPIO_Init+0x198>)
 8000970:	68db      	ldr	r3, [r3, #12]
 8000972:	687a      	ldr	r2, [r7, #4]
 8000974:	7912      	ldrb	r2, [r2, #4]
 8000976:	4611      	mov	r1, r2
 8000978:	2201      	movs	r2, #1
 800097a:	408a      	lsls	r2, r1
 800097c:	4611      	mov	r1, r2
 800097e:	4a2b      	ldr	r2, [pc, #172]	; (8000a2c <GPIO_Init+0x198>)
 8000980:	430b      	orrs	r3, r1
 8000982:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber);
 8000984:	4b29      	ldr	r3, [pc, #164]	; (8000a2c <GPIO_Init+0x198>)
 8000986:	689b      	ldr	r3, [r3, #8]
 8000988:	687a      	ldr	r2, [r7, #4]
 800098a:	7912      	ldrb	r2, [r2, #4]
 800098c:	4611      	mov	r1, r2
 800098e:	2201      	movs	r2, #1
 8000990:	408a      	lsls	r2, r1
 8000992:	4611      	mov	r1, r2
 8000994:	4a25      	ldr	r2, [pc, #148]	; (8000a2c <GPIO_Init+0x198>)
 8000996:	430b      	orrs	r3, r1
 8000998:	6093      	str	r3, [r2, #8]
		}

		// 2. configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber / 4;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	791b      	ldrb	r3, [r3, #4]
 800099e:	089b      	lsrs	r3, r3, #2
 80009a0:	72fb      	strb	r3, [r7, #11]
		uint8_t temp2 = pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber % 4;
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	791b      	ldrb	r3, [r3, #4]
 80009a6:	f003 0303 	and.w	r3, r3, #3
 80009aa:	72bb      	strb	r3, [r7, #10]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	4a1f      	ldr	r2, [pc, #124]	; (8000a30 <GPIO_Init+0x19c>)
 80009b2:	4293      	cmp	r3, r2
 80009b4:	d04e      	beq.n	8000a54 <GPIO_Init+0x1c0>
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	4a1e      	ldr	r2, [pc, #120]	; (8000a34 <GPIO_Init+0x1a0>)
 80009bc:	4293      	cmp	r3, r2
 80009be:	d032      	beq.n	8000a26 <GPIO_Init+0x192>
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	4a1c      	ldr	r2, [pc, #112]	; (8000a38 <GPIO_Init+0x1a4>)
 80009c6:	4293      	cmp	r3, r2
 80009c8:	d02b      	beq.n	8000a22 <GPIO_Init+0x18e>
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	4a1b      	ldr	r2, [pc, #108]	; (8000a3c <GPIO_Init+0x1a8>)
 80009d0:	4293      	cmp	r3, r2
 80009d2:	d024      	beq.n	8000a1e <GPIO_Init+0x18a>
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a19      	ldr	r2, [pc, #100]	; (8000a40 <GPIO_Init+0x1ac>)
 80009da:	4293      	cmp	r3, r2
 80009dc:	d01d      	beq.n	8000a1a <GPIO_Init+0x186>
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	4a18      	ldr	r2, [pc, #96]	; (8000a44 <GPIO_Init+0x1b0>)
 80009e4:	4293      	cmp	r3, r2
 80009e6:	d016      	beq.n	8000a16 <GPIO_Init+0x182>
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a16      	ldr	r2, [pc, #88]	; (8000a48 <GPIO_Init+0x1b4>)
 80009ee:	4293      	cmp	r3, r2
 80009f0:	d00f      	beq.n	8000a12 <GPIO_Init+0x17e>
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	4a15      	ldr	r2, [pc, #84]	; (8000a4c <GPIO_Init+0x1b8>)
 80009f8:	4293      	cmp	r3, r2
 80009fa:	d008      	beq.n	8000a0e <GPIO_Init+0x17a>
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4a13      	ldr	r2, [pc, #76]	; (8000a50 <GPIO_Init+0x1bc>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d101      	bne.n	8000a0a <GPIO_Init+0x176>
 8000a06:	2308      	movs	r3, #8
 8000a08:	e025      	b.n	8000a56 <GPIO_Init+0x1c2>
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	e023      	b.n	8000a56 <GPIO_Init+0x1c2>
 8000a0e:	2307      	movs	r3, #7
 8000a10:	e021      	b.n	8000a56 <GPIO_Init+0x1c2>
 8000a12:	2306      	movs	r3, #6
 8000a14:	e01f      	b.n	8000a56 <GPIO_Init+0x1c2>
 8000a16:	2305      	movs	r3, #5
 8000a18:	e01d      	b.n	8000a56 <GPIO_Init+0x1c2>
 8000a1a:	2304      	movs	r3, #4
 8000a1c:	e01b      	b.n	8000a56 <GPIO_Init+0x1c2>
 8000a1e:	2303      	movs	r3, #3
 8000a20:	e019      	b.n	8000a56 <GPIO_Init+0x1c2>
 8000a22:	2302      	movs	r3, #2
 8000a24:	e017      	b.n	8000a56 <GPIO_Init+0x1c2>
 8000a26:	2301      	movs	r3, #1
 8000a28:	e015      	b.n	8000a56 <GPIO_Init+0x1c2>
 8000a2a:	bf00      	nop
 8000a2c:	40013c00 	.word	0x40013c00
 8000a30:	40020000 	.word	0x40020000
 8000a34:	40020400 	.word	0x40020400
 8000a38:	40020800 	.word	0x40020800
 8000a3c:	40020c00 	.word	0x40020c00
 8000a40:	40021000 	.word	0x40021000
 8000a44:	40021400 	.word	0x40021400
 8000a48:	40021800 	.word	0x40021800
 8000a4c:	40021c00 	.word	0x40021c00
 8000a50:	40022000 	.word	0x40022000
 8000a54:	2300      	movs	r3, #0
 8000a56:	727b      	strb	r3, [r7, #9]
		SYSCFG_PCLK_EN();
 8000a58:	4b5e      	ldr	r3, [pc, #376]	; (8000bd4 <GPIO_Init+0x340>)
 8000a5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a5c:	4a5d      	ldr	r2, [pc, #372]	; (8000bd4 <GPIO_Init+0x340>)
 8000a5e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a62:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[temp1] = (portcode << (temp2 * 4));
 8000a64:	7a7a      	ldrb	r2, [r7, #9]
 8000a66:	7abb      	ldrb	r3, [r7, #10]
 8000a68:	009b      	lsls	r3, r3, #2
 8000a6a:	fa02 f103 	lsl.w	r1, r2, r3
 8000a6e:	4a5a      	ldr	r2, [pc, #360]	; (8000bd8 <GPIO_Init+0x344>)
 8000a70:	7afb      	ldrb	r3, [r7, #11]
 8000a72:	3302      	adds	r3, #2
 8000a74:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		// 3. enable the exti interrupt delivery using IMR
		EXTI->IMR |= (1 << pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber);
 8000a78:	4b58      	ldr	r3, [pc, #352]	; (8000bdc <GPIO_Init+0x348>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	687a      	ldr	r2, [r7, #4]
 8000a7e:	7912      	ldrb	r2, [r2, #4]
 8000a80:	4611      	mov	r1, r2
 8000a82:	2201      	movs	r2, #1
 8000a84:	408a      	lsls	r2, r1
 8000a86:	4611      	mov	r1, r2
 8000a88:	4a54      	ldr	r2, [pc, #336]	; (8000bdc <GPIO_Init+0x348>)
 8000a8a:	430b      	orrs	r3, r1
 8000a8c:	6013      	str	r3, [r2, #0]
	}

	// 2. configure speed
	temp = 0;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	60fb      	str	r3, [r7, #12]
	temp = (pGPIOHandle->GPIO_PingConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber));
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	799b      	ldrb	r3, [r3, #6]
 8000a96:	461a      	mov	r2, r3
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	791b      	ldrb	r3, [r3, #4]
 8000a9c:	005b      	lsls	r3, r3, #1
 8000a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa2:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber)); // clear
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	689a      	ldr	r2, [r3, #8]
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	791b      	ldrb	r3, [r3, #4]
 8000aae:	005b      	lsls	r3, r3, #1
 8000ab0:	2103      	movs	r1, #3
 8000ab2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ab6:	43db      	mvns	r3, r3
 8000ab8:	4619      	mov	r1, r3
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	400a      	ands	r2, r1
 8000ac0:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	6899      	ldr	r1, [r3, #8]
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	68fa      	ldr	r2, [r7, #12]
 8000ace:	430a      	orrs	r2, r1
 8000ad0:	609a      	str	r2, [r3, #8]

	// 3. configure pupd (pull-up / pull-down) settings
	temp = 0;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	60fb      	str	r3, [r7, #12]
	temp = (pGPIOHandle->GPIO_PingConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber));
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	79db      	ldrb	r3, [r3, #7]
 8000ada:	461a      	mov	r2, r3
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	791b      	ldrb	r3, [r3, #4]
 8000ae0:	005b      	lsls	r3, r3, #1
 8000ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae6:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber)); // clear
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	68da      	ldr	r2, [r3, #12]
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	791b      	ldrb	r3, [r3, #4]
 8000af2:	005b      	lsls	r3, r3, #1
 8000af4:	2103      	movs	r1, #3
 8000af6:	fa01 f303 	lsl.w	r3, r1, r3
 8000afa:	43db      	mvns	r3, r3
 8000afc:	4619      	mov	r1, r3
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	400a      	ands	r2, r1
 8000b04:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	68d9      	ldr	r1, [r3, #12]
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	68fa      	ldr	r2, [r7, #12]
 8000b12:	430a      	orrs	r2, r1
 8000b14:	60da      	str	r2, [r3, #12]

	// 4. configure the optype (output type)
	temp = 0;
 8000b16:	2300      	movs	r3, #0
 8000b18:	60fb      	str	r3, [r7, #12]
	temp = (pGPIOHandle->GPIO_PingConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber);
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	7a1b      	ldrb	r3, [r3, #8]
 8000b1e:	461a      	mov	r2, r3
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	791b      	ldrb	r3, [r3, #4]
 8000b24:	fa02 f303 	lsl.w	r3, r2, r3
 8000b28:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber); // clear
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	685a      	ldr	r2, [r3, #4]
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	791b      	ldrb	r3, [r3, #4]
 8000b34:	4619      	mov	r1, r3
 8000b36:	2301      	movs	r3, #1
 8000b38:	408b      	lsls	r3, r1
 8000b3a:	43db      	mvns	r3, r3
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	400a      	ands	r2, r1
 8000b44:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	6859      	ldr	r1, [r3, #4]
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	68fa      	ldr	r2, [r7, #12]
 8000b52:	430a      	orrs	r2, r1
 8000b54:	605a      	str	r2, [r3, #4]

	// 5. configure the alt functionality
	if (pGPIOHandle->GPIO_PingConfig.GPIO_PinAltFunMode == GPIO_MODE_ALTFN) {
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	7a5b      	ldrb	r3, [r3, #9]
 8000b5a:	2b02      	cmp	r3, #2
 8000b5c:	d135      	bne.n	8000bca <GPIO_Init+0x336>
		temp = 0;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	60fb      	str	r3, [r7, #12]
		uint8_t AfRegInd = pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber / 8; // Index 0 if pins 0 - 7; Index 1 if pins 8 - 15
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	791b      	ldrb	r3, [r3, #4]
 8000b66:	08db      	lsrs	r3, r3, #3
 8000b68:	723b      	strb	r3, [r7, #8]
		temp = (pGPIOHandle->GPIO_PingConfig.GPIO_PinAltFunMode << ((pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber % 8) * 4));
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	7a5b      	ldrb	r3, [r3, #9]
 8000b6e:	461a      	mov	r2, r3
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	791b      	ldrb	r3, [r3, #4]
 8000b74:	f003 0307 	and.w	r3, r3, #7
 8000b78:	009b      	lsls	r3, r3, #2
 8000b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b7e:	60fb      	str	r3, [r7, #12]
		pGPIOHandle->pGPIOx->AFR[AfRegInd] &= ~(0xF << ((pGPIOHandle->GPIO_PingConfig.GPIO_PinNumber % 8) * 4)); // clear
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	7a3a      	ldrb	r2, [r7, #8]
 8000b86:	3208      	adds	r2, #8
 8000b88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	791b      	ldrb	r3, [r3, #4]
 8000b90:	f003 0307 	and.w	r3, r3, #7
 8000b94:	009b      	lsls	r3, r3, #2
 8000b96:	220f      	movs	r2, #15
 8000b98:	fa02 f303 	lsl.w	r3, r2, r3
 8000b9c:	43db      	mvns	r3, r3
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	7a3a      	ldrb	r2, [r7, #8]
 8000ba6:	4001      	ands	r1, r0
 8000ba8:	3208      	adds	r2, #8
 8000baa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[AfRegInd] |= temp;
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	7a3a      	ldrb	r2, [r7, #8]
 8000bb4:	3208      	adds	r2, #8
 8000bb6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	7a3a      	ldrb	r2, [r7, #8]
 8000bc0:	68f9      	ldr	r1, [r7, #12]
 8000bc2:	4301      	orrs	r1, r0
 8000bc4:	3208      	adds	r2, #8
 8000bc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8000bca:	bf00      	nop
 8000bcc:	3710      	adds	r7, #16
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	40023800 	.word	0x40023800
 8000bd8:	40013800 	.word	0x40013800
 8000bdc:	40013c00 	.word	0x40013c00

08000be0 <GPIO_ReadFromInputPin>:
 *
 * @return		- 0 or 1. data bit of input pin
 *
 * @Note		- none
 */
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t* pGPIOx, uint8_t PinNumber) {
 8000be0:	b480      	push	{r7}
 8000be2:	b085      	sub	sp, #20
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
 8000be8:	460b      	mov	r3, r1
 8000bea:	70fb      	strb	r3, [r7, #3]
	uint8_t value = (uint8_t)((pGPIOx->IDR >> PinNumber) & 0x00000001);
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	691a      	ldr	r2, [r3, #16]
 8000bf0:	78fb      	ldrb	r3, [r7, #3]
 8000bf2:	fa22 f303 	lsr.w	r3, r2, r3
 8000bf6:	b2db      	uxtb	r3, r3
 8000bf8:	f003 0301 	and.w	r3, r3, #1
 8000bfc:	73fb      	strb	r3, [r7, #15]
	return value;
 8000bfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c00:	4618      	mov	r0, r3
 8000c02:	3714      	adds	r7, #20
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bc80      	pop	{r7}
 8000c08:	4770      	bx	lr
	...

08000c0c <SPI_PeriClockControl>:
 *
 * @return		- none
 *
 * @Note		- none
 */
void SPI_PeriClockControl(SPI_RegDef_t* pSPIx, uint8_t EnorDi) {
 8000c0c:	b480      	push	{r7}
 8000c0e:	b083      	sub	sp, #12
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
 8000c14:	460b      	mov	r3, r1
 8000c16:	70fb      	strb	r3, [r7, #3]
	if (EnorDi == ENABLE) {
 8000c18:	78fb      	ldrb	r3, [r7, #3]
 8000c1a:	2b01      	cmp	r3, #1
 8000c1c:	d12b      	bne.n	8000c76 <SPI_PeriClockControl+0x6a>
		if (pSPIx == SPI1) {
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	4a2d      	ldr	r2, [pc, #180]	; (8000cd8 <SPI_PeriClockControl+0xcc>)
 8000c22:	4293      	cmp	r3, r2
 8000c24:	d106      	bne.n	8000c34 <SPI_PeriClockControl+0x28>
			SPI1_PCLK_EN();
 8000c26:	4b2d      	ldr	r3, [pc, #180]	; (8000cdc <SPI_PeriClockControl+0xd0>)
 8000c28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c2a:	4a2c      	ldr	r2, [pc, #176]	; (8000cdc <SPI_PeriClockControl+0xd0>)
 8000c2c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000c30:	6453      	str	r3, [r2, #68]	; 0x44
			SPI3_PCLK_DI();
		} else if (pSPIx == SPI4) {
			SPI4_PCLK_DI();
		}
	}
}
 8000c32:	e04b      	b.n	8000ccc <SPI_PeriClockControl+0xc0>
		} else if (pSPIx == SPI2) {
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	4a2a      	ldr	r2, [pc, #168]	; (8000ce0 <SPI_PeriClockControl+0xd4>)
 8000c38:	4293      	cmp	r3, r2
 8000c3a:	d106      	bne.n	8000c4a <SPI_PeriClockControl+0x3e>
			SPI2_PCLK_EN();
 8000c3c:	4b27      	ldr	r3, [pc, #156]	; (8000cdc <SPI_PeriClockControl+0xd0>)
 8000c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c40:	4a26      	ldr	r2, [pc, #152]	; (8000cdc <SPI_PeriClockControl+0xd0>)
 8000c42:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c46:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000c48:	e040      	b.n	8000ccc <SPI_PeriClockControl+0xc0>
		} else if (pSPIx == SPI3) {
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	4a25      	ldr	r2, [pc, #148]	; (8000ce4 <SPI_PeriClockControl+0xd8>)
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d106      	bne.n	8000c60 <SPI_PeriClockControl+0x54>
			SPI3_PCLK_EN();
 8000c52:	4b22      	ldr	r3, [pc, #136]	; (8000cdc <SPI_PeriClockControl+0xd0>)
 8000c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c56:	4a21      	ldr	r2, [pc, #132]	; (8000cdc <SPI_PeriClockControl+0xd0>)
 8000c58:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000c5c:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000c5e:	e035      	b.n	8000ccc <SPI_PeriClockControl+0xc0>
		} else if (pSPIx == SPI4) {
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	4a21      	ldr	r2, [pc, #132]	; (8000ce8 <SPI_PeriClockControl+0xdc>)
 8000c64:	4293      	cmp	r3, r2
 8000c66:	d131      	bne.n	8000ccc <SPI_PeriClockControl+0xc0>
			SPI4_PCLK_EN();
 8000c68:	4b1c      	ldr	r3, [pc, #112]	; (8000cdc <SPI_PeriClockControl+0xd0>)
 8000c6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c6c:	4a1b      	ldr	r2, [pc, #108]	; (8000cdc <SPI_PeriClockControl+0xd0>)
 8000c6e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000c72:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000c74:	e02a      	b.n	8000ccc <SPI_PeriClockControl+0xc0>
		if (pSPIx == SPI1) {
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	4a17      	ldr	r2, [pc, #92]	; (8000cd8 <SPI_PeriClockControl+0xcc>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d106      	bne.n	8000c8c <SPI_PeriClockControl+0x80>
			SPI1_PCLK_DI();
 8000c7e:	4b17      	ldr	r3, [pc, #92]	; (8000cdc <SPI_PeriClockControl+0xd0>)
 8000c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c82:	4a16      	ldr	r2, [pc, #88]	; (8000cdc <SPI_PeriClockControl+0xd0>)
 8000c84:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000c88:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000c8a:	e01f      	b.n	8000ccc <SPI_PeriClockControl+0xc0>
		} else if (pSPIx == SPI2) {
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	4a14      	ldr	r2, [pc, #80]	; (8000ce0 <SPI_PeriClockControl+0xd4>)
 8000c90:	4293      	cmp	r3, r2
 8000c92:	d106      	bne.n	8000ca2 <SPI_PeriClockControl+0x96>
			SPI2_PCLK_DI();
 8000c94:	4b11      	ldr	r3, [pc, #68]	; (8000cdc <SPI_PeriClockControl+0xd0>)
 8000c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c98:	4a10      	ldr	r2, [pc, #64]	; (8000cdc <SPI_PeriClockControl+0xd0>)
 8000c9a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000c9e:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000ca0:	e014      	b.n	8000ccc <SPI_PeriClockControl+0xc0>
		} else if (pSPIx == SPI3) {
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	4a0f      	ldr	r2, [pc, #60]	; (8000ce4 <SPI_PeriClockControl+0xd8>)
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d106      	bne.n	8000cb8 <SPI_PeriClockControl+0xac>
			SPI3_PCLK_DI();
 8000caa:	4b0c      	ldr	r3, [pc, #48]	; (8000cdc <SPI_PeriClockControl+0xd0>)
 8000cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cae:	4a0b      	ldr	r2, [pc, #44]	; (8000cdc <SPI_PeriClockControl+0xd0>)
 8000cb0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000cb4:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000cb6:	e009      	b.n	8000ccc <SPI_PeriClockControl+0xc0>
		} else if (pSPIx == SPI4) {
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	4a0b      	ldr	r2, [pc, #44]	; (8000ce8 <SPI_PeriClockControl+0xdc>)
 8000cbc:	4293      	cmp	r3, r2
 8000cbe:	d105      	bne.n	8000ccc <SPI_PeriClockControl+0xc0>
			SPI4_PCLK_DI();
 8000cc0:	4b06      	ldr	r3, [pc, #24]	; (8000cdc <SPI_PeriClockControl+0xd0>)
 8000cc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cc4:	4a05      	ldr	r2, [pc, #20]	; (8000cdc <SPI_PeriClockControl+0xd0>)
 8000cc6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000cca:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000ccc:	bf00      	nop
 8000cce:	370c      	adds	r7, #12
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bc80      	pop	{r7}
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop
 8000cd8:	40013000 	.word	0x40013000
 8000cdc:	40023800 	.word	0x40023800
 8000ce0:	40003800 	.word	0x40003800
 8000ce4:	40003c00 	.word	0x40003c00
 8000ce8:	40013400 	.word	0x40013400

08000cec <SPI_Init>:
 *
 * @return		- none
 *
 * @Note		- none
 */
void SPI_Init(SPI_Handle_t* pSPIHandle) {
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b084      	sub	sp, #16
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
	// configure SPI_CR1 register
	uint32_t tempreg = 0;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	60fb      	str	r3, [r7, #12]

	// enable peripheral clock
	SPI_PeriClockControl(pSPIHandle->pSPIx, ENABLE);
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	2101      	movs	r1, #1
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f7ff ff84 	bl	8000c0c <SPI_PeriClockControl>

	// 1. configure device mode
	tempreg |= pSPIHandle->SPIConfig.SPI_DeviceMode << SPI_CR1_MSTR;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	791b      	ldrb	r3, [r3, #4]
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	461a      	mov	r2, r3
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	4313      	orrs	r3, r2
 8000d10:	60fb      	str	r3, [r7, #12]

	// 2. bus config
	if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD) {
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	795b      	ldrb	r3, [r3, #5]
 8000d16:	2b01      	cmp	r3, #1
 8000d18:	d104      	bne.n	8000d24 <SPI_Init+0x38>
		// bidi mode should be cleared
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000d20:	60fb      	str	r3, [r7, #12]
 8000d22:	e014      	b.n	8000d4e <SPI_Init+0x62>
	} else if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD) {
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	795b      	ldrb	r3, [r3, #5]
 8000d28:	2b02      	cmp	r3, #2
 8000d2a:	d104      	bne.n	8000d36 <SPI_Init+0x4a>
		// enable bidi mode
		tempreg |= (1 << SPI_CR1_BIDIMODE);
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d32:	60fb      	str	r3, [r7, #12]
 8000d34:	e00b      	b.n	8000d4e <SPI_Init+0x62>
	} else if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY) {
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	795b      	ldrb	r3, [r3, #5]
 8000d3a:	2b03      	cmp	r3, #3
 8000d3c:	d107      	bne.n	8000d4e <SPI_Init+0x62>
		// bidi mode should be cleared
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000d44:	60fb      	str	r3, [r7, #12]
		// RXONLY bit should be set
		tempreg &= ~(1 << SPI_CR1_RXONLY);
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000d4c:	60fb      	str	r3, [r7, #12]
	}

	// 3. configure spi serial clock speed (baud rate)
	tempreg |= (pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR);
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	799b      	ldrb	r3, [r3, #6]
 8000d52:	00db      	lsls	r3, r3, #3
 8000d54:	461a      	mov	r2, r3
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	4313      	orrs	r3, r2
 8000d5a:	60fb      	str	r3, [r7, #12]

	// 4. configure DFF
	tempreg |= (pSPIHandle->SPIConfig.SPI_DFF << SPI_CR1_DFF);
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	79db      	ldrb	r3, [r3, #7]
 8000d60:	02db      	lsls	r3, r3, #11
 8000d62:	461a      	mov	r2, r3
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	4313      	orrs	r3, r2
 8000d68:	60fb      	str	r3, [r7, #12]

	// 5. configure CPOL
	tempreg |= (pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL);
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	7a1b      	ldrb	r3, [r3, #8]
 8000d6e:	005b      	lsls	r3, r3, #1
 8000d70:	461a      	mov	r2, r3
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	4313      	orrs	r3, r2
 8000d76:	60fb      	str	r3, [r7, #12]

	// 5. configure CPHA
	tempreg |= (pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA);
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	7a5b      	ldrb	r3, [r3, #9]
 8000d7c:	461a      	mov	r2, r3
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	4313      	orrs	r3, r2
 8000d82:	60fb      	str	r3, [r7, #12]

	pSPIHandle->pSPIx->CR1 = tempreg;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	68fa      	ldr	r2, [r7, #12]
 8000d8a:	601a      	str	r2, [r3, #0]
}
 8000d8c:	bf00      	nop
 8000d8e:	3710      	adds	r7, #16
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}

08000d94 <SPI_GetFlagStatus>:
 *
 * @return		- none
 *
 * @Note		- none
 */
uint8_t SPI_GetFlagStatus(SPI_RegDef_t* pSPIx, uint32_t FlagName) {
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
 8000d9c:	6039      	str	r1, [r7, #0]
	if (pSPIx->SR & FlagName) {
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	689a      	ldr	r2, [r3, #8]
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	4013      	ands	r3, r2
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d001      	beq.n	8000dae <SPI_GetFlagStatus+0x1a>
		return FLAG_SET;
 8000daa:	2301      	movs	r3, #1
 8000dac:	e000      	b.n	8000db0 <SPI_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 8000dae:	2300      	movs	r3, #0
}
 8000db0:	4618      	mov	r0, r3
 8000db2:	370c      	adds	r7, #12
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bc80      	pop	{r7}
 8000db8:	4770      	bx	lr

08000dba <SPI_SendData>:
 *
 * @return		- none
 *
 * @Note		- This is a blocking call
 */
void SPI_SendData(SPI_RegDef_t* pSPIx, uint8_t *pTxBuffer, uint32_t Len) {
 8000dba:	b580      	push	{r7, lr}
 8000dbc:	b084      	sub	sp, #16
 8000dbe:	af00      	add	r7, sp, #0
 8000dc0:	60f8      	str	r0, [r7, #12]
 8000dc2:	60b9      	str	r1, [r7, #8]
 8000dc4:	607a      	str	r2, [r7, #4]
	while (Len > 0) {
 8000dc6:	e027      	b.n	8000e18 <SPI_SendData+0x5e>
		// 1. wait until TXE is set (tx register is free)
		while ( SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) == FLAG_RESET );
 8000dc8:	bf00      	nop
 8000dca:	2102      	movs	r1, #2
 8000dcc:	68f8      	ldr	r0, [r7, #12]
 8000dce:	f7ff ffe1 	bl	8000d94 <SPI_GetFlagStatus>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d0f8      	beq.n	8000dca <SPI_SendData+0x10>

		// 2. check DFF bit in CR1
		if ( pSPIx->SR & (1 << SPI_CR1_DFF) ) {
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	689b      	ldr	r3, [r3, #8]
 8000ddc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d00e      	beq.n	8000e02 <SPI_SendData+0x48>
			// 16 bit DFF format
			pSPIx->DR = *((uint16_t*)pTxBuffer);
 8000de4:	68bb      	ldr	r3, [r7, #8]
 8000de6:	881b      	ldrh	r3, [r3, #0]
 8000de8:	461a      	mov	r2, r3
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	60da      	str	r2, [r3, #12]
			--Len;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	3b01      	subs	r3, #1
 8000df2:	607b      	str	r3, [r7, #4]
			--Len;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	3b01      	subs	r3, #1
 8000df8:	607b      	str	r3, [r7, #4]
			(uint16_t*)pTxBuffer++;
 8000dfa:	68bb      	ldr	r3, [r7, #8]
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	60bb      	str	r3, [r7, #8]
 8000e00:	e00a      	b.n	8000e18 <SPI_SendData+0x5e>
		} else {
			// 8 bit DFF format
			pSPIx->DR = *pTxBuffer;
 8000e02:	68bb      	ldr	r3, [r7, #8]
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	461a      	mov	r2, r3
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	60da      	str	r2, [r3, #12]
			--Len;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	3b01      	subs	r3, #1
 8000e10:	607b      	str	r3, [r7, #4]
			pTxBuffer++;
 8000e12:	68bb      	ldr	r3, [r7, #8]
 8000e14:	3301      	adds	r3, #1
 8000e16:	60bb      	str	r3, [r7, #8]
	while (Len > 0) {
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d1d4      	bne.n	8000dc8 <SPI_SendData+0xe>
		}
	}
}
 8000e1e:	bf00      	nop
 8000e20:	bf00      	nop
 8000e22:	3710      	adds	r7, #16
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <SPI_ReceiveData>:
 *
 * @return		- none
 *
 * @Note		- none
 */
void SPI_ReceiveData(SPI_RegDef_t* pSPIx, uint8_t *pRxBuffer, uint32_t Len) {
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	60f8      	str	r0, [r7, #12]
 8000e30:	60b9      	str	r1, [r7, #8]
 8000e32:	607a      	str	r2, [r7, #4]
	while (Len > 0) {
 8000e34:	e02c      	b.n	8000e90 <SPI_ReceiveData+0x68>
		// 1. wait until RXE is set
		while ( SPI_GetFlagStatus(pSPIx, SPI_RXNE_FLAG) == FLAG_RESET );
 8000e36:	bf00      	nop
 8000e38:	2101      	movs	r1, #1
 8000e3a:	68f8      	ldr	r0, [r7, #12]
 8000e3c:	f7ff ffaa 	bl	8000d94 <SPI_GetFlagStatus>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d0f8      	beq.n	8000e38 <SPI_ReceiveData+0x10>

		// 2. check DFF bit in CR1
		if ( pSPIx->SR & (1 << SPI_CR1_DFF) ) {
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	689b      	ldr	r3, [r3, #8]
 8000e4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d013      	beq.n	8000e7a <SPI_ReceiveData+0x52>
			// 16 bit DFF format
			//1. load the data from DR to Rxbuffer address
			*((uint16_t*)pRxBuffer) = pSPIx->DR;
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	68db      	ldr	r3, [r3, #12]
 8000e56:	b29a      	uxth	r2, r3
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	801a      	strh	r2, [r3, #0]
			pSPIx->DR = *((uint16_t*)pRxBuffer);
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	881b      	ldrh	r3, [r3, #0]
 8000e60:	461a      	mov	r2, r3
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	60da      	str	r2, [r3, #12]
			--Len;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	3b01      	subs	r3, #1
 8000e6a:	607b      	str	r3, [r7, #4]
			--Len;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	3b01      	subs	r3, #1
 8000e70:	607b      	str	r3, [r7, #4]
			(uint16_t*)pRxBuffer++;
 8000e72:	68bb      	ldr	r3, [r7, #8]
 8000e74:	3301      	adds	r3, #1
 8000e76:	60bb      	str	r3, [r7, #8]
 8000e78:	e00a      	b.n	8000e90 <SPI_ReceiveData+0x68>
		} else {
			// 8 bit DFF format
			*pRxBuffer = pSPIx->DR;
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	68db      	ldr	r3, [r3, #12]
 8000e7e:	b2da      	uxtb	r2, r3
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	701a      	strb	r2, [r3, #0]
			--Len;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	3b01      	subs	r3, #1
 8000e88:	607b      	str	r3, [r7, #4]
			pRxBuffer++;
 8000e8a:	68bb      	ldr	r3, [r7, #8]
 8000e8c:	3301      	adds	r3, #1
 8000e8e:	60bb      	str	r3, [r7, #8]
	while (Len > 0) {
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d1cf      	bne.n	8000e36 <SPI_ReceiveData+0xe>
		}
	}
}
 8000e96:	bf00      	nop
 8000e98:	bf00      	nop
 8000e9a:	3710      	adds	r7, #16
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <SPI_PeripheralControl>:
 *
 * @return		- none
 *
 * @Note		- none
 */
void SPI_PeripheralControl(SPI_RegDef_t* pSPIx, uint8_t EnorDi) {
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	460b      	mov	r3, r1
 8000eaa:	70fb      	strb	r3, [r7, #3]
	if (EnorDi) {
 8000eac:	78fb      	ldrb	r3, [r7, #3]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d006      	beq.n	8000ec0 <SPI_PeripheralControl+0x20>
		pSPIx->CR1 |= (1 << SPI_CR1_SPE);
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	601a      	str	r2, [r3, #0]
	} else {
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
	}
}
 8000ebe:	e005      	b.n	8000ecc <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	601a      	str	r2, [r3, #0]
}
 8000ecc:	bf00      	nop
 8000ece:	370c      	adds	r7, #12
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bc80      	pop	{r7}
 8000ed4:	4770      	bx	lr

08000ed6 <SPI_SSIConfig>:
 *
 * @return		- none
 *
 * @Note		- none
 */
void SPI_SSIConfig(SPI_RegDef_t* pSPIx, uint8_t EnorDi) {
 8000ed6:	b480      	push	{r7}
 8000ed8:	b083      	sub	sp, #12
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	6078      	str	r0, [r7, #4]
 8000ede:	460b      	mov	r3, r1
 8000ee0:	70fb      	strb	r3, [r7, #3]
	if (EnorDi) {
 8000ee2:	78fb      	ldrb	r3, [r7, #3]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d006      	beq.n	8000ef6 <SPI_SSIConfig+0x20>
		pSPIx->CR1 |= (1 << SPI_CR1_SSI);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	601a      	str	r2, [r3, #0]
	} else {
		pSPIx->CR1 &= ~(1 << SPI_CR1_SSI);
	}
}
 8000ef4:	e005      	b.n	8000f02 <SPI_SSIConfig+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SSI);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	601a      	str	r2, [r3, #0]
}
 8000f02:	bf00      	nop
 8000f04:	370c      	adds	r7, #12
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bc80      	pop	{r7}
 8000f0a:	4770      	bx	lr

08000f0c <SPI_SSOEConfig>:
 *
 * @return		- none
 *
 * @Note		- none
 */
void SPI_SSOEConfig(SPI_RegDef_t* pSPIx, uint8_t EnorDi) {
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
 8000f14:	460b      	mov	r3, r1
 8000f16:	70fb      	strb	r3, [r7, #3]
	if (EnorDi) {
 8000f18:	78fb      	ldrb	r3, [r7, #3]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d006      	beq.n	8000f2c <SPI_SSOEConfig+0x20>
		pSPIx->CR2 |= (1 << SPI_CR2_SSOE);
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	685b      	ldr	r3, [r3, #4]
 8000f22:	f043 0204 	orr.w	r2, r3, #4
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	605a      	str	r2, [r3, #4]
	} else {
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
	}
}
 8000f2a:	e005      	b.n	8000f38 <SPI_SSOEConfig+0x2c>
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	f023 0204 	bic.w	r2, r3, #4
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	605a      	str	r2, [r3, #4]
}
 8000f38:	bf00      	nop
 8000f3a:	370c      	adds	r7, #12
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bc80      	pop	{r7}
 8000f40:	4770      	bx	lr
	...

08000f44 <__libc_init_array>:
 8000f44:	b570      	push	{r4, r5, r6, lr}
 8000f46:	4d0d      	ldr	r5, [pc, #52]	; (8000f7c <__libc_init_array+0x38>)
 8000f48:	4c0d      	ldr	r4, [pc, #52]	; (8000f80 <__libc_init_array+0x3c>)
 8000f4a:	1b64      	subs	r4, r4, r5
 8000f4c:	10a4      	asrs	r4, r4, #2
 8000f4e:	2600      	movs	r6, #0
 8000f50:	42a6      	cmp	r6, r4
 8000f52:	d109      	bne.n	8000f68 <__libc_init_array+0x24>
 8000f54:	4d0b      	ldr	r5, [pc, #44]	; (8000f84 <__libc_init_array+0x40>)
 8000f56:	4c0c      	ldr	r4, [pc, #48]	; (8000f88 <__libc_init_array+0x44>)
 8000f58:	f000 f818 	bl	8000f8c <_init>
 8000f5c:	1b64      	subs	r4, r4, r5
 8000f5e:	10a4      	asrs	r4, r4, #2
 8000f60:	2600      	movs	r6, #0
 8000f62:	42a6      	cmp	r6, r4
 8000f64:	d105      	bne.n	8000f72 <__libc_init_array+0x2e>
 8000f66:	bd70      	pop	{r4, r5, r6, pc}
 8000f68:	f855 3b04 	ldr.w	r3, [r5], #4
 8000f6c:	4798      	blx	r3
 8000f6e:	3601      	adds	r6, #1
 8000f70:	e7ee      	b.n	8000f50 <__libc_init_array+0xc>
 8000f72:	f855 3b04 	ldr.w	r3, [r5], #4
 8000f76:	4798      	blx	r3
 8000f78:	3601      	adds	r6, #1
 8000f7a:	e7f2      	b.n	8000f62 <__libc_init_array+0x1e>
 8000f7c:	08000fbc 	.word	0x08000fbc
 8000f80:	08000fbc 	.word	0x08000fbc
 8000f84:	08000fbc 	.word	0x08000fbc
 8000f88:	08000fc0 	.word	0x08000fc0

08000f8c <_init>:
 8000f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f8e:	bf00      	nop
 8000f90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f92:	bc08      	pop	{r3}
 8000f94:	469e      	mov	lr, r3
 8000f96:	4770      	bx	lr

08000f98 <_fini>:
 8000f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f9a:	bf00      	nop
 8000f9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f9e:	bc08      	pop	{r3}
 8000fa0:	469e      	mov	lr, r3
 8000fa2:	4770      	bx	lr
