{
    "fileIDs": {
        "1": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/ram_style_attributes_block/bytewrite_sp_ram_wf_block/EDA-1776/results_dir/.././rtl/bytewrite_sp_ram_wf_block.v"
    },
    "hierTree": [
        {
            "file": "1",
            "internalSignals": [
                {
                    "name": "ram",
                    "range": {
                        "lsb": 0,
                        "msb": 1023
                    },
                    "type": "REG"
                },
                {
                    "name": "i",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "VERI_INTEGER"
                }
            ],
            "language": "Verilog 2000",
            "line": 39,
            "parameters": [
                {
                    "name": "NUM_COL",
                    "value": 2
                },
                {
                    "name": "COL_WIDTH",
                    "value": 8
                },
                {
                    "name": "ADDR_WIDTH",
                    "value": 10
                },
                {
                    "name": "DATA_WIDTH",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ena",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "we",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "addr",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "din",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "dout",
                    "range": {
                        "lsb": 0,
                        "msb": 15
                    },
                    "type": "REG"
                }
            ],
            "topModule": "bytewrite_sp_ram_wf_block"
        }
    ],
    "modules": null
}
