// Seed: 1364798446
module module_0;
  wire [1 : -1] id_1;
endmodule
module module_1 #(
    parameter id_7 = 32'd51
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  module_0 modCall_1 ();
  input wire id_8;
  input wire _id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output reg id_2;
  output wire id_1;
  wire [id_7 : -1 'b0] id_11 = id_7;
  tri id_12 = 1;
  always begin : LABEL_0
    if (1)
      if (1) begin : LABEL_1
        assume (id_8);
      end else begin : LABEL_2
        if (-1) id_2 = id_9 ? -1 : -1;
      end
    else {-1, 1} <= id_10;
  end
  assign id_12 = 1 == id_8;
  assign id_1  = id_8;
  uwire id_13 = id_5, id_14 = 1, id_15 = -1, id_16 = 1;
  assign id_13 = -1;
  logic id_17;
endmodule
