# SignedCalculator
This is the software implementation ,using Verilog, of an arithmetic unit that is capable of adding, subtracting and multiplying two signed binary numbers of maximum 2 bits, and displays the result of the operation performed along with some additional flags regarding the operation and the result.

There are 3 modules along with their testbenches, addition & subtraction, multiplication, and remainder.

Alu.v is your top module that integrates all the circuits together.
