/* Generated by Yosys 0.38+92 (git sha1 84116c9a3, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1708682804602/work=/usr/local/src/conda/yosys-0.38_93_g84116c9a3 -fdebug-prefix-map=/content/conda-env=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants) */

(* top =  1  *)
module \b01.blif (LINE1, LINE2, OUTP, OVERFLW);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  input LINE1;
  wire LINE1;
  input LINE2;
  wire LINE2;
  output OUTP;
  wire OUTP;
  (* init = 1'h0 *)
  wire OUTP_REG;
  output OVERFLW;
  wire OVERFLW;
  (* init = 1'h0 *)
  wire OVERFLW_REG;
  (* init = 1'h0 *)
  wire STATO_REG_0_;
  (* init = 1'h0 *)
  wire STATO_REG_1_;
  (* init = 1'h0 *)
  wire STATO_REG_2_;
  wire U34;
  wire U35;
  wire U36;
  wire U44;
  wire U45;
  INV _25_ (
    .A(STATO_REG_1_),
    .Y(_00_)
  );
  INV _26_ (
    .A(STATO_REG_2_),
    .Y(_01_)
  );
  INV _27_ (
    .A(STATO_REG_0_),
    .Y(_02_)
  );
  NOR3 _28_ (
    .A(_00_),
    .B(STATO_REG_2_),
    .C(_02_),
    .Y(U34)
  );
  NOR2 _29_ (
    .A(_00_),
    .B(STATO_REG_0_),
    .Y(_03_)
  );
  NAND2 _30_ (
    .A(STATO_REG_1_),
    .B(_02_),
    .Y(_04_)
  );
  NOR2 _31_ (
    .A(STATO_REG_1_),
    .B(_02_),
    .Y(_05_)
  );
  XNOR2 _32_ (
    .A(STATO_REG_1_),
    .B(STATO_REG_0_),
    .Y(_06_)
  );
  NOR2 _33_ (
    .A(_01_),
    .B(_03_),
    .Y(_07_)
  );
  NAND2 _34_ (
    .A(LINE2),
    .B(LINE1),
    .Y(_08_)
  );
  INV _35_ (
    .A(_08_),
    .Y(_09_)
  );
  NOR2 _36_ (
    .A(_06_),
    .B(_08_),
    .Y(_10_)
  );
  OAI21 _37_ (
    .A0(_01_),
    .A1(_03_),
    .B0(_10_),
    .Y(_11_)
  );
  NOR2 _38_ (
    .A(LINE2),
    .B(LINE1),
    .Y(_12_)
  );
  INV _39_ (
    .A(_12_),
    .Y(_13_)
  );
  AOI21 _40_ (
    .A0(STATO_REG_2_),
    .A1(_04_),
    .B0(_13_),
    .Y(_14_)
  );
  AOI21 _41_ (
    .A0(_01_),
    .A1(_06_),
    .B0(_08_),
    .Y(_15_)
  );
  AOI21 _42_ (
    .A0(_11_),
    .A1(_14_),
    .B0(_15_),
    .Y(U35)
  );
  OAI21 _43_ (
    .A0(LINE2),
    .A1(LINE1),
    .B0(_02_),
    .Y(_16_)
  );
  NAND2 _44_ (
    .A(STATO_REG_1_),
    .B(_12_),
    .Y(_17_)
  );
  AOI21 _45_ (
    .A0(STATO_REG_2_),
    .A1(_16_),
    .B0(_17_),
    .Y(_18_)
  );
  NAND2 _46_ (
    .A(_05_),
    .B(_08_),
    .Y(_19_)
  );
  OAI21 _47_ (
    .A0(_01_),
    .A1(_09_),
    .B0(_03_),
    .Y(_20_)
  );
  AOI21 _48_ (
    .A0(_18_),
    .A1(_19_),
    .B0(_20_),
    .Y(U36)
  );
  NAND2 _49_ (
    .A(_08_),
    .B(_13_),
    .Y(_21_)
  );
  XNOR2 _50_ (
    .A(_07_),
    .B(_21_),
    .Y(U44)
  );
  NOR3 _51_ (
    .A(STATO_REG_2_),
    .B(_03_),
    .C(_09_),
    .Y(_22_)
  );
  NOR2 _52_ (
    .A(STATO_REG_1_),
    .B(_12_),
    .Y(_23_)
  );
  NOR3 _53_ (
    .A(_01_),
    .B(_05_),
    .C(_23_),
    .Y(_24_)
  );
  NOR2 _54_ (
    .A(_22_),
    .B(_24_),
    .Y(U45)
  );
  \$_FF_  _55_ (
    .D(U34),
    .Q(OVERFLW_REG)
  );
  \$_FF_  _56_ (
    .D(U45),
    .Q(STATO_REG_2_)
  );
  \$_FF_  _57_ (
    .D(U36),
    .Q(STATO_REG_1_)
  );
  \$_FF_  _58_ (
    .D(U35),
    .Q(STATO_REG_0_)
  );
  \$_FF_  _59_ (
    .D(U44),
    .Q(OUTP_REG)
  );
  assign OUTP = OUTP_REG;
  assign OVERFLW = OVERFLW_REG;
endmodule
