// Seed: 460504137
module module_0 ();
  wire id_1;
  assign id_1 = 1'h0 ==? 1;
  genvar id_2;
  if (id_2) begin
    wire id_3;
    wor  id_4 = id_1;
  end else assign id_2 = 1;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input wand id_2,
    input tri1 id_3,
    input tri id_4,
    input wire id_5,
    output wor id_6,
    output tri id_7,
    input tri1 id_8,
    input uwire id_9,
    output wor id_10,
    input supply0 id_11,
    input wor id_12,
    input wand id_13,
    input wor id_14,
    output supply0 id_15,
    input supply0 id_16,
    input supply1 id_17
    , id_21,
    output supply0 id_18,
    output tri id_19
    , id_22
);
  module_0();
endmodule
