// Seed: 857087917
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input wand id_2,
    output supply1 id_3,
    input supply0 id_4,
    output wor id_5,
    input wire id_6,
    input wor id_7
);
  wire  id_9;
  logic id_10;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd90,
    parameter id_6 = 32'd87
) (
    output supply0 id_0,
    input tri0 id_1,
    input tri0 id_2
    , id_5, _id_6,
    input wor _id_3
);
  assign id_5[-1] = id_2 - ~id_2;
  tri0 id_7 = -1;
  bit [(  id_3  ) : id_6] id_8;
  always @(*) begin : LABEL_0
    $signed(59);
    ;
    id_8 <= id_6;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_1,
      id_2
  );
  assign modCall_1.id_4 = 0;
  logic id_9;
  localparam id_10 = 1;
  wire id_11;
endmodule
