<root><simulation><result_generated_time />2023-05-17 19:01:58<layer><layer_spec />{'B': 1, 'K': 128, 'C': 64, 'OY': 75, 'OX': 75, 'IY': 75, 'IX': 75, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />46080000<total_data_size_element />{'W': 8192, 'I': 360000, 'O': 720000}<total_data_reuse />{'W': 5625, 'I': 128.0, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['K_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [4, 1, 1], 'I': [225, 1, 1], 'O': [900, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 15)], [('OY', 15)]], [[('K', 2)], [('K', 2)]], [], []]<I />[[[('K', 2)], [('K', 2)]], [[('OY', 15)], [('OY', 15)]], [], []]<O />[[], [[('K', 2), ('OY', 15)], [('K', 2), ('OY', 15)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 8)], [('C', 4), ('C', 16), ('K', 4), ('OX', 75)], []]<I />[[('K', 8), ('C', 4), ('C', 16), ('K', 4)], [('OX', 75)], []]<O />[[('K', 8), ('C', 4), ('C', 16)], [('K', 4), ('OX', 75)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [225.0, 1, 75, 1], 'I': [4.0, 32.0, 1.0, 1.0], 'O': [1.0, 64, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 65536, 65536], 'I': [512, 8640000, 8640000], 'O': [64, 17280000, 17280000], 'O_partial': [64, 0, 0], 'O_final': [0, 17280000, 17280000]}<actual_mem_utilization_individual />{'W': [0.12, 0.0, 0.0], 'I': [1.0, 0.26, 0.0], 'O': [0.12, 0.51, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.77, 0.0], 'I': [1.0, 0.77, 0.0], 'O': [0.12, 0.77, 0.0]}<effective_mem_size_bit />{'W': [8, 65536, 65536], 'I': [512, 8640000, 8640000], 'O': [64, 4320000, 17280000], 'O_partial': [64, 0, 0], 'O_final': [0, 4320000, 17280000]}<total_unit_count />{'W': [900, 4, 1, 1], 'I': [900, 225, 1, 1], 'O': [900, 900, 1, 1]}<unique_unit_count />{'W': [4, 4, 1, 1], 'I': [225, 225, 1, 1], 'O': [900, 900, 1, 1]}<duplicate_unit_count />{'W': [225.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[614400, 614400], [614400, 8192], [8192, 0]]<I />[[1440000, 360000], [360000, 360000], [360000, 0]]<O />[[(45360000, 46080000), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(45360000, 46080000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[76800, 76800], [9600, 128], [32, 0]]<I />[[180000, 45000], [5625, 5625], [1406, 0]]<O />[[(5670000, 5760000), (90000, 0)], [(0, 11250), (11250, 0)], [(0, 2812), (0, 0)]]<O_partial />[([5670000, 5760000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [90000, 0]), ([0, 11250], [11250, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />46080000<idle />6348800</mac_count></basic_info><energy><total_energy />101062514.4<mem_energy_breakdown><W />[53.8, 1022.6, 42.6]<I />[76.9, 1114.8, 1872.9]<O />[4035.4, 2229.6, 3745.8]</mem_energy_breakdown><MAC_energy><active_MAC />100730880.0<idle_MAC />317440.0<total />101048320.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7913<utilization_without_data_loading />0.8789<utilization_spatial />0.8789<utilization_temporal_with_data_loading />0.9003<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />170604<latency_cycle_without_data_loading />153600<ideal_computing_cycle />153600<data_loading><load_cycle_total />17004<load_cycle_individual />{'W': [1, 128, 0], 'I': [225, 16875, 0]}<load_cycle_combined />{'W': 128, 'I': 16875}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-153599], [-134393, -153592], [-153600, -153600]], 'I': [[-153599], [-37296, -21238], [-153600, -153600]], 'O': [[-153600], [-153300, -120000], [-119850, -145162]]}<mem_stall_cycle_shared />{'W': [[-153599], [-134393, 0], [0, 0]], 'I': [[-153599], [-37296, 0], [0, 0]], 'O': [[-153600], [-153300, -120000], [-119850, -145162]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 65536, 65536], 'I': [512, 8640000, 8640000], 'O': [64, 17280000, 17280000], 'O_partial': [64, 0, 0], 'O_final': [0, 17280000, 17280000]}<data_size_each_level_total />{'W': [256, 65536, 65536], 'I': [115200, 8640000, 8640000], 'O': [57600, 17280000, 17280000]}<loop_cycles_each_level />{'W': [8, 153600, 153600], 'I': [2048, 153600, 153600], 'O': [512, 153600, 153600]}<top_ir_loop_size />{'W': [1, 75, 1], 'I': [4, 1, 1], 'O': [64, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [32.0, 0.4], [0.4, 0.4]], 'I': [[8.0, 0.2], [56.2, 56.2], [56.2, 56.2]], 'O': [[8.0, 0.1], [112.5, 112.5], [112.5, 112.5]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [32.0, 32.0], [32.0, 0.4]], 'I': [[8.0, 1.0], [225.0, 56.2], [56.2, 56.2]], 'O': [[8.0, 8.0], [7200.0, 112.5], [112.5, 112.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [32.0, 0.4], [0.4, 0]], 'I': [[8.0, 1.0], [225.0, 56.2], [56.2, 0]], 'O': [[8.0, 0.1], [112.5, 112.5], [112.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [369.5, 169.2], [56.7, 112.5]], 'I': [[8.0, 1.0], [369.5, 169.2], [56.7, 112.5]], 'O': [[8.0, 0.1], [369.5, 169.2], [56.7, 112.5]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 153600], [8, 8, 19200], [153600, 153600, 1]], 'I': [[1, 1, 153600], [512, 2048, 75], [153600, 153600, 1]], 'O': [[1, 1, 153600], [512, 512, 300], [153600, 153600, 1]]}<trans_time_real />{'W': [[0, 1, 153600], [[1, 8, 19200], [0, 8, 19200]], [[128, 153600, 1], [32, 153600, 1]]], 'I': [[0, 1, 153600], [[8, 2048, 75], [225, 2048, 75]], [[16875, 153600, 1], [4219, 153600, 1]]], 'O': [[0, 1, 153600], [[1, 512, 300], [112, 512, 300]], [[33750, 153600, 1], [8438, 153600, 1]]]}<single_stall_cycle />{'W': [[-1], [-7, -8], [-153472, -153568]], 'I': [[-1], [-504, -287], [-136725, -149381]], 'O': [[-1], [-511, -400], [-119850, -145162]]}<single_stall_count />{'W': [153599, 19199, 0], 'I': [153599, 74, 0], 'O': [153600, 300, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [33750, 0]}, 1: {'W': [19199, 0], 'I': [16650, 0], 'O': [33600, 33750]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-153600, -153600], [-119850, -153600]], 1: [[-117751, -153600], [-120000, -119850]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.1<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0.805</simulation></root>