# -------------------------------------------------------------------------- #
#
# Copyright (C) 2024  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
# Date created = 14:44:20  November 05, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Blueberry-Pi_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M50DAF484C6GES
set_global_assignment -name TOP_LEVEL_ENTITY main
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 23.1STD.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:44:20  NOVEMBER 05, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "23.1std.1 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name BOARD "Arrow MAX 10 DECA"
set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name SYSTEMVERILOG_FILE registerFile.sv
set_global_assignment -name SYSTEMVERILOG_FILE reg10.sv
set_global_assignment -name SYSTEMVERILOG_FILE ALU.sv

set_location_assignment PIN_C10 -to switches[0]
set_location_assignment PIN_C11 -to switches[1]
set_location_assignment PIN_D12 -to switches[2]
set_location_assignment PIN_C12 -to switches[3]
set_location_assignment PIN_A12 -to switches[4]
set_location_assignment PIN_B12 -to switches[5]
set_location_assignment PIN_A13 -to switches[6]
set_location_assignment PIN_A14 -to switches[7]
set_location_assignment PIN_B14 -to switches[8]
set_location_assignment PIN_F15 -to switches[9]

set_location_assignment PIN_A8 -to leds[0]
set_location_assignment PIN_A9 -to leds[1]
set_location_assignment PIN_A10 -to leds[2]
set_location_assignment PIN_B10 -to leds[3]
set_location_assignment PIN_D13 -to leds[4]
set_location_assignment PIN_C13 -to leds[5]
set_location_assignment PIN_E14 -to leds[6]
set_location_assignment PIN_D14 -to leds[7]
set_location_assignment PIN_A11 -to leds[8]
set_location_assignment PIN_B11 -to leds[9]

set_location_assignment PIN_P11 -to realClk

set_location_assignment PIN_B8 -to clkButton
set_location_assignment PIN_A7 -to PKb

set_location_assignment PIN_C14 -to hexes[0][0]
set_location_assignment PIN_E15 -to hexes[0][1]
set_location_assignment PIN_C15 -to hexes[0][2]
set_location_assignment PIN_C16 -to hexes[0][3]
set_location_assignment PIN_E16 -to hexes[0][4]
set_location_assignment PIN_D17 -to hexes[0][5]
set_location_assignment PIN_C17 -to hexes[0][6]

set_location_assignment PIN_C18 -to hexes[1][0]
set_location_assignment PIN_D18 -to hexes[1][1]
set_location_assignment PIN_E18 -to hexes[1][2]
set_location_assignment PIN_B16 -to hexes[1][3]
set_location_assignment PIN_A17 -to hexes[1][4]
set_location_assignment PIN_A18 -to hexes[1][5]
set_location_assignment PIN_B17 -to hexes[1][6]

set_location_assignment PIN_B20 -to hexes[2][0]
set_location_assignment PIN_A20 -to hexes[2][1]
set_location_assignment PIN_B19 -to hexes[2][2]
set_location_assignment PIN_A21 -to hexes[2][3]
set_location_assignment PIN_B21 -to hexes[2][4]
set_location_assignment PIN_C22 -to hexes[2][5]
set_location_assignment PIN_B22 -to hexes[2][6]

set_location_assignment PIN_J20 -to timeStepHex[0]
set_location_assignment PIN_K20 -to timeStepHex[1]
set_location_assignment PIN_L18 -to timeStepHex[2]
set_location_assignment PIN_N18 -to timeStepHex[3]
set_location_assignment PIN_M20 -to timeStepHex[4]
set_location_assignment PIN_N19 -to timeStepHex[5]
set_location_assignment PIN_N20 -to timeStepHex[6]
set_location_assignment PIN_L19 -to doneSignalDP

set_global_assignment -name SYSTEMVERILOG_FILE debouncer.sv
set_global_assignment -name SYSTEMVERILOG_FILE upcount2.sv
set_global_assignment -name SYSTEMVERILOG_FILE seven_seg.sv
set_global_assignment -name SYSTEMVERILOG_FILE processorController.sv
set_global_assignment -name SYSTEMVERILOG_FILE outputLogic.sv
set_global_assignment -name SYSTEMVERILOG_FILE main.sv
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top