-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/test/divider_ip_src_y_u_1.vhd
-- Created: 2024-10-03 19:36:10
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: divider_ip_src_y_u_1
-- Source Path: test/divider/Complex Divide HDL Optimized/y = u(1)
-- Hierarchy Level: 2
-- Model version: 1.59
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY divider_ip_src_y_u_1 IS
  PORT( u                                 :   IN    std_logic;
        y                                 :   OUT   std_logic
        );
END divider_ip_src_y_u_1;


ARCHITECTURE rtl OF divider_ip_src_y_u_1 IS

BEGIN
  y <= u;

END rtl;

