

================================================================
== Vitis HLS Report for 'convolution1_fix_Pipeline_Convolution1_loop'
================================================================
* Date:           Sun Aug 21 14:56:13 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.37 ns|  7.561 ns|     2.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3095|     3095|  32.095 us|  32.095 us|  3095|  3095|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Convolution1_loop  |     3093|     3093|        23|          1|          1|  3072|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 1, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 26 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%id = alloca i32 1"   --->   Operation 27 'alloca' 'id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%aux_V = alloca i32 1"   --->   Operation 28 'alloca' 'aux_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%b = alloca i32 1"   --->   Operation 29 'alloca' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 30 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 31 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_36 = alloca i32 1"   --->   Operation 32 'alloca' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_37 = alloca i32 1"   --->   Operation 33 'alloca' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_38 = alloca i32 1"   --->   Operation 34 'alloca' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_39 = alloca i32 1"   --->   Operation 35 'alloca' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty_40 = alloca i32 1"   --->   Operation 36 'alloca' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_41 = alloca i32 1"   --->   Operation 37 'alloca' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_42 = alloca i32 1"   --->   Operation 38 'alloca' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_43 = alloca i32 1"   --->   Operation 39 'alloca' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty_44 = alloca i32 1"   --->   Operation 40 'alloca' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty_45 = alloca i32 1"   --->   Operation 41 'alloca' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_46 = alloca i32 1"   --->   Operation 42 'alloca' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp1_V_3 = alloca i32 1"   --->   Operation 43 'alloca' 'tmp1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp1_V_0 = alloca i32 1"   --->   Operation 44 'alloca' 'tmp1_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp1_V_0_1 = alloca i32 1"   --->   Operation 45 'alloca' 'tmp1_V_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 46 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp1_V_4 = alloca i32 1"   --->   Operation 47 'alloca' 'tmp1_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp1_V_1 = alloca i32 1"   --->   Operation 48 'alloca' 'tmp1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp1_V_1_1 = alloca i32 1"   --->   Operation 49 'alloca' 'tmp1_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp1_V_5 = alloca i32 1"   --->   Operation 50 'alloca' 'tmp1_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp1_V_2 = alloca i32 1"   --->   Operation 51 'alloca' 'tmp1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp1_V_2_1 = alloca i32 1"   --->   Operation 52 'alloca' 'tmp1_V_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp1_V_7 = alloca i32 1"   --->   Operation 53 'alloca' 'tmp1_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp1_V_8 = alloca i32 1"   --->   Operation 54 'alloca' 'tmp1_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp1_V_6 = alloca i32 1"   --->   Operation 55 'alloca' 'tmp1_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_0, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp1_V_0_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_0_0_reload"   --->   Operation 57 'read' 'tmp1_V_0_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp1_V_1_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_1_0_reload"   --->   Operation 58 'read' 'tmp1_V_1_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp1_V_2_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_2_0_reload"   --->   Operation 59 'read' 'tmp1_V_2_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp1_V_11_11_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_11_11_reload"   --->   Operation 60 'read' 'tmp1_V_11_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp1_V_4_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_4_0_reload"   --->   Operation 61 'read' 'tmp1_V_4_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp1_V_5_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_5_0_reload"   --->   Operation 62 'read' 'tmp1_V_5_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp1_V_11_9_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_11_9_reload"   --->   Operation 63 'read' 'tmp1_V_11_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp1_V_11_6_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_11_6_reload"   --->   Operation 64 'read' 'tmp1_V_11_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp1_V_11_4_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_11_4_reload"   --->   Operation 65 'read' 'tmp1_V_11_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp1_V_9_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_9"   --->   Operation 66 'read' 'tmp1_V_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp1_V_10_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_10_0_reload"   --->   Operation 67 'read' 'tmp1_V_10_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp1_V_11_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_11_0_reload"   --->   Operation 68 'read' 'tmp1_V_11_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp1_V_9_read, i12 %tmp1_V_6"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp1_V_11_0_reload_read, i12 %tmp1_V_8"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp1_V_10_0_reload_read, i12 %tmp1_V_7"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp1_V_2_0_reload_read, i12 %tmp1_V_2_1"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp1_V_5_0_reload_read, i12 %tmp1_V_2"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp1_V_11_4_reload_read, i12 %tmp1_V_5"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp1_V_1_0_reload_read, i12 %tmp1_V_1_1"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp1_V_4_0_reload_read, i12 %tmp1_V_1"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp1_V_11_6_reload_read, i12 %tmp1_V_4"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 78 [1/1] (1.70ns)   --->   "%store_ln0 = store i16 65535, i16 %i"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp1_V_0_0_reload_read, i12 %tmp1_V_0_1"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp1_V_11_11_reload_read, i12 %tmp1_V_0"   --->   Operation 80 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 %tmp1_V_11_9_reload_read, i12 %tmp1_V_3"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 65535, i16 %d"   --->   Operation 82 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln0 = store i36 0, i36 %aux_V"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %id"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %j"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 86 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.56>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%id_3 = load i12 %id" [model_functions.cpp:37]   --->   Operation 87 'load' 'id_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.99ns)   --->   "%icmp_ln37 = icmp_eq  i12 %id_3, i12 3072" [model_functions.cpp:37]   --->   Operation 88 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (1.54ns)   --->   "%id_4 = add i12 %id_3, i12 1" [model_functions.cpp:37]   --->   Operation 89 'add' 'id_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %.split, void %.exitStub" [model_functions.cpp:37]   --->   Operation 90 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%j_load = load i12 %j" [model_functions.cpp:9]   --->   Operation 91 'load' 'j_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [model_functions.cpp:13]   --->   Operation 92 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i12 %j_load" [model_functions.cpp:9]   --->   Operation 93 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.58ns)   --->   "%switch_ln40 = switch i2 %trunc_ln9, void %.thread_ifconv, i2 0, void, i2 2, void %.split..thread_ifconv_crit_edge61" [model_functions.cpp:40]   --->   Operation 94 'switch' 'switch_ln40' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%i_load = load i16 %i" [model_functions.cpp:41]   --->   Operation 95 'load' 'i_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i16 %i_load" [model_functions.cpp:41]   --->   Operation 96 'sext' 'sext_ln41' <Predicate = (!icmp_ln37 & trunc_ln9 == 0)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node sub_ln41)   --->   "%trunc_ln41 = trunc i16 %i_load" [model_functions.cpp:41]   --->   Operation 97 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln37 & trunc_ln9 == 0)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (2.07ns)   --->   "%add_ln41 = add i17 %sext_ln41, i17 1" [model_functions.cpp:41]   --->   Operation 98 'add' 'add_ln41' <Predicate = (!icmp_ln37 & trunc_ln9 == 0)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_563 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln41, i32 16" [model_functions.cpp:41]   --->   Operation 99 'bitselect' 'tmp_563' <Predicate = (!icmp_ln37 & trunc_ln9 == 0)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = trunc i17 %add_ln41" [model_functions.cpp:41]   --->   Operation 100 'trunc' 'trunc_ln41_1' <Predicate = (!icmp_ln37 & trunc_ln9 == 0)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node sub_ln41)   --->   "%xor_ln41 = xor i7 %trunc_ln41, i7 127" [model_functions.cpp:41]   --->   Operation 101 'xor' 'xor_ln41' <Predicate = (!icmp_ln37 & trunc_ln9 == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node sub_ln41)   --->   "%p_and_t3_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 0, i7 %xor_ln41" [model_functions.cpp:41]   --->   Operation 102 'bitconcatenate' 'p_and_t3_cast' <Predicate = (!icmp_ln37 & trunc_ln9 == 0)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln41 = sub i8 0, i8 %p_and_t3_cast" [model_functions.cpp:41]   --->   Operation 103 'sub' 'sub_ln41' <Predicate = (!icmp_ln37 & trunc_ln9 == 0)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 0, i7 %trunc_ln41_1" [model_functions.cpp:41]   --->   Operation 104 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln37 & trunc_ln9 == 0)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (1.24ns)   --->   "%i_5 = select i1 %tmp_563, i8 %sub_ln41, i8 %tmp_s" [model_functions.cpp:41]   --->   Operation 105 'select' 'i_5' <Predicate = (!icmp_ln37 & trunc_ln9 == 0)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln41_1 = sext i8 %i_5" [model_functions.cpp:41]   --->   Operation 106 'sext' 'sext_ln41_1' <Predicate = (!icmp_ln37 & trunc_ln9 == 0)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (1.55ns)   --->   "%icmp_ln50 = icmp_eq  i8 %i_5, i8 0" [model_functions.cpp:50]   --->   Operation 107 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln37 & trunc_ln9 == 0)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %..thread_ifconv_crit_edge, void" [model_functions.cpp:50]   --->   Operation 108 'br' 'br_ln50' <Predicate = (!icmp_ln37 & trunc_ln9 == 0)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (1.70ns)   --->   "%store_ln50 = store i16 %sext_ln41_1, i16 %i" [model_functions.cpp:50]   --->   Operation 109 'store' 'store_ln50' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & !icmp_ln50)> <Delay = 1.70>
ST_2 : Operation 110 [1/1] (1.58ns)   --->   "%br_ln50 = br void %.thread_ifconv" [model_functions.cpp:50]   --->   Operation 110 'br' 'br_ln50' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & !icmp_ln50)> <Delay = 1.58>
ST_2 : Operation 111 [1/1] (1.70ns)   --->   "%store_ln65 = store i16 0, i16 %i" [model_functions.cpp:65]   --->   Operation 111 'store' 'store_ln65' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 1.70>
ST_2 : Operation 112 [1/1] (1.58ns)   --->   "%br_ln65 = br void %.thread_ifconv" [model_functions.cpp:65]   --->   Operation 112 'br' 'br_ln65' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 1.58>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%j_load_1 = load i12 %j" [model_functions.cpp:77]   --->   Operation 113 'load' 'j_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.54ns)   --->   "%add_ln77_1 = add i12 %j_load_1, i12 1" [model_functions.cpp:77]   --->   Operation 114 'add' 'add_ln77_1' <Predicate = (!icmp_ln37)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (1.99ns)   --->   "%icmp_ln77 = icmp_ult  i12 %add_ln77_1, i12 3" [model_functions.cpp:77]   --->   Operation 115 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln37)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.69ns)   --->   "%select_ln77 = select i1 %icmp_ln77, i12 %add_ln77_1, i12 0" [model_functions.cpp:77]   --->   Operation 116 'select' 'select_ln77' <Predicate = (!icmp_ln37)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln37 = store i12 %id_4, i12 %id" [model_functions.cpp:37]   --->   Operation 117 'store' 'store_ln37' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_2 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln77 = store i12 %select_ln77, i12 %j" [model_functions.cpp:77]   --->   Operation 118 'store' 'store_ln77' <Predicate = (!icmp_ln37)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.97>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%i_load_3 = load i16 %i" [model_functions.cpp:125]   --->   Operation 119 'load' 'i_load_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i16 %i_load_3" [model_functions.cpp:78]   --->   Operation 120 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i16 %i_load_3" [model_functions.cpp:78]   --->   Operation 121 'sext' 'sext_ln78' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (2.42ns)   --->   "%icmp_ln84 = icmp_sgt  i16 %i_load_3, i16 0" [model_functions.cpp:84]   --->   Operation 122 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln37)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (2.07ns)   --->   "%add_ln109 = add i17 %sext_ln78, i17 1" [model_functions.cpp:109]   --->   Operation 123 'add' 'add_ln109' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_567 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %add_ln109, i32 7, i32 16" [model_functions.cpp:109]   --->   Operation 124 'partselect' 'tmp_567' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (1.77ns)   --->   "%icmp_ln109 = icmp_slt  i10 %tmp_567, i10 1" [model_functions.cpp:109]   --->   Operation 125 'icmp' 'icmp_ln109' <Predicate = (!icmp_ln37)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln125 = sext i16 %i_load_3" [model_functions.cpp:125]   --->   Operation 126 'sext' 'sext_ln125' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 127 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln125 = mul i34 %sext_ln125, i34 87382" [model_functions.cpp:125]   --->   Operation 127 'mul' 'mul_ln125' <Predicate = (!icmp_ln37)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_568 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %i_load_3, i32 15" [model_functions.cpp:125]   --->   Operation 128 'bitselect' 'tmp_568' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 129 [21/21] (3.89ns)   --->   "%srem_ln127 = srem i17 %add_ln109, i17 3" [model_functions.cpp:127]   --->   Operation 129 'srem' 'srem_ln127' <Predicate = (!icmp_ln37)> <Delay = 3.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.89>
ST_4 : Operation 130 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln125 = mul i34 %sext_ln125, i34 87382" [model_functions.cpp:125]   --->   Operation 130 'mul' 'mul_ln125' <Predicate = (!icmp_ln37)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 131 [20/21] (3.89ns)   --->   "%srem_ln127 = srem i17 %add_ln109, i17 3" [model_functions.cpp:127]   --->   Operation 131 'srem' 'srem_ln127' <Predicate = (!icmp_ln37)> <Delay = 3.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.89>
ST_5 : Operation 132 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln125 = mul i34 %sext_ln125, i34 87382" [model_functions.cpp:125]   --->   Operation 132 'mul' 'mul_ln125' <Predicate = (!icmp_ln37)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 133 [19/21] (3.89ns)   --->   "%srem_ln127 = srem i17 %add_ln109, i17 3" [model_functions.cpp:127]   --->   Operation 133 'srem' 'srem_ln127' <Predicate = (!icmp_ln37)> <Delay = 3.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.68>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%d_load = load i16 %d" [model_functions.cpp:51]   --->   Operation 134 'load' 'd_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i16 %d_load" [model_functions.cpp:51]   --->   Operation 135 'sext' 'sext_ln51' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node sub_ln51)   --->   "%trunc_ln51 = trunc i16 %d_load" [model_functions.cpp:51]   --->   Operation 136 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (2.07ns)   --->   "%add_ln51 = add i17 %sext_ln51, i17 1" [model_functions.cpp:51]   --->   Operation 137 'add' 'add_ln51' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_564 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln51, i32 16" [model_functions.cpp:51]   --->   Operation 138 'bitselect' 'tmp_564' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = trunc i17 %add_ln51" [model_functions.cpp:51]   --->   Operation 139 'trunc' 'trunc_ln51_1' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node sub_ln51)   --->   "%xor_ln51 = xor i3 %trunc_ln51, i3 7" [model_functions.cpp:51]   --->   Operation 140 'xor' 'xor_ln51' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node sub_ln51)   --->   "%p_and_t7_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 0, i3 %xor_ln51" [model_functions.cpp:51]   --->   Operation 141 'bitconcatenate' 'p_and_t7_cast' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (1.73ns) (out node of the LUT)   --->   "%sub_ln51 = sub i4 0, i4 %p_and_t7_cast" [model_functions.cpp:51]   --->   Operation 142 'sub' 'sub_ln51' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 0, i3 %trunc_ln51_1" [model_functions.cpp:51]   --->   Operation 143 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (1.02ns)   --->   "%d_4 = select i1 %tmp_564, i4 %sub_ln51, i4 %tmp_16" [model_functions.cpp:51]   --->   Operation 144 'select' 'd_4' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln51_1 = sext i4 %d_4" [model_functions.cpp:51]   --->   Operation 145 'sext' 'sext_ln51_1' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (1.58ns)   --->   "%store_ln65 = store i16 %sext_ln51_1, i16 %d" [model_functions.cpp:65]   --->   Operation 146 'store' 'store_ln65' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 1.58>
ST_6 : Operation 147 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln125 = mul i34 %sext_ln125, i34 87382" [model_functions.cpp:125]   --->   Operation 147 'mul' 'mul_ln125' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %mul_ln125" [model_functions.cpp:125]   --->   Operation 148 'trunc' 'trunc_ln125' <Predicate = (!icmp_ln37 & tmp_568)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (2.59ns)   --->   "%sub_ln125 = sub i33 0, i33 %trunc_ln125" [model_functions.cpp:125]   --->   Operation 149 'sub' 'sub_ln125' <Predicate = (!icmp_ln37 & tmp_568)> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node sub_ln125_1)   --->   "%tmp_569 = partselect i6 @_ssdm_op_PartSelect.i6.i33.i32.i32, i33 %sub_ln125, i32 18, i32 23" [model_functions.cpp:125]   --->   Operation 150 'partselect' 'tmp_569' <Predicate = (!icmp_ln37 & tmp_568)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_570 = partselect i6 @_ssdm_op_PartSelect.i6.i34.i32.i32, i34 %mul_ln125, i32 18, i32 23" [model_functions.cpp:125]   --->   Operation 151 'partselect' 'tmp_570' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node sub_ln125_1)   --->   "%select_ln125 = select i1 %tmp_568, i6 %tmp_569, i6 %tmp_570" [model_functions.cpp:125]   --->   Operation 152 'select' 'select_ln125' <Predicate = (!icmp_ln37 & tmp_568)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln125_1 = sub i6 0, i6 %select_ln125" [model_functions.cpp:125]   --->   Operation 153 'sub' 'sub_ln125_1' <Predicate = (!icmp_ln37 & tmp_568)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [18/21] (3.89ns)   --->   "%srem_ln127 = srem i17 %add_ln109, i17 3" [model_functions.cpp:127]   --->   Operation 154 'srem' 'srem_ln127' <Predicate = (!icmp_ln37)> <Delay = 3.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.89>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%d_load_1 = load i16 %d" [model_functions.cpp:125]   --->   Operation 155 'load' 'd_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node add_ln125)   --->   "%select_ln125_1 = select i1 %tmp_568, i6 %sub_ln125_1, i6 %tmp_570" [model_functions.cpp:125]   --->   Operation 156 'select' 'select_ln125_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node add_ln125)   --->   "%tmp_19 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln125_1, i3 0" [model_functions.cpp:125]   --->   Operation 157 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node add_ln125)   --->   "%trunc_ln125_1 = trunc i16 %d_load_1" [model_functions.cpp:125]   --->   Operation 158 'trunc' 'trunc_ln125_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln125 = add i9 %tmp_19, i9 %trunc_ln125_1" [model_functions.cpp:125]   --->   Operation 159 'add' 'add_ln125' <Predicate = (!icmp_ln37)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [17/21] (3.89ns)   --->   "%srem_ln127 = srem i17 %add_ln109, i17 3" [model_functions.cpp:127]   --->   Operation 160 'srem' 'srem_ln127' <Predicate = (!icmp_ln37)> <Delay = 3.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.89>
ST_8 : Operation 161 [16/21] (3.89ns)   --->   "%srem_ln127 = srem i17 %add_ln109, i17 3" [model_functions.cpp:127]   --->   Operation 161 'srem' 'srem_ln127' <Predicate = (!icmp_ln37)> <Delay = 3.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 162 [15/21] (3.89ns)   --->   "%srem_ln127 = srem i17 %add_ln109, i17 3" [model_functions.cpp:127]   --->   Operation 162 'srem' 'srem_ln127' <Predicate = (!icmp_ln37)> <Delay = 3.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.89>
ST_10 : Operation 163 [14/21] (3.89ns)   --->   "%srem_ln127 = srem i17 %add_ln109, i17 3" [model_functions.cpp:127]   --->   Operation 163 'srem' 'srem_ln127' <Predicate = (!icmp_ln37)> <Delay = 3.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.89>
ST_11 : Operation 164 [13/21] (3.89ns)   --->   "%srem_ln127 = srem i17 %add_ln109, i17 3" [model_functions.cpp:127]   --->   Operation 164 'srem' 'srem_ln127' <Predicate = (!icmp_ln37)> <Delay = 3.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.89>
ST_12 : Operation 165 [12/21] (3.89ns)   --->   "%srem_ln127 = srem i17 %add_ln109, i17 3" [model_functions.cpp:127]   --->   Operation 165 'srem' 'srem_ln127' <Predicate = (!icmp_ln37)> <Delay = 3.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.89>
ST_13 : Operation 166 [11/21] (3.89ns)   --->   "%srem_ln127 = srem i17 %add_ln109, i17 3" [model_functions.cpp:127]   --->   Operation 166 'srem' 'srem_ln127' <Predicate = (!icmp_ln37)> <Delay = 3.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.89>
ST_14 : Operation 167 [10/21] (3.89ns)   --->   "%srem_ln127 = srem i17 %add_ln109, i17 3" [model_functions.cpp:127]   --->   Operation 167 'srem' 'srem_ln127' <Predicate = (!icmp_ln37)> <Delay = 3.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.21>
ST_15 : Operation 168 [1/1] (1.56ns)   --->   "%add_ln77 = add i2 %trunc_ln9, i2 1" [model_functions.cpp:77]   --->   Operation 168 'add' 'add_ln77' <Predicate = (!icmp_ln37)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 169 [1/1] (0.95ns)   --->   "%icmp_ln78 = icmp_ne  i2 %add_ln77, i2 3" [model_functions.cpp:78]   --->   Operation 169 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln37)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln78_2 = xor i2 %trunc_ln9, i2 2" [model_functions.cpp:78]   --->   Operation 170 'xor' 'xor_ln78_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.99ns) (out node of the LUT)   --->   "%t = select i1 %icmp_ln78, i2 %add_ln77, i2 %xor_ln78_2" [model_functions.cpp:78]   --->   Operation 171 'select' 't' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 172 [1/1] (2.07ns)   --->   "%add_ln78 = add i17 %sext_ln78, i17 2" [model_functions.cpp:78]   --->   Operation 172 'add' 'add_ln78' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_565 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %add_ln78, i32 7, i32 16" [model_functions.cpp:78]   --->   Operation 173 'partselect' 'tmp_565' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (1.77ns)   --->   "%icmp_ln78_4 = icmp_slt  i10 %tmp_565, i10 1" [model_functions.cpp:78]   --->   Operation 174 'icmp' 'icmp_ln78_4' <Predicate = (!icmp_ln37)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 175 [1/1] (0.95ns)   --->   "%icmp_ln78_1 = icmp_ne  i2 %t, i2 0" [model_functions.cpp:78]   --->   Operation 175 'icmp' 'icmp_ln78_1' <Predicate = (!icmp_ln37)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i2 %t" [model_functions.cpp:78]   --->   Operation 176 'zext' 'zext_ln78' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = trunc i17 %add_ln78" [model_functions.cpp:78]   --->   Operation 177 'trunc' 'trunc_ln78_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln78_2 = trunc i17 %add_ln78" [model_functions.cpp:78]   --->   Operation 178 'trunc' 'trunc_ln78_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_38_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln78_2, i2 0" [model_functions.cpp:78]   --->   Operation 179 'bitconcatenate' 'tmp_38_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%newFirst77 = sub i9 %zext_ln78, i9 %trunc_ln78_1" [model_functions.cpp:78]   --->   Operation 180 'sub' 'newFirst77' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 181 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%newSecond78 = add i9 %tmp_38_cast, i9 %newFirst77" [model_functions.cpp:78]   --->   Operation 181 'add' 'newSecond78' <Predicate = (!icmp_ln37)> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 182 [1/1] (2.07ns)   --->   "%add_ln79 = add i17 %sext_ln78, i17 3" [model_functions.cpp:79]   --->   Operation 182 'add' 'add_ln79' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_566 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %add_ln79, i32 7, i32 16" [model_functions.cpp:79]   --->   Operation 183 'partselect' 'tmp_566' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (1.77ns)   --->   "%icmp_ln79 = icmp_slt  i10 %tmp_566, i10 1" [model_functions.cpp:79]   --->   Operation 184 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln37)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i17 %add_ln79" [model_functions.cpp:79]   --->   Operation 185 'trunc' 'trunc_ln79' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln79_1 = trunc i17 %add_ln79" [model_functions.cpp:79]   --->   Operation 186 'trunc' 'trunc_ln79_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_39_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln79_1, i2 0" [model_functions.cpp:79]   --->   Operation 187 'bitconcatenate' 'tmp_39_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%newFirst79 = sub i9 %zext_ln78, i9 %trunc_ln79" [model_functions.cpp:78]   --->   Operation 188 'sub' 'newFirst79' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 189 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%newSecond80 = add i9 %tmp_39_cast, i9 %newFirst79" [model_functions.cpp:79]   --->   Operation 189 'add' 'newSecond80' <Predicate = (!icmp_ln37)> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 190 [1/1] (1.87ns)   --->   "%add_ln80 = add i7 %trunc_ln78, i7 2" [model_functions.cpp:80]   --->   Operation 190 'add' 'add_ln80' <Predicate = (!icmp_ln37)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i7 %add_ln80" [model_functions.cpp:80]   --->   Operation 191 'zext' 'zext_ln80' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln80, i2 0" [model_functions.cpp:80]   --->   Operation 192 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln80 = sub i9 %tmp_17, i9 %zext_ln80" [model_functions.cpp:80]   --->   Operation 193 'sub' 'sub_ln80' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 194 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln80_1 = add i9 %sub_ln80, i9 %zext_ln78" [model_functions.cpp:80]   --->   Operation 194 'add' 'add_ln80_1' <Predicate = (!icmp_ln37)> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 195 [1/1] (1.87ns)   --->   "%add_ln81 = add i7 %trunc_ln78, i7 3" [model_functions.cpp:81]   --->   Operation 195 'add' 'add_ln81' <Predicate = (!icmp_ln37)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i7 %add_ln81" [model_functions.cpp:81]   --->   Operation 196 'zext' 'zext_ln81' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln81, i2 0" [model_functions.cpp:81]   --->   Operation 197 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%newFirst = add i9 %tmp_18, i9 %zext_ln78" [model_functions.cpp:81]   --->   Operation 198 'add' 'newFirst' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 199 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%newSecond = sub i9 %newFirst, i9 %zext_ln81" [model_functions.cpp:81]   --->   Operation 199 'sub' 'newSecond' <Predicate = (!icmp_ln37)> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 200 [9/21] (3.89ns)   --->   "%srem_ln127 = srem i17 %add_ln109, i17 3" [model_functions.cpp:127]   --->   Operation 200 'srem' 'srem_ln127' <Predicate = (!icmp_ln37)> <Delay = 3.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.89>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i9 %newSecond78" [model_functions.cpp:78]   --->   Operation 201 'zext' 'zext_ln78_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln78_1" [model_functions.cpp:78]   --->   Operation 202 'getelementptr' 'input_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_16 : Operation 203 [2/2] (3.25ns)   --->   "%input_load = load i9 %input_addr" [model_functions.cpp:78]   --->   Operation 203 'load' 'input_load' <Predicate = (!icmp_ln37 & icmp_ln78_4 & icmp_ln78_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 384> <RAM>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i9 %newSecond80" [model_functions.cpp:79]   --->   Operation 204 'zext' 'zext_ln79' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr i16 %input_r, i64 0, i64 %zext_ln79" [model_functions.cpp:79]   --->   Operation 205 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_16 : Operation 206 [2/2] (3.25ns)   --->   "%input_load_1 = load i9 %input_addr_1" [model_functions.cpp:79]   --->   Operation 206 'load' 'input_load_1' <Predicate = (!icmp_ln37 & !icmp_ln78_1 & icmp_ln79) | (!icmp_ln37 & !icmp_ln78_4 & icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 384> <RAM>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i9 %add_ln80_1" [model_functions.cpp:80]   --->   Operation 207 'zext' 'zext_ln80_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr i16 %input_r, i64 0, i64 %zext_ln80_1" [model_functions.cpp:80]   --->   Operation 208 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_16 : Operation 209 [2/2] (3.25ns)   --->   "%input_load_2 = load i9 %input_addr_2" [model_functions.cpp:80]   --->   Operation 209 'load' 'input_load_2' <Predicate = (!icmp_ln37 & !icmp_ln78_4 & icmp_ln78_1 & !icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 384> <RAM>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i9 %newSecond" [model_functions.cpp:81]   --->   Operation 210 'zext' 'zext_ln81_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr i16 %input_r, i64 0, i64 %zext_ln81_1" [model_functions.cpp:81]   --->   Operation 211 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_16 : Operation 212 [2/2] (3.25ns)   --->   "%input_load_3 = load i9 %input_addr_3" [model_functions.cpp:81]   --->   Operation 212 'load' 'input_load_3' <Predicate = (!icmp_ln37 & !icmp_ln78_1 & !icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 384> <RAM>
ST_16 : Operation 213 [8/21] (3.89ns)   --->   "%srem_ln127 = srem i17 %add_ln109, i17 3" [model_functions.cpp:127]   --->   Operation 213 'srem' 'srem_ln127' <Predicate = (!icmp_ln37)> <Delay = 3.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.93>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%tmp1_V_7_1 = load i12 %tmp1_V_7"   --->   Operation 214 'load' 'tmp1_V_7_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%tmp1_V_8_2 = load i12 %tmp1_V_8"   --->   Operation 215 'load' 'tmp1_V_8_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%tmp1_V_6_2 = load i12 %tmp1_V_6"   --->   Operation 216 'load' 'tmp1_V_6_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 217 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072"   --->   Operation 218 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%tmp1_V_3_load = load i12 %tmp1_V_3" [model_functions.cpp:40]   --->   Operation 219 'load' 'tmp1_V_3_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 2)> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "%tmp1_V_0_load = load i12 %tmp1_V_0" [model_functions.cpp:40]   --->   Operation 220 'load' 'tmp1_V_0_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 2)> <Delay = 0.00>
ST_17 : Operation 221 [1/1] (1.58ns)   --->   "%store_ln40 = store i12 %tmp1_V_0_load, i12 %tmp1_V_0_1" [model_functions.cpp:40]   --->   Operation 221 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln9 == 2)> <Delay = 1.58>
ST_17 : Operation 222 [1/1] (1.58ns)   --->   "%store_ln40 = store i12 %tmp1_V_3_load, i12 %tmp1_V_0" [model_functions.cpp:40]   --->   Operation 222 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln9 == 2)> <Delay = 1.58>
ST_17 : Operation 223 [1/1] (1.58ns)   --->   "%store_ln40 = store i12 %tmp1_V_6_2, i12 %tmp1_V_3" [model_functions.cpp:40]   --->   Operation 223 'store' 'store_ln40' <Predicate = (!icmp_ln37 & trunc_ln9 == 2)> <Delay = 1.58>
ST_17 : Operation 224 [1/1] (1.58ns)   --->   "%br_ln40 = br void %.thread_ifconv" [model_functions.cpp:40]   --->   Operation 224 'br' 'br_ln40' <Predicate = (!icmp_ln37 & trunc_ln9 == 2)> <Delay = 1.58>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%tmp1_V_4_load = load i12 %tmp1_V_4" [model_functions.cpp:50]   --->   Operation 225 'load' 'tmp1_V_4_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0)> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%tmp1_V_1_load = load i12 %tmp1_V_1" [model_functions.cpp:50]   --->   Operation 226 'load' 'tmp1_V_1_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0)> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%tmp1_V_5_load = load i12 %tmp1_V_5" [model_functions.cpp:50]   --->   Operation 227 'load' 'tmp1_V_5_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0)> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%tmp1_V_2_load = load i12 %tmp1_V_2" [model_functions.cpp:50]   --->   Operation 228 'load' 'tmp1_V_2_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0)> <Delay = 0.00>
ST_17 : Operation 229 [1/1] (1.58ns)   --->   "%store_ln50 = store i12 %tmp1_V_2_load, i12 %tmp1_V_2_1" [model_functions.cpp:50]   --->   Operation 229 'store' 'store_ln50' <Predicate = (!icmp_ln37 & trunc_ln9 == 0)> <Delay = 1.58>
ST_17 : Operation 230 [1/1] (1.58ns)   --->   "%store_ln50 = store i12 %tmp1_V_5_load, i12 %tmp1_V_2" [model_functions.cpp:50]   --->   Operation 230 'store' 'store_ln50' <Predicate = (!icmp_ln37 & trunc_ln9 == 0)> <Delay = 1.58>
ST_17 : Operation 231 [1/1] (1.58ns)   --->   "%store_ln50 = store i12 %tmp1_V_8_2, i12 %tmp1_V_5" [model_functions.cpp:50]   --->   Operation 231 'store' 'store_ln50' <Predicate = (!icmp_ln37 & trunc_ln9 == 0)> <Delay = 1.58>
ST_17 : Operation 232 [1/1] (1.58ns)   --->   "%store_ln50 = store i12 %tmp1_V_1_load, i12 %tmp1_V_1_1" [model_functions.cpp:50]   --->   Operation 232 'store' 'store_ln50' <Predicate = (!icmp_ln37 & trunc_ln9 == 0)> <Delay = 1.58>
ST_17 : Operation 233 [1/1] (1.58ns)   --->   "%store_ln50 = store i12 %tmp1_V_4_load, i12 %tmp1_V_1" [model_functions.cpp:50]   --->   Operation 233 'store' 'store_ln50' <Predicate = (!icmp_ln37 & trunc_ln9 == 0)> <Delay = 1.58>
ST_17 : Operation 234 [1/1] (1.58ns)   --->   "%store_ln50 = store i12 %tmp1_V_7_1, i12 %tmp1_V_4" [model_functions.cpp:50]   --->   Operation 234 'store' 'store_ln50' <Predicate = (!icmp_ln37 & trunc_ln9 == 0)> <Delay = 1.58>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%idxprom88 = zext i4 %d_4" [model_functions.cpp:51]   --->   Operation 235 'zext' 'idxprom88' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "%firstBias_f_V_addr = getelementptr i22 %firstBias_f_V, i64 0, i64 %idxprom88" [model_functions.cpp:51]   --->   Operation 236 'getelementptr' 'firstBias_f_V_addr' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%firstKernel_f_V_0_0_addr = getelementptr i19 %firstKernel_f_V_0_0, i64 0, i64 %idxprom88" [model_functions.cpp:62]   --->   Operation 237 'getelementptr' 'firstKernel_f_V_0_0_addr' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 238 [2/2] (2.32ns)   --->   "%firstKernel_f_V_0_0_load = load i3 %firstKernel_f_V_0_0_addr" [model_functions.cpp:62]   --->   Operation 238 'load' 'firstKernel_f_V_0_0_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 8> <ROM>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%firstKernel_f_V_0_1_addr = getelementptr i19 %firstKernel_f_V_0_1, i64 0, i64 %idxprom88" [model_functions.cpp:62]   --->   Operation 239 'getelementptr' 'firstKernel_f_V_0_1_addr' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 240 [2/2] (2.32ns)   --->   "%firstKernel_f_V_0_1_load = load i3 %firstKernel_f_V_0_1_addr" [model_functions.cpp:62]   --->   Operation 240 'load' 'firstKernel_f_V_0_1_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 8> <ROM>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%firstKernel_f_V_0_2_addr = getelementptr i20 %firstKernel_f_V_0_2, i64 0, i64 %idxprom88" [model_functions.cpp:62]   --->   Operation 241 'getelementptr' 'firstKernel_f_V_0_2_addr' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 242 [2/2] (2.32ns)   --->   "%firstKernel_f_V_0_2_load = load i3 %firstKernel_f_V_0_2_addr" [model_functions.cpp:62]   --->   Operation 242 'load' 'firstKernel_f_V_0_2_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 8> <ROM>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%firstKernel_f_V_1_0_addr = getelementptr i18 %firstKernel_f_V_1_0, i64 0, i64 %idxprom88" [model_functions.cpp:62]   --->   Operation 243 'getelementptr' 'firstKernel_f_V_1_0_addr' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 244 [2/2] (2.32ns)   --->   "%firstKernel_f_V_1_0_load = load i3 %firstKernel_f_V_1_0_addr" [model_functions.cpp:62]   --->   Operation 244 'load' 'firstKernel_f_V_1_0_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "%firstKernel_f_V_1_1_addr = getelementptr i18 %firstKernel_f_V_1_1, i64 0, i64 %idxprom88" [model_functions.cpp:62]   --->   Operation 245 'getelementptr' 'firstKernel_f_V_1_1_addr' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 246 [2/2] (2.32ns)   --->   "%firstKernel_f_V_1_1_load = load i3 %firstKernel_f_V_1_1_addr" [model_functions.cpp:62]   --->   Operation 246 'load' 'firstKernel_f_V_1_1_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "%firstKernel_f_V_1_2_addr = getelementptr i18 %firstKernel_f_V_1_2, i64 0, i64 %idxprom88" [model_functions.cpp:62]   --->   Operation 247 'getelementptr' 'firstKernel_f_V_1_2_addr' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 248 [2/2] (2.32ns)   --->   "%firstKernel_f_V_1_2_load = load i3 %firstKernel_f_V_1_2_addr" [model_functions.cpp:62]   --->   Operation 248 'load' 'firstKernel_f_V_1_2_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "%firstKernel_f_V_2_0_addr = getelementptr i18 %firstKernel_f_V_2_0, i64 0, i64 %idxprom88" [model_functions.cpp:62]   --->   Operation 249 'getelementptr' 'firstKernel_f_V_2_0_addr' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 250 [2/2] (2.32ns)   --->   "%firstKernel_f_V_2_0_load = load i3 %firstKernel_f_V_2_0_addr" [model_functions.cpp:62]   --->   Operation 250 'load' 'firstKernel_f_V_2_0_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_17 : Operation 251 [1/1] (0.00ns)   --->   "%firstKernel_f_V_2_1_addr = getelementptr i18 %firstKernel_f_V_2_1, i64 0, i64 %idxprom88" [model_functions.cpp:62]   --->   Operation 251 'getelementptr' 'firstKernel_f_V_2_1_addr' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 252 [2/2] (2.32ns)   --->   "%firstKernel_f_V_2_1_load = load i3 %firstKernel_f_V_2_1_addr" [model_functions.cpp:62]   --->   Operation 252 'load' 'firstKernel_f_V_2_1_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_17 : Operation 253 [1/1] (0.00ns)   --->   "%firstKernel_f_V_2_2_addr = getelementptr i18 %firstKernel_f_V_2_2, i64 0, i64 %idxprom88" [model_functions.cpp:62]   --->   Operation 253 'getelementptr' 'firstKernel_f_V_2_2_addr' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 254 [2/2] (2.32ns)   --->   "%firstKernel_f_V_2_2_load = load i3 %firstKernel_f_V_2_2_addr" [model_functions.cpp:62]   --->   Operation 254 'load' 'firstKernel_f_V_2_2_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_17 : Operation 255 [1/1] (0.00ns)   --->   "%firstKernel_f_V_3_0_addr = getelementptr i18 %firstKernel_f_V_3_0, i64 0, i64 %idxprom88" [model_functions.cpp:62]   --->   Operation 255 'getelementptr' 'firstKernel_f_V_3_0_addr' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 256 [2/2] (2.32ns)   --->   "%firstKernel_f_V_3_0_load = load i3 %firstKernel_f_V_3_0_addr" [model_functions.cpp:62]   --->   Operation 256 'load' 'firstKernel_f_V_3_0_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_17 : Operation 257 [1/1] (0.00ns)   --->   "%firstKernel_f_V_3_1_addr = getelementptr i19 %firstKernel_f_V_3_1, i64 0, i64 %idxprom88" [model_functions.cpp:62]   --->   Operation 257 'getelementptr' 'firstKernel_f_V_3_1_addr' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 258 [2/2] (2.32ns)   --->   "%firstKernel_f_V_3_1_load = load i3 %firstKernel_f_V_3_1_addr" [model_functions.cpp:62]   --->   Operation 258 'load' 'firstKernel_f_V_3_1_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 8> <ROM>
ST_17 : Operation 259 [1/1] (0.00ns)   --->   "%firstKernel_f_V_3_2_addr = getelementptr i19 %firstKernel_f_V_3_2, i64 0, i64 %idxprom88" [model_functions.cpp:62]   --->   Operation 259 'getelementptr' 'firstKernel_f_V_3_2_addr' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 260 [2/2] (2.32ns)   --->   "%firstKernel_f_V_3_2_load = load i3 %firstKernel_f_V_3_2_addr" [model_functions.cpp:62]   --->   Operation 260 'load' 'firstKernel_f_V_3_2_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 8> <ROM>
ST_17 : Operation 261 [2/2] (2.32ns)   --->   "%firstBias_f_V_load = load i3 %firstBias_f_V_addr" [model_functions.cpp:63]   --->   Operation 261 'load' 'firstBias_f_V_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 8> <ROM>
ST_17 : Operation 262 [1/1] (0.97ns)   --->   "%and_ln78 = and i1 %icmp_ln78_4, i1 %icmp_ln78_1" [model_functions.cpp:78]   --->   Operation 262 'and' 'and_ln78' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 263 [1/2] (3.25ns)   --->   "%input_load = load i9 %input_addr" [model_functions.cpp:78]   --->   Operation 263 'load' 'input_load' <Predicate = (!icmp_ln37 & icmp_ln78_4 & icmp_ln78_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 384> <RAM>
ST_17 : Operation 264 [1/2] (3.25ns)   --->   "%input_load_1 = load i9 %input_addr_1" [model_functions.cpp:79]   --->   Operation 264 'load' 'input_load_1' <Predicate = (!icmp_ln37 & !icmp_ln78_1 & icmp_ln79) | (!icmp_ln37 & !icmp_ln78_4 & icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 384> <RAM>
ST_17 : Operation 265 [1/2] (3.25ns)   --->   "%input_load_2 = load i9 %input_addr_2" [model_functions.cpp:80]   --->   Operation 265 'load' 'input_load_2' <Predicate = (!icmp_ln37 & !icmp_ln78_4 & icmp_ln78_1 & !icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 384> <RAM>
ST_17 : Operation 266 [1/2] (3.25ns)   --->   "%input_load_3 = load i9 %input_addr_3" [model_functions.cpp:81]   --->   Operation 266 'load' 'input_load_3' <Predicate = (!icmp_ln37 & !icmp_ln78_1 & !icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 384> <RAM>
ST_17 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node or_ln78)   --->   "%xor_ln78 = xor i1 %and_ln78, i1 1" [model_functions.cpp:78]   --->   Operation 267 'xor' 'xor_ln78' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node or_ln78)   --->   "%and_ln79 = and i1 %icmp_ln79, i1 %xor_ln78" [model_functions.cpp:79]   --->   Operation 268 'and' 'and_ln79' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node and_ln78_1)   --->   "%or_ln79 = or i1 %and_ln78, i1 %icmp_ln79" [model_functions.cpp:79]   --->   Operation 269 'or' 'or_ln79' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node and_ln78_1)   --->   "%xor_ln79 = xor i1 %or_ln79, i1 1" [model_functions.cpp:79]   --->   Operation 270 'xor' 'xor_ln79' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 271 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln78_1 = and i1 %icmp_ln78_1, i1 %xor_ln79" [model_functions.cpp:78]   --->   Operation 271 'and' 'and_ln78_1' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 272 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln78 = or i1 %and_ln78_1, i1 %and_ln79" [model_functions.cpp:78]   --->   Operation 272 'or' 'or_ln78' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node tmp1_V_11_45)   --->   "%trunc_ln78_3 = trunc i16 %input_load_2" [model_functions.cpp:78]   --->   Operation 273 'trunc' 'trunc_ln78_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_17 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node tmp1_V_11_45)   --->   "%trunc_ln78_4 = trunc i16 %input_load_1" [model_functions.cpp:78]   --->   Operation 274 'trunc' 'trunc_ln78_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_17 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node tmp1_V_11_45)   --->   "%select_ln78 = select i1 %and_ln78_1, i12 %trunc_ln78_3, i12 %trunc_ln78_4" [model_functions.cpp:78]   --->   Operation 275 'select' 'select_ln78' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_1)   --->   "%trunc_ln78_5 = trunc i16 %input_load" [model_functions.cpp:78]   --->   Operation 276 'trunc' 'trunc_ln78_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln78_1)   --->   "%trunc_ln78_6 = trunc i16 %input_load_3" [model_functions.cpp:78]   --->   Operation 277 'trunc' 'trunc_ln78_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_17 : Operation 278 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln78_1 = select i1 %and_ln78, i12 %trunc_ln78_5, i12 %trunc_ln78_6" [model_functions.cpp:78]   --->   Operation 278 'select' 'select_ln78_1' <Predicate = (!icmp_ln37)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 279 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp1_V_11_45 = select i1 %or_ln78, i12 %select_ln78, i12 %select_ln78_1" [model_functions.cpp:78]   --->   Operation 279 'select' 'tmp1_V_11_45' <Predicate = (!icmp_ln37)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 280 [1/1] (0.95ns)   --->   "%icmp_ln78_2 = icmp_eq  i2 %t, i2 1" [model_functions.cpp:78]   --->   Operation 280 'icmp' 'icmp_ln78_2' <Predicate = (!icmp_ln37)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node tmp1_V_11_30)   --->   "%tmp1_V_11 = select i1 %icmp_ln78_2, i12 %tmp1_V_8_2, i12 %tmp1_V_11_45" [model_functions.cpp:78]   --->   Operation 281 'select' 'tmp1_V_11' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 282 [1/1] (0.95ns)   --->   "%icmp_ln78_3 = icmp_eq  i2 %t, i2 0" [model_functions.cpp:78]   --->   Operation 282 'icmp' 'icmp_ln78_3' <Predicate = (!icmp_ln37)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 283 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp1_V_11_30 = select i1 %icmp_ln78_3, i12 %tmp1_V_8_2, i12 %tmp1_V_11" [model_functions.cpp:78]   --->   Operation 283 'select' 'tmp1_V_11_30' <Predicate = (!icmp_ln37)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node tmp1_V_11_32)   --->   "%tmp1_V_11_31 = select i1 %icmp_ln78_2, i12 %tmp1_V_11_45, i12 %tmp1_V_7_1" [model_functions.cpp:78]   --->   Operation 284 'select' 'tmp1_V_11_31' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 285 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp1_V_11_32 = select i1 %icmp_ln78_3, i12 %tmp1_V_7_1, i12 %tmp1_V_11_31" [model_functions.cpp:78]   --->   Operation 285 'select' 'tmp1_V_11_32' <Predicate = (!icmp_ln37)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 286 [1/1] (0.69ns)   --->   "%tmp1_V_11_34 = select i1 %icmp_ln78_3, i12 %tmp1_V_11_45, i12 %tmp1_V_6_2" [model_functions.cpp:78]   --->   Operation 286 'select' 'tmp1_V_11_34' <Predicate = (!icmp_ln37)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 287 [7/21] (3.89ns)   --->   "%srem_ln127 = srem i17 %add_ln109, i17 3" [model_functions.cpp:127]   --->   Operation 287 'srem' 'srem_ln127' <Predicate = (!icmp_ln37)> <Delay = 3.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 288 [1/1] (1.58ns)   --->   "%store_ln78 = store i12 %tmp1_V_11_34, i12 %tmp1_V_6" [model_functions.cpp:78]   --->   Operation 288 'store' 'store_ln78' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_17 : Operation 289 [1/1] (1.58ns)   --->   "%store_ln78 = store i12 %tmp1_V_11_30, i12 %tmp1_V_8" [model_functions.cpp:78]   --->   Operation 289 'store' 'store_ln78' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_17 : Operation 290 [1/1] (1.58ns)   --->   "%store_ln78 = store i12 %tmp1_V_11_32, i12 %tmp1_V_7" [model_functions.cpp:78]   --->   Operation 290 'store' 'store_ln78' <Predicate = (!icmp_ln37)> <Delay = 1.58>

State 18 <SV = 17> <Delay = 4.89>
ST_18 : Operation 291 [1/2] (2.32ns)   --->   "%firstKernel_f_V_0_0_load = load i3 %firstKernel_f_V_0_0_addr" [model_functions.cpp:62]   --->   Operation 291 'load' 'firstKernel_f_V_0_0_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 8> <ROM>
ST_18 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i19 %firstKernel_f_V_0_0_load" [model_functions.cpp:62]   --->   Operation 292 'sext' 'sext_ln62' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 293 [1/2] (2.32ns)   --->   "%firstKernel_f_V_0_1_load = load i3 %firstKernel_f_V_0_1_addr" [model_functions.cpp:62]   --->   Operation 293 'load' 'firstKernel_f_V_0_1_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 8> <ROM>
ST_18 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln62_1 = sext i19 %firstKernel_f_V_0_1_load" [model_functions.cpp:62]   --->   Operation 294 'sext' 'sext_ln62_1' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 295 [1/2] (2.32ns)   --->   "%firstKernel_f_V_0_2_load = load i3 %firstKernel_f_V_0_2_addr" [model_functions.cpp:62]   --->   Operation 295 'load' 'firstKernel_f_V_0_2_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 8> <ROM>
ST_18 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln62_2 = sext i20 %firstKernel_f_V_0_2_load" [model_functions.cpp:62]   --->   Operation 296 'sext' 'sext_ln62_2' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 297 [1/2] (2.32ns)   --->   "%firstKernel_f_V_1_0_load = load i3 %firstKernel_f_V_1_0_addr" [model_functions.cpp:62]   --->   Operation 297 'load' 'firstKernel_f_V_1_0_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_18 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln62_3 = sext i18 %firstKernel_f_V_1_0_load" [model_functions.cpp:62]   --->   Operation 298 'sext' 'sext_ln62_3' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 299 [1/2] (2.32ns)   --->   "%firstKernel_f_V_1_1_load = load i3 %firstKernel_f_V_1_1_addr" [model_functions.cpp:62]   --->   Operation 299 'load' 'firstKernel_f_V_1_1_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_18 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln62_4 = sext i18 %firstKernel_f_V_1_1_load" [model_functions.cpp:62]   --->   Operation 300 'sext' 'sext_ln62_4' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 301 [1/2] (2.32ns)   --->   "%firstKernel_f_V_1_2_load = load i3 %firstKernel_f_V_1_2_addr" [model_functions.cpp:62]   --->   Operation 301 'load' 'firstKernel_f_V_1_2_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_18 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln62_5 = sext i18 %firstKernel_f_V_1_2_load" [model_functions.cpp:62]   --->   Operation 302 'sext' 'sext_ln62_5' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 303 [1/2] (2.32ns)   --->   "%firstKernel_f_V_2_0_load = load i3 %firstKernel_f_V_2_0_addr" [model_functions.cpp:62]   --->   Operation 303 'load' 'firstKernel_f_V_2_0_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_18 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln62_6 = sext i18 %firstKernel_f_V_2_0_load" [model_functions.cpp:62]   --->   Operation 304 'sext' 'sext_ln62_6' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 305 [1/2] (2.32ns)   --->   "%firstKernel_f_V_2_1_load = load i3 %firstKernel_f_V_2_1_addr" [model_functions.cpp:62]   --->   Operation 305 'load' 'firstKernel_f_V_2_1_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_18 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln62_7 = sext i18 %firstKernel_f_V_2_1_load" [model_functions.cpp:62]   --->   Operation 306 'sext' 'sext_ln62_7' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 307 [1/2] (2.32ns)   --->   "%firstKernel_f_V_2_2_load = load i3 %firstKernel_f_V_2_2_addr" [model_functions.cpp:62]   --->   Operation 307 'load' 'firstKernel_f_V_2_2_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_18 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln62_8 = sext i18 %firstKernel_f_V_2_2_load" [model_functions.cpp:62]   --->   Operation 308 'sext' 'sext_ln62_8' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 309 [1/2] (2.32ns)   --->   "%firstKernel_f_V_3_0_load = load i3 %firstKernel_f_V_3_0_addr" [model_functions.cpp:62]   --->   Operation 309 'load' 'firstKernel_f_V_3_0_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 8> <ROM>
ST_18 : Operation 310 [1/2] (2.32ns)   --->   "%firstKernel_f_V_3_1_load = load i3 %firstKernel_f_V_3_1_addr" [model_functions.cpp:62]   --->   Operation 310 'load' 'firstKernel_f_V_3_1_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 8> <ROM>
ST_18 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln62_10 = sext i19 %firstKernel_f_V_3_1_load" [model_functions.cpp:62]   --->   Operation 311 'sext' 'sext_ln62_10' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 312 [1/2] (2.32ns)   --->   "%firstKernel_f_V_3_2_load = load i3 %firstKernel_f_V_3_2_addr" [model_functions.cpp:62]   --->   Operation 312 'load' 'firstKernel_f_V_3_2_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 8> <ROM>
ST_18 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i19 %firstKernel_f_V_3_2_load" [model_functions.cpp:63]   --->   Operation 313 'sext' 'sext_ln63' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 314 [1/2] (2.32ns)   --->   "%firstBias_f_V_load = load i3 %firstBias_f_V_addr" [model_functions.cpp:63]   --->   Operation 314 'load' 'firstBias_f_V_load' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 8> <ROM>
ST_18 : Operation 315 [1/1] (0.00ns)   --->   "%store_ln65 = store i36 %sext_ln62, i36 %empty_46" [model_functions.cpp:65]   --->   Operation 315 'store' 'store_ln65' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 316 [1/1] (0.00ns)   --->   "%store_ln65 = store i36 %sext_ln63, i36 %empty_45" [model_functions.cpp:65]   --->   Operation 316 'store' 'store_ln65' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 317 [1/1] (0.00ns)   --->   "%store_ln65 = store i36 %sext_ln62_10, i36 %empty_44" [model_functions.cpp:65]   --->   Operation 317 'store' 'store_ln65' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 318 [1/1] (0.00ns)   --->   "%store_ln65 = store i36 %sext_ln62_8, i36 %empty_42" [model_functions.cpp:65]   --->   Operation 318 'store' 'store_ln65' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 319 [1/1] (0.00ns)   --->   "%store_ln65 = store i36 %sext_ln62_7, i36 %empty_41" [model_functions.cpp:65]   --->   Operation 319 'store' 'store_ln65' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 320 [1/1] (0.00ns)   --->   "%store_ln65 = store i36 %sext_ln62_6, i36 %empty_40" [model_functions.cpp:65]   --->   Operation 320 'store' 'store_ln65' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 321 [1/1] (0.00ns)   --->   "%store_ln65 = store i36 %sext_ln62_5, i36 %empty_39" [model_functions.cpp:65]   --->   Operation 321 'store' 'store_ln65' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 322 [1/1] (0.00ns)   --->   "%store_ln65 = store i36 %sext_ln62_4, i36 %empty_38" [model_functions.cpp:65]   --->   Operation 322 'store' 'store_ln65' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 323 [1/1] (0.00ns)   --->   "%store_ln65 = store i36 %sext_ln62_3, i36 %empty_37" [model_functions.cpp:65]   --->   Operation 323 'store' 'store_ln65' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 324 [1/1] (0.00ns)   --->   "%store_ln65 = store i36 %sext_ln62_2, i36 %empty_36" [model_functions.cpp:65]   --->   Operation 324 'store' 'store_ln65' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 325 [1/1] (0.00ns)   --->   "%store_ln65 = store i36 %sext_ln62_1, i36 %empty" [model_functions.cpp:65]   --->   Operation 325 'store' 'store_ln65' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_18 : Operation 326 [1/1] (0.00ns)   --->   "%tmp1_V_3_load_1 = load i12 %tmp1_V_3" [model_functions.cpp:103]   --->   Operation 326 'load' 'tmp1_V_3_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 327 [1/1] (0.00ns)   --->   "%tmp1_V_0_load_1 = load i12 %tmp1_V_0" [model_functions.cpp:103]   --->   Operation 327 'load' 'tmp1_V_0_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 328 [1/1] (0.00ns)   --->   "%tmp1_V_0_1_load = load i12 %tmp1_V_0_1" [model_functions.cpp:103]   --->   Operation 328 'load' 'tmp1_V_0_1_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 329 [1/1] (0.00ns)   --->   "%tmp1_V_4_load_1 = load i12 %tmp1_V_4" [model_functions.cpp:112]   --->   Operation 329 'load' 'tmp1_V_4_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 330 [1/1] (0.00ns)   --->   "%tmp1_V_1_load_1 = load i12 %tmp1_V_1" [model_functions.cpp:103]   --->   Operation 330 'load' 'tmp1_V_1_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 331 [1/1] (0.00ns)   --->   "%tmp1_V_1_1_load = load i12 %tmp1_V_1_1" [model_functions.cpp:103]   --->   Operation 331 'load' 'tmp1_V_1_1_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 332 [1/1] (0.00ns)   --->   "%tmp1_V_5_load_1 = load i12 %tmp1_V_5" [model_functions.cpp:112]   --->   Operation 332 'load' 'tmp1_V_5_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 333 [1/1] (0.00ns)   --->   "%tmp1_V_2_load_1 = load i12 %tmp1_V_2" [model_functions.cpp:103]   --->   Operation 333 'load' 'tmp1_V_2_load_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 334 [1/1] (0.00ns)   --->   "%tmp1_V_2_1_load = load i12 %tmp1_V_2_1" [model_functions.cpp:103]   --->   Operation 334 'load' 'tmp1_V_2_1_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 335 [1/1] (0.95ns)   --->   "%icmp_ln83 = icmp_eq  i2 %trunc_ln9, i2 0" [model_functions.cpp:83]   --->   Operation 335 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node tmp1_V_11_36)   --->   "%tmp1_V_11_35 = select i1 %icmp_ln83, i12 %tmp1_V_0_load_1, i12 %tmp1_V_2_load_1" [model_functions.cpp:83]   --->   Operation 336 'select' 'tmp1_V_11_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 337 [1/1] (0.95ns)   --->   "%icmp_ln83_1 = icmp_eq  i2 %trunc_ln9, i2 1" [model_functions.cpp:83]   --->   Operation 337 'icmp' 'icmp_ln83_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 338 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp1_V_11_36 = select i1 %icmp_ln83_1, i12 %tmp1_V_1_load_1, i12 %tmp1_V_11_35" [model_functions.cpp:83]   --->   Operation 338 'select' 'tmp1_V_11_36' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 339 [1/1] (0.95ns)   --->   "%icmp_ln86 = icmp_ne  i2 %trunc_ln9, i2 0" [model_functions.cpp:86]   --->   Operation 339 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln86)   --->   "%select_ln95 = select i1 %icmp_ln83_1, i12 %tmp1_V_0_load_1, i12 %tmp1_V_1_load_1" [model_functions.cpp:95]   --->   Operation 340 'select' 'select_ln95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 341 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln86 = select i1 %icmp_ln86, i12 %select_ln95, i12 0" [model_functions.cpp:86]   --->   Operation 341 'select' 'select_ln86' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node tmp1_V_11_38)   --->   "%tmp1_V_11_37 = select i1 %icmp_ln83, i12 %tmp1_V_0_1_load, i12 %tmp1_V_2_1_load" [model_functions.cpp:85]   --->   Operation 342 'select' 'tmp1_V_11_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 343 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp1_V_11_38 = select i1 %icmp_ln83_1, i12 %tmp1_V_1_1_load, i12 %tmp1_V_11_37" [model_functions.cpp:85]   --->   Operation 343 'select' 'tmp1_V_11_38' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 344 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %trunc_ln9" [model_functions.cpp:96]   --->   Operation 344 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_1)   --->   "%select_ln87 = select i1 %icmp_ln83_1, i12 %tmp1_V_0_1_load, i12 %tmp1_V_1_1_load" [model_functions.cpp:87]   --->   Operation 345 'select' 'select_ln87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 346 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln86_1 = select i1 %icmp_ln86, i12 %select_ln87, i12 0" [model_functions.cpp:86]   --->   Operation 346 'select' 'select_ln86_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 347 [1/1] (0.69ns)   --->   "%select_ln91 = select i1 %icmp_ln83, i12 %tmp1_V_1_1_load, i12 %tmp1_V_2_1_load" [model_functions.cpp:91]   --->   Operation 347 'select' 'select_ln91' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 348 [1/1] (0.97ns)   --->   "%and_ln90 = and i1 %icmp_ln84, i1 %icmp_ln78" [model_functions.cpp:90]   --->   Operation 348 'and' 'and_ln90' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 349 [1/1] (1.13ns)   --->   "%icmp_ln92 = icmp_ne  i3 %or_ln, i3 6" [model_functions.cpp:92]   --->   Operation 349 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 350 [1/1] (1.13ns)   --->   "%icmp_ln92_1 = icmp_ne  i3 %or_ln, i3 5" [model_functions.cpp:92]   --->   Operation 350 'icmp' 'icmp_ln92_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 351 [1/1] (1.13ns)   --->   "%icmp_ln92_2 = icmp_ne  i3 %or_ln, i3 4" [model_functions.cpp:92]   --->   Operation 351 'icmp' 'icmp_ln92_2' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_2)   --->   "%and_ln92 = and i1 %icmp_ln92, i1 %icmp_ln92_1" [model_functions.cpp:92]   --->   Operation 352 'and' 'and_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_2)   --->   "%and_ln92_1 = and i1 %and_ln90, i1 %icmp_ln92_2" [model_functions.cpp:92]   --->   Operation 353 'and' 'and_ln92_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 354 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln92_2 = and i1 %and_ln92_1, i1 %and_ln92" [model_functions.cpp:92]   --->   Operation 354 'and' 'and_ln92_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_2)   --->   "%select_ln92 = select i1 %and_ln92_2, i12 %select_ln91, i12 0" [model_functions.cpp:92]   --->   Operation 355 'select' 'select_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 356 [1/1] (1.13ns)   --->   "%icmp_ln92_3 = icmp_eq  i3 %or_ln, i3 6" [model_functions.cpp:92]   --->   Operation 356 'icmp' 'icmp_ln92_3' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 357 [1/1] (0.97ns)   --->   "%and_ln92_3 = and i1 %and_ln90, i1 %icmp_ln92_3" [model_functions.cpp:92]   --->   Operation 357 'and' 'and_ln92_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_2)   --->   "%select_ln92_1 = select i1 %and_ln92_3, i12 %select_ln91, i12 %select_ln92" [model_functions.cpp:92]   --->   Operation 358 'select' 'select_ln92_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 359 [1/1] (1.13ns)   --->   "%icmp_ln92_4 = icmp_eq  i3 %or_ln, i3 5" [model_functions.cpp:92]   --->   Operation 359 'icmp' 'icmp_ln92_4' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 360 [1/1] (0.97ns)   --->   "%and_ln92_4 = and i1 %and_ln90, i1 %icmp_ln92_4" [model_functions.cpp:92]   --->   Operation 360 'and' 'and_ln92_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 361 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln92_2 = select i1 %and_ln92_4, i12 %select_ln91, i12 %select_ln92_1" [model_functions.cpp:92]   --->   Operation 361 'select' 'select_ln92_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 362 [1/1] (1.13ns)   --->   "%icmp_ln92_5 = icmp_eq  i3 %or_ln, i3 4" [model_functions.cpp:92]   --->   Operation 362 'icmp' 'icmp_ln92_5' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 363 [1/1] (0.97ns)   --->   "%and_ln92_5 = and i1 %and_ln90, i1 %icmp_ln92_5" [model_functions.cpp:92]   --->   Operation 363 'and' 'and_ln92_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node select_ln96)   --->   "%select_ln92_3 = select i1 %and_ln92_5, i12 %select_ln91, i12 %select_ln92_2" [model_functions.cpp:92]   --->   Operation 364 'select' 'select_ln92_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node and_ln96)   --->   "%xor_ln84 = xor i1 %icmp_ln84, i1 1" [model_functions.cpp:84]   --->   Operation 365 'xor' 'xor_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 366 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln96 = and i1 %icmp_ln78, i1 %xor_ln84" [model_functions.cpp:96]   --->   Operation 366 'and' 'and_ln96' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 367 [1/1] (0.97ns)   --->   "%and_ln96_1 = and i1 %and_ln96, i1 %icmp_ln92_3" [model_functions.cpp:96]   --->   Operation 367 'and' 'and_ln96_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 368 [1/1] (0.97ns)   --->   "%and_ln96_2 = and i1 %and_ln96, i1 %icmp_ln92_4" [model_functions.cpp:96]   --->   Operation 368 'and' 'and_ln96_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 369 [1/1] (0.97ns)   --->   "%and_ln96_3 = and i1 %and_ln96, i1 %icmp_ln92_5" [model_functions.cpp:96]   --->   Operation 369 'and' 'and_ln96_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node or_ln96_1)   --->   "%or_ln96 = or i1 %and_ln96_3, i1 %and_ln96_2" [model_functions.cpp:96]   --->   Operation 370 'or' 'or_ln96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 371 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln96_1 = or i1 %or_ln96, i1 %and_ln96_1" [model_functions.cpp:96]   --->   Operation 371 'or' 'or_ln96_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 372 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln96 = select i1 %or_ln96_1, i12 0, i12 %select_ln92_3" [model_functions.cpp:96]   --->   Operation 372 'select' 'select_ln96' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 373 [1/1] (0.97ns)   --->   "%xor_ln90 = xor i1 %icmp_ln78, i1 1" [model_functions.cpp:90]   --->   Operation 373 'xor' 'xor_ln90' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 374 [1/1] (0.97ns)   --->   "%and_ln90_1 = and i1 %icmp_ln84, i1 %xor_ln90" [model_functions.cpp:90]   --->   Operation 374 'and' 'and_ln90_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_4)   --->   "%select_ln90 = select i1 %and_ln90_1, i12 %select_ln86_1, i12 0" [model_functions.cpp:90]   --->   Operation 375 'select' 'select_ln90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 376 [1/1] (0.97ns)   --->   "%or_ln96_2 = or i1 %icmp_ln84, i1 %icmp_ln78" [model_functions.cpp:96]   --->   Operation 376 'or' 'or_ln96_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_4)   --->   "%select_ln96_1 = select i1 %or_ln96_2, i12 %select_ln90, i12 0" [model_functions.cpp:96]   --->   Operation 377 'select' 'select_ln96_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 378 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln92_4 = select i1 %and_ln92_2, i12 %select_ln86_1, i12 %select_ln96_1" [model_functions.cpp:92]   --->   Operation 378 'select' 'select_ln92_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_6)   --->   "%select_ln92_5 = select i1 %and_ln92_3, i12 %select_ln86_1, i12 %select_ln92_4" [model_functions.cpp:92]   --->   Operation 379 'select' 'select_ln92_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 380 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln92_6 = select i1 %and_ln92_4, i12 %select_ln86_1, i12 %select_ln92_5" [model_functions.cpp:92]   --->   Operation 380 'select' 'select_ln92_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node select_ln96_2)   --->   "%select_ln92_7 = select i1 %and_ln92_5, i12 %select_ln86_1, i12 %select_ln92_6" [model_functions.cpp:92]   --->   Operation 381 'select' 'select_ln92_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 382 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln96_2 = select i1 %or_ln96_1, i12 0, i12 %select_ln92_7" [model_functions.cpp:96]   --->   Operation 382 'select' 'select_ln96_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_8)   --->   "%select_ln90_1 = select i1 %and_ln90_1, i12 %tmp1_V_11_38, i12 0" [model_functions.cpp:90]   --->   Operation 383 'select' 'select_ln90_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_8)   --->   "%select_ln96_3 = select i1 %or_ln96_2, i12 %select_ln90_1, i12 0" [model_functions.cpp:96]   --->   Operation 384 'select' 'select_ln96_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 385 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln92_8 = select i1 %and_ln92_2, i12 %tmp1_V_11_38, i12 %select_ln96_3" [model_functions.cpp:92]   --->   Operation 385 'select' 'select_ln92_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_10)   --->   "%select_ln92_9 = select i1 %and_ln92_3, i12 %tmp1_V_11_38, i12 %select_ln92_8" [model_functions.cpp:92]   --->   Operation 386 'select' 'select_ln92_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 387 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln92_10 = select i1 %and_ln92_4, i12 %tmp1_V_11_38, i12 %select_ln92_9" [model_functions.cpp:92]   --->   Operation 387 'select' 'select_ln92_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln96_4)   --->   "%select_ln92_11 = select i1 %and_ln92_5, i12 %tmp1_V_11_38, i12 %select_ln92_10" [model_functions.cpp:92]   --->   Operation 388 'select' 'select_ln92_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 389 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln96_4 = select i1 %or_ln96_1, i12 0, i12 %select_ln92_11" [model_functions.cpp:96]   --->   Operation 389 'select' 'select_ln96_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_12)   --->   "%select_ln90_2 = select i1 %and_ln90_1, i12 0, i12 %tmp1_V_4_load_1" [model_functions.cpp:90]   --->   Operation 390 'select' 'select_ln90_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_12)   --->   "%select_ln96_5 = select i1 %or_ln96_2, i12 %select_ln90_2, i12 0" [model_functions.cpp:96]   --->   Operation 391 'select' 'select_ln96_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 392 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln92_12 = select i1 %and_ln92_2, i12 %tmp1_V_4_load_1, i12 %select_ln96_5" [model_functions.cpp:92]   --->   Operation 392 'select' 'select_ln92_12' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_14)   --->   "%select_ln92_13 = select i1 %and_ln92_3, i12 %tmp1_V_3_load_1, i12 %select_ln92_12" [model_functions.cpp:92]   --->   Operation 393 'select' 'select_ln92_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 394 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln92_14 = select i1 %and_ln92_4, i12 %tmp1_V_2_load_1, i12 %select_ln92_13" [model_functions.cpp:92]   --->   Operation 394 'select' 'select_ln92_14' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node select_ln96_6)   --->   "%select_ln92_15 = select i1 %and_ln92_5, i12 %tmp1_V_1_load_1, i12 %select_ln92_14" [model_functions.cpp:92]   --->   Operation 395 'select' 'select_ln92_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 396 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln96_6 = select i1 %and_ln96_1, i12 %tmp1_V_3_load_1, i12 %select_ln92_15" [model_functions.cpp:96]   --->   Operation 396 'select' 'select_ln96_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node select_ln96_8)   --->   "%select_ln96_7 = select i1 %and_ln96_2, i12 %tmp1_V_2_load_1, i12 %select_ln96_6" [model_functions.cpp:96]   --->   Operation 397 'select' 'select_ln96_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 398 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln96_8 = select i1 %and_ln96_3, i12 %tmp1_V_1_load_1, i12 %select_ln96_7" [model_functions.cpp:96]   --->   Operation 398 'select' 'select_ln96_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node tmp1_V_11_40)   --->   "%tmp1_V_11_39 = select i1 %icmp_ln83, i12 %tmp1_V_3_load_1, i12 %tmp1_V_5_load_1" [model_functions.cpp:99]   --->   Operation 399 'select' 'tmp1_V_11_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 400 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp1_V_11_40 = select i1 %icmp_ln83_1, i12 %tmp1_V_4_load_1, i12 %tmp1_V_11_39" [model_functions.cpp:99]   --->   Operation 400 'select' 'tmp1_V_11_40' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node tmp1_V_11_42)   --->   "%tmp1_V_11_41 = select i1 %icmp_ln83, i12 %tmp1_V_11_34, i12 %tmp1_V_11_30" [model_functions.cpp:100]   --->   Operation 401 'select' 'tmp1_V_11_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 402 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp1_V_11_42 = select i1 %icmp_ln83_1, i12 %tmp1_V_11_32, i12 %tmp1_V_11_41" [model_functions.cpp:100]   --->   Operation 402 'select' 'tmp1_V_11_42' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_2)   --->   "%select_ln111 = select i1 %icmp_ln83_1, i12 %tmp1_V_3_load_1, i12 %tmp1_V_4_load_1" [model_functions.cpp:111]   --->   Operation 403 'select' 'select_ln111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 404 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln86_2 = select i1 %icmp_ln86, i12 %select_ln111, i12 0" [model_functions.cpp:86]   --->   Operation 404 'select' 'select_ln86_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 405 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 2, i2 %trunc_ln9" [model_functions.cpp:103]   --->   Operation 405 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 406 [1/1] (2.78ns)   --->   "%tmp = mux i12 @_ssdm_op_Mux.ap_auto.12i12.i4, i12 %tmp1_V_0_1_load, i12 %tmp1_V_1_1_load, i12 %tmp1_V_2_1_load, i12 %tmp1_V_0_load_1, i12 %tmp1_V_1_load_1, i12 %tmp1_V_2_load_1, i12 %tmp1_V_3_load_1, i12 %tmp1_V_4_load_1, i12 %tmp1_V_5_load_1, i12 %tmp1_V_11_34, i12 %tmp1_V_11_32, i12 %tmp1_V_11_30, i4 %or_ln1" [model_functions.cpp:103]   --->   Operation 406 'mux' 'tmp' <Predicate = true> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 407 [1/1] (0.69ns)   --->   "%select_ln86_3 = select i1 %icmp_ln86, i12 %tmp, i12 0" [model_functions.cpp:86]   --->   Operation 407 'select' 'select_ln86_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node tmp1_V_11_44)   --->   "%tmp1_V_11_43 = select i1 %icmp_ln83, i12 %tmp1_V_4_load_1, i12 %tmp1_V_11_34" [model_functions.cpp:106]   --->   Operation 408 'select' 'tmp1_V_11_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 409 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp1_V_11_44 = select i1 %icmp_ln83_1, i12 %tmp1_V_5_load_1, i12 %tmp1_V_11_43" [model_functions.cpp:106]   --->   Operation 409 'select' 'tmp1_V_11_44' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node select_ln109)   --->   "%select_ln107 = select i1 %icmp_ln83, i12 %tmp1_V_11_32, i12 %tmp1_V_11_30" [model_functions.cpp:107]   --->   Operation 410 'select' 'select_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 411 [1/1] (0.97ns)   --->   "%and_ln105 = and i1 %icmp_ln78_4, i1 %icmp_ln78" [model_functions.cpp:105]   --->   Operation 411 'and' 'and_ln105' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node select_ln109)   --->   "%select_ln105 = select i1 %and_ln105, i12 %select_ln107, i12 0" [model_functions.cpp:105]   --->   Operation 412 'select' 'select_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 413 [1/1] (0.97ns)   --->   "%and_ln105_1 = and i1 %icmp_ln78_4, i1 %xor_ln90" [model_functions.cpp:105]   --->   Operation 413 'and' 'and_ln105_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node select_ln109)   --->   "%select_ln105_1 = select i1 %and_ln105_1, i12 0, i12 %select_ln105" [model_functions.cpp:105]   --->   Operation 414 'select' 'select_ln105_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 415 [1/1] (0.97ns)   --->   "%or_ln109 = or i1 %icmp_ln78_4, i1 %icmp_ln109" [model_functions.cpp:109]   --->   Operation 415 'or' 'or_ln109' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 416 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln109 = select i1 %or_ln109, i12 %select_ln105_1, i12 0" [model_functions.cpp:109]   --->   Operation 416 'select' 'select_ln109' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln109)   --->   "%xor_ln78_1 = xor i1 %icmp_ln78_4, i1 1" [model_functions.cpp:78]   --->   Operation 417 'xor' 'xor_ln78_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 418 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln109 = and i1 %icmp_ln109, i1 %xor_ln78_1" [model_functions.cpp:109]   --->   Operation 418 'and' 'and_ln109' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 419 [1/1] (0.97ns)   --->   "%and_ln112 = and i1 %and_ln109, i1 %xor_ln90" [model_functions.cpp:112]   --->   Operation 419 'and' 'and_ln112' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 420 [1/1] (0.97ns)   --->   "%and_ln112_1 = and i1 %and_ln109, i1 %icmp_ln78" [model_functions.cpp:112]   --->   Operation 420 'and' 'and_ln112_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 421 [1/1] (0.97ns)   --->   "%and_ln112_2 = and i1 %and_ln112_1, i1 %icmp_ln83_1" [model_functions.cpp:112]   --->   Operation 421 'and' 'and_ln112_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 422 [1/1] (0.97ns)   --->   "%and_ln112_3 = and i1 %and_ln112_1, i1 %icmp_ln83" [model_functions.cpp:112]   --->   Operation 422 'and' 'and_ln112_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_1)   --->   "%or_ln112 = or i1 %and_ln112_3, i1 %and_ln112_2" [model_functions.cpp:112]   --->   Operation 423 'or' 'or_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 424 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln112_1 = or i1 %or_ln112, i1 %and_ln112" [model_functions.cpp:112]   --->   Operation 424 'or' 'or_ln112_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 425 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln112 = select i1 %or_ln112_1, i12 0, i12 %select_ln109" [model_functions.cpp:112]   --->   Operation 425 'select' 'select_ln112' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_1)   --->   "%select_ln105_2 = select i1 %and_ln105, i12 %select_ln86_3, i12 0" [model_functions.cpp:105]   --->   Operation 426 'select' 'select_ln105_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_1)   --->   "%select_ln105_3 = select i1 %and_ln105_1, i12 %select_ln86_3, i12 %select_ln105_2" [model_functions.cpp:105]   --->   Operation 427 'select' 'select_ln105_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_1)   --->   "%select_ln109_1 = select i1 %or_ln109, i12 %select_ln105_3, i12 0" [model_functions.cpp:109]   --->   Operation 428 'select' 'select_ln109_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 429 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln112_1 = select i1 %or_ln112_1, i12 0, i12 %select_ln109_1" [model_functions.cpp:112]   --->   Operation 429 'select' 'select_ln112_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_2)   --->   "%select_ln105_4 = select i1 %and_ln105, i12 %tmp1_V_11_42, i12 0" [model_functions.cpp:105]   --->   Operation 430 'select' 'select_ln105_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_2)   --->   "%select_ln105_5 = select i1 %and_ln105_1, i12 %tmp1_V_11_42, i12 %select_ln105_4" [model_functions.cpp:105]   --->   Operation 431 'select' 'select_ln105_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_2)   --->   "%select_ln109_2 = select i1 %or_ln109, i12 %select_ln105_5, i12 0" [model_functions.cpp:109]   --->   Operation 432 'select' 'select_ln109_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 433 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln112_2 = select i1 %or_ln112_1, i12 0, i12 %select_ln109_2" [model_functions.cpp:112]   --->   Operation 433 'select' 'select_ln112_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_3)   --->   "%select_ln105_6 = select i1 %and_ln105, i12 %tmp1_V_11_44, i12 %tmp1_V_11_34" [model_functions.cpp:105]   --->   Operation 434 'select' 'select_ln105_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_3)   --->   "%select_ln105_7 = select i1 %and_ln105_1, i12 0, i12 %select_ln105_6" [model_functions.cpp:105]   --->   Operation 435 'select' 'select_ln105_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_3)   --->   "%select_ln109_3 = select i1 %or_ln109, i12 %select_ln105_7, i12 0" [model_functions.cpp:109]   --->   Operation 436 'select' 'select_ln109_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 437 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln112_3 = select i1 %and_ln112, i12 0, i12 %select_ln109_3" [model_functions.cpp:112]   --->   Operation 437 'select' 'select_ln112_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_5)   --->   "%select_ln112_4 = select i1 %and_ln112_2, i12 %tmp1_V_5_load_1, i12 %select_ln112_3" [model_functions.cpp:112]   --->   Operation 438 'select' 'select_ln112_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 439 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln112_5 = select i1 %and_ln112_3, i12 %tmp1_V_4_load_1, i12 %select_ln112_4" [model_functions.cpp:112]   --->   Operation 439 'select' 'select_ln112_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_7)   --->   "%select_ln109_4 = select i1 %or_ln109, i12 %select_ln86_2, i12 0" [model_functions.cpp:109]   --->   Operation 440 'select' 'select_ln109_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_7)   --->   "%select_ln112_6 = select i1 %and_ln112, i12 %select_ln86_2, i12 %select_ln109_4" [model_functions.cpp:112]   --->   Operation 441 'select' 'select_ln112_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 442 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln112_7 = select i1 %and_ln112_2, i12 %select_ln86_2, i12 %select_ln112_6" [model_functions.cpp:112]   --->   Operation 442 'select' 'select_ln112_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 443 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln112_8 = select i1 %and_ln112_3, i12 %select_ln86_2, i12 %select_ln112_7" [model_functions.cpp:112]   --->   Operation 443 'select' 'select_ln112_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_10)   --->   "%select_ln109_5 = select i1 %or_ln109, i12 %tmp1_V_11_40, i12 0" [model_functions.cpp:109]   --->   Operation 444 'select' 'select_ln109_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_10)   --->   "%select_ln112_9 = select i1 %and_ln112, i12 %tmp1_V_11_40, i12 %select_ln109_5" [model_functions.cpp:112]   --->   Operation 445 'select' 'select_ln112_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 446 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln112_10 = select i1 %and_ln112_2, i12 %tmp1_V_11_40, i12 %select_ln112_9" [model_functions.cpp:112]   --->   Operation 446 'select' 'select_ln112_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 447 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln112_11 = select i1 %and_ln112_3, i12 %tmp1_V_11_40, i12 %select_ln112_10" [model_functions.cpp:112]   --->   Operation 447 'select' 'select_ln112_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 448 [6/21] (3.89ns)   --->   "%srem_ln127 = srem i17 %add_ln109, i17 3" [model_functions.cpp:127]   --->   Operation 448 'srem' 'srem_ln127' <Predicate = true> <Delay = 3.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln62_9 = sext i18 %firstKernel_f_V_3_0_load" [model_functions.cpp:62]   --->   Operation 449 'sext' 'sext_ln62_9' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 450 [1/1] (0.00ns)   --->   "%store_ln65 = store i36 %sext_ln62_9, i36 %empty_43" [model_functions.cpp:65]   --->   Operation 450 'store' 'store_ln65' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 451 [1/1] (0.00ns)   --->   "%p_load74 = load i36 %empty"   --->   Operation 451 'load' 'p_load74' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 452 [1/1] (0.00ns)   --->   "%p_load73 = load i36 %empty_36"   --->   Operation 452 'load' 'p_load73' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 453 [1/1] (0.00ns)   --->   "%p_load72 = load i36 %empty_37"   --->   Operation 453 'load' 'p_load72' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 454 [1/1] (0.00ns)   --->   "%p_load71 = load i36 %empty_38"   --->   Operation 454 'load' 'p_load71' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 455 [1/1] (0.00ns)   --->   "%p_load70 = load i36 %empty_39"   --->   Operation 455 'load' 'p_load70' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 456 [1/1] (0.00ns)   --->   "%p_load69 = load i36 %empty_40"   --->   Operation 456 'load' 'p_load69' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 457 [1/1] (0.00ns)   --->   "%p_load68 = load i36 %empty_41"   --->   Operation 457 'load' 'p_load68' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 458 [1/1] (0.00ns)   --->   "%p_load67 = load i36 %empty_42"   --->   Operation 458 'load' 'p_load67' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 459 [1/1] (0.00ns)   --->   "%p_load65 = load i36 %empty_44"   --->   Operation 459 'load' 'p_load65' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 460 [1/1] (0.00ns)   --->   "%p_load64 = load i36 %empty_45"   --->   Operation 460 'load' 'p_load64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 461 [1/1] (0.00ns)   --->   "%p_load = load i36 %empty_46"   --->   Operation 461 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i12 %select_ln96_2"   --->   Operation 462 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 463 [2/2] (6.91ns)   --->   "%mul_ln712 = mul i36 %p_load, i36 %sext_ln712"   --->   Operation 463 'mul' 'mul_ln712' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln712_1 = sext i12 %select_ln96_4"   --->   Operation 464 'sext' 'sext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 465 [2/2] (6.91ns)   --->   "%mul_ln712_1 = mul i36 %p_load74, i36 %sext_ln712_1"   --->   Operation 465 'mul' 'mul_ln712_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln712_2 = sext i12 %select_ln96"   --->   Operation 466 'sext' 'sext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 467 [2/2] (6.91ns)   --->   "%mul_ln712_2 = mul i36 %p_load73, i36 %sext_ln712_2"   --->   Operation 467 'mul' 'mul_ln712_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln712_3 = sext i12 %select_ln86"   --->   Operation 468 'sext' 'sext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 469 [2/2] (6.91ns)   --->   "%mul_ln712_3 = mul i36 %p_load72, i36 %sext_ln712_3"   --->   Operation 469 'mul' 'mul_ln712_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln712_4 = sext i12 %tmp1_V_11_36"   --->   Operation 470 'sext' 'sext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 471 [2/2] (6.91ns)   --->   "%mul_ln712_4 = mul i36 %p_load71, i36 %sext_ln712_4"   --->   Operation 471 'mul' 'mul_ln712_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln712_5 = sext i12 %select_ln96_8"   --->   Operation 472 'sext' 'sext_ln712_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 473 [2/2] (6.91ns)   --->   "%mul_ln712_5 = mul i36 %p_load70, i36 %sext_ln712_5"   --->   Operation 473 'mul' 'mul_ln712_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln712_6 = sext i12 %select_ln112_8"   --->   Operation 474 'sext' 'sext_ln712_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 475 [2/2] (6.91ns)   --->   "%mul_ln712_6 = mul i36 %p_load69, i36 %sext_ln712_6"   --->   Operation 475 'mul' 'mul_ln712_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln712_7 = sext i12 %select_ln112_11"   --->   Operation 476 'sext' 'sext_ln712_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 477 [2/2] (6.91ns)   --->   "%mul_ln712_7 = mul i36 %p_load68, i36 %sext_ln712_7"   --->   Operation 477 'mul' 'mul_ln712_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln712_8 = sext i12 %select_ln112_5"   --->   Operation 478 'sext' 'sext_ln712_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 479 [2/2] (6.91ns)   --->   "%mul_ln712_8 = mul i36 %p_load67, i36 %sext_ln712_8"   --->   Operation 479 'mul' 'mul_ln712_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln712_10 = sext i12 %select_ln112_2"   --->   Operation 480 'sext' 'sext_ln712_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 481 [2/2] (6.91ns)   --->   "%mul_ln712_10 = mul i36 %p_load65, i36 %sext_ln712_10"   --->   Operation 481 'mul' 'mul_ln712_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln712_11 = sext i12 %select_ln112"   --->   Operation 482 'sext' 'sext_ln712_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 483 [2/2] (6.91ns)   --->   "%mul_ln712_11 = mul i36 %p_load64, i36 %sext_ln712_11"   --->   Operation 483 'mul' 'mul_ln712_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 484 [5/21] (3.89ns)   --->   "%srem_ln127 = srem i17 %add_ln109, i17 3" [model_functions.cpp:127]   --->   Operation 484 'srem' 'srem_ln127' <Predicate = true> <Delay = 3.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.91>
ST_20 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i22 %firstBias_f_V_load" [model_functions.cpp:65]   --->   Operation 485 'sext' 'sext_ln65' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 486 [1/1] (0.00ns)   --->   "%store_ln65 = store i36 %sext_ln65, i36 %b" [model_functions.cpp:65]   --->   Operation 486 'store' 'store_ln65' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 487 [1/1] (0.00ns)   --->   "%p_load66 = load i36 %empty_43"   --->   Operation 487 'load' 'p_load66' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 488 [1/2] (6.91ns)   --->   "%mul_ln712 = mul i36 %p_load, i36 %sext_ln712"   --->   Operation 488 'mul' 'mul_ln712' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 489 [1/2] (6.91ns)   --->   "%mul_ln712_1 = mul i36 %p_load74, i36 %sext_ln712_1"   --->   Operation 489 'mul' 'mul_ln712_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 490 [1/2] (6.91ns)   --->   "%mul_ln712_2 = mul i36 %p_load73, i36 %sext_ln712_2"   --->   Operation 490 'mul' 'mul_ln712_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 491 [1/2] (6.91ns)   --->   "%mul_ln712_3 = mul i36 %p_load72, i36 %sext_ln712_3"   --->   Operation 491 'mul' 'mul_ln712_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 492 [1/2] (6.91ns)   --->   "%mul_ln712_4 = mul i36 %p_load71, i36 %sext_ln712_4"   --->   Operation 492 'mul' 'mul_ln712_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 493 [1/2] (6.91ns)   --->   "%mul_ln712_5 = mul i36 %p_load70, i36 %sext_ln712_5"   --->   Operation 493 'mul' 'mul_ln712_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 494 [1/2] (6.91ns)   --->   "%mul_ln712_6 = mul i36 %p_load69, i36 %sext_ln712_6"   --->   Operation 494 'mul' 'mul_ln712_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 495 [1/2] (6.91ns)   --->   "%mul_ln712_7 = mul i36 %p_load68, i36 %sext_ln712_7"   --->   Operation 495 'mul' 'mul_ln712_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 496 [1/2] (6.91ns)   --->   "%mul_ln712_8 = mul i36 %p_load67, i36 %sext_ln712_8"   --->   Operation 496 'mul' 'mul_ln712_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln712_9 = sext i12 %select_ln112_1"   --->   Operation 497 'sext' 'sext_ln712_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 498 [2/2] (6.91ns)   --->   "%mul_ln712_9 = mul i36 %p_load66, i36 %sext_ln712_9"   --->   Operation 498 'mul' 'mul_ln712_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 499 [1/2] (6.91ns)   --->   "%mul_ln712_10 = mul i36 %p_load65, i36 %sext_ln712_10"   --->   Operation 499 'mul' 'mul_ln712_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 500 [1/2] (6.91ns)   --->   "%mul_ln712_11 = mul i36 %p_load64, i36 %sext_ln712_11"   --->   Operation 500 'mul' 'mul_ln712_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 501 [4/21] (3.89ns)   --->   "%srem_ln127 = srem i17 %add_ln109, i17 3" [model_functions.cpp:127]   --->   Operation 501 'srem' 'srem_ln127' <Predicate = true> <Delay = 3.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.20>
ST_21 : Operation 502 [1/1] (0.00ns)   --->   "%num_V = load i36 %b"   --->   Operation 502 'load' 'num_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 503 [1/2] (6.91ns)   --->   "%mul_ln712_9 = mul i36 %p_load66, i36 %sext_ln712_9"   --->   Operation 503 'mul' 'mul_ln712_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 504 [1/1] (2.71ns)   --->   "%add_ln712_2 = add i36 %mul_ln712_3, i36 %mul_ln712_11"   --->   Operation 504 'add' 'add_ln712_2' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_5 = add i36 %mul_ln712_2, i36 %num_V"   --->   Operation 505 'add' 'add_ln712_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 506 [1/1] (4.48ns) (root node of TernaryAdder)   --->   "%add_ln712_6 = add i36 %add_ln712_5, i36 %mul_ln712_4"   --->   Operation 506 'add' 'add_ln712_6' <Predicate = true> <Delay = 4.48> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 507 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_7 = add i36 %mul_ln712, i36 %mul_ln712_5"   --->   Operation 507 'add' 'add_ln712_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 508 [1/1] (2.71ns)   --->   "%add_ln712_8 = add i36 %mul_ln712_1, i36 %mul_ln712_7"   --->   Operation 508 'add' 'add_ln712_8' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 509 [1/1] (4.48ns) (root node of TernaryAdder)   --->   "%add_ln712_9 = add i36 %add_ln712_8, i36 %add_ln712_7"   --->   Operation 509 'add' 'add_ln712_9' <Predicate = true> <Delay = 4.48> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 510 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712 = add i36 %mul_ln712_10, i36 %mul_ln712_6"   --->   Operation 510 'add' 'add_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 511 [1/1] (4.48ns) (root node of TernaryAdder)   --->   "%add_ln712_1 = add i36 %add_ln712, i36 %mul_ln712_8"   --->   Operation 511 'add' 'add_ln712_1' <Predicate = true> <Delay = 4.48> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 512 [3/21] (3.89ns)   --->   "%srem_ln127 = srem i17 %add_ln109, i17 3" [model_functions.cpp:127]   --->   Operation 512 'srem' 'srem_ln127' <Predicate = true> <Delay = 3.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.48>
ST_22 : Operation 513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3 = add i36 %add_ln712_2, i36 %mul_ln712_9"   --->   Operation 513 'add' 'add_ln712_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 514 [1/1] (4.48ns) (root node of TernaryAdder)   --->   "%add_ln712_4 = add i36 %add_ln712_1, i36 %add_ln712_3"   --->   Operation 514 'add' 'add_ln712_4' <Predicate = true> <Delay = 4.48> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 515 [2/21] (3.89ns)   --->   "%srem_ln127 = srem i17 %add_ln109, i17 3" [model_functions.cpp:127]   --->   Operation 515 'srem' 'srem_ln127' <Predicate = true> <Delay = 3.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.02>
ST_23 : Operation 516 [1/1] (1.58ns)   --->   "%store_ln65 = store i36 0, i36 %aux_V" [model_functions.cpp:65]   --->   Operation 516 'store' 'store_ln65' <Predicate = (!icmp_ln37 & trunc_ln9 == 0 & icmp_ln50)> <Delay = 1.58>
ST_23 : Operation 517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_10 = add i36 %add_ln712_9, i36 %add_ln712_6"   --->   Operation 517 'add' 'add_ln712_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 518 [1/1] (4.48ns) (root node of TernaryAdder)   --->   "%num_V_2 = add i36 %add_ln712_4, i36 %add_ln712_10"   --->   Operation 518 'add' 'num_V_2' <Predicate = true> <Delay = 4.48> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 519 [1/21] (3.89ns)   --->   "%srem_ln127 = srem i17 %add_ln109, i17 3" [model_functions.cpp:127]   --->   Operation 519 'srem' 'srem_ln127' <Predicate = true> <Delay = 3.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i3 %srem_ln127" [model_functions.cpp:127]   --->   Operation 520 'trunc' 'trunc_ln127' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 521 [1/1] (1.13ns)   --->   "%icmp_ln127 = icmp_eq  i3 %trunc_ln127, i3 0" [model_functions.cpp:127]   --->   Operation 521 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 533 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 533 'ret' 'ret_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 6.88>
ST_24 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node aux_V_5)   --->   "%cmp10017 = phi i1 0, void, i1 1, void %.split..thread_ifconv_crit_edge61, i1 0, void %..thread_ifconv_crit_edge, i1 0, void %.split"   --->   Operation 522 'phi' 'cmp10017' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 523 [1/1] (0.00ns)   --->   "%aux_V_load = load i36 %aux_V" [model_functions.cpp:124]   --->   Operation 523 'load' 'aux_V_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 524 [1/1] (2.50ns)   --->   "%icmp_ln1548 = icmp_slt  i36 %aux_V_load, i36 %num_V_2"   --->   Operation 524 'icmp' 'icmp_ln1548' <Predicate = true> <Delay = 2.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 525 [1/1] (1.12ns)   --->   "%aux_V_4 = select i1 %icmp_ln1548, i36 %num_V_2, i36 %aux_V_load" [model_functions.cpp:124]   --->   Operation 525 'select' 'aux_V_4' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i9 %add_ln125" [model_functions.cpp:125]   --->   Operation 526 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 527 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr i36 %out_0, i64 0, i64 %zext_ln125" [model_functions.cpp:125]   --->   Operation 527 'getelementptr' 'out_0_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 528 [1/1] (3.25ns)   --->   "%store_ln125 = store i36 %aux_V_4, i9 %out_0_addr" [model_functions.cpp:125]   --->   Operation 528 'store' 'store_ln125' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 36> <Depth = 336> <RAM>
ST_24 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node aux_V_5)   --->   "%and_ln127 = and i1 %icmp_ln127, i1 %cmp10017" [model_functions.cpp:127]   --->   Operation 529 'and' 'and_ln127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 530 [1/1] (1.12ns) (out node of the LUT)   --->   "%aux_V_5 = select i1 %and_ln127, i36 0, i36 %aux_V_4" [model_functions.cpp:127]   --->   Operation 530 'select' 'aux_V_5' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 531 [1/1] (1.58ns)   --->   "%store_ln127 = store i36 %aux_V_5, i36 %aux_V" [model_functions.cpp:127]   --->   Operation 531 'store' 'store_ln127' <Predicate = true> <Delay = 1.58>
ST_24 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 532 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.4ns, clock uncertainty: 2.8ns.

 <State 1>: 1.71ns
The critical path consists of the following:
	'alloca' operation ('i') [48]  (0 ns)
	'store' operation ('store_ln0') of constant 65535 on local variable 'i' [80]  (1.71 ns)

 <State 2>: 7.56ns
The critical path consists of the following:
	'load' operation ('j_load_1', model_functions.cpp:77) on local variable 'j' [211]  (0 ns)
	'add' operation ('add_ln77_1', model_functions.cpp:77) [237]  (1.55 ns)
	'icmp' operation ('icmp_ln77', model_functions.cpp:77) [238]  (1.99 ns)
	'select' operation ('select_ln77', model_functions.cpp:77) [239]  (0.697 ns)
	'store' operation ('store_ln77', model_functions.cpp:77) of variable 'select_ln77', model_functions.cpp:77 on local variable 'j' [488]  (1.59 ns)
	blocking operation 1.74 ns on control path)

 <State 3>: 5.97ns
The critical path consists of the following:
	'load' operation ('i_load_3', model_functions.cpp:125) on local variable 'i' [230]  (0 ns)
	'add' operation ('add_ln109', model_functions.cpp:109) [372]  (2.08 ns)
	'srem' operation ('srem_ln127', model_functions.cpp:127) [478]  (3.9 ns)

 <State 4>: 3.9ns
The critical path consists of the following:
	'srem' operation ('srem_ln127', model_functions.cpp:127) [478]  (3.9 ns)

 <State 5>: 3.9ns
The critical path consists of the following:
	'srem' operation ('srem_ln127', model_functions.cpp:127) [478]  (3.9 ns)

 <State 6>: 4.69ns
The critical path consists of the following:
	'load' operation ('d_load', model_functions.cpp:51) on local variable 'd' [140]  (0 ns)
	'add' operation ('add_ln51', model_functions.cpp:51) [143]  (2.08 ns)
	'select' operation ('d', model_functions.cpp:51) [150]  (1.02 ns)
	'store' operation ('store_ln65', model_functions.cpp:65) of variable 'sext_ln51_1', model_functions.cpp:51 on local variable 'd' [205]  (1.59 ns)

 <State 7>: 3.9ns
The critical path consists of the following:
	'srem' operation ('srem_ln127', model_functions.cpp:127) [478]  (3.9 ns)

 <State 8>: 3.9ns
The critical path consists of the following:
	'srem' operation ('srem_ln127', model_functions.cpp:127) [478]  (3.9 ns)

 <State 9>: 3.9ns
The critical path consists of the following:
	'srem' operation ('srem_ln127', model_functions.cpp:127) [478]  (3.9 ns)

 <State 10>: 3.9ns
The critical path consists of the following:
	'srem' operation ('srem_ln127', model_functions.cpp:127) [478]  (3.9 ns)

 <State 11>: 3.9ns
The critical path consists of the following:
	'srem' operation ('srem_ln127', model_functions.cpp:127) [478]  (3.9 ns)

 <State 12>: 3.9ns
The critical path consists of the following:
	'srem' operation ('srem_ln127', model_functions.cpp:127) [478]  (3.9 ns)

 <State 13>: 3.9ns
The critical path consists of the following:
	'srem' operation ('srem_ln127', model_functions.cpp:127) [478]  (3.9 ns)

 <State 14>: 3.9ns
The critical path consists of the following:
	'srem' operation ('srem_ln127', model_functions.cpp:127) [478]  (3.9 ns)

 <State 15>: 7.22ns
The critical path consists of the following:
	'add' operation ('add_ln77', model_functions.cpp:77) [240]  (1.56 ns)
	'icmp' operation ('icmp_ln78', model_functions.cpp:78) [241]  (0.959 ns)
	'select' operation ('t', model_functions.cpp:78) [243]  (0.993 ns)
	'sub' operation ('newFirst77', model_functions.cpp:78) [255]  (0 ns)
	'add' operation ('newSecond78', model_functions.cpp:78) [256]  (3.7 ns)

 <State 16>: 3.9ns
The critical path consists of the following:
	'srem' operation ('srem_ln127', model_functions.cpp:127) [478]  (3.9 ns)

 <State 17>: 6.93ns
The critical path consists of the following:
	'load' operation ('input_load', model_functions.cpp:78) on array 'input_r' [259]  (3.25 ns)
	'select' operation ('select_ln78_1', model_functions.cpp:78) [298]  (0.697 ns)
	'select' operation ('tmp1.V[11]', model_functions.cpp:78) [299]  (0.697 ns)
	'select' operation ('tmp1.V[11]', model_functions.cpp:78) [306]  (0.697 ns)
	'store' operation ('store_ln78', model_functions.cpp:78) of variable 'tmp1.V[11]', model_functions.cpp:78 on local variable 'tmp1.V[6]' [483]  (1.59 ns)

 <State 18>: 4.9ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln92_1', model_functions.cpp:92) [323]  (1.13 ns)
	'and' operation ('and_ln92', model_functions.cpp:92) [325]  (0 ns)
	'and' operation ('and_ln92_2', model_functions.cpp:92) [327]  (0.978 ns)
	'select' operation ('select_ln92_12', model_functions.cpp:92) [365]  (0.697 ns)
	'select' operation ('select_ln92_13', model_functions.cpp:92) [366]  (0 ns)
	'select' operation ('select_ln92_14', model_functions.cpp:92) [367]  (0.697 ns)
	'select' operation ('select_ln92_15', model_functions.cpp:92) [368]  (0 ns)
	'select' operation ('select_ln96_6', model_functions.cpp:96) [369]  (0.697 ns)
	'select' operation ('select_ln96_7', model_functions.cpp:96) [370]  (0 ns)
	'select' operation ('select_ln96_8', model_functions.cpp:96) [371]  (0.697 ns)

 <State 19>: 6.91ns
The critical path consists of the following:
	'load' operation ('p_load') on local variable 'empty_46' [226]  (0 ns)
	'mul' operation ('mul_ln712') [425]  (6.91 ns)

 <State 20>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln712') [425]  (6.91 ns)

 <State 21>: 7.2ns
The critical path consists of the following:
	'add' operation ('add_ln712_8') [453]  (2.71 ns)
	'add' operation ('add_ln712_9') [454]  (4.49 ns)

 <State 22>: 4.49ns
The critical path consists of the following:
	'add' operation ('add_ln712_3') [449]  (0 ns)
	'add' operation ('add_ln712_4') [458]  (4.49 ns)

 <State 23>: 5.03ns
The critical path consists of the following:
	'srem' operation ('srem_ln127', model_functions.cpp:127) [478]  (3.9 ns)
	'icmp' operation ('icmp_ln127', model_functions.cpp:127) [480]  (1.13 ns)

 <State 24>: 6.89ns
The critical path consists of the following:
	'load' operation ('aux_V_load', model_functions.cpp:124) on local variable 'aux.V' [212]  (0 ns)
	'icmp' operation ('icmp_ln1548') [460]  (2.5 ns)
	'select' operation ('aux.V', model_functions.cpp:124) [461]  (1.13 ns)
	'store' operation ('store_ln125', model_functions.cpp:125) of variable 'aux.V', model_functions.cpp:124 on array 'out_0' [477]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
