<annotationInfo>
<item  id="25" filename="ddr_hls_test/top.cc" linenumber="20" name="tmp" contextFuncName="ddr_hls_test" moduleName="ddr_hls_test" rtlName="tmp_fu_233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/tingyuan/Temporary/vivado-outputs"><\/item>
<item  id="37" filename="ddr_hls_test/top.cc" linenumber="30" name="j_cast" contextFuncName="ddr_hls_test" moduleName="ddr_hls_test" rtlName="j_cast_fu_244_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Temporary/vivado-outputs"><\/item>
<item  id="38" filename="ddr_hls_test/top.cc" linenumber="30" name="tmp_1" contextFuncName="ddr_hls_test" moduleName="ddr_hls_test" rtlName="tmp_1_fu_248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/tingyuan/Temporary/vivado-outputs"><\/item>
<item  id="39" filename="ddr_hls_test/top.cc" linenumber="30" name="j_1" contextFuncName="ddr_hls_test" moduleName="ddr_hls_test" rtlName="j_1_fu_253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="/home/tingyuan/Temporary/vivado-outputs"><\/item>
<item  id="45" filename="ddr_hls_test/top.cc" linenumber="33" name="i_1_cast2" contextFuncName="ddr_hls_test" moduleName="ddr_hls_test" rtlName="i_1_cast2_fu_259_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Temporary/vivado-outputs"><\/item>
<item  id="46" filename="ddr_hls_test/top.cc" linenumber="33" name="exitcond1" contextFuncName="ddr_hls_test" moduleName="ddr_hls_test" rtlName="exitcond1_fu_263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/tingyuan/Temporary/vivado-outputs"><\/item>
<item  id="48" filename="ddr_hls_test/top.cc" linenumber="33" name="i" contextFuncName="ddr_hls_test" moduleName="ddr_hls_test" rtlName="i_fu_269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/tingyuan/Temporary/vivado-outputs"><\/item>
<item  id="51" filename="ddr_hls_test/top.cc" linenumber="34" name="tmp_2" contextFuncName="ddr_hls_test" moduleName="ddr_hls_test" rtlName="tmp_2_fu_280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/tingyuan/Temporary/vivado-outputs"><\/item>
<item  id="52" filename="ddr_hls_test/top.cc" linenumber="34" name="tmp_3" contextFuncName="ddr_hls_test" moduleName="ddr_hls_test" rtlName="gmem_WDATA" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Temporary/vivado-outputs"><\/item>
<item  id="53" filename="ddr_hls_test/top.cc" linenumber="34" name="tmp_4" contextFuncName="ddr_hls_test" moduleName="ddr_hls_test" rtlName="tmp_4_fu_275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Temporary/vivado-outputs"><\/item>
<item  id="56" filename="ddr_hls_test/top.cc" linenumber="34" name="tmp_5_cast" contextFuncName="ddr_hls_test" moduleName="ddr_hls_test" rtlName="tmp_5_cast_fu_284_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Temporary/vivado-outputs"><\/item>
<item  id="57" filename="ddr_hls_test/top.cc" linenumber="34" name="saMaster2_sum" contextFuncName="ddr_hls_test" moduleName="ddr_hls_test" rtlName="saMaster2_sum_fu_288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/home/tingyuan/Temporary/vivado-outputs"><\/item>
<item  id="58" filename="ddr_hls_test/top.cc" linenumber="34" name="saMaster2_sum_cast" contextFuncName="ddr_hls_test" moduleName="ddr_hls_test" rtlName="saMaster2_sum_cast_fu_293_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Temporary/vivado-outputs"><\/item>
<item  id="68" filename="ddr_hls_test/top.cc" linenumber="35" name="i_2_cast1" contextFuncName="ddr_hls_test" moduleName="ddr_hls_test" rtlName="i_2_cast1_fu_307_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Temporary/vivado-outputs"><\/item>
<item  id="69" filename="ddr_hls_test/top.cc" linenumber="35" name="exitcond" contextFuncName="ddr_hls_test" moduleName="ddr_hls_test" rtlName="exitcond_fu_311_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/tingyuan/Temporary/vivado-outputs"><\/item>
<item  id="71" filename="ddr_hls_test/top.cc" linenumber="35" name="i_3" contextFuncName="ddr_hls_test" moduleName="ddr_hls_test" rtlName="i_3_fu_317_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/tingyuan/Temporary/vivado-outputs"><\/item>
<item  id="75" filename="ddr_hls_test/top.cc" linenumber="36" name="tmp_8" contextFuncName="ddr_hls_test" moduleName="ddr_hls_test" rtlName="tmp_8_fu_323_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Temporary/vivado-outputs"><\/item>
<item  id="78" filename="ddr_hls_test/top.cc" linenumber="36" name="tmp_9_cast" contextFuncName="ddr_hls_test" moduleName="ddr_hls_test" rtlName="tmp_9_cast_fu_333_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Temporary/vivado-outputs"><\/item>
<item  id="79" filename="ddr_hls_test/top.cc" linenumber="36" name="saMaster2_sum3" contextFuncName="ddr_hls_test" moduleName="ddr_hls_test" rtlName="saMaster2_sum3_fu_337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/home/tingyuan/Temporary/vivado-outputs"><\/item>
<item  id="80" filename="ddr_hls_test/top.cc" linenumber="36" name="saMaster2_sum3_cast" contextFuncName="ddr_hls_test" moduleName="ddr_hls_test" rtlName="saMaster2_sum3_cast_fu_342_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Temporary/vivado-outputs"><\/item>
<item  id="84" filename="ddr_hls_test/top.cc" linenumber="36" name="tmp_s" contextFuncName="ddr_hls_test" moduleName="ddr_hls_test" rtlName="tmp_s_fu_328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/tingyuan/Temporary/vivado-outputs"><\/item>
<item  id="85" filename="ddr_hls_test/top.cc" linenumber="36" name="tmp_6" contextFuncName="ddr_hls_test" moduleName="ddr_hls_test" rtlName="tmp_6_fu_352_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/tingyuan/Temporary/vivado-outputs"><\/item>
<item  id="86" filename="ddr_hls_test/top.cc" linenumber="36" name="tmp_7" contextFuncName="ddr_hls_test" moduleName="ddr_hls_test" rtlName="tmp_7_fu_355_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/home/tingyuan/Temporary/vivado-outputs"><\/item>
<item  id="87" filename="ddr_hls_test/top.cc" linenumber="36" name="res_check_1" contextFuncName="ddr_hls_test" moduleName="ddr_hls_test" rtlName="res_check_1_fu_360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/tingyuan/Temporary/vivado-outputs"><\/item>
</annotationInfo>
