
v407_activ_veles_bootloader24_breake_down.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000569c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e34  0800582c  0800582c  0001582c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006660  08006660  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08006660  08006660  00016660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006668  08006668  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006668  08006668  00016668  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800666c  0800666c  0001666c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006670  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00000100  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000170  20000170  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f8f4  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f18  00000000  00000000  0002f994  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d70  00000000  00000000  000318b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000cb8  00000000  00000000  00032620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000217e5  00000000  00000000  000332d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ef0b  00000000  00000000  00054abd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cdfb1  00000000  00000000  000639c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00131979  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003e1c  00000000  00000000  001319cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005814 	.word	0x08005814

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08005814 	.word	0x08005814

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	; 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__aeabi_d2iz>:
 800084c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000850:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000854:	d215      	bcs.n	8000882 <__aeabi_d2iz+0x36>
 8000856:	d511      	bpl.n	800087c <__aeabi_d2iz+0x30>
 8000858:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800085c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000860:	d912      	bls.n	8000888 <__aeabi_d2iz+0x3c>
 8000862:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000866:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800086a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800086e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000872:	fa23 f002 	lsr.w	r0, r3, r2
 8000876:	bf18      	it	ne
 8000878:	4240      	negne	r0, r0
 800087a:	4770      	bx	lr
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	4770      	bx	lr
 8000882:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000886:	d105      	bne.n	8000894 <__aeabi_d2iz+0x48>
 8000888:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800088c:	bf08      	it	eq
 800088e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000892:	4770      	bx	lr
 8000894:	f04f 0000 	mov.w	r0, #0
 8000898:	4770      	bx	lr
 800089a:	bf00      	nop

0800089c <__aeabi_uldivmod>:
 800089c:	b953      	cbnz	r3, 80008b4 <__aeabi_uldivmod+0x18>
 800089e:	b94a      	cbnz	r2, 80008b4 <__aeabi_uldivmod+0x18>
 80008a0:	2900      	cmp	r1, #0
 80008a2:	bf08      	it	eq
 80008a4:	2800      	cmpeq	r0, #0
 80008a6:	bf1c      	itt	ne
 80008a8:	f04f 31ff 	movne.w	r1, #4294967295
 80008ac:	f04f 30ff 	movne.w	r0, #4294967295
 80008b0:	f000 b974 	b.w	8000b9c <__aeabi_idiv0>
 80008b4:	f1ad 0c08 	sub.w	ip, sp, #8
 80008b8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008bc:	f000 f806 	bl	80008cc <__udivmoddi4>
 80008c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008c8:	b004      	add	sp, #16
 80008ca:	4770      	bx	lr

080008cc <__udivmoddi4>:
 80008cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008d0:	9d08      	ldr	r5, [sp, #32]
 80008d2:	4604      	mov	r4, r0
 80008d4:	468e      	mov	lr, r1
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d14d      	bne.n	8000976 <__udivmoddi4+0xaa>
 80008da:	428a      	cmp	r2, r1
 80008dc:	4694      	mov	ip, r2
 80008de:	d969      	bls.n	80009b4 <__udivmoddi4+0xe8>
 80008e0:	fab2 f282 	clz	r2, r2
 80008e4:	b152      	cbz	r2, 80008fc <__udivmoddi4+0x30>
 80008e6:	fa01 f302 	lsl.w	r3, r1, r2
 80008ea:	f1c2 0120 	rsb	r1, r2, #32
 80008ee:	fa20 f101 	lsr.w	r1, r0, r1
 80008f2:	fa0c fc02 	lsl.w	ip, ip, r2
 80008f6:	ea41 0e03 	orr.w	lr, r1, r3
 80008fa:	4094      	lsls	r4, r2
 80008fc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000900:	0c21      	lsrs	r1, r4, #16
 8000902:	fbbe f6f8 	udiv	r6, lr, r8
 8000906:	fa1f f78c 	uxth.w	r7, ip
 800090a:	fb08 e316 	mls	r3, r8, r6, lr
 800090e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000912:	fb06 f107 	mul.w	r1, r6, r7
 8000916:	4299      	cmp	r1, r3
 8000918:	d90a      	bls.n	8000930 <__udivmoddi4+0x64>
 800091a:	eb1c 0303 	adds.w	r3, ip, r3
 800091e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000922:	f080 811f 	bcs.w	8000b64 <__udivmoddi4+0x298>
 8000926:	4299      	cmp	r1, r3
 8000928:	f240 811c 	bls.w	8000b64 <__udivmoddi4+0x298>
 800092c:	3e02      	subs	r6, #2
 800092e:	4463      	add	r3, ip
 8000930:	1a5b      	subs	r3, r3, r1
 8000932:	b2a4      	uxth	r4, r4
 8000934:	fbb3 f0f8 	udiv	r0, r3, r8
 8000938:	fb08 3310 	mls	r3, r8, r0, r3
 800093c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000940:	fb00 f707 	mul.w	r7, r0, r7
 8000944:	42a7      	cmp	r7, r4
 8000946:	d90a      	bls.n	800095e <__udivmoddi4+0x92>
 8000948:	eb1c 0404 	adds.w	r4, ip, r4
 800094c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000950:	f080 810a 	bcs.w	8000b68 <__udivmoddi4+0x29c>
 8000954:	42a7      	cmp	r7, r4
 8000956:	f240 8107 	bls.w	8000b68 <__udivmoddi4+0x29c>
 800095a:	4464      	add	r4, ip
 800095c:	3802      	subs	r0, #2
 800095e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000962:	1be4      	subs	r4, r4, r7
 8000964:	2600      	movs	r6, #0
 8000966:	b11d      	cbz	r5, 8000970 <__udivmoddi4+0xa4>
 8000968:	40d4      	lsrs	r4, r2
 800096a:	2300      	movs	r3, #0
 800096c:	e9c5 4300 	strd	r4, r3, [r5]
 8000970:	4631      	mov	r1, r6
 8000972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000976:	428b      	cmp	r3, r1
 8000978:	d909      	bls.n	800098e <__udivmoddi4+0xc2>
 800097a:	2d00      	cmp	r5, #0
 800097c:	f000 80ef 	beq.w	8000b5e <__udivmoddi4+0x292>
 8000980:	2600      	movs	r6, #0
 8000982:	e9c5 0100 	strd	r0, r1, [r5]
 8000986:	4630      	mov	r0, r6
 8000988:	4631      	mov	r1, r6
 800098a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800098e:	fab3 f683 	clz	r6, r3
 8000992:	2e00      	cmp	r6, #0
 8000994:	d14a      	bne.n	8000a2c <__udivmoddi4+0x160>
 8000996:	428b      	cmp	r3, r1
 8000998:	d302      	bcc.n	80009a0 <__udivmoddi4+0xd4>
 800099a:	4282      	cmp	r2, r0
 800099c:	f200 80f9 	bhi.w	8000b92 <__udivmoddi4+0x2c6>
 80009a0:	1a84      	subs	r4, r0, r2
 80009a2:	eb61 0303 	sbc.w	r3, r1, r3
 80009a6:	2001      	movs	r0, #1
 80009a8:	469e      	mov	lr, r3
 80009aa:	2d00      	cmp	r5, #0
 80009ac:	d0e0      	beq.n	8000970 <__udivmoddi4+0xa4>
 80009ae:	e9c5 4e00 	strd	r4, lr, [r5]
 80009b2:	e7dd      	b.n	8000970 <__udivmoddi4+0xa4>
 80009b4:	b902      	cbnz	r2, 80009b8 <__udivmoddi4+0xec>
 80009b6:	deff      	udf	#255	; 0xff
 80009b8:	fab2 f282 	clz	r2, r2
 80009bc:	2a00      	cmp	r2, #0
 80009be:	f040 8092 	bne.w	8000ae6 <__udivmoddi4+0x21a>
 80009c2:	eba1 010c 	sub.w	r1, r1, ip
 80009c6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80009ca:	fa1f fe8c 	uxth.w	lr, ip
 80009ce:	2601      	movs	r6, #1
 80009d0:	0c20      	lsrs	r0, r4, #16
 80009d2:	fbb1 f3f7 	udiv	r3, r1, r7
 80009d6:	fb07 1113 	mls	r1, r7, r3, r1
 80009da:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80009de:	fb0e f003 	mul.w	r0, lr, r3
 80009e2:	4288      	cmp	r0, r1
 80009e4:	d908      	bls.n	80009f8 <__udivmoddi4+0x12c>
 80009e6:	eb1c 0101 	adds.w	r1, ip, r1
 80009ea:	f103 38ff 	add.w	r8, r3, #4294967295
 80009ee:	d202      	bcs.n	80009f6 <__udivmoddi4+0x12a>
 80009f0:	4288      	cmp	r0, r1
 80009f2:	f200 80cb 	bhi.w	8000b8c <__udivmoddi4+0x2c0>
 80009f6:	4643      	mov	r3, r8
 80009f8:	1a09      	subs	r1, r1, r0
 80009fa:	b2a4      	uxth	r4, r4
 80009fc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a00:	fb07 1110 	mls	r1, r7, r0, r1
 8000a04:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000a08:	fb0e fe00 	mul.w	lr, lr, r0
 8000a0c:	45a6      	cmp	lr, r4
 8000a0e:	d908      	bls.n	8000a22 <__udivmoddi4+0x156>
 8000a10:	eb1c 0404 	adds.w	r4, ip, r4
 8000a14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000a18:	d202      	bcs.n	8000a20 <__udivmoddi4+0x154>
 8000a1a:	45a6      	cmp	lr, r4
 8000a1c:	f200 80bb 	bhi.w	8000b96 <__udivmoddi4+0x2ca>
 8000a20:	4608      	mov	r0, r1
 8000a22:	eba4 040e 	sub.w	r4, r4, lr
 8000a26:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000a2a:	e79c      	b.n	8000966 <__udivmoddi4+0x9a>
 8000a2c:	f1c6 0720 	rsb	r7, r6, #32
 8000a30:	40b3      	lsls	r3, r6
 8000a32:	fa22 fc07 	lsr.w	ip, r2, r7
 8000a36:	ea4c 0c03 	orr.w	ip, ip, r3
 8000a3a:	fa20 f407 	lsr.w	r4, r0, r7
 8000a3e:	fa01 f306 	lsl.w	r3, r1, r6
 8000a42:	431c      	orrs	r4, r3
 8000a44:	40f9      	lsrs	r1, r7
 8000a46:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000a4a:	fa00 f306 	lsl.w	r3, r0, r6
 8000a4e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000a52:	0c20      	lsrs	r0, r4, #16
 8000a54:	fa1f fe8c 	uxth.w	lr, ip
 8000a58:	fb09 1118 	mls	r1, r9, r8, r1
 8000a5c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a60:	fb08 f00e 	mul.w	r0, r8, lr
 8000a64:	4288      	cmp	r0, r1
 8000a66:	fa02 f206 	lsl.w	r2, r2, r6
 8000a6a:	d90b      	bls.n	8000a84 <__udivmoddi4+0x1b8>
 8000a6c:	eb1c 0101 	adds.w	r1, ip, r1
 8000a70:	f108 3aff 	add.w	sl, r8, #4294967295
 8000a74:	f080 8088 	bcs.w	8000b88 <__udivmoddi4+0x2bc>
 8000a78:	4288      	cmp	r0, r1
 8000a7a:	f240 8085 	bls.w	8000b88 <__udivmoddi4+0x2bc>
 8000a7e:	f1a8 0802 	sub.w	r8, r8, #2
 8000a82:	4461      	add	r1, ip
 8000a84:	1a09      	subs	r1, r1, r0
 8000a86:	b2a4      	uxth	r4, r4
 8000a88:	fbb1 f0f9 	udiv	r0, r1, r9
 8000a8c:	fb09 1110 	mls	r1, r9, r0, r1
 8000a90:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000a94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000a98:	458e      	cmp	lr, r1
 8000a9a:	d908      	bls.n	8000aae <__udivmoddi4+0x1e2>
 8000a9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000aa0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000aa4:	d26c      	bcs.n	8000b80 <__udivmoddi4+0x2b4>
 8000aa6:	458e      	cmp	lr, r1
 8000aa8:	d96a      	bls.n	8000b80 <__udivmoddi4+0x2b4>
 8000aaa:	3802      	subs	r0, #2
 8000aac:	4461      	add	r1, ip
 8000aae:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ab2:	fba0 9402 	umull	r9, r4, r0, r2
 8000ab6:	eba1 010e 	sub.w	r1, r1, lr
 8000aba:	42a1      	cmp	r1, r4
 8000abc:	46c8      	mov	r8, r9
 8000abe:	46a6      	mov	lr, r4
 8000ac0:	d356      	bcc.n	8000b70 <__udivmoddi4+0x2a4>
 8000ac2:	d053      	beq.n	8000b6c <__udivmoddi4+0x2a0>
 8000ac4:	b15d      	cbz	r5, 8000ade <__udivmoddi4+0x212>
 8000ac6:	ebb3 0208 	subs.w	r2, r3, r8
 8000aca:	eb61 010e 	sbc.w	r1, r1, lr
 8000ace:	fa01 f707 	lsl.w	r7, r1, r7
 8000ad2:	fa22 f306 	lsr.w	r3, r2, r6
 8000ad6:	40f1      	lsrs	r1, r6
 8000ad8:	431f      	orrs	r7, r3
 8000ada:	e9c5 7100 	strd	r7, r1, [r5]
 8000ade:	2600      	movs	r6, #0
 8000ae0:	4631      	mov	r1, r6
 8000ae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ae6:	f1c2 0320 	rsb	r3, r2, #32
 8000aea:	40d8      	lsrs	r0, r3
 8000aec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000af0:	fa21 f303 	lsr.w	r3, r1, r3
 8000af4:	4091      	lsls	r1, r2
 8000af6:	4301      	orrs	r1, r0
 8000af8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000afc:	fa1f fe8c 	uxth.w	lr, ip
 8000b00:	fbb3 f0f7 	udiv	r0, r3, r7
 8000b04:	fb07 3610 	mls	r6, r7, r0, r3
 8000b08:	0c0b      	lsrs	r3, r1, #16
 8000b0a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000b0e:	fb00 f60e 	mul.w	r6, r0, lr
 8000b12:	429e      	cmp	r6, r3
 8000b14:	fa04 f402 	lsl.w	r4, r4, r2
 8000b18:	d908      	bls.n	8000b2c <__udivmoddi4+0x260>
 8000b1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b1e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000b22:	d22f      	bcs.n	8000b84 <__udivmoddi4+0x2b8>
 8000b24:	429e      	cmp	r6, r3
 8000b26:	d92d      	bls.n	8000b84 <__udivmoddi4+0x2b8>
 8000b28:	3802      	subs	r0, #2
 8000b2a:	4463      	add	r3, ip
 8000b2c:	1b9b      	subs	r3, r3, r6
 8000b2e:	b289      	uxth	r1, r1
 8000b30:	fbb3 f6f7 	udiv	r6, r3, r7
 8000b34:	fb07 3316 	mls	r3, r7, r6, r3
 8000b38:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b3c:	fb06 f30e 	mul.w	r3, r6, lr
 8000b40:	428b      	cmp	r3, r1
 8000b42:	d908      	bls.n	8000b56 <__udivmoddi4+0x28a>
 8000b44:	eb1c 0101 	adds.w	r1, ip, r1
 8000b48:	f106 38ff 	add.w	r8, r6, #4294967295
 8000b4c:	d216      	bcs.n	8000b7c <__udivmoddi4+0x2b0>
 8000b4e:	428b      	cmp	r3, r1
 8000b50:	d914      	bls.n	8000b7c <__udivmoddi4+0x2b0>
 8000b52:	3e02      	subs	r6, #2
 8000b54:	4461      	add	r1, ip
 8000b56:	1ac9      	subs	r1, r1, r3
 8000b58:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000b5c:	e738      	b.n	80009d0 <__udivmoddi4+0x104>
 8000b5e:	462e      	mov	r6, r5
 8000b60:	4628      	mov	r0, r5
 8000b62:	e705      	b.n	8000970 <__udivmoddi4+0xa4>
 8000b64:	4606      	mov	r6, r0
 8000b66:	e6e3      	b.n	8000930 <__udivmoddi4+0x64>
 8000b68:	4618      	mov	r0, r3
 8000b6a:	e6f8      	b.n	800095e <__udivmoddi4+0x92>
 8000b6c:	454b      	cmp	r3, r9
 8000b6e:	d2a9      	bcs.n	8000ac4 <__udivmoddi4+0x1f8>
 8000b70:	ebb9 0802 	subs.w	r8, r9, r2
 8000b74:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000b78:	3801      	subs	r0, #1
 8000b7a:	e7a3      	b.n	8000ac4 <__udivmoddi4+0x1f8>
 8000b7c:	4646      	mov	r6, r8
 8000b7e:	e7ea      	b.n	8000b56 <__udivmoddi4+0x28a>
 8000b80:	4620      	mov	r0, r4
 8000b82:	e794      	b.n	8000aae <__udivmoddi4+0x1e2>
 8000b84:	4640      	mov	r0, r8
 8000b86:	e7d1      	b.n	8000b2c <__udivmoddi4+0x260>
 8000b88:	46d0      	mov	r8, sl
 8000b8a:	e77b      	b.n	8000a84 <__udivmoddi4+0x1b8>
 8000b8c:	3b02      	subs	r3, #2
 8000b8e:	4461      	add	r1, ip
 8000b90:	e732      	b.n	80009f8 <__udivmoddi4+0x12c>
 8000b92:	4630      	mov	r0, r6
 8000b94:	e709      	b.n	80009aa <__udivmoddi4+0xde>
 8000b96:	4464      	add	r4, ip
 8000b98:	3802      	subs	r0, #2
 8000b9a:	e742      	b.n	8000a22 <__udivmoddi4+0x156>

08000b9c <__aeabi_idiv0>:
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <CAN_Init>:
void LogError(const char *message);

void release_brake(uint8_t node_id);
void rotate_wheel_one_meter(uint8_t node_id); // Добавлена функция вращения колеса

void CAN_Init(void) {
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
    CAN_ConfigFilter();
 8000ba4:	f000 ffac 	bl	8001b00 <CAN_ConfigFilter>

    if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 8000ba8:	480e      	ldr	r0, [pc, #56]	; (8000be4 <CAN_Init+0x44>)
 8000baa:	f001 fdb1 	bl	8002710 <HAL_CAN_Start>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d003      	beq.n	8000bbc <CAN_Init+0x1c>
        LogError("CAN_Init: Error starting CAN");
 8000bb4:	480c      	ldr	r0, [pc, #48]	; (8000be8 <CAN_Init+0x48>)
 8000bb6:	f000 fff5 	bl	8001ba4 <LogError>
 8000bba:	e002      	b.n	8000bc2 <CAN_Init+0x22>
    } else {
        LogMessage("CAN_Init: CAN started successfully");
 8000bbc:	480b      	ldr	r0, [pc, #44]	; (8000bec <CAN_Init+0x4c>)
 8000bbe:	f000 ffd3 	bl	8001b68 <LogMessage>
    }

    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 8000bc2:	2102      	movs	r1, #2
 8000bc4:	4807      	ldr	r0, [pc, #28]	; (8000be4 <CAN_Init+0x44>)
 8000bc6:	f001 fff8 	bl	8002bba <HAL_CAN_ActivateNotification>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d003      	beq.n	8000bd8 <CAN_Init+0x38>
        LogError("CAN_Init: Error activating CAN notifications");
 8000bd0:	4807      	ldr	r0, [pc, #28]	; (8000bf0 <CAN_Init+0x50>)
 8000bd2:	f000 ffe7 	bl	8001ba4 <LogError>
    } else {
        LogMessage("CAN_Init: Notifications activated");
    }
}
 8000bd6:	e002      	b.n	8000bde <CAN_Init+0x3e>
        LogMessage("CAN_Init: Notifications activated");
 8000bd8:	4806      	ldr	r0, [pc, #24]	; (8000bf4 <CAN_Init+0x54>)
 8000bda:	f000 ffc5 	bl	8001b68 <LogMessage>
}
 8000bde:	bf00      	nop
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	200000a4 	.word	0x200000a4
 8000be8:	080058a4 	.word	0x080058a4
 8000bec:	080058c4 	.word	0x080058c4
 8000bf0:	080058e8 	.word	0x080058e8
 8000bf4:	08005918 	.word	0x08005918

08000bf8 <StartActivationProcess>:

void StartActivationProcess(void) {
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
    currentState = STATE_WAIT_BOOTLOADER_HEARTBEAT;
 8000bfc:	4b06      	ldr	r3, [pc, #24]	; (8000c18 <StartActivationProcess+0x20>)
 8000bfe:	2201      	movs	r2, #1
 8000c00:	701a      	strb	r2, [r3, #0]
    stateTimer = HAL_GetTick();
 8000c02:	f001 fb79 	bl	80022f8 <HAL_GetTick>
 8000c06:	4603      	mov	r3, r0
 8000c08:	4a04      	ldr	r2, [pc, #16]	; (8000c1c <StartActivationProcess+0x24>)
 8000c0a:	6013      	str	r3, [r2, #0]
    LogMessage("Starting activation process...");
 8000c0c:	4804      	ldr	r0, [pc, #16]	; (8000c20 <StartActivationProcess+0x28>)
 8000c0e:	f000 ffab 	bl	8001b68 <LogMessage>
}
 8000c12:	bf00      	nop
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	20000090 	.word	0x20000090
 8000c1c:	20000094 	.word	0x20000094
 8000c20:	0800593c 	.word	0x0800593c

08000c24 <CAN_ProcessStateMachine>:
void CAN_ProcessStateMachine(void) {
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
    uint8_t activation_data[2] = {0x10, 0x10};
 8000c2a:	f241 0310 	movw	r3, #4112	; 0x1010
 8000c2e:	80bb      	strh	r3, [r7, #4]
    uint8_t reset_command[] = {0x81, 0x00};
 8000c30:	2381      	movs	r3, #129	; 0x81
 8000c32:	803b      	strh	r3, [r7, #0]

    switch (currentState) {
 8000c34:	4bb2      	ldr	r3, [pc, #712]	; (8000f00 <CAN_ProcessStateMachine+0x2dc>)
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	2b0c      	cmp	r3, #12
 8000c3a:	f200 814f 	bhi.w	8000edc <CAN_ProcessStateMachine+0x2b8>
 8000c3e:	a201      	add	r2, pc, #4	; (adr r2, 8000c44 <CAN_ProcessStateMachine+0x20>)
 8000c40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c44:	08000c79 	.word	0x08000c79
 8000c48:	08000c91 	.word	0x08000c91
 8000c4c:	08000cdd 	.word	0x08000cdd
 8000c50:	08000d15 	.word	0x08000d15
 8000c54:	08000d61 	.word	0x08000d61
 8000c58:	08000d9b 	.word	0x08000d9b
 8000c5c:	08000de7 	.word	0x08000de7
 8000c60:	08000e31 	.word	0x08000e31
 8000c64:	08000e4f 	.word	0x08000e4f
 8000c68:	08000e6d 	.word	0x08000e6d
 8000c6c:	08000e8b 	.word	0x08000e8b
 8000c70:	08000ec1 	.word	0x08000ec1
 8000c74:	08000ecf 	.word	0x08000ecf
        case STATE_INIT:
            LogMessage("STATE_INIT: Initializing...");
 8000c78:	48a2      	ldr	r0, [pc, #648]	; (8000f04 <CAN_ProcessStateMachine+0x2e0>)
 8000c7a:	f000 ff75 	bl	8001b68 <LogMessage>
            currentState = STATE_WAIT_BOOTLOADER_HEARTBEAT;
 8000c7e:	4ba0      	ldr	r3, [pc, #640]	; (8000f00 <CAN_ProcessStateMachine+0x2dc>)
 8000c80:	2201      	movs	r2, #1
 8000c82:	701a      	strb	r2, [r3, #0]
            stateTimer = HAL_GetTick();
 8000c84:	f001 fb38 	bl	80022f8 <HAL_GetTick>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	4a9f      	ldr	r2, [pc, #636]	; (8000f08 <CAN_ProcessStateMachine+0x2e4>)
 8000c8c:	6013      	str	r3, [r2, #0]
            break;
 8000c8e:	e133      	b.n	8000ef8 <CAN_ProcessStateMachine+0x2d4>

        case STATE_WAIT_BOOTLOADER_HEARTBEAT:
            if (heartbeat_received) {
 8000c90:	4b9e      	ldr	r3, [pc, #632]	; (8000f0c <CAN_ProcessStateMachine+0x2e8>)
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d00e      	beq.n	8000cb8 <CAN_ProcessStateMachine+0x94>
                LogMessage("STATE_WAIT_BOOTLOADER_HEARTBEAT: Bootloader heartbeat received.");
 8000c9a:	489d      	ldr	r0, [pc, #628]	; (8000f10 <CAN_ProcessStateMachine+0x2ec>)
 8000c9c:	f000 ff64 	bl	8001b68 <LogMessage>
                currentState = STATE_GET_BOOTLOADER_VERSION;
 8000ca0:	4b97      	ldr	r3, [pc, #604]	; (8000f00 <CAN_ProcessStateMachine+0x2dc>)
 8000ca2:	2202      	movs	r2, #2
 8000ca4:	701a      	strb	r2, [r3, #0]
                stateTimer = HAL_GetTick();
 8000ca6:	f001 fb27 	bl	80022f8 <HAL_GetTick>
 8000caa:	4603      	mov	r3, r0
 8000cac:	4a96      	ldr	r2, [pc, #600]	; (8000f08 <CAN_ProcessStateMachine+0x2e4>)
 8000cae:	6013      	str	r3, [r2, #0]
                heartbeat_received = 0;
 8000cb0:	4b96      	ldr	r3, [pc, #600]	; (8000f0c <CAN_ProcessStateMachine+0x2e8>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	701a      	strb	r2, [r3, #0]
            } else if (HAL_GetTick() - stateTimer > 5000) {
                LogError("STATE_WAIT_BOOTLOADER_HEARTBEAT: Failed to receive bootloader heartbeat.");
                currentState = STATE_ACTIVATION_FAILED;
            }
            break;
 8000cb6:	e118      	b.n	8000eea <CAN_ProcessStateMachine+0x2c6>
            } else if (HAL_GetTick() - stateTimer > 5000) {
 8000cb8:	f001 fb1e 	bl	80022f8 <HAL_GetTick>
 8000cbc:	4602      	mov	r2, r0
 8000cbe:	4b92      	ldr	r3, [pc, #584]	; (8000f08 <CAN_ProcessStateMachine+0x2e4>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	1ad3      	subs	r3, r2, r3
 8000cc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8000cc8:	4293      	cmp	r3, r2
 8000cca:	f240 810e 	bls.w	8000eea <CAN_ProcessStateMachine+0x2c6>
                LogError("STATE_WAIT_BOOTLOADER_HEARTBEAT: Failed to receive bootloader heartbeat.");
 8000cce:	4891      	ldr	r0, [pc, #580]	; (8000f14 <CAN_ProcessStateMachine+0x2f0>)
 8000cd0:	f000 ff68 	bl	8001ba4 <LogError>
                currentState = STATE_ACTIVATION_FAILED;
 8000cd4:	4b8a      	ldr	r3, [pc, #552]	; (8000f00 <CAN_ProcessStateMachine+0x2dc>)
 8000cd6:	220c      	movs	r2, #12
 8000cd8:	701a      	strb	r2, [r3, #0]
            break;
 8000cda:	e106      	b.n	8000eea <CAN_ProcessStateMachine+0x2c6>

        case STATE_GET_BOOTLOADER_VERSION:
            if (send_command((uint8_t*) "\x20\x20", 2, CAN_COMMAND_TIMEOUT_MS)) {
 8000cdc:	f241 7270 	movw	r2, #6000	; 0x1770
 8000ce0:	2102      	movs	r1, #2
 8000ce2:	488d      	ldr	r0, [pc, #564]	; (8000f18 <CAN_ProcessStateMachine+0x2f4>)
 8000ce4:	f000 fa14 	bl	8001110 <send_command>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d00b      	beq.n	8000d06 <CAN_ProcessStateMachine+0xe2>
                LogMessage("STATE_GET_BOOTLOADER_VERSION: Bootloader version request sent.");
 8000cee:	488b      	ldr	r0, [pc, #556]	; (8000f1c <CAN_ProcessStateMachine+0x2f8>)
 8000cf0:	f000 ff3a 	bl	8001b68 <LogMessage>
                currentState = STATE_WAIT_BOOTLOADER_VERSION_RESPONSE;
 8000cf4:	4b82      	ldr	r3, [pc, #520]	; (8000f00 <CAN_ProcessStateMachine+0x2dc>)
 8000cf6:	2203      	movs	r2, #3
 8000cf8:	701a      	strb	r2, [r3, #0]
                stateTimer = HAL_GetTick();
 8000cfa:	f001 fafd 	bl	80022f8 <HAL_GetTick>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	4a81      	ldr	r2, [pc, #516]	; (8000f08 <CAN_ProcessStateMachine+0x2e4>)
 8000d02:	6013      	str	r3, [r2, #0]
            } else {
                LogError("STATE_GET_BOOTLOADER_VERSION: Failed to send bootloader version request.");
                currentState = STATE_ACTIVATION_FAILED;
            }
            break;
 8000d04:	e0f8      	b.n	8000ef8 <CAN_ProcessStateMachine+0x2d4>
                LogError("STATE_GET_BOOTLOADER_VERSION: Failed to send bootloader version request.");
 8000d06:	4886      	ldr	r0, [pc, #536]	; (8000f20 <CAN_ProcessStateMachine+0x2fc>)
 8000d08:	f000 ff4c 	bl	8001ba4 <LogError>
                currentState = STATE_ACTIVATION_FAILED;
 8000d0c:	4b7c      	ldr	r3, [pc, #496]	; (8000f00 <CAN_ProcessStateMachine+0x2dc>)
 8000d0e:	220c      	movs	r2, #12
 8000d10:	701a      	strb	r2, [r3, #0]
            break;
 8000d12:	e0f1      	b.n	8000ef8 <CAN_ProcessStateMachine+0x2d4>

        case STATE_WAIT_BOOTLOADER_VERSION_RESPONSE:
            if (bootloader_version_received) {
 8000d14:	4b83      	ldr	r3, [pc, #524]	; (8000f24 <CAN_ProcessStateMachine+0x300>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	b2db      	uxtb	r3, r3
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d00e      	beq.n	8000d3c <CAN_ProcessStateMachine+0x118>
                LogMessage("STATE_WAIT_BOOTLOADER_VERSION_RESPONSE: Bootloader version confirmed.");
 8000d1e:	4882      	ldr	r0, [pc, #520]	; (8000f28 <CAN_ProcessStateMachine+0x304>)
 8000d20:	f000 ff22 	bl	8001b68 <LogMessage>
                currentState = STATE_SEND_ACTIVATION;
 8000d24:	4b76      	ldr	r3, [pc, #472]	; (8000f00 <CAN_ProcessStateMachine+0x2dc>)
 8000d26:	2204      	movs	r2, #4
 8000d28:	701a      	strb	r2, [r3, #0]
                stateTimer = HAL_GetTick();
 8000d2a:	f001 fae5 	bl	80022f8 <HAL_GetTick>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	4a75      	ldr	r2, [pc, #468]	; (8000f08 <CAN_ProcessStateMachine+0x2e4>)
 8000d32:	6013      	str	r3, [r2, #0]
                bootloader_version_received = 0;
 8000d34:	4b7b      	ldr	r3, [pc, #492]	; (8000f24 <CAN_ProcessStateMachine+0x300>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	701a      	strb	r2, [r3, #0]
            } else if (HAL_GetTick() - stateTimer > 5000) {
                LogError("STATE_WAIT_BOOTLOADER_VERSION_RESPONSE: Failed to receive bootloader version.");
                currentState = STATE_ACTIVATION_FAILED;
            }
            break;
 8000d3a:	e0d8      	b.n	8000eee <CAN_ProcessStateMachine+0x2ca>
            } else if (HAL_GetTick() - stateTimer > 5000) {
 8000d3c:	f001 fadc 	bl	80022f8 <HAL_GetTick>
 8000d40:	4602      	mov	r2, r0
 8000d42:	4b71      	ldr	r3, [pc, #452]	; (8000f08 <CAN_ProcessStateMachine+0x2e4>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	1ad3      	subs	r3, r2, r3
 8000d48:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d4c:	4293      	cmp	r3, r2
 8000d4e:	f240 80ce 	bls.w	8000eee <CAN_ProcessStateMachine+0x2ca>
                LogError("STATE_WAIT_BOOTLOADER_VERSION_RESPONSE: Failed to receive bootloader version.");
 8000d52:	4876      	ldr	r0, [pc, #472]	; (8000f2c <CAN_ProcessStateMachine+0x308>)
 8000d54:	f000 ff26 	bl	8001ba4 <LogError>
                currentState = STATE_ACTIVATION_FAILED;
 8000d58:	4b69      	ldr	r3, [pc, #420]	; (8000f00 <CAN_ProcessStateMachine+0x2dc>)
 8000d5a:	220c      	movs	r2, #12
 8000d5c:	701a      	strb	r2, [r3, #0]
            break;
 8000d5e:	e0c6      	b.n	8000eee <CAN_ProcessStateMachine+0x2ca>

        case STATE_SEND_ACTIVATION:
            if (send_command(activation_data, 2, CAN_COMMAND_TIMEOUT_MS)) {
 8000d60:	1d3b      	adds	r3, r7, #4
 8000d62:	f241 7270 	movw	r2, #6000	; 0x1770
 8000d66:	2102      	movs	r1, #2
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f000 f9d1 	bl	8001110 <send_command>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d00b      	beq.n	8000d8c <CAN_ProcessStateMachine+0x168>
                LogMessage("STATE_SEND_ACTIVATION: Activation command sent.");
 8000d74:	486e      	ldr	r0, [pc, #440]	; (8000f30 <CAN_ProcessStateMachine+0x30c>)
 8000d76:	f000 fef7 	bl	8001b68 <LogMessage>
                currentState = STATE_WAIT_ACTIVATION_RESPONSE;
 8000d7a:	4b61      	ldr	r3, [pc, #388]	; (8000f00 <CAN_ProcessStateMachine+0x2dc>)
 8000d7c:	2205      	movs	r2, #5
 8000d7e:	701a      	strb	r2, [r3, #0]
                stateTimer = HAL_GetTick();
 8000d80:	f001 faba 	bl	80022f8 <HAL_GetTick>
 8000d84:	4603      	mov	r3, r0
 8000d86:	4a60      	ldr	r2, [pc, #384]	; (8000f08 <CAN_ProcessStateMachine+0x2e4>)
 8000d88:	6013      	str	r3, [r2, #0]
            } else {
                LogError("STATE_SEND_ACTIVATION: Failed to send activation command.");
                currentState = STATE_ACTIVATION_FAILED;
            }
            break;
 8000d8a:	e0b5      	b.n	8000ef8 <CAN_ProcessStateMachine+0x2d4>
                LogError("STATE_SEND_ACTIVATION: Failed to send activation command.");
 8000d8c:	4869      	ldr	r0, [pc, #420]	; (8000f34 <CAN_ProcessStateMachine+0x310>)
 8000d8e:	f000 ff09 	bl	8001ba4 <LogError>
                currentState = STATE_ACTIVATION_FAILED;
 8000d92:	4b5b      	ldr	r3, [pc, #364]	; (8000f00 <CAN_ProcessStateMachine+0x2dc>)
 8000d94:	220c      	movs	r2, #12
 8000d96:	701a      	strb	r2, [r3, #0]
            break;
 8000d98:	e0ae      	b.n	8000ef8 <CAN_ProcessStateMachine+0x2d4>

        case STATE_WAIT_ACTIVATION_RESPONSE:
            if (activation_confirmed) {
 8000d9a:	4b67      	ldr	r3, [pc, #412]	; (8000f38 <CAN_ProcessStateMachine+0x314>)
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	b2db      	uxtb	r3, r3
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d00e      	beq.n	8000dc2 <CAN_ProcessStateMachine+0x19e>
                LogMessage("STATE_WAIT_ACTIVATION_RESPONSE: Activation confirmed.");
 8000da4:	4865      	ldr	r0, [pc, #404]	; (8000f3c <CAN_ProcessStateMachine+0x318>)
 8000da6:	f000 fedf 	bl	8001b68 <LogMessage>
                currentState = STATE_CONFIRM_CANOPEN_MODE;
 8000daa:	4b55      	ldr	r3, [pc, #340]	; (8000f00 <CAN_ProcessStateMachine+0x2dc>)
 8000dac:	2206      	movs	r2, #6
 8000dae:	701a      	strb	r2, [r3, #0]
                stateTimer = HAL_GetTick();
 8000db0:	f001 faa2 	bl	80022f8 <HAL_GetTick>
 8000db4:	4603      	mov	r3, r0
 8000db6:	4a54      	ldr	r2, [pc, #336]	; (8000f08 <CAN_ProcessStateMachine+0x2e4>)
 8000db8:	6013      	str	r3, [r2, #0]
                activation_confirmed = 0;
 8000dba:	4b5f      	ldr	r3, [pc, #380]	; (8000f38 <CAN_ProcessStateMachine+0x314>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	701a      	strb	r2, [r3, #0]
            } else if (HAL_GetTick() - stateTimer > 5000) {
                LogError("STATE_WAIT_ACTIVATION_RESPONSE: Failed to receive activation confirmation.");
                currentState = STATE_ACTIVATION_FAILED;
            }
            break;
 8000dc0:	e097      	b.n	8000ef2 <CAN_ProcessStateMachine+0x2ce>
            } else if (HAL_GetTick() - stateTimer > 5000) {
 8000dc2:	f001 fa99 	bl	80022f8 <HAL_GetTick>
 8000dc6:	4602      	mov	r2, r0
 8000dc8:	4b4f      	ldr	r3, [pc, #316]	; (8000f08 <CAN_ProcessStateMachine+0x2e4>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	1ad3      	subs	r3, r2, r3
 8000dce:	f241 3288 	movw	r2, #5000	; 0x1388
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	f240 808d 	bls.w	8000ef2 <CAN_ProcessStateMachine+0x2ce>
                LogError("STATE_WAIT_ACTIVATION_RESPONSE: Failed to receive activation confirmation.");
 8000dd8:	4859      	ldr	r0, [pc, #356]	; (8000f40 <CAN_ProcessStateMachine+0x31c>)
 8000dda:	f000 fee3 	bl	8001ba4 <LogError>
                currentState = STATE_ACTIVATION_FAILED;
 8000dde:	4b48      	ldr	r3, [pc, #288]	; (8000f00 <CAN_ProcessStateMachine+0x2dc>)
 8000de0:	220c      	movs	r2, #12
 8000de2:	701a      	strb	r2, [r3, #0]
            break;
 8000de4:	e085      	b.n	8000ef2 <CAN_ProcessStateMachine+0x2ce>

        case STATE_CONFIRM_CANOPEN_MODE:
            if (canopen_confirmation_received) {
 8000de6:	4b57      	ldr	r3, [pc, #348]	; (8000f44 <CAN_ProcessStateMachine+0x320>)
 8000de8:	781b      	ldrb	r3, [r3, #0]
 8000dea:	b2db      	uxtb	r3, r3
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d00e      	beq.n	8000e0e <CAN_ProcessStateMachine+0x1ea>
                LogMessage("STATE_CONFIRM_CANOPEN_MODE: CANopen mode confirmed.");
 8000df0:	4855      	ldr	r0, [pc, #340]	; (8000f48 <CAN_ProcessStateMachine+0x324>)
 8000df2:	f000 feb9 	bl	8001b68 <LogMessage>
                currentState = STATE_CHECK_WHEEL_SDO;
 8000df6:	4b42      	ldr	r3, [pc, #264]	; (8000f00 <CAN_ProcessStateMachine+0x2dc>)
 8000df8:	2207      	movs	r2, #7
 8000dfa:	701a      	strb	r2, [r3, #0]
                stateTimer = HAL_GetTick();
 8000dfc:	f001 fa7c 	bl	80022f8 <HAL_GetTick>
 8000e00:	4603      	mov	r3, r0
 8000e02:	4a41      	ldr	r2, [pc, #260]	; (8000f08 <CAN_ProcessStateMachine+0x2e4>)
 8000e04:	6013      	str	r3, [r2, #0]
                canopen_confirmation_received = 0;
 8000e06:	4b4f      	ldr	r3, [pc, #316]	; (8000f44 <CAN_ProcessStateMachine+0x320>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	701a      	strb	r2, [r3, #0]
            } else if (HAL_GetTick() - stateTimer > 5000) {
                LogError("STATE_CONFIRM_CANOPEN_MODE: Failed to confirm CANopen mode.");
                currentState = STATE_ACTIVATION_FAILED;
            }
            break;
 8000e0c:	e073      	b.n	8000ef6 <CAN_ProcessStateMachine+0x2d2>
            } else if (HAL_GetTick() - stateTimer > 5000) {
 8000e0e:	f001 fa73 	bl	80022f8 <HAL_GetTick>
 8000e12:	4602      	mov	r2, r0
 8000e14:	4b3c      	ldr	r3, [pc, #240]	; (8000f08 <CAN_ProcessStateMachine+0x2e4>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	1ad3      	subs	r3, r2, r3
 8000e1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	d969      	bls.n	8000ef6 <CAN_ProcessStateMachine+0x2d2>
                LogError("STATE_CONFIRM_CANOPEN_MODE: Failed to confirm CANopen mode.");
 8000e22:	484a      	ldr	r0, [pc, #296]	; (8000f4c <CAN_ProcessStateMachine+0x328>)
 8000e24:	f000 febe 	bl	8001ba4 <LogError>
                currentState = STATE_ACTIVATION_FAILED;
 8000e28:	4b35      	ldr	r3, [pc, #212]	; (8000f00 <CAN_ProcessStateMachine+0x2dc>)
 8000e2a:	220c      	movs	r2, #12
 8000e2c:	701a      	strb	r2, [r3, #0]
            break;
 8000e2e:	e062      	b.n	8000ef6 <CAN_ProcessStateMachine+0x2d2>

        case STATE_CHECK_WHEEL_SDO:
            LogMessage("STATE_CHECK_WHEEL_SDO: Checking wheel SDOs...");
 8000e30:	4847      	ldr	r0, [pc, #284]	; (8000f50 <CAN_ProcessStateMachine+0x32c>)
 8000e32:	f000 fe99 	bl	8001b68 <LogMessage>
            check_wheel_sdo(LEFT_WHEEL_ID);
 8000e36:	2003      	movs	r0, #3
 8000e38:	f000 f9b2 	bl	80011a0 <check_wheel_sdo>
            currentState = STATE_RELEASE_BRAKE;
 8000e3c:	4b30      	ldr	r3, [pc, #192]	; (8000f00 <CAN_ProcessStateMachine+0x2dc>)
 8000e3e:	2208      	movs	r2, #8
 8000e40:	701a      	strb	r2, [r3, #0]
            stateTimer = HAL_GetTick();
 8000e42:	f001 fa59 	bl	80022f8 <HAL_GetTick>
 8000e46:	4603      	mov	r3, r0
 8000e48:	4a2f      	ldr	r2, [pc, #188]	; (8000f08 <CAN_ProcessStateMachine+0x2e4>)
 8000e4a:	6013      	str	r3, [r2, #0]
            break;
 8000e4c:	e054      	b.n	8000ef8 <CAN_ProcessStateMachine+0x2d4>

        case STATE_RELEASE_BRAKE:
            LogMessage("STATE_RELEASE_BRAKE: Releasing brake...");
 8000e4e:	4841      	ldr	r0, [pc, #260]	; (8000f54 <CAN_ProcessStateMachine+0x330>)
 8000e50:	f000 fe8a 	bl	8001b68 <LogMessage>
            release_brake(LEFT_WHEEL_ID);
 8000e54:	2003      	movs	r0, #3
 8000e56:	f000 fb01 	bl	800145c <release_brake>
            currentState = STATE_ROTATE_WHEEL_ONE_METER;
 8000e5a:	4b29      	ldr	r3, [pc, #164]	; (8000f00 <CAN_ProcessStateMachine+0x2dc>)
 8000e5c:	2209      	movs	r2, #9
 8000e5e:	701a      	strb	r2, [r3, #0]
            stateTimer = HAL_GetTick();
 8000e60:	f001 fa4a 	bl	80022f8 <HAL_GetTick>
 8000e64:	4603      	mov	r3, r0
 8000e66:	4a28      	ldr	r2, [pc, #160]	; (8000f08 <CAN_ProcessStateMachine+0x2e4>)
 8000e68:	6013      	str	r3, [r2, #0]
            break;
 8000e6a:	e045      	b.n	8000ef8 <CAN_ProcessStateMachine+0x2d4>

        case STATE_ROTATE_WHEEL_ONE_METER:
            LogMessage("STATE_ROTATE_WHEEL_ONE_METER: Rotating wheel one meter...");
 8000e6c:	483a      	ldr	r0, [pc, #232]	; (8000f58 <CAN_ProcessStateMachine+0x334>)
 8000e6e:	f000 fe7b 	bl	8001b68 <LogMessage>
            rotate_wheel_one_meter(LEFT_WHEEL_ID);
 8000e72:	2003      	movs	r0, #3
 8000e74:	f000 fb5a 	bl	800152c <rotate_wheel_one_meter>
            currentState = STATE_SOFT_RESET;
 8000e78:	4b21      	ldr	r3, [pc, #132]	; (8000f00 <CAN_ProcessStateMachine+0x2dc>)
 8000e7a:	220a      	movs	r2, #10
 8000e7c:	701a      	strb	r2, [r3, #0]
            stateTimer = HAL_GetTick();
 8000e7e:	f001 fa3b 	bl	80022f8 <HAL_GetTick>
 8000e82:	4603      	mov	r3, r0
 8000e84:	4a20      	ldr	r2, [pc, #128]	; (8000f08 <CAN_ProcessStateMachine+0x2e4>)
 8000e86:	6013      	str	r3, [r2, #0]
            break;
 8000e88:	e036      	b.n	8000ef8 <CAN_ProcessStateMachine+0x2d4>

        case STATE_SOFT_RESET:
            LogMessage("STATE_SOFT_RESET: Sending soft reset command.");
 8000e8a:	4834      	ldr	r0, [pc, #208]	; (8000f5c <CAN_ProcessStateMachine+0x338>)
 8000e8c:	f000 fe6c 	bl	8001b68 <LogMessage>
            if (send_command(reset_command, sizeof(reset_command), CAN_COMMAND_TIMEOUT_MS)) {
 8000e90:	463b      	mov	r3, r7
 8000e92:	f241 7270 	movw	r2, #6000	; 0x1770
 8000e96:	2102      	movs	r1, #2
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f000 f939 	bl	8001110 <send_command>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d006      	beq.n	8000eb2 <CAN_ProcessStateMachine+0x28e>
                LogMessage("STATE_SOFT_RESET: Soft reset command sent successfully.");
 8000ea4:	482e      	ldr	r0, [pc, #184]	; (8000f60 <CAN_ProcessStateMachine+0x33c>)
 8000ea6:	f000 fe5f 	bl	8001b68 <LogMessage>
                currentState = STATE_ACTIVATION_SUCCESS;
 8000eaa:	4b15      	ldr	r3, [pc, #84]	; (8000f00 <CAN_ProcessStateMachine+0x2dc>)
 8000eac:	220b      	movs	r2, #11
 8000eae:	701a      	strb	r2, [r3, #0]
            } else {
                LogError("STATE_SOFT_RESET: Failed to send soft reset command.");
                currentState = STATE_ACTIVATION_FAILED;
            }
            break;
 8000eb0:	e022      	b.n	8000ef8 <CAN_ProcessStateMachine+0x2d4>
                LogError("STATE_SOFT_RESET: Failed to send soft reset command.");
 8000eb2:	482c      	ldr	r0, [pc, #176]	; (8000f64 <CAN_ProcessStateMachine+0x340>)
 8000eb4:	f000 fe76 	bl	8001ba4 <LogError>
                currentState = STATE_ACTIVATION_FAILED;
 8000eb8:	4b11      	ldr	r3, [pc, #68]	; (8000f00 <CAN_ProcessStateMachine+0x2dc>)
 8000eba:	220c      	movs	r2, #12
 8000ebc:	701a      	strb	r2, [r3, #0]
            break;
 8000ebe:	e01b      	b.n	8000ef8 <CAN_ProcessStateMachine+0x2d4>

        case STATE_ACTIVATION_SUCCESS:
            LogMessage("STATE_ACTIVATION_SUCCESS: Activation, SDO check, brake release, and wheel rotation completed successfully.");
 8000ec0:	4829      	ldr	r0, [pc, #164]	; (8000f68 <CAN_ProcessStateMachine+0x344>)
 8000ec2:	f000 fe51 	bl	8001b68 <LogMessage>
            currentState = STATE_INIT;
 8000ec6:	4b0e      	ldr	r3, [pc, #56]	; (8000f00 <CAN_ProcessStateMachine+0x2dc>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	701a      	strb	r2, [r3, #0]
            break;
 8000ecc:	e014      	b.n	8000ef8 <CAN_ProcessStateMachine+0x2d4>

        case STATE_ACTIVATION_FAILED:
            LogError("STATE_ACTIVATION_FAILED: Activation, SDO check, brake release, or wheel rotation failed.");
 8000ece:	4827      	ldr	r0, [pc, #156]	; (8000f6c <CAN_ProcessStateMachine+0x348>)
 8000ed0:	f000 fe68 	bl	8001ba4 <LogError>
            currentState = STATE_INIT;
 8000ed4:	4b0a      	ldr	r3, [pc, #40]	; (8000f00 <CAN_ProcessStateMachine+0x2dc>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	701a      	strb	r2, [r3, #0]
            break;
 8000eda:	e00d      	b.n	8000ef8 <CAN_ProcessStateMachine+0x2d4>

        default:
            LogError("Unknown state.");
 8000edc:	4824      	ldr	r0, [pc, #144]	; (8000f70 <CAN_ProcessStateMachine+0x34c>)
 8000ede:	f000 fe61 	bl	8001ba4 <LogError>
            currentState = STATE_INIT;
 8000ee2:	4b07      	ldr	r3, [pc, #28]	; (8000f00 <CAN_ProcessStateMachine+0x2dc>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	701a      	strb	r2, [r3, #0]
            break;
 8000ee8:	e006      	b.n	8000ef8 <CAN_ProcessStateMachine+0x2d4>
            break;
 8000eea:	bf00      	nop
 8000eec:	e004      	b.n	8000ef8 <CAN_ProcessStateMachine+0x2d4>
            break;
 8000eee:	bf00      	nop
 8000ef0:	e002      	b.n	8000ef8 <CAN_ProcessStateMachine+0x2d4>
            break;
 8000ef2:	bf00      	nop
 8000ef4:	e000      	b.n	8000ef8 <CAN_ProcessStateMachine+0x2d4>
            break;
 8000ef6:	bf00      	nop
    }
}
 8000ef8:	bf00      	nop
 8000efa:	3708      	adds	r7, #8
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	20000090 	.word	0x20000090
 8000f04:	0800595c 	.word	0x0800595c
 8000f08:	20000094 	.word	0x20000094
 8000f0c:	2000008c 	.word	0x2000008c
 8000f10:	08005978 	.word	0x08005978
 8000f14:	080059b8 	.word	0x080059b8
 8000f18:	08005a04 	.word	0x08005a04
 8000f1c:	08005a08 	.word	0x08005a08
 8000f20:	08005a48 	.word	0x08005a48
 8000f24:	2000008e 	.word	0x2000008e
 8000f28:	08005a94 	.word	0x08005a94
 8000f2c:	08005adc 	.word	0x08005adc
 8000f30:	08005b2c 	.word	0x08005b2c
 8000f34:	08005b5c 	.word	0x08005b5c
 8000f38:	2000008f 	.word	0x2000008f
 8000f3c:	08005b98 	.word	0x08005b98
 8000f40:	08005bd0 	.word	0x08005bd0
 8000f44:	2000008d 	.word	0x2000008d
 8000f48:	08005c1c 	.word	0x08005c1c
 8000f4c:	08005c50 	.word	0x08005c50
 8000f50:	08005c8c 	.word	0x08005c8c
 8000f54:	08005cbc 	.word	0x08005cbc
 8000f58:	08005ce4 	.word	0x08005ce4
 8000f5c:	08005d20 	.word	0x08005d20
 8000f60:	08005d50 	.word	0x08005d50
 8000f64:	08005d88 	.word	0x08005d88
 8000f68:	08005dc0 	.word	0x08005dc0
 8000f6c:	08005e2c 	.word	0x08005e2c
 8000f70:	08005e88 	.word	0x08005e88

08000f74 <process_CAN_message>:





void process_CAN_message(uint16_t received_ID, uint8_t *data, uint8_t DLC) {
 8000f74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f76:	b0c5      	sub	sp, #276	; 0x114
 8000f78:	af0a      	add	r7, sp, #40	; 0x28
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	6139      	str	r1, [r7, #16]
 8000f7e:	82fb      	strh	r3, [r7, #22]
 8000f80:	4613      	mov	r3, r2
 8000f82:	757b      	strb	r3, [r7, #21]
    static uint16_t last_received_ID = 0;
    static uint8_t last_data[8] = {0};

    // Сравнение текущего сообщения с последним
    if (received_ID == last_received_ID && memcmp(data, last_data, 8) == 0) {
 8000f84:	4b49      	ldr	r3, [pc, #292]	; (80010ac <process_CAN_message+0x138>)
 8000f86:	881b      	ldrh	r3, [r3, #0]
 8000f88:	8afa      	ldrh	r2, [r7, #22]
 8000f8a:	429a      	cmp	r2, r3
 8000f8c:	d108      	bne.n	8000fa0 <process_CAN_message+0x2c>
 8000f8e:	2208      	movs	r2, #8
 8000f90:	4947      	ldr	r1, [pc, #284]	; (80010b0 <process_CAN_message+0x13c>)
 8000f92:	6938      	ldr	r0, [r7, #16]
 8000f94:	f003 ffa4 	bl	8004ee0 <memcmp>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	f000 8082 	beq.w	80010a4 <process_CAN_message+0x130>
        return; // Пропускаем дублирующее сообщение
    }

    // Сохраняем текущее сообщение как последнее
    last_received_ID = received_ID;
 8000fa0:	4a42      	ldr	r2, [pc, #264]	; (80010ac <process_CAN_message+0x138>)
 8000fa2:	8afb      	ldrh	r3, [r7, #22]
 8000fa4:	8013      	strh	r3, [r2, #0]
    memcpy(last_data, data, 8);
 8000fa6:	4b42      	ldr	r3, [pc, #264]	; (80010b0 <process_CAN_message+0x13c>)
 8000fa8:	693a      	ldr	r2, [r7, #16]
 8000faa:	6810      	ldr	r0, [r2, #0]
 8000fac:	6851      	ldr	r1, [r2, #4]
 8000fae:	c303      	stmia	r3!, {r0, r1}

    // Логируем новое сообщение
    char logBuffer[200];
    snprintf(logBuffer, sizeof(logBuffer),
 8000fb0:	8af9      	ldrh	r1, [r7, #22]
 8000fb2:	7d7b      	ldrb	r3, [r7, #21]
             "Received CAN message: ID=0x%X, DLC=%d, Data=[%02X, %02X, %02X, %02X, %02X, %02X, %02X, %02X]",
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 8000fb4:	693a      	ldr	r2, [r7, #16]
 8000fb6:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 8000fb8:	4614      	mov	r4, r2
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 8000fba:	693a      	ldr	r2, [r7, #16]
 8000fbc:	3201      	adds	r2, #1
 8000fbe:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 8000fc0:	4615      	mov	r5, r2
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 8000fc2:	693a      	ldr	r2, [r7, #16]
 8000fc4:	3202      	adds	r2, #2
 8000fc6:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 8000fc8:	4616      	mov	r6, r2
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 8000fca:	693a      	ldr	r2, [r7, #16]
 8000fcc:	3203      	adds	r2, #3
 8000fce:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 8000fd0:	60fa      	str	r2, [r7, #12]
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 8000fd2:	693a      	ldr	r2, [r7, #16]
 8000fd4:	3204      	adds	r2, #4
 8000fd6:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 8000fd8:	60ba      	str	r2, [r7, #8]
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 8000fda:	693a      	ldr	r2, [r7, #16]
 8000fdc:	3205      	adds	r2, #5
 8000fde:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 8000fe0:	607a      	str	r2, [r7, #4]
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 8000fe2:	693a      	ldr	r2, [r7, #16]
 8000fe4:	3206      	adds	r2, #6
 8000fe6:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 8000fe8:	603a      	str	r2, [r7, #0]
             received_ID, DLC, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7]);
 8000fea:	693a      	ldr	r2, [r7, #16]
 8000fec:	3207      	adds	r2, #7
 8000fee:	7812      	ldrb	r2, [r2, #0]
    snprintf(logBuffer, sizeof(logBuffer),
 8000ff0:	f107 0020 	add.w	r0, r7, #32
 8000ff4:	9208      	str	r2, [sp, #32]
 8000ff6:	683a      	ldr	r2, [r7, #0]
 8000ff8:	9207      	str	r2, [sp, #28]
 8000ffa:	687a      	ldr	r2, [r7, #4]
 8000ffc:	9206      	str	r2, [sp, #24]
 8000ffe:	68ba      	ldr	r2, [r7, #8]
 8001000:	9205      	str	r2, [sp, #20]
 8001002:	68fa      	ldr	r2, [r7, #12]
 8001004:	9204      	str	r2, [sp, #16]
 8001006:	9603      	str	r6, [sp, #12]
 8001008:	9502      	str	r5, [sp, #8]
 800100a:	9401      	str	r4, [sp, #4]
 800100c:	9300      	str	r3, [sp, #0]
 800100e:	460b      	mov	r3, r1
 8001010:	4a28      	ldr	r2, [pc, #160]	; (80010b4 <process_CAN_message+0x140>)
 8001012:	21c8      	movs	r1, #200	; 0xc8
 8001014:	f003 ff7c 	bl	8004f10 <sniprintf>
    LogMessage(logBuffer);
 8001018:	f107 0320 	add.w	r3, r7, #32
 800101c:	4618      	mov	r0, r3
 800101e:	f000 fda3 	bl	8001b68 <LogMessage>

    // Обработка сообщений
    if (received_ID == (LEFT_WHEEL_ID | RAW_CAN_BOOTLOADER_HEARTBEAT_ARBITRATION_CODE) &&
 8001022:	8afb      	ldrh	r3, [r7, #22]
 8001024:	f240 7203 	movw	r2, #1795	; 0x703
 8001028:	4293      	cmp	r3, r2
 800102a:	d10b      	bne.n	8001044 <process_CAN_message+0xd0>
        memcmp(data, RAW_CAN_BOOTLOADER_HEARTBEAT_DATA, 8) == 0) {
 800102c:	2208      	movs	r2, #8
 800102e:	4922      	ldr	r1, [pc, #136]	; (80010b8 <process_CAN_message+0x144>)
 8001030:	6938      	ldr	r0, [r7, #16]
 8001032:	f003 ff55 	bl	8004ee0 <memcmp>
 8001036:	4603      	mov	r3, r0
    if (received_ID == (LEFT_WHEEL_ID | RAW_CAN_BOOTLOADER_HEARTBEAT_ARBITRATION_CODE) &&
 8001038:	2b00      	cmp	r3, #0
 800103a:	d103      	bne.n	8001044 <process_CAN_message+0xd0>
        heartbeat_received = 1;
 800103c:	4b1f      	ldr	r3, [pc, #124]	; (80010bc <process_CAN_message+0x148>)
 800103e:	2201      	movs	r2, #1
 8001040:	701a      	strb	r2, [r3, #0]
 8001042:	e030      	b.n	80010a6 <process_CAN_message+0x132>
    } else if (received_ID == (LEFT_WHEEL_ID | RAW_CAN_BOOTLOADER_HEARTBEAT_ARBITRATION_CODE) &&
 8001044:	8afb      	ldrh	r3, [r7, #22]
 8001046:	f240 7203 	movw	r2, #1795	; 0x703
 800104a:	4293      	cmp	r3, r2
 800104c:	d108      	bne.n	8001060 <process_CAN_message+0xec>
               data[0] == CANOPEN_CONFIRMATION_DATA[0]) {
 800104e:	693b      	ldr	r3, [r7, #16]
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	227f      	movs	r2, #127	; 0x7f
    } else if (received_ID == (LEFT_WHEEL_ID | RAW_CAN_BOOTLOADER_HEARTBEAT_ARBITRATION_CODE) &&
 8001054:	4293      	cmp	r3, r2
 8001056:	d103      	bne.n	8001060 <process_CAN_message+0xec>
        canopen_confirmation_received = 1;
 8001058:	4b19      	ldr	r3, [pc, #100]	; (80010c0 <process_CAN_message+0x14c>)
 800105a:	2201      	movs	r2, #1
 800105c:	701a      	strb	r2, [r3, #0]
 800105e:	e022      	b.n	80010a6 <process_CAN_message+0x132>
    } else if (memcmp(data, (uint8_t[]){0xAA, 0xBB}, 2) == 0) {
 8001060:	4b18      	ldr	r3, [pc, #96]	; (80010c4 <process_CAN_message+0x150>)
 8001062:	881b      	ldrh	r3, [r3, #0]
 8001064:	83bb      	strh	r3, [r7, #28]
 8001066:	f107 031c 	add.w	r3, r7, #28
 800106a:	2202      	movs	r2, #2
 800106c:	4619      	mov	r1, r3
 800106e:	6938      	ldr	r0, [r7, #16]
 8001070:	f003 ff36 	bl	8004ee0 <memcmp>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d103      	bne.n	8001082 <process_CAN_message+0x10e>
        activation_confirmed = 1;
 800107a:	4b13      	ldr	r3, [pc, #76]	; (80010c8 <process_CAN_message+0x154>)
 800107c:	2201      	movs	r2, #1
 800107e:	701a      	strb	r2, [r3, #0]
 8001080:	e011      	b.n	80010a6 <process_CAN_message+0x132>
    } else if (memcmp(data, (uint8_t[]){0xCC, 0xDD}, 2) == 0) {
 8001082:	4b12      	ldr	r3, [pc, #72]	; (80010cc <process_CAN_message+0x158>)
 8001084:	881b      	ldrh	r3, [r3, #0]
 8001086:	833b      	strh	r3, [r7, #24]
 8001088:	f107 0318 	add.w	r3, r7, #24
 800108c:	2202      	movs	r2, #2
 800108e:	4619      	mov	r1, r3
 8001090:	6938      	ldr	r0, [r7, #16]
 8001092:	f003 ff25 	bl	8004ee0 <memcmp>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d104      	bne.n	80010a6 <process_CAN_message+0x132>
        bootloader_version_received = 1;
 800109c:	4b0c      	ldr	r3, [pc, #48]	; (80010d0 <process_CAN_message+0x15c>)
 800109e:	2201      	movs	r2, #1
 80010a0:	701a      	strb	r2, [r3, #0]
 80010a2:	e000      	b.n	80010a6 <process_CAN_message+0x132>
        return; // Пропускаем дублирующее сообщение
 80010a4:	bf00      	nop
    }
}
 80010a6:	37ec      	adds	r7, #236	; 0xec
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010ac:	20000098 	.word	0x20000098
 80010b0:	2000009c 	.word	0x2000009c
 80010b4:	08005e98 	.word	0x08005e98
 80010b8:	0800660c 	.word	0x0800660c
 80010bc:	2000008c 	.word	0x2000008c
 80010c0:	2000008d 	.word	0x2000008d
 80010c4:	08005ef8 	.word	0x08005ef8
 80010c8:	2000008f 	.word	0x2000008f
 80010cc:	08005efc 	.word	0x08005efc
 80010d0:	2000008e 	.word	0x2000008e

080010d4 <HAL_CAN_RxFifo0MsgPendingCallback>:


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08c      	sub	sp, #48	; 0x30
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef RxHeader;
    uint8_t RxData[8];
    while (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 80010dc:	e008      	b.n	80010f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>
        process_CAN_message(RxHeader.StdId, RxData, RxHeader.DLC);
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	b29b      	uxth	r3, r3
 80010e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010e4:	b2d2      	uxtb	r2, r2
 80010e6:	f107 010c 	add.w	r1, r7, #12
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff ff42 	bl	8000f74 <process_CAN_message>
    while (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 80010f0:	f107 030c 	add.w	r3, r7, #12
 80010f4:	f107 0214 	add.w	r2, r7, #20
 80010f8:	2100      	movs	r1, #0
 80010fa:	6878      	ldr	r0, [r7, #4]
 80010fc:	f001 fc4b 	bl	8002996 <HAL_CAN_GetRxMessage>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d0eb      	beq.n	80010de <HAL_CAN_RxFifo0MsgPendingCallback+0xa>
    }
}
 8001106:	bf00      	nop
 8001108:	bf00      	nop
 800110a:	3730      	adds	r7, #48	; 0x30
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}

08001110 <send_command>:

static uint8_t send_command(uint8_t *data, uint8_t len, uint32_t timeout_ms) {
 8001110:	b580      	push	{r7, lr}
 8001112:	b08c      	sub	sp, #48	; 0x30
 8001114:	af00      	add	r7, sp, #0
 8001116:	60f8      	str	r0, [r7, #12]
 8001118:	460b      	mov	r3, r1
 800111a:	607a      	str	r2, [r7, #4]
 800111c:	72fb      	strb	r3, [r7, #11]
    CAN_TxHeaderTypeDef TxHeader;
    uint32_t TxMailbox;
    TxHeader.StdId = LEFT_WHEEL_ID;
 800111e:	2303      	movs	r3, #3
 8001120:	617b      	str	r3, [r7, #20]
    TxHeader.RTR = CAN_RTR_DATA;
 8001122:	2300      	movs	r3, #0
 8001124:	623b      	str	r3, [r7, #32]
    TxHeader.IDE = CAN_ID_STD;
 8001126:	2300      	movs	r3, #0
 8001128:	61fb      	str	r3, [r7, #28]
    TxHeader.DLC = len;
 800112a:	7afb      	ldrb	r3, [r7, #11]
 800112c:	627b      	str	r3, [r7, #36]	; 0x24

    if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, data, &TxMailbox) != HAL_OK) {
 800112e:	f107 0310 	add.w	r3, r7, #16
 8001132:	f107 0114 	add.w	r1, r7, #20
 8001136:	68fa      	ldr	r2, [r7, #12]
 8001138:	4815      	ldr	r0, [pc, #84]	; (8001190 <send_command+0x80>)
 800113a:	f001 fb2d 	bl	8002798 <HAL_CAN_AddTxMessage>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d004      	beq.n	800114e <send_command+0x3e>
        LogError("Error sending command to CAN.");
 8001144:	4813      	ldr	r0, [pc, #76]	; (8001194 <send_command+0x84>)
 8001146:	f000 fd2d 	bl	8001ba4 <LogError>
        return 0;
 800114a:	2300      	movs	r3, #0
 800114c:	e01c      	b.n	8001188 <send_command+0x78>
    }

    uint32_t startTick = HAL_GetTick();
 800114e:	f001 f8d3 	bl	80022f8 <HAL_GetTick>
 8001152:	62f8      	str	r0, [r7, #44]	; 0x2c
    while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 8001154:	e00c      	b.n	8001170 <send_command+0x60>
        if (HAL_GetTick() - startTick > timeout_ms) {
 8001156:	f001 f8cf 	bl	80022f8 <HAL_GetTick>
 800115a:	4602      	mov	r2, r0
 800115c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800115e:	1ad3      	subs	r3, r2, r3
 8001160:	687a      	ldr	r2, [r7, #4]
 8001162:	429a      	cmp	r2, r3
 8001164:	d204      	bcs.n	8001170 <send_command+0x60>
            LogError("Timeout waiting for message to be sent.");
 8001166:	480c      	ldr	r0, [pc, #48]	; (8001198 <send_command+0x88>)
 8001168:	f000 fd1c 	bl	8001ba4 <LogError>
            return 0;
 800116c:	2300      	movs	r3, #0
 800116e:	e00b      	b.n	8001188 <send_command+0x78>
    while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	4619      	mov	r1, r3
 8001174:	4806      	ldr	r0, [pc, #24]	; (8001190 <send_command+0x80>)
 8001176:	f001 fbea 	bl	800294e <HAL_CAN_IsTxMessagePending>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d1ea      	bne.n	8001156 <send_command+0x46>
        }
    }
    LogMessage("Command sent successfully from TxMailbox");
 8001180:	4806      	ldr	r0, [pc, #24]	; (800119c <send_command+0x8c>)
 8001182:	f000 fcf1 	bl	8001b68 <LogMessage>
    return 1;
 8001186:	2301      	movs	r3, #1
}
 8001188:	4618      	mov	r0, r3
 800118a:	3730      	adds	r7, #48	; 0x30
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	200000a4 	.word	0x200000a4
 8001194:	08005f00 	.word	0x08005f00
 8001198:	08005f20 	.word	0x08005f20
 800119c:	08005f48 	.word	0x08005f48

080011a0 <check_wheel_sdo>:




	void check_wheel_sdo(uint8_t node_id) {
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b0d2      	sub	sp, #328	; 0x148
 80011a4:	af02      	add	r7, sp, #8
 80011a6:	4602      	mov	r2, r0
 80011a8:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80011ac:	f2a3 1339 	subw	r3, r3, #313	; 0x139
 80011b0:	701a      	strb	r2, [r3, #0]
	    uint32_t cob_id = 0x600 + node_id; // COB-ID для SDO-запроса
 80011b2:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80011b6:	f2a3 1339 	subw	r3, r3, #313	; 0x139
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 80011c0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
	    uint8_t sdo_request[8];
	    char logBuffer[200];

	    // Логируем начало работы
	    snprintf(logBuffer, sizeof(logBuffer), "Checking SDOs for Node-ID: %d", node_id);
 80011c4:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80011c8:	f2a3 1339 	subw	r3, r3, #313	; 0x139
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	f107 0058 	add.w	r0, r7, #88	; 0x58
 80011d2:	4a9a      	ldr	r2, [pc, #616]	; (800143c <check_wheel_sdo+0x29c>)
 80011d4:	21c8      	movs	r1, #200	; 0xc8
 80011d6:	f003 fe9b 	bl	8004f10 <sniprintf>
	    LogMessage(logBuffer);
 80011da:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80011de:	4618      	mov	r0, r3
 80011e0:	f000 fcc2 	bl	8001b68 <LogMessage>

	    // Примерный список индексов SDO для проверки
	    uint16_t sdo_indices[] = {0x6040, 0x6041, 0x6060, 0x607A}; // Индексы для проверки
 80011e4:	4a96      	ldr	r2, [pc, #600]	; (8001440 <check_wheel_sdo+0x2a0>)
 80011e6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80011ea:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011ee:	e883 0003 	stmia.w	r3, {r0, r1}
	    uint8_t sdo_subindices[] = {0x00, 0x00, 0x00, 0x00};       // Подиндексы
 80011f2:	2300      	movs	r3, #0
 80011f4:	64fb      	str	r3, [r7, #76]	; 0x4c

	    for (size_t i = 0; i < sizeof(sdo_indices) / sizeof(sdo_indices[0]); i++) {
 80011f6:	2300      	movs	r3, #0
 80011f8:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 80011fc:	e113      	b.n	8001426 <check_wheel_sdo+0x286>
	        uint16_t index = sdo_indices[i];
 80011fe:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8001208:	443b      	add	r3, r7
 800120a:	f833 3cf0 	ldrh.w	r3, [r3, #-240]
 800120e:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132
	        uint8_t subindex = sdo_subindices[i];
 8001212:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8001216:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800121a:	4413      	add	r3, r2
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	f887 3131 	strb.w	r3, [r7, #305]	; 0x131

	        // Формируем SDO-запрос на чтение
	        sdo_request[0] = 0x40;                    // Команда чтения
 8001222:	2340      	movs	r3, #64	; 0x40
 8001224:	f887 3120 	strb.w	r3, [r7, #288]	; 0x120
	        sdo_request[1] = index & 0xFF;           // Младший байт индекса
 8001228:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 800122c:	b2db      	uxtb	r3, r3
 800122e:	f887 3121 	strb.w	r3, [r7, #289]	; 0x121
	        sdo_request[2] = (index >> 8) & 0xFF;    // Старший байт индекса
 8001232:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8001236:	0a1b      	lsrs	r3, r3, #8
 8001238:	b29b      	uxth	r3, r3
 800123a:	b2db      	uxtb	r3, r3
 800123c:	f887 3122 	strb.w	r3, [r7, #290]	; 0x122
	        sdo_request[3] = subindex;               // Подиндекс
 8001240:	f897 3131 	ldrb.w	r3, [r7, #305]	; 0x131
 8001244:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
	        memset(&sdo_request[4], 0, 4);           // Остальные байты пустые
 8001248:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800124c:	3304      	adds	r3, #4
 800124e:	2204      	movs	r2, #4
 8001250:	2100      	movs	r1, #0
 8001252:	4618      	mov	r0, r3
 8001254:	f003 fe54 	bl	8004f00 <memset>

	        // Настраиваем передачу через CAN
	        CAN_TxHeaderTypeDef TxHeader;
	        uint32_t TxMailbox;

	        TxHeader.StdId = cob_id;                 // COB-ID
 8001258:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800125c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001260:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 8001264:	601a      	str	r2, [r3, #0]
	        TxHeader.RTR = CAN_RTR_DATA;             // Это данные, не запрос
 8001266:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800126a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800126e:	2200      	movs	r2, #0
 8001270:	60da      	str	r2, [r3, #12]
	        TxHeader.IDE = CAN_ID_STD;               // Стандартный формат ID
 8001272:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8001276:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800127a:	2200      	movs	r2, #0
 800127c:	609a      	str	r2, [r3, #8]
	        TxHeader.DLC = sizeof(sdo_request);      // Длина сообщения
 800127e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8001282:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001286:	2208      	movs	r2, #8
 8001288:	611a      	str	r2, [r3, #16]

	        // Логируем отправку
	        snprintf(logBuffer, sizeof(logBuffer),
 800128a:	f8b7 2132 	ldrh.w	r2, [r7, #306]	; 0x132
 800128e:	f897 3131 	ldrb.w	r3, [r7, #305]	; 0x131
 8001292:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8001296:	9300      	str	r3, [sp, #0]
 8001298:	4613      	mov	r3, r2
 800129a:	4a6a      	ldr	r2, [pc, #424]	; (8001444 <check_wheel_sdo+0x2a4>)
 800129c:	21c8      	movs	r1, #200	; 0xc8
 800129e:	f003 fe37 	bl	8004f10 <sniprintf>
	                 "Sending SDO request: Index=0x%04X, SubIndex=0x%02X", index, subindex);
	        LogMessage(logBuffer);
 80012a2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80012a6:	4618      	mov	r0, r3
 80012a8:	f000 fc5e 	bl	8001b68 <LogMessage>

	        // Отправка сообщения
	        if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, sdo_request, &TxMailbox) != HAL_OK) {
 80012ac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80012b0:	f507 7290 	add.w	r2, r7, #288	; 0x120
 80012b4:	f107 0134 	add.w	r1, r7, #52	; 0x34
 80012b8:	4863      	ldr	r0, [pc, #396]	; (8001448 <check_wheel_sdo+0x2a8>)
 80012ba:	f001 fa6d 	bl	8002798 <HAL_CAN_AddTxMessage>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d003      	beq.n	80012cc <check_wheel_sdo+0x12c>
	            LogError("Failed to send SDO request.");
 80012c4:	4861      	ldr	r0, [pc, #388]	; (800144c <check_wheel_sdo+0x2ac>)
 80012c6:	f000 fc6d 	bl	8001ba4 <LogError>
	            continue; // Переходим к следующему SDO
 80012ca:	e0a7      	b.n	800141c <check_wheel_sdo+0x27c>
	        }

	        // Ожидаем завершения передачи
	        uint32_t startTick = HAL_GetTick();
 80012cc:	f001 f814 	bl	80022f8 <HAL_GetTick>
 80012d0:	f8c7 012c 	str.w	r0, [r7, #300]	; 0x12c
	        while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 80012d4:	e00d      	b.n	80012f2 <check_wheel_sdo+0x152>
	            if (HAL_GetTick() - startTick > CAN_COMMAND_TIMEOUT_MS) {
 80012d6:	f001 f80f 	bl	80022f8 <HAL_GetTick>
 80012da:	4602      	mov	r2, r0
 80012dc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80012e0:	1ad3      	subs	r3, r2, r3
 80012e2:	f241 7270 	movw	r2, #6000	; 0x1770
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d903      	bls.n	80012f2 <check_wheel_sdo+0x152>
	                LogError("Timeout while sending SDO request.");
 80012ea:	4859      	ldr	r0, [pc, #356]	; (8001450 <check_wheel_sdo+0x2b0>)
 80012ec:	f000 fc5a 	bl	8001ba4 <LogError>
	                break; // Переходим к следующему SDO
 80012f0:	e00b      	b.n	800130a <check_wheel_sdo+0x16a>
	        while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 80012f2:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80012f6:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4619      	mov	r1, r3
 80012fe:	4852      	ldr	r0, [pc, #328]	; (8001448 <check_wheel_sdo+0x2a8>)
 8001300:	f001 fb25 	bl	800294e <HAL_CAN_IsTxMessagePending>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d1e5      	bne.n	80012d6 <check_wheel_sdo+0x136>
	        }

	        // Ожидание ответа
	        uint8_t response_data[8];
	        CAN_RxHeaderTypeDef RxHeader;
	        uint8_t response_received = 0;
 800130a:	2300      	movs	r3, #0
 800130c:	f887 313b 	strb.w	r3, [r7, #315]	; 0x13b

	        startTick = HAL_GetTick();
 8001310:	f000 fff2 	bl	80022f8 <HAL_GetTick>
 8001314:	f8c7 012c 	str.w	r0, [r7, #300]	; 0x12c
	        while (HAL_GetTick() - startTick < CAN_COMMAND_TIMEOUT_MS) {
 8001318:	e03d      	b.n	8001396 <check_wheel_sdo+0x1f6>
	            if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, response_data) == HAL_OK) {
 800131a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800131e:	f107 020c 	add.w	r2, r7, #12
 8001322:	2100      	movs	r1, #0
 8001324:	4848      	ldr	r0, [pc, #288]	; (8001448 <check_wheel_sdo+0x2a8>)
 8001326:	f001 fb36 	bl	8002996 <HAL_CAN_GetRxMessage>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d132      	bne.n	8001396 <check_wheel_sdo+0x1f6>
	                // Проверяем, что это ответ на наш запрос
	                if (RxHeader.StdId == (0x580 + node_id) &&
 8001330:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8001334:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 800133e:	f2a2 1239 	subw	r2, r2, #313	; 0x139
 8001342:	7812      	ldrb	r2, [r2, #0]
 8001344:	f502 62b0 	add.w	r2, r2, #1408	; 0x580
 8001348:	4293      	cmp	r3, r2
 800134a:	d124      	bne.n	8001396 <check_wheel_sdo+0x1f6>
	                    response_data[1] == (index & 0xFF) &&
 800134c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8001350:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001354:	785b      	ldrb	r3, [r3, #1]
 8001356:	461a      	mov	r2, r3
 8001358:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 800135c:	b2db      	uxtb	r3, r3
	                if (RxHeader.StdId == (0x580 + node_id) &&
 800135e:	429a      	cmp	r2, r3
 8001360:	d119      	bne.n	8001396 <check_wheel_sdo+0x1f6>
	                    response_data[2] == ((index >> 8) & 0xFF) &&
 8001362:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8001366:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800136a:	789b      	ldrb	r3, [r3, #2]
 800136c:	461a      	mov	r2, r3
 800136e:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8001372:	0a1b      	lsrs	r3, r3, #8
 8001374:	b29b      	uxth	r3, r3
 8001376:	b2db      	uxtb	r3, r3
	                    response_data[1] == (index & 0xFF) &&
 8001378:	429a      	cmp	r2, r3
 800137a:	d10c      	bne.n	8001396 <check_wheel_sdo+0x1f6>
	                    response_data[3] == subindex) {
 800137c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8001380:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001384:	78db      	ldrb	r3, [r3, #3]
	                    response_data[2] == ((index >> 8) & 0xFF) &&
 8001386:	f897 2131 	ldrb.w	r2, [r7, #305]	; 0x131
 800138a:	429a      	cmp	r2, r3
 800138c:	d103      	bne.n	8001396 <check_wheel_sdo+0x1f6>
	                    response_received = 1;
 800138e:	2301      	movs	r3, #1
 8001390:	f887 313b 	strb.w	r3, [r7, #315]	; 0x13b
	                    break;
 8001394:	e009      	b.n	80013aa <check_wheel_sdo+0x20a>
	        while (HAL_GetTick() - startTick < CAN_COMMAND_TIMEOUT_MS) {
 8001396:	f000 ffaf 	bl	80022f8 <HAL_GetTick>
 800139a:	4602      	mov	r2, r0
 800139c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	f241 726f 	movw	r2, #5999	; 0x176f
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d9b7      	bls.n	800131a <check_wheel_sdo+0x17a>
	                }
	            }
	        }

	        if (!response_received) {
 80013aa:	f897 313b 	ldrb.w	r3, [r7, #315]	; 0x13b
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d103      	bne.n	80013ba <check_wheel_sdo+0x21a>
	            LogError("Timeout waiting for SDO response.");
 80013b2:	4828      	ldr	r0, [pc, #160]	; (8001454 <check_wheel_sdo+0x2b4>)
 80013b4:	f000 fbf6 	bl	8001ba4 <LogError>
	            continue; // Переходим к следующему SDO
 80013b8:	e030      	b.n	800141c <check_wheel_sdo+0x27c>
	        }

	        // Обрабатываем данные ответа
	        uint32_t value = response_data[4] |
 80013ba:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80013be:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80013c2:	791b      	ldrb	r3, [r3, #4]
 80013c4:	461a      	mov	r2, r3
	                         (response_data[5] << 8) |
 80013c6:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80013ca:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80013ce:	795b      	ldrb	r3, [r3, #5]
 80013d0:	021b      	lsls	r3, r3, #8
	        uint32_t value = response_data[4] |
 80013d2:	431a      	orrs	r2, r3
	                         (response_data[6] << 16) |
 80013d4:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80013d8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80013dc:	799b      	ldrb	r3, [r3, #6]
 80013de:	041b      	lsls	r3, r3, #16
	                         (response_data[5] << 8) |
 80013e0:	431a      	orrs	r2, r3
	                         (response_data[7] << 24);
 80013e2:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80013e6:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80013ea:	79db      	ldrb	r3, [r3, #7]
 80013ec:	061b      	lsls	r3, r3, #24
	                         (response_data[6] << 16) |
 80013ee:	4313      	orrs	r3, r2
	        uint32_t value = response_data[4] |
 80013f0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128

	        // Логируем результат
	        snprintf(logBuffer, sizeof(logBuffer),
 80013f4:	f8b7 1132 	ldrh.w	r1, [r7, #306]	; 0x132
 80013f8:	f897 3131 	ldrb.w	r3, [r7, #305]	; 0x131
 80013fc:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8001400:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8001404:	9201      	str	r2, [sp, #4]
 8001406:	9300      	str	r3, [sp, #0]
 8001408:	460b      	mov	r3, r1
 800140a:	4a13      	ldr	r2, [pc, #76]	; (8001458 <check_wheel_sdo+0x2b8>)
 800140c:	21c8      	movs	r1, #200	; 0xc8
 800140e:	f003 fd7f 	bl	8004f10 <sniprintf>
	                 "SDO response: Index=0x%04X, SubIndex=0x%02X, Value=0x%08X",
	                 index, subindex, value);
	        LogMessage(logBuffer);
 8001412:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001416:	4618      	mov	r0, r3
 8001418:	f000 fba6 	bl	8001b68 <LogMessage>
	    for (size_t i = 0; i < sizeof(sdo_indices) / sizeof(sdo_indices[0]); i++) {
 800141c:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001420:	3301      	adds	r3, #1
 8001422:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 8001426:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800142a:	2b03      	cmp	r3, #3
 800142c:	f67f aee7 	bls.w	80011fe <check_wheel_sdo+0x5e>
	    }
	}
 8001430:	bf00      	nop
 8001432:	bf00      	nop
 8001434:	f507 77a0 	add.w	r7, r7, #320	; 0x140
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	08005f74 	.word	0x08005f74
 8001440:	08006068 	.word	0x08006068
 8001444:	08005f94 	.word	0x08005f94
 8001448:	200000a4 	.word	0x200000a4
 800144c:	08005fc8 	.word	0x08005fc8
 8001450:	08005fe4 	.word	0x08005fe4
 8001454:	08006008 	.word	0x08006008
 8001458:	0800602c 	.word	0x0800602c

0800145c <release_brake>:

	void release_brake(uint8_t node_id) {
 800145c:	b580      	push	{r7, lr}
 800145e:	b0a8      	sub	sp, #160	; 0xa0
 8001460:	af02      	add	r7, sp, #8
 8001462:	4603      	mov	r3, r0
 8001464:	71fb      	strb	r3, [r7, #7]
		    uint32_t cob_id = 0x600 + node_id;
 8001466:	79fb      	ldrb	r3, [r7, #7]
 8001468:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 800146c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		    uint8_t brake_command[] = {0x2F, 0x58, 0x20, 0x00, 0x03, 0x00, 0x00, 0x00};
 8001470:	4a28      	ldr	r2, [pc, #160]	; (8001514 <release_brake+0xb8>)
 8001472:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001476:	e892 0003 	ldmia.w	r2, {r0, r1}
 800147a:	e883 0003 	stmia.w	r3, {r0, r1}

		    CAN_TxHeaderTypeDef TxHeader;
		    uint32_t TxMailbox;

		    TxHeader.StdId = cob_id;              // Устанавливаем COB-ID
 800147e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001482:	673b      	str	r3, [r7, #112]	; 0x70
		    TxHeader.RTR = CAN_RTR_DATA;          // Это данные, не запрос
 8001484:	2300      	movs	r3, #0
 8001486:	67fb      	str	r3, [r7, #124]	; 0x7c
		    TxHeader.IDE = CAN_ID_STD;            // Стандартный формат ID
 8001488:	2300      	movs	r3, #0
 800148a:	67bb      	str	r3, [r7, #120]	; 0x78
		    TxHeader.DLC = sizeof(brake_command); // Длина данных
 800148c:	2308      	movs	r3, #8
 800148e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

		    // Логирование отправки команды
		    char logBuffer[100];
		    snprintf(logBuffer, sizeof(logBuffer),
 8001492:	79fa      	ldrb	r2, [r7, #7]
 8001494:	f107 0008 	add.w	r0, r7, #8
 8001498:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800149c:	9300      	str	r3, [sp, #0]
 800149e:	4613      	mov	r3, r2
 80014a0:	4a1d      	ldr	r2, [pc, #116]	; (8001518 <release_brake+0xbc>)
 80014a2:	2164      	movs	r1, #100	; 0x64
 80014a4:	f003 fd34 	bl	8004f10 <sniprintf>
		             "Sending brake release command to Node-ID: %d, COB-ID: 0x%03lX", node_id, (unsigned long)cob_id);
		    LogMessage(logBuffer);
 80014a8:	f107 0308 	add.w	r3, r7, #8
 80014ac:	4618      	mov	r0, r3
 80014ae:	f000 fb5b 	bl	8001b68 <LogMessage>

		    // Отправка команды
		    if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, brake_command, &TxMailbox) != HAL_OK) {
 80014b2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80014b6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80014ba:	f107 0170 	add.w	r1, r7, #112	; 0x70
 80014be:	4817      	ldr	r0, [pc, #92]	; (800151c <release_brake+0xc0>)
 80014c0:	f001 f96a 	bl	8002798 <HAL_CAN_AddTxMessage>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d003      	beq.n	80014d2 <release_brake+0x76>
		        LogError("release_brake: Failed to send brake release command.");
 80014ca:	4815      	ldr	r0, [pc, #84]	; (8001520 <release_brake+0xc4>)
 80014cc:	f000 fb6a 	bl	8001ba4 <LogError>
		        return;
 80014d0:	e01d      	b.n	800150e <release_brake+0xb2>
		    }

		    // Ожидание завершения отправки
		    uint32_t startTick = HAL_GetTick();
 80014d2:	f000 ff11 	bl	80022f8 <HAL_GetTick>
 80014d6:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
		    while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 80014da:	e00d      	b.n	80014f8 <release_brake+0x9c>
		        if (HAL_GetTick() - startTick > CAN_COMMAND_TIMEOUT_MS) {
 80014dc:	f000 ff0c 	bl	80022f8 <HAL_GetTick>
 80014e0:	4602      	mov	r2, r0
 80014e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80014e6:	1ad3      	subs	r3, r2, r3
 80014e8:	f241 7270 	movw	r2, #6000	; 0x1770
 80014ec:	4293      	cmp	r3, r2
 80014ee:	d903      	bls.n	80014f8 <release_brake+0x9c>
		            LogError("release_brake: Timeout waiting for brake release command to be sent.");
 80014f0:	480c      	ldr	r0, [pc, #48]	; (8001524 <release_brake+0xc8>)
 80014f2:	f000 fb57 	bl	8001ba4 <LogError>
		            return;
 80014f6:	e00a      	b.n	800150e <release_brake+0xb2>
		    while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 80014f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80014fa:	4619      	mov	r1, r3
 80014fc:	4807      	ldr	r0, [pc, #28]	; (800151c <release_brake+0xc0>)
 80014fe:	f001 fa26 	bl	800294e <HAL_CAN_IsTxMessagePending>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d1e9      	bne.n	80014dc <release_brake+0x80>
		        }
		    }

		    LogMessage("release_brake: Brake release command sent successfully.");
 8001508:	4807      	ldr	r0, [pc, #28]	; (8001528 <release_brake+0xcc>)
 800150a:	f000 fb2d 	bl	8001b68 <LogMessage>
		}
 800150e:	3798      	adds	r7, #152	; 0x98
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	08006168 	.word	0x08006168
 8001518:	08006070 	.word	0x08006070
 800151c:	200000a4 	.word	0x200000a4
 8001520:	080060b0 	.word	0x080060b0
 8001524:	080060e8 	.word	0x080060e8
 8001528:	08006130 	.word	0x08006130

0800152c <rotate_wheel_one_meter>:
	void rotate_wheel_one_meter(uint8_t node_id) {
 800152c:	b590      	push	{r4, r7, lr}
 800152e:	b0d1      	sub	sp, #324	; 0x144
 8001530:	af02      	add	r7, sp, #8
 8001532:	4602      	mov	r2, r0
 8001534:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001538:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800153c:	701a      	strb	r2, [r3, #0]
	    uint32_t cob_id = 0x600 + node_id;  // COB-ID для SDO-запросов
 800153e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001542:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 800154c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	    uint32_t TxMailbox;
	    uint8_t command[8];
	    char logBuffer[200];

	    // 1. Установить режим скорости (Speed Mode)
	    command[0] = 0x2F;  // Write 1 byte
 8001550:	232f      	movs	r3, #47	; 0x2f
 8001552:	f887 3100 	strb.w	r3, [r7, #256]	; 0x100
	    command[1] = 0x60;  // Index 0x6060 (Mode of Operation)
 8001556:	2360      	movs	r3, #96	; 0x60
 8001558:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101
	    command[2] = 0x60;
 800155c:	2360      	movs	r3, #96	; 0x60
 800155e:	f887 3102 	strb.w	r3, [r7, #258]	; 0x102
	    command[3] = 0x00;  // Sub-index 0x00
 8001562:	2300      	movs	r3, #0
 8001564:	f887 3103 	strb.w	r3, [r7, #259]	; 0x103
	    command[4] = 0x03;  // Speed Mode
 8001568:	2303      	movs	r3, #3
 800156a:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
	    command[5] = 0x00;
 800156e:	2300      	movs	r3, #0
 8001570:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
	    command[6] = 0x00;
 8001574:	2300      	movs	r3, #0
 8001576:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
	    command[7] = 0x00;
 800157a:	2300      	movs	r3, #0
 800157c:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

	    snprintf(logBuffer, sizeof(logBuffer), "Setting Speed Mode for Node-ID: %d", node_id);
 8001580:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001584:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800158e:	4ac0      	ldr	r2, [pc, #768]	; (8001890 <rotate_wheel_one_meter+0x364>)
 8001590:	21c8      	movs	r1, #200	; 0xc8
 8001592:	f003 fcbd 	bl	8004f10 <sniprintf>
	    LogMessage(logBuffer);
 8001596:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800159a:	4618      	mov	r0, r3
 800159c:	f000 fae4 	bl	8001b68 <LogMessage>

	    TxHeader.StdId = cob_id;
 80015a0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80015a4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	    TxHeader.RTR = CAN_RTR_DATA;
 80015a8:	2300      	movs	r3, #0
 80015aa:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
	    TxHeader.IDE = CAN_ID_STD;
 80015ae:	2300      	movs	r3, #0
 80015b0:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	    TxHeader.DLC = sizeof(command);
 80015b4:	2308      	movs	r3, #8
 80015b6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c

	    if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, command, &TxMailbox) != HAL_OK) {
 80015ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80015be:	f507 7280 	add.w	r2, r7, #256	; 0x100
 80015c2:	f507 7186 	add.w	r1, r7, #268	; 0x10c
 80015c6:	48b3      	ldr	r0, [pc, #716]	; (8001894 <rotate_wheel_one_meter+0x368>)
 80015c8:	f001 f8e6 	bl	8002798 <HAL_CAN_AddTxMessage>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d003      	beq.n	80015da <rotate_wheel_one_meter+0xae>
	        LogError("rotate_wheel_one_meter: Failed to send Speed Mode command.");
 80015d2:	48b1      	ldr	r0, [pc, #708]	; (8001898 <rotate_wheel_one_meter+0x36c>)
 80015d4:	f000 fae6 	bl	8001ba4 <LogError>
	        return;
 80015d8:	e25d      	b.n	8001a96 <rotate_wheel_one_meter+0x56a>
	    }

	    uint32_t startTick = HAL_GetTick();
 80015da:	f000 fe8d 	bl	80022f8 <HAL_GetTick>
 80015de:	f8c7 0128 	str.w	r0, [r7, #296]	; 0x128
	    while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 80015e2:	e00d      	b.n	8001600 <rotate_wheel_one_meter+0xd4>
	        if (HAL_GetTick() - startTick > CAN_COMMAND_TIMEOUT_MS) {
 80015e4:	f000 fe88 	bl	80022f8 <HAL_GetTick>
 80015e8:	4602      	mov	r2, r0
 80015ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80015ee:	1ad3      	subs	r3, r2, r3
 80015f0:	f241 7270 	movw	r2, #6000	; 0x1770
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d903      	bls.n	8001600 <rotate_wheel_one_meter+0xd4>
	            LogError("rotate_wheel_one_meter: Timeout waiting for Speed Mode command to be sent.");
 80015f8:	48a8      	ldr	r0, [pc, #672]	; (800189c <rotate_wheel_one_meter+0x370>)
 80015fa:	f000 fad3 	bl	8001ba4 <LogError>
	            return;
 80015fe:	e24a      	b.n	8001a96 <rotate_wheel_one_meter+0x56a>
	    while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 8001600:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001604:	4619      	mov	r1, r3
 8001606:	48a3      	ldr	r0, [pc, #652]	; (8001894 <rotate_wheel_one_meter+0x368>)
 8001608:	f001 f9a1 	bl	800294e <HAL_CAN_IsTxMessagePending>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d1e8      	bne.n	80015e4 <rotate_wheel_one_meter+0xb8>
	        }
	    }
	    LogMessage("Speed Mode set successfully.");
 8001612:	48a3      	ldr	r0, [pc, #652]	; (80018a0 <rotate_wheel_one_meter+0x374>)
 8001614:	f000 faa8 	bl	8001b68 <LogMessage>

	    // 2. Подготовка сервопривода (очистка исключений, включение привода)
	    uint16_t control_words[] = {0x0080, 0x0006, 0x0007, 0x000F};
 8001618:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800161c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001620:	4aa0      	ldr	r2, [pc, #640]	; (80018a4 <rotate_wheel_one_meter+0x378>)
 8001622:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001626:	e883 0003 	stmia.w	r3, {r0, r1}
	    const char* control_word_steps[] = {
 800162a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800162e:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001632:	4a9d      	ldr	r2, [pc, #628]	; (80018a8 <rotate_wheel_one_meter+0x37c>)
 8001634:	461c      	mov	r4, r3
 8001636:	4613      	mov	r3, r2
 8001638:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800163a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	        "Clear exceptions",
	        "Servo preparation",
	        "Servo waiting to enable",
	        "Servo enable"};

	    for (int i = 0; i < 4; i++) {
 800163e:	2300      	movs	r3, #0
 8001640:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8001644:	e077      	b.n	8001736 <rotate_wheel_one_meter+0x20a>
	        command[0] = 0x2B;  // Write 2 bytes
 8001646:	232b      	movs	r3, #43	; 0x2b
 8001648:	f887 3100 	strb.w	r3, [r7, #256]	; 0x100
	        command[1] = 0x40;  // Index 0x6040 (Control Word)
 800164c:	2340      	movs	r3, #64	; 0x40
 800164e:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101
	        command[2] = 0x60;
 8001652:	2360      	movs	r3, #96	; 0x60
 8001654:	f887 3102 	strb.w	r3, [r7, #258]	; 0x102
	        command[3] = 0x00;  // Sub-index 0x00
 8001658:	2300      	movs	r3, #0
 800165a:	f887 3103 	strb.w	r3, [r7, #259]	; 0x103
	        command[4] = (uint8_t)(control_words[i] & 0xFF);
 800165e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001662:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001666:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 800166a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800166e:	b2db      	uxtb	r3, r3
 8001670:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
	        command[5] = (uint8_t)((control_words[i] >> 8) & 0xFF);
 8001674:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001678:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800167c:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 8001680:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001684:	0a1b      	lsrs	r3, r3, #8
 8001686:	b29b      	uxth	r3, r3
 8001688:	b2db      	uxtb	r3, r3
 800168a:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
	        command[6] = 0x00;
 800168e:	2300      	movs	r3, #0
 8001690:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
	        command[7] = 0x00;
 8001694:	2300      	movs	r3, #0
 8001696:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

	        snprintf(logBuffer, sizeof(logBuffer), "Sending %s for Node-ID: %d", control_word_steps[i], node_id);
 800169a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800169e:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80016a2:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 80016a6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80016aa:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80016ae:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	f107 0038 	add.w	r0, r7, #56	; 0x38
 80016b8:	9300      	str	r3, [sp, #0]
 80016ba:	4613      	mov	r3, r2
 80016bc:	4a7b      	ldr	r2, [pc, #492]	; (80018ac <rotate_wheel_one_meter+0x380>)
 80016be:	21c8      	movs	r1, #200	; 0xc8
 80016c0:	f003 fc26 	bl	8004f10 <sniprintf>
	        LogMessage(logBuffer);
 80016c4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80016c8:	4618      	mov	r0, r3
 80016ca:	f000 fa4d 	bl	8001b68 <LogMessage>

	        if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, command, &TxMailbox) != HAL_OK) {
 80016ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80016d2:	f507 7280 	add.w	r2, r7, #256	; 0x100
 80016d6:	f507 7186 	add.w	r1, r7, #268	; 0x10c
 80016da:	486e      	ldr	r0, [pc, #440]	; (8001894 <rotate_wheel_one_meter+0x368>)
 80016dc:	f001 f85c 	bl	8002798 <HAL_CAN_AddTxMessage>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d003      	beq.n	80016ee <rotate_wheel_one_meter+0x1c2>
	            LogError("rotate_wheel_one_meter: Failed to send control word command.");
 80016e6:	4872      	ldr	r0, [pc, #456]	; (80018b0 <rotate_wheel_one_meter+0x384>)
 80016e8:	f000 fa5c 	bl	8001ba4 <LogError>
	            return;
 80016ec:	e1d3      	b.n	8001a96 <rotate_wheel_one_meter+0x56a>
	        }

	        startTick = HAL_GetTick();
 80016ee:	f000 fe03 	bl	80022f8 <HAL_GetTick>
 80016f2:	f8c7 0128 	str.w	r0, [r7, #296]	; 0x128
	        while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 80016f6:	e00d      	b.n	8001714 <rotate_wheel_one_meter+0x1e8>
	            if (HAL_GetTick() - startTick > CAN_COMMAND_TIMEOUT_MS) {
 80016f8:	f000 fdfe 	bl	80022f8 <HAL_GetTick>
 80016fc:	4602      	mov	r2, r0
 80016fe:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001702:	1ad3      	subs	r3, r2, r3
 8001704:	f241 7270 	movw	r2, #6000	; 0x1770
 8001708:	4293      	cmp	r3, r2
 800170a:	d903      	bls.n	8001714 <rotate_wheel_one_meter+0x1e8>
	                LogError("rotate_wheel_one_meter: Timeout waiting for control word command to be sent.");
 800170c:	4869      	ldr	r0, [pc, #420]	; (80018b4 <rotate_wheel_one_meter+0x388>)
 800170e:	f000 fa49 	bl	8001ba4 <LogError>
	                return;
 8001712:	e1c0      	b.n	8001a96 <rotate_wheel_one_meter+0x56a>
	        while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 8001714:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001718:	4619      	mov	r1, r3
 800171a:	485e      	ldr	r0, [pc, #376]	; (8001894 <rotate_wheel_one_meter+0x368>)
 800171c:	f001 f917 	bl	800294e <HAL_CAN_IsTxMessagePending>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d1e8      	bne.n	80016f8 <rotate_wheel_one_meter+0x1cc>
	            }
	        }

	        LogMessage("Control word command sent successfully.");
 8001726:	4864      	ldr	r0, [pc, #400]	; (80018b8 <rotate_wheel_one_meter+0x38c>)
 8001728:	f000 fa1e 	bl	8001b68 <LogMessage>
	    for (int i = 0; i < 4; i++) {
 800172c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001730:	3301      	adds	r3, #1
 8001732:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8001736:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800173a:	2b03      	cmp	r3, #3
 800173c:	dd83      	ble.n	8001646 <rotate_wheel_one_meter+0x11a>
	    }

	    // 3. Установить время разгона и торможения
	    uint32_t timing_indices[] = {0x201C, 0x201D};  // Acceleration, Deceleration
 800173e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001742:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001746:	4a5d      	ldr	r2, [pc, #372]	; (80018bc <rotate_wheel_one_meter+0x390>)
 8001748:	e892 0003 	ldmia.w	r2, {r0, r1}
 800174c:	e883 0003 	stmia.w	r3, {r0, r1}
	    const char* timing_steps[] = {"Acceleration time", "Deceleration time"};
 8001750:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001754:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001758:	4a59      	ldr	r2, [pc, #356]	; (80018c0 <rotate_wheel_one_meter+0x394>)
 800175a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800175e:	e883 0003 	stmia.w	r3, {r0, r1}
	    uint32_t timing_values[] = {500, 500};  // 500 мс
 8001762:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001766:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800176a:	4a56      	ldr	r2, [pc, #344]	; (80018c4 <rotate_wheel_one_meter+0x398>)
 800176c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001770:	e883 0003 	stmia.w	r3, {r0, r1}

	    for (int i = 0; i < 2; i++) {
 8001774:	2300      	movs	r3, #0
 8001776:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 800177a:	e0bc      	b.n	80018f6 <rotate_wheel_one_meter+0x3ca>
	        command[0] = 0x23;  // Write 4 bytes
 800177c:	2323      	movs	r3, #35	; 0x23
 800177e:	f887 3100 	strb.w	r3, [r7, #256]	; 0x100
	        command[1] = (uint8_t)(timing_indices[i] & 0xFF);
 8001782:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001786:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800178a:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 800178e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001792:	b2db      	uxtb	r3, r3
 8001794:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101
	        command[2] = (uint8_t)((timing_indices[i] >> 8) & 0xFF);
 8001798:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800179c:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80017a0:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 80017a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017a8:	0a1b      	lsrs	r3, r3, #8
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	f887 3102 	strb.w	r3, [r7, #258]	; 0x102
	        command[3] = 0x00;  // Sub-index 0x00
 80017b0:	2300      	movs	r3, #0
 80017b2:	f887 3103 	strb.w	r3, [r7, #259]	; 0x103
	        command[4] = (uint8_t)(timing_values[i] & 0xFF);
 80017b6:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80017ba:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80017be:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 80017c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
	        command[5] = (uint8_t)((timing_values[i] >> 8) & 0xFF);
 80017cc:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80017d0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80017d4:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 80017d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017dc:	0a1b      	lsrs	r3, r3, #8
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
	        command[6] = (uint8_t)((timing_values[i] >> 16) & 0xFF);
 80017e4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80017e8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80017ec:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 80017f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017f4:	0c1b      	lsrs	r3, r3, #16
 80017f6:	b2db      	uxtb	r3, r3
 80017f8:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
	        command[7] = (uint8_t)((timing_values[i] >> 24) & 0xFF);
 80017fc:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001800:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001804:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 8001808:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800180c:	0e1b      	lsrs	r3, r3, #24
 800180e:	b2db      	uxtb	r3, r3
 8001810:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

	        snprintf(logBuffer, sizeof(logBuffer), "Setting %s for Node-ID: %d", timing_steps[i], node_id);
 8001814:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001818:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800181c:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 8001820:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001824:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001828:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8001832:	9300      	str	r3, [sp, #0]
 8001834:	4613      	mov	r3, r2
 8001836:	4a24      	ldr	r2, [pc, #144]	; (80018c8 <rotate_wheel_one_meter+0x39c>)
 8001838:	21c8      	movs	r1, #200	; 0xc8
 800183a:	f003 fb69 	bl	8004f10 <sniprintf>
	        LogMessage(logBuffer);
 800183e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001842:	4618      	mov	r0, r3
 8001844:	f000 f990 	bl	8001b68 <LogMessage>

	        if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, command, &TxMailbox) != HAL_OK) {
 8001848:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800184c:	f507 7280 	add.w	r2, r7, #256	; 0x100
 8001850:	f507 7186 	add.w	r1, r7, #268	; 0x10c
 8001854:	480f      	ldr	r0, [pc, #60]	; (8001894 <rotate_wheel_one_meter+0x368>)
 8001856:	f000 ff9f 	bl	8002798 <HAL_CAN_AddTxMessage>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d003      	beq.n	8001868 <rotate_wheel_one_meter+0x33c>
	            LogError("rotate_wheel_one_meter: Failed to send timing command.");
 8001860:	481a      	ldr	r0, [pc, #104]	; (80018cc <rotate_wheel_one_meter+0x3a0>)
 8001862:	f000 f99f 	bl	8001ba4 <LogError>
	            return;
 8001866:	e116      	b.n	8001a96 <rotate_wheel_one_meter+0x56a>
	        }

	        startTick = HAL_GetTick();
 8001868:	f000 fd46 	bl	80022f8 <HAL_GetTick>
 800186c:	f8c7 0128 	str.w	r0, [r7, #296]	; 0x128
	        while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 8001870:	e030      	b.n	80018d4 <rotate_wheel_one_meter+0x3a8>
	            if (HAL_GetTick() - startTick > CAN_COMMAND_TIMEOUT_MS) {
 8001872:	f000 fd41 	bl	80022f8 <HAL_GetTick>
 8001876:	4602      	mov	r2, r0
 8001878:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	f241 7270 	movw	r2, #6000	; 0x1770
 8001882:	4293      	cmp	r3, r2
 8001884:	d926      	bls.n	80018d4 <rotate_wheel_one_meter+0x3a8>
	                LogError("rotate_wheel_one_meter: Timeout waiting for timing command to be sent.");
 8001886:	4812      	ldr	r0, [pc, #72]	; (80018d0 <rotate_wheel_one_meter+0x3a4>)
 8001888:	f000 f98c 	bl	8001ba4 <LogError>
	                return;
 800188c:	e103      	b.n	8001a96 <rotate_wheel_one_meter+0x56a>
 800188e:	bf00      	nop
 8001890:	08006170 	.word	0x08006170
 8001894:	200000a4 	.word	0x200000a4
 8001898:	08006194 	.word	0x08006194
 800189c:	080061d0 	.word	0x080061d0
 80018a0:	0800621c 	.word	0x0800621c
 80018a4:	08006574 	.word	0x08006574
 80018a8:	0800657c 	.word	0x0800657c
 80018ac:	0800623c 	.word	0x0800623c
 80018b0:	08006258 	.word	0x08006258
 80018b4:	08006298 	.word	0x08006298
 80018b8:	080062e8 	.word	0x080062e8
 80018bc:	0800658c 	.word	0x0800658c
 80018c0:	08006594 	.word	0x08006594
 80018c4:	0800659c 	.word	0x0800659c
 80018c8:	08006310 	.word	0x08006310
 80018cc:	0800632c 	.word	0x0800632c
 80018d0:	08006364 	.word	0x08006364
	        while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 80018d4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80018d8:	4619      	mov	r1, r3
 80018da:	4871      	ldr	r0, [pc, #452]	; (8001aa0 <rotate_wheel_one_meter+0x574>)
 80018dc:	f001 f837 	bl	800294e <HAL_CAN_IsTxMessagePending>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d1c5      	bne.n	8001872 <rotate_wheel_one_meter+0x346>
	            }
	        }

	        LogMessage("Timing command sent successfully.");
 80018e6:	486f      	ldr	r0, [pc, #444]	; (8001aa4 <rotate_wheel_one_meter+0x578>)
 80018e8:	f000 f93e 	bl	8001b68 <LogMessage>
	    for (int i = 0; i < 2; i++) {
 80018ec:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80018f0:	3301      	adds	r3, #1
 80018f2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 80018f6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	f77f af3e 	ble.w	800177c <rotate_wheel_one_meter+0x250>
	    }

	    // 4. Установить целевую скорость
	    int32_t target_speed = (int32_t)(calculate_speed_for_distance(1.0) * 1.5);  // Увеличение скорости на 50%
 8001900:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8001904:	f000 f8e2 	bl	8001acc <calculate_speed_for_distance>
 8001908:	4603      	mov	r3, r0
 800190a:	4618      	mov	r0, r3
 800190c:	f7fe ff34 	bl	8000778 <__aeabi_i2d>
 8001910:	f04f 0200 	mov.w	r2, #0
 8001914:	4b64      	ldr	r3, [pc, #400]	; (8001aa8 <rotate_wheel_one_meter+0x57c>)
 8001916:	f7fe fcb3 	bl	8000280 <__aeabi_dmul>
 800191a:	4602      	mov	r2, r0
 800191c:	460b      	mov	r3, r1
 800191e:	4610      	mov	r0, r2
 8001920:	4619      	mov	r1, r3
 8001922:	f7fe ff93 	bl	800084c <__aeabi_d2iz>
 8001926:	4603      	mov	r3, r0
 8001928:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
	    command[0] = 0x23;  // Write 4 bytes
 800192c:	2323      	movs	r3, #35	; 0x23
 800192e:	f887 3100 	strb.w	r3, [r7, #256]	; 0x100
	    command[1] = 0xFF;  // Index 0x60FF (Target Speed)
 8001932:	23ff      	movs	r3, #255	; 0xff
 8001934:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101
	    command[2] = 0x60;
 8001938:	2360      	movs	r3, #96	; 0x60
 800193a:	f887 3102 	strb.w	r3, [r7, #258]	; 0x102
	    command[3] = 0x00;  // Sub-index 0x00
 800193e:	2300      	movs	r3, #0
 8001940:	f887 3103 	strb.w	r3, [r7, #259]	; 0x103
	    command[4] = (uint8_t)(target_speed & 0xFF);
 8001944:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001948:	b2db      	uxtb	r3, r3
 800194a:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
	    command[5] = (uint8_t)((target_speed >> 8) & 0xFF);
 800194e:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001952:	121b      	asrs	r3, r3, #8
 8001954:	b2db      	uxtb	r3, r3
 8001956:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
	    command[6] = (uint8_t)((target_speed >> 16) & 0xFF);
 800195a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800195e:	141b      	asrs	r3, r3, #16
 8001960:	b2db      	uxtb	r3, r3
 8001962:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
	    command[7] = (uint8_t)((target_speed >> 24) & 0xFF);
 8001966:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800196a:	161b      	asrs	r3, r3, #24
 800196c:	b2db      	uxtb	r3, r3
 800196e:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

	    snprintf(logBuffer, sizeof(logBuffer), "Setting target speed for Node-ID: %d, Speed: %d", node_id, target_speed);
 8001972:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001976:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800197a:	781a      	ldrb	r2, [r3, #0]
 800197c:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8001980:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001984:	9300      	str	r3, [sp, #0]
 8001986:	4613      	mov	r3, r2
 8001988:	4a48      	ldr	r2, [pc, #288]	; (8001aac <rotate_wheel_one_meter+0x580>)
 800198a:	21c8      	movs	r1, #200	; 0xc8
 800198c:	f003 fac0 	bl	8004f10 <sniprintf>
	    LogMessage(logBuffer);
 8001990:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001994:	4618      	mov	r0, r3
 8001996:	f000 f8e7 	bl	8001b68 <LogMessage>

	    if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, command, &TxMailbox) != HAL_OK) {
 800199a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800199e:	f507 7280 	add.w	r2, r7, #256	; 0x100
 80019a2:	f507 7186 	add.w	r1, r7, #268	; 0x10c
 80019a6:	483e      	ldr	r0, [pc, #248]	; (8001aa0 <rotate_wheel_one_meter+0x574>)
 80019a8:	f000 fef6 	bl	8002798 <HAL_CAN_AddTxMessage>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d003      	beq.n	80019ba <rotate_wheel_one_meter+0x48e>
	        LogError("rotate_wheel_one_meter: Failed to send target speed command.");
 80019b2:	483f      	ldr	r0, [pc, #252]	; (8001ab0 <rotate_wheel_one_meter+0x584>)
 80019b4:	f000 f8f6 	bl	8001ba4 <LogError>
	        return;
 80019b8:	e06d      	b.n	8001a96 <rotate_wheel_one_meter+0x56a>
	    }

	    startTick = HAL_GetTick();
 80019ba:	f000 fc9d 	bl	80022f8 <HAL_GetTick>
 80019be:	f8c7 0128 	str.w	r0, [r7, #296]	; 0x128
	    while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 80019c2:	e00d      	b.n	80019e0 <rotate_wheel_one_meter+0x4b4>
	        if (HAL_GetTick() - startTick > CAN_COMMAND_TIMEOUT_MS) {
 80019c4:	f000 fc98 	bl	80022f8 <HAL_GetTick>
 80019c8:	4602      	mov	r2, r0
 80019ca:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80019ce:	1ad3      	subs	r3, r2, r3
 80019d0:	f241 7270 	movw	r2, #6000	; 0x1770
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d903      	bls.n	80019e0 <rotate_wheel_one_meter+0x4b4>
	            LogError("rotate_wheel_one_meter: Timeout waiting for target speed command to be sent.");
 80019d8:	4836      	ldr	r0, [pc, #216]	; (8001ab4 <rotate_wheel_one_meter+0x588>)
 80019da:	f000 f8e3 	bl	8001ba4 <LogError>
	            return;
 80019de:	e05a      	b.n	8001a96 <rotate_wheel_one_meter+0x56a>
	    while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 80019e0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80019e4:	4619      	mov	r1, r3
 80019e6:	482e      	ldr	r0, [pc, #184]	; (8001aa0 <rotate_wheel_one_meter+0x574>)
 80019e8:	f000 ffb1 	bl	800294e <HAL_CAN_IsTxMessagePending>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d1e8      	bne.n	80019c4 <rotate_wheel_one_meter+0x498>
	        }
	    }

	    LogMessage("Target speed command sent successfully.");
 80019f2:	4831      	ldr	r0, [pc, #196]	; (8001ab8 <rotate_wheel_one_meter+0x58c>)
 80019f4:	f000 f8b8 	bl	8001b68 <LogMessage>

	    // 5. Подождать завершения вращения
	    HAL_Delay(19000);  // Примерная задержка для вращения на 1 метр
 80019f8:	f644 2038 	movw	r0, #19000	; 0x4a38
 80019fc:	f000 fc88 	bl	8002310 <HAL_Delay>

	    // 6. Остановка вращения
	    command[4] = 0x00;  // Установить скорость 0
 8001a00:	2300      	movs	r3, #0
 8001a02:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
	    command[5] = 0x00;
 8001a06:	2300      	movs	r3, #0
 8001a08:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
	    command[6] = 0x00;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
	    command[7] = 0x00;
 8001a12:	2300      	movs	r3, #0
 8001a14:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

	    snprintf(logBuffer, sizeof(logBuffer), "Stopping wheel for Node-ID: %d", node_id);
 8001a18:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001a1c:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8001a26:	4a25      	ldr	r2, [pc, #148]	; (8001abc <rotate_wheel_one_meter+0x590>)
 8001a28:	21c8      	movs	r1, #200	; 0xc8
 8001a2a:	f003 fa71 	bl	8004f10 <sniprintf>
	    LogMessage(logBuffer);
 8001a2e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001a32:	4618      	mov	r0, r3
 8001a34:	f000 f898 	bl	8001b68 <LogMessage>

	    if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, command, &TxMailbox) != HAL_OK) {
 8001a38:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001a3c:	f507 7280 	add.w	r2, r7, #256	; 0x100
 8001a40:	f507 7186 	add.w	r1, r7, #268	; 0x10c
 8001a44:	4816      	ldr	r0, [pc, #88]	; (8001aa0 <rotate_wheel_one_meter+0x574>)
 8001a46:	f000 fea7 	bl	8002798 <HAL_CAN_AddTxMessage>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d003      	beq.n	8001a58 <rotate_wheel_one_meter+0x52c>
	        LogError("rotate_wheel_one_meter: Failed to send stop command.");
 8001a50:	481b      	ldr	r0, [pc, #108]	; (8001ac0 <rotate_wheel_one_meter+0x594>)
 8001a52:	f000 f8a7 	bl	8001ba4 <LogError>
	        return;
 8001a56:	e01e      	b.n	8001a96 <rotate_wheel_one_meter+0x56a>
	    }

	    startTick = HAL_GetTick();
 8001a58:	f000 fc4e 	bl	80022f8 <HAL_GetTick>
 8001a5c:	f8c7 0128 	str.w	r0, [r7, #296]	; 0x128
	    while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 8001a60:	e00d      	b.n	8001a7e <rotate_wheel_one_meter+0x552>
	        if (HAL_GetTick() - startTick > CAN_COMMAND_TIMEOUT_MS) {
 8001a62:	f000 fc49 	bl	80022f8 <HAL_GetTick>
 8001a66:	4602      	mov	r2, r0
 8001a68:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	f241 7270 	movw	r2, #6000	; 0x1770
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d903      	bls.n	8001a7e <rotate_wheel_one_meter+0x552>
	            LogError("rotate_wheel_one_meter: Timeout waiting for stop command to be sent.");
 8001a76:	4813      	ldr	r0, [pc, #76]	; (8001ac4 <rotate_wheel_one_meter+0x598>)
 8001a78:	f000 f894 	bl	8001ba4 <LogError>
	            return;
 8001a7c:	e00b      	b.n	8001a96 <rotate_wheel_one_meter+0x56a>
	    while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 8001a7e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001a82:	4619      	mov	r1, r3
 8001a84:	4806      	ldr	r0, [pc, #24]	; (8001aa0 <rotate_wheel_one_meter+0x574>)
 8001a86:	f000 ff62 	bl	800294e <HAL_CAN_IsTxMessagePending>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d1e8      	bne.n	8001a62 <rotate_wheel_one_meter+0x536>
	        }
	    }

	    LogMessage("Wheel stopped successfully.");
 8001a90:	480d      	ldr	r0, [pc, #52]	; (8001ac8 <rotate_wheel_one_meter+0x59c>)
 8001a92:	f000 f869 	bl	8001b68 <LogMessage>
	}
 8001a96:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd90      	pop	{r4, r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	200000a4 	.word	0x200000a4
 8001aa4:	080063ac 	.word	0x080063ac
 8001aa8:	3ff80000 	.word	0x3ff80000
 8001aac:	080063d0 	.word	0x080063d0
 8001ab0:	08006400 	.word	0x08006400
 8001ab4:	08006440 	.word	0x08006440
 8001ab8:	08006490 	.word	0x08006490
 8001abc:	080064b8 	.word	0x080064b8
 8001ac0:	080064d8 	.word	0x080064d8
 8001ac4:	08006510 	.word	0x08006510
 8001ac8:	08006558 	.word	0x08006558

08001acc <calculate_speed_for_distance>:




	int32_t calculate_speed_for_distance(float distance_meters) {
 8001acc:	b480      	push	{r7}
 8001ace:	b085      	sub	sp, #20
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	ed87 0a01 	vstr	s0, [r7, #4]
	    const float conversion_factor = 9000.0; // Коэффициент пересчёта.
 8001ad6:	4b09      	ldr	r3, [pc, #36]	; (8001afc <calculate_speed_for_distance+0x30>)
 8001ad8:	60fb      	str	r3, [r7, #12]
	    return (int32_t)(distance_meters * conversion_factor);
 8001ada:	ed97 7a01 	vldr	s14, [r7, #4]
 8001ade:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ae2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ae6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001aea:	ee17 3a90 	vmov	r3, s15
	}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3714      	adds	r7, #20
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	460ca000 	.word	0x460ca000

08001b00 <CAN_ConfigFilter>:
static void CAN_ConfigFilter(void) {
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b08a      	sub	sp, #40	; 0x28
 8001b04:	af00      	add	r7, sp, #0
    CAN_FilterTypeDef FilterConfig = {0};
 8001b06:	463b      	mov	r3, r7
 8001b08:	2228      	movs	r2, #40	; 0x28
 8001b0a:	2100      	movs	r1, #0
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f003 f9f7 	bl	8004f00 <memset>
    FilterConfig.FilterBank = 0;
 8001b12:	2300      	movs	r3, #0
 8001b14:	617b      	str	r3, [r7, #20]
    FilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001b16:	2300      	movs	r3, #0
 8001b18:	61bb      	str	r3, [r7, #24]
    FilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	61fb      	str	r3, [r7, #28]
    FilterConfig.FilterIdHigh = 0x0000;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	603b      	str	r3, [r7, #0]
    FilterConfig.FilterIdLow = 0x0000;
 8001b22:	2300      	movs	r3, #0
 8001b24:	607b      	str	r3, [r7, #4]
    FilterConfig.FilterMaskIdHigh = 0x0000;
 8001b26:	2300      	movs	r3, #0
 8001b28:	60bb      	str	r3, [r7, #8]
    FilterConfig.FilterMaskIdLow = 0x0000;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	60fb      	str	r3, [r7, #12]
    FilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	613b      	str	r3, [r7, #16]
    FilterConfig.FilterActivation = ENABLE;
 8001b32:	2301      	movs	r3, #1
 8001b34:	623b      	str	r3, [r7, #32]

    if (HAL_CAN_ConfigFilter(&hcan1, &FilterConfig) != HAL_OK) {
 8001b36:	463b      	mov	r3, r7
 8001b38:	4619      	mov	r1, r3
 8001b3a:	4808      	ldr	r0, [pc, #32]	; (8001b5c <CAN_ConfigFilter+0x5c>)
 8001b3c:	f000 fd08 	bl	8002550 <HAL_CAN_ConfigFilter>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d003      	beq.n	8001b4e <CAN_ConfigFilter+0x4e>
        LogError("CAN_ConfigFilter: Filter configuration failed");
 8001b46:	4806      	ldr	r0, [pc, #24]	; (8001b60 <CAN_ConfigFilter+0x60>)
 8001b48:	f000 f82c 	bl	8001ba4 <LogError>
    } else {
        LogMessage("CAN_ConfigFilter: Filter configured successfully");
    }
}
 8001b4c:	e002      	b.n	8001b54 <CAN_ConfigFilter+0x54>
        LogMessage("CAN_ConfigFilter: Filter configured successfully");
 8001b4e:	4805      	ldr	r0, [pc, #20]	; (8001b64 <CAN_ConfigFilter+0x64>)
 8001b50:	f000 f80a 	bl	8001b68 <LogMessage>
}
 8001b54:	bf00      	nop
 8001b56:	3728      	adds	r7, #40	; 0x28
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	200000a4 	.word	0x200000a4
 8001b60:	080065a4 	.word	0x080065a4
 8001b64:	080065d4 	.word	0x080065d4

08001b68 <LogMessage>:

void LogMessage(const char *message) {
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	f7fe fb2d 	bl	80001d0 <strlen>
 8001b76:	4603      	mov	r3, r0
 8001b78:	b29a      	uxth	r2, r3
 8001b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b7e:	6879      	ldr	r1, [r7, #4]
 8001b80:	4806      	ldr	r0, [pc, #24]	; (8001b9c <LogMessage+0x34>)
 8001b82:	f002 fe0e 	bl	80047a2 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart2, (uint8_t*)"\n\r", 2, HAL_MAX_DELAY);
 8001b86:	f04f 33ff 	mov.w	r3, #4294967295
 8001b8a:	2202      	movs	r2, #2
 8001b8c:	4904      	ldr	r1, [pc, #16]	; (8001ba0 <LogMessage+0x38>)
 8001b8e:	4803      	ldr	r0, [pc, #12]	; (8001b9c <LogMessage+0x34>)
 8001b90:	f002 fe07 	bl	80047a2 <HAL_UART_Transmit>
}
 8001b94:	bf00      	nop
 8001b96:	3708      	adds	r7, #8
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	20000114 	.word	0x20000114
 8001ba0:	08006608 	.word	0x08006608

08001ba4 <LogError>:

void LogError(const char *message) {
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
    LogMessage(message);
 8001bac:	6878      	ldr	r0, [r7, #4]
 8001bae:	f7ff ffdb 	bl	8001b68 <LogMessage>
}
 8001bb2:	bf00      	nop
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}

08001bba <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bba:	b580      	push	{r7, lr}
 8001bbc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001bbe:	f000 fb35 	bl	800222c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bc2:	f000 f813 	bl	8001bec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bc6:	f000 f929 	bl	8001e1c <MX_GPIO_Init>
  MX_CAN1_Init();
 8001bca:	f000 f879 	bl	8001cc0 <MX_CAN1_Init>
  MX_USART2_UART_Init();
 8001bce:	f000 f8fb 	bl	8001dc8 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001bd2:	f000 f8ab 	bl	8001d2c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  CAN_Init();  // ?нициализация CAN
 8001bd6:	f7fe ffe3 	bl	8000ba0 <CAN_Init>
  StartActivationProcess();
 8001bda:	f7ff f80d 	bl	8000bf8 <StartActivationProcess>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  CAN_ProcessStateMachine();  // Обработка состояния
 8001bde:	f7ff f821 	bl	8000c24 <CAN_ProcessStateMachine>
	    HAL_Delay(10);
 8001be2:	200a      	movs	r0, #10
 8001be4:	f000 fb94 	bl	8002310 <HAL_Delay>
	  CAN_ProcessStateMachine();  // Обработка состояния
 8001be8:	e7f9      	b.n	8001bde <main+0x24>
	...

08001bec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b094      	sub	sp, #80	; 0x50
 8001bf0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bf2:	f107 0320 	add.w	r3, r7, #32
 8001bf6:	2230      	movs	r2, #48	; 0x30
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f003 f980 	bl	8004f00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c00:	f107 030c 	add.w	r3, r7, #12
 8001c04:	2200      	movs	r2, #0
 8001c06:	601a      	str	r2, [r3, #0]
 8001c08:	605a      	str	r2, [r3, #4]
 8001c0a:	609a      	str	r2, [r3, #8]
 8001c0c:	60da      	str	r2, [r3, #12]
 8001c0e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c10:	2300      	movs	r3, #0
 8001c12:	60bb      	str	r3, [r7, #8]
 8001c14:	4b28      	ldr	r3, [pc, #160]	; (8001cb8 <SystemClock_Config+0xcc>)
 8001c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c18:	4a27      	ldr	r2, [pc, #156]	; (8001cb8 <SystemClock_Config+0xcc>)
 8001c1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c1e:	6413      	str	r3, [r2, #64]	; 0x40
 8001c20:	4b25      	ldr	r3, [pc, #148]	; (8001cb8 <SystemClock_Config+0xcc>)
 8001c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c28:	60bb      	str	r3, [r7, #8]
 8001c2a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	607b      	str	r3, [r7, #4]
 8001c30:	4b22      	ldr	r3, [pc, #136]	; (8001cbc <SystemClock_Config+0xd0>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a21      	ldr	r2, [pc, #132]	; (8001cbc <SystemClock_Config+0xd0>)
 8001c36:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c3a:	6013      	str	r3, [r2, #0]
 8001c3c:	4b1f      	ldr	r3, [pc, #124]	; (8001cbc <SystemClock_Config+0xd0>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c44:	607b      	str	r3, [r7, #4]
 8001c46:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c48:	2302      	movs	r3, #2
 8001c4a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c50:	2310      	movs	r3, #16
 8001c52:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c54:	2302      	movs	r3, #2
 8001c56:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001c5c:	2308      	movs	r3, #8
 8001c5e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001c60:	23a8      	movs	r3, #168	; 0xa8
 8001c62:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c64:	2302      	movs	r3, #2
 8001c66:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001c68:	2304      	movs	r3, #4
 8001c6a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c6c:	f107 0320 	add.w	r3, r7, #32
 8001c70:	4618      	mov	r0, r3
 8001c72:	f001 fca5 	bl	80035c0 <HAL_RCC_OscConfig>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001c7c:	f000 f904 	bl	8001e88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c80:	230f      	movs	r3, #15
 8001c82:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c84:	2302      	movs	r3, #2
 8001c86:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001c8c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001c90:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001c92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c96:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001c98:	f107 030c 	add.w	r3, r7, #12
 8001c9c:	2105      	movs	r1, #5
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f001 ff06 	bl	8003ab0 <HAL_RCC_ClockConfig>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001caa:	f000 f8ed 	bl	8001e88 <Error_Handler>
  }
}
 8001cae:	bf00      	nop
 8001cb0:	3750      	adds	r7, #80	; 0x50
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	40023800 	.word	0x40023800
 8001cbc:	40007000 	.word	0x40007000

08001cc0 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001cc4:	4b17      	ldr	r3, [pc, #92]	; (8001d24 <MX_CAN1_Init+0x64>)
 8001cc6:	4a18      	ldr	r2, [pc, #96]	; (8001d28 <MX_CAN1_Init+0x68>)
 8001cc8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 12;
 8001cca:	4b16      	ldr	r3, [pc, #88]	; (8001d24 <MX_CAN1_Init+0x64>)
 8001ccc:	220c      	movs	r2, #12
 8001cce:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001cd0:	4b14      	ldr	r3, [pc, #80]	; (8001d24 <MX_CAN1_Init+0x64>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001cd6:	4b13      	ldr	r3, [pc, #76]	; (8001d24 <MX_CAN1_Init+0x64>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 8001cdc:	4b11      	ldr	r3, [pc, #68]	; (8001d24 <MX_CAN1_Init+0x64>)
 8001cde:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001ce2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001ce4:	4b0f      	ldr	r3, [pc, #60]	; (8001d24 <MX_CAN1_Init+0x64>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001cea:	4b0e      	ldr	r3, [pc, #56]	; (8001d24 <MX_CAN1_Init+0x64>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001cf0:	4b0c      	ldr	r3, [pc, #48]	; (8001d24 <MX_CAN1_Init+0x64>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001cf6:	4b0b      	ldr	r3, [pc, #44]	; (8001d24 <MX_CAN1_Init+0x64>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001cfc:	4b09      	ldr	r3, [pc, #36]	; (8001d24 <MX_CAN1_Init+0x64>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001d02:	4b08      	ldr	r3, [pc, #32]	; (8001d24 <MX_CAN1_Init+0x64>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001d08:	4b06      	ldr	r3, [pc, #24]	; (8001d24 <MX_CAN1_Init+0x64>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001d0e:	4805      	ldr	r0, [pc, #20]	; (8001d24 <MX_CAN1_Init+0x64>)
 8001d10:	f000 fb22 	bl	8002358 <HAL_CAN_Init>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8001d1a:	f000 f8b5 	bl	8001e88 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001d1e:	bf00      	nop
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	200000a4 	.word	0x200000a4
 8001d28:	40006400 	.word	0x40006400

08001d2c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b088      	sub	sp, #32
 8001d30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001d32:	f107 030c 	add.w	r3, r7, #12
 8001d36:	2200      	movs	r2, #0
 8001d38:	601a      	str	r2, [r3, #0]
 8001d3a:	605a      	str	r2, [r3, #4]
 8001d3c:	609a      	str	r2, [r3, #8]
 8001d3e:	60da      	str	r2, [r3, #12]
 8001d40:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d42:	1d3b      	adds	r3, r7, #4
 8001d44:	2200      	movs	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]
 8001d48:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d4a:	4b1e      	ldr	r3, [pc, #120]	; (8001dc4 <MX_TIM2_Init+0x98>)
 8001d4c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d50:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84 - 1;
 8001d52:	4b1c      	ldr	r3, [pc, #112]	; (8001dc4 <MX_TIM2_Init+0x98>)
 8001d54:	2253      	movs	r2, #83	; 0x53
 8001d56:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d58:	4b1a      	ldr	r3, [pc, #104]	; (8001dc4 <MX_TIM2_Init+0x98>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001d5e:	4b19      	ldr	r3, [pc, #100]	; (8001dc4 <MX_TIM2_Init+0x98>)
 8001d60:	f04f 32ff 	mov.w	r2, #4294967295
 8001d64:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d66:	4b17      	ldr	r3, [pc, #92]	; (8001dc4 <MX_TIM2_Init+0x98>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d6c:	4b15      	ldr	r3, [pc, #84]	; (8001dc4 <MX_TIM2_Init+0x98>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d72:	4814      	ldr	r0, [pc, #80]	; (8001dc4 <MX_TIM2_Init+0x98>)
 8001d74:	f002 f8bc 	bl	8003ef0 <HAL_TIM_Base_Init>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001d7e:	f000 f883 	bl	8001e88 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8001d82:	2300      	movs	r3, #0
 8001d84:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001d86:	2300      	movs	r3, #0
 8001d88:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001d8a:	f107 030c 	add.w	r3, r7, #12
 8001d8e:	4619      	mov	r1, r3
 8001d90:	480c      	ldr	r0, [pc, #48]	; (8001dc4 <MX_TIM2_Init+0x98>)
 8001d92:	f002 fa04 	bl	800419e <HAL_TIM_SlaveConfigSynchro>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001d9c:	f000 f874 	bl	8001e88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001da0:	2300      	movs	r3, #0
 8001da2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001da4:	2300      	movs	r3, #0
 8001da6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001da8:	1d3b      	adds	r3, r7, #4
 8001daa:	4619      	mov	r1, r3
 8001dac:	4805      	ldr	r0, [pc, #20]	; (8001dc4 <MX_TIM2_Init+0x98>)
 8001dae:	f002 fc1b 	bl	80045e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d001      	beq.n	8001dbc <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001db8:	f000 f866 	bl	8001e88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001dbc:	bf00      	nop
 8001dbe:	3720      	adds	r7, #32
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	200000cc 	.word	0x200000cc

08001dc8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001dcc:	4b11      	ldr	r3, [pc, #68]	; (8001e14 <MX_USART2_UART_Init+0x4c>)
 8001dce:	4a12      	ldr	r2, [pc, #72]	; (8001e18 <MX_USART2_UART_Init+0x50>)
 8001dd0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001dd2:	4b10      	ldr	r3, [pc, #64]	; (8001e14 <MX_USART2_UART_Init+0x4c>)
 8001dd4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001dd8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001dda:	4b0e      	ldr	r3, [pc, #56]	; (8001e14 <MX_USART2_UART_Init+0x4c>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001de0:	4b0c      	ldr	r3, [pc, #48]	; (8001e14 <MX_USART2_UART_Init+0x4c>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001de6:	4b0b      	ldr	r3, [pc, #44]	; (8001e14 <MX_USART2_UART_Init+0x4c>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001dec:	4b09      	ldr	r3, [pc, #36]	; (8001e14 <MX_USART2_UART_Init+0x4c>)
 8001dee:	220c      	movs	r2, #12
 8001df0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001df2:	4b08      	ldr	r3, [pc, #32]	; (8001e14 <MX_USART2_UART_Init+0x4c>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001df8:	4b06      	ldr	r3, [pc, #24]	; (8001e14 <MX_USART2_UART_Init+0x4c>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001dfe:	4805      	ldr	r0, [pc, #20]	; (8001e14 <MX_USART2_UART_Init+0x4c>)
 8001e00:	f002 fc82 	bl	8004708 <HAL_UART_Init>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d001      	beq.n	8001e0e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001e0a:	f000 f83d 	bl	8001e88 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e0e:	bf00      	nop
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	20000114 	.word	0x20000114
 8001e18:	40004400 	.word	0x40004400

08001e1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b085      	sub	sp, #20
 8001e20:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e22:	2300      	movs	r3, #0
 8001e24:	60fb      	str	r3, [r7, #12]
 8001e26:	4b17      	ldr	r3, [pc, #92]	; (8001e84 <MX_GPIO_Init+0x68>)
 8001e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2a:	4a16      	ldr	r2, [pc, #88]	; (8001e84 <MX_GPIO_Init+0x68>)
 8001e2c:	f043 0304 	orr.w	r3, r3, #4
 8001e30:	6313      	str	r3, [r2, #48]	; 0x30
 8001e32:	4b14      	ldr	r3, [pc, #80]	; (8001e84 <MX_GPIO_Init+0x68>)
 8001e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e36:	f003 0304 	and.w	r3, r3, #4
 8001e3a:	60fb      	str	r3, [r7, #12]
 8001e3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60bb      	str	r3, [r7, #8]
 8001e42:	4b10      	ldr	r3, [pc, #64]	; (8001e84 <MX_GPIO_Init+0x68>)
 8001e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e46:	4a0f      	ldr	r2, [pc, #60]	; (8001e84 <MX_GPIO_Init+0x68>)
 8001e48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e4e:	4b0d      	ldr	r3, [pc, #52]	; (8001e84 <MX_GPIO_Init+0x68>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e56:	60bb      	str	r3, [r7, #8]
 8001e58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	607b      	str	r3, [r7, #4]
 8001e5e:	4b09      	ldr	r3, [pc, #36]	; (8001e84 <MX_GPIO_Init+0x68>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e62:	4a08      	ldr	r2, [pc, #32]	; (8001e84 <MX_GPIO_Init+0x68>)
 8001e64:	f043 0301 	orr.w	r3, r3, #1
 8001e68:	6313      	str	r3, [r2, #48]	; 0x30
 8001e6a:	4b06      	ldr	r3, [pc, #24]	; (8001e84 <MX_GPIO_Init+0x68>)
 8001e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6e:	f003 0301 	and.w	r3, r3, #1
 8001e72:	607b      	str	r3, [r7, #4]
 8001e74:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001e76:	bf00      	nop
 8001e78:	3714      	adds	r7, #20
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	40023800 	.word	0x40023800

08001e88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e8c:	b672      	cpsid	i
}
 8001e8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e90:	e7fe      	b.n	8001e90 <Error_Handler+0x8>
	...

08001e94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	607b      	str	r3, [r7, #4]
 8001e9e:	4b10      	ldr	r3, [pc, #64]	; (8001ee0 <HAL_MspInit+0x4c>)
 8001ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea2:	4a0f      	ldr	r2, [pc, #60]	; (8001ee0 <HAL_MspInit+0x4c>)
 8001ea4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ea8:	6453      	str	r3, [r2, #68]	; 0x44
 8001eaa:	4b0d      	ldr	r3, [pc, #52]	; (8001ee0 <HAL_MspInit+0x4c>)
 8001eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001eb2:	607b      	str	r3, [r7, #4]
 8001eb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	603b      	str	r3, [r7, #0]
 8001eba:	4b09      	ldr	r3, [pc, #36]	; (8001ee0 <HAL_MspInit+0x4c>)
 8001ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ebe:	4a08      	ldr	r2, [pc, #32]	; (8001ee0 <HAL_MspInit+0x4c>)
 8001ec0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ec4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ec6:	4b06      	ldr	r3, [pc, #24]	; (8001ee0 <HAL_MspInit+0x4c>)
 8001ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ece:	603b      	str	r3, [r7, #0]
 8001ed0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ed2:	bf00      	nop
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	40023800 	.word	0x40023800

08001ee4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b08a      	sub	sp, #40	; 0x28
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eec:	f107 0314 	add.w	r3, r7, #20
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	605a      	str	r2, [r3, #4]
 8001ef6:	609a      	str	r2, [r3, #8]
 8001ef8:	60da      	str	r2, [r3, #12]
 8001efa:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a29      	ldr	r2, [pc, #164]	; (8001fa8 <HAL_CAN_MspInit+0xc4>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d14c      	bne.n	8001fa0 <HAL_CAN_MspInit+0xbc>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001f06:	2300      	movs	r3, #0
 8001f08:	613b      	str	r3, [r7, #16]
 8001f0a:	4b28      	ldr	r3, [pc, #160]	; (8001fac <HAL_CAN_MspInit+0xc8>)
 8001f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0e:	4a27      	ldr	r2, [pc, #156]	; (8001fac <HAL_CAN_MspInit+0xc8>)
 8001f10:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001f14:	6413      	str	r3, [r2, #64]	; 0x40
 8001f16:	4b25      	ldr	r3, [pc, #148]	; (8001fac <HAL_CAN_MspInit+0xc8>)
 8001f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f1e:	613b      	str	r3, [r7, #16]
 8001f20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f22:	2300      	movs	r3, #0
 8001f24:	60fb      	str	r3, [r7, #12]
 8001f26:	4b21      	ldr	r3, [pc, #132]	; (8001fac <HAL_CAN_MspInit+0xc8>)
 8001f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2a:	4a20      	ldr	r2, [pc, #128]	; (8001fac <HAL_CAN_MspInit+0xc8>)
 8001f2c:	f043 0301 	orr.w	r3, r3, #1
 8001f30:	6313      	str	r3, [r2, #48]	; 0x30
 8001f32:	4b1e      	ldr	r3, [pc, #120]	; (8001fac <HAL_CAN_MspInit+0xc8>)
 8001f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f36:	f003 0301 	and.w	r3, r3, #1
 8001f3a:	60fb      	str	r3, [r7, #12]
 8001f3c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001f3e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001f42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f44:	2302      	movs	r3, #2
 8001f46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001f50:	2309      	movs	r3, #9
 8001f52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f54:	f107 0314 	add.w	r3, r7, #20
 8001f58:	4619      	mov	r1, r3
 8001f5a:	4815      	ldr	r0, [pc, #84]	; (8001fb0 <HAL_CAN_MspInit+0xcc>)
 8001f5c:	f001 f994 	bl	8003288 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8001f60:	2200      	movs	r2, #0
 8001f62:	2100      	movs	r1, #0
 8001f64:	2013      	movs	r0, #19
 8001f66:	f001 f958 	bl	800321a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001f6a:	2013      	movs	r0, #19
 8001f6c:	f001 f971 	bl	8003252 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001f70:	2200      	movs	r2, #0
 8001f72:	2100      	movs	r1, #0
 8001f74:	2014      	movs	r0, #20
 8001f76:	f001 f950 	bl	800321a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001f7a:	2014      	movs	r0, #20
 8001f7c:	f001 f969 	bl	8003252 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8001f80:	2200      	movs	r2, #0
 8001f82:	2100      	movs	r1, #0
 8001f84:	2015      	movs	r0, #21
 8001f86:	f001 f948 	bl	800321a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001f8a:	2015      	movs	r0, #21
 8001f8c:	f001 f961 	bl	8003252 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8001f90:	2200      	movs	r2, #0
 8001f92:	2100      	movs	r1, #0
 8001f94:	2016      	movs	r0, #22
 8001f96:	f001 f940 	bl	800321a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8001f9a:	2016      	movs	r0, #22
 8001f9c:	f001 f959 	bl	8003252 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001fa0:	bf00      	nop
 8001fa2:	3728      	adds	r7, #40	; 0x28
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40006400 	.word	0x40006400
 8001fac:	40023800 	.word	0x40023800
 8001fb0:	40020000 	.word	0x40020000

08001fb4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b084      	sub	sp, #16
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fc4:	d115      	bne.n	8001ff2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	60fb      	str	r3, [r7, #12]
 8001fca:	4b0c      	ldr	r3, [pc, #48]	; (8001ffc <HAL_TIM_Base_MspInit+0x48>)
 8001fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fce:	4a0b      	ldr	r2, [pc, #44]	; (8001ffc <HAL_TIM_Base_MspInit+0x48>)
 8001fd0:	f043 0301 	orr.w	r3, r3, #1
 8001fd4:	6413      	str	r3, [r2, #64]	; 0x40
 8001fd6:	4b09      	ldr	r3, [pc, #36]	; (8001ffc <HAL_TIM_Base_MspInit+0x48>)
 8001fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	60fb      	str	r3, [r7, #12]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	201c      	movs	r0, #28
 8001fe8:	f001 f917 	bl	800321a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001fec:	201c      	movs	r0, #28
 8001fee:	f001 f930 	bl	8003252 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001ff2:	bf00      	nop
 8001ff4:	3710      	adds	r7, #16
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	40023800 	.word	0x40023800

08002000 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b08a      	sub	sp, #40	; 0x28
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002008:	f107 0314 	add.w	r3, r7, #20
 800200c:	2200      	movs	r2, #0
 800200e:	601a      	str	r2, [r3, #0]
 8002010:	605a      	str	r2, [r3, #4]
 8002012:	609a      	str	r2, [r3, #8]
 8002014:	60da      	str	r2, [r3, #12]
 8002016:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a19      	ldr	r2, [pc, #100]	; (8002084 <HAL_UART_MspInit+0x84>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d12b      	bne.n	800207a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002022:	2300      	movs	r3, #0
 8002024:	613b      	str	r3, [r7, #16]
 8002026:	4b18      	ldr	r3, [pc, #96]	; (8002088 <HAL_UART_MspInit+0x88>)
 8002028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202a:	4a17      	ldr	r2, [pc, #92]	; (8002088 <HAL_UART_MspInit+0x88>)
 800202c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002030:	6413      	str	r3, [r2, #64]	; 0x40
 8002032:	4b15      	ldr	r3, [pc, #84]	; (8002088 <HAL_UART_MspInit+0x88>)
 8002034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002036:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800203a:	613b      	str	r3, [r7, #16]
 800203c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800203e:	2300      	movs	r3, #0
 8002040:	60fb      	str	r3, [r7, #12]
 8002042:	4b11      	ldr	r3, [pc, #68]	; (8002088 <HAL_UART_MspInit+0x88>)
 8002044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002046:	4a10      	ldr	r2, [pc, #64]	; (8002088 <HAL_UART_MspInit+0x88>)
 8002048:	f043 0301 	orr.w	r3, r3, #1
 800204c:	6313      	str	r3, [r2, #48]	; 0x30
 800204e:	4b0e      	ldr	r3, [pc, #56]	; (8002088 <HAL_UART_MspInit+0x88>)
 8002050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	60fb      	str	r3, [r7, #12]
 8002058:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800205a:	230c      	movs	r3, #12
 800205c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800205e:	2302      	movs	r3, #2
 8002060:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002062:	2300      	movs	r3, #0
 8002064:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002066:	2303      	movs	r3, #3
 8002068:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800206a:	2307      	movs	r3, #7
 800206c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800206e:	f107 0314 	add.w	r3, r7, #20
 8002072:	4619      	mov	r1, r3
 8002074:	4805      	ldr	r0, [pc, #20]	; (800208c <HAL_UART_MspInit+0x8c>)
 8002076:	f001 f907 	bl	8003288 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800207a:	bf00      	nop
 800207c:	3728      	adds	r7, #40	; 0x28
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	40004400 	.word	0x40004400
 8002088:	40023800 	.word	0x40023800
 800208c:	40020000 	.word	0x40020000

08002090 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002094:	e7fe      	b.n	8002094 <NMI_Handler+0x4>

08002096 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002096:	b480      	push	{r7}
 8002098:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800209a:	e7fe      	b.n	800209a <HardFault_Handler+0x4>

0800209c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020a0:	e7fe      	b.n	80020a0 <MemManage_Handler+0x4>

080020a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020a2:	b480      	push	{r7}
 80020a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020a6:	e7fe      	b.n	80020a6 <BusFault_Handler+0x4>

080020a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020ac:	e7fe      	b.n	80020ac <UsageFault_Handler+0x4>

080020ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020ae:	b480      	push	{r7}
 80020b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020b2:	bf00      	nop
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020c0:	bf00      	nop
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr

080020ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020ca:	b480      	push	{r7}
 80020cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020ce:	bf00      	nop
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr

080020d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020dc:	f000 f8f8 	bl	80022d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020e0:	bf00      	nop
 80020e2:	bd80      	pop	{r7, pc}

080020e4 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80020e8:	4802      	ldr	r0, [pc, #8]	; (80020f4 <CAN1_TX_IRQHandler+0x10>)
 80020ea:	f000 fd8c 	bl	8002c06 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 80020ee:	bf00      	nop
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	200000a4 	.word	0x200000a4

080020f8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80020fc:	4802      	ldr	r0, [pc, #8]	; (8002108 <CAN1_RX0_IRQHandler+0x10>)
 80020fe:	f000 fd82 	bl	8002c06 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002102:	bf00      	nop
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	200000a4 	.word	0x200000a4

0800210c <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002110:	4802      	ldr	r0, [pc, #8]	; (800211c <CAN1_RX1_IRQHandler+0x10>)
 8002112:	f000 fd78 	bl	8002c06 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8002116:	bf00      	nop
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	200000a4 	.word	0x200000a4

08002120 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002124:	4802      	ldr	r0, [pc, #8]	; (8002130 <CAN1_SCE_IRQHandler+0x10>)
 8002126:	f000 fd6e 	bl	8002c06 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 800212a:	bf00      	nop
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	200000a4 	.word	0x200000a4

08002134 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002138:	4802      	ldr	r0, [pc, #8]	; (8002144 <TIM2_IRQHandler+0x10>)
 800213a:	f001 ff28 	bl	8003f8e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800213e:	bf00      	nop
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	200000cc 	.word	0x200000cc

08002148 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b086      	sub	sp, #24
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002150:	4a14      	ldr	r2, [pc, #80]	; (80021a4 <_sbrk+0x5c>)
 8002152:	4b15      	ldr	r3, [pc, #84]	; (80021a8 <_sbrk+0x60>)
 8002154:	1ad3      	subs	r3, r2, r3
 8002156:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800215c:	4b13      	ldr	r3, [pc, #76]	; (80021ac <_sbrk+0x64>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d102      	bne.n	800216a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002164:	4b11      	ldr	r3, [pc, #68]	; (80021ac <_sbrk+0x64>)
 8002166:	4a12      	ldr	r2, [pc, #72]	; (80021b0 <_sbrk+0x68>)
 8002168:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800216a:	4b10      	ldr	r3, [pc, #64]	; (80021ac <_sbrk+0x64>)
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4413      	add	r3, r2
 8002172:	693a      	ldr	r2, [r7, #16]
 8002174:	429a      	cmp	r2, r3
 8002176:	d207      	bcs.n	8002188 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002178:	f002 fe88 	bl	8004e8c <__errno>
 800217c:	4603      	mov	r3, r0
 800217e:	220c      	movs	r2, #12
 8002180:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002182:	f04f 33ff 	mov.w	r3, #4294967295
 8002186:	e009      	b.n	800219c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002188:	4b08      	ldr	r3, [pc, #32]	; (80021ac <_sbrk+0x64>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800218e:	4b07      	ldr	r3, [pc, #28]	; (80021ac <_sbrk+0x64>)
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4413      	add	r3, r2
 8002196:	4a05      	ldr	r2, [pc, #20]	; (80021ac <_sbrk+0x64>)
 8002198:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800219a:	68fb      	ldr	r3, [r7, #12]
}
 800219c:	4618      	mov	r0, r3
 800219e:	3718      	adds	r7, #24
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	20020000 	.word	0x20020000
 80021a8:	00000400 	.word	0x00000400
 80021ac:	20000158 	.word	0x20000158
 80021b0:	20000170 	.word	0x20000170

080021b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021b8:	4b06      	ldr	r3, [pc, #24]	; (80021d4 <SystemInit+0x20>)
 80021ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021be:	4a05      	ldr	r2, [pc, #20]	; (80021d4 <SystemInit+0x20>)
 80021c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80021c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021c8:	bf00      	nop
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	e000ed00 	.word	0xe000ed00

080021d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80021d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002210 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021dc:	480d      	ldr	r0, [pc, #52]	; (8002214 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80021de:	490e      	ldr	r1, [pc, #56]	; (8002218 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80021e0:	4a0e      	ldr	r2, [pc, #56]	; (800221c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80021e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021e4:	e002      	b.n	80021ec <LoopCopyDataInit>

080021e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021ea:	3304      	adds	r3, #4

080021ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021f0:	d3f9      	bcc.n	80021e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021f2:	4a0b      	ldr	r2, [pc, #44]	; (8002220 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80021f4:	4c0b      	ldr	r4, [pc, #44]	; (8002224 <LoopFillZerobss+0x26>)
  movs r3, #0
 80021f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021f8:	e001      	b.n	80021fe <LoopFillZerobss>

080021fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021fc:	3204      	adds	r2, #4

080021fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002200:	d3fb      	bcc.n	80021fa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002202:	f7ff ffd7 	bl	80021b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002206:	f002 fe47 	bl	8004e98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800220a:	f7ff fcd6 	bl	8001bba <main>
  bx  lr    
 800220e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002210:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002214:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002218:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800221c:	08006670 	.word	0x08006670
  ldr r2, =_sbss
 8002220:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002224:	20000170 	.word	0x20000170

08002228 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002228:	e7fe      	b.n	8002228 <ADC_IRQHandler>
	...

0800222c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002230:	4b0e      	ldr	r3, [pc, #56]	; (800226c <HAL_Init+0x40>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a0d      	ldr	r2, [pc, #52]	; (800226c <HAL_Init+0x40>)
 8002236:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800223a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800223c:	4b0b      	ldr	r3, [pc, #44]	; (800226c <HAL_Init+0x40>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a0a      	ldr	r2, [pc, #40]	; (800226c <HAL_Init+0x40>)
 8002242:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002246:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002248:	4b08      	ldr	r3, [pc, #32]	; (800226c <HAL_Init+0x40>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a07      	ldr	r2, [pc, #28]	; (800226c <HAL_Init+0x40>)
 800224e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002252:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002254:	2003      	movs	r0, #3
 8002256:	f000 ffd5 	bl	8003204 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800225a:	200f      	movs	r0, #15
 800225c:	f000 f808 	bl	8002270 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002260:	f7ff fe18 	bl	8001e94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002264:	2300      	movs	r3, #0
}
 8002266:	4618      	mov	r0, r3
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	40023c00 	.word	0x40023c00

08002270 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002278:	4b12      	ldr	r3, [pc, #72]	; (80022c4 <HAL_InitTick+0x54>)
 800227a:	681a      	ldr	r2, [r3, #0]
 800227c:	4b12      	ldr	r3, [pc, #72]	; (80022c8 <HAL_InitTick+0x58>)
 800227e:	781b      	ldrb	r3, [r3, #0]
 8002280:	4619      	mov	r1, r3
 8002282:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002286:	fbb3 f3f1 	udiv	r3, r3, r1
 800228a:	fbb2 f3f3 	udiv	r3, r2, r3
 800228e:	4618      	mov	r0, r3
 8002290:	f000 ffed 	bl	800326e <HAL_SYSTICK_Config>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e00e      	b.n	80022bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2b0f      	cmp	r3, #15
 80022a2:	d80a      	bhi.n	80022ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022a4:	2200      	movs	r2, #0
 80022a6:	6879      	ldr	r1, [r7, #4]
 80022a8:	f04f 30ff 	mov.w	r0, #4294967295
 80022ac:	f000 ffb5 	bl	800321a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022b0:	4a06      	ldr	r2, [pc, #24]	; (80022cc <HAL_InitTick+0x5c>)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022b6:	2300      	movs	r3, #0
 80022b8:	e000      	b.n	80022bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3708      	adds	r7, #8
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	20000000 	.word	0x20000000
 80022c8:	20000008 	.word	0x20000008
 80022cc:	20000004 	.word	0x20000004

080022d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022d4:	4b06      	ldr	r3, [pc, #24]	; (80022f0 <HAL_IncTick+0x20>)
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	461a      	mov	r2, r3
 80022da:	4b06      	ldr	r3, [pc, #24]	; (80022f4 <HAL_IncTick+0x24>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4413      	add	r3, r2
 80022e0:	4a04      	ldr	r2, [pc, #16]	; (80022f4 <HAL_IncTick+0x24>)
 80022e2:	6013      	str	r3, [r2, #0]
}
 80022e4:	bf00      	nop
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	20000008 	.word	0x20000008
 80022f4:	2000015c 	.word	0x2000015c

080022f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  return uwTick;
 80022fc:	4b03      	ldr	r3, [pc, #12]	; (800230c <HAL_GetTick+0x14>)
 80022fe:	681b      	ldr	r3, [r3, #0]
}
 8002300:	4618      	mov	r0, r3
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop
 800230c:	2000015c 	.word	0x2000015c

08002310 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002318:	f7ff ffee 	bl	80022f8 <HAL_GetTick>
 800231c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002328:	d005      	beq.n	8002336 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800232a:	4b0a      	ldr	r3, [pc, #40]	; (8002354 <HAL_Delay+0x44>)
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	461a      	mov	r2, r3
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	4413      	add	r3, r2
 8002334:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002336:	bf00      	nop
 8002338:	f7ff ffde 	bl	80022f8 <HAL_GetTick>
 800233c:	4602      	mov	r2, r0
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	1ad3      	subs	r3, r2, r3
 8002342:	68fa      	ldr	r2, [r7, #12]
 8002344:	429a      	cmp	r2, r3
 8002346:	d8f7      	bhi.n	8002338 <HAL_Delay+0x28>
  {
  }
}
 8002348:	bf00      	nop
 800234a:	bf00      	nop
 800234c:	3710      	adds	r7, #16
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	20000008 	.word	0x20000008

08002358 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d101      	bne.n	800236a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e0ed      	b.n	8002546 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002370:	b2db      	uxtb	r3, r3
 8002372:	2b00      	cmp	r3, #0
 8002374:	d102      	bne.n	800237c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	f7ff fdb4 	bl	8001ee4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f042 0201 	orr.w	r2, r2, #1
 800238a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800238c:	f7ff ffb4 	bl	80022f8 <HAL_GetTick>
 8002390:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002392:	e012      	b.n	80023ba <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002394:	f7ff ffb0 	bl	80022f8 <HAL_GetTick>
 8002398:	4602      	mov	r2, r0
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	2b0a      	cmp	r3, #10
 80023a0:	d90b      	bls.n	80023ba <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2205      	movs	r2, #5
 80023b2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e0c5      	b.n	8002546 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	f003 0301 	and.w	r3, r3, #1
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d0e5      	beq.n	8002394 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f022 0202 	bic.w	r2, r2, #2
 80023d6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80023d8:	f7ff ff8e 	bl	80022f8 <HAL_GetTick>
 80023dc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80023de:	e012      	b.n	8002406 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80023e0:	f7ff ff8a 	bl	80022f8 <HAL_GetTick>
 80023e4:	4602      	mov	r2, r0
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	2b0a      	cmp	r3, #10
 80023ec:	d90b      	bls.n	8002406 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2205      	movs	r2, #5
 80023fe:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	e09f      	b.n	8002546 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f003 0302 	and.w	r3, r3, #2
 8002410:	2b00      	cmp	r3, #0
 8002412:	d1e5      	bne.n	80023e0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	7e1b      	ldrb	r3, [r3, #24]
 8002418:	2b01      	cmp	r3, #1
 800241a:	d108      	bne.n	800242e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800242a:	601a      	str	r2, [r3, #0]
 800242c:	e007      	b.n	800243e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800243c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	7e5b      	ldrb	r3, [r3, #25]
 8002442:	2b01      	cmp	r3, #1
 8002444:	d108      	bne.n	8002458 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002454:	601a      	str	r2, [r3, #0]
 8002456:	e007      	b.n	8002468 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002466:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	7e9b      	ldrb	r3, [r3, #26]
 800246c:	2b01      	cmp	r3, #1
 800246e:	d108      	bne.n	8002482 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f042 0220 	orr.w	r2, r2, #32
 800247e:	601a      	str	r2, [r3, #0]
 8002480:	e007      	b.n	8002492 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f022 0220 	bic.w	r2, r2, #32
 8002490:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	7edb      	ldrb	r3, [r3, #27]
 8002496:	2b01      	cmp	r3, #1
 8002498:	d108      	bne.n	80024ac <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f022 0210 	bic.w	r2, r2, #16
 80024a8:	601a      	str	r2, [r3, #0]
 80024aa:	e007      	b.n	80024bc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f042 0210 	orr.w	r2, r2, #16
 80024ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	7f1b      	ldrb	r3, [r3, #28]
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d108      	bne.n	80024d6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f042 0208 	orr.w	r2, r2, #8
 80024d2:	601a      	str	r2, [r3, #0]
 80024d4:	e007      	b.n	80024e6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f022 0208 	bic.w	r2, r2, #8
 80024e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	7f5b      	ldrb	r3, [r3, #29]
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	d108      	bne.n	8002500 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f042 0204 	orr.w	r2, r2, #4
 80024fc:	601a      	str	r2, [r3, #0]
 80024fe:	e007      	b.n	8002510 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f022 0204 	bic.w	r2, r2, #4
 800250e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	689a      	ldr	r2, [r3, #8]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	431a      	orrs	r2, r3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	691b      	ldr	r3, [r3, #16]
 800251e:	431a      	orrs	r2, r3
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	695b      	ldr	r3, [r3, #20]
 8002524:	ea42 0103 	orr.w	r1, r2, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	1e5a      	subs	r2, r3, #1
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	430a      	orrs	r2, r1
 8002534:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2201      	movs	r2, #1
 8002540:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002544:	2300      	movs	r3, #0
}
 8002546:	4618      	mov	r0, r3
 8002548:	3710      	adds	r7, #16
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
	...

08002550 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002550:	b480      	push	{r7}
 8002552:	b087      	sub	sp, #28
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002566:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002568:	7cfb      	ldrb	r3, [r7, #19]
 800256a:	2b01      	cmp	r3, #1
 800256c:	d003      	beq.n	8002576 <HAL_CAN_ConfigFilter+0x26>
 800256e:	7cfb      	ldrb	r3, [r7, #19]
 8002570:	2b02      	cmp	r3, #2
 8002572:	f040 80be 	bne.w	80026f2 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002576:	4b65      	ldr	r3, [pc, #404]	; (800270c <HAL_CAN_ConfigFilter+0x1bc>)
 8002578:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002580:	f043 0201 	orr.w	r2, r3, #1
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002590:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025a4:	021b      	lsls	r3, r3, #8
 80025a6:	431a      	orrs	r2, r3
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	695b      	ldr	r3, [r3, #20]
 80025b2:	f003 031f 	and.w	r3, r3, #31
 80025b6:	2201      	movs	r2, #1
 80025b8:	fa02 f303 	lsl.w	r3, r2, r3
 80025bc:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	43db      	mvns	r3, r3
 80025c8:	401a      	ands	r2, r3
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	69db      	ldr	r3, [r3, #28]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d123      	bne.n	8002620 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	43db      	mvns	r3, r3
 80025e2:	401a      	ands	r2, r3
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	68db      	ldr	r3, [r3, #12]
 80025ee:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80025f6:	683a      	ldr	r2, [r7, #0]
 80025f8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80025fa:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	3248      	adds	r2, #72	; 0x48
 8002600:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002614:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002616:	6979      	ldr	r1, [r7, #20]
 8002618:	3348      	adds	r3, #72	; 0x48
 800261a:	00db      	lsls	r3, r3, #3
 800261c:	440b      	add	r3, r1
 800261e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	69db      	ldr	r3, [r3, #28]
 8002624:	2b01      	cmp	r3, #1
 8002626:	d122      	bne.n	800266e <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	431a      	orrs	r2, r3
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002644:	683a      	ldr	r2, [r7, #0]
 8002646:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002648:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	3248      	adds	r2, #72	; 0x48
 800264e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	68db      	ldr	r3, [r3, #12]
 800265c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002662:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002664:	6979      	ldr	r1, [r7, #20]
 8002666:	3348      	adds	r3, #72	; 0x48
 8002668:	00db      	lsls	r3, r3, #3
 800266a:	440b      	add	r3, r1
 800266c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	699b      	ldr	r3, [r3, #24]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d109      	bne.n	800268a <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	43db      	mvns	r3, r3
 8002680:	401a      	ands	r2, r3
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002688:	e007      	b.n	800269a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	431a      	orrs	r2, r3
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	691b      	ldr	r3, [r3, #16]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d109      	bne.n	80026b6 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	43db      	mvns	r3, r3
 80026ac:	401a      	ands	r2, r3
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80026b4:	e007      	b.n	80026c6 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	431a      	orrs	r2, r3
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	6a1b      	ldr	r3, [r3, #32]
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d107      	bne.n	80026de <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	431a      	orrs	r2, r3
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80026e4:	f023 0201 	bic.w	r2, r3, #1
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80026ee:	2300      	movs	r3, #0
 80026f0:	e006      	b.n	8002700 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
  }
}
 8002700:	4618      	mov	r0, r3
 8002702:	371c      	adds	r7, #28
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr
 800270c:	40006400 	.word	0x40006400

08002710 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b084      	sub	sp, #16
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800271e:	b2db      	uxtb	r3, r3
 8002720:	2b01      	cmp	r3, #1
 8002722:	d12e      	bne.n	8002782 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2202      	movs	r2, #2
 8002728:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f022 0201 	bic.w	r2, r2, #1
 800273a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800273c:	f7ff fddc 	bl	80022f8 <HAL_GetTick>
 8002740:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002742:	e012      	b.n	800276a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002744:	f7ff fdd8 	bl	80022f8 <HAL_GetTick>
 8002748:	4602      	mov	r2, r0
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	2b0a      	cmp	r3, #10
 8002750:	d90b      	bls.n	800276a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002756:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2205      	movs	r2, #5
 8002762:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e012      	b.n	8002790 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f003 0301 	and.w	r3, r3, #1
 8002774:	2b00      	cmp	r3, #0
 8002776:	d1e5      	bne.n	8002744 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2200      	movs	r2, #0
 800277c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800277e:	2300      	movs	r3, #0
 8002780:	e006      	b.n	8002790 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002786:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
  }
}
 8002790:	4618      	mov	r0, r3
 8002792:	3710      	adds	r7, #16
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}

08002798 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002798:	b480      	push	{r7}
 800279a:	b089      	sub	sp, #36	; 0x24
 800279c:	af00      	add	r7, sp, #0
 800279e:	60f8      	str	r0, [r7, #12]
 80027a0:	60b9      	str	r1, [r7, #8]
 80027a2:	607a      	str	r2, [r7, #4]
 80027a4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027ac:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80027b6:	7ffb      	ldrb	r3, [r7, #31]
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d003      	beq.n	80027c4 <HAL_CAN_AddTxMessage+0x2c>
 80027bc:	7ffb      	ldrb	r3, [r7, #31]
 80027be:	2b02      	cmp	r3, #2
 80027c0:	f040 80b8 	bne.w	8002934 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80027c4:	69bb      	ldr	r3, [r7, #24]
 80027c6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d10a      	bne.n	80027e4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80027ce:	69bb      	ldr	r3, [r7, #24]
 80027d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d105      	bne.n	80027e4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80027d8:	69bb      	ldr	r3, [r7, #24]
 80027da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80027de:	2b00      	cmp	r3, #0
 80027e0:	f000 80a0 	beq.w	8002924 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80027e4:	69bb      	ldr	r3, [r7, #24]
 80027e6:	0e1b      	lsrs	r3, r3, #24
 80027e8:	f003 0303 	and.w	r3, r3, #3
 80027ec:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	2b02      	cmp	r3, #2
 80027f2:	d907      	bls.n	8002804 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002800:	2301      	movs	r3, #1
 8002802:	e09e      	b.n	8002942 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002804:	2201      	movs	r2, #1
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	409a      	lsls	r2, r3
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d10d      	bne.n	8002832 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002820:	68f9      	ldr	r1, [r7, #12]
 8002822:	6809      	ldr	r1, [r1, #0]
 8002824:	431a      	orrs	r2, r3
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	3318      	adds	r3, #24
 800282a:	011b      	lsls	r3, r3, #4
 800282c:	440b      	add	r3, r1
 800282e:	601a      	str	r2, [r3, #0]
 8002830:	e00f      	b.n	8002852 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800283c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002842:	68f9      	ldr	r1, [r7, #12]
 8002844:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002846:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	3318      	adds	r3, #24
 800284c:	011b      	lsls	r3, r3, #4
 800284e:	440b      	add	r3, r1
 8002850:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	6819      	ldr	r1, [r3, #0]
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	691a      	ldr	r2, [r3, #16]
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	3318      	adds	r3, #24
 800285e:	011b      	lsls	r3, r3, #4
 8002860:	440b      	add	r3, r1
 8002862:	3304      	adds	r3, #4
 8002864:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	7d1b      	ldrb	r3, [r3, #20]
 800286a:	2b01      	cmp	r3, #1
 800286c:	d111      	bne.n	8002892 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	3318      	adds	r3, #24
 8002876:	011b      	lsls	r3, r3, #4
 8002878:	4413      	add	r3, r2
 800287a:	3304      	adds	r3, #4
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	68fa      	ldr	r2, [r7, #12]
 8002880:	6811      	ldr	r1, [r2, #0]
 8002882:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	3318      	adds	r3, #24
 800288a:	011b      	lsls	r3, r3, #4
 800288c:	440b      	add	r3, r1
 800288e:	3304      	adds	r3, #4
 8002890:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	3307      	adds	r3, #7
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	061a      	lsls	r2, r3, #24
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	3306      	adds	r3, #6
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	041b      	lsls	r3, r3, #16
 80028a2:	431a      	orrs	r2, r3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	3305      	adds	r3, #5
 80028a8:	781b      	ldrb	r3, [r3, #0]
 80028aa:	021b      	lsls	r3, r3, #8
 80028ac:	4313      	orrs	r3, r2
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	3204      	adds	r2, #4
 80028b2:	7812      	ldrb	r2, [r2, #0]
 80028b4:	4610      	mov	r0, r2
 80028b6:	68fa      	ldr	r2, [r7, #12]
 80028b8:	6811      	ldr	r1, [r2, #0]
 80028ba:	ea43 0200 	orr.w	r2, r3, r0
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	011b      	lsls	r3, r3, #4
 80028c2:	440b      	add	r3, r1
 80028c4:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80028c8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	3303      	adds	r3, #3
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	061a      	lsls	r2, r3, #24
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	3302      	adds	r3, #2
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	041b      	lsls	r3, r3, #16
 80028da:	431a      	orrs	r2, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	3301      	adds	r3, #1
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	021b      	lsls	r3, r3, #8
 80028e4:	4313      	orrs	r3, r2
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	7812      	ldrb	r2, [r2, #0]
 80028ea:	4610      	mov	r0, r2
 80028ec:	68fa      	ldr	r2, [r7, #12]
 80028ee:	6811      	ldr	r1, [r2, #0]
 80028f0:	ea43 0200 	orr.w	r2, r3, r0
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	011b      	lsls	r3, r3, #4
 80028f8:	440b      	add	r3, r1
 80028fa:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80028fe:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	3318      	adds	r3, #24
 8002908:	011b      	lsls	r3, r3, #4
 800290a:	4413      	add	r3, r2
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	68fa      	ldr	r2, [r7, #12]
 8002910:	6811      	ldr	r1, [r2, #0]
 8002912:	f043 0201 	orr.w	r2, r3, #1
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	3318      	adds	r3, #24
 800291a:	011b      	lsls	r3, r3, #4
 800291c:	440b      	add	r3, r1
 800291e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002920:	2300      	movs	r3, #0
 8002922:	e00e      	b.n	8002942 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002928:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e006      	b.n	8002942 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002938:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002940:	2301      	movs	r3, #1
  }
}
 8002942:	4618      	mov	r0, r3
 8002944:	3724      	adds	r7, #36	; 0x24
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr

0800294e <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 800294e:	b480      	push	{r7}
 8002950:	b085      	sub	sp, #20
 8002952:	af00      	add	r7, sp, #0
 8002954:	6078      	str	r0, [r7, #4]
 8002956:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 8002958:	2300      	movs	r3, #0
 800295a:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002962:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8002964:	7afb      	ldrb	r3, [r7, #11]
 8002966:	2b01      	cmp	r3, #1
 8002968:	d002      	beq.n	8002970 <HAL_CAN_IsTxMessagePending+0x22>
 800296a:	7afb      	ldrb	r3, [r7, #11]
 800296c:	2b02      	cmp	r3, #2
 800296e:	d10b      	bne.n	8002988 <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	689a      	ldr	r2, [r3, #8]
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	069b      	lsls	r3, r3, #26
 800297a:	401a      	ands	r2, r3
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	069b      	lsls	r3, r3, #26
 8002980:	429a      	cmp	r2, r3
 8002982:	d001      	beq.n	8002988 <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 8002984:	2301      	movs	r3, #1
 8002986:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 8002988:	68fb      	ldr	r3, [r7, #12]
}
 800298a:	4618      	mov	r0, r3
 800298c:	3714      	adds	r7, #20
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr

08002996 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002996:	b480      	push	{r7}
 8002998:	b087      	sub	sp, #28
 800299a:	af00      	add	r7, sp, #0
 800299c:	60f8      	str	r0, [r7, #12]
 800299e:	60b9      	str	r1, [r7, #8]
 80029a0:	607a      	str	r2, [r7, #4]
 80029a2:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029aa:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80029ac:	7dfb      	ldrb	r3, [r7, #23]
 80029ae:	2b01      	cmp	r3, #1
 80029b0:	d003      	beq.n	80029ba <HAL_CAN_GetRxMessage+0x24>
 80029b2:	7dfb      	ldrb	r3, [r7, #23]
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	f040 80f3 	bne.w	8002ba0 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d10e      	bne.n	80029de <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	68db      	ldr	r3, [r3, #12]
 80029c6:	f003 0303 	and.w	r3, r3, #3
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d116      	bne.n	80029fc <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e0e7      	b.n	8002bae <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	691b      	ldr	r3, [r3, #16]
 80029e4:	f003 0303 	and.w	r3, r3, #3
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d107      	bne.n	80029fc <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e0d8      	b.n	8002bae <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	331b      	adds	r3, #27
 8002a04:	011b      	lsls	r3, r3, #4
 8002a06:	4413      	add	r3, r2
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 0204 	and.w	r2, r3, #4
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d10c      	bne.n	8002a34 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	331b      	adds	r3, #27
 8002a22:	011b      	lsls	r3, r3, #4
 8002a24:	4413      	add	r3, r2
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	0d5b      	lsrs	r3, r3, #21
 8002a2a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	601a      	str	r2, [r3, #0]
 8002a32:	e00b      	b.n	8002a4c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	331b      	adds	r3, #27
 8002a3c:	011b      	lsls	r3, r3, #4
 8002a3e:	4413      	add	r3, r2
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	08db      	lsrs	r3, r3, #3
 8002a44:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	331b      	adds	r3, #27
 8002a54:	011b      	lsls	r3, r3, #4
 8002a56:	4413      	add	r3, r2
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 0202 	and.w	r2, r3, #2
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	331b      	adds	r3, #27
 8002a6a:	011b      	lsls	r3, r3, #4
 8002a6c:	4413      	add	r3, r2
 8002a6e:	3304      	adds	r3, #4
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 020f 	and.w	r2, r3, #15
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	331b      	adds	r3, #27
 8002a82:	011b      	lsls	r3, r3, #4
 8002a84:	4413      	add	r3, r2
 8002a86:	3304      	adds	r3, #4
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	0a1b      	lsrs	r3, r3, #8
 8002a8c:	b2da      	uxtb	r2, r3
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	331b      	adds	r3, #27
 8002a9a:	011b      	lsls	r3, r3, #4
 8002a9c:	4413      	add	r3, r2
 8002a9e:	3304      	adds	r3, #4
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	0c1b      	lsrs	r3, r3, #16
 8002aa4:	b29a      	uxth	r2, r3
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	011b      	lsls	r3, r3, #4
 8002ab2:	4413      	add	r3, r2
 8002ab4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	b2da      	uxtb	r2, r3
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	011b      	lsls	r3, r3, #4
 8002ac8:	4413      	add	r3, r2
 8002aca:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	0a1a      	lsrs	r2, r3, #8
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	b2d2      	uxtb	r2, r2
 8002ad8:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	011b      	lsls	r3, r3, #4
 8002ae2:	4413      	add	r3, r2
 8002ae4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	0c1a      	lsrs	r2, r3, #16
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	3302      	adds	r3, #2
 8002af0:	b2d2      	uxtb	r2, r2
 8002af2:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	011b      	lsls	r3, r3, #4
 8002afc:	4413      	add	r3, r2
 8002afe:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	0e1a      	lsrs	r2, r3, #24
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	3303      	adds	r3, #3
 8002b0a:	b2d2      	uxtb	r2, r2
 8002b0c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	011b      	lsls	r3, r3, #4
 8002b16:	4413      	add	r3, r2
 8002b18:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	3304      	adds	r3, #4
 8002b22:	b2d2      	uxtb	r2, r2
 8002b24:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	011b      	lsls	r3, r3, #4
 8002b2e:	4413      	add	r3, r2
 8002b30:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	0a1a      	lsrs	r2, r3, #8
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	3305      	adds	r3, #5
 8002b3c:	b2d2      	uxtb	r2, r2
 8002b3e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	011b      	lsls	r3, r3, #4
 8002b48:	4413      	add	r3, r2
 8002b4a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	0c1a      	lsrs	r2, r3, #16
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	3306      	adds	r3, #6
 8002b56:	b2d2      	uxtb	r2, r2
 8002b58:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	011b      	lsls	r3, r3, #4
 8002b62:	4413      	add	r3, r2
 8002b64:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	0e1a      	lsrs	r2, r3, #24
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	3307      	adds	r3, #7
 8002b70:	b2d2      	uxtb	r2, r2
 8002b72:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d108      	bne.n	8002b8c <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	68da      	ldr	r2, [r3, #12]
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f042 0220 	orr.w	r2, r2, #32
 8002b88:	60da      	str	r2, [r3, #12]
 8002b8a:	e007      	b.n	8002b9c <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	691a      	ldr	r2, [r3, #16]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f042 0220 	orr.w	r2, r2, #32
 8002b9a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	e006      	b.n	8002bae <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ba4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002bac:	2301      	movs	r3, #1
  }
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	371c      	adds	r7, #28
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr

08002bba <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002bba:	b480      	push	{r7}
 8002bbc:	b085      	sub	sp, #20
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	6078      	str	r0, [r7, #4]
 8002bc2:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bca:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002bcc:	7bfb      	ldrb	r3, [r7, #15]
 8002bce:	2b01      	cmp	r3, #1
 8002bd0:	d002      	beq.n	8002bd8 <HAL_CAN_ActivateNotification+0x1e>
 8002bd2:	7bfb      	ldrb	r3, [r7, #15]
 8002bd4:	2b02      	cmp	r3, #2
 8002bd6:	d109      	bne.n	8002bec <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	6959      	ldr	r1, [r3, #20]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	683a      	ldr	r2, [r7, #0]
 8002be4:	430a      	orrs	r2, r1
 8002be6:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002be8:	2300      	movs	r3, #0
 8002bea:	e006      	b.n	8002bfa <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
  }
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3714      	adds	r7, #20
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr

08002c06 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002c06:	b580      	push	{r7, lr}
 8002c08:	b08a      	sub	sp, #40	; 0x28
 8002c0a:	af00      	add	r7, sp, #0
 8002c0c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	695b      	ldr	r3, [r3, #20]
 8002c18:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	691b      	ldr	r3, [r3, #16]
 8002c38:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	699b      	ldr	r3, [r3, #24]
 8002c40:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002c42:	6a3b      	ldr	r3, [r7, #32]
 8002c44:	f003 0301 	and.w	r3, r3, #1
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d07c      	beq.n	8002d46 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	f003 0301 	and.w	r3, r3, #1
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d023      	beq.n	8002c9e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002c5e:	69bb      	ldr	r3, [r7, #24]
 8002c60:	f003 0302 	and.w	r3, r3, #2
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d003      	beq.n	8002c70 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002c68:	6878      	ldr	r0, [r7, #4]
 8002c6a:	f000 f983 	bl	8002f74 <HAL_CAN_TxMailbox0CompleteCallback>
 8002c6e:	e016      	b.n	8002c9e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002c70:	69bb      	ldr	r3, [r7, #24]
 8002c72:	f003 0304 	and.w	r3, r3, #4
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d004      	beq.n	8002c84 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c7c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002c80:	627b      	str	r3, [r7, #36]	; 0x24
 8002c82:	e00c      	b.n	8002c9e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002c84:	69bb      	ldr	r3, [r7, #24]
 8002c86:	f003 0308 	and.w	r3, r3, #8
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d004      	beq.n	8002c98 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c90:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002c94:	627b      	str	r3, [r7, #36]	; 0x24
 8002c96:	e002      	b.n	8002c9e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f000 f989 	bl	8002fb0 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002c9e:	69bb      	ldr	r3, [r7, #24]
 8002ca0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d024      	beq.n	8002cf2 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002cb0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002cb2:	69bb      	ldr	r3, [r7, #24]
 8002cb4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d003      	beq.n	8002cc4 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	f000 f963 	bl	8002f88 <HAL_CAN_TxMailbox1CompleteCallback>
 8002cc2:	e016      	b.n	8002cf2 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002cc4:	69bb      	ldr	r3, [r7, #24]
 8002cc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d004      	beq.n	8002cd8 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002cd4:	627b      	str	r3, [r7, #36]	; 0x24
 8002cd6:	e00c      	b.n	8002cf2 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d004      	beq.n	8002cec <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ce8:	627b      	str	r3, [r7, #36]	; 0x24
 8002cea:	e002      	b.n	8002cf2 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	f000 f969 	bl	8002fc4 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002cf2:	69bb      	ldr	r3, [r7, #24]
 8002cf4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d024      	beq.n	8002d46 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002d04:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002d06:	69bb      	ldr	r3, [r7, #24]
 8002d08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d003      	beq.n	8002d18 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	f000 f943 	bl	8002f9c <HAL_CAN_TxMailbox2CompleteCallback>
 8002d16:	e016      	b.n	8002d46 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002d18:	69bb      	ldr	r3, [r7, #24]
 8002d1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d004      	beq.n	8002d2c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d24:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d28:	627b      	str	r3, [r7, #36]	; 0x24
 8002d2a:	e00c      	b.n	8002d46 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002d2c:	69bb      	ldr	r3, [r7, #24]
 8002d2e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d004      	beq.n	8002d40 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d3c:	627b      	str	r3, [r7, #36]	; 0x24
 8002d3e:	e002      	b.n	8002d46 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	f000 f949 	bl	8002fd8 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002d46:	6a3b      	ldr	r3, [r7, #32]
 8002d48:	f003 0308 	and.w	r3, r3, #8
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d00c      	beq.n	8002d6a <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	f003 0310 	and.w	r3, r3, #16
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d007      	beq.n	8002d6a <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d5c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d60:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	2210      	movs	r2, #16
 8002d68:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002d6a:	6a3b      	ldr	r3, [r7, #32]
 8002d6c:	f003 0304 	and.w	r3, r3, #4
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d00b      	beq.n	8002d8c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	f003 0308 	and.w	r3, r3, #8
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d006      	beq.n	8002d8c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	2208      	movs	r2, #8
 8002d84:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f000 f930 	bl	8002fec <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002d8c:	6a3b      	ldr	r3, [r7, #32]
 8002d8e:	f003 0302 	and.w	r3, r3, #2
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d009      	beq.n	8002daa <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	f003 0303 	and.w	r3, r3, #3
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d002      	beq.n	8002daa <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002da4:	6878      	ldr	r0, [r7, #4]
 8002da6:	f7fe f995 	bl	80010d4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002daa:	6a3b      	ldr	r3, [r7, #32]
 8002dac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d00c      	beq.n	8002dce <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	f003 0310 	and.w	r3, r3, #16
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d007      	beq.n	8002dce <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002dc4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	2210      	movs	r2, #16
 8002dcc:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002dce:	6a3b      	ldr	r3, [r7, #32]
 8002dd0:	f003 0320 	and.w	r3, r3, #32
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d00b      	beq.n	8002df0 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	f003 0308 	and.w	r3, r3, #8
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d006      	beq.n	8002df0 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	2208      	movs	r2, #8
 8002de8:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f000 f912 	bl	8003014 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002df0:	6a3b      	ldr	r3, [r7, #32]
 8002df2:	f003 0310 	and.w	r3, r3, #16
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d009      	beq.n	8002e0e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	691b      	ldr	r3, [r3, #16]
 8002e00:	f003 0303 	and.w	r3, r3, #3
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d002      	beq.n	8002e0e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	f000 f8f9 	bl	8003000 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002e0e:	6a3b      	ldr	r3, [r7, #32]
 8002e10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d00b      	beq.n	8002e30 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002e18:	69fb      	ldr	r3, [r7, #28]
 8002e1a:	f003 0310 	and.w	r3, r3, #16
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d006      	beq.n	8002e30 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	2210      	movs	r2, #16
 8002e28:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f000 f8fc 	bl	8003028 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002e30:	6a3b      	ldr	r3, [r7, #32]
 8002e32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d00b      	beq.n	8002e52 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	f003 0308 	and.w	r3, r3, #8
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d006      	beq.n	8002e52 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	2208      	movs	r2, #8
 8002e4a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	f000 f8f5 	bl	800303c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002e52:	6a3b      	ldr	r3, [r7, #32]
 8002e54:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d07b      	beq.n	8002f54 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	f003 0304 	and.w	r3, r3, #4
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d072      	beq.n	8002f4c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002e66:	6a3b      	ldr	r3, [r7, #32]
 8002e68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d008      	beq.n	8002e82 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d003      	beq.n	8002e82 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e7c:	f043 0301 	orr.w	r3, r3, #1
 8002e80:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002e82:	6a3b      	ldr	r3, [r7, #32]
 8002e84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d008      	beq.n	8002e9e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d003      	beq.n	8002e9e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e98:	f043 0302 	orr.w	r3, r3, #2
 8002e9c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002e9e:	6a3b      	ldr	r3, [r7, #32]
 8002ea0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d008      	beq.n	8002eba <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d003      	beq.n	8002eba <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb4:	f043 0304 	orr.w	r3, r3, #4
 8002eb8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002eba:	6a3b      	ldr	r3, [r7, #32]
 8002ebc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d043      	beq.n	8002f4c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d03e      	beq.n	8002f4c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002ed4:	2b60      	cmp	r3, #96	; 0x60
 8002ed6:	d02b      	beq.n	8002f30 <HAL_CAN_IRQHandler+0x32a>
 8002ed8:	2b60      	cmp	r3, #96	; 0x60
 8002eda:	d82e      	bhi.n	8002f3a <HAL_CAN_IRQHandler+0x334>
 8002edc:	2b50      	cmp	r3, #80	; 0x50
 8002ede:	d022      	beq.n	8002f26 <HAL_CAN_IRQHandler+0x320>
 8002ee0:	2b50      	cmp	r3, #80	; 0x50
 8002ee2:	d82a      	bhi.n	8002f3a <HAL_CAN_IRQHandler+0x334>
 8002ee4:	2b40      	cmp	r3, #64	; 0x40
 8002ee6:	d019      	beq.n	8002f1c <HAL_CAN_IRQHandler+0x316>
 8002ee8:	2b40      	cmp	r3, #64	; 0x40
 8002eea:	d826      	bhi.n	8002f3a <HAL_CAN_IRQHandler+0x334>
 8002eec:	2b30      	cmp	r3, #48	; 0x30
 8002eee:	d010      	beq.n	8002f12 <HAL_CAN_IRQHandler+0x30c>
 8002ef0:	2b30      	cmp	r3, #48	; 0x30
 8002ef2:	d822      	bhi.n	8002f3a <HAL_CAN_IRQHandler+0x334>
 8002ef4:	2b10      	cmp	r3, #16
 8002ef6:	d002      	beq.n	8002efe <HAL_CAN_IRQHandler+0x2f8>
 8002ef8:	2b20      	cmp	r3, #32
 8002efa:	d005      	beq.n	8002f08 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002efc:	e01d      	b.n	8002f3a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f00:	f043 0308 	orr.w	r3, r3, #8
 8002f04:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002f06:	e019      	b.n	8002f3c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f0a:	f043 0310 	orr.w	r3, r3, #16
 8002f0e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002f10:	e014      	b.n	8002f3c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f14:	f043 0320 	orr.w	r3, r3, #32
 8002f18:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002f1a:	e00f      	b.n	8002f3c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f22:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002f24:	e00a      	b.n	8002f3c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f2c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002f2e:	e005      	b.n	8002f3c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f36:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002f38:	e000      	b.n	8002f3c <HAL_CAN_IRQHandler+0x336>
            break;
 8002f3a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	699a      	ldr	r2, [r3, #24]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002f4a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2204      	movs	r2, #4
 8002f52:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d008      	beq.n	8002f6c <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f60:	431a      	orrs	r2, r3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002f66:	6878      	ldr	r0, [r7, #4]
 8002f68:	f000 f872 	bl	8003050 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002f6c:	bf00      	nop
 8002f6e:	3728      	adds	r7, #40	; 0x28
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002f7c:	bf00      	nop
 8002f7e:	370c      	adds	r7, #12
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr

08002f88 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b083      	sub	sp, #12
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002f90:	bf00      	nop
 8002f92:	370c      	adds	r7, #12
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr

08002f9c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b083      	sub	sp, #12
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002fa4:	bf00      	nop
 8002fa6:	370c      	adds	r7, #12
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr

08002fb0 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002fb8:	bf00      	nop
 8002fba:	370c      	adds	r7, #12
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr

08002fc4 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b083      	sub	sp, #12
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002fcc:	bf00      	nop
 8002fce:	370c      	adds	r7, #12
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd6:	4770      	bx	lr

08002fd8 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b083      	sub	sp, #12
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002fe0:	bf00      	nop
 8002fe2:	370c      	adds	r7, #12
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr

08002fec <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002ff4:	bf00      	nop
 8002ff6:	370c      	adds	r7, #12
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr

08003000 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003000:	b480      	push	{r7}
 8003002:	b083      	sub	sp, #12
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003008:	bf00      	nop
 800300a:	370c      	adds	r7, #12
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr

08003014 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003014:	b480      	push	{r7}
 8003016:	b083      	sub	sp, #12
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800301c:	bf00      	nop
 800301e:	370c      	adds	r7, #12
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr

08003028 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003030:	bf00      	nop
 8003032:	370c      	adds	r7, #12
 8003034:	46bd      	mov	sp, r7
 8003036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303a:	4770      	bx	lr

0800303c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003044:	bf00      	nop
 8003046:	370c      	adds	r7, #12
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr

08003050 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003058:	bf00      	nop
 800305a:	370c      	adds	r7, #12
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr

08003064 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003064:	b480      	push	{r7}
 8003066:	b085      	sub	sp, #20
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f003 0307 	and.w	r3, r3, #7
 8003072:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003074:	4b0c      	ldr	r3, [pc, #48]	; (80030a8 <__NVIC_SetPriorityGrouping+0x44>)
 8003076:	68db      	ldr	r3, [r3, #12]
 8003078:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800307a:	68ba      	ldr	r2, [r7, #8]
 800307c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003080:	4013      	ands	r3, r2
 8003082:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800308c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003090:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003094:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003096:	4a04      	ldr	r2, [pc, #16]	; (80030a8 <__NVIC_SetPriorityGrouping+0x44>)
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	60d3      	str	r3, [r2, #12]
}
 800309c:	bf00      	nop
 800309e:	3714      	adds	r7, #20
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr
 80030a8:	e000ed00 	.word	0xe000ed00

080030ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030b0:	4b04      	ldr	r3, [pc, #16]	; (80030c4 <__NVIC_GetPriorityGrouping+0x18>)
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	0a1b      	lsrs	r3, r3, #8
 80030b6:	f003 0307 	and.w	r3, r3, #7
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr
 80030c4:	e000ed00 	.word	0xe000ed00

080030c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b083      	sub	sp, #12
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	4603      	mov	r3, r0
 80030d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	db0b      	blt.n	80030f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030da:	79fb      	ldrb	r3, [r7, #7]
 80030dc:	f003 021f 	and.w	r2, r3, #31
 80030e0:	4907      	ldr	r1, [pc, #28]	; (8003100 <__NVIC_EnableIRQ+0x38>)
 80030e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030e6:	095b      	lsrs	r3, r3, #5
 80030e8:	2001      	movs	r0, #1
 80030ea:	fa00 f202 	lsl.w	r2, r0, r2
 80030ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80030f2:	bf00      	nop
 80030f4:	370c      	adds	r7, #12
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	e000e100 	.word	0xe000e100

08003104 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	4603      	mov	r3, r0
 800310c:	6039      	str	r1, [r7, #0]
 800310e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003110:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003114:	2b00      	cmp	r3, #0
 8003116:	db0a      	blt.n	800312e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	b2da      	uxtb	r2, r3
 800311c:	490c      	ldr	r1, [pc, #48]	; (8003150 <__NVIC_SetPriority+0x4c>)
 800311e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003122:	0112      	lsls	r2, r2, #4
 8003124:	b2d2      	uxtb	r2, r2
 8003126:	440b      	add	r3, r1
 8003128:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800312c:	e00a      	b.n	8003144 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	b2da      	uxtb	r2, r3
 8003132:	4908      	ldr	r1, [pc, #32]	; (8003154 <__NVIC_SetPriority+0x50>)
 8003134:	79fb      	ldrb	r3, [r7, #7]
 8003136:	f003 030f 	and.w	r3, r3, #15
 800313a:	3b04      	subs	r3, #4
 800313c:	0112      	lsls	r2, r2, #4
 800313e:	b2d2      	uxtb	r2, r2
 8003140:	440b      	add	r3, r1
 8003142:	761a      	strb	r2, [r3, #24]
}
 8003144:	bf00      	nop
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr
 8003150:	e000e100 	.word	0xe000e100
 8003154:	e000ed00 	.word	0xe000ed00

08003158 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003158:	b480      	push	{r7}
 800315a:	b089      	sub	sp, #36	; 0x24
 800315c:	af00      	add	r7, sp, #0
 800315e:	60f8      	str	r0, [r7, #12]
 8003160:	60b9      	str	r1, [r7, #8]
 8003162:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	f003 0307 	and.w	r3, r3, #7
 800316a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	f1c3 0307 	rsb	r3, r3, #7
 8003172:	2b04      	cmp	r3, #4
 8003174:	bf28      	it	cs
 8003176:	2304      	movcs	r3, #4
 8003178:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800317a:	69fb      	ldr	r3, [r7, #28]
 800317c:	3304      	adds	r3, #4
 800317e:	2b06      	cmp	r3, #6
 8003180:	d902      	bls.n	8003188 <NVIC_EncodePriority+0x30>
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	3b03      	subs	r3, #3
 8003186:	e000      	b.n	800318a <NVIC_EncodePriority+0x32>
 8003188:	2300      	movs	r3, #0
 800318a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800318c:	f04f 32ff 	mov.w	r2, #4294967295
 8003190:	69bb      	ldr	r3, [r7, #24]
 8003192:	fa02 f303 	lsl.w	r3, r2, r3
 8003196:	43da      	mvns	r2, r3
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	401a      	ands	r2, r3
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031a0:	f04f 31ff 	mov.w	r1, #4294967295
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	fa01 f303 	lsl.w	r3, r1, r3
 80031aa:	43d9      	mvns	r1, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031b0:	4313      	orrs	r3, r2
         );
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3724      	adds	r7, #36	; 0x24
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
	...

080031c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	3b01      	subs	r3, #1
 80031cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80031d0:	d301      	bcc.n	80031d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031d2:	2301      	movs	r3, #1
 80031d4:	e00f      	b.n	80031f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031d6:	4a0a      	ldr	r2, [pc, #40]	; (8003200 <SysTick_Config+0x40>)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	3b01      	subs	r3, #1
 80031dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031de:	210f      	movs	r1, #15
 80031e0:	f04f 30ff 	mov.w	r0, #4294967295
 80031e4:	f7ff ff8e 	bl	8003104 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031e8:	4b05      	ldr	r3, [pc, #20]	; (8003200 <SysTick_Config+0x40>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031ee:	4b04      	ldr	r3, [pc, #16]	; (8003200 <SysTick_Config+0x40>)
 80031f0:	2207      	movs	r2, #7
 80031f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031f4:	2300      	movs	r3, #0
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3708      	adds	r7, #8
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	e000e010 	.word	0xe000e010

08003204 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b082      	sub	sp, #8
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800320c:	6878      	ldr	r0, [r7, #4]
 800320e:	f7ff ff29 	bl	8003064 <__NVIC_SetPriorityGrouping>
}
 8003212:	bf00      	nop
 8003214:	3708      	adds	r7, #8
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}

0800321a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800321a:	b580      	push	{r7, lr}
 800321c:	b086      	sub	sp, #24
 800321e:	af00      	add	r7, sp, #0
 8003220:	4603      	mov	r3, r0
 8003222:	60b9      	str	r1, [r7, #8]
 8003224:	607a      	str	r2, [r7, #4]
 8003226:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003228:	2300      	movs	r3, #0
 800322a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800322c:	f7ff ff3e 	bl	80030ac <__NVIC_GetPriorityGrouping>
 8003230:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	68b9      	ldr	r1, [r7, #8]
 8003236:	6978      	ldr	r0, [r7, #20]
 8003238:	f7ff ff8e 	bl	8003158 <NVIC_EncodePriority>
 800323c:	4602      	mov	r2, r0
 800323e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003242:	4611      	mov	r1, r2
 8003244:	4618      	mov	r0, r3
 8003246:	f7ff ff5d 	bl	8003104 <__NVIC_SetPriority>
}
 800324a:	bf00      	nop
 800324c:	3718      	adds	r7, #24
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}

08003252 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003252:	b580      	push	{r7, lr}
 8003254:	b082      	sub	sp, #8
 8003256:	af00      	add	r7, sp, #0
 8003258:	4603      	mov	r3, r0
 800325a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800325c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003260:	4618      	mov	r0, r3
 8003262:	f7ff ff31 	bl	80030c8 <__NVIC_EnableIRQ>
}
 8003266:	bf00      	nop
 8003268:	3708      	adds	r7, #8
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}

0800326e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800326e:	b580      	push	{r7, lr}
 8003270:	b082      	sub	sp, #8
 8003272:	af00      	add	r7, sp, #0
 8003274:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	f7ff ffa2 	bl	80031c0 <SysTick_Config>
 800327c:	4603      	mov	r3, r0
}
 800327e:	4618      	mov	r0, r3
 8003280:	3708      	adds	r7, #8
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
	...

08003288 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003288:	b480      	push	{r7}
 800328a:	b089      	sub	sp, #36	; 0x24
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003292:	2300      	movs	r3, #0
 8003294:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003296:	2300      	movs	r3, #0
 8003298:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800329a:	2300      	movs	r3, #0
 800329c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800329e:	2300      	movs	r3, #0
 80032a0:	61fb      	str	r3, [r7, #28]
 80032a2:	e16b      	b.n	800357c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80032a4:	2201      	movs	r2, #1
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	697a      	ldr	r2, [r7, #20]
 80032b4:	4013      	ands	r3, r2
 80032b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032b8:	693a      	ldr	r2, [r7, #16]
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	429a      	cmp	r2, r3
 80032be:	f040 815a 	bne.w	8003576 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	f003 0303 	and.w	r3, r3, #3
 80032ca:	2b01      	cmp	r3, #1
 80032cc:	d005      	beq.n	80032da <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032d6:	2b02      	cmp	r3, #2
 80032d8:	d130      	bne.n	800333c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	005b      	lsls	r3, r3, #1
 80032e4:	2203      	movs	r2, #3
 80032e6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ea:	43db      	mvns	r3, r3
 80032ec:	69ba      	ldr	r2, [r7, #24]
 80032ee:	4013      	ands	r3, r2
 80032f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	68da      	ldr	r2, [r3, #12]
 80032f6:	69fb      	ldr	r3, [r7, #28]
 80032f8:	005b      	lsls	r3, r3, #1
 80032fa:	fa02 f303 	lsl.w	r3, r2, r3
 80032fe:	69ba      	ldr	r2, [r7, #24]
 8003300:	4313      	orrs	r3, r2
 8003302:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	69ba      	ldr	r2, [r7, #24]
 8003308:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003310:	2201      	movs	r2, #1
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	fa02 f303 	lsl.w	r3, r2, r3
 8003318:	43db      	mvns	r3, r3
 800331a:	69ba      	ldr	r2, [r7, #24]
 800331c:	4013      	ands	r3, r2
 800331e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	091b      	lsrs	r3, r3, #4
 8003326:	f003 0201 	and.w	r2, r3, #1
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	fa02 f303 	lsl.w	r3, r2, r3
 8003330:	69ba      	ldr	r2, [r7, #24]
 8003332:	4313      	orrs	r3, r2
 8003334:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	69ba      	ldr	r2, [r7, #24]
 800333a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	f003 0303 	and.w	r3, r3, #3
 8003344:	2b03      	cmp	r3, #3
 8003346:	d017      	beq.n	8003378 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	68db      	ldr	r3, [r3, #12]
 800334c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	005b      	lsls	r3, r3, #1
 8003352:	2203      	movs	r2, #3
 8003354:	fa02 f303 	lsl.w	r3, r2, r3
 8003358:	43db      	mvns	r3, r3
 800335a:	69ba      	ldr	r2, [r7, #24]
 800335c:	4013      	ands	r3, r2
 800335e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	689a      	ldr	r2, [r3, #8]
 8003364:	69fb      	ldr	r3, [r7, #28]
 8003366:	005b      	lsls	r3, r3, #1
 8003368:	fa02 f303 	lsl.w	r3, r2, r3
 800336c:	69ba      	ldr	r2, [r7, #24]
 800336e:	4313      	orrs	r3, r2
 8003370:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	69ba      	ldr	r2, [r7, #24]
 8003376:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	f003 0303 	and.w	r3, r3, #3
 8003380:	2b02      	cmp	r3, #2
 8003382:	d123      	bne.n	80033cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	08da      	lsrs	r2, r3, #3
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	3208      	adds	r2, #8
 800338c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003390:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	f003 0307 	and.w	r3, r3, #7
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	220f      	movs	r2, #15
 800339c:	fa02 f303 	lsl.w	r3, r2, r3
 80033a0:	43db      	mvns	r3, r3
 80033a2:	69ba      	ldr	r2, [r7, #24]
 80033a4:	4013      	ands	r3, r2
 80033a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	691a      	ldr	r2, [r3, #16]
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	f003 0307 	and.w	r3, r3, #7
 80033b2:	009b      	lsls	r3, r3, #2
 80033b4:	fa02 f303 	lsl.w	r3, r2, r3
 80033b8:	69ba      	ldr	r2, [r7, #24]
 80033ba:	4313      	orrs	r3, r2
 80033bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	08da      	lsrs	r2, r3, #3
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	3208      	adds	r2, #8
 80033c6:	69b9      	ldr	r1, [r7, #24]
 80033c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033d2:	69fb      	ldr	r3, [r7, #28]
 80033d4:	005b      	lsls	r3, r3, #1
 80033d6:	2203      	movs	r2, #3
 80033d8:	fa02 f303 	lsl.w	r3, r2, r3
 80033dc:	43db      	mvns	r3, r3
 80033de:	69ba      	ldr	r2, [r7, #24]
 80033e0:	4013      	ands	r3, r2
 80033e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f003 0203 	and.w	r2, r3, #3
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	005b      	lsls	r3, r3, #1
 80033f0:	fa02 f303 	lsl.w	r3, r2, r3
 80033f4:	69ba      	ldr	r2, [r7, #24]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	69ba      	ldr	r2, [r7, #24]
 80033fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003408:	2b00      	cmp	r3, #0
 800340a:	f000 80b4 	beq.w	8003576 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800340e:	2300      	movs	r3, #0
 8003410:	60fb      	str	r3, [r7, #12]
 8003412:	4b60      	ldr	r3, [pc, #384]	; (8003594 <HAL_GPIO_Init+0x30c>)
 8003414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003416:	4a5f      	ldr	r2, [pc, #380]	; (8003594 <HAL_GPIO_Init+0x30c>)
 8003418:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800341c:	6453      	str	r3, [r2, #68]	; 0x44
 800341e:	4b5d      	ldr	r3, [pc, #372]	; (8003594 <HAL_GPIO_Init+0x30c>)
 8003420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003422:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003426:	60fb      	str	r3, [r7, #12]
 8003428:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800342a:	4a5b      	ldr	r2, [pc, #364]	; (8003598 <HAL_GPIO_Init+0x310>)
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	089b      	lsrs	r3, r3, #2
 8003430:	3302      	adds	r3, #2
 8003432:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003436:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003438:	69fb      	ldr	r3, [r7, #28]
 800343a:	f003 0303 	and.w	r3, r3, #3
 800343e:	009b      	lsls	r3, r3, #2
 8003440:	220f      	movs	r2, #15
 8003442:	fa02 f303 	lsl.w	r3, r2, r3
 8003446:	43db      	mvns	r3, r3
 8003448:	69ba      	ldr	r2, [r7, #24]
 800344a:	4013      	ands	r3, r2
 800344c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a52      	ldr	r2, [pc, #328]	; (800359c <HAL_GPIO_Init+0x314>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d02b      	beq.n	80034ae <HAL_GPIO_Init+0x226>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a51      	ldr	r2, [pc, #324]	; (80035a0 <HAL_GPIO_Init+0x318>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d025      	beq.n	80034aa <HAL_GPIO_Init+0x222>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a50      	ldr	r2, [pc, #320]	; (80035a4 <HAL_GPIO_Init+0x31c>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d01f      	beq.n	80034a6 <HAL_GPIO_Init+0x21e>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4a4f      	ldr	r2, [pc, #316]	; (80035a8 <HAL_GPIO_Init+0x320>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d019      	beq.n	80034a2 <HAL_GPIO_Init+0x21a>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a4e      	ldr	r2, [pc, #312]	; (80035ac <HAL_GPIO_Init+0x324>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d013      	beq.n	800349e <HAL_GPIO_Init+0x216>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a4d      	ldr	r2, [pc, #308]	; (80035b0 <HAL_GPIO_Init+0x328>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d00d      	beq.n	800349a <HAL_GPIO_Init+0x212>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a4c      	ldr	r2, [pc, #304]	; (80035b4 <HAL_GPIO_Init+0x32c>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d007      	beq.n	8003496 <HAL_GPIO_Init+0x20e>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a4b      	ldr	r2, [pc, #300]	; (80035b8 <HAL_GPIO_Init+0x330>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d101      	bne.n	8003492 <HAL_GPIO_Init+0x20a>
 800348e:	2307      	movs	r3, #7
 8003490:	e00e      	b.n	80034b0 <HAL_GPIO_Init+0x228>
 8003492:	2308      	movs	r3, #8
 8003494:	e00c      	b.n	80034b0 <HAL_GPIO_Init+0x228>
 8003496:	2306      	movs	r3, #6
 8003498:	e00a      	b.n	80034b0 <HAL_GPIO_Init+0x228>
 800349a:	2305      	movs	r3, #5
 800349c:	e008      	b.n	80034b0 <HAL_GPIO_Init+0x228>
 800349e:	2304      	movs	r3, #4
 80034a0:	e006      	b.n	80034b0 <HAL_GPIO_Init+0x228>
 80034a2:	2303      	movs	r3, #3
 80034a4:	e004      	b.n	80034b0 <HAL_GPIO_Init+0x228>
 80034a6:	2302      	movs	r3, #2
 80034a8:	e002      	b.n	80034b0 <HAL_GPIO_Init+0x228>
 80034aa:	2301      	movs	r3, #1
 80034ac:	e000      	b.n	80034b0 <HAL_GPIO_Init+0x228>
 80034ae:	2300      	movs	r3, #0
 80034b0:	69fa      	ldr	r2, [r7, #28]
 80034b2:	f002 0203 	and.w	r2, r2, #3
 80034b6:	0092      	lsls	r2, r2, #2
 80034b8:	4093      	lsls	r3, r2
 80034ba:	69ba      	ldr	r2, [r7, #24]
 80034bc:	4313      	orrs	r3, r2
 80034be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034c0:	4935      	ldr	r1, [pc, #212]	; (8003598 <HAL_GPIO_Init+0x310>)
 80034c2:	69fb      	ldr	r3, [r7, #28]
 80034c4:	089b      	lsrs	r3, r3, #2
 80034c6:	3302      	adds	r3, #2
 80034c8:	69ba      	ldr	r2, [r7, #24]
 80034ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034ce:	4b3b      	ldr	r3, [pc, #236]	; (80035bc <HAL_GPIO_Init+0x334>)
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	43db      	mvns	r3, r3
 80034d8:	69ba      	ldr	r2, [r7, #24]
 80034da:	4013      	ands	r3, r2
 80034dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d003      	beq.n	80034f2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80034ea:	69ba      	ldr	r2, [r7, #24]
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034f2:	4a32      	ldr	r2, [pc, #200]	; (80035bc <HAL_GPIO_Init+0x334>)
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034f8:	4b30      	ldr	r3, [pc, #192]	; (80035bc <HAL_GPIO_Init+0x334>)
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	43db      	mvns	r3, r3
 8003502:	69ba      	ldr	r2, [r7, #24]
 8003504:	4013      	ands	r3, r2
 8003506:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003510:	2b00      	cmp	r3, #0
 8003512:	d003      	beq.n	800351c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003514:	69ba      	ldr	r2, [r7, #24]
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	4313      	orrs	r3, r2
 800351a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800351c:	4a27      	ldr	r2, [pc, #156]	; (80035bc <HAL_GPIO_Init+0x334>)
 800351e:	69bb      	ldr	r3, [r7, #24]
 8003520:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003522:	4b26      	ldr	r3, [pc, #152]	; (80035bc <HAL_GPIO_Init+0x334>)
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	43db      	mvns	r3, r3
 800352c:	69ba      	ldr	r2, [r7, #24]
 800352e:	4013      	ands	r3, r2
 8003530:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d003      	beq.n	8003546 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800353e:	69ba      	ldr	r2, [r7, #24]
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	4313      	orrs	r3, r2
 8003544:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003546:	4a1d      	ldr	r2, [pc, #116]	; (80035bc <HAL_GPIO_Init+0x334>)
 8003548:	69bb      	ldr	r3, [r7, #24]
 800354a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800354c:	4b1b      	ldr	r3, [pc, #108]	; (80035bc <HAL_GPIO_Init+0x334>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	43db      	mvns	r3, r3
 8003556:	69ba      	ldr	r2, [r7, #24]
 8003558:	4013      	ands	r3, r2
 800355a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003564:	2b00      	cmp	r3, #0
 8003566:	d003      	beq.n	8003570 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003568:	69ba      	ldr	r2, [r7, #24]
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	4313      	orrs	r3, r2
 800356e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003570:	4a12      	ldr	r2, [pc, #72]	; (80035bc <HAL_GPIO_Init+0x334>)
 8003572:	69bb      	ldr	r3, [r7, #24]
 8003574:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003576:	69fb      	ldr	r3, [r7, #28]
 8003578:	3301      	adds	r3, #1
 800357a:	61fb      	str	r3, [r7, #28]
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	2b0f      	cmp	r3, #15
 8003580:	f67f ae90 	bls.w	80032a4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003584:	bf00      	nop
 8003586:	bf00      	nop
 8003588:	3724      	adds	r7, #36	; 0x24
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr
 8003592:	bf00      	nop
 8003594:	40023800 	.word	0x40023800
 8003598:	40013800 	.word	0x40013800
 800359c:	40020000 	.word	0x40020000
 80035a0:	40020400 	.word	0x40020400
 80035a4:	40020800 	.word	0x40020800
 80035a8:	40020c00 	.word	0x40020c00
 80035ac:	40021000 	.word	0x40021000
 80035b0:	40021400 	.word	0x40021400
 80035b4:	40021800 	.word	0x40021800
 80035b8:	40021c00 	.word	0x40021c00
 80035bc:	40013c00 	.word	0x40013c00

080035c0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b086      	sub	sp, #24
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d101      	bne.n	80035d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e267      	b.n	8003aa2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 0301 	and.w	r3, r3, #1
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d075      	beq.n	80036ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035de:	4b88      	ldr	r3, [pc, #544]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	f003 030c 	and.w	r3, r3, #12
 80035e6:	2b04      	cmp	r3, #4
 80035e8:	d00c      	beq.n	8003604 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035ea:	4b85      	ldr	r3, [pc, #532]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035f2:	2b08      	cmp	r3, #8
 80035f4:	d112      	bne.n	800361c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035f6:	4b82      	ldr	r3, [pc, #520]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003602:	d10b      	bne.n	800361c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003604:	4b7e      	ldr	r3, [pc, #504]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800360c:	2b00      	cmp	r3, #0
 800360e:	d05b      	beq.n	80036c8 <HAL_RCC_OscConfig+0x108>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d157      	bne.n	80036c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	e242      	b.n	8003aa2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003624:	d106      	bne.n	8003634 <HAL_RCC_OscConfig+0x74>
 8003626:	4b76      	ldr	r3, [pc, #472]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a75      	ldr	r2, [pc, #468]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 800362c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003630:	6013      	str	r3, [r2, #0]
 8003632:	e01d      	b.n	8003670 <HAL_RCC_OscConfig+0xb0>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800363c:	d10c      	bne.n	8003658 <HAL_RCC_OscConfig+0x98>
 800363e:	4b70      	ldr	r3, [pc, #448]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a6f      	ldr	r2, [pc, #444]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 8003644:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003648:	6013      	str	r3, [r2, #0]
 800364a:	4b6d      	ldr	r3, [pc, #436]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a6c      	ldr	r2, [pc, #432]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 8003650:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003654:	6013      	str	r3, [r2, #0]
 8003656:	e00b      	b.n	8003670 <HAL_RCC_OscConfig+0xb0>
 8003658:	4b69      	ldr	r3, [pc, #420]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a68      	ldr	r2, [pc, #416]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 800365e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003662:	6013      	str	r3, [r2, #0]
 8003664:	4b66      	ldr	r3, [pc, #408]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a65      	ldr	r2, [pc, #404]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 800366a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800366e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d013      	beq.n	80036a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003678:	f7fe fe3e 	bl	80022f8 <HAL_GetTick>
 800367c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800367e:	e008      	b.n	8003692 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003680:	f7fe fe3a 	bl	80022f8 <HAL_GetTick>
 8003684:	4602      	mov	r2, r0
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	1ad3      	subs	r3, r2, r3
 800368a:	2b64      	cmp	r3, #100	; 0x64
 800368c:	d901      	bls.n	8003692 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800368e:	2303      	movs	r3, #3
 8003690:	e207      	b.n	8003aa2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003692:	4b5b      	ldr	r3, [pc, #364]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800369a:	2b00      	cmp	r3, #0
 800369c:	d0f0      	beq.n	8003680 <HAL_RCC_OscConfig+0xc0>
 800369e:	e014      	b.n	80036ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036a0:	f7fe fe2a 	bl	80022f8 <HAL_GetTick>
 80036a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036a6:	e008      	b.n	80036ba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80036a8:	f7fe fe26 	bl	80022f8 <HAL_GetTick>
 80036ac:	4602      	mov	r2, r0
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	2b64      	cmp	r3, #100	; 0x64
 80036b4:	d901      	bls.n	80036ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	e1f3      	b.n	8003aa2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036ba:	4b51      	ldr	r3, [pc, #324]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d1f0      	bne.n	80036a8 <HAL_RCC_OscConfig+0xe8>
 80036c6:	e000      	b.n	80036ca <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f003 0302 	and.w	r3, r3, #2
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d063      	beq.n	800379e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80036d6:	4b4a      	ldr	r3, [pc, #296]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	f003 030c 	and.w	r3, r3, #12
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d00b      	beq.n	80036fa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036e2:	4b47      	ldr	r3, [pc, #284]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80036ea:	2b08      	cmp	r3, #8
 80036ec:	d11c      	bne.n	8003728 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036ee:	4b44      	ldr	r3, [pc, #272]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d116      	bne.n	8003728 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036fa:	4b41      	ldr	r3, [pc, #260]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 0302 	and.w	r3, r3, #2
 8003702:	2b00      	cmp	r3, #0
 8003704:	d005      	beq.n	8003712 <HAL_RCC_OscConfig+0x152>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	2b01      	cmp	r3, #1
 800370c:	d001      	beq.n	8003712 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e1c7      	b.n	8003aa2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003712:	4b3b      	ldr	r3, [pc, #236]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	691b      	ldr	r3, [r3, #16]
 800371e:	00db      	lsls	r3, r3, #3
 8003720:	4937      	ldr	r1, [pc, #220]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 8003722:	4313      	orrs	r3, r2
 8003724:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003726:	e03a      	b.n	800379e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	68db      	ldr	r3, [r3, #12]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d020      	beq.n	8003772 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003730:	4b34      	ldr	r3, [pc, #208]	; (8003804 <HAL_RCC_OscConfig+0x244>)
 8003732:	2201      	movs	r2, #1
 8003734:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003736:	f7fe fddf 	bl	80022f8 <HAL_GetTick>
 800373a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800373c:	e008      	b.n	8003750 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800373e:	f7fe fddb 	bl	80022f8 <HAL_GetTick>
 8003742:	4602      	mov	r2, r0
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	1ad3      	subs	r3, r2, r3
 8003748:	2b02      	cmp	r3, #2
 800374a:	d901      	bls.n	8003750 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800374c:	2303      	movs	r3, #3
 800374e:	e1a8      	b.n	8003aa2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003750:	4b2b      	ldr	r3, [pc, #172]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f003 0302 	and.w	r3, r3, #2
 8003758:	2b00      	cmp	r3, #0
 800375a:	d0f0      	beq.n	800373e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800375c:	4b28      	ldr	r3, [pc, #160]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	691b      	ldr	r3, [r3, #16]
 8003768:	00db      	lsls	r3, r3, #3
 800376a:	4925      	ldr	r1, [pc, #148]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 800376c:	4313      	orrs	r3, r2
 800376e:	600b      	str	r3, [r1, #0]
 8003770:	e015      	b.n	800379e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003772:	4b24      	ldr	r3, [pc, #144]	; (8003804 <HAL_RCC_OscConfig+0x244>)
 8003774:	2200      	movs	r2, #0
 8003776:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003778:	f7fe fdbe 	bl	80022f8 <HAL_GetTick>
 800377c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800377e:	e008      	b.n	8003792 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003780:	f7fe fdba 	bl	80022f8 <HAL_GetTick>
 8003784:	4602      	mov	r2, r0
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	2b02      	cmp	r3, #2
 800378c:	d901      	bls.n	8003792 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800378e:	2303      	movs	r3, #3
 8003790:	e187      	b.n	8003aa2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003792:	4b1b      	ldr	r3, [pc, #108]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f003 0302 	and.w	r3, r3, #2
 800379a:	2b00      	cmp	r3, #0
 800379c:	d1f0      	bne.n	8003780 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0308 	and.w	r3, r3, #8
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d036      	beq.n	8003818 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	695b      	ldr	r3, [r3, #20]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d016      	beq.n	80037e0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037b2:	4b15      	ldr	r3, [pc, #84]	; (8003808 <HAL_RCC_OscConfig+0x248>)
 80037b4:	2201      	movs	r2, #1
 80037b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037b8:	f7fe fd9e 	bl	80022f8 <HAL_GetTick>
 80037bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037be:	e008      	b.n	80037d2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037c0:	f7fe fd9a 	bl	80022f8 <HAL_GetTick>
 80037c4:	4602      	mov	r2, r0
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	2b02      	cmp	r3, #2
 80037cc:	d901      	bls.n	80037d2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	e167      	b.n	8003aa2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037d2:	4b0b      	ldr	r3, [pc, #44]	; (8003800 <HAL_RCC_OscConfig+0x240>)
 80037d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037d6:	f003 0302 	and.w	r3, r3, #2
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d0f0      	beq.n	80037c0 <HAL_RCC_OscConfig+0x200>
 80037de:	e01b      	b.n	8003818 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037e0:	4b09      	ldr	r3, [pc, #36]	; (8003808 <HAL_RCC_OscConfig+0x248>)
 80037e2:	2200      	movs	r2, #0
 80037e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037e6:	f7fe fd87 	bl	80022f8 <HAL_GetTick>
 80037ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037ec:	e00e      	b.n	800380c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037ee:	f7fe fd83 	bl	80022f8 <HAL_GetTick>
 80037f2:	4602      	mov	r2, r0
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	1ad3      	subs	r3, r2, r3
 80037f8:	2b02      	cmp	r3, #2
 80037fa:	d907      	bls.n	800380c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80037fc:	2303      	movs	r3, #3
 80037fe:	e150      	b.n	8003aa2 <HAL_RCC_OscConfig+0x4e2>
 8003800:	40023800 	.word	0x40023800
 8003804:	42470000 	.word	0x42470000
 8003808:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800380c:	4b88      	ldr	r3, [pc, #544]	; (8003a30 <HAL_RCC_OscConfig+0x470>)
 800380e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003810:	f003 0302 	and.w	r3, r3, #2
 8003814:	2b00      	cmp	r3, #0
 8003816:	d1ea      	bne.n	80037ee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 0304 	and.w	r3, r3, #4
 8003820:	2b00      	cmp	r3, #0
 8003822:	f000 8097 	beq.w	8003954 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003826:	2300      	movs	r3, #0
 8003828:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800382a:	4b81      	ldr	r3, [pc, #516]	; (8003a30 <HAL_RCC_OscConfig+0x470>)
 800382c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003832:	2b00      	cmp	r3, #0
 8003834:	d10f      	bne.n	8003856 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003836:	2300      	movs	r3, #0
 8003838:	60bb      	str	r3, [r7, #8]
 800383a:	4b7d      	ldr	r3, [pc, #500]	; (8003a30 <HAL_RCC_OscConfig+0x470>)
 800383c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800383e:	4a7c      	ldr	r2, [pc, #496]	; (8003a30 <HAL_RCC_OscConfig+0x470>)
 8003840:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003844:	6413      	str	r3, [r2, #64]	; 0x40
 8003846:	4b7a      	ldr	r3, [pc, #488]	; (8003a30 <HAL_RCC_OscConfig+0x470>)
 8003848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800384a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800384e:	60bb      	str	r3, [r7, #8]
 8003850:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003852:	2301      	movs	r3, #1
 8003854:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003856:	4b77      	ldr	r3, [pc, #476]	; (8003a34 <HAL_RCC_OscConfig+0x474>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800385e:	2b00      	cmp	r3, #0
 8003860:	d118      	bne.n	8003894 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003862:	4b74      	ldr	r3, [pc, #464]	; (8003a34 <HAL_RCC_OscConfig+0x474>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a73      	ldr	r2, [pc, #460]	; (8003a34 <HAL_RCC_OscConfig+0x474>)
 8003868:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800386c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800386e:	f7fe fd43 	bl	80022f8 <HAL_GetTick>
 8003872:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003874:	e008      	b.n	8003888 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003876:	f7fe fd3f 	bl	80022f8 <HAL_GetTick>
 800387a:	4602      	mov	r2, r0
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	1ad3      	subs	r3, r2, r3
 8003880:	2b02      	cmp	r3, #2
 8003882:	d901      	bls.n	8003888 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003884:	2303      	movs	r3, #3
 8003886:	e10c      	b.n	8003aa2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003888:	4b6a      	ldr	r3, [pc, #424]	; (8003a34 <HAL_RCC_OscConfig+0x474>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003890:	2b00      	cmp	r3, #0
 8003892:	d0f0      	beq.n	8003876 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	2b01      	cmp	r3, #1
 800389a:	d106      	bne.n	80038aa <HAL_RCC_OscConfig+0x2ea>
 800389c:	4b64      	ldr	r3, [pc, #400]	; (8003a30 <HAL_RCC_OscConfig+0x470>)
 800389e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038a0:	4a63      	ldr	r2, [pc, #396]	; (8003a30 <HAL_RCC_OscConfig+0x470>)
 80038a2:	f043 0301 	orr.w	r3, r3, #1
 80038a6:	6713      	str	r3, [r2, #112]	; 0x70
 80038a8:	e01c      	b.n	80038e4 <HAL_RCC_OscConfig+0x324>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	2b05      	cmp	r3, #5
 80038b0:	d10c      	bne.n	80038cc <HAL_RCC_OscConfig+0x30c>
 80038b2:	4b5f      	ldr	r3, [pc, #380]	; (8003a30 <HAL_RCC_OscConfig+0x470>)
 80038b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038b6:	4a5e      	ldr	r2, [pc, #376]	; (8003a30 <HAL_RCC_OscConfig+0x470>)
 80038b8:	f043 0304 	orr.w	r3, r3, #4
 80038bc:	6713      	str	r3, [r2, #112]	; 0x70
 80038be:	4b5c      	ldr	r3, [pc, #368]	; (8003a30 <HAL_RCC_OscConfig+0x470>)
 80038c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038c2:	4a5b      	ldr	r2, [pc, #364]	; (8003a30 <HAL_RCC_OscConfig+0x470>)
 80038c4:	f043 0301 	orr.w	r3, r3, #1
 80038c8:	6713      	str	r3, [r2, #112]	; 0x70
 80038ca:	e00b      	b.n	80038e4 <HAL_RCC_OscConfig+0x324>
 80038cc:	4b58      	ldr	r3, [pc, #352]	; (8003a30 <HAL_RCC_OscConfig+0x470>)
 80038ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038d0:	4a57      	ldr	r2, [pc, #348]	; (8003a30 <HAL_RCC_OscConfig+0x470>)
 80038d2:	f023 0301 	bic.w	r3, r3, #1
 80038d6:	6713      	str	r3, [r2, #112]	; 0x70
 80038d8:	4b55      	ldr	r3, [pc, #340]	; (8003a30 <HAL_RCC_OscConfig+0x470>)
 80038da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038dc:	4a54      	ldr	r2, [pc, #336]	; (8003a30 <HAL_RCC_OscConfig+0x470>)
 80038de:	f023 0304 	bic.w	r3, r3, #4
 80038e2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d015      	beq.n	8003918 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038ec:	f7fe fd04 	bl	80022f8 <HAL_GetTick>
 80038f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038f2:	e00a      	b.n	800390a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038f4:	f7fe fd00 	bl	80022f8 <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003902:	4293      	cmp	r3, r2
 8003904:	d901      	bls.n	800390a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e0cb      	b.n	8003aa2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800390a:	4b49      	ldr	r3, [pc, #292]	; (8003a30 <HAL_RCC_OscConfig+0x470>)
 800390c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800390e:	f003 0302 	and.w	r3, r3, #2
 8003912:	2b00      	cmp	r3, #0
 8003914:	d0ee      	beq.n	80038f4 <HAL_RCC_OscConfig+0x334>
 8003916:	e014      	b.n	8003942 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003918:	f7fe fcee 	bl	80022f8 <HAL_GetTick>
 800391c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800391e:	e00a      	b.n	8003936 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003920:	f7fe fcea 	bl	80022f8 <HAL_GetTick>
 8003924:	4602      	mov	r2, r0
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	1ad3      	subs	r3, r2, r3
 800392a:	f241 3288 	movw	r2, #5000	; 0x1388
 800392e:	4293      	cmp	r3, r2
 8003930:	d901      	bls.n	8003936 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003932:	2303      	movs	r3, #3
 8003934:	e0b5      	b.n	8003aa2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003936:	4b3e      	ldr	r3, [pc, #248]	; (8003a30 <HAL_RCC_OscConfig+0x470>)
 8003938:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800393a:	f003 0302 	and.w	r3, r3, #2
 800393e:	2b00      	cmp	r3, #0
 8003940:	d1ee      	bne.n	8003920 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003942:	7dfb      	ldrb	r3, [r7, #23]
 8003944:	2b01      	cmp	r3, #1
 8003946:	d105      	bne.n	8003954 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003948:	4b39      	ldr	r3, [pc, #228]	; (8003a30 <HAL_RCC_OscConfig+0x470>)
 800394a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394c:	4a38      	ldr	r2, [pc, #224]	; (8003a30 <HAL_RCC_OscConfig+0x470>)
 800394e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003952:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	699b      	ldr	r3, [r3, #24]
 8003958:	2b00      	cmp	r3, #0
 800395a:	f000 80a1 	beq.w	8003aa0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800395e:	4b34      	ldr	r3, [pc, #208]	; (8003a30 <HAL_RCC_OscConfig+0x470>)
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	f003 030c 	and.w	r3, r3, #12
 8003966:	2b08      	cmp	r3, #8
 8003968:	d05c      	beq.n	8003a24 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	699b      	ldr	r3, [r3, #24]
 800396e:	2b02      	cmp	r3, #2
 8003970:	d141      	bne.n	80039f6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003972:	4b31      	ldr	r3, [pc, #196]	; (8003a38 <HAL_RCC_OscConfig+0x478>)
 8003974:	2200      	movs	r2, #0
 8003976:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003978:	f7fe fcbe 	bl	80022f8 <HAL_GetTick>
 800397c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800397e:	e008      	b.n	8003992 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003980:	f7fe fcba 	bl	80022f8 <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	2b02      	cmp	r3, #2
 800398c:	d901      	bls.n	8003992 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800398e:	2303      	movs	r3, #3
 8003990:	e087      	b.n	8003aa2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003992:	4b27      	ldr	r3, [pc, #156]	; (8003a30 <HAL_RCC_OscConfig+0x470>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d1f0      	bne.n	8003980 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	69da      	ldr	r2, [r3, #28]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6a1b      	ldr	r3, [r3, #32]
 80039a6:	431a      	orrs	r2, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ac:	019b      	lsls	r3, r3, #6
 80039ae:	431a      	orrs	r2, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039b4:	085b      	lsrs	r3, r3, #1
 80039b6:	3b01      	subs	r3, #1
 80039b8:	041b      	lsls	r3, r3, #16
 80039ba:	431a      	orrs	r2, r3
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039c0:	061b      	lsls	r3, r3, #24
 80039c2:	491b      	ldr	r1, [pc, #108]	; (8003a30 <HAL_RCC_OscConfig+0x470>)
 80039c4:	4313      	orrs	r3, r2
 80039c6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039c8:	4b1b      	ldr	r3, [pc, #108]	; (8003a38 <HAL_RCC_OscConfig+0x478>)
 80039ca:	2201      	movs	r2, #1
 80039cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039ce:	f7fe fc93 	bl	80022f8 <HAL_GetTick>
 80039d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039d4:	e008      	b.n	80039e8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039d6:	f7fe fc8f 	bl	80022f8 <HAL_GetTick>
 80039da:	4602      	mov	r2, r0
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	1ad3      	subs	r3, r2, r3
 80039e0:	2b02      	cmp	r3, #2
 80039e2:	d901      	bls.n	80039e8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80039e4:	2303      	movs	r3, #3
 80039e6:	e05c      	b.n	8003aa2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039e8:	4b11      	ldr	r3, [pc, #68]	; (8003a30 <HAL_RCC_OscConfig+0x470>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d0f0      	beq.n	80039d6 <HAL_RCC_OscConfig+0x416>
 80039f4:	e054      	b.n	8003aa0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039f6:	4b10      	ldr	r3, [pc, #64]	; (8003a38 <HAL_RCC_OscConfig+0x478>)
 80039f8:	2200      	movs	r2, #0
 80039fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039fc:	f7fe fc7c 	bl	80022f8 <HAL_GetTick>
 8003a00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a02:	e008      	b.n	8003a16 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a04:	f7fe fc78 	bl	80022f8 <HAL_GetTick>
 8003a08:	4602      	mov	r2, r0
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	1ad3      	subs	r3, r2, r3
 8003a0e:	2b02      	cmp	r3, #2
 8003a10:	d901      	bls.n	8003a16 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003a12:	2303      	movs	r3, #3
 8003a14:	e045      	b.n	8003aa2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a16:	4b06      	ldr	r3, [pc, #24]	; (8003a30 <HAL_RCC_OscConfig+0x470>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d1f0      	bne.n	8003a04 <HAL_RCC_OscConfig+0x444>
 8003a22:	e03d      	b.n	8003aa0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	699b      	ldr	r3, [r3, #24]
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d107      	bne.n	8003a3c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e038      	b.n	8003aa2 <HAL_RCC_OscConfig+0x4e2>
 8003a30:	40023800 	.word	0x40023800
 8003a34:	40007000 	.word	0x40007000
 8003a38:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a3c:	4b1b      	ldr	r3, [pc, #108]	; (8003aac <HAL_RCC_OscConfig+0x4ec>)
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	699b      	ldr	r3, [r3, #24]
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d028      	beq.n	8003a9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d121      	bne.n	8003a9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a62:	429a      	cmp	r2, r3
 8003a64:	d11a      	bne.n	8003a9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a66:	68fa      	ldr	r2, [r7, #12]
 8003a68:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	687a      	ldr	r2, [r7, #4]
 8003a70:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003a72:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d111      	bne.n	8003a9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a82:	085b      	lsrs	r3, r3, #1
 8003a84:	3b01      	subs	r3, #1
 8003a86:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d107      	bne.n	8003a9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a96:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	d001      	beq.n	8003aa0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e000      	b.n	8003aa2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003aa0:	2300      	movs	r3, #0
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3718      	adds	r7, #24
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	bf00      	nop
 8003aac:	40023800 	.word	0x40023800

08003ab0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b084      	sub	sp, #16
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
 8003ab8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d101      	bne.n	8003ac4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	e0cc      	b.n	8003c5e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ac4:	4b68      	ldr	r3, [pc, #416]	; (8003c68 <HAL_RCC_ClockConfig+0x1b8>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 0307 	and.w	r3, r3, #7
 8003acc:	683a      	ldr	r2, [r7, #0]
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d90c      	bls.n	8003aec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ad2:	4b65      	ldr	r3, [pc, #404]	; (8003c68 <HAL_RCC_ClockConfig+0x1b8>)
 8003ad4:	683a      	ldr	r2, [r7, #0]
 8003ad6:	b2d2      	uxtb	r2, r2
 8003ad8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ada:	4b63      	ldr	r3, [pc, #396]	; (8003c68 <HAL_RCC_ClockConfig+0x1b8>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0307 	and.w	r3, r3, #7
 8003ae2:	683a      	ldr	r2, [r7, #0]
 8003ae4:	429a      	cmp	r2, r3
 8003ae6:	d001      	beq.n	8003aec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e0b8      	b.n	8003c5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0302 	and.w	r3, r3, #2
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d020      	beq.n	8003b3a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 0304 	and.w	r3, r3, #4
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d005      	beq.n	8003b10 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b04:	4b59      	ldr	r3, [pc, #356]	; (8003c6c <HAL_RCC_ClockConfig+0x1bc>)
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	4a58      	ldr	r2, [pc, #352]	; (8003c6c <HAL_RCC_ClockConfig+0x1bc>)
 8003b0a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003b0e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 0308 	and.w	r3, r3, #8
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d005      	beq.n	8003b28 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b1c:	4b53      	ldr	r3, [pc, #332]	; (8003c6c <HAL_RCC_ClockConfig+0x1bc>)
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	4a52      	ldr	r2, [pc, #328]	; (8003c6c <HAL_RCC_ClockConfig+0x1bc>)
 8003b22:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003b26:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b28:	4b50      	ldr	r3, [pc, #320]	; (8003c6c <HAL_RCC_ClockConfig+0x1bc>)
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	494d      	ldr	r1, [pc, #308]	; (8003c6c <HAL_RCC_ClockConfig+0x1bc>)
 8003b36:	4313      	orrs	r3, r2
 8003b38:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0301 	and.w	r3, r3, #1
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d044      	beq.n	8003bd0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	d107      	bne.n	8003b5e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b4e:	4b47      	ldr	r3, [pc, #284]	; (8003c6c <HAL_RCC_ClockConfig+0x1bc>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d119      	bne.n	8003b8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e07f      	b.n	8003c5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	2b02      	cmp	r3, #2
 8003b64:	d003      	beq.n	8003b6e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b6a:	2b03      	cmp	r3, #3
 8003b6c:	d107      	bne.n	8003b7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b6e:	4b3f      	ldr	r3, [pc, #252]	; (8003c6c <HAL_RCC_ClockConfig+0x1bc>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d109      	bne.n	8003b8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e06f      	b.n	8003c5e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b7e:	4b3b      	ldr	r3, [pc, #236]	; (8003c6c <HAL_RCC_ClockConfig+0x1bc>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0302 	and.w	r3, r3, #2
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d101      	bne.n	8003b8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	e067      	b.n	8003c5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b8e:	4b37      	ldr	r3, [pc, #220]	; (8003c6c <HAL_RCC_ClockConfig+0x1bc>)
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	f023 0203 	bic.w	r2, r3, #3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	4934      	ldr	r1, [pc, #208]	; (8003c6c <HAL_RCC_ClockConfig+0x1bc>)
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ba0:	f7fe fbaa 	bl	80022f8 <HAL_GetTick>
 8003ba4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ba6:	e00a      	b.n	8003bbe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ba8:	f7fe fba6 	bl	80022f8 <HAL_GetTick>
 8003bac:	4602      	mov	r2, r0
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d901      	bls.n	8003bbe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	e04f      	b.n	8003c5e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bbe:	4b2b      	ldr	r3, [pc, #172]	; (8003c6c <HAL_RCC_ClockConfig+0x1bc>)
 8003bc0:	689b      	ldr	r3, [r3, #8]
 8003bc2:	f003 020c 	and.w	r2, r3, #12
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	d1eb      	bne.n	8003ba8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003bd0:	4b25      	ldr	r3, [pc, #148]	; (8003c68 <HAL_RCC_ClockConfig+0x1b8>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0307 	and.w	r3, r3, #7
 8003bd8:	683a      	ldr	r2, [r7, #0]
 8003bda:	429a      	cmp	r2, r3
 8003bdc:	d20c      	bcs.n	8003bf8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bde:	4b22      	ldr	r3, [pc, #136]	; (8003c68 <HAL_RCC_ClockConfig+0x1b8>)
 8003be0:	683a      	ldr	r2, [r7, #0]
 8003be2:	b2d2      	uxtb	r2, r2
 8003be4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003be6:	4b20      	ldr	r3, [pc, #128]	; (8003c68 <HAL_RCC_ClockConfig+0x1b8>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0307 	and.w	r3, r3, #7
 8003bee:	683a      	ldr	r2, [r7, #0]
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d001      	beq.n	8003bf8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	e032      	b.n	8003c5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 0304 	and.w	r3, r3, #4
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d008      	beq.n	8003c16 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c04:	4b19      	ldr	r3, [pc, #100]	; (8003c6c <HAL_RCC_ClockConfig+0x1bc>)
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	4916      	ldr	r1, [pc, #88]	; (8003c6c <HAL_RCC_ClockConfig+0x1bc>)
 8003c12:	4313      	orrs	r3, r2
 8003c14:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 0308 	and.w	r3, r3, #8
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d009      	beq.n	8003c36 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c22:	4b12      	ldr	r3, [pc, #72]	; (8003c6c <HAL_RCC_ClockConfig+0x1bc>)
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	691b      	ldr	r3, [r3, #16]
 8003c2e:	00db      	lsls	r3, r3, #3
 8003c30:	490e      	ldr	r1, [pc, #56]	; (8003c6c <HAL_RCC_ClockConfig+0x1bc>)
 8003c32:	4313      	orrs	r3, r2
 8003c34:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003c36:	f000 f821 	bl	8003c7c <HAL_RCC_GetSysClockFreq>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	4b0b      	ldr	r3, [pc, #44]	; (8003c6c <HAL_RCC_ClockConfig+0x1bc>)
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	091b      	lsrs	r3, r3, #4
 8003c42:	f003 030f 	and.w	r3, r3, #15
 8003c46:	490a      	ldr	r1, [pc, #40]	; (8003c70 <HAL_RCC_ClockConfig+0x1c0>)
 8003c48:	5ccb      	ldrb	r3, [r1, r3]
 8003c4a:	fa22 f303 	lsr.w	r3, r2, r3
 8003c4e:	4a09      	ldr	r2, [pc, #36]	; (8003c74 <HAL_RCC_ClockConfig+0x1c4>)
 8003c50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003c52:	4b09      	ldr	r3, [pc, #36]	; (8003c78 <HAL_RCC_ClockConfig+0x1c8>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4618      	mov	r0, r3
 8003c58:	f7fe fb0a 	bl	8002270 <HAL_InitTick>

  return HAL_OK;
 8003c5c:	2300      	movs	r3, #0
}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	3710      	adds	r7, #16
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop
 8003c68:	40023c00 	.word	0x40023c00
 8003c6c:	40023800 	.word	0x40023800
 8003c70:	08006614 	.word	0x08006614
 8003c74:	20000000 	.word	0x20000000
 8003c78:	20000004 	.word	0x20000004

08003c7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c80:	b094      	sub	sp, #80	; 0x50
 8003c82:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003c84:	2300      	movs	r3, #0
 8003c86:	647b      	str	r3, [r7, #68]	; 0x44
 8003c88:	2300      	movs	r3, #0
 8003c8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003c90:	2300      	movs	r3, #0
 8003c92:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c94:	4b79      	ldr	r3, [pc, #484]	; (8003e7c <HAL_RCC_GetSysClockFreq+0x200>)
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	f003 030c 	and.w	r3, r3, #12
 8003c9c:	2b08      	cmp	r3, #8
 8003c9e:	d00d      	beq.n	8003cbc <HAL_RCC_GetSysClockFreq+0x40>
 8003ca0:	2b08      	cmp	r3, #8
 8003ca2:	f200 80e1 	bhi.w	8003e68 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d002      	beq.n	8003cb0 <HAL_RCC_GetSysClockFreq+0x34>
 8003caa:	2b04      	cmp	r3, #4
 8003cac:	d003      	beq.n	8003cb6 <HAL_RCC_GetSysClockFreq+0x3a>
 8003cae:	e0db      	b.n	8003e68 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003cb0:	4b73      	ldr	r3, [pc, #460]	; (8003e80 <HAL_RCC_GetSysClockFreq+0x204>)
 8003cb2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003cb4:	e0db      	b.n	8003e6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003cb6:	4b73      	ldr	r3, [pc, #460]	; (8003e84 <HAL_RCC_GetSysClockFreq+0x208>)
 8003cb8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003cba:	e0d8      	b.n	8003e6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003cbc:	4b6f      	ldr	r3, [pc, #444]	; (8003e7c <HAL_RCC_GetSysClockFreq+0x200>)
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003cc4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003cc6:	4b6d      	ldr	r3, [pc, #436]	; (8003e7c <HAL_RCC_GetSysClockFreq+0x200>)
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d063      	beq.n	8003d9a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cd2:	4b6a      	ldr	r3, [pc, #424]	; (8003e7c <HAL_RCC_GetSysClockFreq+0x200>)
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	099b      	lsrs	r3, r3, #6
 8003cd8:	2200      	movs	r2, #0
 8003cda:	63bb      	str	r3, [r7, #56]	; 0x38
 8003cdc:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003cde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ce0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ce4:	633b      	str	r3, [r7, #48]	; 0x30
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	637b      	str	r3, [r7, #52]	; 0x34
 8003cea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003cee:	4622      	mov	r2, r4
 8003cf0:	462b      	mov	r3, r5
 8003cf2:	f04f 0000 	mov.w	r0, #0
 8003cf6:	f04f 0100 	mov.w	r1, #0
 8003cfa:	0159      	lsls	r1, r3, #5
 8003cfc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d00:	0150      	lsls	r0, r2, #5
 8003d02:	4602      	mov	r2, r0
 8003d04:	460b      	mov	r3, r1
 8003d06:	4621      	mov	r1, r4
 8003d08:	1a51      	subs	r1, r2, r1
 8003d0a:	6139      	str	r1, [r7, #16]
 8003d0c:	4629      	mov	r1, r5
 8003d0e:	eb63 0301 	sbc.w	r3, r3, r1
 8003d12:	617b      	str	r3, [r7, #20]
 8003d14:	f04f 0200 	mov.w	r2, #0
 8003d18:	f04f 0300 	mov.w	r3, #0
 8003d1c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003d20:	4659      	mov	r1, fp
 8003d22:	018b      	lsls	r3, r1, #6
 8003d24:	4651      	mov	r1, sl
 8003d26:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d2a:	4651      	mov	r1, sl
 8003d2c:	018a      	lsls	r2, r1, #6
 8003d2e:	4651      	mov	r1, sl
 8003d30:	ebb2 0801 	subs.w	r8, r2, r1
 8003d34:	4659      	mov	r1, fp
 8003d36:	eb63 0901 	sbc.w	r9, r3, r1
 8003d3a:	f04f 0200 	mov.w	r2, #0
 8003d3e:	f04f 0300 	mov.w	r3, #0
 8003d42:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d46:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d4a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d4e:	4690      	mov	r8, r2
 8003d50:	4699      	mov	r9, r3
 8003d52:	4623      	mov	r3, r4
 8003d54:	eb18 0303 	adds.w	r3, r8, r3
 8003d58:	60bb      	str	r3, [r7, #8]
 8003d5a:	462b      	mov	r3, r5
 8003d5c:	eb49 0303 	adc.w	r3, r9, r3
 8003d60:	60fb      	str	r3, [r7, #12]
 8003d62:	f04f 0200 	mov.w	r2, #0
 8003d66:	f04f 0300 	mov.w	r3, #0
 8003d6a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003d6e:	4629      	mov	r1, r5
 8003d70:	024b      	lsls	r3, r1, #9
 8003d72:	4621      	mov	r1, r4
 8003d74:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003d78:	4621      	mov	r1, r4
 8003d7a:	024a      	lsls	r2, r1, #9
 8003d7c:	4610      	mov	r0, r2
 8003d7e:	4619      	mov	r1, r3
 8003d80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d82:	2200      	movs	r2, #0
 8003d84:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d86:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003d88:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003d8c:	f7fc fd86 	bl	800089c <__aeabi_uldivmod>
 8003d90:	4602      	mov	r2, r0
 8003d92:	460b      	mov	r3, r1
 8003d94:	4613      	mov	r3, r2
 8003d96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d98:	e058      	b.n	8003e4c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d9a:	4b38      	ldr	r3, [pc, #224]	; (8003e7c <HAL_RCC_GetSysClockFreq+0x200>)
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	099b      	lsrs	r3, r3, #6
 8003da0:	2200      	movs	r2, #0
 8003da2:	4618      	mov	r0, r3
 8003da4:	4611      	mov	r1, r2
 8003da6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003daa:	623b      	str	r3, [r7, #32]
 8003dac:	2300      	movs	r3, #0
 8003dae:	627b      	str	r3, [r7, #36]	; 0x24
 8003db0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003db4:	4642      	mov	r2, r8
 8003db6:	464b      	mov	r3, r9
 8003db8:	f04f 0000 	mov.w	r0, #0
 8003dbc:	f04f 0100 	mov.w	r1, #0
 8003dc0:	0159      	lsls	r1, r3, #5
 8003dc2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003dc6:	0150      	lsls	r0, r2, #5
 8003dc8:	4602      	mov	r2, r0
 8003dca:	460b      	mov	r3, r1
 8003dcc:	4641      	mov	r1, r8
 8003dce:	ebb2 0a01 	subs.w	sl, r2, r1
 8003dd2:	4649      	mov	r1, r9
 8003dd4:	eb63 0b01 	sbc.w	fp, r3, r1
 8003dd8:	f04f 0200 	mov.w	r2, #0
 8003ddc:	f04f 0300 	mov.w	r3, #0
 8003de0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003de4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003de8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003dec:	ebb2 040a 	subs.w	r4, r2, sl
 8003df0:	eb63 050b 	sbc.w	r5, r3, fp
 8003df4:	f04f 0200 	mov.w	r2, #0
 8003df8:	f04f 0300 	mov.w	r3, #0
 8003dfc:	00eb      	lsls	r3, r5, #3
 8003dfe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e02:	00e2      	lsls	r2, r4, #3
 8003e04:	4614      	mov	r4, r2
 8003e06:	461d      	mov	r5, r3
 8003e08:	4643      	mov	r3, r8
 8003e0a:	18e3      	adds	r3, r4, r3
 8003e0c:	603b      	str	r3, [r7, #0]
 8003e0e:	464b      	mov	r3, r9
 8003e10:	eb45 0303 	adc.w	r3, r5, r3
 8003e14:	607b      	str	r3, [r7, #4]
 8003e16:	f04f 0200 	mov.w	r2, #0
 8003e1a:	f04f 0300 	mov.w	r3, #0
 8003e1e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e22:	4629      	mov	r1, r5
 8003e24:	028b      	lsls	r3, r1, #10
 8003e26:	4621      	mov	r1, r4
 8003e28:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e2c:	4621      	mov	r1, r4
 8003e2e:	028a      	lsls	r2, r1, #10
 8003e30:	4610      	mov	r0, r2
 8003e32:	4619      	mov	r1, r3
 8003e34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e36:	2200      	movs	r2, #0
 8003e38:	61bb      	str	r3, [r7, #24]
 8003e3a:	61fa      	str	r2, [r7, #28]
 8003e3c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e40:	f7fc fd2c 	bl	800089c <__aeabi_uldivmod>
 8003e44:	4602      	mov	r2, r0
 8003e46:	460b      	mov	r3, r1
 8003e48:	4613      	mov	r3, r2
 8003e4a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003e4c:	4b0b      	ldr	r3, [pc, #44]	; (8003e7c <HAL_RCC_GetSysClockFreq+0x200>)
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	0c1b      	lsrs	r3, r3, #16
 8003e52:	f003 0303 	and.w	r3, r3, #3
 8003e56:	3301      	adds	r3, #1
 8003e58:	005b      	lsls	r3, r3, #1
 8003e5a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003e5c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003e5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e60:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e64:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003e66:	e002      	b.n	8003e6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e68:	4b05      	ldr	r3, [pc, #20]	; (8003e80 <HAL_RCC_GetSysClockFreq+0x204>)
 8003e6a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003e6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3750      	adds	r7, #80	; 0x50
 8003e74:	46bd      	mov	sp, r7
 8003e76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e7a:	bf00      	nop
 8003e7c:	40023800 	.word	0x40023800
 8003e80:	00f42400 	.word	0x00f42400
 8003e84:	007a1200 	.word	0x007a1200

08003e88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e8c:	4b03      	ldr	r3, [pc, #12]	; (8003e9c <HAL_RCC_GetHCLKFreq+0x14>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr
 8003e9a:	bf00      	nop
 8003e9c:	20000000 	.word	0x20000000

08003ea0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003ea4:	f7ff fff0 	bl	8003e88 <HAL_RCC_GetHCLKFreq>
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	4b05      	ldr	r3, [pc, #20]	; (8003ec0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003eac:	689b      	ldr	r3, [r3, #8]
 8003eae:	0a9b      	lsrs	r3, r3, #10
 8003eb0:	f003 0307 	and.w	r3, r3, #7
 8003eb4:	4903      	ldr	r1, [pc, #12]	; (8003ec4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003eb6:	5ccb      	ldrb	r3, [r1, r3]
 8003eb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	bd80      	pop	{r7, pc}
 8003ec0:	40023800 	.word	0x40023800
 8003ec4:	08006624 	.word	0x08006624

08003ec8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003ecc:	f7ff ffdc 	bl	8003e88 <HAL_RCC_GetHCLKFreq>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	4b05      	ldr	r3, [pc, #20]	; (8003ee8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	0b5b      	lsrs	r3, r3, #13
 8003ed8:	f003 0307 	and.w	r3, r3, #7
 8003edc:	4903      	ldr	r1, [pc, #12]	; (8003eec <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ede:	5ccb      	ldrb	r3, [r1, r3]
 8003ee0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	bd80      	pop	{r7, pc}
 8003ee8:	40023800 	.word	0x40023800
 8003eec:	08006624 	.word	0x08006624

08003ef0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b082      	sub	sp, #8
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d101      	bne.n	8003f02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e041      	b.n	8003f86 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d106      	bne.n	8003f1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2200      	movs	r2, #0
 8003f12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f7fe f84c 	bl	8001fb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2202      	movs	r2, #2
 8003f20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	3304      	adds	r3, #4
 8003f2c:	4619      	mov	r1, r3
 8003f2e:	4610      	mov	r0, r2
 8003f30:	f000 f9aa 	bl	8004288 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2201      	movs	r2, #1
 8003f38:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2201      	movs	r2, #1
 8003f58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2201      	movs	r2, #1
 8003f60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2201      	movs	r2, #1
 8003f68:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2201      	movs	r2, #1
 8003f78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2201      	movs	r2, #1
 8003f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f84:	2300      	movs	r3, #0
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3708      	adds	r7, #8
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}

08003f8e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	b082      	sub	sp, #8
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	691b      	ldr	r3, [r3, #16]
 8003f9c:	f003 0302 	and.w	r3, r3, #2
 8003fa0:	2b02      	cmp	r3, #2
 8003fa2:	d122      	bne.n	8003fea <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	68db      	ldr	r3, [r3, #12]
 8003faa:	f003 0302 	and.w	r3, r3, #2
 8003fae:	2b02      	cmp	r3, #2
 8003fb0:	d11b      	bne.n	8003fea <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f06f 0202 	mvn.w	r2, #2
 8003fba:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	699b      	ldr	r3, [r3, #24]
 8003fc8:	f003 0303 	and.w	r3, r3, #3
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d003      	beq.n	8003fd8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003fd0:	6878      	ldr	r0, [r7, #4]
 8003fd2:	f000 f93a 	bl	800424a <HAL_TIM_IC_CaptureCallback>
 8003fd6:	e005      	b.n	8003fe4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	f000 f92c 	bl	8004236 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f000 f93d 	bl	800425e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	691b      	ldr	r3, [r3, #16]
 8003ff0:	f003 0304 	and.w	r3, r3, #4
 8003ff4:	2b04      	cmp	r3, #4
 8003ff6:	d122      	bne.n	800403e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	68db      	ldr	r3, [r3, #12]
 8003ffe:	f003 0304 	and.w	r3, r3, #4
 8004002:	2b04      	cmp	r3, #4
 8004004:	d11b      	bne.n	800403e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f06f 0204 	mvn.w	r2, #4
 800400e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2202      	movs	r2, #2
 8004014:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	699b      	ldr	r3, [r3, #24]
 800401c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004020:	2b00      	cmp	r3, #0
 8004022:	d003      	beq.n	800402c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	f000 f910 	bl	800424a <HAL_TIM_IC_CaptureCallback>
 800402a:	e005      	b.n	8004038 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800402c:	6878      	ldr	r0, [r7, #4]
 800402e:	f000 f902 	bl	8004236 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f000 f913 	bl	800425e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	691b      	ldr	r3, [r3, #16]
 8004044:	f003 0308 	and.w	r3, r3, #8
 8004048:	2b08      	cmp	r3, #8
 800404a:	d122      	bne.n	8004092 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	68db      	ldr	r3, [r3, #12]
 8004052:	f003 0308 	and.w	r3, r3, #8
 8004056:	2b08      	cmp	r3, #8
 8004058:	d11b      	bne.n	8004092 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f06f 0208 	mvn.w	r2, #8
 8004062:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2204      	movs	r2, #4
 8004068:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	69db      	ldr	r3, [r3, #28]
 8004070:	f003 0303 	and.w	r3, r3, #3
 8004074:	2b00      	cmp	r3, #0
 8004076:	d003      	beq.n	8004080 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	f000 f8e6 	bl	800424a <HAL_TIM_IC_CaptureCallback>
 800407e:	e005      	b.n	800408c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	f000 f8d8 	bl	8004236 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f000 f8e9 	bl	800425e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	691b      	ldr	r3, [r3, #16]
 8004098:	f003 0310 	and.w	r3, r3, #16
 800409c:	2b10      	cmp	r3, #16
 800409e:	d122      	bne.n	80040e6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	68db      	ldr	r3, [r3, #12]
 80040a6:	f003 0310 	and.w	r3, r3, #16
 80040aa:	2b10      	cmp	r3, #16
 80040ac:	d11b      	bne.n	80040e6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f06f 0210 	mvn.w	r2, #16
 80040b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2208      	movs	r2, #8
 80040bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	69db      	ldr	r3, [r3, #28]
 80040c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d003      	beq.n	80040d4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f000 f8bc 	bl	800424a <HAL_TIM_IC_CaptureCallback>
 80040d2:	e005      	b.n	80040e0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040d4:	6878      	ldr	r0, [r7, #4]
 80040d6:	f000 f8ae 	bl	8004236 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f000 f8bf 	bl	800425e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	691b      	ldr	r3, [r3, #16]
 80040ec:	f003 0301 	and.w	r3, r3, #1
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	d10e      	bne.n	8004112 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	68db      	ldr	r3, [r3, #12]
 80040fa:	f003 0301 	and.w	r3, r3, #1
 80040fe:	2b01      	cmp	r3, #1
 8004100:	d107      	bne.n	8004112 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f06f 0201 	mvn.w	r2, #1
 800410a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f000 f888 	bl	8004222 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	691b      	ldr	r3, [r3, #16]
 8004118:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800411c:	2b80      	cmp	r3, #128	; 0x80
 800411e:	d10e      	bne.n	800413e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	68db      	ldr	r3, [r3, #12]
 8004126:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800412a:	2b80      	cmp	r3, #128	; 0x80
 800412c:	d107      	bne.n	800413e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004136:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f000 fadb 	bl	80046f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	691b      	ldr	r3, [r3, #16]
 8004144:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004148:	2b40      	cmp	r3, #64	; 0x40
 800414a:	d10e      	bne.n	800416a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	68db      	ldr	r3, [r3, #12]
 8004152:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004156:	2b40      	cmp	r3, #64	; 0x40
 8004158:	d107      	bne.n	800416a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004162:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	f000 f884 	bl	8004272 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	691b      	ldr	r3, [r3, #16]
 8004170:	f003 0320 	and.w	r3, r3, #32
 8004174:	2b20      	cmp	r3, #32
 8004176:	d10e      	bne.n	8004196 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	68db      	ldr	r3, [r3, #12]
 800417e:	f003 0320 	and.w	r3, r3, #32
 8004182:	2b20      	cmp	r3, #32
 8004184:	d107      	bne.n	8004196 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f06f 0220 	mvn.w	r2, #32
 800418e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	f000 faa5 	bl	80046e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004196:	bf00      	nop
 8004198:	3708      	adds	r7, #8
 800419a:	46bd      	mov	sp, r7
 800419c:	bd80      	pop	{r7, pc}

0800419e <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800419e:	b580      	push	{r7, lr}
 80041a0:	b082      	sub	sp, #8
 80041a2:	af00      	add	r7, sp, #0
 80041a4:	6078      	str	r0, [r7, #4]
 80041a6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	d101      	bne.n	80041b6 <HAL_TIM_SlaveConfigSynchro+0x18>
 80041b2:	2302      	movs	r3, #2
 80041b4:	e031      	b.n	800421a <HAL_TIM_SlaveConfigSynchro+0x7c>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2201      	movs	r2, #1
 80041ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2202      	movs	r2, #2
 80041c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80041c6:	6839      	ldr	r1, [r7, #0]
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f000 f8fd 	bl	80043c8 <TIM_SlaveTimer_SetConfig>
 80041ce:	4603      	mov	r3, r0
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d009      	beq.n	80041e8 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2201      	movs	r2, #1
 80041d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e018      	b.n	800421a <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68da      	ldr	r2, [r3, #12]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041f6:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	68da      	ldr	r2, [r3, #12]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004206:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2201      	movs	r2, #1
 800420c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2200      	movs	r2, #0
 8004214:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004218:	2300      	movs	r3, #0
}
 800421a:	4618      	mov	r0, r3
 800421c:	3708      	adds	r7, #8
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}

08004222 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004222:	b480      	push	{r7}
 8004224:	b083      	sub	sp, #12
 8004226:	af00      	add	r7, sp, #0
 8004228:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800422a:	bf00      	nop
 800422c:	370c      	adds	r7, #12
 800422e:	46bd      	mov	sp, r7
 8004230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004234:	4770      	bx	lr

08004236 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004236:	b480      	push	{r7}
 8004238:	b083      	sub	sp, #12
 800423a:	af00      	add	r7, sp, #0
 800423c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800423e:	bf00      	nop
 8004240:	370c      	adds	r7, #12
 8004242:	46bd      	mov	sp, r7
 8004244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004248:	4770      	bx	lr

0800424a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800424a:	b480      	push	{r7}
 800424c:	b083      	sub	sp, #12
 800424e:	af00      	add	r7, sp, #0
 8004250:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004252:	bf00      	nop
 8004254:	370c      	adds	r7, #12
 8004256:	46bd      	mov	sp, r7
 8004258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425c:	4770      	bx	lr

0800425e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800425e:	b480      	push	{r7}
 8004260:	b083      	sub	sp, #12
 8004262:	af00      	add	r7, sp, #0
 8004264:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004266:	bf00      	nop
 8004268:	370c      	adds	r7, #12
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr

08004272 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004272:	b480      	push	{r7}
 8004274:	b083      	sub	sp, #12
 8004276:	af00      	add	r7, sp, #0
 8004278:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800427a:	bf00      	nop
 800427c:	370c      	adds	r7, #12
 800427e:	46bd      	mov	sp, r7
 8004280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004284:	4770      	bx	lr
	...

08004288 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004288:	b480      	push	{r7}
 800428a:	b085      	sub	sp, #20
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
 8004290:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	4a40      	ldr	r2, [pc, #256]	; (800439c <TIM_Base_SetConfig+0x114>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d013      	beq.n	80042c8 <TIM_Base_SetConfig+0x40>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042a6:	d00f      	beq.n	80042c8 <TIM_Base_SetConfig+0x40>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	4a3d      	ldr	r2, [pc, #244]	; (80043a0 <TIM_Base_SetConfig+0x118>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d00b      	beq.n	80042c8 <TIM_Base_SetConfig+0x40>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	4a3c      	ldr	r2, [pc, #240]	; (80043a4 <TIM_Base_SetConfig+0x11c>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d007      	beq.n	80042c8 <TIM_Base_SetConfig+0x40>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	4a3b      	ldr	r2, [pc, #236]	; (80043a8 <TIM_Base_SetConfig+0x120>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d003      	beq.n	80042c8 <TIM_Base_SetConfig+0x40>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	4a3a      	ldr	r2, [pc, #232]	; (80043ac <TIM_Base_SetConfig+0x124>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d108      	bne.n	80042da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	68fa      	ldr	r2, [r7, #12]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4a2f      	ldr	r2, [pc, #188]	; (800439c <TIM_Base_SetConfig+0x114>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d02b      	beq.n	800433a <TIM_Base_SetConfig+0xb2>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042e8:	d027      	beq.n	800433a <TIM_Base_SetConfig+0xb2>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4a2c      	ldr	r2, [pc, #176]	; (80043a0 <TIM_Base_SetConfig+0x118>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d023      	beq.n	800433a <TIM_Base_SetConfig+0xb2>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a2b      	ldr	r2, [pc, #172]	; (80043a4 <TIM_Base_SetConfig+0x11c>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d01f      	beq.n	800433a <TIM_Base_SetConfig+0xb2>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	4a2a      	ldr	r2, [pc, #168]	; (80043a8 <TIM_Base_SetConfig+0x120>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d01b      	beq.n	800433a <TIM_Base_SetConfig+0xb2>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4a29      	ldr	r2, [pc, #164]	; (80043ac <TIM_Base_SetConfig+0x124>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d017      	beq.n	800433a <TIM_Base_SetConfig+0xb2>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a28      	ldr	r2, [pc, #160]	; (80043b0 <TIM_Base_SetConfig+0x128>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d013      	beq.n	800433a <TIM_Base_SetConfig+0xb2>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a27      	ldr	r2, [pc, #156]	; (80043b4 <TIM_Base_SetConfig+0x12c>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d00f      	beq.n	800433a <TIM_Base_SetConfig+0xb2>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	4a26      	ldr	r2, [pc, #152]	; (80043b8 <TIM_Base_SetConfig+0x130>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d00b      	beq.n	800433a <TIM_Base_SetConfig+0xb2>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a25      	ldr	r2, [pc, #148]	; (80043bc <TIM_Base_SetConfig+0x134>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d007      	beq.n	800433a <TIM_Base_SetConfig+0xb2>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a24      	ldr	r2, [pc, #144]	; (80043c0 <TIM_Base_SetConfig+0x138>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d003      	beq.n	800433a <TIM_Base_SetConfig+0xb2>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	4a23      	ldr	r2, [pc, #140]	; (80043c4 <TIM_Base_SetConfig+0x13c>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d108      	bne.n	800434c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004340:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	68fa      	ldr	r2, [r7, #12]
 8004348:	4313      	orrs	r3, r2
 800434a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	695b      	ldr	r3, [r3, #20]
 8004356:	4313      	orrs	r3, r2
 8004358:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	68fa      	ldr	r2, [r7, #12]
 800435e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	689a      	ldr	r2, [r3, #8]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	4a0a      	ldr	r2, [pc, #40]	; (800439c <TIM_Base_SetConfig+0x114>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d003      	beq.n	8004380 <TIM_Base_SetConfig+0xf8>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	4a0c      	ldr	r2, [pc, #48]	; (80043ac <TIM_Base_SetConfig+0x124>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d103      	bne.n	8004388 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	691a      	ldr	r2, [r3, #16]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2201      	movs	r2, #1
 800438c:	615a      	str	r2, [r3, #20]
}
 800438e:	bf00      	nop
 8004390:	3714      	adds	r7, #20
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr
 800439a:	bf00      	nop
 800439c:	40010000 	.word	0x40010000
 80043a0:	40000400 	.word	0x40000400
 80043a4:	40000800 	.word	0x40000800
 80043a8:	40000c00 	.word	0x40000c00
 80043ac:	40010400 	.word	0x40010400
 80043b0:	40014000 	.word	0x40014000
 80043b4:	40014400 	.word	0x40014400
 80043b8:	40014800 	.word	0x40014800
 80043bc:	40001800 	.word	0x40001800
 80043c0:	40001c00 	.word	0x40001c00
 80043c4:	40002000 	.word	0x40002000

080043c8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b086      	sub	sp, #24
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
 80043d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043d2:	2300      	movs	r3, #0
 80043d4:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043e4:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	693a      	ldr	r2, [r7, #16]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	f023 0307 	bic.w	r3, r3, #7
 80043f6:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	693a      	ldr	r2, [r7, #16]
 80043fe:	4313      	orrs	r3, r2
 8004400:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	693a      	ldr	r2, [r7, #16]
 8004408:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	2b70      	cmp	r3, #112	; 0x70
 8004410:	d01a      	beq.n	8004448 <TIM_SlaveTimer_SetConfig+0x80>
 8004412:	2b70      	cmp	r3, #112	; 0x70
 8004414:	d860      	bhi.n	80044d8 <TIM_SlaveTimer_SetConfig+0x110>
 8004416:	2b60      	cmp	r3, #96	; 0x60
 8004418:	d054      	beq.n	80044c4 <TIM_SlaveTimer_SetConfig+0xfc>
 800441a:	2b60      	cmp	r3, #96	; 0x60
 800441c:	d85c      	bhi.n	80044d8 <TIM_SlaveTimer_SetConfig+0x110>
 800441e:	2b50      	cmp	r3, #80	; 0x50
 8004420:	d046      	beq.n	80044b0 <TIM_SlaveTimer_SetConfig+0xe8>
 8004422:	2b50      	cmp	r3, #80	; 0x50
 8004424:	d858      	bhi.n	80044d8 <TIM_SlaveTimer_SetConfig+0x110>
 8004426:	2b40      	cmp	r3, #64	; 0x40
 8004428:	d019      	beq.n	800445e <TIM_SlaveTimer_SetConfig+0x96>
 800442a:	2b40      	cmp	r3, #64	; 0x40
 800442c:	d854      	bhi.n	80044d8 <TIM_SlaveTimer_SetConfig+0x110>
 800442e:	2b30      	cmp	r3, #48	; 0x30
 8004430:	d055      	beq.n	80044de <TIM_SlaveTimer_SetConfig+0x116>
 8004432:	2b30      	cmp	r3, #48	; 0x30
 8004434:	d850      	bhi.n	80044d8 <TIM_SlaveTimer_SetConfig+0x110>
 8004436:	2b20      	cmp	r3, #32
 8004438:	d051      	beq.n	80044de <TIM_SlaveTimer_SetConfig+0x116>
 800443a:	2b20      	cmp	r3, #32
 800443c:	d84c      	bhi.n	80044d8 <TIM_SlaveTimer_SetConfig+0x110>
 800443e:	2b00      	cmp	r3, #0
 8004440:	d04d      	beq.n	80044de <TIM_SlaveTimer_SetConfig+0x116>
 8004442:	2b10      	cmp	r3, #16
 8004444:	d04b      	beq.n	80044de <TIM_SlaveTimer_SetConfig+0x116>
 8004446:	e047      	b.n	80044d8 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6818      	ldr	r0, [r3, #0]
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	68d9      	ldr	r1, [r3, #12]
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	689a      	ldr	r2, [r3, #8]
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	691b      	ldr	r3, [r3, #16]
 8004458:	f000 f8a6 	bl	80045a8 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 800445c:	e040      	b.n	80044e0 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	2b05      	cmp	r3, #5
 8004464:	d101      	bne.n	800446a <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e03b      	b.n	80044e2 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	6a1b      	ldr	r3, [r3, #32]
 8004470:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	6a1a      	ldr	r2, [r3, #32]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f022 0201 	bic.w	r2, r2, #1
 8004480:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	699b      	ldr	r3, [r3, #24]
 8004488:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004490:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	691b      	ldr	r3, [r3, #16]
 8004496:	011b      	lsls	r3, r3, #4
 8004498:	68ba      	ldr	r2, [r7, #8]
 800449a:	4313      	orrs	r3, r2
 800449c:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	68ba      	ldr	r2, [r7, #8]
 80044a4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	68fa      	ldr	r2, [r7, #12]
 80044ac:	621a      	str	r2, [r3, #32]
      break;
 80044ae:	e017      	b.n	80044e0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6818      	ldr	r0, [r3, #0]
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	6899      	ldr	r1, [r3, #8]
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	691b      	ldr	r3, [r3, #16]
 80044bc:	461a      	mov	r2, r3
 80044be:	f000 f814 	bl	80044ea <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80044c2:	e00d      	b.n	80044e0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6818      	ldr	r0, [r3, #0]
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	6899      	ldr	r1, [r3, #8]
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	691b      	ldr	r3, [r3, #16]
 80044d0:	461a      	mov	r2, r3
 80044d2:	f000 f839 	bl	8004548 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80044d6:	e003      	b.n	80044e0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80044d8:	2301      	movs	r3, #1
 80044da:	75fb      	strb	r3, [r7, #23]
      break;
 80044dc:	e000      	b.n	80044e0 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 80044de:	bf00      	nop
  }

  return status;
 80044e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3718      	adds	r7, #24
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}

080044ea <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80044ea:	b480      	push	{r7}
 80044ec:	b087      	sub	sp, #28
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	60f8      	str	r0, [r7, #12]
 80044f2:	60b9      	str	r1, [r7, #8]
 80044f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	6a1b      	ldr	r3, [r3, #32]
 80044fa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	6a1b      	ldr	r3, [r3, #32]
 8004500:	f023 0201 	bic.w	r2, r3, #1
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	699b      	ldr	r3, [r3, #24]
 800450c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004514:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	011b      	lsls	r3, r3, #4
 800451a:	693a      	ldr	r2, [r7, #16]
 800451c:	4313      	orrs	r3, r2
 800451e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	f023 030a 	bic.w	r3, r3, #10
 8004526:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004528:	697a      	ldr	r2, [r7, #20]
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	4313      	orrs	r3, r2
 800452e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	693a      	ldr	r2, [r7, #16]
 8004534:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	697a      	ldr	r2, [r7, #20]
 800453a:	621a      	str	r2, [r3, #32]
}
 800453c:	bf00      	nop
 800453e:	371c      	adds	r7, #28
 8004540:	46bd      	mov	sp, r7
 8004542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004546:	4770      	bx	lr

08004548 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004548:	b480      	push	{r7}
 800454a:	b087      	sub	sp, #28
 800454c:	af00      	add	r7, sp, #0
 800454e:	60f8      	str	r0, [r7, #12]
 8004550:	60b9      	str	r1, [r7, #8]
 8004552:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6a1b      	ldr	r3, [r3, #32]
 8004558:	f023 0210 	bic.w	r2, r3, #16
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	699b      	ldr	r3, [r3, #24]
 8004564:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	6a1b      	ldr	r3, [r3, #32]
 800456a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004572:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	031b      	lsls	r3, r3, #12
 8004578:	697a      	ldr	r2, [r7, #20]
 800457a:	4313      	orrs	r3, r2
 800457c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004584:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	011b      	lsls	r3, r3, #4
 800458a:	693a      	ldr	r2, [r7, #16]
 800458c:	4313      	orrs	r3, r2
 800458e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	697a      	ldr	r2, [r7, #20]
 8004594:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	693a      	ldr	r2, [r7, #16]
 800459a:	621a      	str	r2, [r3, #32]
}
 800459c:	bf00      	nop
 800459e:	371c      	adds	r7, #28
 80045a0:	46bd      	mov	sp, r7
 80045a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a6:	4770      	bx	lr

080045a8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b087      	sub	sp, #28
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	60f8      	str	r0, [r7, #12]
 80045b0:	60b9      	str	r1, [r7, #8]
 80045b2:	607a      	str	r2, [r7, #4]
 80045b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80045c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	021a      	lsls	r2, r3, #8
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	431a      	orrs	r2, r3
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	4313      	orrs	r3, r2
 80045d0:	697a      	ldr	r2, [r7, #20]
 80045d2:	4313      	orrs	r3, r2
 80045d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	697a      	ldr	r2, [r7, #20]
 80045da:	609a      	str	r2, [r3, #8]
}
 80045dc:	bf00      	nop
 80045de:	371c      	adds	r7, #28
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr

080045e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b085      	sub	sp, #20
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
 80045f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d101      	bne.n	8004600 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80045fc:	2302      	movs	r3, #2
 80045fe:	e05a      	b.n	80046b6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2201      	movs	r2, #1
 8004604:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2202      	movs	r2, #2
 800460c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004626:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	68fa      	ldr	r2, [r7, #12]
 800462e:	4313      	orrs	r3, r2
 8004630:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	68fa      	ldr	r2, [r7, #12]
 8004638:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a21      	ldr	r2, [pc, #132]	; (80046c4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d022      	beq.n	800468a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800464c:	d01d      	beq.n	800468a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a1d      	ldr	r2, [pc, #116]	; (80046c8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d018      	beq.n	800468a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a1b      	ldr	r2, [pc, #108]	; (80046cc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d013      	beq.n	800468a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a1a      	ldr	r2, [pc, #104]	; (80046d0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d00e      	beq.n	800468a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a18      	ldr	r2, [pc, #96]	; (80046d4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d009      	beq.n	800468a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a17      	ldr	r2, [pc, #92]	; (80046d8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d004      	beq.n	800468a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a15      	ldr	r2, [pc, #84]	; (80046dc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d10c      	bne.n	80046a4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004690:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	68ba      	ldr	r2, [r7, #8]
 8004698:	4313      	orrs	r3, r2
 800469a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	68ba      	ldr	r2, [r7, #8]
 80046a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2201      	movs	r2, #1
 80046a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2200      	movs	r2, #0
 80046b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3714      	adds	r7, #20
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr
 80046c2:	bf00      	nop
 80046c4:	40010000 	.word	0x40010000
 80046c8:	40000400 	.word	0x40000400
 80046cc:	40000800 	.word	0x40000800
 80046d0:	40000c00 	.word	0x40000c00
 80046d4:	40010400 	.word	0x40010400
 80046d8:	40014000 	.word	0x40014000
 80046dc:	40001800 	.word	0x40001800

080046e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b083      	sub	sp, #12
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80046e8:	bf00      	nop
 80046ea:	370c      	adds	r7, #12
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr

080046f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b083      	sub	sp, #12
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80046fc:	bf00      	nop
 80046fe:	370c      	adds	r7, #12
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr

08004708 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b082      	sub	sp, #8
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d101      	bne.n	800471a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	e03f      	b.n	800479a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004720:	b2db      	uxtb	r3, r3
 8004722:	2b00      	cmp	r3, #0
 8004724:	d106      	bne.n	8004734 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f7fd fc66 	bl	8002000 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2224      	movs	r2, #36	; 0x24
 8004738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	68da      	ldr	r2, [r3, #12]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800474a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	f000 f929 	bl	80049a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	691a      	ldr	r2, [r3, #16]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004760:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	695a      	ldr	r2, [r3, #20]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004770:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	68da      	ldr	r2, [r3, #12]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004780:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2200      	movs	r2, #0
 8004786:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2220      	movs	r2, #32
 800478c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2220      	movs	r2, #32
 8004794:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004798:	2300      	movs	r3, #0
}
 800479a:	4618      	mov	r0, r3
 800479c:	3708      	adds	r7, #8
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}

080047a2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047a2:	b580      	push	{r7, lr}
 80047a4:	b08a      	sub	sp, #40	; 0x28
 80047a6:	af02      	add	r7, sp, #8
 80047a8:	60f8      	str	r0, [r7, #12]
 80047aa:	60b9      	str	r1, [r7, #8]
 80047ac:	603b      	str	r3, [r7, #0]
 80047ae:	4613      	mov	r3, r2
 80047b0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80047b2:	2300      	movs	r3, #0
 80047b4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	2b20      	cmp	r3, #32
 80047c0:	d17c      	bne.n	80048bc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d002      	beq.n	80047ce <HAL_UART_Transmit+0x2c>
 80047c8:	88fb      	ldrh	r3, [r7, #6]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d101      	bne.n	80047d2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	e075      	b.n	80048be <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047d8:	2b01      	cmp	r3, #1
 80047da:	d101      	bne.n	80047e0 <HAL_UART_Transmit+0x3e>
 80047dc:	2302      	movs	r3, #2
 80047de:	e06e      	b.n	80048be <HAL_UART_Transmit+0x11c>
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	2201      	movs	r2, #1
 80047e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2200      	movs	r2, #0
 80047ec:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2221      	movs	r2, #33	; 0x21
 80047f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80047f6:	f7fd fd7f 	bl	80022f8 <HAL_GetTick>
 80047fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	88fa      	ldrh	r2, [r7, #6]
 8004800:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	88fa      	ldrh	r2, [r7, #6]
 8004806:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004810:	d108      	bne.n	8004824 <HAL_UART_Transmit+0x82>
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	691b      	ldr	r3, [r3, #16]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d104      	bne.n	8004824 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800481a:	2300      	movs	r3, #0
 800481c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	61bb      	str	r3, [r7, #24]
 8004822:	e003      	b.n	800482c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004828:	2300      	movs	r3, #0
 800482a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2200      	movs	r2, #0
 8004830:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004834:	e02a      	b.n	800488c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	9300      	str	r3, [sp, #0]
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	2200      	movs	r2, #0
 800483e:	2180      	movs	r1, #128	; 0x80
 8004840:	68f8      	ldr	r0, [r7, #12]
 8004842:	f000 f840 	bl	80048c6 <UART_WaitOnFlagUntilTimeout>
 8004846:	4603      	mov	r3, r0
 8004848:	2b00      	cmp	r3, #0
 800484a:	d001      	beq.n	8004850 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800484c:	2303      	movs	r3, #3
 800484e:	e036      	b.n	80048be <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d10b      	bne.n	800486e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004856:	69bb      	ldr	r3, [r7, #24]
 8004858:	881b      	ldrh	r3, [r3, #0]
 800485a:	461a      	mov	r2, r3
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004864:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004866:	69bb      	ldr	r3, [r7, #24]
 8004868:	3302      	adds	r3, #2
 800486a:	61bb      	str	r3, [r7, #24]
 800486c:	e007      	b.n	800487e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800486e:	69fb      	ldr	r3, [r7, #28]
 8004870:	781a      	ldrb	r2, [r3, #0]
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004878:	69fb      	ldr	r3, [r7, #28]
 800487a:	3301      	adds	r3, #1
 800487c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004882:	b29b      	uxth	r3, r3
 8004884:	3b01      	subs	r3, #1
 8004886:	b29a      	uxth	r2, r3
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004890:	b29b      	uxth	r3, r3
 8004892:	2b00      	cmp	r3, #0
 8004894:	d1cf      	bne.n	8004836 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	9300      	str	r3, [sp, #0]
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	2200      	movs	r2, #0
 800489e:	2140      	movs	r1, #64	; 0x40
 80048a0:	68f8      	ldr	r0, [r7, #12]
 80048a2:	f000 f810 	bl	80048c6 <UART_WaitOnFlagUntilTimeout>
 80048a6:	4603      	mov	r3, r0
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d001      	beq.n	80048b0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80048ac:	2303      	movs	r3, #3
 80048ae:	e006      	b.n	80048be <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2220      	movs	r2, #32
 80048b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80048b8:	2300      	movs	r3, #0
 80048ba:	e000      	b.n	80048be <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80048bc:	2302      	movs	r3, #2
  }
}
 80048be:	4618      	mov	r0, r3
 80048c0:	3720      	adds	r7, #32
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}

080048c6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80048c6:	b580      	push	{r7, lr}
 80048c8:	b090      	sub	sp, #64	; 0x40
 80048ca:	af00      	add	r7, sp, #0
 80048cc:	60f8      	str	r0, [r7, #12]
 80048ce:	60b9      	str	r1, [r7, #8]
 80048d0:	603b      	str	r3, [r7, #0]
 80048d2:	4613      	mov	r3, r2
 80048d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048d6:	e050      	b.n	800497a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048de:	d04c      	beq.n	800497a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80048e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d007      	beq.n	80048f6 <UART_WaitOnFlagUntilTimeout+0x30>
 80048e6:	f7fd fd07 	bl	80022f8 <HAL_GetTick>
 80048ea:	4602      	mov	r2, r0
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	1ad3      	subs	r3, r2, r3
 80048f0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d241      	bcs.n	800497a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	330c      	adds	r3, #12
 80048fc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004900:	e853 3f00 	ldrex	r3, [r3]
 8004904:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004908:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800490c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	330c      	adds	r3, #12
 8004914:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004916:	637a      	str	r2, [r7, #52]	; 0x34
 8004918:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800491a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800491c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800491e:	e841 2300 	strex	r3, r2, [r1]
 8004922:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004926:	2b00      	cmp	r3, #0
 8004928:	d1e5      	bne.n	80048f6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	3314      	adds	r3, #20
 8004930:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	e853 3f00 	ldrex	r3, [r3]
 8004938:	613b      	str	r3, [r7, #16]
   return(result);
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	f023 0301 	bic.w	r3, r3, #1
 8004940:	63bb      	str	r3, [r7, #56]	; 0x38
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	3314      	adds	r3, #20
 8004948:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800494a:	623a      	str	r2, [r7, #32]
 800494c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800494e:	69f9      	ldr	r1, [r7, #28]
 8004950:	6a3a      	ldr	r2, [r7, #32]
 8004952:	e841 2300 	strex	r3, r2, [r1]
 8004956:	61bb      	str	r3, [r7, #24]
   return(result);
 8004958:	69bb      	ldr	r3, [r7, #24]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d1e5      	bne.n	800492a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2220      	movs	r2, #32
 8004962:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	2220      	movs	r2, #32
 800496a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	2200      	movs	r2, #0
 8004972:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004976:	2303      	movs	r3, #3
 8004978:	e00f      	b.n	800499a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	681a      	ldr	r2, [r3, #0]
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	4013      	ands	r3, r2
 8004984:	68ba      	ldr	r2, [r7, #8]
 8004986:	429a      	cmp	r2, r3
 8004988:	bf0c      	ite	eq
 800498a:	2301      	moveq	r3, #1
 800498c:	2300      	movne	r3, #0
 800498e:	b2db      	uxtb	r3, r3
 8004990:	461a      	mov	r2, r3
 8004992:	79fb      	ldrb	r3, [r7, #7]
 8004994:	429a      	cmp	r2, r3
 8004996:	d09f      	beq.n	80048d8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004998:	2300      	movs	r3, #0
}
 800499a:	4618      	mov	r0, r3
 800499c:	3740      	adds	r7, #64	; 0x40
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
	...

080049a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049a8:	b0c0      	sub	sp, #256	; 0x100
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	691b      	ldr	r3, [r3, #16]
 80049b8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80049bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049c0:	68d9      	ldr	r1, [r3, #12]
 80049c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	ea40 0301 	orr.w	r3, r0, r1
 80049cc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80049ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049d2:	689a      	ldr	r2, [r3, #8]
 80049d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049d8:	691b      	ldr	r3, [r3, #16]
 80049da:	431a      	orrs	r2, r3
 80049dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049e0:	695b      	ldr	r3, [r3, #20]
 80049e2:	431a      	orrs	r2, r3
 80049e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049e8:	69db      	ldr	r3, [r3, #28]
 80049ea:	4313      	orrs	r3, r2
 80049ec:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80049f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	68db      	ldr	r3, [r3, #12]
 80049f8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80049fc:	f021 010c 	bic.w	r1, r1, #12
 8004a00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004a0a:	430b      	orrs	r3, r1
 8004a0c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004a0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	695b      	ldr	r3, [r3, #20]
 8004a16:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004a1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a1e:	6999      	ldr	r1, [r3, #24]
 8004a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	ea40 0301 	orr.w	r3, r0, r1
 8004a2a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004a2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	4b8f      	ldr	r3, [pc, #572]	; (8004c70 <UART_SetConfig+0x2cc>)
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d005      	beq.n	8004a44 <UART_SetConfig+0xa0>
 8004a38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	4b8d      	ldr	r3, [pc, #564]	; (8004c74 <UART_SetConfig+0x2d0>)
 8004a40:	429a      	cmp	r2, r3
 8004a42:	d104      	bne.n	8004a4e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004a44:	f7ff fa40 	bl	8003ec8 <HAL_RCC_GetPCLK2Freq>
 8004a48:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004a4c:	e003      	b.n	8004a56 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004a4e:	f7ff fa27 	bl	8003ea0 <HAL_RCC_GetPCLK1Freq>
 8004a52:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a5a:	69db      	ldr	r3, [r3, #28]
 8004a5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a60:	f040 810c 	bne.w	8004c7c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004a64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a68:	2200      	movs	r2, #0
 8004a6a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004a6e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004a72:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004a76:	4622      	mov	r2, r4
 8004a78:	462b      	mov	r3, r5
 8004a7a:	1891      	adds	r1, r2, r2
 8004a7c:	65b9      	str	r1, [r7, #88]	; 0x58
 8004a7e:	415b      	adcs	r3, r3
 8004a80:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004a82:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004a86:	4621      	mov	r1, r4
 8004a88:	eb12 0801 	adds.w	r8, r2, r1
 8004a8c:	4629      	mov	r1, r5
 8004a8e:	eb43 0901 	adc.w	r9, r3, r1
 8004a92:	f04f 0200 	mov.w	r2, #0
 8004a96:	f04f 0300 	mov.w	r3, #0
 8004a9a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a9e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004aa2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004aa6:	4690      	mov	r8, r2
 8004aa8:	4699      	mov	r9, r3
 8004aaa:	4623      	mov	r3, r4
 8004aac:	eb18 0303 	adds.w	r3, r8, r3
 8004ab0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004ab4:	462b      	mov	r3, r5
 8004ab6:	eb49 0303 	adc.w	r3, r9, r3
 8004aba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004abe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004aca:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004ace:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004ad2:	460b      	mov	r3, r1
 8004ad4:	18db      	adds	r3, r3, r3
 8004ad6:	653b      	str	r3, [r7, #80]	; 0x50
 8004ad8:	4613      	mov	r3, r2
 8004ada:	eb42 0303 	adc.w	r3, r2, r3
 8004ade:	657b      	str	r3, [r7, #84]	; 0x54
 8004ae0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004ae4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004ae8:	f7fb fed8 	bl	800089c <__aeabi_uldivmod>
 8004aec:	4602      	mov	r2, r0
 8004aee:	460b      	mov	r3, r1
 8004af0:	4b61      	ldr	r3, [pc, #388]	; (8004c78 <UART_SetConfig+0x2d4>)
 8004af2:	fba3 2302 	umull	r2, r3, r3, r2
 8004af6:	095b      	lsrs	r3, r3, #5
 8004af8:	011c      	lsls	r4, r3, #4
 8004afa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004afe:	2200      	movs	r2, #0
 8004b00:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004b04:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004b08:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004b0c:	4642      	mov	r2, r8
 8004b0e:	464b      	mov	r3, r9
 8004b10:	1891      	adds	r1, r2, r2
 8004b12:	64b9      	str	r1, [r7, #72]	; 0x48
 8004b14:	415b      	adcs	r3, r3
 8004b16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b18:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004b1c:	4641      	mov	r1, r8
 8004b1e:	eb12 0a01 	adds.w	sl, r2, r1
 8004b22:	4649      	mov	r1, r9
 8004b24:	eb43 0b01 	adc.w	fp, r3, r1
 8004b28:	f04f 0200 	mov.w	r2, #0
 8004b2c:	f04f 0300 	mov.w	r3, #0
 8004b30:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004b34:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004b38:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004b3c:	4692      	mov	sl, r2
 8004b3e:	469b      	mov	fp, r3
 8004b40:	4643      	mov	r3, r8
 8004b42:	eb1a 0303 	adds.w	r3, sl, r3
 8004b46:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004b4a:	464b      	mov	r3, r9
 8004b4c:	eb4b 0303 	adc.w	r3, fp, r3
 8004b50:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004b54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004b60:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004b64:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004b68:	460b      	mov	r3, r1
 8004b6a:	18db      	adds	r3, r3, r3
 8004b6c:	643b      	str	r3, [r7, #64]	; 0x40
 8004b6e:	4613      	mov	r3, r2
 8004b70:	eb42 0303 	adc.w	r3, r2, r3
 8004b74:	647b      	str	r3, [r7, #68]	; 0x44
 8004b76:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004b7a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004b7e:	f7fb fe8d 	bl	800089c <__aeabi_uldivmod>
 8004b82:	4602      	mov	r2, r0
 8004b84:	460b      	mov	r3, r1
 8004b86:	4611      	mov	r1, r2
 8004b88:	4b3b      	ldr	r3, [pc, #236]	; (8004c78 <UART_SetConfig+0x2d4>)
 8004b8a:	fba3 2301 	umull	r2, r3, r3, r1
 8004b8e:	095b      	lsrs	r3, r3, #5
 8004b90:	2264      	movs	r2, #100	; 0x64
 8004b92:	fb02 f303 	mul.w	r3, r2, r3
 8004b96:	1acb      	subs	r3, r1, r3
 8004b98:	00db      	lsls	r3, r3, #3
 8004b9a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004b9e:	4b36      	ldr	r3, [pc, #216]	; (8004c78 <UART_SetConfig+0x2d4>)
 8004ba0:	fba3 2302 	umull	r2, r3, r3, r2
 8004ba4:	095b      	lsrs	r3, r3, #5
 8004ba6:	005b      	lsls	r3, r3, #1
 8004ba8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004bac:	441c      	add	r4, r3
 8004bae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004bb8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004bbc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004bc0:	4642      	mov	r2, r8
 8004bc2:	464b      	mov	r3, r9
 8004bc4:	1891      	adds	r1, r2, r2
 8004bc6:	63b9      	str	r1, [r7, #56]	; 0x38
 8004bc8:	415b      	adcs	r3, r3
 8004bca:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004bcc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004bd0:	4641      	mov	r1, r8
 8004bd2:	1851      	adds	r1, r2, r1
 8004bd4:	6339      	str	r1, [r7, #48]	; 0x30
 8004bd6:	4649      	mov	r1, r9
 8004bd8:	414b      	adcs	r3, r1
 8004bda:	637b      	str	r3, [r7, #52]	; 0x34
 8004bdc:	f04f 0200 	mov.w	r2, #0
 8004be0:	f04f 0300 	mov.w	r3, #0
 8004be4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004be8:	4659      	mov	r1, fp
 8004bea:	00cb      	lsls	r3, r1, #3
 8004bec:	4651      	mov	r1, sl
 8004bee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004bf2:	4651      	mov	r1, sl
 8004bf4:	00ca      	lsls	r2, r1, #3
 8004bf6:	4610      	mov	r0, r2
 8004bf8:	4619      	mov	r1, r3
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	4642      	mov	r2, r8
 8004bfe:	189b      	adds	r3, r3, r2
 8004c00:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004c04:	464b      	mov	r3, r9
 8004c06:	460a      	mov	r2, r1
 8004c08:	eb42 0303 	adc.w	r3, r2, r3
 8004c0c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	2200      	movs	r2, #0
 8004c18:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004c1c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004c20:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004c24:	460b      	mov	r3, r1
 8004c26:	18db      	adds	r3, r3, r3
 8004c28:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c2a:	4613      	mov	r3, r2
 8004c2c:	eb42 0303 	adc.w	r3, r2, r3
 8004c30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c32:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004c36:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004c3a:	f7fb fe2f 	bl	800089c <__aeabi_uldivmod>
 8004c3e:	4602      	mov	r2, r0
 8004c40:	460b      	mov	r3, r1
 8004c42:	4b0d      	ldr	r3, [pc, #52]	; (8004c78 <UART_SetConfig+0x2d4>)
 8004c44:	fba3 1302 	umull	r1, r3, r3, r2
 8004c48:	095b      	lsrs	r3, r3, #5
 8004c4a:	2164      	movs	r1, #100	; 0x64
 8004c4c:	fb01 f303 	mul.w	r3, r1, r3
 8004c50:	1ad3      	subs	r3, r2, r3
 8004c52:	00db      	lsls	r3, r3, #3
 8004c54:	3332      	adds	r3, #50	; 0x32
 8004c56:	4a08      	ldr	r2, [pc, #32]	; (8004c78 <UART_SetConfig+0x2d4>)
 8004c58:	fba2 2303 	umull	r2, r3, r2, r3
 8004c5c:	095b      	lsrs	r3, r3, #5
 8004c5e:	f003 0207 	and.w	r2, r3, #7
 8004c62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4422      	add	r2, r4
 8004c6a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004c6c:	e105      	b.n	8004e7a <UART_SetConfig+0x4d6>
 8004c6e:	bf00      	nop
 8004c70:	40011000 	.word	0x40011000
 8004c74:	40011400 	.word	0x40011400
 8004c78:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c80:	2200      	movs	r2, #0
 8004c82:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004c86:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004c8a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004c8e:	4642      	mov	r2, r8
 8004c90:	464b      	mov	r3, r9
 8004c92:	1891      	adds	r1, r2, r2
 8004c94:	6239      	str	r1, [r7, #32]
 8004c96:	415b      	adcs	r3, r3
 8004c98:	627b      	str	r3, [r7, #36]	; 0x24
 8004c9a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004c9e:	4641      	mov	r1, r8
 8004ca0:	1854      	adds	r4, r2, r1
 8004ca2:	4649      	mov	r1, r9
 8004ca4:	eb43 0501 	adc.w	r5, r3, r1
 8004ca8:	f04f 0200 	mov.w	r2, #0
 8004cac:	f04f 0300 	mov.w	r3, #0
 8004cb0:	00eb      	lsls	r3, r5, #3
 8004cb2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004cb6:	00e2      	lsls	r2, r4, #3
 8004cb8:	4614      	mov	r4, r2
 8004cba:	461d      	mov	r5, r3
 8004cbc:	4643      	mov	r3, r8
 8004cbe:	18e3      	adds	r3, r4, r3
 8004cc0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004cc4:	464b      	mov	r3, r9
 8004cc6:	eb45 0303 	adc.w	r3, r5, r3
 8004cca:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004cce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004cda:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004cde:	f04f 0200 	mov.w	r2, #0
 8004ce2:	f04f 0300 	mov.w	r3, #0
 8004ce6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004cea:	4629      	mov	r1, r5
 8004cec:	008b      	lsls	r3, r1, #2
 8004cee:	4621      	mov	r1, r4
 8004cf0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004cf4:	4621      	mov	r1, r4
 8004cf6:	008a      	lsls	r2, r1, #2
 8004cf8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004cfc:	f7fb fdce 	bl	800089c <__aeabi_uldivmod>
 8004d00:	4602      	mov	r2, r0
 8004d02:	460b      	mov	r3, r1
 8004d04:	4b60      	ldr	r3, [pc, #384]	; (8004e88 <UART_SetConfig+0x4e4>)
 8004d06:	fba3 2302 	umull	r2, r3, r3, r2
 8004d0a:	095b      	lsrs	r3, r3, #5
 8004d0c:	011c      	lsls	r4, r3, #4
 8004d0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d12:	2200      	movs	r2, #0
 8004d14:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004d18:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004d1c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004d20:	4642      	mov	r2, r8
 8004d22:	464b      	mov	r3, r9
 8004d24:	1891      	adds	r1, r2, r2
 8004d26:	61b9      	str	r1, [r7, #24]
 8004d28:	415b      	adcs	r3, r3
 8004d2a:	61fb      	str	r3, [r7, #28]
 8004d2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d30:	4641      	mov	r1, r8
 8004d32:	1851      	adds	r1, r2, r1
 8004d34:	6139      	str	r1, [r7, #16]
 8004d36:	4649      	mov	r1, r9
 8004d38:	414b      	adcs	r3, r1
 8004d3a:	617b      	str	r3, [r7, #20]
 8004d3c:	f04f 0200 	mov.w	r2, #0
 8004d40:	f04f 0300 	mov.w	r3, #0
 8004d44:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004d48:	4659      	mov	r1, fp
 8004d4a:	00cb      	lsls	r3, r1, #3
 8004d4c:	4651      	mov	r1, sl
 8004d4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d52:	4651      	mov	r1, sl
 8004d54:	00ca      	lsls	r2, r1, #3
 8004d56:	4610      	mov	r0, r2
 8004d58:	4619      	mov	r1, r3
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	4642      	mov	r2, r8
 8004d5e:	189b      	adds	r3, r3, r2
 8004d60:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004d64:	464b      	mov	r3, r9
 8004d66:	460a      	mov	r2, r1
 8004d68:	eb42 0303 	adc.w	r3, r2, r3
 8004d6c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004d70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	2200      	movs	r2, #0
 8004d78:	67bb      	str	r3, [r7, #120]	; 0x78
 8004d7a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004d7c:	f04f 0200 	mov.w	r2, #0
 8004d80:	f04f 0300 	mov.w	r3, #0
 8004d84:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004d88:	4649      	mov	r1, r9
 8004d8a:	008b      	lsls	r3, r1, #2
 8004d8c:	4641      	mov	r1, r8
 8004d8e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d92:	4641      	mov	r1, r8
 8004d94:	008a      	lsls	r2, r1, #2
 8004d96:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004d9a:	f7fb fd7f 	bl	800089c <__aeabi_uldivmod>
 8004d9e:	4602      	mov	r2, r0
 8004da0:	460b      	mov	r3, r1
 8004da2:	4b39      	ldr	r3, [pc, #228]	; (8004e88 <UART_SetConfig+0x4e4>)
 8004da4:	fba3 1302 	umull	r1, r3, r3, r2
 8004da8:	095b      	lsrs	r3, r3, #5
 8004daa:	2164      	movs	r1, #100	; 0x64
 8004dac:	fb01 f303 	mul.w	r3, r1, r3
 8004db0:	1ad3      	subs	r3, r2, r3
 8004db2:	011b      	lsls	r3, r3, #4
 8004db4:	3332      	adds	r3, #50	; 0x32
 8004db6:	4a34      	ldr	r2, [pc, #208]	; (8004e88 <UART_SetConfig+0x4e4>)
 8004db8:	fba2 2303 	umull	r2, r3, r2, r3
 8004dbc:	095b      	lsrs	r3, r3, #5
 8004dbe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004dc2:	441c      	add	r4, r3
 8004dc4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004dc8:	2200      	movs	r2, #0
 8004dca:	673b      	str	r3, [r7, #112]	; 0x70
 8004dcc:	677a      	str	r2, [r7, #116]	; 0x74
 8004dce:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004dd2:	4642      	mov	r2, r8
 8004dd4:	464b      	mov	r3, r9
 8004dd6:	1891      	adds	r1, r2, r2
 8004dd8:	60b9      	str	r1, [r7, #8]
 8004dda:	415b      	adcs	r3, r3
 8004ddc:	60fb      	str	r3, [r7, #12]
 8004dde:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004de2:	4641      	mov	r1, r8
 8004de4:	1851      	adds	r1, r2, r1
 8004de6:	6039      	str	r1, [r7, #0]
 8004de8:	4649      	mov	r1, r9
 8004dea:	414b      	adcs	r3, r1
 8004dec:	607b      	str	r3, [r7, #4]
 8004dee:	f04f 0200 	mov.w	r2, #0
 8004df2:	f04f 0300 	mov.w	r3, #0
 8004df6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004dfa:	4659      	mov	r1, fp
 8004dfc:	00cb      	lsls	r3, r1, #3
 8004dfe:	4651      	mov	r1, sl
 8004e00:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e04:	4651      	mov	r1, sl
 8004e06:	00ca      	lsls	r2, r1, #3
 8004e08:	4610      	mov	r0, r2
 8004e0a:	4619      	mov	r1, r3
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	4642      	mov	r2, r8
 8004e10:	189b      	adds	r3, r3, r2
 8004e12:	66bb      	str	r3, [r7, #104]	; 0x68
 8004e14:	464b      	mov	r3, r9
 8004e16:	460a      	mov	r2, r1
 8004e18:	eb42 0303 	adc.w	r3, r2, r3
 8004e1c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004e1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	2200      	movs	r2, #0
 8004e26:	663b      	str	r3, [r7, #96]	; 0x60
 8004e28:	667a      	str	r2, [r7, #100]	; 0x64
 8004e2a:	f04f 0200 	mov.w	r2, #0
 8004e2e:	f04f 0300 	mov.w	r3, #0
 8004e32:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004e36:	4649      	mov	r1, r9
 8004e38:	008b      	lsls	r3, r1, #2
 8004e3a:	4641      	mov	r1, r8
 8004e3c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e40:	4641      	mov	r1, r8
 8004e42:	008a      	lsls	r2, r1, #2
 8004e44:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004e48:	f7fb fd28 	bl	800089c <__aeabi_uldivmod>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	460b      	mov	r3, r1
 8004e50:	4b0d      	ldr	r3, [pc, #52]	; (8004e88 <UART_SetConfig+0x4e4>)
 8004e52:	fba3 1302 	umull	r1, r3, r3, r2
 8004e56:	095b      	lsrs	r3, r3, #5
 8004e58:	2164      	movs	r1, #100	; 0x64
 8004e5a:	fb01 f303 	mul.w	r3, r1, r3
 8004e5e:	1ad3      	subs	r3, r2, r3
 8004e60:	011b      	lsls	r3, r3, #4
 8004e62:	3332      	adds	r3, #50	; 0x32
 8004e64:	4a08      	ldr	r2, [pc, #32]	; (8004e88 <UART_SetConfig+0x4e4>)
 8004e66:	fba2 2303 	umull	r2, r3, r2, r3
 8004e6a:	095b      	lsrs	r3, r3, #5
 8004e6c:	f003 020f 	and.w	r2, r3, #15
 8004e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4422      	add	r2, r4
 8004e78:	609a      	str	r2, [r3, #8]
}
 8004e7a:	bf00      	nop
 8004e7c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004e80:	46bd      	mov	sp, r7
 8004e82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e86:	bf00      	nop
 8004e88:	51eb851f 	.word	0x51eb851f

08004e8c <__errno>:
 8004e8c:	4b01      	ldr	r3, [pc, #4]	; (8004e94 <__errno+0x8>)
 8004e8e:	6818      	ldr	r0, [r3, #0]
 8004e90:	4770      	bx	lr
 8004e92:	bf00      	nop
 8004e94:	2000000c 	.word	0x2000000c

08004e98 <__libc_init_array>:
 8004e98:	b570      	push	{r4, r5, r6, lr}
 8004e9a:	4d0d      	ldr	r5, [pc, #52]	; (8004ed0 <__libc_init_array+0x38>)
 8004e9c:	4c0d      	ldr	r4, [pc, #52]	; (8004ed4 <__libc_init_array+0x3c>)
 8004e9e:	1b64      	subs	r4, r4, r5
 8004ea0:	10a4      	asrs	r4, r4, #2
 8004ea2:	2600      	movs	r6, #0
 8004ea4:	42a6      	cmp	r6, r4
 8004ea6:	d109      	bne.n	8004ebc <__libc_init_array+0x24>
 8004ea8:	4d0b      	ldr	r5, [pc, #44]	; (8004ed8 <__libc_init_array+0x40>)
 8004eaa:	4c0c      	ldr	r4, [pc, #48]	; (8004edc <__libc_init_array+0x44>)
 8004eac:	f000 fcb2 	bl	8005814 <_init>
 8004eb0:	1b64      	subs	r4, r4, r5
 8004eb2:	10a4      	asrs	r4, r4, #2
 8004eb4:	2600      	movs	r6, #0
 8004eb6:	42a6      	cmp	r6, r4
 8004eb8:	d105      	bne.n	8004ec6 <__libc_init_array+0x2e>
 8004eba:	bd70      	pop	{r4, r5, r6, pc}
 8004ebc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ec0:	4798      	blx	r3
 8004ec2:	3601      	adds	r6, #1
 8004ec4:	e7ee      	b.n	8004ea4 <__libc_init_array+0xc>
 8004ec6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004eca:	4798      	blx	r3
 8004ecc:	3601      	adds	r6, #1
 8004ece:	e7f2      	b.n	8004eb6 <__libc_init_array+0x1e>
 8004ed0:	08006668 	.word	0x08006668
 8004ed4:	08006668 	.word	0x08006668
 8004ed8:	08006668 	.word	0x08006668
 8004edc:	0800666c 	.word	0x0800666c

08004ee0 <memcmp>:
 8004ee0:	b510      	push	{r4, lr}
 8004ee2:	3901      	subs	r1, #1
 8004ee4:	4402      	add	r2, r0
 8004ee6:	4290      	cmp	r0, r2
 8004ee8:	d101      	bne.n	8004eee <memcmp+0xe>
 8004eea:	2000      	movs	r0, #0
 8004eec:	e005      	b.n	8004efa <memcmp+0x1a>
 8004eee:	7803      	ldrb	r3, [r0, #0]
 8004ef0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8004ef4:	42a3      	cmp	r3, r4
 8004ef6:	d001      	beq.n	8004efc <memcmp+0x1c>
 8004ef8:	1b18      	subs	r0, r3, r4
 8004efa:	bd10      	pop	{r4, pc}
 8004efc:	3001      	adds	r0, #1
 8004efe:	e7f2      	b.n	8004ee6 <memcmp+0x6>

08004f00 <memset>:
 8004f00:	4402      	add	r2, r0
 8004f02:	4603      	mov	r3, r0
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d100      	bne.n	8004f0a <memset+0xa>
 8004f08:	4770      	bx	lr
 8004f0a:	f803 1b01 	strb.w	r1, [r3], #1
 8004f0e:	e7f9      	b.n	8004f04 <memset+0x4>

08004f10 <sniprintf>:
 8004f10:	b40c      	push	{r2, r3}
 8004f12:	b530      	push	{r4, r5, lr}
 8004f14:	4b17      	ldr	r3, [pc, #92]	; (8004f74 <sniprintf+0x64>)
 8004f16:	1e0c      	subs	r4, r1, #0
 8004f18:	681d      	ldr	r5, [r3, #0]
 8004f1a:	b09d      	sub	sp, #116	; 0x74
 8004f1c:	da08      	bge.n	8004f30 <sniprintf+0x20>
 8004f1e:	238b      	movs	r3, #139	; 0x8b
 8004f20:	602b      	str	r3, [r5, #0]
 8004f22:	f04f 30ff 	mov.w	r0, #4294967295
 8004f26:	b01d      	add	sp, #116	; 0x74
 8004f28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004f2c:	b002      	add	sp, #8
 8004f2e:	4770      	bx	lr
 8004f30:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004f34:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004f38:	bf14      	ite	ne
 8004f3a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004f3e:	4623      	moveq	r3, r4
 8004f40:	9304      	str	r3, [sp, #16]
 8004f42:	9307      	str	r3, [sp, #28]
 8004f44:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004f48:	9002      	str	r0, [sp, #8]
 8004f4a:	9006      	str	r0, [sp, #24]
 8004f4c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004f50:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004f52:	ab21      	add	r3, sp, #132	; 0x84
 8004f54:	a902      	add	r1, sp, #8
 8004f56:	4628      	mov	r0, r5
 8004f58:	9301      	str	r3, [sp, #4]
 8004f5a:	f000 f869 	bl	8005030 <_svfiprintf_r>
 8004f5e:	1c43      	adds	r3, r0, #1
 8004f60:	bfbc      	itt	lt
 8004f62:	238b      	movlt	r3, #139	; 0x8b
 8004f64:	602b      	strlt	r3, [r5, #0]
 8004f66:	2c00      	cmp	r4, #0
 8004f68:	d0dd      	beq.n	8004f26 <sniprintf+0x16>
 8004f6a:	9b02      	ldr	r3, [sp, #8]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	701a      	strb	r2, [r3, #0]
 8004f70:	e7d9      	b.n	8004f26 <sniprintf+0x16>
 8004f72:	bf00      	nop
 8004f74:	2000000c 	.word	0x2000000c

08004f78 <__ssputs_r>:
 8004f78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f7c:	688e      	ldr	r6, [r1, #8]
 8004f7e:	429e      	cmp	r6, r3
 8004f80:	4682      	mov	sl, r0
 8004f82:	460c      	mov	r4, r1
 8004f84:	4690      	mov	r8, r2
 8004f86:	461f      	mov	r7, r3
 8004f88:	d838      	bhi.n	8004ffc <__ssputs_r+0x84>
 8004f8a:	898a      	ldrh	r2, [r1, #12]
 8004f8c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004f90:	d032      	beq.n	8004ff8 <__ssputs_r+0x80>
 8004f92:	6825      	ldr	r5, [r4, #0]
 8004f94:	6909      	ldr	r1, [r1, #16]
 8004f96:	eba5 0901 	sub.w	r9, r5, r1
 8004f9a:	6965      	ldr	r5, [r4, #20]
 8004f9c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004fa0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004fa4:	3301      	adds	r3, #1
 8004fa6:	444b      	add	r3, r9
 8004fa8:	106d      	asrs	r5, r5, #1
 8004faa:	429d      	cmp	r5, r3
 8004fac:	bf38      	it	cc
 8004fae:	461d      	movcc	r5, r3
 8004fb0:	0553      	lsls	r3, r2, #21
 8004fb2:	d531      	bpl.n	8005018 <__ssputs_r+0xa0>
 8004fb4:	4629      	mov	r1, r5
 8004fb6:	f000 fb63 	bl	8005680 <_malloc_r>
 8004fba:	4606      	mov	r6, r0
 8004fbc:	b950      	cbnz	r0, 8004fd4 <__ssputs_r+0x5c>
 8004fbe:	230c      	movs	r3, #12
 8004fc0:	f8ca 3000 	str.w	r3, [sl]
 8004fc4:	89a3      	ldrh	r3, [r4, #12]
 8004fc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004fca:	81a3      	strh	r3, [r4, #12]
 8004fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8004fd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fd4:	6921      	ldr	r1, [r4, #16]
 8004fd6:	464a      	mov	r2, r9
 8004fd8:	f000 fabe 	bl	8005558 <memcpy>
 8004fdc:	89a3      	ldrh	r3, [r4, #12]
 8004fde:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004fe2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004fe6:	81a3      	strh	r3, [r4, #12]
 8004fe8:	6126      	str	r6, [r4, #16]
 8004fea:	6165      	str	r5, [r4, #20]
 8004fec:	444e      	add	r6, r9
 8004fee:	eba5 0509 	sub.w	r5, r5, r9
 8004ff2:	6026      	str	r6, [r4, #0]
 8004ff4:	60a5      	str	r5, [r4, #8]
 8004ff6:	463e      	mov	r6, r7
 8004ff8:	42be      	cmp	r6, r7
 8004ffa:	d900      	bls.n	8004ffe <__ssputs_r+0x86>
 8004ffc:	463e      	mov	r6, r7
 8004ffe:	6820      	ldr	r0, [r4, #0]
 8005000:	4632      	mov	r2, r6
 8005002:	4641      	mov	r1, r8
 8005004:	f000 fab6 	bl	8005574 <memmove>
 8005008:	68a3      	ldr	r3, [r4, #8]
 800500a:	1b9b      	subs	r3, r3, r6
 800500c:	60a3      	str	r3, [r4, #8]
 800500e:	6823      	ldr	r3, [r4, #0]
 8005010:	4433      	add	r3, r6
 8005012:	6023      	str	r3, [r4, #0]
 8005014:	2000      	movs	r0, #0
 8005016:	e7db      	b.n	8004fd0 <__ssputs_r+0x58>
 8005018:	462a      	mov	r2, r5
 800501a:	f000 fba5 	bl	8005768 <_realloc_r>
 800501e:	4606      	mov	r6, r0
 8005020:	2800      	cmp	r0, #0
 8005022:	d1e1      	bne.n	8004fe8 <__ssputs_r+0x70>
 8005024:	6921      	ldr	r1, [r4, #16]
 8005026:	4650      	mov	r0, sl
 8005028:	f000 fabe 	bl	80055a8 <_free_r>
 800502c:	e7c7      	b.n	8004fbe <__ssputs_r+0x46>
	...

08005030 <_svfiprintf_r>:
 8005030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005034:	4698      	mov	r8, r3
 8005036:	898b      	ldrh	r3, [r1, #12]
 8005038:	061b      	lsls	r3, r3, #24
 800503a:	b09d      	sub	sp, #116	; 0x74
 800503c:	4607      	mov	r7, r0
 800503e:	460d      	mov	r5, r1
 8005040:	4614      	mov	r4, r2
 8005042:	d50e      	bpl.n	8005062 <_svfiprintf_r+0x32>
 8005044:	690b      	ldr	r3, [r1, #16]
 8005046:	b963      	cbnz	r3, 8005062 <_svfiprintf_r+0x32>
 8005048:	2140      	movs	r1, #64	; 0x40
 800504a:	f000 fb19 	bl	8005680 <_malloc_r>
 800504e:	6028      	str	r0, [r5, #0]
 8005050:	6128      	str	r0, [r5, #16]
 8005052:	b920      	cbnz	r0, 800505e <_svfiprintf_r+0x2e>
 8005054:	230c      	movs	r3, #12
 8005056:	603b      	str	r3, [r7, #0]
 8005058:	f04f 30ff 	mov.w	r0, #4294967295
 800505c:	e0d1      	b.n	8005202 <_svfiprintf_r+0x1d2>
 800505e:	2340      	movs	r3, #64	; 0x40
 8005060:	616b      	str	r3, [r5, #20]
 8005062:	2300      	movs	r3, #0
 8005064:	9309      	str	r3, [sp, #36]	; 0x24
 8005066:	2320      	movs	r3, #32
 8005068:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800506c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005070:	2330      	movs	r3, #48	; 0x30
 8005072:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800521c <_svfiprintf_r+0x1ec>
 8005076:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800507a:	f04f 0901 	mov.w	r9, #1
 800507e:	4623      	mov	r3, r4
 8005080:	469a      	mov	sl, r3
 8005082:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005086:	b10a      	cbz	r2, 800508c <_svfiprintf_r+0x5c>
 8005088:	2a25      	cmp	r2, #37	; 0x25
 800508a:	d1f9      	bne.n	8005080 <_svfiprintf_r+0x50>
 800508c:	ebba 0b04 	subs.w	fp, sl, r4
 8005090:	d00b      	beq.n	80050aa <_svfiprintf_r+0x7a>
 8005092:	465b      	mov	r3, fp
 8005094:	4622      	mov	r2, r4
 8005096:	4629      	mov	r1, r5
 8005098:	4638      	mov	r0, r7
 800509a:	f7ff ff6d 	bl	8004f78 <__ssputs_r>
 800509e:	3001      	adds	r0, #1
 80050a0:	f000 80aa 	beq.w	80051f8 <_svfiprintf_r+0x1c8>
 80050a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80050a6:	445a      	add	r2, fp
 80050a8:	9209      	str	r2, [sp, #36]	; 0x24
 80050aa:	f89a 3000 	ldrb.w	r3, [sl]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	f000 80a2 	beq.w	80051f8 <_svfiprintf_r+0x1c8>
 80050b4:	2300      	movs	r3, #0
 80050b6:	f04f 32ff 	mov.w	r2, #4294967295
 80050ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80050be:	f10a 0a01 	add.w	sl, sl, #1
 80050c2:	9304      	str	r3, [sp, #16]
 80050c4:	9307      	str	r3, [sp, #28]
 80050c6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80050ca:	931a      	str	r3, [sp, #104]	; 0x68
 80050cc:	4654      	mov	r4, sl
 80050ce:	2205      	movs	r2, #5
 80050d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050d4:	4851      	ldr	r0, [pc, #324]	; (800521c <_svfiprintf_r+0x1ec>)
 80050d6:	f7fb f883 	bl	80001e0 <memchr>
 80050da:	9a04      	ldr	r2, [sp, #16]
 80050dc:	b9d8      	cbnz	r0, 8005116 <_svfiprintf_r+0xe6>
 80050de:	06d0      	lsls	r0, r2, #27
 80050e0:	bf44      	itt	mi
 80050e2:	2320      	movmi	r3, #32
 80050e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80050e8:	0711      	lsls	r1, r2, #28
 80050ea:	bf44      	itt	mi
 80050ec:	232b      	movmi	r3, #43	; 0x2b
 80050ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80050f2:	f89a 3000 	ldrb.w	r3, [sl]
 80050f6:	2b2a      	cmp	r3, #42	; 0x2a
 80050f8:	d015      	beq.n	8005126 <_svfiprintf_r+0xf6>
 80050fa:	9a07      	ldr	r2, [sp, #28]
 80050fc:	4654      	mov	r4, sl
 80050fe:	2000      	movs	r0, #0
 8005100:	f04f 0c0a 	mov.w	ip, #10
 8005104:	4621      	mov	r1, r4
 8005106:	f811 3b01 	ldrb.w	r3, [r1], #1
 800510a:	3b30      	subs	r3, #48	; 0x30
 800510c:	2b09      	cmp	r3, #9
 800510e:	d94e      	bls.n	80051ae <_svfiprintf_r+0x17e>
 8005110:	b1b0      	cbz	r0, 8005140 <_svfiprintf_r+0x110>
 8005112:	9207      	str	r2, [sp, #28]
 8005114:	e014      	b.n	8005140 <_svfiprintf_r+0x110>
 8005116:	eba0 0308 	sub.w	r3, r0, r8
 800511a:	fa09 f303 	lsl.w	r3, r9, r3
 800511e:	4313      	orrs	r3, r2
 8005120:	9304      	str	r3, [sp, #16]
 8005122:	46a2      	mov	sl, r4
 8005124:	e7d2      	b.n	80050cc <_svfiprintf_r+0x9c>
 8005126:	9b03      	ldr	r3, [sp, #12]
 8005128:	1d19      	adds	r1, r3, #4
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	9103      	str	r1, [sp, #12]
 800512e:	2b00      	cmp	r3, #0
 8005130:	bfbb      	ittet	lt
 8005132:	425b      	neglt	r3, r3
 8005134:	f042 0202 	orrlt.w	r2, r2, #2
 8005138:	9307      	strge	r3, [sp, #28]
 800513a:	9307      	strlt	r3, [sp, #28]
 800513c:	bfb8      	it	lt
 800513e:	9204      	strlt	r2, [sp, #16]
 8005140:	7823      	ldrb	r3, [r4, #0]
 8005142:	2b2e      	cmp	r3, #46	; 0x2e
 8005144:	d10c      	bne.n	8005160 <_svfiprintf_r+0x130>
 8005146:	7863      	ldrb	r3, [r4, #1]
 8005148:	2b2a      	cmp	r3, #42	; 0x2a
 800514a:	d135      	bne.n	80051b8 <_svfiprintf_r+0x188>
 800514c:	9b03      	ldr	r3, [sp, #12]
 800514e:	1d1a      	adds	r2, r3, #4
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	9203      	str	r2, [sp, #12]
 8005154:	2b00      	cmp	r3, #0
 8005156:	bfb8      	it	lt
 8005158:	f04f 33ff 	movlt.w	r3, #4294967295
 800515c:	3402      	adds	r4, #2
 800515e:	9305      	str	r3, [sp, #20]
 8005160:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800522c <_svfiprintf_r+0x1fc>
 8005164:	7821      	ldrb	r1, [r4, #0]
 8005166:	2203      	movs	r2, #3
 8005168:	4650      	mov	r0, sl
 800516a:	f7fb f839 	bl	80001e0 <memchr>
 800516e:	b140      	cbz	r0, 8005182 <_svfiprintf_r+0x152>
 8005170:	2340      	movs	r3, #64	; 0x40
 8005172:	eba0 000a 	sub.w	r0, r0, sl
 8005176:	fa03 f000 	lsl.w	r0, r3, r0
 800517a:	9b04      	ldr	r3, [sp, #16]
 800517c:	4303      	orrs	r3, r0
 800517e:	3401      	adds	r4, #1
 8005180:	9304      	str	r3, [sp, #16]
 8005182:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005186:	4826      	ldr	r0, [pc, #152]	; (8005220 <_svfiprintf_r+0x1f0>)
 8005188:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800518c:	2206      	movs	r2, #6
 800518e:	f7fb f827 	bl	80001e0 <memchr>
 8005192:	2800      	cmp	r0, #0
 8005194:	d038      	beq.n	8005208 <_svfiprintf_r+0x1d8>
 8005196:	4b23      	ldr	r3, [pc, #140]	; (8005224 <_svfiprintf_r+0x1f4>)
 8005198:	bb1b      	cbnz	r3, 80051e2 <_svfiprintf_r+0x1b2>
 800519a:	9b03      	ldr	r3, [sp, #12]
 800519c:	3307      	adds	r3, #7
 800519e:	f023 0307 	bic.w	r3, r3, #7
 80051a2:	3308      	adds	r3, #8
 80051a4:	9303      	str	r3, [sp, #12]
 80051a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051a8:	4433      	add	r3, r6
 80051aa:	9309      	str	r3, [sp, #36]	; 0x24
 80051ac:	e767      	b.n	800507e <_svfiprintf_r+0x4e>
 80051ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80051b2:	460c      	mov	r4, r1
 80051b4:	2001      	movs	r0, #1
 80051b6:	e7a5      	b.n	8005104 <_svfiprintf_r+0xd4>
 80051b8:	2300      	movs	r3, #0
 80051ba:	3401      	adds	r4, #1
 80051bc:	9305      	str	r3, [sp, #20]
 80051be:	4619      	mov	r1, r3
 80051c0:	f04f 0c0a 	mov.w	ip, #10
 80051c4:	4620      	mov	r0, r4
 80051c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80051ca:	3a30      	subs	r2, #48	; 0x30
 80051cc:	2a09      	cmp	r2, #9
 80051ce:	d903      	bls.n	80051d8 <_svfiprintf_r+0x1a8>
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d0c5      	beq.n	8005160 <_svfiprintf_r+0x130>
 80051d4:	9105      	str	r1, [sp, #20]
 80051d6:	e7c3      	b.n	8005160 <_svfiprintf_r+0x130>
 80051d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80051dc:	4604      	mov	r4, r0
 80051de:	2301      	movs	r3, #1
 80051e0:	e7f0      	b.n	80051c4 <_svfiprintf_r+0x194>
 80051e2:	ab03      	add	r3, sp, #12
 80051e4:	9300      	str	r3, [sp, #0]
 80051e6:	462a      	mov	r2, r5
 80051e8:	4b0f      	ldr	r3, [pc, #60]	; (8005228 <_svfiprintf_r+0x1f8>)
 80051ea:	a904      	add	r1, sp, #16
 80051ec:	4638      	mov	r0, r7
 80051ee:	f3af 8000 	nop.w
 80051f2:	1c42      	adds	r2, r0, #1
 80051f4:	4606      	mov	r6, r0
 80051f6:	d1d6      	bne.n	80051a6 <_svfiprintf_r+0x176>
 80051f8:	89ab      	ldrh	r3, [r5, #12]
 80051fa:	065b      	lsls	r3, r3, #25
 80051fc:	f53f af2c 	bmi.w	8005058 <_svfiprintf_r+0x28>
 8005200:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005202:	b01d      	add	sp, #116	; 0x74
 8005204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005208:	ab03      	add	r3, sp, #12
 800520a:	9300      	str	r3, [sp, #0]
 800520c:	462a      	mov	r2, r5
 800520e:	4b06      	ldr	r3, [pc, #24]	; (8005228 <_svfiprintf_r+0x1f8>)
 8005210:	a904      	add	r1, sp, #16
 8005212:	4638      	mov	r0, r7
 8005214:	f000 f87a 	bl	800530c <_printf_i>
 8005218:	e7eb      	b.n	80051f2 <_svfiprintf_r+0x1c2>
 800521a:	bf00      	nop
 800521c:	0800662c 	.word	0x0800662c
 8005220:	08006636 	.word	0x08006636
 8005224:	00000000 	.word	0x00000000
 8005228:	08004f79 	.word	0x08004f79
 800522c:	08006632 	.word	0x08006632

08005230 <_printf_common>:
 8005230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005234:	4616      	mov	r6, r2
 8005236:	4699      	mov	r9, r3
 8005238:	688a      	ldr	r2, [r1, #8]
 800523a:	690b      	ldr	r3, [r1, #16]
 800523c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005240:	4293      	cmp	r3, r2
 8005242:	bfb8      	it	lt
 8005244:	4613      	movlt	r3, r2
 8005246:	6033      	str	r3, [r6, #0]
 8005248:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800524c:	4607      	mov	r7, r0
 800524e:	460c      	mov	r4, r1
 8005250:	b10a      	cbz	r2, 8005256 <_printf_common+0x26>
 8005252:	3301      	adds	r3, #1
 8005254:	6033      	str	r3, [r6, #0]
 8005256:	6823      	ldr	r3, [r4, #0]
 8005258:	0699      	lsls	r1, r3, #26
 800525a:	bf42      	ittt	mi
 800525c:	6833      	ldrmi	r3, [r6, #0]
 800525e:	3302      	addmi	r3, #2
 8005260:	6033      	strmi	r3, [r6, #0]
 8005262:	6825      	ldr	r5, [r4, #0]
 8005264:	f015 0506 	ands.w	r5, r5, #6
 8005268:	d106      	bne.n	8005278 <_printf_common+0x48>
 800526a:	f104 0a19 	add.w	sl, r4, #25
 800526e:	68e3      	ldr	r3, [r4, #12]
 8005270:	6832      	ldr	r2, [r6, #0]
 8005272:	1a9b      	subs	r3, r3, r2
 8005274:	42ab      	cmp	r3, r5
 8005276:	dc26      	bgt.n	80052c6 <_printf_common+0x96>
 8005278:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800527c:	1e13      	subs	r3, r2, #0
 800527e:	6822      	ldr	r2, [r4, #0]
 8005280:	bf18      	it	ne
 8005282:	2301      	movne	r3, #1
 8005284:	0692      	lsls	r2, r2, #26
 8005286:	d42b      	bmi.n	80052e0 <_printf_common+0xb0>
 8005288:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800528c:	4649      	mov	r1, r9
 800528e:	4638      	mov	r0, r7
 8005290:	47c0      	blx	r8
 8005292:	3001      	adds	r0, #1
 8005294:	d01e      	beq.n	80052d4 <_printf_common+0xa4>
 8005296:	6823      	ldr	r3, [r4, #0]
 8005298:	68e5      	ldr	r5, [r4, #12]
 800529a:	6832      	ldr	r2, [r6, #0]
 800529c:	f003 0306 	and.w	r3, r3, #6
 80052a0:	2b04      	cmp	r3, #4
 80052a2:	bf08      	it	eq
 80052a4:	1aad      	subeq	r5, r5, r2
 80052a6:	68a3      	ldr	r3, [r4, #8]
 80052a8:	6922      	ldr	r2, [r4, #16]
 80052aa:	bf0c      	ite	eq
 80052ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80052b0:	2500      	movne	r5, #0
 80052b2:	4293      	cmp	r3, r2
 80052b4:	bfc4      	itt	gt
 80052b6:	1a9b      	subgt	r3, r3, r2
 80052b8:	18ed      	addgt	r5, r5, r3
 80052ba:	2600      	movs	r6, #0
 80052bc:	341a      	adds	r4, #26
 80052be:	42b5      	cmp	r5, r6
 80052c0:	d11a      	bne.n	80052f8 <_printf_common+0xc8>
 80052c2:	2000      	movs	r0, #0
 80052c4:	e008      	b.n	80052d8 <_printf_common+0xa8>
 80052c6:	2301      	movs	r3, #1
 80052c8:	4652      	mov	r2, sl
 80052ca:	4649      	mov	r1, r9
 80052cc:	4638      	mov	r0, r7
 80052ce:	47c0      	blx	r8
 80052d0:	3001      	adds	r0, #1
 80052d2:	d103      	bne.n	80052dc <_printf_common+0xac>
 80052d4:	f04f 30ff 	mov.w	r0, #4294967295
 80052d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052dc:	3501      	adds	r5, #1
 80052de:	e7c6      	b.n	800526e <_printf_common+0x3e>
 80052e0:	18e1      	adds	r1, r4, r3
 80052e2:	1c5a      	adds	r2, r3, #1
 80052e4:	2030      	movs	r0, #48	; 0x30
 80052e6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80052ea:	4422      	add	r2, r4
 80052ec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80052f0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80052f4:	3302      	adds	r3, #2
 80052f6:	e7c7      	b.n	8005288 <_printf_common+0x58>
 80052f8:	2301      	movs	r3, #1
 80052fa:	4622      	mov	r2, r4
 80052fc:	4649      	mov	r1, r9
 80052fe:	4638      	mov	r0, r7
 8005300:	47c0      	blx	r8
 8005302:	3001      	adds	r0, #1
 8005304:	d0e6      	beq.n	80052d4 <_printf_common+0xa4>
 8005306:	3601      	adds	r6, #1
 8005308:	e7d9      	b.n	80052be <_printf_common+0x8e>
	...

0800530c <_printf_i>:
 800530c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005310:	7e0f      	ldrb	r7, [r1, #24]
 8005312:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005314:	2f78      	cmp	r7, #120	; 0x78
 8005316:	4691      	mov	r9, r2
 8005318:	4680      	mov	r8, r0
 800531a:	460c      	mov	r4, r1
 800531c:	469a      	mov	sl, r3
 800531e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005322:	d807      	bhi.n	8005334 <_printf_i+0x28>
 8005324:	2f62      	cmp	r7, #98	; 0x62
 8005326:	d80a      	bhi.n	800533e <_printf_i+0x32>
 8005328:	2f00      	cmp	r7, #0
 800532a:	f000 80d8 	beq.w	80054de <_printf_i+0x1d2>
 800532e:	2f58      	cmp	r7, #88	; 0x58
 8005330:	f000 80a3 	beq.w	800547a <_printf_i+0x16e>
 8005334:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005338:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800533c:	e03a      	b.n	80053b4 <_printf_i+0xa8>
 800533e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005342:	2b15      	cmp	r3, #21
 8005344:	d8f6      	bhi.n	8005334 <_printf_i+0x28>
 8005346:	a101      	add	r1, pc, #4	; (adr r1, 800534c <_printf_i+0x40>)
 8005348:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800534c:	080053a5 	.word	0x080053a5
 8005350:	080053b9 	.word	0x080053b9
 8005354:	08005335 	.word	0x08005335
 8005358:	08005335 	.word	0x08005335
 800535c:	08005335 	.word	0x08005335
 8005360:	08005335 	.word	0x08005335
 8005364:	080053b9 	.word	0x080053b9
 8005368:	08005335 	.word	0x08005335
 800536c:	08005335 	.word	0x08005335
 8005370:	08005335 	.word	0x08005335
 8005374:	08005335 	.word	0x08005335
 8005378:	080054c5 	.word	0x080054c5
 800537c:	080053e9 	.word	0x080053e9
 8005380:	080054a7 	.word	0x080054a7
 8005384:	08005335 	.word	0x08005335
 8005388:	08005335 	.word	0x08005335
 800538c:	080054e7 	.word	0x080054e7
 8005390:	08005335 	.word	0x08005335
 8005394:	080053e9 	.word	0x080053e9
 8005398:	08005335 	.word	0x08005335
 800539c:	08005335 	.word	0x08005335
 80053a0:	080054af 	.word	0x080054af
 80053a4:	682b      	ldr	r3, [r5, #0]
 80053a6:	1d1a      	adds	r2, r3, #4
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	602a      	str	r2, [r5, #0]
 80053ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80053b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80053b4:	2301      	movs	r3, #1
 80053b6:	e0a3      	b.n	8005500 <_printf_i+0x1f4>
 80053b8:	6820      	ldr	r0, [r4, #0]
 80053ba:	6829      	ldr	r1, [r5, #0]
 80053bc:	0606      	lsls	r6, r0, #24
 80053be:	f101 0304 	add.w	r3, r1, #4
 80053c2:	d50a      	bpl.n	80053da <_printf_i+0xce>
 80053c4:	680e      	ldr	r6, [r1, #0]
 80053c6:	602b      	str	r3, [r5, #0]
 80053c8:	2e00      	cmp	r6, #0
 80053ca:	da03      	bge.n	80053d4 <_printf_i+0xc8>
 80053cc:	232d      	movs	r3, #45	; 0x2d
 80053ce:	4276      	negs	r6, r6
 80053d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053d4:	485e      	ldr	r0, [pc, #376]	; (8005550 <_printf_i+0x244>)
 80053d6:	230a      	movs	r3, #10
 80053d8:	e019      	b.n	800540e <_printf_i+0x102>
 80053da:	680e      	ldr	r6, [r1, #0]
 80053dc:	602b      	str	r3, [r5, #0]
 80053de:	f010 0f40 	tst.w	r0, #64	; 0x40
 80053e2:	bf18      	it	ne
 80053e4:	b236      	sxthne	r6, r6
 80053e6:	e7ef      	b.n	80053c8 <_printf_i+0xbc>
 80053e8:	682b      	ldr	r3, [r5, #0]
 80053ea:	6820      	ldr	r0, [r4, #0]
 80053ec:	1d19      	adds	r1, r3, #4
 80053ee:	6029      	str	r1, [r5, #0]
 80053f0:	0601      	lsls	r1, r0, #24
 80053f2:	d501      	bpl.n	80053f8 <_printf_i+0xec>
 80053f4:	681e      	ldr	r6, [r3, #0]
 80053f6:	e002      	b.n	80053fe <_printf_i+0xf2>
 80053f8:	0646      	lsls	r6, r0, #25
 80053fa:	d5fb      	bpl.n	80053f4 <_printf_i+0xe8>
 80053fc:	881e      	ldrh	r6, [r3, #0]
 80053fe:	4854      	ldr	r0, [pc, #336]	; (8005550 <_printf_i+0x244>)
 8005400:	2f6f      	cmp	r7, #111	; 0x6f
 8005402:	bf0c      	ite	eq
 8005404:	2308      	moveq	r3, #8
 8005406:	230a      	movne	r3, #10
 8005408:	2100      	movs	r1, #0
 800540a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800540e:	6865      	ldr	r5, [r4, #4]
 8005410:	60a5      	str	r5, [r4, #8]
 8005412:	2d00      	cmp	r5, #0
 8005414:	bfa2      	ittt	ge
 8005416:	6821      	ldrge	r1, [r4, #0]
 8005418:	f021 0104 	bicge.w	r1, r1, #4
 800541c:	6021      	strge	r1, [r4, #0]
 800541e:	b90e      	cbnz	r6, 8005424 <_printf_i+0x118>
 8005420:	2d00      	cmp	r5, #0
 8005422:	d04d      	beq.n	80054c0 <_printf_i+0x1b4>
 8005424:	4615      	mov	r5, r2
 8005426:	fbb6 f1f3 	udiv	r1, r6, r3
 800542a:	fb03 6711 	mls	r7, r3, r1, r6
 800542e:	5dc7      	ldrb	r7, [r0, r7]
 8005430:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005434:	4637      	mov	r7, r6
 8005436:	42bb      	cmp	r3, r7
 8005438:	460e      	mov	r6, r1
 800543a:	d9f4      	bls.n	8005426 <_printf_i+0x11a>
 800543c:	2b08      	cmp	r3, #8
 800543e:	d10b      	bne.n	8005458 <_printf_i+0x14c>
 8005440:	6823      	ldr	r3, [r4, #0]
 8005442:	07de      	lsls	r6, r3, #31
 8005444:	d508      	bpl.n	8005458 <_printf_i+0x14c>
 8005446:	6923      	ldr	r3, [r4, #16]
 8005448:	6861      	ldr	r1, [r4, #4]
 800544a:	4299      	cmp	r1, r3
 800544c:	bfde      	ittt	le
 800544e:	2330      	movle	r3, #48	; 0x30
 8005450:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005454:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005458:	1b52      	subs	r2, r2, r5
 800545a:	6122      	str	r2, [r4, #16]
 800545c:	f8cd a000 	str.w	sl, [sp]
 8005460:	464b      	mov	r3, r9
 8005462:	aa03      	add	r2, sp, #12
 8005464:	4621      	mov	r1, r4
 8005466:	4640      	mov	r0, r8
 8005468:	f7ff fee2 	bl	8005230 <_printf_common>
 800546c:	3001      	adds	r0, #1
 800546e:	d14c      	bne.n	800550a <_printf_i+0x1fe>
 8005470:	f04f 30ff 	mov.w	r0, #4294967295
 8005474:	b004      	add	sp, #16
 8005476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800547a:	4835      	ldr	r0, [pc, #212]	; (8005550 <_printf_i+0x244>)
 800547c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005480:	6829      	ldr	r1, [r5, #0]
 8005482:	6823      	ldr	r3, [r4, #0]
 8005484:	f851 6b04 	ldr.w	r6, [r1], #4
 8005488:	6029      	str	r1, [r5, #0]
 800548a:	061d      	lsls	r5, r3, #24
 800548c:	d514      	bpl.n	80054b8 <_printf_i+0x1ac>
 800548e:	07df      	lsls	r7, r3, #31
 8005490:	bf44      	itt	mi
 8005492:	f043 0320 	orrmi.w	r3, r3, #32
 8005496:	6023      	strmi	r3, [r4, #0]
 8005498:	b91e      	cbnz	r6, 80054a2 <_printf_i+0x196>
 800549a:	6823      	ldr	r3, [r4, #0]
 800549c:	f023 0320 	bic.w	r3, r3, #32
 80054a0:	6023      	str	r3, [r4, #0]
 80054a2:	2310      	movs	r3, #16
 80054a4:	e7b0      	b.n	8005408 <_printf_i+0xfc>
 80054a6:	6823      	ldr	r3, [r4, #0]
 80054a8:	f043 0320 	orr.w	r3, r3, #32
 80054ac:	6023      	str	r3, [r4, #0]
 80054ae:	2378      	movs	r3, #120	; 0x78
 80054b0:	4828      	ldr	r0, [pc, #160]	; (8005554 <_printf_i+0x248>)
 80054b2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80054b6:	e7e3      	b.n	8005480 <_printf_i+0x174>
 80054b8:	0659      	lsls	r1, r3, #25
 80054ba:	bf48      	it	mi
 80054bc:	b2b6      	uxthmi	r6, r6
 80054be:	e7e6      	b.n	800548e <_printf_i+0x182>
 80054c0:	4615      	mov	r5, r2
 80054c2:	e7bb      	b.n	800543c <_printf_i+0x130>
 80054c4:	682b      	ldr	r3, [r5, #0]
 80054c6:	6826      	ldr	r6, [r4, #0]
 80054c8:	6961      	ldr	r1, [r4, #20]
 80054ca:	1d18      	adds	r0, r3, #4
 80054cc:	6028      	str	r0, [r5, #0]
 80054ce:	0635      	lsls	r5, r6, #24
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	d501      	bpl.n	80054d8 <_printf_i+0x1cc>
 80054d4:	6019      	str	r1, [r3, #0]
 80054d6:	e002      	b.n	80054de <_printf_i+0x1d2>
 80054d8:	0670      	lsls	r0, r6, #25
 80054da:	d5fb      	bpl.n	80054d4 <_printf_i+0x1c8>
 80054dc:	8019      	strh	r1, [r3, #0]
 80054de:	2300      	movs	r3, #0
 80054e0:	6123      	str	r3, [r4, #16]
 80054e2:	4615      	mov	r5, r2
 80054e4:	e7ba      	b.n	800545c <_printf_i+0x150>
 80054e6:	682b      	ldr	r3, [r5, #0]
 80054e8:	1d1a      	adds	r2, r3, #4
 80054ea:	602a      	str	r2, [r5, #0]
 80054ec:	681d      	ldr	r5, [r3, #0]
 80054ee:	6862      	ldr	r2, [r4, #4]
 80054f0:	2100      	movs	r1, #0
 80054f2:	4628      	mov	r0, r5
 80054f4:	f7fa fe74 	bl	80001e0 <memchr>
 80054f8:	b108      	cbz	r0, 80054fe <_printf_i+0x1f2>
 80054fa:	1b40      	subs	r0, r0, r5
 80054fc:	6060      	str	r0, [r4, #4]
 80054fe:	6863      	ldr	r3, [r4, #4]
 8005500:	6123      	str	r3, [r4, #16]
 8005502:	2300      	movs	r3, #0
 8005504:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005508:	e7a8      	b.n	800545c <_printf_i+0x150>
 800550a:	6923      	ldr	r3, [r4, #16]
 800550c:	462a      	mov	r2, r5
 800550e:	4649      	mov	r1, r9
 8005510:	4640      	mov	r0, r8
 8005512:	47d0      	blx	sl
 8005514:	3001      	adds	r0, #1
 8005516:	d0ab      	beq.n	8005470 <_printf_i+0x164>
 8005518:	6823      	ldr	r3, [r4, #0]
 800551a:	079b      	lsls	r3, r3, #30
 800551c:	d413      	bmi.n	8005546 <_printf_i+0x23a>
 800551e:	68e0      	ldr	r0, [r4, #12]
 8005520:	9b03      	ldr	r3, [sp, #12]
 8005522:	4298      	cmp	r0, r3
 8005524:	bfb8      	it	lt
 8005526:	4618      	movlt	r0, r3
 8005528:	e7a4      	b.n	8005474 <_printf_i+0x168>
 800552a:	2301      	movs	r3, #1
 800552c:	4632      	mov	r2, r6
 800552e:	4649      	mov	r1, r9
 8005530:	4640      	mov	r0, r8
 8005532:	47d0      	blx	sl
 8005534:	3001      	adds	r0, #1
 8005536:	d09b      	beq.n	8005470 <_printf_i+0x164>
 8005538:	3501      	adds	r5, #1
 800553a:	68e3      	ldr	r3, [r4, #12]
 800553c:	9903      	ldr	r1, [sp, #12]
 800553e:	1a5b      	subs	r3, r3, r1
 8005540:	42ab      	cmp	r3, r5
 8005542:	dcf2      	bgt.n	800552a <_printf_i+0x21e>
 8005544:	e7eb      	b.n	800551e <_printf_i+0x212>
 8005546:	2500      	movs	r5, #0
 8005548:	f104 0619 	add.w	r6, r4, #25
 800554c:	e7f5      	b.n	800553a <_printf_i+0x22e>
 800554e:	bf00      	nop
 8005550:	0800663d 	.word	0x0800663d
 8005554:	0800664e 	.word	0x0800664e

08005558 <memcpy>:
 8005558:	440a      	add	r2, r1
 800555a:	4291      	cmp	r1, r2
 800555c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005560:	d100      	bne.n	8005564 <memcpy+0xc>
 8005562:	4770      	bx	lr
 8005564:	b510      	push	{r4, lr}
 8005566:	f811 4b01 	ldrb.w	r4, [r1], #1
 800556a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800556e:	4291      	cmp	r1, r2
 8005570:	d1f9      	bne.n	8005566 <memcpy+0xe>
 8005572:	bd10      	pop	{r4, pc}

08005574 <memmove>:
 8005574:	4288      	cmp	r0, r1
 8005576:	b510      	push	{r4, lr}
 8005578:	eb01 0402 	add.w	r4, r1, r2
 800557c:	d902      	bls.n	8005584 <memmove+0x10>
 800557e:	4284      	cmp	r4, r0
 8005580:	4623      	mov	r3, r4
 8005582:	d807      	bhi.n	8005594 <memmove+0x20>
 8005584:	1e43      	subs	r3, r0, #1
 8005586:	42a1      	cmp	r1, r4
 8005588:	d008      	beq.n	800559c <memmove+0x28>
 800558a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800558e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005592:	e7f8      	b.n	8005586 <memmove+0x12>
 8005594:	4402      	add	r2, r0
 8005596:	4601      	mov	r1, r0
 8005598:	428a      	cmp	r2, r1
 800559a:	d100      	bne.n	800559e <memmove+0x2a>
 800559c:	bd10      	pop	{r4, pc}
 800559e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80055a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80055a6:	e7f7      	b.n	8005598 <memmove+0x24>

080055a8 <_free_r>:
 80055a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80055aa:	2900      	cmp	r1, #0
 80055ac:	d044      	beq.n	8005638 <_free_r+0x90>
 80055ae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055b2:	9001      	str	r0, [sp, #4]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	f1a1 0404 	sub.w	r4, r1, #4
 80055ba:	bfb8      	it	lt
 80055bc:	18e4      	addlt	r4, r4, r3
 80055be:	f000 f913 	bl	80057e8 <__malloc_lock>
 80055c2:	4a1e      	ldr	r2, [pc, #120]	; (800563c <_free_r+0x94>)
 80055c4:	9801      	ldr	r0, [sp, #4]
 80055c6:	6813      	ldr	r3, [r2, #0]
 80055c8:	b933      	cbnz	r3, 80055d8 <_free_r+0x30>
 80055ca:	6063      	str	r3, [r4, #4]
 80055cc:	6014      	str	r4, [r2, #0]
 80055ce:	b003      	add	sp, #12
 80055d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80055d4:	f000 b90e 	b.w	80057f4 <__malloc_unlock>
 80055d8:	42a3      	cmp	r3, r4
 80055da:	d908      	bls.n	80055ee <_free_r+0x46>
 80055dc:	6825      	ldr	r5, [r4, #0]
 80055de:	1961      	adds	r1, r4, r5
 80055e0:	428b      	cmp	r3, r1
 80055e2:	bf01      	itttt	eq
 80055e4:	6819      	ldreq	r1, [r3, #0]
 80055e6:	685b      	ldreq	r3, [r3, #4]
 80055e8:	1949      	addeq	r1, r1, r5
 80055ea:	6021      	streq	r1, [r4, #0]
 80055ec:	e7ed      	b.n	80055ca <_free_r+0x22>
 80055ee:	461a      	mov	r2, r3
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	b10b      	cbz	r3, 80055f8 <_free_r+0x50>
 80055f4:	42a3      	cmp	r3, r4
 80055f6:	d9fa      	bls.n	80055ee <_free_r+0x46>
 80055f8:	6811      	ldr	r1, [r2, #0]
 80055fa:	1855      	adds	r5, r2, r1
 80055fc:	42a5      	cmp	r5, r4
 80055fe:	d10b      	bne.n	8005618 <_free_r+0x70>
 8005600:	6824      	ldr	r4, [r4, #0]
 8005602:	4421      	add	r1, r4
 8005604:	1854      	adds	r4, r2, r1
 8005606:	42a3      	cmp	r3, r4
 8005608:	6011      	str	r1, [r2, #0]
 800560a:	d1e0      	bne.n	80055ce <_free_r+0x26>
 800560c:	681c      	ldr	r4, [r3, #0]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	6053      	str	r3, [r2, #4]
 8005612:	4421      	add	r1, r4
 8005614:	6011      	str	r1, [r2, #0]
 8005616:	e7da      	b.n	80055ce <_free_r+0x26>
 8005618:	d902      	bls.n	8005620 <_free_r+0x78>
 800561a:	230c      	movs	r3, #12
 800561c:	6003      	str	r3, [r0, #0]
 800561e:	e7d6      	b.n	80055ce <_free_r+0x26>
 8005620:	6825      	ldr	r5, [r4, #0]
 8005622:	1961      	adds	r1, r4, r5
 8005624:	428b      	cmp	r3, r1
 8005626:	bf04      	itt	eq
 8005628:	6819      	ldreq	r1, [r3, #0]
 800562a:	685b      	ldreq	r3, [r3, #4]
 800562c:	6063      	str	r3, [r4, #4]
 800562e:	bf04      	itt	eq
 8005630:	1949      	addeq	r1, r1, r5
 8005632:	6021      	streq	r1, [r4, #0]
 8005634:	6054      	str	r4, [r2, #4]
 8005636:	e7ca      	b.n	80055ce <_free_r+0x26>
 8005638:	b003      	add	sp, #12
 800563a:	bd30      	pop	{r4, r5, pc}
 800563c:	20000160 	.word	0x20000160

08005640 <sbrk_aligned>:
 8005640:	b570      	push	{r4, r5, r6, lr}
 8005642:	4e0e      	ldr	r6, [pc, #56]	; (800567c <sbrk_aligned+0x3c>)
 8005644:	460c      	mov	r4, r1
 8005646:	6831      	ldr	r1, [r6, #0]
 8005648:	4605      	mov	r5, r0
 800564a:	b911      	cbnz	r1, 8005652 <sbrk_aligned+0x12>
 800564c:	f000 f8bc 	bl	80057c8 <_sbrk_r>
 8005650:	6030      	str	r0, [r6, #0]
 8005652:	4621      	mov	r1, r4
 8005654:	4628      	mov	r0, r5
 8005656:	f000 f8b7 	bl	80057c8 <_sbrk_r>
 800565a:	1c43      	adds	r3, r0, #1
 800565c:	d00a      	beq.n	8005674 <sbrk_aligned+0x34>
 800565e:	1cc4      	adds	r4, r0, #3
 8005660:	f024 0403 	bic.w	r4, r4, #3
 8005664:	42a0      	cmp	r0, r4
 8005666:	d007      	beq.n	8005678 <sbrk_aligned+0x38>
 8005668:	1a21      	subs	r1, r4, r0
 800566a:	4628      	mov	r0, r5
 800566c:	f000 f8ac 	bl	80057c8 <_sbrk_r>
 8005670:	3001      	adds	r0, #1
 8005672:	d101      	bne.n	8005678 <sbrk_aligned+0x38>
 8005674:	f04f 34ff 	mov.w	r4, #4294967295
 8005678:	4620      	mov	r0, r4
 800567a:	bd70      	pop	{r4, r5, r6, pc}
 800567c:	20000164 	.word	0x20000164

08005680 <_malloc_r>:
 8005680:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005684:	1ccd      	adds	r5, r1, #3
 8005686:	f025 0503 	bic.w	r5, r5, #3
 800568a:	3508      	adds	r5, #8
 800568c:	2d0c      	cmp	r5, #12
 800568e:	bf38      	it	cc
 8005690:	250c      	movcc	r5, #12
 8005692:	2d00      	cmp	r5, #0
 8005694:	4607      	mov	r7, r0
 8005696:	db01      	blt.n	800569c <_malloc_r+0x1c>
 8005698:	42a9      	cmp	r1, r5
 800569a:	d905      	bls.n	80056a8 <_malloc_r+0x28>
 800569c:	230c      	movs	r3, #12
 800569e:	603b      	str	r3, [r7, #0]
 80056a0:	2600      	movs	r6, #0
 80056a2:	4630      	mov	r0, r6
 80056a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80056a8:	4e2e      	ldr	r6, [pc, #184]	; (8005764 <_malloc_r+0xe4>)
 80056aa:	f000 f89d 	bl	80057e8 <__malloc_lock>
 80056ae:	6833      	ldr	r3, [r6, #0]
 80056b0:	461c      	mov	r4, r3
 80056b2:	bb34      	cbnz	r4, 8005702 <_malloc_r+0x82>
 80056b4:	4629      	mov	r1, r5
 80056b6:	4638      	mov	r0, r7
 80056b8:	f7ff ffc2 	bl	8005640 <sbrk_aligned>
 80056bc:	1c43      	adds	r3, r0, #1
 80056be:	4604      	mov	r4, r0
 80056c0:	d14d      	bne.n	800575e <_malloc_r+0xde>
 80056c2:	6834      	ldr	r4, [r6, #0]
 80056c4:	4626      	mov	r6, r4
 80056c6:	2e00      	cmp	r6, #0
 80056c8:	d140      	bne.n	800574c <_malloc_r+0xcc>
 80056ca:	6823      	ldr	r3, [r4, #0]
 80056cc:	4631      	mov	r1, r6
 80056ce:	4638      	mov	r0, r7
 80056d0:	eb04 0803 	add.w	r8, r4, r3
 80056d4:	f000 f878 	bl	80057c8 <_sbrk_r>
 80056d8:	4580      	cmp	r8, r0
 80056da:	d13a      	bne.n	8005752 <_malloc_r+0xd2>
 80056dc:	6821      	ldr	r1, [r4, #0]
 80056de:	3503      	adds	r5, #3
 80056e0:	1a6d      	subs	r5, r5, r1
 80056e2:	f025 0503 	bic.w	r5, r5, #3
 80056e6:	3508      	adds	r5, #8
 80056e8:	2d0c      	cmp	r5, #12
 80056ea:	bf38      	it	cc
 80056ec:	250c      	movcc	r5, #12
 80056ee:	4629      	mov	r1, r5
 80056f0:	4638      	mov	r0, r7
 80056f2:	f7ff ffa5 	bl	8005640 <sbrk_aligned>
 80056f6:	3001      	adds	r0, #1
 80056f8:	d02b      	beq.n	8005752 <_malloc_r+0xd2>
 80056fa:	6823      	ldr	r3, [r4, #0]
 80056fc:	442b      	add	r3, r5
 80056fe:	6023      	str	r3, [r4, #0]
 8005700:	e00e      	b.n	8005720 <_malloc_r+0xa0>
 8005702:	6822      	ldr	r2, [r4, #0]
 8005704:	1b52      	subs	r2, r2, r5
 8005706:	d41e      	bmi.n	8005746 <_malloc_r+0xc6>
 8005708:	2a0b      	cmp	r2, #11
 800570a:	d916      	bls.n	800573a <_malloc_r+0xba>
 800570c:	1961      	adds	r1, r4, r5
 800570e:	42a3      	cmp	r3, r4
 8005710:	6025      	str	r5, [r4, #0]
 8005712:	bf18      	it	ne
 8005714:	6059      	strne	r1, [r3, #4]
 8005716:	6863      	ldr	r3, [r4, #4]
 8005718:	bf08      	it	eq
 800571a:	6031      	streq	r1, [r6, #0]
 800571c:	5162      	str	r2, [r4, r5]
 800571e:	604b      	str	r3, [r1, #4]
 8005720:	4638      	mov	r0, r7
 8005722:	f104 060b 	add.w	r6, r4, #11
 8005726:	f000 f865 	bl	80057f4 <__malloc_unlock>
 800572a:	f026 0607 	bic.w	r6, r6, #7
 800572e:	1d23      	adds	r3, r4, #4
 8005730:	1af2      	subs	r2, r6, r3
 8005732:	d0b6      	beq.n	80056a2 <_malloc_r+0x22>
 8005734:	1b9b      	subs	r3, r3, r6
 8005736:	50a3      	str	r3, [r4, r2]
 8005738:	e7b3      	b.n	80056a2 <_malloc_r+0x22>
 800573a:	6862      	ldr	r2, [r4, #4]
 800573c:	42a3      	cmp	r3, r4
 800573e:	bf0c      	ite	eq
 8005740:	6032      	streq	r2, [r6, #0]
 8005742:	605a      	strne	r2, [r3, #4]
 8005744:	e7ec      	b.n	8005720 <_malloc_r+0xa0>
 8005746:	4623      	mov	r3, r4
 8005748:	6864      	ldr	r4, [r4, #4]
 800574a:	e7b2      	b.n	80056b2 <_malloc_r+0x32>
 800574c:	4634      	mov	r4, r6
 800574e:	6876      	ldr	r6, [r6, #4]
 8005750:	e7b9      	b.n	80056c6 <_malloc_r+0x46>
 8005752:	230c      	movs	r3, #12
 8005754:	603b      	str	r3, [r7, #0]
 8005756:	4638      	mov	r0, r7
 8005758:	f000 f84c 	bl	80057f4 <__malloc_unlock>
 800575c:	e7a1      	b.n	80056a2 <_malloc_r+0x22>
 800575e:	6025      	str	r5, [r4, #0]
 8005760:	e7de      	b.n	8005720 <_malloc_r+0xa0>
 8005762:	bf00      	nop
 8005764:	20000160 	.word	0x20000160

08005768 <_realloc_r>:
 8005768:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800576c:	4680      	mov	r8, r0
 800576e:	4614      	mov	r4, r2
 8005770:	460e      	mov	r6, r1
 8005772:	b921      	cbnz	r1, 800577e <_realloc_r+0x16>
 8005774:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005778:	4611      	mov	r1, r2
 800577a:	f7ff bf81 	b.w	8005680 <_malloc_r>
 800577e:	b92a      	cbnz	r2, 800578c <_realloc_r+0x24>
 8005780:	f7ff ff12 	bl	80055a8 <_free_r>
 8005784:	4625      	mov	r5, r4
 8005786:	4628      	mov	r0, r5
 8005788:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800578c:	f000 f838 	bl	8005800 <_malloc_usable_size_r>
 8005790:	4284      	cmp	r4, r0
 8005792:	4607      	mov	r7, r0
 8005794:	d802      	bhi.n	800579c <_realloc_r+0x34>
 8005796:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800579a:	d812      	bhi.n	80057c2 <_realloc_r+0x5a>
 800579c:	4621      	mov	r1, r4
 800579e:	4640      	mov	r0, r8
 80057a0:	f7ff ff6e 	bl	8005680 <_malloc_r>
 80057a4:	4605      	mov	r5, r0
 80057a6:	2800      	cmp	r0, #0
 80057a8:	d0ed      	beq.n	8005786 <_realloc_r+0x1e>
 80057aa:	42bc      	cmp	r4, r7
 80057ac:	4622      	mov	r2, r4
 80057ae:	4631      	mov	r1, r6
 80057b0:	bf28      	it	cs
 80057b2:	463a      	movcs	r2, r7
 80057b4:	f7ff fed0 	bl	8005558 <memcpy>
 80057b8:	4631      	mov	r1, r6
 80057ba:	4640      	mov	r0, r8
 80057bc:	f7ff fef4 	bl	80055a8 <_free_r>
 80057c0:	e7e1      	b.n	8005786 <_realloc_r+0x1e>
 80057c2:	4635      	mov	r5, r6
 80057c4:	e7df      	b.n	8005786 <_realloc_r+0x1e>
	...

080057c8 <_sbrk_r>:
 80057c8:	b538      	push	{r3, r4, r5, lr}
 80057ca:	4d06      	ldr	r5, [pc, #24]	; (80057e4 <_sbrk_r+0x1c>)
 80057cc:	2300      	movs	r3, #0
 80057ce:	4604      	mov	r4, r0
 80057d0:	4608      	mov	r0, r1
 80057d2:	602b      	str	r3, [r5, #0]
 80057d4:	f7fc fcb8 	bl	8002148 <_sbrk>
 80057d8:	1c43      	adds	r3, r0, #1
 80057da:	d102      	bne.n	80057e2 <_sbrk_r+0x1a>
 80057dc:	682b      	ldr	r3, [r5, #0]
 80057de:	b103      	cbz	r3, 80057e2 <_sbrk_r+0x1a>
 80057e0:	6023      	str	r3, [r4, #0]
 80057e2:	bd38      	pop	{r3, r4, r5, pc}
 80057e4:	20000168 	.word	0x20000168

080057e8 <__malloc_lock>:
 80057e8:	4801      	ldr	r0, [pc, #4]	; (80057f0 <__malloc_lock+0x8>)
 80057ea:	f000 b811 	b.w	8005810 <__retarget_lock_acquire_recursive>
 80057ee:	bf00      	nop
 80057f0:	2000016c 	.word	0x2000016c

080057f4 <__malloc_unlock>:
 80057f4:	4801      	ldr	r0, [pc, #4]	; (80057fc <__malloc_unlock+0x8>)
 80057f6:	f000 b80c 	b.w	8005812 <__retarget_lock_release_recursive>
 80057fa:	bf00      	nop
 80057fc:	2000016c 	.word	0x2000016c

08005800 <_malloc_usable_size_r>:
 8005800:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005804:	1f18      	subs	r0, r3, #4
 8005806:	2b00      	cmp	r3, #0
 8005808:	bfbc      	itt	lt
 800580a:	580b      	ldrlt	r3, [r1, r0]
 800580c:	18c0      	addlt	r0, r0, r3
 800580e:	4770      	bx	lr

08005810 <__retarget_lock_acquire_recursive>:
 8005810:	4770      	bx	lr

08005812 <__retarget_lock_release_recursive>:
 8005812:	4770      	bx	lr

08005814 <_init>:
 8005814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005816:	bf00      	nop
 8005818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800581a:	bc08      	pop	{r3}
 800581c:	469e      	mov	lr, r3
 800581e:	4770      	bx	lr

08005820 <_fini>:
 8005820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005822:	bf00      	nop
 8005824:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005826:	bc08      	pop	{r3}
 8005828:	469e      	mov	lr, r3
 800582a:	4770      	bx	lr
