<stg><name>fe_sq2</name>


<trans_list>

<trans id="319" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %f_addr = getelementptr [1000 x i32]* %f, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="f_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="10">
<![CDATA[
:5  %f0 = load i32* %f_addr, align 4

]]></Node>
<StgValue><ssdm name="f0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %f_addr_1 = getelementptr [1000 x i32]* %f, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="f_addr_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="10">
<![CDATA[
:7  %f1 = load i32* %f_addr_1, align 4

]]></Node>
<StgValue><ssdm name="f1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="10">
<![CDATA[
:5  %f0 = load i32* %f_addr, align 4

]]></Node>
<StgValue><ssdm name="f0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="10">
<![CDATA[
:7  %f1 = load i32* %f_addr_1, align 4

]]></Node>
<StgValue><ssdm name="f1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %f_addr_2 = getelementptr [1000 x i32]* %f, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="f_addr_2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="10">
<![CDATA[
:9  %f2 = load i32* %f_addr_2, align 4

]]></Node>
<StgValue><ssdm name="f2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %f_addr_3 = getelementptr [1000 x i32]* %f, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="f_addr_3"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="10">
<![CDATA[
:11  %f3 = load i32* %f_addr_3, align 4

]]></Node>
<StgValue><ssdm name="f3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="10">
<![CDATA[
:9  %f2 = load i32* %f_addr_2, align 4

]]></Node>
<StgValue><ssdm name="f2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="10">
<![CDATA[
:11  %f3 = load i32* %f_addr_3, align 4

]]></Node>
<StgValue><ssdm name="f3"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %f_addr_4 = getelementptr [1000 x i32]* %f, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="f_addr_4"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="10">
<![CDATA[
:13  %f4 = load i32* %f_addr_4, align 4

]]></Node>
<StgValue><ssdm name="f4"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %f_addr_5 = getelementptr [1000 x i32]* %f, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="f_addr_5"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="10">
<![CDATA[
:15  %f5 = load i32* %f_addr_5, align 4

]]></Node>
<StgValue><ssdm name="f5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="10">
<![CDATA[
:13  %f4 = load i32* %f_addr_4, align 4

]]></Node>
<StgValue><ssdm name="f4"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="10">
<![CDATA[
:15  %f5 = load i32* %f_addr_5, align 4

]]></Node>
<StgValue><ssdm name="f5"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %f_addr_6 = getelementptr [1000 x i32]* %f, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="f_addr_6"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="10">
<![CDATA[
:17  %f6 = load i32* %f_addr_6, align 4

]]></Node>
<StgValue><ssdm name="f6"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %f_addr_7 = getelementptr [1000 x i32]* %f, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="f_addr_7"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="10">
<![CDATA[
:19  %f7 = load i32* %f_addr_7, align 4

]]></Node>
<StgValue><ssdm name="f7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="10">
<![CDATA[
:17  %f6 = load i32* %f_addr_6, align 4

]]></Node>
<StgValue><ssdm name="f6"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="10">
<![CDATA[
:19  %f7 = load i32* %f_addr_7, align 4

]]></Node>
<StgValue><ssdm name="f7"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %f_addr_8 = getelementptr [1000 x i32]* %f, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="f_addr_8"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="10">
<![CDATA[
:21  %f8 = load i32* %f_addr_8, align 4

]]></Node>
<StgValue><ssdm name="f8"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %f_addr_9 = getelementptr [1000 x i32]* %f, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="f_addr_9"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="10">
<![CDATA[
:23  %f9 = load i32* %f_addr_9, align 4

]]></Node>
<StgValue><ssdm name="f9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="46" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="10">
<![CDATA[
:21  %f8 = load i32* %f_addr_8, align 4

]]></Node>
<StgValue><ssdm name="f8"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="10">
<![CDATA[
:23  %f9 = load i32* %f_addr_9, align 4

]]></Node>
<StgValue><ssdm name="f9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="48" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %f6_19 = mul nsw i32 19, %f6

]]></Node>
<StgValue><ssdm name="f6_19"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %f7_38 = mul nsw i32 38, %f7

]]></Node>
<StgValue><ssdm name="f7_38"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %f8_19 = mul nsw i32 19, %f8

]]></Node>
<StgValue><ssdm name="f8_19"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %f9_38 = mul nsw i32 38, %f9

]]></Node>
<StgValue><ssdm name="f9_38"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:127  %mul_ln85 = mul i32 38, %f5

]]></Node>
<StgValue><ssdm name="mul_ln85"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="53" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %f0f0 = mul nsw i32 %f0, %f0

]]></Node>
<StgValue><ssdm name="f0f0"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %mul_ln46 = mul i32 %f0, %f1

]]></Node>
<StgValue><ssdm name="mul_ln46"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="30" op_0_bw="32">
<![CDATA[
:30  %trunc_ln101 = trunc i32 %mul_ln46 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln101"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %mul_ln47 = mul i32 %f0, %f2

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %f0f2_2 = shl i32 %mul_ln47, 1

]]></Node>
<StgValue><ssdm name="f0f2_2"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %mul_ln48 = mul i32 %f0, %f3

]]></Node>
<StgValue><ssdm name="mul_ln48"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="30" op_0_bw="32">
<![CDATA[
:35  %trunc_ln103 = trunc i32 %mul_ln48 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln103"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %mul_ln49 = mul i32 %f0, %f4

]]></Node>
<StgValue><ssdm name="mul_ln49"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %f0f4_2 = shl i32 %mul_ln49, 1

]]></Node>
<StgValue><ssdm name="f0f4_2"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %mul_ln50 = mul i32 %f0, %f5

]]></Node>
<StgValue><ssdm name="mul_ln50"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="30" op_0_bw="32">
<![CDATA[
:40  %trunc_ln105 = trunc i32 %mul_ln50 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln105"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %mul_ln51 = mul i32 %f0, %f6

]]></Node>
<StgValue><ssdm name="mul_ln51"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %f0f6_2 = shl i32 %mul_ln51, 1

]]></Node>
<StgValue><ssdm name="f0f6_2"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %mul_ln52 = mul i32 %f0, %f7

]]></Node>
<StgValue><ssdm name="mul_ln52"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %f0f7_2 = shl i32 %mul_ln52, 1

]]></Node>
<StgValue><ssdm name="f0f7_2"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %mul_ln53 = mul i32 %f0, %f8

]]></Node>
<StgValue><ssdm name="mul_ln53"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %f0f8_2 = shl i32 %mul_ln53, 1

]]></Node>
<StgValue><ssdm name="f0f8_2"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %mul_ln54 = mul i32 %f0, %f9

]]></Node>
<StgValue><ssdm name="mul_ln54"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="30" op_0_bw="32">
<![CDATA[
:49  %trunc_ln109 = trunc i32 %mul_ln54 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln109"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %mul_ln55 = mul i32 %f1, %f1

]]></Node>
<StgValue><ssdm name="mul_ln55"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="30" op_0_bw="32">
<![CDATA[
:52  %trunc_ln102 = trunc i32 %mul_ln55 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln102"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %mul_ln56 = mul i32 %f1, %f2

]]></Node>
<StgValue><ssdm name="mul_ln56"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="30" op_0_bw="32">
<![CDATA[
:55  %trunc_ln103_1 = trunc i32 %mul_ln56 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln103_1"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %mul_ln57 = mul i32 %f1, %f3

]]></Node>
<StgValue><ssdm name="mul_ln57"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %f1f3_4 = shl i32 %mul_ln57, 2

]]></Node>
<StgValue><ssdm name="f1f3_4"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  %mul_ln58 = mul i32 %f1, %f4

]]></Node>
<StgValue><ssdm name="mul_ln58"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="30" op_0_bw="32">
<![CDATA[
:60  %trunc_ln105_1 = trunc i32 %mul_ln58 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln105_1"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:61  %shl_ln105_1 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln105_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln105_1"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %mul_ln59 = mul i32 %f1, %f5

]]></Node>
<StgValue><ssdm name="mul_ln59"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="29" op_0_bw="32">
<![CDATA[
:63  %trunc_ln59 = trunc i32 %mul_ln59 to i29

]]></Node>
<StgValue><ssdm name="trunc_ln59"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %mul_ln60 = mul i32 %f1, %f6

]]></Node>
<StgValue><ssdm name="mul_ln60"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="30" op_0_bw="32">
<![CDATA[
:66  %trunc_ln107 = trunc i32 %mul_ln60 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln107"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %mul_ln61 = mul i32 %f1, %f7

]]></Node>
<StgValue><ssdm name="mul_ln61"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="29" op_0_bw="32">
<![CDATA[
:69  %trunc_ln61 = trunc i32 %mul_ln61 to i29

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:71  %mul_ln62 = mul i32 %f1, %f8

]]></Node>
<StgValue><ssdm name="mul_ln62"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="30" op_0_bw="32">
<![CDATA[
:72  %trunc_ln109_1 = trunc i32 %mul_ln62 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln109_1"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %mul_ln63 = mul i32 %f1, %f9_38

]]></Node>
<StgValue><ssdm name="mul_ln63"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="30" op_0_bw="32">
<![CDATA[
:75  %trunc_ln100 = trunc i32 %mul_ln63 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln100"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %f2f2 = mul nsw i32 %f2, %f2

]]></Node>
<StgValue><ssdm name="f2f2"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %mul_ln65 = mul i32 %f2, %f3

]]></Node>
<StgValue><ssdm name="mul_ln65"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="30" op_0_bw="32">
<![CDATA[
:79  %trunc_ln105_2 = trunc i32 %mul_ln65 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln105_2"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:80  %shl_ln105_2 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln105_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln105_2"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81  %mul_ln66 = mul i32 %f2, %f4

]]></Node>
<StgValue><ssdm name="mul_ln66"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="30" op_0_bw="32">
<![CDATA[
:82  %trunc_ln106 = trunc i32 %mul_ln66 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:83  %shl_ln106_1 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln106, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln106_1"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %mul_ln67 = mul i32 %f2, %f5

]]></Node>
<StgValue><ssdm name="mul_ln67"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="30" op_0_bw="32">
<![CDATA[
:85  %trunc_ln107_1 = trunc i32 %mul_ln67 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln107_1"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:86  %shl_ln107_1 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln107_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln107_1"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %mul_ln68 = mul i32 %f2, %f6

]]></Node>
<StgValue><ssdm name="mul_ln68"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89  %mul_ln69 = mul i32 %f2, %f7

]]></Node>
<StgValue><ssdm name="mul_ln69"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="30" op_0_bw="32">
<![CDATA[
:90  %trunc_ln109_2 = trunc i32 %mul_ln69 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln109_2"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92  %mul_ln70 = mul i32 %f2, %f8_19

]]></Node>
<StgValue><ssdm name="mul_ln70"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="30" op_0_bw="32">
<![CDATA[
:93  %trunc_ln100_1 = trunc i32 %mul_ln70 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln100_1"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:95  %f2f9_38 = mul nsw i32 %f2, %f9_38

]]></Node>
<StgValue><ssdm name="f2f9_38"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %mul_ln72 = mul i32 %f3, %f3

]]></Node>
<StgValue><ssdm name="mul_ln72"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="30" op_0_bw="32">
<![CDATA[
:97  %trunc_ln106_1 = trunc i32 %mul_ln72 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln106_1"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:98  %shl_ln106_2 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln106_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln106_2"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:99  %mul_ln73 = mul i32 %f3, %f4

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="30" op_0_bw="32">
<![CDATA[
:100  %trunc_ln107_2 = trunc i32 %mul_ln73 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln107_2"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:101  %shl_ln107_2 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln107_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln107_2"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:102  %mul_ln74 = mul i32 %f3, %f5

]]></Node>
<StgValue><ssdm name="mul_ln74"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:104  %mul_ln75 = mul i32 %f3, %f6

]]></Node>
<StgValue><ssdm name="mul_ln75"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="30" op_0_bw="32">
<![CDATA[
:105  %trunc_ln109_3 = trunc i32 %mul_ln75 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln109_3"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:107  %mul_ln76 = mul i32 %f3, %f7_38

]]></Node>
<StgValue><ssdm name="mul_ln76"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="30" op_0_bw="32">
<![CDATA[
:108  %trunc_ln100_2 = trunc i32 %mul_ln76 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln100_2"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %mul_ln77 = mul i32 %f3, %f8_19

]]></Node>
<StgValue><ssdm name="mul_ln77"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  %mul_ln78 = mul i32 %f3, %f9_38

]]></Node>
<StgValue><ssdm name="mul_ln78"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="30" op_0_bw="32">
<![CDATA[
:113  %trunc_ln102_1 = trunc i32 %mul_ln78 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln102_1"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:114  %shl_ln8 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln102_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:115  %f4f4 = mul nsw i32 %f4, %f4

]]></Node>
<StgValue><ssdm name="f4f4"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:116  %mul_ln80 = mul i32 %f4, %f5

]]></Node>
<StgValue><ssdm name="mul_ln80"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="30" op_0_bw="32">
<![CDATA[
:117  %trunc_ln109_4 = trunc i32 %mul_ln80 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln109_4"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:119  %mul_ln81 = mul i32 %f4, %f6_19

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="30" op_0_bw="32">
<![CDATA[
:120  %trunc_ln100_3 = trunc i32 %mul_ln81 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln100_3"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %f4f7_38 = mul nsw i32 %f4, %f7_38

]]></Node>
<StgValue><ssdm name="f4f7_38"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  %mul_ln83 = mul i32 %f4, %f8_19

]]></Node>
<StgValue><ssdm name="mul_ln83"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="30" op_0_bw="32">
<![CDATA[
:124  %trunc_ln102_2 = trunc i32 %mul_ln83 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln102_2"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:125  %shl_ln102_1 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln102_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln102_1"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:126  %f4f9_38 = mul nsw i32 %f4, %f9_38

]]></Node>
<StgValue><ssdm name="f4f9_38"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:128  %f5f5_38 = mul i32 %mul_ln85, %f5

]]></Node>
<StgValue><ssdm name="f5f5_38"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129  %mul_ln86 = mul i32 %f5, %f6_19

]]></Node>
<StgValue><ssdm name="mul_ln86"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="30" op_0_bw="32">
<![CDATA[
:130  %trunc_ln101_1 = trunc i32 %mul_ln86 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln101_1"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:132  %mul_ln87 = mul i32 %f5, %f7_38

]]></Node>
<StgValue><ssdm name="mul_ln87"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="30" op_0_bw="32">
<![CDATA[
:133  %trunc_ln102_3 = trunc i32 %mul_ln87 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln102_3"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:135  %mul_ln88 = mul i32 %f5, %f8_19

]]></Node>
<StgValue><ssdm name="mul_ln88"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:137  %mul_ln89 = mul i32 %f5, %f9_38

]]></Node>
<StgValue><ssdm name="mul_ln89"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="30" op_0_bw="32">
<![CDATA[
:138  %trunc_ln104 = trunc i32 %mul_ln89 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln104"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:139  %shl_ln9 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln104, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln9"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:140  %f6f6_19 = mul nsw i32 %f6, %f6_19

]]></Node>
<StgValue><ssdm name="f6f6_19"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:141  %f6f7_38 = mul nsw i32 %f6, %f7_38

]]></Node>
<StgValue><ssdm name="f6f7_38"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142  %mul_ln92 = mul i32 %f6, %f8_19

]]></Node>
<StgValue><ssdm name="mul_ln92"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="30" op_0_bw="32">
<![CDATA[
:143  %trunc_ln104_1 = trunc i32 %mul_ln92 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln104_1"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:144  %shl_ln104_1 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln104_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln104_1"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:145  %f6f9_38 = mul nsw i32 %f6, %f9_38

]]></Node>
<StgValue><ssdm name="f6f9_38"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:146  %f7f7_38 = mul nsw i32 %f7, %f7_38

]]></Node>
<StgValue><ssdm name="f7f7_38"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:147  %mul_ln95 = mul i32 %f7, %f8_19

]]></Node>
<StgValue><ssdm name="mul_ln95"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:148  %f7f8_38 = shl i32 %mul_ln95, 1

]]></Node>
<StgValue><ssdm name="f7f8_38"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:149  %mul_ln96 = mul i32 %f7, %f9_38

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="32">
<![CDATA[
:150  %trunc_ln106_2 = trunc i32 %mul_ln96 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln106_2"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:152  %f8f8_19 = mul nsw i32 %f8, %f8_19

]]></Node>
<StgValue><ssdm name="f8f8_19"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:153  %f8f9_38 = mul nsw i32 %f8, %f9_38

]]></Node>
<StgValue><ssdm name="f8f9_38"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:154  %f9f9_38 = mul nsw i32 %f9, %f9_38

]]></Node>
<StgValue><ssdm name="f9f9_38"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %add_ln100 = add i32 %f0f0, %f5f5_38

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="31" op_0_bw="32">
<![CDATA[
:156  %trunc_ln100_4 = trunc i32 %add_ln100 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln100_4"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:161  %add_ln102 = add i32 %f0f2_2, %f6f6_19

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="31" op_0_bw="32">
<![CDATA[
:162  %trunc_ln102_4 = trunc i32 %add_ln102 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln102_4"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:168  %add_ln104 = add i32 %f2f2, %f1f3_4

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:169  %add_ln104_1 = add i32 %f0f4_2, %f7f7_38

]]></Node>
<StgValue><ssdm name="add_ln104_1"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="31" op_0_bw="32">
<![CDATA[
:170  %trunc_ln104_2 = trunc i32 %add_ln104 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln104_2"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="31" op_0_bw="32">
<![CDATA[
:171  %trunc_ln104_3 = trunc i32 %add_ln104_1 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln104_3"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:173  %add_ln105 = add i32 %f7f8_38, %f6f9_38

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="31" op_0_bw="32">
<![CDATA[
:174  %trunc_ln105_3 = trunc i32 %add_ln105 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln105_3"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:175  %add_ln105_1 = add i31 %shl_ln105_1, %shl_ln105_2

]]></Node>
<StgValue><ssdm name="add_ln105_1"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %add_ln106 = add i32 %f0f6_2, %f8f8_19

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="31" op_0_bw="32">
<![CDATA[
:178  %trunc_ln106_3 = trunc i32 %add_ln106 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln106_3"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:179  %add_ln106_1 = add i31 %shl_ln106_1, %shl_ln106_2

]]></Node>
<StgValue><ssdm name="add_ln106_1"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:182  %add_ln107 = add i32 %f0f7_2, %f8f9_38

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="31" op_0_bw="32">
<![CDATA[
:183  %trunc_ln107_3 = trunc i32 %add_ln107 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln107_3"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:184  %add_ln107_1 = add i31 %shl_ln107_1, %shl_ln107_2

]]></Node>
<StgValue><ssdm name="add_ln107_1"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188  %add_ln108_2 = add i32 %f0f8_2, %f9f9_38

]]></Node>
<StgValue><ssdm name="add_ln108_2"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="31" op_0_bw="32">
<![CDATA[
:189  %trunc_ln108 = trunc i32 %add_ln108_2 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln108"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:200  %add_ln123_2 = add i31 %shl_ln102_1, %shl_ln8

]]></Node>
<StgValue><ssdm name="add_ln123_2"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:205  %add_ln125_1 = add i31 %shl_ln104_1, %shl_ln9

]]></Node>
<StgValue><ssdm name="add_ln125_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:31  %shl_ln = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln101, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:36  %shl_ln1 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln103, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:41  %shl_ln2 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln105, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:50  %shl_ln3 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln109, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:53  %shl_ln102_3 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln102, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln102_3"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:56  %shl_ln103_1 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln103_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln103_1"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="31" op_1_bw="29" op_2_bw="2">
<![CDATA[
:64  %shl_ln4 = call i31 @_ssdm_op_BitConcatenate.i31.i29.i2(i29 %trunc_ln59, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:67  %shl_ln5 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln107, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="31" op_0_bw="31" op_1_bw="29" op_2_bw="2">
<![CDATA[
:70  %shl_ln6 = call i31 @_ssdm_op_BitConcatenate.i31.i29.i2(i29 %trunc_ln61, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:73  %shl_ln109_1 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln109_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln109_1"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:76  %shl_ln7 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln100, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88  %f2f6_2 = shl i32 %mul_ln68, 1

]]></Node>
<StgValue><ssdm name="f2f6_2"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:91  %shl_ln109_2 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln109_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln109_2"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:94  %shl_ln100_1 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln100_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln100_1"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:103  %f3f5_4 = shl i32 %mul_ln74, 2

]]></Node>
<StgValue><ssdm name="f3f5_4"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:106  %shl_ln109_3 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln109_3, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln109_3"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:109  %shl_ln100_2 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln100_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln100_2"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %f3f8_38 = shl i32 %mul_ln77, 1

]]></Node>
<StgValue><ssdm name="f3f8_38"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:118  %shl_ln109_4 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln109_4, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln109_4"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:121  %shl_ln100_3 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln100_3, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln100_3"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:131  %shl_ln101_1 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln101_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln101_1"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:134  %shl_ln102_2 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln102_3, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln102_2"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:136  %f5f8_38 = shl i32 %mul_ln88, 1

]]></Node>
<StgValue><ssdm name="f5f8_38"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:151  %shl_ln10 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln106_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln10"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:157  %add_ln101 = add i32 %f3f8_38, %f2f9_38

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:158  %add_ln101_1 = add i32 %add_ln101, %f4f7_38

]]></Node>
<StgValue><ssdm name="add_ln101_1"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:159  %add_ln101_2 = add i31 %shl_ln101_1, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln101_2"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="31" op_0_bw="32">
<![CDATA[
:160  %trunc_ln101_2 = trunc i32 %add_ln101_1 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln101_2"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:163  %add_ln102_1 = add i31 %shl_ln102_3, %trunc_ln102_4

]]></Node>
<StgValue><ssdm name="add_ln102_1"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:164  %add_ln103 = add i32 %f5f8_38, %f4f9_38

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:165  %add_ln103_1 = add i32 %add_ln103, %f6f7_38

]]></Node>
<StgValue><ssdm name="add_ln103_1"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:166  %add_ln103_2 = add i31 %shl_ln1, %shl_ln103_1

]]></Node>
<StgValue><ssdm name="add_ln103_2"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="31" op_0_bw="32">
<![CDATA[
:167  %trunc_ln103_2 = trunc i32 %add_ln103_1 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln103_2"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:172  %add_ln104_2 = add i31 %trunc_ln104_2, %trunc_ln104_3

]]></Node>
<StgValue><ssdm name="add_ln104_2"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:176  %add_ln105_2 = add i31 %shl_ln2, %trunc_ln105_3

]]></Node>
<StgValue><ssdm name="add_ln105_2"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:180  %add_ln106_2 = add i31 %shl_ln4, %trunc_ln106_3

]]></Node>
<StgValue><ssdm name="add_ln106_2"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:181  %add_ln106_3 = add i31 %add_ln106_1, %add_ln106_2

]]></Node>
<StgValue><ssdm name="add_ln106_3"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:185  %add_ln107_2 = add i31 %shl_ln5, %trunc_ln107_3

]]></Node>
<StgValue><ssdm name="add_ln107_2"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:186  %add_ln108 = add i32 %f3f5_4, %f2f6_2

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:187  %add_ln108_1 = add i32 %add_ln108, %f4f4

]]></Node>
<StgValue><ssdm name="add_ln108_1"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="31" op_0_bw="32">
<![CDATA[
:190  %trunc_ln108_1 = trunc i32 %add_ln108_1 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln108_1"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:191  %add_ln108_3 = add i31 %shl_ln6, %trunc_ln108

]]></Node>
<StgValue><ssdm name="add_ln108_3"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:192  %add_ln121_1 = add i31 %trunc_ln100_4, %shl_ln100_3

]]></Node>
<StgValue><ssdm name="add_ln121_1"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:193  %add_ln121_2 = add i31 %shl_ln100_1, %shl_ln7

]]></Node>
<StgValue><ssdm name="add_ln121_2"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:194  %add_ln121_3 = add i31 %add_ln121_2, %shl_ln100_2

]]></Node>
<StgValue><ssdm name="add_ln121_3"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:195  %add_ln121 = add i31 %add_ln121_3, %add_ln121_1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:197  %add_ln122 = add i31 %add_ln101_2, %trunc_ln101_2

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:199  %add_ln123_1 = add i31 %add_ln102_1, %shl_ln102_2

]]></Node>
<StgValue><ssdm name="add_ln123_1"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:201  %add_ln123 = add i31 %add_ln123_2, %add_ln123_1

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:203  %add_ln124 = add i31 %add_ln103_2, %trunc_ln103_2

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:206  %add_ln125 = add i31 %add_ln125_1, %add_ln104_2

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:207  %h4 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %add_ln125, i1 false)

]]></Node>
<StgValue><ssdm name="h4"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:208  %add_ln126 = add i31 %add_ln105_1, %add_ln105_2

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:209  %h5 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %add_ln126, i1 false)

]]></Node>
<StgValue><ssdm name="h5"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:210  %add_ln127 = add i31 %add_ln106_3, %shl_ln10

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:212  %add_ln128 = add i31 %add_ln107_1, %add_ln107_2

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:214  %add_ln129 = add i31 %trunc_ln108_1, %add_ln108_3

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:216  %add_ln130_1 = add i31 %shl_ln109_3, %shl_ln109_4

]]></Node>
<StgValue><ssdm name="add_ln130_1"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:217  %add_ln130_2 = add i31 %shl_ln109_1, %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln130_2"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:218  %add_ln130_3 = add i31 %add_ln130_2, %shl_ln109_2

]]></Node>
<StgValue><ssdm name="add_ln130_3"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:219  %add_ln130 = add i31 %add_ln130_3, %add_ln130_1

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:225  %carry4 = add nsw i32 33554432, %h4

]]></Node>
<StgValue><ssdm name="carry4"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:226  %trunc_ln7 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %carry4, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="6">
<![CDATA[
:227  %sext_ln133 = sext i6 %trunc_ln7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln133"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:228  %h5_1 = add nsw i32 %h5, %sext_ln133

]]></Node>
<StgValue><ssdm name="h5_1"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:233  %carry5 = add nsw i32 16777216, %h5_1

]]></Node>
<StgValue><ssdm name="carry5"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:234  %trunc_ln9 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %carry5, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:211  %h6 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %add_ln127, i1 false)

]]></Node>
<StgValue><ssdm name="h6"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:213  %h7 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %add_ln128, i1 false)

]]></Node>
<StgValue><ssdm name="h7"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="7">
<![CDATA[
:235  %sext_ln136 = sext i7 %trunc_ln9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln136"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:236  %h6_1 = add nsw i32 %h6, %sext_ln136

]]></Node>
<StgValue><ssdm name="h6_1"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:241  %carry6 = add nsw i32 33554432, %h6_1

]]></Node>
<StgValue><ssdm name="carry6"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:242  %trunc_ln1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %carry6, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="6">
<![CDATA[
:243  %sext_ln139 = sext i6 %trunc_ln1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln139"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244  %h7_1 = add nsw i32 %h7, %sext_ln139

]]></Node>
<StgValue><ssdm name="h7_1"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:249  %carry7 = add nsw i32 16777216, %h7_1

]]></Node>
<StgValue><ssdm name="carry7"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:250  %trunc_ln3 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %carry7, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:215  %h8 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %add_ln129, i1 false)

]]></Node>
<StgValue><ssdm name="h8"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:220  %h9 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %add_ln130, i1 false)

]]></Node>
<StgValue><ssdm name="h9"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="7">
<![CDATA[
:251  %sext_ln142 = sext i7 %trunc_ln3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln142"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:252  %h8_1 = add nsw i32 %h8, %sext_ln142

]]></Node>
<StgValue><ssdm name="h8_1"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:257  %carry8 = add nsw i32 33554432, %h8_1

]]></Node>
<StgValue><ssdm name="carry8"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:258  %trunc_ln5 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %carry8, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="6">
<![CDATA[
:259  %sext_ln145 = sext i6 %trunc_ln5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln145"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:260  %h9_1 = add nsw i32 %h9, %sext_ln145

]]></Node>
<StgValue><ssdm name="h9_1"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:261  %carry9 = add nsw i32 16777216, %h9_1

]]></Node>
<StgValue><ssdm name="carry9"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:262  %trunc_ln10 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %carry9, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %h_addr = getelementptr [1000 x i32]* %h, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="h_addr"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:196  %h0 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %add_ln121, i1 false)

]]></Node>
<StgValue><ssdm name="h0"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:198  %h1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %add_ln122, i1 false)

]]></Node>
<StgValue><ssdm name="h1"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:202  %h2 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %add_ln123, i1 false)

]]></Node>
<StgValue><ssdm name="h2"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:221  %carry0 = add nsw i32 33554432, %h0

]]></Node>
<StgValue><ssdm name="carry0"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:222  %trunc_ln6 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %carry0, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="6">
<![CDATA[
:223  %sext_ln132 = sext i6 %trunc_ln6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln132"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:224  %h1_1 = add nsw i32 %h1, %sext_ln132

]]></Node>
<StgValue><ssdm name="h1_1"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:229  %carry1 = add nsw i32 16777216, %h1_1

]]></Node>
<StgValue><ssdm name="carry1"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:230  %trunc_ln8 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %carry1, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="7">
<![CDATA[
:231  %sext_ln135 = sext i7 %trunc_ln8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln135"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %h2_1 = add nsw i32 %h2, %sext_ln135

]]></Node>
<StgValue><ssdm name="h2_1"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="13" op_0_bw="7">
<![CDATA[
:263  %sext_ln147 = sext i7 %trunc_ln10 to i13

]]></Node>
<StgValue><ssdm name="sext_ln147"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:264  %mul_ln147 = mul i13 19, %sext_ln147

]]></Node>
<StgValue><ssdm name="mul_ln147"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="13">
<![CDATA[
:265  %sext_ln147_1 = sext i13 %mul_ln147 to i32

]]></Node>
<StgValue><ssdm name="sext_ln147_1"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266  %h0_1 = add nsw i32 %h0, %sext_ln147_1

]]></Node>
<StgValue><ssdm name="h0_1"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267  %carry0_1 = add nsw i32 33554432, %h0_1

]]></Node>
<StgValue><ssdm name="carry0_1"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:268  %trunc_ln11 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %carry0_1, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="6">
<![CDATA[
:269  %sext_ln149 = sext i6 %trunc_ln11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln149"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:270  %h1_2 = add i32 %h1_1, %sext_ln149

]]></Node>
<StgValue><ssdm name="h1_2"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:271  store i32 %h0_1, i32* %h_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="284" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:204  %h3 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %add_ln124, i1 false)

]]></Node>
<StgValue><ssdm name="h3"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:237  %carry2 = add nsw i32 33554432, %h2_1

]]></Node>
<StgValue><ssdm name="carry2"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:238  %trunc_ln = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %carry2, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="6">
<![CDATA[
:239  %sext_ln138 = sext i6 %trunc_ln to i32

]]></Node>
<StgValue><ssdm name="sext_ln138"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:240  %h3_1 = add nsw i32 %h3, %sext_ln138

]]></Node>
<StgValue><ssdm name="h3_1"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:272  %h_addr_1 = getelementptr [1000 x i32]* %h, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="h_addr_1"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:273  store i32 %h1_2, i32* %h_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:274  %h_addr_2 = getelementptr [1000 x i32]* %h, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="h_addr_2"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:275  store i32 %h2_1, i32* %h_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="293" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:245  %carry3 = add nsw i32 16777216, %h3_1

]]></Node>
<StgValue><ssdm name="carry3"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:246  %trunc_ln2 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %carry3, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="7">
<![CDATA[
:247  %sext_ln141 = sext i7 %trunc_ln2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln141"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:248  %h4_1 = add nsw i32 %h4, %sext_ln141

]]></Node>
<StgValue><ssdm name="h4_1"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:253  %carry4_1 = add nsw i32 33554432, %h4_1

]]></Node>
<StgValue><ssdm name="carry4_1"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:254  %trunc_ln4 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %carry4_1, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="6">
<![CDATA[
:255  %sext_ln144 = sext i6 %trunc_ln4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln144"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %h5_2 = add i32 %h5_1, %sext_ln144

]]></Node>
<StgValue><ssdm name="h5_2"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:276  %h_addr_3 = getelementptr [1000 x i32]* %h, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="h_addr_3"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:277  store i32 %h3_1, i32* %h_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:278  %h_addr_4 = getelementptr [1000 x i32]* %h, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="h_addr_4"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:279  store i32 %h4_1, i32* %h_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="305" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:280  %h_addr_5 = getelementptr [1000 x i32]* %h, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="h_addr_5"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:281  store i32 %h5_2, i32* %h_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:282  %h_addr_6 = getelementptr [1000 x i32]* %h, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="h_addr_6"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:283  store i32 %h6_1, i32* %h_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="309" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:284  %h_addr_7 = getelementptr [1000 x i32]* %h, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="h_addr_7"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:285  store i32 %h7_1, i32* %h_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:286  %h_addr_8 = getelementptr [1000 x i32]* %h, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="h_addr_8"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:287  store i32 %h8_1, i32* %h_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="313" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %h) nounwind, !map !25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %f) nounwind, !map !31

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @fe_sq2_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:288  %h_addr_9 = getelementptr [1000 x i32]* %h, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="h_addr_9"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:289  store i32 %h9_1, i32* %h_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0">
<![CDATA[
:290  ret void

]]></Node>
<StgValue><ssdm name="ret_ln161"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
