{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1458772326213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1458772326217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 16:32:05 2016 " "Processing started: Wed Mar 23 16:32:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1458772326217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1458772326217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off niosII_microc_lab2 -c niosII_microc_lab2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off niosII_microc_lab2 -c niosII_microc_lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1458772326218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1458772326611 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "niosII_microc_lab2 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"niosII_microc_lab2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1458772326754 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1458772326784 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1458772326784 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|pll Cyclone II PLL " "Implemented PLL \"niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/OPT/altera/12.1/tools/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 1566 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1458772326914 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|_clk1 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|_clk1 port" {  } { { "altpll.tdf" "" { Text "/OPT/altera/12.1/tools/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 1567 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1458772326914 ""}  } { { "altpll.tdf" "" { Text "/OPT/altera/12.1/tools/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 1566 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1458772326914 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_Audio\|pll clock1 " "Compensate clock of PLL \"niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_Audio\|pll\" has been set to clock1" {  } { { "altpll.tdf" "" { Text "/OPT/altera/12.1/tools/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 1558 8336 9085 0}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "" 0 -1 1458772326916 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_Audio\|pll Cyclone II PLL " "Implemented PLL \"niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_Audio\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_Audio\|_clk1 14 31 0 0 " "Implementing clock multiplication of 14, clock division of 31, and phase shift of 0 degrees (0 ps) for niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_Audio\|_clk1 port" {  } { { "altpll.tdf" "" { Text "/OPT/altera/12.1/tools/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 1559 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1458772326916 ""}  } { { "altpll.tdf" "" { Text "/OPT/altera/12.1/tools/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 1558 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1458772326916 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a31 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a30 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a29 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a28 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a27 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a26 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a25 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a24 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a23 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a22 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a21 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a20 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a19 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a18 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a17 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a16 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a15 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a14 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a13 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a12 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a11 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a10 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a9 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a8 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a7 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a6 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a5 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a4 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a3 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a2 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a1 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a0 " "Atom \"niosII_system:u0\|niosII_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 "|niosII_microc_lab2|niosII_system:u0|niosII_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1 1458772326923 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1458772327677 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1458772328450 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1458772328450 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1458772328450 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" "" { PinPlanner "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 12732 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1458772328485 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" "" { PinPlanner "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 12733 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1458772328485 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" "" { PinPlanner "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 12734 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1458772328485 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1458772328485 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1458772328542 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1458772329396 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1458772329396 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1458772329396 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "niosII_microc_lab2.sdc " "Synopsys Design Constraints File file not found: 'niosII_microc_lab2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1458772329707 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1458772329726 "|niosII_microc_lab2|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|up_clocks_0\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|up_clocks_0\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1458772329802 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|up_clocks_0\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|up_clocks_0\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1458772329802 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|up_clocks_0\|DE_Clock_Generator_Audio\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Node: u0\|up_clocks_0\|DE_Clock_Generator_Audio\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1458772329802 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1458772329802 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1458772329803 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1458772329803 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1458772329803 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1458772329803 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1458772329803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_Audio\|_clk1 (placed in counter C0 of PLL_3) " "Automatically promoted node niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_Audio\|_clk1 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1458772330169 ""}  } { { "altpll.tdf" "" { Text "/OPT/altera/12.1/tools/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_Audio|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 1558 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1458772330169 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1458772330169 ""}  } { { "altpll.tdf" "" { Text "/OPT/altera/12.1/tools/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 1566 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1458772330169 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C2 of PLL_1) " "Automatically promoted node niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1458772330169 ""}  } { { "altpll.tdf" "" { Text "/OPT/altera/12.1/tools/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 1566 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1458772330169 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1458772330170 ""}  } { { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 12331 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1458772330170 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosII_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node niosII_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1458772330170 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII_system:u0\|niosII_system_sdram_0:sdram_0\|active_rnw~3 " "Destination node niosII_system:u0\|niosII_system_sdram_0:sdram_0\|active_rnw~3" {  } { { "db/ip/niosII_system/submodules/niosII_system_sdram_0.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/submodules/niosII_system_sdram_0.v" 213 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_sdram_0:sdram_0|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 5959 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1458772330170 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII_system:u0\|niosII_system_sdram_0:sdram_0\|active_cs_n~0 " "Destination node niosII_system:u0\|niosII_system_sdram_0:sdram_0\|active_cs_n~0" {  } { { "db/ip/niosII_system/submodules/niosII_system_sdram_0.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/submodules/niosII_system_sdram_0.v" 210 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_sdram_0:sdram_0|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 5998 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1458772330170 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII_system:u0\|niosII_system_nios2_qsys_0:nios2_qsys_0\|W_rf_wren " "Destination node niosII_system:u0\|niosII_system_nios2_qsys_0:nios2_qsys_0\|W_rf_wren" {  } { { "db/ip/niosII_system/submodules/niosII_system_nios2_qsys_0.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/submodules/niosII_system_nios2_qsys_0.v" 3735 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_nios2_qsys_0:nios2_qsys_0|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 4372 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1458772330170 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII_system:u0\|niosII_system_sram_0:sram_0\|is_write~0 " "Destination node niosII_system:u0\|niosII_system_sram_0:sram_0\|is_write~0" {  } { { "db/ip/niosII_system/submodules/niosII_system_sram_0.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/submodules/niosII_system_sram_0.v" 120 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_sram_0:sram_0|is_write~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 6895 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1458772330170 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII_system:u0\|niosII_system_sdram_0:sdram_0\|i_refs\[0\] " "Destination node niosII_system:u0\|niosII_system_sdram_0:sdram_0\|i_refs\[0\]" {  } { { "db/ip/niosII_system/submodules/niosII_system_sdram_0.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/submodules/niosII_system_sdram_0.v" 354 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_sdram_0:sdram_0|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 2117 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1458772330170 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII_system:u0\|niosII_system_sdram_0:sdram_0\|i_refs\[2\] " "Destination node niosII_system:u0\|niosII_system_sdram_0:sdram_0\|i_refs\[2\]" {  } { { "db/ip/niosII_system/submodules/niosII_system_sdram_0.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/submodules/niosII_system_sdram_0.v" 354 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_sdram_0:sdram_0|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 2115 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1458772330170 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII_system:u0\|niosII_system_sdram_0:sdram_0\|i_refs\[1\] " "Destination node niosII_system:u0\|niosII_system_sdram_0:sdram_0\|i_refs\[1\]" {  } { { "db/ip/niosII_system/submodules/niosII_system_sdram_0.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/submodules/niosII_system_sdram_0.v" 354 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_sdram_0:sdram_0|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 2116 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1458772330170 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII_system:u0\|niosII_system_nios2_qsys_0:nios2_qsys_0\|niosII_system_nios2_qsys_0_nios2_oci:the_niosII_system_nios2_qsys_0_nios2_oci\|niosII_system_nios2_qsys_0_nios2_oci_debug:the_niosII_system_nios2_qsys_0_nios2_oci_debug\|jtag_break~1 " "Destination node niosII_system:u0\|niosII_system_nios2_qsys_0:nios2_qsys_0\|niosII_system_nios2_qsys_0_nios2_oci:the_niosII_system_nios2_qsys_0_nios2_oci\|niosII_system_nios2_qsys_0_nios2_oci_debug:the_niosII_system_nios2_qsys_0_nios2_oci_debug\|jtag_break~1" {  } { { "db/ip/niosII_system/submodules/niosII_system_nios2_qsys_0.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/submodules/niosII_system_nios2_qsys_0.v" 196 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_nios2_qsys_0:nios2_qsys_0|niosII_system_nios2_qsys_0_nios2_oci:the_niosII_system_nios2_qsys_0_nios2_oci|niosII_system_nios2_qsys_0_nios2_oci_debug:the_niosII_system_nios2_qsys_0_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 7105 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1458772330170 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII_system:u0\|niosII_system_sram_0:sram_0\|is_read~0 " "Destination node niosII_system:u0\|niosII_system_sram_0:sram_0\|is_read~0" {  } { { "db/ip/niosII_system/submodules/niosII_system_sram_0.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/submodules/niosII_system_sram_0.v" 119 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_sram_0:sram_0|is_read~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 7134 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1458772330170 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII_system:u0\|niosII_system_nios2_qsys_0:nios2_qsys_0\|niosII_system_nios2_qsys_0_nios2_oci:the_niosII_system_nios2_qsys_0_nios2_oci\|niosII_system_nios2_qsys_0_nios2_oci_debug:the_niosII_system_nios2_qsys_0_nios2_oci_debug\|resetlatch~0 " "Destination node niosII_system:u0\|niosII_system_nios2_qsys_0:nios2_qsys_0\|niosII_system_nios2_qsys_0_nios2_oci:the_niosII_system_nios2_qsys_0_nios2_oci\|niosII_system_nios2_qsys_0_nios2_oci_debug:the_niosII_system_nios2_qsys_0_nios2_oci_debug\|resetlatch~0" {  } { { "db/ip/niosII_system/submodules/niosII_system_nios2_qsys_0.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/submodules/niosII_system_nios2_qsys_0.v" 179 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_nios2_qsys_0:nios2_qsys_0|niosII_system_nios2_qsys_0_nios2_oci:the_niosII_system_nios2_qsys_0_nios2_oci|niosII_system_nios2_qsys_0_nios2_oci_debug:the_niosII_system_nios2_qsys_0_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 8487 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1458772330170 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1458772330170 ""}  } { { "db/ip/niosII_system/submodules/altera_reset_synchronizer.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 938 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1458772330170 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosII_system:u0\|niosII_system_nios2_qsys_0:nios2_qsys_0\|niosII_system_nios2_qsys_0_nios2_oci:the_niosII_system_nios2_qsys_0_nios2_oci\|niosII_system_nios2_qsys_0_nios2_oci_debug:the_niosII_system_nios2_qsys_0_nios2_oci_debug\|resetrequest  " "Automatically promoted node niosII_system:u0\|niosII_system_nios2_qsys_0:nios2_qsys_0\|niosII_system_nios2_qsys_0_nios2_oci:the_niosII_system_nios2_qsys_0_nios2_oci\|niosII_system_nios2_qsys_0_nios2_oci_debug:the_niosII_system_nios2_qsys_0_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1458772330171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII_system:u0\|niosII_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\|new_clk~0 " "Destination node niosII_system:u0\|niosII_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\|new_clk~0" {  } { { "db/ip/niosII_system/submodules/altera_up_slow_clock_generator.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/submodules/altera_up_slow_clock_generator.v" 91 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|new_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 5947 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1458772330171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII_system:u0\|niosII_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|shiftreg_mask~2 " "Destination node niosII_system:u0\|niosII_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|shiftreg_mask~2" {  } { { "db/ip/niosII_system/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/submodules/altera_up_av_config_serial_bus_controller.v" 135 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 5951 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1458772330171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII_system:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " "Destination node niosII_system:u0\|altera_reset_controller:rst_controller\|merged_reset~0" {  } { { "db/ip/niosII_system/submodules/altera_reset_controller.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/submodules/altera_reset_controller.v" 61 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 6012 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1458772330171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII_system:u0\|niosII_system_audio_and_video_config_0:audio_and_video_config_0\|s_serial_transfer~13 " "Destination node niosII_system:u0\|niosII_system_audio_and_video_config_0:audio_and_video_config_0\|s_serial_transfer~13" {  } { { "db/ip/niosII_system/submodules/niosII_system_audio_and_video_config_0.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/submodules/niosII_system_audio_and_video_config_0.v" 187 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 6375 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1458772330171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII_system:u0\|niosII_system_audio_and_video_config_0:audio_and_video_config_0\|readdata\[7\]~2 " "Destination node niosII_system:u0\|niosII_system_audio_and_video_config_0:audio_and_video_config_0\|readdata\[7\]~2" {  } { { "db/ip/niosII_system/submodules/niosII_system_audio_and_video_config_0.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/submodules/niosII_system_audio_and_video_config_0.v" 265 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_audio_and_video_config_0:audio_and_video_config_0|readdata[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 7086 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1458772330171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII_system:u0\|niosII_system_audio_and_video_config_0:audio_and_video_config_0\|readdata\[7\]~4 " "Destination node niosII_system:u0\|niosII_system_audio_and_video_config_0:audio_and_video_config_0\|readdata\[7\]~4" {  } { { "db/ip/niosII_system/submodules/niosII_system_audio_and_video_config_0.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/submodules/niosII_system_audio_and_video_config_0.v" 265 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_audio_and_video_config_0:audio_and_video_config_0|readdata[7]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 7088 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1458772330171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII_system:u0\|niosII_system_nios2_qsys_0:nios2_qsys_0\|niosII_system_nios2_qsys_0_nios2_oci:the_niosII_system_nios2_qsys_0_nios2_oci\|niosII_system_nios2_qsys_0_nios2_ocimem:the_niosII_system_nios2_qsys_0_nios2_ocimem\|MonWr~0 " "Destination node niosII_system:u0\|niosII_system_nios2_qsys_0:nios2_qsys_0\|niosII_system_nios2_qsys_0_nios2_oci:the_niosII_system_nios2_qsys_0_nios2_oci\|niosII_system_nios2_qsys_0_nios2_ocimem:the_niosII_system_nios2_qsys_0_nios2_ocimem\|MonWr~0" {  } { { "db/ip/niosII_system/submodules/niosII_system_nios2_qsys_0.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/submodules/niosII_system_nios2_qsys_0.v" 412 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_nios2_qsys_0:nios2_qsys_0|niosII_system_nios2_qsys_0_nios2_oci:the_niosII_system_nios2_qsys_0_nios2_oci|niosII_system_nios2_qsys_0_nios2_ocimem:the_niosII_system_nios2_qsys_0_nios2_ocimem|MonWr~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 7712 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1458772330171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII_system:u0\|niosII_system_audio_and_video_config_0:audio_and_video_config_0\|device_for_transfer~0 " "Destination node niosII_system:u0\|niosII_system_audio_and_video_config_0:audio_and_video_config_0\|device_for_transfer~0" {  } { { "db/ip/niosII_system/submodules/niosII_system_audio_and_video_config_0.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/submodules/niosII_system_audio_and_video_config_0.v" 183 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 7748 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1458772330171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII_system:u0\|niosII_system_audio_and_video_config_0:audio_and_video_config_0\|device_for_transfer~2 " "Destination node niosII_system:u0\|niosII_system_audio_and_video_config_0:audio_and_video_config_0\|device_for_transfer~2" {  } { { "db/ip/niosII_system/submodules/niosII_system_audio_and_video_config_0.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/submodules/niosII_system_audio_and_video_config_0.v" 183 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 7750 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1458772330171 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1458772330171 ""}  } { { "db/ip/niosII_system/submodules/niosII_system_nios2_qsys_0.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/submodules/niosII_system_nios2_qsys_0.v" 180 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "niosII_system:u0\|niosII_system_nios2_qsys_0:nios2_qsys_0\|niosII_system_nios2_qsys_0_nios2_oci:the_niosII_system_nios2_qsys_0_nios2_oci\|niosII_system_nios2_qsys_0_nios2_oci_debug:the_niosII_system_nios2_qsys_0_nios2_oci_debug\|resetrequest" } } } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|niosII_system_nios2_qsys_0:nios2_qsys_0|niosII_system_nios2_qsys_0_nios2_oci:the_niosII_system_nios2_qsys_0_nios2_oci|niosII_system_nios2_qsys_0_nios2_oci_debug:the_niosII_system_nios2_qsys_0_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 3554 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1458772330171 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1458772330173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/OPT/altera/12.1/tools/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 12718 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1458772330173 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1458772330173 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/OPT/altera/12.1/tools/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 12462 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1458772330173 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1458772330173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "/OPT/altera/12.1/tools/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 12599 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1458772330173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "/OPT/altera/12.1/tools/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 12600 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1458772330173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/OPT/altera/12.1/tools/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 12719 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1458772330173 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1458772330173 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/OPT/altera/12.1/tools/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 12355 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1458772330173 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosII_system:u0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node niosII_system:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1458772330174 ""}  } { { "db/ip/niosII_system/submodules/altera_reset_controller.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/submodules/altera_reset_controller.v" 61 -1 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { niosII_system:u0|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 6012 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1458772330174 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1458772331041 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1458772331055 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1458772331055 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1458772331071 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1458772332400 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1458772332400 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1458772332413 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1458772332413 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1458772332426 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1458772332498 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "68 I/O " "Packed 68 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1458772332513 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1458772332513 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1458772332513 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_Audio\|pll compensate_clock 1 " "PLL \"niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_Audio\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[1\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "/OPT/altera/12.1/tools/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "db/ip/niosII_system/submodules/niosII_system_up_clocks_0.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/submodules/niosII_system_up_clocks_0.v" 270 0 0 } } { "db/ip/niosII_system/niosII_system.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/niosII_system.v" 1037 0 0 } } { "software/niosII_microc_lab2.vhd" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/software/niosII_microc_lab2.vhd" 155 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "" 0 -1 1458772332633 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_Audio\|pll clk\[1\] AUD_XCK " "PLL \"niosII_system:u0\|niosII_system_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_Audio\|pll\" output port clk\[1\] feeds output pin \"AUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "/OPT/altera/12.1/tools/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "db/ip/niosII_system/submodules/niosII_system_up_clocks_0.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/submodules/niosII_system_up_clocks_0.v" 270 0 0 } } { "db/ip/niosII_system/niosII_system.v" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/db/ip/niosII_system/niosII_system.v" 1037 0 0 } } { "software/niosII_microc_lab2.vhd" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/software/niosII_microc_lab2.vhd" 155 0 0 } } { "software/niosII_microc_lab2.vhd" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/software/niosII_microc_lab2.vhd" 78 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1458772332633 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1458772332779 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1458772332779 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1458772332795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1458772334381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1458772335532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1458772335568 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1458772337141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1458772337142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1458772338480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "40 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 1 { 0 "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1458772341204 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1458772341204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1458772342116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1458772342121 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1458772342121 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1458772342121 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1458772342280 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "105 " "Found 105 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1458772342415 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1458772342415 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1458772343077 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1458772343590 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1458772344403 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1458772345049 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1458772345121 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1458772345247 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "11 " "Following 11 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" "" { PinPlanner "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" { LCD_DATA[0] } } } { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "software/niosII_microc_lab2.vhd" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/software/niosII_microc_lab2.vhd" 42 0 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 284 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1458772345250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" "" { PinPlanner "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" { LCD_DATA[1] } } } { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "software/niosII_microc_lab2.vhd" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/software/niosII_microc_lab2.vhd" 42 0 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 285 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1458772345250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" "" { PinPlanner "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" { LCD_DATA[2] } } } { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "software/niosII_microc_lab2.vhd" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/software/niosII_microc_lab2.vhd" 42 0 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 286 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1458772345250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" "" { PinPlanner "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" { LCD_DATA[3] } } } { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "software/niosII_microc_lab2.vhd" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/software/niosII_microc_lab2.vhd" 42 0 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 287 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1458772345250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" "" { PinPlanner "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" { LCD_DATA[4] } } } { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "software/niosII_microc_lab2.vhd" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/software/niosII_microc_lab2.vhd" 42 0 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 288 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1458772345250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" "" { PinPlanner "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" { LCD_DATA[5] } } } { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "software/niosII_microc_lab2.vhd" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/software/niosII_microc_lab2.vhd" 42 0 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 289 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1458772345250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" "" { PinPlanner "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" { LCD_DATA[6] } } } { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "software/niosII_microc_lab2.vhd" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/software/niosII_microc_lab2.vhd" 42 0 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 290 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1458772345250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" "" { PinPlanner "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" { LCD_DATA[7] } } } { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "software/niosII_microc_lab2.vhd" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/software/niosII_microc_lab2.vhd" 42 0 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 291 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1458772345250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" "" { PinPlanner "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" { AUD_ADCLRCK } } } { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "software/niosII_microc_lab2.vhd" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/software/niosII_microc_lab2.vhd" 74 0 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 412 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1458772345250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" "" { PinPlanner "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" { AUD_DACLRCK } } } { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "software/niosII_microc_lab2.vhd" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/software/niosII_microc_lab2.vhd" 76 0 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 414 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1458772345250 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" "" { PinPlanner "/OPT/altera/12.1/tools/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" "" { Assignment "/OPT/altera/12.1/tools/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "software/niosII_microc_lab2.vhd" "" { Text "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/software/niosII_microc_lab2.vhd" 79 0 0 } } { "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/OPT/altera/12.1/tools/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/" { { 0 { 0 ""} 0 417 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1458772345250 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1458772345250 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1458772345252 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/output_files/niosII_microc_lab2.fit.smsg " "Generated suppressed messages file /afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/niosII_microc_lab2/output_files/niosII_microc_lab2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1458772345920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 294 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 294 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1458772347982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 16:32:27 2016 " "Processing ended: Wed Mar 23 16:32:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1458772347982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1458772347982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1458772347982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1458772347982 ""}
