8000                          .ORG   0x8000   
8000   DE AD        SEED:     DW   0xadde   
8002   BE EF        SEED2:    DW   0xefbe   
8004   31 33        SEED3:    DW   0x3331   
8006   7A 5F        SEED4:    DW   0x5f7a   
8008                PORT:     EQU   0   
8008   00 A0        CYCLES:   DW   0xA000   ; Default delay loop length
800A   00           LAST:     DB   0x00   
800B   00           CURR:     DB   0x00   
800C   02           MODE:     DB   0x02   
800D                             ; MODE: Selected with buttons (when implemented)
800D                             ; 0x01: Fast random flashes
800D                             ; 0x02: Random flashes, random delays
800D                             ; 0x04: Cylon
800D                             ; 0x08: Counter
800D                             ; 0x10:
800D                             ; 0x20:
800D                             ; 0x40:
800D                             ; 0x80: Exit to monitor
800D   00           DIRECTION:   DB   0x00   
800E                             ;  Current direction of chase (0=L, 1=R)
8100                          .ORG   0x8100   
8100                BEGIN:       
8100   CD 13 81               CALL   modeselect   
8103   C3 00 81               JP   begin   
8106                EXIT:        ; return to SCM
8106   3E 00                  LD   a,port   
8108   4F                     LD   c,a   
8109   3E 00                  LD   a,0x00   
810B   ED 79                  OUT   (c),a   
810D   3E 01                  LD   a,0x01   
810F   0E 00                  LD   c,0x00   
8111   F7                     RST   0x0030   
8112   C9                     RET      
8113                MODESELECT:      
8113   3E 00                  LD   a,port   
8115   4F                     LD   c,a   
8116   ED 78                  IN   a,(c)   
8118   C4 3B 81               CALL   nz,setmode   
811B   3A 0C 80               LD   a,(mode)   
811E   CB 47                  BIT   0,a   
8120   C2 EE 81               JP   nz,fastflash   
8123   CB 4F                  BIT   1,a   
8125   C2 DD 81               JP   nz,standardflash   
8128   CB 57                  BIT   2,a   
812A   C2 78 81               JP   nz,cylon   
812D   CB 5F                  BIT   3,a   
812F   C2 49 81               JP   nz,counter   
8132   CB 7F                  BIT   7,a   
8134   C2 06 81               JP   nz,exit   
8137                             ; fall through if the selected mode is invalid
8137   C2 DD 81               JP   nz,standardflash   
813A   C9                     RET      
813B   32 0C 80     SETMODE:   LD   (mode),a   
813E                             ; some mode specific setup
813E   CB 57                  BIT   2,a   ; cylon
8140   C2 67 81               JP   nz,cylonsetup   
8143   CB 5F                  BIT   3,a   ; counter
8145   C2 5B 81               JP   nz,countsetup   
8148   C9                     RET      
8149                COUNTER:      
8149   3A 0A 80               LD   a,(last)   
814C   CD FE 81               CALL   write   
814F   3C                     INC   a   
8150   32 0A 80               LD   (last),a   
8153   ED 4B 08 80            LD   bc,(cycles)   
8157   CD 1A 82               CALL   delay   
815A   C9                     RET      
815B   3E 01        COUNTSETUP:   LD   a,1   
815D   32 0A 80               LD   (last),a   
8160   21 00 10               LD   hl,0x1000   
8163   22 08 80               LD   (cycles),hl   
8166   C9                     RET      
8167   3E 00        CYLONSETUP:   LD   a,0   
8169   32 0D 80               LD   (direction),a   
816C   3E 01                  LD   a,0x1   
816E   32 0A 80               LD   (last),a   
8171   21 00 10               LD   hl,0x1000   
8174   22 08 80               LD   (cycles),hl   
8177   C9                     RET      
8178   3A 0D 80     CYLON:    LD   a,(direction)   
817B   16 10                  LD   d,0x10   ; counter for PCM loop
817D   06 01                  LD   b,1   
817F   A0                     AND   b   
8180   C2 8D 81               JP   nz,cylonright   
8183   3A 0A 80     CYLONLEFT:   LD   a,(last)   
8186   17                     RLA      
8187   32 0B 80               LD   (curr),a   
818A   C3 97 81               JP   cylonpcm   
818D   3A 0A 80     CYLONRIGHT:   LD   a,(last)   
8190   1F                     RRA      
8191   32 0B 80               LD   (curr),a   
8194   C3 97 81               JP   cylonpcm   
8197   3A 0B 80     CYLONPCM:   LD   a,(curr)   
819A   47                     LD   b,a   
819B   3A 0A 80               LD   a,(last)   
819E   B0                     OR   b   
819F   CD FE 81               CALL   write   
81A2   01 80 00               LD   bc,0x0080   
81A5   CD 1A 82               CALL   delay   
81A8   3A 0B 80               LD   a,(curr)   
81AB   CD FE 81               CALL   write   
81AE   01 00 04               LD   bc,0x0400   
81B1   CD 1A 82               CALL   delay   
81B4   15                     DEC   d   
81B5   C2 97 81               JP   nz,cylonpcm   
81B8                             ; finally set the direction for next time
81B8   3A 0B 80               LD   a,(curr)   
81BB   B7                     OR   a   ; clear carry flag
81BC   F5                     PUSH   af   
81BD   17                     RLA      
81BE   DA C9 81               JP   c,nextright   
81C1   F1                     POP   af   
81C2   1F                     RRA      
81C3   DA D1 81               JP   c,nextleft   
81C6   C3 D6 81               JP   cylondone   
81C9   3E 01        NEXTRIGHT:   LD   a,1   
81CB   32 0D 80               LD   (direction),a   
81CE   C3 D6 81               JP   cylondone   
81D1   3E 00        NEXTLEFT:   LD   a,0   
81D3   32 0D 80               LD   (direction),a   
81D6   3A 0B 80     CYLONDONE:   LD   a,(curr)   
81D9   32 0A 80               LD   (last),a   
81DC   C9                     RET      
81DD                STANDARDFLASH:      
81DD   CD 27 82               CALL   RandLFSR   
81E0   CD FE 81               CALL   write   
81E3   ED 4B 08 80            LD   bc,(cycles)   
81E7   CD 1A 82               CALL   delay   
81EA   CD 09 82               CALL   randomisedelay   
81ED   C9                     RET      
81EE                FASTFLASH:      
81EE   CD 27 82               CALL   RandLFSR   
81F1   32 0A 80               LD   (last),a   
81F4   CD FE 81               CALL   write   
81F7   01 00 10               LD   bc,0x1000   
81FA   CD 1A 82               CALL   delay   
81FD   C9                     RET      
81FE   F5           WRITE:    PUSH   af   
81FF   C5                     PUSH   bc   
8200   47                     LD   b,a   ;writes value of A to LEDs
8201   3E 00                  LD   a,port   
8203   4F                     LD   c,a   
8204   ED 41                  OUT   (c),b   
8206   C1                     POP   bc   
8207   F1                     POP   af   
8208   C9                     RET      
8209                RANDOMISEDELAY:      
8209   CD 27 82               CALL   RandLFSR   
820C   32 08 80               LD   (cycles),a   
820F   CD 27 82               CALL   RandLFSR   
8212   47                     LD   b,a   
8213   CB 38                  SRL   b   ; keep things speedy
8215   78                     LD   a,b   
8216   32 09 80               LD   (cycles+1),a   
8219   C9                     RET      
821A                DELAY:       ;preload BC with desired number of cycles
821A   CB 47                  BIT   0,a   ; the most expensive instruction we could find :)
821C   CB 47                  BIT   0,a   
821E   E6 FF                  AND   0xff   
8220   0B                     DEC   bc   
8221   79                     LD   a,c   
8222   B0                     OR   b   
8223   C2 1A 82               JP   nz,delay   
8226   C9                     RET      
8227                RANDLFSR:      
8227   21 04 80               LD   hl,seed+4   
822A   5E                     LD   e,(hl)   
822B   23                     INC   hl   
822C   56                     LD   d,(hl)   
822D   23                     INC   hl   
822E   4E                     LD   c,(hl)   
822F   23                     INC   hl   
8230   7E                     LD   a,(hl)   
8231   47                     LD   b,a   
8232   CB 13                  RL   e   
8234   CB 12                  RL   d   
8236   CB 11                  RL   c   
8238   17                     RLA      
8239   CB 13                  RL   e   
823B   CB 12                  RL   d   
823D   CB 11                  RL   c   
823F   17                     RLA      
8240   CB 13                  RL   e   
8242   CB 12                  RL   d   
8244   CB 11                  RL   c   
8246   17                     RLA      
8247   67                     LD   h,a   
8248   CB 13                  RL   e   
824A   CB 12                  RL   d   
824C   CB 11                  RL   c   
824E   17                     RLA      
824F   A8                     XOR   b   
8250   CB 13                  RL   e   
8252   CB 12                  RL   d   
8254   AC                     XOR   h   
8255   A9                     XOR   c   
8256   AA                     XOR   d   
8257   21 06 80               LD   hl,seed+6   
825A   11 07 80               LD   de,seed+7   
825D   01 07 00               LD   bc,7   
8260   ED B8                  LDDR      
8262   12                     LD   (de),a   
8263   C9                     RET      


SEED:               8000 DEFINED AT LINE 2
                    > USED AT LINE 185
                    > USED AT LINE 217
                    > USED AT LINE 218
SEED2:              8002 DEFINED AT LINE 3
SEED3:              8004 DEFINED AT LINE 4
SEED4:              8006 DEFINED AT LINE 5
PORT:               0000 DEFINED AT LINE 6
                    > USED AT LINE 31
                    > USED AT LINE 41
                    > USED AT LINE 157
CYCLES:             8008 DEFINED AT LINE 7
                    > USED AT LINE 73
                    > USED AT LINE 80
                    > USED AT LINE 88
                    > USED AT LINE 141
                    > USED AT LINE 166
                    > USED AT LINE 171
LAST:               800A DEFINED AT LINE 8
                    > USED AT LINE 69
                    > USED AT LINE 72
                    > USED AT LINE 78
                    > USED AT LINE 86
                    > USED AT LINE 97
                    > USED AT LINE 101
                    > USED AT LINE 107
                    > USED AT LINE 135
                    > USED AT LINE 148
CURR:               800B DEFINED AT LINE 9
                    > USED AT LINE 99
                    > USED AT LINE 103
                    > USED AT LINE 105
                    > USED AT LINE 112
                    > USED AT LINE 120
                    > USED AT LINE 134
MODE:               800C DEFINED AT LINE 10
                    > USED AT LINE 45
                    > USED AT LINE 60
DIRECTION:          800D DEFINED AT LINE 21
                    > USED AT LINE 84
                    > USED AT LINE 92
                    > USED AT LINE 130
                    > USED AT LINE 133
BEGIN:              8100 DEFINED AT LINE 26
                    > USED AT LINE 28
EXIT:               8106 DEFINED AT LINE 30
                    > USED AT LINE 55
MODESELECT:         8113 DEFINED AT LINE 40
                    > USED AT LINE 27
SETMODE:            813B DEFINED AT LINE 60
                    > USED AT LINE 44
COUNTER:            8149 DEFINED AT LINE 68
                    > USED AT LINE 53
COUNTSETUP:         815B DEFINED AT LINE 77
                    > USED AT LINE 65
CYLONSETUP:         8167 DEFINED AT LINE 83
                    > USED AT LINE 63
CYLON:              8178 DEFINED AT LINE 92
                    > USED AT LINE 51
CYLONLEFT:          8183 DEFINED AT LINE 97
CYLONRIGHT:         818D DEFINED AT LINE 101
                    > USED AT LINE 96
CYLONPCM:           8197 DEFINED AT LINE 105
                    > USED AT LINE 100
                    > USED AT LINE 104
                    > USED AT LINE 117
NEXTRIGHT:          81C9 DEFINED AT LINE 129
                    > USED AT LINE 124
NEXTLEFT:           81D1 DEFINED AT LINE 132
                    > USED AT LINE 127
CYLONDONE:          81D6 DEFINED AT LINE 134
                    > USED AT LINE 128
                    > USED AT LINE 131
STANDARDFLASH:      81DD DEFINED AT LINE 138
                    > USED AT LINE 49
                    > USED AT LINE 57
FASTFLASH:          81EE DEFINED AT LINE 146
                    > USED AT LINE 47
WRITE:              81FE DEFINED AT LINE 154
                    > USED AT LINE 70
                    > USED AT LINE 109
                    > USED AT LINE 113
                    > USED AT LINE 140
                    > USED AT LINE 149
RANDOMISEDELAY:     8209 DEFINED AT LINE 164
                    > USED AT LINE 143
DELAY:              821A DEFINED AT LINE 174
                    > USED AT LINE 74
                    > USED AT LINE 111
                    > USED AT LINE 115
                    > USED AT LINE 142
                    > USED AT LINE 151
                    > USED AT LINE 181
RANDLFSR:           8227 DEFINED AT LINE 184
                    > USED AT LINE 139
                    > USED AT LINE 147
                    > USED AT LINE 165
                    > USED AT LINE 167
