<stg><name>read_markers.1_Pipeline_VITIS_LOOP_1115_3</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %inc_i16_i98 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inc_i16_i98"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:2 %p_xhtbl_huffval_2_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_xhtbl_huffval_2

]]></Node>
<StgValue><ssdm name="p_xhtbl_huffval_2_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:3 %count_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %count_reload

]]></Node>
<StgValue><ssdm name="count_reload_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %add_ln1104_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %add_ln1104

]]></Node>
<StgValue><ssdm name="add_ln1104_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i8 %add_ln1104_read, i8 %inc_i16_i98

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:6 %store_ln1077 = store i12 0, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln1077"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc26.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc26.i:0 %i_1 = load i12 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc26.i:1 %icmp_ln1115 = icmp_eq  i12 %i_1, i12 %count_reload_read

]]></Node>
<StgValue><ssdm name="icmp_ln1115"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc26.i:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4080, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc26.i:3 %add_ln1115 = add i12 %i_1, i12 1

]]></Node>
<StgValue><ssdm name="add_ln1115"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc26.i:4 %br_ln1115 = br i1 %icmp_ln1115, void %for.inc26.i.split, void %for.end28.i.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln1115"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc26.i.split:0 %inc_i16_i98_load = load i8 %inc_i16_i98

]]></Node>
<StgValue><ssdm name="inc_i16_i98_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc26.i.split:1 %specpipeline_ln1077 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17

]]></Node>
<StgValue><ssdm name="specpipeline_ln1077"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc26.i.split:2 %specloopname_ln1115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln1115"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc26.i.split:3 %add_ln878 = add i8 %inc_i16_i98_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln878"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="12">
<![CDATA[
for.inc26.i.split:4 %trunc_ln1116 = trunc i12 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln1116"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
for.inc26.i.split:5 %shl_ln6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln1116, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc26.i.split:6 %add_ln1116 = add i13 %shl_ln6, i13 %p_xhtbl_huffval_2_read

]]></Node>
<StgValue><ssdm name="add_ln1116"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc26.i.split:7 %lshr_ln1 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1116, i32 2, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="11">
<![CDATA[
for.inc26.i.split:8 %zext_ln1116 = zext i11 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26.i.split:9 %p_jinfo_ac_xhuff_tbl_huffval_addr = getelementptr i8 %p_jinfo_ac_xhuff_tbl_huffval, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="p_jinfo_ac_xhuff_tbl_huffval_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
for.inc26.i.split:10 %store_ln1116 = store i8 %inc_i16_i98_load, i11 %p_jinfo_ac_xhuff_tbl_huffval_addr

]]></Node>
<StgValue><ssdm name="store_ln1116"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc26.i.split:11 %store_ln878 = store i8 %add_ln878, i8 %inc_i16_i98

]]></Node>
<StgValue><ssdm name="store_ln878"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc26.i.split:12 %store_ln1077 = store i12 %add_ln1115, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln1077"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
for.inc26.i.split:13 %br_ln1115 = br void %for.inc26.i

]]></Node>
<StgValue><ssdm name="br_ln1115"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0">
<![CDATA[
for.end28.i.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
