[{"origin":"https://github.com/NetFPGA/NetFPGA-SUME-public","visit":11,"date":"2020-05-18T06:08:28.656383+00:00","status":"full","snapshot":"e6021250430fb0a61babf0745024e5373dceaf98","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NetFPGA/NetFPGA-SUME-public/visit/11/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/e6021250430fb0a61babf0745024e5373dceaf98/"},{"origin":"https://github.com/NetFPGA/NetFPGA-SUME-public","visit":10,"date":"2020-01-22T14:40:38.487797+00:00","status":"full","snapshot":"e6021250430fb0a61babf0745024e5373dceaf98","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NetFPGA/NetFPGA-SUME-public/visit/10/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/e6021250430fb0a61babf0745024e5373dceaf98/"},{"origin":"https://github.com/NetFPGA/NetFPGA-SUME-public","visit":9,"date":"2019-07-29T11:18:56.495194+00:00","status":"full","snapshot":"5065c893189ba4d707f4cf69a46a378cbf2868e6","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NetFPGA/NetFPGA-SUME-public/visit/9/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/5065c893189ba4d707f4cf69a46a378cbf2868e6/"},{"origin":"https://github.com/NetFPGA/NetFPGA-SUME-public","visit":8,"date":"2019-05-26T00:25:22.927927+00:00","status":"full","snapshot":"5065c893189ba4d707f4cf69a46a378cbf2868e6","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NetFPGA/NetFPGA-SUME-public/visit/8/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/5065c893189ba4d707f4cf69a46a378cbf2868e6/"},{"origin":"https://github.com/NetFPGA/NetFPGA-SUME-public","visit":7,"date":"2018-12-29T13:30:12.215331+00:00","status":"full","snapshot":"5065c893189ba4d707f4cf69a46a378cbf2868e6","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NetFPGA/NetFPGA-SUME-public/visit/7/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/5065c893189ba4d707f4cf69a46a378cbf2868e6/"},{"origin":"https://github.com/NetFPGA/NetFPGA-SUME-public","visit":6,"date":"2016-08-05T10:29:56.978182+00:00","status":"full","snapshot":"5065c893189ba4d707f4cf69a46a378cbf2868e6","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NetFPGA/NetFPGA-SUME-public/visit/6/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/5065c893189ba4d707f4cf69a46a378cbf2868e6/"},{"origin":"https://github.com/NetFPGA/NetFPGA-SUME-public","visit":5,"date":"2016-05-26T15:01:08.018824+00:00","status":"full","snapshot":"5065c893189ba4d707f4cf69a46a378cbf2868e6","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NetFPGA/NetFPGA-SUME-public/visit/5/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/5065c893189ba4d707f4cf69a46a378cbf2868e6/"},{"origin":"https://github.com/NetFPGA/NetFPGA-SUME-public","visit":4,"date":"2016-04-01T03:48:58.538041+00:00","status":"full","snapshot":"5065c893189ba4d707f4cf69a46a378cbf2868e6","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NetFPGA/NetFPGA-SUME-public/visit/4/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/5065c893189ba4d707f4cf69a46a378cbf2868e6/"},{"origin":"https://github.com/NetFPGA/NetFPGA-SUME-public","visit":3,"date":"2016-03-18T12:54:24.333747+00:00","status":"full","snapshot":"5065c893189ba4d707f4cf69a46a378cbf2868e6","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NetFPGA/NetFPGA-SUME-public/visit/3/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/5065c893189ba4d707f4cf69a46a378cbf2868e6/"},{"origin":"https://github.com/NetFPGA/NetFPGA-SUME-public","visit":2,"date":"2016-02-29T20:40:21.758130+00:00","status":"full","snapshot":"5065c893189ba4d707f4cf69a46a378cbf2868e6","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NetFPGA/NetFPGA-SUME-public/visit/2/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/5065c893189ba4d707f4cf69a46a378cbf2868e6/"}]
[{"origin":"https://github.com/NetFPGA/NetFPGA-SUME-public","visit":1,"date":"2015-08-22T05:32:35.557128+00:00","status":"full","snapshot":"5aa7ad4102f29cf58756ae5af7ae44d4e2773818","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/NetFPGA/NetFPGA-SUME-public/visit/1/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/5aa7ad4102f29cf58756ae5af7ae44d4e2773818/"}]
