<stg><name>SCIG<5u, 1u, 28u, 20u, 24u, 0u>_Pipeline_VITIS_LOOP_123_1</name>


<trans_list>

<trans id="121" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %oy = alloca i32 1

]]></Node>
<StgValue><ssdm name="oy"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %ox = alloca i32 1

]]></Node>
<StgValue><ssdm name="ox"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %ky = alloca i32 1

]]></Node>
<StgValue><ssdm name="ky"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %inp_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="inp_i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %inp = alloca i32 1

]]></Node>
<StgValue><ssdm name="inp"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %kx = alloca i32 1

]]></Node>
<StgValue><ssdm name="kx"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %inp_j = alloca i32 1

]]></Node>
<StgValue><ssdm name="inp_j"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %mul36_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul36

]]></Node>
<StgValue><ssdm name="mul36_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:11 %inputBuf = alloca i64 1

]]></Node>
<StgValue><ssdm name="inputBuf"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %store_ln118 = store i32 0, i32 %inp_j

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %store_ln117 = store i32 0, i32 %kx

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %store_ln117 = store i32 0, i32 %inp

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %store_ln118 = store i32 0, i32 %inp_i

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %store_ln117 = store i32 0, i32 %ky

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %store_ln117 = store i32 0, i32 %ox

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %store_ln117 = store i32 0, i32 %oy

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %store_ln123 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:20 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:0 %i_13 = load i32 %i

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:1 %inp_i_6 = load i32 %inp_i

]]></Node>
<StgValue><ssdm name="inp_i_6"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:2 %inp_8 = load i32 %inp

]]></Node>
<StgValue><ssdm name="inp_8"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:3 %inp_j_4 = load i32 %inp_j

]]></Node>
<StgValue><ssdm name="inp_j_4"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:4 %icmp_ln123 = icmp_eq  i32 %i_13, i32 %mul36_read

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:5 %i_14 = add i32 %i_13, i32 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:6 %br_ln123 = br i1 %icmp_ln123, void %for.body.split, void %if.end142.loopexit10.exitStub

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:0 %oy_load = load i32 %oy

]]></Node>
<StgValue><ssdm name="oy_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:1 %ox_load = load i32 %ox

]]></Node>
<StgValue><ssdm name="ox_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:2 %ky_load = load i32 %ky

]]></Node>
<StgValue><ssdm name="ky_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:3 %kx_load = load i32 %kx

]]></Node>
<StgValue><ssdm name="kx_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="32">
<![CDATA[
for.body.split:4 %trunc_ln123 = trunc i32 %kx_load

]]></Node>
<StgValue><ssdm name="trunc_ln123"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="32">
<![CDATA[
for.body.split:5 %trunc_ln123_4 = trunc i32 %ox_load

]]></Node>
<StgValue><ssdm name="trunc_ln123_4"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="32">
<![CDATA[
for.body.split:6 %trunc_ln123_5 = trunc i32 %ky_load

]]></Node>
<StgValue><ssdm name="trunc_ln123_5"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="32">
<![CDATA[
for.body.split:7 %trunc_ln123_6 = trunc i32 %oy_load

]]></Node>
<StgValue><ssdm name="trunc_ln123_6"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:8 %specpipeline_ln124 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln124"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:9 %specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38

]]></Node>
<StgValue><ssdm name="specloopname_ln123"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:10 %icmp_ln126 = icmp_ult  i32 %inp_8, i32 784

]]></Node>
<StgValue><ssdm name="icmp_ln126"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:11 %br_ln126 = br i1 %icmp_ln126, void %if.end87, void %if.then39

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then39:0 %icmp_ln129 = icmp_ugt  i32 %inp_i_6, i32 27

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then39:1 %icmp_ln129_2 = icmp_ugt  i32 %inp_j_4, i32 27

]]></Node>
<StgValue><ssdm name="icmp_ln129_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then39:2 %or_ln129 = or i1 %icmp_ln129, i1 %icmp_ln129_2

]]></Node>
<StgValue><ssdm name="or_ln129"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then39:3 %br_ln129 = br i1 %or_ln129, void %for.inc60, void %for.inc75

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc75:4 %inp_9 = add i32 %inp_8, i32 1

]]></Node>
<StgValue><ssdm name="inp_9"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc75:5 %inp_j_5 = add i32 %inp_j_4, i32 1

]]></Node>
<StgValue><ssdm name="inp_j_5"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc75:6 %icmp_ln145 = icmp_eq  i32 %inp_j_5, i32 28

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc75:7 %br_ln145 = br i1 %icmp_ln145, void %for.inc75.if.end87_crit_edge, void %if.then81

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc75.if.end87_crit_edge:0 %store_ln118 = store i32 %inp_j_5, i32 %inp_j

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
for.inc75.if.end87_crit_edge:1 %br_ln145 = br void %if.end87

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then81:0 %inp_i_7 = add i32 %inp_i_6, i32 1

]]></Node>
<StgValue><ssdm name="inp_i_7"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then81:1 %icmp_ln148 = icmp_eq  i32 %inp_i_7, i32 28

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then81:2 %inp_i_8 = select i1 %icmp_ln148, i32 0, i32 %inp_i_7

]]></Node>
<StgValue><ssdm name="inp_i_8"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then81:3 %store_ln118 = store i32 0, i32 %inp_j

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then81:4 %store_ln118 = store i32 %inp_i_8, i32 %inp_i

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
if.then81:5 %br_ln151 = br void %if.end87

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
if.end87:0 %inp_1 = phi i32 %inp_9, void %if.then81, i32 %inp_8, void %for.body.split, i32 %inp_9, void %for.inc75.if.end87_crit_edge

]]></Node>
<StgValue><ssdm name="inp_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end87:1 %icmp_ln153 = icmp_ugt  i32 %inp_1, i32 168

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end87:2 %br_ln153 = br i1 %icmp_ln153, void %for.inc126, void %VITIS_LOOP_158_5

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_158_5:0 %kx_load_2 = load i32 %kx

]]></Node>
<StgValue><ssdm name="kx_load_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_158_5:1 %add_ln156 = add i12 %trunc_ln123_6, i12 %trunc_ln123_5

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="12">
<![CDATA[
VITIS_LOOP_158_5:2 %trunc_ln156 = trunc i12 %add_ln156

]]></Node>
<StgValue><ssdm name="trunc_ln156"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
VITIS_LOOP_158_5:3 %shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %trunc_ln156, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
VITIS_LOOP_158_5:4 %shl_ln156_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %add_ln156, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln156_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_158_5:5 %sub_ln156 = sub i14 %shl_ln, i14 %shl_ln156_1

]]></Node>
<StgValue><ssdm name="sub_ln156"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_158_5:6 %add_ln156_1 = add i14 %trunc_ln123, i14 %sub_ln156

]]></Node>
<StgValue><ssdm name="add_ln156_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_158_5:7 %input_ind = add i14 %add_ln156_1, i14 %trunc_ln123_4

]]></Node>
<StgValue><ssdm name="input_ind"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_158_5:13 %kx_2 = add i32 %kx_load_2, i32 1

]]></Node>
<StgValue><ssdm name="kx_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_158_5:14 %icmp_ln163 = icmp_eq  i32 %kx_2, i32 5

]]></Node>
<StgValue><ssdm name="icmp_ln163"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_158_5:15 %br_ln163 = br i1 %icmp_ln163, void %VITIS_LOOP_158_5.for.inc126_crit_edge, void %if.then111

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_158_5.for.inc126_crit_edge:0 %store_ln117 = store i32 %kx_2, i32 %kx

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_158_5.for.inc126_crit_edge:1 %br_ln163 = br void %for.inc126

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then111:0 %ky_load_2 = load i32 %ky

]]></Node>
<StgValue><ssdm name="ky_load_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then111:1 %ky_2 = add i32 %ky_load_2, i32 1

]]></Node>
<StgValue><ssdm name="ky_2"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then111:2 %icmp_ln166 = icmp_eq  i32 %ky_2, i32 5

]]></Node>
<StgValue><ssdm name="icmp_ln166"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then111:3 %br_ln166 = br i1 %icmp_ln166, void %if.then111.for.inc126_crit_edge, void %if.then114

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then111.for.inc126_crit_edge:0 %store_ln117 = store i32 0, i32 %kx

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then111.for.inc126_crit_edge:1 %store_ln117 = store i32 %ky_2, i32 %ky

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
if.then111.for.inc126_crit_edge:2 %br_ln166 = br void %for.inc126

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then114:0 %ox_load11 = load i32 %ox

]]></Node>
<StgValue><ssdm name="ox_load11"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then114:1 %ox_2 = add i32 %ox_load11, i32 1

]]></Node>
<StgValue><ssdm name="ox_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then114:2 %icmp_ln169 = icmp_eq  i32 %ox_2, i32 24

]]></Node>
<StgValue><ssdm name="icmp_ln169"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then114:3 %store_ln117 = store i32 0, i32 %ky

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then114:4 %br_ln169 = br i1 %icmp_ln169, void %if.then114.for.inc126_crit_edge, void %if.then117

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
<literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then114.for.inc126_crit_edge:0 %store_ln117 = store i32 0, i32 %kx

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
<literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then114.for.inc126_crit_edge:1 %store_ln117 = store i32 %ox_2, i32 %ox

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
<literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
if.then114.for.inc126_crit_edge:2 %br_ln169 = br void %for.inc126

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
<literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then117:0 %oy_load_2 = load i32 %oy

]]></Node>
<StgValue><ssdm name="oy_load_2"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
<literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then117:1 %oy_3 = add i32 %oy_load_2, i32 1

]]></Node>
<StgValue><ssdm name="oy_3"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
<literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then117:2 %icmp_ln172 = icmp_eq  i32 %oy_3, i32 24

]]></Node>
<StgValue><ssdm name="icmp_ln172"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
<literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then117:3 %inp_10 = select i1 %icmp_ln172, i32 0, i32 %inp_1

]]></Node>
<StgValue><ssdm name="inp_10"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
<literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then117:4 %oy_4 = select i1 %icmp_ln172, i32 0, i32 %oy_3

]]></Node>
<StgValue><ssdm name="oy_4"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
<literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then117:5 %store_ln117 = store i32 0, i32 %kx

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
<literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then117:6 %store_ln117 = store i32 0, i32 %ox

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
<literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then117:7 %store_ln117 = store i32 %oy_4, i32 %oy

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln153" val="1"/>
<literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="1"/>
<literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
if.then117:8 %br_ln176 = br void %for.inc126

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
for.inc126:0 %inp_6 = phi i32 %inp_10, void %if.then117, i32 %inp_1, void %if.end87, i32 %inp_1, void %VITIS_LOOP_158_5.for.inc126_crit_edge, i32 %inp_1, void %if.then111.for.inc126_crit_edge, i32 %inp_1, void %if.then114.for.inc126_crit_edge

]]></Node>
<StgValue><ssdm name="inp_6"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc126:1 %store_ln117 = store i32 %inp_6, i32 %inp

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc126:2 %store_ln123 = store i32 %i_14, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
for.inc126:3 %br_ln123 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="107" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc60:0 %inElem_tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_0

]]></Node>
<StgValue><ssdm name="inElem_tmp"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="32">
<![CDATA[
for.inc60:1 %trunc_ln137 = trunc i32 %inElem_tmp

]]></Node>
<StgValue><ssdm name="trunc_ln137"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
<literal name="or_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
for.inc60:2 %br_ln0 = br void %for.inc75

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc75:0 %storemerge = phi i8 %trunc_ln137, void %for.inc60, i8 0, void %if.then39

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="32">
<![CDATA[
for.inc75:1 %zext_ln141 = zext i32 %inp_8

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc75:2 %inputBuf_addr = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln141

]]></Node>
<StgValue><ssdm name="inputBuf_addr"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
for.inc75:3 %store_ln141 = store i8 %storemerge, i14 %inputBuf_addr

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_158_5:8 %zext_ln159 = zext i14 %input_ind

]]></Node>
<StgValue><ssdm name="zext_ln159"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_158_5:9 %inputBuf_addr_40 = getelementptr i8 %inputBuf, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="inputBuf_addr_40"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="14" op_1_bw="0">
<![CDATA[
VITIS_LOOP_158_5:10 %inputBuf_load = load i14 %inputBuf_addr_40

]]></Node>
<StgValue><ssdm name="inputBuf_load"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0">
<![CDATA[
if.end142.loopexit10.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="117" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="14" op_1_bw="0">
<![CDATA[
VITIS_LOOP_158_5:10 %inputBuf_load = load i14 %inputBuf_addr_40

]]></Node>
<StgValue><ssdm name="inputBuf_load"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_158_5:11 %sext_ln159 = sext i8 %inputBuf_load

]]></Node>
<StgValue><ssdm name="sext_ln159"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_158_5:12 %write_ln160 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_1, i32 %sext_ln159

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
