Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 931254ba9c1c4aaaa223b0c9fc44fdfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_sqrt_behav xil_defaultlib.TB_sqrt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 15 into 'int' is out of bounds [G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 11/project_1/project_1.srcs/sources_1/imports/sqrt/sqrt.srcs/sources_1/new/sqrt.v:18]
WARNING: [VRFC 10-3283] element index 15 into 'int' is out of bounds [G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 11/project_1/project_1.srcs/sources_1/imports/sqrt/sqrt.srcs/sources_1/new/sqrt.v:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 11/project_1/project_1.srcs/sources_1/imports/sqrt/sqrt.srcs/sources_1/new/sqrt.v" Line 9. Module sqrt_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sqrt_default
Compiling module xil_defaultlib.TB_sqrt
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_sqrt_behav
