Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Mar 25 13:16:02 2025
| Host         : SimiBook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tbs_core_ethernet_board_timing_summary_routed.rpt -pb tbs_core_ethernet_board_timing_summary_routed.pb -rpx tbs_core_ethernet_board_timing_summary_routed.rpx -warn_on_violation
| Design       : tbs_core_ethernet_board
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.456        0.000                      0                 3499        0.043        0.000                      0                 3499        3.000        0.000                       0                  1310  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clock_i               {0.000 5.000}      10.000          100.000         
  clk_out1_pll_50MHz  {0.000 10.000}     20.000          50.000          
  clkfbout_pll_50MHz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_i                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_pll_50MHz        9.456        0.000                      0                 2316        0.043        0.000                      0                 2316        9.020        0.000                       0                  1306  
  clkfbout_pll_50MHz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_pll_50MHz  clk_out1_pll_50MHz       11.015        0.000                      0                 1183        0.693        0.000                      0                 1183  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_pll_50MHz                      
(none)              clkfbout_pll_50MHz                      
(none)                                  clk_out1_pll_50MHz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_i
  To Clock:  clock_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to50/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PLL100to50/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to50/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to50/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to50/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to50/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_50MHz
  To Clock:  clk_out1_pll_50MHz

Setup :            0  Failing Endpoints,  Worst Slack        9.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.456ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        10.527ns  (logic 3.322ns (31.556%)  route 7.205ns (68.444%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 18.619 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.544    -0.712    tbs_core_0/debouncer_2/clk_out1
    SLICE_X8Y22          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          0.941     0.747    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[4]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.119     0.866 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[4]_i_2/O
                         net (fo=42, routed)          1.211     2.077    tbs_core_0/sync_chain_1/adaptive_mode_86
    SLICE_X11Y22         LUT6 (Prop_lut6_I4_O)        0.332     2.409 f  tbs_core_0/sync_chain_1/timestamps[0][21]_i_2/O
                         net (fo=2, routed)           0.469     2.878    tbs_core_0/adaptive_ctrl_0/hold_spike_reg
    SLICE_X11Y22         LUT3 (Prop_lut3_I1_O)        0.124     3.002 r  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          0.829     3.831    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124     3.955 r  tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6/O
                         net (fo=8, routed)           0.871     4.826    tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6_n_0
    SLICE_X9Y19          LUT5 (Prop_lut5_I1_O)        0.124     4.950 f  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17/O
                         net (fo=2, routed)           0.673     5.622    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I3_O)        0.146     5.768 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_12/O
                         net (fo=4, routed)           0.706     6.475    tbs_core_0/adaptive_ctrl_0/delta_steps_reg[2]_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I5_O)        0.328     6.803 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[0]_i_12/O
                         net (fo=1, routed)           0.332     7.135    tbs_core_0/dac_control_0/DI[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.642    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.913 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3/CO[0]
                         net (fo=9, routed)           0.767     8.680    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3_n_3
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.402     9.082 r  tbs_core_0/dac_control_0/dac_counter_value[7]_i_3/O
                         net (fo=1, routed)           0.407     9.489    tbs_core_0/dac_control_0/dac_counter_value[7]_i_3_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I3_O)        0.327     9.816 r  tbs_core_0/dac_control_0/dac_counter_value[7]_i_1/O
                         net (fo=1, routed)           0.000     9.816    tbs_core_0/dac_control_0/next_dac_counter_value[7]
    SLICE_X3Y21          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.499    18.619    tbs_core_0/dac_control_0/clk_out1
    SLICE_X3Y21          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]/C
                         clock pessimism              0.704    19.323    
                         clock uncertainty           -0.084    19.240    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.032    19.272    tbs_core_0/dac_control_0/dac_counter_value_reg[7]
  -------------------------------------------------------------------
                         required time                         19.272    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  9.456    

Slack (MET) :             9.590ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        10.393ns  (logic 3.322ns (31.963%)  route 7.071ns (68.037%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.620 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.544    -0.712    tbs_core_0/debouncer_2/clk_out1
    SLICE_X8Y22          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          0.941     0.747    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[4]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.119     0.866 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[4]_i_2/O
                         net (fo=42, routed)          1.211     2.077    tbs_core_0/sync_chain_1/adaptive_mode_86
    SLICE_X11Y22         LUT6 (Prop_lut6_I4_O)        0.332     2.409 f  tbs_core_0/sync_chain_1/timestamps[0][21]_i_2/O
                         net (fo=2, routed)           0.469     2.878    tbs_core_0/adaptive_ctrl_0/hold_spike_reg
    SLICE_X11Y22         LUT3 (Prop_lut3_I1_O)        0.124     3.002 r  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          0.829     3.831    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124     3.955 r  tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6/O
                         net (fo=8, routed)           0.871     4.826    tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6_n_0
    SLICE_X9Y19          LUT5 (Prop_lut5_I1_O)        0.124     4.950 f  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17/O
                         net (fo=2, routed)           0.673     5.622    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I3_O)        0.146     5.768 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_12/O
                         net (fo=4, routed)           0.706     6.475    tbs_core_0/adaptive_ctrl_0/delta_steps_reg[2]_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I5_O)        0.328     6.803 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[0]_i_12/O
                         net (fo=1, routed)           0.332     7.135    tbs_core_0/dac_control_0/DI[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.642    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.913 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3/CO[0]
                         net (fo=9, routed)           0.699     8.611    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3_n_3
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.402     9.013 r  tbs_core_0/dac_control_0/dac_counter_value[8]_i_5/O
                         net (fo=1, routed)           0.341     9.355    tbs_core_0/dac_control_0/dac_counter_value[8]_i_5_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I3_O)        0.327     9.682 r  tbs_core_0/dac_control_0/dac_counter_value[8]_i_2/O
                         net (fo=1, routed)           0.000     9.682    tbs_core_0/dac_control_0/next_dac_counter_value[8]
    SLICE_X1Y19          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.500    18.620    tbs_core_0/dac_control_0/clk_out1
    SLICE_X1Y19          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[8]/C
                         clock pessimism              0.704    19.324    
                         clock uncertainty           -0.084    19.241    
    SLICE_X1Y19          FDCE (Setup_fdce_C_D)        0.031    19.272    tbs_core_0/dac_control_0/dac_counter_value_reg[8]
  -------------------------------------------------------------------
                         required time                         19.272    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                  9.590    

Slack (MET) :             9.621ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        10.360ns  (logic 3.293ns (31.784%)  route 7.067ns (68.216%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.620 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.544    -0.712    tbs_core_0/debouncer_2/clk_out1
    SLICE_X8Y22          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          0.941     0.747    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[4]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.119     0.866 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[4]_i_2/O
                         net (fo=42, routed)          1.211     2.077    tbs_core_0/sync_chain_1/adaptive_mode_86
    SLICE_X11Y22         LUT6 (Prop_lut6_I4_O)        0.332     2.409 f  tbs_core_0/sync_chain_1/timestamps[0][21]_i_2/O
                         net (fo=2, routed)           0.469     2.878    tbs_core_0/adaptive_ctrl_0/hold_spike_reg
    SLICE_X11Y22         LUT3 (Prop_lut3_I1_O)        0.124     3.002 r  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          0.829     3.831    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124     3.955 r  tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6/O
                         net (fo=8, routed)           0.871     4.826    tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6_n_0
    SLICE_X9Y19          LUT5 (Prop_lut5_I1_O)        0.124     4.950 f  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17/O
                         net (fo=2, routed)           0.673     5.622    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I3_O)        0.146     5.768 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_12/O
                         net (fo=4, routed)           0.706     6.475    tbs_core_0/adaptive_ctrl_0/delta_steps_reg[2]_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I5_O)        0.328     6.803 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[0]_i_12/O
                         net (fo=1, routed)           0.332     7.135    tbs_core_0/dac_control_0/DI[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.642    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.913 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3/CO[0]
                         net (fo=9, routed)           0.603     8.516    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3_n_3
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.368     8.884 r  tbs_core_0/dac_control_0/dac_counter_value[4]_i_2/O
                         net (fo=1, routed)           0.433     9.317    tbs_core_0/dac_control_0/dac_counter_value[4]_i_2_n_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I3_O)        0.332     9.649 r  tbs_core_0/dac_control_0/dac_counter_value[4]_i_1/O
                         net (fo=1, routed)           0.000     9.649    tbs_core_0/dac_control_0/next_dac_counter_value[4]
    SLICE_X1Y20          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.500    18.620    tbs_core_0/dac_control_0/clk_out1
    SLICE_X1Y20          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[4]/C
                         clock pessimism              0.704    19.324    
                         clock uncertainty           -0.084    19.241    
    SLICE_X1Y20          FDCE (Setup_fdce_C_D)        0.029    19.270    tbs_core_0/dac_control_0/dac_counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                         19.270    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  9.621    

Slack (MET) :             9.766ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        10.215ns  (logic 3.090ns (30.250%)  route 7.125ns (69.750%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.620 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.544    -0.712    tbs_core_0/debouncer_2/clk_out1
    SLICE_X8Y22          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          0.941     0.747    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[4]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.119     0.866 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[4]_i_2/O
                         net (fo=42, routed)          1.211     2.077    tbs_core_0/sync_chain_1/adaptive_mode_86
    SLICE_X11Y22         LUT6 (Prop_lut6_I4_O)        0.332     2.409 f  tbs_core_0/sync_chain_1/timestamps[0][21]_i_2/O
                         net (fo=2, routed)           0.469     2.878    tbs_core_0/adaptive_ctrl_0/hold_spike_reg
    SLICE_X11Y22         LUT3 (Prop_lut3_I1_O)        0.124     3.002 r  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          0.829     3.831    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124     3.955 r  tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6/O
                         net (fo=8, routed)           0.871     4.826    tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6_n_0
    SLICE_X9Y19          LUT5 (Prop_lut5_I1_O)        0.124     4.950 f  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17/O
                         net (fo=2, routed)           0.673     5.622    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I3_O)        0.146     5.768 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_12/O
                         net (fo=4, routed)           0.706     6.475    tbs_core_0/adaptive_ctrl_0/delta_steps_reg[2]_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I5_O)        0.328     6.803 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[0]_i_12/O
                         net (fo=1, routed)           0.332     7.135    tbs_core_0/dac_control_0/DI[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.642    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.913 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3/CO[0]
                         net (fo=9, routed)           0.588     8.501    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3_n_3
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.373     8.874 r  tbs_core_0/dac_control_0/dac_counter_value[1]_i_2/O
                         net (fo=1, routed)           0.505     9.379    tbs_core_0/dac_control_0/dac_counter_value[1]_i_2_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.124     9.503 r  tbs_core_0/dac_control_0/dac_counter_value[1]_i_1/O
                         net (fo=1, routed)           0.000     9.503    tbs_core_0/dac_control_0/next_dac_counter_value[1]
    SLICE_X0Y19          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.500    18.620    tbs_core_0/dac_control_0/clk_out1
    SLICE_X0Y19          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[1]/C
                         clock pessimism              0.704    19.324    
                         clock uncertainty           -0.084    19.241    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.029    19.270    tbs_core_0/dac_control_0/dac_counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                         19.270    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  9.766    

Slack (MET) :             9.796ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        10.187ns  (logic 3.090ns (30.331%)  route 7.097ns (69.669%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.620 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.544    -0.712    tbs_core_0/debouncer_2/clk_out1
    SLICE_X8Y22          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          0.941     0.747    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[4]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.119     0.866 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[4]_i_2/O
                         net (fo=42, routed)          1.211     2.077    tbs_core_0/sync_chain_1/adaptive_mode_86
    SLICE_X11Y22         LUT6 (Prop_lut6_I4_O)        0.332     2.409 f  tbs_core_0/sync_chain_1/timestamps[0][21]_i_2/O
                         net (fo=2, routed)           0.469     2.878    tbs_core_0/adaptive_ctrl_0/hold_spike_reg
    SLICE_X11Y22         LUT3 (Prop_lut3_I1_O)        0.124     3.002 r  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          0.829     3.831    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124     3.955 r  tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6/O
                         net (fo=8, routed)           0.871     4.826    tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6_n_0
    SLICE_X9Y19          LUT5 (Prop_lut5_I1_O)        0.124     4.950 f  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17/O
                         net (fo=2, routed)           0.673     5.622    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I3_O)        0.146     5.768 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_12/O
                         net (fo=4, routed)           0.706     6.475    tbs_core_0/adaptive_ctrl_0/delta_steps_reg[2]_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I5_O)        0.328     6.803 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[0]_i_12/O
                         net (fo=1, routed)           0.332     7.135    tbs_core_0/dac_control_0/DI[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.642    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.913 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3/CO[0]
                         net (fo=9, routed)           0.767     8.680    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3_n_3
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.373     9.053 r  tbs_core_0/dac_control_0/dac_counter_value[6]_i_2/O
                         net (fo=1, routed)           0.299     9.352    tbs_core_0/dac_control_0/dac_counter_value[6]_i_2_n_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I3_O)        0.124     9.476 r  tbs_core_0/dac_control_0/dac_counter_value[6]_i_1/O
                         net (fo=1, routed)           0.000     9.476    tbs_core_0/dac_control_0/next_dac_counter_value[6]
    SLICE_X1Y20          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.500    18.620    tbs_core_0/dac_control_0/clk_out1
    SLICE_X1Y20          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[6]/C
                         clock pessimism              0.704    19.324    
                         clock uncertainty           -0.084    19.241    
    SLICE_X1Y20          FDCE (Setup_fdce_C_D)        0.031    19.272    tbs_core_0/dac_control_0/dac_counter_value_reg[6]
  -------------------------------------------------------------------
                         required time                         19.272    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  9.796    

Slack (MET) :             9.823ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        10.158ns  (logic 3.090ns (30.421%)  route 7.068ns (69.579%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 18.619 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.544    -0.712    tbs_core_0/debouncer_2/clk_out1
    SLICE_X8Y22          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          0.941     0.747    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[4]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.119     0.866 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[4]_i_2/O
                         net (fo=42, routed)          1.211     2.077    tbs_core_0/sync_chain_1/adaptive_mode_86
    SLICE_X11Y22         LUT6 (Prop_lut6_I4_O)        0.332     2.409 f  tbs_core_0/sync_chain_1/timestamps[0][21]_i_2/O
                         net (fo=2, routed)           0.469     2.878    tbs_core_0/adaptive_ctrl_0/hold_spike_reg
    SLICE_X11Y22         LUT3 (Prop_lut3_I1_O)        0.124     3.002 r  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          0.829     3.831    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124     3.955 r  tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6/O
                         net (fo=8, routed)           0.871     4.826    tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6_n_0
    SLICE_X9Y19          LUT5 (Prop_lut5_I1_O)        0.124     4.950 f  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17/O
                         net (fo=2, routed)           0.673     5.622    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I3_O)        0.146     5.768 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_12/O
                         net (fo=4, routed)           0.706     6.475    tbs_core_0/adaptive_ctrl_0/delta_steps_reg[2]_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I5_O)        0.328     6.803 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[0]_i_12/O
                         net (fo=1, routed)           0.332     7.135    tbs_core_0/dac_control_0/DI[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.642    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.913 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3/CO[0]
                         net (fo=9, routed)           0.603     8.516    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3_n_3
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.373     8.889 r  tbs_core_0/dac_control_0/dac_counter_value[3]_i_3/O
                         net (fo=1, routed)           0.433     9.322    tbs_core_0/dac_control_0/dac_counter_value[3]_i_3_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I3_O)        0.124     9.446 r  tbs_core_0/dac_control_0/dac_counter_value[3]_i_1/O
                         net (fo=1, routed)           0.000     9.446    tbs_core_0/dac_control_0/next_dac_counter_value[3]
    SLICE_X3Y21          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.499    18.619    tbs_core_0/dac_control_0/clk_out1
    SLICE_X3Y21          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]/C
                         clock pessimism              0.704    19.323    
                         clock uncertainty           -0.084    19.240    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)        0.029    19.269    tbs_core_0/dac_control_0/dac_counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                         19.269    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  9.823    

Slack (MET) :             9.923ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        10.060ns  (logic 3.286ns (32.664%)  route 6.774ns (67.336%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.620 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.544    -0.712    tbs_core_0/debouncer_2/clk_out1
    SLICE_X8Y22          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          0.941     0.747    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[4]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.119     0.866 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[4]_i_2/O
                         net (fo=42, routed)          1.211     2.077    tbs_core_0/sync_chain_1/adaptive_mode_86
    SLICE_X11Y22         LUT6 (Prop_lut6_I4_O)        0.332     2.409 f  tbs_core_0/sync_chain_1/timestamps[0][21]_i_2/O
                         net (fo=2, routed)           0.469     2.878    tbs_core_0/adaptive_ctrl_0/hold_spike_reg
    SLICE_X11Y22         LUT3 (Prop_lut3_I1_O)        0.124     3.002 r  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          0.829     3.831    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124     3.955 r  tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6/O
                         net (fo=8, routed)           0.871     4.826    tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6_n_0
    SLICE_X9Y19          LUT5 (Prop_lut5_I1_O)        0.124     4.950 f  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17/O
                         net (fo=2, routed)           0.673     5.622    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I3_O)        0.146     5.768 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_12/O
                         net (fo=4, routed)           0.706     6.475    tbs_core_0/adaptive_ctrl_0/delta_steps_reg[2]_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I5_O)        0.328     6.803 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[0]_i_12/O
                         net (fo=1, routed)           0.332     7.135    tbs_core_0/dac_control_0/DI[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.642    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.913 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3/CO[0]
                         net (fo=9, routed)           0.588     8.501    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3_n_3
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.367     8.868 r  tbs_core_0/dac_control_0/dac_counter_value[2]_i_2/O
                         net (fo=1, routed)           0.154     9.022    tbs_core_0/dac_control_0/dac_counter_value[2]_i_2_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I3_O)        0.326     9.348 r  tbs_core_0/dac_control_0/dac_counter_value[2]_i_1/O
                         net (fo=1, routed)           0.000     9.348    tbs_core_0/dac_control_0/next_dac_counter_value[2]
    SLICE_X1Y19          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.500    18.620    tbs_core_0/dac_control_0/clk_out1
    SLICE_X1Y19          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[2]/C
                         clock pessimism              0.704    19.324    
                         clock uncertainty           -0.084    19.241    
    SLICE_X1Y19          FDCE (Setup_fdce_C_D)        0.031    19.272    tbs_core_0/dac_control_0/dac_counter_value_reg[2]
  -------------------------------------------------------------------
                         required time                         19.272    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  9.923    

Slack (MET) :             10.005ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        9.979ns  (logic 3.090ns (30.966%)  route 6.889ns (69.034%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.620 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.544    -0.712    tbs_core_0/debouncer_2/clk_out1
    SLICE_X8Y22          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          0.941     0.747    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[4]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.119     0.866 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[4]_i_2/O
                         net (fo=42, routed)          1.211     2.077    tbs_core_0/sync_chain_1/adaptive_mode_86
    SLICE_X11Y22         LUT6 (Prop_lut6_I4_O)        0.332     2.409 f  tbs_core_0/sync_chain_1/timestamps[0][21]_i_2/O
                         net (fo=2, routed)           0.469     2.878    tbs_core_0/adaptive_ctrl_0/hold_spike_reg
    SLICE_X11Y22         LUT3 (Prop_lut3_I1_O)        0.124     3.002 r  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          0.829     3.831    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124     3.955 r  tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6/O
                         net (fo=8, routed)           0.871     4.826    tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6_n_0
    SLICE_X9Y19          LUT5 (Prop_lut5_I1_O)        0.124     4.950 f  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17/O
                         net (fo=2, routed)           0.673     5.622    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I3_O)        0.146     5.768 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_12/O
                         net (fo=4, routed)           0.706     6.475    tbs_core_0/adaptive_ctrl_0/delta_steps_reg[2]_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I5_O)        0.328     6.803 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[0]_i_12/O
                         net (fo=1, routed)           0.332     7.135    tbs_core_0/dac_control_0/DI[0]
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.642 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.642    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_8_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.913 r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3/CO[0]
                         net (fo=9, routed)           0.699     8.611    tbs_core_0/dac_control_0/dac_counter_value_reg[0]_i_3_n_3
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.373     8.984 r  tbs_core_0/dac_control_0/dac_counter_value[5]_i_2/O
                         net (fo=1, routed)           0.159     9.143    tbs_core_0/dac_control_0/dac_counter_value[5]_i_2_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.124     9.267 r  tbs_core_0/dac_control_0/dac_counter_value[5]_i_1/O
                         net (fo=1, routed)           0.000     9.267    tbs_core_0/dac_control_0/next_dac_counter_value[5]
    SLICE_X0Y19          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.500    18.620    tbs_core_0/dac_control_0/clk_out1
    SLICE_X0Y19          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[5]/C
                         clock pessimism              0.704    19.324    
                         clock uncertainty           -0.084    19.241    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.031    19.272    tbs_core_0/dac_control_0/dac_counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                         19.272    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                 10.005    

Slack (MET) :             10.040ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        9.707ns  (logic 2.848ns (29.338%)  route 6.859ns (70.662%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.620 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.544    -0.712    tbs_core_0/debouncer_2/clk_out1
    SLICE_X8Y22          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          0.941     0.747    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[4]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.119     0.866 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[4]_i_2/O
                         net (fo=42, routed)          1.211     2.077    tbs_core_0/sync_chain_1/adaptive_mode_86
    SLICE_X11Y22         LUT6 (Prop_lut6_I4_O)        0.332     2.409 f  tbs_core_0/sync_chain_1/timestamps[0][21]_i_2/O
                         net (fo=2, routed)           0.469     2.878    tbs_core_0/adaptive_ctrl_0/hold_spike_reg
    SLICE_X11Y22         LUT3 (Prop_lut3_I1_O)        0.124     3.002 r  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          0.829     3.831    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124     3.955 r  tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6/O
                         net (fo=8, routed)           0.871     4.826    tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6_n_0
    SLICE_X9Y19          LUT5 (Prop_lut5_I1_O)        0.124     4.950 f  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17/O
                         net (fo=2, routed)           0.673     5.622    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I3_O)        0.146     5.768 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_12/O
                         net (fo=4, routed)           0.977     6.746    tbs_core_0/debouncer_2/dac_counter_value_reg[0]_i_2
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.328     7.074 r  tbs_core_0/debouncer_2/dac_counter_value[3]_i_5/O
                         net (fo=1, routed)           0.000     7.074    tbs_core_0/dac_control_0/dac_counter_value_reg[3]_0[2]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.472 r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.472    tbs_core_0/dac_control_0/dac_counter_value_reg[3]_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.586    tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_2_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.808 f  tbs_core_0/dac_control_0/dac_counter_value_reg[8]_i_3/O[0]
                         net (fo=2, routed)           0.296     8.103    tbs_core_0/adaptive_ctrl_0/dac_counter_value_reg[0][0]
    SLICE_X1Y20          LUT6 (Prop_lut6_I3_O)        0.299     8.402 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[8]_i_1__0/O
                         net (fo=9, routed)           0.593     8.996    tbs_core_0/dac_control_0/E[0]
    SLICE_X1Y20          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.500    18.620    tbs_core_0/dac_control_0/clk_out1
    SLICE_X1Y20          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[4]/C
                         clock pessimism              0.704    19.324    
                         clock uncertainty           -0.084    19.241    
    SLICE_X1Y20          FDCE (Setup_fdce_C_CE)      -0.205    19.036    tbs_core_0/dac_control_0/dac_counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                         19.036    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                 10.040    

Slack (MET) :             10.040ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        9.707ns  (logic 2.848ns (29.338%)  route 6.859ns (70.662%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.620 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.544    -0.712    tbs_core_0/debouncer_2/clk_out1
    SLICE_X8Y22          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          0.941     0.747    tbs_core_0/debouncer_2/sync_chain_0/dac_init_value_reg[4]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.119     0.866 r  tbs_core_0/debouncer_2/sync_chain_0/dac_init_value[4]_i_2/O
                         net (fo=42, routed)          1.211     2.077    tbs_core_0/sync_chain_1/adaptive_mode_86
    SLICE_X11Y22         LUT6 (Prop_lut6_I4_O)        0.332     2.409 f  tbs_core_0/sync_chain_1/timestamps[0][21]_i_2/O
                         net (fo=2, routed)           0.469     2.878    tbs_core_0/adaptive_ctrl_0/hold_spike_reg
    SLICE_X11Y22         LUT3 (Prop_lut3_I1_O)        0.124     3.002 r  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          0.829     3.831    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124     3.955 r  tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6/O
                         net (fo=8, routed)           0.871     4.826    tbs_core_0/adaptive_ctrl_0/delta_steps[7]_i_6_n_0
    SLICE_X9Y19          LUT5 (Prop_lut5_I1_O)        0.124     4.950 f  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17/O
                         net (fo=2, routed)           0.673     5.622    tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_17_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I3_O)        0.146     5.768 r  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[3]_i_12/O
                         net (fo=4, routed)           0.977     6.746    tbs_core_0/debouncer_2/dac_counter_value_reg[0]_i_2
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.328     7.074 r  tbs_core_0/debouncer_2/dac_counter_value[3]_i_5/O
                         net (fo=1, routed)           0.000     7.074    tbs_core_0/dac_control_0/dac_counter_value_reg[3]_0[2]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.472 r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.472    tbs_core_0/dac_control_0/dac_counter_value_reg[3]_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.586    tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_2_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.808 f  tbs_core_0/dac_control_0/dac_counter_value_reg[8]_i_3/O[0]
                         net (fo=2, routed)           0.296     8.103    tbs_core_0/adaptive_ctrl_0/dac_counter_value_reg[0][0]
    SLICE_X1Y20          LUT6 (Prop_lut6_I3_O)        0.299     8.402 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[8]_i_1__0/O
                         net (fo=9, routed)           0.593     8.996    tbs_core_0/dac_control_0/E[0]
    SLICE_X1Y20          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.500    18.620    tbs_core_0/dac_control_0/clk_out1
    SLICE_X1Y20          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[6]/C
                         clock pessimism              0.704    19.324    
                         clock uncertainty           -0.084    19.241    
    SLICE_X1Y20          FDCE (Setup_fdce_C_CE)      -0.205    19.036    tbs_core_0/dac_control_0/dac_counter_value_reg[6]
  -------------------------------------------------------------------
                         required time                         19.036    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                 10.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[41][4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[36][4]_srl5_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.556    -0.490    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/clk_out1
    SLICE_X23Y17         FDPE                                         r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[41][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDPE (Prop_fdpe_C_Q)         0.141    -0.349 r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[41][4]/Q
                         net (fo=1, routed)           0.118    -0.231    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[41]_63[4]
    SLICE_X18Y17         SRL16E                                       r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[36][4]_srl5_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.823    -0.667    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/clk_out1
    SLICE_X18Y17         SRL16E                                       r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[36][4]_srl5_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_3/CLK
                         clock pessimism              0.210    -0.457    
    SLICE_X18Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.274    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[36][4]_srl5_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_3
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 tbs_core_0/ethernet_0/ethernet_tx_entity/eth_ram_tx/addr_b_creator/address_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/ethernet_0/ethernet_tx_entity/eth_ram_tx/tx_ram/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.955%)  route 0.195ns (58.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.612ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.565    -0.481    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_ram_tx/addr_b_creator/clk_out1
    SLICE_X25Y1          FDCE                                         r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_ram_tx/addr_b_creator/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.340 r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_ram_tx/addr_b_creator/address_reg[3]/Q
                         net (fo=9, routed)           0.195    -0.145    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_ram_tx/tx_ram/mem_reg_0[3]
    RAMB18_X1Y0          RAMB18E1                                     r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_ram_tx/tx_ram/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.877    -0.612    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_ram_tx/tx_ram/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_ram_tx/tx_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.190    -0.423    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.240    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_ram_tx/tx_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/sync_reg.a_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.815%)  route 0.165ns (50.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.614ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.564    -0.482    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X10Y2          FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[1]/Q
                         net (fo=1, routed)           0.165    -0.153    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_3[1]
    RAMB18_X0Y0          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.875    -0.614    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/CLKBWRCLK
                         clock pessimism              0.210    -0.405    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155    -0.250    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/sync_reg.a_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.815%)  route 0.165ns (50.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.614ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.564    -0.482    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X10Y2          FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[2]/Q
                         net (fo=1, routed)           0.165    -0.153    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_3[2]
    RAMB18_X0Y0          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.875    -0.614    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/CLKBWRCLK
                         clock pessimism              0.210    -0.405    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155    -0.250    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/sync_reg.a_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.815%)  route 0.165ns (50.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.614ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.564    -0.482    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X10Y2          FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[3]/Q
                         net (fo=1, routed)           0.165    -0.153    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_3[3]
    RAMB18_X0Y0          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.875    -0.614    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/CLKBWRCLK
                         clock pessimism              0.210    -0.405    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.155    -0.250    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/sync_reg.a_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.319%)  route 0.162ns (49.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.614ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.563    -0.483    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X8Y3           FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.319 r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[7]/Q
                         net (fo=1, routed)           0.162    -0.157    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_3[7]
    RAMB18_X0Y0          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.875    -0.614    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/CLKBWRCLK
                         clock pessimism              0.191    -0.424    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155    -0.269    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[37][2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[30][2]_srl7_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.558    -0.488    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/clk_out1
    SLICE_X21Y13         FDPE                                         r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[37][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDPE (Prop_fdpe_C_Q)         0.141    -0.347 r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[37][2]/Q
                         net (fo=1, routed)           0.101    -0.246    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[37]_66[2]
    SLICE_X22Y13         SRL16E                                       r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[30][2]_srl7_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.827    -0.663    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/clk_out1
    SLICE_X22Y13         SRL16E                                       r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[30][2]_srl7_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_5/CLK
                         clock pessimism              0.190    -0.473    
    SLICE_X22Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.358    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[30][2]_srl7_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_5
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[25][3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[23][3]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.558    -0.488    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/clk_out1
    SLICE_X20Y15         FDPE                                         r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[25][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.347 r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[25][3]/Q
                         net (fo=1, routed)           0.120    -0.227    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[25]_75[3]
    SLICE_X18Y15         SRL16E                                       r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[23][3]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.825    -0.665    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/clk_out1
    SLICE_X18Y15         SRL16E                                       r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[23][3]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0/CLK
                         clock pessimism              0.210    -0.455    
    SLICE_X18Y15         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.340    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[23][3]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/sync_reg.a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.705%)  route 0.166ns (50.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.614ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.563    -0.483    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X8Y3           FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.319 r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[5]/Q
                         net (fo=1, routed)           0.166    -0.153    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_3[5]
    RAMB18_X0Y0          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.875    -0.614    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/CLKBWRCLK
                         clock pessimism              0.191    -0.424    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.155    -0.269    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[2][0]_srl6__tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_p_15/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.559    -0.487    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/clk_out1
    SLICE_X23Y12         FDCE                                         r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.346 r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[8][0]/Q
                         net (fo=1, routed)           0.110    -0.236    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[8]_14[0]
    SLICE_X22Y11         SRL16E                                       r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[2][0]_srl6__tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_p_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.830    -0.660    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/clk_out1
    SLICE_X22Y11         SRL16E                                       r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[2][0]_srl6__tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_p_15/CLK
                         clock pessimism              0.190    -0.470    
    SLICE_X22Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.353    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[2][0]_srl6__tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_p_15
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_50MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLL100to50/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y0      tbs_core_0/ethernet_0/ethernet_tx_entity/eth_ram_tx/tx_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y0      tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y0      tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y0      tbs_core_0/ethernet_0/ethernet_tx_entity/eth_ram_tx/tx_ram/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    PLL100to50/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X4Y15      tbs_core_0/adaptive_mode_d_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X5Y14      tbs_core_0/adaptive_mode_uart_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X11Y11     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X9Y13      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X22Y13     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[10][0]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X22Y13     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[10][0]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X22Y13     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[10][6]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X22Y13     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[10][6]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X18Y17     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[13][3]_srl5_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X18Y17     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[13][3]_srl5_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X18Y14     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[16][0]_srl6_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X18Y14     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[16][0]_srl6_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X22Y17     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[16][7]_srl3_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X22Y17     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[16][7]_srl3_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X22Y13     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[10][0]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X22Y13     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[10][0]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X22Y13     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[10][6]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X22Y13     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[10][6]_srl2_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X18Y17     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[13][3]_srl5_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X18Y17     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[13][3]_srl5_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X18Y14     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[16][0]_srl6_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X18Y14     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[16][0]_srl6_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X22Y17     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[16][7]_srl3_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X22Y17     tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/header_shift_register/shiftRegister_reg[16][7]_srl3_tbs_core_0_ethernet_0_ethernet_tx_entity_eth_transmit_data_header_shift_register_shiftRegister_reg_c_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_50MHz
  To Clock:  clkfbout_pll_50MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_50MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL100to50/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    PLL100to50/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to50/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to50/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PLL100to50/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  PLL100to50/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pll_50MHz
  To Clock:  clk_out1_pll_50MHz

Setup :            0  Failing Endpoints,  Worst Slack       11.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.015ns  (required time - arrival time)
  Source:                 tbs_core_0/atbs_win_length_uart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/CRC32_reg[20]/PRE
                            (recovery check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        8.441ns  (logic 0.766ns (9.075%)  route 7.675ns (90.925%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 18.569 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.557    -0.699    tbs_core_0/clk_out1
    SLICE_X8Y12          FDCE                                         r  tbs_core_0/atbs_win_length_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.518    -0.181 r  tbs_core_0/atbs_win_length_uart_reg/Q
                         net (fo=9, routed)           1.228     1.048    tbs_core_0/uart_0/uart_rx_0/atbs_win_length_uart
    SLICE_X7Y13          LUT6 (Prop_lut6_I2_O)        0.124     1.172 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_5__4/O
                         net (fo=3, routed)           0.419     1.591    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_5__4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     1.715 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         6.027     7.742    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/reset_i
    SLICE_X32Y3          FDPE                                         f  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/CRC32_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.449    18.569    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/clk_out1
    SLICE_X32Y3          FDPE                                         r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/CRC32_reg[20]/C
                         clock pessimism              0.632    19.201    
                         clock uncertainty           -0.084    19.118    
    SLICE_X32Y3          FDPE (Recov_fdpe_C_PRE)     -0.361    18.757    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/CRC32_reg[20]
  -------------------------------------------------------------------
                         required time                         18.757    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                 11.015    

Slack (MET) :             11.015ns  (required time - arrival time)
  Source:                 tbs_core_0/atbs_win_length_uart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/CRC32_reg[23]/PRE
                            (recovery check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        8.441ns  (logic 0.766ns (9.075%)  route 7.675ns (90.925%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 18.569 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.557    -0.699    tbs_core_0/clk_out1
    SLICE_X8Y12          FDCE                                         r  tbs_core_0/atbs_win_length_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.518    -0.181 r  tbs_core_0/atbs_win_length_uart_reg/Q
                         net (fo=9, routed)           1.228     1.048    tbs_core_0/uart_0/uart_rx_0/atbs_win_length_uart
    SLICE_X7Y13          LUT6 (Prop_lut6_I2_O)        0.124     1.172 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_5__4/O
                         net (fo=3, routed)           0.419     1.591    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_5__4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     1.715 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         6.027     7.742    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/reset_i
    SLICE_X32Y3          FDPE                                         f  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/CRC32_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.449    18.569    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/clk_out1
    SLICE_X32Y3          FDPE                                         r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/CRC32_reg[23]/C
                         clock pessimism              0.632    19.201    
                         clock uncertainty           -0.084    19.118    
    SLICE_X32Y3          FDPE (Recov_fdpe_C_PRE)     -0.361    18.757    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/CRC32_reg[23]
  -------------------------------------------------------------------
                         required time                         18.757    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                 11.015    

Slack (MET) :             11.101ns  (required time - arrival time)
  Source:                 tbs_core_0/atbs_win_length_uart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/ethernet_0/ethernet_tx_entity/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 0.766ns (9.218%)  route 7.544ns (90.782%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 18.569 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.557    -0.699    tbs_core_0/clk_out1
    SLICE_X8Y12          FDCE                                         r  tbs_core_0/atbs_win_length_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.518    -0.181 r  tbs_core_0/atbs_win_length_uart_reg/Q
                         net (fo=9, routed)           1.228     1.048    tbs_core_0/uart_0/uart_rx_0/atbs_win_length_uart
    SLICE_X7Y13          LUT6 (Prop_lut6_I2_O)        0.124     1.172 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_5__4/O
                         net (fo=3, routed)           0.419     1.591    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_5__4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     1.715 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         5.897     7.611    tbs_core_0/ethernet_0/ethernet_tx_entity/reset_i
    SLICE_X27Y0          FDCE                                         f  tbs_core_0/ethernet_0/ethernet_tx_entity/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.449    18.569    tbs_core_0/ethernet_0/ethernet_tx_entity/clk_out1
    SLICE_X27Y0          FDCE                                         r  tbs_core_0/ethernet_0/ethernet_tx_entity/counter_reg[3]/C
                         clock pessimism              0.632    19.201    
                         clock uncertainty           -0.084    19.118    
    SLICE_X27Y0          FDCE (Recov_fdce_C_CLR)     -0.405    18.713    tbs_core_0/ethernet_0/ethernet_tx_entity/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         18.713    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                 11.101    

Slack (MET) :             11.110ns  (required time - arrival time)
  Source:                 tbs_core_0/atbs_win_length_uart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/byte_number_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        8.302ns  (logic 0.766ns (9.226%)  route 7.536ns (90.774%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 18.570 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.557    -0.699    tbs_core_0/clk_out1
    SLICE_X8Y12          FDCE                                         r  tbs_core_0/atbs_win_length_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.518    -0.181 r  tbs_core_0/atbs_win_length_uart_reg/Q
                         net (fo=9, routed)           1.228     1.048    tbs_core_0/uart_0/uart_rx_0/atbs_win_length_uart
    SLICE_X7Y13          LUT6 (Prop_lut6_I2_O)        0.124     1.172 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_5__4/O
                         net (fo=3, routed)           0.419     1.591    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_5__4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     1.715 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         5.889     7.604    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/reset_i
    SLICE_X33Y2          FDCE                                         f  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/byte_number_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.450    18.570    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/clk_out1
    SLICE_X33Y2          FDCE                                         r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/byte_number_reg[0]/C
                         clock pessimism              0.632    19.202    
                         clock uncertainty           -0.084    19.119    
    SLICE_X33Y2          FDCE (Recov_fdce_C_CLR)     -0.405    18.714    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/byte_number_reg[0]
  -------------------------------------------------------------------
                         required time                         18.714    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                 11.110    

Slack (MET) :             11.110ns  (required time - arrival time)
  Source:                 tbs_core_0/atbs_win_length_uart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/byte_number_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        8.302ns  (logic 0.766ns (9.226%)  route 7.536ns (90.774%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 18.570 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.557    -0.699    tbs_core_0/clk_out1
    SLICE_X8Y12          FDCE                                         r  tbs_core_0/atbs_win_length_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.518    -0.181 r  tbs_core_0/atbs_win_length_uart_reg/Q
                         net (fo=9, routed)           1.228     1.048    tbs_core_0/uart_0/uart_rx_0/atbs_win_length_uart
    SLICE_X7Y13          LUT6 (Prop_lut6_I2_O)        0.124     1.172 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_5__4/O
                         net (fo=3, routed)           0.419     1.591    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_5__4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     1.715 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         5.889     7.604    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/reset_i
    SLICE_X33Y2          FDCE                                         f  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/byte_number_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.450    18.570    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/clk_out1
    SLICE_X33Y2          FDCE                                         r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/byte_number_reg[2]/C
                         clock pessimism              0.632    19.202    
                         clock uncertainty           -0.084    19.119    
    SLICE_X33Y2          FDCE (Recov_fdce_C_CLR)     -0.405    18.714    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/byte_number_reg[2]
  -------------------------------------------------------------------
                         required time                         18.714    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                 11.110    

Slack (MET) :             11.110ns  (required time - arrival time)
  Source:                 tbs_core_0/atbs_win_length_uart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/byte_number_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        8.302ns  (logic 0.766ns (9.226%)  route 7.536ns (90.774%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 18.570 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.557    -0.699    tbs_core_0/clk_out1
    SLICE_X8Y12          FDCE                                         r  tbs_core_0/atbs_win_length_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.518    -0.181 r  tbs_core_0/atbs_win_length_uart_reg/Q
                         net (fo=9, routed)           1.228     1.048    tbs_core_0/uart_0/uart_rx_0/atbs_win_length_uart
    SLICE_X7Y13          LUT6 (Prop_lut6_I2_O)        0.124     1.172 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_5__4/O
                         net (fo=3, routed)           0.419     1.591    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_5__4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     1.715 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         5.889     7.604    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/reset_i
    SLICE_X33Y2          FDCE                                         f  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/byte_number_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.450    18.570    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/clk_out1
    SLICE_X33Y2          FDCE                                         r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/byte_number_reg[3]/C
                         clock pessimism              0.632    19.202    
                         clock uncertainty           -0.084    19.119    
    SLICE_X33Y2          FDCE (Recov_fdce_C_CLR)     -0.405    18.714    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/byte_number_reg[3]
  -------------------------------------------------------------------
                         required time                         18.714    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                 11.110    

Slack (MET) :             11.110ns  (required time - arrival time)
  Source:                 tbs_core_0/atbs_win_length_uart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/byte_number_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        8.302ns  (logic 0.766ns (9.226%)  route 7.536ns (90.774%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 18.570 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.557    -0.699    tbs_core_0/clk_out1
    SLICE_X8Y12          FDCE                                         r  tbs_core_0/atbs_win_length_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.518    -0.181 r  tbs_core_0/atbs_win_length_uart_reg/Q
                         net (fo=9, routed)           1.228     1.048    tbs_core_0/uart_0/uart_rx_0/atbs_win_length_uart
    SLICE_X7Y13          LUT6 (Prop_lut6_I2_O)        0.124     1.172 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_5__4/O
                         net (fo=3, routed)           0.419     1.591    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_5__4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     1.715 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         5.889     7.604    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/reset_i
    SLICE_X33Y2          FDCE                                         f  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/byte_number_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.450    18.570    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/clk_out1
    SLICE_X33Y2          FDCE                                         r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/byte_number_reg[4]/C
                         clock pessimism              0.632    19.202    
                         clock uncertainty           -0.084    19.119    
    SLICE_X33Y2          FDCE (Recov_fdce_C_CLR)     -0.405    18.714    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/byte_number_reg[4]
  -------------------------------------------------------------------
                         required time                         18.714    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                 11.110    

Slack (MET) :             11.145ns  (required time - arrival time)
  Source:                 tbs_core_0/atbs_win_length_uart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/ethernet_0/ethernet_tx_entity/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 0.766ns (9.218%)  route 7.544ns (90.782%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 18.569 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.557    -0.699    tbs_core_0/clk_out1
    SLICE_X8Y12          FDCE                                         r  tbs_core_0/atbs_win_length_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.518    -0.181 r  tbs_core_0/atbs_win_length_uart_reg/Q
                         net (fo=9, routed)           1.228     1.048    tbs_core_0/uart_0/uart_rx_0/atbs_win_length_uart
    SLICE_X7Y13          LUT6 (Prop_lut6_I2_O)        0.124     1.172 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_5__4/O
                         net (fo=3, routed)           0.419     1.591    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_5__4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     1.715 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         5.897     7.611    tbs_core_0/ethernet_0/ethernet_tx_entity/reset_i
    SLICE_X26Y0          FDCE                                         f  tbs_core_0/ethernet_0/ethernet_tx_entity/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.449    18.569    tbs_core_0/ethernet_0/ethernet_tx_entity/clk_out1
    SLICE_X26Y0          FDCE                                         r  tbs_core_0/ethernet_0/ethernet_tx_entity/counter_reg[2]/C
                         clock pessimism              0.632    19.201    
                         clock uncertainty           -0.084    19.118    
    SLICE_X26Y0          FDCE (Recov_fdce_C_CLR)     -0.361    18.757    tbs_core_0/ethernet_0/ethernet_tx_entity/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         18.757    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                 11.145    

Slack (MET) :             11.158ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[13][19]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        8.270ns  (logic 0.952ns (11.511%)  route 7.318ns (88.489%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.624    -0.632    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X7Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.456    -0.176 r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/Q
                         net (fo=44, routed)          1.724     1.548    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[1]
    SLICE_X8Y14          LUT2 (Prop_lut2_I1_O)        0.124     1.672 r  tbs_core_0/uart_0/uart_rx_0/atbs_max_delta_steps_uart_i_3/O
                         net (fo=3, routed)           0.648     2.320    tbs_core_0/uart_0/uart_rx_0/atbs_max_delta_steps_uart_i_3_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124     2.444 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5/O
                         net (fo=1, routed)           0.299     2.742    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.124     2.866 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=4, routed)           0.535     3.401    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0
    SLICE_X3Y6           LUT5 (Prop_lut5_I3_O)        0.124     3.525 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=635, routed)         4.113     7.638    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/reset_entity
    SLICE_X26Y8          FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[13][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.447    18.567    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/clk_out1
    SLICE_X26Y8          FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[13][19]/C
                         clock pessimism              0.632    19.199    
                         clock uncertainty           -0.084    19.116    
    SLICE_X26Y8          FDCE (Recov_fdce_C_CLR)     -0.319    18.797    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[13][19]
  -------------------------------------------------------------------
                         required time                         18.797    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                 11.158    

Slack (MET) :             11.158ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[14][13]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll_50MHz rise@20.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        8.270ns  (logic 0.952ns (11.511%)  route 7.318ns (88.489%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.624    -0.632    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X7Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.456    -0.176 r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/Q
                         net (fo=44, routed)          1.724     1.548    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[1]
    SLICE_X8Y14          LUT2 (Prop_lut2_I1_O)        0.124     1.672 r  tbs_core_0/uart_0/uart_rx_0/atbs_max_delta_steps_uart_i_3/O
                         net (fo=3, routed)           0.648     2.320    tbs_core_0/uart_0/uart_rx_0/atbs_max_delta_steps_uart_i_3_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124     2.444 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5/O
                         net (fo=1, routed)           0.299     2.742    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.124     2.866 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=4, routed)           0.535     3.401    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0
    SLICE_X3Y6           LUT5 (Prop_lut5_I3_O)        0.124     3.525 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_3/O
                         net (fo=635, routed)         4.113     7.638    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/reset_entity
    SLICE_X26Y8          FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[14][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                     20.000    20.000 r  
    L5                                                0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369    21.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145    22.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    15.451 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    17.029    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.120 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.447    18.567    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/clk_out1
    SLICE_X26Y8          FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[14][13]/C
                         clock pessimism              0.632    19.199    
                         clock uncertainty           -0.084    19.116    
    SLICE_X26Y8          FDCE (Recov_fdce_C_CLR)     -0.319    18.797    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[14][13]
  -------------------------------------------------------------------
                         required time                         18.797    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                 11.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.231ns (35.972%)  route 0.411ns (64.028%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.586    -0.460    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X7Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.319 f  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/Q
                         net (fo=44, routed)          0.191    -0.129    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[1]
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.045    -0.084 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4/O
                         net (fo=1, routed)           0.050    -0.034    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I4_O)        0.045     0.011 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         0.170     0.182    tbs_core_0/uart_0/uart_rx_0/AR[0]
    SLICE_X6Y12          FDCE                                         f  tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.856    -0.634    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X6Y12          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/C
                         clock pessimism              0.190    -0.444    
    SLICE_X6Y12          FDCE (Remov_fdce_C_CLR)     -0.067    -0.511    tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.231ns (35.638%)  route 0.417ns (64.362%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.586    -0.460    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X7Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.319 f  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/Q
                         net (fo=44, routed)          0.191    -0.129    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[1]
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.045    -0.084 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4/O
                         net (fo=1, routed)           0.050    -0.034    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I4_O)        0.045     0.011 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         0.176     0.188    tbs_core_0/uart_0/uart_rx_0/AR[0]
    SLICE_X6Y13          FDCE                                         f  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.855    -0.635    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X6Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/C
                         clock pessimism              0.188    -0.447    
    SLICE_X6Y13          FDCE (Remov_fdce_C_CLR)     -0.067    -0.514    tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/baudrate_uart_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.231ns (36.091%)  route 0.409ns (63.909%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.586    -0.460    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X7Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.319 f  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/Q
                         net (fo=44, routed)          0.191    -0.129    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[1]
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.045    -0.084 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4/O
                         net (fo=1, routed)           0.050    -0.034    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I4_O)        0.045     0.011 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         0.168     0.180    tbs_core_0/reset_i
    SLICE_X5Y13          FDCE                                         f  tbs_core_0/baudrate_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.855    -0.635    tbs_core_0/clk_out1
    SLICE_X5Y13          FDCE                                         r  tbs_core_0/baudrate_uart_reg/C
                         clock pessimism              0.190    -0.445    
    SLICE_X5Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.537    tbs_core_0/baudrate_uart_reg
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.231ns (35.972%)  route 0.411ns (64.028%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.586    -0.460    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X7Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.319 f  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/Q
                         net (fo=44, routed)          0.191    -0.129    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[1]
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.045    -0.084 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4/O
                         net (fo=1, routed)           0.050    -0.034    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I4_O)        0.045     0.011 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         0.170     0.182    tbs_core_0/uart_0/uart_rx_0/AR[0]
    SLICE_X7Y12          FDCE                                         f  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.856    -0.634    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X7Y12          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/C
                         clock pessimism              0.190    -0.444    
    SLICE_X7Y12          FDCE (Remov_fdce_C_CLR)     -0.092    -0.536    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.231ns (35.847%)  route 0.413ns (64.153%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.586    -0.460    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X7Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.319 f  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/Q
                         net (fo=44, routed)          0.191    -0.129    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[1]
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.045    -0.084 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4/O
                         net (fo=1, routed)           0.050    -0.034    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I4_O)        0.045     0.011 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         0.173     0.184    tbs_core_0/reset_i
    SLICE_X4Y13          FDCE                                         f  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.855    -0.635    tbs_core_0/clk_out1
    SLICE_X4Y13          FDCE                                         r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[7]/C
                         clock pessimism              0.190    -0.445    
    SLICE_X4Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.537    tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[7]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.231ns (35.638%)  route 0.417ns (64.362%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.586    -0.460    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X7Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.319 f  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/Q
                         net (fo=44, routed)          0.191    -0.129    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[1]
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.045    -0.084 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4/O
                         net (fo=1, routed)           0.050    -0.034    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I4_O)        0.045     0.011 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         0.176     0.188    tbs_core_0/uart_0/uart_rx_0/AR[0]
    SLICE_X7Y13          FDCE                                         f  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.855    -0.635    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X7Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C
                         clock pessimism              0.175    -0.460    
    SLICE_X7Y13          FDCE (Remov_fdce_C_CLR)     -0.092    -0.552    tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.231ns (32.723%)  route 0.475ns (67.277%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.586    -0.460    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X7Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.319 f  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/Q
                         net (fo=44, routed)          0.191    -0.129    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[1]
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.045    -0.084 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4/O
                         net (fo=1, routed)           0.050    -0.034    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I4_O)        0.045     0.011 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         0.234     0.246    tbs_core_0/uart_0/uart_rx_0/AR[0]
    SLICE_X6Y11          FDCE                                         f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.858    -0.632    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X6Y11          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.190    -0.442    
    SLICE_X6Y11          FDCE (Remov_fdce_C_CLR)     -0.067    -0.509    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.231ns (32.723%)  route 0.475ns (67.277%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.586    -0.460    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X7Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.319 f  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/Q
                         net (fo=44, routed)          0.191    -0.129    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[1]
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.045    -0.084 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4/O
                         net (fo=1, routed)           0.050    -0.034    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I4_O)        0.045     0.011 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         0.234     0.246    tbs_core_0/uart_0/uart_rx_0/AR[0]
    SLICE_X6Y11          FDCE                                         f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.858    -0.632    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X6Y11          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.190    -0.442    
    SLICE_X6Y11          FDCE (Remov_fdce_C_CLR)     -0.067    -0.509    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.231ns (32.723%)  route 0.475ns (67.277%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.586    -0.460    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X7Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.319 f  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/Q
                         net (fo=44, routed)          0.191    -0.129    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[1]
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.045    -0.084 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4/O
                         net (fo=1, routed)           0.050    -0.034    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I4_O)        0.045     0.011 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         0.234     0.246    tbs_core_0/uart_0/uart_rx_0/AR[0]
    SLICE_X6Y11          FDCE                                         f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.858    -0.632    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X6Y11          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                         clock pessimism              0.190    -0.442    
    SLICE_X6Y11          FDCE (Remov_fdce_C_CLR)     -0.067    -0.509    tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tbs_core_0/uart_0/uart_rx_0/receive_counter_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50MHz rise@0.000ns - clk_out1_pll_50MHz rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.231ns (32.723%)  route 0.475ns (67.277%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.586    -0.460    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X7Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.319 f  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/Q
                         net (fo=44, routed)          0.191    -0.129    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[1]
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.045    -0.084 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4/O
                         net (fo=1, routed)           0.050    -0.034    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_4__4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I4_O)        0.045     0.011 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         0.234     0.246    tbs_core_0/uart_0/uart_rx_0/AR[0]
    SLICE_X6Y11          FDCE                                         f  tbs_core_0/uart_0/uart_rx_0/receive_counter_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.858    -0.632    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X6Y11          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/receive_counter_value_reg[0]/C
                         clock pessimism              0.190    -0.442    
    SLICE_X6Y11          FDCE (Remov_fdce_C_CLR)     -0.067    -0.509    tbs_core_0/uart_0/uart_rx_0/receive_counter_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.755    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ecg_lod_p_i
                            (input port)
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.608ns  (logic 5.090ns (52.979%)  route 4.518ns (47.021%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 f  ecg_lod_p_i (IN)
                         net (fo=0)                   0.000     0.000    ecg_lod_p_i
    M14                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  ecg_lod_p_i_IBUF_inst/O
                         net (fo=1, routed)           1.426     2.892    tbs_core_0/debouncer_4/ecg_lod_p_i_IBUF
    SLICE_X4Y15          LUT5 (Prop_lut5_I3_O)        0.124     3.016 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.091     6.107    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.500     9.608 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.608    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ecg_lod_n_i
                            (input port)
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.971ns  (logic 1.465ns (49.322%)  route 1.506ns (50.678%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J12                                               0.000     0.000 f  ecg_lod_n_i (IN)
                         net (fo=0)                   0.000     0.000    ecg_lod_n_i
    J12                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  ecg_lod_n_i_IBUF_inst/O
                         net (fo=1, routed)           0.395     0.614    tbs_core_0/debouncer_4/ecg_lod_n_i_IBUF
    SLICE_X4Y15          LUT5 (Prop_lut5_I4_O)        0.045     0.659 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.110     1.769    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.202     2.971 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.971    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_pll_50MHz
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tbs_core_0/baudrate_adj_uart_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.270ns  (logic 4.961ns (44.019%)  route 6.309ns (55.981%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.627    -0.629    tbs_core_0/clk_out1
    SLICE_X7Y10          FDPE                                         r  tbs_core_0/baudrate_adj_uart_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDPE (Prop_fdpe_C_Q)         0.456    -0.173 r  tbs_core_0/baudrate_adj_uart_reg[1]/Q
                         net (fo=14, routed)          1.003     0.830    tbs_core_0/uart_0/uart_tx_0/Q[0]
    SLICE_X6Y8           LUT6 (Prop_lut6_I0_O)        0.124     0.954 r  tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.954    tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0_carry_i_3_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.487 f  tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0_carry/CO[3]
                         net (fo=9, routed)           1.806     3.293    tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0
    SLICE_X10Y2          LUT5 (Prop_lut5_I3_O)        0.146     3.439 r  tbs_core_0/uart_0/uart_tx_0/uart_tx_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.500     6.940    uart_tx_o_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.702    10.642 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.642    uart_tx_o
    H4                                                                r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc_noc_2_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.709ns  (logic 6.177ns (57.680%)  route 4.532ns (42.320%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.625    -0.631    tbs_core_0/clk_out1
    SLICE_X4Y12          FDPE                                         r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDPE (Prop_fdpe_C_Q)         0.456    -0.175 r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[6]/Q
                         net (fo=10, routed)          0.878     0.703    tbs_core_0/sc_noc_generator_duty_cycle_adj_uart[6]
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.124     0.827 r  tbs_core_0/sc_noc_2_o_OBUF_inst_i_55/O
                         net (fo=1, routed)           0.000     0.827    tbs_core_0/sc_noc_2_o_OBUF_inst_i_55_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.377 r  tbs_core_0/sc_noc_2_o_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.377    tbs_core_0/sc_noc_2_o_OBUF_inst_i_30_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.711 r  tbs_core_0/sc_noc_2_o_OBUF_inst_i_29/O[1]
                         net (fo=2, routed)           0.833     2.544    tbs_core_0/sc_noc_generator_0/minusOp[5]
    SLICE_X4Y13          LUT4 (Prop_lut4_I2_O)        0.303     2.847 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     2.847    tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_10_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.417 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_2/CO[2]
                         net (fo=1, routed)           0.723     4.140    tbs_core_0/sc_noc_generator_0/sc_noc_2_o2
    SLICE_X4Y14          LUT3 (Prop_lut3_I0_O)        0.313     4.453 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.099     6.552    sc_noc_2_o_OBUF
    F11                  OBUF (Prop_obuf_I_O)         3.527    10.079 r  sc_noc_2_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.079    sc_noc_2_o
    F11                                                               r  sc_noc_2_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            signal_select_en_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.504ns  (logic 4.406ns (41.944%)  route 6.098ns (58.056%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.544    -0.712    tbs_core_0/debouncer_2/clk_out1
    SLICE_X8Y22          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          2.079     1.886    tbs_core_0/debouncer_4/control_mode_debounced
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.152     2.038 r  tbs_core_0/debouncer_4/signal_select_en_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.019     6.056    signal_select_en_o_OBUF
    B3                   OBUF (Prop_obuf_I_O)         3.736     9.792 r  signal_select_en_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.792    signal_select_en_o
    B3                                                                r  signal_select_en_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/analog_trigger_0/counter_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            analog_trigger_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.541ns  (logic 5.400ns (56.597%)  route 4.141ns (43.403%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.556    -0.700    tbs_core_0/analog_trigger_0/clk_out1
    SLICE_X13Y13         FDCE                                         r  tbs_core_0/analog_trigger_0/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.419    -0.281 r  tbs_core_0/analog_trigger_0/counter_value_reg[3]/Q
                         net (fo=7, routed)           1.014     0.733    tbs_core_0/analog_trigger_0/counter_value_reg[3]
    SLICE_X11Y12         LUT4 (Prop_lut4_I3_O)        0.296     1.029 r  tbs_core_0/analog_trigger_0/analog_trigger_o_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.000     1.029    tbs_core_0/analog_trigger_0/analog_trigger_o_OBUF_inst_i_22_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  tbs_core_0/analog_trigger_0/analog_trigger_o_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.579    tbs_core_0/analog_trigger_0/analog_trigger_o_OBUF_inst_i_5_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.850 r  tbs_core_0/analog_trigger_0/analog_trigger_o_OBUF_inst_i_2/CO[0]
                         net (fo=1, routed)           0.800     2.650    tbs_core_0/analog_trigger_0/analog_trigger_o_OBUF_inst_i_2_n_3
    SLICE_X10Y12         LUT3 (Prop_lut3_I0_O)        0.373     3.023 r  tbs_core_0/analog_trigger_0/analog_trigger_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.327     5.350    analog_trigger_o_OBUF
    H12                  OBUF (Prop_obuf_I_O)         3.491     8.841 r  analog_trigger_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.841    analog_trigger_o
    H12                                                               r  analog_trigger_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/atbs_win_length_uart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            phy_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.365ns  (logic 4.420ns (47.197%)  route 4.945ns (52.803%))
  Logic Levels:           4  (LUT1=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.557    -0.699    tbs_core_0/clk_out1
    SLICE_X8Y12          FDCE                                         r  tbs_core_0/atbs_win_length_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.518    -0.181 r  tbs_core_0/atbs_win_length_uart_reg/Q
                         net (fo=9, routed)           1.228     1.048    tbs_core_0/uart_0/uart_rx_0/atbs_win_length_uart
    SLICE_X7Y13          LUT6 (Prop_lut6_I2_O)        0.124     1.172 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_5__4/O
                         net (fo=3, routed)           0.419     1.591    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_5__4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124     1.715 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=574, routed)         1.630     3.345    tbs_core_0/uart_0/uart_rx_0/AR[0]
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.124     3.469 r  tbs_core_0/uart_0/uart_rx_0/phy_rst_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.668     5.137    phy_rst_o_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.530     8.667 r  phy_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.667    phy_rst_o
    L12                                                               r  phy_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.313ns  (logic 4.142ns (44.479%)  route 5.171ns (55.521%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.544    -0.712    tbs_core_0/debouncer_2/clk_out1
    SLICE_X8Y22          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          2.079     1.886    tbs_core_0/debouncer_4/control_mode_debounced
    SLICE_X4Y15          LUT5 (Prop_lut5_I1_O)        0.124     2.010 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.091     5.101    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.500     8.601 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.601    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/byte_to_send_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx_data_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.017ns  (logic 4.364ns (48.401%)  route 4.653ns (51.599%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.568    -0.688    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/clk_out1
    SLICE_X27Y2          FDCE                                         r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/byte_to_send_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.232 r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/byte_to_send_reg[3]/Q
                         net (fo=8, routed)           0.823     0.592    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/p_0_in4_in
    SLICE_X27Y3          LUT3 (Prop_lut3_I2_O)        0.149     0.741 r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/tx_data_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.829     4.570    tx_data_o_OBUF[3]
    C10                  OBUF (Prop_obuf_I_O)         3.759     8.329 r  tx_data_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.329    tx_data_o[3]
    C10                                                               r  tx_data_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sc_noc_1_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.611ns  (logic 5.006ns (58.132%)  route 3.605ns (41.868%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.625    -0.631    tbs_core_0/clk_out1
    SLICE_X4Y12          FDPE                                         r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDPE (Prop_fdpe_C_Q)         0.456    -0.175 r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[10]/Q
                         net (fo=12, routed)          1.307     1.132    tbs_core_0/sc_noc_generator_0/sc_noc_generator_duty_cycle_adj_uart[4]
    SLICE_X1Y14          LUT4 (Prop_lut4_I0_O)        0.124     1.256 r  tbs_core_0/sc_noc_generator_0/sc_noc_1_o_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     1.256    tbs_core_0/sc_noc_generator_0/sc_noc_1_o_OBUF_inst_i_8_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.657 r  tbs_core_0/sc_noc_generator_0/sc_noc_1_o_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.657    tbs_core_0/sc_noc_generator_0/sc_noc_1_o_OBUF_inst_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.928 r  tbs_core_0/sc_noc_generator_0/sc_noc_1_o_OBUF_inst_i_1/CO[0]
                         net (fo=1, routed)           2.298     4.227    sc_noc_1_o_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.754     7.980 r  sc_noc_1_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.980    sc_noc_1_o
    F14                                                               r  sc_noc_1_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/nibble_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx_data_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.583ns  (logic 4.318ns (50.302%)  route 4.266ns (49.698%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.567    -0.689    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/clk_out1
    SLICE_X24Y2          FDCE                                         r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/nibble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.233 r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/nibble_reg/Q
                         net (fo=14, routed)          0.986     0.753    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/nibble
    SLICE_X25Y3          LUT3 (Prop_lut3_I1_O)        0.152     0.905 r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/tx_data_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.280     4.185    tx_data_o_OBUF[0]
    H13                  OBUF (Prop_obuf_I_O)         3.710     7.895 r  tx_data_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.895    tx_data_o[0]
    H13                                                               r  tx_data_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/byte_to_send_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx_data_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.517ns  (logic 4.111ns (48.268%)  route 4.406ns (51.732%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.566    -0.690    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/clk_out1
    SLICE_X25Y4          FDCE                                         r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/byte_to_send_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.234 r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/byte_to_send_reg[5]/Q
                         net (fo=10, routed)          1.015     0.782    tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/p_0_in10_in
    SLICE_X25Y3          LUT3 (Prop_lut3_I0_O)        0.124     0.906 r  tbs_core_0/ethernet_0/ethernet_tx_entity/eth_transmit_data/tx_data_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.391     4.297    tx_data_o_OBUF[1]
    E13                  OBUF (Prop_obuf_I_O)         3.531     7.828 r  tx_data_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.828    tx_data_o[1]
    E13                                                               r  tx_data_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_upper_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.360ns (80.489%)  route 0.330ns (19.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.583    -0.463    tbs_core_0/dac_control_0/clk_out1
    SLICE_X1Y19          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.322 r  tbs_core_0/dac_control_0/dac_counter_value_reg[2]/Q
                         net (fo=10, routed)          0.330     0.007    dac_upper_o_OBUF[2]
    L13                  OBUF (Prop_obuf_I_O)         1.219     1.227 r  dac_upper_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.227    dac_upper_o[2]
    L13                                                               r  dac_upper_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_wr_lower_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.697ns  (logic 1.370ns (80.707%)  route 0.327ns (19.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.581    -0.465    tbs_core_0/dac_control_1/sync_chain_0/clk_out1
    SLICE_X2Y21          FDCE                                         r  tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.164    -0.301 r  tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=1, routed)           0.327     0.026    dac_wr_lower_o_OBUF
    H14                  OBUF (Prop_obuf_I_O)         1.206     1.232 r  dac_wr_lower_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.232    dac_wr_lower_o
    H14                                                               r  dac_wr_lower_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_upper_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.346ns (77.270%)  route 0.396ns (22.730%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.583    -0.463    tbs_core_0/dac_control_0/clk_out1
    SLICE_X0Y19          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.322 r  tbs_core_0/dac_control_0/dac_counter_value_reg[1]/Q
                         net (fo=10, routed)          0.396     0.074    dac_upper_o_OBUF[1]
    J14                  OBUF (Prop_obuf_I_O)         1.205     1.279 r  dac_upper_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.279    dac_upper_o[1]
    J14                                                               r  dac_upper_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_upper_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.355ns (75.907%)  route 0.430ns (24.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.582    -0.464    tbs_core_0/dac_control_0/clk_out1
    SLICE_X1Y20          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.323 r  tbs_core_0/dac_control_0/dac_counter_value_reg[4]/Q
                         net (fo=10, routed)          0.430     0.107    dac_upper_o_OBUF[4]
    J11                  OBUF (Prop_obuf_I_O)         1.214     1.321 r  dac_upper_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.321    dac_upper_o[4]
    J11                                                               r  dac_upper_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_upper_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.790ns  (logic 1.383ns (77.245%)  route 0.407ns (22.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.581    -0.465    tbs_core_0/dac_control_0/clk_out1
    SLICE_X3Y21          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.324 r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]/Q
                         net (fo=10, routed)          0.407     0.083    dac_upper_o_OBUF[3]
    M13                  OBUF (Prop_obuf_I_O)         1.242     1.325 r  dac_upper_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.325    dac_upper_o[3]
    M13                                                               r  dac_upper_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_upper_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.366ns (74.412%)  route 0.470ns (25.588%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.583    -0.463    tbs_core_0/dac_control_0/clk_out1
    SLICE_X0Y19          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.322 r  tbs_core_0/dac_control_0/dac_counter_value_reg[5]/Q
                         net (fo=10, routed)          0.470     0.147    dac_upper_o_OBUF[5]
    N14                  OBUF (Prop_obuf_I_O)         1.225     1.372 r  dac_upper_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.372    dac_upper_o[5]
    N14                                                               r  dac_upper_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_lower_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.366ns (70.960%)  route 0.559ns (29.040%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.580    -0.466    tbs_core_0/dac_control_1/clk_out1
    SLICE_X6Y22          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.164    -0.302 r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]/Q
                         net (fo=8, routed)           0.559     0.257    dac_lower_o_OBUF[7]
    G14                  OBUF (Prop_obuf_I_O)         1.202     1.458 r  dac_lower_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.458    dac_lower_o[7]
    G14                                                               r  dac_lower_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_lower_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.924ns  (logic 1.365ns (70.959%)  route 0.559ns (29.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.581    -0.465    tbs_core_0/dac_control_1/clk_out1
    SLICE_X4Y20          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.324 r  tbs_core_0/dac_control_1/dac_counter_value_reg[5]/Q
                         net (fo=8, routed)           0.559     0.234    dac_lower_o_OBUF[5]
    F13                  OBUF (Prop_obuf_I_O)         1.224     1.459 r  dac_lower_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.459    dac_lower_o[5]
    F13                                                               r  dac_lower_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_lower_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.982ns  (logic 1.398ns (70.531%)  route 0.584ns (29.469%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.580    -0.466    tbs_core_0/dac_control_1/clk_out1
    SLICE_X6Y22          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.164    -0.302 r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/Q
                         net (fo=8, routed)           0.584     0.282    dac_lower_o_OBUF[3]
    D13                  OBUF (Prop_obuf_I_O)         1.234     1.515 r  dac_lower_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.515    dac_lower_o[3]
    D13                                                               r  dac_lower_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_upper_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.354ns (67.737%)  route 0.645ns (32.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.582    -0.464    tbs_core_0/dac_control_0/clk_out1
    SLICE_X1Y20          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.323 r  tbs_core_0/dac_control_0/dac_counter_value_reg[6]/Q
                         net (fo=9, routed)           0.645     0.322    dac_upper_o_OBUF[6]
    K11                  OBUF (Prop_obuf_I_O)         1.213     1.535 r  dac_upper_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.535    dac_upper_o[6]
    K11                                                               r  dac_upper_o[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pll_50MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL100to50/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_50MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL100to50/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_50MHz fall edge)
                                                      5.000     5.000 f  
    L5                                                0.000     5.000 f  clock_i (IN)
                         net (fo=0)                   0.000     5.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     5.395 f  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     6.006    PLL100to50/inst/clk_in1_pll_50MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.052     2.954 f  PLL100to50/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.528     3.481    PLL100to50/inst/clkfbout_pll_50MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.510 f  PLL100to50/inst/clkf_buf/O
                         net (fo=1, routed)           0.815     4.325    PLL100to50/inst/clkfbout_buf_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  PLL100to50/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL100to50/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_50MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL100to50/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.914%)  route 3.031ns (97.086%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to50/inst/clk_in1_pll_50MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.063    -4.549 r  PLL100to50/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.578    -2.971    PLL100to50/inst/clkfbout_pll_50MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to50/inst/clkf_buf/O
                         net (fo=1, routed)           1.453    -1.427    PLL100to50/inst/clkfbout_buf_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  PLL100to50/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_pll_50MHz

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.339ns  (logic 1.604ns (25.297%)  route 4.736ns (74.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  reset_n_i (IN)
                         net (fo=0)                   0.000     0.000    reset_n_i
    A2                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_n_i_IBUF_inst/O
                         net (fo=2, routed)           4.191     5.670    tbs_core_0/sync_chain_0/reset_n_i_IBUF
    SLICE_X5Y2           LUT1 (Prop_lut1_I0_O)        0.124     5.794 f  tbs_core_0/sync_chain_0/[1].buf[0][0]_i_1__1/O
                         net (fo=2, routed)           0.545     6.339    tbs_core_0/sync_chain_0/reset_btn_i
    SLICE_X6Y2           FDCE                                         f  tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.511    -1.369    tbs_core_0/sync_chain_0/clk_out1
    SLICE_X6Y2           FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 reset_n_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.339ns  (logic 1.604ns (25.297%)  route 4.736ns (74.703%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  reset_n_i (IN)
                         net (fo=0)                   0.000     0.000    reset_n_i
    A2                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_n_i_IBUF_inst/O
                         net (fo=2, routed)           4.191     5.670    tbs_core_0/sync_chain_0/reset_n_i_IBUF
    SLICE_X5Y2           LUT1 (Prop_lut1_I0_O)        0.124     5.794 f  tbs_core_0/sync_chain_0/[1].buf[0][0]_i_1__1/O
                         net (fo=2, routed)           0.545     6.339    tbs_core_0/sync_chain_0/reset_btn_i
    SLICE_X6Y2           FDCE                                         f  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.511    -1.369    tbs_core_0/sync_chain_0/clk_out1
    SLICE_X6Y2           FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.524ns  (logic 1.456ns (32.183%)  route 3.068ns (67.817%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           3.068     4.524    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_2[0]
    SLICE_X6Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.505    -1.375    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X6Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/C

Slack:                    inf
  Source:                 adaptive_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.504ns  (logic 1.612ns (35.778%)  route 2.893ns (64.222%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 f  adaptive_mode_i (IN)
                         net (fo=0)                   0.000     0.000    adaptive_mode_i
    C1                   IBUF (Prop_ibuf_I_O)         1.488     1.488 f  adaptive_mode_i_IBUF_inst/O
                         net (fo=1, routed)           2.893     4.380    tbs_core_0/debouncer_1/sync_chain_0/adaptive_mode_i_IBUF
    SLICE_X3Y17          LUT1 (Prop_lut1_I0_O)        0.124     4.504 r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf[0][0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.504    tbs_core_0/debouncer_1/sync_chain_0/adaptive_mode
    SLICE_X3Y17          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.503    -1.377    tbs_core_0/debouncer_1/sync_chain_0/clk_out1
    SLICE_X3Y17          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 select_tbs_delta_steps_i
                            (input port)
  Destination:            tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.482ns  (logic 1.573ns (35.099%)  route 2.909ns (64.901%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 f  select_tbs_delta_steps_i (IN)
                         net (fo=0)                   0.000     0.000    select_tbs_delta_steps_i
    F1                   IBUF (Prop_ibuf_I_O)         1.449     1.449 f  select_tbs_delta_steps_i_IBUF_inst/O
                         net (fo=1, routed)           2.909     4.358    tbs_core_0/debouncer_5/sync_chain_0/select_tbs_delta_steps_i_IBUF
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.482 r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf[0][0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.482    tbs_core_0/debouncer_5/sync_chain_0/select_tbs_delta_steps
    SLICE_X2Y25          FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.494    -1.386    tbs_core_0/debouncer_5/sync_chain_0/clk_out1
    SLICE_X2Y25          FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.408ns  (logic 1.456ns (33.029%)  route 2.952ns (66.971%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.952     4.408    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_2[0]
    SLICE_X7Y9           FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.508    -1.372    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X7Y9           FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.385ns  (logic 1.456ns (33.202%)  route 2.929ns (66.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.929     4.385    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_2[0]
    SLICE_X7Y12          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.506    -1.374    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X7Y12          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.335ns  (logic 1.456ns (33.588%)  route 2.879ns (66.412%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.879     4.335    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_2[0]
    SLICE_X7Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.505    -1.375    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X7Y13          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.227ns  (logic 1.456ns (34.440%)  route 2.771ns (65.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.771     4.227    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_2[0]
    SLICE_X7Y11          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.507    -1.373    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X7Y11          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.196ns  (logic 1.456ns (34.700%)  route 2.740ns (65.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.740     4.196    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_2[0]
    SLICE_X6Y12          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        1.506    -1.374    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X6Y12          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp_upper_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.236ns (24.668%)  route 0.722ns (75.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  comp_upper_i (IN)
                         net (fo=0)                   0.000     0.000    comp_upper_i
    G11                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  comp_upper_i_IBUF_inst/O
                         net (fo=1, routed)           0.722     0.958    tbs_core_0/sync_chain_1/D[0]
    SLICE_X11Y21         FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.820    -0.670    tbs_core_0/sync_chain_1/clk_out1
    SLICE_X11Y21         FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 tx_clk_i
                            (input port)
  Destination:            tbs_core_0/ethernet_0/syncing_physical/GEN_SYNC[2].sync/synchronizer_chain_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.216ns (16.176%)  route 1.117ns (83.824%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J13                                               0.000     0.000 r  tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    tx_clk_i
    J13                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.117     1.333    tbs_core_0/ethernet_0/syncing_physical/GEN_SYNC[2].sync/tx_clk_i
    SLICE_X26Y4          FDCE                                         r  tbs_core_0/ethernet_0/syncing_physical/GEN_SYNC[2].sync/synchronizer_chain_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.834    -0.656    tbs_core_0/ethernet_0/syncing_physical/GEN_SYNC[2].sync/clk_out1
    SLICE_X26Y4          FDCE                                         r  tbs_core_0/ethernet_0/syncing_physical/GEN_SYNC[2].sync/synchronizer_chain_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.224ns (16.134%)  route 1.164ns (83.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.164     1.388    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_2[0]
    SLICE_X8Y11          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.830    -0.660    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X8Y11          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/C

Slack:                    inf
  Source:                 comp_lower_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.246ns (17.632%)  route 1.150ns (82.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  comp_lower_i (IN)
                         net (fo=0)                   0.000     0.000    comp_lower_i
    E2                   IBUF (Prop_ibuf_I_O)         0.246     0.246 r  comp_lower_i_IBUF_inst/O
                         net (fo=1, routed)           1.150     1.396    tbs_core_0/sync_chain_1/D[1]
    SLICE_X11Y22         FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.819    -0.671    tbs_core_0/sync_chain_1/clk_out1
    SLICE_X11Y22         FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/C

Slack:                    inf
  Source:                 trigger_start_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.401ns  (logic 0.294ns (20.987%)  route 1.107ns (79.013%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 f  trigger_start_mode_i (IN)
                         net (fo=0)                   0.000     0.000    trigger_start_mode_i
    B2                   IBUF (Prop_ibuf_I_O)         0.249     0.249 f  trigger_start_mode_i_IBUF_inst/O
                         net (fo=1, routed)           1.107     1.356    tbs_core_0/debouncer_0/sync_chain_0/trigger_start_mode_i_IBUF
    SLICE_X18Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.401 r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf[0][0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.401    tbs_core_0/debouncer_0/sync_chain_0/trigger_start_mode
    SLICE_X18Y20         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.820    -0.670    tbs_core_0/debouncer_0/sync_chain_0/clk_out1
    SLICE_X18Y20         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 control_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.296ns (21.119%)  route 1.107ns (78.881%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  control_mode_i (IN)
                         net (fo=0)                   0.000     0.000    control_mode_i
    D2                   IBUF (Prop_ibuf_I_O)         0.251     0.251 f  control_mode_i_IBUF_inst/O
                         net (fo=1, routed)           1.107     1.358    tbs_core_0/debouncer_2/sync_chain_0/control_mode_i_IBUF
    SLICE_X11Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.403 r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf[0][0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.403    tbs_core_0/debouncer_2/sync_chain_0/control_mode
    SLICE_X11Y23         FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.817    -0.673    tbs_core_0/debouncer_2/sync_chain_0/clk_out1
    SLICE_X11Y23         FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 trigger_start_sampling_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.233ns (15.886%)  route 1.234ns (84.114%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  trigger_start_sampling_i (IN)
                         net (fo=0)                   0.000     0.000    trigger_start_sampling_i
    K4                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  trigger_start_sampling_i_IBUF_inst/O
                         net (fo=1, routed)           1.234     1.467    tbs_core_0/sync_chain_2/trigger_start_sampling_i
    SLICE_X4Y14          FDCE                                         r  tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.855    -0.635    tbs_core_0/sync_chain_2/clk_out1
    SLICE_X4Y14          FDCE                                         r  tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.483ns  (logic 0.224ns (15.098%)  route 1.259ns (84.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.259     1.483    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_2[0]
    SLICE_X7Y14          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.855    -0.635    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X7Y14          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.269ns (17.475%)  route 1.270ns (82.525%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.270     1.494    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_2[0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I2_O)        0.045     1.539 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.539    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state[0]_i_1_n_0
    SLICE_X6Y11          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.858    -0.632    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X6Y11          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.554ns  (logic 0.224ns (14.408%)  route 1.330ns (85.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.330     1.554    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_2[0]
    SLICE_X7Y11          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to50/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to50/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to50/inst/clk_in1_pll_50MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to50/inst/clk_out1_pll_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to50/inst/clkout1_buf/O
                         net (fo=1304, routed)        0.858    -0.632    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X7Y11          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C





