
---------- Begin Simulation Statistics ----------
final_tick                               2541856032500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 220764                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   220762                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.01                       # Real time elapsed on the host
host_tick_rate                              622995017                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197768                       # Number of instructions simulated
sim_ops                                       4197768                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011846                       # Number of seconds simulated
sim_ticks                                 11846187500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.125964                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  384253                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               851512                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2408                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             77792                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            804151                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52777                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          277819                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225042                       # Number of indirect misses.
system.cpu.branchPred.lookups                  977739                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64582                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26757                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197768                       # Number of instructions committed
system.cpu.committedOps                       4197768                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.640920                       # CPI: cycles per instruction
system.cpu.discardedOps                        191395                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608089                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1453048                       # DTB hits
system.cpu.dtb.data_misses                       7707                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406040                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       850029                       # DTB read hits
system.cpu.dtb.read_misses                       6852                       # DTB read misses
system.cpu.dtb.write_accesses                  202049                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      603019                       # DTB write hits
system.cpu.dtb.write_misses                       855                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18041                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3382965                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1032311                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           661933                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16740392                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177276                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  967146                       # ITB accesses
system.cpu.itb.fetch_acv                          556                       # ITB acv
system.cpu.itb.fetch_hits                      959819                       # ITB hits
system.cpu.itb.fetch_misses                      7327                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4201     69.28%     79.16% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.01% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.06% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.78%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6064                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14407                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2426     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2671     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5114                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2413     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2413     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4843                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10936114000     92.28%     92.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9512000      0.08%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17135500      0.14%     92.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               887781500      7.49%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11850543000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994641                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903407                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.947008                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 868                      
system.cpu.kern.mode_good::user                   868                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 868                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.590476                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.742515                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7999143500     67.50%     67.50% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3851399500     32.50%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23679272                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85453      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542484     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839802     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592928     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104771      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197768                       # Class of committed instruction
system.cpu.quiesceCycles                        13103                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6938880                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155546                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312697                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22852457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22852457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22852457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22852457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117192.087179                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117192.087179                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117192.087179                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117192.087179                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13090490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13090490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13090490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13090490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67130.717949                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67130.717949                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67130.717949                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67130.717949                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22502960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22502960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117202.916667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117202.916667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12890993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12890993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67140.588542                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67140.588542                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.277745                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539428156000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.277745                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204859                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204859                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128066                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34838                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86497                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34190                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29005                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29005                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87087                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40872                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11105408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11105408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6690240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17807345                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157379                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002783                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052682                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156941     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157379                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820380536                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375918750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461799000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5569600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10041472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5569600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5569600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156898                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34838                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34838                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470159703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377494616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             847654319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470159703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470159703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188215154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188215154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188215154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470159703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377494616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1035869473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000217542500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7320                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7320                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406839                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111739                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156898                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121121                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156898                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121121                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10203                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2145                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5671                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2013619000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733475000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4764150250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13726.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32476.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103916                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80303                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156898                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121121                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.792916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.412103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.442951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34395     42.24%     42.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24294     29.84%     72.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10034     12.32%     84.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4585      5.63%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2331      2.86%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1439      1.77%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          911      1.12%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          617      0.76%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2815      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81421                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.039617                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.425189                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.689942                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1252     17.10%     17.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5580     76.23%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           290      3.96%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            96      1.31%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            44      0.60%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.30%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            9      0.12%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.10%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7320                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.234509                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.761979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6514     88.99%     88.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               96      1.31%     90.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              467      6.38%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              175      2.39%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               60      0.82%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7320                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9388480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  652992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7613184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10041472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7751744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       792.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       642.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    847.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    654.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11846182500                       # Total gap between requests
system.mem_ctrls.avgGap                      42609.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4948288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4440192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7613184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417711436.696405470371                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374820337.766897559166                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 642669550.857607126236                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87025                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69873                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121121                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2524352000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2239798250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290650053500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29007.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32055.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2399666.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313574520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166646040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559461840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308298420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     934867440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5172141810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        193448160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7648438230                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.645549                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    450906250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10999821250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267849960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142346655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487940460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312651900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     934867440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5109890970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        245869920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7501417305                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.234727                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    585292250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10865435250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11838987500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1646292                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1646292                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1646292                       # number of overall hits
system.cpu.icache.overall_hits::total         1646292                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87088                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87088                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87088                       # number of overall misses
system.cpu.icache.overall_misses::total         87088                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5374754000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5374754000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5374754000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5374754000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1733380                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1733380                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1733380                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1733380                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050242                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050242                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050242                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050242                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61716.355870                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61716.355870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61716.355870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61716.355870                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86497                       # number of writebacks
system.cpu.icache.writebacks::total             86497                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87088                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87088                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87088                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87088                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5287667000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5287667000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5287667000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5287667000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050242                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050242                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050242                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050242                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60716.367353                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60716.367353                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60716.367353                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60716.367353                       # average overall mshr miss latency
system.cpu.icache.replacements                  86497                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1646292                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1646292                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87088                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87088                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5374754000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5374754000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1733380                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1733380                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050242                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050242                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61716.355870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61716.355870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87088                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87088                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5287667000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5287667000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050242                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050242                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60716.367353                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60716.367353                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.812796                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1668477                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86575                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.272042                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.812796                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3553847                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3553847                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1313860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1313860                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1313860                       # number of overall hits
system.cpu.dcache.overall_hits::total         1313860                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105673                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105673                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105673                       # number of overall misses
system.cpu.dcache.overall_misses::total        105673                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6767957500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6767957500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6767957500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6767957500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1419533                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1419533                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1419533                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1419533                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074442                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074442                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074442                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074442                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64046.232245                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64046.232245                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64046.232245                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64046.232245                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34662                       # number of writebacks
system.cpu.dcache.writebacks::total             34662                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36684                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36684                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36684                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36684                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68989                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68989                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68989                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68989                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4387236000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4387236000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4387236000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4387236000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048600                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048600                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048600                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048600                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63593.268492                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63593.268492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63593.268492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63593.268492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68849                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782647                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782647                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49182                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49182                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3292290500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3292290500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831829                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831829                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059125                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059125                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66940.964174                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66940.964174                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9212                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9212                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39970                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39970                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2666137500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2666137500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048051                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048051                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66703.465099                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66703.465099                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531213                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531213                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56491                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56491                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3475667000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3475667000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587704                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587704                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096122                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096122                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61526.030695                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61526.030695                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29019                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29019                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721098500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721098500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049377                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049377                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59309.366277                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59309.366277                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64249000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64249000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080598                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080598                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71308.546060                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71308.546060                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63348000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63348000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080598                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080598                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70308.546060                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70308.546060                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541856032500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.500657                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1380632                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68849                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.053044                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.500657                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979005                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979005                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          725                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2953523                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2953523                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552396406500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 631277                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744832                       # Number of bytes of host memory used
host_op_rate                                   631271                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.72                       # Real time elapsed on the host
host_tick_rate                              706562463                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7400079                       # Number of instructions simulated
sim_ops                                       7400079                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008283                       # Number of seconds simulated
sim_ticks                                  8282697000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             36.185600                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  197890                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               546875                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1595                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             46093                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            502623                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              37056                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          235121                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           198065                       # Number of indirect misses.
system.cpu.branchPred.lookups                  629895                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   50562                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19091                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2460721                       # Number of instructions committed
system.cpu.committedOps                       2460721                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.686136                       # CPI: cycles per instruction
system.cpu.discardedOps                        116197                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   165640                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       825931                       # DTB hits
system.cpu.dtb.data_misses                       3116                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   108269                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       484346                       # DTB read hits
system.cpu.dtb.read_misses                       2648                       # DTB read misses
system.cpu.dtb.write_accesses                   57371                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      341585                       # DTB write hits
system.cpu.dtb.write_misses                       468                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4618                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1958038                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            573268                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           372156                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12356342                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.149563                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  353587                       # ITB accesses
system.cpu.itb.fetch_acv                          246                       # ITB acv
system.cpu.itb.fetch_hits                      351062                       # ITB hits
system.cpu.itb.fetch_misses                      2525                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.80%      4.80% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.04% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5082     80.03%     85.07% # number of callpals executed
system.cpu.kern.callpal::rdps                     156      2.46%     87.53% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.56% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.59% # number of callpals executed
system.cpu.kern.callpal::rti                      461      7.26%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.34%     96.19% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.44% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.54%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6350                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9933                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2308     41.29%     41.29% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.70%     41.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.14%     42.13% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3235     57.87%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5590                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2305     49.50%     49.50% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.84%     50.33% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.17%     50.50% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2305     49.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4657                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5925386000     71.54%     71.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                66572000      0.80%     72.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                10217500      0.12%     72.46% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2280709500     27.54%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8282885000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998700                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.712519                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.833095                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 418                      
system.cpu.kern.mode_good::user                   418                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               766                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 418                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.545692                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.706081                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6936809000     83.75%     83.75% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1346076000     16.25%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16452715                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43231      1.76%      1.76% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1522336     61.87%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3565      0.14%     63.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 485456     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339151     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58816      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2460721                       # Class of committed instruction
system.cpu.quiesceCycles                       112679                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4096373                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          222                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       128800                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        257499                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2669631025                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2669631025                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2669631025                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2669631025                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118555.423439                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118555.423439                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118555.423439                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118555.423439                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           591                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   10                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    59.100000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1542465270                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1542465270                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1542465270                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1542465270                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68499.212630                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68499.212630                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68499.212630                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68499.212630                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6222224                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6222224                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115226.370370                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115226.370370                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3522224                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3522224                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65226.370370                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65226.370370                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2663408801                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2663408801                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118563.425970                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118563.425970                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1538943046                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1538943046                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68507.080039                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68507.080039                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              91956                       # Transaction distribution
system.membus.trans_dist::WriteReq                794                       # Transaction distribution
system.membus.trans_dist::WriteResp               794                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41882                       # Transaction distribution
system.membus.trans_dist::WritebackClean        72327                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14487                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15433                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15433                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          72338                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18472                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       216996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       216996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       101565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105447                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 367479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9258112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9258112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2919                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3409216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3412135                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14107943                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               60                       # Total snoops (count)
system.membus.snoopTraffic                       3840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            130660                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001691                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041092                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  130439     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     221      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              130660                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3059000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           727386018                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             295724                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          185607000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          384342000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4629184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2166464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6795648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4629184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4629184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2680448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2680448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           72331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           33851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              106182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41882                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41882                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         558898146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         261565043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             820463190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    558898146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        558898146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      323620193                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            323620193                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      323620193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        558898146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        261565043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1144083383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    113086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     67374.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000246356750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6954                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6955                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              287745                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106697                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      106183                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     114117                       # Number of write requests accepted
system.mem_ctrls.readBursts                    106183                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   114117                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5098                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1031                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5491                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1519895250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  505420000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3415220250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15035.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.95                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33785.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        84                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    71957                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79035                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                106183                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               114117                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    282                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        63183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    216.946457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.986768                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.573856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26134     41.36%     41.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18762     29.69%     71.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7967     12.61%     83.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3485      5.52%     89.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1896      3.00%     92.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1063      1.68%     93.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          678      1.07%     94.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          470      0.74%     95.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2728      4.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        63183                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.534867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.795057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.171051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1459     20.98%     20.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            915     13.16%     34.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4194     60.30%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           205      2.95%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            87      1.25%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            40      0.58%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            26      0.37%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             9      0.13%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             3      0.04%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             5      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             3      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            3      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6955                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.260282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.242450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.811156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6064     87.20%     87.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              326      4.69%     91.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              363      5.22%     97.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              130      1.87%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               37      0.53%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.19%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.09%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.10%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6954                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6469376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  326272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7237632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6795712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7303488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       781.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       873.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    820.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    881.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8282700000                       # Total gap between requests
system.mem_ctrls.avgGap                      37597.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4311872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2157504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7237632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 520587919.611208736897                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 260483270.123246073723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 873825518.427150011063                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        72332                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        33851                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       114117                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2261329000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1153891250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 207539053750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31263.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34087.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1818651.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            260709960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            138551655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           404452440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314050860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     653976960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3526078140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        212043840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5509863855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        665.225814                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    517945000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    276640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7490239000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            190566600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            101288550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           317565780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          276425100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     653976960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3470089890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        259408800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5269321680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.184286                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    640067500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    276640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7368681500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23258                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23258                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2919                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441047                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               168500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3088000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117303025                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1163500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1584000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              111500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10480374000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       912802                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           912802                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       912802                       # number of overall hits
system.cpu.icache.overall_hits::total          912802                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        72337                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          72337                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        72337                       # number of overall misses
system.cpu.icache.overall_misses::total         72337                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4676768500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4676768500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4676768500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4676768500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       985139                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       985139                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       985139                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       985139                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.073428                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.073428                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.073428                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.073428                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64652.508398                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64652.508398                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64652.508398                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64652.508398                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        72327                       # number of writebacks
system.cpu.icache.writebacks::total             72327                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        72337                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        72337                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        72337                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        72337                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4604431500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4604431500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4604431500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4604431500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.073428                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.073428                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.073428                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.073428                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63652.508398                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63652.508398                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63652.508398                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63652.508398                       # average overall mshr miss latency
system.cpu.icache.replacements                  72327                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       912802                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          912802                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        72337                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         72337                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4676768500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4676768500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       985139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       985139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.073428                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.073428                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64652.508398                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64652.508398                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        72337                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        72337                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4604431500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4604431500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.073428                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.073428                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63652.508398                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63652.508398                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985409                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1016146                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             72848                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.948852                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985409                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2042615                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2042615                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       749748                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           749748                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       749748                       # number of overall hits
system.cpu.dcache.overall_hits::total          749748                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51534                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51534                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51534                       # number of overall misses
system.cpu.dcache.overall_misses::total         51534                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3381754500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3381754500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3381754500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3381754500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       801282                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       801282                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       801282                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       801282                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064314                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064314                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.064314                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064314                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65621.812784                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65621.812784                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65621.812784                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65621.812784                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19418                       # number of writebacks
system.cpu.dcache.writebacks::total             19418                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18250                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18250                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33284                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33284                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33284                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33284                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2185970500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2185970500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2185970500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2185970500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233612500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233612500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041538                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041538                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041538                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041538                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65676.315948                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65676.315948                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65676.315948                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65676.315948                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120356.774858                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120356.774858                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  33851                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       449520                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          449520                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21630                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21630                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1526371000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1526371000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       471150                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       471150                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045909                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045909                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70567.313916                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70567.313916                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3790                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3790                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17840                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17840                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1258500000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1258500000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233612500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233612500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70543.721973                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70543.721973                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203672.624237                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203672.624237                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300228                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300228                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29904                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29904                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1855383500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1855383500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330132                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330132                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090582                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090582                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62044.659577                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62044.659577                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15444                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15444                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    927470500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    927470500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046781                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046781                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60053.774929                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60053.774929                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8532                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8532                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          579                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          579                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     43419500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     43419500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.063550                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.063550                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74990.500864                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74990.500864                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          579                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          579                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     42840500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     42840500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.063550                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.063550                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73990.500864                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73990.500864                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8796                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8796                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8796                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8796                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10540374000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              824186                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34875                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.632573                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          852                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1672229                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1672229                       # Number of data accesses

---------- End Simulation Statistics   ----------
