
LCD_MENU_F401.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005bf4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000675c  08005d94  08005d94  00015d94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c4f0  0800c4f0  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800c4f0  0800c4f0  0001c4f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c4f8  0800c4f8  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c4f8  0800c4f8  0001c4f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c4fc  0800c4fc  0001c4fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800c500  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a2d0  20000078  0800c578  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000c00  2000a348  0800c578  0002a348  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   000178db  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003898  00000000  00000000  00037983  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001408  00000000  00000000  0003b220  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001218  00000000  00000000  0003c628  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001a642  00000000  00000000  0003d840  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00013cfd  00000000  00000000  00057e82  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009acd5  00000000  00000000  0006bb7f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00106854  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000552c  00000000  00000000  001068d0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005d7c 	.word	0x08005d7c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	08005d7c 	.word	0x08005d7c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b084      	sub	sp, #16
 8000584:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000586:	463b      	mov	r3, r7
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
 800058c:	605a      	str	r2, [r3, #4]
 800058e:	609a      	str	r2, [r3, #8]
 8000590:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000592:	4b52      	ldr	r3, [pc, #328]	; (80006dc <MX_ADC1_Init+0x15c>)
 8000594:	4a52      	ldr	r2, [pc, #328]	; (80006e0 <MX_ADC1_Init+0x160>)
 8000596:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000598:	4b50      	ldr	r3, [pc, #320]	; (80006dc <MX_ADC1_Init+0x15c>)
 800059a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800059e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005a0:	4b4e      	ldr	r3, [pc, #312]	; (80006dc <MX_ADC1_Init+0x15c>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80005a6:	4b4d      	ldr	r3, [pc, #308]	; (80006dc <MX_ADC1_Init+0x15c>)
 80005a8:	2201      	movs	r2, #1
 80005aa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80005ac:	4b4b      	ldr	r3, [pc, #300]	; (80006dc <MX_ADC1_Init+0x15c>)
 80005ae:	2201      	movs	r2, #1
 80005b0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005b2:	4b4a      	ldr	r3, [pc, #296]	; (80006dc <MX_ADC1_Init+0x15c>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005ba:	4b48      	ldr	r3, [pc, #288]	; (80006dc <MX_ADC1_Init+0x15c>)
 80005bc:	2200      	movs	r2, #0
 80005be:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005c0:	4b46      	ldr	r3, [pc, #280]	; (80006dc <MX_ADC1_Init+0x15c>)
 80005c2:	4a48      	ldr	r2, [pc, #288]	; (80006e4 <MX_ADC1_Init+0x164>)
 80005c4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005c6:	4b45      	ldr	r3, [pc, #276]	; (80006dc <MX_ADC1_Init+0x15c>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 80005cc:	4b43      	ldr	r3, [pc, #268]	; (80006dc <MX_ADC1_Init+0x15c>)
 80005ce:	2208      	movs	r2, #8
 80005d0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80005d2:	4b42      	ldr	r3, [pc, #264]	; (80006dc <MX_ADC1_Init+0x15c>)
 80005d4:	2201      	movs	r2, #1
 80005d6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005da:	4b40      	ldr	r3, [pc, #256]	; (80006dc <MX_ADC1_Init+0x15c>)
 80005dc:	2201      	movs	r2, #1
 80005de:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005e0:	483e      	ldr	r0, [pc, #248]	; (80006dc <MX_ADC1_Init+0x15c>)
 80005e2:	f001 f93d 	bl	8001860 <HAL_ADC_Init>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d001      	beq.n	80005f0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80005ec:	f000 fc68 	bl	8000ec0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80005f0:	2301      	movs	r3, #1
 80005f2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80005f4:	2301      	movs	r3, #1
 80005f6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80005f8:	2307      	movs	r3, #7
 80005fa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005fc:	463b      	mov	r3, r7
 80005fe:	4619      	mov	r1, r3
 8000600:	4836      	ldr	r0, [pc, #216]	; (80006dc <MX_ADC1_Init+0x15c>)
 8000602:	f001 fa63 	bl	8001acc <HAL_ADC_ConfigChannel>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d001      	beq.n	8000610 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800060c:	f000 fc58 	bl	8000ec0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000610:	2302      	movs	r3, #2
 8000612:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000614:	2302      	movs	r3, #2
 8000616:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000618:	463b      	mov	r3, r7
 800061a:	4619      	mov	r1, r3
 800061c:	482f      	ldr	r0, [pc, #188]	; (80006dc <MX_ADC1_Init+0x15c>)
 800061e:	f001 fa55 	bl	8001acc <HAL_ADC_ConfigChannel>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000628:	f000 fc4a 	bl	8000ec0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800062c:	2303      	movs	r3, #3
 800062e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000630:	2303      	movs	r3, #3
 8000632:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000634:	463b      	mov	r3, r7
 8000636:	4619      	mov	r1, r3
 8000638:	4828      	ldr	r0, [pc, #160]	; (80006dc <MX_ADC1_Init+0x15c>)
 800063a:	f001 fa47 	bl	8001acc <HAL_ADC_ConfigChannel>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8000644:	f000 fc3c 	bl	8000ec0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000648:	2304      	movs	r3, #4
 800064a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800064c:	2304      	movs	r3, #4
 800064e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000650:	463b      	mov	r3, r7
 8000652:	4619      	mov	r1, r3
 8000654:	4821      	ldr	r0, [pc, #132]	; (80006dc <MX_ADC1_Init+0x15c>)
 8000656:	f001 fa39 	bl	8001acc <HAL_ADC_ConfigChannel>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d001      	beq.n	8000664 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000660:	f000 fc2e 	bl	8000ec0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000664:	2306      	movs	r3, #6
 8000666:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000668:	2305      	movs	r3, #5
 800066a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800066c:	463b      	mov	r3, r7
 800066e:	4619      	mov	r1, r3
 8000670:	481a      	ldr	r0, [pc, #104]	; (80006dc <MX_ADC1_Init+0x15c>)
 8000672:	f001 fa2b 	bl	8001acc <HAL_ADC_ConfigChannel>
 8000676:	4603      	mov	r3, r0
 8000678:	2b00      	cmp	r3, #0
 800067a:	d001      	beq.n	8000680 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 800067c:	f000 fc20 	bl	8000ec0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000680:	2307      	movs	r3, #7
 8000682:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8000684:	2306      	movs	r3, #6
 8000686:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000688:	463b      	mov	r3, r7
 800068a:	4619      	mov	r1, r3
 800068c:	4813      	ldr	r0, [pc, #76]	; (80006dc <MX_ADC1_Init+0x15c>)
 800068e:	f001 fa1d 	bl	8001acc <HAL_ADC_ConfigChannel>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d001      	beq.n	800069c <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8000698:	f000 fc12 	bl	8000ec0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800069c:	2308      	movs	r3, #8
 800069e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 80006a0:	2307      	movs	r3, #7
 80006a2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006a4:	463b      	mov	r3, r7
 80006a6:	4619      	mov	r1, r3
 80006a8:	480c      	ldr	r0, [pc, #48]	; (80006dc <MX_ADC1_Init+0x15c>)
 80006aa:	f001 fa0f 	bl	8001acc <HAL_ADC_ConfigChannel>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d001      	beq.n	80006b8 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 80006b4:	f000 fc04 	bl	8000ec0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80006b8:	2309      	movs	r3, #9
 80006ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 80006bc:	2308      	movs	r3, #8
 80006be:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006c0:	463b      	mov	r3, r7
 80006c2:	4619      	mov	r1, r3
 80006c4:	4805      	ldr	r0, [pc, #20]	; (80006dc <MX_ADC1_Init+0x15c>)
 80006c6:	f001 fa01 	bl	8001acc <HAL_ADC_ConfigChannel>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d001      	beq.n	80006d4 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 80006d0:	f000 fbf6 	bl	8000ec0 <Error_Handler>
  }

}
 80006d4:	bf00      	nop
 80006d6:	3710      	adds	r7, #16
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	2000a0a4 	.word	0x2000a0a4
 80006e0:	40012000 	.word	0x40012000
 80006e4:	0f000001 	.word	0x0f000001

080006e8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b08a      	sub	sp, #40	; 0x28
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f0:	f107 0314 	add.w	r3, r7, #20
 80006f4:	2200      	movs	r2, #0
 80006f6:	601a      	str	r2, [r3, #0]
 80006f8:	605a      	str	r2, [r3, #4]
 80006fa:	609a      	str	r2, [r3, #8]
 80006fc:	60da      	str	r2, [r3, #12]
 80006fe:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a3c      	ldr	r2, [pc, #240]	; (80007f8 <HAL_ADC_MspInit+0x110>)
 8000706:	4293      	cmp	r3, r2
 8000708:	d171      	bne.n	80007ee <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800070a:	2300      	movs	r3, #0
 800070c:	613b      	str	r3, [r7, #16]
 800070e:	4b3b      	ldr	r3, [pc, #236]	; (80007fc <HAL_ADC_MspInit+0x114>)
 8000710:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000712:	4a3a      	ldr	r2, [pc, #232]	; (80007fc <HAL_ADC_MspInit+0x114>)
 8000714:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000718:	6453      	str	r3, [r2, #68]	; 0x44
 800071a:	4b38      	ldr	r3, [pc, #224]	; (80007fc <HAL_ADC_MspInit+0x114>)
 800071c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800071e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000722:	613b      	str	r3, [r7, #16]
 8000724:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000726:	2300      	movs	r3, #0
 8000728:	60fb      	str	r3, [r7, #12]
 800072a:	4b34      	ldr	r3, [pc, #208]	; (80007fc <HAL_ADC_MspInit+0x114>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800072e:	4a33      	ldr	r2, [pc, #204]	; (80007fc <HAL_ADC_MspInit+0x114>)
 8000730:	f043 0301 	orr.w	r3, r3, #1
 8000734:	6313      	str	r3, [r2, #48]	; 0x30
 8000736:	4b31      	ldr	r3, [pc, #196]	; (80007fc <HAL_ADC_MspInit+0x114>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073a:	f003 0301 	and.w	r3, r3, #1
 800073e:	60fb      	str	r3, [r7, #12]
 8000740:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000742:	2300      	movs	r3, #0
 8000744:	60bb      	str	r3, [r7, #8]
 8000746:	4b2d      	ldr	r3, [pc, #180]	; (80007fc <HAL_ADC_MspInit+0x114>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074a:	4a2c      	ldr	r2, [pc, #176]	; (80007fc <HAL_ADC_MspInit+0x114>)
 800074c:	f043 0302 	orr.w	r3, r3, #2
 8000750:	6313      	str	r3, [r2, #48]	; 0x30
 8000752:	4b2a      	ldr	r3, [pc, #168]	; (80007fc <HAL_ADC_MspInit+0x114>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000756:	f003 0302 	and.w	r3, r3, #2
 800075a:	60bb      	str	r3, [r7, #8]
 800075c:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 800075e:	23de      	movs	r3, #222	; 0xde
 8000760:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000762:	2303      	movs	r3, #3
 8000764:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000766:	2300      	movs	r3, #0
 8000768:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800076a:	f107 0314 	add.w	r3, r7, #20
 800076e:	4619      	mov	r1, r3
 8000770:	4823      	ldr	r0, [pc, #140]	; (8000800 <HAL_ADC_MspInit+0x118>)
 8000772:	f002 f8cb 	bl	800290c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000776:	2303      	movs	r3, #3
 8000778:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800077a:	2303      	movs	r3, #3
 800077c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077e:	2300      	movs	r3, #0
 8000780:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000782:	f107 0314 	add.w	r3, r7, #20
 8000786:	4619      	mov	r1, r3
 8000788:	481e      	ldr	r0, [pc, #120]	; (8000804 <HAL_ADC_MspInit+0x11c>)
 800078a:	f002 f8bf 	bl	800290c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800078e:	4b1e      	ldr	r3, [pc, #120]	; (8000808 <HAL_ADC_MspInit+0x120>)
 8000790:	4a1e      	ldr	r2, [pc, #120]	; (800080c <HAL_ADC_MspInit+0x124>)
 8000792:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000794:	4b1c      	ldr	r3, [pc, #112]	; (8000808 <HAL_ADC_MspInit+0x120>)
 8000796:	2200      	movs	r2, #0
 8000798:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800079a:	4b1b      	ldr	r3, [pc, #108]	; (8000808 <HAL_ADC_MspInit+0x120>)
 800079c:	2200      	movs	r2, #0
 800079e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80007a0:	4b19      	ldr	r3, [pc, #100]	; (8000808 <HAL_ADC_MspInit+0x120>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80007a6:	4b18      	ldr	r3, [pc, #96]	; (8000808 <HAL_ADC_MspInit+0x120>)
 80007a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80007ac:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80007ae:	4b16      	ldr	r3, [pc, #88]	; (8000808 <HAL_ADC_MspInit+0x120>)
 80007b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80007b4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80007b6:	4b14      	ldr	r3, [pc, #80]	; (8000808 <HAL_ADC_MspInit+0x120>)
 80007b8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80007bc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80007be:	4b12      	ldr	r3, [pc, #72]	; (8000808 <HAL_ADC_MspInit+0x120>)
 80007c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80007c4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80007c6:	4b10      	ldr	r3, [pc, #64]	; (8000808 <HAL_ADC_MspInit+0x120>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80007cc:	4b0e      	ldr	r3, [pc, #56]	; (8000808 <HAL_ADC_MspInit+0x120>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80007d2:	480d      	ldr	r0, [pc, #52]	; (8000808 <HAL_ADC_MspInit+0x120>)
 80007d4:	f001 fd2c 	bl	8002230 <HAL_DMA_Init>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 80007de:	f000 fb6f 	bl	8000ec0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	4a08      	ldr	r2, [pc, #32]	; (8000808 <HAL_ADC_MspInit+0x120>)
 80007e6:	639a      	str	r2, [r3, #56]	; 0x38
 80007e8:	4a07      	ldr	r2, [pc, #28]	; (8000808 <HAL_ADC_MspInit+0x120>)
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80007ee:	bf00      	nop
 80007f0:	3728      	adds	r7, #40	; 0x28
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	40012000 	.word	0x40012000
 80007fc:	40023800 	.word	0x40023800
 8000800:	40020000 	.word	0x40020000
 8000804:	40020400 	.word	0x40020400
 8000808:	2000a0ec 	.word	0x2000a0ec
 800080c:	40026410 	.word	0x40026410

08000810 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000816:	2300      	movs	r3, #0
 8000818:	607b      	str	r3, [r7, #4]
 800081a:	4b0c      	ldr	r3, [pc, #48]	; (800084c <MX_DMA_Init+0x3c>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081e:	4a0b      	ldr	r2, [pc, #44]	; (800084c <MX_DMA_Init+0x3c>)
 8000820:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000824:	6313      	str	r3, [r2, #48]	; 0x30
 8000826:	4b09      	ldr	r3, [pc, #36]	; (800084c <MX_DMA_Init+0x3c>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800082e:	607b      	str	r3, [r7, #4]
 8000830:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8000832:	2200      	movs	r2, #0
 8000834:	2100      	movs	r1, #0
 8000836:	203b      	movs	r0, #59	; 0x3b
 8000838:	f001 fcc3 	bl	80021c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800083c:	203b      	movs	r0, #59	; 0x3b
 800083e:	f001 fcdc 	bl	80021fa <HAL_NVIC_EnableIRQ>

}
 8000842:	bf00      	nop
 8000844:	3708      	adds	r7, #8
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	40023800 	.word	0x40023800

08000850 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b088      	sub	sp, #32
 8000854:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000856:	f107 030c 	add.w	r3, r7, #12
 800085a:	2200      	movs	r2, #0
 800085c:	601a      	str	r2, [r3, #0]
 800085e:	605a      	str	r2, [r3, #4]
 8000860:	609a      	str	r2, [r3, #8]
 8000862:	60da      	str	r2, [r3, #12]
 8000864:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000866:	2300      	movs	r3, #0
 8000868:	60bb      	str	r3, [r7, #8]
 800086a:	4b3a      	ldr	r3, [pc, #232]	; (8000954 <MX_GPIO_Init+0x104>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086e:	4a39      	ldr	r2, [pc, #228]	; (8000954 <MX_GPIO_Init+0x104>)
 8000870:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000874:	6313      	str	r3, [r2, #48]	; 0x30
 8000876:	4b37      	ldr	r3, [pc, #220]	; (8000954 <MX_GPIO_Init+0x104>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800087e:	60bb      	str	r3, [r7, #8]
 8000880:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	607b      	str	r3, [r7, #4]
 8000886:	4b33      	ldr	r3, [pc, #204]	; (8000954 <MX_GPIO_Init+0x104>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088a:	4a32      	ldr	r2, [pc, #200]	; (8000954 <MX_GPIO_Init+0x104>)
 800088c:	f043 0301 	orr.w	r3, r3, #1
 8000890:	6313      	str	r3, [r2, #48]	; 0x30
 8000892:	4b30      	ldr	r3, [pc, #192]	; (8000954 <MX_GPIO_Init+0x104>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000896:	f003 0301 	and.w	r3, r3, #1
 800089a:	607b      	str	r3, [r7, #4]
 800089c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	603b      	str	r3, [r7, #0]
 80008a2:	4b2c      	ldr	r3, [pc, #176]	; (8000954 <MX_GPIO_Init+0x104>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a6:	4a2b      	ldr	r2, [pc, #172]	; (8000954 <MX_GPIO_Init+0x104>)
 80008a8:	f043 0302 	orr.w	r3, r3, #2
 80008ac:	6313      	str	r3, [r2, #48]	; 0x30
 80008ae:	4b29      	ldr	r3, [pc, #164]	; (8000954 <MX_GPIO_Init+0x104>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b2:	f003 0302 	and.w	r3, r3, #2
 80008b6:	603b      	str	r3, [r7, #0]
 80008b8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_RESET_Pin|LCD_DC_Pin, GPIO_PIN_RESET);
 80008ba:	2200      	movs	r2, #0
 80008bc:	f44f 7140 	mov.w	r1, #768	; 0x300
 80008c0:	4825      	ldr	r0, [pc, #148]	; (8000958 <MX_GPIO_Init+0x108>)
 80008c2:	f002 f9bd 	bl	8002c40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 80008c6:	2200      	movs	r2, #0
 80008c8:	2140      	movs	r1, #64	; 0x40
 80008ca:	4824      	ldr	r0, [pc, #144]	; (800095c <MX_GPIO_Init+0x10c>)
 80008cc:	f002 f9b8 	bl	8002c40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WKUP_Pin;
 80008d0:	2301      	movs	r3, #1
 80008d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008d4:	4b22      	ldr	r3, [pc, #136]	; (8000960 <MX_GPIO_Init+0x110>)
 80008d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008d8:	2301      	movs	r3, #1
 80008da:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(WKUP_GPIO_Port, &GPIO_InitStruct);
 80008dc:	f107 030c 	add.w	r3, r7, #12
 80008e0:	4619      	mov	r1, r3
 80008e2:	481d      	ldr	r0, [pc, #116]	; (8000958 <MX_GPIO_Init+0x108>)
 80008e4:	f002 f812 	bl	800290c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENC_BTN_Pin;
 80008e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008ee:	2300      	movs	r3, #0
 80008f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008f2:	2301      	movs	r3, #1
 80008f4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ENC_BTN_GPIO_Port, &GPIO_InitStruct);
 80008f6:	f107 030c 	add.w	r3, r7, #12
 80008fa:	4619      	mov	r1, r3
 80008fc:	4817      	ldr	r0, [pc, #92]	; (800095c <MX_GPIO_Init+0x10c>)
 80008fe:	f002 f805 	bl	800290c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LCD_RESET_Pin|LCD_DC_Pin;
 8000902:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000906:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000908:	2301      	movs	r3, #1
 800090a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090c:	2300      	movs	r3, #0
 800090e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000910:	2300      	movs	r3, #0
 8000912:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000914:	f107 030c 	add.w	r3, r7, #12
 8000918:	4619      	mov	r1, r3
 800091a:	480f      	ldr	r0, [pc, #60]	; (8000958 <MX_GPIO_Init+0x108>)
 800091c:	f001 fff6 	bl	800290c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 8000920:	2340      	movs	r3, #64	; 0x40
 8000922:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000924:	2301      	movs	r3, #1
 8000926:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000928:	2300      	movs	r3, #0
 800092a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092c:	2300      	movs	r3, #0
 800092e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 8000930:	f107 030c 	add.w	r3, r7, #12
 8000934:	4619      	mov	r1, r3
 8000936:	4809      	ldr	r0, [pc, #36]	; (800095c <MX_GPIO_Init+0x10c>)
 8000938:	f001 ffe8 	bl	800290c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800093c:	2200      	movs	r2, #0
 800093e:	2100      	movs	r1, #0
 8000940:	2006      	movs	r0, #6
 8000942:	f001 fc3e 	bl	80021c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000946:	2006      	movs	r0, #6
 8000948:	f001 fc57 	bl	80021fa <HAL_NVIC_EnableIRQ>

}
 800094c:	bf00      	nop
 800094e:	3720      	adds	r7, #32
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}
 8000954:	40023800 	.word	0x40023800
 8000958:	40020000 	.word	0x40020000
 800095c:	40020400 	.word	0x40020400
 8000960:	10210000 	.word	0x10210000

08000964 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000968:	4b12      	ldr	r3, [pc, #72]	; (80009b4 <MX_I2C1_Init+0x50>)
 800096a:	4a13      	ldr	r2, [pc, #76]	; (80009b8 <MX_I2C1_Init+0x54>)
 800096c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800096e:	4b11      	ldr	r3, [pc, #68]	; (80009b4 <MX_I2C1_Init+0x50>)
 8000970:	4a12      	ldr	r2, [pc, #72]	; (80009bc <MX_I2C1_Init+0x58>)
 8000972:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000974:	4b0f      	ldr	r3, [pc, #60]	; (80009b4 <MX_I2C1_Init+0x50>)
 8000976:	2200      	movs	r2, #0
 8000978:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800097a:	4b0e      	ldr	r3, [pc, #56]	; (80009b4 <MX_I2C1_Init+0x50>)
 800097c:	2200      	movs	r2, #0
 800097e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000980:	4b0c      	ldr	r3, [pc, #48]	; (80009b4 <MX_I2C1_Init+0x50>)
 8000982:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000986:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000988:	4b0a      	ldr	r3, [pc, #40]	; (80009b4 <MX_I2C1_Init+0x50>)
 800098a:	2200      	movs	r2, #0
 800098c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800098e:	4b09      	ldr	r3, [pc, #36]	; (80009b4 <MX_I2C1_Init+0x50>)
 8000990:	2200      	movs	r2, #0
 8000992:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000994:	4b07      	ldr	r3, [pc, #28]	; (80009b4 <MX_I2C1_Init+0x50>)
 8000996:	2200      	movs	r2, #0
 8000998:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800099a:	4b06      	ldr	r3, [pc, #24]	; (80009b4 <MX_I2C1_Init+0x50>)
 800099c:	2200      	movs	r2, #0
 800099e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009a0:	4804      	ldr	r0, [pc, #16]	; (80009b4 <MX_I2C1_Init+0x50>)
 80009a2:	f002 f97f 	bl	8002ca4 <HAL_I2C_Init>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80009ac:	f000 fa88 	bl	8000ec0 <Error_Handler>
  }

}
 80009b0:	bf00      	nop
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	2000a14c 	.word	0x2000a14c
 80009b8:	40005400 	.word	0x40005400
 80009bc:	000186a0 	.word	0x000186a0

080009c0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b08a      	sub	sp, #40	; 0x28
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c8:	f107 0314 	add.w	r3, r7, #20
 80009cc:	2200      	movs	r2, #0
 80009ce:	601a      	str	r2, [r3, #0]
 80009d0:	605a      	str	r2, [r3, #4]
 80009d2:	609a      	str	r2, [r3, #8]
 80009d4:	60da      	str	r2, [r3, #12]
 80009d6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4a19      	ldr	r2, [pc, #100]	; (8000a44 <HAL_I2C_MspInit+0x84>)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d12c      	bne.n	8000a3c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009e2:	2300      	movs	r3, #0
 80009e4:	613b      	str	r3, [r7, #16]
 80009e6:	4b18      	ldr	r3, [pc, #96]	; (8000a48 <HAL_I2C_MspInit+0x88>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ea:	4a17      	ldr	r2, [pc, #92]	; (8000a48 <HAL_I2C_MspInit+0x88>)
 80009ec:	f043 0302 	orr.w	r3, r3, #2
 80009f0:	6313      	str	r3, [r2, #48]	; 0x30
 80009f2:	4b15      	ldr	r3, [pc, #84]	; (8000a48 <HAL_I2C_MspInit+0x88>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f6:	f003 0302 	and.w	r3, r3, #2
 80009fa:	613b      	str	r3, [r7, #16]
 80009fc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80009fe:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000a02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a04:	2312      	movs	r3, #18
 8000a06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a08:	2301      	movs	r3, #1
 8000a0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a0c:	2303      	movs	r3, #3
 8000a0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a10:	2304      	movs	r3, #4
 8000a12:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a14:	f107 0314 	add.w	r3, r7, #20
 8000a18:	4619      	mov	r1, r3
 8000a1a:	480c      	ldr	r0, [pc, #48]	; (8000a4c <HAL_I2C_MspInit+0x8c>)
 8000a1c:	f001 ff76 	bl	800290c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a20:	2300      	movs	r3, #0
 8000a22:	60fb      	str	r3, [r7, #12]
 8000a24:	4b08      	ldr	r3, [pc, #32]	; (8000a48 <HAL_I2C_MspInit+0x88>)
 8000a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a28:	4a07      	ldr	r2, [pc, #28]	; (8000a48 <HAL_I2C_MspInit+0x88>)
 8000a2a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a2e:	6413      	str	r3, [r2, #64]	; 0x40
 8000a30:	4b05      	ldr	r3, [pc, #20]	; (8000a48 <HAL_I2C_MspInit+0x88>)
 8000a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a38:	60fb      	str	r3, [r7, #12]
 8000a3a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000a3c:	bf00      	nop
 8000a3e:	3728      	adds	r7, #40	; 0x28
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	40005400 	.word	0x40005400
 8000a48:	40023800 	.word	0x40023800
 8000a4c:	40020400 	.word	0x40020400

08000a50 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0

  hiwdg.Instance = IWDG;
 8000a54:	4b09      	ldr	r3, [pc, #36]	; (8000a7c <MX_IWDG_Init+0x2c>)
 8000a56:	4a0a      	ldr	r2, [pc, #40]	; (8000a80 <MX_IWDG_Init+0x30>)
 8000a58:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8000a5a:	4b08      	ldr	r3, [pc, #32]	; (8000a7c <MX_IWDG_Init+0x2c>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 8000a60:	4b06      	ldr	r3, [pc, #24]	; (8000a7c <MX_IWDG_Init+0x2c>)
 8000a62:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000a66:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000a68:	4804      	ldr	r0, [pc, #16]	; (8000a7c <MX_IWDG_Init+0x2c>)
 8000a6a:	f002 fa53 	bl	8002f14 <HAL_IWDG_Init>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8000a74:	f000 fa24 	bl	8000ec0 <Error_Handler>
  }

}
 8000a78:	bf00      	nop
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	2000a1a0 	.word	0x2000a1a0
 8000a80:	40003000 	.word	0x40003000

08000a84 <lcd_cmd>:

static uint16_t frame_buffer[LCD_WIDTH * LCD_HEIGHT];


static void lcd_cmd(uint8_t cmd) //send any command to st7735
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 8000a8e:	2200      	movs	r2, #0
 8000a90:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a94:	480b      	ldr	r0, [pc, #44]	; (8000ac4 <lcd_cmd+0x40>)
 8000a96:	f002 f8d3 	bl	8002c40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	2140      	movs	r1, #64	; 0x40
 8000a9e:	480a      	ldr	r0, [pc, #40]	; (8000ac8 <lcd_cmd+0x44>)
 8000aa0:	f002 f8ce 	bl	8002c40 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8000aa4:	1df9      	adds	r1, r7, #7
 8000aa6:	f04f 33ff 	mov.w	r3, #4294967295
 8000aaa:	2201      	movs	r2, #1
 8000aac:	4807      	ldr	r0, [pc, #28]	; (8000acc <lcd_cmd+0x48>)
 8000aae:	f003 f8ca 	bl	8003c46 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000ab2:	2201      	movs	r2, #1
 8000ab4:	2140      	movs	r1, #64	; 0x40
 8000ab6:	4804      	ldr	r0, [pc, #16]	; (8000ac8 <lcd_cmd+0x44>)
 8000ab8:	f002 f8c2 	bl	8002c40 <HAL_GPIO_WritePin>
}
 8000abc:	bf00      	nop
 8000abe:	3708      	adds	r7, #8
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	40020000 	.word	0x40020000
 8000ac8:	40020400 	.word	0x40020400
 8000acc:	2000a248 	.word	0x2000a248

08000ad0 <lcd_data>:

static void lcd_data(uint8_t data)//send data(value for command) to st7735, spi always uses 8bit data
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 8000ada:	2201      	movs	r2, #1
 8000adc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ae0:	480b      	ldr	r0, [pc, #44]	; (8000b10 <lcd_data+0x40>)
 8000ae2:	f002 f8ad 	bl	8002c40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	2140      	movs	r1, #64	; 0x40
 8000aea:	480a      	ldr	r0, [pc, #40]	; (8000b14 <lcd_data+0x44>)
 8000aec:	f002 f8a8 	bl	8002c40 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &data, 1, HAL_MAX_DELAY);
 8000af0:	1df9      	adds	r1, r7, #7
 8000af2:	f04f 33ff 	mov.w	r3, #4294967295
 8000af6:	2201      	movs	r2, #1
 8000af8:	4807      	ldr	r0, [pc, #28]	; (8000b18 <lcd_data+0x48>)
 8000afa:	f003 f8a4 	bl	8003c46 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000afe:	2201      	movs	r2, #1
 8000b00:	2140      	movs	r1, #64	; 0x40
 8000b02:	4804      	ldr	r0, [pc, #16]	; (8000b14 <lcd_data+0x44>)
 8000b04:	f002 f89c 	bl	8002c40 <HAL_GPIO_WritePin>
}
 8000b08:	bf00      	nop
 8000b0a:	3708      	adds	r7, #8
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	40020000 	.word	0x40020000
 8000b14:	40020400 	.word	0x40020400
 8000b18:	2000a248 	.word	0x2000a248

08000b1c <lcd_data16>:

static void lcd_data16(uint16_t value)//function that allows to send 16bit data as 2x 8bit
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	4603      	mov	r3, r0
 8000b24:	80fb      	strh	r3, [r7, #6]
	lcd_data(value >> 8);
 8000b26:	88fb      	ldrh	r3, [r7, #6]
 8000b28:	0a1b      	lsrs	r3, r3, #8
 8000b2a:	b29b      	uxth	r3, r3
 8000b2c:	b2db      	uxtb	r3, r3
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f7ff ffce 	bl	8000ad0 <lcd_data>
	lcd_data(value);
 8000b34:	88fb      	ldrh	r3, [r7, #6]
 8000b36:	b2db      	uxtb	r3, r3
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f7ff ffc9 	bl	8000ad0 <lcd_data>
}
 8000b3e:	bf00      	nop
 8000b40:	3708      	adds	r7, #8
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}

08000b46 <lcd_set_window>:

static void lcd_set_window(int x, int y, int width, int height) {
 8000b46:	b580      	push	{r7, lr}
 8000b48:	b084      	sub	sp, #16
 8000b4a:	af00      	add	r7, sp, #0
 8000b4c:	60f8      	str	r0, [r7, #12]
 8000b4e:	60b9      	str	r1, [r7, #8]
 8000b50:	607a      	str	r2, [r7, #4]
 8000b52:	603b      	str	r3, [r7, #0]
	lcd_cmd(ST7735S_CASET);	//command to set window columns
 8000b54:	202a      	movs	r0, #42	; 0x2a
 8000b56:	f7ff ff95 	bl	8000a84 <lcd_cmd>
	lcd_data16(LCD_OFFSET_X + x);	//start col
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	b29b      	uxth	r3, r3
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f7ff ffdc 	bl	8000b1c <lcd_data16>
	lcd_data16(LCD_OFFSET_X + x + width - 1);	//end col
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	b29a      	uxth	r2, r3
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	b29b      	uxth	r3, r3
 8000b6c:	4413      	add	r3, r2
 8000b6e:	b29b      	uxth	r3, r3
 8000b70:	3b01      	subs	r3, #1
 8000b72:	b29b      	uxth	r3, r3
 8000b74:	4618      	mov	r0, r3
 8000b76:	f7ff ffd1 	bl	8000b1c <lcd_data16>

	lcd_cmd(ST7735S_RASET);	//command to set window rows
 8000b7a:	202b      	movs	r0, #43	; 0x2b
 8000b7c:	f7ff ff82 	bl	8000a84 <lcd_cmd>
	lcd_data16(LCD_OFFSET_Y + y);	//start row
 8000b80:	68bb      	ldr	r3, [r7, #8]
 8000b82:	b29b      	uxth	r3, r3
 8000b84:	4618      	mov	r0, r3
 8000b86:	f7ff ffc9 	bl	8000b1c <lcd_data16>
	lcd_data16(LCD_OFFSET_Y + y + height - 1);	//end row
 8000b8a:	68bb      	ldr	r3, [r7, #8]
 8000b8c:	b29a      	uxth	r2, r3
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	b29b      	uxth	r3, r3
 8000b92:	4413      	add	r3, r2
 8000b94:	b29b      	uxth	r3, r3
 8000b96:	3b01      	subs	r3, #1
 8000b98:	b29b      	uxth	r3, r3
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f7ff ffbe 	bl	8000b1c <lcd_data16>
}
 8000ba0:	bf00      	nop
 8000ba2:	3710      	adds	r7, #16
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd80      	pop	{r7, pc}

08000ba8 <lcd_send>:

static void lcd_send(uint16_t value) {
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	4603      	mov	r3, r0
 8000bb0:	80fb      	strh	r3, [r7, #6]
	if (value & 0x100) { //checks if value is a command (9th bit is 1) or data (9th bit is 0)
 8000bb2:	88fb      	ldrh	r3, [r7, #6]
 8000bb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d005      	beq.n	8000bc8 <lcd_send+0x20>
		lcd_cmd(value);
 8000bbc:	88fb      	ldrh	r3, [r7, #6]
 8000bbe:	b2db      	uxtb	r3, r3
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f7ff ff5f 	bl	8000a84 <lcd_cmd>
	} else {
		lcd_data(value);
	}
}
 8000bc6:	e004      	b.n	8000bd2 <lcd_send+0x2a>
		lcd_data(value);
 8000bc8:	88fb      	ldrh	r3, [r7, #6]
 8000bca:	b2db      	uxtb	r3, r3
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f7ff ff7f 	bl	8000ad0 <lcd_data>
}
 8000bd2:	bf00      	nop
 8000bd4:	3708      	adds	r7, #8
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
	...

08000bdc <lcd_init>:
		0x22, 0x1f, 0x1b, 0x23, 0x37, 0x00, 0x07, 0x02, 0x10, CMD(
				ST7735S_GAMCTRN1), 0x0f, 0x1b, 0x0f, 0x17, 0x33, 0x2c, 0x29,
		0x2e, 0x30, 0x30, 0x39, 0x3f, 0x00, 0x07, 0x03, 0x10, CMD(0xf0), 0x01,
		CMD(0xf6), 0x00, CMD(ST7735S_COLMOD), 0x05, CMD(ST7735S_MADCTL), 0x00, };

void lcd_init(void) {
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
	int i;

	HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_RESET);
 8000be2:	2200      	movs	r2, #0
 8000be4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000be8:	4817      	ldr	r0, [pc, #92]	; (8000c48 <lcd_init+0x6c>)
 8000bea:	f002 f829 	bl	8002c40 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000bee:	2064      	movs	r0, #100	; 0x64
 8000bf0:	f000 fe14 	bl	800181c <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_SET);
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bfa:	4813      	ldr	r0, [pc, #76]	; (8000c48 <lcd_init+0x6c>)
 8000bfc:	f002 f820 	bl	8002c40 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000c00:	2064      	movs	r0, #100	; 0x64
 8000c02:	f000 fe0b 	bl	800181c <HAL_Delay>

	for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 8000c06:	2300      	movs	r3, #0
 8000c08:	607b      	str	r3, [r7, #4]
 8000c0a:	e009      	b.n	8000c20 <lcd_init+0x44>
		lcd_send(init_table[i]);
 8000c0c:	4a0f      	ldr	r2, [pc, #60]	; (8000c4c <lcd_init+0x70>)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c14:	4618      	mov	r0, r3
 8000c16:	f7ff ffc7 	bl	8000ba8 <lcd_send>
	for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	607b      	str	r3, [r7, #4]
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	2b4b      	cmp	r3, #75	; 0x4b
 8000c24:	d9f2      	bls.n	8000c0c <lcd_init+0x30>
	}

	HAL_Delay(200);
 8000c26:	20c8      	movs	r0, #200	; 0xc8
 8000c28:	f000 fdf8 	bl	800181c <HAL_Delay>

	lcd_cmd(ST7735S_SLPOUT);
 8000c2c:	2011      	movs	r0, #17
 8000c2e:	f7ff ff29 	bl	8000a84 <lcd_cmd>
	HAL_Delay(120);
 8000c32:	2078      	movs	r0, #120	; 0x78
 8000c34:	f000 fdf2 	bl	800181c <HAL_Delay>

	lcd_cmd(ST7735S_DISPON);
 8000c38:	2029      	movs	r0, #41	; 0x29
 8000c3a:	f7ff ff23 	bl	8000a84 <lcd_cmd>
}
 8000c3e:	bf00      	nop
 8000c40:	3708      	adds	r7, #8
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	40020000 	.word	0x40020000
 8000c4c:	08005ee4 	.word	0x08005ee4

08000c50 <lcd_put_pixel>:


void lcd_put_pixel(int x, int y, uint16_t color) {
 8000c50:	b480      	push	{r7}
 8000c52:	b085      	sub	sp, #20
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	60f8      	str	r0, [r7, #12]
 8000c58:	60b9      	str	r1, [r7, #8]
 8000c5a:	4613      	mov	r3, r2
 8000c5c:	80fb      	strh	r3, [r7, #6]
	frame_buffer[x + y * LCD_WIDTH] = color;
 8000c5e:	68bb      	ldr	r3, [r7, #8]
 8000c60:	01da      	lsls	r2, r3, #7
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	4413      	add	r3, r2
 8000c66:	4905      	ldr	r1, [pc, #20]	; (8000c7c <lcd_put_pixel+0x2c>)
 8000c68:	88fa      	ldrh	r2, [r7, #6]
 8000c6a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8000c6e:	bf00      	nop
 8000c70:	3714      	adds	r7, #20
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	20000094 	.word	0x20000094

08000c80 <lcd_copy>:


void lcd_copy(void) {
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
	lcd_set_window(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8000c84:	23a0      	movs	r3, #160	; 0xa0
 8000c86:	2280      	movs	r2, #128	; 0x80
 8000c88:	2100      	movs	r1, #0
 8000c8a:	2000      	movs	r0, #0
 8000c8c:	f7ff ff5b 	bl	8000b46 <lcd_set_window>

	lcd_cmd(ST7735S_RAMWR);
 8000c90:	202c      	movs	r0, #44	; 0x2c
 8000c92:	f7ff fef7 	bl	8000a84 <lcd_cmd>
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 8000c96:	2201      	movs	r2, #1
 8000c98:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c9c:	4807      	ldr	r0, [pc, #28]	; (8000cbc <lcd_copy+0x3c>)
 8000c9e:	f001 ffcf 	bl	8002c40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	2140      	movs	r1, #64	; 0x40
 8000ca6:	4806      	ldr	r0, [pc, #24]	; (8000cc0 <lcd_copy+0x40>)
 8000ca8:	f001 ffca 	bl	8002c40 <HAL_GPIO_WritePin>
//	HAL_SPI_Transmit(&hspi2, (uint8_t *)frame_buffer, sizeof(frame_buffer), HAL_MAX_DELAY);
	HAL_SPI_Transmit_DMA(&hspi1, (uint8_t *)frame_buffer, sizeof(frame_buffer));
 8000cac:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 8000cb0:	4904      	ldr	r1, [pc, #16]	; (8000cc4 <lcd_copy+0x44>)
 8000cb2:	4805      	ldr	r0, [pc, #20]	; (8000cc8 <lcd_copy+0x48>)
 8000cb4:	f003 f8fc 	bl	8003eb0 <HAL_SPI_Transmit_DMA>
}
 8000cb8:	bf00      	nop
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	40020000 	.word	0x40020000
 8000cc0:	40020400 	.word	0x40020400
 8000cc4:	20000094 	.word	0x20000094
 8000cc8:	2000a248 	.word	0x2000a248

08000ccc <lcd_transfer_done>:


void lcd_transfer_done(void){
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	2140      	movs	r1, #64	; 0x40
 8000cd4:	4802      	ldr	r0, [pc, #8]	; (8000ce0 <lcd_transfer_done+0x14>)
 8000cd6:	f001 ffb3 	bl	8002c40 <HAL_GPIO_WritePin>
}
 8000cda:	bf00      	nop
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	40020400 	.word	0x40020400

08000ce4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ce8:	f000 fd26 	bl	8001738 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cec:	f000 f826 	bl	8000d3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cf0:	f7ff fdae 	bl	8000850 <MX_GPIO_Init>
  MX_DMA_Init();
 8000cf4:	f7ff fd8c 	bl	8000810 <MX_DMA_Init>
  MX_SPI1_Init();
 8000cf8:	f000 fa50 	bl	800119c <MX_SPI1_Init>
  MX_ADC1_Init();
 8000cfc:	f7ff fc40 	bl	8000580 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000d00:	f7ff fe30 	bl	8000964 <MX_I2C1_Init>
  MX_RTC_Init();
 8000d04:	f000 fa0e 	bl	8001124 <MX_RTC_Init>
  MX_TIM2_Init();
 8000d08:	f000 fc32 	bl	8001570 <MX_TIM2_Init>
  MX_IWDG_Init();
 8000d0c:	f7ff fea0 	bl	8000a50 <MX_IWDG_Init>
  MX_SPI2_Init();
 8000d10:	f000 fa7a 	bl	8001208 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)sensor_data, sizeof(sensor_data)/2);
 8000d14:	2208      	movs	r2, #8
 8000d16:	4907      	ldr	r1, [pc, #28]	; (8000d34 <main+0x50>)
 8000d18:	4807      	ldr	r0, [pc, #28]	; (8000d38 <main+0x54>)
 8000d1a:	f000 fde5 	bl	80018e8 <HAL_ADC_Start_DMA>
	lcd_init();
 8000d1e:	f7ff ff5d 	bl	8000bdc <lcd_init>
//	show_main_menu(5, rgb565(255, 0, 0));
	show_sensor_window();
 8000d22:	f000 f975 	bl	8001010 <show_sensor_window>


	lcd_copy();
 8000d26:	f7ff ffab 	bl	8000c80 <lcd_copy>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		show_sensor_data(sensor_data);
 8000d2a:	4802      	ldr	r0, [pc, #8]	; (8000d34 <main+0x50>)
 8000d2c:	f000 f9be 	bl	80010ac <show_sensor_data>
 8000d30:	e7fb      	b.n	8000d2a <main+0x46>
 8000d32:	bf00      	nop
 8000d34:	2000a1ac 	.word	0x2000a1ac
 8000d38:	2000a0a4 	.word	0x2000a0a4

08000d3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b098      	sub	sp, #96	; 0x60
 8000d40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d42:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000d46:	2230      	movs	r2, #48	; 0x30
 8000d48:	2100      	movs	r1, #0
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f004 fbfd 	bl	800554a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d50:	f107 031c 	add.w	r3, r7, #28
 8000d54:	2200      	movs	r2, #0
 8000d56:	601a      	str	r2, [r3, #0]
 8000d58:	605a      	str	r2, [r3, #4]
 8000d5a:	609a      	str	r2, [r3, #8]
 8000d5c:	60da      	str	r2, [r3, #12]
 8000d5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d60:	f107 0308 	add.w	r3, r7, #8
 8000d64:	2200      	movs	r2, #0
 8000d66:	601a      	str	r2, [r3, #0]
 8000d68:	605a      	str	r2, [r3, #4]
 8000d6a:	609a      	str	r2, [r3, #8]
 8000d6c:	60da      	str	r2, [r3, #12]
 8000d6e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d70:	2300      	movs	r3, #0
 8000d72:	607b      	str	r3, [r7, #4]
 8000d74:	4b31      	ldr	r3, [pc, #196]	; (8000e3c <SystemClock_Config+0x100>)
 8000d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d78:	4a30      	ldr	r2, [pc, #192]	; (8000e3c <SystemClock_Config+0x100>)
 8000d7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d7e:	6413      	str	r3, [r2, #64]	; 0x40
 8000d80:	4b2e      	ldr	r3, [pc, #184]	; (8000e3c <SystemClock_Config+0x100>)
 8000d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d88:	607b      	str	r3, [r7, #4]
 8000d8a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	603b      	str	r3, [r7, #0]
 8000d90:	4b2b      	ldr	r3, [pc, #172]	; (8000e40 <SystemClock_Config+0x104>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000d98:	4a29      	ldr	r2, [pc, #164]	; (8000e40 <SystemClock_Config+0x104>)
 8000d9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d9e:	6013      	str	r3, [r2, #0]
 8000da0:	4b27      	ldr	r3, [pc, #156]	; (8000e40 <SystemClock_Config+0x104>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000da8:	603b      	str	r3, [r7, #0]
 8000daa:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000dac:	230a      	movs	r3, #10
 8000dae:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000db0:	2301      	movs	r3, #1
 8000db2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000db4:	2310      	movs	r3, #16
 8000db6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000db8:	2301      	movs	r3, #1
 8000dba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dbc:	2302      	movs	r3, #2
 8000dbe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000dc4:	2308      	movs	r3, #8
 8000dc6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 84;
 8000dc8:	2354      	movs	r3, #84	; 0x54
 8000dca:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000dcc:	2302      	movs	r3, #2
 8000dce:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000dd0:	2304      	movs	r3, #4
 8000dd2:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dd4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f002 f8d5 	bl	8002f88 <HAL_RCC_OscConfig>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000de4:	f000 f86c 	bl	8000ec0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000de8:	230f      	movs	r3, #15
 8000dea:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dec:	2302      	movs	r3, #2
 8000dee:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000df0:	2300      	movs	r3, #0
 8000df2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000df4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000df8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000dfe:	f107 031c 	add.w	r3, r7, #28
 8000e02:	2102      	movs	r1, #2
 8000e04:	4618      	mov	r0, r3
 8000e06:	f002 fb2f 	bl	8003468 <HAL_RCC_ClockConfig>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d001      	beq.n	8000e14 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8000e10:	f000 f856 	bl	8000ec0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000e14:	2302      	movs	r3, #2
 8000e16:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000e18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e1c:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e1e:	f107 0308 	add.w	r3, r7, #8
 8000e22:	4618      	mov	r0, r3
 8000e24:	f002 fcd8 	bl	80037d8 <HAL_RCCEx_PeriphCLKConfig>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <SystemClock_Config+0xf6>
  {
    Error_Handler();
 8000e2e:	f000 f847 	bl	8000ec0 <Error_Handler>
  }
}
 8000e32:	bf00      	nop
 8000e34:	3760      	adds	r7, #96	; 0x60
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	40023800 	.word	0x40023800
 8000e40:	40007000 	.word	0x40007000

08000e44 <HAL_SPI_TxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi1) {
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	4a04      	ldr	r2, [pc, #16]	; (8000e60 <HAL_SPI_TxCpltCallback+0x1c>)
 8000e50:	4293      	cmp	r3, r2
 8000e52:	d101      	bne.n	8000e58 <HAL_SPI_TxCpltCallback+0x14>
		lcd_transfer_done();
 8000e54:	f7ff ff3a 	bl	8000ccc <lcd_transfer_done>
	}
}
 8000e58:	bf00      	nop
 8000e5a:	3708      	adds	r7, #8
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	2000a248 	.word	0x2000a248

08000e64 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == ENC_BTN_Pin){
 8000e6e:	88fb      	ldrh	r3, [r7, #6]
 8000e70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000e74:	d11c      	bne.n	8000eb0 <HAL_GPIO_EXTI_Callback+0x4c>
		while (HAL_GPIO_ReadPin(ENC_BTN_GPIO_Port, ENC_BTN_Pin) == GPIO_PIN_SET);
 8000e76:	bf00      	nop
 8000e78:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e7c:	480e      	ldr	r0, [pc, #56]	; (8000eb8 <HAL_GPIO_EXTI_Callback+0x54>)
 8000e7e:	f001 fec7 	bl	8002c10 <HAL_GPIO_ReadPin>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b01      	cmp	r3, #1
 8000e86:	d0f7      	beq.n	8000e78 <HAL_GPIO_EXTI_Callback+0x14>
		if (activeScreen == 0){
 8000e88:	4b0c      	ldr	r3, [pc, #48]	; (8000ebc <HAL_GPIO_EXTI_Callback+0x58>)
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	b2db      	uxtb	r3, r3
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d104      	bne.n	8000e9c <HAL_GPIO_EXTI_Callback+0x38>
			show_menu_window();
 8000e92:	f000 f819 	bl	8000ec8 <show_menu_window>
			activeScreen = 1;
 8000e96:	4b09      	ldr	r3, [pc, #36]	; (8000ebc <HAL_GPIO_EXTI_Callback+0x58>)
 8000e98:	2201      	movs	r2, #1
 8000e9a:	701a      	strb	r2, [r3, #0]
		}
		if (activeScreen == 1){
 8000e9c:	4b07      	ldr	r3, [pc, #28]	; (8000ebc <HAL_GPIO_EXTI_Callback+0x58>)
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	b2db      	uxtb	r3, r3
 8000ea2:	2b01      	cmp	r3, #1
 8000ea4:	d104      	bne.n	8000eb0 <HAL_GPIO_EXTI_Callback+0x4c>
			show_sensor_window();
 8000ea6:	f000 f8b3 	bl	8001010 <show_sensor_window>
			activeScreen = 0;
 8000eaa:	4b04      	ldr	r3, [pc, #16]	; (8000ebc <HAL_GPIO_EXTI_Callback+0x58>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8000eb0:	bf00      	nop
 8000eb2:	3708      	adds	r7, #8
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	40020400 	.word	0x40020400
 8000ebc:	2000a094 	.word	0x2000a094

08000ec0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ec4:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000ec6:	e7fe      	b.n	8000ec6 <Error_Handler+0x6>

08000ec8 <show_menu_window>:
#include "font6x9.h"
#include "font5x7.h"

char text_to_parse[20];

void show_menu_window() {
 8000ec8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000ecc:	b085      	sub	sp, #20
 8000ece:	af02      	add	r7, sp, #8
	hagl_clear_screen();
 8000ed0:	f004 f910 	bl	80050f4 <hagl_clear_screen>
	for (int i = 0; i < 5; ++i) {
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	607b      	str	r3, [r7, #4]
 8000ed8:	e028      	b.n	8000f2c <show_menu_window+0x64>
		hagl_draw_rounded_rectangle(i, i, LCD_WIDTH - i, LCD_HEIGHT - i,
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	b21d      	sxth	r5, r3
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	b21e      	sxth	r6, r3
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8000eea:	b29b      	uxth	r3, r3
 8000eec:	fa0f f883 	sxth.w	r8, r3
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	b29b      	uxth	r3, r3
 8000ef4:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 8000ef8:	b29b      	uxth	r3, r3
 8000efa:	fa0f f983 	sxth.w	r9, r3
				5 - i, rgb565(255, 0, 0));
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	b29b      	uxth	r3, r3
 8000f02:	f1c3 0305 	rsb	r3, r3, #5
 8000f06:	b29b      	uxth	r3, r3
		hagl_draw_rounded_rectangle(i, i, LCD_WIDTH - i, LCD_HEIGHT - i,
 8000f08:	b21c      	sxth	r4, r3
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	20ff      	movs	r0, #255	; 0xff
 8000f10:	f004 fab4 	bl	800547c <rgb565>
 8000f14:	4603      	mov	r3, r0
 8000f16:	9301      	str	r3, [sp, #4]
 8000f18:	9400      	str	r4, [sp, #0]
 8000f1a:	464b      	mov	r3, r9
 8000f1c:	4642      	mov	r2, r8
 8000f1e:	4631      	mov	r1, r6
 8000f20:	4628      	mov	r0, r5
 8000f22:	f004 f911 	bl	8005148 <hagl_draw_rounded_rectangle>
	for (int i = 0; i < 5; ++i) {
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	3301      	adds	r3, #1
 8000f2a:	607b      	str	r3, [r7, #4]
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	2b04      	cmp	r3, #4
 8000f30:	ddd3      	ble.n	8000eda <show_menu_window+0x12>
	}
	hagl_put_text(L"USTAWIENIA", 32, 10, rgb565(255, 0, 0), font6x9);
 8000f32:	2200      	movs	r2, #0
 8000f34:	2100      	movs	r1, #0
 8000f36:	20ff      	movs	r0, #255	; 0xff
 8000f38:	f004 faa0 	bl	800547c <rgb565>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	461a      	mov	r2, r3
 8000f40:	4b2b      	ldr	r3, [pc, #172]	; (8000ff0 <show_menu_window+0x128>)
 8000f42:	9300      	str	r3, [sp, #0]
 8000f44:	4613      	mov	r3, r2
 8000f46:	220a      	movs	r2, #10
 8000f48:	2120      	movs	r1, #32
 8000f4a:	482a      	ldr	r0, [pc, #168]	; (8000ff4 <show_menu_window+0x12c>)
 8000f4c:	f004 f84a 	bl	8004fe4 <hagl_put_text>
	hagl_put_text(L"Ilość kanałów:", 10, 30, rgb565(0, 102, 204), font5x7);
 8000f50:	22cc      	movs	r2, #204	; 0xcc
 8000f52:	2166      	movs	r1, #102	; 0x66
 8000f54:	2000      	movs	r0, #0
 8000f56:	f004 fa91 	bl	800547c <rgb565>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	4b26      	ldr	r3, [pc, #152]	; (8000ff8 <show_menu_window+0x130>)
 8000f60:	9300      	str	r3, [sp, #0]
 8000f62:	4613      	mov	r3, r2
 8000f64:	221e      	movs	r2, #30
 8000f66:	210a      	movs	r1, #10
 8000f68:	4824      	ldr	r0, [pc, #144]	; (8000ffc <show_menu_window+0x134>)
 8000f6a:	f004 f83b 	bl	8004fe4 <hagl_put_text>
	hagl_put_text(L"Oversampling:", 10, 50, rgb565(0, 102, 204), font5x7);
 8000f6e:	22cc      	movs	r2, #204	; 0xcc
 8000f70:	2166      	movs	r1, #102	; 0x66
 8000f72:	2000      	movs	r0, #0
 8000f74:	f004 fa82 	bl	800547c <rgb565>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	461a      	mov	r2, r3
 8000f7c:	4b1e      	ldr	r3, [pc, #120]	; (8000ff8 <show_menu_window+0x130>)
 8000f7e:	9300      	str	r3, [sp, #0]
 8000f80:	4613      	mov	r3, r2
 8000f82:	2232      	movs	r2, #50	; 0x32
 8000f84:	210a      	movs	r1, #10
 8000f86:	481e      	ldr	r0, [pc, #120]	; (8001000 <show_menu_window+0x138>)
 8000f88:	f004 f82c 	bl	8004fe4 <hagl_put_text>
	hagl_put_text(L"Kalibracja", 10, 70, rgb565(0, 102, 204), font5x7);
 8000f8c:	22cc      	movs	r2, #204	; 0xcc
 8000f8e:	2166      	movs	r1, #102	; 0x66
 8000f90:	2000      	movs	r0, #0
 8000f92:	f004 fa73 	bl	800547c <rgb565>
 8000f96:	4603      	mov	r3, r0
 8000f98:	461a      	mov	r2, r3
 8000f9a:	4b17      	ldr	r3, [pc, #92]	; (8000ff8 <show_menu_window+0x130>)
 8000f9c:	9300      	str	r3, [sp, #0]
 8000f9e:	4613      	mov	r3, r2
 8000fa0:	2246      	movs	r2, #70	; 0x46
 8000fa2:	210a      	movs	r1, #10
 8000fa4:	4817      	ldr	r0, [pc, #92]	; (8001004 <show_menu_window+0x13c>)
 8000fa6:	f004 f81d 	bl	8004fe4 <hagl_put_text>
	hagl_put_text(L"Inne", 10, 90, rgb565(0, 102, 204), font5x7);
 8000faa:	22cc      	movs	r2, #204	; 0xcc
 8000fac:	2166      	movs	r1, #102	; 0x66
 8000fae:	2000      	movs	r0, #0
 8000fb0:	f004 fa64 	bl	800547c <rgb565>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	4b0f      	ldr	r3, [pc, #60]	; (8000ff8 <show_menu_window+0x130>)
 8000fba:	9300      	str	r3, [sp, #0]
 8000fbc:	4613      	mov	r3, r2
 8000fbe:	225a      	movs	r2, #90	; 0x5a
 8000fc0:	210a      	movs	r1, #10
 8000fc2:	4811      	ldr	r0, [pc, #68]	; (8001008 <show_menu_window+0x140>)
 8000fc4:	f004 f80e 	bl	8004fe4 <hagl_put_text>
	hagl_put_text(L"Powrót", 10, 110, rgb565(102, 255, 102), font5x7);
 8000fc8:	2266      	movs	r2, #102	; 0x66
 8000fca:	21ff      	movs	r1, #255	; 0xff
 8000fcc:	2066      	movs	r0, #102	; 0x66
 8000fce:	f004 fa55 	bl	800547c <rgb565>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	461a      	mov	r2, r3
 8000fd6:	4b08      	ldr	r3, [pc, #32]	; (8000ff8 <show_menu_window+0x130>)
 8000fd8:	9300      	str	r3, [sp, #0]
 8000fda:	4613      	mov	r3, r2
 8000fdc:	226e      	movs	r2, #110	; 0x6e
 8000fde:	210a      	movs	r1, #10
 8000fe0:	480a      	ldr	r0, [pc, #40]	; (800100c <show_menu_window+0x144>)
 8000fe2:	f003 ffff 	bl	8004fe4 <hagl_put_text>
}
 8000fe6:	bf00      	nop
 8000fe8:	370c      	adds	r7, #12
 8000fea:	46bd      	mov	sp, r7
 8000fec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000ff0:	08005f7c 	.word	0x08005f7c
 8000ff4:	08005d94 	.word	0x08005d94
 8000ff8:	08008f34 	.word	0x08008f34
 8000ffc:	08005dc0 	.word	0x08005dc0
 8001000:	08005dfc 	.word	0x08005dfc
 8001004:	08005e34 	.word	0x08005e34
 8001008:	08005e60 	.word	0x08005e60
 800100c:	08005e74 	.word	0x08005e74

08001010 <show_sensor_window>:

void show_sensor_window() {
 8001010:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001014:	b085      	sub	sp, #20
 8001016:	af02      	add	r7, sp, #8
	hagl_clear_screen();
 8001018:	f004 f86c 	bl	80050f4 <hagl_clear_screen>
	for (int i = 0; i < 5; ++i) {
 800101c:	2300      	movs	r3, #0
 800101e:	607b      	str	r3, [r7, #4]
 8001020:	e028      	b.n	8001074 <show_sensor_window+0x64>
		hagl_draw_rounded_rectangle(i, i, LCD_WIDTH - i, LCD_HEIGHT - i,
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	b21d      	sxth	r5, r3
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	b21e      	sxth	r6, r3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	b29b      	uxth	r3, r3
 800102e:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001032:	b29b      	uxth	r3, r3
 8001034:	fa0f f883 	sxth.w	r8, r3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	b29b      	uxth	r3, r3
 800103c:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 8001040:	b29b      	uxth	r3, r3
 8001042:	fa0f f983 	sxth.w	r9, r3
				5 - i, rgb565(68, 0, 0));
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	b29b      	uxth	r3, r3
 800104a:	f1c3 0305 	rsb	r3, r3, #5
 800104e:	b29b      	uxth	r3, r3
		hagl_draw_rounded_rectangle(i, i, LCD_WIDTH - i, LCD_HEIGHT - i,
 8001050:	b21c      	sxth	r4, r3
 8001052:	2200      	movs	r2, #0
 8001054:	2100      	movs	r1, #0
 8001056:	2044      	movs	r0, #68	; 0x44
 8001058:	f004 fa10 	bl	800547c <rgb565>
 800105c:	4603      	mov	r3, r0
 800105e:	9301      	str	r3, [sp, #4]
 8001060:	9400      	str	r4, [sp, #0]
 8001062:	464b      	mov	r3, r9
 8001064:	4642      	mov	r2, r8
 8001066:	4631      	mov	r1, r6
 8001068:	4628      	mov	r0, r5
 800106a:	f004 f86d 	bl	8005148 <hagl_draw_rounded_rectangle>
	for (int i = 0; i < 5; ++i) {
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	3301      	adds	r3, #1
 8001072:	607b      	str	r3, [r7, #4]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2b04      	cmp	r3, #4
 8001078:	ddd3      	ble.n	8001022 <show_sensor_window+0x12>
	}
	hagl_put_text(L"DANE Z CZUJNIKÓW", 32, 10, rgb565(68, 0, 0), font6x9);
 800107a:	2200      	movs	r2, #0
 800107c:	2100      	movs	r1, #0
 800107e:	2044      	movs	r0, #68	; 0x44
 8001080:	f004 f9fc 	bl	800547c <rgb565>
 8001084:	4603      	mov	r3, r0
 8001086:	461a      	mov	r2, r3
 8001088:	4b06      	ldr	r3, [pc, #24]	; (80010a4 <show_sensor_window+0x94>)
 800108a:	9300      	str	r3, [sp, #0]
 800108c:	4613      	mov	r3, r2
 800108e:	220a      	movs	r2, #10
 8001090:	2120      	movs	r1, #32
 8001092:	4805      	ldr	r0, [pc, #20]	; (80010a8 <show_sensor_window+0x98>)
 8001094:	f003 ffa6 	bl	8004fe4 <hagl_put_text>
}
 8001098:	bf00      	nop
 800109a:	370c      	adds	r7, #12
 800109c:	46bd      	mov	sp, r7
 800109e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80010a2:	bf00      	nop
 80010a4:	08005f7c 	.word	0x08005f7c
 80010a8:	08005e90 	.word	0x08005e90

080010ac <show_sensor_data>:

void show_sensor_data(uint16_t sensor_data[]) {
 80010ac:	b590      	push	{r4, r7, lr}
 80010ae:	b087      	sub	sp, #28
 80010b0:	af02      	add	r7, sp, #8
 80010b2:	6078      	str	r0, [r7, #4]
	for (int var = 0; var < sizeof(sensor_data) / 2; ++var) {
 80010b4:	2300      	movs	r3, #0
 80010b6:	60fb      	str	r3, [r7, #12]
 80010b8:	e027      	b.n	800110a <show_sensor_data+0x5e>
		snprintf(text_to_parse, sizeof(text_to_parse), "Kanał: %d\t\t%d", var,
				sensor_data[var]);
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	005b      	lsls	r3, r3, #1
 80010be:	687a      	ldr	r2, [r7, #4]
 80010c0:	4413      	add	r3, r2
 80010c2:	881b      	ldrh	r3, [r3, #0]
		snprintf(text_to_parse, sizeof(text_to_parse), "Kanał: %d\t\t%d", var,
 80010c4:	9300      	str	r3, [sp, #0]
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	4a13      	ldr	r2, [pc, #76]	; (8001118 <show_sensor_data+0x6c>)
 80010ca:	2114      	movs	r1, #20
 80010cc:	4813      	ldr	r0, [pc, #76]	; (800111c <show_sensor_data+0x70>)
 80010ce:	f004 fafd 	bl	80056cc <sniprintf>
		hagl_put_text(text_to_parse, 10, 30 + var * 20, rgb565(0, 102, 204),
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	b29b      	uxth	r3, r3
 80010d6:	461a      	mov	r2, r3
 80010d8:	0092      	lsls	r2, r2, #2
 80010da:	4413      	add	r3, r2
 80010dc:	009b      	lsls	r3, r3, #2
 80010de:	b29b      	uxth	r3, r3
 80010e0:	331e      	adds	r3, #30
 80010e2:	b29b      	uxth	r3, r3
 80010e4:	b21c      	sxth	r4, r3
 80010e6:	22cc      	movs	r2, #204	; 0xcc
 80010e8:	2166      	movs	r1, #102	; 0x66
 80010ea:	2000      	movs	r0, #0
 80010ec:	f004 f9c6 	bl	800547c <rgb565>
 80010f0:	4603      	mov	r3, r0
 80010f2:	461a      	mov	r2, r3
 80010f4:	4b0a      	ldr	r3, [pc, #40]	; (8001120 <show_sensor_data+0x74>)
 80010f6:	9300      	str	r3, [sp, #0]
 80010f8:	4613      	mov	r3, r2
 80010fa:	4622      	mov	r2, r4
 80010fc:	210a      	movs	r1, #10
 80010fe:	4807      	ldr	r0, [pc, #28]	; (800111c <show_sensor_data+0x70>)
 8001100:	f003 ff70 	bl	8004fe4 <hagl_put_text>
	for (int var = 0; var < sizeof(sensor_data) / 2; ++var) {
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	3301      	adds	r3, #1
 8001108:	60fb      	str	r3, [r7, #12]
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	2b01      	cmp	r3, #1
 800110e:	d9d4      	bls.n	80010ba <show_sensor_data+0xe>
				font5x7);
	}
}
 8001110:	bf00      	nop
 8001112:	3714      	adds	r7, #20
 8001114:	46bd      	mov	sp, r7
 8001116:	bd90      	pop	{r4, r7, pc}
 8001118:	08005ed4 	.word	0x08005ed4
 800111c:	2000a1bc 	.word	0x2000a1bc
 8001120:	08008f34 	.word	0x08008f34

08001124 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001128:	4b0f      	ldr	r3, [pc, #60]	; (8001168 <MX_RTC_Init+0x44>)
 800112a:	4a10      	ldr	r2, [pc, #64]	; (800116c <MX_RTC_Init+0x48>)
 800112c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800112e:	4b0e      	ldr	r3, [pc, #56]	; (8001168 <MX_RTC_Init+0x44>)
 8001130:	2200      	movs	r2, #0
 8001132:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001134:	4b0c      	ldr	r3, [pc, #48]	; (8001168 <MX_RTC_Init+0x44>)
 8001136:	227f      	movs	r2, #127	; 0x7f
 8001138:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800113a:	4b0b      	ldr	r3, [pc, #44]	; (8001168 <MX_RTC_Init+0x44>)
 800113c:	22ff      	movs	r2, #255	; 0xff
 800113e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001140:	4b09      	ldr	r3, [pc, #36]	; (8001168 <MX_RTC_Init+0x44>)
 8001142:	2200      	movs	r2, #0
 8001144:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001146:	4b08      	ldr	r3, [pc, #32]	; (8001168 <MX_RTC_Init+0x44>)
 8001148:	2200      	movs	r2, #0
 800114a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800114c:	4b06      	ldr	r3, [pc, #24]	; (8001168 <MX_RTC_Init+0x44>)
 800114e:	2200      	movs	r2, #0
 8001150:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001152:	4805      	ldr	r0, [pc, #20]	; (8001168 <MX_RTC_Init+0x44>)
 8001154:	f002 fc2e 	bl	80039b4 <HAL_RTC_Init>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 800115e:	f7ff feaf 	bl	8000ec0 <Error_Handler>
  }

}
 8001162:	bf00      	nop
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	2000a1d0 	.word	0x2000a1d0
 800116c:	40002800 	.word	0x40002800

08001170 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001170:	b480      	push	{r7}
 8001172:	b083      	sub	sp, #12
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a05      	ldr	r2, [pc, #20]	; (8001194 <HAL_RTC_MspInit+0x24>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d102      	bne.n	8001188 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001182:	4b05      	ldr	r3, [pc, #20]	; (8001198 <HAL_RTC_MspInit+0x28>)
 8001184:	2201      	movs	r2, #1
 8001186:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001188:	bf00      	nop
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr
 8001194:	40002800 	.word	0x40002800
 8001198:	42470e3c 	.word	0x42470e3c

0800119c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80011a0:	4b17      	ldr	r3, [pc, #92]	; (8001200 <MX_SPI1_Init+0x64>)
 80011a2:	4a18      	ldr	r2, [pc, #96]	; (8001204 <MX_SPI1_Init+0x68>)
 80011a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011a6:	4b16      	ldr	r3, [pc, #88]	; (8001200 <MX_SPI1_Init+0x64>)
 80011a8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011ac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80011ae:	4b14      	ldr	r3, [pc, #80]	; (8001200 <MX_SPI1_Init+0x64>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80011b4:	4b12      	ldr	r3, [pc, #72]	; (8001200 <MX_SPI1_Init+0x64>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011ba:	4b11      	ldr	r3, [pc, #68]	; (8001200 <MX_SPI1_Init+0x64>)
 80011bc:	2200      	movs	r2, #0
 80011be:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011c0:	4b0f      	ldr	r3, [pc, #60]	; (8001200 <MX_SPI1_Init+0x64>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80011c6:	4b0e      	ldr	r3, [pc, #56]	; (8001200 <MX_SPI1_Init+0x64>)
 80011c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011cc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80011ce:	4b0c      	ldr	r3, [pc, #48]	; (8001200 <MX_SPI1_Init+0x64>)
 80011d0:	2210      	movs	r2, #16
 80011d2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011d4:	4b0a      	ldr	r3, [pc, #40]	; (8001200 <MX_SPI1_Init+0x64>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80011da:	4b09      	ldr	r3, [pc, #36]	; (8001200 <MX_SPI1_Init+0x64>)
 80011dc:	2200      	movs	r2, #0
 80011de:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011e0:	4b07      	ldr	r3, [pc, #28]	; (8001200 <MX_SPI1_Init+0x64>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80011e6:	4b06      	ldr	r3, [pc, #24]	; (8001200 <MX_SPI1_Init+0x64>)
 80011e8:	220a      	movs	r2, #10
 80011ea:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80011ec:	4804      	ldr	r0, [pc, #16]	; (8001200 <MX_SPI1_Init+0x64>)
 80011ee:	f002 fcc6 	bl	8003b7e <HAL_SPI_Init>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80011f8:	f7ff fe62 	bl	8000ec0 <Error_Handler>
  }

}
 80011fc:	bf00      	nop
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	2000a248 	.word	0x2000a248
 8001204:	40013000 	.word	0x40013000

08001208 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 800120c:	4b17      	ldr	r3, [pc, #92]	; (800126c <MX_SPI2_Init+0x64>)
 800120e:	4a18      	ldr	r2, [pc, #96]	; (8001270 <MX_SPI2_Init+0x68>)
 8001210:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001212:	4b16      	ldr	r3, [pc, #88]	; (800126c <MX_SPI2_Init+0x64>)
 8001214:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001218:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800121a:	4b14      	ldr	r3, [pc, #80]	; (800126c <MX_SPI2_Init+0x64>)
 800121c:	2200      	movs	r2, #0
 800121e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001220:	4b12      	ldr	r3, [pc, #72]	; (800126c <MX_SPI2_Init+0x64>)
 8001222:	2200      	movs	r2, #0
 8001224:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001226:	4b11      	ldr	r3, [pc, #68]	; (800126c <MX_SPI2_Init+0x64>)
 8001228:	2200      	movs	r2, #0
 800122a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800122c:	4b0f      	ldr	r3, [pc, #60]	; (800126c <MX_SPI2_Init+0x64>)
 800122e:	2200      	movs	r2, #0
 8001230:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001232:	4b0e      	ldr	r3, [pc, #56]	; (800126c <MX_SPI2_Init+0x64>)
 8001234:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001238:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800123a:	4b0c      	ldr	r3, [pc, #48]	; (800126c <MX_SPI2_Init+0x64>)
 800123c:	2210      	movs	r2, #16
 800123e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001240:	4b0a      	ldr	r3, [pc, #40]	; (800126c <MX_SPI2_Init+0x64>)
 8001242:	2200      	movs	r2, #0
 8001244:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001246:	4b09      	ldr	r3, [pc, #36]	; (800126c <MX_SPI2_Init+0x64>)
 8001248:	2200      	movs	r2, #0
 800124a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800124c:	4b07      	ldr	r3, [pc, #28]	; (800126c <MX_SPI2_Init+0x64>)
 800124e:	2200      	movs	r2, #0
 8001250:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001252:	4b06      	ldr	r3, [pc, #24]	; (800126c <MX_SPI2_Init+0x64>)
 8001254:	220a      	movs	r2, #10
 8001256:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001258:	4804      	ldr	r0, [pc, #16]	; (800126c <MX_SPI2_Init+0x64>)
 800125a:	f002 fc90 	bl	8003b7e <HAL_SPI_Init>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001264:	f7ff fe2c 	bl	8000ec0 <Error_Handler>
  }

}
 8001268:	bf00      	nop
 800126a:	bd80      	pop	{r7, pc}
 800126c:	2000a1f0 	.word	0x2000a1f0
 8001270:	40003800 	.word	0x40003800

08001274 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b08c      	sub	sp, #48	; 0x30
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800127c:	f107 031c 	add.w	r3, r7, #28
 8001280:	2200      	movs	r2, #0
 8001282:	601a      	str	r2, [r3, #0]
 8001284:	605a      	str	r2, [r3, #4]
 8001286:	609a      	str	r2, [r3, #8]
 8001288:	60da      	str	r2, [r3, #12]
 800128a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a58      	ldr	r2, [pc, #352]	; (80013f4 <HAL_SPI_MspInit+0x180>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d178      	bne.n	8001388 <HAL_SPI_MspInit+0x114>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001296:	2300      	movs	r3, #0
 8001298:	61bb      	str	r3, [r7, #24]
 800129a:	4b57      	ldr	r3, [pc, #348]	; (80013f8 <HAL_SPI_MspInit+0x184>)
 800129c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800129e:	4a56      	ldr	r2, [pc, #344]	; (80013f8 <HAL_SPI_MspInit+0x184>)
 80012a0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80012a4:	6453      	str	r3, [r2, #68]	; 0x44
 80012a6:	4b54      	ldr	r3, [pc, #336]	; (80013f8 <HAL_SPI_MspInit+0x184>)
 80012a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80012ae:	61bb      	str	r3, [r7, #24]
 80012b0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b2:	2300      	movs	r3, #0
 80012b4:	617b      	str	r3, [r7, #20]
 80012b6:	4b50      	ldr	r3, [pc, #320]	; (80013f8 <HAL_SPI_MspInit+0x184>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ba:	4a4f      	ldr	r2, [pc, #316]	; (80013f8 <HAL_SPI_MspInit+0x184>)
 80012bc:	f043 0301 	orr.w	r3, r3, #1
 80012c0:	6313      	str	r3, [r2, #48]	; 0x30
 80012c2:	4b4d      	ldr	r3, [pc, #308]	; (80013f8 <HAL_SPI_MspInit+0x184>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	617b      	str	r3, [r7, #20]
 80012cc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ce:	2300      	movs	r3, #0
 80012d0:	613b      	str	r3, [r7, #16]
 80012d2:	4b49      	ldr	r3, [pc, #292]	; (80013f8 <HAL_SPI_MspInit+0x184>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d6:	4a48      	ldr	r2, [pc, #288]	; (80013f8 <HAL_SPI_MspInit+0x184>)
 80012d8:	f043 0302 	orr.w	r3, r3, #2
 80012dc:	6313      	str	r3, [r2, #48]	; 0x30
 80012de:	4b46      	ldr	r3, [pc, #280]	; (80013f8 <HAL_SPI_MspInit+0x184>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e2:	f003 0302 	and.w	r3, r3, #2
 80012e6:	613b      	str	r3, [r7, #16]
 80012e8:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80012ea:	2320      	movs	r3, #32
 80012ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ee:	2302      	movs	r3, #2
 80012f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f2:	2300      	movs	r3, #0
 80012f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012f6:	2303      	movs	r3, #3
 80012f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80012fa:	2305      	movs	r3, #5
 80012fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012fe:	f107 031c 	add.w	r3, r7, #28
 8001302:	4619      	mov	r1, r3
 8001304:	483d      	ldr	r0, [pc, #244]	; (80013fc <HAL_SPI_MspInit+0x188>)
 8001306:	f001 fb01 	bl	800290c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800130a:	2320      	movs	r3, #32
 800130c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130e:	2302      	movs	r3, #2
 8001310:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001312:	2300      	movs	r3, #0
 8001314:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001316:	2303      	movs	r3, #3
 8001318:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800131a:	2305      	movs	r3, #5
 800131c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800131e:	f107 031c 	add.w	r3, r7, #28
 8001322:	4619      	mov	r1, r3
 8001324:	4836      	ldr	r0, [pc, #216]	; (8001400 <HAL_SPI_MspInit+0x18c>)
 8001326:	f001 faf1 	bl	800290c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 800132a:	4b36      	ldr	r3, [pc, #216]	; (8001404 <HAL_SPI_MspInit+0x190>)
 800132c:	4a36      	ldr	r2, [pc, #216]	; (8001408 <HAL_SPI_MspInit+0x194>)
 800132e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001330:	4b34      	ldr	r3, [pc, #208]	; (8001404 <HAL_SPI_MspInit+0x190>)
 8001332:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001336:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001338:	4b32      	ldr	r3, [pc, #200]	; (8001404 <HAL_SPI_MspInit+0x190>)
 800133a:	2240      	movs	r2, #64	; 0x40
 800133c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800133e:	4b31      	ldr	r3, [pc, #196]	; (8001404 <HAL_SPI_MspInit+0x190>)
 8001340:	2200      	movs	r2, #0
 8001342:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001344:	4b2f      	ldr	r3, [pc, #188]	; (8001404 <HAL_SPI_MspInit+0x190>)
 8001346:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800134a:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800134c:	4b2d      	ldr	r3, [pc, #180]	; (8001404 <HAL_SPI_MspInit+0x190>)
 800134e:	2200      	movs	r2, #0
 8001350:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001352:	4b2c      	ldr	r3, [pc, #176]	; (8001404 <HAL_SPI_MspInit+0x190>)
 8001354:	2200      	movs	r2, #0
 8001356:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001358:	4b2a      	ldr	r3, [pc, #168]	; (8001404 <HAL_SPI_MspInit+0x190>)
 800135a:	2200      	movs	r2, #0
 800135c:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800135e:	4b29      	ldr	r3, [pc, #164]	; (8001404 <HAL_SPI_MspInit+0x190>)
 8001360:	2200      	movs	r2, #0
 8001362:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001364:	4b27      	ldr	r3, [pc, #156]	; (8001404 <HAL_SPI_MspInit+0x190>)
 8001366:	2200      	movs	r2, #0
 8001368:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800136a:	4826      	ldr	r0, [pc, #152]	; (8001404 <HAL_SPI_MspInit+0x190>)
 800136c:	f000 ff60 	bl	8002230 <HAL_DMA_Init>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <HAL_SPI_MspInit+0x106>
    {
      Error_Handler();
 8001376:	f7ff fda3 	bl	8000ec0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4a21      	ldr	r2, [pc, #132]	; (8001404 <HAL_SPI_MspInit+0x190>)
 800137e:	649a      	str	r2, [r3, #72]	; 0x48
 8001380:	4a20      	ldr	r2, [pc, #128]	; (8001404 <HAL_SPI_MspInit+0x190>)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001386:	e031      	b.n	80013ec <HAL_SPI_MspInit+0x178>
  else if(spiHandle->Instance==SPI2)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a1f      	ldr	r2, [pc, #124]	; (800140c <HAL_SPI_MspInit+0x198>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d12c      	bne.n	80013ec <HAL_SPI_MspInit+0x178>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001392:	2300      	movs	r3, #0
 8001394:	60fb      	str	r3, [r7, #12]
 8001396:	4b18      	ldr	r3, [pc, #96]	; (80013f8 <HAL_SPI_MspInit+0x184>)
 8001398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800139a:	4a17      	ldr	r2, [pc, #92]	; (80013f8 <HAL_SPI_MspInit+0x184>)
 800139c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013a0:	6413      	str	r3, [r2, #64]	; 0x40
 80013a2:	4b15      	ldr	r3, [pc, #84]	; (80013f8 <HAL_SPI_MspInit+0x184>)
 80013a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013aa:	60fb      	str	r3, [r7, #12]
 80013ac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ae:	2300      	movs	r3, #0
 80013b0:	60bb      	str	r3, [r7, #8]
 80013b2:	4b11      	ldr	r3, [pc, #68]	; (80013f8 <HAL_SPI_MspInit+0x184>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b6:	4a10      	ldr	r2, [pc, #64]	; (80013f8 <HAL_SPI_MspInit+0x184>)
 80013b8:	f043 0302 	orr.w	r3, r3, #2
 80013bc:	6313      	str	r3, [r2, #48]	; 0x30
 80013be:	4b0e      	ldr	r3, [pc, #56]	; (80013f8 <HAL_SPI_MspInit+0x184>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c2:	f003 0302 	and.w	r3, r3, #2
 80013c6:	60bb      	str	r3, [r7, #8]
 80013c8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SD_SCK_Pin|SD_MISO_Pin|SD_MOSI_Pin;
 80013ca:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 80013ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d0:	2302      	movs	r3, #2
 80013d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d4:	2300      	movs	r3, #0
 80013d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013d8:	2303      	movs	r3, #3
 80013da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80013dc:	2305      	movs	r3, #5
 80013de:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e0:	f107 031c 	add.w	r3, r7, #28
 80013e4:	4619      	mov	r1, r3
 80013e6:	4806      	ldr	r0, [pc, #24]	; (8001400 <HAL_SPI_MspInit+0x18c>)
 80013e8:	f001 fa90 	bl	800290c <HAL_GPIO_Init>
}
 80013ec:	bf00      	nop
 80013ee:	3730      	adds	r7, #48	; 0x30
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	40013000 	.word	0x40013000
 80013f8:	40023800 	.word	0x40023800
 80013fc:	40020000 	.word	0x40020000
 8001400:	40020400 	.word	0x40020400
 8001404:	2000a2a0 	.word	0x2000a2a0
 8001408:	40026458 	.word	0x40026458
 800140c:	40003800 	.word	0x40003800

08001410 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001416:	2300      	movs	r3, #0
 8001418:	607b      	str	r3, [r7, #4]
 800141a:	4b10      	ldr	r3, [pc, #64]	; (800145c <HAL_MspInit+0x4c>)
 800141c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800141e:	4a0f      	ldr	r2, [pc, #60]	; (800145c <HAL_MspInit+0x4c>)
 8001420:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001424:	6453      	str	r3, [r2, #68]	; 0x44
 8001426:	4b0d      	ldr	r3, [pc, #52]	; (800145c <HAL_MspInit+0x4c>)
 8001428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800142a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800142e:	607b      	str	r3, [r7, #4]
 8001430:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001432:	2300      	movs	r3, #0
 8001434:	603b      	str	r3, [r7, #0]
 8001436:	4b09      	ldr	r3, [pc, #36]	; (800145c <HAL_MspInit+0x4c>)
 8001438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800143a:	4a08      	ldr	r2, [pc, #32]	; (800145c <HAL_MspInit+0x4c>)
 800143c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001440:	6413      	str	r3, [r2, #64]	; 0x40
 8001442:	4b06      	ldr	r3, [pc, #24]	; (800145c <HAL_MspInit+0x4c>)
 8001444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001446:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800144a:	603b      	str	r3, [r7, #0]
 800144c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800144e:	bf00      	nop
 8001450:	370c      	adds	r7, #12
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	40023800 	.word	0x40023800

08001460 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001464:	e7fe      	b.n	8001464 <NMI_Handler+0x4>

08001466 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001466:	b480      	push	{r7}
 8001468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800146a:	e7fe      	b.n	800146a <HardFault_Handler+0x4>

0800146c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001470:	e7fe      	b.n	8001470 <MemManage_Handler+0x4>

08001472 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001472:	b480      	push	{r7}
 8001474:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001476:	e7fe      	b.n	8001476 <BusFault_Handler+0x4>

08001478 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800147c:	e7fe      	b.n	800147c <UsageFault_Handler+0x4>

0800147e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800147e:	b480      	push	{r7}
 8001480:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001482:	bf00      	nop
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001490:	bf00      	nop
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr

0800149a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800149a:	b480      	push	{r7}
 800149c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800149e:	bf00      	nop
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr

080014a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014ac:	f000 f996 	bl	80017dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014b0:	bf00      	nop
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80014b8:	2001      	movs	r0, #1
 80014ba:	f001 fbdb 	bl	8002c74 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80014be:	bf00      	nop
 80014c0:	bd80      	pop	{r7, pc}
	...

080014c4 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80014c8:	4802      	ldr	r0, [pc, #8]	; (80014d4 <DMA2_Stream3_IRQHandler+0x10>)
 80014ca:	f000 ffb7 	bl	800243c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	2000a2a0 	.word	0x2000a2a0

080014d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b086      	sub	sp, #24
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014e0:	4a14      	ldr	r2, [pc, #80]	; (8001534 <_sbrk+0x5c>)
 80014e2:	4b15      	ldr	r3, [pc, #84]	; (8001538 <_sbrk+0x60>)
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014ec:	4b13      	ldr	r3, [pc, #76]	; (800153c <_sbrk+0x64>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d102      	bne.n	80014fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014f4:	4b11      	ldr	r3, [pc, #68]	; (800153c <_sbrk+0x64>)
 80014f6:	4a12      	ldr	r2, [pc, #72]	; (8001540 <_sbrk+0x68>)
 80014f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014fa:	4b10      	ldr	r3, [pc, #64]	; (800153c <_sbrk+0x64>)
 80014fc:	681a      	ldr	r2, [r3, #0]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	4413      	add	r3, r2
 8001502:	693a      	ldr	r2, [r7, #16]
 8001504:	429a      	cmp	r2, r3
 8001506:	d207      	bcs.n	8001518 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001508:	f003 ffea 	bl	80054e0 <__errno>
 800150c:	4602      	mov	r2, r0
 800150e:	230c      	movs	r3, #12
 8001510:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001512:	f04f 33ff 	mov.w	r3, #4294967295
 8001516:	e009      	b.n	800152c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001518:	4b08      	ldr	r3, [pc, #32]	; (800153c <_sbrk+0x64>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800151e:	4b07      	ldr	r3, [pc, #28]	; (800153c <_sbrk+0x64>)
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	4413      	add	r3, r2
 8001526:	4a05      	ldr	r2, [pc, #20]	; (800153c <_sbrk+0x64>)
 8001528:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800152a:	68fb      	ldr	r3, [r7, #12]
}
 800152c:	4618      	mov	r0, r3
 800152e:	3718      	adds	r7, #24
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	20010000 	.word	0x20010000
 8001538:	00000800 	.word	0x00000800
 800153c:	2000a098 	.word	0x2000a098
 8001540:	2000a348 	.word	0x2000a348

08001544 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001548:	4b08      	ldr	r3, [pc, #32]	; (800156c <SystemInit+0x28>)
 800154a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800154e:	4a07      	ldr	r2, [pc, #28]	; (800156c <SystemInit+0x28>)
 8001550:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001554:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001558:	4b04      	ldr	r3, [pc, #16]	; (800156c <SystemInit+0x28>)
 800155a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800155e:	609a      	str	r2, [r3, #8]
#endif
}
 8001560:	bf00      	nop
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	e000ed00 	.word	0xe000ed00

08001570 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b08c      	sub	sp, #48	; 0x30
 8001574:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8001576:	f107 030c 	add.w	r3, r7, #12
 800157a:	2224      	movs	r2, #36	; 0x24
 800157c:	2100      	movs	r1, #0
 800157e:	4618      	mov	r0, r3
 8001580:	f003 ffe3 	bl	800554a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001584:	1d3b      	adds	r3, r7, #4
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 800158c:	4b21      	ldr	r3, [pc, #132]	; (8001614 <MX_TIM2_Init+0xa4>)
 800158e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001592:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001594:	4b1f      	ldr	r3, [pc, #124]	; (8001614 <MX_TIM2_Init+0xa4>)
 8001596:	2200      	movs	r2, #0
 8001598:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800159a:	4b1e      	ldr	r3, [pc, #120]	; (8001614 <MX_TIM2_Init+0xa4>)
 800159c:	2200      	movs	r2, #0
 800159e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80015a0:	4b1c      	ldr	r3, [pc, #112]	; (8001614 <MX_TIM2_Init+0xa4>)
 80015a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015a6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015a8:	4b1a      	ldr	r3, [pc, #104]	; (8001614 <MX_TIM2_Init+0xa4>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ae:	4b19      	ldr	r3, [pc, #100]	; (8001614 <MX_TIM2_Init+0xa4>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80015b4:	2303      	movs	r3, #3
 80015b6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80015b8:	2300      	movs	r3, #0
 80015ba:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80015bc:	2301      	movs	r3, #1
 80015be:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80015c0:	2300      	movs	r3, #0
 80015c2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 80015c4:	230f      	movs	r3, #15
 80015c6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80015c8:	2300      	movs	r3, #0
 80015ca:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80015cc:	2301      	movs	r3, #1
 80015ce:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80015d0:	2300      	movs	r3, #0
 80015d2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 80015d4:	230f      	movs	r3, #15
 80015d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80015d8:	f107 030c 	add.w	r3, r7, #12
 80015dc:	4619      	mov	r1, r3
 80015de:	480d      	ldr	r0, [pc, #52]	; (8001614 <MX_TIM2_Init+0xa4>)
 80015e0:	f002 fe56 	bl	8004290 <HAL_TIM_Encoder_Init>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80015ea:	f7ff fc69 	bl	8000ec0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015ee:	2300      	movs	r3, #0
 80015f0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015f2:	2300      	movs	r3, #0
 80015f4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015f6:	1d3b      	adds	r3, r7, #4
 80015f8:	4619      	mov	r1, r3
 80015fa:	4806      	ldr	r0, [pc, #24]	; (8001614 <MX_TIM2_Init+0xa4>)
 80015fc:	f002 ff5a 	bl	80044b4 <HAL_TIMEx_MasterConfigSynchronization>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001606:	f7ff fc5b 	bl	8000ec0 <Error_Handler>
  }

}
 800160a:	bf00      	nop
 800160c:	3730      	adds	r7, #48	; 0x30
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	2000a300 	.word	0x2000a300

08001618 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b08a      	sub	sp, #40	; 0x28
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001620:	f107 0314 	add.w	r3, r7, #20
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	605a      	str	r2, [r3, #4]
 800162a:	609a      	str	r2, [r3, #8]
 800162c:	60da      	str	r2, [r3, #12]
 800162e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001638:	d14a      	bne.n	80016d0 <HAL_TIM_Encoder_MspInit+0xb8>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	613b      	str	r3, [r7, #16]
 800163e:	4b26      	ldr	r3, [pc, #152]	; (80016d8 <HAL_TIM_Encoder_MspInit+0xc0>)
 8001640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001642:	4a25      	ldr	r2, [pc, #148]	; (80016d8 <HAL_TIM_Encoder_MspInit+0xc0>)
 8001644:	f043 0301 	orr.w	r3, r3, #1
 8001648:	6413      	str	r3, [r2, #64]	; 0x40
 800164a:	4b23      	ldr	r3, [pc, #140]	; (80016d8 <HAL_TIM_Encoder_MspInit+0xc0>)
 800164c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164e:	f003 0301 	and.w	r3, r3, #1
 8001652:	613b      	str	r3, [r7, #16]
 8001654:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001656:	2300      	movs	r3, #0
 8001658:	60fb      	str	r3, [r7, #12]
 800165a:	4b1f      	ldr	r3, [pc, #124]	; (80016d8 <HAL_TIM_Encoder_MspInit+0xc0>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165e:	4a1e      	ldr	r2, [pc, #120]	; (80016d8 <HAL_TIM_Encoder_MspInit+0xc0>)
 8001660:	f043 0301 	orr.w	r3, r3, #1
 8001664:	6313      	str	r3, [r2, #48]	; 0x30
 8001666:	4b1c      	ldr	r3, [pc, #112]	; (80016d8 <HAL_TIM_Encoder_MspInit+0xc0>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166a:	f003 0301 	and.w	r3, r3, #1
 800166e:	60fb      	str	r3, [r7, #12]
 8001670:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001672:	2300      	movs	r3, #0
 8001674:	60bb      	str	r3, [r7, #8]
 8001676:	4b18      	ldr	r3, [pc, #96]	; (80016d8 <HAL_TIM_Encoder_MspInit+0xc0>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167a:	4a17      	ldr	r2, [pc, #92]	; (80016d8 <HAL_TIM_Encoder_MspInit+0xc0>)
 800167c:	f043 0302 	orr.w	r3, r3, #2
 8001680:	6313      	str	r3, [r2, #48]	; 0x30
 8001682:	4b15      	ldr	r3, [pc, #84]	; (80016d8 <HAL_TIM_Encoder_MspInit+0xc0>)
 8001684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001686:	f003 0302 	and.w	r3, r3, #2
 800168a:	60bb      	str	r3, [r7, #8]
 800168c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800168e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001692:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001694:	2302      	movs	r3, #2
 8001696:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001698:	2300      	movs	r3, #0
 800169a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169c:	2300      	movs	r3, #0
 800169e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80016a0:	2301      	movs	r3, #1
 80016a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016a4:	f107 0314 	add.w	r3, r7, #20
 80016a8:	4619      	mov	r1, r3
 80016aa:	480c      	ldr	r0, [pc, #48]	; (80016dc <HAL_TIM_Encoder_MspInit+0xc4>)
 80016ac:	f001 f92e 	bl	800290c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80016b0:	2308      	movs	r3, #8
 80016b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b4:	2302      	movs	r3, #2
 80016b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b8:	2300      	movs	r3, #0
 80016ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016bc:	2300      	movs	r3, #0
 80016be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80016c0:	2301      	movs	r3, #1
 80016c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016c4:	f107 0314 	add.w	r3, r7, #20
 80016c8:	4619      	mov	r1, r3
 80016ca:	4805      	ldr	r0, [pc, #20]	; (80016e0 <HAL_TIM_Encoder_MspInit+0xc8>)
 80016cc:	f001 f91e 	bl	800290c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80016d0:	bf00      	nop
 80016d2:	3728      	adds	r7, #40	; 0x28
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	40023800 	.word	0x40023800
 80016dc:	40020000 	.word	0x40020000
 80016e0:	40020400 	.word	0x40020400

080016e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80016e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800171c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80016e8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80016ea:	e003      	b.n	80016f4 <LoopCopyDataInit>

080016ec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80016ec:	4b0c      	ldr	r3, [pc, #48]	; (8001720 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80016ee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80016f0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80016f2:	3104      	adds	r1, #4

080016f4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80016f4:	480b      	ldr	r0, [pc, #44]	; (8001724 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80016f6:	4b0c      	ldr	r3, [pc, #48]	; (8001728 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80016f8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80016fa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80016fc:	d3f6      	bcc.n	80016ec <CopyDataInit>
  ldr  r2, =_sbss
 80016fe:	4a0b      	ldr	r2, [pc, #44]	; (800172c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001700:	e002      	b.n	8001708 <LoopFillZerobss>

08001702 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001702:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001704:	f842 3b04 	str.w	r3, [r2], #4

08001708 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001708:	4b09      	ldr	r3, [pc, #36]	; (8001730 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800170a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800170c:	d3f9      	bcc.n	8001702 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800170e:	f7ff ff19 	bl	8001544 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001712:	f003 feeb 	bl	80054ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001716:	f7ff fae5 	bl	8000ce4 <main>
  bx  lr    
 800171a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800171c:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
 8001720:	0800c500 	.word	0x0800c500
  ldr  r0, =_sdata
 8001724:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001728:	20000078 	.word	0x20000078
  ldr  r2, =_sbss
 800172c:	20000078 	.word	0x20000078
  ldr  r3, = _ebss
 8001730:	2000a348 	.word	0x2000a348

08001734 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001734:	e7fe      	b.n	8001734 <ADC_IRQHandler>
	...

08001738 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800173c:	4b0e      	ldr	r3, [pc, #56]	; (8001778 <HAL_Init+0x40>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a0d      	ldr	r2, [pc, #52]	; (8001778 <HAL_Init+0x40>)
 8001742:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001746:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001748:	4b0b      	ldr	r3, [pc, #44]	; (8001778 <HAL_Init+0x40>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a0a      	ldr	r2, [pc, #40]	; (8001778 <HAL_Init+0x40>)
 800174e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001752:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001754:	4b08      	ldr	r3, [pc, #32]	; (8001778 <HAL_Init+0x40>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a07      	ldr	r2, [pc, #28]	; (8001778 <HAL_Init+0x40>)
 800175a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800175e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001760:	2003      	movs	r0, #3
 8001762:	f000 fd23 	bl	80021ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001766:	2000      	movs	r0, #0
 8001768:	f000 f808 	bl	800177c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800176c:	f7ff fe50 	bl	8001410 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001770:	2300      	movs	r3, #0
}
 8001772:	4618      	mov	r0, r3
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	40023c00 	.word	0x40023c00

0800177c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001784:	4b12      	ldr	r3, [pc, #72]	; (80017d0 <HAL_InitTick+0x54>)
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	4b12      	ldr	r3, [pc, #72]	; (80017d4 <HAL_InitTick+0x58>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	4619      	mov	r1, r3
 800178e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001792:	fbb3 f3f1 	udiv	r3, r3, r1
 8001796:	fbb2 f3f3 	udiv	r3, r2, r3
 800179a:	4618      	mov	r0, r3
 800179c:	f000 fd3b 	bl	8002216 <HAL_SYSTICK_Config>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e00e      	b.n	80017c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2b0f      	cmp	r3, #15
 80017ae:	d80a      	bhi.n	80017c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017b0:	2200      	movs	r2, #0
 80017b2:	6879      	ldr	r1, [r7, #4]
 80017b4:	f04f 30ff 	mov.w	r0, #4294967295
 80017b8:	f000 fd03 	bl	80021c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017bc:	4a06      	ldr	r2, [pc, #24]	; (80017d8 <HAL_InitTick+0x5c>)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017c2:	2300      	movs	r3, #0
 80017c4:	e000      	b.n	80017c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	20000000 	.word	0x20000000
 80017d4:	20000008 	.word	0x20000008
 80017d8:	20000004 	.word	0x20000004

080017dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017e0:	4b06      	ldr	r3, [pc, #24]	; (80017fc <HAL_IncTick+0x20>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	461a      	mov	r2, r3
 80017e6:	4b06      	ldr	r3, [pc, #24]	; (8001800 <HAL_IncTick+0x24>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4413      	add	r3, r2
 80017ec:	4a04      	ldr	r2, [pc, #16]	; (8001800 <HAL_IncTick+0x24>)
 80017ee:	6013      	str	r3, [r2, #0]
}
 80017f0:	bf00      	nop
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	20000008 	.word	0x20000008
 8001800:	2000a340 	.word	0x2000a340

08001804 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  return uwTick;
 8001808:	4b03      	ldr	r3, [pc, #12]	; (8001818 <HAL_GetTick+0x14>)
 800180a:	681b      	ldr	r3, [r3, #0]
}
 800180c:	4618      	mov	r0, r3
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	2000a340 	.word	0x2000a340

0800181c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b084      	sub	sp, #16
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001824:	f7ff ffee 	bl	8001804 <HAL_GetTick>
 8001828:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001834:	d005      	beq.n	8001842 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001836:	4b09      	ldr	r3, [pc, #36]	; (800185c <HAL_Delay+0x40>)
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	461a      	mov	r2, r3
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	4413      	add	r3, r2
 8001840:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001842:	bf00      	nop
 8001844:	f7ff ffde 	bl	8001804 <HAL_GetTick>
 8001848:	4602      	mov	r2, r0
 800184a:	68bb      	ldr	r3, [r7, #8]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	68fa      	ldr	r2, [r7, #12]
 8001850:	429a      	cmp	r2, r3
 8001852:	d8f7      	bhi.n	8001844 <HAL_Delay+0x28>
  {
  }
}
 8001854:	bf00      	nop
 8001856:	3710      	adds	r7, #16
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	20000008 	.word	0x20000008

08001860 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001868:	2300      	movs	r3, #0
 800186a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d101      	bne.n	8001876 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001872:	2301      	movs	r3, #1
 8001874:	e033      	b.n	80018de <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187a:	2b00      	cmp	r3, #0
 800187c:	d109      	bne.n	8001892 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800187e:	6878      	ldr	r0, [r7, #4]
 8001880:	f7fe ff32 	bl	80006e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2200      	movs	r2, #0
 8001888:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2200      	movs	r2, #0
 800188e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001896:	f003 0310 	and.w	r3, r3, #16
 800189a:	2b00      	cmp	r3, #0
 800189c:	d118      	bne.n	80018d0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80018a6:	f023 0302 	bic.w	r3, r3, #2
 80018aa:	f043 0202 	orr.w	r2, r3, #2
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80018b2:	6878      	ldr	r0, [r7, #4]
 80018b4:	f000 fa2c 	bl	8001d10 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2200      	movs	r2, #0
 80018bc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c2:	f023 0303 	bic.w	r3, r3, #3
 80018c6:	f043 0201 	orr.w	r2, r3, #1
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	641a      	str	r2, [r3, #64]	; 0x40
 80018ce:	e001      	b.n	80018d4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2200      	movs	r2, #0
 80018d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80018dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3710      	adds	r7, #16
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
	...

080018e8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b086      	sub	sp, #24
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	60f8      	str	r0, [r7, #12]
 80018f0:	60b9      	str	r1, [r7, #8]
 80018f2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80018f4:	2300      	movs	r3, #0
 80018f6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d101      	bne.n	8001906 <HAL_ADC_Start_DMA+0x1e>
 8001902:	2302      	movs	r3, #2
 8001904:	e0b1      	b.n	8001a6a <HAL_ADC_Start_DMA+0x182>
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	2201      	movs	r2, #1
 800190a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	f003 0301 	and.w	r3, r3, #1
 8001918:	2b01      	cmp	r3, #1
 800191a:	d018      	beq.n	800194e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	689a      	ldr	r2, [r3, #8]
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f042 0201 	orr.w	r2, r2, #1
 800192a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800192c:	4b51      	ldr	r3, [pc, #324]	; (8001a74 <HAL_ADC_Start_DMA+0x18c>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a51      	ldr	r2, [pc, #324]	; (8001a78 <HAL_ADC_Start_DMA+0x190>)
 8001932:	fba2 2303 	umull	r2, r3, r2, r3
 8001936:	0c9a      	lsrs	r2, r3, #18
 8001938:	4613      	mov	r3, r2
 800193a:	005b      	lsls	r3, r3, #1
 800193c:	4413      	add	r3, r2
 800193e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001940:	e002      	b.n	8001948 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	3b01      	subs	r3, #1
 8001946:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d1f9      	bne.n	8001942 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	f003 0301 	and.w	r3, r3, #1
 8001958:	2b01      	cmp	r3, #1
 800195a:	f040 8085 	bne.w	8001a68 <HAL_ADC_Start_DMA+0x180>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001962:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001966:	f023 0301 	bic.w	r3, r3, #1
 800196a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800197c:	2b00      	cmp	r3, #0
 800197e:	d007      	beq.n	8001990 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001984:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001988:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001994:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001998:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800199c:	d106      	bne.n	80019ac <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019a2:	f023 0206 	bic.w	r2, r3, #6
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	645a      	str	r2, [r3, #68]	; 0x44
 80019aa:	e002      	b.n	80019b2 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	2200      	movs	r2, #0
 80019b0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	2200      	movs	r2, #0
 80019b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80019ba:	4b30      	ldr	r3, [pc, #192]	; (8001a7c <HAL_ADC_Start_DMA+0x194>)
 80019bc:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019c2:	4a2f      	ldr	r2, [pc, #188]	; (8001a80 <HAL_ADC_Start_DMA+0x198>)
 80019c4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019ca:	4a2e      	ldr	r2, [pc, #184]	; (8001a84 <HAL_ADC_Start_DMA+0x19c>)
 80019cc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019d2:	4a2d      	ldr	r2, [pc, #180]	; (8001a88 <HAL_ADC_Start_DMA+0x1a0>)
 80019d4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80019de:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	685a      	ldr	r2, [r3, #4]
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80019ee:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	689a      	ldr	r2, [r3, #8]
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80019fe:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	334c      	adds	r3, #76	; 0x4c
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	68ba      	ldr	r2, [r7, #8]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	f000 fcbc 	bl	800238c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f003 031f 	and.w	r3, r3, #31
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d10f      	bne.n	8001a40 <HAL_ADC_Start_DMA+0x158>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d11c      	bne.n	8001a68 <HAL_ADC_Start_DMA+0x180>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	689a      	ldr	r2, [r3, #8]
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001a3c:	609a      	str	r2, [r3, #8]
 8001a3e:	e013      	b.n	8001a68 <HAL_ADC_Start_DMA+0x180>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a11      	ldr	r2, [pc, #68]	; (8001a8c <HAL_ADC_Start_DMA+0x1a4>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d10e      	bne.n	8001a68 <HAL_ADC_Start_DMA+0x180>
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d107      	bne.n	8001a68 <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	689a      	ldr	r2, [r3, #8]
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001a66:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8001a68:	2300      	movs	r3, #0
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3718      	adds	r7, #24
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	20000000 	.word	0x20000000
 8001a78:	431bde83 	.word	0x431bde83
 8001a7c:	40012300 	.word	0x40012300
 8001a80:	08001f09 	.word	0x08001f09
 8001a84:	08001fc3 	.word	0x08001fc3
 8001a88:	08001fdf 	.word	0x08001fdf
 8001a8c:	40012000 	.word	0x40012000

08001a90 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001a98:	bf00      	nop
 8001a9a:	370c      	adds	r7, #12
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr

08001aa4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001aac:	bf00      	nop
 8001aae:	370c      	adds	r7, #12
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr

08001ab8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001ac0:	bf00      	nop
 8001ac2:	370c      	adds	r7, #12
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr

08001acc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b085      	sub	sp, #20
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
 8001ad4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	d101      	bne.n	8001ae8 <HAL_ADC_ConfigChannel+0x1c>
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	e105      	b.n	8001cf4 <HAL_ADC_ConfigChannel+0x228>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2201      	movs	r2, #1
 8001aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	2b09      	cmp	r3, #9
 8001af6:	d925      	bls.n	8001b44 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	68d9      	ldr	r1, [r3, #12]
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	b29b      	uxth	r3, r3
 8001b04:	461a      	mov	r2, r3
 8001b06:	4613      	mov	r3, r2
 8001b08:	005b      	lsls	r3, r3, #1
 8001b0a:	4413      	add	r3, r2
 8001b0c:	3b1e      	subs	r3, #30
 8001b0e:	2207      	movs	r2, #7
 8001b10:	fa02 f303 	lsl.w	r3, r2, r3
 8001b14:	43da      	mvns	r2, r3
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	400a      	ands	r2, r1
 8001b1c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	68d9      	ldr	r1, [r3, #12]
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	689a      	ldr	r2, [r3, #8]
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	b29b      	uxth	r3, r3
 8001b2e:	4618      	mov	r0, r3
 8001b30:	4603      	mov	r3, r0
 8001b32:	005b      	lsls	r3, r3, #1
 8001b34:	4403      	add	r3, r0
 8001b36:	3b1e      	subs	r3, #30
 8001b38:	409a      	lsls	r2, r3
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	430a      	orrs	r2, r1
 8001b40:	60da      	str	r2, [r3, #12]
 8001b42:	e022      	b.n	8001b8a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	6919      	ldr	r1, [r3, #16]
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	b29b      	uxth	r3, r3
 8001b50:	461a      	mov	r2, r3
 8001b52:	4613      	mov	r3, r2
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	4413      	add	r3, r2
 8001b58:	2207      	movs	r2, #7
 8001b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5e:	43da      	mvns	r2, r3
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	400a      	ands	r2, r1
 8001b66:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	6919      	ldr	r1, [r3, #16]
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	689a      	ldr	r2, [r3, #8]
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	b29b      	uxth	r3, r3
 8001b78:	4618      	mov	r0, r3
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	005b      	lsls	r3, r3, #1
 8001b7e:	4403      	add	r3, r0
 8001b80:	409a      	lsls	r2, r3
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	430a      	orrs	r2, r1
 8001b88:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	2b06      	cmp	r3, #6
 8001b90:	d824      	bhi.n	8001bdc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	685a      	ldr	r2, [r3, #4]
 8001b9c:	4613      	mov	r3, r2
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	4413      	add	r3, r2
 8001ba2:	3b05      	subs	r3, #5
 8001ba4:	221f      	movs	r2, #31
 8001ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8001baa:	43da      	mvns	r2, r3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	400a      	ands	r2, r1
 8001bb2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	b29b      	uxth	r3, r3
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	685a      	ldr	r2, [r3, #4]
 8001bc6:	4613      	mov	r3, r2
 8001bc8:	009b      	lsls	r3, r3, #2
 8001bca:	4413      	add	r3, r2
 8001bcc:	3b05      	subs	r3, #5
 8001bce:	fa00 f203 	lsl.w	r2, r0, r3
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	635a      	str	r2, [r3, #52]	; 0x34
 8001bda:	e04c      	b.n	8001c76 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	2b0c      	cmp	r3, #12
 8001be2:	d824      	bhi.n	8001c2e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	685a      	ldr	r2, [r3, #4]
 8001bee:	4613      	mov	r3, r2
 8001bf0:	009b      	lsls	r3, r3, #2
 8001bf2:	4413      	add	r3, r2
 8001bf4:	3b23      	subs	r3, #35	; 0x23
 8001bf6:	221f      	movs	r2, #31
 8001bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfc:	43da      	mvns	r2, r3
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	400a      	ands	r2, r1
 8001c04:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	b29b      	uxth	r3, r3
 8001c12:	4618      	mov	r0, r3
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	685a      	ldr	r2, [r3, #4]
 8001c18:	4613      	mov	r3, r2
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	4413      	add	r3, r2
 8001c1e:	3b23      	subs	r3, #35	; 0x23
 8001c20:	fa00 f203 	lsl.w	r2, r0, r3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	430a      	orrs	r2, r1
 8001c2a:	631a      	str	r2, [r3, #48]	; 0x30
 8001c2c:	e023      	b.n	8001c76 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	685a      	ldr	r2, [r3, #4]
 8001c38:	4613      	mov	r3, r2
 8001c3a:	009b      	lsls	r3, r3, #2
 8001c3c:	4413      	add	r3, r2
 8001c3e:	3b41      	subs	r3, #65	; 0x41
 8001c40:	221f      	movs	r2, #31
 8001c42:	fa02 f303 	lsl.w	r3, r2, r3
 8001c46:	43da      	mvns	r2, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	400a      	ands	r2, r1
 8001c4e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	b29b      	uxth	r3, r3
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	685a      	ldr	r2, [r3, #4]
 8001c62:	4613      	mov	r3, r2
 8001c64:	009b      	lsls	r3, r3, #2
 8001c66:	4413      	add	r3, r2
 8001c68:	3b41      	subs	r3, #65	; 0x41
 8001c6a:	fa00 f203 	lsl.w	r2, r0, r3
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	430a      	orrs	r2, r1
 8001c74:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c76:	4b22      	ldr	r3, [pc, #136]	; (8001d00 <HAL_ADC_ConfigChannel+0x234>)
 8001c78:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a21      	ldr	r2, [pc, #132]	; (8001d04 <HAL_ADC_ConfigChannel+0x238>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d109      	bne.n	8001c98 <HAL_ADC_ConfigChannel+0x1cc>
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	2b12      	cmp	r3, #18
 8001c8a:	d105      	bne.n	8001c98 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a19      	ldr	r2, [pc, #100]	; (8001d04 <HAL_ADC_ConfigChannel+0x238>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d123      	bne.n	8001cea <HAL_ADC_ConfigChannel+0x21e>
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2b10      	cmp	r3, #16
 8001ca8:	d003      	beq.n	8001cb2 <HAL_ADC_ConfigChannel+0x1e6>
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	2b11      	cmp	r3, #17
 8001cb0:	d11b      	bne.n	8001cea <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	2b10      	cmp	r3, #16
 8001cc4:	d111      	bne.n	8001cea <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001cc6:	4b10      	ldr	r3, [pc, #64]	; (8001d08 <HAL_ADC_ConfigChannel+0x23c>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a10      	ldr	r2, [pc, #64]	; (8001d0c <HAL_ADC_ConfigChannel+0x240>)
 8001ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8001cd0:	0c9a      	lsrs	r2, r3, #18
 8001cd2:	4613      	mov	r3, r2
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	4413      	add	r3, r2
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001cdc:	e002      	b.n	8001ce4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001cde:	68bb      	ldr	r3, [r7, #8]
 8001ce0:	3b01      	subs	r3, #1
 8001ce2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d1f9      	bne.n	8001cde <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2200      	movs	r2, #0
 8001cee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001cf2:	2300      	movs	r3, #0
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3714      	adds	r7, #20
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr
 8001d00:	40012300 	.word	0x40012300
 8001d04:	40012000 	.word	0x40012000
 8001d08:	20000000 	.word	0x20000000
 8001d0c:	431bde83 	.word	0x431bde83

08001d10 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b085      	sub	sp, #20
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d18:	4b79      	ldr	r3, [pc, #484]	; (8001f00 <ADC_Init+0x1f0>)
 8001d1a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	685a      	ldr	r2, [r3, #4]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	431a      	orrs	r2, r3
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	685a      	ldr	r2, [r3, #4]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001d44:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	6859      	ldr	r1, [r3, #4]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	691b      	ldr	r3, [r3, #16]
 8001d50:	021a      	lsls	r2, r3, #8
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	430a      	orrs	r2, r1
 8001d58:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	685a      	ldr	r2, [r3, #4]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001d68:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	6859      	ldr	r1, [r3, #4]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	689a      	ldr	r2, [r3, #8]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	430a      	orrs	r2, r1
 8001d7a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	689a      	ldr	r2, [r3, #8]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001d8a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	6899      	ldr	r1, [r3, #8]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	68da      	ldr	r2, [r3, #12]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	430a      	orrs	r2, r1
 8001d9c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001da2:	4a58      	ldr	r2, [pc, #352]	; (8001f04 <ADC_Init+0x1f4>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d022      	beq.n	8001dee <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	689a      	ldr	r2, [r3, #8]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001db6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	6899      	ldr	r1, [r3, #8]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	430a      	orrs	r2, r1
 8001dc8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	689a      	ldr	r2, [r3, #8]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001dd8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	6899      	ldr	r1, [r3, #8]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	430a      	orrs	r2, r1
 8001dea:	609a      	str	r2, [r3, #8]
 8001dec:	e00f      	b.n	8001e0e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	689a      	ldr	r2, [r3, #8]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001dfc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	689a      	ldr	r2, [r3, #8]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001e0c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	689a      	ldr	r2, [r3, #8]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f022 0202 	bic.w	r2, r2, #2
 8001e1c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	6899      	ldr	r1, [r3, #8]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	7e1b      	ldrb	r3, [r3, #24]
 8001e28:	005a      	lsls	r2, r3, #1
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	430a      	orrs	r2, r1
 8001e30:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d01b      	beq.n	8001e74 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	685a      	ldr	r2, [r3, #4]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001e4a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	685a      	ldr	r2, [r3, #4]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001e5a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	6859      	ldr	r1, [r3, #4]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e66:	3b01      	subs	r3, #1
 8001e68:	035a      	lsls	r2, r3, #13
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	430a      	orrs	r2, r1
 8001e70:	605a      	str	r2, [r3, #4]
 8001e72:	e007      	b.n	8001e84 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	685a      	ldr	r2, [r3, #4]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e82:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001e92:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	69db      	ldr	r3, [r3, #28]
 8001e9e:	3b01      	subs	r3, #1
 8001ea0:	051a      	lsls	r2, r3, #20
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	430a      	orrs	r2, r1
 8001ea8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	689a      	ldr	r2, [r3, #8]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001eb8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	6899      	ldr	r1, [r3, #8]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001ec6:	025a      	lsls	r2, r3, #9
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	430a      	orrs	r2, r1
 8001ece:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	689a      	ldr	r2, [r3, #8]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ede:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	6899      	ldr	r1, [r3, #8]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	695b      	ldr	r3, [r3, #20]
 8001eea:	029a      	lsls	r2, r3, #10
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	430a      	orrs	r2, r1
 8001ef2:	609a      	str	r2, [r3, #8]
}
 8001ef4:	bf00      	nop
 8001ef6:	3714      	adds	r7, #20
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr
 8001f00:	40012300 	.word	0x40012300
 8001f04:	0f000001 	.word	0x0f000001

08001f08 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f14:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d13c      	bne.n	8001f9c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f26:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d12b      	bne.n	8001f94 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d127      	bne.n	8001f94 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f4a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d006      	beq.n	8001f60 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d119      	bne.n	8001f94 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	685a      	ldr	r2, [r3, #4]
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f022 0220 	bic.w	r2, r2, #32
 8001f6e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f74:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f80:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d105      	bne.n	8001f94 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8c:	f043 0201 	orr.w	r2, r3, #1
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001f94:	68f8      	ldr	r0, [r7, #12]
 8001f96:	f7ff fd7b 	bl	8001a90 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001f9a:	e00e      	b.n	8001fba <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa0:	f003 0310 	and.w	r3, r3, #16
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d003      	beq.n	8001fb0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001fa8:	68f8      	ldr	r0, [r7, #12]
 8001faa:	f7ff fd85 	bl	8001ab8 <HAL_ADC_ErrorCallback>
}
 8001fae:	e004      	b.n	8001fba <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	4798      	blx	r3
}
 8001fba:	bf00      	nop
 8001fbc:	3710      	adds	r7, #16
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}

08001fc2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001fc2:	b580      	push	{r7, lr}
 8001fc4:	b084      	sub	sp, #16
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fce:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001fd0:	68f8      	ldr	r0, [r7, #12]
 8001fd2:	f7ff fd67 	bl	8001aa4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001fd6:	bf00      	nop
 8001fd8:	3710      	adds	r7, #16
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}

08001fde <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001fde:	b580      	push	{r7, lr}
 8001fe0:	b084      	sub	sp, #16
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fea:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	2240      	movs	r2, #64	; 0x40
 8001ff0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ff6:	f043 0204 	orr.w	r2, r3, #4
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001ffe:	68f8      	ldr	r0, [r7, #12]
 8002000:	f7ff fd5a 	bl	8001ab8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002004:	bf00      	nop
 8002006:	3710      	adds	r7, #16
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}

0800200c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800200c:	b480      	push	{r7}
 800200e:	b085      	sub	sp, #20
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f003 0307 	and.w	r3, r3, #7
 800201a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800201c:	4b0c      	ldr	r3, [pc, #48]	; (8002050 <__NVIC_SetPriorityGrouping+0x44>)
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002022:	68ba      	ldr	r2, [r7, #8]
 8002024:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002028:	4013      	ands	r3, r2
 800202a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002034:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002038:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800203c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800203e:	4a04      	ldr	r2, [pc, #16]	; (8002050 <__NVIC_SetPriorityGrouping+0x44>)
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	60d3      	str	r3, [r2, #12]
}
 8002044:	bf00      	nop
 8002046:	3714      	adds	r7, #20
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr
 8002050:	e000ed00 	.word	0xe000ed00

08002054 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002058:	4b04      	ldr	r3, [pc, #16]	; (800206c <__NVIC_GetPriorityGrouping+0x18>)
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	0a1b      	lsrs	r3, r3, #8
 800205e:	f003 0307 	and.w	r3, r3, #7
}
 8002062:	4618      	mov	r0, r3
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr
 800206c:	e000ed00 	.word	0xe000ed00

08002070 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	4603      	mov	r3, r0
 8002078:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800207a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800207e:	2b00      	cmp	r3, #0
 8002080:	db0b      	blt.n	800209a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002082:	79fb      	ldrb	r3, [r7, #7]
 8002084:	f003 021f 	and.w	r2, r3, #31
 8002088:	4907      	ldr	r1, [pc, #28]	; (80020a8 <__NVIC_EnableIRQ+0x38>)
 800208a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800208e:	095b      	lsrs	r3, r3, #5
 8002090:	2001      	movs	r0, #1
 8002092:	fa00 f202 	lsl.w	r2, r0, r2
 8002096:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800209a:	bf00      	nop
 800209c:	370c      	adds	r7, #12
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	e000e100 	.word	0xe000e100

080020ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	4603      	mov	r3, r0
 80020b4:	6039      	str	r1, [r7, #0]
 80020b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	db0a      	blt.n	80020d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	b2da      	uxtb	r2, r3
 80020c4:	490c      	ldr	r1, [pc, #48]	; (80020f8 <__NVIC_SetPriority+0x4c>)
 80020c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ca:	0112      	lsls	r2, r2, #4
 80020cc:	b2d2      	uxtb	r2, r2
 80020ce:	440b      	add	r3, r1
 80020d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020d4:	e00a      	b.n	80020ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	b2da      	uxtb	r2, r3
 80020da:	4908      	ldr	r1, [pc, #32]	; (80020fc <__NVIC_SetPriority+0x50>)
 80020dc:	79fb      	ldrb	r3, [r7, #7]
 80020de:	f003 030f 	and.w	r3, r3, #15
 80020e2:	3b04      	subs	r3, #4
 80020e4:	0112      	lsls	r2, r2, #4
 80020e6:	b2d2      	uxtb	r2, r2
 80020e8:	440b      	add	r3, r1
 80020ea:	761a      	strb	r2, [r3, #24]
}
 80020ec:	bf00      	nop
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	e000e100 	.word	0xe000e100
 80020fc:	e000ed00 	.word	0xe000ed00

08002100 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002100:	b480      	push	{r7}
 8002102:	b089      	sub	sp, #36	; 0x24
 8002104:	af00      	add	r7, sp, #0
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	60b9      	str	r1, [r7, #8]
 800210a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	f003 0307 	and.w	r3, r3, #7
 8002112:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	f1c3 0307 	rsb	r3, r3, #7
 800211a:	2b04      	cmp	r3, #4
 800211c:	bf28      	it	cs
 800211e:	2304      	movcs	r3, #4
 8002120:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	3304      	adds	r3, #4
 8002126:	2b06      	cmp	r3, #6
 8002128:	d902      	bls.n	8002130 <NVIC_EncodePriority+0x30>
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	3b03      	subs	r3, #3
 800212e:	e000      	b.n	8002132 <NVIC_EncodePriority+0x32>
 8002130:	2300      	movs	r3, #0
 8002132:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002134:	f04f 32ff 	mov.w	r2, #4294967295
 8002138:	69bb      	ldr	r3, [r7, #24]
 800213a:	fa02 f303 	lsl.w	r3, r2, r3
 800213e:	43da      	mvns	r2, r3
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	401a      	ands	r2, r3
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002148:	f04f 31ff 	mov.w	r1, #4294967295
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	fa01 f303 	lsl.w	r3, r1, r3
 8002152:	43d9      	mvns	r1, r3
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002158:	4313      	orrs	r3, r2
         );
}
 800215a:	4618      	mov	r0, r3
 800215c:	3724      	adds	r7, #36	; 0x24
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
	...

08002168 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	3b01      	subs	r3, #1
 8002174:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002178:	d301      	bcc.n	800217e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800217a:	2301      	movs	r3, #1
 800217c:	e00f      	b.n	800219e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800217e:	4a0a      	ldr	r2, [pc, #40]	; (80021a8 <SysTick_Config+0x40>)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	3b01      	subs	r3, #1
 8002184:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002186:	210f      	movs	r1, #15
 8002188:	f04f 30ff 	mov.w	r0, #4294967295
 800218c:	f7ff ff8e 	bl	80020ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002190:	4b05      	ldr	r3, [pc, #20]	; (80021a8 <SysTick_Config+0x40>)
 8002192:	2200      	movs	r2, #0
 8002194:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002196:	4b04      	ldr	r3, [pc, #16]	; (80021a8 <SysTick_Config+0x40>)
 8002198:	2207      	movs	r2, #7
 800219a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800219c:	2300      	movs	r3, #0
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3708      	adds	r7, #8
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	e000e010 	.word	0xe000e010

080021ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	f7ff ff29 	bl	800200c <__NVIC_SetPriorityGrouping>
}
 80021ba:	bf00      	nop
 80021bc:	3708      	adds	r7, #8
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}

080021c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021c2:	b580      	push	{r7, lr}
 80021c4:	b086      	sub	sp, #24
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	4603      	mov	r3, r0
 80021ca:	60b9      	str	r1, [r7, #8]
 80021cc:	607a      	str	r2, [r7, #4]
 80021ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021d0:	2300      	movs	r3, #0
 80021d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021d4:	f7ff ff3e 	bl	8002054 <__NVIC_GetPriorityGrouping>
 80021d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021da:	687a      	ldr	r2, [r7, #4]
 80021dc:	68b9      	ldr	r1, [r7, #8]
 80021de:	6978      	ldr	r0, [r7, #20]
 80021e0:	f7ff ff8e 	bl	8002100 <NVIC_EncodePriority>
 80021e4:	4602      	mov	r2, r0
 80021e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021ea:	4611      	mov	r1, r2
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7ff ff5d 	bl	80020ac <__NVIC_SetPriority>
}
 80021f2:	bf00      	nop
 80021f4:	3718      	adds	r7, #24
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}

080021fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b082      	sub	sp, #8
 80021fe:	af00      	add	r7, sp, #0
 8002200:	4603      	mov	r3, r0
 8002202:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002204:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002208:	4618      	mov	r0, r3
 800220a:	f7ff ff31 	bl	8002070 <__NVIC_EnableIRQ>
}
 800220e:	bf00      	nop
 8002210:	3708      	adds	r7, #8
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}

08002216 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002216:	b580      	push	{r7, lr}
 8002218:	b082      	sub	sp, #8
 800221a:	af00      	add	r7, sp, #0
 800221c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f7ff ffa2 	bl	8002168 <SysTick_Config>
 8002224:	4603      	mov	r3, r0
}
 8002226:	4618      	mov	r0, r3
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
	...

08002230 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b086      	sub	sp, #24
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002238:	2300      	movs	r3, #0
 800223a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800223c:	f7ff fae2 	bl	8001804 <HAL_GetTick>
 8002240:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d101      	bne.n	800224c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	e099      	b.n	8002380 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2200      	movs	r2, #0
 8002250:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2202      	movs	r2, #2
 8002258:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f022 0201 	bic.w	r2, r2, #1
 800226a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800226c:	e00f      	b.n	800228e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800226e:	f7ff fac9 	bl	8001804 <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	2b05      	cmp	r3, #5
 800227a:	d908      	bls.n	800228e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2220      	movs	r2, #32
 8002280:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2203      	movs	r2, #3
 8002286:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e078      	b.n	8002380 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 0301 	and.w	r3, r3, #1
 8002298:	2b00      	cmp	r3, #0
 800229a:	d1e8      	bne.n	800226e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80022a4:	697a      	ldr	r2, [r7, #20]
 80022a6:	4b38      	ldr	r3, [pc, #224]	; (8002388 <HAL_DMA_Init+0x158>)
 80022a8:	4013      	ands	r3, r2
 80022aa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	685a      	ldr	r2, [r3, #4]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80022ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	691b      	ldr	r3, [r3, #16]
 80022c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	699b      	ldr	r3, [r3, #24]
 80022cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6a1b      	ldr	r3, [r3, #32]
 80022d8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80022da:	697a      	ldr	r2, [r7, #20]
 80022dc:	4313      	orrs	r3, r2
 80022de:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e4:	2b04      	cmp	r3, #4
 80022e6:	d107      	bne.n	80022f8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f0:	4313      	orrs	r3, r2
 80022f2:	697a      	ldr	r2, [r7, #20]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	697a      	ldr	r2, [r7, #20]
 80022fe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	695b      	ldr	r3, [r3, #20]
 8002306:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	f023 0307 	bic.w	r3, r3, #7
 800230e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002314:	697a      	ldr	r2, [r7, #20]
 8002316:	4313      	orrs	r3, r2
 8002318:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800231e:	2b04      	cmp	r3, #4
 8002320:	d117      	bne.n	8002352 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002326:	697a      	ldr	r2, [r7, #20]
 8002328:	4313      	orrs	r3, r2
 800232a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002330:	2b00      	cmp	r3, #0
 8002332:	d00e      	beq.n	8002352 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	f000 fa6f 	bl	8002818 <DMA_CheckFifoParam>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d008      	beq.n	8002352 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2240      	movs	r2, #64	; 0x40
 8002344:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2201      	movs	r2, #1
 800234a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800234e:	2301      	movs	r3, #1
 8002350:	e016      	b.n	8002380 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	697a      	ldr	r2, [r7, #20]
 8002358:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800235a:	6878      	ldr	r0, [r7, #4]
 800235c:	f000 fa26 	bl	80027ac <DMA_CalcBaseAndBitshift>
 8002360:	4603      	mov	r3, r0
 8002362:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002368:	223f      	movs	r2, #63	; 0x3f
 800236a:	409a      	lsls	r2, r3
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2200      	movs	r2, #0
 8002374:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2201      	movs	r2, #1
 800237a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800237e:	2300      	movs	r3, #0
}
 8002380:	4618      	mov	r0, r3
 8002382:	3718      	adds	r7, #24
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	f010803f 	.word	0xf010803f

0800238c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b086      	sub	sp, #24
 8002390:	af00      	add	r7, sp, #0
 8002392:	60f8      	str	r0, [r7, #12]
 8002394:	60b9      	str	r1, [r7, #8]
 8002396:	607a      	str	r2, [r7, #4]
 8002398:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800239a:	2300      	movs	r3, #0
 800239c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023a2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d101      	bne.n	80023b2 <HAL_DMA_Start_IT+0x26>
 80023ae:	2302      	movs	r3, #2
 80023b0:	e040      	b.n	8002434 <HAL_DMA_Start_IT+0xa8>
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	2201      	movs	r2, #1
 80023b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	d12f      	bne.n	8002426 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2202      	movs	r2, #2
 80023ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2200      	movs	r2, #0
 80023d2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	687a      	ldr	r2, [r7, #4]
 80023d8:	68b9      	ldr	r1, [r7, #8]
 80023da:	68f8      	ldr	r0, [r7, #12]
 80023dc:	f000 f9b8 	bl	8002750 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023e4:	223f      	movs	r2, #63	; 0x3f
 80023e6:	409a      	lsls	r2, r3
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f042 0216 	orr.w	r2, r2, #22
 80023fa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002400:	2b00      	cmp	r3, #0
 8002402:	d007      	beq.n	8002414 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f042 0208 	orr.w	r2, r2, #8
 8002412:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f042 0201 	orr.w	r2, r2, #1
 8002422:	601a      	str	r2, [r3, #0]
 8002424:	e005      	b.n	8002432 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2200      	movs	r2, #0
 800242a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800242e:	2302      	movs	r3, #2
 8002430:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002432:	7dfb      	ldrb	r3, [r7, #23]
}
 8002434:	4618      	mov	r0, r3
 8002436:	3718      	adds	r7, #24
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}

0800243c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b086      	sub	sp, #24
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002444:	2300      	movs	r3, #0
 8002446:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002448:	4b92      	ldr	r3, [pc, #584]	; (8002694 <HAL_DMA_IRQHandler+0x258>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a92      	ldr	r2, [pc, #584]	; (8002698 <HAL_DMA_IRQHandler+0x25c>)
 800244e:	fba2 2303 	umull	r2, r3, r2, r3
 8002452:	0a9b      	lsrs	r3, r3, #10
 8002454:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800245a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002466:	2208      	movs	r2, #8
 8002468:	409a      	lsls	r2, r3
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	4013      	ands	r3, r2
 800246e:	2b00      	cmp	r3, #0
 8002470:	d01a      	beq.n	80024a8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 0304 	and.w	r3, r3, #4
 800247c:	2b00      	cmp	r3, #0
 800247e:	d013      	beq.n	80024a8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f022 0204 	bic.w	r2, r2, #4
 800248e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002494:	2208      	movs	r2, #8
 8002496:	409a      	lsls	r2, r3
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024a0:	f043 0201 	orr.w	r2, r3, #1
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024ac:	2201      	movs	r2, #1
 80024ae:	409a      	lsls	r2, r3
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	4013      	ands	r3, r2
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d012      	beq.n	80024de <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	695b      	ldr	r3, [r3, #20]
 80024be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d00b      	beq.n	80024de <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024ca:	2201      	movs	r2, #1
 80024cc:	409a      	lsls	r2, r3
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024d6:	f043 0202 	orr.w	r2, r3, #2
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024e2:	2204      	movs	r2, #4
 80024e4:	409a      	lsls	r2, r3
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	4013      	ands	r3, r2
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d012      	beq.n	8002514 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0302 	and.w	r3, r3, #2
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d00b      	beq.n	8002514 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002500:	2204      	movs	r2, #4
 8002502:	409a      	lsls	r2, r3
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800250c:	f043 0204 	orr.w	r2, r3, #4
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002518:	2210      	movs	r2, #16
 800251a:	409a      	lsls	r2, r3
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	4013      	ands	r3, r2
 8002520:	2b00      	cmp	r3, #0
 8002522:	d043      	beq.n	80025ac <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 0308 	and.w	r3, r3, #8
 800252e:	2b00      	cmp	r3, #0
 8002530:	d03c      	beq.n	80025ac <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002536:	2210      	movs	r2, #16
 8002538:	409a      	lsls	r2, r3
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002548:	2b00      	cmp	r3, #0
 800254a:	d018      	beq.n	800257e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d108      	bne.n	800256c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255e:	2b00      	cmp	r3, #0
 8002560:	d024      	beq.n	80025ac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	4798      	blx	r3
 800256a:	e01f      	b.n	80025ac <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002570:	2b00      	cmp	r3, #0
 8002572:	d01b      	beq.n	80025ac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002578:	6878      	ldr	r0, [r7, #4]
 800257a:	4798      	blx	r3
 800257c:	e016      	b.n	80025ac <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002588:	2b00      	cmp	r3, #0
 800258a:	d107      	bne.n	800259c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f022 0208 	bic.w	r2, r2, #8
 800259a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d003      	beq.n	80025ac <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a8:	6878      	ldr	r0, [r7, #4]
 80025aa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025b0:	2220      	movs	r2, #32
 80025b2:	409a      	lsls	r2, r3
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	4013      	ands	r3, r2
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	f000 808e 	beq.w	80026da <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0310 	and.w	r3, r3, #16
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	f000 8086 	beq.w	80026da <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025d2:	2220      	movs	r2, #32
 80025d4:	409a      	lsls	r2, r3
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	2b05      	cmp	r3, #5
 80025e4:	d136      	bne.n	8002654 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f022 0216 	bic.w	r2, r2, #22
 80025f4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	695a      	ldr	r2, [r3, #20]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002604:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260a:	2b00      	cmp	r3, #0
 800260c:	d103      	bne.n	8002616 <HAL_DMA_IRQHandler+0x1da>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002612:	2b00      	cmp	r3, #0
 8002614:	d007      	beq.n	8002626 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f022 0208 	bic.w	r2, r2, #8
 8002624:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800262a:	223f      	movs	r2, #63	; 0x3f
 800262c:	409a      	lsls	r2, r3
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2200      	movs	r2, #0
 8002636:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2201      	movs	r2, #1
 800263e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002646:	2b00      	cmp	r3, #0
 8002648:	d07d      	beq.n	8002746 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	4798      	blx	r3
        }
        return;
 8002652:	e078      	b.n	8002746 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d01c      	beq.n	800269c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800266c:	2b00      	cmp	r3, #0
 800266e:	d108      	bne.n	8002682 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002674:	2b00      	cmp	r3, #0
 8002676:	d030      	beq.n	80026da <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800267c:	6878      	ldr	r0, [r7, #4]
 800267e:	4798      	blx	r3
 8002680:	e02b      	b.n	80026da <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002686:	2b00      	cmp	r3, #0
 8002688:	d027      	beq.n	80026da <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	4798      	blx	r3
 8002692:	e022      	b.n	80026da <HAL_DMA_IRQHandler+0x29e>
 8002694:	20000000 	.word	0x20000000
 8002698:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d10f      	bne.n	80026ca <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	681a      	ldr	r2, [r3, #0]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f022 0210 	bic.w	r2, r2, #16
 80026b8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2201      	movs	r2, #1
 80026c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d003      	beq.n	80026da <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d032      	beq.n	8002748 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026e6:	f003 0301 	and.w	r3, r3, #1
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d022      	beq.n	8002734 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2205      	movs	r2, #5
 80026f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f022 0201 	bic.w	r2, r2, #1
 8002704:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	3301      	adds	r3, #1
 800270a:	60bb      	str	r3, [r7, #8]
 800270c:	697a      	ldr	r2, [r7, #20]
 800270e:	429a      	cmp	r2, r3
 8002710:	d307      	bcc.n	8002722 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f003 0301 	and.w	r3, r3, #1
 800271c:	2b00      	cmp	r3, #0
 800271e:	d1f2      	bne.n	8002706 <HAL_DMA_IRQHandler+0x2ca>
 8002720:	e000      	b.n	8002724 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002722:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2200      	movs	r2, #0
 8002728:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2201      	movs	r2, #1
 8002730:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002738:	2b00      	cmp	r3, #0
 800273a:	d005      	beq.n	8002748 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002740:	6878      	ldr	r0, [r7, #4]
 8002742:	4798      	blx	r3
 8002744:	e000      	b.n	8002748 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002746:	bf00      	nop
    }
  }
}
 8002748:	3718      	adds	r7, #24
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop

08002750 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002750:	b480      	push	{r7}
 8002752:	b085      	sub	sp, #20
 8002754:	af00      	add	r7, sp, #0
 8002756:	60f8      	str	r0, [r7, #12]
 8002758:	60b9      	str	r1, [r7, #8]
 800275a:	607a      	str	r2, [r7, #4]
 800275c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800276c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	683a      	ldr	r2, [r7, #0]
 8002774:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	2b40      	cmp	r3, #64	; 0x40
 800277c:	d108      	bne.n	8002790 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	687a      	ldr	r2, [r7, #4]
 8002784:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	68ba      	ldr	r2, [r7, #8]
 800278c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800278e:	e007      	b.n	80027a0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	68ba      	ldr	r2, [r7, #8]
 8002796:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	60da      	str	r2, [r3, #12]
}
 80027a0:	bf00      	nop
 80027a2:	3714      	adds	r7, #20
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr

080027ac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b085      	sub	sp, #20
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	b2db      	uxtb	r3, r3
 80027ba:	3b10      	subs	r3, #16
 80027bc:	4a14      	ldr	r2, [pc, #80]	; (8002810 <DMA_CalcBaseAndBitshift+0x64>)
 80027be:	fba2 2303 	umull	r2, r3, r2, r3
 80027c2:	091b      	lsrs	r3, r3, #4
 80027c4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80027c6:	4a13      	ldr	r2, [pc, #76]	; (8002814 <DMA_CalcBaseAndBitshift+0x68>)
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	4413      	add	r3, r2
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	461a      	mov	r2, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2b03      	cmp	r3, #3
 80027d8:	d909      	bls.n	80027ee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80027e2:	f023 0303 	bic.w	r3, r3, #3
 80027e6:	1d1a      	adds	r2, r3, #4
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	659a      	str	r2, [r3, #88]	; 0x58
 80027ec:	e007      	b.n	80027fe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80027f6:	f023 0303 	bic.w	r3, r3, #3
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002802:	4618      	mov	r0, r3
 8002804:	3714      	adds	r7, #20
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	aaaaaaab 	.word	0xaaaaaaab
 8002814:	0800c454 	.word	0x0800c454

08002818 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002818:	b480      	push	{r7}
 800281a:	b085      	sub	sp, #20
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002820:	2300      	movs	r3, #0
 8002822:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002828:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	699b      	ldr	r3, [r3, #24]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d11f      	bne.n	8002872 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	2b03      	cmp	r3, #3
 8002836:	d855      	bhi.n	80028e4 <DMA_CheckFifoParam+0xcc>
 8002838:	a201      	add	r2, pc, #4	; (adr r2, 8002840 <DMA_CheckFifoParam+0x28>)
 800283a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800283e:	bf00      	nop
 8002840:	08002851 	.word	0x08002851
 8002844:	08002863 	.word	0x08002863
 8002848:	08002851 	.word	0x08002851
 800284c:	080028e5 	.word	0x080028e5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002854:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d045      	beq.n	80028e8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002860:	e042      	b.n	80028e8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002866:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800286a:	d13f      	bne.n	80028ec <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800286c:	2301      	movs	r3, #1
 800286e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002870:	e03c      	b.n	80028ec <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	699b      	ldr	r3, [r3, #24]
 8002876:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800287a:	d121      	bne.n	80028c0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	2b03      	cmp	r3, #3
 8002880:	d836      	bhi.n	80028f0 <DMA_CheckFifoParam+0xd8>
 8002882:	a201      	add	r2, pc, #4	; (adr r2, 8002888 <DMA_CheckFifoParam+0x70>)
 8002884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002888:	08002899 	.word	0x08002899
 800288c:	0800289f 	.word	0x0800289f
 8002890:	08002899 	.word	0x08002899
 8002894:	080028b1 	.word	0x080028b1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	73fb      	strb	r3, [r7, #15]
      break;
 800289c:	e02f      	b.n	80028fe <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d024      	beq.n	80028f4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028ae:	e021      	b.n	80028f4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028b4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80028b8:	d11e      	bne.n	80028f8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80028be:	e01b      	b.n	80028f8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d902      	bls.n	80028cc <DMA_CheckFifoParam+0xb4>
 80028c6:	2b03      	cmp	r3, #3
 80028c8:	d003      	beq.n	80028d2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80028ca:	e018      	b.n	80028fe <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80028cc:	2301      	movs	r3, #1
 80028ce:	73fb      	strb	r3, [r7, #15]
      break;
 80028d0:	e015      	b.n	80028fe <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028d6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d00e      	beq.n	80028fc <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	73fb      	strb	r3, [r7, #15]
      break;
 80028e2:	e00b      	b.n	80028fc <DMA_CheckFifoParam+0xe4>
      break;
 80028e4:	bf00      	nop
 80028e6:	e00a      	b.n	80028fe <DMA_CheckFifoParam+0xe6>
      break;
 80028e8:	bf00      	nop
 80028ea:	e008      	b.n	80028fe <DMA_CheckFifoParam+0xe6>
      break;
 80028ec:	bf00      	nop
 80028ee:	e006      	b.n	80028fe <DMA_CheckFifoParam+0xe6>
      break;
 80028f0:	bf00      	nop
 80028f2:	e004      	b.n	80028fe <DMA_CheckFifoParam+0xe6>
      break;
 80028f4:	bf00      	nop
 80028f6:	e002      	b.n	80028fe <DMA_CheckFifoParam+0xe6>
      break;   
 80028f8:	bf00      	nop
 80028fa:	e000      	b.n	80028fe <DMA_CheckFifoParam+0xe6>
      break;
 80028fc:	bf00      	nop
    }
  } 
  
  return status; 
 80028fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002900:	4618      	mov	r0, r3
 8002902:	3714      	adds	r7, #20
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr

0800290c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800290c:	b480      	push	{r7}
 800290e:	b089      	sub	sp, #36	; 0x24
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002916:	2300      	movs	r3, #0
 8002918:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800291a:	2300      	movs	r3, #0
 800291c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800291e:	2300      	movs	r3, #0
 8002920:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002922:	2300      	movs	r3, #0
 8002924:	61fb      	str	r3, [r7, #28]
 8002926:	e159      	b.n	8002bdc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002928:	2201      	movs	r2, #1
 800292a:	69fb      	ldr	r3, [r7, #28]
 800292c:	fa02 f303 	lsl.w	r3, r2, r3
 8002930:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	697a      	ldr	r2, [r7, #20]
 8002938:	4013      	ands	r3, r2
 800293a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800293c:	693a      	ldr	r2, [r7, #16]
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	429a      	cmp	r2, r3
 8002942:	f040 8148 	bne.w	8002bd6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	2b01      	cmp	r3, #1
 800294c:	d00b      	beq.n	8002966 <HAL_GPIO_Init+0x5a>
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	2b02      	cmp	r3, #2
 8002954:	d007      	beq.n	8002966 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800295a:	2b11      	cmp	r3, #17
 800295c:	d003      	beq.n	8002966 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	2b12      	cmp	r3, #18
 8002964:	d130      	bne.n	80029c8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800296c:	69fb      	ldr	r3, [r7, #28]
 800296e:	005b      	lsls	r3, r3, #1
 8002970:	2203      	movs	r2, #3
 8002972:	fa02 f303 	lsl.w	r3, r2, r3
 8002976:	43db      	mvns	r3, r3
 8002978:	69ba      	ldr	r2, [r7, #24]
 800297a:	4013      	ands	r3, r2
 800297c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	68da      	ldr	r2, [r3, #12]
 8002982:	69fb      	ldr	r3, [r7, #28]
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	fa02 f303 	lsl.w	r3, r2, r3
 800298a:	69ba      	ldr	r2, [r7, #24]
 800298c:	4313      	orrs	r3, r2
 800298e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	69ba      	ldr	r2, [r7, #24]
 8002994:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800299c:	2201      	movs	r2, #1
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	fa02 f303 	lsl.w	r3, r2, r3
 80029a4:	43db      	mvns	r3, r3
 80029a6:	69ba      	ldr	r2, [r7, #24]
 80029a8:	4013      	ands	r3, r2
 80029aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	091b      	lsrs	r3, r3, #4
 80029b2:	f003 0201 	and.w	r2, r3, #1
 80029b6:	69fb      	ldr	r3, [r7, #28]
 80029b8:	fa02 f303 	lsl.w	r3, r2, r3
 80029bc:	69ba      	ldr	r2, [r7, #24]
 80029be:	4313      	orrs	r3, r2
 80029c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	68db      	ldr	r3, [r3, #12]
 80029cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029ce:	69fb      	ldr	r3, [r7, #28]
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	2203      	movs	r2, #3
 80029d4:	fa02 f303 	lsl.w	r3, r2, r3
 80029d8:	43db      	mvns	r3, r3
 80029da:	69ba      	ldr	r2, [r7, #24]
 80029dc:	4013      	ands	r3, r2
 80029de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	689a      	ldr	r2, [r3, #8]
 80029e4:	69fb      	ldr	r3, [r7, #28]
 80029e6:	005b      	lsls	r3, r3, #1
 80029e8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ec:	69ba      	ldr	r2, [r7, #24]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	69ba      	ldr	r2, [r7, #24]
 80029f6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	2b02      	cmp	r3, #2
 80029fe:	d003      	beq.n	8002a08 <HAL_GPIO_Init+0xfc>
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	2b12      	cmp	r3, #18
 8002a06:	d123      	bne.n	8002a50 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a08:	69fb      	ldr	r3, [r7, #28]
 8002a0a:	08da      	lsrs	r2, r3, #3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	3208      	adds	r2, #8
 8002a10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a14:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	f003 0307 	and.w	r3, r3, #7
 8002a1c:	009b      	lsls	r3, r3, #2
 8002a1e:	220f      	movs	r2, #15
 8002a20:	fa02 f303 	lsl.w	r3, r2, r3
 8002a24:	43db      	mvns	r3, r3
 8002a26:	69ba      	ldr	r2, [r7, #24]
 8002a28:	4013      	ands	r3, r2
 8002a2a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	691a      	ldr	r2, [r3, #16]
 8002a30:	69fb      	ldr	r3, [r7, #28]
 8002a32:	f003 0307 	and.w	r3, r3, #7
 8002a36:	009b      	lsls	r3, r3, #2
 8002a38:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3c:	69ba      	ldr	r2, [r7, #24]
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a42:	69fb      	ldr	r3, [r7, #28]
 8002a44:	08da      	lsrs	r2, r3, #3
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	3208      	adds	r2, #8
 8002a4a:	69b9      	ldr	r1, [r7, #24]
 8002a4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a56:	69fb      	ldr	r3, [r7, #28]
 8002a58:	005b      	lsls	r3, r3, #1
 8002a5a:	2203      	movs	r2, #3
 8002a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a60:	43db      	mvns	r3, r3
 8002a62:	69ba      	ldr	r2, [r7, #24]
 8002a64:	4013      	ands	r3, r2
 8002a66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f003 0203 	and.w	r2, r3, #3
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	005b      	lsls	r3, r3, #1
 8002a74:	fa02 f303 	lsl.w	r3, r2, r3
 8002a78:	69ba      	ldr	r2, [r7, #24]
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	69ba      	ldr	r2, [r7, #24]
 8002a82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	f000 80a2 	beq.w	8002bd6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a92:	2300      	movs	r3, #0
 8002a94:	60fb      	str	r3, [r7, #12]
 8002a96:	4b56      	ldr	r3, [pc, #344]	; (8002bf0 <HAL_GPIO_Init+0x2e4>)
 8002a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a9a:	4a55      	ldr	r2, [pc, #340]	; (8002bf0 <HAL_GPIO_Init+0x2e4>)
 8002a9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002aa0:	6453      	str	r3, [r2, #68]	; 0x44
 8002aa2:	4b53      	ldr	r3, [pc, #332]	; (8002bf0 <HAL_GPIO_Init+0x2e4>)
 8002aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aa6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002aaa:	60fb      	str	r3, [r7, #12]
 8002aac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002aae:	4a51      	ldr	r2, [pc, #324]	; (8002bf4 <HAL_GPIO_Init+0x2e8>)
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	089b      	lsrs	r3, r3, #2
 8002ab4:	3302      	adds	r3, #2
 8002ab6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002aba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002abc:	69fb      	ldr	r3, [r7, #28]
 8002abe:	f003 0303 	and.w	r3, r3, #3
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	220f      	movs	r2, #15
 8002ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aca:	43db      	mvns	r3, r3
 8002acc:	69ba      	ldr	r2, [r7, #24]
 8002ace:	4013      	ands	r3, r2
 8002ad0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4a48      	ldr	r2, [pc, #288]	; (8002bf8 <HAL_GPIO_Init+0x2ec>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d019      	beq.n	8002b0e <HAL_GPIO_Init+0x202>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4a47      	ldr	r2, [pc, #284]	; (8002bfc <HAL_GPIO_Init+0x2f0>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d013      	beq.n	8002b0a <HAL_GPIO_Init+0x1fe>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a46      	ldr	r2, [pc, #280]	; (8002c00 <HAL_GPIO_Init+0x2f4>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d00d      	beq.n	8002b06 <HAL_GPIO_Init+0x1fa>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	4a45      	ldr	r2, [pc, #276]	; (8002c04 <HAL_GPIO_Init+0x2f8>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d007      	beq.n	8002b02 <HAL_GPIO_Init+0x1f6>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4a44      	ldr	r2, [pc, #272]	; (8002c08 <HAL_GPIO_Init+0x2fc>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d101      	bne.n	8002afe <HAL_GPIO_Init+0x1f2>
 8002afa:	2304      	movs	r3, #4
 8002afc:	e008      	b.n	8002b10 <HAL_GPIO_Init+0x204>
 8002afe:	2307      	movs	r3, #7
 8002b00:	e006      	b.n	8002b10 <HAL_GPIO_Init+0x204>
 8002b02:	2303      	movs	r3, #3
 8002b04:	e004      	b.n	8002b10 <HAL_GPIO_Init+0x204>
 8002b06:	2302      	movs	r3, #2
 8002b08:	e002      	b.n	8002b10 <HAL_GPIO_Init+0x204>
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e000      	b.n	8002b10 <HAL_GPIO_Init+0x204>
 8002b0e:	2300      	movs	r3, #0
 8002b10:	69fa      	ldr	r2, [r7, #28]
 8002b12:	f002 0203 	and.w	r2, r2, #3
 8002b16:	0092      	lsls	r2, r2, #2
 8002b18:	4093      	lsls	r3, r2
 8002b1a:	69ba      	ldr	r2, [r7, #24]
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b20:	4934      	ldr	r1, [pc, #208]	; (8002bf4 <HAL_GPIO_Init+0x2e8>)
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	089b      	lsrs	r3, r3, #2
 8002b26:	3302      	adds	r3, #2
 8002b28:	69ba      	ldr	r2, [r7, #24]
 8002b2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b2e:	4b37      	ldr	r3, [pc, #220]	; (8002c0c <HAL_GPIO_Init+0x300>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	43db      	mvns	r3, r3
 8002b38:	69ba      	ldr	r2, [r7, #24]
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d003      	beq.n	8002b52 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002b4a:	69ba      	ldr	r2, [r7, #24]
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b52:	4a2e      	ldr	r2, [pc, #184]	; (8002c0c <HAL_GPIO_Init+0x300>)
 8002b54:	69bb      	ldr	r3, [r7, #24]
 8002b56:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002b58:	4b2c      	ldr	r3, [pc, #176]	; (8002c0c <HAL_GPIO_Init+0x300>)
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	43db      	mvns	r3, r3
 8002b62:	69ba      	ldr	r2, [r7, #24]
 8002b64:	4013      	ands	r3, r2
 8002b66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d003      	beq.n	8002b7c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002b74:	69ba      	ldr	r2, [r7, #24]
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b7c:	4a23      	ldr	r2, [pc, #140]	; (8002c0c <HAL_GPIO_Init+0x300>)
 8002b7e:	69bb      	ldr	r3, [r7, #24]
 8002b80:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b82:	4b22      	ldr	r3, [pc, #136]	; (8002c0c <HAL_GPIO_Init+0x300>)
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	43db      	mvns	r3, r3
 8002b8c:	69ba      	ldr	r2, [r7, #24]
 8002b8e:	4013      	ands	r3, r2
 8002b90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d003      	beq.n	8002ba6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002b9e:	69ba      	ldr	r2, [r7, #24]
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ba6:	4a19      	ldr	r2, [pc, #100]	; (8002c0c <HAL_GPIO_Init+0x300>)
 8002ba8:	69bb      	ldr	r3, [r7, #24]
 8002baa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002bac:	4b17      	ldr	r3, [pc, #92]	; (8002c0c <HAL_GPIO_Init+0x300>)
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	43db      	mvns	r3, r3
 8002bb6:	69ba      	ldr	r2, [r7, #24]
 8002bb8:	4013      	ands	r3, r2
 8002bba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d003      	beq.n	8002bd0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002bc8:	69ba      	ldr	r2, [r7, #24]
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002bd0:	4a0e      	ldr	r2, [pc, #56]	; (8002c0c <HAL_GPIO_Init+0x300>)
 8002bd2:	69bb      	ldr	r3, [r7, #24]
 8002bd4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bd6:	69fb      	ldr	r3, [r7, #28]
 8002bd8:	3301      	adds	r3, #1
 8002bda:	61fb      	str	r3, [r7, #28]
 8002bdc:	69fb      	ldr	r3, [r7, #28]
 8002bde:	2b0f      	cmp	r3, #15
 8002be0:	f67f aea2 	bls.w	8002928 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002be4:	bf00      	nop
 8002be6:	3724      	adds	r7, #36	; 0x24
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr
 8002bf0:	40023800 	.word	0x40023800
 8002bf4:	40013800 	.word	0x40013800
 8002bf8:	40020000 	.word	0x40020000
 8002bfc:	40020400 	.word	0x40020400
 8002c00:	40020800 	.word	0x40020800
 8002c04:	40020c00 	.word	0x40020c00
 8002c08:	40021000 	.word	0x40021000
 8002c0c:	40013c00 	.word	0x40013c00

08002c10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b085      	sub	sp, #20
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
 8002c18:	460b      	mov	r3, r1
 8002c1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	691a      	ldr	r2, [r3, #16]
 8002c20:	887b      	ldrh	r3, [r7, #2]
 8002c22:	4013      	ands	r3, r2
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d002      	beq.n	8002c2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	73fb      	strb	r3, [r7, #15]
 8002c2c:	e001      	b.n	8002c32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c32:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	3714      	adds	r7, #20
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	460b      	mov	r3, r1
 8002c4a:	807b      	strh	r3, [r7, #2]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c50:	787b      	ldrb	r3, [r7, #1]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d003      	beq.n	8002c5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c56:	887a      	ldrh	r2, [r7, #2]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c5c:	e003      	b.n	8002c66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c5e:	887b      	ldrh	r3, [r7, #2]
 8002c60:	041a      	lsls	r2, r3, #16
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	619a      	str	r2, [r3, #24]
}
 8002c66:	bf00      	nop
 8002c68:	370c      	adds	r7, #12
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr
	...

08002c74 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b082      	sub	sp, #8
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002c7e:	4b08      	ldr	r3, [pc, #32]	; (8002ca0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c80:	695a      	ldr	r2, [r3, #20]
 8002c82:	88fb      	ldrh	r3, [r7, #6]
 8002c84:	4013      	ands	r3, r2
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d006      	beq.n	8002c98 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c8a:	4a05      	ldr	r2, [pc, #20]	; (8002ca0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c8c:	88fb      	ldrh	r3, [r7, #6]
 8002c8e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c90:	88fb      	ldrh	r3, [r7, #6]
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7fe f8e6 	bl	8000e64 <HAL_GPIO_EXTI_Callback>
  }
}
 8002c98:	bf00      	nop
 8002c9a:	3708      	adds	r7, #8
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	40013c00 	.word	0x40013c00

08002ca4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b084      	sub	sp, #16
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d101      	bne.n	8002cb6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e11f      	b.n	8002ef6 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d106      	bne.n	8002cd0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f7fd fe78 	bl	80009c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2224      	movs	r2, #36	; 0x24
 8002cd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f022 0201 	bic.w	r2, r2, #1
 8002ce6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002cf6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d06:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002d08:	f000 fd52 	bl	80037b0 <HAL_RCC_GetPCLK1Freq>
 8002d0c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	4a7b      	ldr	r2, [pc, #492]	; (8002f00 <HAL_I2C_Init+0x25c>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d807      	bhi.n	8002d28 <HAL_I2C_Init+0x84>
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	4a7a      	ldr	r2, [pc, #488]	; (8002f04 <HAL_I2C_Init+0x260>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	bf94      	ite	ls
 8002d20:	2301      	movls	r3, #1
 8002d22:	2300      	movhi	r3, #0
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	e006      	b.n	8002d36 <HAL_I2C_Init+0x92>
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	4a77      	ldr	r2, [pc, #476]	; (8002f08 <HAL_I2C_Init+0x264>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	bf94      	ite	ls
 8002d30:	2301      	movls	r3, #1
 8002d32:	2300      	movhi	r3, #0
 8002d34:	b2db      	uxtb	r3, r3
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d001      	beq.n	8002d3e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e0db      	b.n	8002ef6 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	4a72      	ldr	r2, [pc, #456]	; (8002f0c <HAL_I2C_Init+0x268>)
 8002d42:	fba2 2303 	umull	r2, r3, r2, r3
 8002d46:	0c9b      	lsrs	r3, r3, #18
 8002d48:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	68ba      	ldr	r2, [r7, #8]
 8002d5a:	430a      	orrs	r2, r1
 8002d5c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	6a1b      	ldr	r3, [r3, #32]
 8002d64:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	4a64      	ldr	r2, [pc, #400]	; (8002f00 <HAL_I2C_Init+0x25c>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d802      	bhi.n	8002d78 <HAL_I2C_Init+0xd4>
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	3301      	adds	r3, #1
 8002d76:	e009      	b.n	8002d8c <HAL_I2C_Init+0xe8>
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002d7e:	fb02 f303 	mul.w	r3, r2, r3
 8002d82:	4a63      	ldr	r2, [pc, #396]	; (8002f10 <HAL_I2C_Init+0x26c>)
 8002d84:	fba2 2303 	umull	r2, r3, r2, r3
 8002d88:	099b      	lsrs	r3, r3, #6
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	687a      	ldr	r2, [r7, #4]
 8002d8e:	6812      	ldr	r2, [r2, #0]
 8002d90:	430b      	orrs	r3, r1
 8002d92:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	69db      	ldr	r3, [r3, #28]
 8002d9a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002d9e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	4956      	ldr	r1, [pc, #344]	; (8002f00 <HAL_I2C_Init+0x25c>)
 8002da8:	428b      	cmp	r3, r1
 8002daa:	d80d      	bhi.n	8002dc8 <HAL_I2C_Init+0x124>
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	1e59      	subs	r1, r3, #1
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	005b      	lsls	r3, r3, #1
 8002db6:	fbb1 f3f3 	udiv	r3, r1, r3
 8002dba:	3301      	adds	r3, #1
 8002dbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dc0:	2b04      	cmp	r3, #4
 8002dc2:	bf38      	it	cc
 8002dc4:	2304      	movcc	r3, #4
 8002dc6:	e04f      	b.n	8002e68 <HAL_I2C_Init+0x1c4>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d111      	bne.n	8002df4 <HAL_I2C_Init+0x150>
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	1e58      	subs	r0, r3, #1
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6859      	ldr	r1, [r3, #4]
 8002dd8:	460b      	mov	r3, r1
 8002dda:	005b      	lsls	r3, r3, #1
 8002ddc:	440b      	add	r3, r1
 8002dde:	fbb0 f3f3 	udiv	r3, r0, r3
 8002de2:	3301      	adds	r3, #1
 8002de4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	bf0c      	ite	eq
 8002dec:	2301      	moveq	r3, #1
 8002dee:	2300      	movne	r3, #0
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	e012      	b.n	8002e1a <HAL_I2C_Init+0x176>
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	1e58      	subs	r0, r3, #1
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6859      	ldr	r1, [r3, #4]
 8002dfc:	460b      	mov	r3, r1
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	440b      	add	r3, r1
 8002e02:	0099      	lsls	r1, r3, #2
 8002e04:	440b      	add	r3, r1
 8002e06:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	bf0c      	ite	eq
 8002e14:	2301      	moveq	r3, #1
 8002e16:	2300      	movne	r3, #0
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <HAL_I2C_Init+0x17e>
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e022      	b.n	8002e68 <HAL_I2C_Init+0x1c4>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d10e      	bne.n	8002e48 <HAL_I2C_Init+0x1a4>
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	1e58      	subs	r0, r3, #1
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6859      	ldr	r1, [r3, #4]
 8002e32:	460b      	mov	r3, r1
 8002e34:	005b      	lsls	r3, r3, #1
 8002e36:	440b      	add	r3, r1
 8002e38:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e3c:	3301      	adds	r3, #1
 8002e3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e42:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e46:	e00f      	b.n	8002e68 <HAL_I2C_Init+0x1c4>
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	1e58      	subs	r0, r3, #1
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6859      	ldr	r1, [r3, #4]
 8002e50:	460b      	mov	r3, r1
 8002e52:	009b      	lsls	r3, r3, #2
 8002e54:	440b      	add	r3, r1
 8002e56:	0099      	lsls	r1, r3, #2
 8002e58:	440b      	add	r3, r1
 8002e5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e5e:	3301      	adds	r3, #1
 8002e60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e64:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002e68:	6879      	ldr	r1, [r7, #4]
 8002e6a:	6809      	ldr	r1, [r1, #0]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	69da      	ldr	r2, [r3, #28]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a1b      	ldr	r3, [r3, #32]
 8002e82:	431a      	orrs	r2, r3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	430a      	orrs	r2, r1
 8002e8a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002e96:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	6911      	ldr	r1, [r2, #16]
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	68d2      	ldr	r2, [r2, #12]
 8002ea2:	4311      	orrs	r1, r2
 8002ea4:	687a      	ldr	r2, [r7, #4]
 8002ea6:	6812      	ldr	r2, [r2, #0]
 8002ea8:	430b      	orrs	r3, r1
 8002eaa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	68db      	ldr	r3, [r3, #12]
 8002eb2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	695a      	ldr	r2, [r3, #20]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	699b      	ldr	r3, [r3, #24]
 8002ebe:	431a      	orrs	r2, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	430a      	orrs	r2, r1
 8002ec6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f042 0201 	orr.w	r2, r2, #1
 8002ed6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2220      	movs	r2, #32
 8002ee2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002ef4:	2300      	movs	r3, #0
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3710      	adds	r7, #16
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	000186a0 	.word	0x000186a0
 8002f04:	001e847f 	.word	0x001e847f
 8002f08:	003d08ff 	.word	0x003d08ff
 8002f0c:	431bde83 	.word	0x431bde83
 8002f10:	10624dd3 	.word	0x10624dd3

08002f14 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b084      	sub	sp, #16
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d101      	bne.n	8002f26 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e02b      	b.n	8002f7e <HAL_IWDG_Init+0x6a>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8002f2e:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f245 5255 	movw	r2, #21845	; 0x5555
 8002f38:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	6852      	ldr	r2, [r2, #4]
 8002f42:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	687a      	ldr	r2, [r7, #4]
 8002f4a:	6892      	ldr	r2, [r2, #8]
 8002f4c:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8002f4e:	f7fe fc59 	bl	8001804 <HAL_GetTick>
 8002f52:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 8002f54:	e008      	b.n	8002f68 <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8002f56:	f7fe fc55 	bl	8001804 <HAL_GetTick>
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	1ad3      	subs	r3, r2, r3
 8002f60:	2b30      	cmp	r3, #48	; 0x30
 8002f62:	d901      	bls.n	8002f68 <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 8002f64:	2303      	movs	r3, #3
 8002f66:	e00a      	b.n	8002f7e <HAL_IWDG_Init+0x6a>
  while (hiwdg->Instance->SR != 0x00u)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d1f1      	bne.n	8002f56 <HAL_IWDG_Init+0x42>
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8002f7a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002f7c:	2300      	movs	r3, #0
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3710      	adds	r7, #16
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
	...

08002f88 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b086      	sub	sp, #24
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d101      	bne.n	8002f9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e25b      	b.n	8003452 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d075      	beq.n	8003092 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002fa6:	4ba3      	ldr	r3, [pc, #652]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	f003 030c 	and.w	r3, r3, #12
 8002fae:	2b04      	cmp	r3, #4
 8002fb0:	d00c      	beq.n	8002fcc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fb2:	4ba0      	ldr	r3, [pc, #640]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002fba:	2b08      	cmp	r3, #8
 8002fbc:	d112      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fbe:	4b9d      	ldr	r3, [pc, #628]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fc6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002fca:	d10b      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fcc:	4b99      	ldr	r3, [pc, #612]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d05b      	beq.n	8003090 <HAL_RCC_OscConfig+0x108>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d157      	bne.n	8003090 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e236      	b.n	8003452 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fec:	d106      	bne.n	8002ffc <HAL_RCC_OscConfig+0x74>
 8002fee:	4b91      	ldr	r3, [pc, #580]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a90      	ldr	r2, [pc, #576]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8002ff4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ff8:	6013      	str	r3, [r2, #0]
 8002ffa:	e01d      	b.n	8003038 <HAL_RCC_OscConfig+0xb0>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003004:	d10c      	bne.n	8003020 <HAL_RCC_OscConfig+0x98>
 8003006:	4b8b      	ldr	r3, [pc, #556]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a8a      	ldr	r2, [pc, #552]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 800300c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003010:	6013      	str	r3, [r2, #0]
 8003012:	4b88      	ldr	r3, [pc, #544]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a87      	ldr	r2, [pc, #540]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8003018:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800301c:	6013      	str	r3, [r2, #0]
 800301e:	e00b      	b.n	8003038 <HAL_RCC_OscConfig+0xb0>
 8003020:	4b84      	ldr	r3, [pc, #528]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a83      	ldr	r2, [pc, #524]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8003026:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800302a:	6013      	str	r3, [r2, #0]
 800302c:	4b81      	ldr	r3, [pc, #516]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a80      	ldr	r2, [pc, #512]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8003032:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003036:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d013      	beq.n	8003068 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003040:	f7fe fbe0 	bl	8001804 <HAL_GetTick>
 8003044:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003046:	e008      	b.n	800305a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003048:	f7fe fbdc 	bl	8001804 <HAL_GetTick>
 800304c:	4602      	mov	r2, r0
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	2b64      	cmp	r3, #100	; 0x64
 8003054:	d901      	bls.n	800305a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003056:	2303      	movs	r3, #3
 8003058:	e1fb      	b.n	8003452 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800305a:	4b76      	ldr	r3, [pc, #472]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d0f0      	beq.n	8003048 <HAL_RCC_OscConfig+0xc0>
 8003066:	e014      	b.n	8003092 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003068:	f7fe fbcc 	bl	8001804 <HAL_GetTick>
 800306c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800306e:	e008      	b.n	8003082 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003070:	f7fe fbc8 	bl	8001804 <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	2b64      	cmp	r3, #100	; 0x64
 800307c:	d901      	bls.n	8003082 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e1e7      	b.n	8003452 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003082:	4b6c      	ldr	r3, [pc, #432]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d1f0      	bne.n	8003070 <HAL_RCC_OscConfig+0xe8>
 800308e:	e000      	b.n	8003092 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003090:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 0302 	and.w	r3, r3, #2
 800309a:	2b00      	cmp	r3, #0
 800309c:	d063      	beq.n	8003166 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800309e:	4b65      	ldr	r3, [pc, #404]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	f003 030c 	and.w	r3, r3, #12
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d00b      	beq.n	80030c2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030aa:	4b62      	ldr	r3, [pc, #392]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80030b2:	2b08      	cmp	r3, #8
 80030b4:	d11c      	bne.n	80030f0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030b6:	4b5f      	ldr	r3, [pc, #380]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d116      	bne.n	80030f0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030c2:	4b5c      	ldr	r3, [pc, #368]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0302 	and.w	r3, r3, #2
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d005      	beq.n	80030da <HAL_RCC_OscConfig+0x152>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d001      	beq.n	80030da <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e1bb      	b.n	8003452 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030da:	4b56      	ldr	r3, [pc, #344]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	691b      	ldr	r3, [r3, #16]
 80030e6:	00db      	lsls	r3, r3, #3
 80030e8:	4952      	ldr	r1, [pc, #328]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 80030ea:	4313      	orrs	r3, r2
 80030ec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030ee:	e03a      	b.n	8003166 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d020      	beq.n	800313a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030f8:	4b4f      	ldr	r3, [pc, #316]	; (8003238 <HAL_RCC_OscConfig+0x2b0>)
 80030fa:	2201      	movs	r2, #1
 80030fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030fe:	f7fe fb81 	bl	8001804 <HAL_GetTick>
 8003102:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003104:	e008      	b.n	8003118 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003106:	f7fe fb7d 	bl	8001804 <HAL_GetTick>
 800310a:	4602      	mov	r2, r0
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	1ad3      	subs	r3, r2, r3
 8003110:	2b02      	cmp	r3, #2
 8003112:	d901      	bls.n	8003118 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003114:	2303      	movs	r3, #3
 8003116:	e19c      	b.n	8003452 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003118:	4b46      	ldr	r3, [pc, #280]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0302 	and.w	r3, r3, #2
 8003120:	2b00      	cmp	r3, #0
 8003122:	d0f0      	beq.n	8003106 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003124:	4b43      	ldr	r3, [pc, #268]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	691b      	ldr	r3, [r3, #16]
 8003130:	00db      	lsls	r3, r3, #3
 8003132:	4940      	ldr	r1, [pc, #256]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8003134:	4313      	orrs	r3, r2
 8003136:	600b      	str	r3, [r1, #0]
 8003138:	e015      	b.n	8003166 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800313a:	4b3f      	ldr	r3, [pc, #252]	; (8003238 <HAL_RCC_OscConfig+0x2b0>)
 800313c:	2200      	movs	r2, #0
 800313e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003140:	f7fe fb60 	bl	8001804 <HAL_GetTick>
 8003144:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003146:	e008      	b.n	800315a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003148:	f7fe fb5c 	bl	8001804 <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	2b02      	cmp	r3, #2
 8003154:	d901      	bls.n	800315a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e17b      	b.n	8003452 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800315a:	4b36      	ldr	r3, [pc, #216]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0302 	and.w	r3, r3, #2
 8003162:	2b00      	cmp	r3, #0
 8003164:	d1f0      	bne.n	8003148 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 0308 	and.w	r3, r3, #8
 800316e:	2b00      	cmp	r3, #0
 8003170:	d030      	beq.n	80031d4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	695b      	ldr	r3, [r3, #20]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d016      	beq.n	80031a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800317a:	4b30      	ldr	r3, [pc, #192]	; (800323c <HAL_RCC_OscConfig+0x2b4>)
 800317c:	2201      	movs	r2, #1
 800317e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003180:	f7fe fb40 	bl	8001804 <HAL_GetTick>
 8003184:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003186:	e008      	b.n	800319a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003188:	f7fe fb3c 	bl	8001804 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	2b02      	cmp	r3, #2
 8003194:	d901      	bls.n	800319a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	e15b      	b.n	8003452 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800319a:	4b26      	ldr	r3, [pc, #152]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 800319c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800319e:	f003 0302 	and.w	r3, r3, #2
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d0f0      	beq.n	8003188 <HAL_RCC_OscConfig+0x200>
 80031a6:	e015      	b.n	80031d4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031a8:	4b24      	ldr	r3, [pc, #144]	; (800323c <HAL_RCC_OscConfig+0x2b4>)
 80031aa:	2200      	movs	r2, #0
 80031ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031ae:	f7fe fb29 	bl	8001804 <HAL_GetTick>
 80031b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031b4:	e008      	b.n	80031c8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031b6:	f7fe fb25 	bl	8001804 <HAL_GetTick>
 80031ba:	4602      	mov	r2, r0
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	1ad3      	subs	r3, r2, r3
 80031c0:	2b02      	cmp	r3, #2
 80031c2:	d901      	bls.n	80031c8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80031c4:	2303      	movs	r3, #3
 80031c6:	e144      	b.n	8003452 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031c8:	4b1a      	ldr	r3, [pc, #104]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 80031ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031cc:	f003 0302 	and.w	r3, r3, #2
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d1f0      	bne.n	80031b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0304 	and.w	r3, r3, #4
 80031dc:	2b00      	cmp	r3, #0
 80031de:	f000 80a0 	beq.w	8003322 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031e2:	2300      	movs	r3, #0
 80031e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031e6:	4b13      	ldr	r3, [pc, #76]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 80031e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d10f      	bne.n	8003212 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031f2:	2300      	movs	r3, #0
 80031f4:	60bb      	str	r3, [r7, #8]
 80031f6:	4b0f      	ldr	r3, [pc, #60]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 80031f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fa:	4a0e      	ldr	r2, [pc, #56]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 80031fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003200:	6413      	str	r3, [r2, #64]	; 0x40
 8003202:	4b0c      	ldr	r3, [pc, #48]	; (8003234 <HAL_RCC_OscConfig+0x2ac>)
 8003204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003206:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800320a:	60bb      	str	r3, [r7, #8]
 800320c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800320e:	2301      	movs	r3, #1
 8003210:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003212:	4b0b      	ldr	r3, [pc, #44]	; (8003240 <HAL_RCC_OscConfig+0x2b8>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800321a:	2b00      	cmp	r3, #0
 800321c:	d121      	bne.n	8003262 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800321e:	4b08      	ldr	r3, [pc, #32]	; (8003240 <HAL_RCC_OscConfig+0x2b8>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a07      	ldr	r2, [pc, #28]	; (8003240 <HAL_RCC_OscConfig+0x2b8>)
 8003224:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003228:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800322a:	f7fe faeb 	bl	8001804 <HAL_GetTick>
 800322e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003230:	e011      	b.n	8003256 <HAL_RCC_OscConfig+0x2ce>
 8003232:	bf00      	nop
 8003234:	40023800 	.word	0x40023800
 8003238:	42470000 	.word	0x42470000
 800323c:	42470e80 	.word	0x42470e80
 8003240:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003244:	f7fe fade 	bl	8001804 <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	2b02      	cmp	r3, #2
 8003250:	d901      	bls.n	8003256 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e0fd      	b.n	8003452 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003256:	4b81      	ldr	r3, [pc, #516]	; (800345c <HAL_RCC_OscConfig+0x4d4>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800325e:	2b00      	cmp	r3, #0
 8003260:	d0f0      	beq.n	8003244 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	2b01      	cmp	r3, #1
 8003268:	d106      	bne.n	8003278 <HAL_RCC_OscConfig+0x2f0>
 800326a:	4b7d      	ldr	r3, [pc, #500]	; (8003460 <HAL_RCC_OscConfig+0x4d8>)
 800326c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800326e:	4a7c      	ldr	r2, [pc, #496]	; (8003460 <HAL_RCC_OscConfig+0x4d8>)
 8003270:	f043 0301 	orr.w	r3, r3, #1
 8003274:	6713      	str	r3, [r2, #112]	; 0x70
 8003276:	e01c      	b.n	80032b2 <HAL_RCC_OscConfig+0x32a>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	2b05      	cmp	r3, #5
 800327e:	d10c      	bne.n	800329a <HAL_RCC_OscConfig+0x312>
 8003280:	4b77      	ldr	r3, [pc, #476]	; (8003460 <HAL_RCC_OscConfig+0x4d8>)
 8003282:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003284:	4a76      	ldr	r2, [pc, #472]	; (8003460 <HAL_RCC_OscConfig+0x4d8>)
 8003286:	f043 0304 	orr.w	r3, r3, #4
 800328a:	6713      	str	r3, [r2, #112]	; 0x70
 800328c:	4b74      	ldr	r3, [pc, #464]	; (8003460 <HAL_RCC_OscConfig+0x4d8>)
 800328e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003290:	4a73      	ldr	r2, [pc, #460]	; (8003460 <HAL_RCC_OscConfig+0x4d8>)
 8003292:	f043 0301 	orr.w	r3, r3, #1
 8003296:	6713      	str	r3, [r2, #112]	; 0x70
 8003298:	e00b      	b.n	80032b2 <HAL_RCC_OscConfig+0x32a>
 800329a:	4b71      	ldr	r3, [pc, #452]	; (8003460 <HAL_RCC_OscConfig+0x4d8>)
 800329c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800329e:	4a70      	ldr	r2, [pc, #448]	; (8003460 <HAL_RCC_OscConfig+0x4d8>)
 80032a0:	f023 0301 	bic.w	r3, r3, #1
 80032a4:	6713      	str	r3, [r2, #112]	; 0x70
 80032a6:	4b6e      	ldr	r3, [pc, #440]	; (8003460 <HAL_RCC_OscConfig+0x4d8>)
 80032a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032aa:	4a6d      	ldr	r2, [pc, #436]	; (8003460 <HAL_RCC_OscConfig+0x4d8>)
 80032ac:	f023 0304 	bic.w	r3, r3, #4
 80032b0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d015      	beq.n	80032e6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032ba:	f7fe faa3 	bl	8001804 <HAL_GetTick>
 80032be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032c0:	e00a      	b.n	80032d8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032c2:	f7fe fa9f 	bl	8001804 <HAL_GetTick>
 80032c6:	4602      	mov	r2, r0
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d901      	bls.n	80032d8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80032d4:	2303      	movs	r3, #3
 80032d6:	e0bc      	b.n	8003452 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032d8:	4b61      	ldr	r3, [pc, #388]	; (8003460 <HAL_RCC_OscConfig+0x4d8>)
 80032da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032dc:	f003 0302 	and.w	r3, r3, #2
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d0ee      	beq.n	80032c2 <HAL_RCC_OscConfig+0x33a>
 80032e4:	e014      	b.n	8003310 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032e6:	f7fe fa8d 	bl	8001804 <HAL_GetTick>
 80032ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032ec:	e00a      	b.n	8003304 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032ee:	f7fe fa89 	bl	8001804 <HAL_GetTick>
 80032f2:	4602      	mov	r2, r0
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	1ad3      	subs	r3, r2, r3
 80032f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d901      	bls.n	8003304 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003300:	2303      	movs	r3, #3
 8003302:	e0a6      	b.n	8003452 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003304:	4b56      	ldr	r3, [pc, #344]	; (8003460 <HAL_RCC_OscConfig+0x4d8>)
 8003306:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003308:	f003 0302 	and.w	r3, r3, #2
 800330c:	2b00      	cmp	r3, #0
 800330e:	d1ee      	bne.n	80032ee <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003310:	7dfb      	ldrb	r3, [r7, #23]
 8003312:	2b01      	cmp	r3, #1
 8003314:	d105      	bne.n	8003322 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003316:	4b52      	ldr	r3, [pc, #328]	; (8003460 <HAL_RCC_OscConfig+0x4d8>)
 8003318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331a:	4a51      	ldr	r2, [pc, #324]	; (8003460 <HAL_RCC_OscConfig+0x4d8>)
 800331c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003320:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	699b      	ldr	r3, [r3, #24]
 8003326:	2b00      	cmp	r3, #0
 8003328:	f000 8092 	beq.w	8003450 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800332c:	4b4c      	ldr	r3, [pc, #304]	; (8003460 <HAL_RCC_OscConfig+0x4d8>)
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	f003 030c 	and.w	r3, r3, #12
 8003334:	2b08      	cmp	r3, #8
 8003336:	d05c      	beq.n	80033f2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	699b      	ldr	r3, [r3, #24]
 800333c:	2b02      	cmp	r3, #2
 800333e:	d141      	bne.n	80033c4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003340:	4b48      	ldr	r3, [pc, #288]	; (8003464 <HAL_RCC_OscConfig+0x4dc>)
 8003342:	2200      	movs	r2, #0
 8003344:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003346:	f7fe fa5d 	bl	8001804 <HAL_GetTick>
 800334a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800334c:	e008      	b.n	8003360 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800334e:	f7fe fa59 	bl	8001804 <HAL_GetTick>
 8003352:	4602      	mov	r2, r0
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	2b02      	cmp	r3, #2
 800335a:	d901      	bls.n	8003360 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800335c:	2303      	movs	r3, #3
 800335e:	e078      	b.n	8003452 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003360:	4b3f      	ldr	r3, [pc, #252]	; (8003460 <HAL_RCC_OscConfig+0x4d8>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003368:	2b00      	cmp	r3, #0
 800336a:	d1f0      	bne.n	800334e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	69da      	ldr	r2, [r3, #28]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6a1b      	ldr	r3, [r3, #32]
 8003374:	431a      	orrs	r2, r3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337a:	019b      	lsls	r3, r3, #6
 800337c:	431a      	orrs	r2, r3
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003382:	085b      	lsrs	r3, r3, #1
 8003384:	3b01      	subs	r3, #1
 8003386:	041b      	lsls	r3, r3, #16
 8003388:	431a      	orrs	r2, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800338e:	061b      	lsls	r3, r3, #24
 8003390:	4933      	ldr	r1, [pc, #204]	; (8003460 <HAL_RCC_OscConfig+0x4d8>)
 8003392:	4313      	orrs	r3, r2
 8003394:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003396:	4b33      	ldr	r3, [pc, #204]	; (8003464 <HAL_RCC_OscConfig+0x4dc>)
 8003398:	2201      	movs	r2, #1
 800339a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800339c:	f7fe fa32 	bl	8001804 <HAL_GetTick>
 80033a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033a2:	e008      	b.n	80033b6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033a4:	f7fe fa2e 	bl	8001804 <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d901      	bls.n	80033b6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e04d      	b.n	8003452 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033b6:	4b2a      	ldr	r3, [pc, #168]	; (8003460 <HAL_RCC_OscConfig+0x4d8>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d0f0      	beq.n	80033a4 <HAL_RCC_OscConfig+0x41c>
 80033c2:	e045      	b.n	8003450 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033c4:	4b27      	ldr	r3, [pc, #156]	; (8003464 <HAL_RCC_OscConfig+0x4dc>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033ca:	f7fe fa1b 	bl	8001804 <HAL_GetTick>
 80033ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033d0:	e008      	b.n	80033e4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033d2:	f7fe fa17 	bl	8001804 <HAL_GetTick>
 80033d6:	4602      	mov	r2, r0
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d901      	bls.n	80033e4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	e036      	b.n	8003452 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033e4:	4b1e      	ldr	r3, [pc, #120]	; (8003460 <HAL_RCC_OscConfig+0x4d8>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d1f0      	bne.n	80033d2 <HAL_RCC_OscConfig+0x44a>
 80033f0:	e02e      	b.n	8003450 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	699b      	ldr	r3, [r3, #24]
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d101      	bne.n	80033fe <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e029      	b.n	8003452 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80033fe:	4b18      	ldr	r3, [pc, #96]	; (8003460 <HAL_RCC_OscConfig+0x4d8>)
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	69db      	ldr	r3, [r3, #28]
 800340e:	429a      	cmp	r2, r3
 8003410:	d11c      	bne.n	800344c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800341c:	429a      	cmp	r2, r3
 800341e:	d115      	bne.n	800344c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003420:	68fa      	ldr	r2, [r7, #12]
 8003422:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003426:	4013      	ands	r3, r2
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800342c:	4293      	cmp	r3, r2
 800342e:	d10d      	bne.n	800344c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800343a:	429a      	cmp	r2, r3
 800343c:	d106      	bne.n	800344c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003448:	429a      	cmp	r2, r3
 800344a:	d001      	beq.n	8003450 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800344c:	2301      	movs	r3, #1
 800344e:	e000      	b.n	8003452 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003450:	2300      	movs	r3, #0
}
 8003452:	4618      	mov	r0, r3
 8003454:	3718      	adds	r7, #24
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	40007000 	.word	0x40007000
 8003460:	40023800 	.word	0x40023800
 8003464:	42470060 	.word	0x42470060

08003468 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b084      	sub	sp, #16
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d101      	bne.n	800347c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	e0cc      	b.n	8003616 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800347c:	4b68      	ldr	r3, [pc, #416]	; (8003620 <HAL_RCC_ClockConfig+0x1b8>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 030f 	and.w	r3, r3, #15
 8003484:	683a      	ldr	r2, [r7, #0]
 8003486:	429a      	cmp	r2, r3
 8003488:	d90c      	bls.n	80034a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800348a:	4b65      	ldr	r3, [pc, #404]	; (8003620 <HAL_RCC_ClockConfig+0x1b8>)
 800348c:	683a      	ldr	r2, [r7, #0]
 800348e:	b2d2      	uxtb	r2, r2
 8003490:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003492:	4b63      	ldr	r3, [pc, #396]	; (8003620 <HAL_RCC_ClockConfig+0x1b8>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 030f 	and.w	r3, r3, #15
 800349a:	683a      	ldr	r2, [r7, #0]
 800349c:	429a      	cmp	r2, r3
 800349e:	d001      	beq.n	80034a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	e0b8      	b.n	8003616 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0302 	and.w	r3, r3, #2
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d020      	beq.n	80034f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 0304 	and.w	r3, r3, #4
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d005      	beq.n	80034c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034bc:	4b59      	ldr	r3, [pc, #356]	; (8003624 <HAL_RCC_ClockConfig+0x1bc>)
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	4a58      	ldr	r2, [pc, #352]	; (8003624 <HAL_RCC_ClockConfig+0x1bc>)
 80034c2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80034c6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0308 	and.w	r3, r3, #8
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d005      	beq.n	80034e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034d4:	4b53      	ldr	r3, [pc, #332]	; (8003624 <HAL_RCC_ClockConfig+0x1bc>)
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	4a52      	ldr	r2, [pc, #328]	; (8003624 <HAL_RCC_ClockConfig+0x1bc>)
 80034da:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80034de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034e0:	4b50      	ldr	r3, [pc, #320]	; (8003624 <HAL_RCC_ClockConfig+0x1bc>)
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	494d      	ldr	r1, [pc, #308]	; (8003624 <HAL_RCC_ClockConfig+0x1bc>)
 80034ee:	4313      	orrs	r3, r2
 80034f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0301 	and.w	r3, r3, #1
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d044      	beq.n	8003588 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	2b01      	cmp	r3, #1
 8003504:	d107      	bne.n	8003516 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003506:	4b47      	ldr	r3, [pc, #284]	; (8003624 <HAL_RCC_ClockConfig+0x1bc>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800350e:	2b00      	cmp	r3, #0
 8003510:	d119      	bne.n	8003546 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	e07f      	b.n	8003616 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	2b02      	cmp	r3, #2
 800351c:	d003      	beq.n	8003526 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003522:	2b03      	cmp	r3, #3
 8003524:	d107      	bne.n	8003536 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003526:	4b3f      	ldr	r3, [pc, #252]	; (8003624 <HAL_RCC_ClockConfig+0x1bc>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d109      	bne.n	8003546 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e06f      	b.n	8003616 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003536:	4b3b      	ldr	r3, [pc, #236]	; (8003624 <HAL_RCC_ClockConfig+0x1bc>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 0302 	and.w	r3, r3, #2
 800353e:	2b00      	cmp	r3, #0
 8003540:	d101      	bne.n	8003546 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e067      	b.n	8003616 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003546:	4b37      	ldr	r3, [pc, #220]	; (8003624 <HAL_RCC_ClockConfig+0x1bc>)
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	f023 0203 	bic.w	r2, r3, #3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	4934      	ldr	r1, [pc, #208]	; (8003624 <HAL_RCC_ClockConfig+0x1bc>)
 8003554:	4313      	orrs	r3, r2
 8003556:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003558:	f7fe f954 	bl	8001804 <HAL_GetTick>
 800355c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800355e:	e00a      	b.n	8003576 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003560:	f7fe f950 	bl	8001804 <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	f241 3288 	movw	r2, #5000	; 0x1388
 800356e:	4293      	cmp	r3, r2
 8003570:	d901      	bls.n	8003576 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e04f      	b.n	8003616 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003576:	4b2b      	ldr	r3, [pc, #172]	; (8003624 <HAL_RCC_ClockConfig+0x1bc>)
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	f003 020c 	and.w	r2, r3, #12
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	429a      	cmp	r2, r3
 8003586:	d1eb      	bne.n	8003560 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003588:	4b25      	ldr	r3, [pc, #148]	; (8003620 <HAL_RCC_ClockConfig+0x1b8>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 030f 	and.w	r3, r3, #15
 8003590:	683a      	ldr	r2, [r7, #0]
 8003592:	429a      	cmp	r2, r3
 8003594:	d20c      	bcs.n	80035b0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003596:	4b22      	ldr	r3, [pc, #136]	; (8003620 <HAL_RCC_ClockConfig+0x1b8>)
 8003598:	683a      	ldr	r2, [r7, #0]
 800359a:	b2d2      	uxtb	r2, r2
 800359c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800359e:	4b20      	ldr	r3, [pc, #128]	; (8003620 <HAL_RCC_ClockConfig+0x1b8>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 030f 	and.w	r3, r3, #15
 80035a6:	683a      	ldr	r2, [r7, #0]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d001      	beq.n	80035b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	e032      	b.n	8003616 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f003 0304 	and.w	r3, r3, #4
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d008      	beq.n	80035ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035bc:	4b19      	ldr	r3, [pc, #100]	; (8003624 <HAL_RCC_ClockConfig+0x1bc>)
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	4916      	ldr	r1, [pc, #88]	; (8003624 <HAL_RCC_ClockConfig+0x1bc>)
 80035ca:	4313      	orrs	r3, r2
 80035cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 0308 	and.w	r3, r3, #8
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d009      	beq.n	80035ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035da:	4b12      	ldr	r3, [pc, #72]	; (8003624 <HAL_RCC_ClockConfig+0x1bc>)
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	691b      	ldr	r3, [r3, #16]
 80035e6:	00db      	lsls	r3, r3, #3
 80035e8:	490e      	ldr	r1, [pc, #56]	; (8003624 <HAL_RCC_ClockConfig+0x1bc>)
 80035ea:	4313      	orrs	r3, r2
 80035ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80035ee:	f000 f821 	bl	8003634 <HAL_RCC_GetSysClockFreq>
 80035f2:	4601      	mov	r1, r0
 80035f4:	4b0b      	ldr	r3, [pc, #44]	; (8003624 <HAL_RCC_ClockConfig+0x1bc>)
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	091b      	lsrs	r3, r3, #4
 80035fa:	f003 030f 	and.w	r3, r3, #15
 80035fe:	4a0a      	ldr	r2, [pc, #40]	; (8003628 <HAL_RCC_ClockConfig+0x1c0>)
 8003600:	5cd3      	ldrb	r3, [r2, r3]
 8003602:	fa21 f303 	lsr.w	r3, r1, r3
 8003606:	4a09      	ldr	r2, [pc, #36]	; (800362c <HAL_RCC_ClockConfig+0x1c4>)
 8003608:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800360a:	4b09      	ldr	r3, [pc, #36]	; (8003630 <HAL_RCC_ClockConfig+0x1c8>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4618      	mov	r0, r3
 8003610:	f7fe f8b4 	bl	800177c <HAL_InitTick>

  return HAL_OK;
 8003614:	2300      	movs	r3, #0
}
 8003616:	4618      	mov	r0, r3
 8003618:	3710      	adds	r7, #16
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	40023c00 	.word	0x40023c00
 8003624:	40023800 	.word	0x40023800
 8003628:	0800c43c 	.word	0x0800c43c
 800362c:	20000000 	.word	0x20000000
 8003630:	20000004 	.word	0x20000004

08003634 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003634:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003636:	b085      	sub	sp, #20
 8003638:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800363a:	2300      	movs	r3, #0
 800363c:	607b      	str	r3, [r7, #4]
 800363e:	2300      	movs	r3, #0
 8003640:	60fb      	str	r3, [r7, #12]
 8003642:	2300      	movs	r3, #0
 8003644:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003646:	2300      	movs	r3, #0
 8003648:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800364a:	4b50      	ldr	r3, [pc, #320]	; (800378c <HAL_RCC_GetSysClockFreq+0x158>)
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	f003 030c 	and.w	r3, r3, #12
 8003652:	2b04      	cmp	r3, #4
 8003654:	d007      	beq.n	8003666 <HAL_RCC_GetSysClockFreq+0x32>
 8003656:	2b08      	cmp	r3, #8
 8003658:	d008      	beq.n	800366c <HAL_RCC_GetSysClockFreq+0x38>
 800365a:	2b00      	cmp	r3, #0
 800365c:	f040 808d 	bne.w	800377a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003660:	4b4b      	ldr	r3, [pc, #300]	; (8003790 <HAL_RCC_GetSysClockFreq+0x15c>)
 8003662:	60bb      	str	r3, [r7, #8]
       break;
 8003664:	e08c      	b.n	8003780 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003666:	4b4b      	ldr	r3, [pc, #300]	; (8003794 <HAL_RCC_GetSysClockFreq+0x160>)
 8003668:	60bb      	str	r3, [r7, #8]
      break;
 800366a:	e089      	b.n	8003780 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800366c:	4b47      	ldr	r3, [pc, #284]	; (800378c <HAL_RCC_GetSysClockFreq+0x158>)
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003674:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003676:	4b45      	ldr	r3, [pc, #276]	; (800378c <HAL_RCC_GetSysClockFreq+0x158>)
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800367e:	2b00      	cmp	r3, #0
 8003680:	d023      	beq.n	80036ca <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003682:	4b42      	ldr	r3, [pc, #264]	; (800378c <HAL_RCC_GetSysClockFreq+0x158>)
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	099b      	lsrs	r3, r3, #6
 8003688:	f04f 0400 	mov.w	r4, #0
 800368c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003690:	f04f 0200 	mov.w	r2, #0
 8003694:	ea03 0501 	and.w	r5, r3, r1
 8003698:	ea04 0602 	and.w	r6, r4, r2
 800369c:	4a3d      	ldr	r2, [pc, #244]	; (8003794 <HAL_RCC_GetSysClockFreq+0x160>)
 800369e:	fb02 f106 	mul.w	r1, r2, r6
 80036a2:	2200      	movs	r2, #0
 80036a4:	fb02 f205 	mul.w	r2, r2, r5
 80036a8:	440a      	add	r2, r1
 80036aa:	493a      	ldr	r1, [pc, #232]	; (8003794 <HAL_RCC_GetSysClockFreq+0x160>)
 80036ac:	fba5 0101 	umull	r0, r1, r5, r1
 80036b0:	1853      	adds	r3, r2, r1
 80036b2:	4619      	mov	r1, r3
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	f04f 0400 	mov.w	r4, #0
 80036ba:	461a      	mov	r2, r3
 80036bc:	4623      	mov	r3, r4
 80036be:	f7fc fddf 	bl	8000280 <__aeabi_uldivmod>
 80036c2:	4603      	mov	r3, r0
 80036c4:	460c      	mov	r4, r1
 80036c6:	60fb      	str	r3, [r7, #12]
 80036c8:	e049      	b.n	800375e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036ca:	4b30      	ldr	r3, [pc, #192]	; (800378c <HAL_RCC_GetSysClockFreq+0x158>)
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	099b      	lsrs	r3, r3, #6
 80036d0:	f04f 0400 	mov.w	r4, #0
 80036d4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80036d8:	f04f 0200 	mov.w	r2, #0
 80036dc:	ea03 0501 	and.w	r5, r3, r1
 80036e0:	ea04 0602 	and.w	r6, r4, r2
 80036e4:	4629      	mov	r1, r5
 80036e6:	4632      	mov	r2, r6
 80036e8:	f04f 0300 	mov.w	r3, #0
 80036ec:	f04f 0400 	mov.w	r4, #0
 80036f0:	0154      	lsls	r4, r2, #5
 80036f2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80036f6:	014b      	lsls	r3, r1, #5
 80036f8:	4619      	mov	r1, r3
 80036fa:	4622      	mov	r2, r4
 80036fc:	1b49      	subs	r1, r1, r5
 80036fe:	eb62 0206 	sbc.w	r2, r2, r6
 8003702:	f04f 0300 	mov.w	r3, #0
 8003706:	f04f 0400 	mov.w	r4, #0
 800370a:	0194      	lsls	r4, r2, #6
 800370c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003710:	018b      	lsls	r3, r1, #6
 8003712:	1a5b      	subs	r3, r3, r1
 8003714:	eb64 0402 	sbc.w	r4, r4, r2
 8003718:	f04f 0100 	mov.w	r1, #0
 800371c:	f04f 0200 	mov.w	r2, #0
 8003720:	00e2      	lsls	r2, r4, #3
 8003722:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003726:	00d9      	lsls	r1, r3, #3
 8003728:	460b      	mov	r3, r1
 800372a:	4614      	mov	r4, r2
 800372c:	195b      	adds	r3, r3, r5
 800372e:	eb44 0406 	adc.w	r4, r4, r6
 8003732:	f04f 0100 	mov.w	r1, #0
 8003736:	f04f 0200 	mov.w	r2, #0
 800373a:	02a2      	lsls	r2, r4, #10
 800373c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003740:	0299      	lsls	r1, r3, #10
 8003742:	460b      	mov	r3, r1
 8003744:	4614      	mov	r4, r2
 8003746:	4618      	mov	r0, r3
 8003748:	4621      	mov	r1, r4
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	f04f 0400 	mov.w	r4, #0
 8003750:	461a      	mov	r2, r3
 8003752:	4623      	mov	r3, r4
 8003754:	f7fc fd94 	bl	8000280 <__aeabi_uldivmod>
 8003758:	4603      	mov	r3, r0
 800375a:	460c      	mov	r4, r1
 800375c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800375e:	4b0b      	ldr	r3, [pc, #44]	; (800378c <HAL_RCC_GetSysClockFreq+0x158>)
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	0c1b      	lsrs	r3, r3, #16
 8003764:	f003 0303 	and.w	r3, r3, #3
 8003768:	3301      	adds	r3, #1
 800376a:	005b      	lsls	r3, r3, #1
 800376c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800376e:	68fa      	ldr	r2, [r7, #12]
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	fbb2 f3f3 	udiv	r3, r2, r3
 8003776:	60bb      	str	r3, [r7, #8]
      break;
 8003778:	e002      	b.n	8003780 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800377a:	4b05      	ldr	r3, [pc, #20]	; (8003790 <HAL_RCC_GetSysClockFreq+0x15c>)
 800377c:	60bb      	str	r3, [r7, #8]
      break;
 800377e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003780:	68bb      	ldr	r3, [r7, #8]
}
 8003782:	4618      	mov	r0, r3
 8003784:	3714      	adds	r7, #20
 8003786:	46bd      	mov	sp, r7
 8003788:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800378a:	bf00      	nop
 800378c:	40023800 	.word	0x40023800
 8003790:	00f42400 	.word	0x00f42400
 8003794:	017d7840 	.word	0x017d7840

08003798 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003798:	b480      	push	{r7}
 800379a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800379c:	4b03      	ldr	r3, [pc, #12]	; (80037ac <HAL_RCC_GetHCLKFreq+0x14>)
 800379e:	681b      	ldr	r3, [r3, #0]
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
 80037aa:	bf00      	nop
 80037ac:	20000000 	.word	0x20000000

080037b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80037b4:	f7ff fff0 	bl	8003798 <HAL_RCC_GetHCLKFreq>
 80037b8:	4601      	mov	r1, r0
 80037ba:	4b05      	ldr	r3, [pc, #20]	; (80037d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	0a9b      	lsrs	r3, r3, #10
 80037c0:	f003 0307 	and.w	r3, r3, #7
 80037c4:	4a03      	ldr	r2, [pc, #12]	; (80037d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037c6:	5cd3      	ldrb	r3, [r2, r3]
 80037c8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	40023800 	.word	0x40023800
 80037d4:	0800c44c 	.word	0x0800c44c

080037d8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b086      	sub	sp, #24
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80037e0:	2300      	movs	r3, #0
 80037e2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80037e4:	2300      	movs	r3, #0
 80037e6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0301 	and.w	r3, r3, #1
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d105      	bne.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d035      	beq.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003800:	4b67      	ldr	r3, [pc, #412]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003802:	2200      	movs	r2, #0
 8003804:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003806:	f7fd fffd 	bl	8001804 <HAL_GetTick>
 800380a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800380c:	e008      	b.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800380e:	f7fd fff9 	bl	8001804 <HAL_GetTick>
 8003812:	4602      	mov	r2, r0
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	2b02      	cmp	r3, #2
 800381a:	d901      	bls.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800381c:	2303      	movs	r3, #3
 800381e:	e0ba      	b.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003820:	4b60      	ldr	r3, [pc, #384]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003828:	2b00      	cmp	r3, #0
 800382a:	d1f0      	bne.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	019a      	lsls	r2, r3, #6
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	071b      	lsls	r3, r3, #28
 8003838:	495a      	ldr	r1, [pc, #360]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800383a:	4313      	orrs	r3, r2
 800383c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003840:	4b57      	ldr	r3, [pc, #348]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003842:	2201      	movs	r2, #1
 8003844:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003846:	f7fd ffdd 	bl	8001804 <HAL_GetTick>
 800384a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800384c:	e008      	b.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800384e:	f7fd ffd9 	bl	8001804 <HAL_GetTick>
 8003852:	4602      	mov	r2, r0
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	1ad3      	subs	r3, r2, r3
 8003858:	2b02      	cmp	r3, #2
 800385a:	d901      	bls.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800385c:	2303      	movs	r3, #3
 800385e:	e09a      	b.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003860:	4b50      	ldr	r3, [pc, #320]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003868:	2b00      	cmp	r3, #0
 800386a:	d0f0      	beq.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f003 0302 	and.w	r3, r3, #2
 8003874:	2b00      	cmp	r3, #0
 8003876:	f000 8083 	beq.w	8003980 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800387a:	2300      	movs	r3, #0
 800387c:	60fb      	str	r3, [r7, #12]
 800387e:	4b49      	ldr	r3, [pc, #292]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003882:	4a48      	ldr	r2, [pc, #288]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003884:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003888:	6413      	str	r3, [r2, #64]	; 0x40
 800388a:	4b46      	ldr	r3, [pc, #280]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800388c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003892:	60fb      	str	r3, [r7, #12]
 8003894:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003896:	4b44      	ldr	r3, [pc, #272]	; (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a43      	ldr	r2, [pc, #268]	; (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800389c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038a0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80038a2:	f7fd ffaf 	bl	8001804 <HAL_GetTick>
 80038a6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80038a8:	e008      	b.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80038aa:	f7fd ffab 	bl	8001804 <HAL_GetTick>
 80038ae:	4602      	mov	r2, r0
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	2b02      	cmp	r3, #2
 80038b6:	d901      	bls.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80038b8:	2303      	movs	r3, #3
 80038ba:	e06c      	b.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80038bc:	4b3a      	ldr	r3, [pc, #232]	; (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d0f0      	beq.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80038c8:	4b36      	ldr	r3, [pc, #216]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80038ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038d0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d02f      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	68db      	ldr	r3, [r3, #12]
 80038dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038e0:	693a      	ldr	r2, [r7, #16]
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d028      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80038e6:	4b2f      	ldr	r3, [pc, #188]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80038e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038ee:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80038f0:	4b2e      	ldr	r3, [pc, #184]	; (80039ac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80038f2:	2201      	movs	r2, #1
 80038f4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80038f6:	4b2d      	ldr	r3, [pc, #180]	; (80039ac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80038f8:	2200      	movs	r2, #0
 80038fa:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80038fc:	4a29      	ldr	r2, [pc, #164]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003902:	4b28      	ldr	r3, [pc, #160]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003904:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003906:	f003 0301 	and.w	r3, r3, #1
 800390a:	2b01      	cmp	r3, #1
 800390c:	d114      	bne.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800390e:	f7fd ff79 	bl	8001804 <HAL_GetTick>
 8003912:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003914:	e00a      	b.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003916:	f7fd ff75 	bl	8001804 <HAL_GetTick>
 800391a:	4602      	mov	r2, r0
 800391c:	697b      	ldr	r3, [r7, #20]
 800391e:	1ad3      	subs	r3, r2, r3
 8003920:	f241 3288 	movw	r2, #5000	; 0x1388
 8003924:	4293      	cmp	r3, r2
 8003926:	d901      	bls.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003928:	2303      	movs	r3, #3
 800392a:	e034      	b.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800392c:	4b1d      	ldr	r3, [pc, #116]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800392e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003930:	f003 0302 	and.w	r3, r3, #2
 8003934:	2b00      	cmp	r3, #0
 8003936:	d0ee      	beq.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	68db      	ldr	r3, [r3, #12]
 800393c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003940:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003944:	d10d      	bne.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003946:	4b17      	ldr	r3, [pc, #92]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	68db      	ldr	r3, [r3, #12]
 8003952:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003956:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800395a:	4912      	ldr	r1, [pc, #72]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800395c:	4313      	orrs	r3, r2
 800395e:	608b      	str	r3, [r1, #8]
 8003960:	e005      	b.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003962:	4b10      	ldr	r3, [pc, #64]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003964:	689b      	ldr	r3, [r3, #8]
 8003966:	4a0f      	ldr	r2, [pc, #60]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003968:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800396c:	6093      	str	r3, [r2, #8]
 800396e:	4b0d      	ldr	r3, [pc, #52]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003970:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	68db      	ldr	r3, [r3, #12]
 8003976:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800397a:	490a      	ldr	r1, [pc, #40]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800397c:	4313      	orrs	r3, r2
 800397e:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 0308 	and.w	r3, r3, #8
 8003988:	2b00      	cmp	r3, #0
 800398a:	d003      	beq.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	7c1a      	ldrb	r2, [r3, #16]
 8003990:	4b07      	ldr	r3, [pc, #28]	; (80039b0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003992:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003994:	2300      	movs	r3, #0
}
 8003996:	4618      	mov	r0, r3
 8003998:	3718      	adds	r7, #24
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	42470068 	.word	0x42470068
 80039a4:	40023800 	.word	0x40023800
 80039a8:	40007000 	.word	0x40007000
 80039ac:	42470e40 	.word	0x42470e40
 80039b0:	424711e0 	.word	0x424711e0

080039b4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d101      	bne.n	80039c6 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e083      	b.n	8003ace <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	7f5b      	ldrb	r3, [r3, #29]
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d105      	bne.n	80039dc <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2200      	movs	r2, #0
 80039d4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f7fd fbca 	bl	8001170 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2202      	movs	r2, #2
 80039e0:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	22ca      	movs	r2, #202	; 0xca
 80039e8:	625a      	str	r2, [r3, #36]	; 0x24
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	2253      	movs	r2, #83	; 0x53
 80039f0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f000 f897 	bl	8003b26 <RTC_EnterInitMode>
 80039f8:	4603      	mov	r3, r0
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d008      	beq.n	8003a10 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	22ff      	movs	r2, #255	; 0xff
 8003a04:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2204      	movs	r2, #4
 8003a0a:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e05e      	b.n	8003ace <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	687a      	ldr	r2, [r7, #4]
 8003a18:	6812      	ldr	r2, [r2, #0]
 8003a1a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003a1e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a22:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	6899      	ldr	r1, [r3, #8]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	685a      	ldr	r2, [r3, #4]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	691b      	ldr	r3, [r3, #16]
 8003a32:	431a      	orrs	r2, r3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	695b      	ldr	r3, [r3, #20]
 8003a38:	431a      	orrs	r2, r3
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	687a      	ldr	r2, [r7, #4]
 8003a48:	68d2      	ldr	r2, [r2, #12]
 8003a4a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	6919      	ldr	r1, [r3, #16]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	041a      	lsls	r2, r3, #16
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	430a      	orrs	r2, r1
 8003a5e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	68da      	ldr	r2, [r3, #12]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a6e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	f003 0320 	and.w	r3, r3, #32
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d10e      	bne.n	8003a9c <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f000 f829 	bl	8003ad6 <HAL_RTC_WaitForSynchro>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d008      	beq.n	8003a9c <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	22ff      	movs	r2, #255	; 0xff
 8003a90:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2204      	movs	r2, #4
 8003a96:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e018      	b.n	8003ace <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003aaa:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	699a      	ldr	r2, [r3, #24]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	430a      	orrs	r2, r1
 8003abc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	22ff      	movs	r2, #255	; 0xff
 8003ac4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8003acc:	2300      	movs	r3, #0
  }
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3708      	adds	r7, #8
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}

08003ad6 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8003ad6:	b580      	push	{r7, lr}
 8003ad8:	b084      	sub	sp, #16
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	68da      	ldr	r2, [r3, #12]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003af0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003af2:	f7fd fe87 	bl	8001804 <HAL_GetTick>
 8003af6:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003af8:	e009      	b.n	8003b0e <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003afa:	f7fd fe83 	bl	8001804 <HAL_GetTick>
 8003afe:	4602      	mov	r2, r0
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b08:	d901      	bls.n	8003b0e <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003b0a:	2303      	movs	r3, #3
 8003b0c:	e007      	b.n	8003b1e <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	f003 0320 	and.w	r3, r3, #32
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d0ee      	beq.n	8003afa <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8003b1c:	2300      	movs	r3, #0
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3710      	adds	r7, #16
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}

08003b26 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8003b26:	b580      	push	{r7, lr}
 8003b28:	b084      	sub	sp, #16
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d119      	bne.n	8003b74 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f04f 32ff 	mov.w	r2, #4294967295
 8003b48:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003b4a:	f7fd fe5b 	bl	8001804 <HAL_GetTick>
 8003b4e:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003b50:	e009      	b.n	8003b66 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003b52:	f7fd fe57 	bl	8001804 <HAL_GetTick>
 8003b56:	4602      	mov	r2, r0
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	1ad3      	subs	r3, r2, r3
 8003b5c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b60:	d901      	bls.n	8003b66 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8003b62:	2303      	movs	r3, #3
 8003b64:	e007      	b.n	8003b76 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d0ee      	beq.n	8003b52 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8003b74:	2300      	movs	r3, #0
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3710      	adds	r7, #16
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}

08003b7e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b7e:	b580      	push	{r7, lr}
 8003b80:	b082      	sub	sp, #8
 8003b82:	af00      	add	r7, sp, #0
 8003b84:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d101      	bne.n	8003b90 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e056      	b.n	8003c3e <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2200      	movs	r2, #0
 8003b94:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b9c:	b2db      	uxtb	r3, r3
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d106      	bne.n	8003bb0 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003baa:	6878      	ldr	r0, [r7, #4]
 8003bac:	f7fd fb62 	bl	8001274 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2202      	movs	r2, #2
 8003bb4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bc6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	685a      	ldr	r2, [r3, #4]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	431a      	orrs	r2, r3
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	68db      	ldr	r3, [r3, #12]
 8003bd6:	431a      	orrs	r2, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	691b      	ldr	r3, [r3, #16]
 8003bdc:	431a      	orrs	r2, r3
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	695b      	ldr	r3, [r3, #20]
 8003be2:	431a      	orrs	r2, r3
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	699b      	ldr	r3, [r3, #24]
 8003be8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bec:	431a      	orrs	r2, r3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	69db      	ldr	r3, [r3, #28]
 8003bf2:	431a      	orrs	r2, r3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6a1b      	ldr	r3, [r3, #32]
 8003bf8:	ea42 0103 	orr.w	r1, r2, r3
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	430a      	orrs	r2, r1
 8003c06:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	699b      	ldr	r3, [r3, #24]
 8003c0c:	0c1b      	lsrs	r3, r3, #16
 8003c0e:	f003 0104 	and.w	r1, r3, #4
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	430a      	orrs	r2, r1
 8003c1c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	69da      	ldr	r2, [r3, #28]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c2c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2200      	movs	r2, #0
 8003c32:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2201      	movs	r2, #1
 8003c38:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003c3c:	2300      	movs	r3, #0
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3708      	adds	r7, #8
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}

08003c46 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c46:	b580      	push	{r7, lr}
 8003c48:	b088      	sub	sp, #32
 8003c4a:	af00      	add	r7, sp, #0
 8003c4c:	60f8      	str	r0, [r7, #12]
 8003c4e:	60b9      	str	r1, [r7, #8]
 8003c50:	603b      	str	r3, [r7, #0]
 8003c52:	4613      	mov	r3, r2
 8003c54:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003c56:	2300      	movs	r3, #0
 8003c58:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d101      	bne.n	8003c68 <HAL_SPI_Transmit+0x22>
 8003c64:	2302      	movs	r3, #2
 8003c66:	e11e      	b.n	8003ea6 <HAL_SPI_Transmit+0x260>
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c70:	f7fd fdc8 	bl	8001804 <HAL_GetTick>
 8003c74:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003c76:	88fb      	ldrh	r3, [r7, #6]
 8003c78:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d002      	beq.n	8003c8c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003c86:	2302      	movs	r3, #2
 8003c88:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003c8a:	e103      	b.n	8003e94 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d002      	beq.n	8003c98 <HAL_SPI_Transmit+0x52>
 8003c92:	88fb      	ldrh	r3, [r7, #6]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d102      	bne.n	8003c9e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003c9c:	e0fa      	b.n	8003e94 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2203      	movs	r2, #3
 8003ca2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	68ba      	ldr	r2, [r7, #8]
 8003cb0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	88fa      	ldrh	r2, [r7, #6]
 8003cb6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	88fa      	ldrh	r2, [r7, #6]
 8003cbc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ce4:	d107      	bne.n	8003cf6 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003cf4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d00:	2b40      	cmp	r3, #64	; 0x40
 8003d02:	d007      	beq.n	8003d14 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d12:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d1c:	d14b      	bne.n	8003db6 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d002      	beq.n	8003d2c <HAL_SPI_Transmit+0xe6>
 8003d26:	8afb      	ldrh	r3, [r7, #22]
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d13e      	bne.n	8003daa <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d30:	881a      	ldrh	r2, [r3, #0]
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d3c:	1c9a      	adds	r2, r3, #2
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	3b01      	subs	r3, #1
 8003d4a:	b29a      	uxth	r2, r3
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003d50:	e02b      	b.n	8003daa <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	f003 0302 	and.w	r3, r3, #2
 8003d5c:	2b02      	cmp	r3, #2
 8003d5e:	d112      	bne.n	8003d86 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d64:	881a      	ldrh	r2, [r3, #0]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d70:	1c9a      	adds	r2, r3, #2
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d7a:	b29b      	uxth	r3, r3
 8003d7c:	3b01      	subs	r3, #1
 8003d7e:	b29a      	uxth	r2, r3
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	86da      	strh	r2, [r3, #54]	; 0x36
 8003d84:	e011      	b.n	8003daa <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d86:	f7fd fd3d 	bl	8001804 <HAL_GetTick>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	69bb      	ldr	r3, [r7, #24]
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	683a      	ldr	r2, [r7, #0]
 8003d92:	429a      	cmp	r2, r3
 8003d94:	d803      	bhi.n	8003d9e <HAL_SPI_Transmit+0x158>
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d9c:	d102      	bne.n	8003da4 <HAL_SPI_Transmit+0x15e>
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d102      	bne.n	8003daa <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003da8:	e074      	b.n	8003e94 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003dae:	b29b      	uxth	r3, r3
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d1ce      	bne.n	8003d52 <HAL_SPI_Transmit+0x10c>
 8003db4:	e04c      	b.n	8003e50 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d002      	beq.n	8003dc4 <HAL_SPI_Transmit+0x17e>
 8003dbe:	8afb      	ldrh	r3, [r7, #22]
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d140      	bne.n	8003e46 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	330c      	adds	r3, #12
 8003dce:	7812      	ldrb	r2, [r2, #0]
 8003dd0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dd6:	1c5a      	adds	r2, r3, #1
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003de0:	b29b      	uxth	r3, r3
 8003de2:	3b01      	subs	r3, #1
 8003de4:	b29a      	uxth	r2, r3
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003dea:	e02c      	b.n	8003e46 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	f003 0302 	and.w	r3, r3, #2
 8003df6:	2b02      	cmp	r3, #2
 8003df8:	d113      	bne.n	8003e22 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	330c      	adds	r3, #12
 8003e04:	7812      	ldrb	r2, [r2, #0]
 8003e06:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e0c:	1c5a      	adds	r2, r3, #1
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e16:	b29b      	uxth	r3, r3
 8003e18:	3b01      	subs	r3, #1
 8003e1a:	b29a      	uxth	r2, r3
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	86da      	strh	r2, [r3, #54]	; 0x36
 8003e20:	e011      	b.n	8003e46 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e22:	f7fd fcef 	bl	8001804 <HAL_GetTick>
 8003e26:	4602      	mov	r2, r0
 8003e28:	69bb      	ldr	r3, [r7, #24]
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	683a      	ldr	r2, [r7, #0]
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	d803      	bhi.n	8003e3a <HAL_SPI_Transmit+0x1f4>
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e38:	d102      	bne.n	8003e40 <HAL_SPI_Transmit+0x1fa>
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d102      	bne.n	8003e46 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8003e40:	2303      	movs	r3, #3
 8003e42:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003e44:	e026      	b.n	8003e94 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e4a:	b29b      	uxth	r3, r3
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d1cd      	bne.n	8003dec <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003e50:	69ba      	ldr	r2, [r7, #24]
 8003e52:	6839      	ldr	r1, [r7, #0]
 8003e54:	68f8      	ldr	r0, [r7, #12]
 8003e56:	f000 f9d9 	bl	800420c <SPI_EndRxTxTransaction>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d002      	beq.n	8003e66 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2220      	movs	r2, #32
 8003e64:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d10a      	bne.n	8003e84 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003e6e:	2300      	movs	r3, #0
 8003e70:	613b      	str	r3, [r7, #16]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	613b      	str	r3, [r7, #16]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	613b      	str	r3, [r7, #16]
 8003e82:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d002      	beq.n	8003e92 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	77fb      	strb	r3, [r7, #31]
 8003e90:	e000      	b.n	8003e94 <HAL_SPI_Transmit+0x24e>
  }

error:
 8003e92:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2201      	movs	r2, #1
 8003e98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003ea4:	7ffb      	ldrb	r3, [r7, #31]
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3720      	adds	r7, #32
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
	...

08003eb0 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b086      	sub	sp, #24
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	60f8      	str	r0, [r7, #12]
 8003eb8:	60b9      	str	r1, [r7, #8]
 8003eba:	4613      	mov	r3, r2
 8003ebc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	d101      	bne.n	8003ed0 <HAL_SPI_Transmit_DMA+0x20>
 8003ecc:	2302      	movs	r3, #2
 8003ece:	e093      	b.n	8003ff8 <HAL_SPI_Transmit_DMA+0x148>
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d002      	beq.n	8003eea <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8003ee4:	2302      	movs	r3, #2
 8003ee6:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003ee8:	e081      	b.n	8003fee <HAL_SPI_Transmit_DMA+0x13e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d002      	beq.n	8003ef6 <HAL_SPI_Transmit_DMA+0x46>
 8003ef0:	88fb      	ldrh	r3, [r7, #6]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d102      	bne.n	8003efc <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003efa:	e078      	b.n	8003fee <HAL_SPI_Transmit_DMA+0x13e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2203      	movs	r2, #3
 8003f00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2200      	movs	r2, #0
 8003f08:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	68ba      	ldr	r2, [r7, #8]
 8003f0e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	88fa      	ldrh	r2, [r7, #6]
 8003f14:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	88fa      	ldrh	r2, [r7, #6]
 8003f1a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2200      	movs	r2, #0
 8003f26:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2200      	movs	r2, #0
 8003f32:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2200      	movs	r2, #0
 8003f38:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f42:	d107      	bne.n	8003f54 <HAL_SPI_Transmit_DMA+0xa4>
  {
    SPI_1LINE_TX(hspi);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f52:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f58:	4a29      	ldr	r2, [pc, #164]	; (8004000 <HAL_SPI_Transmit_DMA+0x150>)
 8003f5a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f60:	4a28      	ldr	r2, [pc, #160]	; (8004004 <HAL_SPI_Transmit_DMA+0x154>)
 8003f62:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f68:	4a27      	ldr	r2, [pc, #156]	; (8004008 <HAL_SPI_Transmit_DMA+0x158>)
 8003f6a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f70:	2200      	movs	r2, #0
 8003f72:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	330c      	adds	r3, #12
 8003f84:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f8a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003f8c:	f7fe f9fe 	bl	800238c <HAL_DMA_Start_IT>
 8003f90:	4603      	mov	r3, r0
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d00c      	beq.n	8003fb0 <HAL_SPI_Transmit_DMA+0x100>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f9a:	f043 0210 	orr.w	r2, r3, #16
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2201      	movs	r2, #1
 8003faa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8003fae:	e01e      	b.n	8003fee <HAL_SPI_Transmit_DMA+0x13e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fba:	2b40      	cmp	r3, #64	; 0x40
 8003fbc:	d007      	beq.n	8003fce <HAL_SPI_Transmit_DMA+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003fcc:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	685a      	ldr	r2, [r3, #4]
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f042 0220 	orr.w	r2, r2, #32
 8003fdc:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	685a      	ldr	r2, [r3, #4]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f042 0202 	orr.w	r2, r2, #2
 8003fec:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003ff6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3718      	adds	r7, #24
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	080040dd 	.word	0x080040dd
 8004004:	08004035 	.word	0x08004035
 8004008:	080040f9 	.word	0x080040f9

0800400c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8004014:	bf00      	nop
 8004016:	370c      	adds	r7, #12
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr

08004020 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004020:	b480      	push	{r7}
 8004022:	b083      	sub	sp, #12
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004028:	bf00      	nop
 800402a:	370c      	adds	r7, #12
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr

08004034 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b086      	sub	sp, #24
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004040:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004042:	f7fd fbdf 	bl	8001804 <HAL_GetTick>
 8004046:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004052:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004056:	d03b      	beq.n	80040d0 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	685a      	ldr	r2, [r3, #4]
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f022 0220 	bic.w	r2, r2, #32
 8004066:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	685a      	ldr	r2, [r3, #4]
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f022 0202 	bic.w	r2, r2, #2
 8004076:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004078:	693a      	ldr	r2, [r7, #16]
 800407a:	2164      	movs	r1, #100	; 0x64
 800407c:	6978      	ldr	r0, [r7, #20]
 800407e:	f000 f8c5 	bl	800420c <SPI_EndRxTxTransaction>
 8004082:	4603      	mov	r3, r0
 8004084:	2b00      	cmp	r3, #0
 8004086:	d005      	beq.n	8004094 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800408c:	f043 0220 	orr.w	r2, r3, #32
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d10a      	bne.n	80040b2 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800409c:	2300      	movs	r3, #0
 800409e:	60fb      	str	r3, [r7, #12]
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	68db      	ldr	r3, [r3, #12]
 80040a6:	60fb      	str	r3, [r7, #12]
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	60fb      	str	r3, [r7, #12]
 80040b0:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	2200      	movs	r2, #0
 80040b6:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d003      	beq.n	80040d0 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80040c8:	6978      	ldr	r0, [r7, #20]
 80040ca:	f7ff ffa9 	bl	8004020 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80040ce:	e002      	b.n	80040d6 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80040d0:	6978      	ldr	r0, [r7, #20]
 80040d2:	f7fc feb7 	bl	8000e44 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80040d6:	3718      	adds	r7, #24
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}

080040dc <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b084      	sub	sp, #16
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040e8:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80040ea:	68f8      	ldr	r0, [r7, #12]
 80040ec:	f7ff ff8e 	bl	800400c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80040f0:	bf00      	nop
 80040f2:	3710      	adds	r7, #16
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b084      	sub	sp, #16
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004104:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	685a      	ldr	r2, [r3, #4]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f022 0203 	bic.w	r2, r2, #3
 8004114:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800411a:	f043 0210 	orr.w	r2, r3, #16
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2201      	movs	r2, #1
 8004126:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800412a:	68f8      	ldr	r0, [r7, #12]
 800412c:	f7ff ff78 	bl	8004020 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004130:	bf00      	nop
 8004132:	3710      	adds	r7, #16
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}

08004138 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	60f8      	str	r0, [r7, #12]
 8004140:	60b9      	str	r1, [r7, #8]
 8004142:	603b      	str	r3, [r7, #0]
 8004144:	4613      	mov	r3, r2
 8004146:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004148:	e04c      	b.n	80041e4 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004150:	d048      	beq.n	80041e4 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8004152:	f7fd fb57 	bl	8001804 <HAL_GetTick>
 8004156:	4602      	mov	r2, r0
 8004158:	69bb      	ldr	r3, [r7, #24]
 800415a:	1ad3      	subs	r3, r2, r3
 800415c:	683a      	ldr	r2, [r7, #0]
 800415e:	429a      	cmp	r2, r3
 8004160:	d902      	bls.n	8004168 <SPI_WaitFlagStateUntilTimeout+0x30>
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d13d      	bne.n	80041e4 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	685a      	ldr	r2, [r3, #4]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004176:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004180:	d111      	bne.n	80041a6 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800418a:	d004      	beq.n	8004196 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004194:	d107      	bne.n	80041a6 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041a4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041ae:	d10f      	bne.n	80041d0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80041be:	601a      	str	r2, [r3, #0]
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	681a      	ldr	r2, [r3, #0]
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80041ce:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2200      	movs	r2, #0
 80041dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80041e0:	2303      	movs	r3, #3
 80041e2:	e00f      	b.n	8004204 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	689a      	ldr	r2, [r3, #8]
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	4013      	ands	r3, r2
 80041ee:	68ba      	ldr	r2, [r7, #8]
 80041f0:	429a      	cmp	r2, r3
 80041f2:	bf0c      	ite	eq
 80041f4:	2301      	moveq	r3, #1
 80041f6:	2300      	movne	r3, #0
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	461a      	mov	r2, r3
 80041fc:	79fb      	ldrb	r3, [r7, #7]
 80041fe:	429a      	cmp	r2, r3
 8004200:	d1a3      	bne.n	800414a <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8004202:	2300      	movs	r3, #0
}
 8004204:	4618      	mov	r0, r3
 8004206:	3710      	adds	r7, #16
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}

0800420c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b088      	sub	sp, #32
 8004210:	af02      	add	r7, sp, #8
 8004212:	60f8      	str	r0, [r7, #12]
 8004214:	60b9      	str	r1, [r7, #8]
 8004216:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004218:	4b1b      	ldr	r3, [pc, #108]	; (8004288 <SPI_EndRxTxTransaction+0x7c>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a1b      	ldr	r2, [pc, #108]	; (800428c <SPI_EndRxTxTransaction+0x80>)
 800421e:	fba2 2303 	umull	r2, r3, r2, r3
 8004222:	0d5b      	lsrs	r3, r3, #21
 8004224:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004228:	fb02 f303 	mul.w	r3, r2, r3
 800422c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004236:	d112      	bne.n	800425e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	9300      	str	r3, [sp, #0]
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	2200      	movs	r2, #0
 8004240:	2180      	movs	r1, #128	; 0x80
 8004242:	68f8      	ldr	r0, [r7, #12]
 8004244:	f7ff ff78 	bl	8004138 <SPI_WaitFlagStateUntilTimeout>
 8004248:	4603      	mov	r3, r0
 800424a:	2b00      	cmp	r3, #0
 800424c:	d016      	beq.n	800427c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004252:	f043 0220 	orr.w	r2, r3, #32
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800425a:	2303      	movs	r3, #3
 800425c:	e00f      	b.n	800427e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d00a      	beq.n	800427a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	3b01      	subs	r3, #1
 8004268:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004274:	2b80      	cmp	r3, #128	; 0x80
 8004276:	d0f2      	beq.n	800425e <SPI_EndRxTxTransaction+0x52>
 8004278:	e000      	b.n	800427c <SPI_EndRxTxTransaction+0x70>
        break;
 800427a:	bf00      	nop
  }

  return HAL_OK;
 800427c:	2300      	movs	r3, #0
}
 800427e:	4618      	mov	r0, r3
 8004280:	3718      	adds	r7, #24
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	20000000 	.word	0x20000000
 800428c:	165e9f81 	.word	0x165e9f81

08004290 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b086      	sub	sp, #24
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
 8004298:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d101      	bne.n	80042a4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e083      	b.n	80043ac <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d106      	bne.n	80042be <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80042b8:	6878      	ldr	r0, [r7, #4]
 80042ba:	f7fd f9ad 	bl	8001618 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2202      	movs	r2, #2
 80042c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	687a      	ldr	r2, [r7, #4]
 80042ce:	6812      	ldr	r2, [r2, #0]
 80042d0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042d4:	f023 0307 	bic.w	r3, r3, #7
 80042d8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	3304      	adds	r3, #4
 80042e2:	4619      	mov	r1, r3
 80042e4:	4610      	mov	r0, r2
 80042e6:	f000 f865 	bl	80043b4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	699b      	ldr	r3, [r3, #24]
 80042f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	6a1b      	ldr	r3, [r3, #32]
 8004300:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	697a      	ldr	r2, [r7, #20]
 8004308:	4313      	orrs	r3, r2
 800430a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004312:	f023 0303 	bic.w	r3, r3, #3
 8004316:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	689a      	ldr	r2, [r3, #8]
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	699b      	ldr	r3, [r3, #24]
 8004320:	021b      	lsls	r3, r3, #8
 8004322:	4313      	orrs	r3, r2
 8004324:	693a      	ldr	r2, [r7, #16]
 8004326:	4313      	orrs	r3, r2
 8004328:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004330:	f023 030c 	bic.w	r3, r3, #12
 8004334:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800433c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004340:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	68da      	ldr	r2, [r3, #12]
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	69db      	ldr	r3, [r3, #28]
 800434a:	021b      	lsls	r3, r3, #8
 800434c:	4313      	orrs	r3, r2
 800434e:	693a      	ldr	r2, [r7, #16]
 8004350:	4313      	orrs	r3, r2
 8004352:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	691b      	ldr	r3, [r3, #16]
 8004358:	011a      	lsls	r2, r3, #4
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	6a1b      	ldr	r3, [r3, #32]
 800435e:	031b      	lsls	r3, r3, #12
 8004360:	4313      	orrs	r3, r2
 8004362:	693a      	ldr	r2, [r7, #16]
 8004364:	4313      	orrs	r3, r2
 8004366:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800436e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004376:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	685a      	ldr	r2, [r3, #4]
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	695b      	ldr	r3, [r3, #20]
 8004380:	011b      	lsls	r3, r3, #4
 8004382:	4313      	orrs	r3, r2
 8004384:	68fa      	ldr	r2, [r7, #12]
 8004386:	4313      	orrs	r3, r2
 8004388:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	697a      	ldr	r2, [r7, #20]
 8004390:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	693a      	ldr	r2, [r7, #16]
 8004398:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	68fa      	ldr	r2, [r7, #12]
 80043a0:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2201      	movs	r2, #1
 80043a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80043aa:	2300      	movs	r3, #0
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3718      	adds	r7, #24
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}

080043b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b085      	sub	sp, #20
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 80043bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	4a34      	ldr	r2, [pc, #208]	; (8004498 <TIM_Base_SetConfig+0xe4>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d00f      	beq.n	80043ec <TIM_Base_SetConfig+0x38>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043d2:	d00b      	beq.n	80043ec <TIM_Base_SetConfig+0x38>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	4a31      	ldr	r2, [pc, #196]	; (800449c <TIM_Base_SetConfig+0xe8>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d007      	beq.n	80043ec <TIM_Base_SetConfig+0x38>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	4a30      	ldr	r2, [pc, #192]	; (80044a0 <TIM_Base_SetConfig+0xec>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d003      	beq.n	80043ec <TIM_Base_SetConfig+0x38>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	4a2f      	ldr	r2, [pc, #188]	; (80044a4 <TIM_Base_SetConfig+0xf0>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d108      	bne.n	80043fe <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	68fa      	ldr	r2, [r7, #12]
 80043fa:	4313      	orrs	r3, r2
 80043fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	4a25      	ldr	r2, [pc, #148]	; (8004498 <TIM_Base_SetConfig+0xe4>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d01b      	beq.n	800443e <TIM_Base_SetConfig+0x8a>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800440c:	d017      	beq.n	800443e <TIM_Base_SetConfig+0x8a>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	4a22      	ldr	r2, [pc, #136]	; (800449c <TIM_Base_SetConfig+0xe8>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d013      	beq.n	800443e <TIM_Base_SetConfig+0x8a>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4a21      	ldr	r2, [pc, #132]	; (80044a0 <TIM_Base_SetConfig+0xec>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d00f      	beq.n	800443e <TIM_Base_SetConfig+0x8a>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	4a20      	ldr	r2, [pc, #128]	; (80044a4 <TIM_Base_SetConfig+0xf0>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d00b      	beq.n	800443e <TIM_Base_SetConfig+0x8a>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	4a1f      	ldr	r2, [pc, #124]	; (80044a8 <TIM_Base_SetConfig+0xf4>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d007      	beq.n	800443e <TIM_Base_SetConfig+0x8a>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	4a1e      	ldr	r2, [pc, #120]	; (80044ac <TIM_Base_SetConfig+0xf8>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d003      	beq.n	800443e <TIM_Base_SetConfig+0x8a>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	4a1d      	ldr	r2, [pc, #116]	; (80044b0 <TIM_Base_SetConfig+0xfc>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d108      	bne.n	8004450 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004444:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	68fa      	ldr	r2, [r7, #12]
 800444c:	4313      	orrs	r3, r2
 800444e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	695b      	ldr	r3, [r3, #20]
 800445a:	4313      	orrs	r3, r2
 800445c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	68fa      	ldr	r2, [r7, #12]
 8004462:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	689a      	ldr	r2, [r3, #8]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	4a08      	ldr	r2, [pc, #32]	; (8004498 <TIM_Base_SetConfig+0xe4>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d103      	bne.n	8004484 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	691a      	ldr	r2, [r3, #16]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	615a      	str	r2, [r3, #20]
}
 800448a:	bf00      	nop
 800448c:	3714      	adds	r7, #20
 800448e:	46bd      	mov	sp, r7
 8004490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004494:	4770      	bx	lr
 8004496:	bf00      	nop
 8004498:	40010000 	.word	0x40010000
 800449c:	40000400 	.word	0x40000400
 80044a0:	40000800 	.word	0x40000800
 80044a4:	40000c00 	.word	0x40000c00
 80044a8:	40014000 	.word	0x40014000
 80044ac:	40014400 	.word	0x40014400
 80044b0:	40014800 	.word	0x40014800

080044b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b085      	sub	sp, #20
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
 80044bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d101      	bne.n	80044cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80044c8:	2302      	movs	r3, #2
 80044ca:	e050      	b.n	800456e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2201      	movs	r2, #1
 80044d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2202      	movs	r2, #2
 80044d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	68fa      	ldr	r2, [r7, #12]
 80044fa:	4313      	orrs	r3, r2
 80044fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	68fa      	ldr	r2, [r7, #12]
 8004504:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a1c      	ldr	r2, [pc, #112]	; (800457c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d018      	beq.n	8004542 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004518:	d013      	beq.n	8004542 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a18      	ldr	r2, [pc, #96]	; (8004580 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d00e      	beq.n	8004542 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a16      	ldr	r2, [pc, #88]	; (8004584 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d009      	beq.n	8004542 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a15      	ldr	r2, [pc, #84]	; (8004588 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d004      	beq.n	8004542 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a13      	ldr	r2, [pc, #76]	; (800458c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d10c      	bne.n	800455c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004548:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	68ba      	ldr	r2, [r7, #8]
 8004550:	4313      	orrs	r3, r2
 8004552:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	68ba      	ldr	r2, [r7, #8]
 800455a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2200      	movs	r2, #0
 8004568:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800456c:	2300      	movs	r3, #0
}
 800456e:	4618      	mov	r0, r3
 8004570:	3714      	adds	r7, #20
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr
 800457a:	bf00      	nop
 800457c:	40010000 	.word	0x40010000
 8004580:	40000400 	.word	0x40000400
 8004584:	40000800 	.word	0x40000800
 8004588:	40000c00 	.word	0x40000c00
 800458c:	40014000 	.word	0x40014000

08004590 <bitmap_init>:
    return bitmap->width * (bitmap->depth / 8) * bitmap->height;
};

/* Initialise bitmap with given buffer. */
void bitmap_init(bitmap_t *bitmap, uint8_t *buffer)
{
 8004590:	b480      	push	{r7}
 8004592:	b083      	sub	sp, #12
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
 8004598:	6039      	str	r1, [r7, #0]
    bitmap->pitch = bitmap->width * (bitmap->depth / 8);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	881a      	ldrh	r2, [r3, #0]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	799b      	ldrb	r3, [r3, #6]
 80045a2:	08db      	lsrs	r3, r3, #3
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	b29b      	uxth	r3, r3
 80045a8:	fb12 f303 	smulbb	r3, r2, r3
 80045ac:	b29a      	uxth	r2, r3
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	809a      	strh	r2, [r3, #4]
    bitmap->size = bitmap->pitch * bitmap->height;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	889b      	ldrh	r3, [r3, #4]
 80045b6:	461a      	mov	r2, r3
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	885b      	ldrh	r3, [r3, #2]
 80045bc:	fb03 f302 	mul.w	r3, r3, r2
 80045c0:	461a      	mov	r2, r3
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	609a      	str	r2, [r3, #8]
    bitmap->buffer = buffer;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	683a      	ldr	r2, [r7, #0]
 80045ca:	60da      	str	r2, [r3, #12]
}
 80045cc:	bf00      	nop
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr

080045d8 <code>:
static const uint8_t RIGHT = 0b0010;
static const uint8_t BOTTOM = 0b0100;
static const uint8_t TOP = 0b1000;

static uint8_t code(int16_t x0, int16_t y0, window_t window)
{
 80045d8:	b490      	push	{r4, r7}
 80045da:	b086      	sub	sp, #24
 80045dc:	af00      	add	r7, sp, #0
 80045de:	4604      	mov	r4, r0
 80045e0:	4608      	mov	r0, r1
 80045e2:	1d39      	adds	r1, r7, #4
 80045e4:	e881 000c 	stmia.w	r1, {r2, r3}
 80045e8:	4623      	mov	r3, r4
 80045ea:	81fb      	strh	r3, [r7, #14]
 80045ec:	4603      	mov	r3, r0
 80045ee:	81bb      	strh	r3, [r7, #12]
    uint8_t code = INSIDE;
 80045f0:	2300      	movs	r3, #0
 80045f2:	75fb      	strb	r3, [r7, #23]

    if (x0 < window.x0) {
 80045f4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80045f8:	88ba      	ldrh	r2, [r7, #4]
 80045fa:	4293      	cmp	r3, r2
 80045fc:	da04      	bge.n	8004608 <code+0x30>
        code |= LEFT;
 80045fe:	2201      	movs	r2, #1
 8004600:	7dfb      	ldrb	r3, [r7, #23]
 8004602:	4313      	orrs	r3, r2
 8004604:	75fb      	strb	r3, [r7, #23]
 8004606:	e008      	b.n	800461a <code+0x42>
    } else if (x0 > window.x1) {
 8004608:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800460c:	893a      	ldrh	r2, [r7, #8]
 800460e:	4293      	cmp	r3, r2
 8004610:	dd03      	ble.n	800461a <code+0x42>
        code |= RIGHT;
 8004612:	2202      	movs	r2, #2
 8004614:	7dfb      	ldrb	r3, [r7, #23]
 8004616:	4313      	orrs	r3, r2
 8004618:	75fb      	strb	r3, [r7, #23]
    } if (y0 < window.y0) {
 800461a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800461e:	88fa      	ldrh	r2, [r7, #6]
 8004620:	4293      	cmp	r3, r2
 8004622:	da04      	bge.n	800462e <code+0x56>
        code |= BOTTOM;
 8004624:	2204      	movs	r2, #4
 8004626:	7dfb      	ldrb	r3, [r7, #23]
 8004628:	4313      	orrs	r3, r2
 800462a:	75fb      	strb	r3, [r7, #23]
 800462c:	e008      	b.n	8004640 <code+0x68>
    } else if (y0 > window.y1) {
 800462e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004632:	897a      	ldrh	r2, [r7, #10]
 8004634:	4293      	cmp	r3, r2
 8004636:	dd03      	ble.n	8004640 <code+0x68>
        code |= TOP;
 8004638:	2208      	movs	r2, #8
 800463a:	7dfb      	ldrb	r3, [r7, #23]
 800463c:	4313      	orrs	r3, r2
 800463e:	75fb      	strb	r3, [r7, #23]
    }

    return code;
 8004640:	7dfb      	ldrb	r3, [r7, #23]
}
 8004642:	4618      	mov	r0, r3
 8004644:	3718      	adds	r7, #24
 8004646:	46bd      	mov	sp, r7
 8004648:	bc90      	pop	{r4, r7}
 800464a:	4770      	bx	lr

0800464c <clip_line>:

bool clip_line(int16_t *x0, int16_t *y0, int16_t *x1, int16_t *y1, window_t window)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b088      	sub	sp, #32
 8004650:	af00      	add	r7, sp, #0
 8004652:	60f8      	str	r0, [r7, #12]
 8004654:	60b9      	str	r1, [r7, #8]
 8004656:	607a      	str	r2, [r7, #4]
 8004658:	603b      	str	r3, [r7, #0]
    uint8_t code0 = code(*x0, *y0, window);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	f9b3 0000 	ldrsh.w	r0, [r3]
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	f9b3 1000 	ldrsh.w	r1, [r3]
 8004666:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800466a:	cb0c      	ldmia	r3, {r2, r3}
 800466c:	f7ff ffb4 	bl	80045d8 <code>
 8004670:	4603      	mov	r3, r0
 8004672:	77fb      	strb	r3, [r7, #31]
    uint8_t code1 = code(*x1, *y1, window);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	f9b3 0000 	ldrsh.w	r0, [r3]
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	f9b3 1000 	ldrsh.w	r1, [r3]
 8004680:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004684:	cb0c      	ldmia	r3, {r2, r3}
 8004686:	f7ff ffa7 	bl	80045d8 <code>
 800468a:	4603      	mov	r3, r0
 800468c:	77bb      	strb	r3, [r7, #30]

    bool accept = false;
 800468e:	2300      	movs	r3, #0
 8004690:	777b      	strb	r3, [r7, #29]

    while (true) {
        if (!(code0 | code1)) {
 8004692:	7ffa      	ldrb	r2, [r7, #31]
 8004694:	7fbb      	ldrb	r3, [r7, #30]
 8004696:	4313      	orrs	r3, r2
 8004698:	b2db      	uxtb	r3, r3
 800469a:	2b00      	cmp	r3, #0
 800469c:	d102      	bne.n	80046a4 <clip_line+0x58>
            /* Both endpoints inside clipping window, trivial accept. */
            accept = true;
 800469e:	2301      	movs	r3, #1
 80046a0:	777b      	strb	r3, [r7, #29]
            break;
 80046a2:	e0e9      	b.n	8004878 <clip_line+0x22c>
        } else if (code0 & code1) {
 80046a4:	7ffa      	ldrb	r2, [r7, #31]
 80046a6:	7fbb      	ldrb	r3, [r7, #30]
 80046a8:	4013      	ands	r3, r2
 80046aa:	b2db      	uxtb	r3, r3
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	f040 80e2 	bne.w	8004876 <clip_line+0x22a>
            /* Both endpoints outside clipping window, trivial reject. */
            break;
        } else {
            /* Part of line inside clipping window, nontrivial situation. */

            int16_t x = 0;
 80046b2:	2300      	movs	r3, #0
 80046b4:	837b      	strh	r3, [r7, #26]
            int16_t y = 0;
 80046b6:	2300      	movs	r3, #0
 80046b8:	833b      	strh	r3, [r7, #24]
            uint8_t code3 = code0 ? code0 : code1;
 80046ba:	7ffb      	ldrb	r3, [r7, #31]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d001      	beq.n	80046c4 <clip_line+0x78>
 80046c0:	7ffb      	ldrb	r3, [r7, #31]
 80046c2:	e000      	b.n	80046c6 <clip_line+0x7a>
 80046c4:	7fbb      	ldrb	r3, [r7, #30]
 80046c6:	75fb      	strb	r3, [r7, #23]

            /* Find intersection point. */
            /* slope = (y1 - y0) / (x1 - x0) */
            /* x = x0 + (1 / slope) * (ym - y0), where ym is ymin or ymax */
            /* y = y0 + slope * (xm - x0), where xm is xmin or xmax */
            if (code3 & TOP) {
 80046c8:	2208      	movs	r2, #8
 80046ca:	7dfb      	ldrb	r3, [r7, #23]
 80046cc:	4013      	ands	r3, r2
 80046ce:	b2db      	uxtb	r3, r3
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d024      	beq.n	800471e <clip_line+0xd2>
                x = *x0 + (*x1 - *x0) * (window.y1 - *y0) / (*y1 - *y0);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80046da:	b29a      	uxth	r2, r3
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80046e2:	4619      	mov	r1, r3
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80046ea:	1acb      	subs	r3, r1, r3
 80046ec:	8df9      	ldrh	r1, [r7, #46]	; 0x2e
 80046ee:	4608      	mov	r0, r1
 80046f0:	68b9      	ldr	r1, [r7, #8]
 80046f2:	f9b1 1000 	ldrsh.w	r1, [r1]
 80046f6:	1a41      	subs	r1, r0, r1
 80046f8:	fb01 f103 	mul.w	r1, r1, r3
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004702:	4618      	mov	r0, r3
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	f9b3 3000 	ldrsh.w	r3, [r3]
 800470a:	1ac3      	subs	r3, r0, r3
 800470c:	fb91 f3f3 	sdiv	r3, r1, r3
 8004710:	b29b      	uxth	r3, r3
 8004712:	4413      	add	r3, r2
 8004714:	b29b      	uxth	r3, r3
 8004716:	837b      	strh	r3, [r7, #26]
                y = window.y1;
 8004718:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800471a:	833b      	strh	r3, [r7, #24]
 800471c:	e07f      	b.n	800481e <clip_line+0x1d2>
            } else if (code3 & BOTTOM) {
 800471e:	2204      	movs	r2, #4
 8004720:	7dfb      	ldrb	r3, [r7, #23]
 8004722:	4013      	ands	r3, r2
 8004724:	b2db      	uxtb	r3, r3
 8004726:	2b00      	cmp	r3, #0
 8004728:	d024      	beq.n	8004774 <clip_line+0x128>
                x = *x0 + (*x1 - *x0) * (window.y0 - *y0) / (*y1 - *y0);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004730:	b29a      	uxth	r2, r3
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004738:	4619      	mov	r1, r3
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004740:	1acb      	subs	r3, r1, r3
 8004742:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
 8004744:	4608      	mov	r0, r1
 8004746:	68b9      	ldr	r1, [r7, #8]
 8004748:	f9b1 1000 	ldrsh.w	r1, [r1]
 800474c:	1a41      	subs	r1, r0, r1
 800474e:	fb01 f103 	mul.w	r1, r1, r3
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004758:	4618      	mov	r0, r3
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004760:	1ac3      	subs	r3, r0, r3
 8004762:	fb91 f3f3 	sdiv	r3, r1, r3
 8004766:	b29b      	uxth	r3, r3
 8004768:	4413      	add	r3, r2
 800476a:	b29b      	uxth	r3, r3
 800476c:	837b      	strh	r3, [r7, #26]
                y = window.y0;
 800476e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004770:	833b      	strh	r3, [r7, #24]
 8004772:	e054      	b.n	800481e <clip_line+0x1d2>
            } else if (code3 & RIGHT) {
 8004774:	2202      	movs	r2, #2
 8004776:	7dfb      	ldrb	r3, [r7, #23]
 8004778:	4013      	ands	r3, r2
 800477a:	b2db      	uxtb	r3, r3
 800477c:	2b00      	cmp	r3, #0
 800477e:	d024      	beq.n	80047ca <clip_line+0x17e>
                y = *y0 + (*y1 - *y0) * (window.x1 - *x0) / (*x1 - *x0);
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004786:	b29a      	uxth	r2, r3
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800478e:	4619      	mov	r1, r3
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004796:	1acb      	subs	r3, r1, r3
 8004798:	8db9      	ldrh	r1, [r7, #44]	; 0x2c
 800479a:	4608      	mov	r0, r1
 800479c:	68f9      	ldr	r1, [r7, #12]
 800479e:	f9b1 1000 	ldrsh.w	r1, [r1]
 80047a2:	1a41      	subs	r1, r0, r1
 80047a4:	fb01 f103 	mul.w	r1, r1, r3
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80047ae:	4618      	mov	r0, r3
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80047b6:	1ac3      	subs	r3, r0, r3
 80047b8:	fb91 f3f3 	sdiv	r3, r1, r3
 80047bc:	b29b      	uxth	r3, r3
 80047be:	4413      	add	r3, r2
 80047c0:	b29b      	uxth	r3, r3
 80047c2:	833b      	strh	r3, [r7, #24]
                x = window.x1;
 80047c4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80047c6:	837b      	strh	r3, [r7, #26]
 80047c8:	e029      	b.n	800481e <clip_line+0x1d2>
            }  else if (code3 & LEFT) {
 80047ca:	2201      	movs	r2, #1
 80047cc:	7dfb      	ldrb	r3, [r7, #23]
 80047ce:	4013      	ands	r3, r2
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d023      	beq.n	800481e <clip_line+0x1d2>
                y = *y0 + (*y1 - *y0) * (window.x0 - *x0) / (*x1 - *x0);
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80047dc:	b29a      	uxth	r2, r3
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80047e4:	4619      	mov	r1, r3
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80047ec:	1acb      	subs	r3, r1, r3
 80047ee:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 80047f0:	4608      	mov	r0, r1
 80047f2:	68f9      	ldr	r1, [r7, #12]
 80047f4:	f9b1 1000 	ldrsh.w	r1, [r1]
 80047f8:	1a41      	subs	r1, r0, r1
 80047fa:	fb01 f103 	mul.w	r1, r1, r3
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004804:	4618      	mov	r0, r3
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	f9b3 3000 	ldrsh.w	r3, [r3]
 800480c:	1ac3      	subs	r3, r0, r3
 800480e:	fb91 f3f3 	sdiv	r3, r1, r3
 8004812:	b29b      	uxth	r3, r3
 8004814:	4413      	add	r3, r2
 8004816:	b29b      	uxth	r3, r3
 8004818:	833b      	strh	r3, [r7, #24]
                x = window.x0;
 800481a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800481c:	837b      	strh	r3, [r7, #26]
            }

            /* Replace the outside point with the intersection point. */
            if (code3 == code0) {
 800481e:	7dfa      	ldrb	r2, [r7, #23]
 8004820:	7ffb      	ldrb	r3, [r7, #31]
 8004822:	429a      	cmp	r2, r3
 8004824:	d113      	bne.n	800484e <clip_line+0x202>
                *x0 = x;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	8b7a      	ldrh	r2, [r7, #26]
 800482a:	801a      	strh	r2, [r3, #0]
                *y0 = y;
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	8b3a      	ldrh	r2, [r7, #24]
 8004830:	801a      	strh	r2, [r3, #0]
                code0 = code(*x0, *y0, window);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	f9b3 0000 	ldrsh.w	r0, [r3]
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	f9b3 1000 	ldrsh.w	r1, [r3]
 800483e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004842:	cb0c      	ldmia	r3, {r2, r3}
 8004844:	f7ff fec8 	bl	80045d8 <code>
 8004848:	4603      	mov	r3, r0
 800484a:	77fb      	strb	r3, [r7, #31]
 800484c:	e721      	b.n	8004692 <clip_line+0x46>
            } else {
                *x1 = x;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	8b7a      	ldrh	r2, [r7, #26]
 8004852:	801a      	strh	r2, [r3, #0]
                *y1 = y;
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	8b3a      	ldrh	r2, [r7, #24]
 8004858:	801a      	strh	r2, [r3, #0]
                code1 = code(*x1, *y1, window);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	f9b3 0000 	ldrsh.w	r0, [r3]
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	f9b3 1000 	ldrsh.w	r1, [r3]
 8004866:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800486a:	cb0c      	ldmia	r3, {r2, r3}
 800486c:	f7ff feb4 	bl	80045d8 <code>
 8004870:	4603      	mov	r3, r0
 8004872:	77bb      	strb	r3, [r7, #30]
        if (!(code0 | code1)) {
 8004874:	e70d      	b.n	8004692 <clip_line+0x46>
            break;
 8004876:	bf00      	nop
            }
        }
    }

    return accept;
 8004878:	7f7b      	ldrb	r3, [r7, #29]
 800487a:	4618      	mov	r0, r3
 800487c:	3720      	adds	r7, #32
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}

08004882 <fontx_meta>:
#include <stddef.h>
#include <string.h>

#include "fontx.h"

uint8_t fontx_meta(fontx_meta_t *meta, const uint8_t *font) {
 8004882:	b580      	push	{r7, lr}
 8004884:	b082      	sub	sp, #8
 8004886:	af00      	add	r7, sp, #0
 8004888:	6078      	str	r0, [r7, #4]
 800488a:	6039      	str	r1, [r7, #0]

    memcpy(meta->name, &font[FONTX_NAME], 8);
 800488c:	6878      	ldr	r0, [r7, #4]
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	3306      	adds	r3, #6
 8004892:	2208      	movs	r2, #8
 8004894:	4619      	mov	r1, r3
 8004896:	f000 fe4d 	bl	8005534 <memcpy>
    meta->width = font[FONTX_WIDTH];
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	7b9a      	ldrb	r2, [r3, #14]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	725a      	strb	r2, [r3, #9]
    meta->height = font[FONTX_HEIGHT];
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	7bda      	ldrb	r2, [r3, #15]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	729a      	strb	r2, [r3, #10]
    meta->type = font[FONTX_TYPE];
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	7c1a      	ldrb	r2, [r3, #16]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	72da      	strb	r2, [r3, #11]

    return 0;
 80048b2:	2300      	movs	r3, #0
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	3708      	adds	r7, #8
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bd80      	pop	{r7, pc}

080048bc <fontx_glyph>:


uint8_t fontx_glyph(fontx_glyph_t *glyph, wchar_t code, const uint8_t* font) {
 80048bc:	b580      	push	{r7, lr}
 80048be:	b08e      	sub	sp, #56	; 0x38
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	60f8      	str	r0, [r7, #12]
 80048c4:	60b9      	str	r1, [r7, #8]
 80048c6:	607a      	str	r2, [r7, #4]
    uint32_t nc, bc, sb, eb;
    uint8_t status;
    const uint8_t *block_table;
    fontx_meta_t meta;

    status = fontx_meta(&meta, font);
 80048c8:	f107 0314 	add.w	r3, r7, #20
 80048cc:	6879      	ldr	r1, [r7, #4]
 80048ce:	4618      	mov	r0, r3
 80048d0:	f7ff ffd7 	bl	8004882 <fontx_meta>
 80048d4:	4603      	mov	r3, r0
 80048d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    if (0 != status) {
 80048da:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d002      	beq.n	80048e8 <fontx_glyph+0x2c>
        return status;
 80048e2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80048e6:	e077      	b.n	80049d8 <fontx_glyph+0x11c>
    }

    glyph->width = meta.width;
 80048e8:	7f7a      	ldrb	r2, [r7, #29]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	701a      	strb	r2, [r3, #0]
    glyph->height = meta.height;
 80048ee:	7fba      	ldrb	r2, [r7, #30]
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	705a      	strb	r2, [r3, #1]
    glyph->pitch = (meta.width + 7) / 8;
 80048f4:	7f7b      	ldrb	r3, [r7, #29]
 80048f6:	3307      	adds	r3, #7
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	da00      	bge.n	80048fe <fontx_glyph+0x42>
 80048fc:	3307      	adds	r3, #7
 80048fe:	10db      	asrs	r3, r3, #3
 8004900:	b2da      	uxtb	r2, r3
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	70da      	strb	r2, [r3, #3]
    glyph->size = glyph->pitch * meta.height;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	78da      	ldrb	r2, [r3, #3]
 800490a:	7fbb      	ldrb	r3, [r7, #30]
 800490c:	fb12 f303 	smulbb	r3, r2, r3
 8004910:	b2da      	uxtb	r2, r3
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	709a      	strb	r2, [r3, #2]

    if (FONTX_TYPE_SBCS == meta.type) {
 8004916:	7ffb      	ldrb	r3, [r7, #31]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d10f      	bne.n	800493c <fontx_glyph+0x80>
        if (code < 0x100) {
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	2bff      	cmp	r3, #255	; 0xff
 8004920:	d859      	bhi.n	80049d6 <fontx_glyph+0x11a>
            glyph->buffer = &font[FONTX_GLYPH_DATA_START + code * glyph->size];
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	789b      	ldrb	r3, [r3, #2]
 8004926:	461a      	mov	r2, r3
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	fb03 f302 	mul.w	r3, r3, r2
 800492e:	3311      	adds	r3, #17
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	441a      	add	r2, r3
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	605a      	str	r2, [r3, #4]
            return FONTX_OK;
 8004938:	2300      	movs	r3, #0
 800493a:	e04d      	b.n	80049d8 <fontx_glyph+0x11c>
        }
    } else {
        block_table = &font[FONTX_BLOCK_TABLE_START];
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	3312      	adds	r3, #18
 8004940:	62fb      	str	r3, [r7, #44]	; 0x2c
        nc = 0;
 8004942:	2300      	movs	r3, #0
 8004944:	637b      	str	r3, [r7, #52]	; 0x34
        bc = font[FONTX_BLOCK_TABLE_SIZE];
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	3311      	adds	r3, #17
 800494a:	781b      	ldrb	r3, [r3, #0]
 800494c:	633b      	str	r3, [r7, #48]	; 0x30
        while (bc--) {
 800494e:	e03d      	b.n	80049cc <fontx_glyph+0x110>
            /* Get range of the code block_table. */
            sb = block_table[0] + block_table[1] * 0x100;
 8004950:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004952:	781b      	ldrb	r3, [r3, #0]
 8004954:	461a      	mov	r2, r3
 8004956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004958:	3301      	adds	r3, #1
 800495a:	781b      	ldrb	r3, [r3, #0]
 800495c:	021b      	lsls	r3, r3, #8
 800495e:	4413      	add	r3, r2
 8004960:	627b      	str	r3, [r7, #36]	; 0x24
            eb = block_table[2] + block_table[3] * 0x100;
 8004962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004964:	3302      	adds	r3, #2
 8004966:	781b      	ldrb	r3, [r3, #0]
 8004968:	461a      	mov	r2, r3
 800496a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800496c:	3303      	adds	r3, #3
 800496e:	781b      	ldrb	r3, [r3, #0]
 8004970:	021b      	lsls	r3, r3, #8
 8004972:	4413      	add	r3, r2
 8004974:	623b      	str	r3, [r7, #32]

             /* Check if in the code block_table. */
            if (code >= sb && code <= eb) {
 8004976:	68ba      	ldr	r2, [r7, #8]
 8004978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800497a:	429a      	cmp	r2, r3
 800497c:	d31c      	bcc.n	80049b8 <fontx_glyph+0xfc>
 800497e:	68ba      	ldr	r2, [r7, #8]
 8004980:	6a3b      	ldr	r3, [r7, #32]
 8004982:	429a      	cmp	r2, r3
 8004984:	d818      	bhi.n	80049b8 <fontx_glyph+0xfc>
                /* Number of codes from top of the block_table. */
                nc += code - sb;
 8004986:	68ba      	ldr	r2, [r7, #8]
 8004988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800498a:	1ad3      	subs	r3, r2, r3
 800498c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800498e:	4413      	add	r3, r2
 8004990:	637b      	str	r3, [r7, #52]	; 0x34
                glyph->buffer = &font[
                    FONTX_BLOCK_TABLE_START +
                    4 * font[FONTX_BLOCK_TABLE_SIZE] +
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	3311      	adds	r3, #17
 8004996:	781b      	ldrb	r3, [r3, #0]
 8004998:	009b      	lsls	r3, r3, #2
 800499a:	461a      	mov	r2, r3
                    nc * glyph->size
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	789b      	ldrb	r3, [r3, #2]
 80049a0:	4619      	mov	r1, r3
 80049a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049a4:	fb03 f301 	mul.w	r3, r3, r1
                    4 * font[FONTX_BLOCK_TABLE_SIZE] +
 80049a8:	4413      	add	r3, r2
 80049aa:	3312      	adds	r3, #18
                glyph->buffer = &font[
 80049ac:	687a      	ldr	r2, [r7, #4]
 80049ae:	441a      	add	r2, r3
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	605a      	str	r2, [r3, #4]
                ];
                return FONTX_OK;
 80049b4:	2300      	movs	r3, #0
 80049b6:	e00f      	b.n	80049d8 <fontx_glyph+0x11c>
            }
            /* Number of codes in the previous block_tables. */
            nc += eb - sb + 1;
 80049b8:	6a3a      	ldr	r2, [r7, #32]
 80049ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049bc:	1ad2      	subs	r2, r2, r3
 80049be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049c0:	4413      	add	r3, r2
 80049c2:	3301      	adds	r3, #1
 80049c4:	637b      	str	r3, [r7, #52]	; 0x34
            /* Next code block_table. */
            block_table += 4;
 80049c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049c8:	3304      	adds	r3, #4
 80049ca:	62fb      	str	r3, [r7, #44]	; 0x2c
        while (bc--) {
 80049cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049ce:	1e5a      	subs	r2, r3, #1
 80049d0:	633a      	str	r2, [r7, #48]	; 0x30
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d1bc      	bne.n	8004950 <fontx_glyph+0x94>
        }
    }

    return FONTX_ERR_GLYPH_NOT_FOUND;
 80049d6:	2301      	movs	r3, #1
 80049d8:	4618      	mov	r0, r3
 80049da:	3738      	adds	r7, #56	; 0x38
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}

080049e0 <min>:
#include "hsl.h"

hsl_t rgb888_to_hsl(rgb_t *rgb);
uint16_t rgb888_to_rgb565(rgb_t *input);

static inline int min(int a, int b) {
 80049e0:	b480      	push	{r7}
 80049e2:	b083      	sub	sp, #12
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
 80049e8:	6039      	str	r1, [r7, #0]
    if (a > b) {
 80049ea:	687a      	ldr	r2, [r7, #4]
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	429a      	cmp	r2, r3
 80049f0:	dd01      	ble.n	80049f6 <min+0x16>
        return b;
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	e000      	b.n	80049f8 <min+0x18>
    };
    return a;
 80049f6:	687b      	ldr	r3, [r7, #4]
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	370c      	adds	r7, #12
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr

08004a04 <max>:

static inline int max(int a, int b) {
 8004a04:	b480      	push	{r7}
 8004a06:	b083      	sub	sp, #12
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	6039      	str	r1, [r7, #0]
    if (a > b) {
 8004a0e:	687a      	ldr	r2, [r7, #4]
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	429a      	cmp	r2, r3
 8004a14:	dd01      	ble.n	8004a1a <max+0x16>
        return a;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	e000      	b.n	8004a1c <max+0x18>
    }
    return b;
 8004a1a:	683b      	ldr	r3, [r7, #0]
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	370c      	adds	r7, #12
 8004a20:	46bd      	mov	sp, r7
 8004a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a26:	4770      	bx	lr

08004a28 <hagl_set_clip_window>:
    .y0 = 0,
    .x1 = DISPLAY_WIDTH - 1,
    .y1 = DISPLAY_HEIGHT - 1,
};

void hagl_set_clip_window(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 8004a28:	b490      	push	{r4, r7}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	4604      	mov	r4, r0
 8004a30:	4608      	mov	r0, r1
 8004a32:	4611      	mov	r1, r2
 8004a34:	461a      	mov	r2, r3
 8004a36:	4623      	mov	r3, r4
 8004a38:	80fb      	strh	r3, [r7, #6]
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	80bb      	strh	r3, [r7, #4]
 8004a3e:	460b      	mov	r3, r1
 8004a40:	807b      	strh	r3, [r7, #2]
 8004a42:	4613      	mov	r3, r2
 8004a44:	803b      	strh	r3, [r7, #0]
    clip_window.x0 = x0;
 8004a46:	4a08      	ldr	r2, [pc, #32]	; (8004a68 <hagl_set_clip_window+0x40>)
 8004a48:	88fb      	ldrh	r3, [r7, #6]
 8004a4a:	8013      	strh	r3, [r2, #0]
    clip_window.y0 = y0;
 8004a4c:	4a06      	ldr	r2, [pc, #24]	; (8004a68 <hagl_set_clip_window+0x40>)
 8004a4e:	88bb      	ldrh	r3, [r7, #4]
 8004a50:	8053      	strh	r3, [r2, #2]
    clip_window.x1 = x1;
 8004a52:	4a05      	ldr	r2, [pc, #20]	; (8004a68 <hagl_set_clip_window+0x40>)
 8004a54:	887b      	ldrh	r3, [r7, #2]
 8004a56:	8093      	strh	r3, [r2, #4]
    clip_window.y1 = y1;
 8004a58:	4a03      	ldr	r2, [pc, #12]	; (8004a68 <hagl_set_clip_window+0x40>)
 8004a5a:	883b      	ldrh	r3, [r7, #0]
 8004a5c:	80d3      	strh	r3, [r2, #6]
}
 8004a5e:	bf00      	nop
 8004a60:	3708      	adds	r7, #8
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bc90      	pop	{r4, r7}
 8004a66:	4770      	bx	lr
 8004a68:	2000000c 	.word	0x2000000c

08004a6c <hagl_put_pixel>:

void hagl_put_pixel(int16_t x0, int16_t y0, color_t color)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b082      	sub	sp, #8
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	4603      	mov	r3, r0
 8004a74:	80fb      	strh	r3, [r7, #6]
 8004a76:	460b      	mov	r3, r1
 8004a78:	80bb      	strh	r3, [r7, #4]
 8004a7a:	4613      	mov	r3, r2
 8004a7c:	807b      	strh	r3, [r7, #2]
    /* x0 or y0 is before the edge, nothing to do. */
    if ((x0 < clip_window.x0) || (y0 < clip_window.y0))  {
 8004a7e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a82:	4a12      	ldr	r2, [pc, #72]	; (8004acc <hagl_put_pixel+0x60>)
 8004a84:	8812      	ldrh	r2, [r2, #0]
 8004a86:	4293      	cmp	r3, r2
 8004a88:	db1a      	blt.n	8004ac0 <hagl_put_pixel+0x54>
 8004a8a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004a8e:	4a0f      	ldr	r2, [pc, #60]	; (8004acc <hagl_put_pixel+0x60>)
 8004a90:	8852      	ldrh	r2, [r2, #2]
 8004a92:	4293      	cmp	r3, r2
 8004a94:	db14      	blt.n	8004ac0 <hagl_put_pixel+0x54>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 8004a96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a9a:	4a0c      	ldr	r2, [pc, #48]	; (8004acc <hagl_put_pixel+0x60>)
 8004a9c:	8892      	ldrh	r2, [r2, #4]
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	dc10      	bgt.n	8004ac4 <hagl_put_pixel+0x58>
 8004aa2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004aa6:	4a09      	ldr	r2, [pc, #36]	; (8004acc <hagl_put_pixel+0x60>)
 8004aa8:	88d2      	ldrh	r2, [r2, #6]
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	dc0a      	bgt.n	8004ac4 <hagl_put_pixel+0x58>
        return;
    }

    /* If still in bounds set the pixel. */
    hagl_hal_put_pixel(x0, y0, color);
 8004aae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004ab2:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8004ab6:	887a      	ldrh	r2, [r7, #2]
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f7fc f8c9 	bl	8000c50 <lcd_put_pixel>
 8004abe:	e002      	b.n	8004ac6 <hagl_put_pixel+0x5a>
        return;
 8004ac0:	bf00      	nop
 8004ac2:	e000      	b.n	8004ac6 <hagl_put_pixel+0x5a>
        return;
 8004ac4:	bf00      	nop
}
 8004ac6:	3708      	adds	r7, #8
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	2000000c 	.word	0x2000000c

08004ad0 <hagl_draw_hline>:
#else
    return hagl_color(0, 0, 0);
#endif /* HAGL_HAS_HAL_GET_PIXEL */
}

void hagl_draw_hline(int16_t x0, int16_t y0, uint16_t w, color_t color) {
 8004ad0:	b590      	push	{r4, r7, lr}
 8004ad2:	b085      	sub	sp, #20
 8004ad4:	af02      	add	r7, sp, #8
 8004ad6:	4604      	mov	r4, r0
 8004ad8:	4608      	mov	r0, r1
 8004ada:	4611      	mov	r1, r2
 8004adc:	461a      	mov	r2, r3
 8004ade:	4623      	mov	r3, r4
 8004ae0:	80fb      	strh	r3, [r7, #6]
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	80bb      	strh	r3, [r7, #4]
 8004ae6:	460b      	mov	r3, r1
 8004ae8:	807b      	strh	r3, [r7, #2]
 8004aea:	4613      	mov	r3, r2
 8004aec:	803b      	strh	r3, [r7, #0]
        width = width - (x0 + width - clip_window.x1);
    }

    hagl_hal_hline(x0, y0, width, color);
#else
    hagl_draw_line(x0, y0, x0 + w, y0, color);
 8004aee:	88fa      	ldrh	r2, [r7, #6]
 8004af0:	887b      	ldrh	r3, [r7, #2]
 8004af2:	4413      	add	r3, r2
 8004af4:	b29b      	uxth	r3, r3
 8004af6:	b21a      	sxth	r2, r3
 8004af8:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8004afc:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8004b00:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8004b04:	883b      	ldrh	r3, [r7, #0]
 8004b06:	9300      	str	r3, [sp, #0]
 8004b08:	4623      	mov	r3, r4
 8004b0a:	f000 f827 	bl	8004b5c <hagl_draw_line>
#endif
}
 8004b0e:	bf00      	nop
 8004b10:	370c      	adds	r7, #12
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bd90      	pop	{r4, r7, pc}

08004b16 <hagl_draw_vline>:

/*
 * Draw a vertical line with given color. If HAL supports it uses
 * hardware vline drawing. If not falls back to vanilla line drawing.
 */
void hagl_draw_vline(int16_t x0, int16_t y0, uint16_t h, color_t color) {
 8004b16:	b590      	push	{r4, r7, lr}
 8004b18:	b085      	sub	sp, #20
 8004b1a:	af02      	add	r7, sp, #8
 8004b1c:	4604      	mov	r4, r0
 8004b1e:	4608      	mov	r0, r1
 8004b20:	4611      	mov	r1, r2
 8004b22:	461a      	mov	r2, r3
 8004b24:	4623      	mov	r3, r4
 8004b26:	80fb      	strh	r3, [r7, #6]
 8004b28:	4603      	mov	r3, r0
 8004b2a:	80bb      	strh	r3, [r7, #4]
 8004b2c:	460b      	mov	r3, r1
 8004b2e:	807b      	strh	r3, [r7, #2]
 8004b30:	4613      	mov	r3, r2
 8004b32:	803b      	strh	r3, [r7, #0]
        height = height - (y0 + height - clip_window.y1);
    }

    hagl_hal_vline(x0, y0, height, color);
#else
    hagl_draw_line(x0, y0, x0, y0 + h, color);
 8004b34:	88ba      	ldrh	r2, [r7, #4]
 8004b36:	887b      	ldrh	r3, [r7, #2]
 8004b38:	4413      	add	r3, r2
 8004b3a:	b29b      	uxth	r3, r3
 8004b3c:	b21c      	sxth	r4, r3
 8004b3e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004b42:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8004b46:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8004b4a:	883b      	ldrh	r3, [r7, #0]
 8004b4c:	9300      	str	r3, [sp, #0]
 8004b4e:	4623      	mov	r3, r4
 8004b50:	f000 f804 	bl	8004b5c <hagl_draw_line>
#endif
}
 8004b54:	bf00      	nop
 8004b56:	370c      	adds	r7, #12
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd90      	pop	{r4, r7, pc}

08004b5c <hagl_draw_line>:

/*
 * Draw a line using Bresenham's algorithm with given color.
 */
void hagl_draw_line(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 8004b5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b5e:	b089      	sub	sp, #36	; 0x24
 8004b60:	af02      	add	r7, sp, #8
 8004b62:	4604      	mov	r4, r0
 8004b64:	4608      	mov	r0, r1
 8004b66:	4611      	mov	r1, r2
 8004b68:	461a      	mov	r2, r3
 8004b6a:	4623      	mov	r3, r4
 8004b6c:	80fb      	strh	r3, [r7, #6]
 8004b6e:	4603      	mov	r3, r0
 8004b70:	80bb      	strh	r3, [r7, #4]
 8004b72:	460b      	mov	r3, r1
 8004b74:	807b      	strh	r3, [r7, #2]
 8004b76:	4613      	mov	r3, r2
 8004b78:	803b      	strh	r3, [r7, #0]
    /* Clip coordinates to fit clip window. */
    if (false == clip_line(&x0, &y0, &x1, &y1, clip_window)) {
 8004b7a:	463b      	mov	r3, r7
 8004b7c:	1cba      	adds	r2, r7, #2
 8004b7e:	1d3d      	adds	r5, r7, #4
 8004b80:	1dbc      	adds	r4, r7, #6
 8004b82:	494a      	ldr	r1, [pc, #296]	; (8004cac <hagl_draw_line+0x150>)
 8004b84:	466e      	mov	r6, sp
 8004b86:	c903      	ldmia	r1, {r0, r1}
 8004b88:	e886 0003 	stmia.w	r6, {r0, r1}
 8004b8c:	4629      	mov	r1, r5
 8004b8e:	4620      	mov	r0, r4
 8004b90:	f7ff fd5c 	bl	800464c <clip_line>
 8004b94:	4603      	mov	r3, r0
 8004b96:	f083 0301 	eor.w	r3, r3, #1
 8004b9a:	b2db      	uxtb	r3, r3
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d17e      	bne.n	8004c9e <hagl_draw_line+0x142>
    int16_t dy;
    int16_t sy;
    int16_t err;
    int16_t e2;

    dx = ABS(x1 - x0);
 8004ba0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004ba4:	461a      	mov	r2, r3
 8004ba6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004baa:	1ad3      	subs	r3, r2, r3
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	bfb8      	it	lt
 8004bb0:	425b      	neglt	r3, r3
 8004bb2:	82bb      	strh	r3, [r7, #20]
    sx = x0 < x1 ? 1 : -1;
 8004bb4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004bb8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004bbc:	429a      	cmp	r2, r3
 8004bbe:	da01      	bge.n	8004bc4 <hagl_draw_line+0x68>
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	e001      	b.n	8004bc8 <hagl_draw_line+0x6c>
 8004bc4:	f04f 33ff 	mov.w	r3, #4294967295
 8004bc8:	827b      	strh	r3, [r7, #18]
    dy = ABS(y1 - y0);
 8004bca:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004bce:	461a      	mov	r2, r3
 8004bd0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	bfb8      	it	lt
 8004bda:	425b      	neglt	r3, r3
 8004bdc:	823b      	strh	r3, [r7, #16]
    sy = y0 < y1 ? 1 : -1;
 8004bde:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8004be2:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004be6:	429a      	cmp	r2, r3
 8004be8:	da01      	bge.n	8004bee <hagl_draw_line+0x92>
 8004bea:	2301      	movs	r3, #1
 8004bec:	e001      	b.n	8004bf2 <hagl_draw_line+0x96>
 8004bee:	f04f 33ff 	mov.w	r3, #4294967295
 8004bf2:	81fb      	strh	r3, [r7, #14]
    err = (dx > dy ? dx : -dy) / 2;
 8004bf4:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8004bf8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004bfc:	429a      	cmp	r2, r3
 8004bfe:	dd06      	ble.n	8004c0e <hagl_draw_line+0xb2>
 8004c00:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004c04:	0fda      	lsrs	r2, r3, #31
 8004c06:	4413      	add	r3, r2
 8004c08:	105b      	asrs	r3, r3, #1
 8004c0a:	b21b      	sxth	r3, r3
 8004c0c:	e006      	b.n	8004c1c <hagl_draw_line+0xc0>
 8004c0e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004c12:	425b      	negs	r3, r3
 8004c14:	0fda      	lsrs	r2, r3, #31
 8004c16:	4413      	add	r3, r2
 8004c18:	105b      	asrs	r3, r3, #1
 8004c1a:	b21b      	sxth	r3, r3
 8004c1c:	82fb      	strh	r3, [r7, #22]

    while (1) {
        hagl_put_pixel(x0, y0, color);
 8004c1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c22:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8004c26:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f7ff ff1f 	bl	8004a6c <hagl_put_pixel>

        if (x0 == x1 && y0 == y1) {
 8004c2e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004c32:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004c36:	429a      	cmp	r2, r3
 8004c38:	d105      	bne.n	8004c46 <hagl_draw_line+0xea>
 8004c3a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8004c3e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d02d      	beq.n	8004ca2 <hagl_draw_line+0x146>
            break;
        };

        e2 = err + err;
 8004c46:	8afb      	ldrh	r3, [r7, #22]
 8004c48:	005b      	lsls	r3, r3, #1
 8004c4a:	b29b      	uxth	r3, r3
 8004c4c:	81bb      	strh	r3, [r7, #12]

        if (e2 > -dx) {
 8004c4e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8004c52:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004c56:	425b      	negs	r3, r3
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	dd0c      	ble.n	8004c76 <hagl_draw_line+0x11a>
            err -= dy;
 8004c5c:	8afa      	ldrh	r2, [r7, #22]
 8004c5e:	8a3b      	ldrh	r3, [r7, #16]
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	b29b      	uxth	r3, r3
 8004c64:	82fb      	strh	r3, [r7, #22]
            x0 += sx;
 8004c66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c6a:	b29a      	uxth	r2, r3
 8004c6c:	8a7b      	ldrh	r3, [r7, #18]
 8004c6e:	4413      	add	r3, r2
 8004c70:	b29b      	uxth	r3, r3
 8004c72:	b21b      	sxth	r3, r3
 8004c74:	80fb      	strh	r3, [r7, #6]
        }

        if (e2 < dy) {
 8004c76:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8004c7a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	dacd      	bge.n	8004c1e <hagl_draw_line+0xc2>
            err += dx;
 8004c82:	8afa      	ldrh	r2, [r7, #22]
 8004c84:	8abb      	ldrh	r3, [r7, #20]
 8004c86:	4413      	add	r3, r2
 8004c88:	b29b      	uxth	r3, r3
 8004c8a:	82fb      	strh	r3, [r7, #22]
            y0 += sy;
 8004c8c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004c90:	b29a      	uxth	r2, r3
 8004c92:	89fb      	ldrh	r3, [r7, #14]
 8004c94:	4413      	add	r3, r2
 8004c96:	b29b      	uxth	r3, r3
 8004c98:	b21b      	sxth	r3, r3
 8004c9a:	80bb      	strh	r3, [r7, #4]
        hagl_put_pixel(x0, y0, color);
 8004c9c:	e7bf      	b.n	8004c1e <hagl_draw_line+0xc2>
        return;
 8004c9e:	bf00      	nop
 8004ca0:	e000      	b.n	8004ca4 <hagl_draw_line+0x148>
            break;
 8004ca2:	bf00      	nop
        }
    }
}
 8004ca4:	371c      	adds	r7, #28
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004caa:	bf00      	nop
 8004cac:	2000000c 	.word	0x2000000c

08004cb0 <hagl_fill_rectangle>:

/*
 * Draw a filled rectangle with given color.
 */
void hagl_fill_rectangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 8004cb0:	b590      	push	{r4, r7, lr}
 8004cb2:	b085      	sub	sp, #20
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	4604      	mov	r4, r0
 8004cb8:	4608      	mov	r0, r1
 8004cba:	4611      	mov	r1, r2
 8004cbc:	461a      	mov	r2, r3
 8004cbe:	4623      	mov	r3, r4
 8004cc0:	80fb      	strh	r3, [r7, #6]
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	80bb      	strh	r3, [r7, #4]
 8004cc6:	460b      	mov	r3, r1
 8004cc8:	807b      	strh	r3, [r7, #2]
 8004cca:	4613      	mov	r3, r2
 8004ccc:	803b      	strh	r3, [r7, #0]
    /* Make sure x0 is smaller than x1. */
    if (x0 > x1) {
 8004cce:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004cd2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	dd0e      	ble.n	8004cf8 <hagl_fill_rectangle+0x48>
        x0 = x0 + x1;
 8004cda:	88fa      	ldrh	r2, [r7, #6]
 8004cdc:	887b      	ldrh	r3, [r7, #2]
 8004cde:	4413      	add	r3, r2
 8004ce0:	b29b      	uxth	r3, r3
 8004ce2:	80fb      	strh	r3, [r7, #6]
        x1 = x0 - x1;
 8004ce4:	88fa      	ldrh	r2, [r7, #6]
 8004ce6:	887b      	ldrh	r3, [r7, #2]
 8004ce8:	1ad3      	subs	r3, r2, r3
 8004cea:	b29b      	uxth	r3, r3
 8004cec:	807b      	strh	r3, [r7, #2]
        x0 = x0 - x1;
 8004cee:	88fa      	ldrh	r2, [r7, #6]
 8004cf0:	887b      	ldrh	r3, [r7, #2]
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	b29b      	uxth	r3, r3
 8004cf6:	80fb      	strh	r3, [r7, #6]
    }

    /* Make sure y0 is smaller than y1. */
    if (y0 > y1) {
 8004cf8:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8004cfc:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	dd0e      	ble.n	8004d22 <hagl_fill_rectangle+0x72>
        y0 = y0 + y1;
 8004d04:	88ba      	ldrh	r2, [r7, #4]
 8004d06:	883b      	ldrh	r3, [r7, #0]
 8004d08:	4413      	add	r3, r2
 8004d0a:	b29b      	uxth	r3, r3
 8004d0c:	80bb      	strh	r3, [r7, #4]
        y1 = y0 - y1;
 8004d0e:	88ba      	ldrh	r2, [r7, #4]
 8004d10:	883b      	ldrh	r3, [r7, #0]
 8004d12:	1ad3      	subs	r3, r2, r3
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	803b      	strh	r3, [r7, #0]
        y0 = y0 - y1;
 8004d18:	88ba      	ldrh	r2, [r7, #4]
 8004d1a:	883b      	ldrh	r3, [r7, #0]
 8004d1c:	1ad3      	subs	r3, r2, r3
 8004d1e:	b29b      	uxth	r3, r3
 8004d20:	80bb      	strh	r3, [r7, #4]
    }

    /* x1 or y1 is before the edge, nothing to do. */
    if ((x1 < clip_window.x0) || (y1 < clip_window.y0))  {
 8004d22:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004d26:	4a33      	ldr	r2, [pc, #204]	; (8004df4 <hagl_fill_rectangle+0x144>)
 8004d28:	8812      	ldrh	r2, [r2, #0]
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	db5b      	blt.n	8004de6 <hagl_fill_rectangle+0x136>
 8004d2e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004d32:	4a30      	ldr	r2, [pc, #192]	; (8004df4 <hagl_fill_rectangle+0x144>)
 8004d34:	8852      	ldrh	r2, [r2, #2]
 8004d36:	4293      	cmp	r3, r2
 8004d38:	db55      	blt.n	8004de6 <hagl_fill_rectangle+0x136>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 8004d3a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d3e:	4a2d      	ldr	r2, [pc, #180]	; (8004df4 <hagl_fill_rectangle+0x144>)
 8004d40:	8892      	ldrh	r2, [r2, #4]
 8004d42:	4293      	cmp	r3, r2
 8004d44:	dc51      	bgt.n	8004dea <hagl_fill_rectangle+0x13a>
 8004d46:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004d4a:	4a2a      	ldr	r2, [pc, #168]	; (8004df4 <hagl_fill_rectangle+0x144>)
 8004d4c:	88d2      	ldrh	r2, [r2, #6]
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	dc4b      	bgt.n	8004dea <hagl_fill_rectangle+0x13a>
        return;
    }

    x0 = max(x0, clip_window.x0);
 8004d52:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004d56:	4b27      	ldr	r3, [pc, #156]	; (8004df4 <hagl_fill_rectangle+0x144>)
 8004d58:	881b      	ldrh	r3, [r3, #0]
 8004d5a:	4619      	mov	r1, r3
 8004d5c:	4610      	mov	r0, r2
 8004d5e:	f7ff fe51 	bl	8004a04 <max>
 8004d62:	4603      	mov	r3, r0
 8004d64:	80fb      	strh	r3, [r7, #6]
    y0 = max(y0, clip_window.y0);
 8004d66:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8004d6a:	4b22      	ldr	r3, [pc, #136]	; (8004df4 <hagl_fill_rectangle+0x144>)
 8004d6c:	885b      	ldrh	r3, [r3, #2]
 8004d6e:	4619      	mov	r1, r3
 8004d70:	4610      	mov	r0, r2
 8004d72:	f7ff fe47 	bl	8004a04 <max>
 8004d76:	4603      	mov	r3, r0
 8004d78:	80bb      	strh	r3, [r7, #4]
    x1 = min(x1, clip_window.x1);
 8004d7a:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8004d7e:	4b1d      	ldr	r3, [pc, #116]	; (8004df4 <hagl_fill_rectangle+0x144>)
 8004d80:	889b      	ldrh	r3, [r3, #4]
 8004d82:	4619      	mov	r1, r3
 8004d84:	4610      	mov	r0, r2
 8004d86:	f7ff fe2b 	bl	80049e0 <min>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	807b      	strh	r3, [r7, #2]
    y1 = min(y1, clip_window.y1);
 8004d8e:	f9b7 2000 	ldrsh.w	r2, [r7]
 8004d92:	4b18      	ldr	r3, [pc, #96]	; (8004df4 <hagl_fill_rectangle+0x144>)
 8004d94:	88db      	ldrh	r3, [r3, #6]
 8004d96:	4619      	mov	r1, r3
 8004d98:	4610      	mov	r0, r2
 8004d9a:	f7ff fe21 	bl	80049e0 <min>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	803b      	strh	r3, [r7, #0]

    uint16_t width = x1 - x0 + 1;
 8004da2:	887a      	ldrh	r2, [r7, #2]
 8004da4:	88fb      	ldrh	r3, [r7, #6]
 8004da6:	1ad3      	subs	r3, r2, r3
 8004da8:	b29b      	uxth	r3, r3
 8004daa:	3301      	adds	r3, #1
 8004dac:	81bb      	strh	r3, [r7, #12]
    uint16_t height = y1 - y0 + 1;
 8004dae:	883a      	ldrh	r2, [r7, #0]
 8004db0:	88bb      	ldrh	r3, [r7, #4]
 8004db2:	1ad3      	subs	r3, r2, r3
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	3301      	adds	r3, #1
 8004db8:	817b      	strh	r3, [r7, #10]

    for (uint16_t i = 0; i < height; i++) {
 8004dba:	2300      	movs	r3, #0
 8004dbc:	81fb      	strh	r3, [r7, #14]
 8004dbe:	e00d      	b.n	8004ddc <hagl_fill_rectangle+0x12c>
#ifdef HAGL_HAS_HAL_HLINE
        /* Already clipped so can call HAL directly. */
        hagl_hal_hline(x0, y0 + i, width, color);
#else
        hagl_draw_hline(x0, y0 + i, width, color);
 8004dc0:	88ba      	ldrh	r2, [r7, #4]
 8004dc2:	89fb      	ldrh	r3, [r7, #14]
 8004dc4:	4413      	add	r3, r2
 8004dc6:	b29b      	uxth	r3, r3
 8004dc8:	b219      	sxth	r1, r3
 8004dca:	8c3b      	ldrh	r3, [r7, #32]
 8004dcc:	89ba      	ldrh	r2, [r7, #12]
 8004dce:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8004dd2:	f7ff fe7d 	bl	8004ad0 <hagl_draw_hline>
    for (uint16_t i = 0; i < height; i++) {
 8004dd6:	89fb      	ldrh	r3, [r7, #14]
 8004dd8:	3301      	adds	r3, #1
 8004dda:	81fb      	strh	r3, [r7, #14]
 8004ddc:	89fa      	ldrh	r2, [r7, #14]
 8004dde:	897b      	ldrh	r3, [r7, #10]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d3ed      	bcc.n	8004dc0 <hagl_fill_rectangle+0x110>
 8004de4:	e002      	b.n	8004dec <hagl_fill_rectangle+0x13c>
        return;
 8004de6:	bf00      	nop
 8004de8:	e000      	b.n	8004dec <hagl_fill_rectangle+0x13c>
        return;
 8004dea:	bf00      	nop
#endif
    }
}
 8004dec:	3714      	adds	r7, #20
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd90      	pop	{r4, r7, pc}
 8004df2:	bf00      	nop
 8004df4:	2000000c 	.word	0x2000000c

08004df8 <hagl_put_char>:

    return 0;
}

uint8_t hagl_put_char(wchar_t code, int16_t x0, int16_t y0, color_t color, const uint8_t *font)
{
 8004df8:	b590      	push	{r4, r7, lr}
 8004dfa:	f5ad 5d81 	sub.w	sp, sp, #4128	; 0x1020
 8004dfe:	b085      	sub	sp, #20
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	f107 0410 	add.w	r4, r7, #16
 8004e06:	3c04      	subs	r4, #4
 8004e08:	6020      	str	r0, [r4, #0]
 8004e0a:	460c      	mov	r4, r1
 8004e0c:	4610      	mov	r0, r2
 8004e0e:	4619      	mov	r1, r3
 8004e10:	f107 0310 	add.w	r3, r7, #16
 8004e14:	3b06      	subs	r3, #6
 8004e16:	4622      	mov	r2, r4
 8004e18:	801a      	strh	r2, [r3, #0]
 8004e1a:	f107 0310 	add.w	r3, r7, #16
 8004e1e:	3b08      	subs	r3, #8
 8004e20:	4602      	mov	r2, r0
 8004e22:	801a      	strh	r2, [r3, #0]
 8004e24:	f107 0310 	add.w	r3, r7, #16
 8004e28:	3b0a      	subs	r3, #10
 8004e2a:	460a      	mov	r2, r1
 8004e2c:	801a      	strh	r2, [r3, #0]
    uint8_t set, status;
    color_t buffer[HAGL_CHAR_BUFFER_SIZE];
    bitmap_t bitmap;
    fontx_glyph_t glyph;

    status = fontx_glyph(&glyph, code, font);
 8004e2e:	f107 0310 	add.w	r3, r7, #16
 8004e32:	3b04      	subs	r3, #4
 8004e34:	f107 0010 	add.w	r0, r7, #16
 8004e38:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8004e3c:	6812      	ldr	r2, [r2, #0]
 8004e3e:	6819      	ldr	r1, [r3, #0]
 8004e40:	f7ff fd3c 	bl	80048bc <fontx_glyph>
 8004e44:	4603      	mov	r3, r0
 8004e46:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8004e4a:	f102 0209 	add.w	r2, r2, #9
 8004e4e:	7013      	strb	r3, [r2, #0]

    if (0 != status) {
 8004e50:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8004e54:	f103 0309 	add.w	r3, r3, #9
 8004e58:	781b      	ldrb	r3, [r3, #0]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d001      	beq.n	8004e62 <hagl_put_char+0x6a>
        return 0;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	e0ba      	b.n	8004fd8 <hagl_put_char+0x1e0>
    }

    bitmap.width = glyph.width,
 8004e62:	f107 0310 	add.w	r3, r7, #16
 8004e66:	781b      	ldrb	r3, [r3, #0]
 8004e68:	b29a      	uxth	r2, r3
 8004e6a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004e6e:	3b18      	subs	r3, #24
 8004e70:	801a      	strh	r2, [r3, #0]
    bitmap.height = glyph.height,
 8004e72:	f107 0310 	add.w	r3, r7, #16
 8004e76:	785b      	ldrb	r3, [r3, #1]
 8004e78:	b29a      	uxth	r2, r3
 8004e7a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004e7e:	3b18      	subs	r3, #24
 8004e80:	805a      	strh	r2, [r3, #2]
    bitmap.depth = DISPLAY_DEPTH,
 8004e82:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004e86:	3b18      	subs	r3, #24
 8004e88:	2210      	movs	r2, #16
 8004e8a:	719a      	strb	r2, [r3, #6]

    bitmap_init(&bitmap, (uint8_t *)buffer);
 8004e8c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004e90:	3a08      	subs	r2, #8
 8004e92:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004e96:	3b18      	subs	r3, #24
 8004e98:	4611      	mov	r1, r2
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f7ff fb78 	bl	8004590 <bitmap_init>

    color_t *ptr = (color_t *) bitmap.buffer;
 8004ea0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004ea4:	3b18      	subs	r3, #24
 8004ea6:	68db      	ldr	r3, [r3, #12]
 8004ea8:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8004eac:	f102 020c 	add.w	r2, r2, #12
 8004eb0:	6013      	str	r3, [r2, #0]

    for (uint8_t y = 0; y < glyph.height; y++) {
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8004eb8:	f102 020b 	add.w	r2, r2, #11
 8004ebc:	7013      	strb	r3, [r2, #0]
 8004ebe:	e06c      	b.n	8004f9a <hagl_put_char+0x1a2>
        for (uint8_t x = 0; x < glyph.width; x++) {
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8004ec6:	f102 020a 	add.w	r2, r2, #10
 8004eca:	7013      	strb	r3, [r2, #0]
 8004ecc:	e046      	b.n	8004f5c <hagl_put_char+0x164>
            set = *(glyph.buffer) & (0x80 >> (x % 8));
 8004ece:	f107 0310 	add.w	r3, r7, #16
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	781b      	ldrb	r3, [r3, #0]
 8004ed6:	b25a      	sxtb	r2, r3
 8004ed8:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8004edc:	f103 030a 	add.w	r3, r3, #10
 8004ee0:	781b      	ldrb	r3, [r3, #0]
 8004ee2:	f003 0307 	and.w	r3, r3, #7
 8004ee6:	2180      	movs	r1, #128	; 0x80
 8004ee8:	fa41 f303 	asr.w	r3, r1, r3
 8004eec:	b25b      	sxtb	r3, r3
 8004eee:	4013      	ands	r3, r2
 8004ef0:	b25b      	sxtb	r3, r3
 8004ef2:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8004ef6:	f102 0208 	add.w	r2, r2, #8
 8004efa:	7013      	strb	r3, [r2, #0]
            if (set) {
 8004efc:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8004f00:	f103 0308 	add.w	r3, r3, #8
 8004f04:	781b      	ldrb	r3, [r3, #0]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d010      	beq.n	8004f2c <hagl_put_char+0x134>
                *(ptr++) = color;
 8004f0a:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8004f0e:	f103 030c 	add.w	r3, r3, #12
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	1c93      	adds	r3, r2, #2
 8004f16:	f507 5181 	add.w	r1, r7, #4128	; 0x1020
 8004f1a:	f101 010c 	add.w	r1, r1, #12
 8004f1e:	600b      	str	r3, [r1, #0]
 8004f20:	f107 0310 	add.w	r3, r7, #16
 8004f24:	3b0a      	subs	r3, #10
 8004f26:	881b      	ldrh	r3, [r3, #0]
 8004f28:	8013      	strh	r3, [r2, #0]
 8004f2a:	e00c      	b.n	8004f46 <hagl_put_char+0x14e>
            } else {
                *(ptr++) = 0x0000;
 8004f2c:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8004f30:	f103 030c 	add.w	r3, r3, #12
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	1c9a      	adds	r2, r3, #2
 8004f38:	f507 5181 	add.w	r1, r7, #4128	; 0x1020
 8004f3c:	f101 010c 	add.w	r1, r1, #12
 8004f40:	600a      	str	r2, [r1, #0]
 8004f42:	2200      	movs	r2, #0
 8004f44:	801a      	strh	r2, [r3, #0]
        for (uint8_t x = 0; x < glyph.width; x++) {
 8004f46:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8004f4a:	f103 030a 	add.w	r3, r3, #10
 8004f4e:	781b      	ldrb	r3, [r3, #0]
 8004f50:	3301      	adds	r3, #1
 8004f52:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8004f56:	f102 020a 	add.w	r2, r2, #10
 8004f5a:	7013      	strb	r3, [r2, #0]
 8004f5c:	f107 0310 	add.w	r3, r7, #16
 8004f60:	781b      	ldrb	r3, [r3, #0]
 8004f62:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8004f66:	f102 020a 	add.w	r2, r2, #10
 8004f6a:	7812      	ldrb	r2, [r2, #0]
 8004f6c:	429a      	cmp	r2, r3
 8004f6e:	d3ae      	bcc.n	8004ece <hagl_put_char+0xd6>
            }
        }
        glyph.buffer += glyph.pitch;
 8004f70:	f107 0310 	add.w	r3, r7, #16
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	f107 0210 	add.w	r2, r7, #16
 8004f7a:	78d2      	ldrb	r2, [r2, #3]
 8004f7c:	441a      	add	r2, r3
 8004f7e:	f107 0310 	add.w	r3, r7, #16
 8004f82:	605a      	str	r2, [r3, #4]
    for (uint8_t y = 0; y < glyph.height; y++) {
 8004f84:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8004f88:	f103 030b 	add.w	r3, r3, #11
 8004f8c:	781b      	ldrb	r3, [r3, #0]
 8004f8e:	3301      	adds	r3, #1
 8004f90:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8004f94:	f102 020b 	add.w	r2, r2, #11
 8004f98:	7013      	strb	r3, [r2, #0]
 8004f9a:	f107 0310 	add.w	r3, r7, #16
 8004f9e:	785b      	ldrb	r3, [r3, #1]
 8004fa0:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8004fa4:	f102 020b 	add.w	r2, r2, #11
 8004fa8:	7812      	ldrb	r2, [r2, #0]
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d388      	bcc.n	8004ec0 <hagl_put_char+0xc8>
    }

    hagl_blit(x0, y0, &bitmap);
 8004fae:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004fb2:	3a18      	subs	r2, #24
 8004fb4:	f107 0310 	add.w	r3, r7, #16
 8004fb8:	3b08      	subs	r3, #8
 8004fba:	f9b3 1000 	ldrsh.w	r1, [r3]
 8004fbe:	f107 0310 	add.w	r3, r7, #16
 8004fc2:	3b06      	subs	r3, #6
 8004fc4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f000 f85a 	bl	8005082 <hagl_blit>

    return bitmap.width;
 8004fce:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004fd2:	3b18      	subs	r3, #24
 8004fd4:	881b      	ldrh	r3, [r3, #0]
 8004fd6:	b2db      	uxtb	r3, r3
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	f507 5781 	add.w	r7, r7, #4128	; 0x1020
 8004fde:	3714      	adds	r7, #20
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd90      	pop	{r4, r7, pc}

08004fe4 <hagl_put_text>:
 * Write a string of text by calling hagl_put_char() repeadetly. CR and LF
 * continue from the next line.
 */

uint16_t hagl_put_text(const wchar_t *str, int16_t x0, int16_t y0, color_t color, const unsigned char *font)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b08c      	sub	sp, #48	; 0x30
 8004fe8:	af02      	add	r7, sp, #8
 8004fea:	60f8      	str	r0, [r7, #12]
 8004fec:	4608      	mov	r0, r1
 8004fee:	4611      	mov	r1, r2
 8004ff0:	461a      	mov	r2, r3
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	817b      	strh	r3, [r7, #10]
 8004ff6:	460b      	mov	r3, r1
 8004ff8:	813b      	strh	r3, [r7, #8]
 8004ffa:	4613      	mov	r3, r2
 8004ffc:	80fb      	strh	r3, [r7, #6]
    wchar_t temp;
    uint8_t status;
    uint16_t original = x0;
 8004ffe:	897b      	ldrh	r3, [r7, #10]
 8005000:	84fb      	strh	r3, [r7, #38]	; 0x26
    fontx_meta_t meta;

    status = fontx_meta(&meta, font);
 8005002:	f107 0314 	add.w	r3, r7, #20
 8005006:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005008:	4618      	mov	r0, r3
 800500a:	f7ff fc3a 	bl	8004882 <fontx_meta>
 800500e:	4603      	mov	r3, r0
 8005010:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    if (0 != status) {
 8005014:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8005018:	2b00      	cmp	r3, #0
 800501a:	d001      	beq.n	8005020 <hagl_put_text+0x3c>
        return 0;
 800501c:	2300      	movs	r3, #0
 800501e:	e02c      	b.n	800507a <hagl_put_text+0x96>
    }

    do {
        temp = *str++;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	1d1a      	adds	r2, r3, #4
 8005024:	60fa      	str	r2, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	623b      	str	r3, [r7, #32]
        if (13 == temp || 10 == temp) {
 800502a:	6a3b      	ldr	r3, [r7, #32]
 800502c:	2b0d      	cmp	r3, #13
 800502e:	d002      	beq.n	8005036 <hagl_put_text+0x52>
 8005030:	6a3b      	ldr	r3, [r7, #32]
 8005032:	2b0a      	cmp	r3, #10
 8005034:	d108      	bne.n	8005048 <hagl_put_text+0x64>
            x0 = 0;
 8005036:	2300      	movs	r3, #0
 8005038:	817b      	strh	r3, [r7, #10]
            y0 += meta.height;
 800503a:	7fbb      	ldrb	r3, [r7, #30]
 800503c:	b29a      	uxth	r2, r3
 800503e:	893b      	ldrh	r3, [r7, #8]
 8005040:	4413      	add	r3, r2
 8005042:	b29b      	uxth	r3, r3
 8005044:	813b      	strh	r3, [r7, #8]
 8005046:	e010      	b.n	800506a <hagl_put_text+0x86>
        } else {
            x0 += hagl_put_char(temp, x0, y0, color, font);
 8005048:	88f8      	ldrh	r0, [r7, #6]
 800504a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800504e:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8005052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005054:	9300      	str	r3, [sp, #0]
 8005056:	4603      	mov	r3, r0
 8005058:	6a38      	ldr	r0, [r7, #32]
 800505a:	f7ff fecd 	bl	8004df8 <hagl_put_char>
 800505e:	4603      	mov	r3, r0
 8005060:	b29a      	uxth	r2, r3
 8005062:	897b      	ldrh	r3, [r7, #10]
 8005064:	4413      	add	r3, r2
 8005066:	b29b      	uxth	r3, r3
 8005068:	817b      	strh	r3, [r7, #10]
        }
    } while (*str != 0);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d1d6      	bne.n	8005020 <hagl_put_text+0x3c>

    return x0 - original;
 8005072:	897a      	ldrh	r2, [r7, #10]
 8005074:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005076:	1ad3      	subs	r3, r2, r3
 8005078:	b29b      	uxth	r3, r3
}
 800507a:	4618      	mov	r0, r3
 800507c:	3728      	adds	r7, #40	; 0x28
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}

08005082 <hagl_blit>:
 * configurable source and destination see the file blit.c.
 *
 * TODO: Handle transparency.
 */

void hagl_blit(int16_t x0, int16_t y0, bitmap_t *source) {
 8005082:	b580      	push	{r7, lr}
 8005084:	b086      	sub	sp, #24
 8005086:	af00      	add	r7, sp, #0
 8005088:	4603      	mov	r3, r0
 800508a:	603a      	str	r2, [r7, #0]
 800508c:	80fb      	strh	r3, [r7, #6]
 800508e:	460b      	mov	r3, r1
 8005090:	80bb      	strh	r3, [r7, #4]
        /* Inside of bounds, can use HAL provided blit. */
        hagl_hal_blit(x0, y0, source);
    }
#else
    color_t color;
    color_t *ptr = (color_t *) source->buffer;
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	68db      	ldr	r3, [r3, #12]
 8005096:	617b      	str	r3, [r7, #20]

    for (uint16_t y = 0; y < source->height; y++) {
 8005098:	2300      	movs	r3, #0
 800509a:	827b      	strh	r3, [r7, #18]
 800509c:	e020      	b.n	80050e0 <hagl_blit+0x5e>
        for (uint16_t x = 0; x < source->width; x++) {
 800509e:	2300      	movs	r3, #0
 80050a0:	823b      	strh	r3, [r7, #16]
 80050a2:	e015      	b.n	80050d0 <hagl_blit+0x4e>
            color = *(ptr++);
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	1c9a      	adds	r2, r3, #2
 80050a8:	617a      	str	r2, [r7, #20]
 80050aa:	881b      	ldrh	r3, [r3, #0]
 80050ac:	81fb      	strh	r3, [r7, #14]
            hagl_put_pixel(x0 + x, y0 + y, color);
 80050ae:	88fa      	ldrh	r2, [r7, #6]
 80050b0:	8a3b      	ldrh	r3, [r7, #16]
 80050b2:	4413      	add	r3, r2
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	b218      	sxth	r0, r3
 80050b8:	88ba      	ldrh	r2, [r7, #4]
 80050ba:	8a7b      	ldrh	r3, [r7, #18]
 80050bc:	4413      	add	r3, r2
 80050be:	b29b      	uxth	r3, r3
 80050c0:	b21b      	sxth	r3, r3
 80050c2:	89fa      	ldrh	r2, [r7, #14]
 80050c4:	4619      	mov	r1, r3
 80050c6:	f7ff fcd1 	bl	8004a6c <hagl_put_pixel>
        for (uint16_t x = 0; x < source->width; x++) {
 80050ca:	8a3b      	ldrh	r3, [r7, #16]
 80050cc:	3301      	adds	r3, #1
 80050ce:	823b      	strh	r3, [r7, #16]
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	881b      	ldrh	r3, [r3, #0]
 80050d4:	8a3a      	ldrh	r2, [r7, #16]
 80050d6:	429a      	cmp	r2, r3
 80050d8:	d3e4      	bcc.n	80050a4 <hagl_blit+0x22>
    for (uint16_t y = 0; y < source->height; y++) {
 80050da:	8a7b      	ldrh	r3, [r7, #18]
 80050dc:	3301      	adds	r3, #1
 80050de:	827b      	strh	r3, [r7, #18]
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	885b      	ldrh	r3, [r3, #2]
 80050e4:	8a7a      	ldrh	r2, [r7, #18]
 80050e6:	429a      	cmp	r2, r3
 80050e8:	d3d9      	bcc.n	800509e <hagl_blit+0x1c>
        }
    }
#endif
};
 80050ea:	bf00      	nop
 80050ec:	3718      	adds	r7, #24
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}
	...

080050f4 <hagl_clear_screen>:
        }
    }
#endif
};

void hagl_clear_screen() {
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b084      	sub	sp, #16
 80050f8:	af02      	add	r7, sp, #8
#ifdef HAGL_HAS_HAL_CLEAR_SCREEN
    hagl_hal_clear_screen();
#else
    uint16_t x0 = clip_window.x0;
 80050fa:	4b12      	ldr	r3, [pc, #72]	; (8005144 <hagl_clear_screen+0x50>)
 80050fc:	881b      	ldrh	r3, [r3, #0]
 80050fe:	80fb      	strh	r3, [r7, #6]
    uint16_t y0 = clip_window.y0;
 8005100:	4b10      	ldr	r3, [pc, #64]	; (8005144 <hagl_clear_screen+0x50>)
 8005102:	885b      	ldrh	r3, [r3, #2]
 8005104:	80bb      	strh	r3, [r7, #4]
    uint16_t x1 = clip_window.x1;
 8005106:	4b0f      	ldr	r3, [pc, #60]	; (8005144 <hagl_clear_screen+0x50>)
 8005108:	889b      	ldrh	r3, [r3, #4]
 800510a:	807b      	strh	r3, [r7, #2]
    uint16_t y1 = clip_window.y1;
 800510c:	4b0d      	ldr	r3, [pc, #52]	; (8005144 <hagl_clear_screen+0x50>)
 800510e:	88db      	ldrh	r3, [r3, #6]
 8005110:	803b      	strh	r3, [r7, #0]

    hagl_set_clip_window(0, 0, DISPLAY_WIDTH - 1, DISPLAY_HEIGHT -1);
 8005112:	239f      	movs	r3, #159	; 0x9f
 8005114:	227f      	movs	r2, #127	; 0x7f
 8005116:	2100      	movs	r1, #0
 8005118:	2000      	movs	r0, #0
 800511a:	f7ff fc85 	bl	8004a28 <hagl_set_clip_window>
    hagl_fill_rectangle(0, 0, DISPLAY_WIDTH - 1, DISPLAY_HEIGHT -1, 0x00);
 800511e:	2300      	movs	r3, #0
 8005120:	9300      	str	r3, [sp, #0]
 8005122:	239f      	movs	r3, #159	; 0x9f
 8005124:	227f      	movs	r2, #127	; 0x7f
 8005126:	2100      	movs	r1, #0
 8005128:	2000      	movs	r0, #0
 800512a:	f7ff fdc1 	bl	8004cb0 <hagl_fill_rectangle>
    hagl_set_clip_window(x0, y0, x1, y1);
 800512e:	883b      	ldrh	r3, [r7, #0]
 8005130:	887a      	ldrh	r2, [r7, #2]
 8005132:	88b9      	ldrh	r1, [r7, #4]
 8005134:	88f8      	ldrh	r0, [r7, #6]
 8005136:	f7ff fc77 	bl	8004a28 <hagl_set_clip_window>
#endif
}
 800513a:	bf00      	nop
 800513c:	3708      	adds	r7, #8
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}
 8005142:	bf00      	nop
 8005144:	2000000c 	.word	0x2000000c

08005148 <hagl_draw_rounded_rectangle>:
void hagl_fill_triangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, color_t color) {
    int16_t vertices[6] = {x0, y0, x1, y1, x2, y2};
    hagl_fill_polygon(3, vertices, color);
}

void hagl_draw_rounded_rectangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t r, color_t color) {
 8005148:	b590      	push	{r4, r7, lr}
 800514a:	b087      	sub	sp, #28
 800514c:	af00      	add	r7, sp, #0
 800514e:	4604      	mov	r4, r0
 8005150:	4608      	mov	r0, r1
 8005152:	4611      	mov	r1, r2
 8005154:	461a      	mov	r2, r3
 8005156:	4623      	mov	r3, r4
 8005158:	80fb      	strh	r3, [r7, #6]
 800515a:	4603      	mov	r3, r0
 800515c:	80bb      	strh	r3, [r7, #4]
 800515e:	460b      	mov	r3, r1
 8005160:	807b      	strh	r3, [r7, #2]
 8005162:	4613      	mov	r3, r2
 8005164:	803b      	strh	r3, [r7, #0]

    uint16_t width, height;
    int16_t x, y, d;

    /* Make sure x0 is smaller than x1. */
    if (x0 > x1) {
 8005166:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800516a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800516e:	429a      	cmp	r2, r3
 8005170:	dd0e      	ble.n	8005190 <hagl_draw_rounded_rectangle+0x48>
        x0 = x0 + x1;
 8005172:	88fa      	ldrh	r2, [r7, #6]
 8005174:	887b      	ldrh	r3, [r7, #2]
 8005176:	4413      	add	r3, r2
 8005178:	b29b      	uxth	r3, r3
 800517a:	80fb      	strh	r3, [r7, #6]
        x1 = x0 - x1;
 800517c:	88fa      	ldrh	r2, [r7, #6]
 800517e:	887b      	ldrh	r3, [r7, #2]
 8005180:	1ad3      	subs	r3, r2, r3
 8005182:	b29b      	uxth	r3, r3
 8005184:	807b      	strh	r3, [r7, #2]
        x0 = x0 - x1;
 8005186:	88fa      	ldrh	r2, [r7, #6]
 8005188:	887b      	ldrh	r3, [r7, #2]
 800518a:	1ad3      	subs	r3, r2, r3
 800518c:	b29b      	uxth	r3, r3
 800518e:	80fb      	strh	r3, [r7, #6]
    }

    /* Make sure y0 is smaller than y1. */
    if (y0 > y1) {
 8005190:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8005194:	f9b7 3000 	ldrsh.w	r3, [r7]
 8005198:	429a      	cmp	r2, r3
 800519a:	dd0e      	ble.n	80051ba <hagl_draw_rounded_rectangle+0x72>
        y0 = y0 + y1;
 800519c:	88ba      	ldrh	r2, [r7, #4]
 800519e:	883b      	ldrh	r3, [r7, #0]
 80051a0:	4413      	add	r3, r2
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	80bb      	strh	r3, [r7, #4]
        y1 = y0 - y1;
 80051a6:	88ba      	ldrh	r2, [r7, #4]
 80051a8:	883b      	ldrh	r3, [r7, #0]
 80051aa:	1ad3      	subs	r3, r2, r3
 80051ac:	b29b      	uxth	r3, r3
 80051ae:	803b      	strh	r3, [r7, #0]
        y0 = y0 - y1;
 80051b0:	88ba      	ldrh	r2, [r7, #4]
 80051b2:	883b      	ldrh	r3, [r7, #0]
 80051b4:	1ad3      	subs	r3, r2, r3
 80051b6:	b29b      	uxth	r3, r3
 80051b8:	80bb      	strh	r3, [r7, #4]
    }

    /* x1 or y1 is before the edge, nothing to do. */
    if ((x1 < clip_window.x0) || (y1 < clip_window.y0))  {
 80051ba:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80051be:	4a52      	ldr	r2, [pc, #328]	; (8005308 <hagl_draw_rounded_rectangle+0x1c0>)
 80051c0:	8812      	ldrh	r2, [r2, #0]
 80051c2:	4293      	cmp	r3, r2
 80051c4:	f2c0 8153 	blt.w	800546e <hagl_draw_rounded_rectangle+0x326>
 80051c8:	f9b7 3000 	ldrsh.w	r3, [r7]
 80051cc:	4a4e      	ldr	r2, [pc, #312]	; (8005308 <hagl_draw_rounded_rectangle+0x1c0>)
 80051ce:	8852      	ldrh	r2, [r2, #2]
 80051d0:	4293      	cmp	r3, r2
 80051d2:	f2c0 814c 	blt.w	800546e <hagl_draw_rounded_rectangle+0x326>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 80051d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80051da:	4a4b      	ldr	r2, [pc, #300]	; (8005308 <hagl_draw_rounded_rectangle+0x1c0>)
 80051dc:	8892      	ldrh	r2, [r2, #4]
 80051de:	4293      	cmp	r3, r2
 80051e0:	f300 8147 	bgt.w	8005472 <hagl_draw_rounded_rectangle+0x32a>
 80051e4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80051e8:	4a47      	ldr	r2, [pc, #284]	; (8005308 <hagl_draw_rounded_rectangle+0x1c0>)
 80051ea:	88d2      	ldrh	r2, [r2, #6]
 80051ec:	4293      	cmp	r3, r2
 80051ee:	f300 8140 	bgt.w	8005472 <hagl_draw_rounded_rectangle+0x32a>
        return;
    }

    /* Max radius is half of shortest edge. */
    width = x1 - x0 + 1;
 80051f2:	887a      	ldrh	r2, [r7, #2]
 80051f4:	88fb      	ldrh	r3, [r7, #6]
 80051f6:	1ad3      	subs	r3, r2, r3
 80051f8:	b29b      	uxth	r3, r3
 80051fa:	3301      	adds	r3, #1
 80051fc:	823b      	strh	r3, [r7, #16]
    height = y1 - y0 + 1;
 80051fe:	883a      	ldrh	r2, [r7, #0]
 8005200:	88bb      	ldrh	r3, [r7, #4]
 8005202:	1ad3      	subs	r3, r2, r3
 8005204:	b29b      	uxth	r3, r3
 8005206:	3301      	adds	r3, #1
 8005208:	81fb      	strh	r3, [r7, #14]
    r = min(r, min(width / 2, height / 2));
 800520a:	f9b7 4028 	ldrsh.w	r4, [r7, #40]	; 0x28
 800520e:	8a3b      	ldrh	r3, [r7, #16]
 8005210:	085b      	lsrs	r3, r3, #1
 8005212:	b29b      	uxth	r3, r3
 8005214:	461a      	mov	r2, r3
 8005216:	89fb      	ldrh	r3, [r7, #14]
 8005218:	085b      	lsrs	r3, r3, #1
 800521a:	b29b      	uxth	r3, r3
 800521c:	4619      	mov	r1, r3
 800521e:	4610      	mov	r0, r2
 8005220:	f7ff fbde 	bl	80049e0 <min>
 8005224:	4603      	mov	r3, r0
 8005226:	4619      	mov	r1, r3
 8005228:	4620      	mov	r0, r4
 800522a:	f7ff fbd9 	bl	80049e0 <min>
 800522e:	4603      	mov	r3, r0
 8005230:	853b      	strh	r3, [r7, #40]	; 0x28

    hagl_draw_hline(x0 + r, y0, width - 2 * r, color);
 8005232:	88fa      	ldrh	r2, [r7, #6]
 8005234:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005236:	4413      	add	r3, r2
 8005238:	b29b      	uxth	r3, r3
 800523a:	b218      	sxth	r0, r3
 800523c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800523e:	005b      	lsls	r3, r3, #1
 8005240:	b29b      	uxth	r3, r3
 8005242:	8a3a      	ldrh	r2, [r7, #16]
 8005244:	1ad3      	subs	r3, r2, r3
 8005246:	b29a      	uxth	r2, r3
 8005248:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800524a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800524e:	f7ff fc3f 	bl	8004ad0 <hagl_draw_hline>
    hagl_draw_hline(x0 + r, y1, width - 2 * r, color);
 8005252:	88fa      	ldrh	r2, [r7, #6]
 8005254:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005256:	4413      	add	r3, r2
 8005258:	b29b      	uxth	r3, r3
 800525a:	b218      	sxth	r0, r3
 800525c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800525e:	005b      	lsls	r3, r3, #1
 8005260:	b29b      	uxth	r3, r3
 8005262:	8a3a      	ldrh	r2, [r7, #16]
 8005264:	1ad3      	subs	r3, r2, r3
 8005266:	b29a      	uxth	r2, r3
 8005268:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800526a:	f9b7 1000 	ldrsh.w	r1, [r7]
 800526e:	f7ff fc2f 	bl	8004ad0 <hagl_draw_hline>
    hagl_draw_vline(x0, y0 + r, height - 2 * r, color);
 8005272:	88ba      	ldrh	r2, [r7, #4]
 8005274:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005276:	4413      	add	r3, r2
 8005278:	b29b      	uxth	r3, r3
 800527a:	b219      	sxth	r1, r3
 800527c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800527e:	005b      	lsls	r3, r3, #1
 8005280:	b29b      	uxth	r3, r3
 8005282:	89fa      	ldrh	r2, [r7, #14]
 8005284:	1ad3      	subs	r3, r2, r3
 8005286:	b29a      	uxth	r2, r3
 8005288:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800528a:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800528e:	f7ff fc42 	bl	8004b16 <hagl_draw_vline>
    hagl_draw_vline(x1, y0 + r, height - 2 * r, color);
 8005292:	88ba      	ldrh	r2, [r7, #4]
 8005294:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005296:	4413      	add	r3, r2
 8005298:	b29b      	uxth	r3, r3
 800529a:	b219      	sxth	r1, r3
 800529c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800529e:	005b      	lsls	r3, r3, #1
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	89fa      	ldrh	r2, [r7, #14]
 80052a4:	1ad3      	subs	r3, r2, r3
 80052a6:	b29a      	uxth	r2, r3
 80052a8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80052aa:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 80052ae:	f7ff fc32 	bl	8004b16 <hagl_draw_vline>

    x = 0;
 80052b2:	2300      	movs	r3, #0
 80052b4:	82fb      	strh	r3, [r7, #22]
    y = r;
 80052b6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80052b8:	82bb      	strh	r3, [r7, #20]
    d = 3 - 2 * r;
 80052ba:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80052bc:	005b      	lsls	r3, r3, #1
 80052be:	b29b      	uxth	r3, r3
 80052c0:	f1c3 0303 	rsb	r3, r3, #3
 80052c4:	b29b      	uxth	r3, r3
 80052c6:	827b      	strh	r3, [r7, #18]

    while (y >= x) {
 80052c8:	e0c9      	b.n	800545e <hagl_draw_rounded_rectangle+0x316>
        x++;
 80052ca:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80052ce:	b29b      	uxth	r3, r3
 80052d0:	3301      	adds	r3, #1
 80052d2:	b29b      	uxth	r3, r3
 80052d4:	82fb      	strh	r3, [r7, #22]

        if (d > 0) {
 80052d6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	dd16      	ble.n	800530c <hagl_draw_rounded_rectangle+0x1c4>
            y--;
 80052de:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80052e2:	b29b      	uxth	r3, r3
 80052e4:	3b01      	subs	r3, #1
 80052e6:	b29b      	uxth	r3, r3
 80052e8:	82bb      	strh	r3, [r7, #20]
            d = d + 4 * (x - y) + 10;
 80052ea:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80052ee:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80052f2:	1ad3      	subs	r3, r2, r3
 80052f4:	b29b      	uxth	r3, r3
 80052f6:	009b      	lsls	r3, r3, #2
 80052f8:	b29a      	uxth	r2, r3
 80052fa:	8a7b      	ldrh	r3, [r7, #18]
 80052fc:	4413      	add	r3, r2
 80052fe:	b29b      	uxth	r3, r3
 8005300:	330a      	adds	r3, #10
 8005302:	b29b      	uxth	r3, r3
 8005304:	827b      	strh	r3, [r7, #18]
 8005306:	e00a      	b.n	800531e <hagl_draw_rounded_rectangle+0x1d6>
 8005308:	2000000c 	.word	0x2000000c
        } else {
            d = d + 4 * x + 6;
 800530c:	8afb      	ldrh	r3, [r7, #22]
 800530e:	009b      	lsls	r3, r3, #2
 8005310:	b29a      	uxth	r2, r3
 8005312:	8a7b      	ldrh	r3, [r7, #18]
 8005314:	4413      	add	r3, r2
 8005316:	b29b      	uxth	r3, r3
 8005318:	3306      	adds	r3, #6
 800531a:	b29b      	uxth	r3, r3
 800531c:	827b      	strh	r3, [r7, #18]
        }

        /* Top right */
        hagl_put_pixel(x1 - r + x, y0 + r - y, color);
 800531e:	887a      	ldrh	r2, [r7, #2]
 8005320:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005322:	1ad3      	subs	r3, r2, r3
 8005324:	b29a      	uxth	r2, r3
 8005326:	8afb      	ldrh	r3, [r7, #22]
 8005328:	4413      	add	r3, r2
 800532a:	b29b      	uxth	r3, r3
 800532c:	b218      	sxth	r0, r3
 800532e:	88ba      	ldrh	r2, [r7, #4]
 8005330:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005332:	4413      	add	r3, r2
 8005334:	b29a      	uxth	r2, r3
 8005336:	8abb      	ldrh	r3, [r7, #20]
 8005338:	1ad3      	subs	r3, r2, r3
 800533a:	b29b      	uxth	r3, r3
 800533c:	b21b      	sxth	r3, r3
 800533e:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8005340:	4619      	mov	r1, r3
 8005342:	f7ff fb93 	bl	8004a6c <hagl_put_pixel>
        hagl_put_pixel(x1 - r + y, y0 + r - x, color);
 8005346:	887a      	ldrh	r2, [r7, #2]
 8005348:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800534a:	1ad3      	subs	r3, r2, r3
 800534c:	b29a      	uxth	r2, r3
 800534e:	8abb      	ldrh	r3, [r7, #20]
 8005350:	4413      	add	r3, r2
 8005352:	b29b      	uxth	r3, r3
 8005354:	b218      	sxth	r0, r3
 8005356:	88ba      	ldrh	r2, [r7, #4]
 8005358:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800535a:	4413      	add	r3, r2
 800535c:	b29a      	uxth	r2, r3
 800535e:	8afb      	ldrh	r3, [r7, #22]
 8005360:	1ad3      	subs	r3, r2, r3
 8005362:	b29b      	uxth	r3, r3
 8005364:	b21b      	sxth	r3, r3
 8005366:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8005368:	4619      	mov	r1, r3
 800536a:	f7ff fb7f 	bl	8004a6c <hagl_put_pixel>

        /* Top left */
        hagl_put_pixel(x0 + r - x, y0 + r - y, color);
 800536e:	88fa      	ldrh	r2, [r7, #6]
 8005370:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005372:	4413      	add	r3, r2
 8005374:	b29a      	uxth	r2, r3
 8005376:	8afb      	ldrh	r3, [r7, #22]
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	b29b      	uxth	r3, r3
 800537c:	b218      	sxth	r0, r3
 800537e:	88ba      	ldrh	r2, [r7, #4]
 8005380:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005382:	4413      	add	r3, r2
 8005384:	b29a      	uxth	r2, r3
 8005386:	8abb      	ldrh	r3, [r7, #20]
 8005388:	1ad3      	subs	r3, r2, r3
 800538a:	b29b      	uxth	r3, r3
 800538c:	b21b      	sxth	r3, r3
 800538e:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8005390:	4619      	mov	r1, r3
 8005392:	f7ff fb6b 	bl	8004a6c <hagl_put_pixel>
        hagl_put_pixel(x0 + r - y, y0 + r - x, color);
 8005396:	88fa      	ldrh	r2, [r7, #6]
 8005398:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800539a:	4413      	add	r3, r2
 800539c:	b29a      	uxth	r2, r3
 800539e:	8abb      	ldrh	r3, [r7, #20]
 80053a0:	1ad3      	subs	r3, r2, r3
 80053a2:	b29b      	uxth	r3, r3
 80053a4:	b218      	sxth	r0, r3
 80053a6:	88ba      	ldrh	r2, [r7, #4]
 80053a8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80053aa:	4413      	add	r3, r2
 80053ac:	b29a      	uxth	r2, r3
 80053ae:	8afb      	ldrh	r3, [r7, #22]
 80053b0:	1ad3      	subs	r3, r2, r3
 80053b2:	b29b      	uxth	r3, r3
 80053b4:	b21b      	sxth	r3, r3
 80053b6:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80053b8:	4619      	mov	r1, r3
 80053ba:	f7ff fb57 	bl	8004a6c <hagl_put_pixel>

        /* Bottom right */
        hagl_put_pixel(x1 - r + x, y1 - r + y, color);
 80053be:	887a      	ldrh	r2, [r7, #2]
 80053c0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80053c2:	1ad3      	subs	r3, r2, r3
 80053c4:	b29a      	uxth	r2, r3
 80053c6:	8afb      	ldrh	r3, [r7, #22]
 80053c8:	4413      	add	r3, r2
 80053ca:	b29b      	uxth	r3, r3
 80053cc:	b218      	sxth	r0, r3
 80053ce:	883a      	ldrh	r2, [r7, #0]
 80053d0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80053d2:	1ad3      	subs	r3, r2, r3
 80053d4:	b29a      	uxth	r2, r3
 80053d6:	8abb      	ldrh	r3, [r7, #20]
 80053d8:	4413      	add	r3, r2
 80053da:	b29b      	uxth	r3, r3
 80053dc:	b21b      	sxth	r3, r3
 80053de:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80053e0:	4619      	mov	r1, r3
 80053e2:	f7ff fb43 	bl	8004a6c <hagl_put_pixel>
        hagl_put_pixel(x1 - r + y, y1 - r + x, color);
 80053e6:	887a      	ldrh	r2, [r7, #2]
 80053e8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80053ea:	1ad3      	subs	r3, r2, r3
 80053ec:	b29a      	uxth	r2, r3
 80053ee:	8abb      	ldrh	r3, [r7, #20]
 80053f0:	4413      	add	r3, r2
 80053f2:	b29b      	uxth	r3, r3
 80053f4:	b218      	sxth	r0, r3
 80053f6:	883a      	ldrh	r2, [r7, #0]
 80053f8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80053fa:	1ad3      	subs	r3, r2, r3
 80053fc:	b29a      	uxth	r2, r3
 80053fe:	8afb      	ldrh	r3, [r7, #22]
 8005400:	4413      	add	r3, r2
 8005402:	b29b      	uxth	r3, r3
 8005404:	b21b      	sxth	r3, r3
 8005406:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8005408:	4619      	mov	r1, r3
 800540a:	f7ff fb2f 	bl	8004a6c <hagl_put_pixel>

        /* Bottom left */
        hagl_put_pixel(x0 + r - x, y1 - r + y, color);
 800540e:	88fa      	ldrh	r2, [r7, #6]
 8005410:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005412:	4413      	add	r3, r2
 8005414:	b29a      	uxth	r2, r3
 8005416:	8afb      	ldrh	r3, [r7, #22]
 8005418:	1ad3      	subs	r3, r2, r3
 800541a:	b29b      	uxth	r3, r3
 800541c:	b218      	sxth	r0, r3
 800541e:	883a      	ldrh	r2, [r7, #0]
 8005420:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005422:	1ad3      	subs	r3, r2, r3
 8005424:	b29a      	uxth	r2, r3
 8005426:	8abb      	ldrh	r3, [r7, #20]
 8005428:	4413      	add	r3, r2
 800542a:	b29b      	uxth	r3, r3
 800542c:	b21b      	sxth	r3, r3
 800542e:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8005430:	4619      	mov	r1, r3
 8005432:	f7ff fb1b 	bl	8004a6c <hagl_put_pixel>
        hagl_put_pixel(x0 + r - y, y1 - r + x, color);
 8005436:	88fa      	ldrh	r2, [r7, #6]
 8005438:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800543a:	4413      	add	r3, r2
 800543c:	b29a      	uxth	r2, r3
 800543e:	8abb      	ldrh	r3, [r7, #20]
 8005440:	1ad3      	subs	r3, r2, r3
 8005442:	b29b      	uxth	r3, r3
 8005444:	b218      	sxth	r0, r3
 8005446:	883a      	ldrh	r2, [r7, #0]
 8005448:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800544a:	1ad3      	subs	r3, r2, r3
 800544c:	b29a      	uxth	r2, r3
 800544e:	8afb      	ldrh	r3, [r7, #22]
 8005450:	4413      	add	r3, r2
 8005452:	b29b      	uxth	r3, r3
 8005454:	b21b      	sxth	r3, r3
 8005456:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8005458:	4619      	mov	r1, r3
 800545a:	f7ff fb07 	bl	8004a6c <hagl_put_pixel>
    while (y >= x) {
 800545e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8005462:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005466:	429a      	cmp	r2, r3
 8005468:	f6bf af2f 	bge.w	80052ca <hagl_draw_rounded_rectangle+0x182>
 800546c:	e002      	b.n	8005474 <hagl_draw_rounded_rectangle+0x32c>
        return;
 800546e:	bf00      	nop
 8005470:	e000      	b.n	8005474 <hagl_draw_rounded_rectangle+0x32c>
        return;
 8005472:	bf00      	nop
    }
};
 8005474:	371c      	adds	r7, #28
 8005476:	46bd      	mov	sp, r7
 8005478:	bd90      	pop	{r4, r7, pc}
 800547a:	bf00      	nop

0800547c <rgb565>:
#include <stdint.h>

#include "rgb565.h"

uint16_t rgb565(uint8_t r, uint8_t g, uint8_t b)
{
 800547c:	b480      	push	{r7}
 800547e:	b085      	sub	sp, #20
 8005480:	af00      	add	r7, sp, #0
 8005482:	4603      	mov	r3, r0
 8005484:	71fb      	strb	r3, [r7, #7]
 8005486:	460b      	mov	r3, r1
 8005488:	71bb      	strb	r3, [r7, #6]
 800548a:	4613      	mov	r3, r2
 800548c:	717b      	strb	r3, [r7, #5]
    uint16_t rgb;

    rgb = ((r & 0xF8) << 8) | ((g & 0xFC) << 3) | ((b & 0xF8) >> 3);
 800548e:	79fb      	ldrb	r3, [r7, #7]
 8005490:	021b      	lsls	r3, r3, #8
 8005492:	b21b      	sxth	r3, r3
 8005494:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005498:	f023 0307 	bic.w	r3, r3, #7
 800549c:	b21a      	sxth	r2, r3
 800549e:	79bb      	ldrb	r3, [r7, #6]
 80054a0:	00db      	lsls	r3, r3, #3
 80054a2:	b21b      	sxth	r3, r3
 80054a4:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 80054a8:	b21b      	sxth	r3, r3
 80054aa:	4313      	orrs	r3, r2
 80054ac:	b21a      	sxth	r2, r3
 80054ae:	797b      	ldrb	r3, [r7, #5]
 80054b0:	08db      	lsrs	r3, r3, #3
 80054b2:	b2db      	uxtb	r3, r3
 80054b4:	b21b      	sxth	r3, r3
 80054b6:	4313      	orrs	r3, r2
 80054b8:	b21b      	sxth	r3, r3
 80054ba:	81fb      	strh	r3, [r7, #14]
    rgb = (((rgb) << 8) & 0xFF00) | (((rgb) >> 8) & 0xFF);
 80054bc:	89fb      	ldrh	r3, [r7, #14]
 80054be:	021b      	lsls	r3, r3, #8
 80054c0:	b21a      	sxth	r2, r3
 80054c2:	89fb      	ldrh	r3, [r7, #14]
 80054c4:	0a1b      	lsrs	r3, r3, #8
 80054c6:	b29b      	uxth	r3, r3
 80054c8:	b21b      	sxth	r3, r3
 80054ca:	4313      	orrs	r3, r2
 80054cc:	b21b      	sxth	r3, r3
 80054ce:	81fb      	strh	r3, [r7, #14]

    return rgb;
 80054d0:	89fb      	ldrh	r3, [r7, #14]
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3714      	adds	r7, #20
 80054d6:	46bd      	mov	sp, r7
 80054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054dc:	4770      	bx	lr
	...

080054e0 <__errno>:
 80054e0:	4b01      	ldr	r3, [pc, #4]	; (80054e8 <__errno+0x8>)
 80054e2:	6818      	ldr	r0, [r3, #0]
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop
 80054e8:	20000014 	.word	0x20000014

080054ec <__libc_init_array>:
 80054ec:	b570      	push	{r4, r5, r6, lr}
 80054ee:	4e0d      	ldr	r6, [pc, #52]	; (8005524 <__libc_init_array+0x38>)
 80054f0:	4c0d      	ldr	r4, [pc, #52]	; (8005528 <__libc_init_array+0x3c>)
 80054f2:	1ba4      	subs	r4, r4, r6
 80054f4:	10a4      	asrs	r4, r4, #2
 80054f6:	2500      	movs	r5, #0
 80054f8:	42a5      	cmp	r5, r4
 80054fa:	d109      	bne.n	8005510 <__libc_init_array+0x24>
 80054fc:	4e0b      	ldr	r6, [pc, #44]	; (800552c <__libc_init_array+0x40>)
 80054fe:	4c0c      	ldr	r4, [pc, #48]	; (8005530 <__libc_init_array+0x44>)
 8005500:	f000 fc3c 	bl	8005d7c <_init>
 8005504:	1ba4      	subs	r4, r4, r6
 8005506:	10a4      	asrs	r4, r4, #2
 8005508:	2500      	movs	r5, #0
 800550a:	42a5      	cmp	r5, r4
 800550c:	d105      	bne.n	800551a <__libc_init_array+0x2e>
 800550e:	bd70      	pop	{r4, r5, r6, pc}
 8005510:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005514:	4798      	blx	r3
 8005516:	3501      	adds	r5, #1
 8005518:	e7ee      	b.n	80054f8 <__libc_init_array+0xc>
 800551a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800551e:	4798      	blx	r3
 8005520:	3501      	adds	r5, #1
 8005522:	e7f2      	b.n	800550a <__libc_init_array+0x1e>
 8005524:	0800c4f8 	.word	0x0800c4f8
 8005528:	0800c4f8 	.word	0x0800c4f8
 800552c:	0800c4f8 	.word	0x0800c4f8
 8005530:	0800c4fc 	.word	0x0800c4fc

08005534 <memcpy>:
 8005534:	b510      	push	{r4, lr}
 8005536:	1e43      	subs	r3, r0, #1
 8005538:	440a      	add	r2, r1
 800553a:	4291      	cmp	r1, r2
 800553c:	d100      	bne.n	8005540 <memcpy+0xc>
 800553e:	bd10      	pop	{r4, pc}
 8005540:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005544:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005548:	e7f7      	b.n	800553a <memcpy+0x6>

0800554a <memset>:
 800554a:	4402      	add	r2, r0
 800554c:	4603      	mov	r3, r0
 800554e:	4293      	cmp	r3, r2
 8005550:	d100      	bne.n	8005554 <memset+0xa>
 8005552:	4770      	bx	lr
 8005554:	f803 1b01 	strb.w	r1, [r3], #1
 8005558:	e7f9      	b.n	800554e <memset+0x4>
	...

0800555c <_free_r>:
 800555c:	b538      	push	{r3, r4, r5, lr}
 800555e:	4605      	mov	r5, r0
 8005560:	2900      	cmp	r1, #0
 8005562:	d045      	beq.n	80055f0 <_free_r+0x94>
 8005564:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005568:	1f0c      	subs	r4, r1, #4
 800556a:	2b00      	cmp	r3, #0
 800556c:	bfb8      	it	lt
 800556e:	18e4      	addlt	r4, r4, r3
 8005570:	f000 f8e0 	bl	8005734 <__malloc_lock>
 8005574:	4a1f      	ldr	r2, [pc, #124]	; (80055f4 <_free_r+0x98>)
 8005576:	6813      	ldr	r3, [r2, #0]
 8005578:	4610      	mov	r0, r2
 800557a:	b933      	cbnz	r3, 800558a <_free_r+0x2e>
 800557c:	6063      	str	r3, [r4, #4]
 800557e:	6014      	str	r4, [r2, #0]
 8005580:	4628      	mov	r0, r5
 8005582:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005586:	f000 b8d6 	b.w	8005736 <__malloc_unlock>
 800558a:	42a3      	cmp	r3, r4
 800558c:	d90c      	bls.n	80055a8 <_free_r+0x4c>
 800558e:	6821      	ldr	r1, [r4, #0]
 8005590:	1862      	adds	r2, r4, r1
 8005592:	4293      	cmp	r3, r2
 8005594:	bf04      	itt	eq
 8005596:	681a      	ldreq	r2, [r3, #0]
 8005598:	685b      	ldreq	r3, [r3, #4]
 800559a:	6063      	str	r3, [r4, #4]
 800559c:	bf04      	itt	eq
 800559e:	1852      	addeq	r2, r2, r1
 80055a0:	6022      	streq	r2, [r4, #0]
 80055a2:	6004      	str	r4, [r0, #0]
 80055a4:	e7ec      	b.n	8005580 <_free_r+0x24>
 80055a6:	4613      	mov	r3, r2
 80055a8:	685a      	ldr	r2, [r3, #4]
 80055aa:	b10a      	cbz	r2, 80055b0 <_free_r+0x54>
 80055ac:	42a2      	cmp	r2, r4
 80055ae:	d9fa      	bls.n	80055a6 <_free_r+0x4a>
 80055b0:	6819      	ldr	r1, [r3, #0]
 80055b2:	1858      	adds	r0, r3, r1
 80055b4:	42a0      	cmp	r0, r4
 80055b6:	d10b      	bne.n	80055d0 <_free_r+0x74>
 80055b8:	6820      	ldr	r0, [r4, #0]
 80055ba:	4401      	add	r1, r0
 80055bc:	1858      	adds	r0, r3, r1
 80055be:	4282      	cmp	r2, r0
 80055c0:	6019      	str	r1, [r3, #0]
 80055c2:	d1dd      	bne.n	8005580 <_free_r+0x24>
 80055c4:	6810      	ldr	r0, [r2, #0]
 80055c6:	6852      	ldr	r2, [r2, #4]
 80055c8:	605a      	str	r2, [r3, #4]
 80055ca:	4401      	add	r1, r0
 80055cc:	6019      	str	r1, [r3, #0]
 80055ce:	e7d7      	b.n	8005580 <_free_r+0x24>
 80055d0:	d902      	bls.n	80055d8 <_free_r+0x7c>
 80055d2:	230c      	movs	r3, #12
 80055d4:	602b      	str	r3, [r5, #0]
 80055d6:	e7d3      	b.n	8005580 <_free_r+0x24>
 80055d8:	6820      	ldr	r0, [r4, #0]
 80055da:	1821      	adds	r1, r4, r0
 80055dc:	428a      	cmp	r2, r1
 80055de:	bf04      	itt	eq
 80055e0:	6811      	ldreq	r1, [r2, #0]
 80055e2:	6852      	ldreq	r2, [r2, #4]
 80055e4:	6062      	str	r2, [r4, #4]
 80055e6:	bf04      	itt	eq
 80055e8:	1809      	addeq	r1, r1, r0
 80055ea:	6021      	streq	r1, [r4, #0]
 80055ec:	605c      	str	r4, [r3, #4]
 80055ee:	e7c7      	b.n	8005580 <_free_r+0x24>
 80055f0:	bd38      	pop	{r3, r4, r5, pc}
 80055f2:	bf00      	nop
 80055f4:	2000a09c 	.word	0x2000a09c

080055f8 <_malloc_r>:
 80055f8:	b570      	push	{r4, r5, r6, lr}
 80055fa:	1ccd      	adds	r5, r1, #3
 80055fc:	f025 0503 	bic.w	r5, r5, #3
 8005600:	3508      	adds	r5, #8
 8005602:	2d0c      	cmp	r5, #12
 8005604:	bf38      	it	cc
 8005606:	250c      	movcc	r5, #12
 8005608:	2d00      	cmp	r5, #0
 800560a:	4606      	mov	r6, r0
 800560c:	db01      	blt.n	8005612 <_malloc_r+0x1a>
 800560e:	42a9      	cmp	r1, r5
 8005610:	d903      	bls.n	800561a <_malloc_r+0x22>
 8005612:	230c      	movs	r3, #12
 8005614:	6033      	str	r3, [r6, #0]
 8005616:	2000      	movs	r0, #0
 8005618:	bd70      	pop	{r4, r5, r6, pc}
 800561a:	f000 f88b 	bl	8005734 <__malloc_lock>
 800561e:	4a21      	ldr	r2, [pc, #132]	; (80056a4 <_malloc_r+0xac>)
 8005620:	6814      	ldr	r4, [r2, #0]
 8005622:	4621      	mov	r1, r4
 8005624:	b991      	cbnz	r1, 800564c <_malloc_r+0x54>
 8005626:	4c20      	ldr	r4, [pc, #128]	; (80056a8 <_malloc_r+0xb0>)
 8005628:	6823      	ldr	r3, [r4, #0]
 800562a:	b91b      	cbnz	r3, 8005634 <_malloc_r+0x3c>
 800562c:	4630      	mov	r0, r6
 800562e:	f000 f83d 	bl	80056ac <_sbrk_r>
 8005632:	6020      	str	r0, [r4, #0]
 8005634:	4629      	mov	r1, r5
 8005636:	4630      	mov	r0, r6
 8005638:	f000 f838 	bl	80056ac <_sbrk_r>
 800563c:	1c43      	adds	r3, r0, #1
 800563e:	d124      	bne.n	800568a <_malloc_r+0x92>
 8005640:	230c      	movs	r3, #12
 8005642:	6033      	str	r3, [r6, #0]
 8005644:	4630      	mov	r0, r6
 8005646:	f000 f876 	bl	8005736 <__malloc_unlock>
 800564a:	e7e4      	b.n	8005616 <_malloc_r+0x1e>
 800564c:	680b      	ldr	r3, [r1, #0]
 800564e:	1b5b      	subs	r3, r3, r5
 8005650:	d418      	bmi.n	8005684 <_malloc_r+0x8c>
 8005652:	2b0b      	cmp	r3, #11
 8005654:	d90f      	bls.n	8005676 <_malloc_r+0x7e>
 8005656:	600b      	str	r3, [r1, #0]
 8005658:	50cd      	str	r5, [r1, r3]
 800565a:	18cc      	adds	r4, r1, r3
 800565c:	4630      	mov	r0, r6
 800565e:	f000 f86a 	bl	8005736 <__malloc_unlock>
 8005662:	f104 000b 	add.w	r0, r4, #11
 8005666:	1d23      	adds	r3, r4, #4
 8005668:	f020 0007 	bic.w	r0, r0, #7
 800566c:	1ac3      	subs	r3, r0, r3
 800566e:	d0d3      	beq.n	8005618 <_malloc_r+0x20>
 8005670:	425a      	negs	r2, r3
 8005672:	50e2      	str	r2, [r4, r3]
 8005674:	e7d0      	b.n	8005618 <_malloc_r+0x20>
 8005676:	428c      	cmp	r4, r1
 8005678:	684b      	ldr	r3, [r1, #4]
 800567a:	bf16      	itet	ne
 800567c:	6063      	strne	r3, [r4, #4]
 800567e:	6013      	streq	r3, [r2, #0]
 8005680:	460c      	movne	r4, r1
 8005682:	e7eb      	b.n	800565c <_malloc_r+0x64>
 8005684:	460c      	mov	r4, r1
 8005686:	6849      	ldr	r1, [r1, #4]
 8005688:	e7cc      	b.n	8005624 <_malloc_r+0x2c>
 800568a:	1cc4      	adds	r4, r0, #3
 800568c:	f024 0403 	bic.w	r4, r4, #3
 8005690:	42a0      	cmp	r0, r4
 8005692:	d005      	beq.n	80056a0 <_malloc_r+0xa8>
 8005694:	1a21      	subs	r1, r4, r0
 8005696:	4630      	mov	r0, r6
 8005698:	f000 f808 	bl	80056ac <_sbrk_r>
 800569c:	3001      	adds	r0, #1
 800569e:	d0cf      	beq.n	8005640 <_malloc_r+0x48>
 80056a0:	6025      	str	r5, [r4, #0]
 80056a2:	e7db      	b.n	800565c <_malloc_r+0x64>
 80056a4:	2000a09c 	.word	0x2000a09c
 80056a8:	2000a0a0 	.word	0x2000a0a0

080056ac <_sbrk_r>:
 80056ac:	b538      	push	{r3, r4, r5, lr}
 80056ae:	4c06      	ldr	r4, [pc, #24]	; (80056c8 <_sbrk_r+0x1c>)
 80056b0:	2300      	movs	r3, #0
 80056b2:	4605      	mov	r5, r0
 80056b4:	4608      	mov	r0, r1
 80056b6:	6023      	str	r3, [r4, #0]
 80056b8:	f7fb ff0e 	bl	80014d8 <_sbrk>
 80056bc:	1c43      	adds	r3, r0, #1
 80056be:	d102      	bne.n	80056c6 <_sbrk_r+0x1a>
 80056c0:	6823      	ldr	r3, [r4, #0]
 80056c2:	b103      	cbz	r3, 80056c6 <_sbrk_r+0x1a>
 80056c4:	602b      	str	r3, [r5, #0]
 80056c6:	bd38      	pop	{r3, r4, r5, pc}
 80056c8:	2000a344 	.word	0x2000a344

080056cc <sniprintf>:
 80056cc:	b40c      	push	{r2, r3}
 80056ce:	b530      	push	{r4, r5, lr}
 80056d0:	4b17      	ldr	r3, [pc, #92]	; (8005730 <sniprintf+0x64>)
 80056d2:	1e0c      	subs	r4, r1, #0
 80056d4:	b09d      	sub	sp, #116	; 0x74
 80056d6:	681d      	ldr	r5, [r3, #0]
 80056d8:	da08      	bge.n	80056ec <sniprintf+0x20>
 80056da:	238b      	movs	r3, #139	; 0x8b
 80056dc:	602b      	str	r3, [r5, #0]
 80056de:	f04f 30ff 	mov.w	r0, #4294967295
 80056e2:	b01d      	add	sp, #116	; 0x74
 80056e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80056e8:	b002      	add	sp, #8
 80056ea:	4770      	bx	lr
 80056ec:	f44f 7302 	mov.w	r3, #520	; 0x208
 80056f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80056f4:	bf14      	ite	ne
 80056f6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80056fa:	4623      	moveq	r3, r4
 80056fc:	9304      	str	r3, [sp, #16]
 80056fe:	9307      	str	r3, [sp, #28]
 8005700:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005704:	9002      	str	r0, [sp, #8]
 8005706:	9006      	str	r0, [sp, #24]
 8005708:	f8ad 3016 	strh.w	r3, [sp, #22]
 800570c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800570e:	ab21      	add	r3, sp, #132	; 0x84
 8005710:	a902      	add	r1, sp, #8
 8005712:	4628      	mov	r0, r5
 8005714:	9301      	str	r3, [sp, #4]
 8005716:	f000 f869 	bl	80057ec <_svfiprintf_r>
 800571a:	1c43      	adds	r3, r0, #1
 800571c:	bfbc      	itt	lt
 800571e:	238b      	movlt	r3, #139	; 0x8b
 8005720:	602b      	strlt	r3, [r5, #0]
 8005722:	2c00      	cmp	r4, #0
 8005724:	d0dd      	beq.n	80056e2 <sniprintf+0x16>
 8005726:	9b02      	ldr	r3, [sp, #8]
 8005728:	2200      	movs	r2, #0
 800572a:	701a      	strb	r2, [r3, #0]
 800572c:	e7d9      	b.n	80056e2 <sniprintf+0x16>
 800572e:	bf00      	nop
 8005730:	20000014 	.word	0x20000014

08005734 <__malloc_lock>:
 8005734:	4770      	bx	lr

08005736 <__malloc_unlock>:
 8005736:	4770      	bx	lr

08005738 <__ssputs_r>:
 8005738:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800573c:	688e      	ldr	r6, [r1, #8]
 800573e:	429e      	cmp	r6, r3
 8005740:	4682      	mov	sl, r0
 8005742:	460c      	mov	r4, r1
 8005744:	4690      	mov	r8, r2
 8005746:	4699      	mov	r9, r3
 8005748:	d837      	bhi.n	80057ba <__ssputs_r+0x82>
 800574a:	898a      	ldrh	r2, [r1, #12]
 800574c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005750:	d031      	beq.n	80057b6 <__ssputs_r+0x7e>
 8005752:	6825      	ldr	r5, [r4, #0]
 8005754:	6909      	ldr	r1, [r1, #16]
 8005756:	1a6f      	subs	r7, r5, r1
 8005758:	6965      	ldr	r5, [r4, #20]
 800575a:	2302      	movs	r3, #2
 800575c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005760:	fb95 f5f3 	sdiv	r5, r5, r3
 8005764:	f109 0301 	add.w	r3, r9, #1
 8005768:	443b      	add	r3, r7
 800576a:	429d      	cmp	r5, r3
 800576c:	bf38      	it	cc
 800576e:	461d      	movcc	r5, r3
 8005770:	0553      	lsls	r3, r2, #21
 8005772:	d530      	bpl.n	80057d6 <__ssputs_r+0x9e>
 8005774:	4629      	mov	r1, r5
 8005776:	f7ff ff3f 	bl	80055f8 <_malloc_r>
 800577a:	4606      	mov	r6, r0
 800577c:	b950      	cbnz	r0, 8005794 <__ssputs_r+0x5c>
 800577e:	230c      	movs	r3, #12
 8005780:	f8ca 3000 	str.w	r3, [sl]
 8005784:	89a3      	ldrh	r3, [r4, #12]
 8005786:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800578a:	81a3      	strh	r3, [r4, #12]
 800578c:	f04f 30ff 	mov.w	r0, #4294967295
 8005790:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005794:	463a      	mov	r2, r7
 8005796:	6921      	ldr	r1, [r4, #16]
 8005798:	f7ff fecc 	bl	8005534 <memcpy>
 800579c:	89a3      	ldrh	r3, [r4, #12]
 800579e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80057a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057a6:	81a3      	strh	r3, [r4, #12]
 80057a8:	6126      	str	r6, [r4, #16]
 80057aa:	6165      	str	r5, [r4, #20]
 80057ac:	443e      	add	r6, r7
 80057ae:	1bed      	subs	r5, r5, r7
 80057b0:	6026      	str	r6, [r4, #0]
 80057b2:	60a5      	str	r5, [r4, #8]
 80057b4:	464e      	mov	r6, r9
 80057b6:	454e      	cmp	r6, r9
 80057b8:	d900      	bls.n	80057bc <__ssputs_r+0x84>
 80057ba:	464e      	mov	r6, r9
 80057bc:	4632      	mov	r2, r6
 80057be:	4641      	mov	r1, r8
 80057c0:	6820      	ldr	r0, [r4, #0]
 80057c2:	f000 fa93 	bl	8005cec <memmove>
 80057c6:	68a3      	ldr	r3, [r4, #8]
 80057c8:	1b9b      	subs	r3, r3, r6
 80057ca:	60a3      	str	r3, [r4, #8]
 80057cc:	6823      	ldr	r3, [r4, #0]
 80057ce:	441e      	add	r6, r3
 80057d0:	6026      	str	r6, [r4, #0]
 80057d2:	2000      	movs	r0, #0
 80057d4:	e7dc      	b.n	8005790 <__ssputs_r+0x58>
 80057d6:	462a      	mov	r2, r5
 80057d8:	f000 faa1 	bl	8005d1e <_realloc_r>
 80057dc:	4606      	mov	r6, r0
 80057de:	2800      	cmp	r0, #0
 80057e0:	d1e2      	bne.n	80057a8 <__ssputs_r+0x70>
 80057e2:	6921      	ldr	r1, [r4, #16]
 80057e4:	4650      	mov	r0, sl
 80057e6:	f7ff feb9 	bl	800555c <_free_r>
 80057ea:	e7c8      	b.n	800577e <__ssputs_r+0x46>

080057ec <_svfiprintf_r>:
 80057ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057f0:	461d      	mov	r5, r3
 80057f2:	898b      	ldrh	r3, [r1, #12]
 80057f4:	061f      	lsls	r7, r3, #24
 80057f6:	b09d      	sub	sp, #116	; 0x74
 80057f8:	4680      	mov	r8, r0
 80057fa:	460c      	mov	r4, r1
 80057fc:	4616      	mov	r6, r2
 80057fe:	d50f      	bpl.n	8005820 <_svfiprintf_r+0x34>
 8005800:	690b      	ldr	r3, [r1, #16]
 8005802:	b96b      	cbnz	r3, 8005820 <_svfiprintf_r+0x34>
 8005804:	2140      	movs	r1, #64	; 0x40
 8005806:	f7ff fef7 	bl	80055f8 <_malloc_r>
 800580a:	6020      	str	r0, [r4, #0]
 800580c:	6120      	str	r0, [r4, #16]
 800580e:	b928      	cbnz	r0, 800581c <_svfiprintf_r+0x30>
 8005810:	230c      	movs	r3, #12
 8005812:	f8c8 3000 	str.w	r3, [r8]
 8005816:	f04f 30ff 	mov.w	r0, #4294967295
 800581a:	e0c8      	b.n	80059ae <_svfiprintf_r+0x1c2>
 800581c:	2340      	movs	r3, #64	; 0x40
 800581e:	6163      	str	r3, [r4, #20]
 8005820:	2300      	movs	r3, #0
 8005822:	9309      	str	r3, [sp, #36]	; 0x24
 8005824:	2320      	movs	r3, #32
 8005826:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800582a:	2330      	movs	r3, #48	; 0x30
 800582c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005830:	9503      	str	r5, [sp, #12]
 8005832:	f04f 0b01 	mov.w	fp, #1
 8005836:	4637      	mov	r7, r6
 8005838:	463d      	mov	r5, r7
 800583a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800583e:	b10b      	cbz	r3, 8005844 <_svfiprintf_r+0x58>
 8005840:	2b25      	cmp	r3, #37	; 0x25
 8005842:	d13e      	bne.n	80058c2 <_svfiprintf_r+0xd6>
 8005844:	ebb7 0a06 	subs.w	sl, r7, r6
 8005848:	d00b      	beq.n	8005862 <_svfiprintf_r+0x76>
 800584a:	4653      	mov	r3, sl
 800584c:	4632      	mov	r2, r6
 800584e:	4621      	mov	r1, r4
 8005850:	4640      	mov	r0, r8
 8005852:	f7ff ff71 	bl	8005738 <__ssputs_r>
 8005856:	3001      	adds	r0, #1
 8005858:	f000 80a4 	beq.w	80059a4 <_svfiprintf_r+0x1b8>
 800585c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800585e:	4453      	add	r3, sl
 8005860:	9309      	str	r3, [sp, #36]	; 0x24
 8005862:	783b      	ldrb	r3, [r7, #0]
 8005864:	2b00      	cmp	r3, #0
 8005866:	f000 809d 	beq.w	80059a4 <_svfiprintf_r+0x1b8>
 800586a:	2300      	movs	r3, #0
 800586c:	f04f 32ff 	mov.w	r2, #4294967295
 8005870:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005874:	9304      	str	r3, [sp, #16]
 8005876:	9307      	str	r3, [sp, #28]
 8005878:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800587c:	931a      	str	r3, [sp, #104]	; 0x68
 800587e:	462f      	mov	r7, r5
 8005880:	2205      	movs	r2, #5
 8005882:	f817 1b01 	ldrb.w	r1, [r7], #1
 8005886:	4850      	ldr	r0, [pc, #320]	; (80059c8 <_svfiprintf_r+0x1dc>)
 8005888:	f7fa fcaa 	bl	80001e0 <memchr>
 800588c:	9b04      	ldr	r3, [sp, #16]
 800588e:	b9d0      	cbnz	r0, 80058c6 <_svfiprintf_r+0xda>
 8005890:	06d9      	lsls	r1, r3, #27
 8005892:	bf44      	itt	mi
 8005894:	2220      	movmi	r2, #32
 8005896:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800589a:	071a      	lsls	r2, r3, #28
 800589c:	bf44      	itt	mi
 800589e:	222b      	movmi	r2, #43	; 0x2b
 80058a0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80058a4:	782a      	ldrb	r2, [r5, #0]
 80058a6:	2a2a      	cmp	r2, #42	; 0x2a
 80058a8:	d015      	beq.n	80058d6 <_svfiprintf_r+0xea>
 80058aa:	9a07      	ldr	r2, [sp, #28]
 80058ac:	462f      	mov	r7, r5
 80058ae:	2000      	movs	r0, #0
 80058b0:	250a      	movs	r5, #10
 80058b2:	4639      	mov	r1, r7
 80058b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80058b8:	3b30      	subs	r3, #48	; 0x30
 80058ba:	2b09      	cmp	r3, #9
 80058bc:	d94d      	bls.n	800595a <_svfiprintf_r+0x16e>
 80058be:	b1b8      	cbz	r0, 80058f0 <_svfiprintf_r+0x104>
 80058c0:	e00f      	b.n	80058e2 <_svfiprintf_r+0xf6>
 80058c2:	462f      	mov	r7, r5
 80058c4:	e7b8      	b.n	8005838 <_svfiprintf_r+0x4c>
 80058c6:	4a40      	ldr	r2, [pc, #256]	; (80059c8 <_svfiprintf_r+0x1dc>)
 80058c8:	1a80      	subs	r0, r0, r2
 80058ca:	fa0b f000 	lsl.w	r0, fp, r0
 80058ce:	4318      	orrs	r0, r3
 80058d0:	9004      	str	r0, [sp, #16]
 80058d2:	463d      	mov	r5, r7
 80058d4:	e7d3      	b.n	800587e <_svfiprintf_r+0x92>
 80058d6:	9a03      	ldr	r2, [sp, #12]
 80058d8:	1d11      	adds	r1, r2, #4
 80058da:	6812      	ldr	r2, [r2, #0]
 80058dc:	9103      	str	r1, [sp, #12]
 80058de:	2a00      	cmp	r2, #0
 80058e0:	db01      	blt.n	80058e6 <_svfiprintf_r+0xfa>
 80058e2:	9207      	str	r2, [sp, #28]
 80058e4:	e004      	b.n	80058f0 <_svfiprintf_r+0x104>
 80058e6:	4252      	negs	r2, r2
 80058e8:	f043 0302 	orr.w	r3, r3, #2
 80058ec:	9207      	str	r2, [sp, #28]
 80058ee:	9304      	str	r3, [sp, #16]
 80058f0:	783b      	ldrb	r3, [r7, #0]
 80058f2:	2b2e      	cmp	r3, #46	; 0x2e
 80058f4:	d10c      	bne.n	8005910 <_svfiprintf_r+0x124>
 80058f6:	787b      	ldrb	r3, [r7, #1]
 80058f8:	2b2a      	cmp	r3, #42	; 0x2a
 80058fa:	d133      	bne.n	8005964 <_svfiprintf_r+0x178>
 80058fc:	9b03      	ldr	r3, [sp, #12]
 80058fe:	1d1a      	adds	r2, r3, #4
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	9203      	str	r2, [sp, #12]
 8005904:	2b00      	cmp	r3, #0
 8005906:	bfb8      	it	lt
 8005908:	f04f 33ff 	movlt.w	r3, #4294967295
 800590c:	3702      	adds	r7, #2
 800590e:	9305      	str	r3, [sp, #20]
 8005910:	4d2e      	ldr	r5, [pc, #184]	; (80059cc <_svfiprintf_r+0x1e0>)
 8005912:	7839      	ldrb	r1, [r7, #0]
 8005914:	2203      	movs	r2, #3
 8005916:	4628      	mov	r0, r5
 8005918:	f7fa fc62 	bl	80001e0 <memchr>
 800591c:	b138      	cbz	r0, 800592e <_svfiprintf_r+0x142>
 800591e:	2340      	movs	r3, #64	; 0x40
 8005920:	1b40      	subs	r0, r0, r5
 8005922:	fa03 f000 	lsl.w	r0, r3, r0
 8005926:	9b04      	ldr	r3, [sp, #16]
 8005928:	4303      	orrs	r3, r0
 800592a:	3701      	adds	r7, #1
 800592c:	9304      	str	r3, [sp, #16]
 800592e:	7839      	ldrb	r1, [r7, #0]
 8005930:	4827      	ldr	r0, [pc, #156]	; (80059d0 <_svfiprintf_r+0x1e4>)
 8005932:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005936:	2206      	movs	r2, #6
 8005938:	1c7e      	adds	r6, r7, #1
 800593a:	f7fa fc51 	bl	80001e0 <memchr>
 800593e:	2800      	cmp	r0, #0
 8005940:	d038      	beq.n	80059b4 <_svfiprintf_r+0x1c8>
 8005942:	4b24      	ldr	r3, [pc, #144]	; (80059d4 <_svfiprintf_r+0x1e8>)
 8005944:	bb13      	cbnz	r3, 800598c <_svfiprintf_r+0x1a0>
 8005946:	9b03      	ldr	r3, [sp, #12]
 8005948:	3307      	adds	r3, #7
 800594a:	f023 0307 	bic.w	r3, r3, #7
 800594e:	3308      	adds	r3, #8
 8005950:	9303      	str	r3, [sp, #12]
 8005952:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005954:	444b      	add	r3, r9
 8005956:	9309      	str	r3, [sp, #36]	; 0x24
 8005958:	e76d      	b.n	8005836 <_svfiprintf_r+0x4a>
 800595a:	fb05 3202 	mla	r2, r5, r2, r3
 800595e:	2001      	movs	r0, #1
 8005960:	460f      	mov	r7, r1
 8005962:	e7a6      	b.n	80058b2 <_svfiprintf_r+0xc6>
 8005964:	2300      	movs	r3, #0
 8005966:	3701      	adds	r7, #1
 8005968:	9305      	str	r3, [sp, #20]
 800596a:	4619      	mov	r1, r3
 800596c:	250a      	movs	r5, #10
 800596e:	4638      	mov	r0, r7
 8005970:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005974:	3a30      	subs	r2, #48	; 0x30
 8005976:	2a09      	cmp	r2, #9
 8005978:	d903      	bls.n	8005982 <_svfiprintf_r+0x196>
 800597a:	2b00      	cmp	r3, #0
 800597c:	d0c8      	beq.n	8005910 <_svfiprintf_r+0x124>
 800597e:	9105      	str	r1, [sp, #20]
 8005980:	e7c6      	b.n	8005910 <_svfiprintf_r+0x124>
 8005982:	fb05 2101 	mla	r1, r5, r1, r2
 8005986:	2301      	movs	r3, #1
 8005988:	4607      	mov	r7, r0
 800598a:	e7f0      	b.n	800596e <_svfiprintf_r+0x182>
 800598c:	ab03      	add	r3, sp, #12
 800598e:	9300      	str	r3, [sp, #0]
 8005990:	4622      	mov	r2, r4
 8005992:	4b11      	ldr	r3, [pc, #68]	; (80059d8 <_svfiprintf_r+0x1ec>)
 8005994:	a904      	add	r1, sp, #16
 8005996:	4640      	mov	r0, r8
 8005998:	f3af 8000 	nop.w
 800599c:	f1b0 3fff 	cmp.w	r0, #4294967295
 80059a0:	4681      	mov	r9, r0
 80059a2:	d1d6      	bne.n	8005952 <_svfiprintf_r+0x166>
 80059a4:	89a3      	ldrh	r3, [r4, #12]
 80059a6:	065b      	lsls	r3, r3, #25
 80059a8:	f53f af35 	bmi.w	8005816 <_svfiprintf_r+0x2a>
 80059ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80059ae:	b01d      	add	sp, #116	; 0x74
 80059b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059b4:	ab03      	add	r3, sp, #12
 80059b6:	9300      	str	r3, [sp, #0]
 80059b8:	4622      	mov	r2, r4
 80059ba:	4b07      	ldr	r3, [pc, #28]	; (80059d8 <_svfiprintf_r+0x1ec>)
 80059bc:	a904      	add	r1, sp, #16
 80059be:	4640      	mov	r0, r8
 80059c0:	f000 f882 	bl	8005ac8 <_printf_i>
 80059c4:	e7ea      	b.n	800599c <_svfiprintf_r+0x1b0>
 80059c6:	bf00      	nop
 80059c8:	0800c4bc 	.word	0x0800c4bc
 80059cc:	0800c4c2 	.word	0x0800c4c2
 80059d0:	0800c4c6 	.word	0x0800c4c6
 80059d4:	00000000 	.word	0x00000000
 80059d8:	08005739 	.word	0x08005739

080059dc <_printf_common>:
 80059dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059e0:	4691      	mov	r9, r2
 80059e2:	461f      	mov	r7, r3
 80059e4:	688a      	ldr	r2, [r1, #8]
 80059e6:	690b      	ldr	r3, [r1, #16]
 80059e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80059ec:	4293      	cmp	r3, r2
 80059ee:	bfb8      	it	lt
 80059f0:	4613      	movlt	r3, r2
 80059f2:	f8c9 3000 	str.w	r3, [r9]
 80059f6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80059fa:	4606      	mov	r6, r0
 80059fc:	460c      	mov	r4, r1
 80059fe:	b112      	cbz	r2, 8005a06 <_printf_common+0x2a>
 8005a00:	3301      	adds	r3, #1
 8005a02:	f8c9 3000 	str.w	r3, [r9]
 8005a06:	6823      	ldr	r3, [r4, #0]
 8005a08:	0699      	lsls	r1, r3, #26
 8005a0a:	bf42      	ittt	mi
 8005a0c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005a10:	3302      	addmi	r3, #2
 8005a12:	f8c9 3000 	strmi.w	r3, [r9]
 8005a16:	6825      	ldr	r5, [r4, #0]
 8005a18:	f015 0506 	ands.w	r5, r5, #6
 8005a1c:	d107      	bne.n	8005a2e <_printf_common+0x52>
 8005a1e:	f104 0a19 	add.w	sl, r4, #25
 8005a22:	68e3      	ldr	r3, [r4, #12]
 8005a24:	f8d9 2000 	ldr.w	r2, [r9]
 8005a28:	1a9b      	subs	r3, r3, r2
 8005a2a:	42ab      	cmp	r3, r5
 8005a2c:	dc28      	bgt.n	8005a80 <_printf_common+0xa4>
 8005a2e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005a32:	6822      	ldr	r2, [r4, #0]
 8005a34:	3300      	adds	r3, #0
 8005a36:	bf18      	it	ne
 8005a38:	2301      	movne	r3, #1
 8005a3a:	0692      	lsls	r2, r2, #26
 8005a3c:	d42d      	bmi.n	8005a9a <_printf_common+0xbe>
 8005a3e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a42:	4639      	mov	r1, r7
 8005a44:	4630      	mov	r0, r6
 8005a46:	47c0      	blx	r8
 8005a48:	3001      	adds	r0, #1
 8005a4a:	d020      	beq.n	8005a8e <_printf_common+0xb2>
 8005a4c:	6823      	ldr	r3, [r4, #0]
 8005a4e:	68e5      	ldr	r5, [r4, #12]
 8005a50:	f8d9 2000 	ldr.w	r2, [r9]
 8005a54:	f003 0306 	and.w	r3, r3, #6
 8005a58:	2b04      	cmp	r3, #4
 8005a5a:	bf08      	it	eq
 8005a5c:	1aad      	subeq	r5, r5, r2
 8005a5e:	68a3      	ldr	r3, [r4, #8]
 8005a60:	6922      	ldr	r2, [r4, #16]
 8005a62:	bf0c      	ite	eq
 8005a64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a68:	2500      	movne	r5, #0
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	bfc4      	itt	gt
 8005a6e:	1a9b      	subgt	r3, r3, r2
 8005a70:	18ed      	addgt	r5, r5, r3
 8005a72:	f04f 0900 	mov.w	r9, #0
 8005a76:	341a      	adds	r4, #26
 8005a78:	454d      	cmp	r5, r9
 8005a7a:	d11a      	bne.n	8005ab2 <_printf_common+0xd6>
 8005a7c:	2000      	movs	r0, #0
 8005a7e:	e008      	b.n	8005a92 <_printf_common+0xb6>
 8005a80:	2301      	movs	r3, #1
 8005a82:	4652      	mov	r2, sl
 8005a84:	4639      	mov	r1, r7
 8005a86:	4630      	mov	r0, r6
 8005a88:	47c0      	blx	r8
 8005a8a:	3001      	adds	r0, #1
 8005a8c:	d103      	bne.n	8005a96 <_printf_common+0xba>
 8005a8e:	f04f 30ff 	mov.w	r0, #4294967295
 8005a92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a96:	3501      	adds	r5, #1
 8005a98:	e7c3      	b.n	8005a22 <_printf_common+0x46>
 8005a9a:	18e1      	adds	r1, r4, r3
 8005a9c:	1c5a      	adds	r2, r3, #1
 8005a9e:	2030      	movs	r0, #48	; 0x30
 8005aa0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005aa4:	4422      	add	r2, r4
 8005aa6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005aaa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005aae:	3302      	adds	r3, #2
 8005ab0:	e7c5      	b.n	8005a3e <_printf_common+0x62>
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	4622      	mov	r2, r4
 8005ab6:	4639      	mov	r1, r7
 8005ab8:	4630      	mov	r0, r6
 8005aba:	47c0      	blx	r8
 8005abc:	3001      	adds	r0, #1
 8005abe:	d0e6      	beq.n	8005a8e <_printf_common+0xb2>
 8005ac0:	f109 0901 	add.w	r9, r9, #1
 8005ac4:	e7d8      	b.n	8005a78 <_printf_common+0x9c>
	...

08005ac8 <_printf_i>:
 8005ac8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005acc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005ad0:	460c      	mov	r4, r1
 8005ad2:	7e09      	ldrb	r1, [r1, #24]
 8005ad4:	b085      	sub	sp, #20
 8005ad6:	296e      	cmp	r1, #110	; 0x6e
 8005ad8:	4617      	mov	r7, r2
 8005ada:	4606      	mov	r6, r0
 8005adc:	4698      	mov	r8, r3
 8005ade:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005ae0:	f000 80b3 	beq.w	8005c4a <_printf_i+0x182>
 8005ae4:	d822      	bhi.n	8005b2c <_printf_i+0x64>
 8005ae6:	2963      	cmp	r1, #99	; 0x63
 8005ae8:	d036      	beq.n	8005b58 <_printf_i+0x90>
 8005aea:	d80a      	bhi.n	8005b02 <_printf_i+0x3a>
 8005aec:	2900      	cmp	r1, #0
 8005aee:	f000 80b9 	beq.w	8005c64 <_printf_i+0x19c>
 8005af2:	2958      	cmp	r1, #88	; 0x58
 8005af4:	f000 8083 	beq.w	8005bfe <_printf_i+0x136>
 8005af8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005afc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005b00:	e032      	b.n	8005b68 <_printf_i+0xa0>
 8005b02:	2964      	cmp	r1, #100	; 0x64
 8005b04:	d001      	beq.n	8005b0a <_printf_i+0x42>
 8005b06:	2969      	cmp	r1, #105	; 0x69
 8005b08:	d1f6      	bne.n	8005af8 <_printf_i+0x30>
 8005b0a:	6820      	ldr	r0, [r4, #0]
 8005b0c:	6813      	ldr	r3, [r2, #0]
 8005b0e:	0605      	lsls	r5, r0, #24
 8005b10:	f103 0104 	add.w	r1, r3, #4
 8005b14:	d52a      	bpl.n	8005b6c <_printf_i+0xa4>
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	6011      	str	r1, [r2, #0]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	da03      	bge.n	8005b26 <_printf_i+0x5e>
 8005b1e:	222d      	movs	r2, #45	; 0x2d
 8005b20:	425b      	negs	r3, r3
 8005b22:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005b26:	486f      	ldr	r0, [pc, #444]	; (8005ce4 <_printf_i+0x21c>)
 8005b28:	220a      	movs	r2, #10
 8005b2a:	e039      	b.n	8005ba0 <_printf_i+0xd8>
 8005b2c:	2973      	cmp	r1, #115	; 0x73
 8005b2e:	f000 809d 	beq.w	8005c6c <_printf_i+0x1a4>
 8005b32:	d808      	bhi.n	8005b46 <_printf_i+0x7e>
 8005b34:	296f      	cmp	r1, #111	; 0x6f
 8005b36:	d020      	beq.n	8005b7a <_printf_i+0xb2>
 8005b38:	2970      	cmp	r1, #112	; 0x70
 8005b3a:	d1dd      	bne.n	8005af8 <_printf_i+0x30>
 8005b3c:	6823      	ldr	r3, [r4, #0]
 8005b3e:	f043 0320 	orr.w	r3, r3, #32
 8005b42:	6023      	str	r3, [r4, #0]
 8005b44:	e003      	b.n	8005b4e <_printf_i+0x86>
 8005b46:	2975      	cmp	r1, #117	; 0x75
 8005b48:	d017      	beq.n	8005b7a <_printf_i+0xb2>
 8005b4a:	2978      	cmp	r1, #120	; 0x78
 8005b4c:	d1d4      	bne.n	8005af8 <_printf_i+0x30>
 8005b4e:	2378      	movs	r3, #120	; 0x78
 8005b50:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005b54:	4864      	ldr	r0, [pc, #400]	; (8005ce8 <_printf_i+0x220>)
 8005b56:	e055      	b.n	8005c04 <_printf_i+0x13c>
 8005b58:	6813      	ldr	r3, [r2, #0]
 8005b5a:	1d19      	adds	r1, r3, #4
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	6011      	str	r1, [r2, #0]
 8005b60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005b68:	2301      	movs	r3, #1
 8005b6a:	e08c      	b.n	8005c86 <_printf_i+0x1be>
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	6011      	str	r1, [r2, #0]
 8005b70:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005b74:	bf18      	it	ne
 8005b76:	b21b      	sxthne	r3, r3
 8005b78:	e7cf      	b.n	8005b1a <_printf_i+0x52>
 8005b7a:	6813      	ldr	r3, [r2, #0]
 8005b7c:	6825      	ldr	r5, [r4, #0]
 8005b7e:	1d18      	adds	r0, r3, #4
 8005b80:	6010      	str	r0, [r2, #0]
 8005b82:	0628      	lsls	r0, r5, #24
 8005b84:	d501      	bpl.n	8005b8a <_printf_i+0xc2>
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	e002      	b.n	8005b90 <_printf_i+0xc8>
 8005b8a:	0668      	lsls	r0, r5, #25
 8005b8c:	d5fb      	bpl.n	8005b86 <_printf_i+0xbe>
 8005b8e:	881b      	ldrh	r3, [r3, #0]
 8005b90:	4854      	ldr	r0, [pc, #336]	; (8005ce4 <_printf_i+0x21c>)
 8005b92:	296f      	cmp	r1, #111	; 0x6f
 8005b94:	bf14      	ite	ne
 8005b96:	220a      	movne	r2, #10
 8005b98:	2208      	moveq	r2, #8
 8005b9a:	2100      	movs	r1, #0
 8005b9c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005ba0:	6865      	ldr	r5, [r4, #4]
 8005ba2:	60a5      	str	r5, [r4, #8]
 8005ba4:	2d00      	cmp	r5, #0
 8005ba6:	f2c0 8095 	blt.w	8005cd4 <_printf_i+0x20c>
 8005baa:	6821      	ldr	r1, [r4, #0]
 8005bac:	f021 0104 	bic.w	r1, r1, #4
 8005bb0:	6021      	str	r1, [r4, #0]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d13d      	bne.n	8005c32 <_printf_i+0x16a>
 8005bb6:	2d00      	cmp	r5, #0
 8005bb8:	f040 808e 	bne.w	8005cd8 <_printf_i+0x210>
 8005bbc:	4665      	mov	r5, ip
 8005bbe:	2a08      	cmp	r2, #8
 8005bc0:	d10b      	bne.n	8005bda <_printf_i+0x112>
 8005bc2:	6823      	ldr	r3, [r4, #0]
 8005bc4:	07db      	lsls	r3, r3, #31
 8005bc6:	d508      	bpl.n	8005bda <_printf_i+0x112>
 8005bc8:	6923      	ldr	r3, [r4, #16]
 8005bca:	6862      	ldr	r2, [r4, #4]
 8005bcc:	429a      	cmp	r2, r3
 8005bce:	bfde      	ittt	le
 8005bd0:	2330      	movle	r3, #48	; 0x30
 8005bd2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005bd6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005bda:	ebac 0305 	sub.w	r3, ip, r5
 8005bde:	6123      	str	r3, [r4, #16]
 8005be0:	f8cd 8000 	str.w	r8, [sp]
 8005be4:	463b      	mov	r3, r7
 8005be6:	aa03      	add	r2, sp, #12
 8005be8:	4621      	mov	r1, r4
 8005bea:	4630      	mov	r0, r6
 8005bec:	f7ff fef6 	bl	80059dc <_printf_common>
 8005bf0:	3001      	adds	r0, #1
 8005bf2:	d14d      	bne.n	8005c90 <_printf_i+0x1c8>
 8005bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8005bf8:	b005      	add	sp, #20
 8005bfa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005bfe:	4839      	ldr	r0, [pc, #228]	; (8005ce4 <_printf_i+0x21c>)
 8005c00:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005c04:	6813      	ldr	r3, [r2, #0]
 8005c06:	6821      	ldr	r1, [r4, #0]
 8005c08:	1d1d      	adds	r5, r3, #4
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	6015      	str	r5, [r2, #0]
 8005c0e:	060a      	lsls	r2, r1, #24
 8005c10:	d50b      	bpl.n	8005c2a <_printf_i+0x162>
 8005c12:	07ca      	lsls	r2, r1, #31
 8005c14:	bf44      	itt	mi
 8005c16:	f041 0120 	orrmi.w	r1, r1, #32
 8005c1a:	6021      	strmi	r1, [r4, #0]
 8005c1c:	b91b      	cbnz	r3, 8005c26 <_printf_i+0x15e>
 8005c1e:	6822      	ldr	r2, [r4, #0]
 8005c20:	f022 0220 	bic.w	r2, r2, #32
 8005c24:	6022      	str	r2, [r4, #0]
 8005c26:	2210      	movs	r2, #16
 8005c28:	e7b7      	b.n	8005b9a <_printf_i+0xd2>
 8005c2a:	064d      	lsls	r5, r1, #25
 8005c2c:	bf48      	it	mi
 8005c2e:	b29b      	uxthmi	r3, r3
 8005c30:	e7ef      	b.n	8005c12 <_printf_i+0x14a>
 8005c32:	4665      	mov	r5, ip
 8005c34:	fbb3 f1f2 	udiv	r1, r3, r2
 8005c38:	fb02 3311 	mls	r3, r2, r1, r3
 8005c3c:	5cc3      	ldrb	r3, [r0, r3]
 8005c3e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005c42:	460b      	mov	r3, r1
 8005c44:	2900      	cmp	r1, #0
 8005c46:	d1f5      	bne.n	8005c34 <_printf_i+0x16c>
 8005c48:	e7b9      	b.n	8005bbe <_printf_i+0xf6>
 8005c4a:	6813      	ldr	r3, [r2, #0]
 8005c4c:	6825      	ldr	r5, [r4, #0]
 8005c4e:	6961      	ldr	r1, [r4, #20]
 8005c50:	1d18      	adds	r0, r3, #4
 8005c52:	6010      	str	r0, [r2, #0]
 8005c54:	0628      	lsls	r0, r5, #24
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	d501      	bpl.n	8005c5e <_printf_i+0x196>
 8005c5a:	6019      	str	r1, [r3, #0]
 8005c5c:	e002      	b.n	8005c64 <_printf_i+0x19c>
 8005c5e:	066a      	lsls	r2, r5, #25
 8005c60:	d5fb      	bpl.n	8005c5a <_printf_i+0x192>
 8005c62:	8019      	strh	r1, [r3, #0]
 8005c64:	2300      	movs	r3, #0
 8005c66:	6123      	str	r3, [r4, #16]
 8005c68:	4665      	mov	r5, ip
 8005c6a:	e7b9      	b.n	8005be0 <_printf_i+0x118>
 8005c6c:	6813      	ldr	r3, [r2, #0]
 8005c6e:	1d19      	adds	r1, r3, #4
 8005c70:	6011      	str	r1, [r2, #0]
 8005c72:	681d      	ldr	r5, [r3, #0]
 8005c74:	6862      	ldr	r2, [r4, #4]
 8005c76:	2100      	movs	r1, #0
 8005c78:	4628      	mov	r0, r5
 8005c7a:	f7fa fab1 	bl	80001e0 <memchr>
 8005c7e:	b108      	cbz	r0, 8005c84 <_printf_i+0x1bc>
 8005c80:	1b40      	subs	r0, r0, r5
 8005c82:	6060      	str	r0, [r4, #4]
 8005c84:	6863      	ldr	r3, [r4, #4]
 8005c86:	6123      	str	r3, [r4, #16]
 8005c88:	2300      	movs	r3, #0
 8005c8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c8e:	e7a7      	b.n	8005be0 <_printf_i+0x118>
 8005c90:	6923      	ldr	r3, [r4, #16]
 8005c92:	462a      	mov	r2, r5
 8005c94:	4639      	mov	r1, r7
 8005c96:	4630      	mov	r0, r6
 8005c98:	47c0      	blx	r8
 8005c9a:	3001      	adds	r0, #1
 8005c9c:	d0aa      	beq.n	8005bf4 <_printf_i+0x12c>
 8005c9e:	6823      	ldr	r3, [r4, #0]
 8005ca0:	079b      	lsls	r3, r3, #30
 8005ca2:	d413      	bmi.n	8005ccc <_printf_i+0x204>
 8005ca4:	68e0      	ldr	r0, [r4, #12]
 8005ca6:	9b03      	ldr	r3, [sp, #12]
 8005ca8:	4298      	cmp	r0, r3
 8005caa:	bfb8      	it	lt
 8005cac:	4618      	movlt	r0, r3
 8005cae:	e7a3      	b.n	8005bf8 <_printf_i+0x130>
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	464a      	mov	r2, r9
 8005cb4:	4639      	mov	r1, r7
 8005cb6:	4630      	mov	r0, r6
 8005cb8:	47c0      	blx	r8
 8005cba:	3001      	adds	r0, #1
 8005cbc:	d09a      	beq.n	8005bf4 <_printf_i+0x12c>
 8005cbe:	3501      	adds	r5, #1
 8005cc0:	68e3      	ldr	r3, [r4, #12]
 8005cc2:	9a03      	ldr	r2, [sp, #12]
 8005cc4:	1a9b      	subs	r3, r3, r2
 8005cc6:	42ab      	cmp	r3, r5
 8005cc8:	dcf2      	bgt.n	8005cb0 <_printf_i+0x1e8>
 8005cca:	e7eb      	b.n	8005ca4 <_printf_i+0x1dc>
 8005ccc:	2500      	movs	r5, #0
 8005cce:	f104 0919 	add.w	r9, r4, #25
 8005cd2:	e7f5      	b.n	8005cc0 <_printf_i+0x1f8>
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d1ac      	bne.n	8005c32 <_printf_i+0x16a>
 8005cd8:	7803      	ldrb	r3, [r0, #0]
 8005cda:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005cde:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005ce2:	e76c      	b.n	8005bbe <_printf_i+0xf6>
 8005ce4:	0800c4cd 	.word	0x0800c4cd
 8005ce8:	0800c4de 	.word	0x0800c4de

08005cec <memmove>:
 8005cec:	4288      	cmp	r0, r1
 8005cee:	b510      	push	{r4, lr}
 8005cf0:	eb01 0302 	add.w	r3, r1, r2
 8005cf4:	d807      	bhi.n	8005d06 <memmove+0x1a>
 8005cf6:	1e42      	subs	r2, r0, #1
 8005cf8:	4299      	cmp	r1, r3
 8005cfa:	d00a      	beq.n	8005d12 <memmove+0x26>
 8005cfc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d00:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005d04:	e7f8      	b.n	8005cf8 <memmove+0xc>
 8005d06:	4283      	cmp	r3, r0
 8005d08:	d9f5      	bls.n	8005cf6 <memmove+0xa>
 8005d0a:	1881      	adds	r1, r0, r2
 8005d0c:	1ad2      	subs	r2, r2, r3
 8005d0e:	42d3      	cmn	r3, r2
 8005d10:	d100      	bne.n	8005d14 <memmove+0x28>
 8005d12:	bd10      	pop	{r4, pc}
 8005d14:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005d18:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005d1c:	e7f7      	b.n	8005d0e <memmove+0x22>

08005d1e <_realloc_r>:
 8005d1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d20:	4607      	mov	r7, r0
 8005d22:	4614      	mov	r4, r2
 8005d24:	460e      	mov	r6, r1
 8005d26:	b921      	cbnz	r1, 8005d32 <_realloc_r+0x14>
 8005d28:	4611      	mov	r1, r2
 8005d2a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005d2e:	f7ff bc63 	b.w	80055f8 <_malloc_r>
 8005d32:	b922      	cbnz	r2, 8005d3e <_realloc_r+0x20>
 8005d34:	f7ff fc12 	bl	800555c <_free_r>
 8005d38:	4625      	mov	r5, r4
 8005d3a:	4628      	mov	r0, r5
 8005d3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d3e:	f000 f814 	bl	8005d6a <_malloc_usable_size_r>
 8005d42:	42a0      	cmp	r0, r4
 8005d44:	d20f      	bcs.n	8005d66 <_realloc_r+0x48>
 8005d46:	4621      	mov	r1, r4
 8005d48:	4638      	mov	r0, r7
 8005d4a:	f7ff fc55 	bl	80055f8 <_malloc_r>
 8005d4e:	4605      	mov	r5, r0
 8005d50:	2800      	cmp	r0, #0
 8005d52:	d0f2      	beq.n	8005d3a <_realloc_r+0x1c>
 8005d54:	4631      	mov	r1, r6
 8005d56:	4622      	mov	r2, r4
 8005d58:	f7ff fbec 	bl	8005534 <memcpy>
 8005d5c:	4631      	mov	r1, r6
 8005d5e:	4638      	mov	r0, r7
 8005d60:	f7ff fbfc 	bl	800555c <_free_r>
 8005d64:	e7e9      	b.n	8005d3a <_realloc_r+0x1c>
 8005d66:	4635      	mov	r5, r6
 8005d68:	e7e7      	b.n	8005d3a <_realloc_r+0x1c>

08005d6a <_malloc_usable_size_r>:
 8005d6a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d6e:	1f18      	subs	r0, r3, #4
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	bfbc      	itt	lt
 8005d74:	580b      	ldrlt	r3, [r1, r0]
 8005d76:	18c0      	addlt	r0, r0, r3
 8005d78:	4770      	bx	lr
	...

08005d7c <_init>:
 8005d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d7e:	bf00      	nop
 8005d80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d82:	bc08      	pop	{r3}
 8005d84:	469e      	mov	lr, r3
 8005d86:	4770      	bx	lr

08005d88 <_fini>:
 8005d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d8a:	bf00      	nop
 8005d8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d8e:	bc08      	pop	{r3}
 8005d90:	469e      	mov	lr, r3
 8005d92:	4770      	bx	lr
