#ifndef MASM_ISA_X86_64_H
#define MASM_ISA_X86_64_H

#include "compiler/masm/operand.h"
#include "compiler/masm/ir.h"

struct Masm;

// x86_64 registers
typedef enum MasmX86Reg
{
    MASM_X86_RAX,
    MASM_X86_RCX,
    MASM_X86_RDX,
    MASM_X86_RBX,
    MASM_X86_RSP,
    MASM_X86_RBP,
    MASM_X86_RSI,
    MASM_X86_RDI,
    MASM_X86_R8,
    MASM_X86_R9,
    MASM_X86_R10,
    MASM_X86_R11,
    MASM_X86_R12,
    MASM_X86_R13,
    MASM_X86_R14,
    MASM_X86_R15,
    MASM_X86_REG_COUNT
} MasmX86Reg;

// x86_64-specific opcodes
// these are target-specific and distinguished from IR opcodes by MasmOpcodeKind
typedef enum MasmX86Opcode
{
    MASM_OP_X86_SYSCALL = 0,

    // data movement
    MASM_OP_X86_MOV_RR,
    MASM_OP_X86_MOV_RM,
    MASM_OP_X86_MOV_MR,
    MASM_OP_X86_MOV_RI,
    MASM_OP_X86_MOV_MI,
    MASM_OP_X86_MOVSX_RR,
    MASM_OP_X86_MOVSX_RM,
    MASM_OP_X86_MOVZX_RR,
    MASM_OP_X86_MOVZX_RM,
    MASM_OP_X86_MOVSXD,  // 32-to-64-bit sign extension
    MASM_OP_X86_LEA,

    // arithmetic
    MASM_OP_X86_ADD_RR, MASM_OP_X86_ADD_RM, MASM_OP_X86_ADD_MR, MASM_OP_X86_ADD_RI, MASM_OP_X86_ADD_MI,
    MASM_OP_X86_SUB_RR, MASM_OP_X86_SUB_RM, MASM_OP_X86_SUB_MR, MASM_OP_X86_SUB_RI, MASM_OP_X86_SUB_MI,
    MASM_OP_X86_AND_RR, MASM_OP_X86_AND_RM, MASM_OP_X86_AND_MR, MASM_OP_X86_AND_RI, MASM_OP_X86_AND_MI,
    MASM_OP_X86_OR_RR,  MASM_OP_X86_OR_RM,  MASM_OP_X86_OR_MR,  MASM_OP_X86_OR_RI,  MASM_OP_X86_OR_MI,
    MASM_OP_X86_XOR_RR, MASM_OP_X86_XOR_RM, MASM_OP_X86_XOR_MR, MASM_OP_X86_XOR_RI, MASM_OP_X86_XOR_MI,
    MASM_OP_X86_IMUL_RR, MASM_OP_X86_IMUL_RM, MASM_OP_X86_IMUL_RRI, MASM_OP_X86_IMUL_RMI,
    MASM_OP_X86_DIV, MASM_OP_X86_IDIV,
    MASM_OP_X86_NEG_R, MASM_OP_X86_NEG_M,
    MASM_OP_X86_NOT_R, MASM_OP_X86_NOT_M,

    // shifts
    MASM_OP_X86_SHL_RI, MASM_OP_X86_SHL_RC,
    MASM_OP_X86_SHR_RI, MASM_OP_X86_SHR_RC,
    MASM_OP_X86_SAR_RI, MASM_OP_X86_SAR_RC,

    // comparison
    MASM_OP_X86_CMP_RR, MASM_OP_X86_CMP_RM, MASM_OP_X86_CMP_MR, MASM_OP_X86_CMP_RI, MASM_OP_X86_CMP_MI,
    MASM_OP_X86_TEST_RR, MASM_OP_X86_TEST_RM, MASM_OP_X86_TEST_MR, MASM_OP_X86_TEST_RI, MASM_OP_X86_TEST_MI,

    // setcc
    MASM_OP_X86_SETE, MASM_OP_X86_SETNE,
    MASM_OP_X86_SETL, MASM_OP_X86_SETG,
    MASM_OP_X86_SETLE, MASM_OP_X86_SETGE,
    MASM_OP_X86_SETB, MASM_OP_X86_SETA,
    MASM_OP_X86_SETBE, MASM_OP_X86_SETAE,

    // stack
    MASM_OP_X86_PUSH_R, MASM_OP_X86_PUSH_M, MASM_OP_X86_PUSH_I,
    MASM_OP_X86_POP_R,  MASM_OP_X86_POP_M,

    // control flow
    MASM_OP_X86_JMP_REL, MASM_OP_X86_JMP_RM,
    MASM_OP_X86_JE, MASM_OP_X86_JNE,
    MASM_OP_X86_JL, MASM_OP_X86_JG,
    MASM_OP_X86_JLE, MASM_OP_X86_JGE,
    MASM_OP_X86_CALL_REL, MASM_OP_X86_CALL_RM,
    MASM_OP_X86_RET,

    // sse data movement
    MASM_OP_X86_MOVQ,
    MASM_OP_X86_UCOMISD,

    // sse arithmetic
    MASM_OP_X86_ADDSD,
    MASM_OP_X86_SUBSD,
    MASM_OP_X86_MULSD,
    MASM_OP_X86_DIVSD,

    // sse conversions
    MASM_OP_X86_CVTSI2SD,
    MASM_OP_X86_CVTSI2SS,
    MASM_OP_X86_CVTTSD2SI,
    MASM_OP_X86_CVTTSS2SI,
    MASM_OP_X86_CVTSD2SS,
    MASM_OP_X86_CVTSS2SD,

    // sign extension
    MASM_OP_X86_CBW,
    MASM_OP_X86_CWD,
    MASM_OP_X86_CDQ,
    MASM_OP_X86_CQO,
} MasmX86Opcode;

// x86 instruction builder macros (convenience wrappers)
#define masm_x86_inst_0(op)                 masm_inst_target_0(MASM_OPCODE_X86, (op))
#define masm_x86_inst_1(op, a)              masm_inst_target_1(MASM_OPCODE_X86, (op), (a))
#define masm_x86_inst_2(op, a, b)           masm_inst_target_2(MASM_OPCODE_X86, (op), (a), (b))
#define masm_x86_inst_3(op, a, b, c)        masm_inst_target_3(MASM_OPCODE_X86, (op), (a), (b), (c))
#define masm_x86_inst_4(op, a, b, c, d)     masm_inst_target_4(MASM_OPCODE_X86, (op), (a), (b), (c), (d))

// register helper
MasmOperand masm_x86_reg(MasmX86Reg reg, uint8_t size);

// encode instruction to bytes, returns byte count
int masm_x86_encode(MasmInstruction inst, uint8_t *buffer, size_t size);

// run instruction selection on masm module
void masm_x86_isel(struct Masm *masm);

#endif
