Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Jun 18 14:48:24 2024
| Host         : mortega-Precision-M4800 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation
| Design       : system_top
| Device       : 7z010-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.715        0.000                      0                29364        0.053        0.000                      0                29257        1.100        0.000                       0                 13424  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
PROG_CLK_0                        {0.000 7.500}        15.000          66.667          
PROG_CLK_1                        {0.000 7.500}        15.000          66.667          
clk_25mhz                         {0.000 20.000}       40.000          25.000          
  clk_out1_MarsZX2_clk_wiz_1_0    {0.000 5.000}        10.000          100.000         
  clk_out2_MarsZX2_clk_wiz_1_0    {0.000 2.500}        5.000           200.000         
  clkfbout_MarsZX2_clk_wiz_1_0    {0.000 20.000}       40.000          25.000          
clk_fpga_0                        {0.000 2.934}        5.869           170.387         
dac_sclko                         {0.000 20.000}       40.000          25.000          
i_system/clk_wiz_0/inst/clk_in1   {0.000 2.500}        5.000           200.000         
  clk_out1_MarsZX2_clk_wiz_0_0_1  {0.000 18.786}       37.572          26.615          
  clk_out2_MarsZX2_clk_wiz_0_0_1  {0.000 3.757}        7.514           133.077         
  clkfbout_MarsZX2_clk_wiz_0_0_1  {0.000 32.500}       65.000          15.385          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_25mhz                                                                                                                                                                          15.000        0.000                       0                     1  
  clk_out1_MarsZX2_clk_wiz_1_0          0.715        0.000                      0                23737        0.053        0.000                      0                23737        3.870        0.000                       0                 10651  
  clk_out2_MarsZX2_clk_wiz_1_0                                                                                                                                                      3.408        0.000                       0                     2  
  clkfbout_MarsZX2_clk_wiz_1_0                                                                                                                                                     38.408        0.000                       0                     3  
dac_sclko                               3.372        0.000                      0                  144        0.164        0.000                      0                  144       19.146        0.000                       0                   145  
i_system/clk_wiz_0/inst/clk_in1                                                                                                                                                     1.100        0.000                       0                     1  
  clk_out1_MarsZX2_clk_wiz_0_0_1       25.154        0.000                      0                 4709        0.100        0.000                      0                 4709       17.932        0.000                       0                  2608  
  clk_out2_MarsZX2_clk_wiz_0_0_1                                                                                                                                                    5.922        0.000                       0                    10  
  clkfbout_MarsZX2_clk_wiz_0_0_1                                                                                                                                                   35.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dac_sclko                       clk_out1_MarsZX2_clk_wiz_1_0          2.737        0.000                      0                  128        2.269        0.000                      0                  128  
clk_out1_MarsZX2_clk_wiz_0_0_1  clk_out1_MarsZX2_clk_wiz_1_0         36.188        0.000                      0                   44                                                                        
clk_out1_MarsZX2_clk_wiz_1_0    clk_out1_MarsZX2_clk_wiz_0_0_1        8.725        0.000                      0                   63                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_out1_MarsZX2_clk_wiz_1_0  clk_out1_MarsZX2_clk_wiz_1_0        2.817        0.000                      0                  539        0.641        0.000                      0                  539  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz
  To Clock:  clk_25mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25mhz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_25mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y1  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y1  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y1  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y1  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MarsZX2_clk_wiz_1_0
  To Clock:  clk_out1_MarsZX2_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 i_system/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[16][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@10.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 1.127ns (12.743%)  route 7.717ns (87.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.902ns = ( 9.098 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.494    -0.326    i_system/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.127     0.801 r  i_system/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=64, routed)          7.717     8.517    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s00_axi_wdata[0]
    SLICE_X9Y92          FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    10.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897     6.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344     7.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.247     9.098    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y92          FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[16][0]/C
                         clock pessimism              0.328     9.426    
                         clock uncertainty           -0.119     9.307    
    SLICE_X9Y92          FDRE (Setup_fdre_C_D)       -0.075     9.232    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[16][0]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 i_system/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[22][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@10.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.821ns  (logic 1.127ns (12.776%)  route 7.694ns (87.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.494    -0.326    i_system/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[11])
                                                      1.127     0.801 r  i_system/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[11]
                         net (fo=62, routed)          7.694     8.495    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s00_axi_wdata[11]
    SLICE_X5Y97          FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[22][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    10.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897     6.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344     7.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.287     9.138    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y97          FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[22][11]/C
                         clock pessimism              0.328     9.466    
                         clock uncertainty           -0.119     9.347    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)       -0.047     9.300    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[22][11]
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 i_system/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[19][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@10.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 1.127ns (12.894%)  route 7.613ns (87.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.904ns = ( 9.096 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.494    -0.326    i_system/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.127     0.801 r  i_system/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=64, routed)          7.613     8.414    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s00_axi_wdata[0]
    SLICE_X11Y91         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    10.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897     6.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344     7.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.245     9.096    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y91         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[19][0]/C
                         clock pessimism              0.328     9.424    
                         clock uncertainty           -0.119     9.305    
    SLICE_X11Y91         FDRE (Setup_fdre_C_D)       -0.075     9.230    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[19][0]
  -------------------------------------------------------------------
                         required time                          9.230    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 i_system/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[16][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@10.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 1.127ns (12.778%)  route 7.693ns (87.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.494    -0.326    i_system/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[11])
                                                      1.127     0.801 r  i_system/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[11]
                         net (fo=62, routed)          7.693     8.493    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s00_axi_wdata[11]
    SLICE_X4Y96          FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[16][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    10.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897     6.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344     7.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.287     9.138    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y96          FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[16][11]/C
                         clock pessimism              0.328     9.466    
                         clock uncertainty           -0.119     9.347    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)       -0.027     9.320    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[16][11]
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 i_system/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[26][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@10.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.774ns  (logic 1.127ns (12.844%)  route 7.647ns (87.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.903ns = ( 9.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.494    -0.326    i_system/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[11])
                                                      1.127     0.801 r  i_system/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[11]
                         net (fo=62, routed)          7.647     8.448    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s00_axi_wdata[11]
    SLICE_X10Y96         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[26][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    10.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897     6.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344     7.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.246     9.097    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y96         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[26][11]/C
                         clock pessimism              0.328     9.425    
                         clock uncertainty           -0.119     9.306    
    SLICE_X10Y96         FDRE (Setup_fdre_C_D)       -0.027     9.279    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[26][11]
  -------------------------------------------------------------------
                         required time                          9.279    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 i_system/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[18][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@10.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 1.127ns (12.769%)  route 7.699ns (87.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.494    -0.326    i_system/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[11])
                                                      1.127     0.801 r  i_system/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[11]
                         net (fo=62, routed)          7.699     8.500    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s00_axi_wdata[11]
    SLICE_X4Y95          FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[18][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    10.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897     6.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344     7.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.287     9.138    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y95          FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[18][11]/C
                         clock pessimism              0.328     9.466    
                         clock uncertainty           -0.119     9.347    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)       -0.015     9.332    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[18][11]
  -------------------------------------------------------------------
                         required time                          9.332    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 i_system/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[19][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@10.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.800ns  (logic 1.127ns (12.807%)  route 7.673ns (87.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.494    -0.326    i_system/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[13])
                                                      1.127     0.801 r  i_system/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[13]
                         net (fo=62, routed)          7.673     8.473    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s00_axi_wdata[13]
    SLICE_X5Y95          FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[19][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    10.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897     6.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344     7.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.287     9.138    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y95          FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[19][13]/C
                         clock pessimism              0.328     9.466    
                         clock uncertainty           -0.119     9.347    
    SLICE_X5Y95          FDRE (Setup_fdre_C_D)       -0.039     9.308    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[19][13]
  -------------------------------------------------------------------
                         required time                          9.308    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 i_system/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[21][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@10.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.821ns  (logic 1.127ns (12.776%)  route 7.694ns (87.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.494    -0.326    i_system/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[11])
                                                      1.127     0.801 r  i_system/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[11]
                         net (fo=62, routed)          7.694     8.495    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s00_axi_wdata[11]
    SLICE_X4Y97          FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[21][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    10.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897     6.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344     7.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.287     9.138    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y97          FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[21][11]/C
                         clock pessimism              0.328     9.466    
                         clock uncertainty           -0.119     9.347    
    SLICE_X4Y97          FDRE (Setup_fdre_C_D)       -0.015     9.332    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[21][11]
  -------------------------------------------------------------------
                         required time                          9.332    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 i_system/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[17][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@10.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.710ns  (logic 1.127ns (12.938%)  route 7.583ns (87.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.903ns = ( 9.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.494    -0.326    i_system/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[11])
                                                      1.127     0.801 r  i_system/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[11]
                         net (fo=62, routed)          7.583     8.384    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s00_axi_wdata[11]
    SLICE_X6Y96          FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[17][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    10.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897     6.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344     7.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.246     9.097    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y96          FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[17][11]/C
                         clock pessimism              0.328     9.425    
                         clock uncertainty           -0.119     9.306    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)       -0.029     9.277    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[17][11]
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 i_system/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[19][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@10.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.713ns  (logic 1.127ns (12.935%)  route 7.586ns (87.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.494    -0.326    i_system/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[11])
                                                      1.127     0.801 r  i_system/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[11]
                         net (fo=62, routed)          7.586     8.387    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s00_axi_wdata[11]
    SLICE_X5Y95          FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[19][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    10.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897     6.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344     7.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.287     9.138    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y95          FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[19][11]/C
                         clock pessimism              0.328     9.466    
                         clock uncertainty           -0.119     9.347    
    SLICE_X5Y95          FDRE (Setup_fdre_C_D)       -0.059     9.288    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/s_regw_reg[19][11]
  -------------------------------------------------------------------
                         required time                          9.288    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                  0.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.554    -0.541    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X25Y30         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/Q
                         net (fo=1, routed)           0.108    -0.291    i_system/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X24Y30         SRLC32E                                      r  i_system/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.820    -0.777    i_system/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X24Y30         SRLC32E                                      r  i_system/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism              0.249    -0.528    
    SLICE_X24Y30         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.345    i_system/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i_system/lld_load_0/U0/lld_load_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/axi_interconnect_1/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.558    -0.537    i_system/lld_load_0/U0/lld_load_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y58         FDRE                                         r  i_system/lld_load_0/U0/lld_load_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  i_system/lld_load_0/U0/lld_load_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           0.111    -0.284    i_system/axi_interconnect_1/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X30Y57         SRLC32E                                      r  i_system/axi_interconnect_1/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.827    -0.770    i_system/axi_interconnect_1/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y57         SRLC32E                                      r  i_system/axi_interconnect_1/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism              0.250    -0.521    
    SLICE_X30Y57         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.338    i_system/axi_interconnect_1/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i_system/axi_interconnect_1/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/axi_interconnect_1/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.573    -0.522    i_system/axi_interconnect_1/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y82          FDRE                                         r  i_system/axi_interconnect_1/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  i_system/axi_interconnect_1/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.272    i_system/axi_interconnect_1/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X0Y81          SRL16E                                       r  i_system/axi_interconnect_1/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.839    -0.758    i_system/axi_interconnect_1/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y81          SRL16E                                       r  i_system/axi_interconnect_1/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism              0.250    -0.509    
    SLICE_X0Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.326    i_system/axi_interconnect_1/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_system/SysId_0/U0/SysId_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.562    -0.533    i_system/SysId_0/U0/SysId_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y37         FDRE                                         r  i_system/SysId_0/U0/SysId_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  i_system/SysId_0/U0/SysId_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.115    -0.277    i_system/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X16Y39         SRLC32E                                      r  i_system/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.831    -0.766    i_system/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y39         SRLC32E                                      r  i_system/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism              0.250    -0.516    
    SLICE_X16Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.333    i_system/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_system/SysId_0/U0/SysId_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.564    -0.531    i_system/SysId_0/U0/SysId_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y42         FDRE                                         r  i_system/SysId_0/U0/SysId_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  i_system/SysId_0/U0/SysId_v1_0_S00_AXI_inst/axi_rdata_reg[20]/Q
                         net (fo=1, routed)           0.055    -0.334    i_system/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X16Y42         SRLC32E                                      r  i_system/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.832    -0.765    i_system/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y42         SRLC32E                                      r  i_system/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism              0.247    -0.518    
    SLICE_X16Y42         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.401    i_system/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_system/csm_sim_0/U0/csm_sim_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/axi_interconnect_1/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.552    -0.543    i_system/csm_sim_0/U0/csm_sim_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y65         FDRE                                         r  i_system/csm_sim_0/U0/csm_sim_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  i_system/csm_sim_0/U0/csm_sim_v1_0_S00_AXI_inst/axi_rdata_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.346    i_system/axi_interconnect_1/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X24Y65         SRLC32E                                      r  i_system/axi_interconnect_1/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.819    -0.778    i_system/axi_interconnect_1/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X24Y65         SRLC32E                                      r  i_system/axi_interconnect_1/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism              0.249    -0.530    
    SLICE_X24Y65         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.413    i_system/axi_interconnect_1/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.023%)  route 0.165ns (53.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.565    -0.530    i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X26Y3          FDRE                                         r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/Q
                         net (fo=6, routed)           0.165    -0.223    i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[5]
    RAMB36_X1Y0          RAMB36E1                                     r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.872    -0.725    i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y0          RAMB36E1                                     r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.250    -0.475    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.292    i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 i_system/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.552    -0.543    i_system/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X8Y71          FDRE                                         r  i_system/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  i_system/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.270    i_system/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X8Y70          SRL16E                                       r  i_system/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.820    -0.777    i_system/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X8Y70          SRL16E                                       r  i_system/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism              0.250    -0.528    
    SLICE_X8Y70          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.345    i_system/axi_interconnect_1/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 i_system/axi_interconnect_1/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/skid_buffer_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.987%)  route 0.228ns (64.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.563    -0.532    i_system/axi_interconnect_1/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X13Y52         FDRE                                         r  i_system/axi_interconnect_1/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  i_system/axi_interconnect_1/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[36]/Q
                         net (fo=2, routed)           0.228    -0.176    i_system/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_axi_rid[1]
    SLICE_X10Y49         FDRE                                         r  i_system/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/skid_buffer_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.837    -0.760    i_system/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/aclk
    SLICE_X10Y49         FDRE                                         r  i_system/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/skid_buffer_reg[36]/C
                         clock pessimism              0.503    -0.257    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.005    -0.252    i_system/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/skid_buffer_reg[36]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 i_system/hwclock_0/U0/hwclock_v1_0_S00_AXI_inst/s_hwclk_latched_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/hwclock_0/U0/hwclock_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.303ns (66.184%)  route 0.155ns (33.816%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.560    -0.535    i_system/hwclock_0/U0/hwclock_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y50         FDRE                                         r  i_system/hwclock_0/U0/hwclock_v1_0_S00_AXI_inst/s_hwclk_latched_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  i_system/hwclock_0/U0/hwclock_v1_0_S00_AXI_inst/s_hwclk_latched_reg[54]/Q
                         net (fo=1, routed)           0.155    -0.216    i_system/hwclock_0/U0/hwclock_v1_0_S00_AXI_inst/data1[22]
    SLICE_X27Y49         LUT5 (Prop_lut5_I2_O)        0.045    -0.171 r  i_system/hwclock_0/U0/hwclock_v1_0_S00_AXI_inst/axi_rdata[22]_i_4/O
                         net (fo=1, routed)           0.000    -0.171    i_system/hwclock_0/U0/hwclock_v1_0_S00_AXI_inst/axi_rdata[22]_i_4_n_0
    SLICE_X27Y49         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.100 r  i_system/hwclock_0/U0/hwclock_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_2/O
                         net (fo=1, routed)           0.000    -0.100    i_system/hwclock_0/U0/hwclock_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_2_n_0
    SLICE_X27Y49         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.077 r  i_system/hwclock_0/U0/hwclock_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.077    i_system/hwclock_0/U0/hwclock_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X27Y49         FDRE                                         r  i_system/hwclock_0/U0/hwclock_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.834    -0.763    i_system/hwclock_0/U0/hwclock_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y49         FDRE                                         r  i_system/hwclock_0/U0/hwclock_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.503    -0.260    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.105    -0.155    i_system/hwclock_0/U0/hwclock_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MarsZX2_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X0Y2      i_system/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X0Y2      i_system/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y0      i_system/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y0      i_system/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y0      i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   i_system/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X14Y37     i_system/SysId_0/U0/SysId_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X12Y37     i_system/SysId_0/U0/SysId_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y27     i_system/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y1       i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y1       i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y1       i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y1       i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X8Y30      i_system/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X8Y30      i_system/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X8Y30      i_system/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X8Y30      i_system/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X10Y80     i_system/axi_interconnect_1/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X10Y80     i_system/axi_interconnect_1/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y1       i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y1       i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y1       i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y1       i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X16Y81     i_system/axi_interconnect_1/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X16Y81     i_system/axi_interconnect_1/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X16Y81     i_system/axi_interconnect_1/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X16Y81     i_system/axi_interconnect_1/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         5.000       4.146      SLICE_X12Y27     i_system/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         5.000       4.146      SLICE_X12Y27     i_system/axi_interconnect_1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MarsZX2_clk_wiz_1_0
  To Clock:  clk_out2_MarsZX2_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_MarsZX2_clk_wiz_1_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y18   i_system/clk_wiz_1/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MarsZX2_clk_wiz_1_0
  To Clock:  clkfbout_MarsZX2_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MarsZX2_clk_wiz_1_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         40.000      38.408     BUFGCTRL_X0Y17   i_system/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_sclko
  To Clock:  dac_sclko

Setup :            0  Failing Endpoints,  Worst Slack        3.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.372ns  (required time - arrival time)
  Source:                 J3_12
                            (input port clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7][3]_srl4/D
                            (falling edge-triggered cell SRL16E clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dac_sclko
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dac_sclko fall@20.000ns - dac_sclko rise@0.000ns)
  Data Path Delay:        16.812ns  (logic 1.464ns (8.706%)  route 15.349ns (91.294%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 24.083 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    V12                                               0.000     4.000 r  J3_12 (INOUT)
                         net (fo=0)                   0.000     4.000    J3_12
    V12                  IBUF (Prop_ibuf_I_O)         1.464     5.464 r  J3_12_IBUF_inst/O
                         net (fo=2, routed)          15.349    20.812    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SDO[7]
    SLICE_X30Y77         SRL16E                                       r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         1.404    21.404 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           1.370    22.774    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    22.851 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.232    24.083    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7][4]_0
    SLICE_X30Y77         SRL16E                                       r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7][3]_srl4/CLK  (IS_INVERTED)
                         clock pessimism              0.000    24.083    
                         clock uncertainty           -0.035    24.047    
    SLICE_X30Y77         SRL16E (Setup_srl16e_CLK_D)
                                                      0.137    24.184    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7][3]_srl4
  -------------------------------------------------------------------
                         required time                         24.184    
                         arrival time                         -20.812    
  -------------------------------------------------------------------
                         slack                                  3.372    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 J3_10
                            (input port clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[5][3]_srl4/D
                            (falling edge-triggered cell SRL16E clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dac_sclko
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dac_sclko fall@20.000ns - dac_sclko rise@0.000ns)
  Data Path Delay:        16.689ns  (logic 1.439ns (8.625%)  route 15.249ns (91.375%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.147ns = ( 24.147 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    T14                                               0.000     4.000 r  J3_10 (INOUT)
                         net (fo=0)                   0.000     4.000    J3_10
    T14                  IBUF (Prop_ibuf_I_O)         1.439     5.439 r  J3_10_IBUF_inst/O
                         net (fo=2, routed)          15.249    20.689    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SDO[5]
    SLICE_X38Y78         SRL16E                                       r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[5][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         1.404    21.404 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           1.370    22.774    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    22.851 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.296    24.147    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7][4]_0
    SLICE_X38Y78         SRL16E                                       r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[5][3]_srl4/CLK  (IS_INVERTED)
                         clock pessimism              0.000    24.147    
                         clock uncertainty           -0.035    24.111    
    SLICE_X38Y78         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.021    24.090    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[5][3]_srl4
  -------------------------------------------------------------------
                         required time                         24.090    
                         arrival time                         -20.689    
  -------------------------------------------------------------------
                         slack                                  3.402    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 J3_12
                            (input port clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[7][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dac_sclko
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dac_sclko rise@40.000ns - dac_sclko fall@20.000ns)
  Data Path Delay:        16.466ns  (logic 1.464ns (8.889%)  route 15.003ns (91.111%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 44.150 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
                         input delay                  4.000    24.000    
    V12                                               0.000    24.000 r  J3_12 (INOUT)
                         net (fo=0)                   0.000    24.000    J3_12
    V12                  IBUF (Prop_ibuf_I_O)         1.464    25.464 r  J3_12_IBUF_inst/O
                         net (fo=2, routed)          15.003    40.466    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SDO[7]
    SLICE_X38Y80         SRL16E                                       r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[7][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_sclko rise edge)
                                                     40.000    40.000 r  
    W13                                               0.000    40.000 r  J3_13 (INOUT)
                         net (fo=0)                   0.000    40.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  J3_13_IBUF_inst/O
                         net (fo=1, routed)           1.370    42.774    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    42.851 r  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.299    44.150    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X38Y80         SRL16E                                       r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[7][3]_srl4/CLK
                         clock pessimism              0.000    44.150    
                         clock uncertainty           -0.035    44.114    
    SLICE_X38Y80         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.025    44.089    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[7][3]_srl4
  -------------------------------------------------------------------
                         required time                         44.089    
                         arrival time                         -40.466    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 J3_10
                            (input port clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[5][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dac_sclko
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dac_sclko rise@40.000ns - dac_sclko fall@20.000ns)
  Data Path Delay:        16.371ns  (logic 1.439ns (8.793%)  route 14.931ns (91.207%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 44.150 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
                         input delay                  4.000    24.000    
    T14                                               0.000    24.000 r  J3_10 (INOUT)
                         net (fo=0)                   0.000    24.000    J3_10
    T14                  IBUF (Prop_ibuf_I_O)         1.439    25.439 r  J3_10_IBUF_inst/O
                         net (fo=2, routed)          14.931    40.371    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SDO[5]
    SLICE_X38Y80         SRL16E                                       r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[5][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_sclko rise edge)
                                                     40.000    40.000 r  
    W13                                               0.000    40.000 r  J3_13 (INOUT)
                         net (fo=0)                   0.000    40.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  J3_13_IBUF_inst/O
                         net (fo=1, routed)           1.370    42.774    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    42.851 r  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.299    44.150    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X38Y80         SRL16E                                       r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[5][3]_srl4/CLK
                         clock pessimism              0.000    44.150    
                         clock uncertainty           -0.035    44.114    
    SLICE_X38Y80         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.037    44.077    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[5][3]_srl4
  -------------------------------------------------------------------
                         required time                         44.077    
                         arrival time                         -40.371    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 J3_6
                            (input port clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[1][3]_srl4/D
                            (falling edge-triggered cell SRL16E clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dac_sclko
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dac_sclko fall@20.000ns - dac_sclko rise@0.000ns)
  Data Path Delay:        16.094ns  (logic 1.382ns (8.585%)  route 14.712ns (91.415%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.147ns = ( 24.147 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    P15                                               0.000     4.000 r  J3_6 (INOUT)
                         net (fo=0)                   0.000     4.000    J3_6
    P15                  IBUF (Prop_ibuf_I_O)         1.382     5.382 r  J3_6_IBUF_inst/O
                         net (fo=2, routed)          14.712    20.094    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SDO[1]
    SLICE_X38Y78         SRL16E                                       r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[1][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         1.404    21.404 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           1.370    22.774    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    22.851 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.296    24.147    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7][4]_0
    SLICE_X38Y78         SRL16E                                       r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[1][3]_srl4/CLK  (IS_INVERTED)
                         clock pessimism              0.000    24.147    
                         clock uncertainty           -0.035    24.111    
    SLICE_X38Y78         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.033    24.078    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[1][3]_srl4
  -------------------------------------------------------------------
                         required time                         24.078    
                         arrival time                         -20.094    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 J3_5
                            (input port clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[0][3]_srl4/D
                            (falling edge-triggered cell SRL16E clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dac_sclko
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dac_sclko fall@20.000ns - dac_sclko rise@0.000ns)
  Data Path Delay:        15.878ns  (logic 1.410ns (8.878%)  route 14.469ns (91.122%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.090ns = ( 24.090 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    U20                                               0.000     4.000 r  J3_5 (INOUT)
                         net (fo=0)                   0.000     4.000    J3_5
    U20                  IBUF (Prop_ibuf_I_O)         1.410     5.410 r  J3_5_IBUF_inst/O
                         net (fo=2, routed)          14.469    19.878    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SDO[0]
    SLICE_X32Y64         SRL16E                                       r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[0][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         1.404    21.404 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           1.370    22.774    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    22.851 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.239    24.090    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7][4]_0
    SLICE_X32Y64         SRL16E                                       r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[0][3]_srl4/CLK  (IS_INVERTED)
                         clock pessimism              0.000    24.090    
                         clock uncertainty           -0.035    24.054    
    SLICE_X32Y64         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.033    24.021    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[0][3]_srl4
  -------------------------------------------------------------------
                         required time                         24.021    
                         arrival time                         -19.878    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.158ns  (required time - arrival time)
  Source:                 J3_11
                            (input port clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[6][3]_srl4/D
                            (falling edge-triggered cell SRL16E clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dac_sclko
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dac_sclko fall@20.000ns - dac_sclko rise@0.000ns)
  Data Path Delay:        15.858ns  (logic 1.442ns (9.096%)  route 14.415ns (90.904%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 24.083 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    T15                                               0.000     4.000 r  J3_11 (INOUT)
                         net (fo=0)                   0.000     4.000    J3_11
    T15                  IBUF (Prop_ibuf_I_O)         1.442     5.442 r  J3_11_IBUF_inst/O
                         net (fo=2, routed)          14.415    19.858    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SDO[6]
    SLICE_X30Y77         SRL16E                                       r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[6][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         1.404    21.404 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           1.370    22.774    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    22.851 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.232    24.083    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7][4]_0
    SLICE_X30Y77         SRL16E                                       r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[6][3]_srl4/CLK  (IS_INVERTED)
                         clock pessimism              0.000    24.083    
                         clock uncertainty           -0.035    24.047    
    SLICE_X30Y77         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.032    24.015    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[6][3]_srl4
  -------------------------------------------------------------------
                         required time                         24.015    
                         arrival time                         -19.858    
  -------------------------------------------------------------------
                         slack                                  4.158    

Slack (MET) :             4.181ns  (required time - arrival time)
  Source:                 J3_5
                            (input port clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[0][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dac_sclko
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dac_sclko rise@40.000ns - dac_sclko fall@20.000ns)
  Data Path Delay:        15.837ns  (logic 1.410ns (8.901%)  route 14.427ns (91.099%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.090ns = ( 44.090 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
                         input delay                  4.000    24.000    
    U20                                               0.000    24.000 r  J3_5 (INOUT)
                         net (fo=0)                   0.000    24.000    J3_5
    U20                  IBUF (Prop_ibuf_I_O)         1.410    25.410 r  J3_5_IBUF_inst/O
                         net (fo=2, routed)          14.427    39.837    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SDO[0]
    SLICE_X30Y64         SRL16E                                       r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[0][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_sclko rise edge)
                                                     40.000    40.000 r  
    W13                                               0.000    40.000 r  J3_13 (INOUT)
                         net (fo=0)                   0.000    40.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  J3_13_IBUF_inst/O
                         net (fo=1, routed)           1.370    42.774    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    42.851 r  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.239    44.090    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X30Y64         SRL16E                                       r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[0][3]_srl4/CLK
                         clock pessimism              0.000    44.090    
                         clock uncertainty           -0.035    44.054    
    SLICE_X30Y64         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.037    44.017    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[0][3]_srl4
  -------------------------------------------------------------------
                         required time                         44.017    
                         arrival time                         -39.837    
  -------------------------------------------------------------------
                         slack                                  4.181    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 J3_11
                            (input port clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[6][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dac_sclko
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dac_sclko rise@40.000ns - dac_sclko fall@20.000ns)
  Data Path Delay:        15.598ns  (logic 1.442ns (9.247%)  route 14.155ns (90.753%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 44.083 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
                         input delay                  4.000    24.000    
    T15                                               0.000    24.000 r  J3_11 (INOUT)
                         net (fo=0)                   0.000    24.000    J3_11
    T15                  IBUF (Prop_ibuf_I_O)         1.442    25.442 r  J3_11_IBUF_inst/O
                         net (fo=2, routed)          14.155    39.598    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SDO[6]
    SLICE_X30Y78         SRL16E                                       r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[6][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_sclko rise edge)
                                                     40.000    40.000 r  
    W13                                               0.000    40.000 r  J3_13 (INOUT)
                         net (fo=0)                   0.000    40.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  J3_13_IBUF_inst/O
                         net (fo=1, routed)           1.370    42.774    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    42.851 r  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.232    44.083    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X30Y78         SRL16E                                       r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[6][3]_srl4/CLK
                         clock pessimism              0.000    44.083    
                         clock uncertainty           -0.035    44.047    
    SLICE_X30Y78         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036    44.011    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[6][3]_srl4
  -------------------------------------------------------------------
                         required time                         44.011    
                         arrival time                         -39.598    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 J3_6
                            (input port clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[1][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dac_sclko
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dac_sclko rise@40.000ns - dac_sclko fall@20.000ns)
  Data Path Delay:        15.606ns  (logic 1.382ns (8.854%)  route 14.224ns (91.146%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.148ns = ( 44.148 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
                         input delay                  4.000    24.000    
    P15                                               0.000    24.000 r  J3_6 (INOUT)
                         net (fo=0)                   0.000    24.000    J3_6
    P15                  IBUF (Prop_ibuf_I_O)         1.382    25.382 r  J3_6_IBUF_inst/O
                         net (fo=2, routed)          14.224    39.606    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SDO[1]
    SLICE_X42Y78         SRL16E                                       r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[1][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_sclko rise edge)
                                                     40.000    40.000 r  
    W13                                               0.000    40.000 r  J3_13 (INOUT)
                         net (fo=0)                   0.000    40.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  J3_13_IBUF_inst/O
                         net (fo=1, routed)           1.370    42.774    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    42.851 r  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.297    44.148    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X42Y78         SRL16E                                       r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[1][3]_srl4/CLK
                         clock pessimism              0.000    44.148    
                         clock uncertainty           -0.035    44.112    
    SLICE_X42Y78         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.037    44.075    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[1][3]_srl4
  -------------------------------------------------------------------
                         required time                         44.075    
                         arrival time                         -39.606    
  -------------------------------------------------------------------
                         slack                                  4.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[5][7]/D
                            (rising edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dac_sclko
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_sclko rise@0.000ns - dac_sclko rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko rise edge)
                                                      0.000     0.000 r  
    W13                                               0.000     0.000 r  J3_13 (INOUT)
                         net (fo=0)                   0.000     0.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.787     1.093    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.119 r  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.584     1.703    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X41Y82         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.141     1.844 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[5][6]/Q
                         net (fo=2, routed)           0.108     1.952    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/p_5_out[7]
    SLICE_X41Y83         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_sclko rise edge)
                                                      0.000     0.000 r  
    W13                                               0.000     0.000 r  J3_13 (INOUT)
                         net (fo=0)                   0.000     0.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.908     1.403    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.432 r  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.853     2.285    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X41Y83         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[5][7]/C
                         clock pessimism             -0.567     1.718    
    SLICE_X41Y83         FDRE (Hold_fdre_C_D)         0.070     1.788    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[5][7]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[0][10]/C
                            (falling edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[0][11]/D
                            (falling edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dac_sclko
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_sclko fall@20.000ns - dac_sclko fall@20.000ns)
  Data Path Delay:        0.264ns  (logic 0.146ns (55.242%)  route 0.118ns (44.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 22.281 - 20.000 ) 
    Source Clock Delay      (SCD):    1.699ns = ( 21.699 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.306    20.306 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.787    21.093    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    21.119 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.580    21.699    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X39Y80         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[0][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.146    21.845 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[0][10]/Q
                         net (fo=2, routed)           0.118    21.963    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/p_7_out__1[12]
    SLICE_X39Y81         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.495    20.495 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.908    21.403    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    21.432 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.849    22.281    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X39Y81         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[0][11]/C  (IS_INVERTED)
                         clock pessimism             -0.567    21.714    
    SLICE_X39Y81         FDRE (Hold_fdre_C_D)         0.077    21.791    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[0][11]
  -------------------------------------------------------------------
                         required time                        -21.791    
                         arrival time                          21.963    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dac_sclko
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_sclko rise@0.000ns - dac_sclko rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko rise edge)
                                                      0.000     0.000 r  
    W13                                               0.000     0.000 r  J3_13 (INOUT)
                         net (fo=0)                   0.000     0.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.787     1.093    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.119 r  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.581     1.700    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X41Y79         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.141     1.841 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[1][10]/Q
                         net (fo=2, routed)           0.122     1.963    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/p_6_out__0[13]
    SLICE_X41Y80         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_sclko rise edge)
                                                      0.000     0.000 r  
    W13                                               0.000     0.000 r  J3_13 (INOUT)
                         net (fo=0)                   0.000     0.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.908     1.403    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.432 r  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.850     2.282    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X41Y80         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[1][11]/C
                         clock pessimism             -0.567     1.715    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.070     1.785    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7][9]/C
                            (falling edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7][10]/D
                            (falling edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dac_sclko
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_sclko fall@20.000ns - dac_sclko fall@20.000ns)
  Data Path Delay:        0.257ns  (logic 0.146ns (56.713%)  route 0.111ns (43.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 22.288 - 20.000 ) 
    Source Clock Delay      (SCD):    1.705ns = ( 21.705 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.306    20.306 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.787    21.093    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    21.119 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586    21.705    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X39Y89         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.146    21.851 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7][9]/Q
                         net (fo=2, routed)           0.111    21.962    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7]_0[9]
    SLICE_X39Y89         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.495    20.495 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.908    21.403    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    21.432 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.856    22.288    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X39Y89         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7][10]/C  (IS_INVERTED)
                         clock pessimism             -0.583    21.705    
    SLICE_X39Y89         FDRE (Hold_fdre_C_D)         0.077    21.782    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7][10]
  -------------------------------------------------------------------
                         required time                        -21.782    
                         arrival time                          21.962    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dac_sclko
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_sclko rise@0.000ns - dac_sclko rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.450%)  route 0.123ns (46.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko rise edge)
                                                      0.000     0.000 r  
    W13                                               0.000     0.000 r  J3_13 (INOUT)
                         net (fo=0)                   0.000     0.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.787     1.093    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.119 r  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.557     1.676    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X27Y65         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDRE (Prop_fdre_C_Q)         0.141     1.817 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[0][5]/Q
                         net (fo=2, routed)           0.123     1.940    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/p_7_out__1[3]
    SLICE_X27Y67         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_sclko rise edge)
                                                      0.000     0.000 r  
    W13                                               0.000     0.000 r  J3_13 (INOUT)
                         net (fo=0)                   0.000     0.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.908     1.403    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.432 r  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.822     2.254    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X27Y67         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[0][6]/C
                         clock pessimism             -0.566     1.688    
    SLICE_X27Y67         FDRE (Hold_fdre_C_D)         0.070     1.758    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[5][8]/C
                            (falling edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[5][9]/D
                            (falling edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dac_sclko
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_sclko fall@20.000ns - dac_sclko fall@20.000ns)
  Data Path Delay:        0.276ns  (logic 0.167ns (60.546%)  route 0.109ns (39.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 22.285 - 20.000 ) 
    Source Clock Delay      (SCD):    1.703ns = ( 21.703 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.306    20.306 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.787    21.093    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    21.119 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.584    21.703    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X38Y84         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[5][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.167    21.870 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[5][8]/Q
                         net (fo=2, routed)           0.109    21.979    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[5]_2[8]
    SLICE_X37Y85         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.495    20.495 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.908    21.403    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    21.432 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.853    22.285    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X37Y85         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[5][9]/C  (IS_INVERTED)
                         clock pessimism             -0.567    21.718    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.073    21.791    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[5][9]
  -------------------------------------------------------------------
                         required time                        -21.791    
                         arrival time                          21.979    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dac_sclko
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_sclko rise@0.000ns - dac_sclko rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.088%)  route 0.118ns (41.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko rise edge)
                                                      0.000     0.000 r  
    W13                                               0.000     0.000 r  J3_13 (INOUT)
                         net (fo=0)                   0.000     0.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.787     1.093    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.119 r  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.552     1.671    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X28Y79         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.164     1.835 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[2][8]/Q
                         net (fo=2, routed)           0.118     1.953    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[2]_5[8]
    SLICE_X29Y80         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_sclko rise edge)
                                                      0.000     0.000 r  
    W13                                               0.000     0.000 r  J3_13 (INOUT)
                         net (fo=0)                   0.000     0.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.908     1.403    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.432 r  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.820     2.252    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X29Y80         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[2][9]/C
                         clock pessimism             -0.566     1.686    
    SLICE_X29Y80         FDRE (Hold_fdre_C_D)         0.066     1.752    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[5][10]/C
                            (rising edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[5][11]/D
                            (rising edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dac_sclko
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_sclko rise@0.000ns - dac_sclko rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.081%)  route 0.110ns (43.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko rise edge)
                                                      0.000     0.000 r  
    W13                                               0.000     0.000 r  J3_13 (INOUT)
                         net (fo=0)                   0.000     0.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.787     1.093    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.119 r  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.588     1.707    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X41Y89         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[5][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.141     1.848 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[5][10]/Q
                         net (fo=2, routed)           0.110     1.958    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/p_5_out[11]
    SLICE_X41Y89         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[5][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_sclko rise edge)
                                                      0.000     0.000 r  
    W13                                               0.000     0.000 r  J3_13 (INOUT)
                         net (fo=0)                   0.000     0.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.495     0.495 r  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.908     1.403    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.432 r  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.858     2.290    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X41Y89         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[5][11]/C
                         clock pessimism             -0.583     1.707    
    SLICE_X41Y89         FDRE (Hold_fdre_C_D)         0.047     1.754    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[5][11]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[1][10]/C
                            (falling edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[1][11]/D
                            (falling edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dac_sclko
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_sclko fall@20.000ns - dac_sclko fall@20.000ns)
  Data Path Delay:        0.260ns  (logic 0.146ns (56.103%)  route 0.114ns (43.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns = ( 22.279 - 20.000 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 21.698 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.306    20.306 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.787    21.093    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    21.119 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.579    21.698    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X37Y79         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[1][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.146    21.844 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[1][10]/Q
                         net (fo=2, routed)           0.114    21.958    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/p_6_out__0[12]
    SLICE_X37Y79         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.495    20.495 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.908    21.403    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    21.432 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.847    22.279    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X37Y79         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[1][11]/C  (IS_INVERTED)
                         clock pessimism             -0.581    21.698    
    SLICE_X37Y79         FDRE (Hold_fdre_C_D)         0.054    21.752    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[1][11]
  -------------------------------------------------------------------
                         required time                        -21.752    
                         arrival time                          21.958    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[5][5]/C
                            (falling edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[5][6]/D
                            (falling edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dac_sclko
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_sclko fall@20.000ns - dac_sclko fall@20.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.081%)  route 0.151ns (50.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns = ( 22.280 - 20.000 ) 
    Source Clock Delay      (SCD):    1.699ns = ( 21.699 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.306    20.306 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.787    21.093    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    21.119 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.580    21.699    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X39Y80         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[5][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.146    21.845 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[5][5]/Q
                         net (fo=2, routed)           0.151    21.996    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[5]_2[5]
    SLICE_X39Y80         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.495    20.495 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.908    21.403    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    21.432 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.848    22.280    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X39Y80         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[5][6]/C  (IS_INVERTED)
                         clock pessimism             -0.581    21.699    
    SLICE_X39Y80         FDRE (Hold_fdre_C_D)         0.082    21.781    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[5][6]
  -------------------------------------------------------------------
                         required time                        -21.781    
                         arrival time                          21.996    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_sclko
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { J3_13 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         40.000      38.408     BUFGCTRL_X0Y2  J3_13_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X26Y82   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[3][7]/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X26Y82   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[3][8]/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X38Y84   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[3][9]/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X37Y89   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[4][10]/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X37Y89   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[4][11]/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X30Y77   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[4][4]/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X27Y80   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[4][5]/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X26Y82   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[4][6]/C
Min Period        n/a     FDRE/C      n/a            1.000         40.000      39.000     SLICE_X27Y87   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[4][7]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         20.000      19.146     SLICE_X30Y64   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[0][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         20.000      19.146     SLICE_X42Y78   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[1][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         20.000      19.146     SLICE_X30Y64   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[2][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         20.000      19.146     SLICE_X30Y78   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         20.000      19.146     SLICE_X30Y78   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[4][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         20.000      19.146     SLICE_X38Y80   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[5][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         20.000      19.146     SLICE_X30Y78   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[6][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         20.000      19.146     SLICE_X38Y80   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[7][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         20.000      19.146     SLICE_X30Y64   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[0][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         20.000      19.146     SLICE_X30Y64   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[2][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         20.000      19.146     SLICE_X30Y77   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[4][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         20.000      19.146     SLICE_X38Y78   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[5][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         20.000      19.146     SLICE_X30Y77   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[6][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         20.000      19.146     SLICE_X30Y77   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         20.000      19.146     SLICE_X32Y64   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[0][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         20.000      19.146     SLICE_X38Y78   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[1][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         20.000      19.146     SLICE_X32Y64   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[2][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         20.000      19.146     SLICE_X30Y77   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         20.000      19.146     SLICE_X30Y77   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[4][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         20.000      19.146     SLICE_X30Y77   i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[6][3]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  i_system/clk_wiz_0/inst/clk_in1
  To Clock:  i_system/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MarsZX2_clk_wiz_0_0_1
  To Clock:  clk_out1_MarsZX2_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.932ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.154ns  (required time - arrival time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.572ns  (clk_out1_MarsZX2_clk_wiz_0_0_1 rise@37.572ns - clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.389ns  (logic 0.538ns (4.724%)  route 10.851ns (95.276%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 38.817 - 37.572 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.443     1.443    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.009    -1.566 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -0.083    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        1.394     1.396    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X24Y28         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.433     1.829 f  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=64, routed)          2.147     3.976    i_system/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X43Y17         LUT1 (Prop_lut1_I0_O)        0.105     4.081 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1030, routed)        8.704    12.785    i_system/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X34Y24         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                     37.572    37.572 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.572 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.279    38.851    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.698    36.153 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.497    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.574 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        1.243    38.817    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X34Y24         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0]/C
                         clock pessimism              0.096    38.913    
                         clock uncertainty           -0.551    38.362    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.423    37.939    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0]
  -------------------------------------------------------------------
                         required time                         37.939    
                         arrival time                         -12.785    
  -------------------------------------------------------------------
                         slack                                 25.154    

Slack (MET) :             25.154ns  (required time - arrival time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.572ns  (clk_out1_MarsZX2_clk_wiz_0_0_1 rise@37.572ns - clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.389ns  (logic 0.538ns (4.724%)  route 10.851ns (95.276%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 38.817 - 37.572 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.443     1.443    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.009    -1.566 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -0.083    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        1.394     1.396    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X24Y28         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.433     1.829 f  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=64, routed)          2.147     3.976    i_system/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X43Y17         LUT1 (Prop_lut1_I0_O)        0.105     4.081 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1030, routed)        8.704    12.785    i_system/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X34Y24         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                     37.572    37.572 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.572 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.279    38.851    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.698    36.153 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.497    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.574 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        1.243    38.817    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X34Y24         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][16]/C
                         clock pessimism              0.096    38.913    
                         clock uncertainty           -0.551    38.362    
    SLICE_X34Y24         FDRE (Setup_fdre_C_R)       -0.423    37.939    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][16]
  -------------------------------------------------------------------
                         required time                         37.939    
                         arrival time                         -12.785    
  -------------------------------------------------------------------
                         slack                                 25.154    

Slack (MET) :             25.441ns  (required time - arrival time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.572ns  (clk_out1_MarsZX2_clk_wiz_0_0_1 rise@37.572ns - clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.103ns  (logic 0.538ns (4.846%)  route 10.565ns (95.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 38.818 - 37.572 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.443     1.443    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.009    -1.566 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -0.083    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        1.394     1.396    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X24Y28         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.433     1.829 f  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=64, routed)          2.147     3.976    i_system/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X43Y17         LUT1 (Prop_lut1_I0_O)        0.105     4.081 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1030, routed)        8.418    12.499    i_system/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X34Y23         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                     37.572    37.572 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.572 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.279    38.851    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.698    36.153 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.497    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.574 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        1.244    38.818    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X34Y23         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][19]/C
                         clock pessimism              0.096    38.914    
                         clock uncertainty           -0.551    38.363    
    SLICE_X34Y23         FDRE (Setup_fdre_C_R)       -0.423    37.940    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][19]
  -------------------------------------------------------------------
                         required time                         37.940    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                 25.441    

Slack (MET) :             25.441ns  (required time - arrival time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.572ns  (clk_out1_MarsZX2_clk_wiz_0_0_1 rise@37.572ns - clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.103ns  (logic 0.538ns (4.846%)  route 10.565ns (95.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 38.818 - 37.572 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.443     1.443    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.009    -1.566 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -0.083    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        1.394     1.396    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X24Y28         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.433     1.829 f  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=64, routed)          2.147     3.976    i_system/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X43Y17         LUT1 (Prop_lut1_I0_O)        0.105     4.081 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1030, routed)        8.418    12.499    i_system/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X34Y23         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                     37.572    37.572 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.572 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.279    38.851    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.698    36.153 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.497    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.574 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        1.244    38.818    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X34Y23         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][10]/C
                         clock pessimism              0.096    38.914    
                         clock uncertainty           -0.551    38.363    
    SLICE_X34Y23         FDRE (Setup_fdre_C_R)       -0.423    37.940    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][10]
  -------------------------------------------------------------------
                         required time                         37.940    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                 25.441    

Slack (MET) :             25.441ns  (required time - arrival time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.572ns  (clk_out1_MarsZX2_clk_wiz_0_0_1 rise@37.572ns - clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.103ns  (logic 0.538ns (4.846%)  route 10.565ns (95.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 38.818 - 37.572 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.443     1.443    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.009    -1.566 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -0.083    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        1.394     1.396    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X24Y28         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.433     1.829 f  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=64, routed)          2.147     3.976    i_system/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X43Y17         LUT1 (Prop_lut1_I0_O)        0.105     4.081 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1030, routed)        8.418    12.499    i_system/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X34Y23         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                     37.572    37.572 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.572 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.279    38.851    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.698    36.153 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.497    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.574 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        1.244    38.818    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X34Y23         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][0]/C
                         clock pessimism              0.096    38.914    
                         clock uncertainty           -0.551    38.363    
    SLICE_X34Y23         FDRE (Setup_fdre_C_R)       -0.423    37.940    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][0]
  -------------------------------------------------------------------
                         required time                         37.940    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                 25.441    

Slack (MET) :             25.441ns  (required time - arrival time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.572ns  (clk_out1_MarsZX2_clk_wiz_0_0_1 rise@37.572ns - clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.103ns  (logic 0.538ns (4.846%)  route 10.565ns (95.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 38.818 - 37.572 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.443     1.443    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.009    -1.566 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -0.083    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        1.394     1.396    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X24Y28         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.433     1.829 f  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=64, routed)          2.147     3.976    i_system/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X43Y17         LUT1 (Prop_lut1_I0_O)        0.105     4.081 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1030, routed)        8.418    12.499    i_system/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X34Y23         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                     37.572    37.572 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.572 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.279    38.851    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.698    36.153 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.497    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.574 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        1.244    38.818    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X34Y23         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][19]/C
                         clock pessimism              0.096    38.914    
                         clock uncertainty           -0.551    38.363    
    SLICE_X34Y23         FDRE (Setup_fdre_C_R)       -0.423    37.940    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][19]
  -------------------------------------------------------------------
                         required time                         37.940    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                 25.441    

Slack (MET) :             25.441ns  (required time - arrival time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.572ns  (clk_out1_MarsZX2_clk_wiz_0_0_1 rise@37.572ns - clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.103ns  (logic 0.538ns (4.846%)  route 10.565ns (95.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 38.818 - 37.572 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.443     1.443    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.009    -1.566 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -0.083    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        1.394     1.396    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X24Y28         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.433     1.829 f  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=64, routed)          2.147     3.976    i_system/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X43Y17         LUT1 (Prop_lut1_I0_O)        0.105     4.081 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1030, routed)        8.418    12.499    i_system/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X34Y23         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                     37.572    37.572 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.572 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.279    38.851    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.698    36.153 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.497    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.574 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        1.244    38.818    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X34Y23         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][27]/C
                         clock pessimism              0.096    38.914    
                         clock uncertainty           -0.551    38.363    
    SLICE_X34Y23         FDRE (Setup_fdre_C_R)       -0.423    37.940    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][27]
  -------------------------------------------------------------------
                         required time                         37.940    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                 25.441    

Slack (MET) :             25.441ns  (required time - arrival time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.572ns  (clk_out1_MarsZX2_clk_wiz_0_0_1 rise@37.572ns - clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.103ns  (logic 0.538ns (4.846%)  route 10.565ns (95.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 38.818 - 37.572 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.443     1.443    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.009    -1.566 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -0.083    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        1.394     1.396    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X24Y28         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.433     1.829 f  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=64, routed)          2.147     3.976    i_system/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X43Y17         LUT1 (Prop_lut1_I0_O)        0.105     4.081 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1030, routed)        8.418    12.499    i_system/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X34Y23         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                     37.572    37.572 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.572 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.279    38.851    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.698    36.153 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.497    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.574 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        1.244    38.818    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X34Y23         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][3]/C
                         clock pessimism              0.096    38.914    
                         clock uncertainty           -0.551    38.363    
    SLICE_X34Y23         FDRE (Setup_fdre_C_R)       -0.423    37.940    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][3]
  -------------------------------------------------------------------
                         required time                         37.940    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                 25.441    

Slack (MET) :             25.441ns  (required time - arrival time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.572ns  (clk_out1_MarsZX2_clk_wiz_0_0_1 rise@37.572ns - clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.103ns  (logic 0.538ns (4.846%)  route 10.565ns (95.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 38.818 - 37.572 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.443     1.443    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.009    -1.566 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -0.083    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        1.394     1.396    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X24Y28         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.433     1.829 f  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=64, routed)          2.147     3.976    i_system/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X43Y17         LUT1 (Prop_lut1_I0_O)        0.105     4.081 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1030, routed)        8.418    12.499    i_system/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X34Y23         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                     37.572    37.572 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.572 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.279    38.851    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.698    36.153 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.497    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.574 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        1.244    38.818    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X34Y23         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][0]/C
                         clock pessimism              0.096    38.914    
                         clock uncertainty           -0.551    38.363    
    SLICE_X34Y23         FDRE (Setup_fdre_C_R)       -0.423    37.940    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][0]
  -------------------------------------------------------------------
                         required time                         37.940    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                 25.441    

Slack (MET) :             25.441ns  (required time - arrival time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.572ns  (clk_out1_MarsZX2_clk_wiz_0_0_1 rise@37.572ns - clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.103ns  (logic 0.538ns (4.846%)  route 10.565ns (95.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 38.818 - 37.572 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.443     1.443    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.009    -1.566 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -0.083    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        1.394     1.396    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X24Y28         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.433     1.829 f  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=64, routed)          2.147     3.976    i_system/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X43Y17         LUT1 (Prop_lut1_I0_O)        0.105     4.081 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1030, routed)        8.418    12.499    i_system/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X34Y23         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                     37.572    37.572 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    37.572 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.279    38.851    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.698    36.153 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    37.497    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    37.574 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        1.244    38.818    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X34Y23         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][3]/C
                         clock pessimism              0.096    38.914    
                         clock uncertainty           -0.551    38.363    
    SLICE_X34Y23         FDRE (Setup_fdre_C_R)       -0.423    37.940    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][3]
  -------------------------------------------------------------------
                         required time                         37.940    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                 25.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.248ns (53.139%)  route 0.219ns (46.861%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548     0.548    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        0.556     0.558    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X21Y15         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y15         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17]/Q
                         net (fo=1, routed)           0.219     0.917    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.core_regs_reg[277]
    SLICE_X22Y15         LUT6 (Prop_lut6_I0_O)        0.045     0.962 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_2__0/O
                         net (fo=1, routed)           0.000     0.962    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_2__0_n_0
    SLICE_X22Y15         MUXF7 (Prop_muxf7_I0_O)      0.062     1.024 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_i_1__0/O
                         net (fo=1, routed)           0.000     1.024    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_0
    SLICE_X22Y15         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.814     0.814    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        0.822     0.824    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X22Y15         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X22Y15         FDRE (Hold_fdre_C_D)         0.105     0.924    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.251ns (53.667%)  route 0.217ns (46.333%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548     0.548    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        0.554     0.556    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X21Y32         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][10]/Q
                         net (fo=1, routed)           0.217     0.913    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.core_regs_reg[346]
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.045     0.958 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_3__0/O
                         net (fo=1, routed)           0.000     0.958    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_3__0_n_0
    SLICE_X23Y32         MUXF7 (Prop_muxf7_I1_O)      0.065     1.023 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.023    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_0
    SLICE_X23Y32         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.814     0.814    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        0.820     0.822    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X23Y32         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X23Y32         FDRE (Hold_fdre_C_D)         0.105     0.922    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.267%)  route 0.051ns (26.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548     0.548    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        0.585     0.587    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X39Y16         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][6]/Q
                         net (fo=1, routed)           0.051     0.779    i_system/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[16][6]
    SLICE_X38Y16         FDRE                                         r  i_system/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.814     0.814    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        0.852     0.854    i_system/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X38Y16         FDRE                                         r  i_system/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_reg[6]/C
                         clock pessimism             -0.254     0.600    
    SLICE_X38Y16         FDRE (Hold_fdre_C_D)         0.076     0.676    i_system/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hfp_start_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.148ns (40.765%)  route 0.215ns (59.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548     0.548    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        0.556     0.558    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X20Y13         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.148     0.706 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][15]/Q
                         net (fo=1, routed)           0.215     0.921    i_system/v_tc_0/U0/U_VIDEO_CTRL/ipif_data_out[15]
    SLICE_X25Y11         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.814     0.814    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        0.826     0.828    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X25Y11         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][15]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X25Y11         FDRE (Hold_fdre_C_D)        -0.007     0.816    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548     0.548    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        0.588     0.590    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X39Y10         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][24]/Q
                         net (fo=1, routed)           0.053     0.784    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_control_regs[0][20]
    SLICE_X38Y10         LUT3 (Prop_lut3_I2_O)        0.045     0.829 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][24]_i_1/O
                         net (fo=1, routed)           0.000     0.829    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][24]_0
    SLICE_X38Y10         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.814     0.814    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        0.857     0.859    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X38Y10         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][24]/C
                         clock pessimism             -0.256     0.603    
    SLICE_X38Y10         FDRE (Hold_fdre_C_D)         0.121     0.724    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][24]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.775%)  route 0.055ns (28.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548     0.548    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        0.580     0.582    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X39Y27         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][27]/Q
                         net (fo=1, routed)           0.055     0.778    i_system/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[22][23]
    SLICE_X38Y27         FDRE                                         r  i_system/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.814     0.814    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        0.846     0.848    i_system/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X38Y27         FDRE                                         r  i_system/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[11]/C
                         clock pessimism             -0.253     0.595    
    SLICE_X38Y27         FDRE (Hold_fdre_C_D)         0.075     0.670    i_system/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.558%)  route 0.309ns (62.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548     0.548    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        0.558     0.560    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X25Y11         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y11         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][15]/Q
                         net (fo=1, routed)           0.309     1.010    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_control_regs[0][11]
    SLICE_X20Y11         LUT3 (Prop_lut3_I2_O)        0.045     1.055 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][15]_i_1/O
                         net (fo=1, routed)           0.000     1.055    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][15]_0
    SLICE_X20Y11         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.814     0.814    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        0.828     0.830    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X20Y11         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][15]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X20Y11         FDRE (Hold_fdre_C_D)         0.121     0.946    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][15]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.432%)  route 0.064ns (25.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548     0.548    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        0.560     0.562    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X31Y37         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[10]/Q
                         net (fo=2, routed)           0.064     0.766    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_status_regs_int_reg[1][10]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.045     0.811 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][10]_i_1/O
                         net (fo=1, routed)           0.000     0.811    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][10]_0
    SLICE_X30Y37         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.814     0.814    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        0.827     0.829    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X30Y37         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][10]/C
                         clock pessimism             -0.254     0.575    
    SLICE_X30Y37         FDRE (Hold_fdre_C_D)         0.121     0.696    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][10]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.259ns (50.060%)  route 0.258ns (49.940%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548     0.548    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        0.551     0.553    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X23Y29         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]/Q
                         net (fo=1, routed)           0.258     0.952    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_5[31]
    SLICE_X20Y29         LUT5 (Prop_lut5_I0_O)        0.045     0.997 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[31]_i_2/O
                         net (fo=1, routed)           0.000     0.997    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]
    SLICE_X20Y29         MUXF7 (Prop_muxf7_I0_O)      0.073     1.070 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     1.070    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_640
    SLICE_X20Y29         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.814     0.814    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        0.819     0.821    i_system/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X20Y29         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X20Y29         FDRE (Hold_fdre_C_D)         0.134     0.950    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548     0.548    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        0.564     0.566    i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y1          FDRE                                         r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     0.762    i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X29Y1          FDRE                                         r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.814     0.814    i_system/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2606, routed)        0.832     0.834    i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y1          FDRE                                         r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.268     0.566    
    SLICE_X29Y1          FDRE (Hold_fdre_C_D)         0.076     0.642    i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MarsZX2_clk_wiz_0_0_1
Waveform(ns):       { 0.000 18.786 }
Period(ns):         37.572
Sources:            { i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         37.572      35.402     RAMB36_X1Y0      i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         37.572      35.980     BUFGCTRL_X0Y0    i_system/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         37.572      36.101     OLOGIC_X0Y16     i_system/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[0].serdes_ddr_inst/OSERDESE2_m_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         37.572      36.101     OLOGIC_X0Y15     i_system/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[0].serdes_ddr_inst/OSERDESE2_s_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         37.572      36.101     OLOGIC_X0Y36     i_system/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[1].serdes_ddr_inst/OSERDESE2_m_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         37.572      36.101     OLOGIC_X0Y35     i_system/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[1].serdes_ddr_inst/OSERDESE2_s_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         37.572      36.101     OLOGIC_X0Y30     i_system/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[2].serdes_ddr_inst/OSERDESE2_m_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         37.572      36.101     OLOGIC_X0Y29     i_system/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[2].serdes_ddr_inst/OSERDESE2_s_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         37.572      36.101     OLOGIC_X0Y22     i_system/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[3].serdes_ddr_inst/OSERDESE2_m_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         37.572      36.101     OLOGIC_X0Y21     i_system/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[3].serdes_ddr_inst/OSERDESE2_s_inst/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       37.572      175.788    MMCME2_ADV_X0Y0  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         18.786      17.932     SLICE_X24Y24     i_system/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         18.786      17.932     SLICE_X24Y24     i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         18.786      17.932     SLICE_X24Y24     i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         18.786      17.932     SLICE_X24Y24     i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         18.786      17.932     SLICE_X34Y25     i_system/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         18.786      17.932     SLICE_X34Y25     i_system/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         18.786      17.932     SLICE_X24Y24     i_system/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         18.786      17.932     SLICE_X24Y24     i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         18.786      17.932     SLICE_X24Y24     i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         18.786      17.932     SLICE_X24Y24     i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         18.786      17.932     SLICE_X24Y24     i_system/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         18.786      17.932     SLICE_X34Y25     i_system/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         18.786      17.932     SLICE_X24Y24     i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         18.786      17.932     SLICE_X24Y24     i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         18.786      17.932     SLICE_X24Y24     i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         18.786      17.932     SLICE_X24Y24     i_system/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         18.786      17.932     SLICE_X34Y25     i_system/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         18.786      17.932     SLICE_X24Y24     i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         18.786      17.932     SLICE_X24Y24     i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         18.786      17.932     SLICE_X24Y24     i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MarsZX2_clk_wiz_0_0_1
  To Clock:  clk_out2_MarsZX2_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.922ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_MarsZX2_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.757 }
Period(ns):         7.514
Sources:            { i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         7.514       5.922      BUFGCTRL_X0Y1    i_system/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         7.514       6.043      OLOGIC_X0Y16     i_system/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[0].serdes_ddr_inst/OSERDESE2_m_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         7.514       6.043      OLOGIC_X0Y15     i_system/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[0].serdes_ddr_inst/OSERDESE2_s_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         7.514       6.043      OLOGIC_X0Y36     i_system/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[1].serdes_ddr_inst/OSERDESE2_m_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         7.514       6.043      OLOGIC_X0Y35     i_system/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[1].serdes_ddr_inst/OSERDESE2_s_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         7.514       6.043      OLOGIC_X0Y30     i_system/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[2].serdes_ddr_inst/OSERDESE2_m_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         7.514       6.043      OLOGIC_X0Y29     i_system/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[2].serdes_ddr_inst/OSERDESE2_s_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         7.514       6.043      OLOGIC_X0Y22     i_system/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[3].serdes_ddr_inst/OSERDESE2_m_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         7.514       6.043      OLOGIC_X0Y21     i_system/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[3].serdes_ddr_inst/OSERDESE2_s_inst/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         7.514       6.265      MMCME2_ADV_X0Y0  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       7.514       205.846    MMCME2_ADV_X0Y0  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MarsZX2_clk_wiz_0_0_1
  To Clock:  clkfbout_MarsZX2_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       35.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MarsZX2_clk_wiz_0_0_1
Waveform(ns):       { 0.000 32.500 }
Period(ns):         65.000
Sources:            { i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         65.000      63.408     BUFGCTRL_X0Y3    i_system/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         65.000      63.751     MMCME2_ADV_X0Y0  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         65.000      63.751     MMCME2_ADV_X0Y0  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       65.000      35.000     MMCME2_ADV_X0Y0  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       65.000      148.360    MMCME2_ADV_X0Y0  i_system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_sclko
  To Clock:  clk_out1_MarsZX2_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[1][5]/C
                            (falling edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@30.000ns - dac_sclko fall@20.000ns)
  Data Path Delay:        1.377ns  (logic 0.384ns (27.885%)  route 0.993ns (72.115%))
  Logic Levels:           0  
  Clock Path Skew:        -5.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.853ns = ( 29.147 - 30.000 ) 
    Source Clock Delay      (SCD):    4.604ns = ( 24.604 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         1.470    21.470 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           1.595    23.065    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085    23.150 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.454    24.604    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X37Y79         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[1][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.384    24.988 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[1][5]/Q
                         net (fo=2, routed)           0.993    25.981    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/p_6_out__0[2]
    SLICE_X36Y79         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    30.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    26.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    27.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    27.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.296    29.147    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X36Y79         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[1][2]/C
                         clock pessimism              0.000    29.147    
                         clock uncertainty           -0.357    28.791    
    SLICE_X36Y79         FDCE (Setup_fdce_C_D)       -0.073    28.718    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[1][2]
  -------------------------------------------------------------------
                         required time                         28.718    
                         arrival time                         -25.981    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7][4]/C
                            (falling edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@30.000ns - dac_sclko fall@20.000ns)
  Data Path Delay:        1.233ns  (logic 0.402ns (32.608%)  route 0.831ns (67.392%))
  Logic Levels:           0  
  Clock Path Skew:        -5.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.913ns = ( 29.087 - 30.000 ) 
    Source Clock Delay      (SCD):    4.533ns = ( 24.533 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         1.470    21.470 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           1.595    23.065    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085    23.150 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.383    24.533    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X30Y77         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.402    24.935 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7][4]/Q
                         net (fo=2, routed)           0.831    25.766    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7]_0[4]
    SLICE_X35Y83         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    30.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    26.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    27.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    27.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.236    29.087    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X35Y83         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[7][0]/C
                         clock pessimism              0.000    29.087    
                         clock uncertainty           -0.357    28.731    
    SLICE_X35Y83         FDCE (Setup_fdce_C_D)       -0.208    28.523    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[7][0]
  -------------------------------------------------------------------
                         required time                         28.523    
                         arrival time                         -25.766    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[3][4]/C
                            (falling edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@30.000ns - dac_sclko fall@20.000ns)
  Data Path Delay:        1.270ns  (logic 0.402ns (31.646%)  route 0.868ns (68.354%))
  Logic Levels:           0  
  Clock Path Skew:        -5.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 29.086 - 30.000 ) 
    Source Clock Delay      (SCD):    4.533ns = ( 24.533 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         1.470    21.470 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           1.595    23.065    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085    23.150 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.383    24.533    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X30Y77         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[3][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.402    24.935 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[3][4]/Q
                         net (fo=2, routed)           0.868    25.803    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/p_7_out__0[5]
    SLICE_X30Y82         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    30.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    26.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    27.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    27.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.235    29.086    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X30Y82         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[3][0]/C
                         clock pessimism              0.000    29.086    
                         clock uncertainty           -0.357    28.730    
    SLICE_X30Y82         FDCE (Setup_fdce_C_D)       -0.164    28.566    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[3][0]
  -------------------------------------------------------------------
                         required time                         28.566    
                         arrival time                         -25.803    
  -------------------------------------------------------------------
                         slack                                  2.762    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@10.000ns - dac_sclko rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.379ns (31.017%)  route 0.843ns (68.983%))
  Logic Levels:           0  
  Clock Path Skew:        -5.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 9.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.603ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko rise edge)
                                                      0.000     0.000 r  
    W13                                               0.000     0.000 r  J3_13 (INOUT)
                         net (fo=0)                   0.000     0.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  J3_13_IBUF_inst/O
                         net (fo=1, routed)           1.595     3.065    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.150 r  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.453     4.603    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X40Y78         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.379     4.982 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[0][10]/Q
                         net (fo=2, routed)           0.843     5.825    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/p_7_out__1[13]
    SLICE_X35Y78         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    10.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897     6.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344     7.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.230     9.081    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X35Y78         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][13]/C
                         clock pessimism              0.000     9.081    
                         clock uncertainty           -0.357     8.725    
    SLICE_X35Y78         FDCE (Setup_fdce_C_D)       -0.047     8.678    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][13]
  -------------------------------------------------------------------
                         required time                          8.678    
                         arrival time                          -5.825    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[0][7]/C
                            (falling edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@30.000ns - dac_sclko fall@20.000ns)
  Data Path Delay:        1.265ns  (logic 0.384ns (30.346%)  route 0.881ns (69.654%))
  Logic Levels:           0  
  Clock Path Skew:        -5.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Source Clock Delay      (SCD):    4.540ns = ( 24.540 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         1.470    21.470 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           1.595    23.065    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085    23.150 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.390    24.540    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X27Y66         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[0][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.384    24.924 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[0][7]/Q
                         net (fo=2, routed)           0.881    25.805    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/p_7_out__1[6]
    SLICE_X27Y79         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    30.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    26.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    27.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    27.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.229    29.080    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X27Y79         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][6]/C
                         clock pessimism              0.000    29.080    
                         clock uncertainty           -0.357    28.724    
    SLICE_X27Y79         FDCE (Setup_fdce_C_D)       -0.047    28.677    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][6]
  -------------------------------------------------------------------
                         required time                         28.677    
                         arrival time                         -25.805    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.882ns  (required time - arrival time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[6][11]/C
                            (falling edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[6][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@30.000ns - dac_sclko fall@20.000ns)
  Data Path Delay:        1.268ns  (logic 0.437ns (34.458%)  route 0.831ns (65.542%))
  Logic Levels:           0  
  Clock Path Skew:        -5.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.908ns = ( 29.092 - 30.000 ) 
    Source Clock Delay      (SCD):    4.547ns = ( 24.547 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         1.470    21.470 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           1.595    23.065    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085    23.150 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.397    24.547    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X32Y91         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[6][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.437    24.984 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[6][11]/Q
                         net (fo=1, routed)           0.831    25.815    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[6]_1[11]
    SLICE_X32Y90         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[6][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    30.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    26.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    27.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    27.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.241    29.092    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X32Y90         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[6][14]/C
                         clock pessimism              0.000    29.092    
                         clock uncertainty           -0.357    28.736    
    SLICE_X32Y90         FDCE (Setup_fdce_C_D)       -0.038    28.698    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[6][14]
  -------------------------------------------------------------------
                         required time                         28.698    
                         arrival time                         -25.815    
  -------------------------------------------------------------------
                         slack                                  2.882    

Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[2][6]/C
                            (falling edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[2][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@30.000ns - dac_sclko fall@20.000ns)
  Data Path Delay:        1.082ns  (logic 0.353ns (32.613%)  route 0.729ns (67.387%))
  Logic Levels:           0  
  Clock Path Skew:        -5.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.925ns = ( 29.075 - 30.000 ) 
    Source Clock Delay      (SCD):    4.540ns = ( 24.540 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         1.470    21.470 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           1.595    23.065    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085    23.150 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.390    24.540    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X27Y66         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[2][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.353    24.893 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[2][6]/Q
                         net (fo=2, routed)           0.729    25.622    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/p_5_out__0[7]
    SLICE_X26Y75         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    30.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    26.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    27.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    27.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.224    29.075    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X26Y75         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[2][4]/C
                         clock pessimism              0.000    29.075    
                         clock uncertainty           -0.357    28.719    
    SLICE_X26Y75         FDCE (Setup_fdce_C_D)       -0.184    28.535    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[2][4]
  -------------------------------------------------------------------
                         required time                         28.535    
                         arrival time                         -25.622    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[5][8]/C
                            (falling edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[5][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@30.000ns - dac_sclko fall@20.000ns)
  Data Path Delay:        1.221ns  (logic 0.437ns (35.796%)  route 0.784ns (64.204%))
  Logic Levels:           0  
  Clock Path Skew:        -5.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 29.152 - 30.000 ) 
    Source Clock Delay      (SCD):    4.609ns = ( 24.609 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         1.470    21.470 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           1.595    23.065    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085    23.150 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.459    24.609    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X38Y84         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[5][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.437    25.046 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[5][8]/Q
                         net (fo=2, routed)           0.784    25.830    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[5]_2[8]
    SLICE_X38Y85         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    30.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    26.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    27.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    27.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.301    29.152    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X38Y85         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[5][8]/C
                         clock pessimism              0.000    29.152    
                         clock uncertainty           -0.357    28.796    
    SLICE_X38Y85         FDCE (Setup_fdce_C_D)       -0.029    28.767    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[5][8]
  -------------------------------------------------------------------
                         required time                         28.767    
                         arrival time                         -25.830    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[7][6]/C
                            (rising edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[7][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@10.000ns - dac_sclko rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.379ns (31.845%)  route 0.811ns (68.155%))
  Logic Levels:           0  
  Clock Path Skew:        -5.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 9.152 - 10.000 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko rise edge)
                                                      0.000     0.000 r  
    W13                                               0.000     0.000 r  J3_13 (INOUT)
                         net (fo=0)                   0.000     0.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  J3_13_IBUF_inst/O
                         net (fo=1, routed)           1.595     3.065    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.150 r  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.458     4.608    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X41Y82         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[7][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.379     4.987 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[7][6]/Q
                         net (fo=2, routed)           0.811     5.798    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/p_7_out[7]
    SLICE_X38Y85         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    10.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897     6.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344     7.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.301     9.152    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X38Y85         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[7][5]/C
                         clock pessimism              0.000     9.152    
                         clock uncertainty           -0.357     8.796    
    SLICE_X38Y85         FDCE (Setup_fdce_C_D)       -0.033     8.763    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[7][5]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[6][8]/C
                            (falling edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[6][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@30.000ns - dac_sclko fall@20.000ns)
  Data Path Delay:        1.192ns  (logic 0.384ns (32.228%)  route 0.808ns (67.772%))
  Logic Levels:           0  
  Clock Path Skew:        -5.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.909ns = ( 29.091 - 30.000 ) 
    Source Clock Delay      (SCD):    4.545ns = ( 24.545 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         1.470    21.470 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           1.595    23.065    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085    23.150 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.395    24.545    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X26Y87         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[6][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y87         FDRE (Prop_fdre_C_Q)         0.384    24.929 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[6][8]/Q
                         net (fo=2, routed)           0.808    25.736    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[6]_1[8]
    SLICE_X28Y89         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[6][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    30.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    31.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897    26.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344    27.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    27.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.240    29.091    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X28Y89         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[6][8]/C
                         clock pessimism              0.000    29.091    
                         clock uncertainty           -0.357    28.735    
    SLICE_X28Y89         FDCE (Setup_fdce_C_D)       -0.033    28.702    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[6][8]
  -------------------------------------------------------------------
                         required time                         28.702    
                         arrival time                         -25.736    
  -------------------------------------------------------------------
                         slack                                  2.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.269ns  (arrival time - required time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[1][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - dac_sclko rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.128ns (64.834%)  route 0.069ns (35.166%))
  Logic Levels:           0  
  Clock Path Skew:        -2.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko rise edge)
                                                      0.000     0.000 r  
    W13                                               0.000     0.000 r  J3_13 (INOUT)
                         net (fo=0)                   0.000     0.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.787     1.093    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.119 r  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.581     1.700    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X41Y79         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.128     1.828 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[1][8]/Q
                         net (fo=2, routed)           0.069     1.897    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/p_6_out__0[9]
    SLICE_X40Y79         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.847    -0.750    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X40Y79         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[1][9]/C
                         clock pessimism              0.000    -0.750    
                         clock uncertainty            0.357    -0.393    
    SLICE_X40Y79         FDCE (Hold_fdce_C_D)         0.022    -0.371    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.271ns  (arrival time - required time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[3][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - dac_sclko rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.979%)  route 0.061ns (27.021%))
  Logic Levels:           0  
  Clock Path Skew:        -2.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko rise edge)
                                                      0.000     0.000 r  
    W13                                               0.000     0.000 r  J3_13 (INOUT)
                         net (fo=0)                   0.000     0.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.787     1.093    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.119 r  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.559     1.678    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X32Y89         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.164     1.842 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[3][9]/Q
                         net (fo=2, routed)           0.061     1.903    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[3]_4[9]
    SLICE_X33Y89         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[3][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.826    -0.771    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X33Y89         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[3][11]/C
                         clock pessimism              0.000    -0.771    
                         clock uncertainty            0.357    -0.414    
    SLICE_X33Y89         FDCE (Hold_fdce_C_D)         0.046    -0.368    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[3][11]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.272ns  (arrival time - required time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7][10]/C
                            (falling edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[7][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@20.000ns - dac_sclko fall@20.000ns)
  Data Path Delay:        0.255ns  (logic 0.146ns (57.184%)  route 0.109ns (42.816%))
  Logic Levels:           0  
  Clock Path Skew:        -2.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 19.257 - 20.000 ) 
    Source Clock Delay      (SCD):    1.705ns = ( 21.705 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.306    20.306 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.787    21.093    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    21.119 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586    21.705    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X39Y89         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.146    21.851 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7][10]/Q
                         net (fo=2, routed)           0.109    21.960    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[7]_0[10]
    SLICE_X37Y88         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[7][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    20.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413    20.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    17.846 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    18.374    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.403 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.854    19.257    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X37Y88         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[7][12]/C
                         clock pessimism              0.000    19.257    
                         clock uncertainty            0.357    19.613    
    SLICE_X37Y88         FDCE (Hold_fdce_C_D)         0.075    19.688    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[7][12]
  -------------------------------------------------------------------
                         required time                        -19.688    
                         arrival time                          21.960    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.273ns  (arrival time - required time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[1][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - dac_sclko rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        -2.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko rise edge)
                                                      0.000     0.000 r  
    W13                                               0.000     0.000 r  J3_13 (INOUT)
                         net (fo=0)                   0.000     0.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.787     1.093    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.119 r  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.582     1.701    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X41Y80         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.141     1.842 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[1][11]/Q
                         net (fo=1, routed)           0.108     1.950    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/p_6_out__0[15]
    SLICE_X40Y80         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.848    -0.749    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X40Y80         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[1][15]/C
                         clock pessimism              0.000    -0.749    
                         clock uncertainty            0.357    -0.392    
    SLICE_X40Y80         FDCE (Hold_fdce_C_D)         0.070    -0.322    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[1][15]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.274ns  (arrival time - required time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[5][11]/C
                            (rising edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[5][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - dac_sclko rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.295%)  route 0.114ns (44.705%))
  Logic Levels:           0  
  Clock Path Skew:        -2.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko rise edge)
                                                      0.000     0.000 r  
    W13                                               0.000     0.000 r  J3_13 (INOUT)
                         net (fo=0)                   0.000     0.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.787     1.093    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.119 r  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.588     1.707    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X41Y89         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[5][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.141     1.848 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[5][11]/Q
                         net (fo=1, routed)           0.114     1.962    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg_n_0_[5][11]
    SLICE_X40Y88         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.856    -0.741    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X40Y88         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[5][15]/C
                         clock pessimism              0.000    -0.741    
                         clock uncertainty            0.357    -0.384    
    SLICE_X40Y88         FDCE (Hold_fdce_C_D)         0.072    -0.312    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[5][15]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  2.274    

Slack (MET) :             2.278ns  (arrival time - required time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[0][8]/C
                            (falling edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@20.000ns - dac_sclko fall@20.000ns)
  Data Path Delay:        0.255ns  (logic 0.146ns (57.320%)  route 0.109ns (42.680%))
  Logic Levels:           0  
  Clock Path Skew:        -2.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 19.249 - 20.000 ) 
    Source Clock Delay      (SCD):    1.699ns = ( 21.699 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.306    20.306 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.787    21.093    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    21.119 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.580    21.699    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X39Y80         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[0][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.146    21.845 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[0][8]/Q
                         net (fo=2, routed)           0.109    21.954    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/p_7_out__1[8]
    SLICE_X37Y80         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    20.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413    20.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    17.846 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    18.374    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.403 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.846    19.249    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X37Y80         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][8]/C
                         clock pessimism              0.000    19.249    
                         clock uncertainty            0.357    19.605    
    SLICE_X37Y80         FDCE (Hold_fdce_C_D)         0.070    19.675    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][8]
  -------------------------------------------------------------------
                         required time                        -19.676    
                         arrival time                          21.954    
  -------------------------------------------------------------------
                         slack                                  2.278    

Slack (MET) :             2.279ns  (arrival time - required time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[4][11]/C
                            (falling edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[4][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@20.000ns - dac_sclko fall@20.000ns)
  Data Path Delay:        0.260ns  (logic 0.146ns (56.169%)  route 0.114ns (43.831%))
  Logic Levels:           0  
  Clock Path Skew:        -2.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 19.257 - 20.000 ) 
    Source Clock Delay      (SCD):    1.705ns = ( 21.705 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko fall edge)
                                                     20.000    20.000 f  
    W13                                               0.000    20.000 f  J3_13 (INOUT)
                         net (fo=0)                   0.000    20.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.306    20.306 f  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.787    21.093    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    21.119 f  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586    21.705    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X37Y89         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[4][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.146    21.851 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[4][11]/Q
                         net (fo=1, routed)           0.114    21.965    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_fe_reg[4]_3[11]
    SLICE_X37Y88         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    20.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413    20.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    17.846 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    18.374    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    18.403 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.854    19.257    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X37Y88         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[4][14]/C
                         clock pessimism              0.000    19.257    
                         clock uncertainty            0.357    19.613    
    SLICE_X37Y88         FDCE (Hold_fdce_C_D)         0.072    19.685    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[4][14]
  -------------------------------------------------------------------
                         required time                        -19.685    
                         arrival time                          21.965    
  -------------------------------------------------------------------
                         slack                                  2.279    

Slack (MET) :             2.282ns  (arrival time - required time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - dac_sclko rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.380%)  route 0.118ns (45.620%))
  Logic Levels:           0  
  Clock Path Skew:        -2.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko rise edge)
                                                      0.000     0.000 r  
    W13                                               0.000     0.000 r  J3_13 (INOUT)
                         net (fo=0)                   0.000     0.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.787     1.093    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.119 r  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.581     1.700    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X41Y79         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.141     1.841 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[1][7]/Q
                         net (fo=2, routed)           0.118     1.959    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/p_6_out__0[7]
    SLICE_X40Y79         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.847    -0.750    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X40Y79         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[1][7]/C
                         clock pessimism              0.000    -0.750    
                         clock uncertainty            0.357    -0.393    
    SLICE_X40Y79         FDCE (Hold_fdce_C_D)         0.071    -0.322    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.285ns  (arrival time - required time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - dac_sclko rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.985%)  route 0.125ns (47.015%))
  Logic Levels:           0  
  Clock Path Skew:        -2.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko rise edge)
                                                      0.000     0.000 r  
    W13                                               0.000     0.000 r  J3_13 (INOUT)
                         net (fo=0)                   0.000     0.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.787     1.093    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.119 r  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.555     1.674    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X27Y67         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y67         FDRE (Prop_fdre_C_Q)         0.141     1.815 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[0][6]/Q
                         net (fo=2, routed)           0.125     1.940    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/p_7_out__1[5]
    SLICE_X26Y66         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.821    -0.776    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X26Y66         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][5]/C
                         clock pessimism              0.000    -0.776    
                         clock uncertainty            0.357    -0.419    
    SLICE_X26Y66         FDCE (Hold_fdce_C_D)         0.075    -0.344    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.285ns  (arrival time - required time)
  Source:                 i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by dac_sclko  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - dac_sclko rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        -2.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_sclko rise edge)
                                                      0.000     0.000 r  
    W13                                               0.000     0.000 r  J3_13 (INOUT)
                         net (fo=0)                   0.000     0.000    J3_13
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  J3_13_IBUF_inst/O
                         net (fo=1, routed)           0.787     1.093    J3_13_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.119 r  J3_13_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.578     1.697    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ADC_SCLKO
    SLICE_X39Y78         FDRE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.141     1.838 r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_sdo_re_reg[0][11]/Q
                         net (fo=1, routed)           0.110     1.948    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/p_7_out__1[15]
    SLICE_X38Y79         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.845    -0.752    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X38Y79         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][15]/C
                         clock pessimism              0.000    -0.752    
                         clock uncertainty            0.357    -0.395    
    SLICE_X38Y79         FDCE (Hold_fdce_C_D)         0.059    -0.336    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][15]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  2.285    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MarsZX2_clk_wiz_0_0_1
  To Clock:  clk_out1_MarsZX2_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       36.188ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.188ns  (required time - arrival time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.572ns  (MaxDelay Path 37.572ns)
  Data Path Delay:        1.355ns  (logic 0.379ns (27.972%)  route 0.976ns (72.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 37.572ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12                                      0.000     0.000 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/Q
                         net (fo=1, routed)           0.976     1.355    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[24]
    SLICE_X28Y24         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   37.572    37.572    
    SLICE_X28Y24         FDRE (Setup_fdre_C_D)       -0.029    37.543    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]
  -------------------------------------------------------------------
                         required time                         37.543    
                         arrival time                          -1.355    
  -------------------------------------------------------------------
                         slack                                 36.188    

Slack (MET) :             36.270ns  (required time - arrival time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.572ns  (MaxDelay Path 37.572ns)
  Data Path Delay:        1.227ns  (logic 0.379ns (30.888%)  route 0.848ns (69.112%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 37.572ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12                                      0.000     0.000 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/Q
                         net (fo=1, routed)           0.848     1.227    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[21]
    SLICE_X27Y17         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   37.572    37.572    
    SLICE_X27Y17         FDRE (Setup_fdre_C_D)       -0.075    37.497    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                         37.497    
                         arrival time                          -1.227    
  -------------------------------------------------------------------
                         slack                                 36.270    

Slack (MET) :             36.283ns  (required time - arrival time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.572ns  (MaxDelay Path 37.572ns)
  Data Path Delay:        1.214ns  (logic 0.379ns (31.219%)  route 0.835ns (68.781%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 37.572ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16                                      0.000     0.000 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/Q
                         net (fo=1, routed)           0.835     1.214    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[3]
    SLICE_X29Y26         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   37.572    37.572    
    SLICE_X29Y26         FDRE (Setup_fdre_C_D)       -0.075    37.497    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         37.497    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                 36.283    

Slack (MET) :             36.295ns  (required time - arrival time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.572ns  (MaxDelay Path 37.572ns)
  Data Path Delay:        1.204ns  (logic 0.433ns (35.955%)  route 0.771ns (64.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 37.572ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12                                      0.000     0.000 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/Q
                         net (fo=1, routed)           0.771     1.204    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[6]
    SLICE_X25Y24         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   37.572    37.572    
    SLICE_X25Y24         FDRE (Setup_fdre_C_D)       -0.073    37.499    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         37.499    
                         arrival time                          -1.204    
  -------------------------------------------------------------------
                         slack                                 36.295    

Slack (MET) :             36.325ns  (required time - arrival time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.572ns  (MaxDelay Path 37.572ns)
  Data Path Delay:        1.174ns  (logic 0.379ns (32.279%)  route 0.795ns (67.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 37.572ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14                                      0.000     0.000 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
    SLICE_X25Y14         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/Q
                         net (fo=1, routed)           0.795     1.174    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[18]
    SLICE_X22Y22         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   37.572    37.572    
    SLICE_X22Y22         FDRE (Setup_fdre_C_D)       -0.073    37.499    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]
  -------------------------------------------------------------------
                         required time                         37.499    
                         arrival time                          -1.174    
  -------------------------------------------------------------------
                         slack                                 36.325    

Slack (MET) :             36.357ns  (required time - arrival time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.572ns  (MaxDelay Path 37.572ns)
  Data Path Delay:        1.140ns  (logic 0.379ns (33.254%)  route 0.761ns (66.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 37.572ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18                                      0.000     0.000 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/C
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/Q
                         net (fo=1, routed)           0.761     1.140    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[16]
    SLICE_X25Y25         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   37.572    37.572    
    SLICE_X25Y25         FDRE (Setup_fdre_C_D)       -0.075    37.497    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]
  -------------------------------------------------------------------
                         required time                         37.497    
                         arrival time                          -1.140    
  -------------------------------------------------------------------
                         slack                                 36.357    

Slack (MET) :             36.361ns  (required time - arrival time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.572ns  (MaxDelay Path 37.572ns)
  Data Path Delay:        1.138ns  (logic 0.379ns (33.304%)  route 0.759ns (66.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 37.572ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30                                      0.000     0.000 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/Q
                         net (fo=1, routed)           0.759     1.138    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[23]
    SLICE_X26Y31         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   37.572    37.572    
    SLICE_X26Y31         FDRE (Setup_fdre_C_D)       -0.073    37.499    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]
  -------------------------------------------------------------------
                         required time                         37.499    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                 36.361    

Slack (MET) :             36.361ns  (required time - arrival time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.572ns  (MaxDelay Path 37.572ns)
  Data Path Delay:        1.138ns  (logic 0.379ns (33.307%)  route 0.759ns (66.693%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 37.572ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16                                      0.000     0.000 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/Q
                         net (fo=1, routed)           0.759     1.138    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[4]
    SLICE_X27Y22         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   37.572    37.572    
    SLICE_X27Y22         FDRE (Setup_fdre_C_D)       -0.073    37.499    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         37.499    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                 36.361    

Slack (MET) :             36.413ns  (required time - arrival time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.572ns  (MaxDelay Path 37.572ns)
  Data Path Delay:        1.126ns  (logic 0.379ns (33.663%)  route 0.747ns (66.337%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 37.572ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28                                      0.000     0.000 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/Q
                         net (fo=1, routed)           0.747     1.126    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[0]
    SLICE_X28Y32         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   37.572    37.572    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)       -0.033    37.539    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         37.539    
                         arrival time                          -1.126    
  -------------------------------------------------------------------
                         slack                                 36.413    

Slack (MET) :             36.469ns  (required time - arrival time)
  Source:                 i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Destination:            i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.572ns  (MaxDelay Path 37.572ns)
  Data Path Delay:        1.028ns  (logic 0.379ns (36.874%)  route 0.649ns (63.126%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 37.572ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3                                       0.000     0.000 r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.649     1.028    i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X23Y3          FDRE                                         r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   37.572    37.572    
    SLICE_X23Y3          FDRE (Setup_fdre_C_D)       -0.075    37.497    i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         37.497    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                 36.469    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MarsZX2_clk_wiz_1_0
  To Clock:  clk_out1_MarsZX2_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.725ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.725ns  (required time - arrival time)
  Source:                 i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.205ns  (logic 0.379ns (31.459%)  route 0.826ns (68.541%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3                                       0.000     0.000 r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.826     1.205    i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X29Y2          FDRE                                         r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y2          FDRE (Setup_fdre_C_D)       -0.070     9.930    i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.930    
                         arrival time                          -1.205    
  -------------------------------------------------------------------
                         slack                                  8.725    

Slack (MET) :             8.818ns  (required time - arrival time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.108ns  (logic 0.433ns (39.096%)  route 0.675ns (60.904%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24                                      0.000     0.000 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[1]/C
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[1]/Q
                         net (fo=1, routed)           0.675     1.108    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[1]
    SLICE_X27Y24         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y24         FDRE (Setup_fdre_C_D)       -0.074     9.926    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.926    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                  8.818    

Slack (MET) :             8.882ns  (required time - arrival time)
  Source:                 i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.906ns  (logic 0.348ns (38.410%)  route 0.558ns (61.590%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3                                       0.000     0.000 r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.558     0.906    i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X25Y3          FDRE                                         r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y3          FDRE (Setup_fdre_C_D)       -0.212     9.788    i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -0.906    
  -------------------------------------------------------------------
                         slack                                  8.882    

Slack (MET) :             8.888ns  (required time - arrival time)
  Source:                 i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.038ns  (logic 0.379ns (36.528%)  route 0.659ns (63.472%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3                                       0.000     0.000 r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.659     1.038    i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X31Y3          FDRE                                         r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y3          FDRE (Setup_fdre_C_D)       -0.074     9.926    i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.926    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                  8.888    

Slack (MET) :             8.922ns  (required time - arrival time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.870ns  (logic 0.348ns (40.008%)  route 0.522ns (59.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25                                      0.000     0.000 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/C
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/Q
                         net (fo=1, routed)           0.522     0.870    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[38]
    SLICE_X23Y25         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y25         FDRE (Setup_fdre_C_D)       -0.208     9.792    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                  8.922    

Slack (MET) :             8.943ns  (required time - arrival time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.899ns  (logic 0.398ns (44.272%)  route 0.501ns (55.728%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21                                      0.000     0.000 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[5]/C
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[5]/Q
                         net (fo=1, routed)           0.501     0.899    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[5]
    SLICE_X20Y20         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X20Y20         FDRE (Setup_fdre_C_D)       -0.158     9.842    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.842    
                         arrival time                          -0.899    
  -------------------------------------------------------------------
                         slack                                  8.943    

Slack (MET) :             8.957ns  (required time - arrival time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.873ns  (logic 0.348ns (39.867%)  route 0.525ns (60.133%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25                                      0.000     0.000 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[42]/C
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[42]/Q
                         net (fo=1, routed)           0.525     0.873    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[42]
    SLICE_X20Y25         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X20Y25         FDRE (Setup_fdre_C_D)       -0.170     9.830    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]
  -------------------------------------------------------------------
                         required time                          9.830    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                  8.957    

Slack (MET) :             8.983ns  (required time - arrival time)
  Source:                 i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.938ns  (logic 0.433ns (46.183%)  route 0.505ns (53.817%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18                                      0.000     0.000 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[21]/C
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[21]/Q
                         net (fo=1, routed)           0.505     0.938    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[21]
    SLICE_X43Y17         FDRE                                         r  i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y17         FDRE (Setup_fdre_C_D)       -0.079     9.921    i_system/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                          9.921    
                         arrival time                          -0.938    
  -------------------------------------------------------------------
                         slack                                  8.983    

Slack (MET) :             8.997ns  (required time - arrival time)
  Source:                 i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.833ns  (logic 0.348ns (41.773%)  route 0.485ns (58.227%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5                                       0.000     0.000 r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X27Y5          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.485     0.833    i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X28Y4          FDRE                                         r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y4          FDRE (Setup_fdre_C_D)       -0.170     9.830    i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.830    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                  8.997    

Slack (MET) :             9.044ns  (required time - arrival time)
  Source:                 i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_0_0_1  {rise@0.000ns fall@18.786ns period=37.572ns})
  Path Group:             clk_out1_MarsZX2_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.881ns  (logic 0.379ns (42.997%)  route 0.502ns (57.003%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0                                       0.000     0.000 r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X27Y0          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.502     0.881    i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[2]
    SLICE_X26Y0          FDRE                                         r  i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y0          FDRE (Setup_fdre_C_D)       -0.075     9.925    i_system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  9.044    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_MarsZX2_clk_wiz_1_0
  To Clock:  clk_out1_MarsZX2_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.641ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.817ns  (required time - arrival time)
  Source:                 i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][13]/CLR
                            (recovery check against rising-edge clock clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@10.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 0.538ns (8.215%)  route 6.011ns (91.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 9.081 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.414    -0.407    i_system/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y7          FDRE                                         r  i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.433     0.026 r  i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          4.288     4.314    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aresetn
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.105     4.419 f  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/adc_cnv_i_3/O
                         net (fo=1290, routed)        1.723     6.142    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X35Y78         FDCE                                         f  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    10.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897     6.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344     7.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.230     9.081    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X35Y78         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][13]/C
                         clock pessimism              0.328     9.409    
                         clock uncertainty           -0.119     9.290    
    SLICE_X35Y78         FDCE (Recov_fdce_C_CLR)     -0.331     8.959    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][13]
  -------------------------------------------------------------------
                         required time                          8.959    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  2.817    

Slack (MET) :             2.817ns  (required time - arrival time)
  Source:                 i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][9]/CLR
                            (recovery check against rising-edge clock clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@10.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 0.538ns (8.215%)  route 6.011ns (91.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 9.081 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.414    -0.407    i_system/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y7          FDRE                                         r  i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.433     0.026 r  i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          4.288     4.314    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aresetn
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.105     4.419 f  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/adc_cnv_i_3/O
                         net (fo=1290, routed)        1.723     6.142    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X35Y78         FDCE                                         f  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    10.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897     6.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344     7.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.230     9.081    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X35Y78         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][9]/C
                         clock pessimism              0.328     9.409    
                         clock uncertainty           -0.119     9.290    
    SLICE_X35Y78         FDCE (Recov_fdce_C_CLR)     -0.331     8.959    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.959    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  2.817    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@10.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.518ns  (logic 0.538ns (8.254%)  route 5.980ns (91.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.913ns = ( 9.087 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.414    -0.407    i_system/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y7          FDRE                                         r  i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.433     0.026 r  i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          4.288     4.314    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aresetn
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.105     4.419 f  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/adc_cnv_i_3/O
                         net (fo=1290, routed)        1.692     6.111    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X29Y66         FDCE                                         f  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    10.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897     6.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344     7.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.236     9.087    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X29Y66         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][0]/C
                         clock pessimism              0.328     9.415    
                         clock uncertainty           -0.119     9.296    
    SLICE_X29Y66         FDCE (Recov_fdce_C_CLR)     -0.331     8.965    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[2][0]/CLR
                            (recovery check against rising-edge clock clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@10.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.518ns  (logic 0.538ns (8.254%)  route 5.980ns (91.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.913ns = ( 9.087 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.414    -0.407    i_system/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y7          FDRE                                         r  i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.433     0.026 r  i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          4.288     4.314    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aresetn
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.105     4.419 f  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/adc_cnv_i_3/O
                         net (fo=1290, routed)        1.692     6.111    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X29Y66         FDCE                                         f  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    10.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897     6.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344     7.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.236     9.087    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X29Y66         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[2][0]/C
                         clock pessimism              0.328     9.415    
                         clock uncertainty           -0.119     9.296    
    SLICE_X29Y66         FDCE (Recov_fdce_C_CLR)     -0.331     8.965    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[2][0]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[2][1]/CLR
                            (recovery check against rising-edge clock clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@10.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.518ns  (logic 0.538ns (8.254%)  route 5.980ns (91.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.913ns = ( 9.087 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.414    -0.407    i_system/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y7          FDRE                                         r  i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.433     0.026 r  i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          4.288     4.314    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aresetn
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.105     4.419 f  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/adc_cnv_i_3/O
                         net (fo=1290, routed)        1.692     6.111    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X29Y66         FDCE                                         f  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    10.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897     6.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344     7.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.236     9.087    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X29Y66         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[2][1]/C
                         clock pessimism              0.328     9.415    
                         clock uncertainty           -0.119     9.296    
    SLICE_X29Y66         FDCE (Recov_fdce_C_CLR)     -0.331     8.965    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[2][3]/CLR
                            (recovery check against rising-edge clock clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@10.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.518ns  (logic 0.538ns (8.254%)  route 5.980ns (91.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.913ns = ( 9.087 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.414    -0.407    i_system/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y7          FDRE                                         r  i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.433     0.026 r  i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          4.288     4.314    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aresetn
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.105     4.419 f  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/adc_cnv_i_3/O
                         net (fo=1290, routed)        1.692     6.111    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X29Y66         FDCE                                         f  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    10.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897     6.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344     7.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.236     9.087    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X29Y66         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[2][3]/C
                         clock pessimism              0.328     9.415    
                         clock uncertainty           -0.119     9.296    
    SLICE_X29Y66         FDCE (Recov_fdce_C_CLR)     -0.331     8.965    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@10.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 0.538ns (8.404%)  route 5.864ns (91.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.916ns = ( 9.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.414    -0.407    i_system/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y7          FDRE                                         r  i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.433     0.026 r  i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          4.288     4.314    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aresetn
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.105     4.419 f  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/adc_cnv_i_3/O
                         net (fo=1290, routed)        1.576     5.995    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X26Y66         FDCE                                         f  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    10.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897     6.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344     7.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.233     9.084    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X26Y66         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][1]/C
                         clock pessimism              0.328     9.412    
                         clock uncertainty           -0.119     9.293    
    SLICE_X26Y66         FDCE (Recov_fdce_C_CLR)     -0.331     8.962    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.962    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][2]/CLR
                            (recovery check against rising-edge clock clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@10.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 0.538ns (8.404%)  route 5.864ns (91.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.916ns = ( 9.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.414    -0.407    i_system/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y7          FDRE                                         r  i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.433     0.026 r  i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          4.288     4.314    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aresetn
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.105     4.419 f  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/adc_cnv_i_3/O
                         net (fo=1290, routed)        1.576     5.995    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X26Y66         FDCE                                         f  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    10.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897     6.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344     7.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.233     9.084    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X26Y66         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][2]/C
                         clock pessimism              0.328     9.412    
                         clock uncertainty           -0.119     9.293    
    SLICE_X26Y66         FDCE (Recov_fdce_C_CLR)     -0.331     8.962    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.962    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][3]/CLR
                            (recovery check against rising-edge clock clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@10.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 0.538ns (8.404%)  route 5.864ns (91.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.916ns = ( 9.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.414    -0.407    i_system/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y7          FDRE                                         r  i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.433     0.026 r  i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          4.288     4.314    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aresetn
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.105     4.419 f  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/adc_cnv_i_3/O
                         net (fo=1290, routed)        1.576     5.995    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X26Y66         FDCE                                         f  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    10.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897     6.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344     7.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.233     9.084    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X26Y66         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][3]/C
                         clock pessimism              0.328     9.412    
                         clock uncertainty           -0.119     9.293    
    SLICE_X26Y66         FDCE (Recov_fdce_C_CLR)     -0.331     8.962    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.962    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][4]/CLR
                            (recovery check against rising-edge clock clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@10.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 0.538ns (8.404%)  route 5.864ns (91.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.916ns = ( 9.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.498    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.887    -3.389 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.483    -1.906    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -1.821 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.414    -0.407    i_system/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y7          FDRE                                         r  i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.433     0.026 r  i_system/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          4.288     4.314    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aresetn
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.105     4.419 f  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/adc_cnv_i_3/O
                         net (fo=1290, routed)        1.576     5.995    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X26Y66         FDCE                                         f  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000    10.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.326    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.897     6.430 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.344     7.774    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.851 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       1.233     9.084    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s00_axi_aclk
    SLICE_X26Y66         FDCE                                         r  i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][4]/C
                         clock pessimism              0.328     9.412    
                         clock uncertainty           -0.119     9.293    
    SLICE_X26Y66         FDCE (Recov_fdce_C_CLR)     -0.331     8.962    i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/s_adc_data_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.962    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                  2.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.708%)  route 0.401ns (68.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.588    -0.507    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y1           FDRE                                         r  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.142    -0.223    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y1           LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.258     0.080    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X4Y1           FDCE                                         f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.856    -0.741    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y1           FDCE                                         r  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.247    -0.494    
    SLICE_X4Y1           FDCE (Remov_fdce_C_CLR)     -0.067    -0.561    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.708%)  route 0.401ns (68.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.588    -0.507    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y1           FDRE                                         r  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.142    -0.223    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y1           LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.258     0.080    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X4Y1           FDCE                                         f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.856    -0.741    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y1           FDCE                                         r  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.247    -0.494    
    SLICE_X4Y1           FDCE (Remov_fdce_C_CLR)     -0.067    -0.561    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.708%)  route 0.401ns (68.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.588    -0.507    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y1           FDRE                                         r  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.142    -0.223    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y1           LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.258     0.080    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X4Y1           FDCE                                         f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.856    -0.741    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y1           FDCE                                         r  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.247    -0.494    
    SLICE_X4Y1           FDCE (Remov_fdce_C_CLR)     -0.067    -0.561    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.450%)  route 0.405ns (68.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.588    -0.507    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y1           FDRE                                         r  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.142    -0.223    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y1           LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.263     0.085    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X4Y0           FDCE                                         f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.856    -0.741    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y0           FDCE                                         r  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.250    -0.491    
    SLICE_X4Y0           FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.450%)  route 0.405ns (68.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.588    -0.507    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y1           FDRE                                         r  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.142    -0.223    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y1           LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.263     0.085    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X4Y0           FDCE                                         f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.856    -0.741    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y0           FDCE                                         r  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.250    -0.491    
    SLICE_X4Y0           FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.450%)  route 0.405ns (68.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.588    -0.507    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y1           FDRE                                         r  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.142    -0.223    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y1           LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.263     0.085    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X4Y0           FDCE                                         f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.856    -0.741    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y0           FDCE                                         r  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.250    -0.491    
    SLICE_X4Y0           FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.450%)  route 0.405ns (68.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.588    -0.507    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y1           FDRE                                         r  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.142    -0.223    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y1           LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.263     0.085    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X4Y0           FDCE                                         f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.856    -0.741    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y0           FDCE                                         r  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.250    -0.491    
    SLICE_X4Y0           FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.450%)  route 0.405ns (68.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.588    -0.507    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y1           FDRE                                         r  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.142    -0.223    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y1           LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.263     0.085    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X4Y0           FDCE                                         f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.856    -0.741    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y0           FDCE                                         r  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.250    -0.491    
    SLICE_X4Y0           FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.450%)  route 0.405ns (68.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.588    -0.507    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y1           FDRE                                         r  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.142    -0.223    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y1           LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.263     0.085    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X4Y0           FDCE                                         f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.856    -0.741    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y0           FDCE                                         r  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.250    -0.491    
    SLICE_X4Y0           FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_MarsZX2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns - clk_out1_MarsZX2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.450%)  route 0.405ns (68.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.588    -0.507    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y1           FDRE                                         r  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.142    -0.223    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y1           LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.263     0.085    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X4Y0           FDPE                                         f  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MarsZX2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_25mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system/clk_wiz_1/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_system/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_system/clk_wiz_1/inst/clk_in1_MarsZX2_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_system/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_system/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10653, routed)       0.856    -0.741    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y0           FDPE                                         r  i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.250    -0.491    
    SLICE_X4Y0           FDPE (Remov_fdpe_C_PRE)     -0.071    -0.562    i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.646    





