
ProjectAdumbrate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008904  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00088904  00088904  00010904  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000acc  20070000  0008890c  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000a33c  20070ad0  000893e0  00018ad0  2**3
                  ALLOC
  4 .stack        00002004  2007ae0c  0009371c  00018ad0  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00018acc  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00018af5  2**0
                  CONTENTS, READONLY
  7 .debug_info   00017b45  00000000  00000000  00018b50  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004152  00000000  00000000  00030695  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000010a8  00000000  00000000  000347e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000f90  00000000  00000000  0003588f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001cb6a  00000000  00000000  0003681f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00018bee  00000000  00000000  00053389  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0006bc03  00000000  00000000  0006bf77  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00003384  00000000  00000000  000d7b7c  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00009716  00000000  00000000  000daf00  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007ce10 	.word	0x2007ce10
   80004:	00082bed 	.word	0x00082bed
   80008:	00082be9 	.word	0x00082be9
   8000c:	00082be9 	.word	0x00082be9
   80010:	00082be9 	.word	0x00082be9
   80014:	00082be9 	.word	0x00082be9
   80018:	00082be9 	.word	0x00082be9
	...
   8002c:	00080491 	.word	0x00080491
   80030:	00082be9 	.word	0x00082be9
   80034:	00000000 	.word	0x00000000
   80038:	0008050d 	.word	0x0008050d
   8003c:	00080549 	.word	0x00080549
   80040:	00082be9 	.word	0x00082be9
   80044:	00082be9 	.word	0x00082be9
   80048:	00082be9 	.word	0x00082be9
   8004c:	00082be9 	.word	0x00082be9
   80050:	00082be9 	.word	0x00082be9
   80054:	00082be9 	.word	0x00082be9
   80058:	00082be9 	.word	0x00082be9
   8005c:	00082be9 	.word	0x00082be9
   80060:	00082be9 	.word	0x00082be9
   80064:	00082be9 	.word	0x00082be9
   80068:	00000000 	.word	0x00000000
   8006c:	00082a35 	.word	0x00082a35
   80070:	00082a49 	.word	0x00082a49
   80074:	00082a5d 	.word	0x00082a5d
   80078:	00082a71 	.word	0x00082a71
	...
   80084:	0008199d 	.word	0x0008199d
   80088:	00082be9 	.word	0x00082be9
   8008c:	00082be9 	.word	0x00082be9
   80090:	00082be9 	.word	0x00082be9
   80094:	00082be9 	.word	0x00082be9
   80098:	00082be9 	.word	0x00082be9
   8009c:	00082be9 	.word	0x00082be9
   800a0:	00082be9 	.word	0x00082be9
   800a4:	00000000 	.word	0x00000000
   800a8:	00082be9 	.word	0x00082be9
   800ac:	000824c5 	.word	0x000824c5
   800b0:	00082491 	.word	0x00082491
   800b4:	00082be9 	.word	0x00082be9
   800b8:	00082be9 	.word	0x00082be9
   800bc:	00082be9 	.word	0x00082be9
   800c0:	00082be9 	.word	0x00082be9
   800c4:	00082be9 	.word	0x00082be9
   800c8:	00082be9 	.word	0x00082be9
   800cc:	00082be9 	.word	0x00082be9
   800d0:	00082be9 	.word	0x00082be9
   800d4:	00082be9 	.word	0x00082be9
   800d8:	00082be9 	.word	0x00082be9
   800dc:	00082be9 	.word	0x00082be9
   800e0:	00082be9 	.word	0x00082be9
   800e4:	00082be9 	.word	0x00082be9
   800e8:	00082be9 	.word	0x00082be9
   800ec:	00082be9 	.word	0x00082be9
   800f0:	00082be9 	.word	0x00082be9

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070ad0 	.word	0x20070ad0
   80110:	00000000 	.word	0x00000000
   80114:	0008890c 	.word	0x0008890c

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	0008890c 	.word	0x0008890c
   8013c:	20070ad4 	.word	0x20070ad4
   80140:	0008890c 	.word	0x0008890c
   80144:	00000000 	.word	0x00000000

00080148 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80148:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8014c:	460c      	mov	r4, r1
   8014e:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80150:	b960      	cbnz	r0, 8016c <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   80152:	2a00      	cmp	r2, #0
   80154:	dd0e      	ble.n	80174 <_read+0x2c>
   80156:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80158:	4e09      	ldr	r6, [pc, #36]	; (80180 <_read+0x38>)
   8015a:	4d0a      	ldr	r5, [pc, #40]	; (80184 <_read+0x3c>)
   8015c:	6830      	ldr	r0, [r6, #0]
   8015e:	4621      	mov	r1, r4
   80160:	682b      	ldr	r3, [r5, #0]
   80162:	4798      	blx	r3
		ptr++;
   80164:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   80166:	42bc      	cmp	r4, r7
   80168:	d1f8      	bne.n	8015c <_read+0x14>
   8016a:	e006      	b.n	8017a <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   8016c:	f04f 30ff 	mov.w	r0, #4294967295
   80170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   80174:	2000      	movs	r0, #0
   80176:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   8017a:	4640      	mov	r0, r8
	}
	return nChars;
}
   8017c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80180:	2007adac 	.word	0x2007adac
   80184:	2007ada4 	.word	0x2007ada4

00080188 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   80188:	b4f0      	push	{r4, r5, r6, r7}
   8018a:	b08c      	sub	sp, #48	; 0x30
   8018c:	4607      	mov	r7, r0
   8018e:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   80190:	ac01      	add	r4, sp, #4
   80192:	4d12      	ldr	r5, [pc, #72]	; (801dc <pwm_clocks_generate+0x54>)
   80194:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   80196:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80198:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8019a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   8019c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   801a0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   801a4:	466a      	mov	r2, sp
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   801a6:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   801a8:	f852 4f04 	ldr.w	r4, [r2, #4]!
   801ac:	fbb6 f4f4 	udiv	r4, r6, r4
   801b0:	fbb4 f4f7 	udiv	r4, r4, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   801b4:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
   801b8:	d903      	bls.n	801c2 <pwm_clocks_generate+0x3a>
			break;
		}
		ul_pre++;
   801ba:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   801bc:	2b0b      	cmp	r3, #11
   801be:	d1f3      	bne.n	801a8 <pwm_clocks_generate+0x20>
   801c0:	e004      	b.n	801cc <pwm_clocks_generate+0x44>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   801c2:	2b0a      	cmp	r3, #10
   801c4:	d805      	bhi.n	801d2 <pwm_clocks_generate+0x4a>
		return ul_div | (ul_pre << 8);
   801c6:	ea44 2003 	orr.w	r0, r4, r3, lsl #8
   801ca:	e004      	b.n	801d6 <pwm_clocks_generate+0x4e>
	} else {
		return PWM_INVALID_ARGUMENT;
   801cc:	f64f 70ff 	movw	r0, #65535	; 0xffff
   801d0:	e001      	b.n	801d6 <pwm_clocks_generate+0x4e>
   801d2:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   801d6:	b00c      	add	sp, #48	; 0x30
   801d8:	bcf0      	pop	{r4, r5, r6, r7}
   801da:	4770      	bx	lr
   801dc:	000884fc 	.word	0x000884fc

000801e0 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   801e0:	b570      	push	{r4, r5, r6, lr}
   801e2:	4606      	mov	r6, r0
   801e4:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   801e6:	6808      	ldr	r0, [r1, #0]
   801e8:	b140      	cbz	r0, 801fc <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   801ea:	6889      	ldr	r1, [r1, #8]
   801ec:	4b0b      	ldr	r3, [pc, #44]	; (8021c <pwm_init+0x3c>)
   801ee:	4798      	blx	r3
   801f0:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   801f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
   801f6:	4298      	cmp	r0, r3
   801f8:	d101      	bne.n	801fe <pwm_init+0x1e>
   801fa:	e00e      	b.n	8021a <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   801fc:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   801fe:	6860      	ldr	r0, [r4, #4]
   80200:	b140      	cbz	r0, 80214 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   80202:	68a1      	ldr	r1, [r4, #8]
   80204:	4b05      	ldr	r3, [pc, #20]	; (8021c <pwm_init+0x3c>)
   80206:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   80208:	f64f 73ff 	movw	r3, #65535	; 0xffff
   8020c:	4298      	cmp	r0, r3
   8020e:	d004      	beq.n	8021a <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   80210:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   80214:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   80216:	2000      	movs	r0, #0
   80218:	bd70      	pop	{r4, r5, r6, pc}
}
   8021a:	bd70      	pop	{r4, r5, r6, pc}
   8021c:	00080189 	.word	0x00080189

00080220 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   80220:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   80222:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   80224:	8a8c      	ldrh	r4, [r1, #20]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80226:	684a      	ldr	r2, [r1, #4]
   80228:	f002 020f 	and.w	r2, r2, #15
   8022c:	4314      	orrs	r4, r2
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   8022e:	890d      	ldrh	r5, [r1, #8]
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   80230:	432c      	orrs	r4, r5
   80232:	7a8a      	ldrb	r2, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
   80234:	ea44 2442 	orr.w	r4, r4, r2, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   80238:	7d8a      	ldrb	r2, [r1, #22]
   8023a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   8023e:	7dca      	ldrb	r2, [r1, #23]
   80240:	ea44 4442 	orr.w	r4, r4, r2, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   80244:	7e0a      	ldrb	r2, [r1, #24]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80246:	ea44 4482 	orr.w	r4, r4, r2, lsl #18
   8024a:	eb00 1243 	add.w	r2, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   8024e:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   80252:	68cc      	ldr	r4, [r1, #12]
   80254:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   80258:	690c      	ldr	r4, [r1, #16]
   8025a:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   8025e:	7d8a      	ldrb	r2, [r1, #22]
   80260:	b13a      	cbz	r2, 80272 <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   80262:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   80264:	8b4a      	ldrh	r2, [r1, #26]
   80266:	ea42 4404 	orr.w	r4, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   8026a:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   8026e:	f8c2 4218 	str.w	r4, [r2, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   80272:	6c85      	ldr	r5, [r0, #72]	; 0x48
   80274:	f04f 1201 	mov.w	r2, #65537	; 0x10001
   80278:	409a      	lsls	r2, r3
   8027a:	43d2      	mvns	r2, r2
   8027c:	4015      	ands	r5, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   8027e:	7fce      	ldrb	r6, [r1, #31]
   80280:	409e      	lsls	r6, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   80282:	7f8c      	ldrb	r4, [r1, #30]
   80284:	409c      	lsls	r4, r3
   80286:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   8028a:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   8028c:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   8028e:	6c44      	ldr	r4, [r0, #68]	; 0x44
   80290:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   80292:	f891 5021 	ldrb.w	r5, [r1, #33]	; 0x21
   80296:	409d      	lsls	r5, r3
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   80298:	f891 4020 	ldrb.w	r4, [r1, #32]
   8029c:	409c      	lsls	r4, r3
   8029e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   802a2:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   802a4:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   802a6:	2201      	movs	r2, #1
   802a8:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
   802aa:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   802ae:	b11c      	cbz	r4, 802b8 <pwm_channel_init+0x98>
		p_pwm->PWM_SCM |= channel;
   802b0:	6a04      	ldr	r4, [r0, #32]
   802b2:	4314      	orrs	r4, r2
   802b4:	6204      	str	r4, [r0, #32]
   802b6:	e003      	b.n	802c0 <pwm_channel_init+0xa0>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   802b8:	6a04      	ldr	r4, [r0, #32]
   802ba:	ea24 0402 	bic.w	r4, r4, r2
   802be:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   802c0:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   802c4:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   802c6:	6e84      	ldr	r4, [r0, #104]	; 0x68
   802c8:	bf0c      	ite	eq
   802ca:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   802cc:	4394      	bicne	r4, r2
   802ce:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   802d0:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   802d4:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   802d6:	6e84      	ldr	r4, [r0, #104]	; 0x68
   802d8:	bf0c      	ite	eq
   802da:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   802de:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
   802e2:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   802e4:	2b03      	cmp	r3, #3
   802e6:	d80c      	bhi.n	80302 <pwm_channel_init+0xe2>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   802e8:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   802ea:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   802ec:	22ff      	movs	r2, #255	; 0xff
   802ee:	409a      	lsls	r2, r3
   802f0:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   802f4:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   802f8:	fa01 f303 	lsl.w	r3, r1, r3
   802fc:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   802fe:	66c3      	str	r3, [r0, #108]	; 0x6c
   80300:	e00c      	b.n	8031c <pwm_channel_init+0xfc>
	} else {
		ch_num -= 4;
   80302:	3b04      	subs	r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   80304:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   80306:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   80308:	22ff      	movs	r2, #255	; 0xff
   8030a:	409a      	lsls	r2, r3
   8030c:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   80310:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   80314:	fa01 f303 	lsl.w	r3, r1, r3
   80318:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE2 = fault_enable_reg;
   8031a:	6703      	str	r3, [r0, #112]	; 0x70
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
   8031c:	2000      	movs	r0, #0
   8031e:	bc70      	pop	{r4, r5, r6}
   80320:	4770      	bx	lr
   80322:	bf00      	nop

00080324 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
   80324:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   80326:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   80328:	690b      	ldr	r3, [r1, #16]
   8032a:	4293      	cmp	r3, r2
   8032c:	d306      	bcc.n	8033c <pwm_channel_update_duty+0x18>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   8032e:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   80330:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   80334:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
   80338:	2000      	movs	r0, #0
   8033a:	e001      	b.n	80340 <pwm_channel_update_duty+0x1c>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
   8033c:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   80340:	f85d 4b04 	ldr.w	r4, [sp], #4
   80344:	4770      	bx	lr
   80346:	bf00      	nop

00080348 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   80348:	2301      	movs	r3, #1
   8034a:	fa03 f101 	lsl.w	r1, r3, r1
   8034e:	6041      	str	r1, [r0, #4]
   80350:	4770      	bx	lr
   80352:	bf00      	nop

00080354 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   80354:	2301      	movs	r3, #1
   80356:	fa03 f101 	lsl.w	r1, r3, r1
   8035a:	6081      	str	r1, [r0, #8]
   8035c:	4770      	bx	lr
   8035e:	bf00      	nop

00080360 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   80360:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   80362:	0189      	lsls	r1, r1, #6
   80364:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   80366:	2402      	movs	r4, #2
   80368:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   8036a:	f04f 31ff 	mov.w	r1, #4294967295
   8036e:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   80370:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   80372:	605a      	str	r2, [r3, #4]
}
   80374:	f85d 4b04 	ldr.w	r4, [sp], #4
   80378:	4770      	bx	lr
   8037a:	bf00      	nop

0008037c <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   8037c:	0189      	lsls	r1, r1, #6
   8037e:	2305      	movs	r3, #5
   80380:	5043      	str	r3, [r0, r1]
   80382:	4770      	bx	lr

00080384 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   80384:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   80388:	624a      	str	r2, [r1, #36]	; 0x24
   8038a:	4770      	bx	lr

0008038c <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8038c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
   80390:	6a08      	ldr	r0, [r1, #32]
}
   80392:	4770      	bx	lr

00080394 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   80394:	6943      	ldr	r3, [r0, #20]
   80396:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   8039a:	bf1d      	ittte	ne
   8039c:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   803a0:	61c1      	strne	r1, [r0, #28]
	return 0;
   803a2:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   803a4:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   803a6:	4770      	bx	lr

000803a8 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   803a8:	6943      	ldr	r3, [r0, #20]
   803aa:	f013 0f01 	tst.w	r3, #1
   803ae:	d005      	beq.n	803bc <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   803b0:	6983      	ldr	r3, [r0, #24]
   803b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
   803b6:	600b      	str	r3, [r1, #0]

	return 0;
   803b8:	2000      	movs	r0, #0
   803ba:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   803bc:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   803be:	4770      	bx	lr

000803c0 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   803c0:	f100 0308 	add.w	r3, r0, #8
   803c4:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   803c6:	f04f 32ff 	mov.w	r2, #4294967295
   803ca:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   803cc:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   803ce:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   803d0:	2300      	movs	r3, #0
   803d2:	6003      	str	r3, [r0, #0]
   803d4:	4770      	bx	lr
   803d6:	bf00      	nop

000803d8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   803d8:	2300      	movs	r3, #0
   803da:	6103      	str	r3, [r0, #16]
   803dc:	4770      	bx	lr
   803de:	bf00      	nop

000803e0 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   803e0:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   803e2:	685a      	ldr	r2, [r3, #4]
   803e4:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   803e6:	6842      	ldr	r2, [r0, #4]
   803e8:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   803ea:	685a      	ldr	r2, [r3, #4]
   803ec:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   803ee:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   803f0:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   803f2:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   803f4:	6803      	ldr	r3, [r0, #0]
   803f6:	3301      	adds	r3, #1
   803f8:	6003      	str	r3, [r0, #0]
   803fa:	4770      	bx	lr

000803fc <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   803fc:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   803fe:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   80400:	f1b4 3fff 	cmp.w	r4, #4294967295
   80404:	d101      	bne.n	8040a <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   80406:	6903      	ldr	r3, [r0, #16]
   80408:	e00a      	b.n	80420 <vListInsert+0x24>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   8040a:	f100 0308 	add.w	r3, r0, #8
   8040e:	68c2      	ldr	r2, [r0, #12]
   80410:	6812      	ldr	r2, [r2, #0]
   80412:	4294      	cmp	r4, r2
   80414:	d304      	bcc.n	80420 <vListInsert+0x24>
   80416:	685b      	ldr	r3, [r3, #4]
   80418:	685a      	ldr	r2, [r3, #4]
   8041a:	6812      	ldr	r2, [r2, #0]
   8041c:	4294      	cmp	r4, r2
   8041e:	d2fa      	bcs.n	80416 <vListInsert+0x1a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   80420:	685a      	ldr	r2, [r3, #4]
   80422:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80424:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   80426:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   80428:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   8042a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   8042c:	6803      	ldr	r3, [r0, #0]
   8042e:	3301      	adds	r3, #1
   80430:	6003      	str	r3, [r0, #0]
}
   80432:	f85d 4b04 	ldr.w	r4, [sp], #4
   80436:	4770      	bx	lr

00080438 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   80438:	6843      	ldr	r3, [r0, #4]
   8043a:	6882      	ldr	r2, [r0, #8]
   8043c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   8043e:	6883      	ldr	r3, [r0, #8]
   80440:	6842      	ldr	r2, [r0, #4]
   80442:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   80444:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   80446:	685a      	ldr	r2, [r3, #4]
   80448:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   8044a:	bf04      	itt	eq
   8044c:	6882      	ldreq	r2, [r0, #8]
   8044e:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   80450:	2200      	movs	r2, #0
   80452:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   80454:	681a      	ldr	r2, [r3, #0]
   80456:	3a01      	subs	r2, #1
   80458:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   8045a:	6818      	ldr	r0, [r3, #0]
}
   8045c:	4770      	bx	lr
   8045e:	bf00      	nop

00080460 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   80460:	4803      	ldr	r0, [pc, #12]	; (80470 <prvPortStartFirstTask+0x10>)
   80462:	6800      	ldr	r0, [r0, #0]
   80464:	6800      	ldr	r0, [r0, #0]
   80466:	f380 8808 	msr	MSP, r0
   8046a:	b662      	cpsie	i
   8046c:	df00      	svc	0
   8046e:	bf00      	nop
   80470:	e000ed08 	.word	0xe000ed08

00080474 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   80474:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   80478:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   8047c:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   80480:	2300      	movs	r3, #0
   80482:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   80486:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   8048a:	3840      	subs	r0, #64	; 0x40
   8048c:	4770      	bx	lr
   8048e:	bf00      	nop

00080490 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   80490:	4b06      	ldr	r3, [pc, #24]	; (804ac <pxCurrentTCBConst2>)
   80492:	6819      	ldr	r1, [r3, #0]
   80494:	6808      	ldr	r0, [r1, #0]
   80496:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8049a:	f380 8809 	msr	PSP, r0
   8049e:	f04f 0000 	mov.w	r0, #0
   804a2:	f380 8811 	msr	BASEPRI, r0
   804a6:	f04e 0e0d 	orr.w	lr, lr, #13
   804aa:	4770      	bx	lr

000804ac <pxCurrentTCBConst2>:
   804ac:	2007abb4 	.word	0x2007abb4

000804b0 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   804b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   804b4:	4b01      	ldr	r3, [pc, #4]	; (804bc <vPortYieldFromISR+0xc>)
   804b6:	601a      	str	r2, [r3, #0]
   804b8:	4770      	bx	lr
   804ba:	bf00      	nop
   804bc:	e000ed04 	.word	0xe000ed04

000804c0 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   804c0:	f3ef 8011 	mrs	r0, BASEPRI
   804c4:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   804c8:	f381 8811 	msr	BASEPRI, r1
   804cc:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   804ce:	2000      	movs	r0, #0

000804d0 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   804d0:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   804d2:	4b03      	ldr	r3, [pc, #12]	; (804e0 <vPortEnterCritical+0x10>)
   804d4:	4798      	blx	r3
	uxCriticalNesting++;
   804d6:	4b03      	ldr	r3, [pc, #12]	; (804e4 <vPortEnterCritical+0x14>)
   804d8:	681a      	ldr	r2, [r3, #0]
   804da:	3201      	adds	r2, #1
   804dc:	601a      	str	r2, [r3, #0]
   804de:	bd08      	pop	{r3, pc}
   804e0:	000804c1 	.word	0x000804c1
   804e4:	20070138 	.word	0x20070138

000804e8 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   804e8:	f380 8811 	msr	BASEPRI, r0
   804ec:	4770      	bx	lr
   804ee:	bf00      	nop

000804f0 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   804f0:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   804f2:	4a04      	ldr	r2, [pc, #16]	; (80504 <vPortExitCritical+0x14>)
   804f4:	6813      	ldr	r3, [r2, #0]
   804f6:	3b01      	subs	r3, #1
   804f8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   804fa:	b913      	cbnz	r3, 80502 <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   804fc:	2000      	movs	r0, #0
   804fe:	4b02      	ldr	r3, [pc, #8]	; (80508 <vPortExitCritical+0x18>)
   80500:	4798      	blx	r3
   80502:	bd08      	pop	{r3, pc}
   80504:	20070138 	.word	0x20070138
   80508:	000804e9 	.word	0x000804e9

0008050c <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   8050c:	f3ef 8009 	mrs	r0, PSP
   80510:	4b0c      	ldr	r3, [pc, #48]	; (80544 <pxCurrentTCBConst>)
   80512:	681a      	ldr	r2, [r3, #0]
   80514:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80518:	6010      	str	r0, [r2, #0]
   8051a:	e92d 4008 	stmdb	sp!, {r3, lr}
   8051e:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   80522:	f380 8811 	msr	BASEPRI, r0
   80526:	f000 fecf 	bl	812c8 <vTaskSwitchContext>
   8052a:	f04f 0000 	mov.w	r0, #0
   8052e:	f380 8811 	msr	BASEPRI, r0
   80532:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   80536:	6819      	ldr	r1, [r3, #0]
   80538:	6808      	ldr	r0, [r1, #0]
   8053a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8053e:	f380 8809 	msr	PSP, r0
   80542:	4770      	bx	lr

00080544 <pxCurrentTCBConst>:
   80544:	2007abb4 	.word	0x2007abb4

00080548 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   80548:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   8054a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   8054e:	4b05      	ldr	r3, [pc, #20]	; (80564 <SysTick_Handler+0x1c>)
   80550:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   80552:	4b05      	ldr	r3, [pc, #20]	; (80568 <SysTick_Handler+0x20>)
   80554:	4798      	blx	r3
	{
		vTaskIncrementTick();
   80556:	4b05      	ldr	r3, [pc, #20]	; (8056c <SysTick_Handler+0x24>)
   80558:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   8055a:	2000      	movs	r0, #0
   8055c:	4b04      	ldr	r3, [pc, #16]	; (80570 <SysTick_Handler+0x28>)
   8055e:	4798      	blx	r3
   80560:	bd08      	pop	{r3, pc}
   80562:	bf00      	nop
   80564:	e000ed04 	.word	0xe000ed04
   80568:	000804c1 	.word	0x000804c1
   8056c:	00080fd5 	.word	0x00080fd5
   80570:	000804e9 	.word	0x000804e9

00080574 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   80574:	4a03      	ldr	r2, [pc, #12]	; (80584 <vPortSetupTimerInterrupt+0x10>)
   80576:	4b04      	ldr	r3, [pc, #16]	; (80588 <vPortSetupTimerInterrupt+0x14>)
   80578:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   8057a:	2207      	movs	r2, #7
   8057c:	3b04      	subs	r3, #4
   8057e:	601a      	str	r2, [r3, #0]
   80580:	4770      	bx	lr
   80582:	bf00      	nop
   80584:	0001481f 	.word	0x0001481f
   80588:	e000e014 	.word	0xe000e014

0008058c <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   8058c:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   8058e:	4b09      	ldr	r3, [pc, #36]	; (805b4 <xPortStartScheduler+0x28>)
   80590:	681a      	ldr	r2, [r3, #0]
   80592:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   80596:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   80598:	681a      	ldr	r2, [r3, #0]
   8059a:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   8059e:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   805a0:	4b05      	ldr	r3, [pc, #20]	; (805b8 <xPortStartScheduler+0x2c>)
   805a2:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   805a4:	2400      	movs	r4, #0
   805a6:	4b05      	ldr	r3, [pc, #20]	; (805bc <xPortStartScheduler+0x30>)
   805a8:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   805aa:	4b05      	ldr	r3, [pc, #20]	; (805c0 <xPortStartScheduler+0x34>)
   805ac:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
   805ae:	4620      	mov	r0, r4
   805b0:	bd10      	pop	{r4, pc}
   805b2:	bf00      	nop
   805b4:	e000ed20 	.word	0xe000ed20
   805b8:	00080575 	.word	0x00080575
   805bc:	20070138 	.word	0x20070138
   805c0:	00080461 	.word	0x00080461

000805c4 <prvInsertBlockIntoFreeList>:
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   805c4:	b430      	push	{r4, r5}
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   805c6:	4a13      	ldr	r2, [pc, #76]	; (80614 <prvInsertBlockIntoFreeList+0x50>)
   805c8:	6813      	ldr	r3, [r2, #0]
   805ca:	4283      	cmp	r3, r0
   805cc:	d201      	bcs.n	805d2 <prvInsertBlockIntoFreeList+0xe>
   805ce:	461a      	mov	r2, r3
   805d0:	e7fa      	b.n	805c8 <prvInsertBlockIntoFreeList+0x4>
   805d2:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   805d4:	6854      	ldr	r4, [r2, #4]
   805d6:	1915      	adds	r5, r2, r4
   805d8:	4285      	cmp	r5, r0
   805da:	d103      	bne.n	805e4 <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   805dc:	6868      	ldr	r0, [r5, #4]
   805de:	4404      	add	r4, r0
   805e0:	6054      	str	r4, [r2, #4]
   805e2:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   805e4:	6842      	ldr	r2, [r0, #4]
   805e6:	1884      	adds	r4, r0, r2
   805e8:	42a3      	cmp	r3, r4
   805ea:	d10c      	bne.n	80606 <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   805ec:	4c0a      	ldr	r4, [pc, #40]	; (80618 <prvInsertBlockIntoFreeList+0x54>)
   805ee:	6824      	ldr	r4, [r4, #0]
   805f0:	429c      	cmp	r4, r3
   805f2:	d006      	beq.n	80602 <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   805f4:	685b      	ldr	r3, [r3, #4]
   805f6:	441a      	add	r2, r3
   805f8:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   805fa:	680b      	ldr	r3, [r1, #0]
   805fc:	681b      	ldr	r3, [r3, #0]
   805fe:	6003      	str	r3, [r0, #0]
   80600:	e002      	b.n	80608 <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   80602:	6003      	str	r3, [r0, #0]
   80604:	e000      	b.n	80608 <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   80606:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   80608:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   8060a:	bf18      	it	ne
   8060c:	6008      	strne	r0, [r1, #0]
	}
}
   8060e:	bc30      	pop	{r4, r5}
   80610:	4770      	bx	lr
   80612:	bf00      	nop
   80614:	2007aaf4 	.word	0x2007aaf4
   80618:	2007aaf0 	.word	0x2007aaf0

0008061c <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   8061c:	b538      	push	{r3, r4, r5, lr}
   8061e:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   80620:	4b28      	ldr	r3, [pc, #160]	; (806c4 <pvPortMalloc+0xa8>)
   80622:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   80624:	4b28      	ldr	r3, [pc, #160]	; (806c8 <pvPortMalloc+0xac>)
   80626:	681b      	ldr	r3, [r3, #0]
   80628:	b99b      	cbnz	r3, 80652 <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   8062a:	4a28      	ldr	r2, [pc, #160]	; (806cc <pvPortMalloc+0xb0>)
   8062c:	4b28      	ldr	r3, [pc, #160]	; (806d0 <pvPortMalloc+0xb4>)
   8062e:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   80630:	2100      	movs	r1, #0
   80632:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   80634:	f649 72f0 	movw	r2, #40944	; 0x9ff0
   80638:	1898      	adds	r0, r3, r2
   8063a:	4d23      	ldr	r5, [pc, #140]	; (806c8 <pvPortMalloc+0xac>)
   8063c:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   8063e:	f649 75f4 	movw	r5, #40948	; 0x9ff4
   80642:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   80644:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   80646:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   80648:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   8064a:	4b22      	ldr	r3, [pc, #136]	; (806d4 <pvPortMalloc+0xb8>)
   8064c:	681a      	ldr	r2, [r3, #0]
   8064e:	3a10      	subs	r2, #16
   80650:	601a      	str	r2, [r3, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   80652:	2c00      	cmp	r4, #0
   80654:	d02d      	beq.n	806b2 <pvPortMalloc+0x96>
		{
			xWantedSize += heapSTRUCT_SIZE;
   80656:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   8065a:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   8065e:	bf1c      	itt	ne
   80660:	f022 0207 	bicne.w	r2, r2, #7
   80664:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   80666:	1e51      	subs	r1, r2, #1
   80668:	f649 73fe 	movw	r3, #40958	; 0x9ffe
   8066c:	4299      	cmp	r1, r3
   8066e:	d822      	bhi.n	806b6 <pvPortMalloc+0x9a>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   80670:	4916      	ldr	r1, [pc, #88]	; (806cc <pvPortMalloc+0xb0>)
   80672:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   80674:	6863      	ldr	r3, [r4, #4]
   80676:	429a      	cmp	r2, r3
   80678:	d904      	bls.n	80684 <pvPortMalloc+0x68>
   8067a:	6823      	ldr	r3, [r4, #0]
   8067c:	b113      	cbz	r3, 80684 <pvPortMalloc+0x68>
   8067e:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   80680:	461c      	mov	r4, r3
   80682:	e7f7      	b.n	80674 <pvPortMalloc+0x58>
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   80684:	4b10      	ldr	r3, [pc, #64]	; (806c8 <pvPortMalloc+0xac>)
   80686:	681b      	ldr	r3, [r3, #0]
   80688:	429c      	cmp	r4, r3
   8068a:	d016      	beq.n	806ba <pvPortMalloc+0x9e>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   8068c:	680d      	ldr	r5, [r1, #0]
   8068e:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   80690:	6823      	ldr	r3, [r4, #0]
   80692:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   80694:	6863      	ldr	r3, [r4, #4]
   80696:	1a9b      	subs	r3, r3, r2
   80698:	2b20      	cmp	r3, #32
   8069a:	d904      	bls.n	806a6 <pvPortMalloc+0x8a>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   8069c:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   8069e:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   806a0:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   806a2:	4b0d      	ldr	r3, [pc, #52]	; (806d8 <pvPortMalloc+0xbc>)
   806a4:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   806a6:	4b0b      	ldr	r3, [pc, #44]	; (806d4 <pvPortMalloc+0xb8>)
   806a8:	681a      	ldr	r2, [r3, #0]
   806aa:	6861      	ldr	r1, [r4, #4]
   806ac:	1a52      	subs	r2, r2, r1
   806ae:	601a      	str	r2, [r3, #0]
   806b0:	e004      	b.n	806bc <pvPortMalloc+0xa0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   806b2:	2500      	movs	r5, #0
   806b4:	e002      	b.n	806bc <pvPortMalloc+0xa0>
   806b6:	2500      	movs	r5, #0
   806b8:	e000      	b.n	806bc <pvPortMalloc+0xa0>
   806ba:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   806bc:	4b07      	ldr	r3, [pc, #28]	; (806dc <pvPortMalloc+0xc0>)
   806be:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
   806c0:	4628      	mov	r0, r5
   806c2:	bd38      	pop	{r3, r4, r5, pc}
   806c4:	00080fa5 	.word	0x00080fa5
   806c8:	2007aaf0 	.word	0x2007aaf0
   806cc:	2007aaf4 	.word	0x2007aaf4
   806d0:	20070af0 	.word	0x20070af0
   806d4:	2007013c 	.word	0x2007013c
   806d8:	000805c5 	.word	0x000805c5
   806dc:	000810f5 	.word	0x000810f5

000806e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   806e0:	b510      	push	{r4, lr}
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   806e2:	4604      	mov	r4, r0
   806e4:	b168      	cbz	r0, 80702 <vPortFree+0x22>
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   806e6:	4b07      	ldr	r3, [pc, #28]	; (80704 <vPortFree+0x24>)
   806e8:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   806ea:	4b07      	ldr	r3, [pc, #28]	; (80708 <vPortFree+0x28>)
   806ec:	6819      	ldr	r1, [r3, #0]
   806ee:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   806f2:	440a      	add	r2, r1
   806f4:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   806f6:	f1a4 0010 	sub.w	r0, r4, #16
   806fa:	4b04      	ldr	r3, [pc, #16]	; (8070c <vPortFree+0x2c>)
   806fc:	4798      	blx	r3
		}
		xTaskResumeAll();
   806fe:	4b04      	ldr	r3, [pc, #16]	; (80710 <vPortFree+0x30>)
   80700:	4798      	blx	r3
   80702:	bd10      	pop	{r4, pc}
   80704:	00080fa5 	.word	0x00080fa5
   80708:	2007013c 	.word	0x2007013c
   8070c:	000805c5 	.word	0x000805c5
   80710:	000810f5 	.word	0x000810f5

00080714 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   80714:	b510      	push	{r4, lr}
   80716:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   80718:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8071a:	b93b      	cbnz	r3, 8072c <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   8071c:	6803      	ldr	r3, [r0, #0]
   8071e:	bb1b      	cbnz	r3, 80768 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   80720:	6840      	ldr	r0, [r0, #4]
   80722:	4b13      	ldr	r3, [pc, #76]	; (80770 <prvCopyDataToQueue+0x5c>)
   80724:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   80726:	2300      	movs	r3, #0
   80728:	6063      	str	r3, [r4, #4]
   8072a:	e01d      	b.n	80768 <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   8072c:	b96a      	cbnz	r2, 8074a <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   8072e:	6880      	ldr	r0, [r0, #8]
   80730:	461a      	mov	r2, r3
   80732:	4b10      	ldr	r3, [pc, #64]	; (80774 <prvCopyDataToQueue+0x60>)
   80734:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   80736:	68a2      	ldr	r2, [r4, #8]
   80738:	6c23      	ldr	r3, [r4, #64]	; 0x40
   8073a:	4413      	add	r3, r2
   8073c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   8073e:	6862      	ldr	r2, [r4, #4]
   80740:	4293      	cmp	r3, r2
   80742:	d311      	bcc.n	80768 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   80744:	6823      	ldr	r3, [r4, #0]
   80746:	60a3      	str	r3, [r4, #8]
   80748:	e00e      	b.n	80768 <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   8074a:	68c0      	ldr	r0, [r0, #12]
   8074c:	461a      	mov	r2, r3
   8074e:	4b09      	ldr	r3, [pc, #36]	; (80774 <prvCopyDataToQueue+0x60>)
   80750:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   80752:	6c22      	ldr	r2, [r4, #64]	; 0x40
   80754:	4252      	negs	r2, r2
   80756:	68e3      	ldr	r3, [r4, #12]
   80758:	4413      	add	r3, r2
   8075a:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   8075c:	6821      	ldr	r1, [r4, #0]
   8075e:	428b      	cmp	r3, r1
   80760:	d202      	bcs.n	80768 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   80762:	6863      	ldr	r3, [r4, #4]
   80764:	441a      	add	r2, r3
   80766:	60e2      	str	r2, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   80768:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   8076a:	3301      	adds	r3, #1
   8076c:	63a3      	str	r3, [r4, #56]	; 0x38
   8076e:	bd10      	pop	{r4, pc}
   80770:	000815e1 	.word	0x000815e1
   80774:	0008557d 	.word	0x0008557d

00080778 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   80778:	b538      	push	{r3, r4, r5, lr}
   8077a:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   8077c:	6805      	ldr	r5, [r0, #0]
   8077e:	b15d      	cbz	r5, 80798 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   80780:	6c02      	ldr	r2, [r0, #64]	; 0x40
   80782:	68c4      	ldr	r4, [r0, #12]
   80784:	4414      	add	r4, r2
   80786:	60c4      	str	r4, [r0, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   80788:	6840      	ldr	r0, [r0, #4]
   8078a:	4284      	cmp	r4, r0
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   8078c:	bf28      	it	cs
   8078e:	60dd      	strcs	r5, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   80790:	4608      	mov	r0, r1
   80792:	68d9      	ldr	r1, [r3, #12]
   80794:	4b01      	ldr	r3, [pc, #4]	; (8079c <prvCopyDataFromQueue+0x24>)
   80796:	4798      	blx	r3
   80798:	bd38      	pop	{r3, r4, r5, pc}
   8079a:	bf00      	nop
   8079c:	0008557d 	.word	0x0008557d

000807a0 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   807a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   807a2:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   807a4:	4b1d      	ldr	r3, [pc, #116]	; (8081c <prvUnlockQueue+0x7c>)
   807a6:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   807a8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   807aa:	2b00      	cmp	r3, #0
   807ac:	dd12      	ble.n	807d4 <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   807ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
   807b0:	b183      	cbz	r3, 807d4 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   807b2:	f104 0624 	add.w	r6, r4, #36	; 0x24
   807b6:	4d1a      	ldr	r5, [pc, #104]	; (80820 <prvUnlockQueue+0x80>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   807b8:	4f1a      	ldr	r7, [pc, #104]	; (80824 <prvUnlockQueue+0x84>)
   807ba:	e001      	b.n	807c0 <prvUnlockQueue+0x20>
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   807bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
   807be:	b14b      	cbz	r3, 807d4 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   807c0:	4630      	mov	r0, r6
   807c2:	47a8      	blx	r5
   807c4:	b100      	cbz	r0, 807c8 <prvUnlockQueue+0x28>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   807c6:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   807c8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   807ca:	3b01      	subs	r3, #1
   807cc:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   807ce:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   807d0:	2b00      	cmp	r3, #0
   807d2:	dcf3      	bgt.n	807bc <prvUnlockQueue+0x1c>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   807d4:	f04f 33ff 	mov.w	r3, #4294967295
   807d8:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   807da:	4b13      	ldr	r3, [pc, #76]	; (80828 <prvUnlockQueue+0x88>)
   807dc:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   807de:	4b0f      	ldr	r3, [pc, #60]	; (8081c <prvUnlockQueue+0x7c>)
   807e0:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   807e2:	6c63      	ldr	r3, [r4, #68]	; 0x44
   807e4:	2b00      	cmp	r3, #0
   807e6:	dd12      	ble.n	8080e <prvUnlockQueue+0x6e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   807e8:	6923      	ldr	r3, [r4, #16]
   807ea:	b183      	cbz	r3, 8080e <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   807ec:	f104 0610 	add.w	r6, r4, #16
   807f0:	4d0b      	ldr	r5, [pc, #44]	; (80820 <prvUnlockQueue+0x80>)
				{
					vTaskMissedYield();
   807f2:	4f0c      	ldr	r7, [pc, #48]	; (80824 <prvUnlockQueue+0x84>)
   807f4:	e001      	b.n	807fa <prvUnlockQueue+0x5a>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   807f6:	6923      	ldr	r3, [r4, #16]
   807f8:	b14b      	cbz	r3, 8080e <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   807fa:	4630      	mov	r0, r6
   807fc:	47a8      	blx	r5
   807fe:	b100      	cbz	r0, 80802 <prvUnlockQueue+0x62>
				{
					vTaskMissedYield();
   80800:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   80802:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80804:	3b01      	subs	r3, #1
   80806:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   80808:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8080a:	2b00      	cmp	r3, #0
   8080c:	dcf3      	bgt.n	807f6 <prvUnlockQueue+0x56>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   8080e:	f04f 33ff 	mov.w	r3, #4294967295
   80812:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   80814:	4b04      	ldr	r3, [pc, #16]	; (80828 <prvUnlockQueue+0x88>)
   80816:	4798      	blx	r3
   80818:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8081a:	bf00      	nop
   8081c:	000804d1 	.word	0x000804d1
   80820:	000813fd 	.word	0x000813fd
   80824:	0008152d 	.word	0x0008152d
   80828:	000804f1 	.word	0x000804f1

0008082c <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   8082c:	b538      	push	{r3, r4, r5, lr}
   8082e:	460d      	mov	r5, r1
	configASSERT( pxQueue );
   80830:	4604      	mov	r4, r0
   80832:	b918      	cbnz	r0, 8083c <xQueueGenericReset+0x10>
   80834:	4b16      	ldr	r3, [pc, #88]	; (80890 <xQueueGenericReset+0x64>)
   80836:	4798      	blx	r3
   80838:	bf00      	nop
   8083a:	e7fd      	b.n	80838 <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
   8083c:	4b15      	ldr	r3, [pc, #84]	; (80894 <xQueueGenericReset+0x68>)
   8083e:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   80840:	6823      	ldr	r3, [r4, #0]
   80842:	6c22      	ldr	r2, [r4, #64]	; 0x40
   80844:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   80846:	fb00 f002 	mul.w	r0, r0, r2
   8084a:	1819      	adds	r1, r3, r0
   8084c:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   8084e:	2100      	movs	r1, #0
   80850:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   80852:	60a3      	str	r3, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   80854:	1a82      	subs	r2, r0, r2
   80856:	4413      	add	r3, r2
   80858:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   8085a:	f04f 33ff 	mov.w	r3, #4294967295
   8085e:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   80860:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   80862:	b955      	cbnz	r5, 8087a <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80864:	6923      	ldr	r3, [r4, #16]
   80866:	b17b      	cbz	r3, 80888 <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   80868:	f104 0010 	add.w	r0, r4, #16
   8086c:	4b0a      	ldr	r3, [pc, #40]	; (80898 <xQueueGenericReset+0x6c>)
   8086e:	4798      	blx	r3
   80870:	2801      	cmp	r0, #1
   80872:	d109      	bne.n	80888 <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   80874:	4b09      	ldr	r3, [pc, #36]	; (8089c <xQueueGenericReset+0x70>)
   80876:	4798      	blx	r3
   80878:	e006      	b.n	80888 <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   8087a:	f104 0010 	add.w	r0, r4, #16
   8087e:	4d08      	ldr	r5, [pc, #32]	; (808a0 <xQueueGenericReset+0x74>)
   80880:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   80882:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80886:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   80888:	4b06      	ldr	r3, [pc, #24]	; (808a4 <xQueueGenericReset+0x78>)
   8088a:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   8088c:	2001      	movs	r0, #1
   8088e:	bd38      	pop	{r3, r4, r5, pc}
   80890:	000804c1 	.word	0x000804c1
   80894:	000804d1 	.word	0x000804d1
   80898:	000813fd 	.word	0x000813fd
   8089c:	000804b1 	.word	0x000804b1
   808a0:	000803c1 	.word	0x000803c1
   808a4:	000804f1 	.word	0x000804f1

000808a8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   808a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   808aa:	460d      	mov	r5, r1
   808ac:	4617      	mov	r7, r2
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   808ae:	4606      	mov	r6, r0
   808b0:	b188      	cbz	r0, 808d6 <xQueueGenericCreate+0x2e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   808b2:	2050      	movs	r0, #80	; 0x50
   808b4:	4b0e      	ldr	r3, [pc, #56]	; (808f0 <xQueueGenericCreate+0x48>)
   808b6:	4798      	blx	r3
		if( pxNewQueue != NULL )
   808b8:	4604      	mov	r4, r0
   808ba:	b160      	cbz	r0, 808d6 <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
   808bc:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   808c0:	3001      	adds	r0, #1
   808c2:	4b0b      	ldr	r3, [pc, #44]	; (808f0 <xQueueGenericCreate+0x48>)
   808c4:	4798      	blx	r3
   808c6:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   808c8:	b940      	cbnz	r0, 808dc <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   808ca:	4620      	mov	r0, r4
   808cc:	4b09      	ldr	r3, [pc, #36]	; (808f4 <xQueueGenericCreate+0x4c>)
   808ce:	4798      	blx	r3
   808d0:	e001      	b.n	808d6 <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
   808d2:	bf00      	nop
   808d4:	e7fd      	b.n	808d2 <xQueueGenericCreate+0x2a>
   808d6:	4b08      	ldr	r3, [pc, #32]	; (808f8 <xQueueGenericCreate+0x50>)
   808d8:	4798      	blx	r3
   808da:	e7fa      	b.n	808d2 <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   808dc:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   808de:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   808e0:	4620      	mov	r0, r4
   808e2:	2101      	movs	r1, #1
   808e4:	4b05      	ldr	r3, [pc, #20]	; (808fc <xQueueGenericCreate+0x54>)
   808e6:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   808e8:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   808ec:	4620      	mov	r0, r4
   808ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   808f0:	0008061d 	.word	0x0008061d
   808f4:	000806e1 	.word	0x000806e1
   808f8:	000804c1 	.word	0x000804c1
   808fc:	0008082d 	.word	0x0008082d

00080900 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   80900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80904:	b085      	sub	sp, #20
   80906:	468a      	mov	sl, r1
   80908:	9201      	str	r2, [sp, #4]
   8090a:	469b      	mov	fp, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   8090c:	4604      	mov	r4, r0
   8090e:	b918      	cbnz	r0, 80918 <xQueueGenericSend+0x18>
   80910:	4b36      	ldr	r3, [pc, #216]	; (809ec <xQueueGenericSend+0xec>)
   80912:	4798      	blx	r3
   80914:	bf00      	nop
   80916:	e7fd      	b.n	80914 <xQueueGenericSend+0x14>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80918:	b909      	cbnz	r1, 8091e <xQueueGenericSend+0x1e>
   8091a:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8091c:	b91b      	cbnz	r3, 80926 <xQueueGenericSend+0x26>

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   8091e:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   80920:	4e33      	ldr	r6, [pc, #204]	; (809f0 <xQueueGenericSend+0xf0>)
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   80922:	4d34      	ldr	r5, [pc, #208]	; (809f4 <xQueueGenericSend+0xf4>)
   80924:	e003      	b.n	8092e <xQueueGenericSend+0x2e>
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80926:	4b31      	ldr	r3, [pc, #196]	; (809ec <xQueueGenericSend+0xec>)
   80928:	4798      	blx	r3
   8092a:	bf00      	nop
   8092c:	e7fd      	b.n	8092a <xQueueGenericSend+0x2a>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   8092e:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   80930:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   80932:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80934:	429a      	cmp	r2, r3
   80936:	d212      	bcs.n	8095e <xQueueGenericSend+0x5e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   80938:	4620      	mov	r0, r4
   8093a:	4651      	mov	r1, sl
   8093c:	465a      	mov	r2, fp
   8093e:	4b2e      	ldr	r3, [pc, #184]	; (809f8 <xQueueGenericSend+0xf8>)
   80940:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80942:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80944:	b13b      	cbz	r3, 80956 <xQueueGenericSend+0x56>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   80946:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8094a:	4b2c      	ldr	r3, [pc, #176]	; (809fc <xQueueGenericSend+0xfc>)
   8094c:	4798      	blx	r3
   8094e:	2801      	cmp	r0, #1
   80950:	d101      	bne.n	80956 <xQueueGenericSend+0x56>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   80952:	4b2b      	ldr	r3, [pc, #172]	; (80a00 <xQueueGenericSend+0x100>)
   80954:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
   80956:	4b27      	ldr	r3, [pc, #156]	; (809f4 <xQueueGenericSend+0xf4>)
   80958:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   8095a:	2001      	movs	r0, #1
   8095c:	e043      	b.n	809e6 <xQueueGenericSend+0xe6>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   8095e:	9b01      	ldr	r3, [sp, #4]
   80960:	b91b      	cbnz	r3, 8096a <xQueueGenericSend+0x6a>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   80962:	4b24      	ldr	r3, [pc, #144]	; (809f4 <xQueueGenericSend+0xf4>)
   80964:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   80966:	2000      	movs	r0, #0
   80968:	e03d      	b.n	809e6 <xQueueGenericSend+0xe6>
				}
				else if( xEntryTimeSet == pdFALSE )
   8096a:	b91f      	cbnz	r7, 80974 <xQueueGenericSend+0x74>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   8096c:	a802      	add	r0, sp, #8
   8096e:	4b25      	ldr	r3, [pc, #148]	; (80a04 <xQueueGenericSend+0x104>)
   80970:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   80972:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   80974:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   80976:	4b24      	ldr	r3, [pc, #144]	; (80a08 <xQueueGenericSend+0x108>)
   80978:	4798      	blx	r3
		prvLockQueue( pxQueue );
   8097a:	47b0      	blx	r6
   8097c:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8097e:	f1b3 3fff 	cmp.w	r3, #4294967295
   80982:	bf04      	itt	eq
   80984:	2300      	moveq	r3, #0
   80986:	6463      	streq	r3, [r4, #68]	; 0x44
   80988:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8098a:	f1b3 3fff 	cmp.w	r3, #4294967295
   8098e:	bf04      	itt	eq
   80990:	2300      	moveq	r3, #0
   80992:	64a3      	streq	r3, [r4, #72]	; 0x48
   80994:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   80996:	a802      	add	r0, sp, #8
   80998:	a901      	add	r1, sp, #4
   8099a:	4b1c      	ldr	r3, [pc, #112]	; (80a0c <xQueueGenericSend+0x10c>)
   8099c:	4798      	blx	r3
   8099e:	b9e0      	cbnz	r0, 809da <xQueueGenericSend+0xda>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   809a0:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   809a2:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   809a6:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   809aa:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   809ac:	45c1      	cmp	r9, r8
   809ae:	d10e      	bne.n	809ce <xQueueGenericSend+0xce>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   809b0:	f104 0010 	add.w	r0, r4, #16
   809b4:	9901      	ldr	r1, [sp, #4]
   809b6:	4b16      	ldr	r3, [pc, #88]	; (80a10 <xQueueGenericSend+0x110>)
   809b8:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   809ba:	4620      	mov	r0, r4
   809bc:	4b15      	ldr	r3, [pc, #84]	; (80a14 <xQueueGenericSend+0x114>)
   809be:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   809c0:	4b15      	ldr	r3, [pc, #84]	; (80a18 <xQueueGenericSend+0x118>)
   809c2:	4798      	blx	r3
   809c4:	2800      	cmp	r0, #0
   809c6:	d1b2      	bne.n	8092e <xQueueGenericSend+0x2e>
				{
					portYIELD_WITHIN_API();
   809c8:	4b0d      	ldr	r3, [pc, #52]	; (80a00 <xQueueGenericSend+0x100>)
   809ca:	4798      	blx	r3
   809cc:	e7af      	b.n	8092e <xQueueGenericSend+0x2e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   809ce:	4620      	mov	r0, r4
   809d0:	4b10      	ldr	r3, [pc, #64]	; (80a14 <xQueueGenericSend+0x114>)
   809d2:	4798      	blx	r3
				( void ) xTaskResumeAll();
   809d4:	4b10      	ldr	r3, [pc, #64]	; (80a18 <xQueueGenericSend+0x118>)
   809d6:	4798      	blx	r3
   809d8:	e7a9      	b.n	8092e <xQueueGenericSend+0x2e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   809da:	4620      	mov	r0, r4
   809dc:	4b0d      	ldr	r3, [pc, #52]	; (80a14 <xQueueGenericSend+0x114>)
   809de:	4798      	blx	r3
			( void ) xTaskResumeAll();
   809e0:	4b0d      	ldr	r3, [pc, #52]	; (80a18 <xQueueGenericSend+0x118>)
   809e2:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   809e4:	2000      	movs	r0, #0
		}
	}
}
   809e6:	b005      	add	sp, #20
   809e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   809ec:	000804c1 	.word	0x000804c1
   809f0:	000804d1 	.word	0x000804d1
   809f4:	000804f1 	.word	0x000804f1
   809f8:	00080715 	.word	0x00080715
   809fc:	000813fd 	.word	0x000813fd
   80a00:	000804b1 	.word	0x000804b1
   80a04:	00081481 	.word	0x00081481
   80a08:	00080fa5 	.word	0x00080fa5
   80a0c:	000814a9 	.word	0x000814a9
   80a10:	00081359 	.word	0x00081359
   80a14:	000807a1 	.word	0x000807a1
   80a18:	000810f5 	.word	0x000810f5

00080a1c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   80a1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80a20:	460e      	mov	r6, r1
   80a22:	4615      	mov	r5, r2
   80a24:	4698      	mov	r8, r3
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   80a26:	4604      	mov	r4, r0
   80a28:	b918      	cbnz	r0, 80a32 <xQueueGenericSendFromISR+0x16>
   80a2a:	4b1c      	ldr	r3, [pc, #112]	; (80a9c <xQueueGenericSendFromISR+0x80>)
   80a2c:	4798      	blx	r3
   80a2e:	bf00      	nop
   80a30:	e7fd      	b.n	80a2e <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80a32:	b929      	cbnz	r1, 80a40 <xQueueGenericSendFromISR+0x24>
   80a34:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80a36:	b11b      	cbz	r3, 80a40 <xQueueGenericSendFromISR+0x24>
   80a38:	4b18      	ldr	r3, [pc, #96]	; (80a9c <xQueueGenericSendFromISR+0x80>)
   80a3a:	4798      	blx	r3
   80a3c:	bf00      	nop
   80a3e:	e7fd      	b.n	80a3c <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   80a40:	4b16      	ldr	r3, [pc, #88]	; (80a9c <xQueueGenericSendFromISR+0x80>)
   80a42:	4798      	blx	r3
   80a44:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   80a46:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   80a48:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80a4a:	429a      	cmp	r2, r3
   80a4c:	d218      	bcs.n	80a80 <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   80a4e:	4620      	mov	r0, r4
   80a50:	4631      	mov	r1, r6
   80a52:	4642      	mov	r2, r8
   80a54:	4b12      	ldr	r3, [pc, #72]	; (80aa0 <xQueueGenericSendFromISR+0x84>)
   80a56:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   80a58:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80a5a:	f1b3 3fff 	cmp.w	r3, #4294967295
   80a5e:	d10a      	bne.n	80a76 <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80a60:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80a62:	b17b      	cbz	r3, 80a84 <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80a64:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80a68:	4b0e      	ldr	r3, [pc, #56]	; (80aa4 <xQueueGenericSendFromISR+0x88>)
   80a6a:	4798      	blx	r3
   80a6c:	b160      	cbz	r0, 80a88 <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   80a6e:	b16d      	cbz	r5, 80a8c <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   80a70:	2401      	movs	r4, #1
   80a72:	602c      	str	r4, [r5, #0]
   80a74:	e00b      	b.n	80a8e <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   80a76:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80a78:	3301      	adds	r3, #1
   80a7a:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   80a7c:	2401      	movs	r4, #1
   80a7e:	e006      	b.n	80a8e <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   80a80:	2400      	movs	r4, #0
   80a82:	e004      	b.n	80a8e <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   80a84:	2401      	movs	r4, #1
   80a86:	e002      	b.n	80a8e <xQueueGenericSendFromISR+0x72>
   80a88:	2401      	movs	r4, #1
   80a8a:	e000      	b.n	80a8e <xQueueGenericSendFromISR+0x72>
   80a8c:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   80a8e:	4638      	mov	r0, r7
   80a90:	4b05      	ldr	r3, [pc, #20]	; (80aa8 <xQueueGenericSendFromISR+0x8c>)
   80a92:	4798      	blx	r3

	return xReturn;
}
   80a94:	4620      	mov	r0, r4
   80a96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80a9a:	bf00      	nop
   80a9c:	000804c1 	.word	0x000804c1
   80aa0:	00080715 	.word	0x00080715
   80aa4:	000813fd 	.word	0x000813fd
   80aa8:	000804e9 	.word	0x000804e9

00080aac <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   80aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80ab0:	b085      	sub	sp, #20
   80ab2:	4689      	mov	r9, r1
   80ab4:	9201      	str	r2, [sp, #4]
   80ab6:	469a      	mov	sl, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   80ab8:	4604      	mov	r4, r0
   80aba:	b918      	cbnz	r0, 80ac4 <xQueueGenericReceive+0x18>
   80abc:	4b44      	ldr	r3, [pc, #272]	; (80bd0 <xQueueGenericReceive+0x124>)
   80abe:	4798      	blx	r3
   80ac0:	bf00      	nop
   80ac2:	e7fd      	b.n	80ac0 <xQueueGenericReceive+0x14>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80ac4:	b909      	cbnz	r1, 80aca <xQueueGenericReceive+0x1e>
   80ac6:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80ac8:	b92b      	cbnz	r3, 80ad6 <xQueueGenericReceive+0x2a>
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   80aca:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   80acc:	4e41      	ldr	r6, [pc, #260]	; (80bd4 <xQueueGenericReceive+0x128>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   80ace:	f8df b134 	ldr.w	fp, [pc, #308]	; 80c04 <xQueueGenericReceive+0x158>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   80ad2:	4d41      	ldr	r5, [pc, #260]	; (80bd8 <xQueueGenericReceive+0x12c>)
   80ad4:	e003      	b.n	80ade <xQueueGenericReceive+0x32>
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80ad6:	4b3e      	ldr	r3, [pc, #248]	; (80bd0 <xQueueGenericReceive+0x124>)
   80ad8:	4798      	blx	r3
   80ada:	bf00      	nop
   80adc:	e7fd      	b.n	80ada <xQueueGenericReceive+0x2e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   80ade:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   80ae0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80ae2:	2b00      	cmp	r3, #0
   80ae4:	d028      	beq.n	80b38 <xQueueGenericReceive+0x8c>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   80ae6:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   80ae8:	4620      	mov	r0, r4
   80aea:	4649      	mov	r1, r9
   80aec:	4b3b      	ldr	r3, [pc, #236]	; (80bdc <xQueueGenericReceive+0x130>)
   80aee:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   80af0:	f1ba 0f00 	cmp.w	sl, #0
   80af4:	d112      	bne.n	80b1c <xQueueGenericReceive+0x70>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   80af6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80af8:	3b01      	subs	r3, #1
   80afa:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80afc:	6823      	ldr	r3, [r4, #0]
   80afe:	b913      	cbnz	r3, 80b06 <xQueueGenericReceive+0x5a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   80b00:	4b37      	ldr	r3, [pc, #220]	; (80be0 <xQueueGenericReceive+0x134>)
   80b02:	4798      	blx	r3
   80b04:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80b06:	6923      	ldr	r3, [r4, #16]
   80b08:	b193      	cbz	r3, 80b30 <xQueueGenericReceive+0x84>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   80b0a:	f104 0010 	add.w	r0, r4, #16
   80b0e:	4b35      	ldr	r3, [pc, #212]	; (80be4 <xQueueGenericReceive+0x138>)
   80b10:	4798      	blx	r3
   80b12:	2801      	cmp	r0, #1
   80b14:	d10c      	bne.n	80b30 <xQueueGenericReceive+0x84>
						{
							portYIELD_WITHIN_API();
   80b16:	4b34      	ldr	r3, [pc, #208]	; (80be8 <xQueueGenericReceive+0x13c>)
   80b18:	4798      	blx	r3
   80b1a:	e009      	b.n	80b30 <xQueueGenericReceive+0x84>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   80b1c:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80b1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80b20:	b133      	cbz	r3, 80b30 <xQueueGenericReceive+0x84>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80b22:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80b26:	4b2f      	ldr	r3, [pc, #188]	; (80be4 <xQueueGenericReceive+0x138>)
   80b28:	4798      	blx	r3
   80b2a:	b108      	cbz	r0, 80b30 <xQueueGenericReceive+0x84>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   80b2c:	4b2e      	ldr	r3, [pc, #184]	; (80be8 <xQueueGenericReceive+0x13c>)
   80b2e:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
   80b30:	4b29      	ldr	r3, [pc, #164]	; (80bd8 <xQueueGenericReceive+0x12c>)
   80b32:	4798      	blx	r3
				return pdPASS;
   80b34:	2001      	movs	r0, #1
   80b36:	e048      	b.n	80bca <xQueueGenericReceive+0x11e>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   80b38:	9b01      	ldr	r3, [sp, #4]
   80b3a:	b91b      	cbnz	r3, 80b44 <xQueueGenericReceive+0x98>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   80b3c:	4b26      	ldr	r3, [pc, #152]	; (80bd8 <xQueueGenericReceive+0x12c>)
   80b3e:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   80b40:	2000      	movs	r0, #0
   80b42:	e042      	b.n	80bca <xQueueGenericReceive+0x11e>
				}
				else if( xEntryTimeSet == pdFALSE )
   80b44:	b917      	cbnz	r7, 80b4c <xQueueGenericReceive+0xa0>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   80b46:	a802      	add	r0, sp, #8
   80b48:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   80b4a:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   80b4c:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   80b4e:	4b27      	ldr	r3, [pc, #156]	; (80bec <xQueueGenericReceive+0x140>)
   80b50:	4798      	blx	r3
		prvLockQueue( pxQueue );
   80b52:	47b0      	blx	r6
   80b54:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80b56:	f1b3 3fff 	cmp.w	r3, #4294967295
   80b5a:	bf04      	itt	eq
   80b5c:	2300      	moveq	r3, #0
   80b5e:	6463      	streq	r3, [r4, #68]	; 0x44
   80b60:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80b62:	f1b3 3fff 	cmp.w	r3, #4294967295
   80b66:	bf04      	itt	eq
   80b68:	2300      	moveq	r3, #0
   80b6a:	64a3      	streq	r3, [r4, #72]	; 0x48
   80b6c:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   80b6e:	a802      	add	r0, sp, #8
   80b70:	a901      	add	r1, sp, #4
   80b72:	4b1f      	ldr	r3, [pc, #124]	; (80bf0 <xQueueGenericReceive+0x144>)
   80b74:	4798      	blx	r3
   80b76:	bb10      	cbnz	r0, 80bbe <xQueueGenericReceive+0x112>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   80b78:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   80b7a:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   80b7e:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   80b80:	f1b8 0f00 	cmp.w	r8, #0
   80b84:	d115      	bne.n	80bb2 <xQueueGenericReceive+0x106>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80b86:	6823      	ldr	r3, [r4, #0]
   80b88:	b923      	cbnz	r3, 80b94 <xQueueGenericReceive+0xe8>
					{
						portENTER_CRITICAL();
   80b8a:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   80b8c:	6860      	ldr	r0, [r4, #4]
   80b8e:	4b19      	ldr	r3, [pc, #100]	; (80bf4 <xQueueGenericReceive+0x148>)
   80b90:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   80b92:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   80b94:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80b98:	9901      	ldr	r1, [sp, #4]
   80b9a:	4b17      	ldr	r3, [pc, #92]	; (80bf8 <xQueueGenericReceive+0x14c>)
   80b9c:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   80b9e:	4620      	mov	r0, r4
   80ba0:	4b16      	ldr	r3, [pc, #88]	; (80bfc <xQueueGenericReceive+0x150>)
   80ba2:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   80ba4:	4b16      	ldr	r3, [pc, #88]	; (80c00 <xQueueGenericReceive+0x154>)
   80ba6:	4798      	blx	r3
   80ba8:	2800      	cmp	r0, #0
   80baa:	d198      	bne.n	80ade <xQueueGenericReceive+0x32>
				{
					portYIELD_WITHIN_API();
   80bac:	4b0e      	ldr	r3, [pc, #56]	; (80be8 <xQueueGenericReceive+0x13c>)
   80bae:	4798      	blx	r3
   80bb0:	e795      	b.n	80ade <xQueueGenericReceive+0x32>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   80bb2:	4620      	mov	r0, r4
   80bb4:	4b11      	ldr	r3, [pc, #68]	; (80bfc <xQueueGenericReceive+0x150>)
   80bb6:	4798      	blx	r3
				( void ) xTaskResumeAll();
   80bb8:	4b11      	ldr	r3, [pc, #68]	; (80c00 <xQueueGenericReceive+0x154>)
   80bba:	4798      	blx	r3
   80bbc:	e78f      	b.n	80ade <xQueueGenericReceive+0x32>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   80bbe:	4620      	mov	r0, r4
   80bc0:	4b0e      	ldr	r3, [pc, #56]	; (80bfc <xQueueGenericReceive+0x150>)
   80bc2:	4798      	blx	r3
			( void ) xTaskResumeAll();
   80bc4:	4b0e      	ldr	r3, [pc, #56]	; (80c00 <xQueueGenericReceive+0x154>)
   80bc6:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   80bc8:	2000      	movs	r0, #0
		}
	}
}
   80bca:	b005      	add	sp, #20
   80bcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80bd0:	000804c1 	.word	0x000804c1
   80bd4:	000804d1 	.word	0x000804d1
   80bd8:	000804f1 	.word	0x000804f1
   80bdc:	00080779 	.word	0x00080779
   80be0:	00081539 	.word	0x00081539
   80be4:	000813fd 	.word	0x000813fd
   80be8:	000804b1 	.word	0x000804b1
   80bec:	00080fa5 	.word	0x00080fa5
   80bf0:	000814a9 	.word	0x000814a9
   80bf4:	00081565 	.word	0x00081565
   80bf8:	00081359 	.word	0x00081359
   80bfc:	000807a1 	.word	0x000807a1
   80c00:	000810f5 	.word	0x000810f5
   80c04:	00081481 	.word	0x00081481

00080c08 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   80c08:	b538      	push	{r3, r4, r5, lr}
   80c0a:	4604      	mov	r4, r0
   80c0c:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   80c0e:	4b0d      	ldr	r3, [pc, #52]	; (80c44 <vQueueWaitForMessageRestricted+0x3c>)
   80c10:	4798      	blx	r3
   80c12:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80c14:	f1b3 3fff 	cmp.w	r3, #4294967295
   80c18:	bf04      	itt	eq
   80c1a:	2300      	moveq	r3, #0
   80c1c:	6463      	streq	r3, [r4, #68]	; 0x44
   80c1e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80c20:	f1b3 3fff 	cmp.w	r3, #4294967295
   80c24:	bf04      	itt	eq
   80c26:	2300      	moveq	r3, #0
   80c28:	64a3      	streq	r3, [r4, #72]	; 0x48
   80c2a:	4b07      	ldr	r3, [pc, #28]	; (80c48 <vQueueWaitForMessageRestricted+0x40>)
   80c2c:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   80c2e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80c30:	b923      	cbnz	r3, 80c3c <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   80c32:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80c36:	4629      	mov	r1, r5
   80c38:	4b04      	ldr	r3, [pc, #16]	; (80c4c <vQueueWaitForMessageRestricted+0x44>)
   80c3a:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   80c3c:	4620      	mov	r0, r4
   80c3e:	4b04      	ldr	r3, [pc, #16]	; (80c50 <vQueueWaitForMessageRestricted+0x48>)
   80c40:	4798      	blx	r3
   80c42:	bd38      	pop	{r3, r4, r5, pc}
   80c44:	000804d1 	.word	0x000804d1
   80c48:	000804f1 	.word	0x000804f1
   80c4c:	000813b9 	.word	0x000813b9
   80c50:	000807a1 	.word	0x000807a1

00080c54 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   80c54:	b510      	push	{r4, lr}
   80c56:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   80c58:	4b0e      	ldr	r3, [pc, #56]	; (80c94 <prvAddCurrentTaskToDelayedList+0x40>)
   80c5a:	681b      	ldr	r3, [r3, #0]
   80c5c:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   80c5e:	4b0e      	ldr	r3, [pc, #56]	; (80c98 <prvAddCurrentTaskToDelayedList+0x44>)
   80c60:	681b      	ldr	r3, [r3, #0]
   80c62:	4298      	cmp	r0, r3
   80c64:	d207      	bcs.n	80c76 <prvAddCurrentTaskToDelayedList+0x22>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   80c66:	4b0d      	ldr	r3, [pc, #52]	; (80c9c <prvAddCurrentTaskToDelayedList+0x48>)
   80c68:	6818      	ldr	r0, [r3, #0]
   80c6a:	4b0a      	ldr	r3, [pc, #40]	; (80c94 <prvAddCurrentTaskToDelayedList+0x40>)
   80c6c:	6819      	ldr	r1, [r3, #0]
   80c6e:	3104      	adds	r1, #4
   80c70:	4b0b      	ldr	r3, [pc, #44]	; (80ca0 <prvAddCurrentTaskToDelayedList+0x4c>)
   80c72:	4798      	blx	r3
   80c74:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   80c76:	4b0b      	ldr	r3, [pc, #44]	; (80ca4 <prvAddCurrentTaskToDelayedList+0x50>)
   80c78:	6818      	ldr	r0, [r3, #0]
   80c7a:	4b06      	ldr	r3, [pc, #24]	; (80c94 <prvAddCurrentTaskToDelayedList+0x40>)
   80c7c:	6819      	ldr	r1, [r3, #0]
   80c7e:	3104      	adds	r1, #4
   80c80:	4b07      	ldr	r3, [pc, #28]	; (80ca0 <prvAddCurrentTaskToDelayedList+0x4c>)
   80c82:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   80c84:	4b08      	ldr	r3, [pc, #32]	; (80ca8 <prvAddCurrentTaskToDelayedList+0x54>)
   80c86:	681b      	ldr	r3, [r3, #0]
   80c88:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   80c8a:	bf3c      	itt	cc
   80c8c:	4b06      	ldrcc	r3, [pc, #24]	; (80ca8 <prvAddCurrentTaskToDelayedList+0x54>)
   80c8e:	601c      	strcc	r4, [r3, #0]
   80c90:	bd10      	pop	{r4, pc}
   80c92:	bf00      	nop
   80c94:	2007abb4 	.word	0x2007abb4
   80c98:	2007abd0 	.word	0x2007abd0
   80c9c:	2007abd4 	.word	0x2007abd4
   80ca0:	000803fd 	.word	0x000803fd
   80ca4:	2007ab14 	.word	0x2007ab14
   80ca8:	20070140 	.word	0x20070140

00080cac <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   80cac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80cb0:	460e      	mov	r6, r1
   80cb2:	4617      	mov	r7, r2
   80cb4:	469a      	mov	sl, r3
   80cb6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   80cb8:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   80cbc:	4681      	mov	r9, r0
   80cbe:	b918      	cbnz	r0, 80cc8 <xTaskGenericCreate+0x1c>
   80cc0:	4b62      	ldr	r3, [pc, #392]	; (80e4c <xTaskGenericCreate+0x1a0>)
   80cc2:	4798      	blx	r3
   80cc4:	bf00      	nop
   80cc6:	e7fd      	b.n	80cc4 <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   80cc8:	2d04      	cmp	r5, #4
   80cca:	d903      	bls.n	80cd4 <xTaskGenericCreate+0x28>
   80ccc:	4b5f      	ldr	r3, [pc, #380]	; (80e4c <xTaskGenericCreate+0x1a0>)
   80cce:	4798      	blx	r3
   80cd0:	bf00      	nop
   80cd2:	e7fd      	b.n	80cd0 <xTaskGenericCreate+0x24>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   80cd4:	204c      	movs	r0, #76	; 0x4c
   80cd6:	4b5e      	ldr	r3, [pc, #376]	; (80e50 <xTaskGenericCreate+0x1a4>)
   80cd8:	4798      	blx	r3

	if( pxNewTCB != NULL )
   80cda:	4604      	mov	r4, r0
   80cdc:	2800      	cmp	r0, #0
   80cde:	f000 80b1 	beq.w	80e44 <xTaskGenericCreate+0x198>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   80ce2:	f1b8 0f00 	cmp.w	r8, #0
   80ce6:	f040 80a9 	bne.w	80e3c <xTaskGenericCreate+0x190>
   80cea:	00b8      	lsls	r0, r7, #2
   80cec:	4b58      	ldr	r3, [pc, #352]	; (80e50 <xTaskGenericCreate+0x1a4>)
   80cee:	4798      	blx	r3
   80cf0:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   80cf2:	b918      	cbnz	r0, 80cfc <xTaskGenericCreate+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   80cf4:	4620      	mov	r0, r4
   80cf6:	4b57      	ldr	r3, [pc, #348]	; (80e54 <xTaskGenericCreate+0x1a8>)
   80cf8:	4798      	blx	r3
   80cfa:	e0a3      	b.n	80e44 <xTaskGenericCreate+0x198>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   80cfc:	21a5      	movs	r1, #165	; 0xa5
   80cfe:	00ba      	lsls	r2, r7, #2
   80d00:	4b55      	ldr	r3, [pc, #340]	; (80e58 <xTaskGenericCreate+0x1ac>)
   80d02:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
   80d04:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
   80d08:	3f01      	subs	r7, #1
   80d0a:	6b23      	ldr	r3, [r4, #48]	; 0x30
   80d0c:	eb03 0387 	add.w	r3, r3, r7, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   80d10:	f023 0b07 	bic.w	fp, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   80d14:	f104 0034 	add.w	r0, r4, #52	; 0x34
   80d18:	4631      	mov	r1, r6
   80d1a:	220a      	movs	r2, #10
   80d1c:	4b4f      	ldr	r3, [pc, #316]	; (80e5c <xTaskGenericCreate+0x1b0>)
   80d1e:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   80d20:	2300      	movs	r3, #0
   80d22:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
   80d26:	2d04      	cmp	r5, #4
   80d28:	bf34      	ite	cc
   80d2a:	462e      	movcc	r6, r5
   80d2c:	2604      	movcs	r6, #4
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   80d2e:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   80d30:	64a6      	str	r6, [r4, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   80d32:	1d27      	adds	r7, r4, #4
   80d34:	4638      	mov	r0, r7
   80d36:	f8df 8170 	ldr.w	r8, [pc, #368]	; 80ea8 <xTaskGenericCreate+0x1fc>
   80d3a:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   80d3c:	f104 0018 	add.w	r0, r4, #24
   80d40:	47c0      	blx	r8

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   80d42:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   80d44:	f1c6 0605 	rsb	r6, r6, #5
   80d48:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   80d4a:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   80d4c:	4658      	mov	r0, fp
   80d4e:	4649      	mov	r1, r9
   80d50:	4652      	mov	r2, sl
   80d52:	4b43      	ldr	r3, [pc, #268]	; (80e60 <xTaskGenericCreate+0x1b4>)
   80d54:	4798      	blx	r3
   80d56:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   80d58:	f010 0f07 	tst.w	r0, #7
   80d5c:	d003      	beq.n	80d66 <xTaskGenericCreate+0xba>
   80d5e:	4b3b      	ldr	r3, [pc, #236]	; (80e4c <xTaskGenericCreate+0x1a0>)
   80d60:	4798      	blx	r3
   80d62:	bf00      	nop
   80d64:	e7fd      	b.n	80d62 <xTaskGenericCreate+0xb6>

		if( ( void * ) pxCreatedTask != NULL )
   80d66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80d68:	b103      	cbz	r3, 80d6c <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   80d6a:	601c      	str	r4, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   80d6c:	4b3d      	ldr	r3, [pc, #244]	; (80e64 <xTaskGenericCreate+0x1b8>)
   80d6e:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   80d70:	4b3d      	ldr	r3, [pc, #244]	; (80e68 <xTaskGenericCreate+0x1bc>)
   80d72:	681a      	ldr	r2, [r3, #0]
   80d74:	3201      	adds	r2, #1
   80d76:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   80d78:	4b3c      	ldr	r3, [pc, #240]	; (80e6c <xTaskGenericCreate+0x1c0>)
   80d7a:	681b      	ldr	r3, [r3, #0]
   80d7c:	bb2b      	cbnz	r3, 80dca <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   80d7e:	4b3b      	ldr	r3, [pc, #236]	; (80e6c <xTaskGenericCreate+0x1c0>)
   80d80:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   80d82:	4b39      	ldr	r3, [pc, #228]	; (80e68 <xTaskGenericCreate+0x1bc>)
   80d84:	681b      	ldr	r3, [r3, #0]
   80d86:	2b01      	cmp	r3, #1
   80d88:	d129      	bne.n	80dde <xTaskGenericCreate+0x132>
   80d8a:	4e39      	ldr	r6, [pc, #228]	; (80e70 <xTaskGenericCreate+0x1c4>)
   80d8c:	f106 0964 	add.w	r9, r6, #100	; 0x64
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   80d90:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 80e74 <xTaskGenericCreate+0x1c8>
   80d94:	4630      	mov	r0, r6
   80d96:	47c0      	blx	r8
   80d98:	3614      	adds	r6, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   80d9a:	454e      	cmp	r6, r9
   80d9c:	d1fa      	bne.n	80d94 <xTaskGenericCreate+0xe8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   80d9e:	f8df 910c 	ldr.w	r9, [pc, #268]	; 80eac <xTaskGenericCreate+0x200>
   80da2:	4648      	mov	r0, r9
   80da4:	4e33      	ldr	r6, [pc, #204]	; (80e74 <xTaskGenericCreate+0x1c8>)
   80da6:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   80da8:	f8df 8104 	ldr.w	r8, [pc, #260]	; 80eb0 <xTaskGenericCreate+0x204>
   80dac:	4640      	mov	r0, r8
   80dae:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xPendingReadyList );
   80db0:	4831      	ldr	r0, [pc, #196]	; (80e78 <xTaskGenericCreate+0x1cc>)
   80db2:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   80db4:	4831      	ldr	r0, [pc, #196]	; (80e7c <xTaskGenericCreate+0x1d0>)
   80db6:	47b0      	blx	r6
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   80db8:	4831      	ldr	r0, [pc, #196]	; (80e80 <xTaskGenericCreate+0x1d4>)
   80dba:	47b0      	blx	r6
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   80dbc:	4b31      	ldr	r3, [pc, #196]	; (80e84 <xTaskGenericCreate+0x1d8>)
   80dbe:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   80dc2:	4b31      	ldr	r3, [pc, #196]	; (80e88 <xTaskGenericCreate+0x1dc>)
   80dc4:	f8c3 8000 	str.w	r8, [r3]
   80dc8:	e009      	b.n	80dde <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   80dca:	4b30      	ldr	r3, [pc, #192]	; (80e8c <xTaskGenericCreate+0x1e0>)
   80dcc:	681b      	ldr	r3, [r3, #0]
   80dce:	b933      	cbnz	r3, 80dde <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   80dd0:	4b26      	ldr	r3, [pc, #152]	; (80e6c <xTaskGenericCreate+0x1c0>)
   80dd2:	681b      	ldr	r3, [r3, #0]
   80dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   80dd6:	429d      	cmp	r5, r3
					{
						pxCurrentTCB = pxNewTCB;
   80dd8:	bf24      	itt	cs
   80dda:	4b24      	ldrcs	r3, [pc, #144]	; (80e6c <xTaskGenericCreate+0x1c0>)
   80ddc:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   80dde:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   80de0:	4a2b      	ldr	r2, [pc, #172]	; (80e90 <xTaskGenericCreate+0x1e4>)
   80de2:	6812      	ldr	r2, [r2, #0]
   80de4:	4293      	cmp	r3, r2
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   80de6:	bf84      	itt	hi
   80de8:	4a29      	ldrhi	r2, [pc, #164]	; (80e90 <xTaskGenericCreate+0x1e4>)
   80dea:	6013      	strhi	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   80dec:	4a29      	ldr	r2, [pc, #164]	; (80e94 <xTaskGenericCreate+0x1e8>)
   80dee:	6811      	ldr	r1, [r2, #0]
   80df0:	6421      	str	r1, [r4, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
   80df2:	3101      	adds	r1, #1
   80df4:	6011      	str	r1, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   80df6:	4a28      	ldr	r2, [pc, #160]	; (80e98 <xTaskGenericCreate+0x1ec>)
   80df8:	6812      	ldr	r2, [r2, #0]
   80dfa:	4293      	cmp	r3, r2
   80dfc:	bf84      	itt	hi
   80dfe:	4a26      	ldrhi	r2, [pc, #152]	; (80e98 <xTaskGenericCreate+0x1ec>)
   80e00:	6013      	strhi	r3, [r2, #0]
   80e02:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80e06:	481a      	ldr	r0, [pc, #104]	; (80e70 <xTaskGenericCreate+0x1c4>)
   80e08:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   80e0c:	4639      	mov	r1, r7
   80e0e:	4b23      	ldr	r3, [pc, #140]	; (80e9c <xTaskGenericCreate+0x1f0>)
   80e10:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   80e12:	4b23      	ldr	r3, [pc, #140]	; (80ea0 <xTaskGenericCreate+0x1f4>)
   80e14:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   80e16:	4b1d      	ldr	r3, [pc, #116]	; (80e8c <xTaskGenericCreate+0x1e0>)
   80e18:	681b      	ldr	r3, [r3, #0]
   80e1a:	b14b      	cbz	r3, 80e30 <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   80e1c:	4b13      	ldr	r3, [pc, #76]	; (80e6c <xTaskGenericCreate+0x1c0>)
   80e1e:	681b      	ldr	r3, [r3, #0]
   80e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   80e22:	429d      	cmp	r5, r3
   80e24:	d907      	bls.n	80e36 <xTaskGenericCreate+0x18a>
			{
				portYIELD_WITHIN_API();
   80e26:	4b1f      	ldr	r3, [pc, #124]	; (80ea4 <xTaskGenericCreate+0x1f8>)
   80e28:	4798      	blx	r3
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
   80e2a:	2001      	movs	r0, #1
   80e2c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80e30:	2001      	movs	r0, #1
   80e32:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80e36:	2001      	movs	r0, #1
   80e38:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   80e3c:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
   80e40:	4640      	mov	r0, r8
   80e42:	e75b      	b.n	80cfc <xTaskGenericCreate+0x50>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   80e44:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   80e48:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80e4c:	000804c1 	.word	0x000804c1
   80e50:	0008061d 	.word	0x0008061d
   80e54:	000806e1 	.word	0x000806e1
   80e58:	00085669 	.word	0x00085669
   80e5c:	0008586d 	.word	0x0008586d
   80e60:	00080475 	.word	0x00080475
   80e64:	000804d1 	.word	0x000804d1
   80e68:	2007abf4 	.word	0x2007abf4
   80e6c:	2007abb4 	.word	0x2007abb4
   80e70:	2007ab4c 	.word	0x2007ab4c
   80e74:	000803c1 	.word	0x000803c1
   80e78:	2007abb8 	.word	0x2007abb8
   80e7c:	2007ab20 	.word	0x2007ab20
   80e80:	2007ab00 	.word	0x2007ab00
   80e84:	2007ab14 	.word	0x2007ab14
   80e88:	2007abd4 	.word	0x2007abd4
   80e8c:	2007ab18 	.word	0x2007ab18
   80e90:	2007abf8 	.word	0x2007abf8
   80e94:	2007abd8 	.word	0x2007abd8
   80e98:	2007ab48 	.word	0x2007ab48
   80e9c:	000803e1 	.word	0x000803e1
   80ea0:	000804f1 	.word	0x000804f1
   80ea4:	000804b1 	.word	0x000804b1
   80ea8:	000803d9 	.word	0x000803d9
   80eac:	2007abdc 	.word	0x2007abdc
   80eb0:	2007ab34 	.word	0x2007ab34

00080eb4 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( xTaskHandle pxTaskToDelete )
	{
   80eb4:	b570      	push	{r4, r5, r6, lr}
   80eb6:	4604      	mov	r4, r0
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
   80eb8:	4b16      	ldr	r3, [pc, #88]	; (80f14 <vTaskDelete+0x60>)
   80eba:	4798      	blx	r3
		{
			/* Ensure a yield is performed if the current task is being
			deleted. */
			if( pxTaskToDelete == pxCurrentTCB )
   80ebc:	4b16      	ldr	r3, [pc, #88]	; (80f18 <vTaskDelete+0x64>)
   80ebe:	681b      	ldr	r3, [r3, #0]
   80ec0:	429c      	cmp	r4, r3
   80ec2:	d003      	beq.n	80ecc <vTaskDelete+0x18>
   80ec4:	4626      	mov	r6, r4
			{
				pxTaskToDelete = NULL;
			}

			/* If null is passed in here then we are deleting ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToDelete );
   80ec6:	b92c      	cbnz	r4, 80ed4 <vTaskDelete+0x20>
   80ec8:	4626      	mov	r6, r4
   80eca:	e000      	b.n	80ece <vTaskDelete+0x1a>
		{
			/* Ensure a yield is performed if the current task is being
			deleted. */
			if( pxTaskToDelete == pxCurrentTCB )
			{
				pxTaskToDelete = NULL;
   80ecc:	2600      	movs	r6, #0
			}

			/* If null is passed in here then we are deleting ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToDelete );
   80ece:	4b12      	ldr	r3, [pc, #72]	; (80f18 <vTaskDelete+0x64>)
   80ed0:	681c      	ldr	r4, [r3, #0]
   80ed2:	e7ff      	b.n	80ed4 <vTaskDelete+0x20>

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   80ed4:	1d25      	adds	r5, r4, #4
   80ed6:	4628      	mov	r0, r5
   80ed8:	4b10      	ldr	r3, [pc, #64]	; (80f1c <vTaskDelete+0x68>)
   80eda:	4798      	blx	r3
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
   80edc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   80ede:	b11b      	cbz	r3, 80ee8 <vTaskDelete+0x34>
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
   80ee0:	f104 0018 	add.w	r0, r4, #24
   80ee4:	4b0d      	ldr	r3, [pc, #52]	; (80f1c <vTaskDelete+0x68>)
   80ee6:	4798      	blx	r3
			}

			vListInsertEnd( ( xList * ) &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
   80ee8:	480d      	ldr	r0, [pc, #52]	; (80f20 <vTaskDelete+0x6c>)
   80eea:	4629      	mov	r1, r5
   80eec:	4b0d      	ldr	r3, [pc, #52]	; (80f24 <vTaskDelete+0x70>)
   80eee:	4798      	blx	r3

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
   80ef0:	4b0d      	ldr	r3, [pc, #52]	; (80f28 <vTaskDelete+0x74>)
   80ef2:	681a      	ldr	r2, [r3, #0]
   80ef4:	3201      	adds	r2, #1
   80ef6:	601a      	str	r2, [r3, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
   80ef8:	4b0c      	ldr	r3, [pc, #48]	; (80f2c <vTaskDelete+0x78>)
   80efa:	681a      	ldr	r2, [r3, #0]
   80efc:	3201      	adds	r2, #1
   80efe:	601a      	str	r2, [r3, #0]

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
   80f00:	4b0b      	ldr	r3, [pc, #44]	; (80f30 <vTaskDelete+0x7c>)
   80f02:	4798      	blx	r3

		/* Force a reschedule if we have just deleted the current task. */
		if( xSchedulerRunning != pdFALSE )
   80f04:	4b0b      	ldr	r3, [pc, #44]	; (80f34 <vTaskDelete+0x80>)
   80f06:	681b      	ldr	r3, [r3, #0]
   80f08:	b113      	cbz	r3, 80f10 <vTaskDelete+0x5c>
		{
			if( ( void * ) pxTaskToDelete == NULL )
   80f0a:	b90e      	cbnz	r6, 80f10 <vTaskDelete+0x5c>
			{
				portYIELD_WITHIN_API();
   80f0c:	4b0a      	ldr	r3, [pc, #40]	; (80f38 <vTaskDelete+0x84>)
   80f0e:	4798      	blx	r3
   80f10:	bd70      	pop	{r4, r5, r6, pc}
   80f12:	bf00      	nop
   80f14:	000804d1 	.word	0x000804d1
   80f18:	2007abb4 	.word	0x2007abb4
   80f1c:	00080439 	.word	0x00080439
   80f20:	2007ab20 	.word	0x2007ab20
   80f24:	000803e1 	.word	0x000803e1
   80f28:	2007ab1c 	.word	0x2007ab1c
   80f2c:	2007abd8 	.word	0x2007abd8
   80f30:	000804f1 	.word	0x000804f1
   80f34:	2007ab18 	.word	0x2007ab18
   80f38:	000804b1 	.word	0x000804b1

00080f3c <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   80f3c:	b510      	push	{r4, lr}
   80f3e:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   80f40:	2300      	movs	r3, #0
   80f42:	9300      	str	r3, [sp, #0]
   80f44:	9301      	str	r3, [sp, #4]
   80f46:	9302      	str	r3, [sp, #8]
   80f48:	9303      	str	r3, [sp, #12]
   80f4a:	480e      	ldr	r0, [pc, #56]	; (80f84 <vTaskStartScheduler+0x48>)
   80f4c:	490e      	ldr	r1, [pc, #56]	; (80f88 <vTaskStartScheduler+0x4c>)
   80f4e:	2282      	movs	r2, #130	; 0x82
   80f50:	4c0e      	ldr	r4, [pc, #56]	; (80f8c <vTaskStartScheduler+0x50>)
   80f52:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   80f54:	2801      	cmp	r0, #1
   80f56:	d10e      	bne.n	80f76 <vTaskStartScheduler+0x3a>
		{
			xReturn = xTimerCreateTimerTask();
   80f58:	4b0d      	ldr	r3, [pc, #52]	; (80f90 <vTaskStartScheduler+0x54>)
   80f5a:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   80f5c:	2801      	cmp	r0, #1
   80f5e:	d10a      	bne.n	80f76 <vTaskStartScheduler+0x3a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   80f60:	4b0c      	ldr	r3, [pc, #48]	; (80f94 <vTaskStartScheduler+0x58>)
   80f62:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   80f64:	2201      	movs	r2, #1
   80f66:	4b0c      	ldr	r3, [pc, #48]	; (80f98 <vTaskStartScheduler+0x5c>)
   80f68:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   80f6a:	2200      	movs	r2, #0
   80f6c:	4b0b      	ldr	r3, [pc, #44]	; (80f9c <vTaskStartScheduler+0x60>)
   80f6e:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   80f70:	4b0b      	ldr	r3, [pc, #44]	; (80fa0 <vTaskStartScheduler+0x64>)
   80f72:	4798      	blx	r3
   80f74:	e004      	b.n	80f80 <vTaskStartScheduler+0x44>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   80f76:	b918      	cbnz	r0, 80f80 <vTaskStartScheduler+0x44>
   80f78:	4b06      	ldr	r3, [pc, #24]	; (80f94 <vTaskStartScheduler+0x58>)
   80f7a:	4798      	blx	r3
   80f7c:	bf00      	nop
   80f7e:	e7fd      	b.n	80f7c <vTaskStartScheduler+0x40>
}
   80f80:	b004      	add	sp, #16
   80f82:	bd10      	pop	{r4, pc}
   80f84:	00081245 	.word	0x00081245
   80f88:	0008853c 	.word	0x0008853c
   80f8c:	00080cad 	.word	0x00080cad
   80f90:	000816d9 	.word	0x000816d9
   80f94:	000804c1 	.word	0x000804c1
   80f98:	2007ab18 	.word	0x2007ab18
   80f9c:	2007abd0 	.word	0x2007abd0
   80fa0:	0008058d 	.word	0x0008058d

00080fa4 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   80fa4:	4b02      	ldr	r3, [pc, #8]	; (80fb0 <vTaskSuspendAll+0xc>)
   80fa6:	681a      	ldr	r2, [r3, #0]
   80fa8:	3201      	adds	r2, #1
   80faa:	601a      	str	r2, [r3, #0]
   80fac:	4770      	bx	lr
   80fae:	bf00      	nop
   80fb0:	2007abb0 	.word	0x2007abb0

00080fb4 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   80fb4:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   80fb6:	4b04      	ldr	r3, [pc, #16]	; (80fc8 <xTaskGetTickCount+0x14>)
   80fb8:	4798      	blx	r3
	{
		xTicks = xTickCount;
   80fba:	4b04      	ldr	r3, [pc, #16]	; (80fcc <xTaskGetTickCount+0x18>)
   80fbc:	681c      	ldr	r4, [r3, #0]
	}
	taskEXIT_CRITICAL();
   80fbe:	4b04      	ldr	r3, [pc, #16]	; (80fd0 <xTaskGetTickCount+0x1c>)
   80fc0:	4798      	blx	r3

	return xTicks;
}
   80fc2:	4620      	mov	r0, r4
   80fc4:	bd10      	pop	{r4, pc}
   80fc6:	bf00      	nop
   80fc8:	000804d1 	.word	0x000804d1
   80fcc:	2007abd0 	.word	0x2007abd0
   80fd0:	000804f1 	.word	0x000804f1

00080fd4 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   80fd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   80fd8:	4b3a      	ldr	r3, [pc, #232]	; (810c4 <vTaskIncrementTick+0xf0>)
   80fda:	681b      	ldr	r3, [r3, #0]
   80fdc:	2b00      	cmp	r3, #0
   80fde:	d16b      	bne.n	810b8 <vTaskIncrementTick+0xe4>
	{
		++xTickCount;
   80fe0:	4b39      	ldr	r3, [pc, #228]	; (810c8 <vTaskIncrementTick+0xf4>)
   80fe2:	681a      	ldr	r2, [r3, #0]
   80fe4:	3201      	adds	r2, #1
   80fe6:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   80fe8:	681b      	ldr	r3, [r3, #0]
   80fea:	bb03      	cbnz	r3, 8102e <vTaskIncrementTick+0x5a>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   80fec:	4b37      	ldr	r3, [pc, #220]	; (810cc <vTaskIncrementTick+0xf8>)
   80fee:	681b      	ldr	r3, [r3, #0]
   80ff0:	681b      	ldr	r3, [r3, #0]
   80ff2:	b11b      	cbz	r3, 80ffc <vTaskIncrementTick+0x28>
   80ff4:	4b36      	ldr	r3, [pc, #216]	; (810d0 <vTaskIncrementTick+0xfc>)
   80ff6:	4798      	blx	r3
   80ff8:	bf00      	nop
   80ffa:	e7fd      	b.n	80ff8 <vTaskIncrementTick+0x24>

			pxTemp = pxDelayedTaskList;
   80ffc:	4b33      	ldr	r3, [pc, #204]	; (810cc <vTaskIncrementTick+0xf8>)
   80ffe:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   81000:	4a34      	ldr	r2, [pc, #208]	; (810d4 <vTaskIncrementTick+0x100>)
   81002:	6810      	ldr	r0, [r2, #0]
   81004:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   81006:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   81008:	4a33      	ldr	r2, [pc, #204]	; (810d8 <vTaskIncrementTick+0x104>)
   8100a:	6811      	ldr	r1, [r2, #0]
   8100c:	3101      	adds	r1, #1
   8100e:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   81010:	681b      	ldr	r3, [r3, #0]
   81012:	681b      	ldr	r3, [r3, #0]
   81014:	b923      	cbnz	r3, 81020 <vTaskIncrementTick+0x4c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   81016:	f04f 32ff 	mov.w	r2, #4294967295
   8101a:	4b30      	ldr	r3, [pc, #192]	; (810dc <vTaskIncrementTick+0x108>)
   8101c:	601a      	str	r2, [r3, #0]
   8101e:	e006      	b.n	8102e <vTaskIncrementTick+0x5a>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   81020:	4b2a      	ldr	r3, [pc, #168]	; (810cc <vTaskIncrementTick+0xf8>)
   81022:	681b      	ldr	r3, [r3, #0]
   81024:	68db      	ldr	r3, [r3, #12]
   81026:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   81028:	685a      	ldr	r2, [r3, #4]
   8102a:	4b2c      	ldr	r3, [pc, #176]	; (810dc <vTaskIncrementTick+0x108>)
   8102c:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   8102e:	4b26      	ldr	r3, [pc, #152]	; (810c8 <vTaskIncrementTick+0xf4>)
   81030:	681a      	ldr	r2, [r3, #0]
   81032:	4b2a      	ldr	r3, [pc, #168]	; (810dc <vTaskIncrementTick+0x108>)
   81034:	681b      	ldr	r3, [r3, #0]
   81036:	429a      	cmp	r2, r3
   81038:	d342      	bcc.n	810c0 <vTaskIncrementTick+0xec>
   8103a:	4b24      	ldr	r3, [pc, #144]	; (810cc <vTaskIncrementTick+0xf8>)
   8103c:	681b      	ldr	r3, [r3, #0]
   8103e:	681b      	ldr	r3, [r3, #0]
   81040:	b14b      	cbz	r3, 81056 <vTaskIncrementTick+0x82>
   81042:	4b22      	ldr	r3, [pc, #136]	; (810cc <vTaskIncrementTick+0xf8>)
   81044:	681b      	ldr	r3, [r3, #0]
   81046:	68db      	ldr	r3, [r3, #12]
   81048:	68dc      	ldr	r4, [r3, #12]
   8104a:	6863      	ldr	r3, [r4, #4]
   8104c:	4a1e      	ldr	r2, [pc, #120]	; (810c8 <vTaskIncrementTick+0xf4>)
   8104e:	6812      	ldr	r2, [r2, #0]
   81050:	4293      	cmp	r3, r2
   81052:	d913      	bls.n	8107c <vTaskIncrementTick+0xa8>
   81054:	e00e      	b.n	81074 <vTaskIncrementTick+0xa0>
   81056:	f04f 32ff 	mov.w	r2, #4294967295
   8105a:	4b20      	ldr	r3, [pc, #128]	; (810dc <vTaskIncrementTick+0x108>)
   8105c:	601a      	str	r2, [r3, #0]
   8105e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81062:	4b1a      	ldr	r3, [pc, #104]	; (810cc <vTaskIncrementTick+0xf8>)
   81064:	681b      	ldr	r3, [r3, #0]
   81066:	68db      	ldr	r3, [r3, #12]
   81068:	68dc      	ldr	r4, [r3, #12]
   8106a:	6863      	ldr	r3, [r4, #4]
   8106c:	4a16      	ldr	r2, [pc, #88]	; (810c8 <vTaskIncrementTick+0xf4>)
   8106e:	6812      	ldr	r2, [r2, #0]
   81070:	4293      	cmp	r3, r2
   81072:	d907      	bls.n	81084 <vTaskIncrementTick+0xb0>
   81074:	4a19      	ldr	r2, [pc, #100]	; (810dc <vTaskIncrementTick+0x108>)
   81076:	6013      	str	r3, [r2, #0]
   81078:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8107c:	4e18      	ldr	r6, [pc, #96]	; (810e0 <vTaskIncrementTick+0x10c>)
   8107e:	4f19      	ldr	r7, [pc, #100]	; (810e4 <vTaskIncrementTick+0x110>)
   81080:	f8df 806c 	ldr.w	r8, [pc, #108]	; 810f0 <vTaskIncrementTick+0x11c>
   81084:	1d25      	adds	r5, r4, #4
   81086:	4628      	mov	r0, r5
   81088:	47b0      	blx	r6
   8108a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   8108c:	b113      	cbz	r3, 81094 <vTaskIncrementTick+0xc0>
   8108e:	f104 0018 	add.w	r0, r4, #24
   81092:	47b0      	blx	r6
   81094:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81096:	683a      	ldr	r2, [r7, #0]
   81098:	4293      	cmp	r3, r2
   8109a:	bf88      	it	hi
   8109c:	603b      	strhi	r3, [r7, #0]
   8109e:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   810a2:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   810a6:	4629      	mov	r1, r5
   810a8:	4b0f      	ldr	r3, [pc, #60]	; (810e8 <vTaskIncrementTick+0x114>)
   810aa:	4798      	blx	r3
   810ac:	4b07      	ldr	r3, [pc, #28]	; (810cc <vTaskIncrementTick+0xf8>)
   810ae:	681b      	ldr	r3, [r3, #0]
   810b0:	681b      	ldr	r3, [r3, #0]
   810b2:	2b00      	cmp	r3, #0
   810b4:	d1d5      	bne.n	81062 <vTaskIncrementTick+0x8e>
   810b6:	e7ce      	b.n	81056 <vTaskIncrementTick+0x82>
	}
	else
	{
		++uxMissedTicks;
   810b8:	4b0c      	ldr	r3, [pc, #48]	; (810ec <vTaskIncrementTick+0x118>)
   810ba:	681a      	ldr	r2, [r3, #0]
   810bc:	3201      	adds	r2, #1
   810be:	601a      	str	r2, [r3, #0]
   810c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   810c4:	2007abb0 	.word	0x2007abb0
   810c8:	2007abd0 	.word	0x2007abd0
   810cc:	2007ab14 	.word	0x2007ab14
   810d0:	000804c1 	.word	0x000804c1
   810d4:	2007abd4 	.word	0x2007abd4
   810d8:	2007abcc 	.word	0x2007abcc
   810dc:	20070140 	.word	0x20070140
   810e0:	00080439 	.word	0x00080439
   810e4:	2007ab48 	.word	0x2007ab48
   810e8:	000803e1 	.word	0x000803e1
   810ec:	2007aafc 	.word	0x2007aafc
   810f0:	2007ab4c 	.word	0x2007ab4c

000810f4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   810f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   810f8:	4b31      	ldr	r3, [pc, #196]	; (811c0 <xTaskResumeAll+0xcc>)
   810fa:	681b      	ldr	r3, [r3, #0]
   810fc:	b91b      	cbnz	r3, 81106 <xTaskResumeAll+0x12>
   810fe:	4b31      	ldr	r3, [pc, #196]	; (811c4 <xTaskResumeAll+0xd0>)
   81100:	4798      	blx	r3
   81102:	bf00      	nop
   81104:	e7fd      	b.n	81102 <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   81106:	4b30      	ldr	r3, [pc, #192]	; (811c8 <xTaskResumeAll+0xd4>)
   81108:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   8110a:	4b2d      	ldr	r3, [pc, #180]	; (811c0 <xTaskResumeAll+0xcc>)
   8110c:	681a      	ldr	r2, [r3, #0]
   8110e:	3a01      	subs	r2, #1
   81110:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81112:	681b      	ldr	r3, [r3, #0]
   81114:	2b00      	cmp	r3, #0
   81116:	d148      	bne.n	811aa <xTaskResumeAll+0xb6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   81118:	4b2c      	ldr	r3, [pc, #176]	; (811cc <xTaskResumeAll+0xd8>)
   8111a:	681b      	ldr	r3, [r3, #0]
   8111c:	2b00      	cmp	r3, #0
   8111e:	d046      	beq.n	811ae <xTaskResumeAll+0xba>
   81120:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   81122:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 811f8 <xTaskResumeAll+0x104>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   81126:	4f2a      	ldr	r7, [pc, #168]	; (811d0 <xTaskResumeAll+0xdc>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   81128:	4e2a      	ldr	r6, [pc, #168]	; (811d4 <xTaskResumeAll+0xe0>)
   8112a:	e01d      	b.n	81168 <xTaskResumeAll+0x74>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   8112c:	f8d8 300c 	ldr.w	r3, [r8, #12]
   81130:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   81132:	f104 0018 	add.w	r0, r4, #24
   81136:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   81138:	f104 0904 	add.w	r9, r4, #4
   8113c:	4648      	mov	r0, r9
   8113e:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   81140:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81142:	6832      	ldr	r2, [r6, #0]
   81144:	4293      	cmp	r3, r2
   81146:	bf88      	it	hi
   81148:	6033      	strhi	r3, [r6, #0]
   8114a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8114e:	4822      	ldr	r0, [pc, #136]	; (811d8 <xTaskResumeAll+0xe4>)
   81150:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81154:	4649      	mov	r1, r9
   81156:	4b21      	ldr	r3, [pc, #132]	; (811dc <xTaskResumeAll+0xe8>)
   81158:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   8115a:	4b21      	ldr	r3, [pc, #132]	; (811e0 <xTaskResumeAll+0xec>)
   8115c:	681b      	ldr	r3, [r3, #0]
   8115e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   81160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   81162:	429a      	cmp	r2, r3
   81164:	bf28      	it	cs
   81166:	2501      	movcs	r5, #1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   81168:	f8d8 3000 	ldr.w	r3, [r8]
   8116c:	2b00      	cmp	r3, #0
   8116e:	d1dd      	bne.n	8112c <xTaskResumeAll+0x38>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81170:	4b1c      	ldr	r3, [pc, #112]	; (811e4 <xTaskResumeAll+0xf0>)
   81172:	681b      	ldr	r3, [r3, #0]
   81174:	b163      	cbz	r3, 81190 <xTaskResumeAll+0x9c>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81176:	4b1b      	ldr	r3, [pc, #108]	; (811e4 <xTaskResumeAll+0xf0>)
   81178:	681b      	ldr	r3, [r3, #0]
   8117a:	b17b      	cbz	r3, 8119c <xTaskResumeAll+0xa8>
					{
						vTaskIncrementTick();
   8117c:	4d1a      	ldr	r5, [pc, #104]	; (811e8 <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
   8117e:	4c19      	ldr	r4, [pc, #100]	; (811e4 <xTaskResumeAll+0xf0>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   81180:	47a8      	blx	r5
						--uxMissedTicks;
   81182:	6823      	ldr	r3, [r4, #0]
   81184:	3b01      	subs	r3, #1
   81186:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81188:	6823      	ldr	r3, [r4, #0]
   8118a:	2b00      	cmp	r3, #0
   8118c:	d1f8      	bne.n	81180 <xTaskResumeAll+0x8c>
   8118e:	e005      	b.n	8119c <xTaskResumeAll+0xa8>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   81190:	2d01      	cmp	r5, #1
   81192:	d003      	beq.n	8119c <xTaskResumeAll+0xa8>
   81194:	4b15      	ldr	r3, [pc, #84]	; (811ec <xTaskResumeAll+0xf8>)
   81196:	681b      	ldr	r3, [r3, #0]
   81198:	2b01      	cmp	r3, #1
   8119a:	d10a      	bne.n	811b2 <xTaskResumeAll+0xbe>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   8119c:	2200      	movs	r2, #0
   8119e:	4b13      	ldr	r3, [pc, #76]	; (811ec <xTaskResumeAll+0xf8>)
   811a0:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   811a2:	4b13      	ldr	r3, [pc, #76]	; (811f0 <xTaskResumeAll+0xfc>)
   811a4:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   811a6:	2401      	movs	r4, #1
   811a8:	e004      	b.n	811b4 <xTaskResumeAll+0xc0>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   811aa:	2400      	movs	r4, #0
   811ac:	e002      	b.n	811b4 <xTaskResumeAll+0xc0>
   811ae:	2400      	movs	r4, #0
   811b0:	e000      	b.n	811b4 <xTaskResumeAll+0xc0>
   811b2:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   811b4:	4b0f      	ldr	r3, [pc, #60]	; (811f4 <xTaskResumeAll+0x100>)
   811b6:	4798      	blx	r3

	return xAlreadyYielded;
}
   811b8:	4620      	mov	r0, r4
   811ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   811be:	bf00      	nop
   811c0:	2007abb0 	.word	0x2007abb0
   811c4:	000804c1 	.word	0x000804c1
   811c8:	000804d1 	.word	0x000804d1
   811cc:	2007abf4 	.word	0x2007abf4
   811d0:	00080439 	.word	0x00080439
   811d4:	2007ab48 	.word	0x2007ab48
   811d8:	2007ab4c 	.word	0x2007ab4c
   811dc:	000803e1 	.word	0x000803e1
   811e0:	2007abb4 	.word	0x2007abb4
   811e4:	2007aafc 	.word	0x2007aafc
   811e8:	00080fd5 	.word	0x00080fd5
   811ec:	2007abf0 	.word	0x2007abf0
   811f0:	000804b1 	.word	0x000804b1
   811f4:	000804f1 	.word	0x000804f1
   811f8:	2007abb8 	.word	0x2007abb8

000811fc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
   811fc:	b510      	push	{r4, lr}
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
   811fe:	4604      	mov	r4, r0
   81200:	b178      	cbz	r0, 81222 <vTaskDelay+0x26>
		{
			vTaskSuspendAll();
   81202:	4b09      	ldr	r3, [pc, #36]	; (81228 <vTaskDelay+0x2c>)
   81204:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
   81206:	4b09      	ldr	r3, [pc, #36]	; (8122c <vTaskDelay+0x30>)
   81208:	681b      	ldr	r3, [r3, #0]
   8120a:	441c      	add	r4, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   8120c:	4b08      	ldr	r3, [pc, #32]	; (81230 <vTaskDelay+0x34>)
   8120e:	6818      	ldr	r0, [r3, #0]
   81210:	3004      	adds	r0, #4
   81212:	4b08      	ldr	r3, [pc, #32]	; (81234 <vTaskDelay+0x38>)
   81214:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
   81216:	4620      	mov	r0, r4
   81218:	4b07      	ldr	r3, [pc, #28]	; (81238 <vTaskDelay+0x3c>)
   8121a:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
   8121c:	4b07      	ldr	r3, [pc, #28]	; (8123c <vTaskDelay+0x40>)
   8121e:	4798      	blx	r3
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   81220:	b908      	cbnz	r0, 81226 <vTaskDelay+0x2a>
		{
			portYIELD_WITHIN_API();
   81222:	4b07      	ldr	r3, [pc, #28]	; (81240 <vTaskDelay+0x44>)
   81224:	4798      	blx	r3
   81226:	bd10      	pop	{r4, pc}
   81228:	00080fa5 	.word	0x00080fa5
   8122c:	2007abd0 	.word	0x2007abd0
   81230:	2007abb4 	.word	0x2007abb4
   81234:	00080439 	.word	0x00080439
   81238:	00080c55 	.word	0x00080c55
   8123c:	000810f5 	.word	0x000810f5
   81240:	000804b1 	.word	0x000804b1

00081244 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   81244:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   81246:	4d15      	ldr	r5, [pc, #84]	; (8129c <prvIdleTask+0x58>)

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   81248:	4e15      	ldr	r6, [pc, #84]	; (812a0 <prvIdleTask+0x5c>)
			{
				taskYIELD();
   8124a:	f8df 8078 	ldr.w	r8, [pc, #120]	; 812c4 <prvIdleTask+0x80>
   8124e:	e01c      	b.n	8128a <prvIdleTask+0x46>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   81250:	4b14      	ldr	r3, [pc, #80]	; (812a4 <prvIdleTask+0x60>)
   81252:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   81254:	4b14      	ldr	r3, [pc, #80]	; (812a8 <prvIdleTask+0x64>)
   81256:	681c      	ldr	r4, [r3, #0]
			xTaskResumeAll();
   81258:	4b14      	ldr	r3, [pc, #80]	; (812ac <prvIdleTask+0x68>)
   8125a:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   8125c:	b1ac      	cbz	r4, 8128a <prvIdleTask+0x46>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   8125e:	4b14      	ldr	r3, [pc, #80]	; (812b0 <prvIdleTask+0x6c>)
   81260:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   81262:	4b11      	ldr	r3, [pc, #68]	; (812a8 <prvIdleTask+0x64>)
   81264:	68db      	ldr	r3, [r3, #12]
   81266:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   81268:	1d20      	adds	r0, r4, #4
   8126a:	4b12      	ldr	r3, [pc, #72]	; (812b4 <prvIdleTask+0x70>)
   8126c:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   8126e:	4b12      	ldr	r3, [pc, #72]	; (812b8 <prvIdleTask+0x74>)
   81270:	681a      	ldr	r2, [r3, #0]
   81272:	3a01      	subs	r2, #1
   81274:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   81276:	682b      	ldr	r3, [r5, #0]
   81278:	3b01      	subs	r3, #1
   8127a:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   8127c:	4b0f      	ldr	r3, [pc, #60]	; (812bc <prvIdleTask+0x78>)
   8127e:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   81280:	6b20      	ldr	r0, [r4, #48]	; 0x30
   81282:	4f0f      	ldr	r7, [pc, #60]	; (812c0 <prvIdleTask+0x7c>)
   81284:	47b8      	blx	r7
		vPortFree( pxTCB );
   81286:	4620      	mov	r0, r4
   81288:	47b8      	blx	r7
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   8128a:	682b      	ldr	r3, [r5, #0]
   8128c:	2b00      	cmp	r3, #0
   8128e:	d1df      	bne.n	81250 <prvIdleTask+0xc>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   81290:	6833      	ldr	r3, [r6, #0]
   81292:	2b01      	cmp	r3, #1
   81294:	d9f9      	bls.n	8128a <prvIdleTask+0x46>
			{
				taskYIELD();
   81296:	47c0      	blx	r8
   81298:	e7f7      	b.n	8128a <prvIdleTask+0x46>
   8129a:	bf00      	nop
   8129c:	2007ab1c 	.word	0x2007ab1c
   812a0:	2007ab4c 	.word	0x2007ab4c
   812a4:	00080fa5 	.word	0x00080fa5
   812a8:	2007ab20 	.word	0x2007ab20
   812ac:	000810f5 	.word	0x000810f5
   812b0:	000804d1 	.word	0x000804d1
   812b4:	00080439 	.word	0x00080439
   812b8:	2007abf4 	.word	0x2007abf4
   812bc:	000804f1 	.word	0x000804f1
   812c0:	000806e1 	.word	0x000806e1
   812c4:	000804b1 	.word	0x000804b1

000812c8 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   812c8:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   812ca:	4b1d      	ldr	r3, [pc, #116]	; (81340 <vTaskSwitchContext+0x78>)
   812cc:	681b      	ldr	r3, [r3, #0]
   812ce:	b95b      	cbnz	r3, 812e8 <vTaskSwitchContext+0x20>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   812d0:	4b1c      	ldr	r3, [pc, #112]	; (81344 <vTaskSwitchContext+0x7c>)
   812d2:	681b      	ldr	r3, [r3, #0]
   812d4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   812d8:	009b      	lsls	r3, r3, #2
   812da:	4a1b      	ldr	r2, [pc, #108]	; (81348 <vTaskSwitchContext+0x80>)
   812dc:	58d3      	ldr	r3, [r2, r3]
   812de:	b9cb      	cbnz	r3, 81314 <vTaskSwitchContext+0x4c>
   812e0:	4b18      	ldr	r3, [pc, #96]	; (81344 <vTaskSwitchContext+0x7c>)
   812e2:	681b      	ldr	r3, [r3, #0]
   812e4:	b953      	cbnz	r3, 812fc <vTaskSwitchContext+0x34>
   812e6:	e005      	b.n	812f4 <vTaskSwitchContext+0x2c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   812e8:	2201      	movs	r2, #1
   812ea:	4b18      	ldr	r3, [pc, #96]	; (8134c <vTaskSwitchContext+0x84>)
   812ec:	601a      	str	r2, [r3, #0]
   812ee:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   812f0:	681a      	ldr	r2, [r3, #0]
   812f2:	b92a      	cbnz	r2, 81300 <vTaskSwitchContext+0x38>
   812f4:	4b16      	ldr	r3, [pc, #88]	; (81350 <vTaskSwitchContext+0x88>)
   812f6:	4798      	blx	r3
   812f8:	bf00      	nop
   812fa:	e7fd      	b.n	812f8 <vTaskSwitchContext+0x30>
   812fc:	4b11      	ldr	r3, [pc, #68]	; (81344 <vTaskSwitchContext+0x7c>)
   812fe:	4912      	ldr	r1, [pc, #72]	; (81348 <vTaskSwitchContext+0x80>)
   81300:	681a      	ldr	r2, [r3, #0]
   81302:	3a01      	subs	r2, #1
   81304:	601a      	str	r2, [r3, #0]
   81306:	681a      	ldr	r2, [r3, #0]
   81308:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   8130c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   81310:	2a00      	cmp	r2, #0
   81312:	d0ed      	beq.n	812f0 <vTaskSwitchContext+0x28>
   81314:	4b0b      	ldr	r3, [pc, #44]	; (81344 <vTaskSwitchContext+0x7c>)
   81316:	681b      	ldr	r3, [r3, #0]
   81318:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8131c:	4a0a      	ldr	r2, [pc, #40]	; (81348 <vTaskSwitchContext+0x80>)
   8131e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   81322:	685a      	ldr	r2, [r3, #4]
   81324:	6852      	ldr	r2, [r2, #4]
   81326:	605a      	str	r2, [r3, #4]
   81328:	f103 0108 	add.w	r1, r3, #8
   8132c:	428a      	cmp	r2, r1
   8132e:	bf04      	itt	eq
   81330:	6852      	ldreq	r2, [r2, #4]
   81332:	605a      	streq	r2, [r3, #4]
   81334:	685b      	ldr	r3, [r3, #4]
   81336:	68da      	ldr	r2, [r3, #12]
   81338:	4b06      	ldr	r3, [pc, #24]	; (81354 <vTaskSwitchContext+0x8c>)
   8133a:	601a      	str	r2, [r3, #0]
   8133c:	bd08      	pop	{r3, pc}
   8133e:	bf00      	nop
   81340:	2007abb0 	.word	0x2007abb0
   81344:	2007ab48 	.word	0x2007ab48
   81348:	2007ab4c 	.word	0x2007ab4c
   8134c:	2007abf0 	.word	0x2007abf0
   81350:	000804c1 	.word	0x000804c1
   81354:	2007abb4 	.word	0x2007abb4

00081358 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   81358:	b538      	push	{r3, r4, r5, lr}
   8135a:	460c      	mov	r4, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
   8135c:	b918      	cbnz	r0, 81366 <vTaskPlaceOnEventList+0xe>
   8135e:	4b0e      	ldr	r3, [pc, #56]	; (81398 <vTaskPlaceOnEventList+0x40>)
   81360:	4798      	blx	r3
   81362:	bf00      	nop
   81364:	e7fd      	b.n	81362 <vTaskPlaceOnEventList+0xa>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   81366:	4d0d      	ldr	r5, [pc, #52]	; (8139c <vTaskPlaceOnEventList+0x44>)
   81368:	6829      	ldr	r1, [r5, #0]
   8136a:	3118      	adds	r1, #24
   8136c:	4b0c      	ldr	r3, [pc, #48]	; (813a0 <vTaskPlaceOnEventList+0x48>)
   8136e:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81370:	6828      	ldr	r0, [r5, #0]
   81372:	3004      	adds	r0, #4
   81374:	4b0b      	ldr	r3, [pc, #44]	; (813a4 <vTaskPlaceOnEventList+0x4c>)
   81376:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   81378:	f1b4 3fff 	cmp.w	r4, #4294967295
   8137c:	d105      	bne.n	8138a <vTaskPlaceOnEventList+0x32>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   8137e:	6829      	ldr	r1, [r5, #0]
   81380:	4809      	ldr	r0, [pc, #36]	; (813a8 <vTaskPlaceOnEventList+0x50>)
   81382:	3104      	adds	r1, #4
   81384:	4b09      	ldr	r3, [pc, #36]	; (813ac <vTaskPlaceOnEventList+0x54>)
   81386:	4798      	blx	r3
   81388:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   8138a:	4b09      	ldr	r3, [pc, #36]	; (813b0 <vTaskPlaceOnEventList+0x58>)
   8138c:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   8138e:	4420      	add	r0, r4
   81390:	4b08      	ldr	r3, [pc, #32]	; (813b4 <vTaskPlaceOnEventList+0x5c>)
   81392:	4798      	blx	r3
   81394:	bd38      	pop	{r3, r4, r5, pc}
   81396:	bf00      	nop
   81398:	000804c1 	.word	0x000804c1
   8139c:	2007abb4 	.word	0x2007abb4
   813a0:	000803fd 	.word	0x000803fd
   813a4:	00080439 	.word	0x00080439
   813a8:	2007ab00 	.word	0x2007ab00
   813ac:	000803e1 	.word	0x000803e1
   813b0:	2007abd0 	.word	0x2007abd0
   813b4:	00080c55 	.word	0x00080c55

000813b8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   813b8:	b538      	push	{r3, r4, r5, lr}
   813ba:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   813bc:	b918      	cbnz	r0, 813c6 <vTaskPlaceOnEventListRestricted+0xe>
   813be:	4b09      	ldr	r3, [pc, #36]	; (813e4 <vTaskPlaceOnEventListRestricted+0x2c>)
   813c0:	4798      	blx	r3
   813c2:	bf00      	nop
   813c4:	e7fd      	b.n	813c2 <vTaskPlaceOnEventListRestricted+0xa>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   813c6:	4c08      	ldr	r4, [pc, #32]	; (813e8 <vTaskPlaceOnEventListRestricted+0x30>)
   813c8:	6821      	ldr	r1, [r4, #0]
   813ca:	3118      	adds	r1, #24
   813cc:	4b07      	ldr	r3, [pc, #28]	; (813ec <vTaskPlaceOnEventListRestricted+0x34>)
   813ce:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   813d0:	6820      	ldr	r0, [r4, #0]
   813d2:	3004      	adds	r0, #4
   813d4:	4b06      	ldr	r3, [pc, #24]	; (813f0 <vTaskPlaceOnEventListRestricted+0x38>)
   813d6:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   813d8:	4b06      	ldr	r3, [pc, #24]	; (813f4 <vTaskPlaceOnEventListRestricted+0x3c>)
   813da:	6818      	ldr	r0, [r3, #0]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   813dc:	4428      	add	r0, r5
   813de:	4b06      	ldr	r3, [pc, #24]	; (813f8 <vTaskPlaceOnEventListRestricted+0x40>)
   813e0:	4798      	blx	r3
   813e2:	bd38      	pop	{r3, r4, r5, pc}
   813e4:	000804c1 	.word	0x000804c1
   813e8:	2007abb4 	.word	0x2007abb4
   813ec:	000803e1 	.word	0x000803e1
   813f0:	00080439 	.word	0x00080439
   813f4:	2007abd0 	.word	0x2007abd0
   813f8:	00080c55 	.word	0x00080c55

000813fc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   813fc:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   813fe:	68c3      	ldr	r3, [r0, #12]
   81400:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   81402:	b91c      	cbnz	r4, 8140c <xTaskRemoveFromEventList+0x10>
   81404:	4b16      	ldr	r3, [pc, #88]	; (81460 <xTaskRemoveFromEventList+0x64>)
   81406:	4798      	blx	r3
   81408:	bf00      	nop
   8140a:	e7fd      	b.n	81408 <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   8140c:	f104 0518 	add.w	r5, r4, #24
   81410:	4628      	mov	r0, r5
   81412:	4b14      	ldr	r3, [pc, #80]	; (81464 <xTaskRemoveFromEventList+0x68>)
   81414:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81416:	4b14      	ldr	r3, [pc, #80]	; (81468 <xTaskRemoveFromEventList+0x6c>)
   81418:	681b      	ldr	r3, [r3, #0]
   8141a:	b99b      	cbnz	r3, 81444 <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   8141c:	1d25      	adds	r5, r4, #4
   8141e:	4628      	mov	r0, r5
   81420:	4b10      	ldr	r3, [pc, #64]	; (81464 <xTaskRemoveFromEventList+0x68>)
   81422:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   81424:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81426:	4a11      	ldr	r2, [pc, #68]	; (8146c <xTaskRemoveFromEventList+0x70>)
   81428:	6812      	ldr	r2, [r2, #0]
   8142a:	4293      	cmp	r3, r2
   8142c:	bf84      	itt	hi
   8142e:	4a0f      	ldrhi	r2, [pc, #60]	; (8146c <xTaskRemoveFromEventList+0x70>)
   81430:	6013      	strhi	r3, [r2, #0]
   81432:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81436:	480e      	ldr	r0, [pc, #56]	; (81470 <xTaskRemoveFromEventList+0x74>)
   81438:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   8143c:	4629      	mov	r1, r5
   8143e:	4b0d      	ldr	r3, [pc, #52]	; (81474 <xTaskRemoveFromEventList+0x78>)
   81440:	4798      	blx	r3
   81442:	e003      	b.n	8144c <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   81444:	480c      	ldr	r0, [pc, #48]	; (81478 <xTaskRemoveFromEventList+0x7c>)
   81446:	4629      	mov	r1, r5
   81448:	4b0a      	ldr	r3, [pc, #40]	; (81474 <xTaskRemoveFromEventList+0x78>)
   8144a:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   8144c:	4b0b      	ldr	r3, [pc, #44]	; (8147c <xTaskRemoveFromEventList+0x80>)
   8144e:	681b      	ldr	r3, [r3, #0]
   81450:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   81452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
   81454:	4298      	cmp	r0, r3
   81456:	bf34      	ite	cc
   81458:	2000      	movcc	r0, #0
   8145a:	2001      	movcs	r0, #1
   8145c:	bd38      	pop	{r3, r4, r5, pc}
   8145e:	bf00      	nop
   81460:	000804c1 	.word	0x000804c1
   81464:	00080439 	.word	0x00080439
   81468:	2007abb0 	.word	0x2007abb0
   8146c:	2007ab48 	.word	0x2007ab48
   81470:	2007ab4c 	.word	0x2007ab4c
   81474:	000803e1 	.word	0x000803e1
   81478:	2007abb8 	.word	0x2007abb8
   8147c:	2007abb4 	.word	0x2007abb4

00081480 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   81480:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   81482:	b918      	cbnz	r0, 8148c <vTaskSetTimeOutState+0xc>
   81484:	4b05      	ldr	r3, [pc, #20]	; (8149c <vTaskSetTimeOutState+0x1c>)
   81486:	4798      	blx	r3
   81488:	bf00      	nop
   8148a:	e7fd      	b.n	81488 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   8148c:	4a04      	ldr	r2, [pc, #16]	; (814a0 <vTaskSetTimeOutState+0x20>)
   8148e:	6812      	ldr	r2, [r2, #0]
   81490:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   81492:	4a04      	ldr	r2, [pc, #16]	; (814a4 <vTaskSetTimeOutState+0x24>)
   81494:	6812      	ldr	r2, [r2, #0]
   81496:	6042      	str	r2, [r0, #4]
   81498:	bd08      	pop	{r3, pc}
   8149a:	bf00      	nop
   8149c:	000804c1 	.word	0x000804c1
   814a0:	2007abcc 	.word	0x2007abcc
   814a4:	2007abd0 	.word	0x2007abd0

000814a8 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   814a8:	b538      	push	{r3, r4, r5, lr}
   814aa:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   814ac:	4604      	mov	r4, r0
   814ae:	b918      	cbnz	r0, 814b8 <xTaskCheckForTimeOut+0x10>
   814b0:	4b18      	ldr	r3, [pc, #96]	; (81514 <xTaskCheckForTimeOut+0x6c>)
   814b2:	4798      	blx	r3
   814b4:	bf00      	nop
   814b6:	e7fd      	b.n	814b4 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
   814b8:	b919      	cbnz	r1, 814c2 <xTaskCheckForTimeOut+0x1a>
   814ba:	4b16      	ldr	r3, [pc, #88]	; (81514 <xTaskCheckForTimeOut+0x6c>)
   814bc:	4798      	blx	r3
   814be:	bf00      	nop
   814c0:	e7fd      	b.n	814be <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   814c2:	4b15      	ldr	r3, [pc, #84]	; (81518 <xTaskCheckForTimeOut+0x70>)
   814c4:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   814c6:	682b      	ldr	r3, [r5, #0]
   814c8:	f1b3 3fff 	cmp.w	r3, #4294967295
   814cc:	d019      	beq.n	81502 <xTaskCheckForTimeOut+0x5a>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   814ce:	4a13      	ldr	r2, [pc, #76]	; (8151c <xTaskCheckForTimeOut+0x74>)
   814d0:	6811      	ldr	r1, [r2, #0]
   814d2:	6822      	ldr	r2, [r4, #0]
   814d4:	428a      	cmp	r2, r1
   814d6:	d004      	beq.n	814e2 <xTaskCheckForTimeOut+0x3a>
   814d8:	4a11      	ldr	r2, [pc, #68]	; (81520 <xTaskCheckForTimeOut+0x78>)
   814da:	6811      	ldr	r1, [r2, #0]
   814dc:	6862      	ldr	r2, [r4, #4]
   814de:	428a      	cmp	r2, r1
   814e0:	d911      	bls.n	81506 <xTaskCheckForTimeOut+0x5e>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   814e2:	4a0f      	ldr	r2, [pc, #60]	; (81520 <xTaskCheckForTimeOut+0x78>)
   814e4:	6811      	ldr	r1, [r2, #0]
   814e6:	6862      	ldr	r2, [r4, #4]
   814e8:	1a89      	subs	r1, r1, r2
   814ea:	428b      	cmp	r3, r1
   814ec:	d90d      	bls.n	8150a <xTaskCheckForTimeOut+0x62>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   814ee:	490c      	ldr	r1, [pc, #48]	; (81520 <xTaskCheckForTimeOut+0x78>)
   814f0:	6809      	ldr	r1, [r1, #0]
   814f2:	1a52      	subs	r2, r2, r1
   814f4:	4413      	add	r3, r2
   814f6:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   814f8:	4620      	mov	r0, r4
   814fa:	4b0a      	ldr	r3, [pc, #40]	; (81524 <xTaskCheckForTimeOut+0x7c>)
   814fc:	4798      	blx	r3
			xReturn = pdFALSE;
   814fe:	2400      	movs	r4, #0
   81500:	e004      	b.n	8150c <xTaskCheckForTimeOut+0x64>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   81502:	2400      	movs	r4, #0
   81504:	e002      	b.n	8150c <xTaskCheckForTimeOut+0x64>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   81506:	2401      	movs	r4, #1
   81508:	e000      	b.n	8150c <xTaskCheckForTimeOut+0x64>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   8150a:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   8150c:	4b06      	ldr	r3, [pc, #24]	; (81528 <xTaskCheckForTimeOut+0x80>)
   8150e:	4798      	blx	r3

	return xReturn;
}
   81510:	4620      	mov	r0, r4
   81512:	bd38      	pop	{r3, r4, r5, pc}
   81514:	000804c1 	.word	0x000804c1
   81518:	000804d1 	.word	0x000804d1
   8151c:	2007abcc 	.word	0x2007abcc
   81520:	2007abd0 	.word	0x2007abd0
   81524:	00081481 	.word	0x00081481
   81528:	000804f1 	.word	0x000804f1

0008152c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   8152c:	2201      	movs	r2, #1
   8152e:	4b01      	ldr	r3, [pc, #4]	; (81534 <vTaskMissedYield+0x8>)
   81530:	601a      	str	r2, [r3, #0]
   81532:	4770      	bx	lr
   81534:	2007abf0 	.word	0x2007abf0

00081538 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   81538:	4b01      	ldr	r3, [pc, #4]	; (81540 <xTaskGetCurrentTaskHandle+0x8>)
   8153a:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   8153c:	4770      	bx	lr
   8153e:	bf00      	nop
   81540:	2007abb4 	.word	0x2007abb4

00081544 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   81544:	4b05      	ldr	r3, [pc, #20]	; (8155c <xTaskGetSchedulerState+0x18>)
   81546:	681b      	ldr	r3, [r3, #0]
   81548:	b133      	cbz	r3, 81558 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   8154a:	4b05      	ldr	r3, [pc, #20]	; (81560 <xTaskGetSchedulerState+0x1c>)
   8154c:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
   8154e:	2b00      	cmp	r3, #0
   81550:	bf14      	ite	ne
   81552:	2002      	movne	r0, #2
   81554:	2001      	moveq	r0, #1
   81556:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   81558:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   8155a:	4770      	bx	lr
   8155c:	2007ab18 	.word	0x2007ab18
   81560:	2007abb0 	.word	0x2007abb0

00081564 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   81564:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   81566:	4604      	mov	r4, r0
   81568:	2800      	cmp	r0, #0
   8156a:	d02e      	beq.n	815ca <vTaskPriorityInherit+0x66>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   8156c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   8156e:	4a17      	ldr	r2, [pc, #92]	; (815cc <vTaskPriorityInherit+0x68>)
   81570:	6812      	ldr	r2, [r2, #0]
   81572:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   81574:	4293      	cmp	r3, r2
   81576:	d228      	bcs.n	815ca <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   81578:	4a14      	ldr	r2, [pc, #80]	; (815cc <vTaskPriorityInherit+0x68>)
   8157a:	6812      	ldr	r2, [r2, #0]
   8157c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   8157e:	f1c2 0205 	rsb	r2, r2, #5
   81582:	6182      	str	r2, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   81584:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81588:	4a11      	ldr	r2, [pc, #68]	; (815d0 <vTaskPriorityInherit+0x6c>)
   8158a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   8158e:	6942      	ldr	r2, [r0, #20]
   81590:	429a      	cmp	r2, r3
   81592:	d116      	bne.n	815c2 <vTaskPriorityInherit+0x5e>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   81594:	1d05      	adds	r5, r0, #4
   81596:	4628      	mov	r0, r5
   81598:	4b0e      	ldr	r3, [pc, #56]	; (815d4 <vTaskPriorityInherit+0x70>)
   8159a:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   8159c:	4b0b      	ldr	r3, [pc, #44]	; (815cc <vTaskPriorityInherit+0x68>)
   8159e:	681b      	ldr	r3, [r3, #0]
   815a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   815a2:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   815a4:	4a0c      	ldr	r2, [pc, #48]	; (815d8 <vTaskPriorityInherit+0x74>)
   815a6:	6812      	ldr	r2, [r2, #0]
   815a8:	4293      	cmp	r3, r2
   815aa:	bf84      	itt	hi
   815ac:	4a0a      	ldrhi	r2, [pc, #40]	; (815d8 <vTaskPriorityInherit+0x74>)
   815ae:	6013      	strhi	r3, [r2, #0]
   815b0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   815b4:	4806      	ldr	r0, [pc, #24]	; (815d0 <vTaskPriorityInherit+0x6c>)
   815b6:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   815ba:	4629      	mov	r1, r5
   815bc:	4b07      	ldr	r3, [pc, #28]	; (815dc <vTaskPriorityInherit+0x78>)
   815be:	4798      	blx	r3
   815c0:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   815c2:	4b02      	ldr	r3, [pc, #8]	; (815cc <vTaskPriorityInherit+0x68>)
   815c4:	681b      	ldr	r3, [r3, #0]
   815c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   815c8:	62c3      	str	r3, [r0, #44]	; 0x2c
   815ca:	bd38      	pop	{r3, r4, r5, pc}
   815cc:	2007abb4 	.word	0x2007abb4
   815d0:	2007ab4c 	.word	0x2007ab4c
   815d4:	00080439 	.word	0x00080439
   815d8:	2007ab48 	.word	0x2007ab48
   815dc:	000803e1 	.word	0x000803e1

000815e0 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   815e0:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   815e2:	4604      	mov	r4, r0
   815e4:	b1d0      	cbz	r0, 8161c <vTaskPriorityDisinherit+0x3c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   815e6:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   815e8:	6c83      	ldr	r3, [r0, #72]	; 0x48
   815ea:	429a      	cmp	r2, r3
   815ec:	d016      	beq.n	8161c <vTaskPriorityDisinherit+0x3c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   815ee:	1d05      	adds	r5, r0, #4
   815f0:	4628      	mov	r0, r5
   815f2:	4b0b      	ldr	r3, [pc, #44]	; (81620 <vTaskPriorityDisinherit+0x40>)
   815f4:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   815f6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   815f8:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   815fa:	f1c3 0205 	rsb	r2, r3, #5
   815fe:	61a2      	str	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   81600:	4a08      	ldr	r2, [pc, #32]	; (81624 <vTaskPriorityDisinherit+0x44>)
   81602:	6812      	ldr	r2, [r2, #0]
   81604:	4293      	cmp	r3, r2
   81606:	bf84      	itt	hi
   81608:	4a06      	ldrhi	r2, [pc, #24]	; (81624 <vTaskPriorityDisinherit+0x44>)
   8160a:	6013      	strhi	r3, [r2, #0]
   8160c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81610:	4805      	ldr	r0, [pc, #20]	; (81628 <vTaskPriorityDisinherit+0x48>)
   81612:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81616:	4629      	mov	r1, r5
   81618:	4b04      	ldr	r3, [pc, #16]	; (8162c <vTaskPriorityDisinherit+0x4c>)
   8161a:	4798      	blx	r3
   8161c:	bd38      	pop	{r3, r4, r5, pc}
   8161e:	bf00      	nop
   81620:	00080439 	.word	0x00080439
   81624:	2007ab48 	.word	0x2007ab48
   81628:	2007ab4c 	.word	0x2007ab4c
   8162c:	000803e1 	.word	0x000803e1

00081630 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   81630:	b510      	push	{r4, lr}
   81632:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   81634:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   81636:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   81638:	4291      	cmp	r1, r2
   8163a:	d80a      	bhi.n	81652 <prvInsertTimerInActiveList+0x22>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   8163c:	1ad2      	subs	r2, r2, r3
   8163e:	6981      	ldr	r1, [r0, #24]
   81640:	428a      	cmp	r2, r1
   81642:	d211      	bcs.n	81668 <prvInsertTimerInActiveList+0x38>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   81644:	4b0a      	ldr	r3, [pc, #40]	; (81670 <prvInsertTimerInActiveList+0x40>)
   81646:	6818      	ldr	r0, [r3, #0]
   81648:	1d21      	adds	r1, r4, #4
   8164a:	4b0a      	ldr	r3, [pc, #40]	; (81674 <prvInsertTimerInActiveList+0x44>)
   8164c:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   8164e:	2000      	movs	r0, #0
   81650:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   81652:	429a      	cmp	r2, r3
   81654:	d201      	bcs.n	8165a <prvInsertTimerInActiveList+0x2a>
   81656:	4299      	cmp	r1, r3
   81658:	d208      	bcs.n	8166c <prvInsertTimerInActiveList+0x3c>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   8165a:	4b07      	ldr	r3, [pc, #28]	; (81678 <prvInsertTimerInActiveList+0x48>)
   8165c:	6818      	ldr	r0, [r3, #0]
   8165e:	1d21      	adds	r1, r4, #4
   81660:	4b04      	ldr	r3, [pc, #16]	; (81674 <prvInsertTimerInActiveList+0x44>)
   81662:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   81664:	2000      	movs	r0, #0
   81666:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   81668:	2001      	movs	r0, #1
   8166a:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   8166c:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   8166e:	bd10      	pop	{r4, pc}
   81670:	2007ac30 	.word	0x2007ac30
   81674:	000803fd 	.word	0x000803fd
   81678:	2007abfc 	.word	0x2007abfc

0008167c <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   8167c:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   8167e:	4b0d      	ldr	r3, [pc, #52]	; (816b4 <prvCheckForValidListAndQueue+0x38>)
   81680:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   81682:	4b0d      	ldr	r3, [pc, #52]	; (816b8 <prvCheckForValidListAndQueue+0x3c>)
   81684:	681b      	ldr	r3, [r3, #0]
   81686:	b98b      	cbnz	r3, 816ac <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   81688:	4d0c      	ldr	r5, [pc, #48]	; (816bc <prvCheckForValidListAndQueue+0x40>)
   8168a:	4628      	mov	r0, r5
   8168c:	4e0c      	ldr	r6, [pc, #48]	; (816c0 <prvCheckForValidListAndQueue+0x44>)
   8168e:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   81690:	4c0c      	ldr	r4, [pc, #48]	; (816c4 <prvCheckForValidListAndQueue+0x48>)
   81692:	4620      	mov	r0, r4
   81694:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   81696:	4b0c      	ldr	r3, [pc, #48]	; (816c8 <prvCheckForValidListAndQueue+0x4c>)
   81698:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   8169a:	4b0c      	ldr	r3, [pc, #48]	; (816cc <prvCheckForValidListAndQueue+0x50>)
   8169c:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   8169e:	2005      	movs	r0, #5
   816a0:	210c      	movs	r1, #12
   816a2:	2200      	movs	r2, #0
   816a4:	4b0a      	ldr	r3, [pc, #40]	; (816d0 <prvCheckForValidListAndQueue+0x54>)
   816a6:	4798      	blx	r3
   816a8:	4b03      	ldr	r3, [pc, #12]	; (816b8 <prvCheckForValidListAndQueue+0x3c>)
   816aa:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   816ac:	4b09      	ldr	r3, [pc, #36]	; (816d4 <prvCheckForValidListAndQueue+0x58>)
   816ae:	4798      	blx	r3
   816b0:	bd70      	pop	{r4, r5, r6, pc}
   816b2:	bf00      	nop
   816b4:	000804d1 	.word	0x000804d1
   816b8:	2007ac2c 	.word	0x2007ac2c
   816bc:	2007ac00 	.word	0x2007ac00
   816c0:	000803c1 	.word	0x000803c1
   816c4:	2007ac14 	.word	0x2007ac14
   816c8:	2007abfc 	.word	0x2007abfc
   816cc:	2007ac30 	.word	0x2007ac30
   816d0:	000808a9 	.word	0x000808a9
   816d4:	000804f1 	.word	0x000804f1

000816d8 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   816d8:	b510      	push	{r4, lr}
   816da:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   816dc:	4b0b      	ldr	r3, [pc, #44]	; (8170c <xTimerCreateTimerTask+0x34>)
   816de:	4798      	blx	r3

	if( xTimerQueue != NULL )
   816e0:	4b0b      	ldr	r3, [pc, #44]	; (81710 <xTimerCreateTimerTask+0x38>)
   816e2:	681b      	ldr	r3, [r3, #0]
   816e4:	b163      	cbz	r3, 81700 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   816e6:	2304      	movs	r3, #4
   816e8:	9300      	str	r3, [sp, #0]
   816ea:	2300      	movs	r3, #0
   816ec:	9301      	str	r3, [sp, #4]
   816ee:	9302      	str	r3, [sp, #8]
   816f0:	9303      	str	r3, [sp, #12]
   816f2:	4808      	ldr	r0, [pc, #32]	; (81714 <xTimerCreateTimerTask+0x3c>)
   816f4:	4908      	ldr	r1, [pc, #32]	; (81718 <xTimerCreateTimerTask+0x40>)
   816f6:	f44f 7282 	mov.w	r2, #260	; 0x104
   816fa:	4c08      	ldr	r4, [pc, #32]	; (8171c <xTimerCreateTimerTask+0x44>)
   816fc:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
   816fe:	b918      	cbnz	r0, 81708 <xTimerCreateTimerTask+0x30>
   81700:	4b07      	ldr	r3, [pc, #28]	; (81720 <xTimerCreateTimerTask+0x48>)
   81702:	4798      	blx	r3
   81704:	bf00      	nop
   81706:	e7fd      	b.n	81704 <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   81708:	b004      	add	sp, #16
   8170a:	bd10      	pop	{r4, pc}
   8170c:	0008167d 	.word	0x0008167d
   81710:	2007ac2c 	.word	0x2007ac2c
   81714:	0008182d 	.word	0x0008182d
   81718:	00088548 	.word	0x00088548
   8171c:	00080cad 	.word	0x00080cad
   81720:	000804c1 	.word	0x000804c1

00081724 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   81724:	b510      	push	{r4, lr}
   81726:	b084      	sub	sp, #16
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   81728:	4c0f      	ldr	r4, [pc, #60]	; (81768 <xTimerGenericCommand+0x44>)
   8172a:	6824      	ldr	r4, [r4, #0]
   8172c:	b1c4      	cbz	r4, 81760 <xTimerGenericCommand+0x3c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   8172e:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   81730:	9202      	str	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   81732:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   81734:	b96b      	cbnz	r3, 81752 <xTimerGenericCommand+0x2e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   81736:	4b0d      	ldr	r3, [pc, #52]	; (8176c <xTimerGenericCommand+0x48>)
   81738:	4798      	blx	r3
   8173a:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   8173c:	4b0a      	ldr	r3, [pc, #40]	; (81768 <xTimerGenericCommand+0x44>)
   8173e:	6818      	ldr	r0, [r3, #0]
   81740:	a901      	add	r1, sp, #4
   81742:	bf07      	ittee	eq
   81744:	9a06      	ldreq	r2, [sp, #24]
   81746:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   81748:	2200      	movne	r2, #0
   8174a:	4613      	movne	r3, r2
   8174c:	4c08      	ldr	r4, [pc, #32]	; (81770 <xTimerGenericCommand+0x4c>)
   8174e:	47a0      	blx	r4
   81750:	e007      	b.n	81762 <xTimerGenericCommand+0x3e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   81752:	4620      	mov	r0, r4
   81754:	a901      	add	r1, sp, #4
   81756:	461a      	mov	r2, r3
   81758:	2300      	movs	r3, #0
   8175a:	4c06      	ldr	r4, [pc, #24]	; (81774 <xTimerGenericCommand+0x50>)
   8175c:	47a0      	blx	r4
   8175e:	e000      	b.n	81762 <xTimerGenericCommand+0x3e>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   81760:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   81762:	b004      	add	sp, #16
   81764:	bd10      	pop	{r4, pc}
   81766:	bf00      	nop
   81768:	2007ac2c 	.word	0x2007ac2c
   8176c:	00081545 	.word	0x00081545
   81770:	00080901 	.word	0x00080901
   81774:	00080a1d 	.word	0x00080a1d

00081778 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   81778:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8177c:	b082      	sub	sp, #8
   8177e:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   81780:	4b22      	ldr	r3, [pc, #136]	; (8180c <prvSampleTimeNow+0x94>)
   81782:	4798      	blx	r3
   81784:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   81786:	4b22      	ldr	r3, [pc, #136]	; (81810 <prvSampleTimeNow+0x98>)
   81788:	681b      	ldr	r3, [r3, #0]
   8178a:	4298      	cmp	r0, r3
   8178c:	d234      	bcs.n	817f8 <prvSampleTimeNow+0x80>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   8178e:	4e21      	ldr	r6, [pc, #132]	; (81814 <prvSampleTimeNow+0x9c>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   81790:	4f21      	ldr	r7, [pc, #132]	; (81818 <prvSampleTimeNow+0xa0>)
   81792:	e024      	b.n	817de <prvSampleTimeNow+0x66>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   81794:	68da      	ldr	r2, [r3, #12]
   81796:	f8d2 a000 	ldr.w	sl, [r2]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   8179a:	68db      	ldr	r3, [r3, #12]
   8179c:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   8179e:	1d25      	adds	r5, r4, #4
   817a0:	4628      	mov	r0, r5
   817a2:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   817a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
   817a6:	4620      	mov	r0, r4
   817a8:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   817aa:	69e3      	ldr	r3, [r4, #28]
   817ac:	2b01      	cmp	r3, #1
   817ae:	d116      	bne.n	817de <prvSampleTimeNow+0x66>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   817b0:	69a3      	ldr	r3, [r4, #24]
   817b2:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
   817b4:	4553      	cmp	r3, sl
   817b6:	d906      	bls.n	817c6 <prvSampleTimeNow+0x4e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   817b8:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   817ba:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   817bc:	6830      	ldr	r0, [r6, #0]
   817be:	4629      	mov	r1, r5
   817c0:	4b16      	ldr	r3, [pc, #88]	; (8181c <prvSampleTimeNow+0xa4>)
   817c2:	4798      	blx	r3
   817c4:	e00b      	b.n	817de <prvSampleTimeNow+0x66>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   817c6:	2300      	movs	r3, #0
   817c8:	9300      	str	r3, [sp, #0]
   817ca:	4620      	mov	r0, r4
   817cc:	4619      	mov	r1, r3
   817ce:	4652      	mov	r2, sl
   817d0:	4c13      	ldr	r4, [pc, #76]	; (81820 <prvSampleTimeNow+0xa8>)
   817d2:	47a0      	blx	r4
				configASSERT( xResult );
   817d4:	b918      	cbnz	r0, 817de <prvSampleTimeNow+0x66>
   817d6:	4b13      	ldr	r3, [pc, #76]	; (81824 <prvSampleTimeNow+0xac>)
   817d8:	4798      	blx	r3
   817da:	bf00      	nop
   817dc:	e7fd      	b.n	817da <prvSampleTimeNow+0x62>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   817de:	6833      	ldr	r3, [r6, #0]
   817e0:	681a      	ldr	r2, [r3, #0]
   817e2:	2a00      	cmp	r2, #0
   817e4:	d1d6      	bne.n	81794 <prvSampleTimeNow+0x1c>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   817e6:	4a10      	ldr	r2, [pc, #64]	; (81828 <prvSampleTimeNow+0xb0>)
   817e8:	6811      	ldr	r1, [r2, #0]
   817ea:	480a      	ldr	r0, [pc, #40]	; (81814 <prvSampleTimeNow+0x9c>)
   817ec:	6001      	str	r1, [r0, #0]
	pxOverflowTimerList = pxTemp;
   817ee:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   817f0:	2301      	movs	r3, #1
   817f2:	f8c9 3000 	str.w	r3, [r9]
   817f6:	e002      	b.n	817fe <prvSampleTimeNow+0x86>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   817f8:	2300      	movs	r3, #0
   817fa:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   817fe:	4b04      	ldr	r3, [pc, #16]	; (81810 <prvSampleTimeNow+0x98>)
   81800:	f8c3 8000 	str.w	r8, [r3]

	return xTimeNow;
}
   81804:	4640      	mov	r0, r8
   81806:	b002      	add	sp, #8
   81808:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8180c:	00080fb5 	.word	0x00080fb5
   81810:	2007ac28 	.word	0x2007ac28
   81814:	2007abfc 	.word	0x2007abfc
   81818:	00080439 	.word	0x00080439
   8181c:	000803fd 	.word	0x000803fd
   81820:	00081725 	.word	0x00081725
   81824:	000804c1 	.word	0x000804c1
   81828:	2007ac30 	.word	0x2007ac30

0008182c <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   8182c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   81830:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   81832:	4d4d      	ldr	r5, [pc, #308]	; (81968 <prvTimerTask+0x13c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
   81834:	f8df 8160 	ldr.w	r8, [pc, #352]	; 81998 <prvTimerTask+0x16c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   81838:	4b4c      	ldr	r3, [pc, #304]	; (8196c <prvTimerTask+0x140>)
   8183a:	681b      	ldr	r3, [r3, #0]
   8183c:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   8183e:	2a00      	cmp	r2, #0
   81840:	f000 8087 	beq.w	81952 <prvTimerTask+0x126>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   81844:	68db      	ldr	r3, [r3, #12]
   81846:	681e      	ldr	r6, [r3, #0]
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   81848:	4b49      	ldr	r3, [pc, #292]	; (81970 <prvTimerTask+0x144>)
   8184a:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   8184c:	a803      	add	r0, sp, #12
   8184e:	4b49      	ldr	r3, [pc, #292]	; (81974 <prvTimerTask+0x148>)
   81850:	4798      	blx	r3
   81852:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   81854:	9b03      	ldr	r3, [sp, #12]
   81856:	2b00      	cmp	r3, #0
   81858:	d130      	bne.n	818bc <prvTimerTask+0x90>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   8185a:	4286      	cmp	r6, r0
   8185c:	d824      	bhi.n	818a8 <prvTimerTask+0x7c>
			{
				xTaskResumeAll();
   8185e:	4b46      	ldr	r3, [pc, #280]	; (81978 <prvTimerTask+0x14c>)
   81860:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   81862:	4b42      	ldr	r3, [pc, #264]	; (8196c <prvTimerTask+0x140>)
   81864:	681b      	ldr	r3, [r3, #0]
   81866:	68db      	ldr	r3, [r3, #12]
   81868:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   8186a:	1d20      	adds	r0, r4, #4
   8186c:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   8186e:	69e3      	ldr	r3, [r4, #28]
   81870:	2b01      	cmp	r3, #1
   81872:	d114      	bne.n	8189e <prvTimerTask+0x72>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   81874:	69a1      	ldr	r1, [r4, #24]
   81876:	4620      	mov	r0, r4
   81878:	4431      	add	r1, r6
   8187a:	463a      	mov	r2, r7
   8187c:	4633      	mov	r3, r6
   8187e:	4f3f      	ldr	r7, [pc, #252]	; (8197c <prvTimerTask+0x150>)
   81880:	47b8      	blx	r7
   81882:	2801      	cmp	r0, #1
   81884:	d10b      	bne.n	8189e <prvTimerTask+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   81886:	2300      	movs	r3, #0
   81888:	9300      	str	r3, [sp, #0]
   8188a:	4620      	mov	r0, r4
   8188c:	4619      	mov	r1, r3
   8188e:	4632      	mov	r2, r6
   81890:	4e3b      	ldr	r6, [pc, #236]	; (81980 <prvTimerTask+0x154>)
   81892:	47b0      	blx	r6
			configASSERT( xResult );
   81894:	b918      	cbnz	r0, 8189e <prvTimerTask+0x72>
   81896:	4b3b      	ldr	r3, [pc, #236]	; (81984 <prvTimerTask+0x158>)
   81898:	4798      	blx	r3
   8189a:	bf00      	nop
   8189c:	e7fd      	b.n	8189a <prvTimerTask+0x6e>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   8189e:	6a63      	ldr	r3, [r4, #36]	; 0x24
   818a0:	4620      	mov	r0, r4
   818a2:	4798      	blx	r3
   818a4:	e00c      	b.n	818c0 <prvTimerTask+0x94>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   818a6:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   818a8:	6828      	ldr	r0, [r5, #0]
   818aa:	1bf1      	subs	r1, r6, r7
   818ac:	4b36      	ldr	r3, [pc, #216]	; (81988 <prvTimerTask+0x15c>)
   818ae:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   818b0:	4b31      	ldr	r3, [pc, #196]	; (81978 <prvTimerTask+0x14c>)
   818b2:	4798      	blx	r3
   818b4:	b920      	cbnz	r0, 818c0 <prvTimerTask+0x94>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   818b6:	4b35      	ldr	r3, [pc, #212]	; (8198c <prvTimerTask+0x160>)
   818b8:	4798      	blx	r3
   818ba:	e001      	b.n	818c0 <prvTimerTask+0x94>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   818bc:	4b2e      	ldr	r3, [pc, #184]	; (81978 <prvTimerTask+0x14c>)
   818be:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   818c0:	a802      	add	r0, sp, #8
   818c2:	4b2c      	ldr	r3, [pc, #176]	; (81974 <prvTimerTask+0x148>)
   818c4:	4798      	blx	r3
   818c6:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   818c8:	4e31      	ldr	r6, [pc, #196]	; (81990 <prvTimerTask+0x164>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   818ca:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 8197c <prvTimerTask+0x150>
   818ce:	e038      	b.n	81942 <prvTimerTask+0x116>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   818d0:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   818d2:	b11c      	cbz	r4, 818dc <prvTimerTask+0xb0>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   818d4:	6961      	ldr	r1, [r4, #20]
   818d6:	b109      	cbz	r1, 818dc <prvTimerTask+0xb0>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   818d8:	1d20      	adds	r0, r4, #4
   818da:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   818dc:	9903      	ldr	r1, [sp, #12]
   818de:	2902      	cmp	r1, #2
   818e0:	d01f      	beq.n	81922 <prvTimerTask+0xf6>
   818e2:	2903      	cmp	r1, #3
   818e4:	d02a      	beq.n	8193c <prvTimerTask+0x110>
   818e6:	2900      	cmp	r1, #0
   818e8:	d12b      	bne.n	81942 <prvTimerTask+0x116>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   818ea:	9b04      	ldr	r3, [sp, #16]
   818ec:	69a1      	ldr	r1, [r4, #24]
   818ee:	4620      	mov	r0, r4
   818f0:	4419      	add	r1, r3
   818f2:	463a      	mov	r2, r7
   818f4:	47c8      	blx	r9
   818f6:	2801      	cmp	r0, #1
   818f8:	d123      	bne.n	81942 <prvTimerTask+0x116>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   818fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
   818fc:	4620      	mov	r0, r4
   818fe:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   81900:	69e3      	ldr	r3, [r4, #28]
   81902:	2b01      	cmp	r3, #1
   81904:	d11d      	bne.n	81942 <prvTimerTask+0x116>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   81906:	69a2      	ldr	r2, [r4, #24]
   81908:	2300      	movs	r3, #0
   8190a:	9300      	str	r3, [sp, #0]
   8190c:	4620      	mov	r0, r4
   8190e:	4619      	mov	r1, r3
   81910:	9c04      	ldr	r4, [sp, #16]
   81912:	4422      	add	r2, r4
   81914:	4c1a      	ldr	r4, [pc, #104]	; (81980 <prvTimerTask+0x154>)
   81916:	47a0      	blx	r4
						configASSERT( xResult );
   81918:	b998      	cbnz	r0, 81942 <prvTimerTask+0x116>
   8191a:	4b1a      	ldr	r3, [pc, #104]	; (81984 <prvTimerTask+0x158>)
   8191c:	4798      	blx	r3
   8191e:	bf00      	nop
   81920:	e7fd      	b.n	8191e <prvTimerTask+0xf2>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   81922:	9904      	ldr	r1, [sp, #16]
   81924:	61a1      	str	r1, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   81926:	b919      	cbnz	r1, 81930 <prvTimerTask+0x104>
   81928:	4b16      	ldr	r3, [pc, #88]	; (81984 <prvTimerTask+0x158>)
   8192a:	4798      	blx	r3
   8192c:	bf00      	nop
   8192e:	e7fd      	b.n	8192c <prvTimerTask+0x100>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   81930:	4620      	mov	r0, r4
   81932:	4439      	add	r1, r7
   81934:	463a      	mov	r2, r7
   81936:	463b      	mov	r3, r7
   81938:	47c8      	blx	r9
   8193a:	e002      	b.n	81942 <prvTimerTask+0x116>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   8193c:	4620      	mov	r0, r4
   8193e:	4b15      	ldr	r3, [pc, #84]	; (81994 <prvTimerTask+0x168>)
   81940:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   81942:	6828      	ldr	r0, [r5, #0]
   81944:	a903      	add	r1, sp, #12
   81946:	2200      	movs	r2, #0
   81948:	4613      	mov	r3, r2
   8194a:	47b0      	blx	r6
   8194c:	2800      	cmp	r0, #0
   8194e:	d1bf      	bne.n	818d0 <prvTimerTask+0xa4>
   81950:	e772      	b.n	81838 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   81952:	4b07      	ldr	r3, [pc, #28]	; (81970 <prvTimerTask+0x144>)
   81954:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81956:	a803      	add	r0, sp, #12
   81958:	4b06      	ldr	r3, [pc, #24]	; (81974 <prvTimerTask+0x148>)
   8195a:	4798      	blx	r3
   8195c:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   8195e:	9b03      	ldr	r3, [sp, #12]
   81960:	2b00      	cmp	r3, #0
   81962:	d0a0      	beq.n	818a6 <prvTimerTask+0x7a>
   81964:	e7aa      	b.n	818bc <prvTimerTask+0x90>
   81966:	bf00      	nop
   81968:	2007ac2c 	.word	0x2007ac2c
   8196c:	2007abfc 	.word	0x2007abfc
   81970:	00080fa5 	.word	0x00080fa5
   81974:	00081779 	.word	0x00081779
   81978:	000810f5 	.word	0x000810f5
   8197c:	00081631 	.word	0x00081631
   81980:	00081725 	.word	0x00081725
   81984:	000804c1 	.word	0x000804c1
   81988:	00080c09 	.word	0x00080c09
   8198c:	000804b1 	.word	0x000804b1
   81990:	00080aad 	.word	0x00080aad
   81994:	000806e1 	.word	0x000806e1
   81998:	00080439 	.word	0x00080439

0008199c <USART0_Handler>:
#if SAMD || SAMR21 || SAML21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   8199c:	b500      	push	{lr}
   8199e:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21 || SAML21
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   819a0:	4811      	ldr	r0, [pc, #68]	; (819e8 <USART0_Handler+0x4c>)
   819a2:	f10d 0107 	add.w	r1, sp, #7
   819a6:	2201      	movs	r2, #1
   819a8:	4b10      	ldr	r3, [pc, #64]	; (819ec <USART0_Handler+0x50>)
   819aa:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   819ac:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   819ae:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   819b2:	2200      	movs	r2, #0
   819b4:	4b0e      	ldr	r3, [pc, #56]	; (819f0 <USART0_Handler+0x54>)
   819b6:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
   819b8:	4b0e      	ldr	r3, [pc, #56]	; (819f4 <USART0_Handler+0x58>)
   819ba:	781b      	ldrb	r3, [r3, #0]
   819bc:	f89d 1007 	ldrb.w	r1, [sp, #7]
   819c0:	4a0d      	ldr	r2, [pc, #52]	; (819f8 <USART0_Handler+0x5c>)
   819c2:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   819c4:	2b9b      	cmp	r3, #155	; 0x9b
   819c6:	d103      	bne.n	819d0 <USART0_Handler+0x34>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   819c8:	2200      	movs	r2, #0
   819ca:	4b0a      	ldr	r3, [pc, #40]	; (819f4 <USART0_Handler+0x58>)
   819cc:	701a      	strb	r2, [r3, #0]
   819ce:	e002      	b.n	819d6 <USART0_Handler+0x3a>
	} else {
		serial_rx_buf_tail++;
   819d0:	3301      	adds	r3, #1
   819d2:	4a08      	ldr	r2, [pc, #32]	; (819f4 <USART0_Handler+0x58>)
   819d4:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   819d6:	2201      	movs	r2, #1
   819d8:	4b05      	ldr	r3, [pc, #20]	; (819f0 <USART0_Handler+0x54>)
   819da:	701a      	strb	r2, [r3, #0]
   819dc:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   819e0:	b662      	cpsie	i
}
   819e2:	b003      	add	sp, #12
   819e4:	f85d fb04 	ldr.w	pc, [sp], #4
   819e8:	40098000 	.word	0x40098000
   819ec:	00081a51 	.word	0x00081a51
   819f0:	2007025c 	.word	0x2007025c
   819f4:	2007acd0 	.word	0x2007acd0
   819f8:	2007ac34 	.word	0x2007ac34

000819fc <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   819fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81a00:	460e      	mov	r6, r1
   81a02:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   81a04:	3801      	subs	r0, #1
   81a06:	2802      	cmp	r0, #2
   81a08:	d80f      	bhi.n	81a2a <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   81a0a:	b192      	cbz	r2, 81a32 <_write+0x36>
   81a0c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   81a0e:	f8df 803c 	ldr.w	r8, [pc, #60]	; 81a4c <_write+0x50>
   81a12:	4f0d      	ldr	r7, [pc, #52]	; (81a48 <_write+0x4c>)
   81a14:	f8d8 0000 	ldr.w	r0, [r8]
   81a18:	5d31      	ldrb	r1, [r6, r4]
   81a1a:	683b      	ldr	r3, [r7, #0]
   81a1c:	4798      	blx	r3
   81a1e:	2800      	cmp	r0, #0
   81a20:	db0a      	blt.n	81a38 <_write+0x3c>
			return -1;
		}
		++nChars;
   81a22:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   81a24:	42a5      	cmp	r5, r4
   81a26:	d1f5      	bne.n	81a14 <_write+0x18>
   81a28:	e00a      	b.n	81a40 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   81a2a:	f04f 30ff 	mov.w	r0, #4294967295
   81a2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   81a32:	2000      	movs	r0, #0
   81a34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   81a38:	f04f 30ff 	mov.w	r0, #4294967295
   81a3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   81a40:	4620      	mov	r0, r4
	}
	return nChars;
}
   81a42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81a46:	bf00      	nop
   81a48:	2007ada8 	.word	0x2007ada8
   81a4c:	2007adac 	.word	0x2007adac

00081a50 <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   81a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81a54:	b083      	sub	sp, #12
   81a56:	4605      	mov	r5, r0
	while (len) {
   81a58:	4690      	mov	r8, r2
   81a5a:	2a00      	cmp	r2, #0
   81a5c:	d047      	beq.n	81aee <usart_serial_read_packet+0x9e>
   81a5e:	1c4e      	adds	r6, r1, #1
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   81a60:	4f25      	ldr	r7, [pc, #148]	; (81af8 <usart_serial_read_packet+0xa8>)
		while (usart_read(p_usart, &val));
   81a62:	4c26      	ldr	r4, [pc, #152]	; (81afc <usart_serial_read_packet+0xac>)
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   81a64:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 81b10 <usart_serial_read_packet+0xc0>
	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
   81a68:	f8df b094 	ldr.w	fp, [pc, #148]	; 81b00 <usart_serial_read_packet+0xb0>
   81a6c:	f106 39ff 	add.w	r9, r6, #4294967295
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   81a70:	2300      	movs	r3, #0
   81a72:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   81a74:	4b22      	ldr	r3, [pc, #136]	; (81b00 <usart_serial_read_packet+0xb0>)
   81a76:	429d      	cmp	r5, r3
   81a78:	d106      	bne.n	81a88 <usart_serial_read_packet+0x38>
		while (uart_read((Uart*)p_usart, data));
   81a7a:	4658      	mov	r0, fp
   81a7c:	4649      	mov	r1, r9
   81a7e:	4b21      	ldr	r3, [pc, #132]	; (81b04 <usart_serial_read_packet+0xb4>)
   81a80:	4798      	blx	r3
   81a82:	2800      	cmp	r0, #0
   81a84:	d1f9      	bne.n	81a7a <usart_serial_read_packet+0x2a>
   81a86:	e019      	b.n	81abc <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   81a88:	4b1f      	ldr	r3, [pc, #124]	; (81b08 <usart_serial_read_packet+0xb8>)
   81a8a:	429d      	cmp	r5, r3
   81a8c:	d109      	bne.n	81aa2 <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   81a8e:	4699      	mov	r9, r3
   81a90:	4648      	mov	r0, r9
   81a92:	a901      	add	r1, sp, #4
   81a94:	47a0      	blx	r4
   81a96:	2800      	cmp	r0, #0
   81a98:	d1fa      	bne.n	81a90 <usart_serial_read_packet+0x40>
		*data = (uint8_t)(val & 0xFF);
   81a9a:	9b01      	ldr	r3, [sp, #4]
   81a9c:	f806 3c01 	strb.w	r3, [r6, #-1]
   81aa0:	e017      	b.n	81ad2 <usart_serial_read_packet+0x82>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   81aa2:	4b1a      	ldr	r3, [pc, #104]	; (81b0c <usart_serial_read_packet+0xbc>)
   81aa4:	429d      	cmp	r5, r3
   81aa6:	d109      	bne.n	81abc <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   81aa8:	4699      	mov	r9, r3
   81aaa:	4648      	mov	r0, r9
   81aac:	a901      	add	r1, sp, #4
   81aae:	47a0      	blx	r4
   81ab0:	2800      	cmp	r0, #0
   81ab2:	d1fa      	bne.n	81aaa <usart_serial_read_packet+0x5a>
		*data = (uint8_t)(val & 0xFF);
   81ab4:	9b01      	ldr	r3, [sp, #4]
   81ab6:	f806 3c01 	strb.w	r3, [r6, #-1]
   81aba:	e014      	b.n	81ae6 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   81abc:	4555      	cmp	r5, sl
   81abe:	d108      	bne.n	81ad2 <usart_serial_read_packet+0x82>
		while (usart_read(p_usart, &val));
   81ac0:	4650      	mov	r0, sl
   81ac2:	a901      	add	r1, sp, #4
   81ac4:	47a0      	blx	r4
   81ac6:	2800      	cmp	r0, #0
   81ac8:	d1fa      	bne.n	81ac0 <usart_serial_read_packet+0x70>
		*data = (uint8_t)(val & 0xFF);
   81aca:	9b01      	ldr	r3, [sp, #4]
   81acc:	f806 3c01 	strb.w	r3, [r6, #-1]
   81ad0:	e009      	b.n	81ae6 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   81ad2:	42bd      	cmp	r5, r7
   81ad4:	d107      	bne.n	81ae6 <usart_serial_read_packet+0x96>
		while (usart_read(p_usart, &val));
   81ad6:	4638      	mov	r0, r7
   81ad8:	a901      	add	r1, sp, #4
   81ada:	47a0      	blx	r4
   81adc:	2800      	cmp	r0, #0
   81ade:	d1fa      	bne.n	81ad6 <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   81ae0:	9b01      	ldr	r3, [sp, #4]
   81ae2:	f806 3c01 	strb.w	r3, [r6, #-1]
   81ae6:	3601      	adds	r6, #1
   81ae8:	f1b8 0801 	subs.w	r8, r8, #1
   81aec:	d1be      	bne.n	81a6c <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   81aee:	2000      	movs	r0, #0
   81af0:	b003      	add	sp, #12
   81af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81af6:	bf00      	nop
   81af8:	400a4000 	.word	0x400a4000
   81afc:	000803a9 	.word	0x000803a9
   81b00:	400e0800 	.word	0x400e0800
   81b04:	00081b5d 	.word	0x00081b5d
   81b08:	40098000 	.word	0x40098000
   81b0c:	4009c000 	.word	0x4009c000
   81b10:	400a0000 	.word	0x400a0000

00081b14 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   81b14:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   81b16:	23ac      	movs	r3, #172	; 0xac
   81b18:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   81b1a:	680a      	ldr	r2, [r1, #0]
   81b1c:	684b      	ldr	r3, [r1, #4]
   81b1e:	fbb2 f3f3 	udiv	r3, r2, r3
   81b22:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   81b24:	1e5c      	subs	r4, r3, #1
   81b26:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   81b2a:	4294      	cmp	r4, r2
   81b2c:	d80a      	bhi.n	81b44 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   81b2e:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   81b30:	688b      	ldr	r3, [r1, #8]
   81b32:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   81b34:	f240 2302 	movw	r3, #514	; 0x202
   81b38:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   81b3c:	2350      	movs	r3, #80	; 0x50
   81b3e:	6003      	str	r3, [r0, #0]

	return 0;
   81b40:	2000      	movs	r0, #0
   81b42:	e000      	b.n	81b46 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   81b44:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   81b46:	f85d 4b04 	ldr.w	r4, [sp], #4
   81b4a:	4770      	bx	lr

00081b4c <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   81b4c:	6943      	ldr	r3, [r0, #20]
   81b4e:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   81b52:	bf1a      	itte	ne
   81b54:	61c1      	strne	r1, [r0, #28]
	return 0;
   81b56:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   81b58:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   81b5a:	4770      	bx	lr

00081b5c <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   81b5c:	6943      	ldr	r3, [r0, #20]
   81b5e:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   81b62:	bf1d      	ittte	ne
   81b64:	6983      	ldrne	r3, [r0, #24]
   81b66:	700b      	strbne	r3, [r1, #0]
	return 0;
   81b68:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   81b6a:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   81b6c:	4770      	bx	lr
   81b6e:	bf00      	nop

00081b70 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   81b70:	b5f0      	push	{r4, r5, r6, r7, lr}
   81b72:	b083      	sub	sp, #12
   81b74:	4604      	mov	r4, r0
   81b76:	460d      	mov	r5, r1
	uint32_t val = 0;
   81b78:	2300      	movs	r3, #0
   81b7a:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   81b7c:	4b1f      	ldr	r3, [pc, #124]	; (81bfc <usart_serial_getchar+0x8c>)
   81b7e:	4298      	cmp	r0, r3
   81b80:	d107      	bne.n	81b92 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   81b82:	461f      	mov	r7, r3
   81b84:	4e1e      	ldr	r6, [pc, #120]	; (81c00 <usart_serial_getchar+0x90>)
   81b86:	4638      	mov	r0, r7
   81b88:	4629      	mov	r1, r5
   81b8a:	47b0      	blx	r6
   81b8c:	2800      	cmp	r0, #0
   81b8e:	d1fa      	bne.n	81b86 <usart_serial_getchar+0x16>
   81b90:	e019      	b.n	81bc6 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   81b92:	4b1c      	ldr	r3, [pc, #112]	; (81c04 <usart_serial_getchar+0x94>)
   81b94:	4298      	cmp	r0, r3
   81b96:	d109      	bne.n	81bac <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   81b98:	461f      	mov	r7, r3
   81b9a:	4e1b      	ldr	r6, [pc, #108]	; (81c08 <usart_serial_getchar+0x98>)
   81b9c:	4638      	mov	r0, r7
   81b9e:	a901      	add	r1, sp, #4
   81ba0:	47b0      	blx	r6
   81ba2:	2800      	cmp	r0, #0
   81ba4:	d1fa      	bne.n	81b9c <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   81ba6:	9b01      	ldr	r3, [sp, #4]
   81ba8:	702b      	strb	r3, [r5, #0]
   81baa:	e019      	b.n	81be0 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   81bac:	4b17      	ldr	r3, [pc, #92]	; (81c0c <usart_serial_getchar+0x9c>)
   81bae:	4298      	cmp	r0, r3
   81bb0:	d109      	bne.n	81bc6 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   81bb2:	461e      	mov	r6, r3
   81bb4:	4c14      	ldr	r4, [pc, #80]	; (81c08 <usart_serial_getchar+0x98>)
   81bb6:	4630      	mov	r0, r6
   81bb8:	a901      	add	r1, sp, #4
   81bba:	47a0      	blx	r4
   81bbc:	2800      	cmp	r0, #0
   81bbe:	d1fa      	bne.n	81bb6 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   81bc0:	9b01      	ldr	r3, [sp, #4]
   81bc2:	702b      	strb	r3, [r5, #0]
   81bc4:	e018      	b.n	81bf8 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   81bc6:	4b12      	ldr	r3, [pc, #72]	; (81c10 <usart_serial_getchar+0xa0>)
   81bc8:	429c      	cmp	r4, r3
   81bca:	d109      	bne.n	81be0 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   81bcc:	461e      	mov	r6, r3
   81bce:	4c0e      	ldr	r4, [pc, #56]	; (81c08 <usart_serial_getchar+0x98>)
   81bd0:	4630      	mov	r0, r6
   81bd2:	a901      	add	r1, sp, #4
   81bd4:	47a0      	blx	r4
   81bd6:	2800      	cmp	r0, #0
   81bd8:	d1fa      	bne.n	81bd0 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   81bda:	9b01      	ldr	r3, [sp, #4]
   81bdc:	702b      	strb	r3, [r5, #0]
   81bde:	e00b      	b.n	81bf8 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   81be0:	4b0c      	ldr	r3, [pc, #48]	; (81c14 <usart_serial_getchar+0xa4>)
   81be2:	429c      	cmp	r4, r3
   81be4:	d108      	bne.n	81bf8 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   81be6:	461e      	mov	r6, r3
   81be8:	4c07      	ldr	r4, [pc, #28]	; (81c08 <usart_serial_getchar+0x98>)
   81bea:	4630      	mov	r0, r6
   81bec:	a901      	add	r1, sp, #4
   81bee:	47a0      	blx	r4
   81bf0:	2800      	cmp	r0, #0
   81bf2:	d1fa      	bne.n	81bea <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   81bf4:	9b01      	ldr	r3, [sp, #4]
   81bf6:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   81bf8:	b003      	add	sp, #12
   81bfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81bfc:	400e0800 	.word	0x400e0800
   81c00:	00081b5d 	.word	0x00081b5d
   81c04:	40098000 	.word	0x40098000
   81c08:	000803a9 	.word	0x000803a9
   81c0c:	4009c000 	.word	0x4009c000
   81c10:	400a0000 	.word	0x400a0000
   81c14:	400a4000 	.word	0x400a4000

00081c18 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   81c18:	b570      	push	{r4, r5, r6, lr}
   81c1a:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   81c1c:	4b21      	ldr	r3, [pc, #132]	; (81ca4 <usart_serial_putchar+0x8c>)
   81c1e:	4298      	cmp	r0, r3
   81c20:	d107      	bne.n	81c32 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   81c22:	461e      	mov	r6, r3
   81c24:	4d20      	ldr	r5, [pc, #128]	; (81ca8 <usart_serial_putchar+0x90>)
   81c26:	4630      	mov	r0, r6
   81c28:	4621      	mov	r1, r4
   81c2a:	47a8      	blx	r5
   81c2c:	2800      	cmp	r0, #0
   81c2e:	d1fa      	bne.n	81c26 <usart_serial_putchar+0xe>
   81c30:	e02b      	b.n	81c8a <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   81c32:	4b1e      	ldr	r3, [pc, #120]	; (81cac <usart_serial_putchar+0x94>)
   81c34:	4298      	cmp	r0, r3
   81c36:	d107      	bne.n	81c48 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   81c38:	461e      	mov	r6, r3
   81c3a:	4d1d      	ldr	r5, [pc, #116]	; (81cb0 <usart_serial_putchar+0x98>)
   81c3c:	4630      	mov	r0, r6
   81c3e:	4621      	mov	r1, r4
   81c40:	47a8      	blx	r5
   81c42:	2800      	cmp	r0, #0
   81c44:	d1fa      	bne.n	81c3c <usart_serial_putchar+0x24>
   81c46:	e022      	b.n	81c8e <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   81c48:	4b1a      	ldr	r3, [pc, #104]	; (81cb4 <usart_serial_putchar+0x9c>)
   81c4a:	4298      	cmp	r0, r3
   81c4c:	d107      	bne.n	81c5e <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   81c4e:	461e      	mov	r6, r3
   81c50:	4d17      	ldr	r5, [pc, #92]	; (81cb0 <usart_serial_putchar+0x98>)
   81c52:	4630      	mov	r0, r6
   81c54:	4621      	mov	r1, r4
   81c56:	47a8      	blx	r5
   81c58:	2800      	cmp	r0, #0
   81c5a:	d1fa      	bne.n	81c52 <usart_serial_putchar+0x3a>
   81c5c:	e019      	b.n	81c92 <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   81c5e:	4b16      	ldr	r3, [pc, #88]	; (81cb8 <usart_serial_putchar+0xa0>)
   81c60:	4298      	cmp	r0, r3
   81c62:	d107      	bne.n	81c74 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   81c64:	461e      	mov	r6, r3
   81c66:	4d12      	ldr	r5, [pc, #72]	; (81cb0 <usart_serial_putchar+0x98>)
   81c68:	4630      	mov	r0, r6
   81c6a:	4621      	mov	r1, r4
   81c6c:	47a8      	blx	r5
   81c6e:	2800      	cmp	r0, #0
   81c70:	d1fa      	bne.n	81c68 <usart_serial_putchar+0x50>
   81c72:	e010      	b.n	81c96 <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   81c74:	4b11      	ldr	r3, [pc, #68]	; (81cbc <usart_serial_putchar+0xa4>)
   81c76:	4298      	cmp	r0, r3
   81c78:	d10f      	bne.n	81c9a <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   81c7a:	461e      	mov	r6, r3
   81c7c:	4d0c      	ldr	r5, [pc, #48]	; (81cb0 <usart_serial_putchar+0x98>)
   81c7e:	4630      	mov	r0, r6
   81c80:	4621      	mov	r1, r4
   81c82:	47a8      	blx	r5
   81c84:	2800      	cmp	r0, #0
   81c86:	d1fa      	bne.n	81c7e <usart_serial_putchar+0x66>
   81c88:	e009      	b.n	81c9e <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   81c8a:	2001      	movs	r0, #1
   81c8c:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   81c8e:	2001      	movs	r0, #1
   81c90:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   81c92:	2001      	movs	r0, #1
   81c94:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   81c96:	2001      	movs	r0, #1
   81c98:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   81c9a:	2000      	movs	r0, #0
   81c9c:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   81c9e:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   81ca0:	bd70      	pop	{r4, r5, r6, pc}
   81ca2:	bf00      	nop
   81ca4:	400e0800 	.word	0x400e0800
   81ca8:	00081b4d 	.word	0x00081b4d
   81cac:	40098000 	.word	0x40098000
   81cb0:	00080395 	.word	0x00080395
   81cb4:	4009c000 	.word	0x4009c000
   81cb8:	400a0000 	.word	0x400a0000
   81cbc:	400a4000 	.word	0x400a4000

00081cc0 <configure_console>:
#include <asf.h>
#include "communication.h"

void configure_console(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
{
   81cc0:	b530      	push	{r4, r5, lr}
   81cc2:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   81cc4:	2008      	movs	r0, #8
   81cc6:	4d15      	ldr	r5, [pc, #84]	; (81d1c <configure_console+0x5c>)
   81cc8:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   81cca:	4c15      	ldr	r4, [pc, #84]	; (81d20 <configure_console+0x60>)
   81ccc:	4b15      	ldr	r3, [pc, #84]	; (81d24 <configure_console+0x64>)
   81cce:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   81cd0:	4a15      	ldr	r2, [pc, #84]	; (81d28 <configure_console+0x68>)
   81cd2:	4b16      	ldr	r3, [pc, #88]	; (81d2c <configure_console+0x6c>)
   81cd4:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   81cd6:	4a16      	ldr	r2, [pc, #88]	; (81d30 <configure_console+0x70>)
   81cd8:	4b16      	ldr	r3, [pc, #88]	; (81d34 <configure_console+0x74>)
   81cda:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   81cdc:	4b16      	ldr	r3, [pc, #88]	; (81d38 <configure_console+0x78>)
   81cde:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   81ce0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   81ce4:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   81ce6:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81cea:	9303      	str	r3, [sp, #12]
   81cec:	2008      	movs	r0, #8
   81cee:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   81cf0:	4620      	mov	r0, r4
   81cf2:	a901      	add	r1, sp, #4
   81cf4:	4b11      	ldr	r3, [pc, #68]	; (81d3c <configure_console+0x7c>)
   81cf6:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   81cf8:	4d11      	ldr	r5, [pc, #68]	; (81d40 <configure_console+0x80>)
   81cfa:	682b      	ldr	r3, [r5, #0]
   81cfc:	6898      	ldr	r0, [r3, #8]
   81cfe:	2100      	movs	r1, #0
   81d00:	4c10      	ldr	r4, [pc, #64]	; (81d44 <configure_console+0x84>)
   81d02:	47a0      	blx	r4
	setbuf(stdin, NULL);
   81d04:	682b      	ldr	r3, [r5, #0]
   81d06:	6858      	ldr	r0, [r3, #4]
   81d08:	2100      	movs	r1, #0
   81d0a:	47a0      	blx	r4

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	printf("Console ready\n");
   81d0c:	480e      	ldr	r0, [pc, #56]	; (81d48 <configure_console+0x88>)
   81d0e:	4c0f      	ldr	r4, [pc, #60]	; (81d4c <configure_console+0x8c>)
   81d10:	47a0      	blx	r4
	printf("=============\n");
   81d12:	480f      	ldr	r0, [pc, #60]	; (81d50 <configure_console+0x90>)
   81d14:	47a0      	blx	r4
}
   81d16:	b005      	add	sp, #20
   81d18:	bd30      	pop	{r4, r5, pc}
   81d1a:	bf00      	nop
   81d1c:	00082b6d 	.word	0x00082b6d
   81d20:	400e0800 	.word	0x400e0800
   81d24:	2007adac 	.word	0x2007adac
   81d28:	00081c19 	.word	0x00081c19
   81d2c:	2007ada8 	.word	0x2007ada8
   81d30:	00081b71 	.word	0x00081b71
   81d34:	2007ada4 	.word	0x2007ada4
   81d38:	0501bd00 	.word	0x0501bd00
   81d3c:	00081b15 	.word	0x00081b15
   81d40:	20070690 	.word	0x20070690
   81d44:	000856fd 	.word	0x000856fd
   81d48:	00088550 	.word	0x00088550
   81d4c:	00085555 	.word	0x00085555
   81d50:	00088560 	.word	0x00088560

00081d54 <reglerahjul3>:


}
*/
//simpel P-reglering
void reglerahjul3(int ek){
   81d54:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81d58:	4680      	mov	r8, r0
	int fool = 1;
	counterA = 0; //Nollstller rknarna
   81d5a:	2600      	movs	r6, #0
   81d5c:	4b20      	ldr	r3, [pc, #128]	; (81de0 <reglerahjul3+0x8c>)
   81d5e:	601e      	str	r6, [r3, #0]
	counterB = 0;
   81d60:	4b20      	ldr	r3, [pc, #128]	; (81de4 <reglerahjul3+0x90>)
   81d62:	601e      	str	r6, [r3, #0]
	
	if (fool)
	{
		i_del = (i_del+ek)*kI/tS;
   81d64:	4b20      	ldr	r3, [pc, #128]	; (81de8 <reglerahjul3+0x94>)
   81d66:	e9d3 4500 	ldrd	r4, r5, [r3]
   81d6a:	4f20      	ldr	r7, [pc, #128]	; (81dec <reglerahjul3+0x98>)
   81d6c:	f8df b09c 	ldr.w	fp, [pc, #156]	; 81e0c <reglerahjul3+0xb8>
   81d70:	47d8      	blx	fp
   81d72:	e9d7 2300 	ldrd	r2, r3, [r7]
   81d76:	f8df c098 	ldr.w	ip, [pc, #152]	; 81e10 <reglerahjul3+0xbc>
   81d7a:	47e0      	blx	ip
   81d7c:	f8df a094 	ldr.w	sl, [pc, #148]	; 81e14 <reglerahjul3+0xc0>
   81d80:	4b1b      	ldr	r3, [pc, #108]	; (81df0 <reglerahjul3+0x9c>)
   81d82:	e9d3 2300 	ldrd	r2, r3, [r3]
   81d86:	47d0      	blx	sl
   81d88:	f8df 908c 	ldr.w	r9, [pc, #140]	; 81e18 <reglerahjul3+0xc4>
   81d8c:	4622      	mov	r2, r4
   81d8e:	462b      	mov	r3, r5
   81d90:	47c8      	blx	r9
   81d92:	e9c7 0100 	strd	r0, r1, [r7]
		d_del = (ek-ek_1)*tS/kD;
   81d96:	4f17      	ldr	r7, [pc, #92]	; (81df4 <reglerahjul3+0xa0>)
   81d98:	6838      	ldr	r0, [r7, #0]
   81d9a:	ebc0 0008 	rsb	r0, r0, r8
   81d9e:	47d8      	blx	fp
   81da0:	4602      	mov	r2, r0
   81da2:	460b      	mov	r3, r1
   81da4:	4620      	mov	r0, r4
   81da6:	4629      	mov	r1, r5
   81da8:	47d0      	blx	sl
   81daa:	4b13      	ldr	r3, [pc, #76]	; (81df8 <reglerahjul3+0xa4>)
   81dac:	e9d3 2300 	ldrd	r2, r3, [r3]
   81db0:	47c8      	blx	r9
   81db2:	4b12      	ldr	r3, [pc, #72]	; (81dfc <reglerahjul3+0xa8>)
   81db4:	e9c3 0100 	strd	r0, r1, [r3]
		fool = 0;
	}
	ek_1 = ek;
   81db8:	f8c7 8000 	str.w	r8, [r7]
	
	periodh=min(2000, periodh);
   81dbc:	4c10      	ldr	r4, [pc, #64]	; (81e00 <reglerahjul3+0xac>)
   81dbe:	6823      	ldr	r3, [r4, #0]
   81dc0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
   81dc4:	bf28      	it	cs
   81dc6:	f44f 63fa 	movcs.w	r3, #2000	; 0x7d0
   81dca:	6023      	str	r3, [r4, #0]
	
	
	int uk = kP * (ek + i_del + d_del); //pid-regleringen
	periodv + uk;
	pulse_set_period(pulsev_ch, periodv); 
   81dcc:	2001      	movs	r0, #1
   81dce:	4b0d      	ldr	r3, [pc, #52]	; (81e04 <reglerahjul3+0xb0>)
   81dd0:	6819      	ldr	r1, [r3, #0]
   81dd2:	4d0d      	ldr	r5, [pc, #52]	; (81e08 <reglerahjul3+0xb4>)
   81dd4:	47a8      	blx	r5
	pulse_set_period(pulseh_ch, periodh); 
   81dd6:	4630      	mov	r0, r6
   81dd8:	6821      	ldr	r1, [r4, #0]
   81dda:	47a8      	blx	r5
   81ddc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81de0:	2007acf0 	.word	0x2007acf0
   81de4:	2007acf4 	.word	0x2007acf4
   81de8:	20070150 	.word	0x20070150
   81dec:	2007acd8 	.word	0x2007acd8
   81df0:	20070160 	.word	0x20070160
   81df4:	2007ace8 	.word	0x2007ace8
   81df8:	20070158 	.word	0x20070158
   81dfc:	2007ace0 	.word	0x2007ace0
   81e00:	20070148 	.word	0x20070148
   81e04:	20070144 	.word	0x20070144
   81e08:	0008254d 	.word	0x0008254d
   81e0c:	00084e69 	.word	0x00084e69
   81e10:	00084bd1 	.word	0x00084bd1
   81e14:	00084f35 	.word	0x00084f35
   81e18:	00085189 	.word	0x00085189

00081e1c <stop>:
#define pulseh_ch 0
#define pulsev_ch 1
#define pulseh_timer 0
#define pulsev_timer 1

void stop(){
   81e1c:	b510      	push	{r4, lr}
	pulse_set_period(pulseh_ch, 1500);
   81e1e:	2000      	movs	r0, #0
   81e20:	f240 51dc 	movw	r1, #1500	; 0x5dc
   81e24:	4c03      	ldr	r4, [pc, #12]	; (81e34 <stop+0x18>)
   81e26:	47a0      	blx	r4
	pulse_set_period(pulsev_ch, 1500);
   81e28:	2001      	movs	r0, #1
   81e2a:	f240 51dc 	movw	r1, #1500	; 0x5dc
   81e2e:	47a0      	blx	r4
   81e30:	bd10      	pop	{r4, pc}
   81e32:	bf00      	nop
   81e34:	0008254d 	.word	0x0008254d

00081e38 <rotateRightByDegrees>:
	
}

void rotateRightByDegrees(double degree){
   81e38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   81e3c:	4604      	mov	r4, r0
   81e3e:	460d      	mov	r5, r1

	stop();
   81e40:	4b25      	ldr	r3, [pc, #148]	; (81ed8 <rotateRightByDegrees+0xa0>)
   81e42:	4798      	blx	r3
	degree=degree*1.1;
   81e44:	4e25      	ldr	r6, [pc, #148]	; (81edc <rotateRightByDegrees+0xa4>)
   81e46:	4620      	mov	r0, r4
   81e48:	4629      	mov	r1, r5
   81e4a:	a321      	add	r3, pc, #132	; (adr r3, 81ed0 <rotateRightByDegrees+0x98>)
   81e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
   81e50:	47b0      	blx	r6
	degree=(degree/4)-1;
   81e52:	2200      	movs	r2, #0
   81e54:	4b22      	ldr	r3, [pc, #136]	; (81ee0 <rotateRightByDegrees+0xa8>)
   81e56:	47b0      	blx	r6
   81e58:	2200      	movs	r2, #0
   81e5a:	4b22      	ldr	r3, [pc, #136]	; (81ee4 <rotateRightByDegrees+0xac>)
   81e5c:	4c22      	ldr	r4, [pc, #136]	; (81ee8 <rotateRightByDegrees+0xb0>)
   81e5e:	47a0      	blx	r4
   81e60:	4604      	mov	r4, r0
   81e62:	460d      	mov	r5, r1
	
	pulse_set_period(pulseh_ch, 1290); 
   81e64:	2000      	movs	r0, #0
   81e66:	f240 510a 	movw	r1, #1290	; 0x50a
   81e6a:	4e20      	ldr	r6, [pc, #128]	; (81eec <rotateRightByDegrees+0xb4>)
   81e6c:	47b0      	blx	r6
	pulse_set_period(pulsev_ch, 1660); 
   81e6e:	2001      	movs	r0, #1
   81e70:	f240 617c 	movw	r1, #1660	; 0x67c
   81e74:	47b0      	blx	r6
	
	counterA = 0;
   81e76:	2000      	movs	r0, #0
   81e78:	4b1d      	ldr	r3, [pc, #116]	; (81ef0 <rotateRightByDegrees+0xb8>)
   81e7a:	6018      	str	r0, [r3, #0]
	counterB = 0;
   81e7c:	4b1d      	ldr	r3, [pc, #116]	; (81ef4 <rotateRightByDegrees+0xbc>)
   81e7e:	6018      	str	r0, [r3, #0]
	while((counterA<degree)){
   81e80:	4b1d      	ldr	r3, [pc, #116]	; (81ef8 <rotateRightByDegrees+0xc0>)
   81e82:	4798      	blx	r3
   81e84:	4602      	mov	r2, r0
   81e86:	460b      	mov	r3, r1
   81e88:	4620      	mov	r0, r4
   81e8a:	4629      	mov	r1, r5
   81e8c:	4e1b      	ldr	r6, [pc, #108]	; (81efc <rotateRightByDegrees+0xc4>)
   81e8e:	47b0      	blx	r6
   81e90:	b190      	cbz	r0, 81eb8 <rotateRightByDegrees+0x80>
		delay_ms(1);
   81e92:	f8df 906c 	ldr.w	r9, [pc, #108]	; 81f00 <rotateRightByDegrees+0xc8>
	pulse_set_period(pulseh_ch, 1290); 
	pulse_set_period(pulsev_ch, 1660); 
	
	counterA = 0;
	counterB = 0;
	while((counterA<degree)){
   81e96:	f8df 8058 	ldr.w	r8, [pc, #88]	; 81ef0 <rotateRightByDegrees+0xb8>
   81e9a:	4f17      	ldr	r7, [pc, #92]	; (81ef8 <rotateRightByDegrees+0xc0>)
		delay_ms(1);
   81e9c:	f241 7070 	movw	r0, #6000	; 0x1770
   81ea0:	47c8      	blx	r9
	pulse_set_period(pulseh_ch, 1290); 
	pulse_set_period(pulsev_ch, 1660); 
	
	counterA = 0;
	counterB = 0;
	while((counterA<degree)){
   81ea2:	f8d8 0000 	ldr.w	r0, [r8]
   81ea6:	47b8      	blx	r7
   81ea8:	4602      	mov	r2, r0
   81eaa:	460b      	mov	r3, r1
   81eac:	4620      	mov	r0, r4
   81eae:	4629      	mov	r1, r5
   81eb0:	4e12      	ldr	r6, [pc, #72]	; (81efc <rotateRightByDegrees+0xc4>)
   81eb2:	47b0      	blx	r6
   81eb4:	2800      	cmp	r0, #0
   81eb6:	d1f1      	bne.n	81e9c <rotateRightByDegrees+0x64>
		delay_ms(1);
	}
	stop();
   81eb8:	4b07      	ldr	r3, [pc, #28]	; (81ed8 <rotateRightByDegrees+0xa0>)
   81eba:	4798      	blx	r3
	counterA = 0;
   81ebc:	2300      	movs	r3, #0
   81ebe:	4a0c      	ldr	r2, [pc, #48]	; (81ef0 <rotateRightByDegrees+0xb8>)
   81ec0:	6013      	str	r3, [r2, #0]
	counterB = 0;
   81ec2:	4a0c      	ldr	r2, [pc, #48]	; (81ef4 <rotateRightByDegrees+0xbc>)
   81ec4:	6013      	str	r3, [r2, #0]
   81ec6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81eca:	bf00      	nop
   81ecc:	f3af 8000 	nop.w
   81ed0:	9999999a 	.word	0x9999999a
   81ed4:	3ff19999 	.word	0x3ff19999
   81ed8:	00081e1d 	.word	0x00081e1d
   81edc:	00084f35 	.word	0x00084f35
   81ee0:	3fd00000 	.word	0x3fd00000
   81ee4:	3ff00000 	.word	0x3ff00000
   81ee8:	00084bcd 	.word	0x00084bcd
   81eec:	0008254d 	.word	0x0008254d
   81ef0:	2007acf0 	.word	0x2007acf0
   81ef4:	2007acf4 	.word	0x2007acf4
   81ef8:	00084e49 	.word	0x00084e49
   81efc:	00085455 	.word	0x00085455
   81f00:	20070001 	.word	0x20070001
   81f04:	f3af 8000 	nop.w

00081f08 <rotateLeftByDegrees>:
}

void rotateLeftByDegrees(double degree){
   81f08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   81f0c:	4604      	mov	r4, r0
   81f0e:	460d      	mov	r5, r1

	stop();
   81f10:	4b25      	ldr	r3, [pc, #148]	; (81fa8 <rotateLeftByDegrees+0xa0>)
   81f12:	4798      	blx	r3
	degree = degree*1.05;
   81f14:	4e25      	ldr	r6, [pc, #148]	; (81fac <rotateLeftByDegrees+0xa4>)
   81f16:	4620      	mov	r0, r4
   81f18:	4629      	mov	r1, r5
   81f1a:	a321      	add	r3, pc, #132	; (adr r3, 81fa0 <rotateLeftByDegrees+0x98>)
   81f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
   81f20:	47b0      	blx	r6
	degree=(degree/4)-1;
   81f22:	2200      	movs	r2, #0
   81f24:	4b22      	ldr	r3, [pc, #136]	; (81fb0 <rotateLeftByDegrees+0xa8>)
   81f26:	47b0      	blx	r6
   81f28:	2200      	movs	r2, #0
   81f2a:	4b22      	ldr	r3, [pc, #136]	; (81fb4 <rotateLeftByDegrees+0xac>)
   81f2c:	4c22      	ldr	r4, [pc, #136]	; (81fb8 <rotateLeftByDegrees+0xb0>)
   81f2e:	47a0      	blx	r4
   81f30:	4604      	mov	r4, r0
   81f32:	460d      	mov	r5, r1
	
	pulse_set_period(pulseh_ch, 1700);
   81f34:	2000      	movs	r0, #0
   81f36:	f240 61a4 	movw	r1, #1700	; 0x6a4
   81f3a:	4e20      	ldr	r6, [pc, #128]	; (81fbc <rotateLeftByDegrees+0xb4>)
   81f3c:	47b0      	blx	r6
	pulse_set_period(pulsev_ch, 1310);
   81f3e:	2001      	movs	r0, #1
   81f40:	f240 511e 	movw	r1, #1310	; 0x51e
   81f44:	47b0      	blx	r6
	
	counterA = 0;
   81f46:	2000      	movs	r0, #0
   81f48:	4b1d      	ldr	r3, [pc, #116]	; (81fc0 <rotateLeftByDegrees+0xb8>)
   81f4a:	6018      	str	r0, [r3, #0]
	counterB = 0;
   81f4c:	4b1d      	ldr	r3, [pc, #116]	; (81fc4 <rotateLeftByDegrees+0xbc>)
   81f4e:	6018      	str	r0, [r3, #0]
	while((counterA<degree)){
   81f50:	4b1d      	ldr	r3, [pc, #116]	; (81fc8 <rotateLeftByDegrees+0xc0>)
   81f52:	4798      	blx	r3
   81f54:	4602      	mov	r2, r0
   81f56:	460b      	mov	r3, r1
   81f58:	4620      	mov	r0, r4
   81f5a:	4629      	mov	r1, r5
   81f5c:	4e1b      	ldr	r6, [pc, #108]	; (81fcc <rotateLeftByDegrees+0xc4>)
   81f5e:	47b0      	blx	r6
   81f60:	b190      	cbz	r0, 81f88 <rotateLeftByDegrees+0x80>
		delay_ms(1);
   81f62:	f8df 906c 	ldr.w	r9, [pc, #108]	; 81fd0 <rotateLeftByDegrees+0xc8>
	pulse_set_period(pulseh_ch, 1700);
	pulse_set_period(pulsev_ch, 1310);
	
	counterA = 0;
	counterB = 0;
	while((counterA<degree)){
   81f66:	f8df 8058 	ldr.w	r8, [pc, #88]	; 81fc0 <rotateLeftByDegrees+0xb8>
   81f6a:	4f17      	ldr	r7, [pc, #92]	; (81fc8 <rotateLeftByDegrees+0xc0>)
		delay_ms(1);
   81f6c:	f241 7070 	movw	r0, #6000	; 0x1770
   81f70:	47c8      	blx	r9
	pulse_set_period(pulseh_ch, 1700);
	pulse_set_period(pulsev_ch, 1310);
	
	counterA = 0;
	counterB = 0;
	while((counterA<degree)){
   81f72:	f8d8 0000 	ldr.w	r0, [r8]
   81f76:	47b8      	blx	r7
   81f78:	4602      	mov	r2, r0
   81f7a:	460b      	mov	r3, r1
   81f7c:	4620      	mov	r0, r4
   81f7e:	4629      	mov	r1, r5
   81f80:	4e12      	ldr	r6, [pc, #72]	; (81fcc <rotateLeftByDegrees+0xc4>)
   81f82:	47b0      	blx	r6
   81f84:	2800      	cmp	r0, #0
   81f86:	d1f1      	bne.n	81f6c <rotateLeftByDegrees+0x64>
		delay_ms(1);
	}
	stop();
   81f88:	4b07      	ldr	r3, [pc, #28]	; (81fa8 <rotateLeftByDegrees+0xa0>)
   81f8a:	4798      	blx	r3
	counterA = 0;
   81f8c:	2300      	movs	r3, #0
   81f8e:	4a0c      	ldr	r2, [pc, #48]	; (81fc0 <rotateLeftByDegrees+0xb8>)
   81f90:	6013      	str	r3, [r2, #0]
	counterB = 0;
   81f92:	4a0c      	ldr	r2, [pc, #48]	; (81fc4 <rotateLeftByDegrees+0xbc>)
   81f94:	6013      	str	r3, [r2, #0]
   81f96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81f9a:	bf00      	nop
   81f9c:	f3af 8000 	nop.w
   81fa0:	cccccccd 	.word	0xcccccccd
   81fa4:	3ff0cccc 	.word	0x3ff0cccc
   81fa8:	00081e1d 	.word	0x00081e1d
   81fac:	00084f35 	.word	0x00084f35
   81fb0:	3fd00000 	.word	0x3fd00000
   81fb4:	3ff00000 	.word	0x3ff00000
   81fb8:	00084bcd 	.word	0x00084bcd
   81fbc:	0008254d 	.word	0x0008254d
   81fc0:	2007acf0 	.word	0x2007acf0
   81fc4:	2007acf4 	.word	0x2007acf4
   81fc8:	00084e49 	.word	0x00084e49
   81fcc:	00085455 	.word	0x00085455
   81fd0:	20070001 	.word	0x20070001
   81fd4:	f3af 8000 	nop.w

00081fd8 <calcMidPos>:
void calcMidPos(){
	/*	Anvnds d navigeringsgruppen ger oss 2 stt av koordinater
		mid_x = (x1_pos+x2_pos)/2;
		mid_y = (y1_pos+y2_pos)/2;
	*/
	mid_x = x1_pos;
   81fd8:	4b04      	ldr	r3, [pc, #16]	; (81fec <calcMidPos+0x14>)
   81fda:	881a      	ldrh	r2, [r3, #0]
   81fdc:	4b04      	ldr	r3, [pc, #16]	; (81ff0 <calcMidPos+0x18>)
   81fde:	801a      	strh	r2, [r3, #0]
	mid_y = y1_pos;
   81fe0:	4b04      	ldr	r3, [pc, #16]	; (81ff4 <calcMidPos+0x1c>)
   81fe2:	881a      	ldrh	r2, [r3, #0]
   81fe4:	4b04      	ldr	r3, [pc, #16]	; (81ff8 <calcMidPos+0x20>)
   81fe6:	801a      	strh	r2, [r3, #0]
   81fe8:	4770      	bx	lr
   81fea:	bf00      	nop
   81fec:	20070168 	.word	0x20070168
   81ff0:	2007acec 	.word	0x2007acec
   81ff4:	2007016a 	.word	0x2007016a
   81ff8:	2007acee 	.word	0x2007acee

00081ffc <angleToPos>:
	distanceLeft = sqrt(pow(deltaX,2)+pow(deltaY,2));
	return distanceLeft;
}

int angleToPos(){
	platformAngle = currentAngle;
   81ffc:	4b14      	ldr	r3, [pc, #80]	; (82050 <angleToPos+0x54>)
   81ffe:	681a      	ldr	r2, [r3, #0]
   82000:	4b14      	ldr	r3, [pc, #80]	; (82054 <angleToPos+0x58>)
   82002:	601a      	str	r2, [r3, #0]
	objectAngle = 180 - angle;
   82004:	4b14      	ldr	r3, [pc, #80]	; (82058 <angleToPos+0x5c>)
   82006:	681b      	ldr	r3, [r3, #0]
   82008:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
   8200c:	4913      	ldr	r1, [pc, #76]	; (8205c <angleToPos+0x60>)
   8200e:	600b      	str	r3, [r1, #0]
	angleVal = abs(((abs(platformAngle-360) + objectAngle)%360) - 360);
   82010:	f5a2 71b4 	sub.w	r1, r2, #360	; 0x168
   82014:	2900      	cmp	r1, #0
   82016:	bfb8      	it	lt
   82018:	4249      	neglt	r1, r1
   8201a:	4419      	add	r1, r3
   8201c:	4a10      	ldr	r2, [pc, #64]	; (82060 <angleToPos+0x64>)
   8201e:	fb81 2302 	smull	r2, r3, r1, r2
   82022:	18ca      	adds	r2, r1, r3
   82024:	17cb      	asrs	r3, r1, #31
   82026:	ebc3 2322 	rsb	r3, r3, r2, asr #8
   8202a:	f44f 72b4 	mov.w	r2, #360	; 0x168
   8202e:	fb02 1113 	mls	r1, r2, r3, r1
   82032:	f5a1 71b4 	sub.w	r1, r1, #360	; 0x168
   82036:	2900      	cmp	r1, #0
   82038:	bfb8      	it	lt
   8203a:	4249      	neglt	r1, r1
	/*if (dummy>180){
		dummy = dummy - 360;
	}*/
	(angleVal > 180) ? (angleVal -= 360) : (0);
   8203c:	29b4      	cmp	r1, #180	; 0xb4
   8203e:	bfc8      	it	gt
   82040:	f5a1 71b4 	subgt.w	r1, r1, #360	; 0x168
   82044:	4b07      	ldr	r3, [pc, #28]	; (82064 <angleToPos+0x68>)
   82046:	6019      	str	r1, [r3, #0]
	return angleVal;
}
   82048:	4b06      	ldr	r3, [pc, #24]	; (82064 <angleToPos+0x68>)
   8204a:	6818      	ldr	r0, [r3, #0]
   8204c:	4770      	bx	lr
   8204e:	bf00      	nop
   82050:	2007016c 	.word	0x2007016c
   82054:	2007ade0 	.word	0x2007ade0
   82058:	2007adc0 	.word	0x2007adc0
   8205c:	2007add8 	.word	0x2007add8
   82060:	b60b60b7 	.word	0xb60b60b7
   82064:	2007ade4 	.word	0x2007ade4

00082068 <valuesCalc>:

/*
	Calculates the difference in X/Y between the platform and a given position
	Also calculates the angle to the object from the platform
*/
void valuesCalc(uint8_t obj){
   82068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8206a:	4604      	mov	r4, r0
	calcMidPos();
   8206c:	4b1a      	ldr	r3, [pc, #104]	; (820d8 <valuesCalc+0x70>)
   8206e:	4798      	blx	r3
	deltaX = objects[obj].x_pos - mid_x;
   82070:	4b1a      	ldr	r3, [pc, #104]	; (820dc <valuesCalc+0x74>)
   82072:	f833 7034 	ldrh.w	r7, [r3, r4, lsl #3]
   82076:	4a1a      	ldr	r2, [pc, #104]	; (820e0 <valuesCalc+0x78>)
   82078:	8812      	ldrh	r2, [r2, #0]
   8207a:	1abf      	subs	r7, r7, r2
   8207c:	4a19      	ldr	r2, [pc, #100]	; (820e4 <valuesCalc+0x7c>)
   8207e:	6017      	str	r7, [r2, #0]
	deltaY = objects[obj].y_pos - mid_y;
   82080:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
   82084:	8860      	ldrh	r0, [r4, #2]
   82086:	4b18      	ldr	r3, [pc, #96]	; (820e8 <valuesCalc+0x80>)
   82088:	881b      	ldrh	r3, [r3, #0]
   8208a:	1ac0      	subs	r0, r0, r3
   8208c:	4b17      	ldr	r3, [pc, #92]	; (820ec <valuesCalc+0x84>)
   8208e:	6018      	str	r0, [r3, #0]
	angleRad = atan2(deltaY,deltaX);
   82090:	4e17      	ldr	r6, [pc, #92]	; (820f0 <valuesCalc+0x88>)
   82092:	47b0      	blx	r6
   82094:	4604      	mov	r4, r0
   82096:	460d      	mov	r5, r1
   82098:	4638      	mov	r0, r7
   8209a:	47b0      	blx	r6
   8209c:	4602      	mov	r2, r0
   8209e:	460b      	mov	r3, r1
   820a0:	4620      	mov	r0, r4
   820a2:	4629      	mov	r1, r5
   820a4:	4c13      	ldr	r4, [pc, #76]	; (820f4 <valuesCalc+0x8c>)
   820a6:	47a0      	blx	r4
   820a8:	4b13      	ldr	r3, [pc, #76]	; (820f8 <valuesCalc+0x90>)
   820aa:	e9c3 0100 	strd	r0, r1, [r3]
	angle = (angleRad*180)/PI;
   820ae:	2200      	movs	r2, #0
   820b0:	4b12      	ldr	r3, [pc, #72]	; (820fc <valuesCalc+0x94>)
   820b2:	4c13      	ldr	r4, [pc, #76]	; (82100 <valuesCalc+0x98>)
   820b4:	47a0      	blx	r4
   820b6:	a306      	add	r3, pc, #24	; (adr r3, 820d0 <valuesCalc+0x68>)
   820b8:	e9d3 2300 	ldrd	r2, r3, [r3]
   820bc:	4c11      	ldr	r4, [pc, #68]	; (82104 <valuesCalc+0x9c>)
   820be:	47a0      	blx	r4
   820c0:	4b11      	ldr	r3, [pc, #68]	; (82108 <valuesCalc+0xa0>)
   820c2:	4798      	blx	r3
   820c4:	4b11      	ldr	r3, [pc, #68]	; (8210c <valuesCalc+0xa4>)
   820c6:	6018      	str	r0, [r3, #0]
   820c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   820ca:	bf00      	nop
   820cc:	f3af 8000 	nop.w
   820d0:	fc8b007a 	.word	0xfc8b007a
   820d4:	400921fa 	.word	0x400921fa
   820d8:	00081fd9 	.word	0x00081fd9
   820dc:	20070170 	.word	0x20070170
   820e0:	2007acec 	.word	0x2007acec
   820e4:	2007addc 	.word	0x2007addc
   820e8:	2007acee 	.word	0x2007acee
   820ec:	2007adb0 	.word	0x2007adb0
   820f0:	00084e69 	.word	0x00084e69
   820f4:	00083205 	.word	0x00083205
   820f8:	2007add0 	.word	0x2007add0
   820fc:	40668000 	.word	0x40668000
   82100:	00084f35 	.word	0x00084f35
   82104:	00085189 	.word	0x00085189
   82108:	00085469 	.word	0x00085469
   8210c:	2007adc0 	.word	0x2007adc0

00082110 <distanceToPosition>:
	mid_x = x1_pos;
	mid_y = y1_pos;
	
}

double distanceToPosition(uint8_t obj){
   82110:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	valuesCalc(obj);
   82114:	4b14      	ldr	r3, [pc, #80]	; (82168 <distanceToPosition+0x58>)
   82116:	4798      	blx	r3
	distanceLeft = sqrt(pow(deltaX,2)+pow(deltaY,2));
   82118:	4e14      	ldr	r6, [pc, #80]	; (8216c <distanceToPosition+0x5c>)
   8211a:	4b15      	ldr	r3, [pc, #84]	; (82170 <distanceToPosition+0x60>)
   8211c:	6818      	ldr	r0, [r3, #0]
   8211e:	47b0      	blx	r6
   82120:	4604      	mov	r4, r0
   82122:	460d      	mov	r5, r1
   82124:	4b13      	ldr	r3, [pc, #76]	; (82174 <distanceToPosition+0x64>)
   82126:	6818      	ldr	r0, [r3, #0]
   82128:	47b0      	blx	r6
   8212a:	4680      	mov	r8, r0
   8212c:	4689      	mov	r9, r1
   8212e:	f8df a050 	ldr.w	sl, [pc, #80]	; 82180 <distanceToPosition+0x70>
   82132:	f8df b050 	ldr.w	fp, [pc, #80]	; 82184 <distanceToPosition+0x74>
   82136:	4640      	mov	r0, r8
   82138:	4649      	mov	r1, r9
   8213a:	4642      	mov	r2, r8
   8213c:	464b      	mov	r3, r9
   8213e:	47d0      	blx	sl
   82140:	4606      	mov	r6, r0
   82142:	460f      	mov	r7, r1
   82144:	4620      	mov	r0, r4
   82146:	4629      	mov	r1, r5
   82148:	4622      	mov	r2, r4
   8214a:	462b      	mov	r3, r5
   8214c:	47d0      	blx	sl
   8214e:	4602      	mov	r2, r0
   82150:	460b      	mov	r3, r1
   82152:	4630      	mov	r0, r6
   82154:	4639      	mov	r1, r7
   82156:	47d8      	blx	fp
   82158:	4b07      	ldr	r3, [pc, #28]	; (82178 <distanceToPosition+0x68>)
   8215a:	4798      	blx	r3
   8215c:	4b07      	ldr	r3, [pc, #28]	; (8217c <distanceToPosition+0x6c>)
   8215e:	e9c3 0100 	strd	r0, r1, [r3]
	return distanceLeft;
}
   82162:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82166:	bf00      	nop
   82168:	00082069 	.word	0x00082069
   8216c:	00084e69 	.word	0x00084e69
   82170:	2007addc 	.word	0x2007addc
   82174:	2007adb0 	.word	0x2007adb0
   82178:	00083209 	.word	0x00083209
   8217c:	2007adb8 	.word	0x2007adb8
   82180:	00084f35 	.word	0x00084f35
   82184:	00084bd1 	.word	0x00084bd1

00082188 <updateAngle>:
/*
	Updates the angle of the platform to what it should be according
	to calculated values.
*/
void updateAngle(){
	currentAngle = ((currentAngle - angleVal)+360)%360;
   82188:	4809      	ldr	r0, [pc, #36]	; (821b0 <updateAngle+0x28>)
   8218a:	6803      	ldr	r3, [r0, #0]
   8218c:	4a09      	ldr	r2, [pc, #36]	; (821b4 <updateAngle+0x2c>)
   8218e:	6811      	ldr	r1, [r2, #0]
   82190:	1a59      	subs	r1, r3, r1
   82192:	f501 71b4 	add.w	r1, r1, #360	; 0x168
   82196:	4a08      	ldr	r2, [pc, #32]	; (821b8 <updateAngle+0x30>)
   82198:	fb81 2302 	smull	r2, r3, r1, r2
   8219c:	18ca      	adds	r2, r1, r3
   8219e:	17cb      	asrs	r3, r1, #31
   821a0:	ebc3 2322 	rsb	r3, r3, r2, asr #8
   821a4:	f44f 72b4 	mov.w	r2, #360	; 0x168
   821a8:	fb02 1113 	mls	r1, r2, r3, r1
   821ac:	6001      	str	r1, [r0, #0]
   821ae:	4770      	bx	lr
   821b0:	2007016c 	.word	0x2007016c
   821b4:	2007ade4 	.word	0x2007ade4
   821b8:	b60b60b7 	.word	0xb60b60b7
   821bc:	00000000 	.word	0x00000000

000821c0 <updatePos>:
/*
	This function is only used when Dead Reckoning is being used.
	When fetching the location data from an external source instead 
	use "callForData" and update the position!
*/
void updatePos(double hyp){
   821c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   821c4:	b085      	sub	sp, #20
   821c6:	4604      	mov	r4, r0
   821c8:	460d      	mov	r5, r1
	angleRad = currentAngle * PI / 180;
   821ca:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 822a4 <updatePos+0xe4>
   821ce:	4b2a      	ldr	r3, [pc, #168]	; (82278 <updatePos+0xb8>)
   821d0:	6818      	ldr	r0, [r3, #0]
   821d2:	47c8      	blx	r9
   821d4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 822a8 <updatePos+0xe8>
   821d8:	a325      	add	r3, pc, #148	; (adr r3, 82270 <updatePos+0xb0>)
   821da:	e9d3 2300 	ldrd	r2, r3, [r3]
   821de:	47c0      	blx	r8
   821e0:	2200      	movs	r2, #0
   821e2:	4b26      	ldr	r3, [pc, #152]	; (8227c <updatePos+0xbc>)
   821e4:	4e26      	ldr	r6, [pc, #152]	; (82280 <updatePos+0xc0>)
   821e6:	47b0      	blx	r6
   821e8:	4606      	mov	r6, r0
   821ea:	460f      	mov	r7, r1
   821ec:	4b25      	ldr	r3, [pc, #148]	; (82284 <updatePos+0xc4>)
   821ee:	e9c3 6700 	strd	r6, r7, [r3]
	mid_x = mid_x+(-(cos(angleRad) * hyp));
   821f2:	4b25      	ldr	r3, [pc, #148]	; (82288 <updatePos+0xc8>)
   821f4:	4798      	blx	r3
   821f6:	e9cd 0100 	strd	r0, r1, [sp]
   821fa:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 822ac <updatePos+0xec>
   821fe:	f8bb 0000 	ldrh.w	r0, [fp]
   82202:	47c8      	blx	r9
   82204:	e9cd 0102 	strd	r0, r1, [sp, #8]
   82208:	e9dd 0100 	ldrd	r0, r1, [sp]
   8220c:	4622      	mov	r2, r4
   8220e:	462b      	mov	r3, r5
   82210:	47c0      	blx	r8
   82212:	4602      	mov	r2, r0
   82214:	460b      	mov	r3, r1
   82216:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   8221a:	f8df c094 	ldr.w	ip, [pc, #148]	; 822b0 <updatePos+0xf0>
   8221e:	47e0      	blx	ip
   82220:	4b1a      	ldr	r3, [pc, #104]	; (8228c <updatePos+0xcc>)
   82222:	4798      	blx	r3
   82224:	fa1f fa80 	uxth.w	sl, r0
   82228:	f8ab a000 	strh.w	sl, [fp]
	mid_y = mid_y+(sin(angleRad) * hyp);
   8222c:	4630      	mov	r0, r6
   8222e:	4639      	mov	r1, r7
   82230:	4b17      	ldr	r3, [pc, #92]	; (82290 <updatePos+0xd0>)
   82232:	4798      	blx	r3
   82234:	e9cd 0100 	strd	r0, r1, [sp]
   82238:	4e16      	ldr	r6, [pc, #88]	; (82294 <updatePos+0xd4>)
   8223a:	8830      	ldrh	r0, [r6, #0]
   8223c:	47c8      	blx	r9
   8223e:	e9cd 0102 	strd	r0, r1, [sp, #8]
   82242:	e9dd 0100 	ldrd	r0, r1, [sp]
   82246:	4622      	mov	r2, r4
   82248:	462b      	mov	r3, r5
   8224a:	47c0      	blx	r8
   8224c:	4602      	mov	r2, r0
   8224e:	460b      	mov	r3, r1
   82250:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   82254:	4c10      	ldr	r4, [pc, #64]	; (82298 <updatePos+0xd8>)
   82256:	47a0      	blx	r4
   82258:	4b0c      	ldr	r3, [pc, #48]	; (8228c <updatePos+0xcc>)
   8225a:	4798      	blx	r3
   8225c:	b280      	uxth	r0, r0
   8225e:	8030      	strh	r0, [r6, #0]
	x1_pos = mid_x;
   82260:	4b0e      	ldr	r3, [pc, #56]	; (8229c <updatePos+0xdc>)
   82262:	f8a3 a000 	strh.w	sl, [r3]
	y1_pos = mid_y;
   82266:	4b0e      	ldr	r3, [pc, #56]	; (822a0 <updatePos+0xe0>)
   82268:	8018      	strh	r0, [r3, #0]
   8226a:	b005      	add	sp, #20
   8226c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82270:	fc8b007a 	.word	0xfc8b007a
   82274:	400921fa 	.word	0x400921fa
   82278:	2007016c 	.word	0x2007016c
   8227c:	40668000 	.word	0x40668000
   82280:	00085189 	.word	0x00085189
   82284:	2007add0 	.word	0x2007add0
   82288:	000830e5 	.word	0x000830e5
   8228c:	000854b9 	.word	0x000854b9
   82290:	00083171 	.word	0x00083171
   82294:	2007acee 	.word	0x2007acee
   82298:	00084bd1 	.word	0x00084bd1
   8229c:	20070168 	.word	0x20070168
   822a0:	2007016a 	.word	0x2007016a
   822a4:	00084e69 	.word	0x00084e69
   822a8:	00084f35 	.word	0x00084f35
   822ac:	2007acec 	.word	0x2007acec
   822b0:	00084bcd 	.word	0x00084bcd
   822b4:	f3af 8000 	nop.w

000822b8 <pulse_timer_init_channel>:

 /*
 * \brief Initialize the specified pulse timer channel
 *
 */
static void pulse_timer_init_channel(uint32_t ch_n) {
   822b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   822bc:	4606      	mov	r6, r0

	ioport_set_pin_dir(pulse_timers[ch_n].pin, IOPORT_DIR_INPUT);
   822be:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
   822c2:	4b3b      	ldr	r3, [pc, #236]	; (823b0 <pulse_timer_init_channel+0xf8>)
   822c4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   822c8:	6944      	ldr	r4, [r0, #20]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   822ca:	0963      	lsrs	r3, r4, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   822cc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   822d0:	f203 7307 	addw	r3, r3, #1799	; 0x707
   822d4:	025b      	lsls	r3, r3, #9
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   822d6:	f004 041f 	and.w	r4, r4, #31
   822da:	2201      	movs	r2, #1
   822dc:	fa02 f404 	lsl.w	r4, r2, r4
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   822e0:	615c      	str	r4, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   822e2:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
	ioport_set_pin_mode(pulse_timers[ch_n].pin, pulse_timers[ch_n].mux | pulse_timers[ch_n].ioport_mode);
   822e6:	6943      	ldr	r3, [r0, #20]
   822e8:	69c4      	ldr	r4, [r0, #28]
   822ea:	6981      	ldr	r1, [r0, #24]
   822ec:	4321      	orrs	r1, r4
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   822ee:	f003 001f 	and.w	r0, r3, #31
   822f2:	4082      	lsls	r2, r0
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   822f4:	095b      	lsrs	r3, r3, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   822f6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   822fa:	f203 7307 	addw	r3, r3, #1799	; 0x707
   822fe:	025b      	lsls	r3, r3, #9
__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
   82300:	f011 0f08 	tst.w	r1, #8
		base->PIO_PUER = mask;
   82304:	bf14      	ite	ne
   82306:	665a      	strne	r2, [r3, #100]	; 0x64
	} else {
		base->PIO_PUDR = mask;
   82308:	661a      	streq	r2, [r3, #96]	; 0x60
	} else {
		base->PIO_PPDDR = mask;
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
   8230a:	f011 0f20 	tst.w	r1, #32
		base->PIO_MDER = mask;
   8230e:	bf14      	ite	ne
   82310:	651a      	strne	r2, [r3, #80]	; 0x50
	} else {
		base->PIO_MDDR = mask;
   82312:	655a      	streq	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
   82314:	f011 0fc0 	tst.w	r1, #192	; 0xc0
		base->PIO_IFER = mask;
   82318:	bf14      	ite	ne
   8231a:	621a      	strne	r2, [r3, #32]
	} else {
		base->PIO_IFDR = mask;
   8231c:	625a      	streq	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
   8231e:	f011 0f80 	tst.w	r1, #128	; 0x80
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
   82322:	bf14      	ite	ne
   82324:	f8c3 2084 	strne.w	r2, [r3, #132]	; 0x84
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   82328:	f8c3 2080 	streq.w	r2, [r3, #128]	; 0x80
		base->PIO_IFSCDR = mask;
#endif
	}

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
   8232c:	f011 0f01 	tst.w	r1, #1
		base->PIO_ABSR |= mask;
   82330:	6f19      	ldr	r1, [r3, #112]	; 0x70
   82332:	bf14      	ite	ne
   82334:	430a      	orrne	r2, r1
	} else {
		base->PIO_ABSR &= ~mask;
   82336:	ea21 0202 	biceq.w	r2, r1, r2
   8233a:	671a      	str	r2, [r3, #112]	; 0x70
	ioport_disable_pin(pulse_timers[ch_n].pin);
   8233c:	4d1c      	ldr	r5, [pc, #112]	; (823b0 <pulse_timer_init_channel+0xf8>)
   8233e:	ea4f 09c6 	mov.w	r9, r6, lsl #3
   82342:	eb09 0706 	add.w	r7, r9, r6
   82346:	00bf      	lsls	r7, r7, #2
   82348:	19ec      	adds	r4, r5, r7
   8234a:	6963      	ldr	r3, [r4, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   8234c:	f003 021f 	and.w	r2, r3, #31
   82350:	f04f 0801 	mov.w	r8, #1
   82354:	fa08 f202 	lsl.w	r2, r8, r2
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   82358:	095b      	lsrs	r3, r3, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   8235a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   8235e:	f203 7307 	addw	r3, r3, #1799	; 0x707
   82362:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   82364:	605a      	str	r2, [r3, #4]

	pmc_set_writeprotect(false);
   82366:	2000      	movs	r0, #0
   82368:	4b12      	ldr	r3, [pc, #72]	; (823b4 <pulse_timer_init_channel+0xfc>)
   8236a:	4798      	blx	r3
	pmc_enable_periph_clk(pulse_timers[ch_n].id);
   8236c:	68a0      	ldr	r0, [r4, #8]
   8236e:	4b12      	ldr	r3, [pc, #72]	; (823b8 <pulse_timer_init_channel+0x100>)
   82370:	4798      	blx	r3

	tc_init(pulse_timers[ch_n].tc, pulse_timers[ch_n].tc_ch, pulse_timers[ch_n].tc_mode);
   82372:	59e8      	ldr	r0, [r5, r7]
   82374:	6861      	ldr	r1, [r4, #4]
   82376:	6922      	ldr	r2, [r4, #16]
   82378:	4b10      	ldr	r3, [pc, #64]	; (823bc <pulse_timer_init_channel+0x104>)
   8237a:	4798      	blx	r3

	tc_start(pulse_timers[ch_n].tc, pulse_timers[ch_n].tc_ch);
   8237c:	59e8      	ldr	r0, [r5, r7]
   8237e:	6861      	ldr	r1, [r4, #4]
   82380:	4b0f      	ldr	r3, [pc, #60]	; (823c0 <pulse_timer_init_channel+0x108>)
   82382:	4798      	blx	r3
	tc_enable_interrupt(pulse_timers[ch_n].tc, pulse_timers[ch_n].tc_ch, TC_IER_LDRBS );
   82384:	59e8      	ldr	r0, [r5, r7]
   82386:	6861      	ldr	r1, [r4, #4]
   82388:	2240      	movs	r2, #64	; 0x40
   8238a:	4b0e      	ldr	r3, [pc, #56]	; (823c4 <pulse_timer_init_channel+0x10c>)
   8238c:	4798      	blx	r3
	NVIC_DisableIRQ(pulse_timers[ch_n].IRQn);
   8238e:	444e      	add	r6, r9
   82390:	eb05 0586 	add.w	r5, r5, r6, lsl #2
   82394:	7b2b      	ldrb	r3, [r5, #12]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   82396:	b259      	sxtb	r1, r3
   82398:	0949      	lsrs	r1, r1, #5
   8239a:	f003 031f 	and.w	r3, r3, #31
   8239e:	fa08 f303 	lsl.w	r3, r8, r3
   823a2:	3120      	adds	r1, #32
   823a4:	4a08      	ldr	r2, [pc, #32]	; (823c8 <pulse_timer_init_channel+0x110>)
   823a6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
   823aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   823ae:	bf00      	nop
   823b0:	20070208 	.word	0x20070208
   823b4:	00082bc5 	.word	0x00082bc5
   823b8:	00082b6d 	.word	0x00082b6d
   823bc:	00080361 	.word	0x00080361
   823c0:	0008037d 	.word	0x0008037d
   823c4:	00080385 	.word	0x00080385
   823c8:	e000e100 	.word	0xe000e100

000823cc <pulse_init_channel>:
 * \brief Initialize the specified pulse channel
 *
 * \note Need to call pulse_start(ch_n) to start output
 *
 */
 static void pulse_init_channel(uint32_t ch_n) {
   823cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   823d0:	4604      	mov	r4, r0
    ioport_set_pin_mode(pulse_channels[ch_n].pin, pulse_channels[ch_n].mux);
   823d2:	ebc0 1200 	rsb	r2, r0, r0, lsl #4
   823d6:	4b29      	ldr	r3, [pc, #164]	; (8247c <pulse_init_channel+0xb0>)
   823d8:	eb03 0282 	add.w	r2, r3, r2, lsl #2
   823dc:	6b13      	ldr	r3, [r2, #48]	; 0x30
   823de:	6b51      	ldr	r1, [r2, #52]	; 0x34
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   823e0:	f003 021f 	and.w	r2, r3, #31
   823e4:	2001      	movs	r0, #1
   823e6:	fa00 f202 	lsl.w	r2, r0, r2
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   823ea:	095b      	lsrs	r3, r3, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   823ec:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   823f0:	f203 7307 	addw	r3, r3, #1799	; 0x707
   823f4:	025b      	lsls	r3, r3, #9
__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
   823f6:	f011 0f08 	tst.w	r1, #8
		base->PIO_PUER = mask;
   823fa:	bf14      	ite	ne
   823fc:	665a      	strne	r2, [r3, #100]	; 0x64
	} else {
		base->PIO_PUDR = mask;
   823fe:	661a      	streq	r2, [r3, #96]	; 0x60
	} else {
		base->PIO_PPDDR = mask;
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
   82400:	f011 0f20 	tst.w	r1, #32
		base->PIO_MDER = mask;
   82404:	bf14      	ite	ne
   82406:	651a      	strne	r2, [r3, #80]	; 0x50
	} else {
		base->PIO_MDDR = mask;
   82408:	655a      	streq	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
   8240a:	f011 0fc0 	tst.w	r1, #192	; 0xc0
		base->PIO_IFER = mask;
   8240e:	bf14      	ite	ne
   82410:	621a      	strne	r2, [r3, #32]
	} else {
		base->PIO_IFDR = mask;
   82412:	625a      	streq	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
   82414:	f011 0f80 	tst.w	r1, #128	; 0x80
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
   82418:	bf14      	ite	ne
   8241a:	f8c3 2084 	strne.w	r2, [r3, #132]	; 0x84
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   8241e:	f8c3 2080 	streq.w	r2, [r3, #128]	; 0x80
		base->PIO_IFSCDR = mask;
#endif
	}

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
   82422:	f011 0f01 	tst.w	r1, #1
		base->PIO_ABSR |= mask;
   82426:	6f19      	ldr	r1, [r3, #112]	; 0x70
   82428:	bf14      	ite	ne
   8242a:	430a      	orrne	r2, r1
	} else {
		base->PIO_ABSR &= ~mask;
   8242c:	ea21 0202 	biceq.w	r2, r1, r2
   82430:	671a      	str	r2, [r3, #112]	; 0x70
    ioport_disable_pin(pulse_channels[ch_n].pin);
   82432:	4d12      	ldr	r5, [pc, #72]	; (8247c <pulse_init_channel+0xb0>)
   82434:	0127      	lsls	r7, r4, #4
   82436:	ebc4 0807 	rsb	r8, r4, r7
   8243a:	ea4f 0888 	mov.w	r8, r8, lsl #2
   8243e:	eb05 0608 	add.w	r6, r5, r8
   82442:	6b33      	ldr	r3, [r6, #48]	; 0x30
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   82444:	f003 021f 	and.w	r2, r3, #31
   82448:	2101      	movs	r1, #1
   8244a:	fa01 f202 	lsl.w	r2, r1, r2
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   8244e:	095b      	lsrs	r3, r3, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   82450:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   82454:	f203 7307 	addw	r3, r3, #1799	; 0x707
   82458:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   8245a:	605a      	str	r2, [r3, #4]

    pmc_enable_periph_clk(pulse_channels[ch_n].id);
   8245c:	6af0      	ldr	r0, [r6, #44]	; 0x2c
   8245e:	4b08      	ldr	r3, [pc, #32]	; (82480 <pulse_init_channel+0xb4>)
   82460:	4798      	blx	r3
    pwm_channel_disable(pulse_channels[ch_n].pwm, pulse_channels[ch_n].pwm_channel.channel);
   82462:	f855 0008 	ldr.w	r0, [r5, r8]
   82466:	6871      	ldr	r1, [r6, #4]
   82468:	4b06      	ldr	r3, [pc, #24]	; (82484 <pulse_init_channel+0xb8>)
   8246a:	4798      	blx	r3
    pwm_init(pulse_channels[ch_n].pwm, &pulse_clock_setting);
   8246c:	1b3c      	subs	r4, r7, r4
   8246e:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
   82472:	4905      	ldr	r1, [pc, #20]	; (82488 <pulse_init_channel+0xbc>)
   82474:	4b05      	ldr	r3, [pc, #20]	; (8248c <pulse_init_channel+0xc0>)
   82476:	4798      	blx	r3
   82478:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8247c:	20070190 	.word	0x20070190
   82480:	00082b6d 	.word	0x00082b6d
   82484:	00080355 	.word	0x00080355
   82488:	20070250 	.word	0x20070250
   8248c:	000801e1 	.word	0x000801e1

00082490 <TC1_Handler>:
	// Calculate the duration in microseconds.
	uint32_t duration = (diff ) / (((CHIP_FREQ_CPU_MAX / pulse_timers[ch_n].divider)/1000)/1000);
	return duration;
}

void TC1_Handler(void) {
   82490:	b510      	push	{r4, lr}
	tc_get_status(pulse_timers[TC1_Handler_pulse_timer_idx].tc, pulse_timers[TC1_Handler_pulse_timer_idx].tc_ch);
   82492:	4c09      	ldr	r4, [pc, #36]	; (824b8 <TC1_Handler+0x28>)
   82494:	6820      	ldr	r0, [r4, #0]
   82496:	6861      	ldr	r1, [r4, #4]
   82498:	4b08      	ldr	r3, [pc, #32]	; (824bc <TC1_Handler+0x2c>)
   8249a:	4798      	blx	r3
	NVIC_DisableIRQ(pulse_timers[TC1_Handler_pulse_timer_idx].IRQn);
   8249c:	7b23      	ldrb	r3, [r4, #12]
   8249e:	b259      	sxtb	r1, r3
   824a0:	0949      	lsrs	r1, r1, #5
   824a2:	f003 031f 	and.w	r3, r3, #31
   824a6:	2201      	movs	r2, #1
   824a8:	fa02 f303 	lsl.w	r3, r2, r3
   824ac:	3120      	adds	r1, #32
   824ae:	4a04      	ldr	r2, [pc, #16]	; (824c0 <TC1_Handler+0x30>)
   824b0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
   824b4:	bd10      	pop	{r4, pc}
   824b6:	bf00      	nop
   824b8:	20070208 	.word	0x20070208
   824bc:	0008038d 	.word	0x0008038d
   824c0:	e000e100 	.word	0xe000e100

000824c4 <TC0_Handler>:
}

void TC0_Handler(void) {
   824c4:	b510      	push	{r4, lr}
	tc_get_status(pulse_timers[TC2_Handler_pulse_timer_idx].tc, pulse_timers[TC2_Handler_pulse_timer_idx].tc_ch);
   824c6:	4c09      	ldr	r4, [pc, #36]	; (824ec <TC0_Handler+0x28>)
   824c8:	6a60      	ldr	r0, [r4, #36]	; 0x24
   824ca:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   824cc:	4b08      	ldr	r3, [pc, #32]	; (824f0 <TC0_Handler+0x2c>)
   824ce:	4798      	blx	r3
	NVIC_DisableIRQ(pulse_timers[TC2_Handler_pulse_timer_idx].IRQn);
   824d0:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
   824d4:	b259      	sxtb	r1, r3
   824d6:	0949      	lsrs	r1, r1, #5
   824d8:	f003 031f 	and.w	r3, r3, #31
   824dc:	2201      	movs	r2, #1
   824de:	fa02 f303 	lsl.w	r3, r2, r3
   824e2:	3120      	adds	r1, #32
   824e4:	4a03      	ldr	r2, [pc, #12]	; (824f4 <TC0_Handler+0x30>)
   824e6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
   824ea:	bd10      	pop	{r4, pc}
   824ec:	20070208 	.word	0x20070208
   824f0:	0008038d 	.word	0x0008038d
   824f4:	e000e100 	.word	0xe000e100

000824f8 <pulse_init>:
}


void pulse_init() {
   824f8:	b510      	push	{r4, lr}
    pulse_init_channel(0);
   824fa:	2000      	movs	r0, #0
   824fc:	4c04      	ldr	r4, [pc, #16]	; (82510 <pulse_init+0x18>)
   824fe:	47a0      	blx	r4
    pulse_init_channel(1);
   82500:	2001      	movs	r0, #1
   82502:	47a0      	blx	r4
	pulse_timer_init_channel(0);
   82504:	2000      	movs	r0, #0
   82506:	4c03      	ldr	r4, [pc, #12]	; (82514 <pulse_init+0x1c>)
   82508:	47a0      	blx	r4
	pulse_timer_init_channel(1);
   8250a:	2001      	movs	r0, #1
   8250c:	47a0      	blx	r4
   8250e:	bd10      	pop	{r4, pc}
   82510:	000823cd 	.word	0x000823cd
   82514:	000822b9 	.word	0x000822b9

00082518 <pulse_start>:
}

void pulse_start(uint32_t ch_n) {
   82518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8251a:	4606      	mov	r6, r0
    pwm_channel_init(pulse_channels[ch_n].pwm, &(pulse_channels[ch_n].pwm_channel));
   8251c:	4c08      	ldr	r4, [pc, #32]	; (82540 <pulse_start+0x28>)
   8251e:	0107      	lsls	r7, r0, #4
   82520:	1a3d      	subs	r5, r7, r0
   82522:	00ad      	lsls	r5, r5, #2
   82524:	1961      	adds	r1, r4, r5
   82526:	5960      	ldr	r0, [r4, r5]
   82528:	3104      	adds	r1, #4
   8252a:	4b06      	ldr	r3, [pc, #24]	; (82544 <pulse_start+0x2c>)
   8252c:	4798      	blx	r3
    pwm_channel_enable(pulse_channels[ch_n].pwm, pulse_channels[ch_n].pwm_channel.channel);
   8252e:	1bbe      	subs	r6, r7, r6
   82530:	eb04 0686 	add.w	r6, r4, r6, lsl #2
   82534:	5960      	ldr	r0, [r4, r5]
   82536:	6871      	ldr	r1, [r6, #4]
   82538:	4b03      	ldr	r3, [pc, #12]	; (82548 <pulse_start+0x30>)
   8253a:	4798      	blx	r3
   8253c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8253e:	bf00      	nop
   82540:	20070190 	.word	0x20070190
   82544:	00080221 	.word	0x00080221
   82548:	00080349 	.word	0x00080349

0008254c <pulse_set_period>:

void pulse_stop(uint32_t ch_n) {
    pwm_channel_enable(pulse_channels[ch_n].pwm, pulse_channels[ch_n].pwm_channel.channel);
}

uint32_t pulse_set_period(uint32_t ch_n, uint32_t period_us) {
   8254c:	b510      	push	{r4, lr}
   8254e:	460a      	mov	r2, r1
    if(period_us > pulse_channels[ch_n].dty_max) {
   82550:	ebc0 1100 	rsb	r1, r0, r0, lsl #4
   82554:	4b09      	ldr	r3, [pc, #36]	; (8257c <pulse_set_period+0x30>)
   82556:	eb03 0381 	add.w	r3, r3, r1, lsl #2
   8255a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   8255c:	4293      	cmp	r3, r2
   8255e:	d30b      	bcc.n	82578 <pulse_set_period+0x2c>
        return 1;
    }
    pwm_channel_update_duty(pulse_channels[ch_n].pwm, &(pulse_channels[ch_n].pwm_channel), period_us);
   82560:	4b06      	ldr	r3, [pc, #24]	; (8257c <pulse_set_period+0x30>)
   82562:	0101      	lsls	r1, r0, #4
   82564:	1a0c      	subs	r4, r1, r0
   82566:	eb03 0184 	add.w	r1, r3, r4, lsl #2
   8256a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   8256e:	3104      	adds	r1, #4
   82570:	4b03      	ldr	r3, [pc, #12]	; (82580 <pulse_set_period+0x34>)
   82572:	4798      	blx	r3
    return 0;
   82574:	2000      	movs	r0, #0
   82576:	bd10      	pop	{r4, pc}
    pwm_channel_enable(pulse_channels[ch_n].pwm, pulse_channels[ch_n].pwm_channel.channel);
}

uint32_t pulse_set_period(uint32_t ch_n, uint32_t period_us) {
    if(period_us > pulse_channels[ch_n].dty_max) {
        return 1;
   82578:	2001      	movs	r0, #1
    }
    pwm_channel_update_duty(pulse_channels[ch_n].pwm, &(pulse_channels[ch_n].pwm_channel), period_us);
    return 0;
   8257a:	bd10      	pop	{r4, pc}
   8257c:	20070190 	.word	0x20070190
   82580:	00080325 	.word	0x00080325

00082584 <pulseCounter_handlerA>:
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   82584:	4b04      	ldr	r3, [pc, #16]	; (82598 <pulseCounter_handlerA+0x14>)
   82586:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
/* Initialization of extern variables goes only with definition */
uint32_t counterA = 0;
uint32_t counterB = 0;

void pulseCounter_handlerA(const uint32_t id, const uint32_t index){
	if (ioport_get_pin_level(A))
   82588:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
   8258c:	d003      	beq.n	82596 <pulseCounter_handlerA+0x12>
	{
		counterA++;
   8258e:	4b03      	ldr	r3, [pc, #12]	; (8259c <pulseCounter_handlerA+0x18>)
   82590:	681a      	ldr	r2, [r3, #0]
   82592:	3201      	adds	r2, #1
   82594:	601a      	str	r2, [r3, #0]
   82596:	4770      	bx	lr
   82598:	400e1200 	.word	0x400e1200
   8259c:	2007acf0 	.word	0x2007acf0

000825a0 <pulseCounter_handlerB>:
   825a0:	4b04      	ldr	r3, [pc, #16]	; (825b4 <pulseCounter_handlerB+0x14>)
   825a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	}
}

void pulseCounter_handlerB(const uint32_t id, const uint32_t index){
	if (ioport_get_pin_level(B))
   825a4:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   825a8:	d003      	beq.n	825b2 <pulseCounter_handlerB+0x12>
	{
		counterB++;
   825aa:	4b03      	ldr	r3, [pc, #12]	; (825b8 <pulseCounter_handlerB+0x18>)
   825ac:	681a      	ldr	r2, [r3, #0]
   825ae:	3201      	adds	r2, #1
   825b0:	601a      	str	r2, [r3, #0]
   825b2:	4770      	bx	lr
   825b4:	400e1200 	.word	0x400e1200
   825b8:	2007acf4 	.word	0x2007acf4

000825bc <pulseCounter_configA>:
	}
}

void pulseCounter_configA(uint32_t ul_id, Pio *p_pio, const uint32_t ul_mask){
   825bc:	b570      	push	{r4, r5, r6, lr}
   825be:	b082      	sub	sp, #8
   825c0:	4606      	mov	r6, r0
   825c2:	460d      	mov	r5, r1
   825c4:	4614      	mov	r4, r2
	pmc_set_writeprotect(false);
   825c6:	2000      	movs	r0, #0
   825c8:	4b0d      	ldr	r3, [pc, #52]	; (82600 <pulseCounter_configA+0x44>)
   825ca:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   825cc:	4630      	mov	r0, r6
   825ce:	4b0d      	ldr	r3, [pc, #52]	; (82604 <pulseCounter_configA+0x48>)
   825d0:	4798      	blx	r3
	//pio_set_output(p_pio, ul_mask, LOW, DISABLE, ENABLE);
	pio_set_input(p_pio, ul_mask, PIO_PULLUP);
   825d2:	4628      	mov	r0, r5
   825d4:	4621      	mov	r1, r4
   825d6:	2201      	movs	r2, #1
   825d8:	4b0b      	ldr	r3, [pc, #44]	; (82608 <pulseCounter_configA+0x4c>)
   825da:	4798      	blx	r3
	pio_handler_set(p_pio, ul_id, ul_mask, PIO_IT_EDGE, pulseCounter_handlerA);
   825dc:	4b0b      	ldr	r3, [pc, #44]	; (8260c <pulseCounter_configA+0x50>)
   825de:	9300      	str	r3, [sp, #0]
   825e0:	4628      	mov	r0, r5
   825e2:	4631      	mov	r1, r6
   825e4:	4622      	mov	r2, r4
   825e6:	2340      	movs	r3, #64	; 0x40
   825e8:	4e09      	ldr	r6, [pc, #36]	; (82610 <pulseCounter_configA+0x54>)
   825ea:	47b0      	blx	r6
	pio_enable_interrupt(p_pio, ul_mask);
   825ec:	4628      	mov	r0, r5
   825ee:	4621      	mov	r1, r4
   825f0:	4b08      	ldr	r3, [pc, #32]	; (82614 <pulseCounter_configA+0x58>)
   825f2:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   825f4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   825f8:	4b07      	ldr	r3, [pc, #28]	; (82618 <pulseCounter_configA+0x5c>)
   825fa:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
}
   825fc:	b002      	add	sp, #8
   825fe:	bd70      	pop	{r4, r5, r6, pc}
   82600:	00082bc5 	.word	0x00082bc5
   82604:	00082b6d 	.word	0x00082b6d
   82608:	00082791 	.word	0x00082791
   8260c:	00082585 	.word	0x00082585
   82610:	000829f9 	.word	0x000829f9
   82614:	0008281d 	.word	0x0008281d
   82618:	e000e100 	.word	0xe000e100

0008261c <pulseCounter_configB>:

void pulseCounter_configB(uint32_t ul_id, Pio *p_pio, const uint32_t ul_mask){
   8261c:	b570      	push	{r4, r5, r6, lr}
   8261e:	b082      	sub	sp, #8
   82620:	4606      	mov	r6, r0
   82622:	460d      	mov	r5, r1
   82624:	4614      	mov	r4, r2
	pmc_set_writeprotect(false);
   82626:	2000      	movs	r0, #0
   82628:	4b0d      	ldr	r3, [pc, #52]	; (82660 <pulseCounter_configB+0x44>)
   8262a:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   8262c:	4630      	mov	r0, r6
   8262e:	4b0d      	ldr	r3, [pc, #52]	; (82664 <pulseCounter_configB+0x48>)
   82630:	4798      	blx	r3
	//pio_set_output(p_pio, ul_mask, LOW, DISABLE, ENABLE);
	pio_set_input(p_pio, ul_mask, PIO_PULLUP);
   82632:	4628      	mov	r0, r5
   82634:	4621      	mov	r1, r4
   82636:	2201      	movs	r2, #1
   82638:	4b0b      	ldr	r3, [pc, #44]	; (82668 <pulseCounter_configB+0x4c>)
   8263a:	4798      	blx	r3
	pio_handler_set(p_pio, ul_id, ul_mask, PIO_IT_EDGE, pulseCounter_handlerB);
   8263c:	4b0b      	ldr	r3, [pc, #44]	; (8266c <pulseCounter_configB+0x50>)
   8263e:	9300      	str	r3, [sp, #0]
   82640:	4628      	mov	r0, r5
   82642:	4631      	mov	r1, r6
   82644:	4622      	mov	r2, r4
   82646:	2340      	movs	r3, #64	; 0x40
   82648:	4e09      	ldr	r6, [pc, #36]	; (82670 <pulseCounter_configB+0x54>)
   8264a:	47b0      	blx	r6
	pio_enable_interrupt(p_pio, ul_mask);
   8264c:	4628      	mov	r0, r5
   8264e:	4621      	mov	r1, r4
   82650:	4b08      	ldr	r3, [pc, #32]	; (82674 <pulseCounter_configB+0x58>)
   82652:	4798      	blx	r3
   82654:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   82658:	4b07      	ldr	r3, [pc, #28]	; (82678 <pulseCounter_configB+0x5c>)
   8265a:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
   8265c:	b002      	add	sp, #8
   8265e:	bd70      	pop	{r4, r5, r6, pc}
   82660:	00082bc5 	.word	0x00082bc5
   82664:	00082b6d 	.word	0x00082b6d
   82668:	00082791 	.word	0x00082791
   8266c:	000825a1 	.word	0x000825a1
   82670:	000829f9 	.word	0x000829f9
   82674:	0008281d 	.word	0x0008281d
   82678:	e000e100 	.word	0xe000e100

0008267c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   8267c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8267e:	480e      	ldr	r0, [pc, #56]	; (826b8 <sysclk_init+0x3c>)
   82680:	4b0e      	ldr	r3, [pc, #56]	; (826bc <sysclk_init+0x40>)
   82682:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   82684:	2000      	movs	r0, #0
   82686:	213e      	movs	r1, #62	; 0x3e
   82688:	4b0d      	ldr	r3, [pc, #52]	; (826c0 <sysclk_init+0x44>)
   8268a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   8268c:	4c0d      	ldr	r4, [pc, #52]	; (826c4 <sysclk_init+0x48>)
   8268e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   82690:	2800      	cmp	r0, #0
   82692:	d0fc      	beq.n	8268e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   82694:	4b0c      	ldr	r3, [pc, #48]	; (826c8 <sysclk_init+0x4c>)
   82696:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   82698:	4a0c      	ldr	r2, [pc, #48]	; (826cc <sysclk_init+0x50>)
   8269a:	4b0d      	ldr	r3, [pc, #52]	; (826d0 <sysclk_init+0x54>)
   8269c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8269e:	4c0d      	ldr	r4, [pc, #52]	; (826d4 <sysclk_init+0x58>)
   826a0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   826a2:	2800      	cmp	r0, #0
   826a4:	d0fc      	beq.n	826a0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   826a6:	2010      	movs	r0, #16
   826a8:	4b0b      	ldr	r3, [pc, #44]	; (826d8 <sysclk_init+0x5c>)
   826aa:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   826ac:	4b0b      	ldr	r3, [pc, #44]	; (826dc <sysclk_init+0x60>)
   826ae:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   826b0:	4801      	ldr	r0, [pc, #4]	; (826b8 <sysclk_init+0x3c>)
   826b2:	4b02      	ldr	r3, [pc, #8]	; (826bc <sysclk_init+0x40>)
   826b4:	4798      	blx	r3
   826b6:	bd10      	pop	{r4, pc}
   826b8:	0501bd00 	.word	0x0501bd00
   826bc:	200700b1 	.word	0x200700b1
   826c0:	00082ae9 	.word	0x00082ae9
   826c4:	00082b3d 	.word	0x00082b3d
   826c8:	00082b4d 	.word	0x00082b4d
   826cc:	200d3f01 	.word	0x200d3f01
   826d0:	400e0600 	.word	0x400e0600
   826d4:	00082b5d 	.word	0x00082b5d
   826d8:	00082a85 	.word	0x00082a85
   826dc:	00082c9d 	.word	0x00082c9d

000826e0 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   826e0:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   826e2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   826e6:	4b12      	ldr	r3, [pc, #72]	; (82730 <board_init+0x50>)
   826e8:	605a      	str	r2, [r3, #4]
   826ea:	200b      	movs	r0, #11
   826ec:	4c11      	ldr	r4, [pc, #68]	; (82734 <board_init+0x54>)
   826ee:	47a0      	blx	r4
   826f0:	200c      	movs	r0, #12
   826f2:	47a0      	blx	r4
   826f4:	200d      	movs	r0, #13
   826f6:	47a0      	blx	r4
   826f8:	200e      	movs	r0, #14
   826fa:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   826fc:	203b      	movs	r0, #59	; 0x3b
   826fe:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82702:	4c0d      	ldr	r4, [pc, #52]	; (82738 <board_init+0x58>)
   82704:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   82706:	2055      	movs	r0, #85	; 0x55
   82708:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8270c:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   8270e:	2056      	movs	r0, #86	; 0x56
   82710:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82714:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   82716:	2068      	movs	r0, #104	; 0x68
   82718:	4908      	ldr	r1, [pc, #32]	; (8273c <board_init+0x5c>)
   8271a:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   8271c:	205c      	movs	r0, #92	; 0x5c
   8271e:	4908      	ldr	r1, [pc, #32]	; (82740 <board_init+0x60>)
   82720:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   82722:	4808      	ldr	r0, [pc, #32]	; (82744 <board_init+0x64>)
   82724:	f44f 7140 	mov.w	r1, #768	; 0x300
   82728:	4a07      	ldr	r2, [pc, #28]	; (82748 <board_init+0x68>)
   8272a:	4b08      	ldr	r3, [pc, #32]	; (8274c <board_init+0x6c>)
   8272c:	4798      	blx	r3
   8272e:	bd10      	pop	{r4, pc}
   82730:	400e1a50 	.word	0x400e1a50
   82734:	00082b6d 	.word	0x00082b6d
   82738:	0008282d 	.word	0x0008282d
   8273c:	28000079 	.word	0x28000079
   82740:	28000001 	.word	0x28000001
   82744:	400e0e00 	.word	0x400e0e00
   82748:	08000001 	.word	0x08000001
   8274c:	00082901 	.word	0x00082901

00082750 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   82750:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   82752:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   82756:	d016      	beq.n	82786 <pio_set_peripheral+0x36>
   82758:	d804      	bhi.n	82764 <pio_set_peripheral+0x14>
   8275a:	b1c1      	cbz	r1, 8278e <pio_set_peripheral+0x3e>
   8275c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   82760:	d00a      	beq.n	82778 <pio_set_peripheral+0x28>
   82762:	e013      	b.n	8278c <pio_set_peripheral+0x3c>
   82764:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   82768:	d011      	beq.n	8278e <pio_set_peripheral+0x3e>
   8276a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   8276e:	d00e      	beq.n	8278e <pio_set_peripheral+0x3e>
   82770:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   82774:	d10a      	bne.n	8278c <pio_set_peripheral+0x3c>
   82776:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   82778:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8277a:	6f01      	ldr	r1, [r0, #112]	; 0x70
   8277c:	400b      	ands	r3, r1
   8277e:	ea23 0302 	bic.w	r3, r3, r2
   82782:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   82784:	e002      	b.n	8278c <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   82786:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   82788:	4313      	orrs	r3, r2
   8278a:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   8278c:	6042      	str	r2, [r0, #4]
   8278e:	4770      	bx	lr

00082790 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   82790:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82792:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   82796:	bf14      	ite	ne
   82798:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8279a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   8279c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   827a0:	bf14      	ite	ne
   827a2:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   827a4:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   827a6:	f012 0f02 	tst.w	r2, #2
   827aa:	d002      	beq.n	827b2 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   827ac:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   827b0:	e004      	b.n	827bc <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   827b2:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   827b6:	bf18      	it	ne
   827b8:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   827bc:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   827be:	6001      	str	r1, [r0, #0]
   827c0:	4770      	bx	lr
   827c2:	bf00      	nop

000827c4 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   827c4:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   827c6:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   827c8:	9c01      	ldr	r4, [sp, #4]
   827ca:	b10c      	cbz	r4, 827d0 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   827cc:	6641      	str	r1, [r0, #100]	; 0x64
   827ce:	e000      	b.n	827d2 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   827d0:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   827d2:	b10b      	cbz	r3, 827d8 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   827d4:	6501      	str	r1, [r0, #80]	; 0x50
   827d6:	e000      	b.n	827da <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   827d8:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   827da:	b10a      	cbz	r2, 827e0 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   827dc:	6301      	str	r1, [r0, #48]	; 0x30
   827de:	e000      	b.n	827e2 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   827e0:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   827e2:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   827e4:	6001      	str	r1, [r0, #0]
}
   827e6:	f85d 4b04 	ldr.w	r4, [sp], #4
   827ea:	4770      	bx	lr

000827ec <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
   827ec:	f012 0f10 	tst.w	r2, #16
   827f0:	d010      	beq.n	82814 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
   827f2:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
   827f6:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
   827fa:	bf14      	ite	ne
   827fc:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
   82800:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
   82804:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
   82808:	bf14      	ite	ne
   8280a:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
   8280e:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   82812:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
   82814:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   82818:	4770      	bx	lr
   8281a:	bf00      	nop

0008281c <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
   8281c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
   8281e:	6401      	str	r1, [r0, #64]	; 0x40
   82820:	4770      	bx	lr
   82822:	bf00      	nop

00082824 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   82824:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   82826:	4770      	bx	lr

00082828 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   82828:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   8282a:	4770      	bx	lr

0008282c <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   8282c:	b570      	push	{r4, r5, r6, lr}
   8282e:	b082      	sub	sp, #8
   82830:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   82832:	0944      	lsrs	r4, r0, #5
   82834:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   82838:	f204 7407 	addw	r4, r4, #1799	; 0x707
   8283c:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8283e:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   82842:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   82846:	d030      	beq.n	828aa <pio_configure_pin+0x7e>
   82848:	d806      	bhi.n	82858 <pio_configure_pin+0x2c>
   8284a:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   8284e:	d00a      	beq.n	82866 <pio_configure_pin+0x3a>
   82850:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   82854:	d018      	beq.n	82888 <pio_configure_pin+0x5c>
   82856:	e049      	b.n	828ec <pio_configure_pin+0xc0>
   82858:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   8285c:	d030      	beq.n	828c0 <pio_configure_pin+0x94>
   8285e:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   82862:	d02d      	beq.n	828c0 <pio_configure_pin+0x94>
   82864:	e042      	b.n	828ec <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   82866:	f000 001f 	and.w	r0, r0, #31
   8286a:	2401      	movs	r4, #1
   8286c:	4084      	lsls	r4, r0
   8286e:	4630      	mov	r0, r6
   82870:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82874:	4622      	mov	r2, r4
   82876:	4b1f      	ldr	r3, [pc, #124]	; (828f4 <pio_configure_pin+0xc8>)
   82878:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8287a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8287e:	bf14      	ite	ne
   82880:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82882:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82884:	2001      	movs	r0, #1
   82886:	e032      	b.n	828ee <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   82888:	f000 001f 	and.w	r0, r0, #31
   8288c:	2401      	movs	r4, #1
   8288e:	4084      	lsls	r4, r0
   82890:	4630      	mov	r0, r6
   82892:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82896:	4622      	mov	r2, r4
   82898:	4b16      	ldr	r3, [pc, #88]	; (828f4 <pio_configure_pin+0xc8>)
   8289a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8289c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   828a0:	bf14      	ite	ne
   828a2:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   828a4:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   828a6:	2001      	movs	r0, #1
   828a8:	e021      	b.n	828ee <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   828aa:	f000 011f 	and.w	r1, r0, #31
   828ae:	2401      	movs	r4, #1
   828b0:	4630      	mov	r0, r6
   828b2:	fa04 f101 	lsl.w	r1, r4, r1
   828b6:	462a      	mov	r2, r5
   828b8:	4b0f      	ldr	r3, [pc, #60]	; (828f8 <pio_configure_pin+0xcc>)
   828ba:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   828bc:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   828be:	e016      	b.n	828ee <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   828c0:	f000 011f 	and.w	r1, r0, #31
   828c4:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   828c6:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   828ca:	ea05 0304 	and.w	r3, r5, r4
   828ce:	9300      	str	r3, [sp, #0]
   828d0:	4630      	mov	r0, r6
   828d2:	fa04 f101 	lsl.w	r1, r4, r1
   828d6:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   828da:	bf14      	ite	ne
   828dc:	2200      	movne	r2, #0
   828de:	2201      	moveq	r2, #1
   828e0:	f3c5 0380 	ubfx	r3, r5, #2, #1
   828e4:	4d05      	ldr	r5, [pc, #20]	; (828fc <pio_configure_pin+0xd0>)
   828e6:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   828e8:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   828ea:	e000      	b.n	828ee <pio_configure_pin+0xc2>

	default:
		return 0;
   828ec:	2000      	movs	r0, #0
	}

	return 1;
}
   828ee:	b002      	add	sp, #8
   828f0:	bd70      	pop	{r4, r5, r6, pc}
   828f2:	bf00      	nop
   828f4:	00082751 	.word	0x00082751
   828f8:	00082791 	.word	0x00082791
   828fc:	000827c5 	.word	0x000827c5

00082900 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   82900:	b5f0      	push	{r4, r5, r6, r7, lr}
   82902:	b083      	sub	sp, #12
   82904:	4607      	mov	r7, r0
   82906:	460e      	mov	r6, r1
   82908:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8290a:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   8290e:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   82912:	d026      	beq.n	82962 <pio_configure_pin_group+0x62>
   82914:	d806      	bhi.n	82924 <pio_configure_pin_group+0x24>
   82916:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   8291a:	d00a      	beq.n	82932 <pio_configure_pin_group+0x32>
   8291c:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   82920:	d013      	beq.n	8294a <pio_configure_pin_group+0x4a>
   82922:	e034      	b.n	8298e <pio_configure_pin_group+0x8e>
   82924:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   82928:	d01f      	beq.n	8296a <pio_configure_pin_group+0x6a>
   8292a:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8292e:	d01c      	beq.n	8296a <pio_configure_pin_group+0x6a>
   82930:	e02d      	b.n	8298e <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   82932:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82936:	4632      	mov	r2, r6
   82938:	4b16      	ldr	r3, [pc, #88]	; (82994 <pio_configure_pin_group+0x94>)
   8293a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8293c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82940:	bf14      	ite	ne
   82942:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82944:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82946:	2001      	movs	r0, #1
   82948:	e022      	b.n	82990 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   8294a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8294e:	4632      	mov	r2, r6
   82950:	4b10      	ldr	r3, [pc, #64]	; (82994 <pio_configure_pin_group+0x94>)
   82952:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82954:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82958:	bf14      	ite	ne
   8295a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8295c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8295e:	2001      	movs	r0, #1
   82960:	e016      	b.n	82990 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   82962:	4b0d      	ldr	r3, [pc, #52]	; (82998 <pio_configure_pin_group+0x98>)
   82964:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   82966:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   82968:	e012      	b.n	82990 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8296a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   8296e:	f005 0301 	and.w	r3, r5, #1
   82972:	9300      	str	r3, [sp, #0]
   82974:	4638      	mov	r0, r7
   82976:	4631      	mov	r1, r6
   82978:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   8297c:	bf14      	ite	ne
   8297e:	2200      	movne	r2, #0
   82980:	2201      	moveq	r2, #1
   82982:	f3c5 0380 	ubfx	r3, r5, #2, #1
   82986:	4c05      	ldr	r4, [pc, #20]	; (8299c <pio_configure_pin_group+0x9c>)
   82988:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   8298a:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   8298c:	e000      	b.n	82990 <pio_configure_pin_group+0x90>

	default:
		return 0;
   8298e:	2000      	movs	r0, #0
	}

	return 1;
}
   82990:	b003      	add	sp, #12
   82992:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82994:	00082751 	.word	0x00082751
   82998:	00082791 	.word	0x00082791
   8299c:	000827c5 	.word	0x000827c5

000829a0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   829a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   829a4:	4604      	mov	r4, r0
   829a6:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   829a8:	4b10      	ldr	r3, [pc, #64]	; (829ec <pio_handler_process+0x4c>)
   829aa:	4798      	blx	r3
   829ac:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   829ae:	4620      	mov	r0, r4
   829b0:	4b0f      	ldr	r3, [pc, #60]	; (829f0 <pio_handler_process+0x50>)
   829b2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   829b4:	4005      	ands	r5, r0
   829b6:	d017      	beq.n	829e8 <pio_handler_process+0x48>
   829b8:	4f0e      	ldr	r7, [pc, #56]	; (829f4 <pio_handler_process+0x54>)
   829ba:	f107 040c 	add.w	r4, r7, #12
   829be:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   829c0:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   829c4:	42b3      	cmp	r3, r6
   829c6:	d10a      	bne.n	829de <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   829c8:	f854 1c08 	ldr.w	r1, [r4, #-8]
   829cc:	4229      	tst	r1, r5
   829ce:	d006      	beq.n	829de <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   829d0:	6823      	ldr	r3, [r4, #0]
   829d2:	4630      	mov	r0, r6
   829d4:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   829d6:	f854 3c08 	ldr.w	r3, [r4, #-8]
   829da:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   829de:	42bc      	cmp	r4, r7
   829e0:	d002      	beq.n	829e8 <pio_handler_process+0x48>
   829e2:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   829e4:	2d00      	cmp	r5, #0
   829e6:	d1eb      	bne.n	829c0 <pio_handler_process+0x20>
   829e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   829ec:	00082825 	.word	0x00082825
   829f0:	00082829 	.word	0x00082829
   829f4:	2007acfc 	.word	0x2007acfc

000829f8 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   829f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   829fa:	4c0b      	ldr	r4, [pc, #44]	; (82a28 <pio_handler_set+0x30>)
   829fc:	6824      	ldr	r4, [r4, #0]
   829fe:	2c06      	cmp	r4, #6
   82a00:	d810      	bhi.n	82a24 <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
   82a02:	4f0a      	ldr	r7, [pc, #40]	; (82a2c <pio_handler_set+0x34>)
   82a04:	0126      	lsls	r6, r4, #4
   82a06:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
   82a08:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
   82a0a:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
   82a0c:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
   82a0e:	9906      	ldr	r1, [sp, #24]
   82a10:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
   82a12:	3401      	adds	r4, #1
   82a14:	4904      	ldr	r1, [pc, #16]	; (82a28 <pio_handler_set+0x30>)
   82a16:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   82a18:	4611      	mov	r1, r2
   82a1a:	461a      	mov	r2, r3
   82a1c:	4b04      	ldr	r3, [pc, #16]	; (82a30 <pio_handler_set+0x38>)
   82a1e:	4798      	blx	r3

	return 0;
   82a20:	2000      	movs	r0, #0
   82a22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
   82a24:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
   82a26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82a28:	2007acf8 	.word	0x2007acf8
   82a2c:	2007acfc 	.word	0x2007acfc
   82a30:	000827ed 	.word	0x000827ed

00082a34 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   82a34:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   82a36:	4802      	ldr	r0, [pc, #8]	; (82a40 <PIOA_Handler+0xc>)
   82a38:	210b      	movs	r1, #11
   82a3a:	4b02      	ldr	r3, [pc, #8]	; (82a44 <PIOA_Handler+0x10>)
   82a3c:	4798      	blx	r3
   82a3e:	bd08      	pop	{r3, pc}
   82a40:	400e0e00 	.word	0x400e0e00
   82a44:	000829a1 	.word	0x000829a1

00082a48 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   82a48:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   82a4a:	4802      	ldr	r0, [pc, #8]	; (82a54 <PIOB_Handler+0xc>)
   82a4c:	210c      	movs	r1, #12
   82a4e:	4b02      	ldr	r3, [pc, #8]	; (82a58 <PIOB_Handler+0x10>)
   82a50:	4798      	blx	r3
   82a52:	bd08      	pop	{r3, pc}
   82a54:	400e1000 	.word	0x400e1000
   82a58:	000829a1 	.word	0x000829a1

00082a5c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   82a5c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   82a5e:	4802      	ldr	r0, [pc, #8]	; (82a68 <PIOC_Handler+0xc>)
   82a60:	210d      	movs	r1, #13
   82a62:	4b02      	ldr	r3, [pc, #8]	; (82a6c <PIOC_Handler+0x10>)
   82a64:	4798      	blx	r3
   82a66:	bd08      	pop	{r3, pc}
   82a68:	400e1200 	.word	0x400e1200
   82a6c:	000829a1 	.word	0x000829a1

00082a70 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   82a70:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   82a72:	4802      	ldr	r0, [pc, #8]	; (82a7c <PIOD_Handler+0xc>)
   82a74:	210e      	movs	r1, #14
   82a76:	4b02      	ldr	r3, [pc, #8]	; (82a80 <PIOD_Handler+0x10>)
   82a78:	4798      	blx	r3
   82a7a:	bd08      	pop	{r3, pc}
   82a7c:	400e1400 	.word	0x400e1400
   82a80:	000829a1 	.word	0x000829a1

00082a84 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   82a84:	4b17      	ldr	r3, [pc, #92]	; (82ae4 <pmc_switch_mck_to_pllack+0x60>)
   82a86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   82a88:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   82a8c:	4310      	orrs	r0, r2
   82a8e:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82a90:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82a92:	f013 0f08 	tst.w	r3, #8
   82a96:	d109      	bne.n	82aac <pmc_switch_mck_to_pllack+0x28>
   82a98:	f44f 6300 	mov.w	r3, #2048	; 0x800
   82a9c:	4911      	ldr	r1, [pc, #68]	; (82ae4 <pmc_switch_mck_to_pllack+0x60>)
   82a9e:	e001      	b.n	82aa4 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   82aa0:	3b01      	subs	r3, #1
   82aa2:	d019      	beq.n	82ad8 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82aa4:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   82aa6:	f012 0f08 	tst.w	r2, #8
   82aaa:	d0f9      	beq.n	82aa0 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   82aac:	4b0d      	ldr	r3, [pc, #52]	; (82ae4 <pmc_switch_mck_to_pllack+0x60>)
   82aae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   82ab0:	f022 0203 	bic.w	r2, r2, #3
   82ab4:	f042 0202 	orr.w	r2, r2, #2
   82ab8:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82aba:	6e98      	ldr	r0, [r3, #104]	; 0x68
   82abc:	f010 0008 	ands.w	r0, r0, #8
   82ac0:	d10c      	bne.n	82adc <pmc_switch_mck_to_pllack+0x58>
   82ac2:	f44f 6300 	mov.w	r3, #2048	; 0x800
   82ac6:	4907      	ldr	r1, [pc, #28]	; (82ae4 <pmc_switch_mck_to_pllack+0x60>)
   82ac8:	e001      	b.n	82ace <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   82aca:	3b01      	subs	r3, #1
   82acc:	d008      	beq.n	82ae0 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82ace:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   82ad0:	f012 0f08 	tst.w	r2, #8
   82ad4:	d0f9      	beq.n	82aca <pmc_switch_mck_to_pllack+0x46>
   82ad6:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   82ad8:	2001      	movs	r0, #1
   82ada:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   82adc:	2000      	movs	r0, #0
   82ade:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   82ae0:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   82ae2:	4770      	bx	lr
   82ae4:	400e0600 	.word	0x400e0600

00082ae8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   82ae8:	b138      	cbz	r0, 82afa <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   82aea:	4911      	ldr	r1, [pc, #68]	; (82b30 <pmc_switch_mainck_to_xtal+0x48>)
   82aec:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   82aee:	4a11      	ldr	r2, [pc, #68]	; (82b34 <pmc_switch_mainck_to_xtal+0x4c>)
   82af0:	401a      	ands	r2, r3
   82af2:	4b11      	ldr	r3, [pc, #68]	; (82b38 <pmc_switch_mainck_to_xtal+0x50>)
   82af4:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   82af6:	620b      	str	r3, [r1, #32]
   82af8:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   82afa:	4a0d      	ldr	r2, [pc, #52]	; (82b30 <pmc_switch_mainck_to_xtal+0x48>)
   82afc:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   82afe:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   82b02:	f023 0303 	bic.w	r3, r3, #3
   82b06:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   82b0a:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   82b0e:	0209      	lsls	r1, r1, #8
   82b10:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   82b12:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   82b14:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   82b16:	6e93      	ldr	r3, [r2, #104]	; 0x68
   82b18:	f013 0f01 	tst.w	r3, #1
   82b1c:	d0fb      	beq.n	82b16 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   82b1e:	4a04      	ldr	r2, [pc, #16]	; (82b30 <pmc_switch_mainck_to_xtal+0x48>)
   82b20:	6a13      	ldr	r3, [r2, #32]
   82b22:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   82b26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   82b2a:	6213      	str	r3, [r2, #32]
   82b2c:	4770      	bx	lr
   82b2e:	bf00      	nop
   82b30:	400e0600 	.word	0x400e0600
   82b34:	fec8fffc 	.word	0xfec8fffc
   82b38:	01370002 	.word	0x01370002

00082b3c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   82b3c:	4b02      	ldr	r3, [pc, #8]	; (82b48 <pmc_osc_is_ready_mainck+0xc>)
   82b3e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82b40:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   82b44:	4770      	bx	lr
   82b46:	bf00      	nop
   82b48:	400e0600 	.word	0x400e0600

00082b4c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   82b4c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   82b50:	4b01      	ldr	r3, [pc, #4]	; (82b58 <pmc_disable_pllack+0xc>)
   82b52:	629a      	str	r2, [r3, #40]	; 0x28
   82b54:	4770      	bx	lr
   82b56:	bf00      	nop
   82b58:	400e0600 	.word	0x400e0600

00082b5c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   82b5c:	4b02      	ldr	r3, [pc, #8]	; (82b68 <pmc_is_locked_pllack+0xc>)
   82b5e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82b60:	f000 0002 	and.w	r0, r0, #2
   82b64:	4770      	bx	lr
   82b66:	bf00      	nop
   82b68:	400e0600 	.word	0x400e0600

00082b6c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   82b6c:	282c      	cmp	r0, #44	; 0x2c
   82b6e:	d820      	bhi.n	82bb2 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   82b70:	281f      	cmp	r0, #31
   82b72:	d80d      	bhi.n	82b90 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   82b74:	4b12      	ldr	r3, [pc, #72]	; (82bc0 <pmc_enable_periph_clk+0x54>)
   82b76:	699a      	ldr	r2, [r3, #24]
   82b78:	2301      	movs	r3, #1
   82b7a:	4083      	lsls	r3, r0
   82b7c:	401a      	ands	r2, r3
   82b7e:	4293      	cmp	r3, r2
   82b80:	d019      	beq.n	82bb6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   82b82:	2301      	movs	r3, #1
   82b84:	fa03 f000 	lsl.w	r0, r3, r0
   82b88:	4b0d      	ldr	r3, [pc, #52]	; (82bc0 <pmc_enable_periph_clk+0x54>)
   82b8a:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   82b8c:	2000      	movs	r0, #0
   82b8e:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   82b90:	4b0b      	ldr	r3, [pc, #44]	; (82bc0 <pmc_enable_periph_clk+0x54>)
   82b92:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   82b96:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   82b98:	2301      	movs	r3, #1
   82b9a:	4083      	lsls	r3, r0
   82b9c:	401a      	ands	r2, r3
   82b9e:	4293      	cmp	r3, r2
   82ba0:	d00b      	beq.n	82bba <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   82ba2:	2301      	movs	r3, #1
   82ba4:	fa03 f000 	lsl.w	r0, r3, r0
   82ba8:	4b05      	ldr	r3, [pc, #20]	; (82bc0 <pmc_enable_periph_clk+0x54>)
   82baa:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   82bae:	2000      	movs	r0, #0
   82bb0:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   82bb2:	2001      	movs	r0, #1
   82bb4:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   82bb6:	2000      	movs	r0, #0
   82bb8:	4770      	bx	lr
   82bba:	2000      	movs	r0, #0
}
   82bbc:	4770      	bx	lr
   82bbe:	bf00      	nop
   82bc0:	400e0600 	.word	0x400e0600

00082bc4 <pmc_set_writeprotect>:
 *
 * \param ul_enable 1 to enable, 0 to disable.
 */
void pmc_set_writeprotect(uint32_t ul_enable)
{
	if (ul_enable) {
   82bc4:	b120      	cbz	r0, 82bd0 <pmc_set_writeprotect+0xc>
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD | PMC_WPMR_WPEN;
   82bc6:	4a05      	ldr	r2, [pc, #20]	; (82bdc <pmc_set_writeprotect+0x18>)
   82bc8:	4b05      	ldr	r3, [pc, #20]	; (82be0 <pmc_set_writeprotect+0x1c>)
   82bca:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   82bce:	4770      	bx	lr
	} else {
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD;
   82bd0:	4a04      	ldr	r2, [pc, #16]	; (82be4 <pmc_set_writeprotect+0x20>)
   82bd2:	4b03      	ldr	r3, [pc, #12]	; (82be0 <pmc_set_writeprotect+0x1c>)
   82bd4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   82bd8:	4770      	bx	lr
   82bda:	bf00      	nop
   82bdc:	504d4301 	.word	0x504d4301
   82be0:	400e0600 	.word	0x400e0600
   82be4:	504d4300 	.word	0x504d4300

00082be8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   82be8:	e7fe      	b.n	82be8 <Dummy_Handler>
   82bea:	bf00      	nop

00082bec <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   82bec:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   82bee:	4b1e      	ldr	r3, [pc, #120]	; (82c68 <Reset_Handler+0x7c>)
   82bf0:	4a1e      	ldr	r2, [pc, #120]	; (82c6c <Reset_Handler+0x80>)
   82bf2:	429a      	cmp	r2, r3
   82bf4:	d003      	beq.n	82bfe <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   82bf6:	4b1e      	ldr	r3, [pc, #120]	; (82c70 <Reset_Handler+0x84>)
   82bf8:	4a1b      	ldr	r2, [pc, #108]	; (82c68 <Reset_Handler+0x7c>)
   82bfa:	429a      	cmp	r2, r3
   82bfc:	d304      	bcc.n	82c08 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82bfe:	4b1d      	ldr	r3, [pc, #116]	; (82c74 <Reset_Handler+0x88>)
   82c00:	4a1d      	ldr	r2, [pc, #116]	; (82c78 <Reset_Handler+0x8c>)
   82c02:	429a      	cmp	r2, r3
   82c04:	d30f      	bcc.n	82c26 <Reset_Handler+0x3a>
   82c06:	e01a      	b.n	82c3e <Reset_Handler+0x52>
   82c08:	4b1c      	ldr	r3, [pc, #112]	; (82c7c <Reset_Handler+0x90>)
   82c0a:	4c1d      	ldr	r4, [pc, #116]	; (82c80 <Reset_Handler+0x94>)
   82c0c:	1ae4      	subs	r4, r4, r3
   82c0e:	f024 0403 	bic.w	r4, r4, #3
   82c12:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   82c14:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   82c16:	4814      	ldr	r0, [pc, #80]	; (82c68 <Reset_Handler+0x7c>)
   82c18:	4914      	ldr	r1, [pc, #80]	; (82c6c <Reset_Handler+0x80>)
   82c1a:	585a      	ldr	r2, [r3, r1]
   82c1c:	501a      	str	r2, [r3, r0]
   82c1e:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   82c20:	42a3      	cmp	r3, r4
   82c22:	d1fa      	bne.n	82c1a <Reset_Handler+0x2e>
   82c24:	e7eb      	b.n	82bfe <Reset_Handler+0x12>
   82c26:	4b17      	ldr	r3, [pc, #92]	; (82c84 <Reset_Handler+0x98>)
   82c28:	4917      	ldr	r1, [pc, #92]	; (82c88 <Reset_Handler+0x9c>)
   82c2a:	1ac9      	subs	r1, r1, r3
   82c2c:	f021 0103 	bic.w	r1, r1, #3
   82c30:	1d1a      	adds	r2, r3, #4
   82c32:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   82c34:	2200      	movs	r2, #0
   82c36:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82c3a:	428b      	cmp	r3, r1
   82c3c:	d1fb      	bne.n	82c36 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   82c3e:	4a13      	ldr	r2, [pc, #76]	; (82c8c <Reset_Handler+0xa0>)
   82c40:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   82c44:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   82c48:	4911      	ldr	r1, [pc, #68]	; (82c90 <Reset_Handler+0xa4>)
   82c4a:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   82c4c:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   82c50:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   82c54:	d203      	bcs.n	82c5e <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   82c56:	688a      	ldr	r2, [r1, #8]
   82c58:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   82c5c:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   82c5e:	4b0d      	ldr	r3, [pc, #52]	; (82c94 <Reset_Handler+0xa8>)
   82c60:	4798      	blx	r3

	/* Branch to main function */
	main();
   82c62:	4b0d      	ldr	r3, [pc, #52]	; (82c98 <Reset_Handler+0xac>)
   82c64:	4798      	blx	r3
   82c66:	e7fe      	b.n	82c66 <Reset_Handler+0x7a>
   82c68:	20070000 	.word	0x20070000
   82c6c:	0008890c 	.word	0x0008890c
   82c70:	20070acc 	.word	0x20070acc
   82c74:	2007ae0c 	.word	0x2007ae0c
   82c78:	20070ad0 	.word	0x20070ad0
   82c7c:	20070004 	.word	0x20070004
   82c80:	20070acf 	.word	0x20070acf
   82c84:	20070acc 	.word	0x20070acc
   82c88:	2007ae07 	.word	0x2007ae07
   82c8c:	00080000 	.word	0x00080000
   82c90:	e000ed00 	.word	0xe000ed00
   82c94:	00085505 	.word	0x00085505
   82c98:	00083059 	.word	0x00083059

00082c9c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   82c9c:	4b3e      	ldr	r3, [pc, #248]	; (82d98 <SystemCoreClockUpdate+0xfc>)
   82c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82ca0:	f003 0303 	and.w	r3, r3, #3
   82ca4:	2b03      	cmp	r3, #3
   82ca6:	d85f      	bhi.n	82d68 <SystemCoreClockUpdate+0xcc>
   82ca8:	e8df f003 	tbb	[pc, r3]
   82cac:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   82cb0:	4b3a      	ldr	r3, [pc, #232]	; (82d9c <SystemCoreClockUpdate+0x100>)
   82cb2:	695b      	ldr	r3, [r3, #20]
   82cb4:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   82cb8:	bf14      	ite	ne
   82cba:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   82cbe:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   82cc2:	4b37      	ldr	r3, [pc, #220]	; (82da0 <SystemCoreClockUpdate+0x104>)
   82cc4:	601a      	str	r2, [r3, #0]
   82cc6:	e04f      	b.n	82d68 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82cc8:	4b33      	ldr	r3, [pc, #204]	; (82d98 <SystemCoreClockUpdate+0xfc>)
   82cca:	6a1b      	ldr	r3, [r3, #32]
   82ccc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   82cd0:	d003      	beq.n	82cda <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82cd2:	4a34      	ldr	r2, [pc, #208]	; (82da4 <SystemCoreClockUpdate+0x108>)
   82cd4:	4b32      	ldr	r3, [pc, #200]	; (82da0 <SystemCoreClockUpdate+0x104>)
   82cd6:	601a      	str	r2, [r3, #0]
   82cd8:	e046      	b.n	82d68 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82cda:	4a33      	ldr	r2, [pc, #204]	; (82da8 <SystemCoreClockUpdate+0x10c>)
   82cdc:	4b30      	ldr	r3, [pc, #192]	; (82da0 <SystemCoreClockUpdate+0x104>)
   82cde:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82ce0:	4b2d      	ldr	r3, [pc, #180]	; (82d98 <SystemCoreClockUpdate+0xfc>)
   82ce2:	6a1b      	ldr	r3, [r3, #32]
   82ce4:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82ce8:	2b10      	cmp	r3, #16
   82cea:	d002      	beq.n	82cf2 <SystemCoreClockUpdate+0x56>
   82cec:	2b20      	cmp	r3, #32
   82cee:	d004      	beq.n	82cfa <SystemCoreClockUpdate+0x5e>
   82cf0:	e03a      	b.n	82d68 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   82cf2:	4a2e      	ldr	r2, [pc, #184]	; (82dac <SystemCoreClockUpdate+0x110>)
   82cf4:	4b2a      	ldr	r3, [pc, #168]	; (82da0 <SystemCoreClockUpdate+0x104>)
   82cf6:	601a      	str	r2, [r3, #0]
				break;
   82cf8:	e036      	b.n	82d68 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82cfa:	4a2a      	ldr	r2, [pc, #168]	; (82da4 <SystemCoreClockUpdate+0x108>)
   82cfc:	4b28      	ldr	r3, [pc, #160]	; (82da0 <SystemCoreClockUpdate+0x104>)
   82cfe:	601a      	str	r2, [r3, #0]
				break;
   82d00:	e032      	b.n	82d68 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82d02:	4b25      	ldr	r3, [pc, #148]	; (82d98 <SystemCoreClockUpdate+0xfc>)
   82d04:	6a1b      	ldr	r3, [r3, #32]
   82d06:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   82d0a:	d003      	beq.n	82d14 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82d0c:	4a25      	ldr	r2, [pc, #148]	; (82da4 <SystemCoreClockUpdate+0x108>)
   82d0e:	4b24      	ldr	r3, [pc, #144]	; (82da0 <SystemCoreClockUpdate+0x104>)
   82d10:	601a      	str	r2, [r3, #0]
   82d12:	e012      	b.n	82d3a <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82d14:	4a24      	ldr	r2, [pc, #144]	; (82da8 <SystemCoreClockUpdate+0x10c>)
   82d16:	4b22      	ldr	r3, [pc, #136]	; (82da0 <SystemCoreClockUpdate+0x104>)
   82d18:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82d1a:	4b1f      	ldr	r3, [pc, #124]	; (82d98 <SystemCoreClockUpdate+0xfc>)
   82d1c:	6a1b      	ldr	r3, [r3, #32]
   82d1e:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82d22:	2b10      	cmp	r3, #16
   82d24:	d002      	beq.n	82d2c <SystemCoreClockUpdate+0x90>
   82d26:	2b20      	cmp	r3, #32
   82d28:	d004      	beq.n	82d34 <SystemCoreClockUpdate+0x98>
   82d2a:	e006      	b.n	82d3a <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   82d2c:	4a1f      	ldr	r2, [pc, #124]	; (82dac <SystemCoreClockUpdate+0x110>)
   82d2e:	4b1c      	ldr	r3, [pc, #112]	; (82da0 <SystemCoreClockUpdate+0x104>)
   82d30:	601a      	str	r2, [r3, #0]
				break;
   82d32:	e002      	b.n	82d3a <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82d34:	4a1b      	ldr	r2, [pc, #108]	; (82da4 <SystemCoreClockUpdate+0x108>)
   82d36:	4b1a      	ldr	r3, [pc, #104]	; (82da0 <SystemCoreClockUpdate+0x104>)
   82d38:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   82d3a:	4b17      	ldr	r3, [pc, #92]	; (82d98 <SystemCoreClockUpdate+0xfc>)
   82d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82d3e:	f003 0303 	and.w	r3, r3, #3
   82d42:	2b02      	cmp	r3, #2
   82d44:	d10d      	bne.n	82d62 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82d46:	4b14      	ldr	r3, [pc, #80]	; (82d98 <SystemCoreClockUpdate+0xfc>)
   82d48:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82d4a:	6a99      	ldr	r1, [r3, #40]	; 0x28
   82d4c:	4b14      	ldr	r3, [pc, #80]	; (82da0 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82d4e:	f3c0 400a 	ubfx	r0, r0, #16, #11
   82d52:	681a      	ldr	r2, [r3, #0]
   82d54:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82d58:	b2c9      	uxtb	r1, r1
   82d5a:	fbb2 f2f1 	udiv	r2, r2, r1
   82d5e:	601a      	str	r2, [r3, #0]
   82d60:	e002      	b.n	82d68 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   82d62:	4a13      	ldr	r2, [pc, #76]	; (82db0 <SystemCoreClockUpdate+0x114>)
   82d64:	4b0e      	ldr	r3, [pc, #56]	; (82da0 <SystemCoreClockUpdate+0x104>)
   82d66:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   82d68:	4b0b      	ldr	r3, [pc, #44]	; (82d98 <SystemCoreClockUpdate+0xfc>)
   82d6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82d6c:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82d70:	2b70      	cmp	r3, #112	; 0x70
   82d72:	d107      	bne.n	82d84 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   82d74:	4b0a      	ldr	r3, [pc, #40]	; (82da0 <SystemCoreClockUpdate+0x104>)
   82d76:	681a      	ldr	r2, [r3, #0]
   82d78:	490e      	ldr	r1, [pc, #56]	; (82db4 <SystemCoreClockUpdate+0x118>)
   82d7a:	fba1 0202 	umull	r0, r2, r1, r2
   82d7e:	0852      	lsrs	r2, r2, #1
   82d80:	601a      	str	r2, [r3, #0]
   82d82:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   82d84:	4b04      	ldr	r3, [pc, #16]	; (82d98 <SystemCoreClockUpdate+0xfc>)
   82d86:	6b19      	ldr	r1, [r3, #48]	; 0x30
   82d88:	4b05      	ldr	r3, [pc, #20]	; (82da0 <SystemCoreClockUpdate+0x104>)
   82d8a:	f3c1 1102 	ubfx	r1, r1, #4, #3
   82d8e:	681a      	ldr	r2, [r3, #0]
   82d90:	40ca      	lsrs	r2, r1
   82d92:	601a      	str	r2, [r3, #0]
   82d94:	4770      	bx	lr
   82d96:	bf00      	nop
   82d98:	400e0600 	.word	0x400e0600
   82d9c:	400e1a10 	.word	0x400e1a10
   82da0:	20070260 	.word	0x20070260
   82da4:	00b71b00 	.word	0x00b71b00
   82da8:	003d0900 	.word	0x003d0900
   82dac:	007a1200 	.word	0x007a1200
   82db0:	0e4e1c00 	.word	0x0e4e1c00
   82db4:	aaaaaaab 	.word	0xaaaaaaab

00082db8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   82db8:	4b09      	ldr	r3, [pc, #36]	; (82de0 <_sbrk+0x28>)
   82dba:	681b      	ldr	r3, [r3, #0]
   82dbc:	b913      	cbnz	r3, 82dc4 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   82dbe:	4a09      	ldr	r2, [pc, #36]	; (82de4 <_sbrk+0x2c>)
   82dc0:	4b07      	ldr	r3, [pc, #28]	; (82de0 <_sbrk+0x28>)
   82dc2:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   82dc4:	4b06      	ldr	r3, [pc, #24]	; (82de0 <_sbrk+0x28>)
   82dc6:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   82dc8:	181a      	adds	r2, r3, r0
   82dca:	4907      	ldr	r1, [pc, #28]	; (82de8 <_sbrk+0x30>)
   82dcc:	4291      	cmp	r1, r2
   82dce:	db04      	blt.n	82dda <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   82dd0:	4610      	mov	r0, r2
   82dd2:	4a03      	ldr	r2, [pc, #12]	; (82de0 <_sbrk+0x28>)
   82dd4:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   82dd6:	4618      	mov	r0, r3
   82dd8:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   82dda:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   82dde:	4770      	bx	lr
   82de0:	2007ad6c 	.word	0x2007ad6c
   82de4:	2007ce10 	.word	0x2007ce10
   82de8:	20087ffc 	.word	0x20087ffc

00082dec <_close>:
}

extern int _close(int file)
{
	return -1;
}
   82dec:	f04f 30ff 	mov.w	r0, #4294967295
   82df0:	4770      	bx	lr
   82df2:	bf00      	nop

00082df4 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   82df4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   82df8:	604b      	str	r3, [r1, #4]

	return 0;
}
   82dfa:	2000      	movs	r0, #0
   82dfc:	4770      	bx	lr
   82dfe:	bf00      	nop

00082e00 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   82e00:	2001      	movs	r0, #1
   82e02:	4770      	bx	lr

00082e04 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   82e04:	2000      	movs	r0, #0
   82e06:	4770      	bx	lr

00082e08 <vGotoTask>:
struct Status{
	int taskStatus;
};
struct Status *pxStatus;

void vGotoTask( void *pvParam) {
   82e08:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   82e0c:	b083      	sub	sp, #12
	uint32_t receivedValue;
	if(xQueueReceive(xObjectQueue, &receivedValue, 0) == pdPASS){
   82e0e:	4b46      	ldr	r3, [pc, #280]	; (82f28 <vGotoTask+0x120>)
   82e10:	6818      	ldr	r0, [r3, #0]
   82e12:	a901      	add	r1, sp, #4
   82e14:	2200      	movs	r2, #0
   82e16:	4613      	mov	r3, r2
   82e18:	4c44      	ldr	r4, [pc, #272]	; (82f2c <vGotoTask+0x124>)
   82e1a:	47a0      	blx	r4
   82e1c:	2801      	cmp	r0, #1
   82e1e:	d106      	bne.n	82e2e <vGotoTask+0x26>
		printf("\nSuccessfully received value: %u", receivedValue);
   82e20:	4843      	ldr	r0, [pc, #268]	; (82f30 <vGotoTask+0x128>)
   82e22:	9901      	ldr	r1, [sp, #4]
   82e24:	4b43      	ldr	r3, [pc, #268]	; (82f34 <vGotoTask+0x12c>)
   82e26:	4798      	blx	r3
		vTaskDelay(pdMSTOTICKS(100));
   82e28:	2064      	movs	r0, #100	; 0x64
   82e2a:	4b43      	ldr	r3, [pc, #268]	; (82f38 <vGotoTask+0x130>)
   82e2c:	4798      	blx	r3
	}
	
	pulseCounter_configA(ID_PIOC, PIOC, PIO_PC28);
   82e2e:	4c43      	ldr	r4, [pc, #268]	; (82f3c <vGotoTask+0x134>)
   82e30:	200d      	movs	r0, #13
   82e32:	4621      	mov	r1, r4
   82e34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   82e38:	4b41      	ldr	r3, [pc, #260]	; (82f40 <vGotoTask+0x138>)
   82e3a:	4798      	blx	r3
	pulseCounter_configB(ID_PIOC, PIOC, PIO_PC23);
   82e3c:	200d      	movs	r0, #13
   82e3e:	4621      	mov	r1, r4
   82e40:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   82e44:	4b3f      	ldr	r3, [pc, #252]	; (82f44 <vGotoTask+0x13c>)
   82e46:	4798      	blx	r3

	pulse_init();
   82e48:	4b3f      	ldr	r3, [pc, #252]	; (82f48 <vGotoTask+0x140>)
   82e4a:	4798      	blx	r3

	pulse_set_period(pulsev_ch, 1500);
   82e4c:	2001      	movs	r0, #1
   82e4e:	f240 51dc 	movw	r1, #1500	; 0x5dc
   82e52:	4c3e      	ldr	r4, [pc, #248]	; (82f4c <vGotoTask+0x144>)
   82e54:	47a0      	blx	r4
	pulse_set_period(pulseh_ch, 1500);
   82e56:	2000      	movs	r0, #0
   82e58:	f240 51dc 	movw	r1, #1500	; 0x5dc
   82e5c:	47a0      	blx	r4

	pulse_start(pulseh_ch);
   82e5e:	2000      	movs	r0, #0
   82e60:	4c3b      	ldr	r4, [pc, #236]	; (82f50 <vGotoTask+0x148>)
   82e62:	47a0      	blx	r4
	pulse_start(pulsev_ch);
   82e64:	2001      	movs	r0, #1
   82e66:	47a0      	blx	r4
	
	int degreesToPos;
	double tempVariabel = 0;
	
	
	valuesCalc(receivedValue);
   82e68:	f89d 0004 	ldrb.w	r0, [sp, #4]
   82e6c:	4b39      	ldr	r3, [pc, #228]	; (82f54 <vGotoTask+0x14c>)
   82e6e:	4798      	blx	r3
	degreesToPos = angleToPos();
   82e70:	4b39      	ldr	r3, [pc, #228]	; (82f58 <vGotoTask+0x150>)
   82e72:	4798      	blx	r3
   82e74:	4604      	mov	r4, r0
	
	printf("\nRotating %d", degreesToPos);
   82e76:	4839      	ldr	r0, [pc, #228]	; (82f5c <vGotoTask+0x154>)
   82e78:	4621      	mov	r1, r4
   82e7a:	4b2e      	ldr	r3, [pc, #184]	; (82f34 <vGotoTask+0x12c>)
   82e7c:	4798      	blx	r3
	
	if (degreesToPos < 0){
   82e7e:	2c00      	cmp	r4, #0
   82e80:	da08      	bge.n	82e94 <vGotoTask+0x8c>
		degreesToPos = abs(degreesToPos);
		rotateRightByDegrees(degreesToPos);
   82e82:	ea84 70e4 	eor.w	r0, r4, r4, asr #31
   82e86:	eba0 70e4 	sub.w	r0, r0, r4, asr #31
   82e8a:	4b35      	ldr	r3, [pc, #212]	; (82f60 <vGotoTask+0x158>)
   82e8c:	4798      	blx	r3
   82e8e:	4b35      	ldr	r3, [pc, #212]	; (82f64 <vGotoTask+0x15c>)
   82e90:	4798      	blx	r3
   82e92:	e004      	b.n	82e9e <vGotoTask+0x96>
		} else{
		rotateLeftByDegrees(degreesToPos);
   82e94:	4620      	mov	r0, r4
   82e96:	4b32      	ldr	r3, [pc, #200]	; (82f60 <vGotoTask+0x158>)
   82e98:	4798      	blx	r3
   82e9a:	4b33      	ldr	r3, [pc, #204]	; (82f68 <vGotoTask+0x160>)
   82e9c:	4798      	blx	r3
	}
	updateAngle();
   82e9e:	4b33      	ldr	r3, [pc, #204]	; (82f6c <vGotoTask+0x164>)
   82ea0:	4798      	blx	r3

	while (distanceToPosition(receivedValue)>30.0){
   82ea2:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 82fa0 <vGotoTask+0x198>
   82ea6:	2400      	movs	r4, #0
   82ea8:	4d31      	ldr	r5, [pc, #196]	; (82f70 <vGotoTask+0x168>)
		
		vTaskDelay(pdMSTOTICKS(500));
		int ek = counterA-counterB;
		tempVariabel = counterA*1.355;
   82eaa:	a71d      	add	r7, pc, #116	; (adr r7, 82f20 <vGotoTask+0x118>)
   82eac:	e9d7 6700 	ldrd	r6, r7, [r7]
		} else{
		rotateLeftByDegrees(degreesToPos);
	}
	updateAngle();

	while (distanceToPosition(receivedValue)>30.0){
   82eb0:	e019      	b.n	82ee6 <vGotoTask+0xde>
		
		vTaskDelay(pdMSTOTICKS(500));
   82eb2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
   82eb6:	4b20      	ldr	r3, [pc, #128]	; (82f38 <vGotoTask+0x130>)
   82eb8:	4798      	blx	r3
		int ek = counterA-counterB;
   82eba:	4b2e      	ldr	r3, [pc, #184]	; (82f74 <vGotoTask+0x16c>)
   82ebc:	f8d3 8000 	ldr.w	r8, [r3]
   82ec0:	4b2d      	ldr	r3, [pc, #180]	; (82f78 <vGotoTask+0x170>)
   82ec2:	6818      	ldr	r0, [r3, #0]
		tempVariabel = counterA*1.355;
		reglerahjul3(ek);
   82ec4:	ebc0 0008 	rsb	r0, r0, r8
   82ec8:	4b2c      	ldr	r3, [pc, #176]	; (82f7c <vGotoTask+0x174>)
   82eca:	4798      	blx	r3

	while (distanceToPosition(receivedValue)>30.0){
		
		vTaskDelay(pdMSTOTICKS(500));
		int ek = counterA-counterB;
		tempVariabel = counterA*1.355;
   82ecc:	4640      	mov	r0, r8
   82ece:	4b2c      	ldr	r3, [pc, #176]	; (82f80 <vGotoTask+0x178>)
   82ed0:	4798      	blx	r3
   82ed2:	4632      	mov	r2, r6
   82ed4:	463b      	mov	r3, r7
   82ed6:	f8df c0cc 	ldr.w	ip, [pc, #204]	; 82fa4 <vGotoTask+0x19c>
   82eda:	47e0      	blx	ip
		reglerahjul3(ek);
		updatePos(tempVariabel);
   82edc:	4b29      	ldr	r3, [pc, #164]	; (82f84 <vGotoTask+0x17c>)
   82ede:	4798      	blx	r3
		tempVariabel = 0;
		printf("... rollin' ...");
   82ee0:	4829      	ldr	r0, [pc, #164]	; (82f88 <vGotoTask+0x180>)
   82ee2:	4b14      	ldr	r3, [pc, #80]	; (82f34 <vGotoTask+0x12c>)
   82ee4:	4798      	blx	r3
		} else{
		rotateLeftByDegrees(degreesToPos);
	}
	updateAngle();

	while (distanceToPosition(receivedValue)>30.0){
   82ee6:	f89d 0004 	ldrb.w	r0, [sp, #4]
   82eea:	47c8      	blx	r9
   82eec:	4622      	mov	r2, r4
   82eee:	462b      	mov	r3, r5
   82ef0:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 82fa8 <vGotoTask+0x1a0>
   82ef4:	47e0      	blx	ip
   82ef6:	2800      	cmp	r0, #0
   82ef8:	d1db      	bne.n	82eb2 <vGotoTask+0xaa>
		tempVariabel = 0;
		printf("... rollin' ...");

	}
	
	stop();
   82efa:	4b24      	ldr	r3, [pc, #144]	; (82f8c <vGotoTask+0x184>)
   82efc:	4798      	blx	r3
	
	printf("\nGiving semaphore");
   82efe:	4824      	ldr	r0, [pc, #144]	; (82f90 <vGotoTask+0x188>)
   82f00:	4b0c      	ldr	r3, [pc, #48]	; (82f34 <vGotoTask+0x12c>)
   82f02:	4798      	blx	r3
	xSemaphoreGive(xCheckSemaphore);
   82f04:	4b23      	ldr	r3, [pc, #140]	; (82f94 <vGotoTask+0x18c>)
   82f06:	6818      	ldr	r0, [r3, #0]
   82f08:	2100      	movs	r1, #0
   82f0a:	460a      	mov	r2, r1
   82f0c:	460b      	mov	r3, r1
   82f0e:	4c22      	ldr	r4, [pc, #136]	; (82f98 <vGotoTask+0x190>)
   82f10:	47a0      	blx	r4
	todo_task->done = 1;
	xSemaphoreGive(*(todo_task->pxSemaphore));
	vTaskDelete(NULL);

	*/
	vTaskDelete(NULL);
   82f12:	2000      	movs	r0, #0
   82f14:	4b21      	ldr	r3, [pc, #132]	; (82f9c <vGotoTask+0x194>)
   82f16:	4798      	blx	r3
}
   82f18:	b003      	add	sp, #12
   82f1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82f1e:	bf00      	nop
   82f20:	7ae147ae 	.word	0x7ae147ae
   82f24:	3ff5ae14 	.word	0x3ff5ae14
   82f28:	2007adec 	.word	0x2007adec
   82f2c:	00080aad 	.word	0x00080aad
   82f30:	000885a0 	.word	0x000885a0
   82f34:	00085555 	.word	0x00085555
   82f38:	000811fd 	.word	0x000811fd
   82f3c:	400e1200 	.word	0x400e1200
   82f40:	000825bd 	.word	0x000825bd
   82f44:	0008261d 	.word	0x0008261d
   82f48:	000824f9 	.word	0x000824f9
   82f4c:	0008254d 	.word	0x0008254d
   82f50:	00082519 	.word	0x00082519
   82f54:	00082069 	.word	0x00082069
   82f58:	00081ffd 	.word	0x00081ffd
   82f5c:	000885c4 	.word	0x000885c4
   82f60:	00084e69 	.word	0x00084e69
   82f64:	00081e39 	.word	0x00081e39
   82f68:	00081f09 	.word	0x00081f09
   82f6c:	00082189 	.word	0x00082189
   82f70:	403e0000 	.word	0x403e0000
   82f74:	2007acf0 	.word	0x2007acf0
   82f78:	2007acf4 	.word	0x2007acf4
   82f7c:	00081d55 	.word	0x00081d55
   82f80:	00084e49 	.word	0x00084e49
   82f84:	000821c1 	.word	0x000821c1
   82f88:	000885d4 	.word	0x000885d4
   82f8c:	00081e1d 	.word	0x00081e1d
   82f90:	000885e4 	.word	0x000885e4
   82f94:	2007adf4 	.word	0x2007adf4
   82f98:	00080901 	.word	0x00080901
   82f9c:	00080eb5 	.word	0x00080eb5
   82fa0:	00082111 	.word	0x00082111
   82fa4:	00084f35 	.word	0x00084f35
   82fa8:	00085455 	.word	0x00085455
   82fac:	f3af 8000 	nop.w

00082fb0 <vController>:
	xSemaphoreGive(*(todo_task->pxSemaphore));
	printf("\nDUMPING!!!!!");
	vTaskDelete(NULL);
}

void vController(void *pvParam) {
   82fb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82fb4:	b088      	sub	sp, #32
	uint32_t objectID[] = {1, 2, 3};	
   82fb6:	4b1c      	ldr	r3, [pc, #112]	; (83028 <vController+0x78>)
   82fb8:	ad05      	add	r5, sp, #20
   82fba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
   82fbe:	e885 0007 	stmia.w	r5, {r0, r1, r2}
   82fc2:	f10d 0a20 	add.w	sl, sp, #32
	for(uint32_t i = 0; i < 3; i++){
		xTaskCreate(vGotoTask, "GotoObject", 1000, NULL, 1, NULL);
   82fc6:	f8df 9088 	ldr.w	r9, [pc, #136]	; 83050 <vController+0xa0>
   82fca:	f8df 8088 	ldr.w	r8, [pc, #136]	; 83054 <vController+0xa4>
   82fce:	4f17      	ldr	r7, [pc, #92]	; (8302c <vController+0x7c>)
   82fd0:	2301      	movs	r3, #1
   82fd2:	9300      	str	r3, [sp, #0]
   82fd4:	2400      	movs	r4, #0
   82fd6:	9401      	str	r4, [sp, #4]
   82fd8:	9402      	str	r4, [sp, #8]
   82fda:	9403      	str	r4, [sp, #12]
   82fdc:	4648      	mov	r0, r9
   82fde:	4641      	mov	r1, r8
   82fe0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   82fe4:	4623      	mov	r3, r4
   82fe6:	47b8      	blx	r7
		xQueueSendToBack(xObjectQueue, (void *) &objectID[i], 0);
   82fe8:	4b11      	ldr	r3, [pc, #68]	; (83030 <vController+0x80>)
   82fea:	6818      	ldr	r0, [r3, #0]
   82fec:	4629      	mov	r1, r5
   82fee:	4622      	mov	r2, r4
   82ff0:	4623      	mov	r3, r4
   82ff2:	4e10      	ldr	r6, [pc, #64]	; (83034 <vController+0x84>)
   82ff4:	47b0      	blx	r6
		vTaskDelay(pdMSTOTICKS(100));
   82ff6:	2064      	movs	r0, #100	; 0x64
   82ff8:	4b0f      	ldr	r3, [pc, #60]	; (83038 <vController+0x88>)
   82ffa:	4798      	blx	r3
		if (xSemaphoreTake(xCheckSemaphore, pdMSTOTICKS(10000)) == pdTRUE) //wait in Blocked state for semaphore max 10 s
   82ffc:	4b0f      	ldr	r3, [pc, #60]	; (8303c <vController+0x8c>)
   82ffe:	6818      	ldr	r0, [r3, #0]
   83000:	4621      	mov	r1, r4
   83002:	f242 7210 	movw	r2, #10000	; 0x2710
   83006:	4623      	mov	r3, r4
   83008:	4c0d      	ldr	r4, [pc, #52]	; (83040 <vController+0x90>)
   8300a:	47a0      	blx	r4
   8300c:	2801      	cmp	r0, #1
   8300e:	d102      	bne.n	83016 <vController+0x66>
		{
			printf("\nSemaphore has been received");
   83010:	480c      	ldr	r0, [pc, #48]	; (83044 <vController+0x94>)
   83012:	4b0d      	ldr	r3, [pc, #52]	; (83048 <vController+0x98>)
   83014:	4798      	blx	r3
   83016:	3504      	adds	r5, #4
	vTaskDelete(NULL);
}

void vController(void *pvParam) {
	uint32_t objectID[] = {1, 2, 3};	
	for(uint32_t i = 0; i < 3; i++){
   83018:	4555      	cmp	r5, sl
   8301a:	d1d9      	bne.n	82fd0 <vController+0x20>
		ioport_toggle_pin_level(PIO_PA15_IDX);
		vTaskDelay(500);
	}
	
	*/
	vTaskDelete(NULL);
   8301c:	2000      	movs	r0, #0
   8301e:	4b0b      	ldr	r3, [pc, #44]	; (8304c <vController+0x9c>)
   83020:	4798      	blx	r3
}
   83022:	b008      	add	sp, #32
   83024:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83028:	00088594 	.word	0x00088594
   8302c:	00080cad 	.word	0x00080cad
   83030:	2007adec 	.word	0x2007adec
   83034:	00080901 	.word	0x00080901
   83038:	000811fd 	.word	0x000811fd
   8303c:	2007adf4 	.word	0x2007adf4
   83040:	00080aad 	.word	0x00080aad
   83044:	00088604 	.word	0x00088604
   83048:	00085555 	.word	0x00085555
   8304c:	00080eb5 	.word	0x00080eb5
   83050:	00082e09 	.word	0x00082e09
   83054:	000885f8 	.word	0x000885f8

00083058 <main>:


int main (void)
{
   83058:	b570      	push	{r4, r5, r6, lr}
   8305a:	b084      	sub	sp, #16
	
	sysclk_init();
   8305c:	4b15      	ldr	r3, [pc, #84]	; (830b4 <main+0x5c>)
   8305e:	4798      	blx	r3
	board_init();
   83060:	4b15      	ldr	r3, [pc, #84]	; (830b8 <main+0x60>)
   83062:	4798      	blx	r3
	configure_console();
   83064:	4b15      	ldr	r3, [pc, #84]	; (830bc <main+0x64>)
   83066:	4798      	blx	r3

	xObjectQueue = xQueueCreate(4, sizeof(uint32_t));
   83068:	2004      	movs	r0, #4
   8306a:	4601      	mov	r1, r0
   8306c:	2200      	movs	r2, #0
   8306e:	4d14      	ldr	r5, [pc, #80]	; (830c0 <main+0x68>)
   83070:	47a8      	blx	r5
   83072:	4b14      	ldr	r3, [pc, #80]	; (830c4 <main+0x6c>)
   83074:	6018      	str	r0, [r3, #0]
	xTaskCreate(vController, "Controller", 1000, NULL, 2, pxTaskController);
   83076:	2302      	movs	r3, #2
   83078:	9300      	str	r3, [sp, #0]
   8307a:	4b13      	ldr	r3, [pc, #76]	; (830c8 <main+0x70>)
   8307c:	681b      	ldr	r3, [r3, #0]
   8307e:	9301      	str	r3, [sp, #4]
   83080:	2400      	movs	r4, #0
   83082:	9402      	str	r4, [sp, #8]
   83084:	9403      	str	r4, [sp, #12]
   83086:	4811      	ldr	r0, [pc, #68]	; (830cc <main+0x74>)
   83088:	4911      	ldr	r1, [pc, #68]	; (830d0 <main+0x78>)
   8308a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   8308e:	4623      	mov	r3, r4
   83090:	4e10      	ldr	r6, [pc, #64]	; (830d4 <main+0x7c>)
   83092:	47b0      	blx	r6
	vSemaphoreCreateBinary(xCheckSemaphore);
   83094:	2001      	movs	r0, #1
   83096:	4621      	mov	r1, r4
   83098:	2203      	movs	r2, #3
   8309a:	47a8      	blx	r5
   8309c:	4b0e      	ldr	r3, [pc, #56]	; (830d8 <main+0x80>)
   8309e:	6018      	str	r0, [r3, #0]
   830a0:	b120      	cbz	r0, 830ac <main+0x54>
   830a2:	4621      	mov	r1, r4
   830a4:	4622      	mov	r2, r4
   830a6:	4623      	mov	r3, r4
   830a8:	4c0c      	ldr	r4, [pc, #48]	; (830dc <main+0x84>)
   830aa:	47a0      	blx	r4
	xTaskCreate(vWheelRegulating, "WheelRegulating", 1000, NULL, 1, pxWheelRegulatingHandle);
	xTaskCreate(vTask2, "Task 2", 1000, NULL, 1, pxTask2Handle);
	xTaskCreate(vControllerTask, "Controller task", 1000, NULL, 2, pxControllerHandle);
	*/
	
	vTaskStartScheduler();
   830ac:	4b0c      	ldr	r3, [pc, #48]	; (830e0 <main+0x88>)
   830ae:	4798      	blx	r3
   830b0:	e7fe      	b.n	830b0 <main+0x58>
   830b2:	bf00      	nop
   830b4:	0008267d 	.word	0x0008267d
   830b8:	000826e1 	.word	0x000826e1
   830bc:	00081cc1 	.word	0x00081cc1
   830c0:	000808a9 	.word	0x000808a9
   830c4:	2007adec 	.word	0x2007adec
   830c8:	2007adfc 	.word	0x2007adfc
   830cc:	00082fb1 	.word	0x00082fb1
   830d0:	00088658 	.word	0x00088658
   830d4:	00080cad 	.word	0x00080cad
   830d8:	2007adf4 	.word	0x2007adf4
   830dc:	00080901 	.word	0x00080901
   830e0:	00080f3d 	.word	0x00080f3d

000830e4 <cos>:
   830e4:	b570      	push	{r4, r5, r6, lr}
   830e6:	4e20      	ldr	r6, [pc, #128]	; (83168 <cos+0x84>)
   830e8:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
   830ec:	42b4      	cmp	r4, r6
   830ee:	b086      	sub	sp, #24
   830f0:	4602      	mov	r2, r0
   830f2:	460b      	mov	r3, r1
   830f4:	dd19      	ble.n	8312a <cos+0x46>
   830f6:	4d1d      	ldr	r5, [pc, #116]	; (8316c <cos+0x88>)
   830f8:	42ac      	cmp	r4, r5
   830fa:	dd03      	ble.n	83104 <cos+0x20>
   830fc:	f001 fd66 	bl	84bcc <__aeabi_dsub>
   83100:	b006      	add	sp, #24
   83102:	bd70      	pop	{r4, r5, r6, pc}
   83104:	aa02      	add	r2, sp, #8
   83106:	f000 f9cf 	bl	834a8 <__ieee754_rem_pio2>
   8310a:	f000 0003 	and.w	r0, r0, #3
   8310e:	2801      	cmp	r0, #1
   83110:	d01b      	beq.n	8314a <cos+0x66>
   83112:	2802      	cmp	r0, #2
   83114:	d00f      	beq.n	83136 <cos+0x52>
   83116:	b300      	cbz	r0, 8315a <cos+0x76>
   83118:	2301      	movs	r3, #1
   8311a:	9300      	str	r3, [sp, #0]
   8311c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   83120:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   83124:	f001 f9a4 	bl	84470 <__kernel_sin>
   83128:	e7ea      	b.n	83100 <cos+0x1c>
   8312a:	2200      	movs	r2, #0
   8312c:	2300      	movs	r3, #0
   8312e:	f000 fc9b 	bl	83a68 <__kernel_cos>
   83132:	b006      	add	sp, #24
   83134:	bd70      	pop	{r4, r5, r6, pc}
   83136:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   8313a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   8313e:	f000 fc93 	bl	83a68 <__kernel_cos>
   83142:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   83146:	b006      	add	sp, #24
   83148:	bd70      	pop	{r4, r5, r6, pc}
   8314a:	9000      	str	r0, [sp, #0]
   8314c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   83150:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   83154:	f001 f98c 	bl	84470 <__kernel_sin>
   83158:	e7f3      	b.n	83142 <cos+0x5e>
   8315a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   8315e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   83162:	f000 fc81 	bl	83a68 <__kernel_cos>
   83166:	e7cb      	b.n	83100 <cos+0x1c>
   83168:	3fe921fb 	.word	0x3fe921fb
   8316c:	7fefffff 	.word	0x7fefffff

00083170 <sin>:
   83170:	b570      	push	{r4, r5, r6, lr}
   83172:	4e22      	ldr	r6, [pc, #136]	; (831fc <sin+0x8c>)
   83174:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
   83178:	42b4      	cmp	r4, r6
   8317a:	b086      	sub	sp, #24
   8317c:	4602      	mov	r2, r0
   8317e:	460b      	mov	r3, r1
   83180:	dd1a      	ble.n	831b8 <sin+0x48>
   83182:	4d1f      	ldr	r5, [pc, #124]	; (83200 <sin+0x90>)
   83184:	42ac      	cmp	r4, r5
   83186:	dd03      	ble.n	83190 <sin+0x20>
   83188:	f001 fd20 	bl	84bcc <__aeabi_dsub>
   8318c:	b006      	add	sp, #24
   8318e:	bd70      	pop	{r4, r5, r6, pc}
   83190:	aa02      	add	r2, sp, #8
   83192:	f000 f989 	bl	834a8 <__ieee754_rem_pio2>
   83196:	f000 0003 	and.w	r0, r0, #3
   8319a:	2801      	cmp	r0, #1
   8319c:	d01d      	beq.n	831da <sin+0x6a>
   8319e:	2802      	cmp	r0, #2
   831a0:	d012      	beq.n	831c8 <sin+0x58>
   831a2:	b308      	cbz	r0, 831e8 <sin+0x78>
   831a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   831a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   831ac:	f000 fc5c 	bl	83a68 <__kernel_cos>
   831b0:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   831b4:	b006      	add	sp, #24
   831b6:	bd70      	pop	{r4, r5, r6, pc}
   831b8:	2300      	movs	r3, #0
   831ba:	9300      	str	r3, [sp, #0]
   831bc:	2200      	movs	r2, #0
   831be:	2300      	movs	r3, #0
   831c0:	f001 f956 	bl	84470 <__kernel_sin>
   831c4:	b006      	add	sp, #24
   831c6:	bd70      	pop	{r4, r5, r6, pc}
   831c8:	2301      	movs	r3, #1
   831ca:	9300      	str	r3, [sp, #0]
   831cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   831d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   831d4:	f001 f94c 	bl	84470 <__kernel_sin>
   831d8:	e7ea      	b.n	831b0 <sin+0x40>
   831da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   831de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   831e2:	f000 fc41 	bl	83a68 <__kernel_cos>
   831e6:	e7d1      	b.n	8318c <sin+0x1c>
   831e8:	2301      	movs	r3, #1
   831ea:	9300      	str	r3, [sp, #0]
   831ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   831f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   831f4:	f001 f93c 	bl	84470 <__kernel_sin>
   831f8:	e7c8      	b.n	8318c <sin+0x1c>
   831fa:	bf00      	nop
   831fc:	3fe921fb 	.word	0x3fe921fb
   83200:	7fefffff 	.word	0x7fefffff

00083204 <atan2>:
   83204:	f000 b858 	b.w	832b8 <__ieee754_atan2>

00083208 <sqrt>:
   83208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8320c:	b08a      	sub	sp, #40	; 0x28
   8320e:	4604      	mov	r4, r0
   83210:	460d      	mov	r5, r1
   83212:	f000 fb69 	bl	838e8 <__ieee754_sqrt>
   83216:	f8df a098 	ldr.w	sl, [pc, #152]	; 832b0 <sqrt+0xa8>
   8321a:	4606      	mov	r6, r0
   8321c:	f99a 3000 	ldrsb.w	r3, [sl]
   83220:	460f      	mov	r7, r1
   83222:	3301      	adds	r3, #1
   83224:	d00f      	beq.n	83246 <sqrt+0x3e>
   83226:	4620      	mov	r0, r4
   83228:	4629      	mov	r1, r5
   8322a:	f001 fc15 	bl	84a58 <__fpclassifyd>
   8322e:	b150      	cbz	r0, 83246 <sqrt+0x3e>
   83230:	f04f 0800 	mov.w	r8, #0
   83234:	f04f 0900 	mov.w	r9, #0
   83238:	4642      	mov	r2, r8
   8323a:	464b      	mov	r3, r9
   8323c:	4620      	mov	r0, r4
   8323e:	4629      	mov	r1, r5
   83240:	f002 f8ea 	bl	85418 <__aeabi_dcmplt>
   83244:	b920      	cbnz	r0, 83250 <sqrt+0x48>
   83246:	4630      	mov	r0, r6
   83248:	4639      	mov	r1, r7
   8324a:	b00a      	add	sp, #40	; 0x28
   8324c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83250:	4916      	ldr	r1, [pc, #88]	; (832ac <sqrt+0xa4>)
   83252:	f89a 6000 	ldrb.w	r6, [sl]
   83256:	2201      	movs	r2, #1
   83258:	2300      	movs	r3, #0
   8325a:	e9cd 4504 	strd	r4, r5, [sp, #16]
   8325e:	e9cd 4502 	strd	r4, r5, [sp, #8]
   83262:	9101      	str	r1, [sp, #4]
   83264:	9200      	str	r2, [sp, #0]
   83266:	9308      	str	r3, [sp, #32]
   83268:	b966      	cbnz	r6, 83284 <sqrt+0x7c>
   8326a:	e9cd 8906 	strd	r8, r9, [sp, #24]
   8326e:	4668      	mov	r0, sp
   83270:	f001 fc1a 	bl	84aa8 <matherr>
   83274:	b180      	cbz	r0, 83298 <sqrt+0x90>
   83276:	9b08      	ldr	r3, [sp, #32]
   83278:	b99b      	cbnz	r3, 832a2 <sqrt+0x9a>
   8327a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   8327e:	b00a      	add	sp, #40	; 0x28
   83280:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83284:	4640      	mov	r0, r8
   83286:	4649      	mov	r1, r9
   83288:	4642      	mov	r2, r8
   8328a:	464b      	mov	r3, r9
   8328c:	f001 ff7c 	bl	85188 <__aeabi_ddiv>
   83290:	2e02      	cmp	r6, #2
   83292:	e9cd 0106 	strd	r0, r1, [sp, #24]
   83296:	d1ea      	bne.n	8326e <sqrt+0x66>
   83298:	f002 f92e 	bl	854f8 <__errno>
   8329c:	2321      	movs	r3, #33	; 0x21
   8329e:	6003      	str	r3, [r0, #0]
   832a0:	e7e9      	b.n	83276 <sqrt+0x6e>
   832a2:	f002 f929 	bl	854f8 <__errno>
   832a6:	9b08      	ldr	r3, [sp, #32]
   832a8:	6003      	str	r3, [r0, #0]
   832aa:	e7e6      	b.n	8327a <sqrt+0x72>
   832ac:	00088664 	.word	0x00088664
   832b0:	20070264 	.word	0x20070264
   832b4:	00000000 	.word	0x00000000

000832b8 <__ieee754_atan2>:
   832b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   832bc:	f1c2 0900 	rsb	r9, r2, #0
   832c0:	ea49 0902 	orr.w	r9, r9, r2
   832c4:	f023 4800 	bic.w	r8, r3, #2147483648	; 0x80000000
   832c8:	f8df c1d4 	ldr.w	ip, [pc, #468]	; 834a0 <__ieee754_atan2+0x1e8>
   832cc:	ea48 79d9 	orr.w	r9, r8, r9, lsr #31
   832d0:	b082      	sub	sp, #8
   832d2:	45e1      	cmp	r9, ip
   832d4:	4614      	mov	r4, r2
   832d6:	461d      	mov	r5, r3
   832d8:	e9cd 0100 	strd	r0, r1, [sp]
   832dc:	460f      	mov	r7, r1
   832de:	d847      	bhi.n	83370 <__ieee754_atan2+0xb8>
   832e0:	f1c0 0a00 	rsb	sl, r0, #0
   832e4:	ea4a 0a00 	orr.w	sl, sl, r0
   832e8:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
   832ec:	ea49 7ada 	orr.w	sl, r9, sl, lsr #31
   832f0:	45e2      	cmp	sl, ip
   832f2:	d83d      	bhi.n	83370 <__ieee754_atan2+0xb8>
   832f4:	f103 4c40 	add.w	ip, r3, #3221225472	; 0xc0000000
   832f8:	f50c 1c80 	add.w	ip, ip, #1048576	; 0x100000
   832fc:	ea5c 0c02 	orrs.w	ip, ip, r2
   83300:	d04c      	beq.n	8339c <__ieee754_atan2+0xe4>
   83302:	ea4f 7aa3 	mov.w	sl, r3, asr #30
   83306:	f00a 0a02 	and.w	sl, sl, #2
   8330a:	ea4a 7ad1 	orr.w	sl, sl, r1, lsr #31
   8330e:	ea59 0100 	orrs.w	r1, r9, r0
   83312:	d036      	beq.n	83382 <__ieee754_atan2+0xca>
   83314:	ea58 0104 	orrs.w	r1, r8, r4
   83318:	d03a      	beq.n	83390 <__ieee754_atan2+0xd8>
   8331a:	4961      	ldr	r1, [pc, #388]	; (834a0 <__ieee754_atan2+0x1e8>)
   8331c:	4588      	cmp	r8, r1
   8331e:	d051      	beq.n	833c4 <__ieee754_atan2+0x10c>
   83320:	495f      	ldr	r1, [pc, #380]	; (834a0 <__ieee754_atan2+0x1e8>)
   83322:	4589      	cmp	r9, r1
   83324:	d034      	beq.n	83390 <__ieee754_atan2+0xd8>
   83326:	ebc8 0809 	rsb	r8, r8, r9
   8332a:	ea4f 5828 	mov.w	r8, r8, asr #20
   8332e:	f1b8 0f3c 	cmp.w	r8, #60	; 0x3c
   83332:	dc43      	bgt.n	833bc <__ieee754_atan2+0x104>
   83334:	2d00      	cmp	r5, #0
   83336:	db70      	blt.n	8341a <__ieee754_atan2+0x162>
   83338:	e9dd 0100 	ldrd	r0, r1, [sp]
   8333c:	f001 ff24 	bl	85188 <__aeabi_ddiv>
   83340:	f001 faf6 	bl	84930 <fabs>
   83344:	f001 f94c 	bl	845e0 <atan>
   83348:	f1ba 0f01 	cmp.w	sl, #1
   8334c:	d062      	beq.n	83414 <__ieee754_atan2+0x15c>
   8334e:	f1ba 0f02 	cmp.w	sl, #2
   83352:	d052      	beq.n	833fa <__ieee754_atan2+0x142>
   83354:	f1ba 0f00 	cmp.w	sl, #0
   83358:	d010      	beq.n	8337c <__ieee754_atan2+0xc4>
   8335a:	a33f      	add	r3, pc, #252	; (adr r3, 83458 <__ieee754_atan2+0x1a0>)
   8335c:	e9d3 2300 	ldrd	r2, r3, [r3]
   83360:	f001 fc34 	bl	84bcc <__aeabi_dsub>
   83364:	a33e      	add	r3, pc, #248	; (adr r3, 83460 <__ieee754_atan2+0x1a8>)
   83366:	e9d3 2300 	ldrd	r2, r3, [r3]
   8336a:	f001 fc2f 	bl	84bcc <__aeabi_dsub>
   8336e:	e005      	b.n	8337c <__ieee754_atan2+0xc4>
   83370:	4610      	mov	r0, r2
   83372:	4619      	mov	r1, r3
   83374:	e9dd 2300 	ldrd	r2, r3, [sp]
   83378:	f001 fc2a 	bl	84bd0 <__adddf3>
   8337c:	b002      	add	sp, #8
   8337e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83382:	f1ba 0f03 	cmp.w	sl, #3
   83386:	d8c5      	bhi.n	83314 <__ieee754_atan2+0x5c>
   83388:	e8df f00a 	tbb	[pc, sl]
   8338c:	10140d0d 	.word	0x10140d0d
   83390:	2f00      	cmp	r7, #0
   83392:	db2e      	blt.n	833f2 <__ieee754_atan2+0x13a>
   83394:	a134      	add	r1, pc, #208	; (adr r1, 83468 <__ieee754_atan2+0x1b0>)
   83396:	e9d1 0100 	ldrd	r0, r1, [r1]
   8339a:	e7ef      	b.n	8337c <__ieee754_atan2+0xc4>
   8339c:	b002      	add	sp, #8
   8339e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   833a2:	f001 b91d 	b.w	845e0 <atan>
   833a6:	e9dd 0100 	ldrd	r0, r1, [sp]
   833aa:	e7e7      	b.n	8337c <__ieee754_atan2+0xc4>
   833ac:	a130      	add	r1, pc, #192	; (adr r1, 83470 <__ieee754_atan2+0x1b8>)
   833ae:	e9d1 0100 	ldrd	r0, r1, [r1]
   833b2:	e7e3      	b.n	8337c <__ieee754_atan2+0xc4>
   833b4:	a12a      	add	r1, pc, #168	; (adr r1, 83460 <__ieee754_atan2+0x1a8>)
   833b6:	e9d1 0100 	ldrd	r0, r1, [r1]
   833ba:	e7df      	b.n	8337c <__ieee754_atan2+0xc4>
   833bc:	a12a      	add	r1, pc, #168	; (adr r1, 83468 <__ieee754_atan2+0x1b0>)
   833be:	e9d1 0100 	ldrd	r0, r1, [r1]
   833c2:	e7c1      	b.n	83348 <__ieee754_atan2+0x90>
   833c4:	45c1      	cmp	r9, r8
   833c6:	d02e      	beq.n	83426 <__ieee754_atan2+0x16e>
   833c8:	f1ba 0f03 	cmp.w	sl, #3
   833cc:	d8a8      	bhi.n	83320 <__ieee754_atan2+0x68>
   833ce:	a101      	add	r1, pc, #4	; (adr r1, 833d4 <__ieee754_atan2+0x11c>)
   833d0:	f851 f02a 	ldr.w	pc, [r1, sl, lsl #2]
   833d4:	000833ed 	.word	0x000833ed
   833d8:	000833e5 	.word	0x000833e5
   833dc:	000833b5 	.word	0x000833b5
   833e0:	000833ad 	.word	0x000833ad
   833e4:	2000      	movs	r0, #0
   833e6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   833ea:	e7c7      	b.n	8337c <__ieee754_atan2+0xc4>
   833ec:	2000      	movs	r0, #0
   833ee:	2100      	movs	r1, #0
   833f0:	e7c4      	b.n	8337c <__ieee754_atan2+0xc4>
   833f2:	a121      	add	r1, pc, #132	; (adr r1, 83478 <__ieee754_atan2+0x1c0>)
   833f4:	e9d1 0100 	ldrd	r0, r1, [r1]
   833f8:	e7c0      	b.n	8337c <__ieee754_atan2+0xc4>
   833fa:	a317      	add	r3, pc, #92	; (adr r3, 83458 <__ieee754_atan2+0x1a0>)
   833fc:	e9d3 2300 	ldrd	r2, r3, [r3]
   83400:	f001 fbe4 	bl	84bcc <__aeabi_dsub>
   83404:	4602      	mov	r2, r0
   83406:	460b      	mov	r3, r1
   83408:	a115      	add	r1, pc, #84	; (adr r1, 83460 <__ieee754_atan2+0x1a8>)
   8340a:	e9d1 0100 	ldrd	r0, r1, [r1]
   8340e:	f001 fbdd 	bl	84bcc <__aeabi_dsub>
   83412:	e7b3      	b.n	8337c <__ieee754_atan2+0xc4>
   83414:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   83418:	e7b0      	b.n	8337c <__ieee754_atan2+0xc4>
   8341a:	f118 0f3c 	cmn.w	r8, #60	; 0x3c
   8341e:	da8b      	bge.n	83338 <__ieee754_atan2+0x80>
   83420:	2000      	movs	r0, #0
   83422:	2100      	movs	r1, #0
   83424:	e790      	b.n	83348 <__ieee754_atan2+0x90>
   83426:	f1ba 0f03 	cmp.w	sl, #3
   8342a:	d8b1      	bhi.n	83390 <__ieee754_atan2+0xd8>
   8342c:	e8df f00a 	tbb	[pc, sl]
   83430:	0a0e0206 	.word	0x0a0e0206
   83434:	a112      	add	r1, pc, #72	; (adr r1, 83480 <__ieee754_atan2+0x1c8>)
   83436:	e9d1 0100 	ldrd	r0, r1, [r1]
   8343a:	e79f      	b.n	8337c <__ieee754_atan2+0xc4>
   8343c:	a112      	add	r1, pc, #72	; (adr r1, 83488 <__ieee754_atan2+0x1d0>)
   8343e:	e9d1 0100 	ldrd	r0, r1, [r1]
   83442:	e79b      	b.n	8337c <__ieee754_atan2+0xc4>
   83444:	a112      	add	r1, pc, #72	; (adr r1, 83490 <__ieee754_atan2+0x1d8>)
   83446:	e9d1 0100 	ldrd	r0, r1, [r1]
   8344a:	e797      	b.n	8337c <__ieee754_atan2+0xc4>
   8344c:	a112      	add	r1, pc, #72	; (adr r1, 83498 <__ieee754_atan2+0x1e0>)
   8344e:	e9d1 0100 	ldrd	r0, r1, [r1]
   83452:	e793      	b.n	8337c <__ieee754_atan2+0xc4>
   83454:	f3af 8000 	nop.w
   83458:	33145c07 	.word	0x33145c07
   8345c:	3ca1a626 	.word	0x3ca1a626
   83460:	54442d18 	.word	0x54442d18
   83464:	400921fb 	.word	0x400921fb
   83468:	54442d18 	.word	0x54442d18
   8346c:	3ff921fb 	.word	0x3ff921fb
   83470:	54442d18 	.word	0x54442d18
   83474:	c00921fb 	.word	0xc00921fb
   83478:	54442d18 	.word	0x54442d18
   8347c:	bff921fb 	.word	0xbff921fb
   83480:	54442d18 	.word	0x54442d18
   83484:	bfe921fb 	.word	0xbfe921fb
   83488:	54442d18 	.word	0x54442d18
   8348c:	3fe921fb 	.word	0x3fe921fb
   83490:	7f3321d2 	.word	0x7f3321d2
   83494:	c002d97c 	.word	0xc002d97c
   83498:	7f3321d2 	.word	0x7f3321d2
   8349c:	4002d97c 	.word	0x4002d97c
   834a0:	7ff00000 	.word	0x7ff00000
   834a4:	f3af 8000 	nop.w

000834a8 <__ieee754_rem_pio2>:
   834a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   834ac:	4b96      	ldr	r3, [pc, #600]	; (83708 <__ieee754_rem_pio2+0x260>)
   834ae:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   834b2:	429e      	cmp	r6, r3
   834b4:	b091      	sub	sp, #68	; 0x44
   834b6:	4604      	mov	r4, r0
   834b8:	460d      	mov	r5, r1
   834ba:	468b      	mov	fp, r1
   834bc:	4690      	mov	r8, r2
   834be:	f340 8081 	ble.w	835c4 <__ieee754_rem_pio2+0x11c>
   834c2:	4b92      	ldr	r3, [pc, #584]	; (8370c <__ieee754_rem_pio2+0x264>)
   834c4:	429e      	cmp	r6, r3
   834c6:	dc26      	bgt.n	83516 <__ieee754_rem_pio2+0x6e>
   834c8:	a385      	add	r3, pc, #532	; (adr r3, 836e0 <__ieee754_rem_pio2+0x238>)
   834ca:	e9d3 2300 	ldrd	r2, r3, [r3]
   834ce:	2900      	cmp	r1, #0
   834d0:	f340 81a0 	ble.w	83814 <__ieee754_rem_pio2+0x36c>
   834d4:	f001 fb7a 	bl	84bcc <__aeabi_dsub>
   834d8:	4b8d      	ldr	r3, [pc, #564]	; (83710 <__ieee754_rem_pio2+0x268>)
   834da:	4604      	mov	r4, r0
   834dc:	429e      	cmp	r6, r3
   834de:	460d      	mov	r5, r1
   834e0:	f000 8085 	beq.w	835ee <__ieee754_rem_pio2+0x146>
   834e4:	a380      	add	r3, pc, #512	; (adr r3, 836e8 <__ieee754_rem_pio2+0x240>)
   834e6:	e9d3 2300 	ldrd	r2, r3, [r3]
   834ea:	f001 fb6f 	bl	84bcc <__aeabi_dsub>
   834ee:	4602      	mov	r2, r0
   834f0:	460b      	mov	r3, r1
   834f2:	e9c8 2300 	strd	r2, r3, [r8]
   834f6:	4620      	mov	r0, r4
   834f8:	4629      	mov	r1, r5
   834fa:	f001 fb67 	bl	84bcc <__aeabi_dsub>
   834fe:	a37a      	add	r3, pc, #488	; (adr r3, 836e8 <__ieee754_rem_pio2+0x240>)
   83500:	e9d3 2300 	ldrd	r2, r3, [r3]
   83504:	f001 fb62 	bl	84bcc <__aeabi_dsub>
   83508:	2701      	movs	r7, #1
   8350a:	e9c8 0102 	strd	r0, r1, [r8, #8]
   8350e:	4638      	mov	r0, r7
   83510:	b011      	add	sp, #68	; 0x44
   83512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83516:	4b7f      	ldr	r3, [pc, #508]	; (83714 <__ieee754_rem_pio2+0x26c>)
   83518:	429e      	cmp	r6, r3
   8351a:	f340 8085 	ble.w	83628 <__ieee754_rem_pio2+0x180>
   8351e:	4b7e      	ldr	r3, [pc, #504]	; (83718 <__ieee754_rem_pio2+0x270>)
   83520:	429e      	cmp	r6, r3
   83522:	dc5a      	bgt.n	835da <__ieee754_rem_pio2+0x132>
   83524:	ea4f 5926 	mov.w	r9, r6, asr #20
   83528:	f2a9 4916 	subw	r9, r9, #1046	; 0x416
   8352c:	eba6 5509 	sub.w	r5, r6, r9, lsl #20
   83530:	4629      	mov	r1, r5
   83532:	4604      	mov	r4, r0
   83534:	f001 ff98 	bl	85468 <__aeabi_d2iz>
   83538:	f001 fc96 	bl	84e68 <__aeabi_i2d>
   8353c:	4606      	mov	r6, r0
   8353e:	460f      	mov	r7, r1
   83540:	4602      	mov	r2, r0
   83542:	460b      	mov	r3, r1
   83544:	4620      	mov	r0, r4
   83546:	4629      	mov	r1, r5
   83548:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
   8354c:	f001 fb3e 	bl	84bcc <__aeabi_dsub>
   83550:	2200      	movs	r2, #0
   83552:	4b72      	ldr	r3, [pc, #456]	; (8371c <__ieee754_rem_pio2+0x274>)
   83554:	f001 fcee 	bl	84f34 <__aeabi_dmul>
   83558:	460f      	mov	r7, r1
   8355a:	4606      	mov	r6, r0
   8355c:	f001 ff84 	bl	85468 <__aeabi_d2iz>
   83560:	f001 fc82 	bl	84e68 <__aeabi_i2d>
   83564:	4602      	mov	r2, r0
   83566:	460b      	mov	r3, r1
   83568:	4604      	mov	r4, r0
   8356a:	460d      	mov	r5, r1
   8356c:	4630      	mov	r0, r6
   8356e:	4639      	mov	r1, r7
   83570:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
   83574:	f001 fb2a 	bl	84bcc <__aeabi_dsub>
   83578:	2200      	movs	r2, #0
   8357a:	4b68      	ldr	r3, [pc, #416]	; (8371c <__ieee754_rem_pio2+0x274>)
   8357c:	f001 fcda 	bl	84f34 <__aeabi_dmul>
   83580:	2200      	movs	r2, #0
   83582:	2300      	movs	r3, #0
   83584:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
   83588:	f001 ff3c 	bl	85404 <__aeabi_dcmpeq>
   8358c:	2800      	cmp	r0, #0
   8358e:	f000 816d 	beq.w	8386c <__ieee754_rem_pio2+0x3c4>
   83592:	2300      	movs	r3, #0
   83594:	4620      	mov	r0, r4
   83596:	4629      	mov	r1, r5
   83598:	2200      	movs	r2, #0
   8359a:	f001 ff33 	bl	85404 <__aeabi_dcmpeq>
   8359e:	2800      	cmp	r0, #0
   835a0:	bf14      	ite	ne
   835a2:	2301      	movne	r3, #1
   835a4:	2302      	moveq	r3, #2
   835a6:	485e      	ldr	r0, [pc, #376]	; (83720 <__ieee754_rem_pio2+0x278>)
   835a8:	2102      	movs	r1, #2
   835aa:	9001      	str	r0, [sp, #4]
   835ac:	9100      	str	r1, [sp, #0]
   835ae:	464a      	mov	r2, r9
   835b0:	a80a      	add	r0, sp, #40	; 0x28
   835b2:	4641      	mov	r1, r8
   835b4:	f000 fb7c 	bl	83cb0 <__kernel_rem_pio2>
   835b8:	f1bb 0f00 	cmp.w	fp, #0
   835bc:	f2c0 8148 	blt.w	83850 <__ieee754_rem_pio2+0x3a8>
   835c0:	4607      	mov	r7, r0
   835c2:	e006      	b.n	835d2 <__ieee754_rem_pio2+0x12a>
   835c4:	2200      	movs	r2, #0
   835c6:	2300      	movs	r3, #0
   835c8:	e9c8 4500 	strd	r4, r5, [r8]
   835cc:	e9c8 2302 	strd	r2, r3, [r8, #8]
   835d0:	2700      	movs	r7, #0
   835d2:	4638      	mov	r0, r7
   835d4:	b011      	add	sp, #68	; 0x44
   835d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   835da:	4602      	mov	r2, r0
   835dc:	460b      	mov	r3, r1
   835de:	f001 faf5 	bl	84bcc <__aeabi_dsub>
   835e2:	2700      	movs	r7, #0
   835e4:	e9c8 0102 	strd	r0, r1, [r8, #8]
   835e8:	e9c8 0100 	strd	r0, r1, [r8]
   835ec:	e7f1      	b.n	835d2 <__ieee754_rem_pio2+0x12a>
   835ee:	a340      	add	r3, pc, #256	; (adr r3, 836f0 <__ieee754_rem_pio2+0x248>)
   835f0:	e9d3 2300 	ldrd	r2, r3, [r3]
   835f4:	f001 faea 	bl	84bcc <__aeabi_dsub>
   835f8:	a33f      	add	r3, pc, #252	; (adr r3, 836f8 <__ieee754_rem_pio2+0x250>)
   835fa:	e9d3 2300 	ldrd	r2, r3, [r3]
   835fe:	4604      	mov	r4, r0
   83600:	460d      	mov	r5, r1
   83602:	f001 fae3 	bl	84bcc <__aeabi_dsub>
   83606:	4602      	mov	r2, r0
   83608:	460b      	mov	r3, r1
   8360a:	e9c8 2300 	strd	r2, r3, [r8]
   8360e:	4620      	mov	r0, r4
   83610:	4629      	mov	r1, r5
   83612:	f001 fadb 	bl	84bcc <__aeabi_dsub>
   83616:	a338      	add	r3, pc, #224	; (adr r3, 836f8 <__ieee754_rem_pio2+0x250>)
   83618:	e9d3 2300 	ldrd	r2, r3, [r3]
   8361c:	f001 fad6 	bl	84bcc <__aeabi_dsub>
   83620:	2701      	movs	r7, #1
   83622:	e9c8 0102 	strd	r0, r1, [r8, #8]
   83626:	e7d4      	b.n	835d2 <__ieee754_rem_pio2+0x12a>
   83628:	f001 f982 	bl	84930 <fabs>
   8362c:	a334      	add	r3, pc, #208	; (adr r3, 83700 <__ieee754_rem_pio2+0x258>)
   8362e:	e9d3 2300 	ldrd	r2, r3, [r3]
   83632:	4604      	mov	r4, r0
   83634:	460d      	mov	r5, r1
   83636:	f001 fc7d 	bl	84f34 <__aeabi_dmul>
   8363a:	2200      	movs	r2, #0
   8363c:	4b39      	ldr	r3, [pc, #228]	; (83724 <__ieee754_rem_pio2+0x27c>)
   8363e:	f001 fac7 	bl	84bd0 <__adddf3>
   83642:	f001 ff11 	bl	85468 <__aeabi_d2iz>
   83646:	4607      	mov	r7, r0
   83648:	f001 fc0e 	bl	84e68 <__aeabi_i2d>
   8364c:	a324      	add	r3, pc, #144	; (adr r3, 836e0 <__ieee754_rem_pio2+0x238>)
   8364e:	e9d3 2300 	ldrd	r2, r3, [r3]
   83652:	e9cd 0106 	strd	r0, r1, [sp, #24]
   83656:	f001 fc6d 	bl	84f34 <__aeabi_dmul>
   8365a:	4602      	mov	r2, r0
   8365c:	460b      	mov	r3, r1
   8365e:	4620      	mov	r0, r4
   83660:	4629      	mov	r1, r5
   83662:	f001 fab3 	bl	84bcc <__aeabi_dsub>
   83666:	a320      	add	r3, pc, #128	; (adr r3, 836e8 <__ieee754_rem_pio2+0x240>)
   83668:	e9d3 2300 	ldrd	r2, r3, [r3]
   8366c:	e9cd 0102 	strd	r0, r1, [sp, #8]
   83670:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   83674:	f001 fc5e 	bl	84f34 <__aeabi_dmul>
   83678:	2f1f      	cmp	r7, #31
   8367a:	e9cd 0104 	strd	r0, r1, [sp, #16]
   8367e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   83682:	dc53      	bgt.n	8372c <__ieee754_rem_pio2+0x284>
   83684:	4b28      	ldr	r3, [pc, #160]	; (83728 <__ieee754_rem_pio2+0x280>)
   83686:	1e7a      	subs	r2, r7, #1
   83688:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   8368c:	42b3      	cmp	r3, r6
   8368e:	d04d      	beq.n	8372c <__ieee754_rem_pio2+0x284>
   83690:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   83694:	f001 fa9a 	bl	84bcc <__aeabi_dsub>
   83698:	4604      	mov	r4, r0
   8369a:	460d      	mov	r5, r1
   8369c:	e9c8 4500 	strd	r4, r5, [r8]
   836a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   836a4:	4622      	mov	r2, r4
   836a6:	462b      	mov	r3, r5
   836a8:	f001 fa90 	bl	84bcc <__aeabi_dsub>
   836ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   836b0:	f001 fa8c 	bl	84bcc <__aeabi_dsub>
   836b4:	f1bb 0f00 	cmp.w	fp, #0
   836b8:	e9c8 0102 	strd	r0, r1, [r8, #8]
   836bc:	da89      	bge.n	835d2 <__ieee754_rem_pio2+0x12a>
   836be:	4626      	mov	r6, r4
   836c0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
   836c4:	f105 4400 	add.w	r4, r5, #2147483648	; 0x80000000
   836c8:	427f      	negs	r7, r7
   836ca:	f8c8 6000 	str.w	r6, [r8]
   836ce:	f8c8 4004 	str.w	r4, [r8, #4]
   836d2:	f8c8 0008 	str.w	r0, [r8, #8]
   836d6:	f8c8 300c 	str.w	r3, [r8, #12]
   836da:	e77a      	b.n	835d2 <__ieee754_rem_pio2+0x12a>
   836dc:	f3af 8000 	nop.w
   836e0:	54400000 	.word	0x54400000
   836e4:	3ff921fb 	.word	0x3ff921fb
   836e8:	1a626331 	.word	0x1a626331
   836ec:	3dd0b461 	.word	0x3dd0b461
   836f0:	1a600000 	.word	0x1a600000
   836f4:	3dd0b461 	.word	0x3dd0b461
   836f8:	2e037073 	.word	0x2e037073
   836fc:	3ba3198a 	.word	0x3ba3198a
   83700:	6dc9c883 	.word	0x6dc9c883
   83704:	3fe45f30 	.word	0x3fe45f30
   83708:	3fe921fb 	.word	0x3fe921fb
   8370c:	4002d97b 	.word	0x4002d97b
   83710:	3ff921fb 	.word	0x3ff921fb
   83714:	413921fb 	.word	0x413921fb
   83718:	7fefffff 	.word	0x7fefffff
   8371c:	41700000 	.word	0x41700000
   83720:	000886ec 	.word	0x000886ec
   83724:	3fe00000 	.word	0x3fe00000
   83728:	0008866c 	.word	0x0008866c
   8372c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   83730:	f001 fa4c 	bl	84bcc <__aeabi_dsub>
   83734:	1536      	asrs	r6, r6, #20
   83736:	f3c1 530a 	ubfx	r3, r1, #20, #11
   8373a:	1af3      	subs	r3, r6, r3
   8373c:	4604      	mov	r4, r0
   8373e:	460d      	mov	r5, r1
   83740:	2b10      	cmp	r3, #16
   83742:	e9c8 4500 	strd	r4, r5, [r8]
   83746:	ddab      	ble.n	836a0 <__ieee754_rem_pio2+0x1f8>
   83748:	a35b      	add	r3, pc, #364	; (adr r3, 838b8 <__ieee754_rem_pio2+0x410>)
   8374a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8374e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   83752:	f001 fbef 	bl	84f34 <__aeabi_dmul>
   83756:	4604      	mov	r4, r0
   83758:	460d      	mov	r5, r1
   8375a:	4622      	mov	r2, r4
   8375c:	462b      	mov	r3, r5
   8375e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   83762:	f001 fa33 	bl	84bcc <__aeabi_dsub>
   83766:	e9cd 0108 	strd	r0, r1, [sp, #32]
   8376a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   8376e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   83772:	f001 fa2b 	bl	84bcc <__aeabi_dsub>
   83776:	4622      	mov	r2, r4
   83778:	462b      	mov	r3, r5
   8377a:	f001 fa27 	bl	84bcc <__aeabi_dsub>
   8377e:	a350      	add	r3, pc, #320	; (adr r3, 838c0 <__ieee754_rem_pio2+0x418>)
   83780:	e9d3 2300 	ldrd	r2, r3, [r3]
   83784:	4604      	mov	r4, r0
   83786:	460d      	mov	r5, r1
   83788:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   8378c:	f001 fbd2 	bl	84f34 <__aeabi_dmul>
   83790:	4622      	mov	r2, r4
   83792:	462b      	mov	r3, r5
   83794:	f001 fa1a 	bl	84bcc <__aeabi_dsub>
   83798:	e9cd 0104 	strd	r0, r1, [sp, #16]
   8379c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   837a0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   837a4:	f001 fa12 	bl	84bcc <__aeabi_dsub>
   837a8:	f3c1 530a 	ubfx	r3, r1, #20, #11
   837ac:	1af6      	subs	r6, r6, r3
   837ae:	4604      	mov	r4, r0
   837b0:	460d      	mov	r5, r1
   837b2:	2e31      	cmp	r6, #49	; 0x31
   837b4:	e9c8 4500 	strd	r4, r5, [r8]
   837b8:	dd78      	ble.n	838ac <__ieee754_rem_pio2+0x404>
   837ba:	a343      	add	r3, pc, #268	; (adr r3, 838c8 <__ieee754_rem_pio2+0x420>)
   837bc:	e9d3 2300 	ldrd	r2, r3, [r3]
   837c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   837c4:	f001 fbb6 	bl	84f34 <__aeabi_dmul>
   837c8:	4604      	mov	r4, r0
   837ca:	460d      	mov	r5, r1
   837cc:	4622      	mov	r2, r4
   837ce:	462b      	mov	r3, r5
   837d0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   837d4:	f001 f9fa 	bl	84bcc <__aeabi_dsub>
   837d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
   837dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   837e0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   837e4:	f001 f9f2 	bl	84bcc <__aeabi_dsub>
   837e8:	4622      	mov	r2, r4
   837ea:	462b      	mov	r3, r5
   837ec:	f001 f9ee 	bl	84bcc <__aeabi_dsub>
   837f0:	a337      	add	r3, pc, #220	; (adr r3, 838d0 <__ieee754_rem_pio2+0x428>)
   837f2:	e9d3 2300 	ldrd	r2, r3, [r3]
   837f6:	4604      	mov	r4, r0
   837f8:	460d      	mov	r5, r1
   837fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   837fe:	f001 fb99 	bl	84f34 <__aeabi_dmul>
   83802:	4622      	mov	r2, r4
   83804:	462b      	mov	r3, r5
   83806:	f001 f9e1 	bl	84bcc <__aeabi_dsub>
   8380a:	e9cd 0104 	strd	r0, r1, [sp, #16]
   8380e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   83812:	e73d      	b.n	83690 <__ieee754_rem_pio2+0x1e8>
   83814:	f001 f9dc 	bl	84bd0 <__adddf3>
   83818:	4b31      	ldr	r3, [pc, #196]	; (838e0 <__ieee754_rem_pio2+0x438>)
   8381a:	4604      	mov	r4, r0
   8381c:	429e      	cmp	r6, r3
   8381e:	460d      	mov	r5, r1
   83820:	d026      	beq.n	83870 <__ieee754_rem_pio2+0x3c8>
   83822:	a32d      	add	r3, pc, #180	; (adr r3, 838d8 <__ieee754_rem_pio2+0x430>)
   83824:	e9d3 2300 	ldrd	r2, r3, [r3]
   83828:	f001 f9d2 	bl	84bd0 <__adddf3>
   8382c:	4602      	mov	r2, r0
   8382e:	460b      	mov	r3, r1
   83830:	e9c8 2300 	strd	r2, r3, [r8]
   83834:	4620      	mov	r0, r4
   83836:	4629      	mov	r1, r5
   83838:	f001 f9c8 	bl	84bcc <__aeabi_dsub>
   8383c:	a326      	add	r3, pc, #152	; (adr r3, 838d8 <__ieee754_rem_pio2+0x430>)
   8383e:	e9d3 2300 	ldrd	r2, r3, [r3]
   83842:	f001 f9c5 	bl	84bd0 <__adddf3>
   83846:	f04f 37ff 	mov.w	r7, #4294967295
   8384a:	e9c8 0102 	strd	r0, r1, [r8, #8]
   8384e:	e6c0      	b.n	835d2 <__ieee754_rem_pio2+0x12a>
   83850:	f8d8 2004 	ldr.w	r2, [r8, #4]
   83854:	f8d8 300c 	ldr.w	r3, [r8, #12]
   83858:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
   8385c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
   83860:	4247      	negs	r7, r0
   83862:	f8c8 2004 	str.w	r2, [r8, #4]
   83866:	f8c8 300c 	str.w	r3, [r8, #12]
   8386a:	e6b2      	b.n	835d2 <__ieee754_rem_pio2+0x12a>
   8386c:	2303      	movs	r3, #3
   8386e:	e69a      	b.n	835a6 <__ieee754_rem_pio2+0xfe>
   83870:	a311      	add	r3, pc, #68	; (adr r3, 838b8 <__ieee754_rem_pio2+0x410>)
   83872:	e9d3 2300 	ldrd	r2, r3, [r3]
   83876:	f001 f9ab 	bl	84bd0 <__adddf3>
   8387a:	a311      	add	r3, pc, #68	; (adr r3, 838c0 <__ieee754_rem_pio2+0x418>)
   8387c:	e9d3 2300 	ldrd	r2, r3, [r3]
   83880:	4604      	mov	r4, r0
   83882:	460d      	mov	r5, r1
   83884:	f001 f9a4 	bl	84bd0 <__adddf3>
   83888:	4602      	mov	r2, r0
   8388a:	460b      	mov	r3, r1
   8388c:	e9c8 2300 	strd	r2, r3, [r8]
   83890:	4620      	mov	r0, r4
   83892:	4629      	mov	r1, r5
   83894:	f001 f99a 	bl	84bcc <__aeabi_dsub>
   83898:	a309      	add	r3, pc, #36	; (adr r3, 838c0 <__ieee754_rem_pio2+0x418>)
   8389a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8389e:	f001 f997 	bl	84bd0 <__adddf3>
   838a2:	f04f 37ff 	mov.w	r7, #4294967295
   838a6:	e9c8 0102 	strd	r0, r1, [r8, #8]
   838aa:	e692      	b.n	835d2 <__ieee754_rem_pio2+0x12a>
   838ac:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   838b0:	e9cd 2302 	strd	r2, r3, [sp, #8]
   838b4:	e6f4      	b.n	836a0 <__ieee754_rem_pio2+0x1f8>
   838b6:	bf00      	nop
   838b8:	1a600000 	.word	0x1a600000
   838bc:	3dd0b461 	.word	0x3dd0b461
   838c0:	2e037073 	.word	0x2e037073
   838c4:	3ba3198a 	.word	0x3ba3198a
   838c8:	2e000000 	.word	0x2e000000
   838cc:	3ba3198a 	.word	0x3ba3198a
   838d0:	252049c1 	.word	0x252049c1
   838d4:	397b839a 	.word	0x397b839a
   838d8:	1a626331 	.word	0x1a626331
   838dc:	3dd0b461 	.word	0x3dd0b461
   838e0:	3ff921fb 	.word	0x3ff921fb
   838e4:	f3af 8000 	nop.w

000838e8 <__ieee754_sqrt>:
   838e8:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
   838ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   838f0:	ea4f 5c1c 	mov.w	ip, ip, lsr #20
   838f4:	f8df 816c 	ldr.w	r8, [pc, #364]	; 83a64 <__ieee754_sqrt+0x17c>
   838f8:	ea4f 5c0c 	mov.w	ip, ip, lsl #20
   838fc:	45c4      	cmp	ip, r8
   838fe:	4606      	mov	r6, r0
   83900:	460f      	mov	r7, r1
   83902:	460b      	mov	r3, r1
   83904:	4602      	mov	r2, r0
   83906:	f000 808f 	beq.w	83a28 <__ieee754_sqrt+0x140>
   8390a:	2900      	cmp	r1, #0
   8390c:	dd6f      	ble.n	839ee <__ieee754_sqrt+0x106>
   8390e:	150f      	asrs	r7, r1, #20
   83910:	d078      	beq.n	83a04 <__ieee754_sqrt+0x11c>
   83912:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
   83916:	f3c3 0313 	ubfx	r3, r3, #0, #20
   8391a:	07f9      	lsls	r1, r7, #31
   8391c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   83920:	d460      	bmi.n	839e4 <__ieee754_sqrt+0xfc>
   83922:	0fd1      	lsrs	r1, r2, #31
   83924:	f04f 0c00 	mov.w	ip, #0
   83928:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   8392c:	107f      	asrs	r7, r7, #1
   8392e:	0052      	lsls	r2, r2, #1
   83930:	4665      	mov	r5, ip
   83932:	2016      	movs	r0, #22
   83934:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
   83938:	186c      	adds	r4, r5, r1
   8393a:	429c      	cmp	r4, r3
   8393c:	ea4f 76d2 	mov.w	r6, r2, lsr #31
   83940:	ea4f 0242 	mov.w	r2, r2, lsl #1
   83944:	dc02      	bgt.n	8394c <__ieee754_sqrt+0x64>
   83946:	1b1b      	subs	r3, r3, r4
   83948:	1865      	adds	r5, r4, r1
   8394a:	448c      	add	ip, r1
   8394c:	3801      	subs	r0, #1
   8394e:	eb06 0343 	add.w	r3, r6, r3, lsl #1
   83952:	ea4f 0151 	mov.w	r1, r1, lsr #1
   83956:	d1ef      	bne.n	83938 <__ieee754_sqrt+0x50>
   83958:	4680      	mov	r8, r0
   8395a:	2620      	movs	r6, #32
   8395c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   83960:	e009      	b.n	83976 <__ieee754_sqrt+0x8e>
   83962:	d023      	beq.n	839ac <__ieee754_sqrt+0xc4>
   83964:	0fd4      	lsrs	r4, r2, #31
   83966:	3e01      	subs	r6, #1
   83968:	ea4f 0151 	mov.w	r1, r1, lsr #1
   8396c:	eb04 0343 	add.w	r3, r4, r3, lsl #1
   83970:	ea4f 0242 	mov.w	r2, r2, lsl #1
   83974:	d01e      	beq.n	839b4 <__ieee754_sqrt+0xcc>
   83976:	42ab      	cmp	r3, r5
   83978:	eb01 0408 	add.w	r4, r1, r8
   8397c:	ddf1      	ble.n	83962 <__ieee754_sqrt+0x7a>
   8397e:	f004 4900 	and.w	r9, r4, #2147483648	; 0x80000000
   83982:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
   83986:	eb04 0801 	add.w	r8, r4, r1
   8398a:	d009      	beq.n	839a0 <__ieee754_sqrt+0xb8>
   8398c:	46a9      	mov	r9, r5
   8398e:	1b5b      	subs	r3, r3, r5
   83990:	4294      	cmp	r4, r2
   83992:	bf88      	it	hi
   83994:	f103 33ff 	addhi.w	r3, r3, #4294967295
   83998:	1b12      	subs	r2, r2, r4
   8399a:	4408      	add	r0, r1
   8399c:	464d      	mov	r5, r9
   8399e:	e7e1      	b.n	83964 <__ieee754_sqrt+0x7c>
   839a0:	f1b8 0f00 	cmp.w	r8, #0
   839a4:	dbf2      	blt.n	8398c <__ieee754_sqrt+0xa4>
   839a6:	f105 0901 	add.w	r9, r5, #1
   839aa:	e7f0      	b.n	8398e <__ieee754_sqrt+0xa6>
   839ac:	4294      	cmp	r4, r2
   839ae:	d9e6      	bls.n	8397e <__ieee754_sqrt+0x96>
   839b0:	461d      	mov	r5, r3
   839b2:	e7d7      	b.n	83964 <__ieee754_sqrt+0x7c>
   839b4:	431a      	orrs	r2, r3
   839b6:	d004      	beq.n	839c2 <__ieee754_sqrt+0xda>
   839b8:	1c43      	adds	r3, r0, #1
   839ba:	d041      	beq.n	83a40 <__ieee754_sqrt+0x158>
   839bc:	f000 0301 	and.w	r3, r0, #1
   839c0:	4418      	add	r0, r3
   839c2:	0846      	lsrs	r6, r0, #1
   839c4:	ea4f 036c 	mov.w	r3, ip, asr #1
   839c8:	f01c 0f01 	tst.w	ip, #1
   839cc:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
   839d0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   839d4:	bf18      	it	ne
   839d6:	f046 4600 	orrne.w	r6, r6, #2147483648	; 0x80000000
   839da:	eb03 5107 	add.w	r1, r3, r7, lsl #20
   839de:	4630      	mov	r0, r6
   839e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   839e4:	0fd1      	lsrs	r1, r2, #31
   839e6:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   839ea:	0052      	lsls	r2, r2, #1
   839ec:	e799      	b.n	83922 <__ieee754_sqrt+0x3a>
   839ee:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   839f2:	4303      	orrs	r3, r0
   839f4:	d022      	beq.n	83a3c <__ieee754_sqrt+0x154>
   839f6:	bb51      	cbnz	r1, 83a4e <__ieee754_sqrt+0x166>
   839f8:	460f      	mov	r7, r1
   839fa:	0ad3      	lsrs	r3, r2, #11
   839fc:	3f15      	subs	r7, #21
   839fe:	0552      	lsls	r2, r2, #21
   83a00:	2b00      	cmp	r3, #0
   83a02:	d0fa      	beq.n	839fa <__ieee754_sqrt+0x112>
   83a04:	f413 1180 	ands.w	r1, r3, #1048576	; 0x100000
   83a08:	d11d      	bne.n	83a46 <__ieee754_sqrt+0x15e>
   83a0a:	005b      	lsls	r3, r3, #1
   83a0c:	02d8      	lsls	r0, r3, #11
   83a0e:	f101 0101 	add.w	r1, r1, #1
   83a12:	d5fa      	bpl.n	83a0a <__ieee754_sqrt+0x122>
   83a14:	f1c1 0001 	rsb	r0, r1, #1
   83a18:	f1c1 0420 	rsb	r4, r1, #32
   83a1c:	fa22 f404 	lsr.w	r4, r2, r4
   83a20:	4407      	add	r7, r0
   83a22:	408a      	lsls	r2, r1
   83a24:	4323      	orrs	r3, r4
   83a26:	e774      	b.n	83912 <__ieee754_sqrt+0x2a>
   83a28:	4602      	mov	r2, r0
   83a2a:	460b      	mov	r3, r1
   83a2c:	f001 fa82 	bl	84f34 <__aeabi_dmul>
   83a30:	4632      	mov	r2, r6
   83a32:	463b      	mov	r3, r7
   83a34:	f001 f8cc 	bl	84bd0 <__adddf3>
   83a38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83a3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83a40:	f10c 0c01 	add.w	ip, ip, #1
   83a44:	e7be      	b.n	839c4 <__ieee754_sqrt+0xdc>
   83a46:	2420      	movs	r4, #32
   83a48:	2001      	movs	r0, #1
   83a4a:	2100      	movs	r1, #0
   83a4c:	e7e6      	b.n	83a1c <__ieee754_sqrt+0x134>
   83a4e:	4602      	mov	r2, r0
   83a50:	460b      	mov	r3, r1
   83a52:	f001 f8bb 	bl	84bcc <__aeabi_dsub>
   83a56:	4602      	mov	r2, r0
   83a58:	460b      	mov	r3, r1
   83a5a:	f001 fb95 	bl	85188 <__aeabi_ddiv>
   83a5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83a62:	bf00      	nop
   83a64:	7ff00000 	.word	0x7ff00000

00083a68 <__kernel_cos>:
   83a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83a6c:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
   83a70:	f1b9 5f79 	cmp.w	r9, #1044381696	; 0x3e400000
   83a74:	b085      	sub	sp, #20
   83a76:	4606      	mov	r6, r0
   83a78:	460f      	mov	r7, r1
   83a7a:	4692      	mov	sl, r2
   83a7c:	469b      	mov	fp, r3
   83a7e:	da6b      	bge.n	83b58 <__kernel_cos+0xf0>
   83a80:	f001 fcf2 	bl	85468 <__aeabi_d2iz>
   83a84:	2800      	cmp	r0, #0
   83a86:	f000 80ea 	beq.w	83c5e <__kernel_cos+0x1f6>
   83a8a:	4632      	mov	r2, r6
   83a8c:	463b      	mov	r3, r7
   83a8e:	4630      	mov	r0, r6
   83a90:	4639      	mov	r1, r7
   83a92:	f001 fa4f 	bl	84f34 <__aeabi_dmul>
   83a96:	a374      	add	r3, pc, #464	; (adr r3, 83c68 <__kernel_cos+0x200>)
   83a98:	e9d3 2300 	ldrd	r2, r3, [r3]
   83a9c:	4604      	mov	r4, r0
   83a9e:	460d      	mov	r5, r1
   83aa0:	f001 fa48 	bl	84f34 <__aeabi_dmul>
   83aa4:	a372      	add	r3, pc, #456	; (adr r3, 83c70 <__kernel_cos+0x208>)
   83aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
   83aaa:	f001 f891 	bl	84bd0 <__adddf3>
   83aae:	4622      	mov	r2, r4
   83ab0:	462b      	mov	r3, r5
   83ab2:	f001 fa3f 	bl	84f34 <__aeabi_dmul>
   83ab6:	a370      	add	r3, pc, #448	; (adr r3, 83c78 <__kernel_cos+0x210>)
   83ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
   83abc:	f001 f886 	bl	84bcc <__aeabi_dsub>
   83ac0:	4622      	mov	r2, r4
   83ac2:	462b      	mov	r3, r5
   83ac4:	f001 fa36 	bl	84f34 <__aeabi_dmul>
   83ac8:	a36d      	add	r3, pc, #436	; (adr r3, 83c80 <__kernel_cos+0x218>)
   83aca:	e9d3 2300 	ldrd	r2, r3, [r3]
   83ace:	f001 f87f 	bl	84bd0 <__adddf3>
   83ad2:	4622      	mov	r2, r4
   83ad4:	462b      	mov	r3, r5
   83ad6:	f001 fa2d 	bl	84f34 <__aeabi_dmul>
   83ada:	a36b      	add	r3, pc, #428	; (adr r3, 83c88 <__kernel_cos+0x220>)
   83adc:	e9d3 2300 	ldrd	r2, r3, [r3]
   83ae0:	f001 f874 	bl	84bcc <__aeabi_dsub>
   83ae4:	4622      	mov	r2, r4
   83ae6:	462b      	mov	r3, r5
   83ae8:	f001 fa24 	bl	84f34 <__aeabi_dmul>
   83aec:	a368      	add	r3, pc, #416	; (adr r3, 83c90 <__kernel_cos+0x228>)
   83aee:	e9d3 2300 	ldrd	r2, r3, [r3]
   83af2:	f001 f86d 	bl	84bd0 <__adddf3>
   83af6:	4622      	mov	r2, r4
   83af8:	462b      	mov	r3, r5
   83afa:	f001 fa1b 	bl	84f34 <__aeabi_dmul>
   83afe:	e9cd 0100 	strd	r0, r1, [sp]
   83b02:	4620      	mov	r0, r4
   83b04:	4629      	mov	r1, r5
   83b06:	2200      	movs	r2, #0
   83b08:	4b63      	ldr	r3, [pc, #396]	; (83c98 <__kernel_cos+0x230>)
   83b0a:	f001 fa13 	bl	84f34 <__aeabi_dmul>
   83b0e:	e9dd 2300 	ldrd	r2, r3, [sp]
   83b12:	4680      	mov	r8, r0
   83b14:	4689      	mov	r9, r1
   83b16:	4620      	mov	r0, r4
   83b18:	4629      	mov	r1, r5
   83b1a:	f001 fa0b 	bl	84f34 <__aeabi_dmul>
   83b1e:	4652      	mov	r2, sl
   83b20:	4604      	mov	r4, r0
   83b22:	460d      	mov	r5, r1
   83b24:	465b      	mov	r3, fp
   83b26:	4630      	mov	r0, r6
   83b28:	4639      	mov	r1, r7
   83b2a:	f001 fa03 	bl	84f34 <__aeabi_dmul>
   83b2e:	4602      	mov	r2, r0
   83b30:	460b      	mov	r3, r1
   83b32:	4620      	mov	r0, r4
   83b34:	4629      	mov	r1, r5
   83b36:	f001 f849 	bl	84bcc <__aeabi_dsub>
   83b3a:	4602      	mov	r2, r0
   83b3c:	460b      	mov	r3, r1
   83b3e:	4640      	mov	r0, r8
   83b40:	4649      	mov	r1, r9
   83b42:	f001 f843 	bl	84bcc <__aeabi_dsub>
   83b46:	4602      	mov	r2, r0
   83b48:	460b      	mov	r3, r1
   83b4a:	2000      	movs	r0, #0
   83b4c:	4953      	ldr	r1, [pc, #332]	; (83c9c <__kernel_cos+0x234>)
   83b4e:	f001 f83d 	bl	84bcc <__aeabi_dsub>
   83b52:	b005      	add	sp, #20
   83b54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83b58:	4602      	mov	r2, r0
   83b5a:	460b      	mov	r3, r1
   83b5c:	f001 f9ea 	bl	84f34 <__aeabi_dmul>
   83b60:	a341      	add	r3, pc, #260	; (adr r3, 83c68 <__kernel_cos+0x200>)
   83b62:	e9d3 2300 	ldrd	r2, r3, [r3]
   83b66:	4604      	mov	r4, r0
   83b68:	460d      	mov	r5, r1
   83b6a:	f001 f9e3 	bl	84f34 <__aeabi_dmul>
   83b6e:	a340      	add	r3, pc, #256	; (adr r3, 83c70 <__kernel_cos+0x208>)
   83b70:	e9d3 2300 	ldrd	r2, r3, [r3]
   83b74:	f001 f82c 	bl	84bd0 <__adddf3>
   83b78:	4622      	mov	r2, r4
   83b7a:	462b      	mov	r3, r5
   83b7c:	f001 f9da 	bl	84f34 <__aeabi_dmul>
   83b80:	a33d      	add	r3, pc, #244	; (adr r3, 83c78 <__kernel_cos+0x210>)
   83b82:	e9d3 2300 	ldrd	r2, r3, [r3]
   83b86:	f001 f821 	bl	84bcc <__aeabi_dsub>
   83b8a:	4622      	mov	r2, r4
   83b8c:	462b      	mov	r3, r5
   83b8e:	f001 f9d1 	bl	84f34 <__aeabi_dmul>
   83b92:	a33b      	add	r3, pc, #236	; (adr r3, 83c80 <__kernel_cos+0x218>)
   83b94:	e9d3 2300 	ldrd	r2, r3, [r3]
   83b98:	f001 f81a 	bl	84bd0 <__adddf3>
   83b9c:	4622      	mov	r2, r4
   83b9e:	462b      	mov	r3, r5
   83ba0:	f001 f9c8 	bl	84f34 <__aeabi_dmul>
   83ba4:	a338      	add	r3, pc, #224	; (adr r3, 83c88 <__kernel_cos+0x220>)
   83ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
   83baa:	f001 f80f 	bl	84bcc <__aeabi_dsub>
   83bae:	4622      	mov	r2, r4
   83bb0:	462b      	mov	r3, r5
   83bb2:	f001 f9bf 	bl	84f34 <__aeabi_dmul>
   83bb6:	a336      	add	r3, pc, #216	; (adr r3, 83c90 <__kernel_cos+0x228>)
   83bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
   83bbc:	f001 f808 	bl	84bd0 <__adddf3>
   83bc0:	462b      	mov	r3, r5
   83bc2:	4622      	mov	r2, r4
   83bc4:	f001 f9b6 	bl	84f34 <__aeabi_dmul>
   83bc8:	4b35      	ldr	r3, [pc, #212]	; (83ca0 <__kernel_cos+0x238>)
   83bca:	e9cd 0100 	strd	r0, r1, [sp]
   83bce:	4599      	cmp	r9, r3
   83bd0:	dd97      	ble.n	83b02 <__kernel_cos+0x9a>
   83bd2:	4b34      	ldr	r3, [pc, #208]	; (83ca4 <__kernel_cos+0x23c>)
   83bd4:	2200      	movs	r2, #0
   83bd6:	4599      	cmp	r9, r3
   83bd8:	dc39      	bgt.n	83c4e <__kernel_cos+0x1e6>
   83bda:	f5a9 1300 	sub.w	r3, r9, #2097152	; 0x200000
   83bde:	2200      	movs	r2, #0
   83be0:	2000      	movs	r0, #0
   83be2:	492e      	ldr	r1, [pc, #184]	; (83c9c <__kernel_cos+0x234>)
   83be4:	4690      	mov	r8, r2
   83be6:	4699      	mov	r9, r3
   83be8:	f000 fff0 	bl	84bcc <__aeabi_dsub>
   83bec:	e9cd 0102 	strd	r0, r1, [sp, #8]
   83bf0:	4620      	mov	r0, r4
   83bf2:	4629      	mov	r1, r5
   83bf4:	2200      	movs	r2, #0
   83bf6:	4b28      	ldr	r3, [pc, #160]	; (83c98 <__kernel_cos+0x230>)
   83bf8:	f001 f99c 	bl	84f34 <__aeabi_dmul>
   83bfc:	4642      	mov	r2, r8
   83bfe:	464b      	mov	r3, r9
   83c00:	f000 ffe4 	bl	84bcc <__aeabi_dsub>
   83c04:	e9dd 2300 	ldrd	r2, r3, [sp]
   83c08:	4680      	mov	r8, r0
   83c0a:	4689      	mov	r9, r1
   83c0c:	4620      	mov	r0, r4
   83c0e:	4629      	mov	r1, r5
   83c10:	f001 f990 	bl	84f34 <__aeabi_dmul>
   83c14:	4652      	mov	r2, sl
   83c16:	4604      	mov	r4, r0
   83c18:	460d      	mov	r5, r1
   83c1a:	465b      	mov	r3, fp
   83c1c:	4630      	mov	r0, r6
   83c1e:	4639      	mov	r1, r7
   83c20:	f001 f988 	bl	84f34 <__aeabi_dmul>
   83c24:	4602      	mov	r2, r0
   83c26:	460b      	mov	r3, r1
   83c28:	4620      	mov	r0, r4
   83c2a:	4629      	mov	r1, r5
   83c2c:	f000 ffce 	bl	84bcc <__aeabi_dsub>
   83c30:	4602      	mov	r2, r0
   83c32:	460b      	mov	r3, r1
   83c34:	4640      	mov	r0, r8
   83c36:	4649      	mov	r1, r9
   83c38:	f000 ffc8 	bl	84bcc <__aeabi_dsub>
   83c3c:	4602      	mov	r2, r0
   83c3e:	460b      	mov	r3, r1
   83c40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   83c44:	f000 ffc2 	bl	84bcc <__aeabi_dsub>
   83c48:	b005      	add	sp, #20
   83c4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83c4e:	4b16      	ldr	r3, [pc, #88]	; (83ca8 <__kernel_cos+0x240>)
   83c50:	f04f 0800 	mov.w	r8, #0
   83c54:	e9cd 2302 	strd	r2, r3, [sp, #8]
   83c58:	f8df 9050 	ldr.w	r9, [pc, #80]	; 83cac <__kernel_cos+0x244>
   83c5c:	e7c8      	b.n	83bf0 <__kernel_cos+0x188>
   83c5e:	490f      	ldr	r1, [pc, #60]	; (83c9c <__kernel_cos+0x234>)
   83c60:	2000      	movs	r0, #0
   83c62:	b005      	add	sp, #20
   83c64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83c68:	be8838d4 	.word	0xbe8838d4
   83c6c:	bda8fae9 	.word	0xbda8fae9
   83c70:	bdb4b1c4 	.word	0xbdb4b1c4
   83c74:	3e21ee9e 	.word	0x3e21ee9e
   83c78:	809c52ad 	.word	0x809c52ad
   83c7c:	3e927e4f 	.word	0x3e927e4f
   83c80:	19cb1590 	.word	0x19cb1590
   83c84:	3efa01a0 	.word	0x3efa01a0
   83c88:	16c15177 	.word	0x16c15177
   83c8c:	3f56c16c 	.word	0x3f56c16c
   83c90:	5555554c 	.word	0x5555554c
   83c94:	3fa55555 	.word	0x3fa55555
   83c98:	3fe00000 	.word	0x3fe00000
   83c9c:	3ff00000 	.word	0x3ff00000
   83ca0:	3fd33332 	.word	0x3fd33332
   83ca4:	3fe90000 	.word	0x3fe90000
   83ca8:	3fe70000 	.word	0x3fe70000
   83cac:	3fd20000 	.word	0x3fd20000

00083cb0 <__kernel_rem_pio2>:
   83cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83cb4:	4d7b      	ldr	r5, [pc, #492]	; (83ea4 <__kernel_rem_pio2+0x1f4>)
   83cb6:	1ed4      	subs	r4, r2, #3
   83cb8:	fb85 6504 	smull	r6, r5, r5, r4
   83cbc:	17e4      	asrs	r4, r4, #31
   83cbe:	ebc4 05a5 	rsb	r5, r4, r5, asr #2
   83cc2:	f5ad 7d1d 	sub.w	sp, sp, #628	; 0x274
   83cc6:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
   83cca:	950e      	str	r5, [sp, #56]	; 0x38
   83ccc:	4699      	mov	r9, r3
   83cce:	4c76      	ldr	r4, [pc, #472]	; (83ea8 <__kernel_rem_pio2+0x1f8>)
   83cd0:	43eb      	mvns	r3, r5
   83cd2:	9da6      	ldr	r5, [sp, #664]	; 0x298
   83cd4:	f109 36ff 	add.w	r6, r9, #4294967295
   83cd8:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
   83cdc:	9604      	str	r6, [sp, #16]
   83cde:	940c      	str	r4, [sp, #48]	; 0x30
   83ce0:	9007      	str	r0, [sp, #28]
   83ce2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
   83ce4:	9d04      	ldr	r5, [sp, #16]
   83ce6:	980c      	ldr	r0, [sp, #48]	; 0x30
   83ce8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   83cec:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   83cf0:	1ba6      	subs	r6, r4, r6
   83cf2:	182c      	adds	r4, r5, r0
   83cf4:	910b      	str	r1, [sp, #44]	; 0x2c
   83cf6:	930a      	str	r3, [sp, #40]	; 0x28
   83cf8:	d417      	bmi.n	83d2a <__kernel_rem_pio2+0x7a>
   83cfa:	98a7      	ldr	r0, [sp, #668]	; 0x29c
   83cfc:	4434      	add	r4, r6
   83cfe:	3401      	adds	r4, #1
   83d00:	f10d 0888 	add.w	r8, sp, #136	; 0x88
   83d04:	eb00 0586 	add.w	r5, r0, r6, lsl #2
   83d08:	2700      	movs	r7, #0
   83d0a:	e009      	b.n	83d20 <__kernel_rem_pio2+0x70>
   83d0c:	59e8      	ldr	r0, [r5, r7]
   83d0e:	f001 f8ab 	bl	84e68 <__aeabi_i2d>
   83d12:	3601      	adds	r6, #1
   83d14:	42a6      	cmp	r6, r4
   83d16:	e9e8 0102 	strd	r0, r1, [r8, #8]!
   83d1a:	f107 0704 	add.w	r7, r7, #4
   83d1e:	d004      	beq.n	83d2a <__kernel_rem_pio2+0x7a>
   83d20:	2e00      	cmp	r6, #0
   83d22:	daf3      	bge.n	83d0c <__kernel_rem_pio2+0x5c>
   83d24:	2000      	movs	r0, #0
   83d26:	2100      	movs	r1, #0
   83d28:	e7f3      	b.n	83d12 <__kernel_rem_pio2+0x62>
   83d2a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   83d2c:	2c00      	cmp	r4, #0
   83d2e:	db2d      	blt.n	83d8c <__kernel_rem_pio2+0xdc>
   83d30:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   83d32:	ae74      	add	r6, sp, #464	; 0x1d0
   83d34:	eb06 0bc5 	add.w	fp, r6, r5, lsl #3
   83d38:	a824      	add	r0, sp, #144	; 0x90
   83d3a:	eb00 0ac9 	add.w	sl, r0, r9, lsl #3
   83d3e:	f50d 78e4 	add.w	r8, sp, #456	; 0x1c8
   83d42:	f8cd b00c 	str.w	fp, [sp, #12]
   83d46:	9c04      	ldr	r4, [sp, #16]
   83d48:	2c00      	cmp	r4, #0
   83d4a:	f2c0 8195 	blt.w	84078 <__kernel_rem_pio2+0x3c8>
   83d4e:	9d07      	ldr	r5, [sp, #28]
   83d50:	4657      	mov	r7, sl
   83d52:	f1a5 0b08 	sub.w	fp, r5, #8
   83d56:	2400      	movs	r4, #0
   83d58:	2500      	movs	r5, #0
   83d5a:	2600      	movs	r6, #0
   83d5c:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
   83d60:	e9fb 0102 	ldrd	r0, r1, [fp, #8]!
   83d64:	f001 f8e6 	bl	84f34 <__aeabi_dmul>
   83d68:	4602      	mov	r2, r0
   83d6a:	460b      	mov	r3, r1
   83d6c:	4620      	mov	r0, r4
   83d6e:	4629      	mov	r1, r5
   83d70:	f000 ff2e 	bl	84bd0 <__adddf3>
   83d74:	3601      	adds	r6, #1
   83d76:	454e      	cmp	r6, r9
   83d78:	4604      	mov	r4, r0
   83d7a:	460d      	mov	r5, r1
   83d7c:	d1ee      	bne.n	83d5c <__kernel_rem_pio2+0xac>
   83d7e:	e9e8 4502 	strd	r4, r5, [r8, #8]!
   83d82:	9c03      	ldr	r4, [sp, #12]
   83d84:	f10a 0a08 	add.w	sl, sl, #8
   83d88:	45a0      	cmp	r8, r4
   83d8a:	d1dc      	bne.n	83d46 <__kernel_rem_pio2+0x96>
   83d8c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   83d8e:	ac10      	add	r4, sp, #64	; 0x40
   83d90:	eb04 0685 	add.w	r6, r4, r5, lsl #2
   83d94:	9402      	str	r4, [sp, #8]
   83d96:	960f      	str	r6, [sp, #60]	; 0x3c
   83d98:	9503      	str	r5, [sp, #12]
   83d9a:	9e03      	ldr	r6, [sp, #12]
   83d9c:	ab9c      	add	r3, sp, #624	; 0x270
   83d9e:	00f6      	lsls	r6, r6, #3
   83da0:	4433      	add	r3, r6
   83da2:	9606      	str	r6, [sp, #24]
   83da4:	9e03      	ldr	r6, [sp, #12]
   83da6:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
   83daa:	2e00      	cmp	r6, #0
   83dac:	dd2e      	ble.n	83e0c <__kernel_rem_pio2+0x15c>
   83dae:	9e06      	ldr	r6, [sp, #24]
   83db0:	f50d 7ae8 	add.w	sl, sp, #464	; 0x1d0
   83db4:	44b2      	add	sl, r6
   83db6:	9e03      	ldr	r6, [sp, #12]
   83db8:	f10d 0b3c 	add.w	fp, sp, #60	; 0x3c
   83dbc:	eb0b 0b86 	add.w	fp, fp, r6, lsl #2
   83dc0:	f10d 083c 	add.w	r8, sp, #60	; 0x3c
   83dc4:	2200      	movs	r2, #0
   83dc6:	4b39      	ldr	r3, [pc, #228]	; (83eac <__kernel_rem_pio2+0x1fc>)
   83dc8:	4620      	mov	r0, r4
   83dca:	4629      	mov	r1, r5
   83dcc:	f001 f8b2 	bl	84f34 <__aeabi_dmul>
   83dd0:	f001 fb4a 	bl	85468 <__aeabi_d2iz>
   83dd4:	f001 f848 	bl	84e68 <__aeabi_i2d>
   83dd8:	2200      	movs	r2, #0
   83dda:	4b35      	ldr	r3, [pc, #212]	; (83eb0 <__kernel_rem_pio2+0x200>)
   83ddc:	4606      	mov	r6, r0
   83dde:	460f      	mov	r7, r1
   83de0:	f001 f8a8 	bl	84f34 <__aeabi_dmul>
   83de4:	4602      	mov	r2, r0
   83de6:	460b      	mov	r3, r1
   83de8:	4620      	mov	r0, r4
   83dea:	4629      	mov	r1, r5
   83dec:	f000 feee 	bl	84bcc <__aeabi_dsub>
   83df0:	f001 fb3a 	bl	85468 <__aeabi_d2iz>
   83df4:	4632      	mov	r2, r6
   83df6:	f848 0f04 	str.w	r0, [r8, #4]!
   83dfa:	463b      	mov	r3, r7
   83dfc:	e97a 0102 	ldrd	r0, r1, [sl, #-8]!
   83e00:	f000 fee6 	bl	84bd0 <__adddf3>
   83e04:	45d8      	cmp	r8, fp
   83e06:	4604      	mov	r4, r0
   83e08:	460d      	mov	r5, r1
   83e0a:	d1db      	bne.n	83dc4 <__kernel_rem_pio2+0x114>
   83e0c:	4620      	mov	r0, r4
   83e0e:	4629      	mov	r1, r5
   83e10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   83e12:	f000 fe4d 	bl	84ab0 <scalbn>
   83e16:	2200      	movs	r2, #0
   83e18:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
   83e1c:	4604      	mov	r4, r0
   83e1e:	460d      	mov	r5, r1
   83e20:	f001 f888 	bl	84f34 <__aeabi_dmul>
   83e24:	f000 fd88 	bl	84938 <floor>
   83e28:	2200      	movs	r2, #0
   83e2a:	4b22      	ldr	r3, [pc, #136]	; (83eb4 <__kernel_rem_pio2+0x204>)
   83e2c:	f001 f882 	bl	84f34 <__aeabi_dmul>
   83e30:	4602      	mov	r2, r0
   83e32:	460b      	mov	r3, r1
   83e34:	4620      	mov	r0, r4
   83e36:	4629      	mov	r1, r5
   83e38:	f000 fec8 	bl	84bcc <__aeabi_dsub>
   83e3c:	4604      	mov	r4, r0
   83e3e:	460d      	mov	r5, r1
   83e40:	f001 fb12 	bl	85468 <__aeabi_d2iz>
   83e44:	4682      	mov	sl, r0
   83e46:	f001 f80f 	bl	84e68 <__aeabi_i2d>
   83e4a:	4602      	mov	r2, r0
   83e4c:	460b      	mov	r3, r1
   83e4e:	4620      	mov	r0, r4
   83e50:	4629      	mov	r1, r5
   83e52:	f000 febb 	bl	84bcc <__aeabi_dsub>
   83e56:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   83e58:	4606      	mov	r6, r0
   83e5a:	2c00      	cmp	r4, #0
   83e5c:	460f      	mov	r7, r1
   83e5e:	f340 80f2 	ble.w	84046 <__kernel_rem_pio2+0x396>
   83e62:	9d03      	ldr	r5, [sp, #12]
   83e64:	a810      	add	r0, sp, #64	; 0x40
   83e66:	1e69      	subs	r1, r5, #1
   83e68:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
   83e6c:	f1c4 0018 	rsb	r0, r4, #24
   83e70:	fa43 f200 	asr.w	r2, r3, r0
   83e74:	fa02 f000 	lsl.w	r0, r2, r0
   83e78:	f1c4 0517 	rsb	r5, r4, #23
   83e7c:	1a1b      	subs	r3, r3, r0
   83e7e:	fa43 f505 	asr.w	r5, r3, r5
   83e82:	ac10      	add	r4, sp, #64	; 0x40
   83e84:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
   83e88:	4492      	add	sl, r2
   83e8a:	2d00      	cmp	r5, #0
   83e8c:	dd3e      	ble.n	83f0c <__kernel_rem_pio2+0x25c>
   83e8e:	9c03      	ldr	r4, [sp, #12]
   83e90:	f10a 0a01 	add.w	sl, sl, #1
   83e94:	2c00      	cmp	r4, #0
   83e96:	f340 80f9 	ble.w	8408c <__kernel_rem_pio2+0x3dc>
   83e9a:	ab10      	add	r3, sp, #64	; 0x40
   83e9c:	eb03 0184 	add.w	r1, r3, r4, lsl #2
   83ea0:	2400      	movs	r4, #0
   83ea2:	e011      	b.n	83ec8 <__kernel_rem_pio2+0x218>
   83ea4:	2aaaaaab 	.word	0x2aaaaaab
   83ea8:	000887f4 	.word	0x000887f4
   83eac:	3e700000 	.word	0x3e700000
   83eb0:	41700000 	.word	0x41700000
   83eb4:	40200000 	.word	0x40200000
   83eb8:	f1c2 7080 	rsb	r0, r2, #16777216	; 0x1000000
   83ebc:	b112      	cbz	r2, 83ec4 <__kernel_rem_pio2+0x214>
   83ebe:	f843 0c04 	str.w	r0, [r3, #-4]
   83ec2:	2401      	movs	r4, #1
   83ec4:	428b      	cmp	r3, r1
   83ec6:	d00d      	beq.n	83ee4 <__kernel_rem_pio2+0x234>
   83ec8:	f853 2b04 	ldr.w	r2, [r3], #4
   83ecc:	2c00      	cmp	r4, #0
   83ece:	d0f3      	beq.n	83eb8 <__kernel_rem_pio2+0x208>
   83ed0:	f1c2 12ff 	rsb	r2, r2, #16711935	; 0xff00ff
   83ed4:	f502 427f 	add.w	r2, r2, #65280	; 0xff00
   83ed8:	428b      	cmp	r3, r1
   83eda:	f843 2c04 	str.w	r2, [r3, #-4]
   83ede:	f04f 0401 	mov.w	r4, #1
   83ee2:	d1f1      	bne.n	83ec8 <__kernel_rem_pio2+0x218>
   83ee4:	980a      	ldr	r0, [sp, #40]	; 0x28
   83ee6:	2800      	cmp	r0, #0
   83ee8:	dd0d      	ble.n	83f06 <__kernel_rem_pio2+0x256>
   83eea:	2801      	cmp	r0, #1
   83eec:	f000 80b3 	beq.w	84056 <__kernel_rem_pio2+0x3a6>
   83ef0:	2802      	cmp	r0, #2
   83ef2:	d108      	bne.n	83f06 <__kernel_rem_pio2+0x256>
   83ef4:	9903      	ldr	r1, [sp, #12]
   83ef6:	a810      	add	r0, sp, #64	; 0x40
   83ef8:	1e4b      	subs	r3, r1, #1
   83efa:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
   83efe:	f3c2 0215 	ubfx	r2, r2, #0, #22
   83f02:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
   83f06:	2d02      	cmp	r5, #2
   83f08:	f000 8084 	beq.w	84014 <__kernel_rem_pio2+0x364>
   83f0c:	4630      	mov	r0, r6
   83f0e:	4639      	mov	r1, r7
   83f10:	2200      	movs	r2, #0
   83f12:	2300      	movs	r3, #0
   83f14:	f001 fa76 	bl	85404 <__aeabi_dcmpeq>
   83f18:	2800      	cmp	r0, #0
   83f1a:	f000 80b9 	beq.w	84090 <__kernel_rem_pio2+0x3e0>
   83f1e:	9c03      	ldr	r4, [sp, #12]
   83f20:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   83f22:	f104 38ff 	add.w	r8, r4, #4294967295
   83f26:	4546      	cmp	r6, r8
   83f28:	dc0d      	bgt.n	83f46 <__kernel_rem_pio2+0x296>
   83f2a:	a810      	add	r0, sp, #64	; 0x40
   83f2c:	eb00 0384 	add.w	r3, r0, r4, lsl #2
   83f30:	980f      	ldr	r0, [sp, #60]	; 0x3c
   83f32:	2200      	movs	r2, #0
   83f34:	f853 1d04 	ldr.w	r1, [r3, #-4]!
   83f38:	4283      	cmp	r3, r0
   83f3a:	ea42 0201 	orr.w	r2, r2, r1
   83f3e:	d1f9      	bne.n	83f34 <__kernel_rem_pio2+0x284>
   83f40:	2a00      	cmp	r2, #0
   83f42:	f040 8244 	bne.w	843ce <__kernel_rem_pio2+0x71e>
   83f46:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   83f48:	ad10      	add	r5, sp, #64	; 0x40
   83f4a:	1e62      	subs	r2, r4, #1
   83f4c:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
   83f50:	2b00      	cmp	r3, #0
   83f52:	f040 8254 	bne.w	843fe <__kernel_rem_pio2+0x74e>
   83f56:	eb05 0282 	add.w	r2, r5, r2, lsl #2
   83f5a:	2301      	movs	r3, #1
   83f5c:	f852 1d04 	ldr.w	r1, [r2, #-4]!
   83f60:	3301      	adds	r3, #1
   83f62:	2900      	cmp	r1, #0
   83f64:	d0fa      	beq.n	83f5c <__kernel_rem_pio2+0x2ac>
   83f66:	9e03      	ldr	r6, [sp, #12]
   83f68:	9c03      	ldr	r4, [sp, #12]
   83f6a:	441e      	add	r6, r3
   83f6c:	1c63      	adds	r3, r4, #1
   83f6e:	42b3      	cmp	r3, r6
   83f70:	960d      	str	r6, [sp, #52]	; 0x34
   83f72:	dc49      	bgt.n	84008 <__kernel_rem_pio2+0x358>
   83f74:	9d04      	ldr	r5, [sp, #16]
   83f76:	9e0e      	ldr	r6, [sp, #56]	; 0x38
   83f78:	442b      	add	r3, r5
   83f7a:	4621      	mov	r1, r4
   83f7c:	4622      	mov	r2, r4
   83f7e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   83f80:	4432      	add	r2, r6
   83f82:	4449      	add	r1, r9
   83f84:	ae24      	add	r6, sp, #144	; 0x90
   83f86:	f103 3bff 	add.w	fp, r3, #4294967295
   83f8a:	1b2b      	subs	r3, r5, r4
   83f8c:	eb06 04c1 	add.w	r4, r6, r1, lsl #3
   83f90:	9409      	str	r4, [sp, #36]	; 0x24
   83f92:	9da7      	ldr	r5, [sp, #668]	; 0x29c
   83f94:	9c06      	ldr	r4, [sp, #24]
   83f96:	eb06 0bcb 	add.w	fp, r6, fp, lsl #3
   83f9a:	ae74      	add	r6, sp, #464	; 0x1d0
   83f9c:	eb05 0282 	add.w	r2, r5, r2, lsl #2
   83fa0:	00db      	lsls	r3, r3, #3
   83fa2:	4426      	add	r6, r4
   83fa4:	9203      	str	r2, [sp, #12]
   83fa6:	9308      	str	r3, [sp, #32]
   83fa8:	9606      	str	r6, [sp, #24]
   83faa:	f04f 0800 	mov.w	r8, #0
   83fae:	9d03      	ldr	r5, [sp, #12]
   83fb0:	f108 0808 	add.w	r8, r8, #8
   83fb4:	f855 0f04 	ldr.w	r0, [r5, #4]!
   83fb8:	9503      	str	r5, [sp, #12]
   83fba:	f000 ff55 	bl	84e68 <__aeabi_i2d>
   83fbe:	9e04      	ldr	r6, [sp, #16]
   83fc0:	e9eb 0102 	strd	r0, r1, [fp, #8]!
   83fc4:	2e00      	cmp	r6, #0
   83fc6:	db22      	blt.n	8400e <__kernel_rem_pio2+0x35e>
   83fc8:	9c07      	ldr	r4, [sp, #28]
   83fca:	9f09      	ldr	r7, [sp, #36]	; 0x24
   83fcc:	f1a4 0a08 	sub.w	sl, r4, #8
   83fd0:	4447      	add	r7, r8
   83fd2:	2400      	movs	r4, #0
   83fd4:	2500      	movs	r5, #0
   83fd6:	2600      	movs	r6, #0
   83fd8:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
   83fdc:	e9fa 0102 	ldrd	r0, r1, [sl, #8]!
   83fe0:	f000 ffa8 	bl	84f34 <__aeabi_dmul>
   83fe4:	4602      	mov	r2, r0
   83fe6:	460b      	mov	r3, r1
   83fe8:	4620      	mov	r0, r4
   83fea:	4629      	mov	r1, r5
   83fec:	f000 fdf0 	bl	84bd0 <__adddf3>
   83ff0:	3601      	adds	r6, #1
   83ff2:	454e      	cmp	r6, r9
   83ff4:	4604      	mov	r4, r0
   83ff6:	460d      	mov	r5, r1
   83ff8:	d1ee      	bne.n	83fd8 <__kernel_rem_pio2+0x328>
   83ffa:	9e06      	ldr	r6, [sp, #24]
   83ffc:	e9e6 4502 	strd	r4, r5, [r6, #8]!
   84000:	9c08      	ldr	r4, [sp, #32]
   84002:	9606      	str	r6, [sp, #24]
   84004:	45a0      	cmp	r8, r4
   84006:	d1d2      	bne.n	83fae <__kernel_rem_pio2+0x2fe>
   84008:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   8400a:	9503      	str	r5, [sp, #12]
   8400c:	e6c5      	b.n	83d9a <__kernel_rem_pio2+0xea>
   8400e:	2400      	movs	r4, #0
   84010:	2500      	movs	r5, #0
   84012:	e7f2      	b.n	83ffa <__kernel_rem_pio2+0x34a>
   84014:	4632      	mov	r2, r6
   84016:	463b      	mov	r3, r7
   84018:	2000      	movs	r0, #0
   8401a:	4992      	ldr	r1, [pc, #584]	; (84264 <__kernel_rem_pio2+0x5b4>)
   8401c:	f000 fdd6 	bl	84bcc <__aeabi_dsub>
   84020:	4606      	mov	r6, r0
   84022:	460f      	mov	r7, r1
   84024:	2c00      	cmp	r4, #0
   84026:	f43f af71 	beq.w	83f0c <__kernel_rem_pio2+0x25c>
   8402a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   8402c:	2000      	movs	r0, #0
   8402e:	498d      	ldr	r1, [pc, #564]	; (84264 <__kernel_rem_pio2+0x5b4>)
   84030:	f000 fd3e 	bl	84ab0 <scalbn>
   84034:	4602      	mov	r2, r0
   84036:	460b      	mov	r3, r1
   84038:	4630      	mov	r0, r6
   8403a:	4639      	mov	r1, r7
   8403c:	f000 fdc6 	bl	84bcc <__aeabi_dsub>
   84040:	4606      	mov	r6, r0
   84042:	460f      	mov	r7, r1
   84044:	e762      	b.n	83f0c <__kernel_rem_pio2+0x25c>
   84046:	d110      	bne.n	8406a <__kernel_rem_pio2+0x3ba>
   84048:	9d03      	ldr	r5, [sp, #12]
   8404a:	a810      	add	r0, sp, #64	; 0x40
   8404c:	1e6b      	subs	r3, r5, #1
   8404e:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
   84052:	15ed      	asrs	r5, r5, #23
   84054:	e719      	b.n	83e8a <__kernel_rem_pio2+0x1da>
   84056:	9903      	ldr	r1, [sp, #12]
   84058:	a810      	add	r0, sp, #64	; 0x40
   8405a:	1e4b      	subs	r3, r1, #1
   8405c:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
   84060:	f3c2 0216 	ubfx	r2, r2, #0, #23
   84064:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
   84068:	e74d      	b.n	83f06 <__kernel_rem_pio2+0x256>
   8406a:	2200      	movs	r2, #0
   8406c:	4b7e      	ldr	r3, [pc, #504]	; (84268 <__kernel_rem_pio2+0x5b8>)
   8406e:	f001 f9e7 	bl	85440 <__aeabi_dcmpge>
   84072:	b920      	cbnz	r0, 8407e <__kernel_rem_pio2+0x3ce>
   84074:	4605      	mov	r5, r0
   84076:	e749      	b.n	83f0c <__kernel_rem_pio2+0x25c>
   84078:	2400      	movs	r4, #0
   8407a:	2500      	movs	r5, #0
   8407c:	e67f      	b.n	83d7e <__kernel_rem_pio2+0xce>
   8407e:	9c03      	ldr	r4, [sp, #12]
   84080:	2502      	movs	r5, #2
   84082:	2c00      	cmp	r4, #0
   84084:	f10a 0a01 	add.w	sl, sl, #1
   84088:	f73f af07 	bgt.w	83e9a <__kernel_rem_pio2+0x1ea>
   8408c:	2400      	movs	r4, #0
   8408e:	e729      	b.n	83ee4 <__kernel_rem_pio2+0x234>
   84090:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   84092:	4630      	mov	r0, r6
   84094:	4262      	negs	r2, r4
   84096:	4639      	mov	r1, r7
   84098:	9506      	str	r5, [sp, #24]
   8409a:	f8cd a01c 	str.w	sl, [sp, #28]
   8409e:	f000 fd07 	bl	84ab0 <scalbn>
   840a2:	2200      	movs	r2, #0
   840a4:	4b71      	ldr	r3, [pc, #452]	; (8426c <__kernel_rem_pio2+0x5bc>)
   840a6:	4604      	mov	r4, r0
   840a8:	460d      	mov	r5, r1
   840aa:	f001 f9c9 	bl	85440 <__aeabi_dcmpge>
   840ae:	2800      	cmp	r0, #0
   840b0:	f000 81bb 	beq.w	8442a <__kernel_rem_pio2+0x77a>
   840b4:	2200      	movs	r2, #0
   840b6:	4b6e      	ldr	r3, [pc, #440]	; (84270 <__kernel_rem_pio2+0x5c0>)
   840b8:	4620      	mov	r0, r4
   840ba:	4629      	mov	r1, r5
   840bc:	f000 ff3a 	bl	84f34 <__aeabi_dmul>
   840c0:	f001 f9d2 	bl	85468 <__aeabi_d2iz>
   840c4:	4606      	mov	r6, r0
   840c6:	f000 fecf 	bl	84e68 <__aeabi_i2d>
   840ca:	2200      	movs	r2, #0
   840cc:	4b67      	ldr	r3, [pc, #412]	; (8426c <__kernel_rem_pio2+0x5bc>)
   840ce:	f000 ff31 	bl	84f34 <__aeabi_dmul>
   840d2:	4602      	mov	r2, r0
   840d4:	460b      	mov	r3, r1
   840d6:	4620      	mov	r0, r4
   840d8:	4629      	mov	r1, r5
   840da:	f000 fd77 	bl	84bcc <__aeabi_dsub>
   840de:	f001 f9c3 	bl	85468 <__aeabi_d2iz>
   840e2:	9c03      	ldr	r4, [sp, #12]
   840e4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   840e6:	a910      	add	r1, sp, #64	; 0x40
   840e8:	f104 0801 	add.w	r8, r4, #1
   840ec:	3518      	adds	r5, #24
   840ee:	f841 0024 	str.w	r0, [r1, r4, lsl #2]
   840f2:	950a      	str	r5, [sp, #40]	; 0x28
   840f4:	f841 6028 	str.w	r6, [r1, r8, lsl #2]
   840f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   840fa:	2000      	movs	r0, #0
   840fc:	4959      	ldr	r1, [pc, #356]	; (84264 <__kernel_rem_pio2+0x5b4>)
   840fe:	f000 fcd7 	bl	84ab0 <scalbn>
   84102:	f1b8 0f00 	cmp.w	r8, #0
   84106:	4604      	mov	r4, r0
   84108:	460d      	mov	r5, r1
   8410a:	db5a      	blt.n	841c2 <__kernel_rem_pio2+0x512>
   8410c:	f108 0601 	add.w	r6, r8, #1
   84110:	a810      	add	r0, sp, #64	; 0x40
   84112:	a974      	add	r1, sp, #464	; 0x1d0
   84114:	9603      	str	r6, [sp, #12]
   84116:	eb00 0786 	add.w	r7, r0, r6, lsl #2
   8411a:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
   8411e:	f857 0d04 	ldr.w	r0, [r7, #-4]!
   84122:	f000 fea1 	bl	84e68 <__aeabi_i2d>
   84126:	4622      	mov	r2, r4
   84128:	462b      	mov	r3, r5
   8412a:	f000 ff03 	bl	84f34 <__aeabi_dmul>
   8412e:	2200      	movs	r2, #0
   84130:	e966 0102 	strd	r0, r1, [r6, #-8]!
   84134:	4b4e      	ldr	r3, [pc, #312]	; (84270 <__kernel_rem_pio2+0x5c0>)
   84136:	4620      	mov	r0, r4
   84138:	4629      	mov	r1, r5
   8413a:	f000 fefb 	bl	84f34 <__aeabi_dmul>
   8413e:	9a02      	ldr	r2, [sp, #8]
   84140:	4604      	mov	r4, r0
   84142:	4297      	cmp	r7, r2
   84144:	460d      	mov	r5, r1
   84146:	d1ea      	bne.n	8411e <__kernel_rem_pio2+0x46e>
   84148:	f108 5b00 	add.w	fp, r8, #536870912	; 0x20000000
   8414c:	f10b 3bff 	add.w	fp, fp, #4294967295
   84150:	ab74      	add	r3, sp, #464	; 0x1d0
   84152:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
   84156:	f8cd 8020 	str.w	r8, [sp, #32]
   8415a:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
   8415e:	eb03 0bcb 	add.w	fp, r3, fp, lsl #3
   84162:	f04f 0900 	mov.w	r9, #0
   84166:	f8cd a010 	str.w	sl, [sp, #16]
   8416a:	f1b8 0f00 	cmp.w	r8, #0
   8416e:	f2c0 8128 	blt.w	843c2 <__kernel_rem_pio2+0x712>
   84172:	f8df a100 	ldr.w	sl, [pc, #256]	; 84274 <__kernel_rem_pio2+0x5c4>
   84176:	465f      	mov	r7, fp
   84178:	2400      	movs	r4, #0
   8417a:	2500      	movs	r5, #0
   8417c:	2600      	movs	r6, #0
   8417e:	e001      	b.n	84184 <__kernel_rem_pio2+0x4d4>
   84180:	454e      	cmp	r6, r9
   84182:	dc10      	bgt.n	841a6 <__kernel_rem_pio2+0x4f6>
   84184:	e9f7 2302 	ldrd	r2, r3, [r7, #8]!
   84188:	e9fa 0102 	ldrd	r0, r1, [sl, #8]!
   8418c:	f000 fed2 	bl	84f34 <__aeabi_dmul>
   84190:	4602      	mov	r2, r0
   84192:	460b      	mov	r3, r1
   84194:	4620      	mov	r0, r4
   84196:	4629      	mov	r1, r5
   84198:	f000 fd1a 	bl	84bd0 <__adddf3>
   8419c:	3601      	adds	r6, #1
   8419e:	45b0      	cmp	r8, r6
   841a0:	4604      	mov	r4, r0
   841a2:	460d      	mov	r5, r1
   841a4:	daec      	bge.n	84180 <__kernel_rem_pio2+0x4d0>
   841a6:	9e04      	ldr	r6, [sp, #16]
   841a8:	f1ab 0b08 	sub.w	fp, fp, #8
   841ac:	eb06 03c9 	add.w	r3, r6, r9, lsl #3
   841b0:	e9c3 4500 	strd	r4, r5, [r3]
   841b4:	9c03      	ldr	r4, [sp, #12]
   841b6:	f109 0901 	add.w	r9, r9, #1
   841ba:	45a1      	cmp	r9, r4
   841bc:	d1d5      	bne.n	8416a <__kernel_rem_pio2+0x4ba>
   841be:	f8dd 8020 	ldr.w	r8, [sp, #32]
   841c2:	9da6      	ldr	r5, [sp, #664]	; 0x298
   841c4:	2d03      	cmp	r5, #3
   841c6:	f200 8097 	bhi.w	842f8 <__kernel_rem_pio2+0x648>
   841ca:	e8df f015 	tbh	[pc, r5, lsl #1]
   841ce:	00da      	.short	0x00da
   841d0:	009c009c 	.word	0x009c009c
   841d4:	0004      	.short	0x0004
   841d6:	f1b8 0f00 	cmp.w	r8, #0
   841da:	f340 8112 	ble.w	84402 <__kernel_rem_pio2+0x752>
   841de:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
   841e2:	f108 0301 	add.w	r3, r8, #1
   841e6:	eb0a 03c3 	add.w	r3, sl, r3, lsl #3
   841ea:	ea4f 0bc8 	mov.w	fp, r8, lsl #3
   841ee:	9303      	str	r3, [sp, #12]
   841f0:	4699      	mov	r9, r3
   841f2:	eb0a 030b 	add.w	r3, sl, fp
   841f6:	f50d 7c9c 	add.w	ip, sp, #312	; 0x138
   841fa:	e9d3 6700 	ldrd	r6, r7, [r3]
   841fe:	e001      	b.n	84204 <__kernel_rem_pio2+0x554>
   84200:	4626      	mov	r6, r4
   84202:	462f      	mov	r7, r5
   84204:	e959 4504 	ldrd	r4, r5, [r9, #-16]
   84208:	4632      	mov	r2, r6
   8420a:	463b      	mov	r3, r7
   8420c:	4620      	mov	r0, r4
   8420e:	4629      	mov	r1, r5
   84210:	f8cd c004 	str.w	ip, [sp, #4]
   84214:	e9cd 4504 	strd	r4, r5, [sp, #16]
   84218:	f000 fcda 	bl	84bd0 <__adddf3>
   8421c:	4604      	mov	r4, r0
   8421e:	460d      	mov	r5, r1
   84220:	4622      	mov	r2, r4
   84222:	462b      	mov	r3, r5
   84224:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   84228:	f000 fcd0 	bl	84bcc <__aeabi_dsub>
   8422c:	4632      	mov	r2, r6
   8422e:	463b      	mov	r3, r7
   84230:	f000 fcce 	bl	84bd0 <__adddf3>
   84234:	e969 0102 	strd	r0, r1, [r9, #-8]!
   84238:	f8dd c004 	ldr.w	ip, [sp, #4]
   8423c:	e949 4502 	strd	r4, r5, [r9, #-8]
   84240:	45e1      	cmp	r9, ip
   84242:	d1dd      	bne.n	84200 <__kernel_rem_pio2+0x550>
   84244:	f1b8 0f01 	cmp.w	r8, #1
   84248:	f340 810d 	ble.w	84466 <__kernel_rem_pio2+0x7b6>
   8424c:	f8dd c00c 	ldr.w	ip, [sp, #12]
   84250:	eb0a 030b 	add.w	r3, sl, fp
   84254:	f8cd a010 	str.w	sl, [sp, #16]
   84258:	f10a 0b10 	add.w	fp, sl, #16
   8425c:	e9d3 4500 	ldrd	r4, r5, [r3]
   84260:	46e2      	mov	sl, ip
   84262:	e00b      	b.n	8427c <__kernel_rem_pio2+0x5cc>
   84264:	3ff00000 	.word	0x3ff00000
   84268:	3fe00000 	.word	0x3fe00000
   8426c:	41700000 	.word	0x41700000
   84270:	3e700000 	.word	0x3e700000
   84274:	00088800 	.word	0x00088800
   84278:	4634      	mov	r4, r6
   8427a:	463d      	mov	r5, r7
   8427c:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
   84280:	4622      	mov	r2, r4
   84282:	462b      	mov	r3, r5
   84284:	4640      	mov	r0, r8
   84286:	4649      	mov	r1, r9
   84288:	f000 fca2 	bl	84bd0 <__adddf3>
   8428c:	4606      	mov	r6, r0
   8428e:	460f      	mov	r7, r1
   84290:	4632      	mov	r2, r6
   84292:	463b      	mov	r3, r7
   84294:	4640      	mov	r0, r8
   84296:	4649      	mov	r1, r9
   84298:	f000 fc98 	bl	84bcc <__aeabi_dsub>
   8429c:	4622      	mov	r2, r4
   8429e:	462b      	mov	r3, r5
   842a0:	f000 fc96 	bl	84bd0 <__adddf3>
   842a4:	e96a 0102 	strd	r0, r1, [sl, #-8]!
   842a8:	45da      	cmp	sl, fp
   842aa:	e94a 6702 	strd	r6, r7, [sl, #-8]
   842ae:	d1e3      	bne.n	84278 <__kernel_rem_pio2+0x5c8>
   842b0:	f8dd a010 	ldr.w	sl, [sp, #16]
   842b4:	9c03      	ldr	r4, [sp, #12]
   842b6:	2000      	movs	r0, #0
   842b8:	2100      	movs	r1, #0
   842ba:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
   842be:	f000 fc87 	bl	84bd0 <__adddf3>
   842c2:	45a3      	cmp	fp, r4
   842c4:	d1f9      	bne.n	842ba <__kernel_rem_pio2+0x60a>
   842c6:	9d06      	ldr	r5, [sp, #24]
   842c8:	2d00      	cmp	r5, #0
   842ca:	f000 80a2 	beq.w	84412 <__kernel_rem_pio2+0x762>
   842ce:	f8da 5004 	ldr.w	r5, [sl, #4]
   842d2:	f8da 400c 	ldr.w	r4, [sl, #12]
   842d6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   842d8:	f8da 2000 	ldr.w	r2, [sl]
   842dc:	f8da 3008 	ldr.w	r3, [sl, #8]
   842e0:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
   842e4:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
   842e8:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   842ec:	6075      	str	r5, [r6, #4]
   842ee:	60f4      	str	r4, [r6, #12]
   842f0:	6032      	str	r2, [r6, #0]
   842f2:	60b3      	str	r3, [r6, #8]
   842f4:	6130      	str	r0, [r6, #16]
   842f6:	6171      	str	r1, [r6, #20]
   842f8:	9c07      	ldr	r4, [sp, #28]
   842fa:	f004 0007 	and.w	r0, r4, #7
   842fe:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
   84302:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84306:	f1b8 0f00 	cmp.w	r8, #0
   8430a:	f2c0 80a7 	blt.w	8445c <__kernel_rem_pio2+0x7ac>
   8430e:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
   84312:	f108 0401 	add.w	r4, r8, #1
   84316:	2200      	movs	r2, #0
   84318:	2300      	movs	r3, #0
   8431a:	eb0a 04c4 	add.w	r4, sl, r4, lsl #3
   8431e:	4610      	mov	r0, r2
   84320:	4619      	mov	r1, r3
   84322:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
   84326:	f000 fc53 	bl	84bd0 <__adddf3>
   8432a:	4554      	cmp	r4, sl
   8432c:	d1f9      	bne.n	84322 <__kernel_rem_pio2+0x672>
   8432e:	4602      	mov	r2, r0
   84330:	460b      	mov	r3, r1
   84332:	9e06      	ldr	r6, [sp, #24]
   84334:	2e00      	cmp	r6, #0
   84336:	d047      	beq.n	843c8 <__kernel_rem_pio2+0x718>
   84338:	4610      	mov	r0, r2
   8433a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
   8433e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   84340:	e9c4 0100 	strd	r0, r1, [r4]
   84344:	e9da 0100 	ldrd	r0, r1, [sl]
   84348:	f000 fc40 	bl	84bcc <__aeabi_dsub>
   8434c:	f1b8 0f00 	cmp.w	r8, #0
   84350:	dd07      	ble.n	84362 <__kernel_rem_pio2+0x6b2>
   84352:	eb0a 08c8 	add.w	r8, sl, r8, lsl #3
   84356:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
   8435a:	f000 fc39 	bl	84bd0 <__adddf3>
   8435e:	45c2      	cmp	sl, r8
   84360:	d1f9      	bne.n	84356 <__kernel_rem_pio2+0x6a6>
   84362:	9d06      	ldr	r5, [sp, #24]
   84364:	2d00      	cmp	r5, #0
   84366:	d06a      	beq.n	8443e <__kernel_rem_pio2+0x78e>
   84368:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   8436a:	4602      	mov	r2, r0
   8436c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
   84370:	e9c6 2302 	strd	r2, r3, [r6, #8]
   84374:	9c07      	ldr	r4, [sp, #28]
   84376:	f004 0007 	and.w	r0, r4, #7
   8437a:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
   8437e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84382:	f1b8 0f00 	cmp.w	r8, #0
   84386:	db66      	blt.n	84456 <__kernel_rem_pio2+0x7a6>
   84388:	f108 0401 	add.w	r4, r8, #1
   8438c:	ad4c      	add	r5, sp, #304	; 0x130
   8438e:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
   84392:	2000      	movs	r0, #0
   84394:	2100      	movs	r1, #0
   84396:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
   8439a:	f000 fc19 	bl	84bd0 <__adddf3>
   8439e:	42ac      	cmp	r4, r5
   843a0:	d1f9      	bne.n	84396 <__kernel_rem_pio2+0x6e6>
   843a2:	9c06      	ldr	r4, [sp, #24]
   843a4:	2c00      	cmp	r4, #0
   843a6:	d050      	beq.n	8444a <__kernel_rem_pio2+0x79a>
   843a8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   843aa:	4602      	mov	r2, r0
   843ac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
   843b0:	e9c5 2300 	strd	r2, r3, [r5]
   843b4:	9c07      	ldr	r4, [sp, #28]
   843b6:	f004 0007 	and.w	r0, r4, #7
   843ba:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
   843be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   843c2:	2400      	movs	r4, #0
   843c4:	2500      	movs	r5, #0
   843c6:	e6ee      	b.n	841a6 <__kernel_rem_pio2+0x4f6>
   843c8:	4610      	mov	r0, r2
   843ca:	4619      	mov	r1, r3
   843cc:	e7b7      	b.n	8433e <__kernel_rem_pio2+0x68e>
   843ce:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   843d0:	9506      	str	r5, [sp, #24]
   843d2:	ad10      	add	r5, sp, #64	; 0x40
   843d4:	f855 3028 	ldr.w	r3, [r5, r8, lsl #2]
   843d8:	3e18      	subs	r6, #24
   843da:	f8cd a01c 	str.w	sl, [sp, #28]
   843de:	960a      	str	r6, [sp, #40]	; 0x28
   843e0:	2b00      	cmp	r3, #0
   843e2:	f47f ae89 	bne.w	840f8 <__kernel_rem_pio2+0x448>
   843e6:	eb05 0388 	add.w	r3, r5, r8, lsl #2
   843ea:	4632      	mov	r2, r6
   843ec:	f853 1d04 	ldr.w	r1, [r3, #-4]!
   843f0:	f108 38ff 	add.w	r8, r8, #4294967295
   843f4:	3a18      	subs	r2, #24
   843f6:	2900      	cmp	r1, #0
   843f8:	d0f8      	beq.n	843ec <__kernel_rem_pio2+0x73c>
   843fa:	920a      	str	r2, [sp, #40]	; 0x28
   843fc:	e67c      	b.n	840f8 <__kernel_rem_pio2+0x448>
   843fe:	2301      	movs	r3, #1
   84400:	e5b1      	b.n	83f66 <__kernel_rem_pio2+0x2b6>
   84402:	9d06      	ldr	r5, [sp, #24]
   84404:	2000      	movs	r0, #0
   84406:	2100      	movs	r1, #0
   84408:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
   8440c:	2d00      	cmp	r5, #0
   8440e:	f47f af5e 	bne.w	842ce <__kernel_rem_pio2+0x61e>
   84412:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   84414:	e9da 2300 	ldrd	r2, r3, [sl]
   84418:	e9c6 0104 	strd	r0, r1, [r6, #16]
   8441c:	e9da 0102 	ldrd	r0, r1, [sl, #8]
   84420:	e9c6 2300 	strd	r2, r3, [r6]
   84424:	e9c6 0102 	strd	r0, r1, [r6, #8]
   84428:	e766      	b.n	842f8 <__kernel_rem_pio2+0x648>
   8442a:	4620      	mov	r0, r4
   8442c:	4629      	mov	r1, r5
   8442e:	f001 f81b 	bl	85468 <__aeabi_d2iz>
   84432:	f8dd 800c 	ldr.w	r8, [sp, #12]
   84436:	aa10      	add	r2, sp, #64	; 0x40
   84438:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
   8443c:	e65c      	b.n	840f8 <__kernel_rem_pio2+0x448>
   8443e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   84440:	4602      	mov	r2, r0
   84442:	460b      	mov	r3, r1
   84444:	e9c6 2302 	strd	r2, r3, [r6, #8]
   84448:	e794      	b.n	84374 <__kernel_rem_pio2+0x6c4>
   8444a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   8444c:	4602      	mov	r2, r0
   8444e:	460b      	mov	r3, r1
   84450:	e9c5 2300 	strd	r2, r3, [r5]
   84454:	e7ae      	b.n	843b4 <__kernel_rem_pio2+0x704>
   84456:	2000      	movs	r0, #0
   84458:	2100      	movs	r1, #0
   8445a:	e7a2      	b.n	843a2 <__kernel_rem_pio2+0x6f2>
   8445c:	2200      	movs	r2, #0
   8445e:	2300      	movs	r3, #0
   84460:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
   84464:	e765      	b.n	84332 <__kernel_rem_pio2+0x682>
   84466:	2000      	movs	r0, #0
   84468:	2100      	movs	r1, #0
   8446a:	e72c      	b.n	842c6 <__kernel_rem_pio2+0x616>
   8446c:	0000      	movs	r0, r0
	...

00084470 <__kernel_sin>:
   84470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84474:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   84478:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
   8447c:	b085      	sub	sp, #20
   8447e:	4604      	mov	r4, r0
   84480:	460d      	mov	r5, r1
   84482:	4690      	mov	r8, r2
   84484:	4699      	mov	r9, r3
   84486:	da04      	bge.n	84492 <__kernel_sin+0x22>
   84488:	f000 ffee 	bl	85468 <__aeabi_d2iz>
   8448c:	2800      	cmp	r0, #0
   8448e:	f000 8084 	beq.w	8459a <__kernel_sin+0x12a>
   84492:	4622      	mov	r2, r4
   84494:	462b      	mov	r3, r5
   84496:	4620      	mov	r0, r4
   84498:	4629      	mov	r1, r5
   8449a:	f000 fd4b 	bl	84f34 <__aeabi_dmul>
   8449e:	4622      	mov	r2, r4
   844a0:	462b      	mov	r3, r5
   844a2:	4606      	mov	r6, r0
   844a4:	460f      	mov	r7, r1
   844a6:	f000 fd45 	bl	84f34 <__aeabi_dmul>
   844aa:	a33f      	add	r3, pc, #252	; (adr r3, 845a8 <__kernel_sin+0x138>)
   844ac:	e9d3 2300 	ldrd	r2, r3, [r3]
   844b0:	4682      	mov	sl, r0
   844b2:	468b      	mov	fp, r1
   844b4:	4630      	mov	r0, r6
   844b6:	4639      	mov	r1, r7
   844b8:	f000 fd3c 	bl	84f34 <__aeabi_dmul>
   844bc:	a33c      	add	r3, pc, #240	; (adr r3, 845b0 <__kernel_sin+0x140>)
   844be:	e9d3 2300 	ldrd	r2, r3, [r3]
   844c2:	f000 fb83 	bl	84bcc <__aeabi_dsub>
   844c6:	4632      	mov	r2, r6
   844c8:	463b      	mov	r3, r7
   844ca:	f000 fd33 	bl	84f34 <__aeabi_dmul>
   844ce:	a33a      	add	r3, pc, #232	; (adr r3, 845b8 <__kernel_sin+0x148>)
   844d0:	e9d3 2300 	ldrd	r2, r3, [r3]
   844d4:	f000 fb7c 	bl	84bd0 <__adddf3>
   844d8:	4632      	mov	r2, r6
   844da:	463b      	mov	r3, r7
   844dc:	f000 fd2a 	bl	84f34 <__aeabi_dmul>
   844e0:	a337      	add	r3, pc, #220	; (adr r3, 845c0 <__kernel_sin+0x150>)
   844e2:	e9d3 2300 	ldrd	r2, r3, [r3]
   844e6:	f000 fb71 	bl	84bcc <__aeabi_dsub>
   844ea:	4632      	mov	r2, r6
   844ec:	463b      	mov	r3, r7
   844ee:	f000 fd21 	bl	84f34 <__aeabi_dmul>
   844f2:	a335      	add	r3, pc, #212	; (adr r3, 845c8 <__kernel_sin+0x158>)
   844f4:	e9d3 2300 	ldrd	r2, r3, [r3]
   844f8:	f000 fb6a 	bl	84bd0 <__adddf3>
   844fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   844fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
   84502:	2b00      	cmp	r3, #0
   84504:	d033      	beq.n	8456e <__kernel_sin+0xfe>
   84506:	4640      	mov	r0, r8
   84508:	4649      	mov	r1, r9
   8450a:	2200      	movs	r2, #0
   8450c:	4b32      	ldr	r3, [pc, #200]	; (845d8 <__kernel_sin+0x168>)
   8450e:	f000 fd11 	bl	84f34 <__aeabi_dmul>
   84512:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   84516:	e9cd 0100 	strd	r0, r1, [sp]
   8451a:	4650      	mov	r0, sl
   8451c:	4659      	mov	r1, fp
   8451e:	f000 fd09 	bl	84f34 <__aeabi_dmul>
   84522:	4602      	mov	r2, r0
   84524:	460b      	mov	r3, r1
   84526:	e9dd 0100 	ldrd	r0, r1, [sp]
   8452a:	f000 fb4f 	bl	84bcc <__aeabi_dsub>
   8452e:	4632      	mov	r2, r6
   84530:	463b      	mov	r3, r7
   84532:	f000 fcff 	bl	84f34 <__aeabi_dmul>
   84536:	4642      	mov	r2, r8
   84538:	464b      	mov	r3, r9
   8453a:	f000 fb47 	bl	84bcc <__aeabi_dsub>
   8453e:	a324      	add	r3, pc, #144	; (adr r3, 845d0 <__kernel_sin+0x160>)
   84540:	e9d3 2300 	ldrd	r2, r3, [r3]
   84544:	4606      	mov	r6, r0
   84546:	460f      	mov	r7, r1
   84548:	4650      	mov	r0, sl
   8454a:	4659      	mov	r1, fp
   8454c:	f000 fcf2 	bl	84f34 <__aeabi_dmul>
   84550:	4602      	mov	r2, r0
   84552:	460b      	mov	r3, r1
   84554:	4630      	mov	r0, r6
   84556:	4639      	mov	r1, r7
   84558:	f000 fb3a 	bl	84bd0 <__adddf3>
   8455c:	4602      	mov	r2, r0
   8455e:	460b      	mov	r3, r1
   84560:	4620      	mov	r0, r4
   84562:	4629      	mov	r1, r5
   84564:	f000 fb32 	bl	84bcc <__aeabi_dsub>
   84568:	b005      	add	sp, #20
   8456a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8456e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   84572:	4630      	mov	r0, r6
   84574:	4639      	mov	r1, r7
   84576:	f000 fcdd 	bl	84f34 <__aeabi_dmul>
   8457a:	a315      	add	r3, pc, #84	; (adr r3, 845d0 <__kernel_sin+0x160>)
   8457c:	e9d3 2300 	ldrd	r2, r3, [r3]
   84580:	f000 fb24 	bl	84bcc <__aeabi_dsub>
   84584:	4652      	mov	r2, sl
   84586:	465b      	mov	r3, fp
   84588:	f000 fcd4 	bl	84f34 <__aeabi_dmul>
   8458c:	4622      	mov	r2, r4
   8458e:	462b      	mov	r3, r5
   84590:	f000 fb1e 	bl	84bd0 <__adddf3>
   84594:	b005      	add	sp, #20
   84596:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8459a:	4620      	mov	r0, r4
   8459c:	4629      	mov	r1, r5
   8459e:	b005      	add	sp, #20
   845a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   845a4:	f3af 8000 	nop.w
   845a8:	5acfd57c 	.word	0x5acfd57c
   845ac:	3de5d93a 	.word	0x3de5d93a
   845b0:	8a2b9ceb 	.word	0x8a2b9ceb
   845b4:	3e5ae5e6 	.word	0x3e5ae5e6
   845b8:	57b1fe7d 	.word	0x57b1fe7d
   845bc:	3ec71de3 	.word	0x3ec71de3
   845c0:	19c161d5 	.word	0x19c161d5
   845c4:	3f2a01a0 	.word	0x3f2a01a0
   845c8:	1110f8a6 	.word	0x1110f8a6
   845cc:	3f811111 	.word	0x3f811111
   845d0:	55555549 	.word	0x55555549
   845d4:	3fc55555 	.word	0x3fc55555
   845d8:	3fe00000 	.word	0x3fe00000
   845dc:	f3af 8000 	nop.w

000845e0 <atan>:
   845e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   845e4:	4bb6      	ldr	r3, [pc, #728]	; (848c0 <atan+0x2e0>)
   845e6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   845ea:	429e      	cmp	r6, r3
   845ec:	b083      	sub	sp, #12
   845ee:	4604      	mov	r4, r0
   845f0:	460d      	mov	r5, r1
   845f2:	4689      	mov	r9, r1
   845f4:	dd0f      	ble.n	84616 <atan+0x36>
   845f6:	49b3      	ldr	r1, [pc, #716]	; (848c4 <atan+0x2e4>)
   845f8:	428e      	cmp	r6, r1
   845fa:	f300 80b3 	bgt.w	84764 <atan+0x184>
   845fe:	f000 80ae 	beq.w	8475e <atan+0x17e>
   84602:	f1b9 0f00 	cmp.w	r9, #0
   84606:	f340 80ef 	ble.w	847e8 <atan+0x208>
   8460a:	a191      	add	r1, pc, #580	; (adr r1, 84850 <atan+0x270>)
   8460c:	e9d1 0100 	ldrd	r0, r1, [r1]
   84610:	b003      	add	sp, #12
   84612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84616:	4bac      	ldr	r3, [pc, #688]	; (848c8 <atan+0x2e8>)
   84618:	429e      	cmp	r6, r3
   8461a:	f300 80bd 	bgt.w	84798 <atan+0x1b8>
   8461e:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
   84622:	429e      	cmp	r6, r3
   84624:	f340 80a7 	ble.w	84776 <atan+0x196>
   84628:	f04f 3cff 	mov.w	ip, #4294967295
   8462c:	4622      	mov	r2, r4
   8462e:	462b      	mov	r3, r5
   84630:	4620      	mov	r0, r4
   84632:	4629      	mov	r1, r5
   84634:	f8cd c004 	str.w	ip, [sp, #4]
   84638:	f000 fc7c 	bl	84f34 <__aeabi_dmul>
   8463c:	4602      	mov	r2, r0
   8463e:	460b      	mov	r3, r1
   84640:	4682      	mov	sl, r0
   84642:	468b      	mov	fp, r1
   84644:	f000 fc76 	bl	84f34 <__aeabi_dmul>
   84648:	a383      	add	r3, pc, #524	; (adr r3, 84858 <atan+0x278>)
   8464a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8464e:	4606      	mov	r6, r0
   84650:	460f      	mov	r7, r1
   84652:	f000 fc6f 	bl	84f34 <__aeabi_dmul>
   84656:	a382      	add	r3, pc, #520	; (adr r3, 84860 <atan+0x280>)
   84658:	e9d3 2300 	ldrd	r2, r3, [r3]
   8465c:	f000 fab8 	bl	84bd0 <__adddf3>
   84660:	4632      	mov	r2, r6
   84662:	463b      	mov	r3, r7
   84664:	f000 fc66 	bl	84f34 <__aeabi_dmul>
   84668:	a37f      	add	r3, pc, #508	; (adr r3, 84868 <atan+0x288>)
   8466a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8466e:	f000 faaf 	bl	84bd0 <__adddf3>
   84672:	4632      	mov	r2, r6
   84674:	463b      	mov	r3, r7
   84676:	f000 fc5d 	bl	84f34 <__aeabi_dmul>
   8467a:	a37d      	add	r3, pc, #500	; (adr r3, 84870 <atan+0x290>)
   8467c:	e9d3 2300 	ldrd	r2, r3, [r3]
   84680:	f000 faa6 	bl	84bd0 <__adddf3>
   84684:	4632      	mov	r2, r6
   84686:	463b      	mov	r3, r7
   84688:	f000 fc54 	bl	84f34 <__aeabi_dmul>
   8468c:	a37a      	add	r3, pc, #488	; (adr r3, 84878 <atan+0x298>)
   8468e:	e9d3 2300 	ldrd	r2, r3, [r3]
   84692:	f000 fa9d 	bl	84bd0 <__adddf3>
   84696:	4632      	mov	r2, r6
   84698:	463b      	mov	r3, r7
   8469a:	f000 fc4b 	bl	84f34 <__aeabi_dmul>
   8469e:	a378      	add	r3, pc, #480	; (adr r3, 84880 <atan+0x2a0>)
   846a0:	e9d3 2300 	ldrd	r2, r3, [r3]
   846a4:	f000 fa94 	bl	84bd0 <__adddf3>
   846a8:	4652      	mov	r2, sl
   846aa:	465b      	mov	r3, fp
   846ac:	f000 fc42 	bl	84f34 <__aeabi_dmul>
   846b0:	a375      	add	r3, pc, #468	; (adr r3, 84888 <atan+0x2a8>)
   846b2:	e9d3 2300 	ldrd	r2, r3, [r3]
   846b6:	4682      	mov	sl, r0
   846b8:	468b      	mov	fp, r1
   846ba:	4630      	mov	r0, r6
   846bc:	4639      	mov	r1, r7
   846be:	f000 fc39 	bl	84f34 <__aeabi_dmul>
   846c2:	a373      	add	r3, pc, #460	; (adr r3, 84890 <atan+0x2b0>)
   846c4:	e9d3 2300 	ldrd	r2, r3, [r3]
   846c8:	f000 fa80 	bl	84bcc <__aeabi_dsub>
   846cc:	4632      	mov	r2, r6
   846ce:	463b      	mov	r3, r7
   846d0:	f000 fc30 	bl	84f34 <__aeabi_dmul>
   846d4:	a370      	add	r3, pc, #448	; (adr r3, 84898 <atan+0x2b8>)
   846d6:	e9d3 2300 	ldrd	r2, r3, [r3]
   846da:	f000 fa77 	bl	84bcc <__aeabi_dsub>
   846de:	4632      	mov	r2, r6
   846e0:	463b      	mov	r3, r7
   846e2:	f000 fc27 	bl	84f34 <__aeabi_dmul>
   846e6:	a36e      	add	r3, pc, #440	; (adr r3, 848a0 <atan+0x2c0>)
   846e8:	e9d3 2300 	ldrd	r2, r3, [r3]
   846ec:	f000 fa6e 	bl	84bcc <__aeabi_dsub>
   846f0:	4632      	mov	r2, r6
   846f2:	463b      	mov	r3, r7
   846f4:	f000 fc1e 	bl	84f34 <__aeabi_dmul>
   846f8:	a36b      	add	r3, pc, #428	; (adr r3, 848a8 <atan+0x2c8>)
   846fa:	e9d3 2300 	ldrd	r2, r3, [r3]
   846fe:	f000 fa65 	bl	84bcc <__aeabi_dsub>
   84702:	4632      	mov	r2, r6
   84704:	463b      	mov	r3, r7
   84706:	f000 fc15 	bl	84f34 <__aeabi_dmul>
   8470a:	f8dd c004 	ldr.w	ip, [sp, #4]
   8470e:	4602      	mov	r2, r0
   84710:	f1bc 3fff 	cmp.w	ip, #4294967295
   84714:	460b      	mov	r3, r1
   84716:	d06b      	beq.n	847f0 <atan+0x210>
   84718:	4650      	mov	r0, sl
   8471a:	4659      	mov	r1, fp
   8471c:	ea4f 06cc 	mov.w	r6, ip, lsl #3
   84720:	f000 fa56 	bl	84bd0 <__adddf3>
   84724:	4622      	mov	r2, r4
   84726:	462b      	mov	r3, r5
   84728:	f000 fc04 	bl	84f34 <__aeabi_dmul>
   8472c:	4f67      	ldr	r7, [pc, #412]	; (848cc <atan+0x2ec>)
   8472e:	4b68      	ldr	r3, [pc, #416]	; (848d0 <atan+0x2f0>)
   84730:	4437      	add	r7, r6
   84732:	441e      	add	r6, r3
   84734:	e9d6 2300 	ldrd	r2, r3, [r6]
   84738:	f000 fa48 	bl	84bcc <__aeabi_dsub>
   8473c:	4622      	mov	r2, r4
   8473e:	462b      	mov	r3, r5
   84740:	f000 fa44 	bl	84bcc <__aeabi_dsub>
   84744:	4602      	mov	r2, r0
   84746:	460b      	mov	r3, r1
   84748:	e9d7 0100 	ldrd	r0, r1, [r7]
   8474c:	f000 fa3e 	bl	84bcc <__aeabi_dsub>
   84750:	f1b9 0f00 	cmp.w	r9, #0
   84754:	da0c      	bge.n	84770 <atan+0x190>
   84756:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
   8475a:	4629      	mov	r1, r5
   8475c:	e008      	b.n	84770 <atan+0x190>
   8475e:	2800      	cmp	r0, #0
   84760:	f43f af4f 	beq.w	84602 <atan+0x22>
   84764:	4620      	mov	r0, r4
   84766:	4629      	mov	r1, r5
   84768:	4622      	mov	r2, r4
   8476a:	462b      	mov	r3, r5
   8476c:	f000 fa30 	bl	84bd0 <__adddf3>
   84770:	b003      	add	sp, #12
   84772:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84776:	a34e      	add	r3, pc, #312	; (adr r3, 848b0 <atan+0x2d0>)
   84778:	e9d3 2300 	ldrd	r2, r3, [r3]
   8477c:	f000 fa28 	bl	84bd0 <__adddf3>
   84780:	2200      	movs	r2, #0
   84782:	4b54      	ldr	r3, [pc, #336]	; (848d4 <atan+0x2f4>)
   84784:	f000 fe66 	bl	85454 <__aeabi_dcmpgt>
   84788:	2800      	cmp	r0, #0
   8478a:	f43f af4d 	beq.w	84628 <atan+0x48>
   8478e:	4620      	mov	r0, r4
   84790:	4629      	mov	r1, r5
   84792:	b003      	add	sp, #12
   84794:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84798:	f000 f8ca 	bl	84930 <fabs>
   8479c:	4b4e      	ldr	r3, [pc, #312]	; (848d8 <atan+0x2f8>)
   8479e:	4604      	mov	r4, r0
   847a0:	429e      	cmp	r6, r3
   847a2:	460d      	mov	r5, r1
   847a4:	dc33      	bgt.n	8480e <atan+0x22e>
   847a6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
   847aa:	429e      	cmp	r6, r3
   847ac:	f300 80a5 	bgt.w	848fa <atan+0x31a>
   847b0:	4602      	mov	r2, r0
   847b2:	460b      	mov	r3, r1
   847b4:	f000 fa0c 	bl	84bd0 <__adddf3>
   847b8:	2200      	movs	r2, #0
   847ba:	4b46      	ldr	r3, [pc, #280]	; (848d4 <atan+0x2f4>)
   847bc:	f000 fa06 	bl	84bcc <__aeabi_dsub>
   847c0:	2200      	movs	r2, #0
   847c2:	4606      	mov	r6, r0
   847c4:	460f      	mov	r7, r1
   847c6:	4620      	mov	r0, r4
   847c8:	4629      	mov	r1, r5
   847ca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   847ce:	f000 f9ff 	bl	84bd0 <__adddf3>
   847d2:	4602      	mov	r2, r0
   847d4:	460b      	mov	r3, r1
   847d6:	4630      	mov	r0, r6
   847d8:	4639      	mov	r1, r7
   847da:	f000 fcd5 	bl	85188 <__aeabi_ddiv>
   847de:	f04f 0c00 	mov.w	ip, #0
   847e2:	4604      	mov	r4, r0
   847e4:	460d      	mov	r5, r1
   847e6:	e721      	b.n	8462c <atan+0x4c>
   847e8:	a133      	add	r1, pc, #204	; (adr r1, 848b8 <atan+0x2d8>)
   847ea:	e9d1 0100 	ldrd	r0, r1, [r1]
   847ee:	e7bf      	b.n	84770 <atan+0x190>
   847f0:	4650      	mov	r0, sl
   847f2:	4659      	mov	r1, fp
   847f4:	f000 f9ec 	bl	84bd0 <__adddf3>
   847f8:	4622      	mov	r2, r4
   847fa:	462b      	mov	r3, r5
   847fc:	f000 fb9a 	bl	84f34 <__aeabi_dmul>
   84800:	4602      	mov	r2, r0
   84802:	460b      	mov	r3, r1
   84804:	4620      	mov	r0, r4
   84806:	4629      	mov	r1, r5
   84808:	f000 f9e0 	bl	84bcc <__aeabi_dsub>
   8480c:	e7b0      	b.n	84770 <atan+0x190>
   8480e:	4b33      	ldr	r3, [pc, #204]	; (848dc <atan+0x2fc>)
   84810:	429e      	cmp	r6, r3
   84812:	dc67      	bgt.n	848e4 <atan+0x304>
   84814:	2200      	movs	r2, #0
   84816:	4b32      	ldr	r3, [pc, #200]	; (848e0 <atan+0x300>)
   84818:	f000 f9d8 	bl	84bcc <__aeabi_dsub>
   8481c:	2200      	movs	r2, #0
   8481e:	4606      	mov	r6, r0
   84820:	460f      	mov	r7, r1
   84822:	4620      	mov	r0, r4
   84824:	4629      	mov	r1, r5
   84826:	4b2e      	ldr	r3, [pc, #184]	; (848e0 <atan+0x300>)
   84828:	f000 fb84 	bl	84f34 <__aeabi_dmul>
   8482c:	2200      	movs	r2, #0
   8482e:	4b29      	ldr	r3, [pc, #164]	; (848d4 <atan+0x2f4>)
   84830:	f000 f9ce 	bl	84bd0 <__adddf3>
   84834:	4602      	mov	r2, r0
   84836:	460b      	mov	r3, r1
   84838:	4630      	mov	r0, r6
   8483a:	4639      	mov	r1, r7
   8483c:	f000 fca4 	bl	85188 <__aeabi_ddiv>
   84840:	f04f 0c02 	mov.w	ip, #2
   84844:	4604      	mov	r4, r0
   84846:	460d      	mov	r5, r1
   84848:	e6f0      	b.n	8462c <atan+0x4c>
   8484a:	bf00      	nop
   8484c:	f3af 8000 	nop.w
   84850:	54442d18 	.word	0x54442d18
   84854:	3ff921fb 	.word	0x3ff921fb
   84858:	e322da11 	.word	0xe322da11
   8485c:	3f90ad3a 	.word	0x3f90ad3a
   84860:	24760deb 	.word	0x24760deb
   84864:	3fa97b4b 	.word	0x3fa97b4b
   84868:	a0d03d51 	.word	0xa0d03d51
   8486c:	3fb10d66 	.word	0x3fb10d66
   84870:	c54c206e 	.word	0xc54c206e
   84874:	3fb745cd 	.word	0x3fb745cd
   84878:	920083ff 	.word	0x920083ff
   8487c:	3fc24924 	.word	0x3fc24924
   84880:	5555550d 	.word	0x5555550d
   84884:	3fd55555 	.word	0x3fd55555
   84888:	2c6a6c2f 	.word	0x2c6a6c2f
   8488c:	bfa2b444 	.word	0xbfa2b444
   84890:	52defd9a 	.word	0x52defd9a
   84894:	3fadde2d 	.word	0x3fadde2d
   84898:	af749a6d 	.word	0xaf749a6d
   8489c:	3fb3b0f2 	.word	0x3fb3b0f2
   848a0:	fe231671 	.word	0xfe231671
   848a4:	3fbc71c6 	.word	0x3fbc71c6
   848a8:	9998ebc4 	.word	0x9998ebc4
   848ac:	3fc99999 	.word	0x3fc99999
   848b0:	8800759c 	.word	0x8800759c
   848b4:	7e37e43c 	.word	0x7e37e43c
   848b8:	54442d18 	.word	0x54442d18
   848bc:	bff921fb 	.word	0xbff921fb
   848c0:	440fffff 	.word	0x440fffff
   848c4:	7ff00000 	.word	0x7ff00000
   848c8:	3fdbffff 	.word	0x3fdbffff
   848cc:	00088868 	.word	0x00088868
   848d0:	00088848 	.word	0x00088848
   848d4:	3ff00000 	.word	0x3ff00000
   848d8:	3ff2ffff 	.word	0x3ff2ffff
   848dc:	40037fff 	.word	0x40037fff
   848e0:	3ff80000 	.word	0x3ff80000
   848e4:	4602      	mov	r2, r0
   848e6:	460b      	mov	r3, r1
   848e8:	2000      	movs	r0, #0
   848ea:	490f      	ldr	r1, [pc, #60]	; (84928 <atan+0x348>)
   848ec:	f000 fc4c 	bl	85188 <__aeabi_ddiv>
   848f0:	f04f 0c03 	mov.w	ip, #3
   848f4:	4604      	mov	r4, r0
   848f6:	460d      	mov	r5, r1
   848f8:	e698      	b.n	8462c <atan+0x4c>
   848fa:	2200      	movs	r2, #0
   848fc:	4b0b      	ldr	r3, [pc, #44]	; (8492c <atan+0x34c>)
   848fe:	f000 f965 	bl	84bcc <__aeabi_dsub>
   84902:	2200      	movs	r2, #0
   84904:	4606      	mov	r6, r0
   84906:	460f      	mov	r7, r1
   84908:	4620      	mov	r0, r4
   8490a:	4629      	mov	r1, r5
   8490c:	4b07      	ldr	r3, [pc, #28]	; (8492c <atan+0x34c>)
   8490e:	f000 f95f 	bl	84bd0 <__adddf3>
   84912:	4602      	mov	r2, r0
   84914:	460b      	mov	r3, r1
   84916:	4630      	mov	r0, r6
   84918:	4639      	mov	r1, r7
   8491a:	f000 fc35 	bl	85188 <__aeabi_ddiv>
   8491e:	f04f 0c01 	mov.w	ip, #1
   84922:	4604      	mov	r4, r0
   84924:	460d      	mov	r5, r1
   84926:	e681      	b.n	8462c <atan+0x4c>
   84928:	bff00000 	.word	0xbff00000
   8492c:	3ff00000 	.word	0x3ff00000

00084930 <fabs>:
   84930:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   84934:	4770      	bx	lr
   84936:	bf00      	nop

00084938 <floor>:
   84938:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8493c:	f3c1 570a 	ubfx	r7, r1, #20, #11
   84940:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
   84944:	2e13      	cmp	r6, #19
   84946:	4602      	mov	r2, r0
   84948:	460b      	mov	r3, r1
   8494a:	4604      	mov	r4, r0
   8494c:	460d      	mov	r5, r1
   8494e:	4689      	mov	r9, r1
   84950:	468a      	mov	sl, r1
   84952:	4680      	mov	r8, r0
   84954:	dc1c      	bgt.n	84990 <floor+0x58>
   84956:	2e00      	cmp	r6, #0
   84958:	db40      	blt.n	849dc <floor+0xa4>
   8495a:	4f3d      	ldr	r7, [pc, #244]	; (84a50 <floor+0x118>)
   8495c:	4137      	asrs	r7, r6
   8495e:	ea07 0c01 	and.w	ip, r7, r1
   84962:	ea5c 0c00 	orrs.w	ip, ip, r0
   84966:	d018      	beq.n	8499a <floor+0x62>
   84968:	a337      	add	r3, pc, #220	; (adr r3, 84a48 <floor+0x110>)
   8496a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8496e:	f000 f92f 	bl	84bd0 <__adddf3>
   84972:	2200      	movs	r2, #0
   84974:	2300      	movs	r3, #0
   84976:	f000 fd6d 	bl	85454 <__aeabi_dcmpgt>
   8497a:	b128      	cbz	r0, 84988 <floor+0x50>
   8497c:	2d00      	cmp	r5, #0
   8497e:	db42      	blt.n	84a06 <floor+0xce>
   84980:	ea2a 0907 	bic.w	r9, sl, r7
   84984:	f04f 0800 	mov.w	r8, #0
   84988:	4640      	mov	r0, r8
   8498a:	4649      	mov	r1, r9
   8498c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84990:	2e33      	cmp	r6, #51	; 0x33
   84992:	dd06      	ble.n	849a2 <floor+0x6a>
   84994:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
   84998:	d031      	beq.n	849fe <floor+0xc6>
   8499a:	4610      	mov	r0, r2
   8499c:	4619      	mov	r1, r3
   8499e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   849a2:	f2a7 4c13 	subw	ip, r7, #1043	; 0x413
   849a6:	f04f 3bff 	mov.w	fp, #4294967295
   849aa:	fa2b fb0c 	lsr.w	fp, fp, ip
   849ae:	ea1b 0f00 	tst.w	fp, r0
   849b2:	d0f2      	beq.n	8499a <floor+0x62>
   849b4:	a324      	add	r3, pc, #144	; (adr r3, 84a48 <floor+0x110>)
   849b6:	e9d3 2300 	ldrd	r2, r3, [r3]
   849ba:	f000 f909 	bl	84bd0 <__adddf3>
   849be:	2200      	movs	r2, #0
   849c0:	2300      	movs	r3, #0
   849c2:	f000 fd47 	bl	85454 <__aeabi_dcmpgt>
   849c6:	2800      	cmp	r0, #0
   849c8:	d0de      	beq.n	84988 <floor+0x50>
   849ca:	2d00      	cmp	r5, #0
   849cc:	db22      	blt.n	84a14 <floor+0xdc>
   849ce:	ea28 080b 	bic.w	r8, r8, fp
   849d2:	46d1      	mov	r9, sl
   849d4:	4640      	mov	r0, r8
   849d6:	4649      	mov	r1, r9
   849d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   849dc:	a31a      	add	r3, pc, #104	; (adr r3, 84a48 <floor+0x110>)
   849de:	e9d3 2300 	ldrd	r2, r3, [r3]
   849e2:	f000 f8f5 	bl	84bd0 <__adddf3>
   849e6:	2200      	movs	r2, #0
   849e8:	2300      	movs	r3, #0
   849ea:	f000 fd33 	bl	85454 <__aeabi_dcmpgt>
   849ee:	2800      	cmp	r0, #0
   849f0:	d0ca      	beq.n	84988 <floor+0x50>
   849f2:	2d00      	cmp	r5, #0
   849f4:	db1c      	blt.n	84a30 <floor+0xf8>
   849f6:	f04f 0800 	mov.w	r8, #0
   849fa:	46c1      	mov	r9, r8
   849fc:	e7c4      	b.n	84988 <floor+0x50>
   849fe:	f000 f8e7 	bl	84bd0 <__adddf3>
   84a02:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84a06:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
   84a0a:	fa4a f606 	asr.w	r6, sl, r6
   84a0e:	eb06 0a05 	add.w	sl, r6, r5
   84a12:	e7b5      	b.n	84980 <floor+0x48>
   84a14:	2e14      	cmp	r6, #20
   84a16:	d014      	beq.n	84a42 <floor+0x10a>
   84a18:	f5c7 6786 	rsb	r7, r7, #1072	; 0x430
   84a1c:	2301      	movs	r3, #1
   84a1e:	3703      	adds	r7, #3
   84a20:	fa03 f707 	lsl.w	r7, r3, r7
   84a24:	eb17 0804 	adds.w	r8, r7, r4
   84a28:	bf28      	it	cs
   84a2a:	eb05 0a03 	addcs.w	sl, r5, r3
   84a2e:	e7ce      	b.n	849ce <floor+0x96>
   84a30:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
   84a34:	4b07      	ldr	r3, [pc, #28]	; (84a54 <floor+0x11c>)
   84a36:	4322      	orrs	r2, r4
   84a38:	bf18      	it	ne
   84a3a:	4699      	movne	r9, r3
   84a3c:	f04f 0800 	mov.w	r8, #0
   84a40:	e7a2      	b.n	84988 <floor+0x50>
   84a42:	f105 0a01 	add.w	sl, r5, #1
   84a46:	e7c2      	b.n	849ce <floor+0x96>
   84a48:	8800759c 	.word	0x8800759c
   84a4c:	7e37e43c 	.word	0x7e37e43c
   84a50:	000fffff 	.word	0x000fffff
   84a54:	bff00000 	.word	0xbff00000

00084a58 <__fpclassifyd>:
   84a58:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   84a5c:	b410      	push	{r4}
   84a5e:	d008      	beq.n	84a72 <__fpclassifyd+0x1a>
   84a60:	4a0f      	ldr	r2, [pc, #60]	; (84aa0 <__fpclassifyd+0x48>)
   84a62:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
   84a66:	4294      	cmp	r4, r2
   84a68:	d80a      	bhi.n	84a80 <__fpclassifyd+0x28>
   84a6a:	2004      	movs	r0, #4
   84a6c:	f85d 4b04 	ldr.w	r4, [sp], #4
   84a70:	4770      	bx	lr
   84a72:	2800      	cmp	r0, #0
   84a74:	bf0c      	ite	eq
   84a76:	2002      	moveq	r0, #2
   84a78:	2003      	movne	r0, #3
   84a7a:	f85d 4b04 	ldr.w	r4, [sp], #4
   84a7e:	4770      	bx	lr
   84a80:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   84a84:	d201      	bcs.n	84a8a <__fpclassifyd+0x32>
   84a86:	2003      	movs	r0, #3
   84a88:	e7f7      	b.n	84a7a <__fpclassifyd+0x22>
   84a8a:	4a06      	ldr	r2, [pc, #24]	; (84aa4 <__fpclassifyd+0x4c>)
   84a8c:	4293      	cmp	r3, r2
   84a8e:	d001      	beq.n	84a94 <__fpclassifyd+0x3c>
   84a90:	2000      	movs	r0, #0
   84a92:	e7f2      	b.n	84a7a <__fpclassifyd+0x22>
   84a94:	f1d0 0001 	rsbs	r0, r0, #1
   84a98:	bf38      	it	cc
   84a9a:	2000      	movcc	r0, #0
   84a9c:	e7ed      	b.n	84a7a <__fpclassifyd+0x22>
   84a9e:	bf00      	nop
   84aa0:	7fdfffff 	.word	0x7fdfffff
   84aa4:	7ff00000 	.word	0x7ff00000

00084aa8 <matherr>:
   84aa8:	2000      	movs	r0, #0
   84aaa:	4770      	bx	lr
   84aac:	0000      	movs	r0, r0
	...

00084ab0 <scalbn>:
   84ab0:	f3c1 530a 	ubfx	r3, r1, #20, #11
   84ab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84ab8:	4690      	mov	r8, r2
   84aba:	4606      	mov	r6, r0
   84abc:	460f      	mov	r7, r1
   84abe:	460a      	mov	r2, r1
   84ac0:	bb1b      	cbnz	r3, 84b0a <scalbn+0x5a>
   84ac2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   84ac6:	4303      	orrs	r3, r0
   84ac8:	d034      	beq.n	84b34 <scalbn+0x84>
   84aca:	4b35      	ldr	r3, [pc, #212]	; (84ba0 <scalbn+0xf0>)
   84acc:	2200      	movs	r2, #0
   84ace:	f000 fa31 	bl	84f34 <__aeabi_dmul>
   84ad2:	4b34      	ldr	r3, [pc, #208]	; (84ba4 <scalbn+0xf4>)
   84ad4:	4606      	mov	r6, r0
   84ad6:	4598      	cmp	r8, r3
   84ad8:	460f      	mov	r7, r1
   84ada:	db3b      	blt.n	84b54 <scalbn+0xa4>
   84adc:	f3c1 530a 	ubfx	r3, r1, #20, #11
   84ae0:	3b36      	subs	r3, #54	; 0x36
   84ae2:	460a      	mov	r2, r1
   84ae4:	4443      	add	r3, r8
   84ae6:	f240 71fe 	movw	r1, #2046	; 0x7fe
   84aea:	428b      	cmp	r3, r1
   84aec:	dd16      	ble.n	84b1c <scalbn+0x6c>
   84aee:	a128      	add	r1, pc, #160	; (adr r1, 84b90 <scalbn+0xe0>)
   84af0:	e9d1 0100 	ldrd	r0, r1, [r1]
   84af4:	4632      	mov	r2, r6
   84af6:	463b      	mov	r3, r7
   84af8:	f000 f85a 	bl	84bb0 <copysign>
   84afc:	a324      	add	r3, pc, #144	; (adr r3, 84b90 <scalbn+0xe0>)
   84afe:	e9d3 2300 	ldrd	r2, r3, [r3]
   84b02:	f000 fa17 	bl	84f34 <__aeabi_dmul>
   84b06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84b0a:	f240 74ff 	movw	r4, #2047	; 0x7ff
   84b0e:	42a3      	cmp	r3, r4
   84b10:	d027      	beq.n	84b62 <scalbn+0xb2>
   84b12:	4443      	add	r3, r8
   84b14:	f240 71fe 	movw	r1, #2046	; 0x7fe
   84b18:	428b      	cmp	r3, r1
   84b1a:	dce8      	bgt.n	84aee <scalbn+0x3e>
   84b1c:	2b00      	cmp	r3, #0
   84b1e:	dd0b      	ble.n	84b38 <scalbn+0x88>
   84b20:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
   84b24:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
   84b28:	ea42 5703 	orr.w	r7, r2, r3, lsl #20
   84b2c:	4630      	mov	r0, r6
   84b2e:	4639      	mov	r1, r7
   84b30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84b38:	f113 0f35 	cmn.w	r3, #53	; 0x35
   84b3c:	da17      	bge.n	84b6e <scalbn+0xbe>
   84b3e:	f24c 3350 	movw	r3, #50000	; 0xc350
   84b42:	4598      	cmp	r8, r3
   84b44:	dcd3      	bgt.n	84aee <scalbn+0x3e>
   84b46:	a114      	add	r1, pc, #80	; (adr r1, 84b98 <scalbn+0xe8>)
   84b48:	e9d1 0100 	ldrd	r0, r1, [r1]
   84b4c:	4632      	mov	r2, r6
   84b4e:	463b      	mov	r3, r7
   84b50:	f000 f82e 	bl	84bb0 <copysign>
   84b54:	a310      	add	r3, pc, #64	; (adr r3, 84b98 <scalbn+0xe8>)
   84b56:	e9d3 2300 	ldrd	r2, r3, [r3]
   84b5a:	f000 f9eb 	bl	84f34 <__aeabi_dmul>
   84b5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84b62:	4602      	mov	r2, r0
   84b64:	460b      	mov	r3, r1
   84b66:	f000 f833 	bl	84bd0 <__adddf3>
   84b6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84b6e:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
   84b72:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
   84b76:	3336      	adds	r3, #54	; 0x36
   84b78:	ea42 5703 	orr.w	r7, r2, r3, lsl #20
   84b7c:	4630      	mov	r0, r6
   84b7e:	4639      	mov	r1, r7
   84b80:	2200      	movs	r2, #0
   84b82:	4b09      	ldr	r3, [pc, #36]	; (84ba8 <scalbn+0xf8>)
   84b84:	f000 f9d6 	bl	84f34 <__aeabi_dmul>
   84b88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84b8c:	f3af 8000 	nop.w
   84b90:	8800759c 	.word	0x8800759c
   84b94:	7e37e43c 	.word	0x7e37e43c
   84b98:	c2f8f359 	.word	0xc2f8f359
   84b9c:	01a56e1f 	.word	0x01a56e1f
   84ba0:	43500000 	.word	0x43500000
   84ba4:	ffff3cb0 	.word	0xffff3cb0
   84ba8:	3c900000 	.word	0x3c900000
   84bac:	f3af 8000 	nop.w

00084bb0 <copysign>:
   84bb0:	b430      	push	{r4, r5}
   84bb2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
   84bb6:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
   84bba:	ea43 0102 	orr.w	r1, r3, r2
   84bbe:	bc30      	pop	{r4, r5}
   84bc0:	4770      	bx	lr
   84bc2:	bf00      	nop

00084bc4 <__aeabi_drsub>:
   84bc4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   84bc8:	e002      	b.n	84bd0 <__adddf3>
   84bca:	bf00      	nop

00084bcc <__aeabi_dsub>:
   84bcc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00084bd0 <__adddf3>:
   84bd0:	b530      	push	{r4, r5, lr}
   84bd2:	ea4f 0441 	mov.w	r4, r1, lsl #1
   84bd6:	ea4f 0543 	mov.w	r5, r3, lsl #1
   84bda:	ea94 0f05 	teq	r4, r5
   84bde:	bf08      	it	eq
   84be0:	ea90 0f02 	teqeq	r0, r2
   84be4:	bf1f      	itttt	ne
   84be6:	ea54 0c00 	orrsne.w	ip, r4, r0
   84bea:	ea55 0c02 	orrsne.w	ip, r5, r2
   84bee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   84bf2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   84bf6:	f000 80e2 	beq.w	84dbe <__adddf3+0x1ee>
   84bfa:	ea4f 5454 	mov.w	r4, r4, lsr #21
   84bfe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   84c02:	bfb8      	it	lt
   84c04:	426d      	neglt	r5, r5
   84c06:	dd0c      	ble.n	84c22 <__adddf3+0x52>
   84c08:	442c      	add	r4, r5
   84c0a:	ea80 0202 	eor.w	r2, r0, r2
   84c0e:	ea81 0303 	eor.w	r3, r1, r3
   84c12:	ea82 0000 	eor.w	r0, r2, r0
   84c16:	ea83 0101 	eor.w	r1, r3, r1
   84c1a:	ea80 0202 	eor.w	r2, r0, r2
   84c1e:	ea81 0303 	eor.w	r3, r1, r3
   84c22:	2d36      	cmp	r5, #54	; 0x36
   84c24:	bf88      	it	hi
   84c26:	bd30      	pophi	{r4, r5, pc}
   84c28:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   84c2c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   84c30:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   84c34:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   84c38:	d002      	beq.n	84c40 <__adddf3+0x70>
   84c3a:	4240      	negs	r0, r0
   84c3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   84c40:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   84c44:	ea4f 3303 	mov.w	r3, r3, lsl #12
   84c48:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   84c4c:	d002      	beq.n	84c54 <__adddf3+0x84>
   84c4e:	4252      	negs	r2, r2
   84c50:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   84c54:	ea94 0f05 	teq	r4, r5
   84c58:	f000 80a7 	beq.w	84daa <__adddf3+0x1da>
   84c5c:	f1a4 0401 	sub.w	r4, r4, #1
   84c60:	f1d5 0e20 	rsbs	lr, r5, #32
   84c64:	db0d      	blt.n	84c82 <__adddf3+0xb2>
   84c66:	fa02 fc0e 	lsl.w	ip, r2, lr
   84c6a:	fa22 f205 	lsr.w	r2, r2, r5
   84c6e:	1880      	adds	r0, r0, r2
   84c70:	f141 0100 	adc.w	r1, r1, #0
   84c74:	fa03 f20e 	lsl.w	r2, r3, lr
   84c78:	1880      	adds	r0, r0, r2
   84c7a:	fa43 f305 	asr.w	r3, r3, r5
   84c7e:	4159      	adcs	r1, r3
   84c80:	e00e      	b.n	84ca0 <__adddf3+0xd0>
   84c82:	f1a5 0520 	sub.w	r5, r5, #32
   84c86:	f10e 0e20 	add.w	lr, lr, #32
   84c8a:	2a01      	cmp	r2, #1
   84c8c:	fa03 fc0e 	lsl.w	ip, r3, lr
   84c90:	bf28      	it	cs
   84c92:	f04c 0c02 	orrcs.w	ip, ip, #2
   84c96:	fa43 f305 	asr.w	r3, r3, r5
   84c9a:	18c0      	adds	r0, r0, r3
   84c9c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   84ca0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   84ca4:	d507      	bpl.n	84cb6 <__adddf3+0xe6>
   84ca6:	f04f 0e00 	mov.w	lr, #0
   84caa:	f1dc 0c00 	rsbs	ip, ip, #0
   84cae:	eb7e 0000 	sbcs.w	r0, lr, r0
   84cb2:	eb6e 0101 	sbc.w	r1, lr, r1
   84cb6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   84cba:	d31b      	bcc.n	84cf4 <__adddf3+0x124>
   84cbc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   84cc0:	d30c      	bcc.n	84cdc <__adddf3+0x10c>
   84cc2:	0849      	lsrs	r1, r1, #1
   84cc4:	ea5f 0030 	movs.w	r0, r0, rrx
   84cc8:	ea4f 0c3c 	mov.w	ip, ip, rrx
   84ccc:	f104 0401 	add.w	r4, r4, #1
   84cd0:	ea4f 5244 	mov.w	r2, r4, lsl #21
   84cd4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   84cd8:	f080 809a 	bcs.w	84e10 <__adddf3+0x240>
   84cdc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   84ce0:	bf08      	it	eq
   84ce2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   84ce6:	f150 0000 	adcs.w	r0, r0, #0
   84cea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   84cee:	ea41 0105 	orr.w	r1, r1, r5
   84cf2:	bd30      	pop	{r4, r5, pc}
   84cf4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   84cf8:	4140      	adcs	r0, r0
   84cfa:	eb41 0101 	adc.w	r1, r1, r1
   84cfe:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   84d02:	f1a4 0401 	sub.w	r4, r4, #1
   84d06:	d1e9      	bne.n	84cdc <__adddf3+0x10c>
   84d08:	f091 0f00 	teq	r1, #0
   84d0c:	bf04      	itt	eq
   84d0e:	4601      	moveq	r1, r0
   84d10:	2000      	moveq	r0, #0
   84d12:	fab1 f381 	clz	r3, r1
   84d16:	bf08      	it	eq
   84d18:	3320      	addeq	r3, #32
   84d1a:	f1a3 030b 	sub.w	r3, r3, #11
   84d1e:	f1b3 0220 	subs.w	r2, r3, #32
   84d22:	da0c      	bge.n	84d3e <__adddf3+0x16e>
   84d24:	320c      	adds	r2, #12
   84d26:	dd08      	ble.n	84d3a <__adddf3+0x16a>
   84d28:	f102 0c14 	add.w	ip, r2, #20
   84d2c:	f1c2 020c 	rsb	r2, r2, #12
   84d30:	fa01 f00c 	lsl.w	r0, r1, ip
   84d34:	fa21 f102 	lsr.w	r1, r1, r2
   84d38:	e00c      	b.n	84d54 <__adddf3+0x184>
   84d3a:	f102 0214 	add.w	r2, r2, #20
   84d3e:	bfd8      	it	le
   84d40:	f1c2 0c20 	rsble	ip, r2, #32
   84d44:	fa01 f102 	lsl.w	r1, r1, r2
   84d48:	fa20 fc0c 	lsr.w	ip, r0, ip
   84d4c:	bfdc      	itt	le
   84d4e:	ea41 010c 	orrle.w	r1, r1, ip
   84d52:	4090      	lslle	r0, r2
   84d54:	1ae4      	subs	r4, r4, r3
   84d56:	bfa2      	ittt	ge
   84d58:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   84d5c:	4329      	orrge	r1, r5
   84d5e:	bd30      	popge	{r4, r5, pc}
   84d60:	ea6f 0404 	mvn.w	r4, r4
   84d64:	3c1f      	subs	r4, #31
   84d66:	da1c      	bge.n	84da2 <__adddf3+0x1d2>
   84d68:	340c      	adds	r4, #12
   84d6a:	dc0e      	bgt.n	84d8a <__adddf3+0x1ba>
   84d6c:	f104 0414 	add.w	r4, r4, #20
   84d70:	f1c4 0220 	rsb	r2, r4, #32
   84d74:	fa20 f004 	lsr.w	r0, r0, r4
   84d78:	fa01 f302 	lsl.w	r3, r1, r2
   84d7c:	ea40 0003 	orr.w	r0, r0, r3
   84d80:	fa21 f304 	lsr.w	r3, r1, r4
   84d84:	ea45 0103 	orr.w	r1, r5, r3
   84d88:	bd30      	pop	{r4, r5, pc}
   84d8a:	f1c4 040c 	rsb	r4, r4, #12
   84d8e:	f1c4 0220 	rsb	r2, r4, #32
   84d92:	fa20 f002 	lsr.w	r0, r0, r2
   84d96:	fa01 f304 	lsl.w	r3, r1, r4
   84d9a:	ea40 0003 	orr.w	r0, r0, r3
   84d9e:	4629      	mov	r1, r5
   84da0:	bd30      	pop	{r4, r5, pc}
   84da2:	fa21 f004 	lsr.w	r0, r1, r4
   84da6:	4629      	mov	r1, r5
   84da8:	bd30      	pop	{r4, r5, pc}
   84daa:	f094 0f00 	teq	r4, #0
   84dae:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   84db2:	bf06      	itte	eq
   84db4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   84db8:	3401      	addeq	r4, #1
   84dba:	3d01      	subne	r5, #1
   84dbc:	e74e      	b.n	84c5c <__adddf3+0x8c>
   84dbe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   84dc2:	bf18      	it	ne
   84dc4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   84dc8:	d029      	beq.n	84e1e <__adddf3+0x24e>
   84dca:	ea94 0f05 	teq	r4, r5
   84dce:	bf08      	it	eq
   84dd0:	ea90 0f02 	teqeq	r0, r2
   84dd4:	d005      	beq.n	84de2 <__adddf3+0x212>
   84dd6:	ea54 0c00 	orrs.w	ip, r4, r0
   84dda:	bf04      	itt	eq
   84ddc:	4619      	moveq	r1, r3
   84dde:	4610      	moveq	r0, r2
   84de0:	bd30      	pop	{r4, r5, pc}
   84de2:	ea91 0f03 	teq	r1, r3
   84de6:	bf1e      	ittt	ne
   84de8:	2100      	movne	r1, #0
   84dea:	2000      	movne	r0, #0
   84dec:	bd30      	popne	{r4, r5, pc}
   84dee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   84df2:	d105      	bne.n	84e00 <__adddf3+0x230>
   84df4:	0040      	lsls	r0, r0, #1
   84df6:	4149      	adcs	r1, r1
   84df8:	bf28      	it	cs
   84dfa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   84dfe:	bd30      	pop	{r4, r5, pc}
   84e00:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   84e04:	bf3c      	itt	cc
   84e06:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   84e0a:	bd30      	popcc	{r4, r5, pc}
   84e0c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   84e10:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   84e14:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   84e18:	f04f 0000 	mov.w	r0, #0
   84e1c:	bd30      	pop	{r4, r5, pc}
   84e1e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   84e22:	bf1a      	itte	ne
   84e24:	4619      	movne	r1, r3
   84e26:	4610      	movne	r0, r2
   84e28:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   84e2c:	bf1c      	itt	ne
   84e2e:	460b      	movne	r3, r1
   84e30:	4602      	movne	r2, r0
   84e32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   84e36:	bf06      	itte	eq
   84e38:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   84e3c:	ea91 0f03 	teqeq	r1, r3
   84e40:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   84e44:	bd30      	pop	{r4, r5, pc}
   84e46:	bf00      	nop

00084e48 <__aeabi_ui2d>:
   84e48:	f090 0f00 	teq	r0, #0
   84e4c:	bf04      	itt	eq
   84e4e:	2100      	moveq	r1, #0
   84e50:	4770      	bxeq	lr
   84e52:	b530      	push	{r4, r5, lr}
   84e54:	f44f 6480 	mov.w	r4, #1024	; 0x400
   84e58:	f104 0432 	add.w	r4, r4, #50	; 0x32
   84e5c:	f04f 0500 	mov.w	r5, #0
   84e60:	f04f 0100 	mov.w	r1, #0
   84e64:	e750      	b.n	84d08 <__adddf3+0x138>
   84e66:	bf00      	nop

00084e68 <__aeabi_i2d>:
   84e68:	f090 0f00 	teq	r0, #0
   84e6c:	bf04      	itt	eq
   84e6e:	2100      	moveq	r1, #0
   84e70:	4770      	bxeq	lr
   84e72:	b530      	push	{r4, r5, lr}
   84e74:	f44f 6480 	mov.w	r4, #1024	; 0x400
   84e78:	f104 0432 	add.w	r4, r4, #50	; 0x32
   84e7c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   84e80:	bf48      	it	mi
   84e82:	4240      	negmi	r0, r0
   84e84:	f04f 0100 	mov.w	r1, #0
   84e88:	e73e      	b.n	84d08 <__adddf3+0x138>
   84e8a:	bf00      	nop

00084e8c <__aeabi_f2d>:
   84e8c:	0042      	lsls	r2, r0, #1
   84e8e:	ea4f 01e2 	mov.w	r1, r2, asr #3
   84e92:	ea4f 0131 	mov.w	r1, r1, rrx
   84e96:	ea4f 7002 	mov.w	r0, r2, lsl #28
   84e9a:	bf1f      	itttt	ne
   84e9c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   84ea0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   84ea4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   84ea8:	4770      	bxne	lr
   84eaa:	f092 0f00 	teq	r2, #0
   84eae:	bf14      	ite	ne
   84eb0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   84eb4:	4770      	bxeq	lr
   84eb6:	b530      	push	{r4, r5, lr}
   84eb8:	f44f 7460 	mov.w	r4, #896	; 0x380
   84ebc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   84ec0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   84ec4:	e720      	b.n	84d08 <__adddf3+0x138>
   84ec6:	bf00      	nop

00084ec8 <__aeabi_ul2d>:
   84ec8:	ea50 0201 	orrs.w	r2, r0, r1
   84ecc:	bf08      	it	eq
   84ece:	4770      	bxeq	lr
   84ed0:	b530      	push	{r4, r5, lr}
   84ed2:	f04f 0500 	mov.w	r5, #0
   84ed6:	e00a      	b.n	84eee <__aeabi_l2d+0x16>

00084ed8 <__aeabi_l2d>:
   84ed8:	ea50 0201 	orrs.w	r2, r0, r1
   84edc:	bf08      	it	eq
   84ede:	4770      	bxeq	lr
   84ee0:	b530      	push	{r4, r5, lr}
   84ee2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   84ee6:	d502      	bpl.n	84eee <__aeabi_l2d+0x16>
   84ee8:	4240      	negs	r0, r0
   84eea:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   84eee:	f44f 6480 	mov.w	r4, #1024	; 0x400
   84ef2:	f104 0432 	add.w	r4, r4, #50	; 0x32
   84ef6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   84efa:	f43f aedc 	beq.w	84cb6 <__adddf3+0xe6>
   84efe:	f04f 0203 	mov.w	r2, #3
   84f02:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   84f06:	bf18      	it	ne
   84f08:	3203      	addne	r2, #3
   84f0a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   84f0e:	bf18      	it	ne
   84f10:	3203      	addne	r2, #3
   84f12:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   84f16:	f1c2 0320 	rsb	r3, r2, #32
   84f1a:	fa00 fc03 	lsl.w	ip, r0, r3
   84f1e:	fa20 f002 	lsr.w	r0, r0, r2
   84f22:	fa01 fe03 	lsl.w	lr, r1, r3
   84f26:	ea40 000e 	orr.w	r0, r0, lr
   84f2a:	fa21 f102 	lsr.w	r1, r1, r2
   84f2e:	4414      	add	r4, r2
   84f30:	e6c1      	b.n	84cb6 <__adddf3+0xe6>
   84f32:	bf00      	nop

00084f34 <__aeabi_dmul>:
   84f34:	b570      	push	{r4, r5, r6, lr}
   84f36:	f04f 0cff 	mov.w	ip, #255	; 0xff
   84f3a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   84f3e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   84f42:	bf1d      	ittte	ne
   84f44:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   84f48:	ea94 0f0c 	teqne	r4, ip
   84f4c:	ea95 0f0c 	teqne	r5, ip
   84f50:	f000 f8de 	bleq	85110 <__aeabi_dmul+0x1dc>
   84f54:	442c      	add	r4, r5
   84f56:	ea81 0603 	eor.w	r6, r1, r3
   84f5a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   84f5e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   84f62:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   84f66:	bf18      	it	ne
   84f68:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   84f6c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   84f70:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   84f74:	d038      	beq.n	84fe8 <__aeabi_dmul+0xb4>
   84f76:	fba0 ce02 	umull	ip, lr, r0, r2
   84f7a:	f04f 0500 	mov.w	r5, #0
   84f7e:	fbe1 e502 	umlal	lr, r5, r1, r2
   84f82:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   84f86:	fbe0 e503 	umlal	lr, r5, r0, r3
   84f8a:	f04f 0600 	mov.w	r6, #0
   84f8e:	fbe1 5603 	umlal	r5, r6, r1, r3
   84f92:	f09c 0f00 	teq	ip, #0
   84f96:	bf18      	it	ne
   84f98:	f04e 0e01 	orrne.w	lr, lr, #1
   84f9c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   84fa0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   84fa4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   84fa8:	d204      	bcs.n	84fb4 <__aeabi_dmul+0x80>
   84faa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   84fae:	416d      	adcs	r5, r5
   84fb0:	eb46 0606 	adc.w	r6, r6, r6
   84fb4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   84fb8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   84fbc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   84fc0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   84fc4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   84fc8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   84fcc:	bf88      	it	hi
   84fce:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   84fd2:	d81e      	bhi.n	85012 <__aeabi_dmul+0xde>
   84fd4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   84fd8:	bf08      	it	eq
   84fda:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   84fde:	f150 0000 	adcs.w	r0, r0, #0
   84fe2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   84fe6:	bd70      	pop	{r4, r5, r6, pc}
   84fe8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   84fec:	ea46 0101 	orr.w	r1, r6, r1
   84ff0:	ea40 0002 	orr.w	r0, r0, r2
   84ff4:	ea81 0103 	eor.w	r1, r1, r3
   84ff8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   84ffc:	bfc2      	ittt	gt
   84ffe:	ebd4 050c 	rsbsgt	r5, r4, ip
   85002:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   85006:	bd70      	popgt	{r4, r5, r6, pc}
   85008:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8500c:	f04f 0e00 	mov.w	lr, #0
   85010:	3c01      	subs	r4, #1
   85012:	f300 80ab 	bgt.w	8516c <__aeabi_dmul+0x238>
   85016:	f114 0f36 	cmn.w	r4, #54	; 0x36
   8501a:	bfde      	ittt	le
   8501c:	2000      	movle	r0, #0
   8501e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   85022:	bd70      	pople	{r4, r5, r6, pc}
   85024:	f1c4 0400 	rsb	r4, r4, #0
   85028:	3c20      	subs	r4, #32
   8502a:	da35      	bge.n	85098 <__aeabi_dmul+0x164>
   8502c:	340c      	adds	r4, #12
   8502e:	dc1b      	bgt.n	85068 <__aeabi_dmul+0x134>
   85030:	f104 0414 	add.w	r4, r4, #20
   85034:	f1c4 0520 	rsb	r5, r4, #32
   85038:	fa00 f305 	lsl.w	r3, r0, r5
   8503c:	fa20 f004 	lsr.w	r0, r0, r4
   85040:	fa01 f205 	lsl.w	r2, r1, r5
   85044:	ea40 0002 	orr.w	r0, r0, r2
   85048:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   8504c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   85050:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   85054:	fa21 f604 	lsr.w	r6, r1, r4
   85058:	eb42 0106 	adc.w	r1, r2, r6
   8505c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   85060:	bf08      	it	eq
   85062:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   85066:	bd70      	pop	{r4, r5, r6, pc}
   85068:	f1c4 040c 	rsb	r4, r4, #12
   8506c:	f1c4 0520 	rsb	r5, r4, #32
   85070:	fa00 f304 	lsl.w	r3, r0, r4
   85074:	fa20 f005 	lsr.w	r0, r0, r5
   85078:	fa01 f204 	lsl.w	r2, r1, r4
   8507c:	ea40 0002 	orr.w	r0, r0, r2
   85080:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   85084:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   85088:	f141 0100 	adc.w	r1, r1, #0
   8508c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   85090:	bf08      	it	eq
   85092:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   85096:	bd70      	pop	{r4, r5, r6, pc}
   85098:	f1c4 0520 	rsb	r5, r4, #32
   8509c:	fa00 f205 	lsl.w	r2, r0, r5
   850a0:	ea4e 0e02 	orr.w	lr, lr, r2
   850a4:	fa20 f304 	lsr.w	r3, r0, r4
   850a8:	fa01 f205 	lsl.w	r2, r1, r5
   850ac:	ea43 0302 	orr.w	r3, r3, r2
   850b0:	fa21 f004 	lsr.w	r0, r1, r4
   850b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   850b8:	fa21 f204 	lsr.w	r2, r1, r4
   850bc:	ea20 0002 	bic.w	r0, r0, r2
   850c0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   850c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   850c8:	bf08      	it	eq
   850ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   850ce:	bd70      	pop	{r4, r5, r6, pc}
   850d0:	f094 0f00 	teq	r4, #0
   850d4:	d10f      	bne.n	850f6 <__aeabi_dmul+0x1c2>
   850d6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   850da:	0040      	lsls	r0, r0, #1
   850dc:	eb41 0101 	adc.w	r1, r1, r1
   850e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   850e4:	bf08      	it	eq
   850e6:	3c01      	subeq	r4, #1
   850e8:	d0f7      	beq.n	850da <__aeabi_dmul+0x1a6>
   850ea:	ea41 0106 	orr.w	r1, r1, r6
   850ee:	f095 0f00 	teq	r5, #0
   850f2:	bf18      	it	ne
   850f4:	4770      	bxne	lr
   850f6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   850fa:	0052      	lsls	r2, r2, #1
   850fc:	eb43 0303 	adc.w	r3, r3, r3
   85100:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   85104:	bf08      	it	eq
   85106:	3d01      	subeq	r5, #1
   85108:	d0f7      	beq.n	850fa <__aeabi_dmul+0x1c6>
   8510a:	ea43 0306 	orr.w	r3, r3, r6
   8510e:	4770      	bx	lr
   85110:	ea94 0f0c 	teq	r4, ip
   85114:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   85118:	bf18      	it	ne
   8511a:	ea95 0f0c 	teqne	r5, ip
   8511e:	d00c      	beq.n	8513a <__aeabi_dmul+0x206>
   85120:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   85124:	bf18      	it	ne
   85126:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8512a:	d1d1      	bne.n	850d0 <__aeabi_dmul+0x19c>
   8512c:	ea81 0103 	eor.w	r1, r1, r3
   85130:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   85134:	f04f 0000 	mov.w	r0, #0
   85138:	bd70      	pop	{r4, r5, r6, pc}
   8513a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8513e:	bf06      	itte	eq
   85140:	4610      	moveq	r0, r2
   85142:	4619      	moveq	r1, r3
   85144:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   85148:	d019      	beq.n	8517e <__aeabi_dmul+0x24a>
   8514a:	ea94 0f0c 	teq	r4, ip
   8514e:	d102      	bne.n	85156 <__aeabi_dmul+0x222>
   85150:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   85154:	d113      	bne.n	8517e <__aeabi_dmul+0x24a>
   85156:	ea95 0f0c 	teq	r5, ip
   8515a:	d105      	bne.n	85168 <__aeabi_dmul+0x234>
   8515c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   85160:	bf1c      	itt	ne
   85162:	4610      	movne	r0, r2
   85164:	4619      	movne	r1, r3
   85166:	d10a      	bne.n	8517e <__aeabi_dmul+0x24a>
   85168:	ea81 0103 	eor.w	r1, r1, r3
   8516c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   85170:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   85174:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   85178:	f04f 0000 	mov.w	r0, #0
   8517c:	bd70      	pop	{r4, r5, r6, pc}
   8517e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   85182:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   85186:	bd70      	pop	{r4, r5, r6, pc}

00085188 <__aeabi_ddiv>:
   85188:	b570      	push	{r4, r5, r6, lr}
   8518a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8518e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   85192:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   85196:	bf1d      	ittte	ne
   85198:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   8519c:	ea94 0f0c 	teqne	r4, ip
   851a0:	ea95 0f0c 	teqne	r5, ip
   851a4:	f000 f8a7 	bleq	852f6 <__aeabi_ddiv+0x16e>
   851a8:	eba4 0405 	sub.w	r4, r4, r5
   851ac:	ea81 0e03 	eor.w	lr, r1, r3
   851b0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   851b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
   851b8:	f000 8088 	beq.w	852cc <__aeabi_ddiv+0x144>
   851bc:	ea4f 3303 	mov.w	r3, r3, lsl #12
   851c0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   851c4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   851c8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   851cc:	ea4f 2202 	mov.w	r2, r2, lsl #8
   851d0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   851d4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   851d8:	ea4f 2600 	mov.w	r6, r0, lsl #8
   851dc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   851e0:	429d      	cmp	r5, r3
   851e2:	bf08      	it	eq
   851e4:	4296      	cmpeq	r6, r2
   851e6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   851ea:	f504 7440 	add.w	r4, r4, #768	; 0x300
   851ee:	d202      	bcs.n	851f6 <__aeabi_ddiv+0x6e>
   851f0:	085b      	lsrs	r3, r3, #1
   851f2:	ea4f 0232 	mov.w	r2, r2, rrx
   851f6:	1ab6      	subs	r6, r6, r2
   851f8:	eb65 0503 	sbc.w	r5, r5, r3
   851fc:	085b      	lsrs	r3, r3, #1
   851fe:	ea4f 0232 	mov.w	r2, r2, rrx
   85202:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   85206:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   8520a:	ebb6 0e02 	subs.w	lr, r6, r2
   8520e:	eb75 0e03 	sbcs.w	lr, r5, r3
   85212:	bf22      	ittt	cs
   85214:	1ab6      	subcs	r6, r6, r2
   85216:	4675      	movcs	r5, lr
   85218:	ea40 000c 	orrcs.w	r0, r0, ip
   8521c:	085b      	lsrs	r3, r3, #1
   8521e:	ea4f 0232 	mov.w	r2, r2, rrx
   85222:	ebb6 0e02 	subs.w	lr, r6, r2
   85226:	eb75 0e03 	sbcs.w	lr, r5, r3
   8522a:	bf22      	ittt	cs
   8522c:	1ab6      	subcs	r6, r6, r2
   8522e:	4675      	movcs	r5, lr
   85230:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   85234:	085b      	lsrs	r3, r3, #1
   85236:	ea4f 0232 	mov.w	r2, r2, rrx
   8523a:	ebb6 0e02 	subs.w	lr, r6, r2
   8523e:	eb75 0e03 	sbcs.w	lr, r5, r3
   85242:	bf22      	ittt	cs
   85244:	1ab6      	subcs	r6, r6, r2
   85246:	4675      	movcs	r5, lr
   85248:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   8524c:	085b      	lsrs	r3, r3, #1
   8524e:	ea4f 0232 	mov.w	r2, r2, rrx
   85252:	ebb6 0e02 	subs.w	lr, r6, r2
   85256:	eb75 0e03 	sbcs.w	lr, r5, r3
   8525a:	bf22      	ittt	cs
   8525c:	1ab6      	subcs	r6, r6, r2
   8525e:	4675      	movcs	r5, lr
   85260:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   85264:	ea55 0e06 	orrs.w	lr, r5, r6
   85268:	d018      	beq.n	8529c <__aeabi_ddiv+0x114>
   8526a:	ea4f 1505 	mov.w	r5, r5, lsl #4
   8526e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   85272:	ea4f 1606 	mov.w	r6, r6, lsl #4
   85276:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   8527a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   8527e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   85282:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   85286:	d1c0      	bne.n	8520a <__aeabi_ddiv+0x82>
   85288:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8528c:	d10b      	bne.n	852a6 <__aeabi_ddiv+0x11e>
   8528e:	ea41 0100 	orr.w	r1, r1, r0
   85292:	f04f 0000 	mov.w	r0, #0
   85296:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   8529a:	e7b6      	b.n	8520a <__aeabi_ddiv+0x82>
   8529c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   852a0:	bf04      	itt	eq
   852a2:	4301      	orreq	r1, r0
   852a4:	2000      	moveq	r0, #0
   852a6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   852aa:	bf88      	it	hi
   852ac:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   852b0:	f63f aeaf 	bhi.w	85012 <__aeabi_dmul+0xde>
   852b4:	ebb5 0c03 	subs.w	ip, r5, r3
   852b8:	bf04      	itt	eq
   852ba:	ebb6 0c02 	subseq.w	ip, r6, r2
   852be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   852c2:	f150 0000 	adcs.w	r0, r0, #0
   852c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   852ca:	bd70      	pop	{r4, r5, r6, pc}
   852cc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   852d0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   852d4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   852d8:	bfc2      	ittt	gt
   852da:	ebd4 050c 	rsbsgt	r5, r4, ip
   852de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   852e2:	bd70      	popgt	{r4, r5, r6, pc}
   852e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   852e8:	f04f 0e00 	mov.w	lr, #0
   852ec:	3c01      	subs	r4, #1
   852ee:	e690      	b.n	85012 <__aeabi_dmul+0xde>
   852f0:	ea45 0e06 	orr.w	lr, r5, r6
   852f4:	e68d      	b.n	85012 <__aeabi_dmul+0xde>
   852f6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   852fa:	ea94 0f0c 	teq	r4, ip
   852fe:	bf08      	it	eq
   85300:	ea95 0f0c 	teqeq	r5, ip
   85304:	f43f af3b 	beq.w	8517e <__aeabi_dmul+0x24a>
   85308:	ea94 0f0c 	teq	r4, ip
   8530c:	d10a      	bne.n	85324 <__aeabi_ddiv+0x19c>
   8530e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   85312:	f47f af34 	bne.w	8517e <__aeabi_dmul+0x24a>
   85316:	ea95 0f0c 	teq	r5, ip
   8531a:	f47f af25 	bne.w	85168 <__aeabi_dmul+0x234>
   8531e:	4610      	mov	r0, r2
   85320:	4619      	mov	r1, r3
   85322:	e72c      	b.n	8517e <__aeabi_dmul+0x24a>
   85324:	ea95 0f0c 	teq	r5, ip
   85328:	d106      	bne.n	85338 <__aeabi_ddiv+0x1b0>
   8532a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8532e:	f43f aefd 	beq.w	8512c <__aeabi_dmul+0x1f8>
   85332:	4610      	mov	r0, r2
   85334:	4619      	mov	r1, r3
   85336:	e722      	b.n	8517e <__aeabi_dmul+0x24a>
   85338:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8533c:	bf18      	it	ne
   8533e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   85342:	f47f aec5 	bne.w	850d0 <__aeabi_dmul+0x19c>
   85346:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8534a:	f47f af0d 	bne.w	85168 <__aeabi_dmul+0x234>
   8534e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   85352:	f47f aeeb 	bne.w	8512c <__aeabi_dmul+0x1f8>
   85356:	e712      	b.n	8517e <__aeabi_dmul+0x24a>

00085358 <__gedf2>:
   85358:	f04f 3cff 	mov.w	ip, #4294967295
   8535c:	e006      	b.n	8536c <__cmpdf2+0x4>
   8535e:	bf00      	nop

00085360 <__ledf2>:
   85360:	f04f 0c01 	mov.w	ip, #1
   85364:	e002      	b.n	8536c <__cmpdf2+0x4>
   85366:	bf00      	nop

00085368 <__cmpdf2>:
   85368:	f04f 0c01 	mov.w	ip, #1
   8536c:	f84d cd04 	str.w	ip, [sp, #-4]!
   85370:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   85374:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   85378:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   8537c:	bf18      	it	ne
   8537e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   85382:	d01b      	beq.n	853bc <__cmpdf2+0x54>
   85384:	b001      	add	sp, #4
   85386:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   8538a:	bf0c      	ite	eq
   8538c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   85390:	ea91 0f03 	teqne	r1, r3
   85394:	bf02      	ittt	eq
   85396:	ea90 0f02 	teqeq	r0, r2
   8539a:	2000      	moveq	r0, #0
   8539c:	4770      	bxeq	lr
   8539e:	f110 0f00 	cmn.w	r0, #0
   853a2:	ea91 0f03 	teq	r1, r3
   853a6:	bf58      	it	pl
   853a8:	4299      	cmppl	r1, r3
   853aa:	bf08      	it	eq
   853ac:	4290      	cmpeq	r0, r2
   853ae:	bf2c      	ite	cs
   853b0:	17d8      	asrcs	r0, r3, #31
   853b2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   853b6:	f040 0001 	orr.w	r0, r0, #1
   853ba:	4770      	bx	lr
   853bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   853c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   853c4:	d102      	bne.n	853cc <__cmpdf2+0x64>
   853c6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   853ca:	d107      	bne.n	853dc <__cmpdf2+0x74>
   853cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   853d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   853d4:	d1d6      	bne.n	85384 <__cmpdf2+0x1c>
   853d6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   853da:	d0d3      	beq.n	85384 <__cmpdf2+0x1c>
   853dc:	f85d 0b04 	ldr.w	r0, [sp], #4
   853e0:	4770      	bx	lr
   853e2:	bf00      	nop

000853e4 <__aeabi_cdrcmple>:
   853e4:	4684      	mov	ip, r0
   853e6:	4610      	mov	r0, r2
   853e8:	4662      	mov	r2, ip
   853ea:	468c      	mov	ip, r1
   853ec:	4619      	mov	r1, r3
   853ee:	4663      	mov	r3, ip
   853f0:	e000      	b.n	853f4 <__aeabi_cdcmpeq>
   853f2:	bf00      	nop

000853f4 <__aeabi_cdcmpeq>:
   853f4:	b501      	push	{r0, lr}
   853f6:	f7ff ffb7 	bl	85368 <__cmpdf2>
   853fa:	2800      	cmp	r0, #0
   853fc:	bf48      	it	mi
   853fe:	f110 0f00 	cmnmi.w	r0, #0
   85402:	bd01      	pop	{r0, pc}

00085404 <__aeabi_dcmpeq>:
   85404:	f84d ed08 	str.w	lr, [sp, #-8]!
   85408:	f7ff fff4 	bl	853f4 <__aeabi_cdcmpeq>
   8540c:	bf0c      	ite	eq
   8540e:	2001      	moveq	r0, #1
   85410:	2000      	movne	r0, #0
   85412:	f85d fb08 	ldr.w	pc, [sp], #8
   85416:	bf00      	nop

00085418 <__aeabi_dcmplt>:
   85418:	f84d ed08 	str.w	lr, [sp, #-8]!
   8541c:	f7ff ffea 	bl	853f4 <__aeabi_cdcmpeq>
   85420:	bf34      	ite	cc
   85422:	2001      	movcc	r0, #1
   85424:	2000      	movcs	r0, #0
   85426:	f85d fb08 	ldr.w	pc, [sp], #8
   8542a:	bf00      	nop

0008542c <__aeabi_dcmple>:
   8542c:	f84d ed08 	str.w	lr, [sp, #-8]!
   85430:	f7ff ffe0 	bl	853f4 <__aeabi_cdcmpeq>
   85434:	bf94      	ite	ls
   85436:	2001      	movls	r0, #1
   85438:	2000      	movhi	r0, #0
   8543a:	f85d fb08 	ldr.w	pc, [sp], #8
   8543e:	bf00      	nop

00085440 <__aeabi_dcmpge>:
   85440:	f84d ed08 	str.w	lr, [sp, #-8]!
   85444:	f7ff ffce 	bl	853e4 <__aeabi_cdrcmple>
   85448:	bf94      	ite	ls
   8544a:	2001      	movls	r0, #1
   8544c:	2000      	movhi	r0, #0
   8544e:	f85d fb08 	ldr.w	pc, [sp], #8
   85452:	bf00      	nop

00085454 <__aeabi_dcmpgt>:
   85454:	f84d ed08 	str.w	lr, [sp, #-8]!
   85458:	f7ff ffc4 	bl	853e4 <__aeabi_cdrcmple>
   8545c:	bf34      	ite	cc
   8545e:	2001      	movcc	r0, #1
   85460:	2000      	movcs	r0, #0
   85462:	f85d fb08 	ldr.w	pc, [sp], #8
   85466:	bf00      	nop

00085468 <__aeabi_d2iz>:
   85468:	ea4f 0241 	mov.w	r2, r1, lsl #1
   8546c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   85470:	d215      	bcs.n	8549e <__aeabi_d2iz+0x36>
   85472:	d511      	bpl.n	85498 <__aeabi_d2iz+0x30>
   85474:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   85478:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   8547c:	d912      	bls.n	854a4 <__aeabi_d2iz+0x3c>
   8547e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   85482:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   85486:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   8548a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8548e:	fa23 f002 	lsr.w	r0, r3, r2
   85492:	bf18      	it	ne
   85494:	4240      	negne	r0, r0
   85496:	4770      	bx	lr
   85498:	f04f 0000 	mov.w	r0, #0
   8549c:	4770      	bx	lr
   8549e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   854a2:	d105      	bne.n	854b0 <__aeabi_d2iz+0x48>
   854a4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   854a8:	bf08      	it	eq
   854aa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   854ae:	4770      	bx	lr
   854b0:	f04f 0000 	mov.w	r0, #0
   854b4:	4770      	bx	lr
   854b6:	bf00      	nop

000854b8 <__aeabi_d2uiz>:
   854b8:	004a      	lsls	r2, r1, #1
   854ba:	d211      	bcs.n	854e0 <__aeabi_d2uiz+0x28>
   854bc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   854c0:	d211      	bcs.n	854e6 <__aeabi_d2uiz+0x2e>
   854c2:	d50d      	bpl.n	854e0 <__aeabi_d2uiz+0x28>
   854c4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   854c8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   854cc:	d40e      	bmi.n	854ec <__aeabi_d2uiz+0x34>
   854ce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   854d2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   854d6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   854da:	fa23 f002 	lsr.w	r0, r3, r2
   854de:	4770      	bx	lr
   854e0:	f04f 0000 	mov.w	r0, #0
   854e4:	4770      	bx	lr
   854e6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   854ea:	d102      	bne.n	854f2 <__aeabi_d2uiz+0x3a>
   854ec:	f04f 30ff 	mov.w	r0, #4294967295
   854f0:	4770      	bx	lr
   854f2:	f04f 0000 	mov.w	r0, #0
   854f6:	4770      	bx	lr

000854f8 <__errno>:
   854f8:	4b01      	ldr	r3, [pc, #4]	; (85500 <__errno+0x8>)
   854fa:	6818      	ldr	r0, [r3, #0]
   854fc:	4770      	bx	lr
   854fe:	bf00      	nop
   85500:	20070690 	.word	0x20070690

00085504 <__libc_init_array>:
   85504:	b570      	push	{r4, r5, r6, lr}
   85506:	4e0f      	ldr	r6, [pc, #60]	; (85544 <__libc_init_array+0x40>)
   85508:	4d0f      	ldr	r5, [pc, #60]	; (85548 <__libc_init_array+0x44>)
   8550a:	1b76      	subs	r6, r6, r5
   8550c:	10b6      	asrs	r6, r6, #2
   8550e:	d007      	beq.n	85520 <__libc_init_array+0x1c>
   85510:	3d04      	subs	r5, #4
   85512:	2400      	movs	r4, #0
   85514:	3401      	adds	r4, #1
   85516:	f855 3f04 	ldr.w	r3, [r5, #4]!
   8551a:	4798      	blx	r3
   8551c:	42a6      	cmp	r6, r4
   8551e:	d1f9      	bne.n	85514 <__libc_init_array+0x10>
   85520:	4e0a      	ldr	r6, [pc, #40]	; (8554c <__libc_init_array+0x48>)
   85522:	4d0b      	ldr	r5, [pc, #44]	; (85550 <__libc_init_array+0x4c>)
   85524:	f003 f9dc 	bl	888e0 <_init>
   85528:	1b76      	subs	r6, r6, r5
   8552a:	10b6      	asrs	r6, r6, #2
   8552c:	d008      	beq.n	85540 <__libc_init_array+0x3c>
   8552e:	3d04      	subs	r5, #4
   85530:	2400      	movs	r4, #0
   85532:	3401      	adds	r4, #1
   85534:	f855 3f04 	ldr.w	r3, [r5, #4]!
   85538:	4798      	blx	r3
   8553a:	42a6      	cmp	r6, r4
   8553c:	d1f9      	bne.n	85532 <__libc_init_array+0x2e>
   8553e:	bd70      	pop	{r4, r5, r6, pc}
   85540:	bd70      	pop	{r4, r5, r6, pc}
   85542:	bf00      	nop
   85544:	000888ec 	.word	0x000888ec
   85548:	000888ec 	.word	0x000888ec
   8554c:	000888f4 	.word	0x000888f4
   85550:	000888ec 	.word	0x000888ec

00085554 <iprintf>:
   85554:	b40f      	push	{r0, r1, r2, r3}
   85556:	b510      	push	{r4, lr}
   85558:	4b07      	ldr	r3, [pc, #28]	; (85578 <iprintf+0x24>)
   8555a:	b082      	sub	sp, #8
   8555c:	ac04      	add	r4, sp, #16
   8555e:	f854 2b04 	ldr.w	r2, [r4], #4
   85562:	6818      	ldr	r0, [r3, #0]
   85564:	4623      	mov	r3, r4
   85566:	6881      	ldr	r1, [r0, #8]
   85568:	9401      	str	r4, [sp, #4]
   8556a:	f000 f9ed 	bl	85948 <_vfiprintf_r>
   8556e:	b002      	add	sp, #8
   85570:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   85574:	b004      	add	sp, #16
   85576:	4770      	bx	lr
   85578:	20070690 	.word	0x20070690

0008557c <memcpy>:
   8557c:	4684      	mov	ip, r0
   8557e:	ea41 0300 	orr.w	r3, r1, r0
   85582:	f013 0303 	ands.w	r3, r3, #3
   85586:	d149      	bne.n	8561c <memcpy+0xa0>
   85588:	3a40      	subs	r2, #64	; 0x40
   8558a:	d323      	bcc.n	855d4 <memcpy+0x58>
   8558c:	680b      	ldr	r3, [r1, #0]
   8558e:	6003      	str	r3, [r0, #0]
   85590:	684b      	ldr	r3, [r1, #4]
   85592:	6043      	str	r3, [r0, #4]
   85594:	688b      	ldr	r3, [r1, #8]
   85596:	6083      	str	r3, [r0, #8]
   85598:	68cb      	ldr	r3, [r1, #12]
   8559a:	60c3      	str	r3, [r0, #12]
   8559c:	690b      	ldr	r3, [r1, #16]
   8559e:	6103      	str	r3, [r0, #16]
   855a0:	694b      	ldr	r3, [r1, #20]
   855a2:	6143      	str	r3, [r0, #20]
   855a4:	698b      	ldr	r3, [r1, #24]
   855a6:	6183      	str	r3, [r0, #24]
   855a8:	69cb      	ldr	r3, [r1, #28]
   855aa:	61c3      	str	r3, [r0, #28]
   855ac:	6a0b      	ldr	r3, [r1, #32]
   855ae:	6203      	str	r3, [r0, #32]
   855b0:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   855b2:	6243      	str	r3, [r0, #36]	; 0x24
   855b4:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   855b6:	6283      	str	r3, [r0, #40]	; 0x28
   855b8:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   855ba:	62c3      	str	r3, [r0, #44]	; 0x2c
   855bc:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   855be:	6303      	str	r3, [r0, #48]	; 0x30
   855c0:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   855c2:	6343      	str	r3, [r0, #52]	; 0x34
   855c4:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   855c6:	6383      	str	r3, [r0, #56]	; 0x38
   855c8:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   855ca:	63c3      	str	r3, [r0, #60]	; 0x3c
   855cc:	3040      	adds	r0, #64	; 0x40
   855ce:	3140      	adds	r1, #64	; 0x40
   855d0:	3a40      	subs	r2, #64	; 0x40
   855d2:	d2db      	bcs.n	8558c <memcpy+0x10>
   855d4:	3230      	adds	r2, #48	; 0x30
   855d6:	d30b      	bcc.n	855f0 <memcpy+0x74>
   855d8:	680b      	ldr	r3, [r1, #0]
   855da:	6003      	str	r3, [r0, #0]
   855dc:	684b      	ldr	r3, [r1, #4]
   855de:	6043      	str	r3, [r0, #4]
   855e0:	688b      	ldr	r3, [r1, #8]
   855e2:	6083      	str	r3, [r0, #8]
   855e4:	68cb      	ldr	r3, [r1, #12]
   855e6:	60c3      	str	r3, [r0, #12]
   855e8:	3010      	adds	r0, #16
   855ea:	3110      	adds	r1, #16
   855ec:	3a10      	subs	r2, #16
   855ee:	d2f3      	bcs.n	855d8 <memcpy+0x5c>
   855f0:	320c      	adds	r2, #12
   855f2:	d305      	bcc.n	85600 <memcpy+0x84>
   855f4:	f851 3b04 	ldr.w	r3, [r1], #4
   855f8:	f840 3b04 	str.w	r3, [r0], #4
   855fc:	3a04      	subs	r2, #4
   855fe:	d2f9      	bcs.n	855f4 <memcpy+0x78>
   85600:	3204      	adds	r2, #4
   85602:	d008      	beq.n	85616 <memcpy+0x9a>
   85604:	07d2      	lsls	r2, r2, #31
   85606:	bf1c      	itt	ne
   85608:	f811 3b01 	ldrbne.w	r3, [r1], #1
   8560c:	f800 3b01 	strbne.w	r3, [r0], #1
   85610:	d301      	bcc.n	85616 <memcpy+0x9a>
   85612:	880b      	ldrh	r3, [r1, #0]
   85614:	8003      	strh	r3, [r0, #0]
   85616:	4660      	mov	r0, ip
   85618:	4770      	bx	lr
   8561a:	bf00      	nop
   8561c:	2a08      	cmp	r2, #8
   8561e:	d313      	bcc.n	85648 <memcpy+0xcc>
   85620:	078b      	lsls	r3, r1, #30
   85622:	d0b1      	beq.n	85588 <memcpy+0xc>
   85624:	f010 0303 	ands.w	r3, r0, #3
   85628:	d0ae      	beq.n	85588 <memcpy+0xc>
   8562a:	f1c3 0304 	rsb	r3, r3, #4
   8562e:	1ad2      	subs	r2, r2, r3
   85630:	07db      	lsls	r3, r3, #31
   85632:	bf1c      	itt	ne
   85634:	f811 3b01 	ldrbne.w	r3, [r1], #1
   85638:	f800 3b01 	strbne.w	r3, [r0], #1
   8563c:	d3a4      	bcc.n	85588 <memcpy+0xc>
   8563e:	f831 3b02 	ldrh.w	r3, [r1], #2
   85642:	f820 3b02 	strh.w	r3, [r0], #2
   85646:	e79f      	b.n	85588 <memcpy+0xc>
   85648:	3a04      	subs	r2, #4
   8564a:	d3d9      	bcc.n	85600 <memcpy+0x84>
   8564c:	3a01      	subs	r2, #1
   8564e:	f811 3b01 	ldrb.w	r3, [r1], #1
   85652:	f800 3b01 	strb.w	r3, [r0], #1
   85656:	d2f9      	bcs.n	8564c <memcpy+0xd0>
   85658:	780b      	ldrb	r3, [r1, #0]
   8565a:	7003      	strb	r3, [r0, #0]
   8565c:	784b      	ldrb	r3, [r1, #1]
   8565e:	7043      	strb	r3, [r0, #1]
   85660:	788b      	ldrb	r3, [r1, #2]
   85662:	7083      	strb	r3, [r0, #2]
   85664:	4660      	mov	r0, ip
   85666:	4770      	bx	lr

00085668 <memset>:
   85668:	b4f0      	push	{r4, r5, r6, r7}
   8566a:	0784      	lsls	r4, r0, #30
   8566c:	d043      	beq.n	856f6 <memset+0x8e>
   8566e:	1e54      	subs	r4, r2, #1
   85670:	2a00      	cmp	r2, #0
   85672:	d03e      	beq.n	856f2 <memset+0x8a>
   85674:	b2cd      	uxtb	r5, r1
   85676:	4603      	mov	r3, r0
   85678:	e003      	b.n	85682 <memset+0x1a>
   8567a:	1e62      	subs	r2, r4, #1
   8567c:	2c00      	cmp	r4, #0
   8567e:	d038      	beq.n	856f2 <memset+0x8a>
   85680:	4614      	mov	r4, r2
   85682:	f803 5b01 	strb.w	r5, [r3], #1
   85686:	079a      	lsls	r2, r3, #30
   85688:	d1f7      	bne.n	8567a <memset+0x12>
   8568a:	2c03      	cmp	r4, #3
   8568c:	d92a      	bls.n	856e4 <memset+0x7c>
   8568e:	b2cd      	uxtb	r5, r1
   85690:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   85694:	2c0f      	cmp	r4, #15
   85696:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   8569a:	d915      	bls.n	856c8 <memset+0x60>
   8569c:	f1a4 0710 	sub.w	r7, r4, #16
   856a0:	093f      	lsrs	r7, r7, #4
   856a2:	f103 0610 	add.w	r6, r3, #16
   856a6:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   856aa:	461a      	mov	r2, r3
   856ac:	6015      	str	r5, [r2, #0]
   856ae:	6055      	str	r5, [r2, #4]
   856b0:	6095      	str	r5, [r2, #8]
   856b2:	60d5      	str	r5, [r2, #12]
   856b4:	3210      	adds	r2, #16
   856b6:	42b2      	cmp	r2, r6
   856b8:	d1f8      	bne.n	856ac <memset+0x44>
   856ba:	f004 040f 	and.w	r4, r4, #15
   856be:	3701      	adds	r7, #1
   856c0:	2c03      	cmp	r4, #3
   856c2:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   856c6:	d90d      	bls.n	856e4 <memset+0x7c>
   856c8:	461e      	mov	r6, r3
   856ca:	4622      	mov	r2, r4
   856cc:	3a04      	subs	r2, #4
   856ce:	2a03      	cmp	r2, #3
   856d0:	f846 5b04 	str.w	r5, [r6], #4
   856d4:	d8fa      	bhi.n	856cc <memset+0x64>
   856d6:	1f22      	subs	r2, r4, #4
   856d8:	f022 0203 	bic.w	r2, r2, #3
   856dc:	3204      	adds	r2, #4
   856de:	4413      	add	r3, r2
   856e0:	f004 0403 	and.w	r4, r4, #3
   856e4:	b12c      	cbz	r4, 856f2 <memset+0x8a>
   856e6:	b2c9      	uxtb	r1, r1
   856e8:	441c      	add	r4, r3
   856ea:	f803 1b01 	strb.w	r1, [r3], #1
   856ee:	42a3      	cmp	r3, r4
   856f0:	d1fb      	bne.n	856ea <memset+0x82>
   856f2:	bcf0      	pop	{r4, r5, r6, r7}
   856f4:	4770      	bx	lr
   856f6:	4614      	mov	r4, r2
   856f8:	4603      	mov	r3, r0
   856fa:	e7c6      	b.n	8568a <memset+0x22>

000856fc <setbuf>:
   856fc:	2900      	cmp	r1, #0
   856fe:	bf0c      	ite	eq
   85700:	2202      	moveq	r2, #2
   85702:	2200      	movne	r2, #0
   85704:	f44f 6380 	mov.w	r3, #1024	; 0x400
   85708:	f000 b800 	b.w	8570c <setvbuf>

0008570c <setvbuf>:
   8570c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85710:	4d3c      	ldr	r5, [pc, #240]	; (85804 <setvbuf+0xf8>)
   85712:	4604      	mov	r4, r0
   85714:	682d      	ldr	r5, [r5, #0]
   85716:	4688      	mov	r8, r1
   85718:	4616      	mov	r6, r2
   8571a:	461f      	mov	r7, r3
   8571c:	b115      	cbz	r5, 85724 <setvbuf+0x18>
   8571e:	6bab      	ldr	r3, [r5, #56]	; 0x38
   85720:	2b00      	cmp	r3, #0
   85722:	d04f      	beq.n	857c4 <setvbuf+0xb8>
   85724:	2e02      	cmp	r6, #2
   85726:	d830      	bhi.n	8578a <setvbuf+0x7e>
   85728:	2f00      	cmp	r7, #0
   8572a:	db2e      	blt.n	8578a <setvbuf+0x7e>
   8572c:	4628      	mov	r0, r5
   8572e:	4621      	mov	r1, r4
   85730:	f001 f888 	bl	86844 <_fflush_r>
   85734:	89a3      	ldrh	r3, [r4, #12]
   85736:	2200      	movs	r2, #0
   85738:	6062      	str	r2, [r4, #4]
   8573a:	61a2      	str	r2, [r4, #24]
   8573c:	061a      	lsls	r2, r3, #24
   8573e:	d428      	bmi.n	85792 <setvbuf+0x86>
   85740:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   85744:	b29b      	uxth	r3, r3
   85746:	2e02      	cmp	r6, #2
   85748:	81a3      	strh	r3, [r4, #12]
   8574a:	d02d      	beq.n	857a8 <setvbuf+0x9c>
   8574c:	f1b8 0f00 	cmp.w	r8, #0
   85750:	d03c      	beq.n	857cc <setvbuf+0xc0>
   85752:	2e01      	cmp	r6, #1
   85754:	d013      	beq.n	8577e <setvbuf+0x72>
   85756:	b29b      	uxth	r3, r3
   85758:	f003 0008 	and.w	r0, r3, #8
   8575c:	4a2a      	ldr	r2, [pc, #168]	; (85808 <setvbuf+0xfc>)
   8575e:	b280      	uxth	r0, r0
   85760:	63ea      	str	r2, [r5, #60]	; 0x3c
   85762:	f8c4 8000 	str.w	r8, [r4]
   85766:	f8c4 8010 	str.w	r8, [r4, #16]
   8576a:	6167      	str	r7, [r4, #20]
   8576c:	b178      	cbz	r0, 8578e <setvbuf+0x82>
   8576e:	f013 0f03 	tst.w	r3, #3
   85772:	bf18      	it	ne
   85774:	2700      	movne	r7, #0
   85776:	60a7      	str	r7, [r4, #8]
   85778:	2000      	movs	r0, #0
   8577a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8577e:	f043 0301 	orr.w	r3, r3, #1
   85782:	427a      	negs	r2, r7
   85784:	81a3      	strh	r3, [r4, #12]
   85786:	61a2      	str	r2, [r4, #24]
   85788:	e7e5      	b.n	85756 <setvbuf+0x4a>
   8578a:	f04f 30ff 	mov.w	r0, #4294967295
   8578e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85792:	4628      	mov	r0, r5
   85794:	6921      	ldr	r1, [r4, #16]
   85796:	f001 f9b5 	bl	86b04 <_free_r>
   8579a:	89a3      	ldrh	r3, [r4, #12]
   8579c:	2e02      	cmp	r6, #2
   8579e:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   857a2:	b29b      	uxth	r3, r3
   857a4:	81a3      	strh	r3, [r4, #12]
   857a6:	d1d1      	bne.n	8574c <setvbuf+0x40>
   857a8:	2000      	movs	r0, #0
   857aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
   857ae:	f043 0302 	orr.w	r3, r3, #2
   857b2:	2500      	movs	r5, #0
   857b4:	2101      	movs	r1, #1
   857b6:	81a3      	strh	r3, [r4, #12]
   857b8:	60a5      	str	r5, [r4, #8]
   857ba:	6022      	str	r2, [r4, #0]
   857bc:	6122      	str	r2, [r4, #16]
   857be:	6161      	str	r1, [r4, #20]
   857c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   857c4:	4628      	mov	r0, r5
   857c6:	f001 f859 	bl	8687c <__sinit>
   857ca:	e7ab      	b.n	85724 <setvbuf+0x18>
   857cc:	2f00      	cmp	r7, #0
   857ce:	bf08      	it	eq
   857d0:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   857d4:	4638      	mov	r0, r7
   857d6:	f001 fc8b 	bl	870f0 <malloc>
   857da:	4680      	mov	r8, r0
   857dc:	b128      	cbz	r0, 857ea <setvbuf+0xde>
   857de:	89a3      	ldrh	r3, [r4, #12]
   857e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   857e4:	b29b      	uxth	r3, r3
   857e6:	81a3      	strh	r3, [r4, #12]
   857e8:	e7b3      	b.n	85752 <setvbuf+0x46>
   857ea:	f44f 6080 	mov.w	r0, #1024	; 0x400
   857ee:	f001 fc7f 	bl	870f0 <malloc>
   857f2:	4680      	mov	r8, r0
   857f4:	b918      	cbnz	r0, 857fe <setvbuf+0xf2>
   857f6:	89a3      	ldrh	r3, [r4, #12]
   857f8:	f04f 30ff 	mov.w	r0, #4294967295
   857fc:	e7d5      	b.n	857aa <setvbuf+0x9e>
   857fe:	f44f 6780 	mov.w	r7, #1024	; 0x400
   85802:	e7ec      	b.n	857de <setvbuf+0xd2>
   85804:	20070690 	.word	0x20070690
   85808:	00086871 	.word	0x00086871

0008580c <strlen>:
   8580c:	f020 0103 	bic.w	r1, r0, #3
   85810:	f010 0003 	ands.w	r0, r0, #3
   85814:	f1c0 0000 	rsb	r0, r0, #0
   85818:	f851 3b04 	ldr.w	r3, [r1], #4
   8581c:	f100 0c04 	add.w	ip, r0, #4
   85820:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   85824:	f06f 0200 	mvn.w	r2, #0
   85828:	bf1c      	itt	ne
   8582a:	fa22 f20c 	lsrne.w	r2, r2, ip
   8582e:	4313      	orrne	r3, r2
   85830:	f04f 0c01 	mov.w	ip, #1
   85834:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   85838:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   8583c:	eba3 020c 	sub.w	r2, r3, ip
   85840:	ea22 0203 	bic.w	r2, r2, r3
   85844:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   85848:	bf04      	itt	eq
   8584a:	f851 3b04 	ldreq.w	r3, [r1], #4
   8584e:	3004      	addeq	r0, #4
   85850:	d0f4      	beq.n	8583c <strlen+0x30>
   85852:	f013 0fff 	tst.w	r3, #255	; 0xff
   85856:	bf1f      	itttt	ne
   85858:	3001      	addne	r0, #1
   8585a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   8585e:	3001      	addne	r0, #1
   85860:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   85864:	bf18      	it	ne
   85866:	3001      	addne	r0, #1
   85868:	4770      	bx	lr
   8586a:	bf00      	nop

0008586c <strncpy>:
   8586c:	ea40 0301 	orr.w	r3, r0, r1
   85870:	079b      	lsls	r3, r3, #30
   85872:	b470      	push	{r4, r5, r6}
   85874:	d12a      	bne.n	858cc <strncpy+0x60>
   85876:	2a03      	cmp	r2, #3
   85878:	d928      	bls.n	858cc <strncpy+0x60>
   8587a:	460c      	mov	r4, r1
   8587c:	4603      	mov	r3, r0
   8587e:	4621      	mov	r1, r4
   85880:	f854 5b04 	ldr.w	r5, [r4], #4
   85884:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
   85888:	ea26 0605 	bic.w	r6, r6, r5
   8588c:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
   85890:	d105      	bne.n	8589e <strncpy+0x32>
   85892:	3a04      	subs	r2, #4
   85894:	2a03      	cmp	r2, #3
   85896:	f843 5b04 	str.w	r5, [r3], #4
   8589a:	4621      	mov	r1, r4
   8589c:	d8ef      	bhi.n	8587e <strncpy+0x12>
   8589e:	b19a      	cbz	r2, 858c8 <strncpy+0x5c>
   858a0:	780c      	ldrb	r4, [r1, #0]
   858a2:	3a01      	subs	r2, #1
   858a4:	701c      	strb	r4, [r3, #0]
   858a6:	3301      	adds	r3, #1
   858a8:	b13c      	cbz	r4, 858ba <strncpy+0x4e>
   858aa:	b16a      	cbz	r2, 858c8 <strncpy+0x5c>
   858ac:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   858b0:	3a01      	subs	r2, #1
   858b2:	f803 4b01 	strb.w	r4, [r3], #1
   858b6:	2c00      	cmp	r4, #0
   858b8:	d1f7      	bne.n	858aa <strncpy+0x3e>
   858ba:	b12a      	cbz	r2, 858c8 <strncpy+0x5c>
   858bc:	441a      	add	r2, r3
   858be:	2100      	movs	r1, #0
   858c0:	f803 1b01 	strb.w	r1, [r3], #1
   858c4:	4293      	cmp	r3, r2
   858c6:	d1fb      	bne.n	858c0 <strncpy+0x54>
   858c8:	bc70      	pop	{r4, r5, r6}
   858ca:	4770      	bx	lr
   858cc:	4603      	mov	r3, r0
   858ce:	e7e6      	b.n	8589e <strncpy+0x32>

000858d0 <__sprint_r.part.0>:
   858d0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   858d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   858d6:	049c      	lsls	r4, r3, #18
   858d8:	460e      	mov	r6, r1
   858da:	4680      	mov	r8, r0
   858dc:	4691      	mov	r9, r2
   858de:	d52a      	bpl.n	85936 <__sprint_r.part.0+0x66>
   858e0:	6893      	ldr	r3, [r2, #8]
   858e2:	6812      	ldr	r2, [r2, #0]
   858e4:	f102 0a08 	add.w	sl, r2, #8
   858e8:	b31b      	cbz	r3, 85932 <__sprint_r.part.0+0x62>
   858ea:	e91a 00a0 	ldmdb	sl, {r5, r7}
   858ee:	08bf      	lsrs	r7, r7, #2
   858f0:	d017      	beq.n	85922 <__sprint_r.part.0+0x52>
   858f2:	3d04      	subs	r5, #4
   858f4:	2400      	movs	r4, #0
   858f6:	e001      	b.n	858fc <__sprint_r.part.0+0x2c>
   858f8:	42a7      	cmp	r7, r4
   858fa:	d010      	beq.n	8591e <__sprint_r.part.0+0x4e>
   858fc:	4640      	mov	r0, r8
   858fe:	f855 1f04 	ldr.w	r1, [r5, #4]!
   85902:	4632      	mov	r2, r6
   85904:	f001 f850 	bl	869a8 <_fputwc_r>
   85908:	1c43      	adds	r3, r0, #1
   8590a:	f104 0401 	add.w	r4, r4, #1
   8590e:	d1f3      	bne.n	858f8 <__sprint_r.part.0+0x28>
   85910:	2300      	movs	r3, #0
   85912:	f8c9 3008 	str.w	r3, [r9, #8]
   85916:	f8c9 3004 	str.w	r3, [r9, #4]
   8591a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8591e:	f8d9 3008 	ldr.w	r3, [r9, #8]
   85922:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   85926:	f8c9 3008 	str.w	r3, [r9, #8]
   8592a:	f10a 0a08 	add.w	sl, sl, #8
   8592e:	2b00      	cmp	r3, #0
   85930:	d1db      	bne.n	858ea <__sprint_r.part.0+0x1a>
   85932:	2000      	movs	r0, #0
   85934:	e7ec      	b.n	85910 <__sprint_r.part.0+0x40>
   85936:	f001 f9b1 	bl	86c9c <__sfvwrite_r>
   8593a:	2300      	movs	r3, #0
   8593c:	f8c9 3008 	str.w	r3, [r9, #8]
   85940:	f8c9 3004 	str.w	r3, [r9, #4]
   85944:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00085948 <_vfiprintf_r>:
   85948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8594c:	b0b1      	sub	sp, #196	; 0xc4
   8594e:	461c      	mov	r4, r3
   85950:	9102      	str	r1, [sp, #8]
   85952:	4690      	mov	r8, r2
   85954:	9308      	str	r3, [sp, #32]
   85956:	9006      	str	r0, [sp, #24]
   85958:	b118      	cbz	r0, 85962 <_vfiprintf_r+0x1a>
   8595a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8595c:	2b00      	cmp	r3, #0
   8595e:	f000 80e8 	beq.w	85b32 <_vfiprintf_r+0x1ea>
   85962:	9d02      	ldr	r5, [sp, #8]
   85964:	89ab      	ldrh	r3, [r5, #12]
   85966:	b29a      	uxth	r2, r3
   85968:	0490      	lsls	r0, r2, #18
   8596a:	d407      	bmi.n	8597c <_vfiprintf_r+0x34>
   8596c:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   8596e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   85972:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   85976:	81ab      	strh	r3, [r5, #12]
   85978:	b29a      	uxth	r2, r3
   8597a:	6669      	str	r1, [r5, #100]	; 0x64
   8597c:	0711      	lsls	r1, r2, #28
   8597e:	f140 80b7 	bpl.w	85af0 <_vfiprintf_r+0x1a8>
   85982:	f8dd b008 	ldr.w	fp, [sp, #8]
   85986:	f8db 3010 	ldr.w	r3, [fp, #16]
   8598a:	2b00      	cmp	r3, #0
   8598c:	f000 80b0 	beq.w	85af0 <_vfiprintf_r+0x1a8>
   85990:	f002 021a 	and.w	r2, r2, #26
   85994:	2a0a      	cmp	r2, #10
   85996:	f000 80b7 	beq.w	85b08 <_vfiprintf_r+0x1c0>
   8599a:	2300      	movs	r3, #0
   8599c:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   859a0:	930a      	str	r3, [sp, #40]	; 0x28
   859a2:	9315      	str	r3, [sp, #84]	; 0x54
   859a4:	9314      	str	r3, [sp, #80]	; 0x50
   859a6:	9309      	str	r3, [sp, #36]	; 0x24
   859a8:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   859ac:	464e      	mov	r6, r9
   859ae:	f898 3000 	ldrb.w	r3, [r8]
   859b2:	2b00      	cmp	r3, #0
   859b4:	f000 84c8 	beq.w	86348 <_vfiprintf_r+0xa00>
   859b8:	2b25      	cmp	r3, #37	; 0x25
   859ba:	f000 84c5 	beq.w	86348 <_vfiprintf_r+0xa00>
   859be:	f108 0201 	add.w	r2, r8, #1
   859c2:	e001      	b.n	859c8 <_vfiprintf_r+0x80>
   859c4:	2b25      	cmp	r3, #37	; 0x25
   859c6:	d004      	beq.n	859d2 <_vfiprintf_r+0x8a>
   859c8:	7813      	ldrb	r3, [r2, #0]
   859ca:	4614      	mov	r4, r2
   859cc:	3201      	adds	r2, #1
   859ce:	2b00      	cmp	r3, #0
   859d0:	d1f8      	bne.n	859c4 <_vfiprintf_r+0x7c>
   859d2:	ebc8 0504 	rsb	r5, r8, r4
   859d6:	b195      	cbz	r5, 859fe <_vfiprintf_r+0xb6>
   859d8:	9b14      	ldr	r3, [sp, #80]	; 0x50
   859da:	9a15      	ldr	r2, [sp, #84]	; 0x54
   859dc:	3301      	adds	r3, #1
   859de:	442a      	add	r2, r5
   859e0:	2b07      	cmp	r3, #7
   859e2:	f8c6 8000 	str.w	r8, [r6]
   859e6:	6075      	str	r5, [r6, #4]
   859e8:	9215      	str	r2, [sp, #84]	; 0x54
   859ea:	9314      	str	r3, [sp, #80]	; 0x50
   859ec:	dd7b      	ble.n	85ae6 <_vfiprintf_r+0x19e>
   859ee:	2a00      	cmp	r2, #0
   859f0:	f040 84d5 	bne.w	8639e <_vfiprintf_r+0xa56>
   859f4:	9809      	ldr	r0, [sp, #36]	; 0x24
   859f6:	9214      	str	r2, [sp, #80]	; 0x50
   859f8:	4428      	add	r0, r5
   859fa:	464e      	mov	r6, r9
   859fc:	9009      	str	r0, [sp, #36]	; 0x24
   859fe:	7823      	ldrb	r3, [r4, #0]
   85a00:	2b00      	cmp	r3, #0
   85a02:	f000 83ed 	beq.w	861e0 <_vfiprintf_r+0x898>
   85a06:	2100      	movs	r1, #0
   85a08:	f04f 0200 	mov.w	r2, #0
   85a0c:	f04f 3cff 	mov.w	ip, #4294967295
   85a10:	7863      	ldrb	r3, [r4, #1]
   85a12:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   85a16:	9104      	str	r1, [sp, #16]
   85a18:	468a      	mov	sl, r1
   85a1a:	f104 0801 	add.w	r8, r4, #1
   85a1e:	4608      	mov	r0, r1
   85a20:	4665      	mov	r5, ip
   85a22:	f108 0801 	add.w	r8, r8, #1
   85a26:	f1a3 0220 	sub.w	r2, r3, #32
   85a2a:	2a58      	cmp	r2, #88	; 0x58
   85a2c:	f200 82d9 	bhi.w	85fe2 <_vfiprintf_r+0x69a>
   85a30:	e8df f012 	tbh	[pc, r2, lsl #1]
   85a34:	02d702cb 	.word	0x02d702cb
   85a38:	02d202d7 	.word	0x02d202d7
   85a3c:	02d702d7 	.word	0x02d702d7
   85a40:	02d702d7 	.word	0x02d702d7
   85a44:	02d702d7 	.word	0x02d702d7
   85a48:	028f0282 	.word	0x028f0282
   85a4c:	008402d7 	.word	0x008402d7
   85a50:	02d70293 	.word	0x02d70293
   85a54:	0196012b 	.word	0x0196012b
   85a58:	01960196 	.word	0x01960196
   85a5c:	01960196 	.word	0x01960196
   85a60:	01960196 	.word	0x01960196
   85a64:	01960196 	.word	0x01960196
   85a68:	02d702d7 	.word	0x02d702d7
   85a6c:	02d702d7 	.word	0x02d702d7
   85a70:	02d702d7 	.word	0x02d702d7
   85a74:	02d702d7 	.word	0x02d702d7
   85a78:	02d702d7 	.word	0x02d702d7
   85a7c:	02d70130 	.word	0x02d70130
   85a80:	02d702d7 	.word	0x02d702d7
   85a84:	02d702d7 	.word	0x02d702d7
   85a88:	02d702d7 	.word	0x02d702d7
   85a8c:	02d702d7 	.word	0x02d702d7
   85a90:	017b02d7 	.word	0x017b02d7
   85a94:	02d702d7 	.word	0x02d702d7
   85a98:	02d702d7 	.word	0x02d702d7
   85a9c:	01a402d7 	.word	0x01a402d7
   85aa0:	02d702d7 	.word	0x02d702d7
   85aa4:	02d701bf 	.word	0x02d701bf
   85aa8:	02d702d7 	.word	0x02d702d7
   85aac:	02d702d7 	.word	0x02d702d7
   85ab0:	02d702d7 	.word	0x02d702d7
   85ab4:	02d702d7 	.word	0x02d702d7
   85ab8:	01e402d7 	.word	0x01e402d7
   85abc:	02d701fa 	.word	0x02d701fa
   85ac0:	02d702d7 	.word	0x02d702d7
   85ac4:	01fa0216 	.word	0x01fa0216
   85ac8:	02d702d7 	.word	0x02d702d7
   85acc:	02d7021b 	.word	0x02d7021b
   85ad0:	00890228 	.word	0x00890228
   85ad4:	027d0266 	.word	0x027d0266
   85ad8:	023a02d7 	.word	0x023a02d7
   85adc:	011902d7 	.word	0x011902d7
   85ae0:	02d702d7 	.word	0x02d702d7
   85ae4:	02af      	.short	0x02af
   85ae6:	3608      	adds	r6, #8
   85ae8:	9809      	ldr	r0, [sp, #36]	; 0x24
   85aea:	4428      	add	r0, r5
   85aec:	9009      	str	r0, [sp, #36]	; 0x24
   85aee:	e786      	b.n	859fe <_vfiprintf_r+0xb6>
   85af0:	9806      	ldr	r0, [sp, #24]
   85af2:	9902      	ldr	r1, [sp, #8]
   85af4:	f000 fd90 	bl	86618 <__swsetup_r>
   85af8:	b9b0      	cbnz	r0, 85b28 <_vfiprintf_r+0x1e0>
   85afa:	9d02      	ldr	r5, [sp, #8]
   85afc:	89aa      	ldrh	r2, [r5, #12]
   85afe:	f002 021a 	and.w	r2, r2, #26
   85b02:	2a0a      	cmp	r2, #10
   85b04:	f47f af49 	bne.w	8599a <_vfiprintf_r+0x52>
   85b08:	f8dd b008 	ldr.w	fp, [sp, #8]
   85b0c:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   85b10:	2b00      	cmp	r3, #0
   85b12:	f6ff af42 	blt.w	8599a <_vfiprintf_r+0x52>
   85b16:	9806      	ldr	r0, [sp, #24]
   85b18:	4659      	mov	r1, fp
   85b1a:	4642      	mov	r2, r8
   85b1c:	4623      	mov	r3, r4
   85b1e:	f000 fd3d 	bl	8659c <__sbprintf>
   85b22:	b031      	add	sp, #196	; 0xc4
   85b24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85b28:	f04f 30ff 	mov.w	r0, #4294967295
   85b2c:	b031      	add	sp, #196	; 0xc4
   85b2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85b32:	f000 fea3 	bl	8687c <__sinit>
   85b36:	e714      	b.n	85962 <_vfiprintf_r+0x1a>
   85b38:	4240      	negs	r0, r0
   85b3a:	9308      	str	r3, [sp, #32]
   85b3c:	f04a 0a04 	orr.w	sl, sl, #4
   85b40:	f898 3000 	ldrb.w	r3, [r8]
   85b44:	e76d      	b.n	85a22 <_vfiprintf_r+0xda>
   85b46:	f01a 0320 	ands.w	r3, sl, #32
   85b4a:	9004      	str	r0, [sp, #16]
   85b4c:	46ac      	mov	ip, r5
   85b4e:	f000 80f4 	beq.w	85d3a <_vfiprintf_r+0x3f2>
   85b52:	f8dd b020 	ldr.w	fp, [sp, #32]
   85b56:	f10b 0307 	add.w	r3, fp, #7
   85b5a:	f023 0307 	bic.w	r3, r3, #7
   85b5e:	f103 0408 	add.w	r4, r3, #8
   85b62:	9408      	str	r4, [sp, #32]
   85b64:	e9d3 4500 	ldrd	r4, r5, [r3]
   85b68:	2300      	movs	r3, #0
   85b6a:	f04f 0000 	mov.w	r0, #0
   85b6e:	2100      	movs	r1, #0
   85b70:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   85b74:	f8cd c014 	str.w	ip, [sp, #20]
   85b78:	9107      	str	r1, [sp, #28]
   85b7a:	f1bc 0f00 	cmp.w	ip, #0
   85b7e:	bfa8      	it	ge
   85b80:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   85b84:	ea54 0205 	orrs.w	r2, r4, r5
   85b88:	f040 80ad 	bne.w	85ce6 <_vfiprintf_r+0x39e>
   85b8c:	f1bc 0f00 	cmp.w	ip, #0
   85b90:	f040 80a9 	bne.w	85ce6 <_vfiprintf_r+0x39e>
   85b94:	2b00      	cmp	r3, #0
   85b96:	f040 83c0 	bne.w	8631a <_vfiprintf_r+0x9d2>
   85b9a:	f01a 0f01 	tst.w	sl, #1
   85b9e:	f000 83bc 	beq.w	8631a <_vfiprintf_r+0x9d2>
   85ba2:	2330      	movs	r3, #48	; 0x30
   85ba4:	af30      	add	r7, sp, #192	; 0xc0
   85ba6:	f807 3d41 	strb.w	r3, [r7, #-65]!
   85baa:	ebc7 0409 	rsb	r4, r7, r9
   85bae:	9405      	str	r4, [sp, #20]
   85bb0:	f8dd b014 	ldr.w	fp, [sp, #20]
   85bb4:	9c07      	ldr	r4, [sp, #28]
   85bb6:	45e3      	cmp	fp, ip
   85bb8:	bfb8      	it	lt
   85bba:	46e3      	movlt	fp, ip
   85bbc:	f8cd b00c 	str.w	fp, [sp, #12]
   85bc0:	b11c      	cbz	r4, 85bca <_vfiprintf_r+0x282>
   85bc2:	f10b 0b01 	add.w	fp, fp, #1
   85bc6:	f8cd b00c 	str.w	fp, [sp, #12]
   85bca:	f01a 0502 	ands.w	r5, sl, #2
   85bce:	9507      	str	r5, [sp, #28]
   85bd0:	d005      	beq.n	85bde <_vfiprintf_r+0x296>
   85bd2:	f8dd b00c 	ldr.w	fp, [sp, #12]
   85bd6:	f10b 0b02 	add.w	fp, fp, #2
   85bda:	f8cd b00c 	str.w	fp, [sp, #12]
   85bde:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   85be2:	930b      	str	r3, [sp, #44]	; 0x2c
   85be4:	f040 821b 	bne.w	8601e <_vfiprintf_r+0x6d6>
   85be8:	9d04      	ldr	r5, [sp, #16]
   85bea:	f8dd b00c 	ldr.w	fp, [sp, #12]
   85bee:	ebcb 0405 	rsb	r4, fp, r5
   85bf2:	2c00      	cmp	r4, #0
   85bf4:	f340 8213 	ble.w	8601e <_vfiprintf_r+0x6d6>
   85bf8:	2c10      	cmp	r4, #16
   85bfa:	f340 8489 	ble.w	86510 <_vfiprintf_r+0xbc8>
   85bfe:	4dbe      	ldr	r5, [pc, #760]	; (85ef8 <_vfiprintf_r+0x5b0>)
   85c00:	9a15      	ldr	r2, [sp, #84]	; 0x54
   85c02:	462b      	mov	r3, r5
   85c04:	9814      	ldr	r0, [sp, #80]	; 0x50
   85c06:	4625      	mov	r5, r4
   85c08:	f04f 0b10 	mov.w	fp, #16
   85c0c:	4664      	mov	r4, ip
   85c0e:	46b4      	mov	ip, r6
   85c10:	461e      	mov	r6, r3
   85c12:	e006      	b.n	85c22 <_vfiprintf_r+0x2da>
   85c14:	1c83      	adds	r3, r0, #2
   85c16:	f10c 0c08 	add.w	ip, ip, #8
   85c1a:	4608      	mov	r0, r1
   85c1c:	3d10      	subs	r5, #16
   85c1e:	2d10      	cmp	r5, #16
   85c20:	dd11      	ble.n	85c46 <_vfiprintf_r+0x2fe>
   85c22:	1c41      	adds	r1, r0, #1
   85c24:	3210      	adds	r2, #16
   85c26:	2907      	cmp	r1, #7
   85c28:	9215      	str	r2, [sp, #84]	; 0x54
   85c2a:	e88c 0840 	stmia.w	ip, {r6, fp}
   85c2e:	9114      	str	r1, [sp, #80]	; 0x50
   85c30:	ddf0      	ble.n	85c14 <_vfiprintf_r+0x2cc>
   85c32:	2a00      	cmp	r2, #0
   85c34:	f040 81e6 	bne.w	86004 <_vfiprintf_r+0x6bc>
   85c38:	3d10      	subs	r5, #16
   85c3a:	2d10      	cmp	r5, #16
   85c3c:	f04f 0301 	mov.w	r3, #1
   85c40:	4610      	mov	r0, r2
   85c42:	46cc      	mov	ip, r9
   85c44:	dced      	bgt.n	85c22 <_vfiprintf_r+0x2da>
   85c46:	4631      	mov	r1, r6
   85c48:	4666      	mov	r6, ip
   85c4a:	46a4      	mov	ip, r4
   85c4c:	462c      	mov	r4, r5
   85c4e:	460d      	mov	r5, r1
   85c50:	4422      	add	r2, r4
   85c52:	2b07      	cmp	r3, #7
   85c54:	9215      	str	r2, [sp, #84]	; 0x54
   85c56:	6035      	str	r5, [r6, #0]
   85c58:	6074      	str	r4, [r6, #4]
   85c5a:	9314      	str	r3, [sp, #80]	; 0x50
   85c5c:	f300 836d 	bgt.w	8633a <_vfiprintf_r+0x9f2>
   85c60:	3608      	adds	r6, #8
   85c62:	1c59      	adds	r1, r3, #1
   85c64:	e1de      	b.n	86024 <_vfiprintf_r+0x6dc>
   85c66:	f01a 0f20 	tst.w	sl, #32
   85c6a:	9004      	str	r0, [sp, #16]
   85c6c:	46ac      	mov	ip, r5
   85c6e:	f000 808d 	beq.w	85d8c <_vfiprintf_r+0x444>
   85c72:	9d08      	ldr	r5, [sp, #32]
   85c74:	1deb      	adds	r3, r5, #7
   85c76:	f023 0307 	bic.w	r3, r3, #7
   85c7a:	f103 0b08 	add.w	fp, r3, #8
   85c7e:	e9d3 4500 	ldrd	r4, r5, [r3]
   85c82:	f8cd b020 	str.w	fp, [sp, #32]
   85c86:	2301      	movs	r3, #1
   85c88:	e76f      	b.n	85b6a <_vfiprintf_r+0x222>
   85c8a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   85c8e:	f898 3000 	ldrb.w	r3, [r8]
   85c92:	e6c6      	b.n	85a22 <_vfiprintf_r+0xda>
   85c94:	f04a 0a10 	orr.w	sl, sl, #16
   85c98:	f01a 0f20 	tst.w	sl, #32
   85c9c:	9004      	str	r0, [sp, #16]
   85c9e:	46ac      	mov	ip, r5
   85ca0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   85ca4:	f000 80c8 	beq.w	85e38 <_vfiprintf_r+0x4f0>
   85ca8:	9c08      	ldr	r4, [sp, #32]
   85caa:	1de1      	adds	r1, r4, #7
   85cac:	f021 0107 	bic.w	r1, r1, #7
   85cb0:	e9d1 2300 	ldrd	r2, r3, [r1]
   85cb4:	3108      	adds	r1, #8
   85cb6:	9108      	str	r1, [sp, #32]
   85cb8:	4614      	mov	r4, r2
   85cba:	461d      	mov	r5, r3
   85cbc:	2a00      	cmp	r2, #0
   85cbe:	f173 0b00 	sbcs.w	fp, r3, #0
   85cc2:	f2c0 83ce 	blt.w	86462 <_vfiprintf_r+0xb1a>
   85cc6:	f1bc 0f00 	cmp.w	ip, #0
   85cca:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   85cce:	bfa8      	it	ge
   85cd0:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   85cd4:	ea54 0205 	orrs.w	r2, r4, r5
   85cd8:	9007      	str	r0, [sp, #28]
   85cda:	f8cd c014 	str.w	ip, [sp, #20]
   85cde:	f04f 0301 	mov.w	r3, #1
   85ce2:	f43f af53 	beq.w	85b8c <_vfiprintf_r+0x244>
   85ce6:	2b01      	cmp	r3, #1
   85ce8:	f000 8319 	beq.w	8631e <_vfiprintf_r+0x9d6>
   85cec:	2b02      	cmp	r3, #2
   85cee:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   85cf2:	f040 824c 	bne.w	8618e <_vfiprintf_r+0x846>
   85cf6:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   85cfa:	4619      	mov	r1, r3
   85cfc:	f004 000f 	and.w	r0, r4, #15
   85d00:	0922      	lsrs	r2, r4, #4
   85d02:	f81b 0000 	ldrb.w	r0, [fp, r0]
   85d06:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   85d0a:	092b      	lsrs	r3, r5, #4
   85d0c:	7008      	strb	r0, [r1, #0]
   85d0e:	ea52 0003 	orrs.w	r0, r2, r3
   85d12:	460f      	mov	r7, r1
   85d14:	4614      	mov	r4, r2
   85d16:	461d      	mov	r5, r3
   85d18:	f101 31ff 	add.w	r1, r1, #4294967295
   85d1c:	d1ee      	bne.n	85cfc <_vfiprintf_r+0x3b4>
   85d1e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   85d22:	ebc7 0309 	rsb	r3, r7, r9
   85d26:	9305      	str	r3, [sp, #20]
   85d28:	e742      	b.n	85bb0 <_vfiprintf_r+0x268>
   85d2a:	f04a 0a10 	orr.w	sl, sl, #16
   85d2e:	f01a 0320 	ands.w	r3, sl, #32
   85d32:	9004      	str	r0, [sp, #16]
   85d34:	46ac      	mov	ip, r5
   85d36:	f47f af0c 	bne.w	85b52 <_vfiprintf_r+0x20a>
   85d3a:	f01a 0210 	ands.w	r2, sl, #16
   85d3e:	f040 8311 	bne.w	86364 <_vfiprintf_r+0xa1c>
   85d42:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   85d46:	f000 830d 	beq.w	86364 <_vfiprintf_r+0xa1c>
   85d4a:	f8dd b020 	ldr.w	fp, [sp, #32]
   85d4e:	4613      	mov	r3, r2
   85d50:	f8bb 4000 	ldrh.w	r4, [fp]
   85d54:	f10b 0b04 	add.w	fp, fp, #4
   85d58:	2500      	movs	r5, #0
   85d5a:	f8cd b020 	str.w	fp, [sp, #32]
   85d5e:	e704      	b.n	85b6a <_vfiprintf_r+0x222>
   85d60:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   85d64:	2000      	movs	r0, #0
   85d66:	f818 3b01 	ldrb.w	r3, [r8], #1
   85d6a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   85d6e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   85d72:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   85d76:	2a09      	cmp	r2, #9
   85d78:	d9f5      	bls.n	85d66 <_vfiprintf_r+0x41e>
   85d7a:	e654      	b.n	85a26 <_vfiprintf_r+0xde>
   85d7c:	f04a 0a10 	orr.w	sl, sl, #16
   85d80:	f01a 0f20 	tst.w	sl, #32
   85d84:	9004      	str	r0, [sp, #16]
   85d86:	46ac      	mov	ip, r5
   85d88:	f47f af73 	bne.w	85c72 <_vfiprintf_r+0x32a>
   85d8c:	f01a 0f10 	tst.w	sl, #16
   85d90:	f040 82ef 	bne.w	86372 <_vfiprintf_r+0xa2a>
   85d94:	f01a 0f40 	tst.w	sl, #64	; 0x40
   85d98:	f000 82eb 	beq.w	86372 <_vfiprintf_r+0xa2a>
   85d9c:	f8dd b020 	ldr.w	fp, [sp, #32]
   85da0:	2500      	movs	r5, #0
   85da2:	f8bb 4000 	ldrh.w	r4, [fp]
   85da6:	f10b 0b04 	add.w	fp, fp, #4
   85daa:	2301      	movs	r3, #1
   85dac:	f8cd b020 	str.w	fp, [sp, #32]
   85db0:	e6db      	b.n	85b6a <_vfiprintf_r+0x222>
   85db2:	46ac      	mov	ip, r5
   85db4:	4d51      	ldr	r5, [pc, #324]	; (85efc <_vfiprintf_r+0x5b4>)
   85db6:	f01a 0f20 	tst.w	sl, #32
   85dba:	9004      	str	r0, [sp, #16]
   85dbc:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   85dc0:	950a      	str	r5, [sp, #40]	; 0x28
   85dc2:	f000 80f0 	beq.w	85fa6 <_vfiprintf_r+0x65e>
   85dc6:	9d08      	ldr	r5, [sp, #32]
   85dc8:	1dea      	adds	r2, r5, #7
   85dca:	f022 0207 	bic.w	r2, r2, #7
   85dce:	f102 0b08 	add.w	fp, r2, #8
   85dd2:	f8cd b020 	str.w	fp, [sp, #32]
   85dd6:	e9d2 4500 	ldrd	r4, r5, [r2]
   85dda:	f01a 0f01 	tst.w	sl, #1
   85dde:	f000 82aa 	beq.w	86336 <_vfiprintf_r+0x9ee>
   85de2:	ea54 0b05 	orrs.w	fp, r4, r5
   85de6:	f000 82a6 	beq.w	86336 <_vfiprintf_r+0x9ee>
   85dea:	2230      	movs	r2, #48	; 0x30
   85dec:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   85df0:	f04a 0a02 	orr.w	sl, sl, #2
   85df4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   85df8:	2302      	movs	r3, #2
   85dfa:	e6b6      	b.n	85b6a <_vfiprintf_r+0x222>
   85dfc:	9b08      	ldr	r3, [sp, #32]
   85dfe:	f8dd b020 	ldr.w	fp, [sp, #32]
   85e02:	681b      	ldr	r3, [r3, #0]
   85e04:	2401      	movs	r4, #1
   85e06:	f04f 0500 	mov.w	r5, #0
   85e0a:	f10b 0b04 	add.w	fp, fp, #4
   85e0e:	9004      	str	r0, [sp, #16]
   85e10:	9403      	str	r4, [sp, #12]
   85e12:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   85e16:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   85e1a:	f8cd b020 	str.w	fp, [sp, #32]
   85e1e:	9405      	str	r4, [sp, #20]
   85e20:	af16      	add	r7, sp, #88	; 0x58
   85e22:	f04f 0c00 	mov.w	ip, #0
   85e26:	e6d0      	b.n	85bca <_vfiprintf_r+0x282>
   85e28:	f01a 0f20 	tst.w	sl, #32
   85e2c:	9004      	str	r0, [sp, #16]
   85e2e:	46ac      	mov	ip, r5
   85e30:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   85e34:	f47f af38 	bne.w	85ca8 <_vfiprintf_r+0x360>
   85e38:	f01a 0f10 	tst.w	sl, #16
   85e3c:	f040 82a7 	bne.w	8638e <_vfiprintf_r+0xa46>
   85e40:	f01a 0f40 	tst.w	sl, #64	; 0x40
   85e44:	f000 82a3 	beq.w	8638e <_vfiprintf_r+0xa46>
   85e48:	f8dd b020 	ldr.w	fp, [sp, #32]
   85e4c:	f9bb 4000 	ldrsh.w	r4, [fp]
   85e50:	f10b 0b04 	add.w	fp, fp, #4
   85e54:	17e5      	asrs	r5, r4, #31
   85e56:	4622      	mov	r2, r4
   85e58:	462b      	mov	r3, r5
   85e5a:	f8cd b020 	str.w	fp, [sp, #32]
   85e5e:	e72d      	b.n	85cbc <_vfiprintf_r+0x374>
   85e60:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   85e64:	f898 3000 	ldrb.w	r3, [r8]
   85e68:	e5db      	b.n	85a22 <_vfiprintf_r+0xda>
   85e6a:	f898 3000 	ldrb.w	r3, [r8]
   85e6e:	4642      	mov	r2, r8
   85e70:	2b6c      	cmp	r3, #108	; 0x6c
   85e72:	bf03      	ittte	eq
   85e74:	f108 0801 	addeq.w	r8, r8, #1
   85e78:	f04a 0a20 	orreq.w	sl, sl, #32
   85e7c:	7853      	ldrbeq	r3, [r2, #1]
   85e7e:	f04a 0a10 	orrne.w	sl, sl, #16
   85e82:	e5ce      	b.n	85a22 <_vfiprintf_r+0xda>
   85e84:	f01a 0f20 	tst.w	sl, #32
   85e88:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   85e8c:	f000 82f7 	beq.w	8647e <_vfiprintf_r+0xb36>
   85e90:	9c08      	ldr	r4, [sp, #32]
   85e92:	6821      	ldr	r1, [r4, #0]
   85e94:	9c09      	ldr	r4, [sp, #36]	; 0x24
   85e96:	17e5      	asrs	r5, r4, #31
   85e98:	462b      	mov	r3, r5
   85e9a:	9d08      	ldr	r5, [sp, #32]
   85e9c:	4622      	mov	r2, r4
   85e9e:	3504      	adds	r5, #4
   85ea0:	9508      	str	r5, [sp, #32]
   85ea2:	e9c1 2300 	strd	r2, r3, [r1]
   85ea6:	e582      	b.n	859ae <_vfiprintf_r+0x66>
   85ea8:	9c08      	ldr	r4, [sp, #32]
   85eaa:	46ac      	mov	ip, r5
   85eac:	6827      	ldr	r7, [r4, #0]
   85eae:	f04f 0500 	mov.w	r5, #0
   85eb2:	9004      	str	r0, [sp, #16]
   85eb4:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   85eb8:	3404      	adds	r4, #4
   85eba:	2f00      	cmp	r7, #0
   85ebc:	f000 8332 	beq.w	86524 <_vfiprintf_r+0xbdc>
   85ec0:	f1bc 0f00 	cmp.w	ip, #0
   85ec4:	4638      	mov	r0, r7
   85ec6:	f2c0 8307 	blt.w	864d8 <_vfiprintf_r+0xb90>
   85eca:	4662      	mov	r2, ip
   85ecc:	2100      	movs	r1, #0
   85ece:	f8cd c004 	str.w	ip, [sp, #4]
   85ed2:	f001 fbb1 	bl	87638 <memchr>
   85ed6:	f8dd c004 	ldr.w	ip, [sp, #4]
   85eda:	2800      	cmp	r0, #0
   85edc:	f000 833a 	beq.w	86554 <_vfiprintf_r+0xc0c>
   85ee0:	1bc0      	subs	r0, r0, r7
   85ee2:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   85ee6:	4560      	cmp	r0, ip
   85ee8:	bfa8      	it	ge
   85eea:	4660      	movge	r0, ip
   85eec:	9005      	str	r0, [sp, #20]
   85eee:	9408      	str	r4, [sp, #32]
   85ef0:	9507      	str	r5, [sp, #28]
   85ef2:	f04f 0c00 	mov.w	ip, #0
   85ef6:	e65b      	b.n	85bb0 <_vfiprintf_r+0x268>
   85ef8:	000888d0 	.word	0x000888d0
   85efc:	00088890 	.word	0x00088890
   85f00:	9b08      	ldr	r3, [sp, #32]
   85f02:	f8dd b020 	ldr.w	fp, [sp, #32]
   85f06:	9004      	str	r0, [sp, #16]
   85f08:	48b2      	ldr	r0, [pc, #712]	; (861d4 <_vfiprintf_r+0x88c>)
   85f0a:	681c      	ldr	r4, [r3, #0]
   85f0c:	2230      	movs	r2, #48	; 0x30
   85f0e:	2378      	movs	r3, #120	; 0x78
   85f10:	f10b 0b04 	add.w	fp, fp, #4
   85f14:	46ac      	mov	ip, r5
   85f16:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   85f1a:	f04a 0a02 	orr.w	sl, sl, #2
   85f1e:	f8cd b020 	str.w	fp, [sp, #32]
   85f22:	2500      	movs	r5, #0
   85f24:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   85f28:	900a      	str	r0, [sp, #40]	; 0x28
   85f2a:	2302      	movs	r3, #2
   85f2c:	e61d      	b.n	85b6a <_vfiprintf_r+0x222>
   85f2e:	f04a 0a20 	orr.w	sl, sl, #32
   85f32:	f898 3000 	ldrb.w	r3, [r8]
   85f36:	e574      	b.n	85a22 <_vfiprintf_r+0xda>
   85f38:	f8dd b020 	ldr.w	fp, [sp, #32]
   85f3c:	f8db 0000 	ldr.w	r0, [fp]
   85f40:	f10b 0304 	add.w	r3, fp, #4
   85f44:	2800      	cmp	r0, #0
   85f46:	f6ff adf7 	blt.w	85b38 <_vfiprintf_r+0x1f0>
   85f4a:	9308      	str	r3, [sp, #32]
   85f4c:	f898 3000 	ldrb.w	r3, [r8]
   85f50:	e567      	b.n	85a22 <_vfiprintf_r+0xda>
   85f52:	f898 3000 	ldrb.w	r3, [r8]
   85f56:	212b      	movs	r1, #43	; 0x2b
   85f58:	e563      	b.n	85a22 <_vfiprintf_r+0xda>
   85f5a:	f898 3000 	ldrb.w	r3, [r8]
   85f5e:	f108 0401 	add.w	r4, r8, #1
   85f62:	2b2a      	cmp	r3, #42	; 0x2a
   85f64:	f000 8305 	beq.w	86572 <_vfiprintf_r+0xc2a>
   85f68:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   85f6c:	2a09      	cmp	r2, #9
   85f6e:	bf98      	it	ls
   85f70:	2500      	movls	r5, #0
   85f72:	f200 82fa 	bhi.w	8656a <_vfiprintf_r+0xc22>
   85f76:	f814 3b01 	ldrb.w	r3, [r4], #1
   85f7a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   85f7e:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   85f82:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   85f86:	2a09      	cmp	r2, #9
   85f88:	d9f5      	bls.n	85f76 <_vfiprintf_r+0x62e>
   85f8a:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   85f8e:	46a0      	mov	r8, r4
   85f90:	e549      	b.n	85a26 <_vfiprintf_r+0xde>
   85f92:	4c90      	ldr	r4, [pc, #576]	; (861d4 <_vfiprintf_r+0x88c>)
   85f94:	f01a 0f20 	tst.w	sl, #32
   85f98:	9004      	str	r0, [sp, #16]
   85f9a:	46ac      	mov	ip, r5
   85f9c:	940a      	str	r4, [sp, #40]	; 0x28
   85f9e:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   85fa2:	f47f af10 	bne.w	85dc6 <_vfiprintf_r+0x47e>
   85fa6:	f01a 0f10 	tst.w	sl, #16
   85faa:	f040 81ea 	bne.w	86382 <_vfiprintf_r+0xa3a>
   85fae:	f01a 0f40 	tst.w	sl, #64	; 0x40
   85fb2:	f000 81e6 	beq.w	86382 <_vfiprintf_r+0xa3a>
   85fb6:	f8dd b020 	ldr.w	fp, [sp, #32]
   85fba:	2500      	movs	r5, #0
   85fbc:	f8bb 4000 	ldrh.w	r4, [fp]
   85fc0:	f10b 0b04 	add.w	fp, fp, #4
   85fc4:	f8cd b020 	str.w	fp, [sp, #32]
   85fc8:	e707      	b.n	85dda <_vfiprintf_r+0x492>
   85fca:	f898 3000 	ldrb.w	r3, [r8]
   85fce:	2900      	cmp	r1, #0
   85fd0:	f47f ad27 	bne.w	85a22 <_vfiprintf_r+0xda>
   85fd4:	2120      	movs	r1, #32
   85fd6:	e524      	b.n	85a22 <_vfiprintf_r+0xda>
   85fd8:	f04a 0a01 	orr.w	sl, sl, #1
   85fdc:	f898 3000 	ldrb.w	r3, [r8]
   85fe0:	e51f      	b.n	85a22 <_vfiprintf_r+0xda>
   85fe2:	9004      	str	r0, [sp, #16]
   85fe4:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   85fe8:	2b00      	cmp	r3, #0
   85fea:	f000 80f9 	beq.w	861e0 <_vfiprintf_r+0x898>
   85fee:	2501      	movs	r5, #1
   85ff0:	f04f 0b00 	mov.w	fp, #0
   85ff4:	9503      	str	r5, [sp, #12]
   85ff6:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   85ffa:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   85ffe:	9505      	str	r5, [sp, #20]
   86000:	af16      	add	r7, sp, #88	; 0x58
   86002:	e70e      	b.n	85e22 <_vfiprintf_r+0x4da>
   86004:	9806      	ldr	r0, [sp, #24]
   86006:	9902      	ldr	r1, [sp, #8]
   86008:	aa13      	add	r2, sp, #76	; 0x4c
   8600a:	f7ff fc61 	bl	858d0 <__sprint_r.part.0>
   8600e:	2800      	cmp	r0, #0
   86010:	f040 80ed 	bne.w	861ee <_vfiprintf_r+0x8a6>
   86014:	9814      	ldr	r0, [sp, #80]	; 0x50
   86016:	9a15      	ldr	r2, [sp, #84]	; 0x54
   86018:	1c43      	adds	r3, r0, #1
   8601a:	46cc      	mov	ip, r9
   8601c:	e5fe      	b.n	85c1c <_vfiprintf_r+0x2d4>
   8601e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   86020:	9a15      	ldr	r2, [sp, #84]	; 0x54
   86022:	1c59      	adds	r1, r3, #1
   86024:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   86028:	b168      	cbz	r0, 86046 <_vfiprintf_r+0x6fe>
   8602a:	3201      	adds	r2, #1
   8602c:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   86030:	2301      	movs	r3, #1
   86032:	2907      	cmp	r1, #7
   86034:	9215      	str	r2, [sp, #84]	; 0x54
   86036:	9114      	str	r1, [sp, #80]	; 0x50
   86038:	e886 0009 	stmia.w	r6, {r0, r3}
   8603c:	f300 8160 	bgt.w	86300 <_vfiprintf_r+0x9b8>
   86040:	460b      	mov	r3, r1
   86042:	3608      	adds	r6, #8
   86044:	3101      	adds	r1, #1
   86046:	9c07      	ldr	r4, [sp, #28]
   86048:	b164      	cbz	r4, 86064 <_vfiprintf_r+0x71c>
   8604a:	3202      	adds	r2, #2
   8604c:	a812      	add	r0, sp, #72	; 0x48
   8604e:	2302      	movs	r3, #2
   86050:	2907      	cmp	r1, #7
   86052:	9215      	str	r2, [sp, #84]	; 0x54
   86054:	9114      	str	r1, [sp, #80]	; 0x50
   86056:	e886 0009 	stmia.w	r6, {r0, r3}
   8605a:	f300 8157 	bgt.w	8630c <_vfiprintf_r+0x9c4>
   8605e:	460b      	mov	r3, r1
   86060:	3608      	adds	r6, #8
   86062:	3101      	adds	r1, #1
   86064:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   86066:	2d80      	cmp	r5, #128	; 0x80
   86068:	f000 8101 	beq.w	8626e <_vfiprintf_r+0x926>
   8606c:	9d05      	ldr	r5, [sp, #20]
   8606e:	ebc5 040c 	rsb	r4, r5, ip
   86072:	2c00      	cmp	r4, #0
   86074:	dd2f      	ble.n	860d6 <_vfiprintf_r+0x78e>
   86076:	2c10      	cmp	r4, #16
   86078:	4d57      	ldr	r5, [pc, #348]	; (861d8 <_vfiprintf_r+0x890>)
   8607a:	dd22      	ble.n	860c2 <_vfiprintf_r+0x77a>
   8607c:	4630      	mov	r0, r6
   8607e:	f04f 0b10 	mov.w	fp, #16
   86082:	462e      	mov	r6, r5
   86084:	4625      	mov	r5, r4
   86086:	9c06      	ldr	r4, [sp, #24]
   86088:	e006      	b.n	86098 <_vfiprintf_r+0x750>
   8608a:	f103 0c02 	add.w	ip, r3, #2
   8608e:	3008      	adds	r0, #8
   86090:	460b      	mov	r3, r1
   86092:	3d10      	subs	r5, #16
   86094:	2d10      	cmp	r5, #16
   86096:	dd10      	ble.n	860ba <_vfiprintf_r+0x772>
   86098:	1c59      	adds	r1, r3, #1
   8609a:	3210      	adds	r2, #16
   8609c:	2907      	cmp	r1, #7
   8609e:	9215      	str	r2, [sp, #84]	; 0x54
   860a0:	e880 0840 	stmia.w	r0, {r6, fp}
   860a4:	9114      	str	r1, [sp, #80]	; 0x50
   860a6:	ddf0      	ble.n	8608a <_vfiprintf_r+0x742>
   860a8:	2a00      	cmp	r2, #0
   860aa:	d163      	bne.n	86174 <_vfiprintf_r+0x82c>
   860ac:	3d10      	subs	r5, #16
   860ae:	2d10      	cmp	r5, #16
   860b0:	f04f 0c01 	mov.w	ip, #1
   860b4:	4613      	mov	r3, r2
   860b6:	4648      	mov	r0, r9
   860b8:	dcee      	bgt.n	86098 <_vfiprintf_r+0x750>
   860ba:	462c      	mov	r4, r5
   860bc:	4661      	mov	r1, ip
   860be:	4635      	mov	r5, r6
   860c0:	4606      	mov	r6, r0
   860c2:	4422      	add	r2, r4
   860c4:	2907      	cmp	r1, #7
   860c6:	9215      	str	r2, [sp, #84]	; 0x54
   860c8:	6035      	str	r5, [r6, #0]
   860ca:	6074      	str	r4, [r6, #4]
   860cc:	9114      	str	r1, [sp, #80]	; 0x50
   860ce:	f300 80c1 	bgt.w	86254 <_vfiprintf_r+0x90c>
   860d2:	3608      	adds	r6, #8
   860d4:	3101      	adds	r1, #1
   860d6:	9d05      	ldr	r5, [sp, #20]
   860d8:	2907      	cmp	r1, #7
   860da:	442a      	add	r2, r5
   860dc:	9215      	str	r2, [sp, #84]	; 0x54
   860de:	6037      	str	r7, [r6, #0]
   860e0:	6075      	str	r5, [r6, #4]
   860e2:	9114      	str	r1, [sp, #80]	; 0x50
   860e4:	f340 80c1 	ble.w	8626a <_vfiprintf_r+0x922>
   860e8:	2a00      	cmp	r2, #0
   860ea:	f040 8130 	bne.w	8634e <_vfiprintf_r+0xa06>
   860ee:	9214      	str	r2, [sp, #80]	; 0x50
   860f0:	464e      	mov	r6, r9
   860f2:	f01a 0f04 	tst.w	sl, #4
   860f6:	f000 808b 	beq.w	86210 <_vfiprintf_r+0x8c8>
   860fa:	9d04      	ldr	r5, [sp, #16]
   860fc:	f8dd b00c 	ldr.w	fp, [sp, #12]
   86100:	ebcb 0405 	rsb	r4, fp, r5
   86104:	2c00      	cmp	r4, #0
   86106:	f340 8083 	ble.w	86210 <_vfiprintf_r+0x8c8>
   8610a:	2c10      	cmp	r4, #16
   8610c:	f340 821e 	ble.w	8654c <_vfiprintf_r+0xc04>
   86110:	9914      	ldr	r1, [sp, #80]	; 0x50
   86112:	4d32      	ldr	r5, [pc, #200]	; (861dc <_vfiprintf_r+0x894>)
   86114:	2710      	movs	r7, #16
   86116:	f8dd a018 	ldr.w	sl, [sp, #24]
   8611a:	f8dd b008 	ldr.w	fp, [sp, #8]
   8611e:	e005      	b.n	8612c <_vfiprintf_r+0x7e4>
   86120:	1c88      	adds	r0, r1, #2
   86122:	3608      	adds	r6, #8
   86124:	4619      	mov	r1, r3
   86126:	3c10      	subs	r4, #16
   86128:	2c10      	cmp	r4, #16
   8612a:	dd10      	ble.n	8614e <_vfiprintf_r+0x806>
   8612c:	1c4b      	adds	r3, r1, #1
   8612e:	3210      	adds	r2, #16
   86130:	2b07      	cmp	r3, #7
   86132:	9215      	str	r2, [sp, #84]	; 0x54
   86134:	e886 00a0 	stmia.w	r6, {r5, r7}
   86138:	9314      	str	r3, [sp, #80]	; 0x50
   8613a:	ddf1      	ble.n	86120 <_vfiprintf_r+0x7d8>
   8613c:	2a00      	cmp	r2, #0
   8613e:	d17d      	bne.n	8623c <_vfiprintf_r+0x8f4>
   86140:	3c10      	subs	r4, #16
   86142:	2c10      	cmp	r4, #16
   86144:	f04f 0001 	mov.w	r0, #1
   86148:	4611      	mov	r1, r2
   8614a:	464e      	mov	r6, r9
   8614c:	dcee      	bgt.n	8612c <_vfiprintf_r+0x7e4>
   8614e:	4422      	add	r2, r4
   86150:	2807      	cmp	r0, #7
   86152:	9215      	str	r2, [sp, #84]	; 0x54
   86154:	6035      	str	r5, [r6, #0]
   86156:	6074      	str	r4, [r6, #4]
   86158:	9014      	str	r0, [sp, #80]	; 0x50
   8615a:	dd59      	ble.n	86210 <_vfiprintf_r+0x8c8>
   8615c:	2a00      	cmp	r2, #0
   8615e:	d14f      	bne.n	86200 <_vfiprintf_r+0x8b8>
   86160:	9c09      	ldr	r4, [sp, #36]	; 0x24
   86162:	f8dd b00c 	ldr.w	fp, [sp, #12]
   86166:	9d04      	ldr	r5, [sp, #16]
   86168:	45ab      	cmp	fp, r5
   8616a:	bfac      	ite	ge
   8616c:	445c      	addge	r4, fp
   8616e:	1964      	addlt	r4, r4, r5
   86170:	9409      	str	r4, [sp, #36]	; 0x24
   86172:	e05e      	b.n	86232 <_vfiprintf_r+0x8ea>
   86174:	4620      	mov	r0, r4
   86176:	9902      	ldr	r1, [sp, #8]
   86178:	aa13      	add	r2, sp, #76	; 0x4c
   8617a:	f7ff fba9 	bl	858d0 <__sprint_r.part.0>
   8617e:	2800      	cmp	r0, #0
   86180:	d135      	bne.n	861ee <_vfiprintf_r+0x8a6>
   86182:	9b14      	ldr	r3, [sp, #80]	; 0x50
   86184:	9a15      	ldr	r2, [sp, #84]	; 0x54
   86186:	f103 0c01 	add.w	ip, r3, #1
   8618a:	4648      	mov	r0, r9
   8618c:	e781      	b.n	86092 <_vfiprintf_r+0x74a>
   8618e:	08e0      	lsrs	r0, r4, #3
   86190:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   86194:	f004 0207 	and.w	r2, r4, #7
   86198:	08e9      	lsrs	r1, r5, #3
   8619a:	3230      	adds	r2, #48	; 0x30
   8619c:	ea50 0b01 	orrs.w	fp, r0, r1
   861a0:	461f      	mov	r7, r3
   861a2:	701a      	strb	r2, [r3, #0]
   861a4:	4604      	mov	r4, r0
   861a6:	460d      	mov	r5, r1
   861a8:	f103 33ff 	add.w	r3, r3, #4294967295
   861ac:	d1ef      	bne.n	8618e <_vfiprintf_r+0x846>
   861ae:	f01a 0f01 	tst.w	sl, #1
   861b2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   861b6:	4639      	mov	r1, r7
   861b8:	f000 80b9 	beq.w	8632e <_vfiprintf_r+0x9e6>
   861bc:	2a30      	cmp	r2, #48	; 0x30
   861be:	f43f acf4 	beq.w	85baa <_vfiprintf_r+0x262>
   861c2:	461f      	mov	r7, r3
   861c4:	ebc7 0509 	rsb	r5, r7, r9
   861c8:	2330      	movs	r3, #48	; 0x30
   861ca:	9505      	str	r5, [sp, #20]
   861cc:	f801 3c01 	strb.w	r3, [r1, #-1]
   861d0:	e4ee      	b.n	85bb0 <_vfiprintf_r+0x268>
   861d2:	bf00      	nop
   861d4:	000888a4 	.word	0x000888a4
   861d8:	000888c0 	.word	0x000888c0
   861dc:	000888d0 	.word	0x000888d0
   861e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
   861e2:	b123      	cbz	r3, 861ee <_vfiprintf_r+0x8a6>
   861e4:	9806      	ldr	r0, [sp, #24]
   861e6:	9902      	ldr	r1, [sp, #8]
   861e8:	aa13      	add	r2, sp, #76	; 0x4c
   861ea:	f7ff fb71 	bl	858d0 <__sprint_r.part.0>
   861ee:	9c02      	ldr	r4, [sp, #8]
   861f0:	89a3      	ldrh	r3, [r4, #12]
   861f2:	065b      	lsls	r3, r3, #25
   861f4:	f53f ac98 	bmi.w	85b28 <_vfiprintf_r+0x1e0>
   861f8:	9809      	ldr	r0, [sp, #36]	; 0x24
   861fa:	b031      	add	sp, #196	; 0xc4
   861fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86200:	9806      	ldr	r0, [sp, #24]
   86202:	9902      	ldr	r1, [sp, #8]
   86204:	aa13      	add	r2, sp, #76	; 0x4c
   86206:	f7ff fb63 	bl	858d0 <__sprint_r.part.0>
   8620a:	2800      	cmp	r0, #0
   8620c:	d1ef      	bne.n	861ee <_vfiprintf_r+0x8a6>
   8620e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   86210:	9c09      	ldr	r4, [sp, #36]	; 0x24
   86212:	f8dd b00c 	ldr.w	fp, [sp, #12]
   86216:	9d04      	ldr	r5, [sp, #16]
   86218:	45ab      	cmp	fp, r5
   8621a:	bfac      	ite	ge
   8621c:	445c      	addge	r4, fp
   8621e:	1964      	addlt	r4, r4, r5
   86220:	9409      	str	r4, [sp, #36]	; 0x24
   86222:	b132      	cbz	r2, 86232 <_vfiprintf_r+0x8ea>
   86224:	9806      	ldr	r0, [sp, #24]
   86226:	9902      	ldr	r1, [sp, #8]
   86228:	aa13      	add	r2, sp, #76	; 0x4c
   8622a:	f7ff fb51 	bl	858d0 <__sprint_r.part.0>
   8622e:	2800      	cmp	r0, #0
   86230:	d1dd      	bne.n	861ee <_vfiprintf_r+0x8a6>
   86232:	2000      	movs	r0, #0
   86234:	9014      	str	r0, [sp, #80]	; 0x50
   86236:	464e      	mov	r6, r9
   86238:	f7ff bbb9 	b.w	859ae <_vfiprintf_r+0x66>
   8623c:	4650      	mov	r0, sl
   8623e:	4659      	mov	r1, fp
   86240:	aa13      	add	r2, sp, #76	; 0x4c
   86242:	f7ff fb45 	bl	858d0 <__sprint_r.part.0>
   86246:	2800      	cmp	r0, #0
   86248:	d1d1      	bne.n	861ee <_vfiprintf_r+0x8a6>
   8624a:	9914      	ldr	r1, [sp, #80]	; 0x50
   8624c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8624e:	1c48      	adds	r0, r1, #1
   86250:	464e      	mov	r6, r9
   86252:	e768      	b.n	86126 <_vfiprintf_r+0x7de>
   86254:	2a00      	cmp	r2, #0
   86256:	f040 80f7 	bne.w	86448 <_vfiprintf_r+0xb00>
   8625a:	9c05      	ldr	r4, [sp, #20]
   8625c:	2301      	movs	r3, #1
   8625e:	9720      	str	r7, [sp, #128]	; 0x80
   86260:	9421      	str	r4, [sp, #132]	; 0x84
   86262:	9415      	str	r4, [sp, #84]	; 0x54
   86264:	4622      	mov	r2, r4
   86266:	9314      	str	r3, [sp, #80]	; 0x50
   86268:	464e      	mov	r6, r9
   8626a:	3608      	adds	r6, #8
   8626c:	e741      	b.n	860f2 <_vfiprintf_r+0x7aa>
   8626e:	9d04      	ldr	r5, [sp, #16]
   86270:	f8dd b00c 	ldr.w	fp, [sp, #12]
   86274:	ebcb 0405 	rsb	r4, fp, r5
   86278:	2c00      	cmp	r4, #0
   8627a:	f77f aef7 	ble.w	8606c <_vfiprintf_r+0x724>
   8627e:	2c10      	cmp	r4, #16
   86280:	4da6      	ldr	r5, [pc, #664]	; (8651c <_vfiprintf_r+0xbd4>)
   86282:	f340 8170 	ble.w	86566 <_vfiprintf_r+0xc1e>
   86286:	4629      	mov	r1, r5
   86288:	f04f 0b10 	mov.w	fp, #16
   8628c:	4625      	mov	r5, r4
   8628e:	4664      	mov	r4, ip
   86290:	46b4      	mov	ip, r6
   86292:	460e      	mov	r6, r1
   86294:	e006      	b.n	862a4 <_vfiprintf_r+0x95c>
   86296:	1c98      	adds	r0, r3, #2
   86298:	f10c 0c08 	add.w	ip, ip, #8
   8629c:	460b      	mov	r3, r1
   8629e:	3d10      	subs	r5, #16
   862a0:	2d10      	cmp	r5, #16
   862a2:	dd0f      	ble.n	862c4 <_vfiprintf_r+0x97c>
   862a4:	1c59      	adds	r1, r3, #1
   862a6:	3210      	adds	r2, #16
   862a8:	2907      	cmp	r1, #7
   862aa:	9215      	str	r2, [sp, #84]	; 0x54
   862ac:	e88c 0840 	stmia.w	ip, {r6, fp}
   862b0:	9114      	str	r1, [sp, #80]	; 0x50
   862b2:	ddf0      	ble.n	86296 <_vfiprintf_r+0x94e>
   862b4:	b9ba      	cbnz	r2, 862e6 <_vfiprintf_r+0x99e>
   862b6:	3d10      	subs	r5, #16
   862b8:	2d10      	cmp	r5, #16
   862ba:	f04f 0001 	mov.w	r0, #1
   862be:	4613      	mov	r3, r2
   862c0:	46cc      	mov	ip, r9
   862c2:	dcef      	bgt.n	862a4 <_vfiprintf_r+0x95c>
   862c4:	4633      	mov	r3, r6
   862c6:	4666      	mov	r6, ip
   862c8:	46a4      	mov	ip, r4
   862ca:	462c      	mov	r4, r5
   862cc:	461d      	mov	r5, r3
   862ce:	4422      	add	r2, r4
   862d0:	2807      	cmp	r0, #7
   862d2:	9215      	str	r2, [sp, #84]	; 0x54
   862d4:	6035      	str	r5, [r6, #0]
   862d6:	6074      	str	r4, [r6, #4]
   862d8:	9014      	str	r0, [sp, #80]	; 0x50
   862da:	f300 80af 	bgt.w	8643c <_vfiprintf_r+0xaf4>
   862de:	3608      	adds	r6, #8
   862e0:	1c41      	adds	r1, r0, #1
   862e2:	4603      	mov	r3, r0
   862e4:	e6c2      	b.n	8606c <_vfiprintf_r+0x724>
   862e6:	9806      	ldr	r0, [sp, #24]
   862e8:	9902      	ldr	r1, [sp, #8]
   862ea:	aa13      	add	r2, sp, #76	; 0x4c
   862ec:	f7ff faf0 	bl	858d0 <__sprint_r.part.0>
   862f0:	2800      	cmp	r0, #0
   862f2:	f47f af7c 	bne.w	861ee <_vfiprintf_r+0x8a6>
   862f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   862f8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   862fa:	1c58      	adds	r0, r3, #1
   862fc:	46cc      	mov	ip, r9
   862fe:	e7ce      	b.n	8629e <_vfiprintf_r+0x956>
   86300:	2a00      	cmp	r2, #0
   86302:	d179      	bne.n	863f8 <_vfiprintf_r+0xab0>
   86304:	4619      	mov	r1, r3
   86306:	464e      	mov	r6, r9
   86308:	4613      	mov	r3, r2
   8630a:	e69c      	b.n	86046 <_vfiprintf_r+0x6fe>
   8630c:	2a00      	cmp	r2, #0
   8630e:	f040 8084 	bne.w	8641a <_vfiprintf_r+0xad2>
   86312:	2101      	movs	r1, #1
   86314:	4613      	mov	r3, r2
   86316:	464e      	mov	r6, r9
   86318:	e6a4      	b.n	86064 <_vfiprintf_r+0x71c>
   8631a:	464f      	mov	r7, r9
   8631c:	e448      	b.n	85bb0 <_vfiprintf_r+0x268>
   8631e:	2d00      	cmp	r5, #0
   86320:	bf08      	it	eq
   86322:	2c0a      	cmpeq	r4, #10
   86324:	d246      	bcs.n	863b4 <_vfiprintf_r+0xa6c>
   86326:	3430      	adds	r4, #48	; 0x30
   86328:	af30      	add	r7, sp, #192	; 0xc0
   8632a:	f807 4d41 	strb.w	r4, [r7, #-65]!
   8632e:	ebc7 0309 	rsb	r3, r7, r9
   86332:	9305      	str	r3, [sp, #20]
   86334:	e43c      	b.n	85bb0 <_vfiprintf_r+0x268>
   86336:	2302      	movs	r3, #2
   86338:	e417      	b.n	85b6a <_vfiprintf_r+0x222>
   8633a:	2a00      	cmp	r2, #0
   8633c:	f040 80af 	bne.w	8649e <_vfiprintf_r+0xb56>
   86340:	4613      	mov	r3, r2
   86342:	2101      	movs	r1, #1
   86344:	464e      	mov	r6, r9
   86346:	e66d      	b.n	86024 <_vfiprintf_r+0x6dc>
   86348:	4644      	mov	r4, r8
   8634a:	f7ff bb58 	b.w	859fe <_vfiprintf_r+0xb6>
   8634e:	9806      	ldr	r0, [sp, #24]
   86350:	9902      	ldr	r1, [sp, #8]
   86352:	aa13      	add	r2, sp, #76	; 0x4c
   86354:	f7ff fabc 	bl	858d0 <__sprint_r.part.0>
   86358:	2800      	cmp	r0, #0
   8635a:	f47f af48 	bne.w	861ee <_vfiprintf_r+0x8a6>
   8635e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   86360:	464e      	mov	r6, r9
   86362:	e6c6      	b.n	860f2 <_vfiprintf_r+0x7aa>
   86364:	9d08      	ldr	r5, [sp, #32]
   86366:	682c      	ldr	r4, [r5, #0]
   86368:	3504      	adds	r5, #4
   8636a:	9508      	str	r5, [sp, #32]
   8636c:	2500      	movs	r5, #0
   8636e:	f7ff bbfc 	b.w	85b6a <_vfiprintf_r+0x222>
   86372:	9d08      	ldr	r5, [sp, #32]
   86374:	2301      	movs	r3, #1
   86376:	682c      	ldr	r4, [r5, #0]
   86378:	3504      	adds	r5, #4
   8637a:	9508      	str	r5, [sp, #32]
   8637c:	2500      	movs	r5, #0
   8637e:	f7ff bbf4 	b.w	85b6a <_vfiprintf_r+0x222>
   86382:	9d08      	ldr	r5, [sp, #32]
   86384:	682c      	ldr	r4, [r5, #0]
   86386:	3504      	adds	r5, #4
   86388:	9508      	str	r5, [sp, #32]
   8638a:	2500      	movs	r5, #0
   8638c:	e525      	b.n	85dda <_vfiprintf_r+0x492>
   8638e:	9d08      	ldr	r5, [sp, #32]
   86390:	682c      	ldr	r4, [r5, #0]
   86392:	3504      	adds	r5, #4
   86394:	9508      	str	r5, [sp, #32]
   86396:	17e5      	asrs	r5, r4, #31
   86398:	4622      	mov	r2, r4
   8639a:	462b      	mov	r3, r5
   8639c:	e48e      	b.n	85cbc <_vfiprintf_r+0x374>
   8639e:	9806      	ldr	r0, [sp, #24]
   863a0:	9902      	ldr	r1, [sp, #8]
   863a2:	aa13      	add	r2, sp, #76	; 0x4c
   863a4:	f7ff fa94 	bl	858d0 <__sprint_r.part.0>
   863a8:	2800      	cmp	r0, #0
   863aa:	f47f af20 	bne.w	861ee <_vfiprintf_r+0x8a6>
   863ae:	464e      	mov	r6, r9
   863b0:	f7ff bb9a 	b.w	85ae8 <_vfiprintf_r+0x1a0>
   863b4:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   863b8:	9603      	str	r6, [sp, #12]
   863ba:	465e      	mov	r6, fp
   863bc:	46e3      	mov	fp, ip
   863be:	4620      	mov	r0, r4
   863c0:	4629      	mov	r1, r5
   863c2:	220a      	movs	r2, #10
   863c4:	2300      	movs	r3, #0
   863c6:	f001 fdb9 	bl	87f3c <__aeabi_uldivmod>
   863ca:	3230      	adds	r2, #48	; 0x30
   863cc:	7032      	strb	r2, [r6, #0]
   863ce:	4620      	mov	r0, r4
   863d0:	4629      	mov	r1, r5
   863d2:	220a      	movs	r2, #10
   863d4:	2300      	movs	r3, #0
   863d6:	f001 fdb1 	bl	87f3c <__aeabi_uldivmod>
   863da:	4604      	mov	r4, r0
   863dc:	460d      	mov	r5, r1
   863de:	ea54 0005 	orrs.w	r0, r4, r5
   863e2:	4637      	mov	r7, r6
   863e4:	f106 36ff 	add.w	r6, r6, #4294967295
   863e8:	d1e9      	bne.n	863be <_vfiprintf_r+0xa76>
   863ea:	ebc7 0309 	rsb	r3, r7, r9
   863ee:	46dc      	mov	ip, fp
   863f0:	9e03      	ldr	r6, [sp, #12]
   863f2:	9305      	str	r3, [sp, #20]
   863f4:	f7ff bbdc 	b.w	85bb0 <_vfiprintf_r+0x268>
   863f8:	9806      	ldr	r0, [sp, #24]
   863fa:	9902      	ldr	r1, [sp, #8]
   863fc:	aa13      	add	r2, sp, #76	; 0x4c
   863fe:	f8cd c004 	str.w	ip, [sp, #4]
   86402:	f7ff fa65 	bl	858d0 <__sprint_r.part.0>
   86406:	f8dd c004 	ldr.w	ip, [sp, #4]
   8640a:	2800      	cmp	r0, #0
   8640c:	f47f aeef 	bne.w	861ee <_vfiprintf_r+0x8a6>
   86410:	9b14      	ldr	r3, [sp, #80]	; 0x50
   86412:	9a15      	ldr	r2, [sp, #84]	; 0x54
   86414:	1c59      	adds	r1, r3, #1
   86416:	464e      	mov	r6, r9
   86418:	e615      	b.n	86046 <_vfiprintf_r+0x6fe>
   8641a:	9806      	ldr	r0, [sp, #24]
   8641c:	9902      	ldr	r1, [sp, #8]
   8641e:	aa13      	add	r2, sp, #76	; 0x4c
   86420:	f8cd c004 	str.w	ip, [sp, #4]
   86424:	f7ff fa54 	bl	858d0 <__sprint_r.part.0>
   86428:	f8dd c004 	ldr.w	ip, [sp, #4]
   8642c:	2800      	cmp	r0, #0
   8642e:	f47f aede 	bne.w	861ee <_vfiprintf_r+0x8a6>
   86432:	9b14      	ldr	r3, [sp, #80]	; 0x50
   86434:	9a15      	ldr	r2, [sp, #84]	; 0x54
   86436:	1c59      	adds	r1, r3, #1
   86438:	464e      	mov	r6, r9
   8643a:	e613      	b.n	86064 <_vfiprintf_r+0x71c>
   8643c:	2a00      	cmp	r2, #0
   8643e:	d156      	bne.n	864ee <_vfiprintf_r+0xba6>
   86440:	2101      	movs	r1, #1
   86442:	4613      	mov	r3, r2
   86444:	464e      	mov	r6, r9
   86446:	e611      	b.n	8606c <_vfiprintf_r+0x724>
   86448:	9806      	ldr	r0, [sp, #24]
   8644a:	9902      	ldr	r1, [sp, #8]
   8644c:	aa13      	add	r2, sp, #76	; 0x4c
   8644e:	f7ff fa3f 	bl	858d0 <__sprint_r.part.0>
   86452:	2800      	cmp	r0, #0
   86454:	f47f aecb 	bne.w	861ee <_vfiprintf_r+0x8a6>
   86458:	9914      	ldr	r1, [sp, #80]	; 0x50
   8645a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8645c:	3101      	adds	r1, #1
   8645e:	464e      	mov	r6, r9
   86460:	e639      	b.n	860d6 <_vfiprintf_r+0x78e>
   86462:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   86466:	4264      	negs	r4, r4
   86468:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   8646c:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   86470:	f8cd b01c 	str.w	fp, [sp, #28]
   86474:	f8cd c014 	str.w	ip, [sp, #20]
   86478:	2301      	movs	r3, #1
   8647a:	f7ff bb7e 	b.w	85b7a <_vfiprintf_r+0x232>
   8647e:	f01a 0f10 	tst.w	sl, #16
   86482:	d11d      	bne.n	864c0 <_vfiprintf_r+0xb78>
   86484:	f01a 0f40 	tst.w	sl, #64	; 0x40
   86488:	d058      	beq.n	8653c <_vfiprintf_r+0xbf4>
   8648a:	9d08      	ldr	r5, [sp, #32]
   8648c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   86490:	682b      	ldr	r3, [r5, #0]
   86492:	3504      	adds	r5, #4
   86494:	9508      	str	r5, [sp, #32]
   86496:	f8a3 b000 	strh.w	fp, [r3]
   8649a:	f7ff ba88 	b.w	859ae <_vfiprintf_r+0x66>
   8649e:	9806      	ldr	r0, [sp, #24]
   864a0:	9902      	ldr	r1, [sp, #8]
   864a2:	aa13      	add	r2, sp, #76	; 0x4c
   864a4:	f8cd c004 	str.w	ip, [sp, #4]
   864a8:	f7ff fa12 	bl	858d0 <__sprint_r.part.0>
   864ac:	f8dd c004 	ldr.w	ip, [sp, #4]
   864b0:	2800      	cmp	r0, #0
   864b2:	f47f ae9c 	bne.w	861ee <_vfiprintf_r+0x8a6>
   864b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   864b8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   864ba:	1c59      	adds	r1, r3, #1
   864bc:	464e      	mov	r6, r9
   864be:	e5b1      	b.n	86024 <_vfiprintf_r+0x6dc>
   864c0:	f8dd b020 	ldr.w	fp, [sp, #32]
   864c4:	9c09      	ldr	r4, [sp, #36]	; 0x24
   864c6:	f8db 3000 	ldr.w	r3, [fp]
   864ca:	f10b 0b04 	add.w	fp, fp, #4
   864ce:	f8cd b020 	str.w	fp, [sp, #32]
   864d2:	601c      	str	r4, [r3, #0]
   864d4:	f7ff ba6b 	b.w	859ae <_vfiprintf_r+0x66>
   864d8:	9408      	str	r4, [sp, #32]
   864da:	f7ff f997 	bl	8580c <strlen>
   864de:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   864e2:	9005      	str	r0, [sp, #20]
   864e4:	9407      	str	r4, [sp, #28]
   864e6:	f04f 0c00 	mov.w	ip, #0
   864ea:	f7ff bb61 	b.w	85bb0 <_vfiprintf_r+0x268>
   864ee:	9806      	ldr	r0, [sp, #24]
   864f0:	9902      	ldr	r1, [sp, #8]
   864f2:	aa13      	add	r2, sp, #76	; 0x4c
   864f4:	f8cd c004 	str.w	ip, [sp, #4]
   864f8:	f7ff f9ea 	bl	858d0 <__sprint_r.part.0>
   864fc:	f8dd c004 	ldr.w	ip, [sp, #4]
   86500:	2800      	cmp	r0, #0
   86502:	f47f ae74 	bne.w	861ee <_vfiprintf_r+0x8a6>
   86506:	9b14      	ldr	r3, [sp, #80]	; 0x50
   86508:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8650a:	1c59      	adds	r1, r3, #1
   8650c:	464e      	mov	r6, r9
   8650e:	e5ad      	b.n	8606c <_vfiprintf_r+0x724>
   86510:	9b14      	ldr	r3, [sp, #80]	; 0x50
   86512:	9a15      	ldr	r2, [sp, #84]	; 0x54
   86514:	3301      	adds	r3, #1
   86516:	4d02      	ldr	r5, [pc, #8]	; (86520 <_vfiprintf_r+0xbd8>)
   86518:	f7ff bb9a 	b.w	85c50 <_vfiprintf_r+0x308>
   8651c:	000888c0 	.word	0x000888c0
   86520:	000888d0 	.word	0x000888d0
   86524:	f1bc 0f06 	cmp.w	ip, #6
   86528:	bf34      	ite	cc
   8652a:	4663      	movcc	r3, ip
   8652c:	2306      	movcs	r3, #6
   8652e:	9408      	str	r4, [sp, #32]
   86530:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   86534:	9305      	str	r3, [sp, #20]
   86536:	9403      	str	r4, [sp, #12]
   86538:	4f16      	ldr	r7, [pc, #88]	; (86594 <_vfiprintf_r+0xc4c>)
   8653a:	e472      	b.n	85e22 <_vfiprintf_r+0x4da>
   8653c:	9c08      	ldr	r4, [sp, #32]
   8653e:	9d09      	ldr	r5, [sp, #36]	; 0x24
   86540:	6823      	ldr	r3, [r4, #0]
   86542:	3404      	adds	r4, #4
   86544:	9408      	str	r4, [sp, #32]
   86546:	601d      	str	r5, [r3, #0]
   86548:	f7ff ba31 	b.w	859ae <_vfiprintf_r+0x66>
   8654c:	9814      	ldr	r0, [sp, #80]	; 0x50
   8654e:	4d12      	ldr	r5, [pc, #72]	; (86598 <_vfiprintf_r+0xc50>)
   86550:	3001      	adds	r0, #1
   86552:	e5fc      	b.n	8614e <_vfiprintf_r+0x806>
   86554:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   86558:	f8cd c014 	str.w	ip, [sp, #20]
   8655c:	9507      	str	r5, [sp, #28]
   8655e:	9408      	str	r4, [sp, #32]
   86560:	4684      	mov	ip, r0
   86562:	f7ff bb25 	b.w	85bb0 <_vfiprintf_r+0x268>
   86566:	4608      	mov	r0, r1
   86568:	e6b1      	b.n	862ce <_vfiprintf_r+0x986>
   8656a:	46a0      	mov	r8, r4
   8656c:	2500      	movs	r5, #0
   8656e:	f7ff ba5a 	b.w	85a26 <_vfiprintf_r+0xde>
   86572:	f8dd b020 	ldr.w	fp, [sp, #32]
   86576:	f898 3001 	ldrb.w	r3, [r8, #1]
   8657a:	f8db 5000 	ldr.w	r5, [fp]
   8657e:	f10b 0204 	add.w	r2, fp, #4
   86582:	2d00      	cmp	r5, #0
   86584:	9208      	str	r2, [sp, #32]
   86586:	46a0      	mov	r8, r4
   86588:	f6bf aa4b 	bge.w	85a22 <_vfiprintf_r+0xda>
   8658c:	f04f 35ff 	mov.w	r5, #4294967295
   86590:	f7ff ba47 	b.w	85a22 <_vfiprintf_r+0xda>
   86594:	000888b8 	.word	0x000888b8
   86598:	000888d0 	.word	0x000888d0

0008659c <__sbprintf>:
   8659c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   865a0:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   865a2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   865a6:	4688      	mov	r8, r1
   865a8:	9719      	str	r7, [sp, #100]	; 0x64
   865aa:	f8d8 701c 	ldr.w	r7, [r8, #28]
   865ae:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   865b2:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   865b6:	9707      	str	r7, [sp, #28]
   865b8:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   865bc:	ac1a      	add	r4, sp, #104	; 0x68
   865be:	f44f 6580 	mov.w	r5, #1024	; 0x400
   865c2:	f02a 0a02 	bic.w	sl, sl, #2
   865c6:	2600      	movs	r6, #0
   865c8:	4669      	mov	r1, sp
   865ca:	9400      	str	r4, [sp, #0]
   865cc:	9404      	str	r4, [sp, #16]
   865ce:	9502      	str	r5, [sp, #8]
   865d0:	9505      	str	r5, [sp, #20]
   865d2:	f8ad a00c 	strh.w	sl, [sp, #12]
   865d6:	f8ad 900e 	strh.w	r9, [sp, #14]
   865da:	9709      	str	r7, [sp, #36]	; 0x24
   865dc:	9606      	str	r6, [sp, #24]
   865de:	4605      	mov	r5, r0
   865e0:	f7ff f9b2 	bl	85948 <_vfiprintf_r>
   865e4:	1e04      	subs	r4, r0, #0
   865e6:	db07      	blt.n	865f8 <__sbprintf+0x5c>
   865e8:	4628      	mov	r0, r5
   865ea:	4669      	mov	r1, sp
   865ec:	f000 f92a 	bl	86844 <_fflush_r>
   865f0:	42b0      	cmp	r0, r6
   865f2:	bf18      	it	ne
   865f4:	f04f 34ff 	movne.w	r4, #4294967295
   865f8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   865fc:	065b      	lsls	r3, r3, #25
   865fe:	d505      	bpl.n	8660c <__sbprintf+0x70>
   86600:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   86604:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   86608:	f8a8 300c 	strh.w	r3, [r8, #12]
   8660c:	4620      	mov	r0, r4
   8660e:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   86612:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   86616:	bf00      	nop

00086618 <__swsetup_r>:
   86618:	4b2f      	ldr	r3, [pc, #188]	; (866d8 <__swsetup_r+0xc0>)
   8661a:	b570      	push	{r4, r5, r6, lr}
   8661c:	4606      	mov	r6, r0
   8661e:	6818      	ldr	r0, [r3, #0]
   86620:	460c      	mov	r4, r1
   86622:	b110      	cbz	r0, 8662a <__swsetup_r+0x12>
   86624:	6b82      	ldr	r2, [r0, #56]	; 0x38
   86626:	2a00      	cmp	r2, #0
   86628:	d036      	beq.n	86698 <__swsetup_r+0x80>
   8662a:	89a5      	ldrh	r5, [r4, #12]
   8662c:	b2ab      	uxth	r3, r5
   8662e:	0719      	lsls	r1, r3, #28
   86630:	d50c      	bpl.n	8664c <__swsetup_r+0x34>
   86632:	6922      	ldr	r2, [r4, #16]
   86634:	b1aa      	cbz	r2, 86662 <__swsetup_r+0x4a>
   86636:	f013 0101 	ands.w	r1, r3, #1
   8663a:	d01e      	beq.n	8667a <__swsetup_r+0x62>
   8663c:	6963      	ldr	r3, [r4, #20]
   8663e:	2100      	movs	r1, #0
   86640:	425b      	negs	r3, r3
   86642:	61a3      	str	r3, [r4, #24]
   86644:	60a1      	str	r1, [r4, #8]
   86646:	b1f2      	cbz	r2, 86686 <__swsetup_r+0x6e>
   86648:	2000      	movs	r0, #0
   8664a:	bd70      	pop	{r4, r5, r6, pc}
   8664c:	06da      	lsls	r2, r3, #27
   8664e:	d53a      	bpl.n	866c6 <__swsetup_r+0xae>
   86650:	075b      	lsls	r3, r3, #29
   86652:	d424      	bmi.n	8669e <__swsetup_r+0x86>
   86654:	6922      	ldr	r2, [r4, #16]
   86656:	f045 0308 	orr.w	r3, r5, #8
   8665a:	81a3      	strh	r3, [r4, #12]
   8665c:	b29b      	uxth	r3, r3
   8665e:	2a00      	cmp	r2, #0
   86660:	d1e9      	bne.n	86636 <__swsetup_r+0x1e>
   86662:	f403 7120 	and.w	r1, r3, #640	; 0x280
   86666:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   8666a:	d0e4      	beq.n	86636 <__swsetup_r+0x1e>
   8666c:	4630      	mov	r0, r6
   8666e:	4621      	mov	r1, r4
   86670:	f000 fcce 	bl	87010 <__smakebuf_r>
   86674:	89a3      	ldrh	r3, [r4, #12]
   86676:	6922      	ldr	r2, [r4, #16]
   86678:	e7dd      	b.n	86636 <__swsetup_r+0x1e>
   8667a:	0798      	lsls	r0, r3, #30
   8667c:	bf58      	it	pl
   8667e:	6961      	ldrpl	r1, [r4, #20]
   86680:	60a1      	str	r1, [r4, #8]
   86682:	2a00      	cmp	r2, #0
   86684:	d1e0      	bne.n	86648 <__swsetup_r+0x30>
   86686:	89a3      	ldrh	r3, [r4, #12]
   86688:	061a      	lsls	r2, r3, #24
   8668a:	d5dd      	bpl.n	86648 <__swsetup_r+0x30>
   8668c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   86690:	81a3      	strh	r3, [r4, #12]
   86692:	f04f 30ff 	mov.w	r0, #4294967295
   86696:	bd70      	pop	{r4, r5, r6, pc}
   86698:	f000 f8f0 	bl	8687c <__sinit>
   8669c:	e7c5      	b.n	8662a <__swsetup_r+0x12>
   8669e:	6b21      	ldr	r1, [r4, #48]	; 0x30
   866a0:	b149      	cbz	r1, 866b6 <__swsetup_r+0x9e>
   866a2:	f104 0340 	add.w	r3, r4, #64	; 0x40
   866a6:	4299      	cmp	r1, r3
   866a8:	d003      	beq.n	866b2 <__swsetup_r+0x9a>
   866aa:	4630      	mov	r0, r6
   866ac:	f000 fa2a 	bl	86b04 <_free_r>
   866b0:	89a5      	ldrh	r5, [r4, #12]
   866b2:	2300      	movs	r3, #0
   866b4:	6323      	str	r3, [r4, #48]	; 0x30
   866b6:	6922      	ldr	r2, [r4, #16]
   866b8:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   866bc:	2100      	movs	r1, #0
   866be:	b2ad      	uxth	r5, r5
   866c0:	6022      	str	r2, [r4, #0]
   866c2:	6061      	str	r1, [r4, #4]
   866c4:	e7c7      	b.n	86656 <__swsetup_r+0x3e>
   866c6:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   866ca:	2309      	movs	r3, #9
   866cc:	6033      	str	r3, [r6, #0]
   866ce:	f04f 30ff 	mov.w	r0, #4294967295
   866d2:	81a5      	strh	r5, [r4, #12]
   866d4:	bd70      	pop	{r4, r5, r6, pc}
   866d6:	bf00      	nop
   866d8:	20070690 	.word	0x20070690

000866dc <register_fini>:
   866dc:	4b02      	ldr	r3, [pc, #8]	; (866e8 <register_fini+0xc>)
   866de:	b113      	cbz	r3, 866e6 <register_fini+0xa>
   866e0:	4802      	ldr	r0, [pc, #8]	; (866ec <register_fini+0x10>)
   866e2:	f000 b805 	b.w	866f0 <atexit>
   866e6:	4770      	bx	lr
   866e8:	00000000 	.word	0x00000000
   866ec:	00086979 	.word	0x00086979

000866f0 <atexit>:
   866f0:	4601      	mov	r1, r0
   866f2:	2000      	movs	r0, #0
   866f4:	4602      	mov	r2, r0
   866f6:	4603      	mov	r3, r0
   866f8:	f001 bb24 	b.w	87d44 <__register_exitproc>

000866fc <__sflush_r>:
   866fc:	898b      	ldrh	r3, [r1, #12]
   866fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86702:	b29a      	uxth	r2, r3
   86704:	460d      	mov	r5, r1
   86706:	0711      	lsls	r1, r2, #28
   86708:	4680      	mov	r8, r0
   8670a:	d43c      	bmi.n	86786 <__sflush_r+0x8a>
   8670c:	686a      	ldr	r2, [r5, #4]
   8670e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   86712:	2a00      	cmp	r2, #0
   86714:	81ab      	strh	r3, [r5, #12]
   86716:	dd59      	ble.n	867cc <__sflush_r+0xd0>
   86718:	6aac      	ldr	r4, [r5, #40]	; 0x28
   8671a:	2c00      	cmp	r4, #0
   8671c:	d04b      	beq.n	867b6 <__sflush_r+0xba>
   8671e:	b29b      	uxth	r3, r3
   86720:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   86724:	2100      	movs	r1, #0
   86726:	b292      	uxth	r2, r2
   86728:	f8d8 6000 	ldr.w	r6, [r8]
   8672c:	f8c8 1000 	str.w	r1, [r8]
   86730:	2a00      	cmp	r2, #0
   86732:	d04f      	beq.n	867d4 <__sflush_r+0xd8>
   86734:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   86736:	075f      	lsls	r7, r3, #29
   86738:	d505      	bpl.n	86746 <__sflush_r+0x4a>
   8673a:	6869      	ldr	r1, [r5, #4]
   8673c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   8673e:	1a52      	subs	r2, r2, r1
   86740:	b10b      	cbz	r3, 86746 <__sflush_r+0x4a>
   86742:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   86744:	1ad2      	subs	r2, r2, r3
   86746:	4640      	mov	r0, r8
   86748:	69e9      	ldr	r1, [r5, #28]
   8674a:	2300      	movs	r3, #0
   8674c:	47a0      	blx	r4
   8674e:	1c44      	adds	r4, r0, #1
   86750:	d04a      	beq.n	867e8 <__sflush_r+0xec>
   86752:	89ab      	ldrh	r3, [r5, #12]
   86754:	692a      	ldr	r2, [r5, #16]
   86756:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   8675a:	b29b      	uxth	r3, r3
   8675c:	2100      	movs	r1, #0
   8675e:	602a      	str	r2, [r5, #0]
   86760:	04da      	lsls	r2, r3, #19
   86762:	81ab      	strh	r3, [r5, #12]
   86764:	6069      	str	r1, [r5, #4]
   86766:	d44c      	bmi.n	86802 <__sflush_r+0x106>
   86768:	6b29      	ldr	r1, [r5, #48]	; 0x30
   8676a:	f8c8 6000 	str.w	r6, [r8]
   8676e:	b311      	cbz	r1, 867b6 <__sflush_r+0xba>
   86770:	f105 0340 	add.w	r3, r5, #64	; 0x40
   86774:	4299      	cmp	r1, r3
   86776:	d002      	beq.n	8677e <__sflush_r+0x82>
   86778:	4640      	mov	r0, r8
   8677a:	f000 f9c3 	bl	86b04 <_free_r>
   8677e:	2000      	movs	r0, #0
   86780:	6328      	str	r0, [r5, #48]	; 0x30
   86782:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86786:	692e      	ldr	r6, [r5, #16]
   86788:	b1ae      	cbz	r6, 867b6 <__sflush_r+0xba>
   8678a:	0791      	lsls	r1, r2, #30
   8678c:	682c      	ldr	r4, [r5, #0]
   8678e:	bf0c      	ite	eq
   86790:	696b      	ldreq	r3, [r5, #20]
   86792:	2300      	movne	r3, #0
   86794:	602e      	str	r6, [r5, #0]
   86796:	1ba4      	subs	r4, r4, r6
   86798:	60ab      	str	r3, [r5, #8]
   8679a:	e00a      	b.n	867b2 <__sflush_r+0xb6>
   8679c:	4632      	mov	r2, r6
   8679e:	4623      	mov	r3, r4
   867a0:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   867a2:	4640      	mov	r0, r8
   867a4:	69e9      	ldr	r1, [r5, #28]
   867a6:	47b8      	blx	r7
   867a8:	2800      	cmp	r0, #0
   867aa:	ebc0 0404 	rsb	r4, r0, r4
   867ae:	4406      	add	r6, r0
   867b0:	dd04      	ble.n	867bc <__sflush_r+0xc0>
   867b2:	2c00      	cmp	r4, #0
   867b4:	dcf2      	bgt.n	8679c <__sflush_r+0xa0>
   867b6:	2000      	movs	r0, #0
   867b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   867bc:	89ab      	ldrh	r3, [r5, #12]
   867be:	f04f 30ff 	mov.w	r0, #4294967295
   867c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   867c6:	81ab      	strh	r3, [r5, #12]
   867c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   867cc:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   867ce:	2a00      	cmp	r2, #0
   867d0:	dca2      	bgt.n	86718 <__sflush_r+0x1c>
   867d2:	e7f0      	b.n	867b6 <__sflush_r+0xba>
   867d4:	2301      	movs	r3, #1
   867d6:	4640      	mov	r0, r8
   867d8:	69e9      	ldr	r1, [r5, #28]
   867da:	47a0      	blx	r4
   867dc:	1c43      	adds	r3, r0, #1
   867de:	4602      	mov	r2, r0
   867e0:	d01e      	beq.n	86820 <__sflush_r+0x124>
   867e2:	89ab      	ldrh	r3, [r5, #12]
   867e4:	6aac      	ldr	r4, [r5, #40]	; 0x28
   867e6:	e7a6      	b.n	86736 <__sflush_r+0x3a>
   867e8:	f8d8 3000 	ldr.w	r3, [r8]
   867ec:	b95b      	cbnz	r3, 86806 <__sflush_r+0x10a>
   867ee:	89aa      	ldrh	r2, [r5, #12]
   867f0:	6929      	ldr	r1, [r5, #16]
   867f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   867f6:	b292      	uxth	r2, r2
   867f8:	606b      	str	r3, [r5, #4]
   867fa:	04d3      	lsls	r3, r2, #19
   867fc:	81aa      	strh	r2, [r5, #12]
   867fe:	6029      	str	r1, [r5, #0]
   86800:	d5b2      	bpl.n	86768 <__sflush_r+0x6c>
   86802:	6528      	str	r0, [r5, #80]	; 0x50
   86804:	e7b0      	b.n	86768 <__sflush_r+0x6c>
   86806:	2b1d      	cmp	r3, #29
   86808:	d001      	beq.n	8680e <__sflush_r+0x112>
   8680a:	2b16      	cmp	r3, #22
   8680c:	d113      	bne.n	86836 <__sflush_r+0x13a>
   8680e:	89a9      	ldrh	r1, [r5, #12]
   86810:	692b      	ldr	r3, [r5, #16]
   86812:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   86816:	2200      	movs	r2, #0
   86818:	81a9      	strh	r1, [r5, #12]
   8681a:	602b      	str	r3, [r5, #0]
   8681c:	606a      	str	r2, [r5, #4]
   8681e:	e7a3      	b.n	86768 <__sflush_r+0x6c>
   86820:	f8d8 3000 	ldr.w	r3, [r8]
   86824:	2b00      	cmp	r3, #0
   86826:	d0dc      	beq.n	867e2 <__sflush_r+0xe6>
   86828:	2b1d      	cmp	r3, #29
   8682a:	d001      	beq.n	86830 <__sflush_r+0x134>
   8682c:	2b16      	cmp	r3, #22
   8682e:	d1c5      	bne.n	867bc <__sflush_r+0xc0>
   86830:	f8c8 6000 	str.w	r6, [r8]
   86834:	e7bf      	b.n	867b6 <__sflush_r+0xba>
   86836:	89ab      	ldrh	r3, [r5, #12]
   86838:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8683c:	81ab      	strh	r3, [r5, #12]
   8683e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86842:	bf00      	nop

00086844 <_fflush_r>:
   86844:	b510      	push	{r4, lr}
   86846:	4604      	mov	r4, r0
   86848:	b082      	sub	sp, #8
   8684a:	b108      	cbz	r0, 86850 <_fflush_r+0xc>
   8684c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8684e:	b153      	cbz	r3, 86866 <_fflush_r+0x22>
   86850:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   86854:	b908      	cbnz	r0, 8685a <_fflush_r+0x16>
   86856:	b002      	add	sp, #8
   86858:	bd10      	pop	{r4, pc}
   8685a:	4620      	mov	r0, r4
   8685c:	b002      	add	sp, #8
   8685e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   86862:	f7ff bf4b 	b.w	866fc <__sflush_r>
   86866:	9101      	str	r1, [sp, #4]
   86868:	f000 f808 	bl	8687c <__sinit>
   8686c:	9901      	ldr	r1, [sp, #4]
   8686e:	e7ef      	b.n	86850 <_fflush_r+0xc>

00086870 <_cleanup_r>:
   86870:	4901      	ldr	r1, [pc, #4]	; (86878 <_cleanup_r+0x8>)
   86872:	f000 bb9f 	b.w	86fb4 <_fwalk>
   86876:	bf00      	nop
   86878:	00087e91 	.word	0x00087e91

0008687c <__sinit>:
   8687c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86880:	6b84      	ldr	r4, [r0, #56]	; 0x38
   86882:	b083      	sub	sp, #12
   86884:	4607      	mov	r7, r0
   86886:	2c00      	cmp	r4, #0
   86888:	d165      	bne.n	86956 <__sinit+0xda>
   8688a:	687d      	ldr	r5, [r7, #4]
   8688c:	4833      	ldr	r0, [pc, #204]	; (8695c <__sinit+0xe0>)
   8688e:	2304      	movs	r3, #4
   86890:	2103      	movs	r1, #3
   86892:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   86896:	63f8      	str	r0, [r7, #60]	; 0x3c
   86898:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   8689c:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   868a0:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   868a4:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   868a8:	81ab      	strh	r3, [r5, #12]
   868aa:	602c      	str	r4, [r5, #0]
   868ac:	606c      	str	r4, [r5, #4]
   868ae:	60ac      	str	r4, [r5, #8]
   868b0:	666c      	str	r4, [r5, #100]	; 0x64
   868b2:	81ec      	strh	r4, [r5, #14]
   868b4:	612c      	str	r4, [r5, #16]
   868b6:	616c      	str	r4, [r5, #20]
   868b8:	61ac      	str	r4, [r5, #24]
   868ba:	4621      	mov	r1, r4
   868bc:	2208      	movs	r2, #8
   868be:	f7fe fed3 	bl	85668 <memset>
   868c2:	f8df b09c 	ldr.w	fp, [pc, #156]	; 86960 <__sinit+0xe4>
   868c6:	68be      	ldr	r6, [r7, #8]
   868c8:	f8df a098 	ldr.w	sl, [pc, #152]	; 86964 <__sinit+0xe8>
   868cc:	f8df 9098 	ldr.w	r9, [pc, #152]	; 86968 <__sinit+0xec>
   868d0:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8696c <__sinit+0xf0>
   868d4:	2301      	movs	r3, #1
   868d6:	2209      	movs	r2, #9
   868d8:	61ed      	str	r5, [r5, #28]
   868da:	f8c5 b020 	str.w	fp, [r5, #32]
   868de:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   868e2:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   868e6:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   868ea:	4621      	mov	r1, r4
   868ec:	81f3      	strh	r3, [r6, #14]
   868ee:	81b2      	strh	r2, [r6, #12]
   868f0:	6034      	str	r4, [r6, #0]
   868f2:	6074      	str	r4, [r6, #4]
   868f4:	60b4      	str	r4, [r6, #8]
   868f6:	6674      	str	r4, [r6, #100]	; 0x64
   868f8:	6134      	str	r4, [r6, #16]
   868fa:	6174      	str	r4, [r6, #20]
   868fc:	61b4      	str	r4, [r6, #24]
   868fe:	2208      	movs	r2, #8
   86900:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   86904:	9301      	str	r3, [sp, #4]
   86906:	f7fe feaf 	bl	85668 <memset>
   8690a:	68fd      	ldr	r5, [r7, #12]
   8690c:	2012      	movs	r0, #18
   8690e:	2202      	movs	r2, #2
   86910:	61f6      	str	r6, [r6, #28]
   86912:	f8c6 b020 	str.w	fp, [r6, #32]
   86916:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   8691a:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   8691e:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   86922:	4621      	mov	r1, r4
   86924:	81a8      	strh	r0, [r5, #12]
   86926:	81ea      	strh	r2, [r5, #14]
   86928:	602c      	str	r4, [r5, #0]
   8692a:	606c      	str	r4, [r5, #4]
   8692c:	60ac      	str	r4, [r5, #8]
   8692e:	666c      	str	r4, [r5, #100]	; 0x64
   86930:	612c      	str	r4, [r5, #16]
   86932:	616c      	str	r4, [r5, #20]
   86934:	61ac      	str	r4, [r5, #24]
   86936:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   8693a:	2208      	movs	r2, #8
   8693c:	f7fe fe94 	bl	85668 <memset>
   86940:	9b01      	ldr	r3, [sp, #4]
   86942:	61ed      	str	r5, [r5, #28]
   86944:	f8c5 b020 	str.w	fp, [r5, #32]
   86948:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   8694c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   86950:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   86954:	63bb      	str	r3, [r7, #56]	; 0x38
   86956:	b003      	add	sp, #12
   86958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8695c:	00086871 	.word	0x00086871
   86960:	00087b85 	.word	0x00087b85
   86964:	00087ba9 	.word	0x00087ba9
   86968:	00087be1 	.word	0x00087be1
   8696c:	00087c01 	.word	0x00087c01

00086970 <__sfp_lock_acquire>:
   86970:	4770      	bx	lr
   86972:	bf00      	nop

00086974 <__sfp_lock_release>:
   86974:	4770      	bx	lr
   86976:	bf00      	nop

00086978 <__libc_fini_array>:
   86978:	b538      	push	{r3, r4, r5, lr}
   8697a:	4d09      	ldr	r5, [pc, #36]	; (869a0 <__libc_fini_array+0x28>)
   8697c:	4c09      	ldr	r4, [pc, #36]	; (869a4 <__libc_fini_array+0x2c>)
   8697e:	1b64      	subs	r4, r4, r5
   86980:	10a4      	asrs	r4, r4, #2
   86982:	bf18      	it	ne
   86984:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   86988:	d005      	beq.n	86996 <__libc_fini_array+0x1e>
   8698a:	3c01      	subs	r4, #1
   8698c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   86990:	4798      	blx	r3
   86992:	2c00      	cmp	r4, #0
   86994:	d1f9      	bne.n	8698a <__libc_fini_array+0x12>
   86996:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8699a:	f001 bfab 	b.w	888f4 <_fini>
   8699e:	bf00      	nop
   869a0:	00088900 	.word	0x00088900
   869a4:	00088904 	.word	0x00088904

000869a8 <_fputwc_r>:
   869a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   869ac:	8993      	ldrh	r3, [r2, #12]
   869ae:	460f      	mov	r7, r1
   869b0:	0499      	lsls	r1, r3, #18
   869b2:	b082      	sub	sp, #8
   869b4:	4614      	mov	r4, r2
   869b6:	4680      	mov	r8, r0
   869b8:	d406      	bmi.n	869c8 <_fputwc_r+0x20>
   869ba:	6e52      	ldr	r2, [r2, #100]	; 0x64
   869bc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   869c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   869c4:	81a3      	strh	r3, [r4, #12]
   869c6:	6662      	str	r2, [r4, #100]	; 0x64
   869c8:	f000 fb1c 	bl	87004 <__locale_mb_cur_max>
   869cc:	2801      	cmp	r0, #1
   869ce:	d03e      	beq.n	86a4e <_fputwc_r+0xa6>
   869d0:	463a      	mov	r2, r7
   869d2:	4640      	mov	r0, r8
   869d4:	a901      	add	r1, sp, #4
   869d6:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   869da:	f001 f969 	bl	87cb0 <_wcrtomb_r>
   869de:	1c42      	adds	r2, r0, #1
   869e0:	4606      	mov	r6, r0
   869e2:	d02d      	beq.n	86a40 <_fputwc_r+0x98>
   869e4:	2800      	cmp	r0, #0
   869e6:	d03a      	beq.n	86a5e <_fputwc_r+0xb6>
   869e8:	f89d 1004 	ldrb.w	r1, [sp, #4]
   869ec:	2500      	movs	r5, #0
   869ee:	e009      	b.n	86a04 <_fputwc_r+0x5c>
   869f0:	6823      	ldr	r3, [r4, #0]
   869f2:	7019      	strb	r1, [r3, #0]
   869f4:	6823      	ldr	r3, [r4, #0]
   869f6:	3301      	adds	r3, #1
   869f8:	6023      	str	r3, [r4, #0]
   869fa:	3501      	adds	r5, #1
   869fc:	42b5      	cmp	r5, r6
   869fe:	d22e      	bcs.n	86a5e <_fputwc_r+0xb6>
   86a00:	ab01      	add	r3, sp, #4
   86a02:	5ce9      	ldrb	r1, [r5, r3]
   86a04:	68a3      	ldr	r3, [r4, #8]
   86a06:	3b01      	subs	r3, #1
   86a08:	2b00      	cmp	r3, #0
   86a0a:	60a3      	str	r3, [r4, #8]
   86a0c:	daf0      	bge.n	869f0 <_fputwc_r+0x48>
   86a0e:	69a2      	ldr	r2, [r4, #24]
   86a10:	4293      	cmp	r3, r2
   86a12:	db06      	blt.n	86a22 <_fputwc_r+0x7a>
   86a14:	6823      	ldr	r3, [r4, #0]
   86a16:	7019      	strb	r1, [r3, #0]
   86a18:	6823      	ldr	r3, [r4, #0]
   86a1a:	7819      	ldrb	r1, [r3, #0]
   86a1c:	3301      	adds	r3, #1
   86a1e:	290a      	cmp	r1, #10
   86a20:	d1ea      	bne.n	869f8 <_fputwc_r+0x50>
   86a22:	4640      	mov	r0, r8
   86a24:	4622      	mov	r2, r4
   86a26:	f001 f8ef 	bl	87c08 <__swbuf_r>
   86a2a:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   86a2e:	4258      	negs	r0, r3
   86a30:	4158      	adcs	r0, r3
   86a32:	2800      	cmp	r0, #0
   86a34:	d0e1      	beq.n	869fa <_fputwc_r+0x52>
   86a36:	f04f 30ff 	mov.w	r0, #4294967295
   86a3a:	b002      	add	sp, #8
   86a3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86a40:	89a3      	ldrh	r3, [r4, #12]
   86a42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   86a46:	81a3      	strh	r3, [r4, #12]
   86a48:	b002      	add	sp, #8
   86a4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86a4e:	1e7b      	subs	r3, r7, #1
   86a50:	2bfe      	cmp	r3, #254	; 0xfe
   86a52:	d8bd      	bhi.n	869d0 <_fputwc_r+0x28>
   86a54:	b2f9      	uxtb	r1, r7
   86a56:	4606      	mov	r6, r0
   86a58:	f88d 1004 	strb.w	r1, [sp, #4]
   86a5c:	e7c6      	b.n	869ec <_fputwc_r+0x44>
   86a5e:	4638      	mov	r0, r7
   86a60:	b002      	add	sp, #8
   86a62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86a66:	bf00      	nop

00086a68 <_malloc_trim_r>:
   86a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   86a6a:	4d23      	ldr	r5, [pc, #140]	; (86af8 <_malloc_trim_r+0x90>)
   86a6c:	460f      	mov	r7, r1
   86a6e:	4604      	mov	r4, r0
   86a70:	f000 fe92 	bl	87798 <__malloc_lock>
   86a74:	68ab      	ldr	r3, [r5, #8]
   86a76:	685e      	ldr	r6, [r3, #4]
   86a78:	f026 0603 	bic.w	r6, r6, #3
   86a7c:	1bf1      	subs	r1, r6, r7
   86a7e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   86a82:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   86a86:	f021 010f 	bic.w	r1, r1, #15
   86a8a:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   86a8e:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   86a92:	db07      	blt.n	86aa4 <_malloc_trim_r+0x3c>
   86a94:	4620      	mov	r0, r4
   86a96:	2100      	movs	r1, #0
   86a98:	f001 f862 	bl	87b60 <_sbrk_r>
   86a9c:	68ab      	ldr	r3, [r5, #8]
   86a9e:	4433      	add	r3, r6
   86aa0:	4298      	cmp	r0, r3
   86aa2:	d004      	beq.n	86aae <_malloc_trim_r+0x46>
   86aa4:	4620      	mov	r0, r4
   86aa6:	f000 fe79 	bl	8779c <__malloc_unlock>
   86aaa:	2000      	movs	r0, #0
   86aac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   86aae:	4620      	mov	r0, r4
   86ab0:	4279      	negs	r1, r7
   86ab2:	f001 f855 	bl	87b60 <_sbrk_r>
   86ab6:	3001      	adds	r0, #1
   86ab8:	d00d      	beq.n	86ad6 <_malloc_trim_r+0x6e>
   86aba:	4b10      	ldr	r3, [pc, #64]	; (86afc <_malloc_trim_r+0x94>)
   86abc:	68aa      	ldr	r2, [r5, #8]
   86abe:	6819      	ldr	r1, [r3, #0]
   86ac0:	1bf6      	subs	r6, r6, r7
   86ac2:	f046 0601 	orr.w	r6, r6, #1
   86ac6:	4620      	mov	r0, r4
   86ac8:	1bc9      	subs	r1, r1, r7
   86aca:	6056      	str	r6, [r2, #4]
   86acc:	6019      	str	r1, [r3, #0]
   86ace:	f000 fe65 	bl	8779c <__malloc_unlock>
   86ad2:	2001      	movs	r0, #1
   86ad4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   86ad6:	4620      	mov	r0, r4
   86ad8:	2100      	movs	r1, #0
   86ada:	f001 f841 	bl	87b60 <_sbrk_r>
   86ade:	68ab      	ldr	r3, [r5, #8]
   86ae0:	1ac2      	subs	r2, r0, r3
   86ae2:	2a0f      	cmp	r2, #15
   86ae4:	ddde      	ble.n	86aa4 <_malloc_trim_r+0x3c>
   86ae6:	4d06      	ldr	r5, [pc, #24]	; (86b00 <_malloc_trim_r+0x98>)
   86ae8:	4904      	ldr	r1, [pc, #16]	; (86afc <_malloc_trim_r+0x94>)
   86aea:	682d      	ldr	r5, [r5, #0]
   86aec:	f042 0201 	orr.w	r2, r2, #1
   86af0:	1b40      	subs	r0, r0, r5
   86af2:	605a      	str	r2, [r3, #4]
   86af4:	6008      	str	r0, [r1, #0]
   86af6:	e7d5      	b.n	86aa4 <_malloc_trim_r+0x3c>
   86af8:	200706b8 	.word	0x200706b8
   86afc:	2007ad7c 	.word	0x2007ad7c
   86b00:	20070ac4 	.word	0x20070ac4

00086b04 <_free_r>:
   86b04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86b08:	460d      	mov	r5, r1
   86b0a:	4606      	mov	r6, r0
   86b0c:	2900      	cmp	r1, #0
   86b0e:	d055      	beq.n	86bbc <_free_r+0xb8>
   86b10:	f000 fe42 	bl	87798 <__malloc_lock>
   86b14:	f855 1c04 	ldr.w	r1, [r5, #-4]
   86b18:	f8df c170 	ldr.w	ip, [pc, #368]	; 86c8c <_free_r+0x188>
   86b1c:	f1a5 0408 	sub.w	r4, r5, #8
   86b20:	f021 0301 	bic.w	r3, r1, #1
   86b24:	18e2      	adds	r2, r4, r3
   86b26:	f8dc 0008 	ldr.w	r0, [ip, #8]
   86b2a:	6857      	ldr	r7, [r2, #4]
   86b2c:	4290      	cmp	r0, r2
   86b2e:	f027 0703 	bic.w	r7, r7, #3
   86b32:	d068      	beq.n	86c06 <_free_r+0x102>
   86b34:	f011 0101 	ands.w	r1, r1, #1
   86b38:	6057      	str	r7, [r2, #4]
   86b3a:	d032      	beq.n	86ba2 <_free_r+0x9e>
   86b3c:	2100      	movs	r1, #0
   86b3e:	19d0      	adds	r0, r2, r7
   86b40:	6840      	ldr	r0, [r0, #4]
   86b42:	07c0      	lsls	r0, r0, #31
   86b44:	d406      	bmi.n	86b54 <_free_r+0x50>
   86b46:	443b      	add	r3, r7
   86b48:	6890      	ldr	r0, [r2, #8]
   86b4a:	2900      	cmp	r1, #0
   86b4c:	d04d      	beq.n	86bea <_free_r+0xe6>
   86b4e:	68d2      	ldr	r2, [r2, #12]
   86b50:	60c2      	str	r2, [r0, #12]
   86b52:	6090      	str	r0, [r2, #8]
   86b54:	f043 0201 	orr.w	r2, r3, #1
   86b58:	6062      	str	r2, [r4, #4]
   86b5a:	50e3      	str	r3, [r4, r3]
   86b5c:	b9e1      	cbnz	r1, 86b98 <_free_r+0x94>
   86b5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   86b62:	d32d      	bcc.n	86bc0 <_free_r+0xbc>
   86b64:	0a5a      	lsrs	r2, r3, #9
   86b66:	2a04      	cmp	r2, #4
   86b68:	d869      	bhi.n	86c3e <_free_r+0x13a>
   86b6a:	0998      	lsrs	r0, r3, #6
   86b6c:	3038      	adds	r0, #56	; 0x38
   86b6e:	0041      	lsls	r1, r0, #1
   86b70:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   86b74:	f8dc 2008 	ldr.w	r2, [ip, #8]
   86b78:	4944      	ldr	r1, [pc, #272]	; (86c8c <_free_r+0x188>)
   86b7a:	4562      	cmp	r2, ip
   86b7c:	d065      	beq.n	86c4a <_free_r+0x146>
   86b7e:	6851      	ldr	r1, [r2, #4]
   86b80:	f021 0103 	bic.w	r1, r1, #3
   86b84:	428b      	cmp	r3, r1
   86b86:	d202      	bcs.n	86b8e <_free_r+0x8a>
   86b88:	6892      	ldr	r2, [r2, #8]
   86b8a:	4594      	cmp	ip, r2
   86b8c:	d1f7      	bne.n	86b7e <_free_r+0x7a>
   86b8e:	68d3      	ldr	r3, [r2, #12]
   86b90:	60e3      	str	r3, [r4, #12]
   86b92:	60a2      	str	r2, [r4, #8]
   86b94:	609c      	str	r4, [r3, #8]
   86b96:	60d4      	str	r4, [r2, #12]
   86b98:	4630      	mov	r0, r6
   86b9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   86b9e:	f000 bdfd 	b.w	8779c <__malloc_unlock>
   86ba2:	f855 5c08 	ldr.w	r5, [r5, #-8]
   86ba6:	f10c 0808 	add.w	r8, ip, #8
   86baa:	1b64      	subs	r4, r4, r5
   86bac:	68a0      	ldr	r0, [r4, #8]
   86bae:	442b      	add	r3, r5
   86bb0:	4540      	cmp	r0, r8
   86bb2:	d042      	beq.n	86c3a <_free_r+0x136>
   86bb4:	68e5      	ldr	r5, [r4, #12]
   86bb6:	60c5      	str	r5, [r0, #12]
   86bb8:	60a8      	str	r0, [r5, #8]
   86bba:	e7c0      	b.n	86b3e <_free_r+0x3a>
   86bbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86bc0:	08db      	lsrs	r3, r3, #3
   86bc2:	109a      	asrs	r2, r3, #2
   86bc4:	2001      	movs	r0, #1
   86bc6:	4090      	lsls	r0, r2
   86bc8:	f8dc 1004 	ldr.w	r1, [ip, #4]
   86bcc:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   86bd0:	689a      	ldr	r2, [r3, #8]
   86bd2:	4301      	orrs	r1, r0
   86bd4:	60a2      	str	r2, [r4, #8]
   86bd6:	60e3      	str	r3, [r4, #12]
   86bd8:	f8cc 1004 	str.w	r1, [ip, #4]
   86bdc:	4630      	mov	r0, r6
   86bde:	609c      	str	r4, [r3, #8]
   86be0:	60d4      	str	r4, [r2, #12]
   86be2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   86be6:	f000 bdd9 	b.w	8779c <__malloc_unlock>
   86bea:	4d29      	ldr	r5, [pc, #164]	; (86c90 <_free_r+0x18c>)
   86bec:	42a8      	cmp	r0, r5
   86bee:	d1ae      	bne.n	86b4e <_free_r+0x4a>
   86bf0:	f043 0201 	orr.w	r2, r3, #1
   86bf4:	f8cc 4014 	str.w	r4, [ip, #20]
   86bf8:	f8cc 4010 	str.w	r4, [ip, #16]
   86bfc:	60e0      	str	r0, [r4, #12]
   86bfe:	60a0      	str	r0, [r4, #8]
   86c00:	6062      	str	r2, [r4, #4]
   86c02:	50e3      	str	r3, [r4, r3]
   86c04:	e7c8      	b.n	86b98 <_free_r+0x94>
   86c06:	441f      	add	r7, r3
   86c08:	07cb      	lsls	r3, r1, #31
   86c0a:	d407      	bmi.n	86c1c <_free_r+0x118>
   86c0c:	f855 1c08 	ldr.w	r1, [r5, #-8]
   86c10:	1a64      	subs	r4, r4, r1
   86c12:	68e3      	ldr	r3, [r4, #12]
   86c14:	68a2      	ldr	r2, [r4, #8]
   86c16:	440f      	add	r7, r1
   86c18:	60d3      	str	r3, [r2, #12]
   86c1a:	609a      	str	r2, [r3, #8]
   86c1c:	4b1d      	ldr	r3, [pc, #116]	; (86c94 <_free_r+0x190>)
   86c1e:	f047 0201 	orr.w	r2, r7, #1
   86c22:	681b      	ldr	r3, [r3, #0]
   86c24:	6062      	str	r2, [r4, #4]
   86c26:	429f      	cmp	r7, r3
   86c28:	f8cc 4008 	str.w	r4, [ip, #8]
   86c2c:	d3b4      	bcc.n	86b98 <_free_r+0x94>
   86c2e:	4b1a      	ldr	r3, [pc, #104]	; (86c98 <_free_r+0x194>)
   86c30:	4630      	mov	r0, r6
   86c32:	6819      	ldr	r1, [r3, #0]
   86c34:	f7ff ff18 	bl	86a68 <_malloc_trim_r>
   86c38:	e7ae      	b.n	86b98 <_free_r+0x94>
   86c3a:	2101      	movs	r1, #1
   86c3c:	e77f      	b.n	86b3e <_free_r+0x3a>
   86c3e:	2a14      	cmp	r2, #20
   86c40:	d80b      	bhi.n	86c5a <_free_r+0x156>
   86c42:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   86c46:	0041      	lsls	r1, r0, #1
   86c48:	e792      	b.n	86b70 <_free_r+0x6c>
   86c4a:	1080      	asrs	r0, r0, #2
   86c4c:	2501      	movs	r5, #1
   86c4e:	4085      	lsls	r5, r0
   86c50:	6848      	ldr	r0, [r1, #4]
   86c52:	4613      	mov	r3, r2
   86c54:	4328      	orrs	r0, r5
   86c56:	6048      	str	r0, [r1, #4]
   86c58:	e79a      	b.n	86b90 <_free_r+0x8c>
   86c5a:	2a54      	cmp	r2, #84	; 0x54
   86c5c:	d803      	bhi.n	86c66 <_free_r+0x162>
   86c5e:	0b18      	lsrs	r0, r3, #12
   86c60:	306e      	adds	r0, #110	; 0x6e
   86c62:	0041      	lsls	r1, r0, #1
   86c64:	e784      	b.n	86b70 <_free_r+0x6c>
   86c66:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   86c6a:	d803      	bhi.n	86c74 <_free_r+0x170>
   86c6c:	0bd8      	lsrs	r0, r3, #15
   86c6e:	3077      	adds	r0, #119	; 0x77
   86c70:	0041      	lsls	r1, r0, #1
   86c72:	e77d      	b.n	86b70 <_free_r+0x6c>
   86c74:	f240 5154 	movw	r1, #1364	; 0x554
   86c78:	428a      	cmp	r2, r1
   86c7a:	d803      	bhi.n	86c84 <_free_r+0x180>
   86c7c:	0c98      	lsrs	r0, r3, #18
   86c7e:	307c      	adds	r0, #124	; 0x7c
   86c80:	0041      	lsls	r1, r0, #1
   86c82:	e775      	b.n	86b70 <_free_r+0x6c>
   86c84:	21fc      	movs	r1, #252	; 0xfc
   86c86:	207e      	movs	r0, #126	; 0x7e
   86c88:	e772      	b.n	86b70 <_free_r+0x6c>
   86c8a:	bf00      	nop
   86c8c:	200706b8 	.word	0x200706b8
   86c90:	200706c0 	.word	0x200706c0
   86c94:	20070ac0 	.word	0x20070ac0
   86c98:	2007ad78 	.word	0x2007ad78

00086c9c <__sfvwrite_r>:
   86c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86ca0:	6893      	ldr	r3, [r2, #8]
   86ca2:	b083      	sub	sp, #12
   86ca4:	4616      	mov	r6, r2
   86ca6:	4681      	mov	r9, r0
   86ca8:	460c      	mov	r4, r1
   86caa:	b32b      	cbz	r3, 86cf8 <__sfvwrite_r+0x5c>
   86cac:	898b      	ldrh	r3, [r1, #12]
   86cae:	0719      	lsls	r1, r3, #28
   86cb0:	d526      	bpl.n	86d00 <__sfvwrite_r+0x64>
   86cb2:	6922      	ldr	r2, [r4, #16]
   86cb4:	b322      	cbz	r2, 86d00 <__sfvwrite_r+0x64>
   86cb6:	f003 0202 	and.w	r2, r3, #2
   86cba:	b292      	uxth	r2, r2
   86cbc:	6835      	ldr	r5, [r6, #0]
   86cbe:	2a00      	cmp	r2, #0
   86cc0:	d02c      	beq.n	86d1c <__sfvwrite_r+0x80>
   86cc2:	f04f 0a00 	mov.w	sl, #0
   86cc6:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 86fb0 <__sfvwrite_r+0x314>
   86cca:	46d0      	mov	r8, sl
   86ccc:	45d8      	cmp	r8, fp
   86cce:	bf34      	ite	cc
   86cd0:	4643      	movcc	r3, r8
   86cd2:	465b      	movcs	r3, fp
   86cd4:	4652      	mov	r2, sl
   86cd6:	4648      	mov	r0, r9
   86cd8:	f1b8 0f00 	cmp.w	r8, #0
   86cdc:	d04f      	beq.n	86d7e <__sfvwrite_r+0xe2>
   86cde:	69e1      	ldr	r1, [r4, #28]
   86ce0:	6a67      	ldr	r7, [r4, #36]	; 0x24
   86ce2:	47b8      	blx	r7
   86ce4:	2800      	cmp	r0, #0
   86ce6:	dd56      	ble.n	86d96 <__sfvwrite_r+0xfa>
   86ce8:	68b3      	ldr	r3, [r6, #8]
   86cea:	4482      	add	sl, r0
   86cec:	1a1b      	subs	r3, r3, r0
   86cee:	ebc0 0808 	rsb	r8, r0, r8
   86cf2:	60b3      	str	r3, [r6, #8]
   86cf4:	2b00      	cmp	r3, #0
   86cf6:	d1e9      	bne.n	86ccc <__sfvwrite_r+0x30>
   86cf8:	2000      	movs	r0, #0
   86cfa:	b003      	add	sp, #12
   86cfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86d00:	4648      	mov	r0, r9
   86d02:	4621      	mov	r1, r4
   86d04:	f7ff fc88 	bl	86618 <__swsetup_r>
   86d08:	2800      	cmp	r0, #0
   86d0a:	f040 8148 	bne.w	86f9e <__sfvwrite_r+0x302>
   86d0e:	89a3      	ldrh	r3, [r4, #12]
   86d10:	6835      	ldr	r5, [r6, #0]
   86d12:	f003 0202 	and.w	r2, r3, #2
   86d16:	b292      	uxth	r2, r2
   86d18:	2a00      	cmp	r2, #0
   86d1a:	d1d2      	bne.n	86cc2 <__sfvwrite_r+0x26>
   86d1c:	f013 0a01 	ands.w	sl, r3, #1
   86d20:	d142      	bne.n	86da8 <__sfvwrite_r+0x10c>
   86d22:	46d0      	mov	r8, sl
   86d24:	f1b8 0f00 	cmp.w	r8, #0
   86d28:	d023      	beq.n	86d72 <__sfvwrite_r+0xd6>
   86d2a:	059a      	lsls	r2, r3, #22
   86d2c:	68a7      	ldr	r7, [r4, #8]
   86d2e:	d576      	bpl.n	86e1e <__sfvwrite_r+0x182>
   86d30:	45b8      	cmp	r8, r7
   86d32:	f0c0 80a4 	bcc.w	86e7e <__sfvwrite_r+0x1e2>
   86d36:	f413 6f90 	tst.w	r3, #1152	; 0x480
   86d3a:	f040 80b2 	bne.w	86ea2 <__sfvwrite_r+0x206>
   86d3e:	6820      	ldr	r0, [r4, #0]
   86d40:	46bb      	mov	fp, r7
   86d42:	4651      	mov	r1, sl
   86d44:	465a      	mov	r2, fp
   86d46:	f000 fcc1 	bl	876cc <memmove>
   86d4a:	68a2      	ldr	r2, [r4, #8]
   86d4c:	6821      	ldr	r1, [r4, #0]
   86d4e:	1bd2      	subs	r2, r2, r7
   86d50:	eb01 030b 	add.w	r3, r1, fp
   86d54:	60a2      	str	r2, [r4, #8]
   86d56:	6023      	str	r3, [r4, #0]
   86d58:	4642      	mov	r2, r8
   86d5a:	68b3      	ldr	r3, [r6, #8]
   86d5c:	4492      	add	sl, r2
   86d5e:	1a9b      	subs	r3, r3, r2
   86d60:	ebc2 0808 	rsb	r8, r2, r8
   86d64:	60b3      	str	r3, [r6, #8]
   86d66:	2b00      	cmp	r3, #0
   86d68:	d0c6      	beq.n	86cf8 <__sfvwrite_r+0x5c>
   86d6a:	89a3      	ldrh	r3, [r4, #12]
   86d6c:	f1b8 0f00 	cmp.w	r8, #0
   86d70:	d1db      	bne.n	86d2a <__sfvwrite_r+0x8e>
   86d72:	f8d5 a000 	ldr.w	sl, [r5]
   86d76:	f8d5 8004 	ldr.w	r8, [r5, #4]
   86d7a:	3508      	adds	r5, #8
   86d7c:	e7d2      	b.n	86d24 <__sfvwrite_r+0x88>
   86d7e:	f8d5 a000 	ldr.w	sl, [r5]
   86d82:	f8d5 8004 	ldr.w	r8, [r5, #4]
   86d86:	3508      	adds	r5, #8
   86d88:	e7a0      	b.n	86ccc <__sfvwrite_r+0x30>
   86d8a:	4648      	mov	r0, r9
   86d8c:	4621      	mov	r1, r4
   86d8e:	f7ff fd59 	bl	86844 <_fflush_r>
   86d92:	2800      	cmp	r0, #0
   86d94:	d059      	beq.n	86e4a <__sfvwrite_r+0x1ae>
   86d96:	89a3      	ldrh	r3, [r4, #12]
   86d98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   86d9c:	f04f 30ff 	mov.w	r0, #4294967295
   86da0:	81a3      	strh	r3, [r4, #12]
   86da2:	b003      	add	sp, #12
   86da4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86da8:	4692      	mov	sl, r2
   86daa:	9201      	str	r2, [sp, #4]
   86dac:	4693      	mov	fp, r2
   86dae:	4690      	mov	r8, r2
   86db0:	f1b8 0f00 	cmp.w	r8, #0
   86db4:	d02b      	beq.n	86e0e <__sfvwrite_r+0x172>
   86db6:	9f01      	ldr	r7, [sp, #4]
   86db8:	2f00      	cmp	r7, #0
   86dba:	d064      	beq.n	86e86 <__sfvwrite_r+0x1ea>
   86dbc:	6820      	ldr	r0, [r4, #0]
   86dbe:	6921      	ldr	r1, [r4, #16]
   86dc0:	45c2      	cmp	sl, r8
   86dc2:	bf34      	ite	cc
   86dc4:	4653      	movcc	r3, sl
   86dc6:	4643      	movcs	r3, r8
   86dc8:	4288      	cmp	r0, r1
   86dca:	461f      	mov	r7, r3
   86dcc:	f8d4 c008 	ldr.w	ip, [r4, #8]
   86dd0:	6962      	ldr	r2, [r4, #20]
   86dd2:	d903      	bls.n	86ddc <__sfvwrite_r+0x140>
   86dd4:	4494      	add	ip, r2
   86dd6:	4563      	cmp	r3, ip
   86dd8:	f300 80ae 	bgt.w	86f38 <__sfvwrite_r+0x29c>
   86ddc:	4293      	cmp	r3, r2
   86dde:	db36      	blt.n	86e4e <__sfvwrite_r+0x1b2>
   86de0:	4613      	mov	r3, r2
   86de2:	6a67      	ldr	r7, [r4, #36]	; 0x24
   86de4:	4648      	mov	r0, r9
   86de6:	69e1      	ldr	r1, [r4, #28]
   86de8:	465a      	mov	r2, fp
   86dea:	47b8      	blx	r7
   86dec:	1e07      	subs	r7, r0, #0
   86dee:	ddd2      	ble.n	86d96 <__sfvwrite_r+0xfa>
   86df0:	ebba 0a07 	subs.w	sl, sl, r7
   86df4:	d03a      	beq.n	86e6c <__sfvwrite_r+0x1d0>
   86df6:	68b3      	ldr	r3, [r6, #8]
   86df8:	44bb      	add	fp, r7
   86dfa:	1bdb      	subs	r3, r3, r7
   86dfc:	ebc7 0808 	rsb	r8, r7, r8
   86e00:	60b3      	str	r3, [r6, #8]
   86e02:	2b00      	cmp	r3, #0
   86e04:	f43f af78 	beq.w	86cf8 <__sfvwrite_r+0x5c>
   86e08:	f1b8 0f00 	cmp.w	r8, #0
   86e0c:	d1d3      	bne.n	86db6 <__sfvwrite_r+0x11a>
   86e0e:	2700      	movs	r7, #0
   86e10:	f8d5 b000 	ldr.w	fp, [r5]
   86e14:	f8d5 8004 	ldr.w	r8, [r5, #4]
   86e18:	9701      	str	r7, [sp, #4]
   86e1a:	3508      	adds	r5, #8
   86e1c:	e7c8      	b.n	86db0 <__sfvwrite_r+0x114>
   86e1e:	6820      	ldr	r0, [r4, #0]
   86e20:	6923      	ldr	r3, [r4, #16]
   86e22:	4298      	cmp	r0, r3
   86e24:	d802      	bhi.n	86e2c <__sfvwrite_r+0x190>
   86e26:	6963      	ldr	r3, [r4, #20]
   86e28:	4598      	cmp	r8, r3
   86e2a:	d272      	bcs.n	86f12 <__sfvwrite_r+0x276>
   86e2c:	45b8      	cmp	r8, r7
   86e2e:	bf38      	it	cc
   86e30:	4647      	movcc	r7, r8
   86e32:	463a      	mov	r2, r7
   86e34:	4651      	mov	r1, sl
   86e36:	f000 fc49 	bl	876cc <memmove>
   86e3a:	68a3      	ldr	r3, [r4, #8]
   86e3c:	6822      	ldr	r2, [r4, #0]
   86e3e:	1bdb      	subs	r3, r3, r7
   86e40:	443a      	add	r2, r7
   86e42:	60a3      	str	r3, [r4, #8]
   86e44:	6022      	str	r2, [r4, #0]
   86e46:	2b00      	cmp	r3, #0
   86e48:	d09f      	beq.n	86d8a <__sfvwrite_r+0xee>
   86e4a:	463a      	mov	r2, r7
   86e4c:	e785      	b.n	86d5a <__sfvwrite_r+0xbe>
   86e4e:	461a      	mov	r2, r3
   86e50:	4659      	mov	r1, fp
   86e52:	9300      	str	r3, [sp, #0]
   86e54:	f000 fc3a 	bl	876cc <memmove>
   86e58:	9b00      	ldr	r3, [sp, #0]
   86e5a:	68a1      	ldr	r1, [r4, #8]
   86e5c:	6822      	ldr	r2, [r4, #0]
   86e5e:	1ac9      	subs	r1, r1, r3
   86e60:	ebba 0a07 	subs.w	sl, sl, r7
   86e64:	4413      	add	r3, r2
   86e66:	60a1      	str	r1, [r4, #8]
   86e68:	6023      	str	r3, [r4, #0]
   86e6a:	d1c4      	bne.n	86df6 <__sfvwrite_r+0x15a>
   86e6c:	4648      	mov	r0, r9
   86e6e:	4621      	mov	r1, r4
   86e70:	f7ff fce8 	bl	86844 <_fflush_r>
   86e74:	2800      	cmp	r0, #0
   86e76:	d18e      	bne.n	86d96 <__sfvwrite_r+0xfa>
   86e78:	f8cd a004 	str.w	sl, [sp, #4]
   86e7c:	e7bb      	b.n	86df6 <__sfvwrite_r+0x15a>
   86e7e:	6820      	ldr	r0, [r4, #0]
   86e80:	4647      	mov	r7, r8
   86e82:	46c3      	mov	fp, r8
   86e84:	e75d      	b.n	86d42 <__sfvwrite_r+0xa6>
   86e86:	4658      	mov	r0, fp
   86e88:	210a      	movs	r1, #10
   86e8a:	4642      	mov	r2, r8
   86e8c:	f000 fbd4 	bl	87638 <memchr>
   86e90:	2800      	cmp	r0, #0
   86e92:	d07f      	beq.n	86f94 <__sfvwrite_r+0x2f8>
   86e94:	f100 0a01 	add.w	sl, r0, #1
   86e98:	2701      	movs	r7, #1
   86e9a:	ebcb 0a0a 	rsb	sl, fp, sl
   86e9e:	9701      	str	r7, [sp, #4]
   86ea0:	e78c      	b.n	86dbc <__sfvwrite_r+0x120>
   86ea2:	6822      	ldr	r2, [r4, #0]
   86ea4:	6921      	ldr	r1, [r4, #16]
   86ea6:	6967      	ldr	r7, [r4, #20]
   86ea8:	ebc1 0c02 	rsb	ip, r1, r2
   86eac:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   86eb0:	f10c 0201 	add.w	r2, ip, #1
   86eb4:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   86eb8:	4442      	add	r2, r8
   86eba:	107f      	asrs	r7, r7, #1
   86ebc:	4297      	cmp	r7, r2
   86ebe:	bf34      	ite	cc
   86ec0:	4617      	movcc	r7, r2
   86ec2:	463a      	movcs	r2, r7
   86ec4:	055b      	lsls	r3, r3, #21
   86ec6:	d54f      	bpl.n	86f68 <__sfvwrite_r+0x2cc>
   86ec8:	4611      	mov	r1, r2
   86eca:	4648      	mov	r0, r9
   86ecc:	f8cd c000 	str.w	ip, [sp]
   86ed0:	f000 f916 	bl	87100 <_malloc_r>
   86ed4:	f8dd c000 	ldr.w	ip, [sp]
   86ed8:	4683      	mov	fp, r0
   86eda:	2800      	cmp	r0, #0
   86edc:	d062      	beq.n	86fa4 <__sfvwrite_r+0x308>
   86ede:	4662      	mov	r2, ip
   86ee0:	6921      	ldr	r1, [r4, #16]
   86ee2:	f8cd c000 	str.w	ip, [sp]
   86ee6:	f7fe fb49 	bl	8557c <memcpy>
   86eea:	89a2      	ldrh	r2, [r4, #12]
   86eec:	f8dd c000 	ldr.w	ip, [sp]
   86ef0:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   86ef4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   86ef8:	81a2      	strh	r2, [r4, #12]
   86efa:	eb0b 000c 	add.w	r0, fp, ip
   86efe:	ebcc 0207 	rsb	r2, ip, r7
   86f02:	f8c4 b010 	str.w	fp, [r4, #16]
   86f06:	6167      	str	r7, [r4, #20]
   86f08:	6020      	str	r0, [r4, #0]
   86f0a:	60a2      	str	r2, [r4, #8]
   86f0c:	4647      	mov	r7, r8
   86f0e:	46c3      	mov	fp, r8
   86f10:	e717      	b.n	86d42 <__sfvwrite_r+0xa6>
   86f12:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   86f16:	4590      	cmp	r8, r2
   86f18:	bf38      	it	cc
   86f1a:	4642      	movcc	r2, r8
   86f1c:	fb92 f2f3 	sdiv	r2, r2, r3
   86f20:	fb02 f303 	mul.w	r3, r2, r3
   86f24:	6a67      	ldr	r7, [r4, #36]	; 0x24
   86f26:	4648      	mov	r0, r9
   86f28:	69e1      	ldr	r1, [r4, #28]
   86f2a:	4652      	mov	r2, sl
   86f2c:	47b8      	blx	r7
   86f2e:	2800      	cmp	r0, #0
   86f30:	f77f af31 	ble.w	86d96 <__sfvwrite_r+0xfa>
   86f34:	4602      	mov	r2, r0
   86f36:	e710      	b.n	86d5a <__sfvwrite_r+0xbe>
   86f38:	4662      	mov	r2, ip
   86f3a:	4659      	mov	r1, fp
   86f3c:	f8cd c000 	str.w	ip, [sp]
   86f40:	f000 fbc4 	bl	876cc <memmove>
   86f44:	f8dd c000 	ldr.w	ip, [sp]
   86f48:	6823      	ldr	r3, [r4, #0]
   86f4a:	4648      	mov	r0, r9
   86f4c:	4463      	add	r3, ip
   86f4e:	6023      	str	r3, [r4, #0]
   86f50:	4621      	mov	r1, r4
   86f52:	f8cd c000 	str.w	ip, [sp]
   86f56:	f7ff fc75 	bl	86844 <_fflush_r>
   86f5a:	f8dd c000 	ldr.w	ip, [sp]
   86f5e:	2800      	cmp	r0, #0
   86f60:	f47f af19 	bne.w	86d96 <__sfvwrite_r+0xfa>
   86f64:	4667      	mov	r7, ip
   86f66:	e743      	b.n	86df0 <__sfvwrite_r+0x154>
   86f68:	4648      	mov	r0, r9
   86f6a:	f8cd c000 	str.w	ip, [sp]
   86f6e:	f000 fc17 	bl	877a0 <_realloc_r>
   86f72:	f8dd c000 	ldr.w	ip, [sp]
   86f76:	4683      	mov	fp, r0
   86f78:	2800      	cmp	r0, #0
   86f7a:	d1be      	bne.n	86efa <__sfvwrite_r+0x25e>
   86f7c:	4648      	mov	r0, r9
   86f7e:	6921      	ldr	r1, [r4, #16]
   86f80:	f7ff fdc0 	bl	86b04 <_free_r>
   86f84:	89a3      	ldrh	r3, [r4, #12]
   86f86:	220c      	movs	r2, #12
   86f88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   86f8c:	b29b      	uxth	r3, r3
   86f8e:	f8c9 2000 	str.w	r2, [r9]
   86f92:	e701      	b.n	86d98 <__sfvwrite_r+0xfc>
   86f94:	2701      	movs	r7, #1
   86f96:	f108 0a01 	add.w	sl, r8, #1
   86f9a:	9701      	str	r7, [sp, #4]
   86f9c:	e70e      	b.n	86dbc <__sfvwrite_r+0x120>
   86f9e:	f04f 30ff 	mov.w	r0, #4294967295
   86fa2:	e6aa      	b.n	86cfa <__sfvwrite_r+0x5e>
   86fa4:	230c      	movs	r3, #12
   86fa6:	f8c9 3000 	str.w	r3, [r9]
   86faa:	89a3      	ldrh	r3, [r4, #12]
   86fac:	e6f4      	b.n	86d98 <__sfvwrite_r+0xfc>
   86fae:	bf00      	nop
   86fb0:	7ffffc00 	.word	0x7ffffc00

00086fb4 <_fwalk>:
   86fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86fb8:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   86fbc:	4688      	mov	r8, r1
   86fbe:	d019      	beq.n	86ff4 <_fwalk+0x40>
   86fc0:	2600      	movs	r6, #0
   86fc2:	687d      	ldr	r5, [r7, #4]
   86fc4:	68bc      	ldr	r4, [r7, #8]
   86fc6:	3d01      	subs	r5, #1
   86fc8:	d40e      	bmi.n	86fe8 <_fwalk+0x34>
   86fca:	89a3      	ldrh	r3, [r4, #12]
   86fcc:	3d01      	subs	r5, #1
   86fce:	2b01      	cmp	r3, #1
   86fd0:	d906      	bls.n	86fe0 <_fwalk+0x2c>
   86fd2:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   86fd6:	4620      	mov	r0, r4
   86fd8:	3301      	adds	r3, #1
   86fda:	d001      	beq.n	86fe0 <_fwalk+0x2c>
   86fdc:	47c0      	blx	r8
   86fde:	4306      	orrs	r6, r0
   86fe0:	1c6b      	adds	r3, r5, #1
   86fe2:	f104 0468 	add.w	r4, r4, #104	; 0x68
   86fe6:	d1f0      	bne.n	86fca <_fwalk+0x16>
   86fe8:	683f      	ldr	r7, [r7, #0]
   86fea:	2f00      	cmp	r7, #0
   86fec:	d1e9      	bne.n	86fc2 <_fwalk+0xe>
   86fee:	4630      	mov	r0, r6
   86ff0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86ff4:	463e      	mov	r6, r7
   86ff6:	4630      	mov	r0, r6
   86ff8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00086ffc <__locale_charset>:
   86ffc:	4800      	ldr	r0, [pc, #0]	; (87000 <__locale_charset+0x4>)
   86ffe:	4770      	bx	lr
   87000:	20070694 	.word	0x20070694

00087004 <__locale_mb_cur_max>:
   87004:	4b01      	ldr	r3, [pc, #4]	; (8700c <__locale_mb_cur_max+0x8>)
   87006:	6818      	ldr	r0, [r3, #0]
   87008:	4770      	bx	lr
   8700a:	bf00      	nop
   8700c:	200706b4 	.word	0x200706b4

00087010 <__smakebuf_r>:
   87010:	b5f0      	push	{r4, r5, r6, r7, lr}
   87012:	898b      	ldrh	r3, [r1, #12]
   87014:	b091      	sub	sp, #68	; 0x44
   87016:	b29a      	uxth	r2, r3
   87018:	0796      	lsls	r6, r2, #30
   8701a:	460c      	mov	r4, r1
   8701c:	4605      	mov	r5, r0
   8701e:	d437      	bmi.n	87090 <__smakebuf_r+0x80>
   87020:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   87024:	2900      	cmp	r1, #0
   87026:	db17      	blt.n	87058 <__smakebuf_r+0x48>
   87028:	aa01      	add	r2, sp, #4
   8702a:	f000 ff39 	bl	87ea0 <_fstat_r>
   8702e:	2800      	cmp	r0, #0
   87030:	db10      	blt.n	87054 <__smakebuf_r+0x44>
   87032:	9b02      	ldr	r3, [sp, #8]
   87034:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   87038:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   8703c:	424f      	negs	r7, r1
   8703e:	414f      	adcs	r7, r1
   87040:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   87044:	d02c      	beq.n	870a0 <__smakebuf_r+0x90>
   87046:	89a3      	ldrh	r3, [r4, #12]
   87048:	f44f 6680 	mov.w	r6, #1024	; 0x400
   8704c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   87050:	81a3      	strh	r3, [r4, #12]
   87052:	e00b      	b.n	8706c <__smakebuf_r+0x5c>
   87054:	89a3      	ldrh	r3, [r4, #12]
   87056:	b29a      	uxth	r2, r3
   87058:	f012 0f80 	tst.w	r2, #128	; 0x80
   8705c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   87060:	81a3      	strh	r3, [r4, #12]
   87062:	bf14      	ite	ne
   87064:	2640      	movne	r6, #64	; 0x40
   87066:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   8706a:	2700      	movs	r7, #0
   8706c:	4628      	mov	r0, r5
   8706e:	4631      	mov	r1, r6
   87070:	f000 f846 	bl	87100 <_malloc_r>
   87074:	89a3      	ldrh	r3, [r4, #12]
   87076:	2800      	cmp	r0, #0
   87078:	d029      	beq.n	870ce <__smakebuf_r+0xbe>
   8707a:	4a1b      	ldr	r2, [pc, #108]	; (870e8 <__smakebuf_r+0xd8>)
   8707c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   87080:	63ea      	str	r2, [r5, #60]	; 0x3c
   87082:	81a3      	strh	r3, [r4, #12]
   87084:	6020      	str	r0, [r4, #0]
   87086:	6120      	str	r0, [r4, #16]
   87088:	6166      	str	r6, [r4, #20]
   8708a:	b9a7      	cbnz	r7, 870b6 <__smakebuf_r+0xa6>
   8708c:	b011      	add	sp, #68	; 0x44
   8708e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   87090:	f101 0343 	add.w	r3, r1, #67	; 0x43
   87094:	2201      	movs	r2, #1
   87096:	600b      	str	r3, [r1, #0]
   87098:	610b      	str	r3, [r1, #16]
   8709a:	614a      	str	r2, [r1, #20]
   8709c:	b011      	add	sp, #68	; 0x44
   8709e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   870a0:	4a12      	ldr	r2, [pc, #72]	; (870ec <__smakebuf_r+0xdc>)
   870a2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   870a4:	4293      	cmp	r3, r2
   870a6:	d1ce      	bne.n	87046 <__smakebuf_r+0x36>
   870a8:	89a3      	ldrh	r3, [r4, #12]
   870aa:	f44f 6680 	mov.w	r6, #1024	; 0x400
   870ae:	4333      	orrs	r3, r6
   870b0:	81a3      	strh	r3, [r4, #12]
   870b2:	64e6      	str	r6, [r4, #76]	; 0x4c
   870b4:	e7da      	b.n	8706c <__smakebuf_r+0x5c>
   870b6:	4628      	mov	r0, r5
   870b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   870bc:	f000 ff04 	bl	87ec8 <_isatty_r>
   870c0:	2800      	cmp	r0, #0
   870c2:	d0e3      	beq.n	8708c <__smakebuf_r+0x7c>
   870c4:	89a3      	ldrh	r3, [r4, #12]
   870c6:	f043 0301 	orr.w	r3, r3, #1
   870ca:	81a3      	strh	r3, [r4, #12]
   870cc:	e7de      	b.n	8708c <__smakebuf_r+0x7c>
   870ce:	059a      	lsls	r2, r3, #22
   870d0:	d4dc      	bmi.n	8708c <__smakebuf_r+0x7c>
   870d2:	f104 0243 	add.w	r2, r4, #67	; 0x43
   870d6:	f043 0302 	orr.w	r3, r3, #2
   870da:	2101      	movs	r1, #1
   870dc:	81a3      	strh	r3, [r4, #12]
   870de:	6022      	str	r2, [r4, #0]
   870e0:	6122      	str	r2, [r4, #16]
   870e2:	6161      	str	r1, [r4, #20]
   870e4:	e7d2      	b.n	8708c <__smakebuf_r+0x7c>
   870e6:	bf00      	nop
   870e8:	00086871 	.word	0x00086871
   870ec:	00087be1 	.word	0x00087be1

000870f0 <malloc>:
   870f0:	4b02      	ldr	r3, [pc, #8]	; (870fc <malloc+0xc>)
   870f2:	4601      	mov	r1, r0
   870f4:	6818      	ldr	r0, [r3, #0]
   870f6:	f000 b803 	b.w	87100 <_malloc_r>
   870fa:	bf00      	nop
   870fc:	20070690 	.word	0x20070690

00087100 <_malloc_r>:
   87100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   87104:	f101 050b 	add.w	r5, r1, #11
   87108:	2d16      	cmp	r5, #22
   8710a:	b083      	sub	sp, #12
   8710c:	4606      	mov	r6, r0
   8710e:	d927      	bls.n	87160 <_malloc_r+0x60>
   87110:	f035 0507 	bics.w	r5, r5, #7
   87114:	d427      	bmi.n	87166 <_malloc_r+0x66>
   87116:	42a9      	cmp	r1, r5
   87118:	d825      	bhi.n	87166 <_malloc_r+0x66>
   8711a:	4630      	mov	r0, r6
   8711c:	f000 fb3c 	bl	87798 <__malloc_lock>
   87120:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   87124:	d226      	bcs.n	87174 <_malloc_r+0x74>
   87126:	4fc1      	ldr	r7, [pc, #772]	; (8742c <_malloc_r+0x32c>)
   87128:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   8712c:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   87130:	68dc      	ldr	r4, [r3, #12]
   87132:	429c      	cmp	r4, r3
   87134:	f000 81d2 	beq.w	874dc <_malloc_r+0x3dc>
   87138:	6863      	ldr	r3, [r4, #4]
   8713a:	68e2      	ldr	r2, [r4, #12]
   8713c:	f023 0303 	bic.w	r3, r3, #3
   87140:	4423      	add	r3, r4
   87142:	6858      	ldr	r0, [r3, #4]
   87144:	68a1      	ldr	r1, [r4, #8]
   87146:	f040 0501 	orr.w	r5, r0, #1
   8714a:	60ca      	str	r2, [r1, #12]
   8714c:	4630      	mov	r0, r6
   8714e:	6091      	str	r1, [r2, #8]
   87150:	605d      	str	r5, [r3, #4]
   87152:	f000 fb23 	bl	8779c <__malloc_unlock>
   87156:	3408      	adds	r4, #8
   87158:	4620      	mov	r0, r4
   8715a:	b003      	add	sp, #12
   8715c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87160:	2510      	movs	r5, #16
   87162:	42a9      	cmp	r1, r5
   87164:	d9d9      	bls.n	8711a <_malloc_r+0x1a>
   87166:	2400      	movs	r4, #0
   87168:	230c      	movs	r3, #12
   8716a:	4620      	mov	r0, r4
   8716c:	6033      	str	r3, [r6, #0]
   8716e:	b003      	add	sp, #12
   87170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87174:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   87178:	f000 8089 	beq.w	8728e <_malloc_r+0x18e>
   8717c:	f1bc 0f04 	cmp.w	ip, #4
   87180:	f200 8160 	bhi.w	87444 <_malloc_r+0x344>
   87184:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   87188:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   8718c:	ea4f 014c 	mov.w	r1, ip, lsl #1
   87190:	4fa6      	ldr	r7, [pc, #664]	; (8742c <_malloc_r+0x32c>)
   87192:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   87196:	68cc      	ldr	r4, [r1, #12]
   87198:	42a1      	cmp	r1, r4
   8719a:	d105      	bne.n	871a8 <_malloc_r+0xa8>
   8719c:	e00c      	b.n	871b8 <_malloc_r+0xb8>
   8719e:	2b00      	cmp	r3, #0
   871a0:	da79      	bge.n	87296 <_malloc_r+0x196>
   871a2:	68e4      	ldr	r4, [r4, #12]
   871a4:	42a1      	cmp	r1, r4
   871a6:	d007      	beq.n	871b8 <_malloc_r+0xb8>
   871a8:	6862      	ldr	r2, [r4, #4]
   871aa:	f022 0203 	bic.w	r2, r2, #3
   871ae:	1b53      	subs	r3, r2, r5
   871b0:	2b0f      	cmp	r3, #15
   871b2:	ddf4      	ble.n	8719e <_malloc_r+0x9e>
   871b4:	f10c 3cff 	add.w	ip, ip, #4294967295
   871b8:	f10c 0c01 	add.w	ip, ip, #1
   871bc:	4b9b      	ldr	r3, [pc, #620]	; (8742c <_malloc_r+0x32c>)
   871be:	693c      	ldr	r4, [r7, #16]
   871c0:	f103 0e08 	add.w	lr, r3, #8
   871c4:	4574      	cmp	r4, lr
   871c6:	f000 817e 	beq.w	874c6 <_malloc_r+0x3c6>
   871ca:	6861      	ldr	r1, [r4, #4]
   871cc:	f021 0103 	bic.w	r1, r1, #3
   871d0:	1b4a      	subs	r2, r1, r5
   871d2:	2a0f      	cmp	r2, #15
   871d4:	f300 8164 	bgt.w	874a0 <_malloc_r+0x3a0>
   871d8:	2a00      	cmp	r2, #0
   871da:	f8c3 e014 	str.w	lr, [r3, #20]
   871de:	f8c3 e010 	str.w	lr, [r3, #16]
   871e2:	da69      	bge.n	872b8 <_malloc_r+0x1b8>
   871e4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   871e8:	f080 813a 	bcs.w	87460 <_malloc_r+0x360>
   871ec:	08c9      	lsrs	r1, r1, #3
   871ee:	108a      	asrs	r2, r1, #2
   871f0:	f04f 0801 	mov.w	r8, #1
   871f4:	fa08 f802 	lsl.w	r8, r8, r2
   871f8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   871fc:	685a      	ldr	r2, [r3, #4]
   871fe:	6888      	ldr	r0, [r1, #8]
   87200:	ea48 0202 	orr.w	r2, r8, r2
   87204:	60a0      	str	r0, [r4, #8]
   87206:	60e1      	str	r1, [r4, #12]
   87208:	605a      	str	r2, [r3, #4]
   8720a:	608c      	str	r4, [r1, #8]
   8720c:	60c4      	str	r4, [r0, #12]
   8720e:	ea4f 03ac 	mov.w	r3, ip, asr #2
   87212:	2001      	movs	r0, #1
   87214:	4098      	lsls	r0, r3
   87216:	4290      	cmp	r0, r2
   87218:	d85b      	bhi.n	872d2 <_malloc_r+0x1d2>
   8721a:	4202      	tst	r2, r0
   8721c:	d106      	bne.n	8722c <_malloc_r+0x12c>
   8721e:	f02c 0c03 	bic.w	ip, ip, #3
   87222:	0040      	lsls	r0, r0, #1
   87224:	4202      	tst	r2, r0
   87226:	f10c 0c04 	add.w	ip, ip, #4
   8722a:	d0fa      	beq.n	87222 <_malloc_r+0x122>
   8722c:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   87230:	4644      	mov	r4, r8
   87232:	46e1      	mov	r9, ip
   87234:	68e3      	ldr	r3, [r4, #12]
   87236:	429c      	cmp	r4, r3
   87238:	d107      	bne.n	8724a <_malloc_r+0x14a>
   8723a:	e146      	b.n	874ca <_malloc_r+0x3ca>
   8723c:	2a00      	cmp	r2, #0
   8723e:	f280 8157 	bge.w	874f0 <_malloc_r+0x3f0>
   87242:	68db      	ldr	r3, [r3, #12]
   87244:	429c      	cmp	r4, r3
   87246:	f000 8140 	beq.w	874ca <_malloc_r+0x3ca>
   8724a:	6859      	ldr	r1, [r3, #4]
   8724c:	f021 0103 	bic.w	r1, r1, #3
   87250:	1b4a      	subs	r2, r1, r5
   87252:	2a0f      	cmp	r2, #15
   87254:	ddf2      	ble.n	8723c <_malloc_r+0x13c>
   87256:	461c      	mov	r4, r3
   87258:	f854 cf08 	ldr.w	ip, [r4, #8]!
   8725c:	68d9      	ldr	r1, [r3, #12]
   8725e:	f045 0901 	orr.w	r9, r5, #1
   87262:	f042 0801 	orr.w	r8, r2, #1
   87266:	441d      	add	r5, r3
   87268:	f8c3 9004 	str.w	r9, [r3, #4]
   8726c:	4630      	mov	r0, r6
   8726e:	f8cc 100c 	str.w	r1, [ip, #12]
   87272:	f8c1 c008 	str.w	ip, [r1, #8]
   87276:	617d      	str	r5, [r7, #20]
   87278:	613d      	str	r5, [r7, #16]
   8727a:	f8c5 e00c 	str.w	lr, [r5, #12]
   8727e:	f8c5 e008 	str.w	lr, [r5, #8]
   87282:	f8c5 8004 	str.w	r8, [r5, #4]
   87286:	50aa      	str	r2, [r5, r2]
   87288:	f000 fa88 	bl	8779c <__malloc_unlock>
   8728c:	e764      	b.n	87158 <_malloc_r+0x58>
   8728e:	217e      	movs	r1, #126	; 0x7e
   87290:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   87294:	e77c      	b.n	87190 <_malloc_r+0x90>
   87296:	4422      	add	r2, r4
   87298:	6850      	ldr	r0, [r2, #4]
   8729a:	68e3      	ldr	r3, [r4, #12]
   8729c:	68a1      	ldr	r1, [r4, #8]
   8729e:	f040 0501 	orr.w	r5, r0, #1
   872a2:	60cb      	str	r3, [r1, #12]
   872a4:	4630      	mov	r0, r6
   872a6:	6099      	str	r1, [r3, #8]
   872a8:	6055      	str	r5, [r2, #4]
   872aa:	f000 fa77 	bl	8779c <__malloc_unlock>
   872ae:	3408      	adds	r4, #8
   872b0:	4620      	mov	r0, r4
   872b2:	b003      	add	sp, #12
   872b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   872b8:	4421      	add	r1, r4
   872ba:	684b      	ldr	r3, [r1, #4]
   872bc:	4630      	mov	r0, r6
   872be:	f043 0301 	orr.w	r3, r3, #1
   872c2:	604b      	str	r3, [r1, #4]
   872c4:	f000 fa6a 	bl	8779c <__malloc_unlock>
   872c8:	3408      	adds	r4, #8
   872ca:	4620      	mov	r0, r4
   872cc:	b003      	add	sp, #12
   872ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   872d2:	68bc      	ldr	r4, [r7, #8]
   872d4:	6863      	ldr	r3, [r4, #4]
   872d6:	f023 0903 	bic.w	r9, r3, #3
   872da:	45a9      	cmp	r9, r5
   872dc:	d304      	bcc.n	872e8 <_malloc_r+0x1e8>
   872de:	ebc5 0309 	rsb	r3, r5, r9
   872e2:	2b0f      	cmp	r3, #15
   872e4:	f300 8091 	bgt.w	8740a <_malloc_r+0x30a>
   872e8:	4b51      	ldr	r3, [pc, #324]	; (87430 <_malloc_r+0x330>)
   872ea:	4a52      	ldr	r2, [pc, #328]	; (87434 <_malloc_r+0x334>)
   872ec:	6819      	ldr	r1, [r3, #0]
   872ee:	6813      	ldr	r3, [r2, #0]
   872f0:	eb05 0a01 	add.w	sl, r5, r1
   872f4:	3301      	adds	r3, #1
   872f6:	eb04 0b09 	add.w	fp, r4, r9
   872fa:	f000 8161 	beq.w	875c0 <_malloc_r+0x4c0>
   872fe:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   87302:	f10a 0a0f 	add.w	sl, sl, #15
   87306:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   8730a:	f02a 0a0f 	bic.w	sl, sl, #15
   8730e:	4630      	mov	r0, r6
   87310:	4651      	mov	r1, sl
   87312:	9201      	str	r2, [sp, #4]
   87314:	f000 fc24 	bl	87b60 <_sbrk_r>
   87318:	f1b0 3fff 	cmp.w	r0, #4294967295
   8731c:	4680      	mov	r8, r0
   8731e:	9a01      	ldr	r2, [sp, #4]
   87320:	f000 8101 	beq.w	87526 <_malloc_r+0x426>
   87324:	4583      	cmp	fp, r0
   87326:	f200 80fb 	bhi.w	87520 <_malloc_r+0x420>
   8732a:	f8df c114 	ldr.w	ip, [pc, #276]	; 87440 <_malloc_r+0x340>
   8732e:	45c3      	cmp	fp, r8
   87330:	f8dc 3000 	ldr.w	r3, [ip]
   87334:	4453      	add	r3, sl
   87336:	f8cc 3000 	str.w	r3, [ip]
   8733a:	f000 814a 	beq.w	875d2 <_malloc_r+0x4d2>
   8733e:	6812      	ldr	r2, [r2, #0]
   87340:	493c      	ldr	r1, [pc, #240]	; (87434 <_malloc_r+0x334>)
   87342:	3201      	adds	r2, #1
   87344:	bf1b      	ittet	ne
   87346:	ebcb 0b08 	rsbne	fp, fp, r8
   8734a:	445b      	addne	r3, fp
   8734c:	f8c1 8000 	streq.w	r8, [r1]
   87350:	f8cc 3000 	strne.w	r3, [ip]
   87354:	f018 0307 	ands.w	r3, r8, #7
   87358:	f000 8114 	beq.w	87584 <_malloc_r+0x484>
   8735c:	f1c3 0208 	rsb	r2, r3, #8
   87360:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   87364:	4490      	add	r8, r2
   87366:	3308      	adds	r3, #8
   87368:	44c2      	add	sl, r8
   8736a:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   8736e:	ebca 0a03 	rsb	sl, sl, r3
   87372:	4651      	mov	r1, sl
   87374:	4630      	mov	r0, r6
   87376:	f8cd c004 	str.w	ip, [sp, #4]
   8737a:	f000 fbf1 	bl	87b60 <_sbrk_r>
   8737e:	1c43      	adds	r3, r0, #1
   87380:	f8dd c004 	ldr.w	ip, [sp, #4]
   87384:	f000 8135 	beq.w	875f2 <_malloc_r+0x4f2>
   87388:	ebc8 0200 	rsb	r2, r8, r0
   8738c:	4452      	add	r2, sl
   8738e:	f042 0201 	orr.w	r2, r2, #1
   87392:	f8dc 3000 	ldr.w	r3, [ip]
   87396:	42bc      	cmp	r4, r7
   87398:	4453      	add	r3, sl
   8739a:	f8c7 8008 	str.w	r8, [r7, #8]
   8739e:	f8cc 3000 	str.w	r3, [ip]
   873a2:	f8c8 2004 	str.w	r2, [r8, #4]
   873a6:	f8df a098 	ldr.w	sl, [pc, #152]	; 87440 <_malloc_r+0x340>
   873aa:	d015      	beq.n	873d8 <_malloc_r+0x2d8>
   873ac:	f1b9 0f0f 	cmp.w	r9, #15
   873b0:	f240 80eb 	bls.w	8758a <_malloc_r+0x48a>
   873b4:	6861      	ldr	r1, [r4, #4]
   873b6:	f1a9 020c 	sub.w	r2, r9, #12
   873ba:	f022 0207 	bic.w	r2, r2, #7
   873be:	f001 0101 	and.w	r1, r1, #1
   873c2:	ea42 0e01 	orr.w	lr, r2, r1
   873c6:	2005      	movs	r0, #5
   873c8:	18a1      	adds	r1, r4, r2
   873ca:	2a0f      	cmp	r2, #15
   873cc:	f8c4 e004 	str.w	lr, [r4, #4]
   873d0:	6048      	str	r0, [r1, #4]
   873d2:	6088      	str	r0, [r1, #8]
   873d4:	f200 8111 	bhi.w	875fa <_malloc_r+0x4fa>
   873d8:	4a17      	ldr	r2, [pc, #92]	; (87438 <_malloc_r+0x338>)
   873da:	68bc      	ldr	r4, [r7, #8]
   873dc:	6811      	ldr	r1, [r2, #0]
   873de:	428b      	cmp	r3, r1
   873e0:	bf88      	it	hi
   873e2:	6013      	strhi	r3, [r2, #0]
   873e4:	4a15      	ldr	r2, [pc, #84]	; (8743c <_malloc_r+0x33c>)
   873e6:	6811      	ldr	r1, [r2, #0]
   873e8:	428b      	cmp	r3, r1
   873ea:	bf88      	it	hi
   873ec:	6013      	strhi	r3, [r2, #0]
   873ee:	6862      	ldr	r2, [r4, #4]
   873f0:	f022 0203 	bic.w	r2, r2, #3
   873f4:	4295      	cmp	r5, r2
   873f6:	ebc5 0302 	rsb	r3, r5, r2
   873fa:	d801      	bhi.n	87400 <_malloc_r+0x300>
   873fc:	2b0f      	cmp	r3, #15
   873fe:	dc04      	bgt.n	8740a <_malloc_r+0x30a>
   87400:	4630      	mov	r0, r6
   87402:	f000 f9cb 	bl	8779c <__malloc_unlock>
   87406:	2400      	movs	r4, #0
   87408:	e6a6      	b.n	87158 <_malloc_r+0x58>
   8740a:	f045 0201 	orr.w	r2, r5, #1
   8740e:	f043 0301 	orr.w	r3, r3, #1
   87412:	4425      	add	r5, r4
   87414:	6062      	str	r2, [r4, #4]
   87416:	4630      	mov	r0, r6
   87418:	60bd      	str	r5, [r7, #8]
   8741a:	606b      	str	r3, [r5, #4]
   8741c:	f000 f9be 	bl	8779c <__malloc_unlock>
   87420:	3408      	adds	r4, #8
   87422:	4620      	mov	r0, r4
   87424:	b003      	add	sp, #12
   87426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8742a:	bf00      	nop
   8742c:	200706b8 	.word	0x200706b8
   87430:	2007ad78 	.word	0x2007ad78
   87434:	20070ac4 	.word	0x20070ac4
   87438:	2007ad74 	.word	0x2007ad74
   8743c:	2007ad70 	.word	0x2007ad70
   87440:	2007ad7c 	.word	0x2007ad7c
   87444:	f1bc 0f14 	cmp.w	ip, #20
   87448:	d961      	bls.n	8750e <_malloc_r+0x40e>
   8744a:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   8744e:	f200 808f 	bhi.w	87570 <_malloc_r+0x470>
   87452:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   87456:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   8745a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8745e:	e697      	b.n	87190 <_malloc_r+0x90>
   87460:	0a4b      	lsrs	r3, r1, #9
   87462:	2b04      	cmp	r3, #4
   87464:	d958      	bls.n	87518 <_malloc_r+0x418>
   87466:	2b14      	cmp	r3, #20
   87468:	f200 80ad 	bhi.w	875c6 <_malloc_r+0x4c6>
   8746c:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   87470:	0050      	lsls	r0, r2, #1
   87472:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   87476:	6883      	ldr	r3, [r0, #8]
   87478:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 87634 <_malloc_r+0x534>
   8747c:	4283      	cmp	r3, r0
   8747e:	f000 808a 	beq.w	87596 <_malloc_r+0x496>
   87482:	685a      	ldr	r2, [r3, #4]
   87484:	f022 0203 	bic.w	r2, r2, #3
   87488:	4291      	cmp	r1, r2
   8748a:	d202      	bcs.n	87492 <_malloc_r+0x392>
   8748c:	689b      	ldr	r3, [r3, #8]
   8748e:	4298      	cmp	r0, r3
   87490:	d1f7      	bne.n	87482 <_malloc_r+0x382>
   87492:	68d9      	ldr	r1, [r3, #12]
   87494:	687a      	ldr	r2, [r7, #4]
   87496:	60e1      	str	r1, [r4, #12]
   87498:	60a3      	str	r3, [r4, #8]
   8749a:	608c      	str	r4, [r1, #8]
   8749c:	60dc      	str	r4, [r3, #12]
   8749e:	e6b6      	b.n	8720e <_malloc_r+0x10e>
   874a0:	f045 0701 	orr.w	r7, r5, #1
   874a4:	f042 0101 	orr.w	r1, r2, #1
   874a8:	4425      	add	r5, r4
   874aa:	6067      	str	r7, [r4, #4]
   874ac:	4630      	mov	r0, r6
   874ae:	615d      	str	r5, [r3, #20]
   874b0:	611d      	str	r5, [r3, #16]
   874b2:	f8c5 e00c 	str.w	lr, [r5, #12]
   874b6:	f8c5 e008 	str.w	lr, [r5, #8]
   874ba:	6069      	str	r1, [r5, #4]
   874bc:	50aa      	str	r2, [r5, r2]
   874be:	3408      	adds	r4, #8
   874c0:	f000 f96c 	bl	8779c <__malloc_unlock>
   874c4:	e648      	b.n	87158 <_malloc_r+0x58>
   874c6:	685a      	ldr	r2, [r3, #4]
   874c8:	e6a1      	b.n	8720e <_malloc_r+0x10e>
   874ca:	f109 0901 	add.w	r9, r9, #1
   874ce:	f019 0f03 	tst.w	r9, #3
   874d2:	f104 0408 	add.w	r4, r4, #8
   874d6:	f47f aead 	bne.w	87234 <_malloc_r+0x134>
   874da:	e02d      	b.n	87538 <_malloc_r+0x438>
   874dc:	f104 0308 	add.w	r3, r4, #8
   874e0:	6964      	ldr	r4, [r4, #20]
   874e2:	42a3      	cmp	r3, r4
   874e4:	bf08      	it	eq
   874e6:	f10c 0c02 	addeq.w	ip, ip, #2
   874ea:	f43f ae67 	beq.w	871bc <_malloc_r+0xbc>
   874ee:	e623      	b.n	87138 <_malloc_r+0x38>
   874f0:	4419      	add	r1, r3
   874f2:	6848      	ldr	r0, [r1, #4]
   874f4:	461c      	mov	r4, r3
   874f6:	f854 2f08 	ldr.w	r2, [r4, #8]!
   874fa:	68db      	ldr	r3, [r3, #12]
   874fc:	f040 0501 	orr.w	r5, r0, #1
   87500:	604d      	str	r5, [r1, #4]
   87502:	4630      	mov	r0, r6
   87504:	60d3      	str	r3, [r2, #12]
   87506:	609a      	str	r2, [r3, #8]
   87508:	f000 f948 	bl	8779c <__malloc_unlock>
   8750c:	e624      	b.n	87158 <_malloc_r+0x58>
   8750e:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   87512:	ea4f 014c 	mov.w	r1, ip, lsl #1
   87516:	e63b      	b.n	87190 <_malloc_r+0x90>
   87518:	098a      	lsrs	r2, r1, #6
   8751a:	3238      	adds	r2, #56	; 0x38
   8751c:	0050      	lsls	r0, r2, #1
   8751e:	e7a8      	b.n	87472 <_malloc_r+0x372>
   87520:	42bc      	cmp	r4, r7
   87522:	f43f af02 	beq.w	8732a <_malloc_r+0x22a>
   87526:	68bc      	ldr	r4, [r7, #8]
   87528:	6862      	ldr	r2, [r4, #4]
   8752a:	f022 0203 	bic.w	r2, r2, #3
   8752e:	e761      	b.n	873f4 <_malloc_r+0x2f4>
   87530:	f8d8 8000 	ldr.w	r8, [r8]
   87534:	4598      	cmp	r8, r3
   87536:	d17a      	bne.n	8762e <_malloc_r+0x52e>
   87538:	f01c 0f03 	tst.w	ip, #3
   8753c:	f1a8 0308 	sub.w	r3, r8, #8
   87540:	f10c 3cff 	add.w	ip, ip, #4294967295
   87544:	d1f4      	bne.n	87530 <_malloc_r+0x430>
   87546:	687b      	ldr	r3, [r7, #4]
   87548:	ea23 0300 	bic.w	r3, r3, r0
   8754c:	607b      	str	r3, [r7, #4]
   8754e:	0040      	lsls	r0, r0, #1
   87550:	4298      	cmp	r0, r3
   87552:	f63f aebe 	bhi.w	872d2 <_malloc_r+0x1d2>
   87556:	2800      	cmp	r0, #0
   87558:	f43f aebb 	beq.w	872d2 <_malloc_r+0x1d2>
   8755c:	4203      	tst	r3, r0
   8755e:	46cc      	mov	ip, r9
   87560:	f47f ae64 	bne.w	8722c <_malloc_r+0x12c>
   87564:	0040      	lsls	r0, r0, #1
   87566:	4203      	tst	r3, r0
   87568:	f10c 0c04 	add.w	ip, ip, #4
   8756c:	d0fa      	beq.n	87564 <_malloc_r+0x464>
   8756e:	e65d      	b.n	8722c <_malloc_r+0x12c>
   87570:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   87574:	d819      	bhi.n	875aa <_malloc_r+0x4aa>
   87576:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   8757a:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   8757e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   87582:	e605      	b.n	87190 <_malloc_r+0x90>
   87584:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   87588:	e6ee      	b.n	87368 <_malloc_r+0x268>
   8758a:	2301      	movs	r3, #1
   8758c:	f8c8 3004 	str.w	r3, [r8, #4]
   87590:	4644      	mov	r4, r8
   87592:	2200      	movs	r2, #0
   87594:	e72e      	b.n	873f4 <_malloc_r+0x2f4>
   87596:	1092      	asrs	r2, r2, #2
   87598:	2001      	movs	r0, #1
   8759a:	4090      	lsls	r0, r2
   8759c:	f8d8 2004 	ldr.w	r2, [r8, #4]
   875a0:	4619      	mov	r1, r3
   875a2:	4302      	orrs	r2, r0
   875a4:	f8c8 2004 	str.w	r2, [r8, #4]
   875a8:	e775      	b.n	87496 <_malloc_r+0x396>
   875aa:	f240 5354 	movw	r3, #1364	; 0x554
   875ae:	459c      	cmp	ip, r3
   875b0:	d81b      	bhi.n	875ea <_malloc_r+0x4ea>
   875b2:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   875b6:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   875ba:	ea4f 014c 	mov.w	r1, ip, lsl #1
   875be:	e5e7      	b.n	87190 <_malloc_r+0x90>
   875c0:	f10a 0a10 	add.w	sl, sl, #16
   875c4:	e6a3      	b.n	8730e <_malloc_r+0x20e>
   875c6:	2b54      	cmp	r3, #84	; 0x54
   875c8:	d81f      	bhi.n	8760a <_malloc_r+0x50a>
   875ca:	0b0a      	lsrs	r2, r1, #12
   875cc:	326e      	adds	r2, #110	; 0x6e
   875ce:	0050      	lsls	r0, r2, #1
   875d0:	e74f      	b.n	87472 <_malloc_r+0x372>
   875d2:	f3cb 010b 	ubfx	r1, fp, #0, #12
   875d6:	2900      	cmp	r1, #0
   875d8:	f47f aeb1 	bne.w	8733e <_malloc_r+0x23e>
   875dc:	eb0a 0109 	add.w	r1, sl, r9
   875e0:	68ba      	ldr	r2, [r7, #8]
   875e2:	f041 0101 	orr.w	r1, r1, #1
   875e6:	6051      	str	r1, [r2, #4]
   875e8:	e6f6      	b.n	873d8 <_malloc_r+0x2d8>
   875ea:	21fc      	movs	r1, #252	; 0xfc
   875ec:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   875f0:	e5ce      	b.n	87190 <_malloc_r+0x90>
   875f2:	2201      	movs	r2, #1
   875f4:	f04f 0a00 	mov.w	sl, #0
   875f8:	e6cb      	b.n	87392 <_malloc_r+0x292>
   875fa:	f104 0108 	add.w	r1, r4, #8
   875fe:	4630      	mov	r0, r6
   87600:	f7ff fa80 	bl	86b04 <_free_r>
   87604:	f8da 3000 	ldr.w	r3, [sl]
   87608:	e6e6      	b.n	873d8 <_malloc_r+0x2d8>
   8760a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   8760e:	d803      	bhi.n	87618 <_malloc_r+0x518>
   87610:	0bca      	lsrs	r2, r1, #15
   87612:	3277      	adds	r2, #119	; 0x77
   87614:	0050      	lsls	r0, r2, #1
   87616:	e72c      	b.n	87472 <_malloc_r+0x372>
   87618:	f240 5254 	movw	r2, #1364	; 0x554
   8761c:	4293      	cmp	r3, r2
   8761e:	d803      	bhi.n	87628 <_malloc_r+0x528>
   87620:	0c8a      	lsrs	r2, r1, #18
   87622:	327c      	adds	r2, #124	; 0x7c
   87624:	0050      	lsls	r0, r2, #1
   87626:	e724      	b.n	87472 <_malloc_r+0x372>
   87628:	20fc      	movs	r0, #252	; 0xfc
   8762a:	227e      	movs	r2, #126	; 0x7e
   8762c:	e721      	b.n	87472 <_malloc_r+0x372>
   8762e:	687b      	ldr	r3, [r7, #4]
   87630:	e78d      	b.n	8754e <_malloc_r+0x44e>
   87632:	bf00      	nop
   87634:	200706b8 	.word	0x200706b8

00087638 <memchr>:
   87638:	0783      	lsls	r3, r0, #30
   8763a:	b470      	push	{r4, r5, r6}
   8763c:	b2c9      	uxtb	r1, r1
   8763e:	d040      	beq.n	876c2 <memchr+0x8a>
   87640:	1e54      	subs	r4, r2, #1
   87642:	b32a      	cbz	r2, 87690 <memchr+0x58>
   87644:	7803      	ldrb	r3, [r0, #0]
   87646:	428b      	cmp	r3, r1
   87648:	d023      	beq.n	87692 <memchr+0x5a>
   8764a:	1c43      	adds	r3, r0, #1
   8764c:	e004      	b.n	87658 <memchr+0x20>
   8764e:	b1fc      	cbz	r4, 87690 <memchr+0x58>
   87650:	7805      	ldrb	r5, [r0, #0]
   87652:	4614      	mov	r4, r2
   87654:	428d      	cmp	r5, r1
   87656:	d01c      	beq.n	87692 <memchr+0x5a>
   87658:	f013 0f03 	tst.w	r3, #3
   8765c:	4618      	mov	r0, r3
   8765e:	f104 32ff 	add.w	r2, r4, #4294967295
   87662:	f103 0301 	add.w	r3, r3, #1
   87666:	d1f2      	bne.n	8764e <memchr+0x16>
   87668:	2c03      	cmp	r4, #3
   8766a:	d814      	bhi.n	87696 <memchr+0x5e>
   8766c:	1e65      	subs	r5, r4, #1
   8766e:	b354      	cbz	r4, 876c6 <memchr+0x8e>
   87670:	7803      	ldrb	r3, [r0, #0]
   87672:	428b      	cmp	r3, r1
   87674:	d00d      	beq.n	87692 <memchr+0x5a>
   87676:	1c42      	adds	r2, r0, #1
   87678:	2300      	movs	r3, #0
   8767a:	e002      	b.n	87682 <memchr+0x4a>
   8767c:	7804      	ldrb	r4, [r0, #0]
   8767e:	428c      	cmp	r4, r1
   87680:	d007      	beq.n	87692 <memchr+0x5a>
   87682:	42ab      	cmp	r3, r5
   87684:	4610      	mov	r0, r2
   87686:	f103 0301 	add.w	r3, r3, #1
   8768a:	f102 0201 	add.w	r2, r2, #1
   8768e:	d1f5      	bne.n	8767c <memchr+0x44>
   87690:	2000      	movs	r0, #0
   87692:	bc70      	pop	{r4, r5, r6}
   87694:	4770      	bx	lr
   87696:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   8769a:	4603      	mov	r3, r0
   8769c:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   876a0:	681a      	ldr	r2, [r3, #0]
   876a2:	4618      	mov	r0, r3
   876a4:	4072      	eors	r2, r6
   876a6:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   876aa:	ea25 0202 	bic.w	r2, r5, r2
   876ae:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   876b2:	f103 0304 	add.w	r3, r3, #4
   876b6:	d1d9      	bne.n	8766c <memchr+0x34>
   876b8:	3c04      	subs	r4, #4
   876ba:	2c03      	cmp	r4, #3
   876bc:	4618      	mov	r0, r3
   876be:	d8ef      	bhi.n	876a0 <memchr+0x68>
   876c0:	e7d4      	b.n	8766c <memchr+0x34>
   876c2:	4614      	mov	r4, r2
   876c4:	e7d0      	b.n	87668 <memchr+0x30>
   876c6:	4620      	mov	r0, r4
   876c8:	e7e3      	b.n	87692 <memchr+0x5a>
   876ca:	bf00      	nop

000876cc <memmove>:
   876cc:	4288      	cmp	r0, r1
   876ce:	b4f0      	push	{r4, r5, r6, r7}
   876d0:	d910      	bls.n	876f4 <memmove+0x28>
   876d2:	188c      	adds	r4, r1, r2
   876d4:	42a0      	cmp	r0, r4
   876d6:	d20d      	bcs.n	876f4 <memmove+0x28>
   876d8:	1885      	adds	r5, r0, r2
   876da:	1e53      	subs	r3, r2, #1
   876dc:	b142      	cbz	r2, 876f0 <memmove+0x24>
   876de:	4621      	mov	r1, r4
   876e0:	462a      	mov	r2, r5
   876e2:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   876e6:	3b01      	subs	r3, #1
   876e8:	f802 4d01 	strb.w	r4, [r2, #-1]!
   876ec:	1c5c      	adds	r4, r3, #1
   876ee:	d1f8      	bne.n	876e2 <memmove+0x16>
   876f0:	bcf0      	pop	{r4, r5, r6, r7}
   876f2:	4770      	bx	lr
   876f4:	2a0f      	cmp	r2, #15
   876f6:	d944      	bls.n	87782 <memmove+0xb6>
   876f8:	ea40 0301 	orr.w	r3, r0, r1
   876fc:	079b      	lsls	r3, r3, #30
   876fe:	d144      	bne.n	8778a <memmove+0xbe>
   87700:	f1a2 0710 	sub.w	r7, r2, #16
   87704:	093f      	lsrs	r7, r7, #4
   87706:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   8770a:	3610      	adds	r6, #16
   8770c:	460c      	mov	r4, r1
   8770e:	4603      	mov	r3, r0
   87710:	6825      	ldr	r5, [r4, #0]
   87712:	3310      	adds	r3, #16
   87714:	f843 5c10 	str.w	r5, [r3, #-16]
   87718:	6865      	ldr	r5, [r4, #4]
   8771a:	3410      	adds	r4, #16
   8771c:	f843 5c0c 	str.w	r5, [r3, #-12]
   87720:	f854 5c08 	ldr.w	r5, [r4, #-8]
   87724:	f843 5c08 	str.w	r5, [r3, #-8]
   87728:	f854 5c04 	ldr.w	r5, [r4, #-4]
   8772c:	f843 5c04 	str.w	r5, [r3, #-4]
   87730:	42b3      	cmp	r3, r6
   87732:	d1ed      	bne.n	87710 <memmove+0x44>
   87734:	1c7b      	adds	r3, r7, #1
   87736:	f002 0c0f 	and.w	ip, r2, #15
   8773a:	011b      	lsls	r3, r3, #4
   8773c:	f1bc 0f03 	cmp.w	ip, #3
   87740:	4419      	add	r1, r3
   87742:	4403      	add	r3, r0
   87744:	d923      	bls.n	8778e <memmove+0xc2>
   87746:	460e      	mov	r6, r1
   87748:	461d      	mov	r5, r3
   8774a:	4664      	mov	r4, ip
   8774c:	f856 7b04 	ldr.w	r7, [r6], #4
   87750:	3c04      	subs	r4, #4
   87752:	2c03      	cmp	r4, #3
   87754:	f845 7b04 	str.w	r7, [r5], #4
   87758:	d8f8      	bhi.n	8774c <memmove+0x80>
   8775a:	f1ac 0404 	sub.w	r4, ip, #4
   8775e:	f024 0403 	bic.w	r4, r4, #3
   87762:	3404      	adds	r4, #4
   87764:	f002 0203 	and.w	r2, r2, #3
   87768:	4423      	add	r3, r4
   8776a:	4421      	add	r1, r4
   8776c:	2a00      	cmp	r2, #0
   8776e:	d0bf      	beq.n	876f0 <memmove+0x24>
   87770:	441a      	add	r2, r3
   87772:	f811 4b01 	ldrb.w	r4, [r1], #1
   87776:	f803 4b01 	strb.w	r4, [r3], #1
   8777a:	4293      	cmp	r3, r2
   8777c:	d1f9      	bne.n	87772 <memmove+0xa6>
   8777e:	bcf0      	pop	{r4, r5, r6, r7}
   87780:	4770      	bx	lr
   87782:	4603      	mov	r3, r0
   87784:	2a00      	cmp	r2, #0
   87786:	d1f3      	bne.n	87770 <memmove+0xa4>
   87788:	e7b2      	b.n	876f0 <memmove+0x24>
   8778a:	4603      	mov	r3, r0
   8778c:	e7f0      	b.n	87770 <memmove+0xa4>
   8778e:	4662      	mov	r2, ip
   87790:	2a00      	cmp	r2, #0
   87792:	d1ed      	bne.n	87770 <memmove+0xa4>
   87794:	e7ac      	b.n	876f0 <memmove+0x24>
   87796:	bf00      	nop

00087798 <__malloc_lock>:
   87798:	4770      	bx	lr
   8779a:	bf00      	nop

0008779c <__malloc_unlock>:
   8779c:	4770      	bx	lr
   8779e:	bf00      	nop

000877a0 <_realloc_r>:
   877a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   877a4:	460c      	mov	r4, r1
   877a6:	b083      	sub	sp, #12
   877a8:	4690      	mov	r8, r2
   877aa:	4681      	mov	r9, r0
   877ac:	2900      	cmp	r1, #0
   877ae:	f000 80ba 	beq.w	87926 <_realloc_r+0x186>
   877b2:	f7ff fff1 	bl	87798 <__malloc_lock>
   877b6:	f108 060b 	add.w	r6, r8, #11
   877ba:	f854 3c04 	ldr.w	r3, [r4, #-4]
   877be:	2e16      	cmp	r6, #22
   877c0:	f023 0503 	bic.w	r5, r3, #3
   877c4:	f1a4 0708 	sub.w	r7, r4, #8
   877c8:	d84b      	bhi.n	87862 <_realloc_r+0xc2>
   877ca:	2110      	movs	r1, #16
   877cc:	460e      	mov	r6, r1
   877ce:	45b0      	cmp	r8, r6
   877d0:	d84c      	bhi.n	8786c <_realloc_r+0xcc>
   877d2:	428d      	cmp	r5, r1
   877d4:	da51      	bge.n	8787a <_realloc_r+0xda>
   877d6:	f8df b384 	ldr.w	fp, [pc, #900]	; 87b5c <_realloc_r+0x3bc>
   877da:	1978      	adds	r0, r7, r5
   877dc:	f8db e008 	ldr.w	lr, [fp, #8]
   877e0:	4586      	cmp	lr, r0
   877e2:	f000 80a6 	beq.w	87932 <_realloc_r+0x192>
   877e6:	6842      	ldr	r2, [r0, #4]
   877e8:	f022 0c01 	bic.w	ip, r2, #1
   877ec:	4484      	add	ip, r0
   877ee:	f8dc c004 	ldr.w	ip, [ip, #4]
   877f2:	f01c 0f01 	tst.w	ip, #1
   877f6:	d054      	beq.n	878a2 <_realloc_r+0x102>
   877f8:	2200      	movs	r2, #0
   877fa:	4610      	mov	r0, r2
   877fc:	07db      	lsls	r3, r3, #31
   877fe:	d46f      	bmi.n	878e0 <_realloc_r+0x140>
   87800:	f854 3c08 	ldr.w	r3, [r4, #-8]
   87804:	ebc3 0a07 	rsb	sl, r3, r7
   87808:	f8da 3004 	ldr.w	r3, [sl, #4]
   8780c:	f023 0303 	bic.w	r3, r3, #3
   87810:	442b      	add	r3, r5
   87812:	2800      	cmp	r0, #0
   87814:	d062      	beq.n	878dc <_realloc_r+0x13c>
   87816:	4570      	cmp	r0, lr
   87818:	f000 80e9 	beq.w	879ee <_realloc_r+0x24e>
   8781c:	eb02 0e03 	add.w	lr, r2, r3
   87820:	458e      	cmp	lr, r1
   87822:	db5b      	blt.n	878dc <_realloc_r+0x13c>
   87824:	68c3      	ldr	r3, [r0, #12]
   87826:	6882      	ldr	r2, [r0, #8]
   87828:	46d0      	mov	r8, sl
   8782a:	60d3      	str	r3, [r2, #12]
   8782c:	609a      	str	r2, [r3, #8]
   8782e:	f858 1f08 	ldr.w	r1, [r8, #8]!
   87832:	f8da 300c 	ldr.w	r3, [sl, #12]
   87836:	1f2a      	subs	r2, r5, #4
   87838:	2a24      	cmp	r2, #36	; 0x24
   8783a:	60cb      	str	r3, [r1, #12]
   8783c:	6099      	str	r1, [r3, #8]
   8783e:	f200 8123 	bhi.w	87a88 <_realloc_r+0x2e8>
   87842:	2a13      	cmp	r2, #19
   87844:	f240 80b0 	bls.w	879a8 <_realloc_r+0x208>
   87848:	6823      	ldr	r3, [r4, #0]
   8784a:	2a1b      	cmp	r2, #27
   8784c:	f8ca 3008 	str.w	r3, [sl, #8]
   87850:	6863      	ldr	r3, [r4, #4]
   87852:	f8ca 300c 	str.w	r3, [sl, #12]
   87856:	f200 812b 	bhi.w	87ab0 <_realloc_r+0x310>
   8785a:	3408      	adds	r4, #8
   8785c:	f10a 0310 	add.w	r3, sl, #16
   87860:	e0a3      	b.n	879aa <_realloc_r+0x20a>
   87862:	f026 0607 	bic.w	r6, r6, #7
   87866:	2e00      	cmp	r6, #0
   87868:	4631      	mov	r1, r6
   8786a:	dab0      	bge.n	877ce <_realloc_r+0x2e>
   8786c:	230c      	movs	r3, #12
   8786e:	2000      	movs	r0, #0
   87870:	f8c9 3000 	str.w	r3, [r9]
   87874:	b003      	add	sp, #12
   87876:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8787a:	46a0      	mov	r8, r4
   8787c:	1baa      	subs	r2, r5, r6
   8787e:	2a0f      	cmp	r2, #15
   87880:	f003 0301 	and.w	r3, r3, #1
   87884:	d81a      	bhi.n	878bc <_realloc_r+0x11c>
   87886:	432b      	orrs	r3, r5
   87888:	607b      	str	r3, [r7, #4]
   8788a:	443d      	add	r5, r7
   8788c:	686b      	ldr	r3, [r5, #4]
   8788e:	f043 0301 	orr.w	r3, r3, #1
   87892:	606b      	str	r3, [r5, #4]
   87894:	4648      	mov	r0, r9
   87896:	f7ff ff81 	bl	8779c <__malloc_unlock>
   8789a:	4640      	mov	r0, r8
   8789c:	b003      	add	sp, #12
   8789e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   878a2:	f022 0203 	bic.w	r2, r2, #3
   878a6:	eb02 0c05 	add.w	ip, r2, r5
   878aa:	458c      	cmp	ip, r1
   878ac:	dba6      	blt.n	877fc <_realloc_r+0x5c>
   878ae:	68c2      	ldr	r2, [r0, #12]
   878b0:	6881      	ldr	r1, [r0, #8]
   878b2:	46a0      	mov	r8, r4
   878b4:	60ca      	str	r2, [r1, #12]
   878b6:	4665      	mov	r5, ip
   878b8:	6091      	str	r1, [r2, #8]
   878ba:	e7df      	b.n	8787c <_realloc_r+0xdc>
   878bc:	19b9      	adds	r1, r7, r6
   878be:	4333      	orrs	r3, r6
   878c0:	f042 0001 	orr.w	r0, r2, #1
   878c4:	607b      	str	r3, [r7, #4]
   878c6:	440a      	add	r2, r1
   878c8:	6048      	str	r0, [r1, #4]
   878ca:	6853      	ldr	r3, [r2, #4]
   878cc:	3108      	adds	r1, #8
   878ce:	f043 0301 	orr.w	r3, r3, #1
   878d2:	6053      	str	r3, [r2, #4]
   878d4:	4648      	mov	r0, r9
   878d6:	f7ff f915 	bl	86b04 <_free_r>
   878da:	e7db      	b.n	87894 <_realloc_r+0xf4>
   878dc:	428b      	cmp	r3, r1
   878de:	da33      	bge.n	87948 <_realloc_r+0x1a8>
   878e0:	4641      	mov	r1, r8
   878e2:	4648      	mov	r0, r9
   878e4:	f7ff fc0c 	bl	87100 <_malloc_r>
   878e8:	4680      	mov	r8, r0
   878ea:	2800      	cmp	r0, #0
   878ec:	d0d2      	beq.n	87894 <_realloc_r+0xf4>
   878ee:	f854 3c04 	ldr.w	r3, [r4, #-4]
   878f2:	f1a0 0108 	sub.w	r1, r0, #8
   878f6:	f023 0201 	bic.w	r2, r3, #1
   878fa:	443a      	add	r2, r7
   878fc:	4291      	cmp	r1, r2
   878fe:	f000 80bc 	beq.w	87a7a <_realloc_r+0x2da>
   87902:	1f2a      	subs	r2, r5, #4
   87904:	2a24      	cmp	r2, #36	; 0x24
   87906:	d86e      	bhi.n	879e6 <_realloc_r+0x246>
   87908:	2a13      	cmp	r2, #19
   8790a:	d842      	bhi.n	87992 <_realloc_r+0x1f2>
   8790c:	4603      	mov	r3, r0
   8790e:	4622      	mov	r2, r4
   87910:	6811      	ldr	r1, [r2, #0]
   87912:	6019      	str	r1, [r3, #0]
   87914:	6851      	ldr	r1, [r2, #4]
   87916:	6059      	str	r1, [r3, #4]
   87918:	6892      	ldr	r2, [r2, #8]
   8791a:	609a      	str	r2, [r3, #8]
   8791c:	4621      	mov	r1, r4
   8791e:	4648      	mov	r0, r9
   87920:	f7ff f8f0 	bl	86b04 <_free_r>
   87924:	e7b6      	b.n	87894 <_realloc_r+0xf4>
   87926:	4611      	mov	r1, r2
   87928:	b003      	add	sp, #12
   8792a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8792e:	f7ff bbe7 	b.w	87100 <_malloc_r>
   87932:	f8de 2004 	ldr.w	r2, [lr, #4]
   87936:	f106 0c10 	add.w	ip, r6, #16
   8793a:	f022 0203 	bic.w	r2, r2, #3
   8793e:	1950      	adds	r0, r2, r5
   87940:	4560      	cmp	r0, ip
   87942:	da3d      	bge.n	879c0 <_realloc_r+0x220>
   87944:	4670      	mov	r0, lr
   87946:	e759      	b.n	877fc <_realloc_r+0x5c>
   87948:	46d0      	mov	r8, sl
   8794a:	f858 0f08 	ldr.w	r0, [r8, #8]!
   8794e:	f8da 100c 	ldr.w	r1, [sl, #12]
   87952:	1f2a      	subs	r2, r5, #4
   87954:	2a24      	cmp	r2, #36	; 0x24
   87956:	60c1      	str	r1, [r0, #12]
   87958:	6088      	str	r0, [r1, #8]
   8795a:	f200 80a0 	bhi.w	87a9e <_realloc_r+0x2fe>
   8795e:	2a13      	cmp	r2, #19
   87960:	f240 809b 	bls.w	87a9a <_realloc_r+0x2fa>
   87964:	6821      	ldr	r1, [r4, #0]
   87966:	2a1b      	cmp	r2, #27
   87968:	f8ca 1008 	str.w	r1, [sl, #8]
   8796c:	6861      	ldr	r1, [r4, #4]
   8796e:	f8ca 100c 	str.w	r1, [sl, #12]
   87972:	f200 80b2 	bhi.w	87ada <_realloc_r+0x33a>
   87976:	3408      	adds	r4, #8
   87978:	f10a 0210 	add.w	r2, sl, #16
   8797c:	6821      	ldr	r1, [r4, #0]
   8797e:	461d      	mov	r5, r3
   87980:	6011      	str	r1, [r2, #0]
   87982:	6861      	ldr	r1, [r4, #4]
   87984:	4657      	mov	r7, sl
   87986:	6051      	str	r1, [r2, #4]
   87988:	68a3      	ldr	r3, [r4, #8]
   8798a:	6093      	str	r3, [r2, #8]
   8798c:	f8da 3004 	ldr.w	r3, [sl, #4]
   87990:	e774      	b.n	8787c <_realloc_r+0xdc>
   87992:	6823      	ldr	r3, [r4, #0]
   87994:	2a1b      	cmp	r2, #27
   87996:	6003      	str	r3, [r0, #0]
   87998:	6863      	ldr	r3, [r4, #4]
   8799a:	6043      	str	r3, [r0, #4]
   8799c:	d862      	bhi.n	87a64 <_realloc_r+0x2c4>
   8799e:	f100 0308 	add.w	r3, r0, #8
   879a2:	f104 0208 	add.w	r2, r4, #8
   879a6:	e7b3      	b.n	87910 <_realloc_r+0x170>
   879a8:	4643      	mov	r3, r8
   879aa:	6822      	ldr	r2, [r4, #0]
   879ac:	4675      	mov	r5, lr
   879ae:	601a      	str	r2, [r3, #0]
   879b0:	6862      	ldr	r2, [r4, #4]
   879b2:	4657      	mov	r7, sl
   879b4:	605a      	str	r2, [r3, #4]
   879b6:	68a2      	ldr	r2, [r4, #8]
   879b8:	609a      	str	r2, [r3, #8]
   879ba:	f8da 3004 	ldr.w	r3, [sl, #4]
   879be:	e75d      	b.n	8787c <_realloc_r+0xdc>
   879c0:	1b83      	subs	r3, r0, r6
   879c2:	4437      	add	r7, r6
   879c4:	f043 0301 	orr.w	r3, r3, #1
   879c8:	f8cb 7008 	str.w	r7, [fp, #8]
   879cc:	607b      	str	r3, [r7, #4]
   879ce:	f854 3c04 	ldr.w	r3, [r4, #-4]
   879d2:	4648      	mov	r0, r9
   879d4:	f003 0301 	and.w	r3, r3, #1
   879d8:	431e      	orrs	r6, r3
   879da:	f844 6c04 	str.w	r6, [r4, #-4]
   879de:	f7ff fedd 	bl	8779c <__malloc_unlock>
   879e2:	4620      	mov	r0, r4
   879e4:	e75a      	b.n	8789c <_realloc_r+0xfc>
   879e6:	4621      	mov	r1, r4
   879e8:	f7ff fe70 	bl	876cc <memmove>
   879ec:	e796      	b.n	8791c <_realloc_r+0x17c>
   879ee:	eb02 0c03 	add.w	ip, r2, r3
   879f2:	f106 0210 	add.w	r2, r6, #16
   879f6:	4594      	cmp	ip, r2
   879f8:	f6ff af70 	blt.w	878dc <_realloc_r+0x13c>
   879fc:	4657      	mov	r7, sl
   879fe:	f857 1f08 	ldr.w	r1, [r7, #8]!
   87a02:	f8da 300c 	ldr.w	r3, [sl, #12]
   87a06:	1f2a      	subs	r2, r5, #4
   87a08:	2a24      	cmp	r2, #36	; 0x24
   87a0a:	60cb      	str	r3, [r1, #12]
   87a0c:	6099      	str	r1, [r3, #8]
   87a0e:	f200 8086 	bhi.w	87b1e <_realloc_r+0x37e>
   87a12:	2a13      	cmp	r2, #19
   87a14:	d977      	bls.n	87b06 <_realloc_r+0x366>
   87a16:	6823      	ldr	r3, [r4, #0]
   87a18:	2a1b      	cmp	r2, #27
   87a1a:	f8ca 3008 	str.w	r3, [sl, #8]
   87a1e:	6863      	ldr	r3, [r4, #4]
   87a20:	f8ca 300c 	str.w	r3, [sl, #12]
   87a24:	f200 8084 	bhi.w	87b30 <_realloc_r+0x390>
   87a28:	3408      	adds	r4, #8
   87a2a:	f10a 0310 	add.w	r3, sl, #16
   87a2e:	6822      	ldr	r2, [r4, #0]
   87a30:	601a      	str	r2, [r3, #0]
   87a32:	6862      	ldr	r2, [r4, #4]
   87a34:	605a      	str	r2, [r3, #4]
   87a36:	68a2      	ldr	r2, [r4, #8]
   87a38:	609a      	str	r2, [r3, #8]
   87a3a:	ebc6 020c 	rsb	r2, r6, ip
   87a3e:	eb0a 0306 	add.w	r3, sl, r6
   87a42:	f042 0201 	orr.w	r2, r2, #1
   87a46:	f8cb 3008 	str.w	r3, [fp, #8]
   87a4a:	605a      	str	r2, [r3, #4]
   87a4c:	f8da 3004 	ldr.w	r3, [sl, #4]
   87a50:	4648      	mov	r0, r9
   87a52:	f003 0301 	and.w	r3, r3, #1
   87a56:	431e      	orrs	r6, r3
   87a58:	f8ca 6004 	str.w	r6, [sl, #4]
   87a5c:	f7ff fe9e 	bl	8779c <__malloc_unlock>
   87a60:	4638      	mov	r0, r7
   87a62:	e71b      	b.n	8789c <_realloc_r+0xfc>
   87a64:	68a3      	ldr	r3, [r4, #8]
   87a66:	2a24      	cmp	r2, #36	; 0x24
   87a68:	6083      	str	r3, [r0, #8]
   87a6a:	68e3      	ldr	r3, [r4, #12]
   87a6c:	60c3      	str	r3, [r0, #12]
   87a6e:	d02b      	beq.n	87ac8 <_realloc_r+0x328>
   87a70:	f100 0310 	add.w	r3, r0, #16
   87a74:	f104 0210 	add.w	r2, r4, #16
   87a78:	e74a      	b.n	87910 <_realloc_r+0x170>
   87a7a:	f850 2c04 	ldr.w	r2, [r0, #-4]
   87a7e:	46a0      	mov	r8, r4
   87a80:	f022 0203 	bic.w	r2, r2, #3
   87a84:	4415      	add	r5, r2
   87a86:	e6f9      	b.n	8787c <_realloc_r+0xdc>
   87a88:	4621      	mov	r1, r4
   87a8a:	4640      	mov	r0, r8
   87a8c:	4675      	mov	r5, lr
   87a8e:	4657      	mov	r7, sl
   87a90:	f7ff fe1c 	bl	876cc <memmove>
   87a94:	f8da 3004 	ldr.w	r3, [sl, #4]
   87a98:	e6f0      	b.n	8787c <_realloc_r+0xdc>
   87a9a:	4642      	mov	r2, r8
   87a9c:	e76e      	b.n	8797c <_realloc_r+0x1dc>
   87a9e:	4621      	mov	r1, r4
   87aa0:	4640      	mov	r0, r8
   87aa2:	461d      	mov	r5, r3
   87aa4:	4657      	mov	r7, sl
   87aa6:	f7ff fe11 	bl	876cc <memmove>
   87aaa:	f8da 3004 	ldr.w	r3, [sl, #4]
   87aae:	e6e5      	b.n	8787c <_realloc_r+0xdc>
   87ab0:	68a3      	ldr	r3, [r4, #8]
   87ab2:	2a24      	cmp	r2, #36	; 0x24
   87ab4:	f8ca 3010 	str.w	r3, [sl, #16]
   87ab8:	68e3      	ldr	r3, [r4, #12]
   87aba:	f8ca 3014 	str.w	r3, [sl, #20]
   87abe:	d018      	beq.n	87af2 <_realloc_r+0x352>
   87ac0:	3410      	adds	r4, #16
   87ac2:	f10a 0318 	add.w	r3, sl, #24
   87ac6:	e770      	b.n	879aa <_realloc_r+0x20a>
   87ac8:	6922      	ldr	r2, [r4, #16]
   87aca:	f100 0318 	add.w	r3, r0, #24
   87ace:	6102      	str	r2, [r0, #16]
   87ad0:	6961      	ldr	r1, [r4, #20]
   87ad2:	f104 0218 	add.w	r2, r4, #24
   87ad6:	6141      	str	r1, [r0, #20]
   87ad8:	e71a      	b.n	87910 <_realloc_r+0x170>
   87ada:	68a1      	ldr	r1, [r4, #8]
   87adc:	2a24      	cmp	r2, #36	; 0x24
   87ade:	f8ca 1010 	str.w	r1, [sl, #16]
   87ae2:	68e1      	ldr	r1, [r4, #12]
   87ae4:	f8ca 1014 	str.w	r1, [sl, #20]
   87ae8:	d00f      	beq.n	87b0a <_realloc_r+0x36a>
   87aea:	3410      	adds	r4, #16
   87aec:	f10a 0218 	add.w	r2, sl, #24
   87af0:	e744      	b.n	8797c <_realloc_r+0x1dc>
   87af2:	6922      	ldr	r2, [r4, #16]
   87af4:	f10a 0320 	add.w	r3, sl, #32
   87af8:	f8ca 2018 	str.w	r2, [sl, #24]
   87afc:	6962      	ldr	r2, [r4, #20]
   87afe:	3418      	adds	r4, #24
   87b00:	f8ca 201c 	str.w	r2, [sl, #28]
   87b04:	e751      	b.n	879aa <_realloc_r+0x20a>
   87b06:	463b      	mov	r3, r7
   87b08:	e791      	b.n	87a2e <_realloc_r+0x28e>
   87b0a:	6921      	ldr	r1, [r4, #16]
   87b0c:	f10a 0220 	add.w	r2, sl, #32
   87b10:	f8ca 1018 	str.w	r1, [sl, #24]
   87b14:	6961      	ldr	r1, [r4, #20]
   87b16:	3418      	adds	r4, #24
   87b18:	f8ca 101c 	str.w	r1, [sl, #28]
   87b1c:	e72e      	b.n	8797c <_realloc_r+0x1dc>
   87b1e:	4621      	mov	r1, r4
   87b20:	4638      	mov	r0, r7
   87b22:	f8cd c004 	str.w	ip, [sp, #4]
   87b26:	f7ff fdd1 	bl	876cc <memmove>
   87b2a:	f8dd c004 	ldr.w	ip, [sp, #4]
   87b2e:	e784      	b.n	87a3a <_realloc_r+0x29a>
   87b30:	68a3      	ldr	r3, [r4, #8]
   87b32:	2a24      	cmp	r2, #36	; 0x24
   87b34:	f8ca 3010 	str.w	r3, [sl, #16]
   87b38:	68e3      	ldr	r3, [r4, #12]
   87b3a:	f8ca 3014 	str.w	r3, [sl, #20]
   87b3e:	d003      	beq.n	87b48 <_realloc_r+0x3a8>
   87b40:	3410      	adds	r4, #16
   87b42:	f10a 0318 	add.w	r3, sl, #24
   87b46:	e772      	b.n	87a2e <_realloc_r+0x28e>
   87b48:	6922      	ldr	r2, [r4, #16]
   87b4a:	f10a 0320 	add.w	r3, sl, #32
   87b4e:	f8ca 2018 	str.w	r2, [sl, #24]
   87b52:	6962      	ldr	r2, [r4, #20]
   87b54:	3418      	adds	r4, #24
   87b56:	f8ca 201c 	str.w	r2, [sl, #28]
   87b5a:	e768      	b.n	87a2e <_realloc_r+0x28e>
   87b5c:	200706b8 	.word	0x200706b8

00087b60 <_sbrk_r>:
   87b60:	b538      	push	{r3, r4, r5, lr}
   87b62:	4c07      	ldr	r4, [pc, #28]	; (87b80 <_sbrk_r+0x20>)
   87b64:	2300      	movs	r3, #0
   87b66:	4605      	mov	r5, r0
   87b68:	4608      	mov	r0, r1
   87b6a:	6023      	str	r3, [r4, #0]
   87b6c:	f7fb f924 	bl	82db8 <_sbrk>
   87b70:	1c43      	adds	r3, r0, #1
   87b72:	d000      	beq.n	87b76 <_sbrk_r+0x16>
   87b74:	bd38      	pop	{r3, r4, r5, pc}
   87b76:	6823      	ldr	r3, [r4, #0]
   87b78:	2b00      	cmp	r3, #0
   87b7a:	d0fb      	beq.n	87b74 <_sbrk_r+0x14>
   87b7c:	602b      	str	r3, [r5, #0]
   87b7e:	bd38      	pop	{r3, r4, r5, pc}
   87b80:	2007ae08 	.word	0x2007ae08

00087b84 <__sread>:
   87b84:	b510      	push	{r4, lr}
   87b86:	460c      	mov	r4, r1
   87b88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   87b8c:	f000 f9c2 	bl	87f14 <_read_r>
   87b90:	2800      	cmp	r0, #0
   87b92:	db03      	blt.n	87b9c <__sread+0x18>
   87b94:	6d23      	ldr	r3, [r4, #80]	; 0x50
   87b96:	4403      	add	r3, r0
   87b98:	6523      	str	r3, [r4, #80]	; 0x50
   87b9a:	bd10      	pop	{r4, pc}
   87b9c:	89a3      	ldrh	r3, [r4, #12]
   87b9e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   87ba2:	81a3      	strh	r3, [r4, #12]
   87ba4:	bd10      	pop	{r4, pc}
   87ba6:	bf00      	nop

00087ba8 <__swrite>:
   87ba8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   87bac:	460c      	mov	r4, r1
   87bae:	8989      	ldrh	r1, [r1, #12]
   87bb0:	461d      	mov	r5, r3
   87bb2:	05cb      	lsls	r3, r1, #23
   87bb4:	4616      	mov	r6, r2
   87bb6:	4607      	mov	r7, r0
   87bb8:	d506      	bpl.n	87bc8 <__swrite+0x20>
   87bba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   87bbe:	2200      	movs	r2, #0
   87bc0:	2302      	movs	r3, #2
   87bc2:	f000 f993 	bl	87eec <_lseek_r>
   87bc6:	89a1      	ldrh	r1, [r4, #12]
   87bc8:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   87bcc:	81a1      	strh	r1, [r4, #12]
   87bce:	4638      	mov	r0, r7
   87bd0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   87bd4:	4632      	mov	r2, r6
   87bd6:	462b      	mov	r3, r5
   87bd8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   87bdc:	f000 b89e 	b.w	87d1c <_write_r>

00087be0 <__sseek>:
   87be0:	b510      	push	{r4, lr}
   87be2:	460c      	mov	r4, r1
   87be4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   87be8:	f000 f980 	bl	87eec <_lseek_r>
   87bec:	89a3      	ldrh	r3, [r4, #12]
   87bee:	1c42      	adds	r2, r0, #1
   87bf0:	bf0e      	itee	eq
   87bf2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   87bf6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   87bfa:	6520      	strne	r0, [r4, #80]	; 0x50
   87bfc:	81a3      	strh	r3, [r4, #12]
   87bfe:	bd10      	pop	{r4, pc}

00087c00 <__sclose>:
   87c00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   87c04:	f000 b8f2 	b.w	87dec <_close_r>

00087c08 <__swbuf_r>:
   87c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   87c0a:	460d      	mov	r5, r1
   87c0c:	4614      	mov	r4, r2
   87c0e:	4607      	mov	r7, r0
   87c10:	b110      	cbz	r0, 87c18 <__swbuf_r+0x10>
   87c12:	6b83      	ldr	r3, [r0, #56]	; 0x38
   87c14:	2b00      	cmp	r3, #0
   87c16:	d048      	beq.n	87caa <__swbuf_r+0xa2>
   87c18:	89a2      	ldrh	r2, [r4, #12]
   87c1a:	69a0      	ldr	r0, [r4, #24]
   87c1c:	b293      	uxth	r3, r2
   87c1e:	60a0      	str	r0, [r4, #8]
   87c20:	0718      	lsls	r0, r3, #28
   87c22:	d538      	bpl.n	87c96 <__swbuf_r+0x8e>
   87c24:	6926      	ldr	r6, [r4, #16]
   87c26:	2e00      	cmp	r6, #0
   87c28:	d035      	beq.n	87c96 <__swbuf_r+0x8e>
   87c2a:	0499      	lsls	r1, r3, #18
   87c2c:	b2ed      	uxtb	r5, r5
   87c2e:	d515      	bpl.n	87c5c <__swbuf_r+0x54>
   87c30:	6823      	ldr	r3, [r4, #0]
   87c32:	6962      	ldr	r2, [r4, #20]
   87c34:	1b9e      	subs	r6, r3, r6
   87c36:	4296      	cmp	r6, r2
   87c38:	da1c      	bge.n	87c74 <__swbuf_r+0x6c>
   87c3a:	3601      	adds	r6, #1
   87c3c:	68a2      	ldr	r2, [r4, #8]
   87c3e:	1c59      	adds	r1, r3, #1
   87c40:	3a01      	subs	r2, #1
   87c42:	60a2      	str	r2, [r4, #8]
   87c44:	6021      	str	r1, [r4, #0]
   87c46:	701d      	strb	r5, [r3, #0]
   87c48:	6963      	ldr	r3, [r4, #20]
   87c4a:	42b3      	cmp	r3, r6
   87c4c:	d01a      	beq.n	87c84 <__swbuf_r+0x7c>
   87c4e:	89a3      	ldrh	r3, [r4, #12]
   87c50:	07db      	lsls	r3, r3, #31
   87c52:	d501      	bpl.n	87c58 <__swbuf_r+0x50>
   87c54:	2d0a      	cmp	r5, #10
   87c56:	d015      	beq.n	87c84 <__swbuf_r+0x7c>
   87c58:	4628      	mov	r0, r5
   87c5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   87c5c:	6e63      	ldr	r3, [r4, #100]	; 0x64
   87c5e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   87c62:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   87c66:	6663      	str	r3, [r4, #100]	; 0x64
   87c68:	6823      	ldr	r3, [r4, #0]
   87c6a:	81a2      	strh	r2, [r4, #12]
   87c6c:	6962      	ldr	r2, [r4, #20]
   87c6e:	1b9e      	subs	r6, r3, r6
   87c70:	4296      	cmp	r6, r2
   87c72:	dbe2      	blt.n	87c3a <__swbuf_r+0x32>
   87c74:	4638      	mov	r0, r7
   87c76:	4621      	mov	r1, r4
   87c78:	f7fe fde4 	bl	86844 <_fflush_r>
   87c7c:	b940      	cbnz	r0, 87c90 <__swbuf_r+0x88>
   87c7e:	6823      	ldr	r3, [r4, #0]
   87c80:	2601      	movs	r6, #1
   87c82:	e7db      	b.n	87c3c <__swbuf_r+0x34>
   87c84:	4638      	mov	r0, r7
   87c86:	4621      	mov	r1, r4
   87c88:	f7fe fddc 	bl	86844 <_fflush_r>
   87c8c:	2800      	cmp	r0, #0
   87c8e:	d0e3      	beq.n	87c58 <__swbuf_r+0x50>
   87c90:	f04f 30ff 	mov.w	r0, #4294967295
   87c94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   87c96:	4638      	mov	r0, r7
   87c98:	4621      	mov	r1, r4
   87c9a:	f7fe fcbd 	bl	86618 <__swsetup_r>
   87c9e:	2800      	cmp	r0, #0
   87ca0:	d1f6      	bne.n	87c90 <__swbuf_r+0x88>
   87ca2:	89a2      	ldrh	r2, [r4, #12]
   87ca4:	6926      	ldr	r6, [r4, #16]
   87ca6:	b293      	uxth	r3, r2
   87ca8:	e7bf      	b.n	87c2a <__swbuf_r+0x22>
   87caa:	f7fe fde7 	bl	8687c <__sinit>
   87cae:	e7b3      	b.n	87c18 <__swbuf_r+0x10>

00087cb0 <_wcrtomb_r>:
   87cb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   87cb4:	461e      	mov	r6, r3
   87cb6:	b086      	sub	sp, #24
   87cb8:	460c      	mov	r4, r1
   87cba:	4605      	mov	r5, r0
   87cbc:	4617      	mov	r7, r2
   87cbe:	4b0f      	ldr	r3, [pc, #60]	; (87cfc <_wcrtomb_r+0x4c>)
   87cc0:	b191      	cbz	r1, 87ce8 <_wcrtomb_r+0x38>
   87cc2:	f8d3 8000 	ldr.w	r8, [r3]
   87cc6:	f7ff f999 	bl	86ffc <__locale_charset>
   87cca:	9600      	str	r6, [sp, #0]
   87ccc:	4603      	mov	r3, r0
   87cce:	4621      	mov	r1, r4
   87cd0:	463a      	mov	r2, r7
   87cd2:	4628      	mov	r0, r5
   87cd4:	47c0      	blx	r8
   87cd6:	1c43      	adds	r3, r0, #1
   87cd8:	d103      	bne.n	87ce2 <_wcrtomb_r+0x32>
   87cda:	2200      	movs	r2, #0
   87cdc:	238a      	movs	r3, #138	; 0x8a
   87cde:	6032      	str	r2, [r6, #0]
   87ce0:	602b      	str	r3, [r5, #0]
   87ce2:	b006      	add	sp, #24
   87ce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   87ce8:	681f      	ldr	r7, [r3, #0]
   87cea:	f7ff f987 	bl	86ffc <__locale_charset>
   87cee:	9600      	str	r6, [sp, #0]
   87cf0:	4603      	mov	r3, r0
   87cf2:	4622      	mov	r2, r4
   87cf4:	4628      	mov	r0, r5
   87cf6:	a903      	add	r1, sp, #12
   87cf8:	47b8      	blx	r7
   87cfa:	e7ec      	b.n	87cd6 <_wcrtomb_r+0x26>
   87cfc:	20070ac8 	.word	0x20070ac8

00087d00 <__ascii_wctomb>:
   87d00:	b121      	cbz	r1, 87d0c <__ascii_wctomb+0xc>
   87d02:	2aff      	cmp	r2, #255	; 0xff
   87d04:	d804      	bhi.n	87d10 <__ascii_wctomb+0x10>
   87d06:	700a      	strb	r2, [r1, #0]
   87d08:	2001      	movs	r0, #1
   87d0a:	4770      	bx	lr
   87d0c:	4608      	mov	r0, r1
   87d0e:	4770      	bx	lr
   87d10:	238a      	movs	r3, #138	; 0x8a
   87d12:	6003      	str	r3, [r0, #0]
   87d14:	f04f 30ff 	mov.w	r0, #4294967295
   87d18:	4770      	bx	lr
   87d1a:	bf00      	nop

00087d1c <_write_r>:
   87d1c:	b570      	push	{r4, r5, r6, lr}
   87d1e:	4c08      	ldr	r4, [pc, #32]	; (87d40 <_write_r+0x24>)
   87d20:	4606      	mov	r6, r0
   87d22:	2500      	movs	r5, #0
   87d24:	4608      	mov	r0, r1
   87d26:	4611      	mov	r1, r2
   87d28:	461a      	mov	r2, r3
   87d2a:	6025      	str	r5, [r4, #0]
   87d2c:	f7f9 fe66 	bl	819fc <_write>
   87d30:	1c43      	adds	r3, r0, #1
   87d32:	d000      	beq.n	87d36 <_write_r+0x1a>
   87d34:	bd70      	pop	{r4, r5, r6, pc}
   87d36:	6823      	ldr	r3, [r4, #0]
   87d38:	2b00      	cmp	r3, #0
   87d3a:	d0fb      	beq.n	87d34 <_write_r+0x18>
   87d3c:	6033      	str	r3, [r6, #0]
   87d3e:	bd70      	pop	{r4, r5, r6, pc}
   87d40:	2007ae08 	.word	0x2007ae08

00087d44 <__register_exitproc>:
   87d44:	b5f0      	push	{r4, r5, r6, r7, lr}
   87d46:	4c27      	ldr	r4, [pc, #156]	; (87de4 <__register_exitproc+0xa0>)
   87d48:	b085      	sub	sp, #20
   87d4a:	6826      	ldr	r6, [r4, #0]
   87d4c:	4607      	mov	r7, r0
   87d4e:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   87d52:	2c00      	cmp	r4, #0
   87d54:	d040      	beq.n	87dd8 <__register_exitproc+0x94>
   87d56:	6865      	ldr	r5, [r4, #4]
   87d58:	2d1f      	cmp	r5, #31
   87d5a:	dd1e      	ble.n	87d9a <__register_exitproc+0x56>
   87d5c:	4822      	ldr	r0, [pc, #136]	; (87de8 <__register_exitproc+0xa4>)
   87d5e:	b918      	cbnz	r0, 87d68 <__register_exitproc+0x24>
   87d60:	f04f 30ff 	mov.w	r0, #4294967295
   87d64:	b005      	add	sp, #20
   87d66:	bdf0      	pop	{r4, r5, r6, r7, pc}
   87d68:	f44f 70c8 	mov.w	r0, #400	; 0x190
   87d6c:	9103      	str	r1, [sp, #12]
   87d6e:	9202      	str	r2, [sp, #8]
   87d70:	9301      	str	r3, [sp, #4]
   87d72:	f7ff f9bd 	bl	870f0 <malloc>
   87d76:	9903      	ldr	r1, [sp, #12]
   87d78:	4604      	mov	r4, r0
   87d7a:	9a02      	ldr	r2, [sp, #8]
   87d7c:	9b01      	ldr	r3, [sp, #4]
   87d7e:	2800      	cmp	r0, #0
   87d80:	d0ee      	beq.n	87d60 <__register_exitproc+0x1c>
   87d82:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   87d86:	2000      	movs	r0, #0
   87d88:	6025      	str	r5, [r4, #0]
   87d8a:	6060      	str	r0, [r4, #4]
   87d8c:	4605      	mov	r5, r0
   87d8e:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   87d92:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   87d96:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   87d9a:	b93f      	cbnz	r7, 87dac <__register_exitproc+0x68>
   87d9c:	1c6b      	adds	r3, r5, #1
   87d9e:	2000      	movs	r0, #0
   87da0:	3502      	adds	r5, #2
   87da2:	6063      	str	r3, [r4, #4]
   87da4:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   87da8:	b005      	add	sp, #20
   87daa:	bdf0      	pop	{r4, r5, r6, r7, pc}
   87dac:	2601      	movs	r6, #1
   87dae:	40ae      	lsls	r6, r5
   87db0:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   87db4:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   87db8:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   87dbc:	2f02      	cmp	r7, #2
   87dbe:	ea42 0206 	orr.w	r2, r2, r6
   87dc2:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   87dc6:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   87dca:	d1e7      	bne.n	87d9c <__register_exitproc+0x58>
   87dcc:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   87dd0:	431e      	orrs	r6, r3
   87dd2:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   87dd6:	e7e1      	b.n	87d9c <__register_exitproc+0x58>
   87dd8:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   87ddc:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   87de0:	e7b9      	b.n	87d56 <__register_exitproc+0x12>
   87de2:	bf00      	nop
   87de4:	0008888c 	.word	0x0008888c
   87de8:	000870f1 	.word	0x000870f1

00087dec <_close_r>:
   87dec:	b538      	push	{r3, r4, r5, lr}
   87dee:	4c07      	ldr	r4, [pc, #28]	; (87e0c <_close_r+0x20>)
   87df0:	2300      	movs	r3, #0
   87df2:	4605      	mov	r5, r0
   87df4:	4608      	mov	r0, r1
   87df6:	6023      	str	r3, [r4, #0]
   87df8:	f7fa fff8 	bl	82dec <_close>
   87dfc:	1c43      	adds	r3, r0, #1
   87dfe:	d000      	beq.n	87e02 <_close_r+0x16>
   87e00:	bd38      	pop	{r3, r4, r5, pc}
   87e02:	6823      	ldr	r3, [r4, #0]
   87e04:	2b00      	cmp	r3, #0
   87e06:	d0fb      	beq.n	87e00 <_close_r+0x14>
   87e08:	602b      	str	r3, [r5, #0]
   87e0a:	bd38      	pop	{r3, r4, r5, pc}
   87e0c:	2007ae08 	.word	0x2007ae08

00087e10 <_fclose_r>:
   87e10:	b570      	push	{r4, r5, r6, lr}
   87e12:	460c      	mov	r4, r1
   87e14:	4605      	mov	r5, r0
   87e16:	b131      	cbz	r1, 87e26 <_fclose_r+0x16>
   87e18:	b110      	cbz	r0, 87e20 <_fclose_r+0x10>
   87e1a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   87e1c:	2b00      	cmp	r3, #0
   87e1e:	d02f      	beq.n	87e80 <_fclose_r+0x70>
   87e20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   87e24:	b90b      	cbnz	r3, 87e2a <_fclose_r+0x1a>
   87e26:	2000      	movs	r0, #0
   87e28:	bd70      	pop	{r4, r5, r6, pc}
   87e2a:	4628      	mov	r0, r5
   87e2c:	4621      	mov	r1, r4
   87e2e:	f7fe fd09 	bl	86844 <_fflush_r>
   87e32:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   87e34:	4606      	mov	r6, r0
   87e36:	b133      	cbz	r3, 87e46 <_fclose_r+0x36>
   87e38:	4628      	mov	r0, r5
   87e3a:	69e1      	ldr	r1, [r4, #28]
   87e3c:	4798      	blx	r3
   87e3e:	2800      	cmp	r0, #0
   87e40:	bfb8      	it	lt
   87e42:	f04f 36ff 	movlt.w	r6, #4294967295
   87e46:	89a3      	ldrh	r3, [r4, #12]
   87e48:	061b      	lsls	r3, r3, #24
   87e4a:	d41c      	bmi.n	87e86 <_fclose_r+0x76>
   87e4c:	6b21      	ldr	r1, [r4, #48]	; 0x30
   87e4e:	b141      	cbz	r1, 87e62 <_fclose_r+0x52>
   87e50:	f104 0340 	add.w	r3, r4, #64	; 0x40
   87e54:	4299      	cmp	r1, r3
   87e56:	d002      	beq.n	87e5e <_fclose_r+0x4e>
   87e58:	4628      	mov	r0, r5
   87e5a:	f7fe fe53 	bl	86b04 <_free_r>
   87e5e:	2300      	movs	r3, #0
   87e60:	6323      	str	r3, [r4, #48]	; 0x30
   87e62:	6c61      	ldr	r1, [r4, #68]	; 0x44
   87e64:	b121      	cbz	r1, 87e70 <_fclose_r+0x60>
   87e66:	4628      	mov	r0, r5
   87e68:	f7fe fe4c 	bl	86b04 <_free_r>
   87e6c:	2300      	movs	r3, #0
   87e6e:	6463      	str	r3, [r4, #68]	; 0x44
   87e70:	f7fe fd7e 	bl	86970 <__sfp_lock_acquire>
   87e74:	2300      	movs	r3, #0
   87e76:	81a3      	strh	r3, [r4, #12]
   87e78:	f7fe fd7c 	bl	86974 <__sfp_lock_release>
   87e7c:	4630      	mov	r0, r6
   87e7e:	bd70      	pop	{r4, r5, r6, pc}
   87e80:	f7fe fcfc 	bl	8687c <__sinit>
   87e84:	e7cc      	b.n	87e20 <_fclose_r+0x10>
   87e86:	4628      	mov	r0, r5
   87e88:	6921      	ldr	r1, [r4, #16]
   87e8a:	f7fe fe3b 	bl	86b04 <_free_r>
   87e8e:	e7dd      	b.n	87e4c <_fclose_r+0x3c>

00087e90 <fclose>:
   87e90:	4b02      	ldr	r3, [pc, #8]	; (87e9c <fclose+0xc>)
   87e92:	4601      	mov	r1, r0
   87e94:	6818      	ldr	r0, [r3, #0]
   87e96:	f7ff bfbb 	b.w	87e10 <_fclose_r>
   87e9a:	bf00      	nop
   87e9c:	20070690 	.word	0x20070690

00087ea0 <_fstat_r>:
   87ea0:	b538      	push	{r3, r4, r5, lr}
   87ea2:	4c08      	ldr	r4, [pc, #32]	; (87ec4 <_fstat_r+0x24>)
   87ea4:	2300      	movs	r3, #0
   87ea6:	4605      	mov	r5, r0
   87ea8:	4608      	mov	r0, r1
   87eaa:	4611      	mov	r1, r2
   87eac:	6023      	str	r3, [r4, #0]
   87eae:	f7fa ffa1 	bl	82df4 <_fstat>
   87eb2:	1c43      	adds	r3, r0, #1
   87eb4:	d000      	beq.n	87eb8 <_fstat_r+0x18>
   87eb6:	bd38      	pop	{r3, r4, r5, pc}
   87eb8:	6823      	ldr	r3, [r4, #0]
   87eba:	2b00      	cmp	r3, #0
   87ebc:	d0fb      	beq.n	87eb6 <_fstat_r+0x16>
   87ebe:	602b      	str	r3, [r5, #0]
   87ec0:	bd38      	pop	{r3, r4, r5, pc}
   87ec2:	bf00      	nop
   87ec4:	2007ae08 	.word	0x2007ae08

00087ec8 <_isatty_r>:
   87ec8:	b538      	push	{r3, r4, r5, lr}
   87eca:	4c07      	ldr	r4, [pc, #28]	; (87ee8 <_isatty_r+0x20>)
   87ecc:	2300      	movs	r3, #0
   87ece:	4605      	mov	r5, r0
   87ed0:	4608      	mov	r0, r1
   87ed2:	6023      	str	r3, [r4, #0]
   87ed4:	f7fa ff94 	bl	82e00 <_isatty>
   87ed8:	1c43      	adds	r3, r0, #1
   87eda:	d000      	beq.n	87ede <_isatty_r+0x16>
   87edc:	bd38      	pop	{r3, r4, r5, pc}
   87ede:	6823      	ldr	r3, [r4, #0]
   87ee0:	2b00      	cmp	r3, #0
   87ee2:	d0fb      	beq.n	87edc <_isatty_r+0x14>
   87ee4:	602b      	str	r3, [r5, #0]
   87ee6:	bd38      	pop	{r3, r4, r5, pc}
   87ee8:	2007ae08 	.word	0x2007ae08

00087eec <_lseek_r>:
   87eec:	b570      	push	{r4, r5, r6, lr}
   87eee:	4c08      	ldr	r4, [pc, #32]	; (87f10 <_lseek_r+0x24>)
   87ef0:	4606      	mov	r6, r0
   87ef2:	2500      	movs	r5, #0
   87ef4:	4608      	mov	r0, r1
   87ef6:	4611      	mov	r1, r2
   87ef8:	461a      	mov	r2, r3
   87efa:	6025      	str	r5, [r4, #0]
   87efc:	f7fa ff82 	bl	82e04 <_lseek>
   87f00:	1c43      	adds	r3, r0, #1
   87f02:	d000      	beq.n	87f06 <_lseek_r+0x1a>
   87f04:	bd70      	pop	{r4, r5, r6, pc}
   87f06:	6823      	ldr	r3, [r4, #0]
   87f08:	2b00      	cmp	r3, #0
   87f0a:	d0fb      	beq.n	87f04 <_lseek_r+0x18>
   87f0c:	6033      	str	r3, [r6, #0]
   87f0e:	bd70      	pop	{r4, r5, r6, pc}
   87f10:	2007ae08 	.word	0x2007ae08

00087f14 <_read_r>:
   87f14:	b570      	push	{r4, r5, r6, lr}
   87f16:	4c08      	ldr	r4, [pc, #32]	; (87f38 <_read_r+0x24>)
   87f18:	4606      	mov	r6, r0
   87f1a:	2500      	movs	r5, #0
   87f1c:	4608      	mov	r0, r1
   87f1e:	4611      	mov	r1, r2
   87f20:	461a      	mov	r2, r3
   87f22:	6025      	str	r5, [r4, #0]
   87f24:	f7f8 f910 	bl	80148 <_read>
   87f28:	1c43      	adds	r3, r0, #1
   87f2a:	d000      	beq.n	87f2e <_read_r+0x1a>
   87f2c:	bd70      	pop	{r4, r5, r6, pc}
   87f2e:	6823      	ldr	r3, [r4, #0]
   87f30:	2b00      	cmp	r3, #0
   87f32:	d0fb      	beq.n	87f2c <_read_r+0x18>
   87f34:	6033      	str	r3, [r6, #0]
   87f36:	bd70      	pop	{r4, r5, r6, pc}
   87f38:	2007ae08 	.word	0x2007ae08

00087f3c <__aeabi_uldivmod>:
   87f3c:	b94b      	cbnz	r3, 87f52 <__aeabi_uldivmod+0x16>
   87f3e:	b942      	cbnz	r2, 87f52 <__aeabi_uldivmod+0x16>
   87f40:	2900      	cmp	r1, #0
   87f42:	bf08      	it	eq
   87f44:	2800      	cmpeq	r0, #0
   87f46:	d002      	beq.n	87f4e <__aeabi_uldivmod+0x12>
   87f48:	f04f 31ff 	mov.w	r1, #4294967295
   87f4c:	4608      	mov	r0, r1
   87f4e:	f000 b83b 	b.w	87fc8 <__aeabi_idiv0>
   87f52:	b082      	sub	sp, #8
   87f54:	46ec      	mov	ip, sp
   87f56:	e92d 5000 	stmdb	sp!, {ip, lr}
   87f5a:	f000 f81d 	bl	87f98 <__gnu_uldivmod_helper>
   87f5e:	f8dd e004 	ldr.w	lr, [sp, #4]
   87f62:	b002      	add	sp, #8
   87f64:	bc0c      	pop	{r2, r3}
   87f66:	4770      	bx	lr

00087f68 <__gnu_ldivmod_helper>:
   87f68:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   87f6c:	9e08      	ldr	r6, [sp, #32]
   87f6e:	4614      	mov	r4, r2
   87f70:	461d      	mov	r5, r3
   87f72:	4680      	mov	r8, r0
   87f74:	4689      	mov	r9, r1
   87f76:	f000 f829 	bl	87fcc <__divdi3>
   87f7a:	fb04 f301 	mul.w	r3, r4, r1
   87f7e:	fba4 ab00 	umull	sl, fp, r4, r0
   87f82:	fb00 3205 	mla	r2, r0, r5, r3
   87f86:	4493      	add	fp, r2
   87f88:	ebb8 080a 	subs.w	r8, r8, sl
   87f8c:	eb69 090b 	sbc.w	r9, r9, fp
   87f90:	e9c6 8900 	strd	r8, r9, [r6]
   87f94:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00087f98 <__gnu_uldivmod_helper>:
   87f98:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   87f9c:	9e08      	ldr	r6, [sp, #32]
   87f9e:	4614      	mov	r4, r2
   87fa0:	461d      	mov	r5, r3
   87fa2:	4680      	mov	r8, r0
   87fa4:	4689      	mov	r9, r1
   87fa6:	f000 f961 	bl	8826c <__udivdi3>
   87faa:	fb00 f505 	mul.w	r5, r0, r5
   87fae:	fba0 ab04 	umull	sl, fp, r0, r4
   87fb2:	fb04 5401 	mla	r4, r4, r1, r5
   87fb6:	44a3      	add	fp, r4
   87fb8:	ebb8 080a 	subs.w	r8, r8, sl
   87fbc:	eb69 090b 	sbc.w	r9, r9, fp
   87fc0:	e9c6 8900 	strd	r8, r9, [r6]
   87fc4:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00087fc8 <__aeabi_idiv0>:
   87fc8:	4770      	bx	lr
   87fca:	bf00      	nop

00087fcc <__divdi3>:
   87fcc:	2900      	cmp	r1, #0
   87fce:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   87fd2:	f2c0 80a1 	blt.w	88118 <__divdi3+0x14c>
   87fd6:	2400      	movs	r4, #0
   87fd8:	2b00      	cmp	r3, #0
   87fda:	f2c0 8098 	blt.w	8810e <__divdi3+0x142>
   87fde:	4615      	mov	r5, r2
   87fe0:	4606      	mov	r6, r0
   87fe2:	460f      	mov	r7, r1
   87fe4:	2b00      	cmp	r3, #0
   87fe6:	d13f      	bne.n	88068 <__divdi3+0x9c>
   87fe8:	428a      	cmp	r2, r1
   87fea:	d958      	bls.n	8809e <__divdi3+0xd2>
   87fec:	fab2 f382 	clz	r3, r2
   87ff0:	b14b      	cbz	r3, 88006 <__divdi3+0x3a>
   87ff2:	f1c3 0220 	rsb	r2, r3, #32
   87ff6:	fa01 f703 	lsl.w	r7, r1, r3
   87ffa:	fa20 f202 	lsr.w	r2, r0, r2
   87ffe:	409d      	lsls	r5, r3
   88000:	fa00 f603 	lsl.w	r6, r0, r3
   88004:	4317      	orrs	r7, r2
   88006:	0c29      	lsrs	r1, r5, #16
   88008:	fbb7 f2f1 	udiv	r2, r7, r1
   8800c:	fb01 7712 	mls	r7, r1, r2, r7
   88010:	b2a8      	uxth	r0, r5
   88012:	fb00 f302 	mul.w	r3, r0, r2
   88016:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   8801a:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   8801e:	42bb      	cmp	r3, r7
   88020:	d909      	bls.n	88036 <__divdi3+0x6a>
   88022:	197f      	adds	r7, r7, r5
   88024:	f102 3cff 	add.w	ip, r2, #4294967295
   88028:	f080 8105 	bcs.w	88236 <__divdi3+0x26a>
   8802c:	42bb      	cmp	r3, r7
   8802e:	f240 8102 	bls.w	88236 <__divdi3+0x26a>
   88032:	3a02      	subs	r2, #2
   88034:	442f      	add	r7, r5
   88036:	1aff      	subs	r7, r7, r3
   88038:	fbb7 f3f1 	udiv	r3, r7, r1
   8803c:	fb01 7113 	mls	r1, r1, r3, r7
   88040:	fb00 f003 	mul.w	r0, r0, r3
   88044:	b2b6      	uxth	r6, r6
   88046:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   8804a:	4288      	cmp	r0, r1
   8804c:	d908      	bls.n	88060 <__divdi3+0x94>
   8804e:	1949      	adds	r1, r1, r5
   88050:	f103 37ff 	add.w	r7, r3, #4294967295
   88054:	f080 80f1 	bcs.w	8823a <__divdi3+0x26e>
   88058:	4288      	cmp	r0, r1
   8805a:	f240 80ee 	bls.w	8823a <__divdi3+0x26e>
   8805e:	3b02      	subs	r3, #2
   88060:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   88064:	2300      	movs	r3, #0
   88066:	e003      	b.n	88070 <__divdi3+0xa4>
   88068:	428b      	cmp	r3, r1
   8806a:	d90a      	bls.n	88082 <__divdi3+0xb6>
   8806c:	2300      	movs	r3, #0
   8806e:	461a      	mov	r2, r3
   88070:	4610      	mov	r0, r2
   88072:	4619      	mov	r1, r3
   88074:	b114      	cbz	r4, 8807c <__divdi3+0xb0>
   88076:	4240      	negs	r0, r0
   88078:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8807c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   88080:	4770      	bx	lr
   88082:	fab3 f883 	clz	r8, r3
   88086:	f1b8 0f00 	cmp.w	r8, #0
   8808a:	f040 8088 	bne.w	8819e <__divdi3+0x1d2>
   8808e:	428b      	cmp	r3, r1
   88090:	d302      	bcc.n	88098 <__divdi3+0xcc>
   88092:	4282      	cmp	r2, r0
   88094:	f200 80e2 	bhi.w	8825c <__divdi3+0x290>
   88098:	2300      	movs	r3, #0
   8809a:	2201      	movs	r2, #1
   8809c:	e7e8      	b.n	88070 <__divdi3+0xa4>
   8809e:	b912      	cbnz	r2, 880a6 <__divdi3+0xda>
   880a0:	2301      	movs	r3, #1
   880a2:	fbb3 f5f2 	udiv	r5, r3, r2
   880a6:	fab5 f285 	clz	r2, r5
   880aa:	2a00      	cmp	r2, #0
   880ac:	d13a      	bne.n	88124 <__divdi3+0x158>
   880ae:	1b7f      	subs	r7, r7, r5
   880b0:	0c28      	lsrs	r0, r5, #16
   880b2:	fa1f fc85 	uxth.w	ip, r5
   880b6:	2301      	movs	r3, #1
   880b8:	fbb7 f1f0 	udiv	r1, r7, r0
   880bc:	fb00 7711 	mls	r7, r0, r1, r7
   880c0:	fb0c f201 	mul.w	r2, ip, r1
   880c4:	ea4f 4816 	mov.w	r8, r6, lsr #16
   880c8:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   880cc:	42ba      	cmp	r2, r7
   880ce:	d907      	bls.n	880e0 <__divdi3+0x114>
   880d0:	197f      	adds	r7, r7, r5
   880d2:	f101 38ff 	add.w	r8, r1, #4294967295
   880d6:	d202      	bcs.n	880de <__divdi3+0x112>
   880d8:	42ba      	cmp	r2, r7
   880da:	f200 80c4 	bhi.w	88266 <__divdi3+0x29a>
   880de:	4641      	mov	r1, r8
   880e0:	1abf      	subs	r7, r7, r2
   880e2:	fbb7 f2f0 	udiv	r2, r7, r0
   880e6:	fb00 7012 	mls	r0, r0, r2, r7
   880ea:	fb0c fc02 	mul.w	ip, ip, r2
   880ee:	b2b6      	uxth	r6, r6
   880f0:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   880f4:	4584      	cmp	ip, r0
   880f6:	d907      	bls.n	88108 <__divdi3+0x13c>
   880f8:	1940      	adds	r0, r0, r5
   880fa:	f102 37ff 	add.w	r7, r2, #4294967295
   880fe:	d202      	bcs.n	88106 <__divdi3+0x13a>
   88100:	4584      	cmp	ip, r0
   88102:	f200 80ae 	bhi.w	88262 <__divdi3+0x296>
   88106:	463a      	mov	r2, r7
   88108:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   8810c:	e7b0      	b.n	88070 <__divdi3+0xa4>
   8810e:	43e4      	mvns	r4, r4
   88110:	4252      	negs	r2, r2
   88112:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   88116:	e762      	b.n	87fde <__divdi3+0x12>
   88118:	4240      	negs	r0, r0
   8811a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8811e:	f04f 34ff 	mov.w	r4, #4294967295
   88122:	e759      	b.n	87fd8 <__divdi3+0xc>
   88124:	4095      	lsls	r5, r2
   88126:	f1c2 0920 	rsb	r9, r2, #32
   8812a:	fa27 f109 	lsr.w	r1, r7, r9
   8812e:	fa26 f909 	lsr.w	r9, r6, r9
   88132:	4097      	lsls	r7, r2
   88134:	0c28      	lsrs	r0, r5, #16
   88136:	fbb1 f8f0 	udiv	r8, r1, r0
   8813a:	fb00 1118 	mls	r1, r0, r8, r1
   8813e:	fa1f fc85 	uxth.w	ip, r5
   88142:	fb0c f308 	mul.w	r3, ip, r8
   88146:	ea49 0907 	orr.w	r9, r9, r7
   8814a:	ea4f 4719 	mov.w	r7, r9, lsr #16
   8814e:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   88152:	428b      	cmp	r3, r1
   88154:	fa06 f602 	lsl.w	r6, r6, r2
   88158:	d908      	bls.n	8816c <__divdi3+0x1a0>
   8815a:	1949      	adds	r1, r1, r5
   8815c:	f108 32ff 	add.w	r2, r8, #4294967295
   88160:	d27a      	bcs.n	88258 <__divdi3+0x28c>
   88162:	428b      	cmp	r3, r1
   88164:	d978      	bls.n	88258 <__divdi3+0x28c>
   88166:	f1a8 0802 	sub.w	r8, r8, #2
   8816a:	4429      	add	r1, r5
   8816c:	1ac9      	subs	r1, r1, r3
   8816e:	fbb1 f3f0 	udiv	r3, r1, r0
   88172:	fb00 1713 	mls	r7, r0, r3, r1
   88176:	fb0c f203 	mul.w	r2, ip, r3
   8817a:	fa1f f989 	uxth.w	r9, r9
   8817e:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   88182:	42ba      	cmp	r2, r7
   88184:	d907      	bls.n	88196 <__divdi3+0x1ca>
   88186:	197f      	adds	r7, r7, r5
   88188:	f103 31ff 	add.w	r1, r3, #4294967295
   8818c:	d260      	bcs.n	88250 <__divdi3+0x284>
   8818e:	42ba      	cmp	r2, r7
   88190:	d95e      	bls.n	88250 <__divdi3+0x284>
   88192:	3b02      	subs	r3, #2
   88194:	442f      	add	r7, r5
   88196:	1abf      	subs	r7, r7, r2
   88198:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   8819c:	e78c      	b.n	880b8 <__divdi3+0xec>
   8819e:	f1c8 0220 	rsb	r2, r8, #32
   881a2:	fa25 f102 	lsr.w	r1, r5, r2
   881a6:	fa03 fc08 	lsl.w	ip, r3, r8
   881aa:	fa27 f302 	lsr.w	r3, r7, r2
   881ae:	fa20 f202 	lsr.w	r2, r0, r2
   881b2:	fa07 f708 	lsl.w	r7, r7, r8
   881b6:	ea41 0c0c 	orr.w	ip, r1, ip
   881ba:	ea4f 491c 	mov.w	r9, ip, lsr #16
   881be:	fbb3 f1f9 	udiv	r1, r3, r9
   881c2:	fb09 3311 	mls	r3, r9, r1, r3
   881c6:	fa1f fa8c 	uxth.w	sl, ip
   881ca:	fb0a fb01 	mul.w	fp, sl, r1
   881ce:	4317      	orrs	r7, r2
   881d0:	0c3a      	lsrs	r2, r7, #16
   881d2:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   881d6:	459b      	cmp	fp, r3
   881d8:	fa05 f008 	lsl.w	r0, r5, r8
   881dc:	d908      	bls.n	881f0 <__divdi3+0x224>
   881de:	eb13 030c 	adds.w	r3, r3, ip
   881e2:	f101 32ff 	add.w	r2, r1, #4294967295
   881e6:	d235      	bcs.n	88254 <__divdi3+0x288>
   881e8:	459b      	cmp	fp, r3
   881ea:	d933      	bls.n	88254 <__divdi3+0x288>
   881ec:	3902      	subs	r1, #2
   881ee:	4463      	add	r3, ip
   881f0:	ebcb 0303 	rsb	r3, fp, r3
   881f4:	fbb3 f2f9 	udiv	r2, r3, r9
   881f8:	fb09 3312 	mls	r3, r9, r2, r3
   881fc:	fb0a fa02 	mul.w	sl, sl, r2
   88200:	b2bf      	uxth	r7, r7
   88202:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   88206:	45ba      	cmp	sl, r7
   88208:	d908      	bls.n	8821c <__divdi3+0x250>
   8820a:	eb17 070c 	adds.w	r7, r7, ip
   8820e:	f102 33ff 	add.w	r3, r2, #4294967295
   88212:	d21b      	bcs.n	8824c <__divdi3+0x280>
   88214:	45ba      	cmp	sl, r7
   88216:	d919      	bls.n	8824c <__divdi3+0x280>
   88218:	3a02      	subs	r2, #2
   8821a:	4467      	add	r7, ip
   8821c:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   88220:	fba5 0100 	umull	r0, r1, r5, r0
   88224:	ebca 0707 	rsb	r7, sl, r7
   88228:	428f      	cmp	r7, r1
   8822a:	f04f 0300 	mov.w	r3, #0
   8822e:	d30a      	bcc.n	88246 <__divdi3+0x27a>
   88230:	d005      	beq.n	8823e <__divdi3+0x272>
   88232:	462a      	mov	r2, r5
   88234:	e71c      	b.n	88070 <__divdi3+0xa4>
   88236:	4662      	mov	r2, ip
   88238:	e6fd      	b.n	88036 <__divdi3+0x6a>
   8823a:	463b      	mov	r3, r7
   8823c:	e710      	b.n	88060 <__divdi3+0x94>
   8823e:	fa06 f608 	lsl.w	r6, r6, r8
   88242:	4286      	cmp	r6, r0
   88244:	d2f5      	bcs.n	88232 <__divdi3+0x266>
   88246:	1e6a      	subs	r2, r5, #1
   88248:	2300      	movs	r3, #0
   8824a:	e711      	b.n	88070 <__divdi3+0xa4>
   8824c:	461a      	mov	r2, r3
   8824e:	e7e5      	b.n	8821c <__divdi3+0x250>
   88250:	460b      	mov	r3, r1
   88252:	e7a0      	b.n	88196 <__divdi3+0x1ca>
   88254:	4611      	mov	r1, r2
   88256:	e7cb      	b.n	881f0 <__divdi3+0x224>
   88258:	4690      	mov	r8, r2
   8825a:	e787      	b.n	8816c <__divdi3+0x1a0>
   8825c:	4643      	mov	r3, r8
   8825e:	4642      	mov	r2, r8
   88260:	e706      	b.n	88070 <__divdi3+0xa4>
   88262:	3a02      	subs	r2, #2
   88264:	e750      	b.n	88108 <__divdi3+0x13c>
   88266:	3902      	subs	r1, #2
   88268:	442f      	add	r7, r5
   8826a:	e739      	b.n	880e0 <__divdi3+0x114>

0008826c <__udivdi3>:
   8826c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   88270:	4614      	mov	r4, r2
   88272:	4605      	mov	r5, r0
   88274:	460e      	mov	r6, r1
   88276:	2b00      	cmp	r3, #0
   88278:	d143      	bne.n	88302 <__udivdi3+0x96>
   8827a:	428a      	cmp	r2, r1
   8827c:	d953      	bls.n	88326 <__udivdi3+0xba>
   8827e:	fab2 f782 	clz	r7, r2
   88282:	b157      	cbz	r7, 8829a <__udivdi3+0x2e>
   88284:	f1c7 0620 	rsb	r6, r7, #32
   88288:	fa20 f606 	lsr.w	r6, r0, r6
   8828c:	fa01 f307 	lsl.w	r3, r1, r7
   88290:	fa02 f407 	lsl.w	r4, r2, r7
   88294:	fa00 f507 	lsl.w	r5, r0, r7
   88298:	431e      	orrs	r6, r3
   8829a:	0c21      	lsrs	r1, r4, #16
   8829c:	fbb6 f2f1 	udiv	r2, r6, r1
   882a0:	fb01 6612 	mls	r6, r1, r2, r6
   882a4:	b2a0      	uxth	r0, r4
   882a6:	fb00 f302 	mul.w	r3, r0, r2
   882aa:	0c2f      	lsrs	r7, r5, #16
   882ac:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   882b0:	42b3      	cmp	r3, r6
   882b2:	d909      	bls.n	882c8 <__udivdi3+0x5c>
   882b4:	1936      	adds	r6, r6, r4
   882b6:	f102 37ff 	add.w	r7, r2, #4294967295
   882ba:	f080 80fd 	bcs.w	884b8 <__udivdi3+0x24c>
   882be:	42b3      	cmp	r3, r6
   882c0:	f240 80fa 	bls.w	884b8 <__udivdi3+0x24c>
   882c4:	3a02      	subs	r2, #2
   882c6:	4426      	add	r6, r4
   882c8:	1af6      	subs	r6, r6, r3
   882ca:	fbb6 f3f1 	udiv	r3, r6, r1
   882ce:	fb01 6113 	mls	r1, r1, r3, r6
   882d2:	fb00 f003 	mul.w	r0, r0, r3
   882d6:	b2ad      	uxth	r5, r5
   882d8:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   882dc:	4288      	cmp	r0, r1
   882de:	d908      	bls.n	882f2 <__udivdi3+0x86>
   882e0:	1909      	adds	r1, r1, r4
   882e2:	f103 36ff 	add.w	r6, r3, #4294967295
   882e6:	f080 80e9 	bcs.w	884bc <__udivdi3+0x250>
   882ea:	4288      	cmp	r0, r1
   882ec:	f240 80e6 	bls.w	884bc <__udivdi3+0x250>
   882f0:	3b02      	subs	r3, #2
   882f2:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   882f6:	2300      	movs	r3, #0
   882f8:	4610      	mov	r0, r2
   882fa:	4619      	mov	r1, r3
   882fc:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   88300:	4770      	bx	lr
   88302:	428b      	cmp	r3, r1
   88304:	d84c      	bhi.n	883a0 <__udivdi3+0x134>
   88306:	fab3 f683 	clz	r6, r3
   8830a:	2e00      	cmp	r6, #0
   8830c:	d14f      	bne.n	883ae <__udivdi3+0x142>
   8830e:	428b      	cmp	r3, r1
   88310:	d302      	bcc.n	88318 <__udivdi3+0xac>
   88312:	4282      	cmp	r2, r0
   88314:	f200 80dd 	bhi.w	884d2 <__udivdi3+0x266>
   88318:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8831c:	2300      	movs	r3, #0
   8831e:	2201      	movs	r2, #1
   88320:	4610      	mov	r0, r2
   88322:	4619      	mov	r1, r3
   88324:	4770      	bx	lr
   88326:	b912      	cbnz	r2, 8832e <__udivdi3+0xc2>
   88328:	2401      	movs	r4, #1
   8832a:	fbb4 f4f2 	udiv	r4, r4, r2
   8832e:	fab4 f284 	clz	r2, r4
   88332:	2a00      	cmp	r2, #0
   88334:	f040 8082 	bne.w	8843c <__udivdi3+0x1d0>
   88338:	1b09      	subs	r1, r1, r4
   8833a:	0c26      	lsrs	r6, r4, #16
   8833c:	b2a7      	uxth	r7, r4
   8833e:	2301      	movs	r3, #1
   88340:	fbb1 f0f6 	udiv	r0, r1, r6
   88344:	fb06 1110 	mls	r1, r6, r0, r1
   88348:	fb07 f200 	mul.w	r2, r7, r0
   8834c:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   88350:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   88354:	428a      	cmp	r2, r1
   88356:	d907      	bls.n	88368 <__udivdi3+0xfc>
   88358:	1909      	adds	r1, r1, r4
   8835a:	f100 3cff 	add.w	ip, r0, #4294967295
   8835e:	d202      	bcs.n	88366 <__udivdi3+0xfa>
   88360:	428a      	cmp	r2, r1
   88362:	f200 80c8 	bhi.w	884f6 <__udivdi3+0x28a>
   88366:	4660      	mov	r0, ip
   88368:	1a89      	subs	r1, r1, r2
   8836a:	fbb1 f2f6 	udiv	r2, r1, r6
   8836e:	fb06 1112 	mls	r1, r6, r2, r1
   88372:	fb07 f702 	mul.w	r7, r7, r2
   88376:	b2ad      	uxth	r5, r5
   88378:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   8837c:	42af      	cmp	r7, r5
   8837e:	d908      	bls.n	88392 <__udivdi3+0x126>
   88380:	192c      	adds	r4, r5, r4
   88382:	f102 31ff 	add.w	r1, r2, #4294967295
   88386:	f080 809b 	bcs.w	884c0 <__udivdi3+0x254>
   8838a:	42a7      	cmp	r7, r4
   8838c:	f240 8098 	bls.w	884c0 <__udivdi3+0x254>
   88390:	3a02      	subs	r2, #2
   88392:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   88396:	4610      	mov	r0, r2
   88398:	4619      	mov	r1, r3
   8839a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8839e:	4770      	bx	lr
   883a0:	2300      	movs	r3, #0
   883a2:	461a      	mov	r2, r3
   883a4:	4610      	mov	r0, r2
   883a6:	4619      	mov	r1, r3
   883a8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   883ac:	4770      	bx	lr
   883ae:	f1c6 0520 	rsb	r5, r6, #32
   883b2:	fa22 f705 	lsr.w	r7, r2, r5
   883b6:	fa03 f406 	lsl.w	r4, r3, r6
   883ba:	fa21 f305 	lsr.w	r3, r1, r5
   883be:	fa01 fb06 	lsl.w	fp, r1, r6
   883c2:	fa20 f505 	lsr.w	r5, r0, r5
   883c6:	433c      	orrs	r4, r7
   883c8:	ea4f 4814 	mov.w	r8, r4, lsr #16
   883cc:	fbb3 fcf8 	udiv	ip, r3, r8
   883d0:	fb08 331c 	mls	r3, r8, ip, r3
   883d4:	fa1f f984 	uxth.w	r9, r4
   883d8:	fb09 fa0c 	mul.w	sl, r9, ip
   883dc:	ea45 0b0b 	orr.w	fp, r5, fp
   883e0:	ea4f 451b 	mov.w	r5, fp, lsr #16
   883e4:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   883e8:	459a      	cmp	sl, r3
   883ea:	fa02 f206 	lsl.w	r2, r2, r6
   883ee:	d904      	bls.n	883fa <__udivdi3+0x18e>
   883f0:	191b      	adds	r3, r3, r4
   883f2:	f10c 35ff 	add.w	r5, ip, #4294967295
   883f6:	d36f      	bcc.n	884d8 <__udivdi3+0x26c>
   883f8:	46ac      	mov	ip, r5
   883fa:	ebca 0303 	rsb	r3, sl, r3
   883fe:	fbb3 f5f8 	udiv	r5, r3, r8
   88402:	fb08 3315 	mls	r3, r8, r5, r3
   88406:	fb09 f905 	mul.w	r9, r9, r5
   8840a:	fa1f fb8b 	uxth.w	fp, fp
   8840e:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   88412:	45b9      	cmp	r9, r7
   88414:	d904      	bls.n	88420 <__udivdi3+0x1b4>
   88416:	193f      	adds	r7, r7, r4
   88418:	f105 33ff 	add.w	r3, r5, #4294967295
   8841c:	d362      	bcc.n	884e4 <__udivdi3+0x278>
   8841e:	461d      	mov	r5, r3
   88420:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   88424:	fbac 2302 	umull	r2, r3, ip, r2
   88428:	ebc9 0707 	rsb	r7, r9, r7
   8842c:	429f      	cmp	r7, r3
   8842e:	f04f 0500 	mov.w	r5, #0
   88432:	d34a      	bcc.n	884ca <__udivdi3+0x25e>
   88434:	d046      	beq.n	884c4 <__udivdi3+0x258>
   88436:	4662      	mov	r2, ip
   88438:	462b      	mov	r3, r5
   8843a:	e75d      	b.n	882f8 <__udivdi3+0x8c>
   8843c:	4094      	lsls	r4, r2
   8843e:	f1c2 0920 	rsb	r9, r2, #32
   88442:	fa21 fc09 	lsr.w	ip, r1, r9
   88446:	4091      	lsls	r1, r2
   88448:	fa20 f909 	lsr.w	r9, r0, r9
   8844c:	0c26      	lsrs	r6, r4, #16
   8844e:	fbbc f8f6 	udiv	r8, ip, r6
   88452:	fb06 cc18 	mls	ip, r6, r8, ip
   88456:	b2a7      	uxth	r7, r4
   88458:	fb07 f308 	mul.w	r3, r7, r8
   8845c:	ea49 0901 	orr.w	r9, r9, r1
   88460:	ea4f 4119 	mov.w	r1, r9, lsr #16
   88464:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   88468:	4563      	cmp	r3, ip
   8846a:	fa00 f502 	lsl.w	r5, r0, r2
   8846e:	d909      	bls.n	88484 <__udivdi3+0x218>
   88470:	eb1c 0c04 	adds.w	ip, ip, r4
   88474:	f108 32ff 	add.w	r2, r8, #4294967295
   88478:	d23b      	bcs.n	884f2 <__udivdi3+0x286>
   8847a:	4563      	cmp	r3, ip
   8847c:	d939      	bls.n	884f2 <__udivdi3+0x286>
   8847e:	f1a8 0802 	sub.w	r8, r8, #2
   88482:	44a4      	add	ip, r4
   88484:	ebc3 0c0c 	rsb	ip, r3, ip
   88488:	fbbc f3f6 	udiv	r3, ip, r6
   8848c:	fb06 c113 	mls	r1, r6, r3, ip
   88490:	fb07 f203 	mul.w	r2, r7, r3
   88494:	fa1f f989 	uxth.w	r9, r9
   88498:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   8849c:	428a      	cmp	r2, r1
   8849e:	d907      	bls.n	884b0 <__udivdi3+0x244>
   884a0:	1909      	adds	r1, r1, r4
   884a2:	f103 30ff 	add.w	r0, r3, #4294967295
   884a6:	d222      	bcs.n	884ee <__udivdi3+0x282>
   884a8:	428a      	cmp	r2, r1
   884aa:	d920      	bls.n	884ee <__udivdi3+0x282>
   884ac:	3b02      	subs	r3, #2
   884ae:	4421      	add	r1, r4
   884b0:	1a89      	subs	r1, r1, r2
   884b2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   884b6:	e743      	b.n	88340 <__udivdi3+0xd4>
   884b8:	463a      	mov	r2, r7
   884ba:	e705      	b.n	882c8 <__udivdi3+0x5c>
   884bc:	4633      	mov	r3, r6
   884be:	e718      	b.n	882f2 <__udivdi3+0x86>
   884c0:	460a      	mov	r2, r1
   884c2:	e766      	b.n	88392 <__udivdi3+0x126>
   884c4:	40b0      	lsls	r0, r6
   884c6:	4290      	cmp	r0, r2
   884c8:	d2b5      	bcs.n	88436 <__udivdi3+0x1ca>
   884ca:	f10c 32ff 	add.w	r2, ip, #4294967295
   884ce:	2300      	movs	r3, #0
   884d0:	e712      	b.n	882f8 <__udivdi3+0x8c>
   884d2:	4633      	mov	r3, r6
   884d4:	4632      	mov	r2, r6
   884d6:	e70f      	b.n	882f8 <__udivdi3+0x8c>
   884d8:	459a      	cmp	sl, r3
   884da:	d98d      	bls.n	883f8 <__udivdi3+0x18c>
   884dc:	f1ac 0c02 	sub.w	ip, ip, #2
   884e0:	4423      	add	r3, r4
   884e2:	e78a      	b.n	883fa <__udivdi3+0x18e>
   884e4:	45b9      	cmp	r9, r7
   884e6:	d99a      	bls.n	8841e <__udivdi3+0x1b2>
   884e8:	3d02      	subs	r5, #2
   884ea:	4427      	add	r7, r4
   884ec:	e798      	b.n	88420 <__udivdi3+0x1b4>
   884ee:	4603      	mov	r3, r0
   884f0:	e7de      	b.n	884b0 <__udivdi3+0x244>
   884f2:	4690      	mov	r8, r2
   884f4:	e7c6      	b.n	88484 <__udivdi3+0x218>
   884f6:	3802      	subs	r0, #2
   884f8:	4421      	add	r1, r4
   884fa:	e735      	b.n	88368 <__udivdi3+0xfc>
   884fc:	00000001 	.word	0x00000001
   88500:	00000002 	.word	0x00000002
   88504:	00000004 	.word	0x00000004
   88508:	00000008 	.word	0x00000008
   8850c:	00000010 	.word	0x00000010
   88510:	00000020 	.word	0x00000020
   88514:	00000040 	.word	0x00000040
   88518:	00000080 	.word	0x00000080
   8851c:	00000100 	.word	0x00000100
   88520:	00000200 	.word	0x00000200
   88524:	00000400 	.word	0x00000400
   88528:	09097325 	.word	0x09097325
   8852c:	25096325 	.word	0x25096325
   88530:	75250975 	.word	0x75250975
   88534:	0d752509 	.word	0x0d752509
   88538:	0000000a 	.word	0x0000000a
   8853c:	454c4449 	.word	0x454c4449
   88540:	00000000 	.word	0x00000000
   88544:	00000a0d 	.word	0x00000a0d
   88548:	20726d54 	.word	0x20726d54
   8854c:	00637653 	.word	0x00637653
   88550:	736e6f43 	.word	0x736e6f43
   88554:	20656c6f 	.word	0x20656c6f
   88558:	64616572 	.word	0x64616572
   8855c:	00000a79 	.word	0x00000a79
   88560:	3d3d3d3d 	.word	0x3d3d3d3d
   88564:	3d3d3d3d 	.word	0x3d3d3d3d
   88568:	3d3d3d3d 	.word	0x3d3d3d3d
   8856c:	00000a3d 	.word	0x00000a3d
   88570:	6b636f53 	.word	0x6b636f53
   88574:	00000000 	.word	0x00000000
   88578:	73616c47 	.word	0x73616c47
   8857c:	00000073 	.word	0x00000073
   88580:	65627543 	.word	0x65627543
   88584:	00000000 	.word	0x00000000
   88588:	706f7244 	.word	0x706f7244
   8858c:	66666f20 	.word	0x66666f20
   88590:	00000000 	.word	0x00000000
   88594:	00000001 	.word	0x00000001
   88598:	00000002 	.word	0x00000002
   8859c:	00000003 	.word	0x00000003
   885a0:	6375530a 	.word	0x6375530a
   885a4:	73736563 	.word	0x73736563
   885a8:	6c6c7566 	.word	0x6c6c7566
   885ac:	65722079 	.word	0x65722079
   885b0:	76696563 	.word	0x76696563
   885b4:	76206465 	.word	0x76206465
   885b8:	65756c61 	.word	0x65756c61
   885bc:	7525203a 	.word	0x7525203a
   885c0:	00000000 	.word	0x00000000
   885c4:	746f520a 	.word	0x746f520a
   885c8:	6e697461 	.word	0x6e697461
   885cc:	64252067 	.word	0x64252067
   885d0:	00000000 	.word	0x00000000
   885d4:	202e2e2e 	.word	0x202e2e2e
   885d8:	6c6c6f72 	.word	0x6c6c6f72
   885dc:	20276e69 	.word	0x20276e69
   885e0:	002e2e2e 	.word	0x002e2e2e
   885e4:	7669470a 	.word	0x7669470a
   885e8:	20676e69 	.word	0x20676e69
   885ec:	616d6573 	.word	0x616d6573
   885f0:	726f6870 	.word	0x726f6870
   885f4:	00000065 	.word	0x00000065
   885f8:	6f746f47 	.word	0x6f746f47
   885fc:	656a624f 	.word	0x656a624f
   88600:	00007463 	.word	0x00007463
   88604:	6d65530a 	.word	0x6d65530a
   88608:	6f687061 	.word	0x6f687061
   8860c:	68206572 	.word	0x68206572
   88610:	62207361 	.word	0x62207361
   88614:	206e6565 	.word	0x206e6565
   88618:	65636572 	.word	0x65636572
   8861c:	64657669 	.word	0x64657669
   88620:	00000000 	.word	0x00000000
   88624:	636f4c0a 	.word	0x636f4c0a
   88628:	6e697461 	.word	0x6e697461
   8862c:	21212167 	.word	0x21212167
   88630:	00002121 	.word	0x00002121
   88634:	4349500a 	.word	0x4349500a
   88638:	474e494b 	.word	0x474e494b
   8863c:	21505520 	.word	0x21505520
   88640:	21212121 	.word	0x21212121
   88644:	00000000 	.word	0x00000000
   88648:	4d55440a 	.word	0x4d55440a
   8864c:	474e4950 	.word	0x474e4950
   88650:	21212121 	.word	0x21212121
   88654:	00000021 	.word	0x00000021
   88658:	746e6f43 	.word	0x746e6f43
   8865c:	6c6c6f72 	.word	0x6c6c6f72
   88660:	00007265 	.word	0x00007265
   88664:	74727173 	.word	0x74727173
   88668:	00000000 	.word	0x00000000

0008866c <npio2_hw>:
   8866c:	3ff921fb 400921fb 4012d97c 401921fb     .!.?.!.@|..@.!.@
   8867c:	401f6a7a 4022d97c 4025fdbb 402921fb     zj.@|."@..%@.!)@
   8868c:	402c463a 402f6a7a 4031475c 4032d97c     :F,@zj/@\G1@|.2@
   8869c:	40346b9c 4035fdbb 40378fdb 403921fb     .k4@..5@..7@.!9@
   886ac:	403ab41b 403c463a 403dd85a 403f6a7a     ..:@:F<@Z.=@zj?@
   886bc:	40407e4c 4041475c 4042106c 4042d97c     L~@@\GA@l.B@|.B@
   886cc:	4043a28c 40446b9c 404534ac 4045fdbb     ..C@.kD@.4E@..E@
   886dc:	4046c6cb 40478fdb 404858eb 404921fb     ..F@..G@.XH@.!I@

000886ec <two_over_pi>:
   886ec:	00a2f983 006e4e44 001529fc 002757d1     ....DNn..)...W'.
   886fc:	00f534dd 00c0db62 0095993c 00439041     .4..b...<...A.C.
   8870c:	00fe5163 00abdebb 00c561b7 00246e3a     cQ.......a..:n$.
   8871c:	00424dd2 00e00649 002eea09 00d1921c     .MB.I...........
   8872c:	00fe1deb 001cb129 00a73ee8 008235f5     ....)....>...5..
   8873c:	002ebb44 0084e99c 007026b4 005f7e41     D........&p.A~_.
   8874c:	003991d6 00398353 0039f49c 00845f8b     ..9.S.9...9.._..
   8875c:	00bdf928 003b1ff8 0097ffde 0005980f     (.....;.........
   8876c:	00ef2f11 008b5a0a 006d1f6d 00367ecf     ./...Z..m.m..~6.
   8877c:	0027cb09 00b74f46 003f669e 005fea2d     ..'.FO...f?.-._.
   8878c:	007527ba 00c7ebe5 00f17b3d 000739f7     .'u.....={...9..
   8879c:	008a5292 00ea6bfb 005fb11f 008d5d08     .R...k...._..]..
   887ac:	00560330 0046fc7b 006babf0 00cfbc20     0.V.{.F...k. ...
   887bc:	009af436 001da9e3 0091615e 00e61b08     6.......^a......
   887cc:	00659985 005f14a0 0068408d 00ffd880     ..e..._..@h.....
   887dc:	004d7327 00310606 001556ca 0073a8c9     'sM...1..V....s.
   887ec:	0060e27b 00c08c6b                       {.`.k...

000887f4 <init_jk>:
   887f4:	00000002 00000003 00000004 00000006     ................
   88804:	00000000                                ....

00088808 <PIo2>:
   88808:	40000000 3ff921fb 00000000 3e74442d     ...@.!.?....-Dt>
   88818:	80000000 3cf84698 60000000 3b78cc51     .....F.<...`Q.x;
   88828:	80000000 39f01b83 40000000 387a2520     .......9...@ %z8
   88838:	80000000 36e38222 00000000 3569f31d     ...."..6......i5

00088848 <atanlo>:
   88848:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
   88858:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

00088868 <atanhi>:
   88868:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
   88878:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?
   88888:	00000043                                C...

0008888c <_global_impure_ptr>:
   8888c:	20070268 33323130 37363534 42413938     h.. 0123456789AB
   8889c:	46454443 00000000 33323130 37363534     CDEF....01234567
   888ac:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   888bc:	0000296c                                l)..

000888c0 <zeroes.6721>:
   888c0:	30303030 30303030 30303030 30303030     0000000000000000

000888d0 <blanks.6720>:
   888d0:	20202020 20202020 20202020 20202020                     

000888e0 <_init>:
   888e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   888e2:	bf00      	nop
   888e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   888e6:	bc08      	pop	{r3}
   888e8:	469e      	mov	lr, r3
   888ea:	4770      	bx	lr

000888ec <__init_array_start>:
   888ec:	000866dd 	.word	0x000866dd

000888f0 <__frame_dummy_init_array_entry>:
   888f0:	00080119                                ....

000888f4 <_fini>:
   888f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   888f6:	bf00      	nop
   888f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   888fa:	bc08      	pop	{r3}
   888fc:	469e      	mov	lr, r3
   888fe:	4770      	bx	lr

00088900 <__fini_array_start>:
   88900:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4b14      	ldr	r3, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20070048:	f022 0203 	bic.w	r2, r2, #3
2007004c:	f042 0201 	orr.w	r2, r2, #1
20070050:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	461a      	mov	r2, r3
20070054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070056:	f013 0f08 	tst.w	r3, #8
2007005a:	d0fb      	beq.n	20070054 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005c:	4a11      	ldr	r2, [pc, #68]	; (200700a4 <SystemInit+0x98>)
2007005e:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
20070060:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070062:	461a      	mov	r2, r3
20070064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070066:	f013 0f02 	tst.w	r3, #2
2007006a:	d0fb      	beq.n	20070064 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006c:	2211      	movs	r2, #17
2007006e:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
20070070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070072:	461a      	mov	r2, r3
20070074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070076:	f013 0f08 	tst.w	r3, #8
2007007a:	d0fb      	beq.n	20070074 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007c:	2212      	movs	r2, #18
2007007e:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
20070080:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070082:	461a      	mov	r2, r3
20070084:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070086:	f013 0f08 	tst.w	r3, #8
2007008a:	d0fb      	beq.n	20070084 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008c:	4a06      	ldr	r2, [pc, #24]	; (200700a8 <SystemInit+0x9c>)
2007008e:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
20070090:	601a      	str	r2, [r3, #0]
20070092:	4770      	bx	lr
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	20070260 	.word	0x20070260

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d806      	bhi.n	200700c4 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700b6:	2300      	movs	r3, #0
200700b8:	4a1a      	ldr	r2, [pc, #104]	; (20070124 <system_init_flash+0x74>)
200700ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700c0:	6013      	str	r3, [r2, #0]
200700c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700c4:	4b18      	ldr	r3, [pc, #96]	; (20070128 <system_init_flash+0x78>)
200700c6:	4298      	cmp	r0, r3
200700c8:	d807      	bhi.n	200700da <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700ca:	f44f 7380 	mov.w	r3, #256	; 0x100
200700ce:	4a15      	ldr	r2, [pc, #84]	; (20070124 <system_init_flash+0x74>)
200700d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d6:	6013      	str	r3, [r2, #0]
200700d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700da:	4b14      	ldr	r3, [pc, #80]	; (2007012c <system_init_flash+0x7c>)
200700dc:	4298      	cmp	r0, r3
200700de:	d807      	bhi.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700e0:	f44f 7300 	mov.w	r3, #512	; 0x200
200700e4:	4a0f      	ldr	r2, [pc, #60]	; (20070124 <system_init_flash+0x74>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700f0:	4b0f      	ldr	r3, [pc, #60]	; (20070130 <system_init_flash+0x80>)
200700f2:	4298      	cmp	r0, r3
200700f4:	d807      	bhi.n	20070106 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700f6:	f44f 7340 	mov.w	r3, #768	; 0x300
200700fa:	4a0a      	ldr	r2, [pc, #40]	; (20070124 <system_init_flash+0x74>)
200700fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070102:	6013      	str	r3, [r2, #0]
20070104:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
20070106:	4b0b      	ldr	r3, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070108:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007010a:	bf94      	ite	ls
2007010c:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070110:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070114:	4a03      	ldr	r2, [pc, #12]	; (20070124 <system_init_flash+0x74>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	400e0a00 	.word	0x400e0a00
20070128:	02faf07f 	.word	0x02faf07f
2007012c:	03d08fff 	.word	0x03d08fff
20070130:	04c4b3ff 	.word	0x04c4b3ff
20070134:	055d4a7f 	.word	0x055d4a7f

20070138 <uxCriticalNesting>:
20070138:	aaaaaaaa                                ....

2007013c <xFreeBytesRemaining>:
2007013c:	0000a000                                ....

20070140 <xNextTaskUnblockTime>:
20070140:	ffffffff                                ....

20070144 <periodv>:
20070144:	0000067c                                |...

20070148 <periodh>:
20070148:	000006a4 00000000                       ........

20070150 <tS>:
20070150:	47ae147b 3f847ae1                       {..G.z.?

20070158 <kD>:
20070158:	00000000 3ff00000                       .......?

20070160 <kI>:
20070160:	00000000 3ff00000                       .......?

20070168 <x1_pos>:
20070168:	00320032                                         2.

2007016a <y1_pos>:
2007016a:	005a0032                                         2.

2007016c <currentAngle>:
2007016c:	0000005a                                Z...

20070170 <objects>:
20070170:	0032012c 00088570 015e012c 00088578     ,.2.p...,.^.x...
20070180:	00c800c8 00088580 012c0064 00088588     ........d.,.....

20070190 <pulse_channels>:
20070190:	40094000 00000000 0000000b 00010000     .@.@............
200701a0:	00000000 0000c350 00000000 00000000     ....P...........
	...
200701bc:	00000024 00000043 00000001 000007d0     $...C...........
200701cc:	40094000 00000001 0000000b 00010000     .@.@............
200701dc:	00000000 0000c350 00000000 00000000     ....P...........
	...
200701f8:	00000024 00000045 00000001 000007d0     $...E...........

20070208 <pulse_timers>:
20070208:	40080000 00000001 0000001c 0000001c     ...@............
20070218:	00090600 00000002 00000000 00000008     ................
20070228:	00000002 40080000 00000000 0000001b     .......@........
20070238:	0000001b 00090600 00000039 00000001     ........9.......
20070248:	00000008 00000002                       ........

20070250 <pulse_clock_setting>:
20070250:	000f4240 00000000 0501bd00              @B..........

2007025c <g_interrupt_enabled>:
2007025c:	00000001                                ....

20070260 <SystemCoreClock>:
20070260:	003d0900                                ..=.

20070264 <__fdlib_version>:
20070264:	00000001                                ....

20070268 <impure_data>:
20070268:	00000000 20070554 200705bc 20070624     ....T.. ... $.. 
	...
2007029c:	00088888 00000000 00000000 00000000     ................
	...
20070310:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070320:	0005deec 0000000b 00000000 00000000     ................
	...

20070690 <_impure_ptr>:
20070690:	20070268                                h.. 

20070694 <lc_ctype_charset>:
20070694:	49435341 00000049 00000000 00000000     ASCII...........
	...

200706b4 <__mb_cur_max>:
200706b4:	00000001                                ....

200706b8 <__malloc_av_>:
	...
200706c0:	200706b8 200706b8 200706c0 200706c0     ... ... ... ... 
200706d0:	200706c8 200706c8 200706d0 200706d0     ... ... ... ... 
200706e0:	200706d8 200706d8 200706e0 200706e0     ... ... ... ... 
200706f0:	200706e8 200706e8 200706f0 200706f0     ... ... ... ... 
20070700:	200706f8 200706f8 20070700 20070700     ... ... ... ... 
20070710:	20070708 20070708 20070710 20070710     ... ... ... ... 
20070720:	20070718 20070718 20070720 20070720     ... ...  ..  .. 
20070730:	20070728 20070728 20070730 20070730     (.. (.. 0.. 0.. 
20070740:	20070738 20070738 20070740 20070740     8.. 8.. @.. @.. 
20070750:	20070748 20070748 20070750 20070750     H.. H.. P.. P.. 
20070760:	20070758 20070758 20070760 20070760     X.. X.. `.. `.. 
20070770:	20070768 20070768 20070770 20070770     h.. h.. p.. p.. 
20070780:	20070778 20070778 20070780 20070780     x.. x.. ... ... 
20070790:	20070788 20070788 20070790 20070790     ... ... ... ... 
200707a0:	20070798 20070798 200707a0 200707a0     ... ... ... ... 
200707b0:	200707a8 200707a8 200707b0 200707b0     ... ... ... ... 
200707c0:	200707b8 200707b8 200707c0 200707c0     ... ... ... ... 
200707d0:	200707c8 200707c8 200707d0 200707d0     ... ... ... ... 
200707e0:	200707d8 200707d8 200707e0 200707e0     ... ... ... ... 
200707f0:	200707e8 200707e8 200707f0 200707f0     ... ... ... ... 
20070800:	200707f8 200707f8 20070800 20070800     ... ... ... ... 
20070810:	20070808 20070808 20070810 20070810     ... ... ... ... 
20070820:	20070818 20070818 20070820 20070820     ... ...  ..  .. 
20070830:	20070828 20070828 20070830 20070830     (.. (.. 0.. 0.. 
20070840:	20070838 20070838 20070840 20070840     8.. 8.. @.. @.. 
20070850:	20070848 20070848 20070850 20070850     H.. H.. P.. P.. 
20070860:	20070858 20070858 20070860 20070860     X.. X.. `.. `.. 
20070870:	20070868 20070868 20070870 20070870     h.. h.. p.. p.. 
20070880:	20070878 20070878 20070880 20070880     x.. x.. ... ... 
20070890:	20070888 20070888 20070890 20070890     ... ... ... ... 
200708a0:	20070898 20070898 200708a0 200708a0     ... ... ... ... 
200708b0:	200708a8 200708a8 200708b0 200708b0     ... ... ... ... 
200708c0:	200708b8 200708b8 200708c0 200708c0     ... ... ... ... 
200708d0:	200708c8 200708c8 200708d0 200708d0     ... ... ... ... 
200708e0:	200708d8 200708d8 200708e0 200708e0     ... ... ... ... 
200708f0:	200708e8 200708e8 200708f0 200708f0     ... ... ... ... 
20070900:	200708f8 200708f8 20070900 20070900     ... ... ... ... 
20070910:	20070908 20070908 20070910 20070910     ... ... ... ... 
20070920:	20070918 20070918 20070920 20070920     ... ...  ..  .. 
20070930:	20070928 20070928 20070930 20070930     (.. (.. 0.. 0.. 
20070940:	20070938 20070938 20070940 20070940     8.. 8.. @.. @.. 
20070950:	20070948 20070948 20070950 20070950     H.. H.. P.. P.. 
20070960:	20070958 20070958 20070960 20070960     X.. X.. `.. `.. 
20070970:	20070968 20070968 20070970 20070970     h.. h.. p.. p.. 
20070980:	20070978 20070978 20070980 20070980     x.. x.. ... ... 
20070990:	20070988 20070988 20070990 20070990     ... ... ... ... 
200709a0:	20070998 20070998 200709a0 200709a0     ... ... ... ... 
200709b0:	200709a8 200709a8 200709b0 200709b0     ... ... ... ... 
200709c0:	200709b8 200709b8 200709c0 200709c0     ... ... ... ... 
200709d0:	200709c8 200709c8 200709d0 200709d0     ... ... ... ... 
200709e0:	200709d8 200709d8 200709e0 200709e0     ... ... ... ... 
200709f0:	200709e8 200709e8 200709f0 200709f0     ... ... ... ... 
20070a00:	200709f8 200709f8 20070a00 20070a00     ... ... ... ... 
20070a10:	20070a08 20070a08 20070a10 20070a10     ... ... ... ... 
20070a20:	20070a18 20070a18 20070a20 20070a20     ... ...  ..  .. 
20070a30:	20070a28 20070a28 20070a30 20070a30     (.. (.. 0.. 0.. 
20070a40:	20070a38 20070a38 20070a40 20070a40     8.. 8.. @.. @.. 
20070a50:	20070a48 20070a48 20070a50 20070a50     H.. H.. P.. P.. 
20070a60:	20070a58 20070a58 20070a60 20070a60     X.. X.. `.. `.. 
20070a70:	20070a68 20070a68 20070a70 20070a70     h.. h.. p.. p.. 
20070a80:	20070a78 20070a78 20070a80 20070a80     x.. x.. ... ... 
20070a90:	20070a88 20070a88 20070a90 20070a90     ... ... ... ... 
20070aa0:	20070a98 20070a98 20070aa0 20070aa0     ... ... ... ... 
20070ab0:	20070aa8 20070aa8 20070ab0 20070ab0     ... ... ... ... 

20070ac0 <__malloc_trim_threshold>:
20070ac0:	00020000                                ....

20070ac4 <__malloc_sbrk_base>:
20070ac4:	ffffffff                                ....

20070ac8 <__wctomb>:
20070ac8:	00087d01                                .}..
