
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//bridge_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401d70 <.init>:
  401d70:	stp	x29, x30, [sp, #-16]!
  401d74:	mov	x29, sp
  401d78:	bl	402400 <ferror@plt+0x60>
  401d7c:	ldp	x29, x30, [sp], #16
  401d80:	ret

Disassembly of section .plt:

0000000000401d90 <memcpy@plt-0x20>:
  401d90:	stp	x16, x30, [sp, #-16]!
  401d94:	adrp	x16, 426000 <ferror@plt+0x23c60>
  401d98:	ldr	x17, [x16, #4088]
  401d9c:	add	x16, x16, #0xff8
  401da0:	br	x17
  401da4:	nop
  401da8:	nop
  401dac:	nop

0000000000401db0 <memcpy@plt>:
  401db0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401db4:	ldr	x17, [x16]
  401db8:	add	x16, x16, #0x0
  401dbc:	br	x17

0000000000401dc0 <freopen64@plt>:
  401dc0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401dc4:	ldr	x17, [x16, #8]
  401dc8:	add	x16, x16, #0x8
  401dcc:	br	x17

0000000000401dd0 <recvmsg@plt>:
  401dd0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401dd4:	ldr	x17, [x16, #16]
  401dd8:	add	x16, x16, #0x10
  401ddc:	br	x17

0000000000401de0 <strtoul@plt>:
  401de0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401de4:	ldr	x17, [x16, #24]
  401de8:	add	x16, x16, #0x18
  401dec:	br	x17

0000000000401df0 <strlen@plt>:
  401df0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401df4:	ldr	x17, [x16, #32]
  401df8:	add	x16, x16, #0x20
  401dfc:	br	x17

0000000000401e00 <exit@plt>:
  401e00:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401e04:	ldr	x17, [x16, #40]
  401e08:	add	x16, x16, #0x28
  401e0c:	br	x17

0000000000401e10 <mount@plt>:
  401e10:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401e14:	ldr	x17, [x16, #48]
  401e18:	add	x16, x16, #0x30
  401e1c:	br	x17

0000000000401e20 <perror@plt>:
  401e20:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401e24:	ldr	x17, [x16, #56]
  401e28:	add	x16, x16, #0x38
  401e2c:	br	x17

0000000000401e30 <strtoll@plt>:
  401e30:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401e34:	ldr	x17, [x16, #64]
  401e38:	add	x16, x16, #0x40
  401e3c:	br	x17

0000000000401e40 <strtod@plt>:
  401e40:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401e44:	ldr	x17, [x16, #72]
  401e48:	add	x16, x16, #0x48
  401e4c:	br	x17

0000000000401e50 <geteuid@plt>:
  401e50:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401e54:	ldr	x17, [x16, #80]
  401e58:	add	x16, x16, #0x50
  401e5c:	br	x17

0000000000401e60 <sethostent@plt>:
  401e60:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401e64:	ldr	x17, [x16, #88]
  401e68:	add	x16, x16, #0x58
  401e6c:	br	x17

0000000000401e70 <bind@plt>:
  401e70:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401e74:	ldr	x17, [x16, #96]
  401e78:	add	x16, x16, #0x60
  401e7c:	br	x17

0000000000401e80 <ftell@plt>:
  401e80:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401e84:	ldr	x17, [x16, #104]
  401e88:	add	x16, x16, #0x68
  401e8c:	br	x17

0000000000401e90 <sprintf@plt>:
  401e90:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401e94:	ldr	x17, [x16, #112]
  401e98:	add	x16, x16, #0x70
  401e9c:	br	x17

0000000000401ea0 <getuid@plt>:
  401ea0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401ea4:	ldr	x17, [x16, #120]
  401ea8:	add	x16, x16, #0x78
  401eac:	br	x17

0000000000401eb0 <putc@plt>:
  401eb0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401eb4:	ldr	x17, [x16, #128]
  401eb8:	add	x16, x16, #0x80
  401ebc:	br	x17

0000000000401ec0 <opendir@plt>:
  401ec0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401ec4:	ldr	x17, [x16, #136]
  401ec8:	add	x16, x16, #0x88
  401ecc:	br	x17

0000000000401ed0 <strftime@plt>:
  401ed0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401ed4:	ldr	x17, [x16, #144]
  401ed8:	add	x16, x16, #0x90
  401edc:	br	x17

0000000000401ee0 <fputc@plt>:
  401ee0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401ee4:	ldr	x17, [x16, #152]
  401ee8:	add	x16, x16, #0x98
  401eec:	br	x17

0000000000401ef0 <unshare@plt>:
  401ef0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401ef4:	ldr	x17, [x16, #160]
  401ef8:	add	x16, x16, #0xa0
  401efc:	br	x17

0000000000401f00 <snprintf@plt>:
  401f00:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401f04:	ldr	x17, [x16, #168]
  401f08:	add	x16, x16, #0xa8
  401f0c:	br	x17

0000000000401f10 <umount2@plt>:
  401f10:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401f14:	ldr	x17, [x16, #176]
  401f18:	add	x16, x16, #0xb0
  401f1c:	br	x17

0000000000401f20 <fileno@plt>:
  401f20:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401f24:	ldr	x17, [x16, #184]
  401f28:	add	x16, x16, #0xb8
  401f2c:	br	x17

0000000000401f30 <localtime@plt>:
  401f30:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401f34:	ldr	x17, [x16, #192]
  401f38:	add	x16, x16, #0xc0
  401f3c:	br	x17

0000000000401f40 <fclose@plt>:
  401f40:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401f44:	ldr	x17, [x16, #200]
  401f48:	add	x16, x16, #0xc8
  401f4c:	br	x17

0000000000401f50 <time@plt>:
  401f50:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401f54:	ldr	x17, [x16, #208]
  401f58:	add	x16, x16, #0xd0
  401f5c:	br	x17

0000000000401f60 <malloc@plt>:
  401f60:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401f64:	ldr	x17, [x16, #216]
  401f68:	add	x16, x16, #0xd8
  401f6c:	br	x17

0000000000401f70 <setsockopt@plt>:
  401f70:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401f74:	ldr	x17, [x16, #224]
  401f78:	add	x16, x16, #0xe0
  401f7c:	br	x17

0000000000401f80 <__isoc99_fscanf@plt>:
  401f80:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401f84:	ldr	x17, [x16, #232]
  401f88:	add	x16, x16, #0xe8
  401f8c:	br	x17

0000000000401f90 <__libc_start_main@plt>:
  401f90:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401f94:	ldr	x17, [x16, #240]
  401f98:	add	x16, x16, #0xf0
  401f9c:	br	x17

0000000000401fa0 <strcat@plt>:
  401fa0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401fa4:	ldr	x17, [x16, #248]
  401fa8:	add	x16, x16, #0xf8
  401fac:	br	x17

0000000000401fb0 <if_indextoname@plt>:
  401fb0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401fb4:	ldr	x17, [x16, #256]
  401fb8:	add	x16, x16, #0x100
  401fbc:	br	x17

0000000000401fc0 <memset@plt>:
  401fc0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401fc4:	ldr	x17, [x16, #264]
  401fc8:	add	x16, x16, #0x108
  401fcc:	br	x17

0000000000401fd0 <gettimeofday@plt>:
  401fd0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401fd4:	ldr	x17, [x16, #272]
  401fd8:	add	x16, x16, #0x110
  401fdc:	br	x17

0000000000401fe0 <sendmsg@plt>:
  401fe0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401fe4:	ldr	x17, [x16, #280]
  401fe8:	add	x16, x16, #0x118
  401fec:	br	x17

0000000000401ff0 <cap_get_flag@plt>:
  401ff0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  401ff4:	ldr	x17, [x16, #288]
  401ff8:	add	x16, x16, #0x120
  401ffc:	br	x17

0000000000402000 <strcasecmp@plt>:
  402000:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402004:	ldr	x17, [x16, #296]
  402008:	add	x16, x16, #0x128
  40200c:	br	x17

0000000000402010 <realloc@plt>:
  402010:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402014:	ldr	x17, [x16, #304]
  402018:	add	x16, x16, #0x130
  40201c:	br	x17

0000000000402020 <cap_set_proc@plt>:
  402020:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402024:	ldr	x17, [x16, #312]
  402028:	add	x16, x16, #0x138
  40202c:	br	x17

0000000000402030 <strdup@plt>:
  402030:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402034:	ldr	x17, [x16, #320]
  402038:	add	x16, x16, #0x140
  40203c:	br	x17

0000000000402040 <closedir@plt>:
  402040:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402044:	ldr	x17, [x16, #328]
  402048:	add	x16, x16, #0x148
  40204c:	br	x17

0000000000402050 <strerror@plt>:
  402050:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402054:	ldr	x17, [x16, #336]
  402058:	add	x16, x16, #0x150
  40205c:	br	x17

0000000000402060 <close@plt>:
  402060:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402064:	ldr	x17, [x16, #344]
  402068:	add	x16, x16, #0x158
  40206c:	br	x17

0000000000402070 <strrchr@plt>:
  402070:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402074:	ldr	x17, [x16, #352]
  402078:	add	x16, x16, #0x160
  40207c:	br	x17

0000000000402080 <recv@plt>:
  402080:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402084:	ldr	x17, [x16, #360]
  402088:	add	x16, x16, #0x168
  40208c:	br	x17

0000000000402090 <__gmon_start__@plt>:
  402090:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402094:	ldr	x17, [x16, #368]
  402098:	add	x16, x16, #0x170
  40209c:	br	x17

00000000004020a0 <abort@plt>:
  4020a0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  4020a4:	ldr	x17, [x16, #376]
  4020a8:	add	x16, x16, #0x178
  4020ac:	br	x17

00000000004020b0 <feof@plt>:
  4020b0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  4020b4:	ldr	x17, [x16, #384]
  4020b8:	add	x16, x16, #0x180
  4020bc:	br	x17

00000000004020c0 <puts@plt>:
  4020c0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  4020c4:	ldr	x17, [x16, #392]
  4020c8:	add	x16, x16, #0x188
  4020cc:	br	x17

00000000004020d0 <memcmp@plt>:
  4020d0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  4020d4:	ldr	x17, [x16, #400]
  4020d8:	add	x16, x16, #0x190
  4020dc:	br	x17

00000000004020e0 <strcmp@plt>:
  4020e0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  4020e4:	ldr	x17, [x16, #408]
  4020e8:	add	x16, x16, #0x198
  4020ec:	br	x17

00000000004020f0 <__ctype_b_loc@plt>:
  4020f0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  4020f4:	ldr	x17, [x16, #416]
  4020f8:	add	x16, x16, #0x1a0
  4020fc:	br	x17

0000000000402100 <strtol@plt>:
  402100:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402104:	ldr	x17, [x16, #424]
  402108:	add	x16, x16, #0x1a8
  40210c:	br	x17

0000000000402110 <cap_get_proc@plt>:
  402110:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402114:	ldr	x17, [x16, #432]
  402118:	add	x16, x16, #0x1b0
  40211c:	br	x17

0000000000402120 <fread@plt>:
  402120:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402124:	ldr	x17, [x16, #440]
  402128:	add	x16, x16, #0x1b8
  40212c:	br	x17

0000000000402130 <gethostbyaddr@plt>:
  402130:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402134:	ldr	x17, [x16, #448]
  402138:	add	x16, x16, #0x1c0
  40213c:	br	x17

0000000000402140 <statvfs64@plt>:
  402140:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402144:	ldr	x17, [x16, #456]
  402148:	add	x16, x16, #0x1c8
  40214c:	br	x17

0000000000402150 <free@plt>:
  402150:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402154:	ldr	x17, [x16, #464]
  402158:	add	x16, x16, #0x1d0
  40215c:	br	x17

0000000000402160 <inet_pton@plt>:
  402160:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402164:	ldr	x17, [x16, #472]
  402168:	add	x16, x16, #0x1d8
  40216c:	br	x17

0000000000402170 <readdir64@plt>:
  402170:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402174:	ldr	x17, [x16, #480]
  402178:	add	x16, x16, #0x1e0
  40217c:	br	x17

0000000000402180 <send@plt>:
  402180:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402184:	ldr	x17, [x16, #488]
  402188:	add	x16, x16, #0x1e8
  40218c:	br	x17

0000000000402190 <strspn@plt>:
  402190:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402194:	ldr	x17, [x16, #496]
  402198:	add	x16, x16, #0x1f0
  40219c:	br	x17

00000000004021a0 <strchr@plt>:
  4021a0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  4021a4:	ldr	x17, [x16, #504]
  4021a8:	add	x16, x16, #0x1f8
  4021ac:	br	x17

00000000004021b0 <strtoull@plt>:
  4021b0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  4021b4:	ldr	x17, [x16, #512]
  4021b8:	add	x16, x16, #0x200
  4021bc:	br	x17

00000000004021c0 <fwrite@plt>:
  4021c0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  4021c4:	ldr	x17, [x16, #520]
  4021c8:	add	x16, x16, #0x208
  4021cc:	br	x17

00000000004021d0 <socket@plt>:
  4021d0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  4021d4:	ldr	x17, [x16, #528]
  4021d8:	add	x16, x16, #0x210
  4021dc:	br	x17

00000000004021e0 <fflush@plt>:
  4021e0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  4021e4:	ldr	x17, [x16, #536]
  4021e8:	add	x16, x16, #0x218
  4021ec:	br	x17

00000000004021f0 <strcpy@plt>:
  4021f0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  4021f4:	ldr	x17, [x16, #544]
  4021f8:	add	x16, x16, #0x220
  4021fc:	br	x17

0000000000402200 <fopen64@plt>:
  402200:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402204:	ldr	x17, [x16, #552]
  402208:	add	x16, x16, #0x228
  40220c:	br	x17

0000000000402210 <setns@plt>:
  402210:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402214:	ldr	x17, [x16, #560]
  402218:	add	x16, x16, #0x230
  40221c:	br	x17

0000000000402220 <cap_clear@plt>:
  402220:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402224:	ldr	x17, [x16, #568]
  402228:	add	x16, x16, #0x238
  40222c:	br	x17

0000000000402230 <isatty@plt>:
  402230:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402234:	ldr	x17, [x16, #576]
  402238:	add	x16, x16, #0x240
  40223c:	br	x17

0000000000402240 <sysconf@plt>:
  402240:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402244:	ldr	x17, [x16, #584]
  402248:	add	x16, x16, #0x248
  40224c:	br	x17

0000000000402250 <open64@plt>:
  402250:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402254:	ldr	x17, [x16, #592]
  402258:	add	x16, x16, #0x250
  40225c:	br	x17

0000000000402260 <asctime@plt>:
  402260:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402264:	ldr	x17, [x16, #600]
  402268:	add	x16, x16, #0x258
  40226c:	br	x17

0000000000402270 <cap_free@plt>:
  402270:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402274:	ldr	x17, [x16, #608]
  402278:	add	x16, x16, #0x260
  40227c:	br	x17

0000000000402280 <if_nametoindex@plt>:
  402280:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402284:	ldr	x17, [x16, #616]
  402288:	add	x16, x16, #0x268
  40228c:	br	x17

0000000000402290 <strchrnul@plt>:
  402290:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402294:	ldr	x17, [x16, #624]
  402298:	add	x16, x16, #0x270
  40229c:	br	x17

00000000004022a0 <strstr@plt>:
  4022a0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  4022a4:	ldr	x17, [x16, #632]
  4022a8:	add	x16, x16, #0x278
  4022ac:	br	x17

00000000004022b0 <__isoc99_sscanf@plt>:
  4022b0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  4022b4:	ldr	x17, [x16, #640]
  4022b8:	add	x16, x16, #0x280
  4022bc:	br	x17

00000000004022c0 <strncpy@plt>:
  4022c0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  4022c4:	ldr	x17, [x16, #648]
  4022c8:	add	x16, x16, #0x288
  4022cc:	br	x17

00000000004022d0 <strcspn@plt>:
  4022d0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  4022d4:	ldr	x17, [x16, #656]
  4022d8:	add	x16, x16, #0x290
  4022dc:	br	x17

00000000004022e0 <vfprintf@plt>:
  4022e0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  4022e4:	ldr	x17, [x16, #664]
  4022e8:	add	x16, x16, #0x298
  4022ec:	br	x17

00000000004022f0 <printf@plt>:
  4022f0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  4022f4:	ldr	x17, [x16, #672]
  4022f8:	add	x16, x16, #0x2a0
  4022fc:	br	x17

0000000000402300 <__assert_fail@plt>:
  402300:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402304:	ldr	x17, [x16, #680]
  402308:	add	x16, x16, #0x2a8
  40230c:	br	x17

0000000000402310 <__errno_location@plt>:
  402310:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402314:	ldr	x17, [x16, #688]
  402318:	add	x16, x16, #0x2b0
  40231c:	br	x17

0000000000402320 <getenv@plt>:
  402320:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402324:	ldr	x17, [x16, #696]
  402328:	add	x16, x16, #0x2b8
  40232c:	br	x17

0000000000402330 <putchar@plt>:
  402330:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402334:	ldr	x17, [x16, #704]
  402338:	add	x16, x16, #0x2c0
  40233c:	br	x17

0000000000402340 <__getdelim@plt>:
  402340:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402344:	ldr	x17, [x16, #712]
  402348:	add	x16, x16, #0x2c8
  40234c:	br	x17

0000000000402350 <getsockname@plt>:
  402350:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402354:	ldr	x17, [x16, #720]
  402358:	add	x16, x16, #0x2d0
  40235c:	br	x17

0000000000402360 <getservbyname@plt>:
  402360:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402364:	ldr	x17, [x16, #728]
  402368:	add	x16, x16, #0x2d8
  40236c:	br	x17

0000000000402370 <fprintf@plt>:
  402370:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402374:	ldr	x17, [x16, #736]
  402378:	add	x16, x16, #0x2e0
  40237c:	br	x17

0000000000402380 <fgets@plt>:
  402380:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402384:	ldr	x17, [x16, #744]
  402388:	add	x16, x16, #0x2e8
  40238c:	br	x17

0000000000402390 <inet_ntop@plt>:
  402390:	adrp	x16, 427000 <ferror@plt+0x24c60>
  402394:	ldr	x17, [x16, #752]
  402398:	add	x16, x16, #0x2f0
  40239c:	br	x17

00000000004023a0 <ferror@plt>:
  4023a0:	adrp	x16, 427000 <ferror@plt+0x24c60>
  4023a4:	ldr	x17, [x16, #760]
  4023a8:	add	x16, x16, #0x2f8
  4023ac:	br	x17

Disassembly of section .text:

00000000004023b0 <.text>:
  4023b0:	mov	x29, #0x0                   	// #0
  4023b4:	mov	x30, #0x0                   	// #0
  4023b8:	mov	x5, x0
  4023bc:	ldr	x1, [sp]
  4023c0:	add	x2, sp, #0x8
  4023c4:	mov	x6, sp
  4023c8:	movz	x0, #0x0, lsl #48
  4023cc:	movk	x0, #0x0, lsl #32
  4023d0:	movk	x0, #0x40, lsl #16
  4023d4:	movk	x0, #0x273c
  4023d8:	movz	x3, #0x0, lsl #48
  4023dc:	movk	x3, #0x0, lsl #32
  4023e0:	movk	x3, #0x40, lsl #16
  4023e4:	movk	x3, #0xff70
  4023e8:	movz	x4, #0x0, lsl #48
  4023ec:	movk	x4, #0x0, lsl #32
  4023f0:	movk	x4, #0x40, lsl #16
  4023f4:	movk	x4, #0xfff0
  4023f8:	bl	401f90 <__libc_start_main@plt>
  4023fc:	bl	4020a0 <abort@plt>
  402400:	adrp	x0, 426000 <ferror@plt+0x23c60>
  402404:	ldr	x0, [x0, #4040]
  402408:	cbz	x0, 402410 <ferror@plt+0x70>
  40240c:	b	402090 <__gmon_start__@plt>
  402410:	ret
  402414:	adrp	x0, 427000 <ferror@plt+0x24c60>
  402418:	add	x0, x0, #0x358
  40241c:	adrp	x1, 427000 <ferror@plt+0x24c60>
  402420:	add	x1, x1, #0x358
  402424:	cmp	x0, x1
  402428:	b.eq	40245c <ferror@plt+0xbc>  // b.none
  40242c:	stp	x29, x30, [sp, #-32]!
  402430:	mov	x29, sp
  402434:	adrp	x0, 410000 <ferror@plt+0xdc60>
  402438:	ldr	x0, [x0, #16]
  40243c:	str	x0, [sp, #24]
  402440:	mov	x1, x0
  402444:	cbz	x1, 402454 <ferror@plt+0xb4>
  402448:	adrp	x0, 427000 <ferror@plt+0x24c60>
  40244c:	add	x0, x0, #0x358
  402450:	blr	x1
  402454:	ldp	x29, x30, [sp], #32
  402458:	ret
  40245c:	ret
  402460:	adrp	x0, 427000 <ferror@plt+0x24c60>
  402464:	add	x0, x0, #0x358
  402468:	adrp	x1, 427000 <ferror@plt+0x24c60>
  40246c:	add	x1, x1, #0x358
  402470:	sub	x0, x0, x1
  402474:	lsr	x1, x0, #63
  402478:	add	x0, x1, x0, asr #3
  40247c:	cmp	xzr, x0, asr #1
  402480:	b.eq	4024b8 <ferror@plt+0x118>  // b.none
  402484:	stp	x29, x30, [sp, #-32]!
  402488:	mov	x29, sp
  40248c:	asr	x1, x0, #1
  402490:	adrp	x0, 410000 <ferror@plt+0xdc60>
  402494:	ldr	x0, [x0, #24]
  402498:	str	x0, [sp, #24]
  40249c:	mov	x2, x0
  4024a0:	cbz	x2, 4024b0 <ferror@plt+0x110>
  4024a4:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4024a8:	add	x0, x0, #0x358
  4024ac:	blr	x2
  4024b0:	ldp	x29, x30, [sp], #32
  4024b4:	ret
  4024b8:	ret
  4024bc:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4024c0:	ldrb	w0, [x0, #880]
  4024c4:	cbnz	w0, 4024e8 <ferror@plt+0x148>
  4024c8:	stp	x29, x30, [sp, #-16]!
  4024cc:	mov	x29, sp
  4024d0:	bl	402414 <ferror@plt+0x74>
  4024d4:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4024d8:	mov	w1, #0x1                   	// #1
  4024dc:	strb	w1, [x0, #880]
  4024e0:	ldp	x29, x30, [sp], #16
  4024e4:	ret
  4024e8:	ret
  4024ec:	stp	x29, x30, [sp, #-16]!
  4024f0:	mov	x29, sp
  4024f4:	bl	402460 <ferror@plt+0xc0>
  4024f8:	ldp	x29, x30, [sp], #16
  4024fc:	ret
  402500:	stp	x29, x30, [sp, #-48]!
  402504:	mov	x29, sp
  402508:	stp	x19, x20, [sp, #16]
  40250c:	stp	x21, x22, [sp, #32]
  402510:	mov	x20, x0
  402514:	mov	w22, w1
  402518:	mov	x21, x2
  40251c:	adrp	x19, 410000 <ferror@plt+0xdc60>
  402520:	add	x19, x19, #0x350
  402524:	adrp	x3, 410000 <ferror@plt+0xdc60>
  402528:	add	x1, x3, #0x20
  40252c:	mov	x0, x20
  402530:	bl	409878 <ferror@plt+0x74d8>
  402534:	and	w0, w0, #0xff
  402538:	cbz	w0, 402570 <ferror@plt+0x1d0>
  40253c:	ldr	x1, [x19, #16]!
  402540:	cbnz	x1, 40252c <ferror@plt+0x18c>
  402544:	mov	x2, x20
  402548:	adrp	x1, 410000 <ferror@plt+0xdc60>
  40254c:	add	x1, x1, #0x28
  402550:	adrp	x0, 427000 <ferror@plt+0x24c60>
  402554:	ldr	x0, [x0, #856]
  402558:	bl	402370 <fprintf@plt>
  40255c:	mov	w0, #0xffffffff            	// #-1
  402560:	ldp	x19, x20, [sp, #16]
  402564:	ldp	x21, x22, [sp, #32]
  402568:	ldp	x29, x30, [sp], #48
  40256c:	ret
  402570:	ldr	x2, [x19, #8]
  402574:	add	x1, x21, #0x8
  402578:	sub	w0, w22, #0x1
  40257c:	blr	x2
  402580:	b	402560 <ferror@plt+0x1c0>
  402584:	stp	x29, x30, [sp, #-16]!
  402588:	mov	x29, sp
  40258c:	adrp	x0, 427000 <ferror@plt+0x24c60>
  402590:	ldr	x3, [x0, #856]
  402594:	mov	x2, #0x131                 	// #305
  402598:	mov	x1, #0x1                   	// #1
  40259c:	adrp	x0, 410000 <ferror@plt+0xdc60>
  4025a0:	add	x0, x0, #0x58
  4025a4:	bl	4021c0 <fwrite@plt>
  4025a8:	mov	w0, #0xffffffff            	// #-1
  4025ac:	bl	401e00 <exit@plt>
  4025b0:	stp	x29, x30, [sp, #-16]!
  4025b4:	mov	x29, sp
  4025b8:	bl	402584 <ferror@plt+0x1e4>
  4025bc:	sub	sp, sp, #0x360
  4025c0:	stp	x29, x30, [sp]
  4025c4:	mov	x29, sp
  4025c8:	stp	x19, x20, [sp, #16]
  4025cc:	str	x21, [sp, #32]
  4025d0:	mov	x19, x0
  4025d4:	str	xzr, [sp, #856]
  4025d8:	str	xzr, [sp, #848]
  4025dc:	cbz	x0, 4025f0 <ferror@plt+0x250>
  4025e0:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4025e4:	add	x1, x1, #0x190
  4025e8:	bl	4020e0 <strcmp@plt>
  4025ec:	cbnz	w0, 402694 <ferror@plt+0x2f4>
  4025f0:	mov	w1, #0x0                   	// #0
  4025f4:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4025f8:	add	x0, x0, #0x310
  4025fc:	bl	40e4cc <ferror@plt+0xc12c>
  402600:	tbnz	w0, #31, 4026e4 <ferror@plt+0x344>
  402604:	adrp	x0, 427000 <ferror@plt+0x24c60>
  402608:	add	x0, x0, #0x310
  40260c:	bl	40e258 <ferror@plt+0xbeb8>
  402610:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  402614:	str	wzr, [x0, #3684]
  402618:	mov	w21, #0x0                   	// #0
  40261c:	add	x20, x0, #0xe64
  402620:	adrp	x1, 427000 <ferror@plt+0x24c60>
  402624:	ldr	x2, [x1, #872]
  402628:	add	x1, sp, #0x350
  40262c:	add	x0, sp, #0x358
  402630:	bl	40a670 <ferror@plt+0x82d0>
  402634:	cmn	x0, #0x1
  402638:	b.eq	40270c <ferror@plt+0x36c>  // b.none
  40263c:	mov	w2, #0x64                  	// #100
  402640:	add	x1, sp, #0x30
  402644:	ldr	x0, [sp, #856]
  402648:	bl	40a81c <ferror@plt+0x847c>
  40264c:	cbz	w0, 402620 <ferror@plt+0x280>
  402650:	add	x2, sp, #0x30
  402654:	mov	w1, w0
  402658:	ldr	x0, [sp, #48]
  40265c:	bl	402500 <ferror@plt+0x160>
  402660:	cbz	w0, 402620 <ferror@plt+0x280>
  402664:	ldr	w3, [x20]
  402668:	mov	x2, x19
  40266c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  402670:	add	x1, x1, #0x1e0
  402674:	adrp	x0, 427000 <ferror@plt+0x24c60>
  402678:	ldr	x0, [x0, #856]
  40267c:	bl	402370 <fprintf@plt>
  402680:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  402684:	ldr	w0, [x0, #3672]
  402688:	cbz	w0, 402708 <ferror@plt+0x368>
  40268c:	mov	w21, #0x1                   	// #1
  402690:	b	402620 <ferror@plt+0x280>
  402694:	adrp	x0, 427000 <ferror@plt+0x24c60>
  402698:	ldr	x2, [x0, #872]
  40269c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4026a0:	add	x1, x1, #0x198
  4026a4:	mov	x0, x19
  4026a8:	bl	401dc0 <freopen64@plt>
  4026ac:	cbnz	x0, 4025f0 <ferror@plt+0x250>
  4026b0:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4026b4:	ldr	x20, [x0, #856]
  4026b8:	bl	402310 <__errno_location@plt>
  4026bc:	ldr	w0, [x0]
  4026c0:	bl	402050 <strerror@plt>
  4026c4:	mov	x3, x0
  4026c8:	mov	x2, x19
  4026cc:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4026d0:	add	x1, x1, #0x1a0
  4026d4:	mov	x0, x20
  4026d8:	bl	402370 <fprintf@plt>
  4026dc:	mov	w21, #0x1                   	// #1
  4026e0:	b	402724 <ferror@plt+0x384>
  4026e4:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4026e8:	ldr	x3, [x0, #856]
  4026ec:	mov	x2, #0x16                  	// #22
  4026f0:	mov	x1, #0x1                   	// #1
  4026f4:	adrp	x0, 410000 <ferror@plt+0xdc60>
  4026f8:	add	x0, x0, #0x1c8
  4026fc:	bl	4021c0 <fwrite@plt>
  402700:	mov	w21, #0x1                   	// #1
  402704:	b	402724 <ferror@plt+0x384>
  402708:	mov	w21, #0x1                   	// #1
  40270c:	ldr	x0, [sp, #856]
  402710:	cbz	x0, 402718 <ferror@plt+0x378>
  402714:	bl	402150 <free@plt>
  402718:	adrp	x0, 427000 <ferror@plt+0x24c60>
  40271c:	add	x0, x0, #0x310
  402720:	bl	40e2d0 <ferror@plt+0xbf30>
  402724:	mov	w0, w21
  402728:	ldp	x19, x20, [sp, #16]
  40272c:	ldr	x21, [sp, #32]
  402730:	ldp	x29, x30, [sp]
  402734:	add	sp, sp, #0x360
  402738:	ret
  40273c:	stp	x29, x30, [sp, #-80]!
  402740:	mov	x29, sp
  402744:	stp	x19, x20, [sp, #16]
  402748:	stp	x21, x22, [sp, #32]
  40274c:	mov	w20, w0
  402750:	mov	x21, x1
  402754:	cmp	w0, #0x1
  402758:	b.le	402790 <ferror@plt+0x3f0>
  40275c:	stp	x23, x24, [sp, #48]
  402760:	stp	x25, x26, [sp, #64]
  402764:	adrp	x22, 410000 <ferror@plt+0xdc60>
  402768:	add	x22, x22, #0x200
  40276c:	adrp	x23, 410000 <ferror@plt+0xdc60>
  402770:	adrp	x24, 427000 <ferror@plt+0x24c60>
  402774:	add	x24, x24, #0x378
  402778:	add	x25, x24, #0x4
  40277c:	b	402824 <ferror@plt+0x484>
  402780:	sub	w20, w20, #0x1
  402784:	add	x21, x21, #0x8
  402788:	ldp	x23, x24, [sp, #48]
  40278c:	ldp	x25, x26, [sp, #64]
  402790:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  402794:	ldr	w2, [x0, #3676]
  402798:	adrp	x0, 411000 <ferror@plt+0xec60>
  40279c:	add	x1, x0, #0x240
  4027a0:	adrp	x0, 410000 <ferror@plt+0xdc60>
  4027a4:	add	x0, x0, #0x1f8
  4027a8:	cmp	w2, #0x0
  4027ac:	csel	x0, x0, x1, ne  // ne = any
  4027b0:	adrp	x1, 427000 <ferror@plt+0x24c60>
  4027b4:	str	x0, [x1, #840]
  4027b8:	adrp	x19, 427000 <ferror@plt+0x24c60>
  4027bc:	add	x19, x19, #0x378
  4027c0:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  4027c4:	ldr	w1, [x0, #3660]
  4027c8:	ldr	w0, [x19, #4]
  4027cc:	bl	40cd18 <ferror@plt+0xa978>
  4027d0:	ldr	x0, [x19, #8]
  4027d4:	cbz	x0, 402b90 <ferror@plt+0x7f0>
  4027d8:	bl	4025bc <ferror@plt+0x21c>
  4027dc:	ldp	x19, x20, [sp, #16]
  4027e0:	ldp	x21, x22, [sp, #32]
  4027e4:	ldp	x29, x30, [sp], #80
  4027e8:	ret
  4027ec:	bl	402584 <ferror@plt+0x1e4>
  4027f0:	adrp	x0, 410000 <ferror@plt+0xdc60>
  4027f4:	add	x0, x0, #0x220
  4027f8:	bl	4020c0 <puts@plt>
  4027fc:	mov	w0, #0x0                   	// #0
  402800:	bl	401e00 <exit@plt>
  402804:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  402808:	ldr	w0, [x1, #3680]
  40280c:	add	w0, w0, #0x1
  402810:	str	w0, [x1, #3680]
  402814:	sub	w20, w20, #0x1
  402818:	add	x21, x21, #0x8
  40281c:	cmp	w20, #0x1
  402820:	b.le	402b78 <ferror@plt+0x7d8>
  402824:	ldr	x19, [x21, #8]
  402828:	mov	x1, x22
  40282c:	mov	x0, x19
  402830:	bl	4020e0 <strcmp@plt>
  402834:	cbz	w0, 402780 <ferror@plt+0x3e0>
  402838:	ldrb	w0, [x19]
  40283c:	cmp	w0, #0x2d
  402840:	b.ne	402b84 <ferror@plt+0x7e4>  // b.any
  402844:	ldrb	w0, [x19, #1]
  402848:	cmp	w0, #0x2d
  40284c:	cinc	x19, x19, eq  // eq = none
  402850:	add	x1, x23, #0x208
  402854:	mov	x0, x19
  402858:	bl	409878 <ferror@plt+0x74d8>
  40285c:	and	w0, w0, #0xff
  402860:	cbz	w0, 4027ec <ferror@plt+0x44c>
  402864:	adrp	x1, 410000 <ferror@plt+0xdc60>
  402868:	add	x1, x1, #0x210
  40286c:	mov	x0, x19
  402870:	bl	409878 <ferror@plt+0x74d8>
  402874:	and	w0, w0, #0xff
  402878:	cbz	w0, 4027f0 <ferror@plt+0x450>
  40287c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  402880:	add	x1, x1, #0x238
  402884:	mov	x0, x19
  402888:	bl	409878 <ferror@plt+0x74d8>
  40288c:	and	w0, w0, #0xff
  402890:	cbz	w0, 402804 <ferror@plt+0x464>
  402894:	adrp	x1, 410000 <ferror@plt+0xdc60>
  402898:	add	x1, x1, #0x240
  40289c:	mov	x0, x19
  4028a0:	bl	409878 <ferror@plt+0x74d8>
  4028a4:	and	w0, w0, #0xff
  4028a8:	cbz	w0, 402804 <ferror@plt+0x464>
  4028ac:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4028b0:	add	x1, x1, #0x250
  4028b4:	mov	x0, x19
  4028b8:	bl	409878 <ferror@plt+0x74d8>
  4028bc:	and	w0, w0, #0xff
  4028c0:	cbnz	w0, 4028d8 <ferror@plt+0x538>
  4028c4:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  4028c8:	ldr	w0, [x1, #3664]
  4028cc:	add	w0, w0, #0x1
  4028d0:	str	w0, [x1, #3664]
  4028d4:	b	402814 <ferror@plt+0x474>
  4028d8:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4028dc:	add	x1, x1, #0x260
  4028e0:	mov	x0, x19
  4028e4:	bl	409878 <ferror@plt+0x74d8>
  4028e8:	and	w0, w0, #0xff
  4028ec:	cbnz	w0, 402904 <ferror@plt+0x564>
  4028f0:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  4028f4:	ldr	w0, [x1, #3676]
  4028f8:	add	w0, w0, #0x1
  4028fc:	str	w0, [x1, #3676]
  402900:	b	402814 <ferror@plt+0x474>
  402904:	adrp	x1, 410000 <ferror@plt+0xdc60>
  402908:	add	x1, x1, #0x270
  40290c:	mov	x0, x19
  402910:	bl	409878 <ferror@plt+0x74d8>
  402914:	and	w0, w0, #0xff
  402918:	cbnz	w0, 402930 <ferror@plt+0x590>
  40291c:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  402920:	ldr	w0, [x1, #3656]
  402924:	add	w0, w0, #0x1
  402928:	str	w0, [x1, #3656]
  40292c:	b	402814 <ferror@plt+0x474>
  402930:	adrp	x1, 410000 <ferror@plt+0xdc60>
  402934:	add	x1, x1, #0x280
  402938:	mov	x0, x19
  40293c:	bl	409878 <ferror@plt+0x74d8>
  402940:	and	w0, w0, #0xff
  402944:	cbnz	w0, 4029d0 <ferror@plt+0x630>
  402948:	sub	w20, w20, #0x1
  40294c:	add	x26, x21, #0x8
  402950:	cmp	w20, #0x1
  402954:	b.le	402980 <ferror@plt+0x5e0>
  402958:	ldr	x19, [x21, #16]
  40295c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  402960:	add	x1, x1, #0x288
  402964:	mov	x0, x19
  402968:	bl	4020e0 <strcmp@plt>
  40296c:	cbnz	w0, 402984 <ferror@plt+0x5e4>
  402970:	mov	w0, #0x2                   	// #2
  402974:	str	w0, [x24]
  402978:	mov	x21, x26
  40297c:	b	402814 <ferror@plt+0x474>
  402980:	bl	402584 <ferror@plt+0x1e4>
  402984:	adrp	x1, 410000 <ferror@plt+0xdc60>
  402988:	add	x1, x1, #0x290
  40298c:	mov	x0, x19
  402990:	bl	4020e0 <strcmp@plt>
  402994:	cbnz	w0, 4029a8 <ferror@plt+0x608>
  402998:	mov	w0, #0xa                   	// #10
  40299c:	str	w0, [x24]
  4029a0:	mov	x21, x26
  4029a4:	b	402814 <ferror@plt+0x474>
  4029a8:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4029ac:	add	x1, x1, #0x298
  4029b0:	mov	x0, x19
  4029b4:	bl	4020e0 <strcmp@plt>
  4029b8:	cbnz	w0, 4029c0 <ferror@plt+0x620>
  4029bc:	bl	402584 <ferror@plt+0x1e4>
  4029c0:	mov	x1, x19
  4029c4:	adrp	x0, 410000 <ferror@plt+0xdc60>
  4029c8:	add	x0, x0, #0x2a0
  4029cc:	bl	4096bc <ferror@plt+0x731c>
  4029d0:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4029d4:	add	x1, x1, #0x2b8
  4029d8:	mov	x0, x19
  4029dc:	bl	4020e0 <strcmp@plt>
  4029e0:	cbnz	w0, 4029f0 <ferror@plt+0x650>
  4029e4:	mov	w0, #0x2                   	// #2
  4029e8:	str	w0, [x24]
  4029ec:	b	402814 <ferror@plt+0x474>
  4029f0:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4029f4:	add	x1, x1, #0x2c0
  4029f8:	mov	x0, x19
  4029fc:	bl	4020e0 <strcmp@plt>
  402a00:	cbnz	w0, 402a10 <ferror@plt+0x670>
  402a04:	mov	w0, #0xa                   	// #10
  402a08:	str	w0, [x24]
  402a0c:	b	402814 <ferror@plt+0x474>
  402a10:	adrp	x1, 410000 <ferror@plt+0xdc60>
  402a14:	add	x1, x1, #0x2c8
  402a18:	mov	x0, x19
  402a1c:	bl	409878 <ferror@plt+0x74d8>
  402a20:	and	w0, w0, #0xff
  402a24:	cbnz	w0, 402a58 <ferror@plt+0x6b8>
  402a28:	add	x19, x21, #0x8
  402a2c:	sub	w20, w20, #0x1
  402a30:	cmp	w20, #0x0
  402a34:	b.le	402a4c <ferror@plt+0x6ac>
  402a38:	ldr	x0, [x21, #16]
  402a3c:	bl	40bdd8 <ferror@plt+0x9a38>
  402a40:	cbnz	w0, 402a50 <ferror@plt+0x6b0>
  402a44:	mov	x21, x19
  402a48:	b	402814 <ferror@plt+0x474>
  402a4c:	bl	409660 <ferror@plt+0x72c0>
  402a50:	mov	w0, #0xffffffff            	// #-1
  402a54:	bl	401e00 <exit@plt>
  402a58:	adrp	x1, 410000 <ferror@plt+0xdc60>
  402a5c:	add	x1, x1, #0x2d0
  402a60:	mov	x0, x19
  402a64:	bl	409878 <ferror@plt+0x74d8>
  402a68:	and	w0, w0, #0xff
  402a6c:	cbnz	w0, 402a84 <ferror@plt+0x6e4>
  402a70:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  402a74:	ldr	w0, [x1, #3668]
  402a78:	add	w0, w0, #0x1
  402a7c:	str	w0, [x1, #3668]
  402a80:	b	402814 <ferror@plt+0x474>
  402a84:	mov	x1, x25
  402a88:	mov	x0, x19
  402a8c:	bl	40cddc <ferror@plt+0xaa3c>
  402a90:	and	w0, w0, #0xff
  402a94:	cbnz	w0, 402814 <ferror@plt+0x474>
  402a98:	adrp	x1, 410000 <ferror@plt+0xdc60>
  402a9c:	add	x1, x1, #0x2e0
  402aa0:	mov	x0, x19
  402aa4:	bl	409878 <ferror@plt+0x74d8>
  402aa8:	and	w0, w0, #0xff
  402aac:	cbnz	w0, 402ac4 <ferror@plt+0x724>
  402ab0:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  402ab4:	ldr	w0, [x1, #3672]
  402ab8:	add	w0, w0, #0x1
  402abc:	str	w0, [x1, #3672]
  402ac0:	b	402814 <ferror@plt+0x474>
  402ac4:	adrp	x1, 410000 <ferror@plt+0xdc60>
  402ac8:	add	x1, x1, #0x2e8
  402acc:	mov	x0, x19
  402ad0:	bl	409878 <ferror@plt+0x74d8>
  402ad4:	and	w0, w0, #0xff
  402ad8:	cbnz	w0, 402af0 <ferror@plt+0x750>
  402adc:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  402ae0:	ldr	w0, [x1, #3660]
  402ae4:	add	w0, w0, #0x1
  402ae8:	str	w0, [x1, #3660]
  402aec:	b	402814 <ferror@plt+0x474>
  402af0:	adrp	x1, 410000 <ferror@plt+0xdc60>
  402af4:	add	x1, x1, #0x2f0
  402af8:	mov	x0, x19
  402afc:	bl	409878 <ferror@plt+0x74d8>
  402b00:	and	w0, w0, #0xff
  402b04:	cbnz	w0, 402b1c <ferror@plt+0x77c>
  402b08:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  402b0c:	ldr	w0, [x1, #3696]
  402b10:	add	w0, w0, #0x1
  402b14:	str	w0, [x1, #3696]
  402b18:	b	402814 <ferror@plt+0x474>
  402b1c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  402b20:	add	x1, x1, #0x2f8
  402b24:	mov	x0, x19
  402b28:	bl	409878 <ferror@plt+0x74d8>
  402b2c:	and	w0, w0, #0xff
  402b30:	cbnz	w0, 402b58 <ferror@plt+0x7b8>
  402b34:	sub	w20, w20, #0x1
  402b38:	add	x0, x21, #0x8
  402b3c:	cmp	w20, #0x1
  402b40:	b.le	402b54 <ferror@plt+0x7b4>
  402b44:	ldr	x1, [x21, #16]
  402b48:	str	x1, [x24, #8]
  402b4c:	mov	x21, x0
  402b50:	b	402814 <ferror@plt+0x474>
  402b54:	bl	402584 <ferror@plt+0x1e4>
  402b58:	mov	x2, x19
  402b5c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  402b60:	add	x1, x1, #0x300
  402b64:	adrp	x0, 427000 <ferror@plt+0x24c60>
  402b68:	ldr	x0, [x0, #856]
  402b6c:	bl	402370 <fprintf@plt>
  402b70:	mov	w0, #0xffffffff            	// #-1
  402b74:	bl	401e00 <exit@plt>
  402b78:	ldp	x23, x24, [sp, #48]
  402b7c:	ldp	x25, x26, [sp, #64]
  402b80:	b	402790 <ferror@plt+0x3f0>
  402b84:	ldp	x23, x24, [sp, #48]
  402b88:	ldp	x25, x26, [sp, #64]
  402b8c:	b	402790 <ferror@plt+0x3f0>
  402b90:	mov	w1, #0x0                   	// #0
  402b94:	adrp	x0, 427000 <ferror@plt+0x24c60>
  402b98:	add	x0, x0, #0x310
  402b9c:	bl	40e4cc <ferror@plt+0xc12c>
  402ba0:	tbnz	w0, #31, 402bcc <ferror@plt+0x82c>
  402ba4:	adrp	x0, 427000 <ferror@plt+0x24c60>
  402ba8:	add	x0, x0, #0x310
  402bac:	bl	40e258 <ferror@plt+0xbeb8>
  402bb0:	cmp	w20, #0x1
  402bb4:	b.le	402bdc <ferror@plt+0x83c>
  402bb8:	add	x2, x21, #0x8
  402bbc:	sub	w1, w20, #0x1
  402bc0:	ldr	x0, [x21, #8]
  402bc4:	bl	402500 <ferror@plt+0x160>
  402bc8:	b	4027dc <ferror@plt+0x43c>
  402bcc:	stp	x23, x24, [sp, #48]
  402bd0:	stp	x25, x26, [sp, #64]
  402bd4:	mov	w0, #0x1                   	// #1
  402bd8:	bl	401e00 <exit@plt>
  402bdc:	stp	x23, x24, [sp, #48]
  402be0:	stp	x25, x26, [sp, #64]
  402be4:	adrp	x0, 427000 <ferror@plt+0x24c60>
  402be8:	add	x0, x0, #0x310
  402bec:	bl	40e2d0 <ferror@plt+0xbf30>
  402bf0:	bl	402584 <ferror@plt+0x1e4>
  402bf4:	stp	x29, x30, [sp, #-240]!
  402bf8:	mov	x29, sp
  402bfc:	stp	x19, x20, [sp, #16]
  402c00:	mov	x19, x0
  402c04:	ldr	w2, [x0]
  402c08:	ldrh	w3, [x0, #4]
  402c0c:	sub	w0, w3, #0x1c
  402c10:	and	w0, w0, #0xffff
  402c14:	cmp	w0, #0x1
  402c18:	b.hi	402f8c <ferror@plt+0xbec>  // b.pmore
  402c1c:	mov	x20, x1
  402c20:	subs	w3, w2, #0x1c
  402c24:	b.mi	402fb4 <ferror@plt+0xc14>  // b.first
  402c28:	ldrb	w1, [x19, #16]
  402c2c:	mov	w0, #0x0                   	// #0
  402c30:	cmp	w1, #0x7
  402c34:	b.ne	402fa8 <ferror@plt+0xc08>  // b.any
  402c38:	adrp	x0, 427000 <ferror@plt+0x24c60>
  402c3c:	ldr	w1, [x0, #936]
  402c40:	cbz	w1, 402c54 <ferror@plt+0x8b4>
  402c44:	ldr	w2, [x19, #20]
  402c48:	mov	w0, #0x0                   	// #0
  402c4c:	cmp	w1, w2
  402c50:	b.ne	402fa8 <ferror@plt+0xc08>  // b.any
  402c54:	adrp	x0, 427000 <ferror@plt+0x24c60>
  402c58:	ldr	w1, [x0, #940]
  402c5c:	cbz	w1, 402c70 <ferror@plt+0x8d0>
  402c60:	ldrh	w2, [x19, #24]
  402c64:	mov	w0, #0x0                   	// #0
  402c68:	tst	w2, w1
  402c6c:	b.eq	402fa8 <ferror@plt+0xc08>  // b.none
  402c70:	stp	x21, x22, [sp, #32]
  402c74:	add	x2, x19, #0x1c
  402c78:	mov	w1, #0xc                   	// #12
  402c7c:	add	x0, sp, #0x88
  402c80:	bl	40fe6c <ferror@plt+0xdacc>
  402c84:	ldr	x0, [sp, #176]
  402c88:	cbz	x0, 403204 <ferror@plt+0xe64>
  402c8c:	ldrh	w22, [x0, #4]
  402c90:	adrp	x0, 427000 <ferror@plt+0x24c60>
  402c94:	ldr	w1, [x0, #944]
  402c98:	cbz	w1, 402fd4 <ferror@plt+0xc34>
  402c9c:	mov	w0, #0x0                   	// #0
  402ca0:	cmp	w1, w22
  402ca4:	b.ne	403228 <ferror@plt+0xe88>  // b.any
  402ca8:	str	x23, [sp, #48]
  402cac:	mov	x0, #0x0                   	// #0
  402cb0:	bl	40c398 <ferror@plt+0x9ff8>
  402cb4:	ldrh	w0, [x19, #4]
  402cb8:	cmp	w0, #0x1d
  402cbc:	b.eq	402fdc <ferror@plt+0xc3c>  // b.none
  402cc0:	ldr	x0, [sp, #152]
  402cc4:	cbz	x0, 402d14 <ferror@plt+0x974>
  402cc8:	mov	x21, x0
  402ccc:	ldrh	w23, [x21], #4
  402cd0:	sub	w23, w23, #0x4
  402cd4:	ldr	w0, [x19, #20]
  402cd8:	bl	40b930 <ferror@plt+0x9590>
  402cdc:	mov	w4, #0x40                  	// #64
  402ce0:	add	x3, sp, #0x48
  402ce4:	mov	w2, w0
  402ce8:	mov	w1, w23
  402cec:	mov	x0, x21
  402cf0:	bl	40bb18 <ferror@plt+0x9778>
  402cf4:	mov	x4, x0
  402cf8:	adrp	x3, 410000 <ferror@plt+0xdc60>
  402cfc:	add	x3, x3, #0x448
  402d00:	adrp	x2, 410000 <ferror@plt+0xdc60>
  402d04:	add	x2, x2, #0x450
  402d08:	mov	w1, #0x1                   	// #1
  402d0c:	mov	w0, #0x4                   	// #4
  402d10:	bl	40c988 <ferror@plt+0xa5e8>
  402d14:	adrp	x0, 427000 <ferror@plt+0x24c60>
  402d18:	ldr	w0, [x0, #936]
  402d1c:	cbnz	w0, 402d28 <ferror@plt+0x988>
  402d20:	ldr	w0, [x19, #20]
  402d24:	cbnz	w0, 403000 <ferror@plt+0xc60>
  402d28:	ldr	x2, [sp, #144]
  402d2c:	cbz	x2, 402d7c <ferror@plt+0x9dc>
  402d30:	ldrh	w1, [x2], #4
  402d34:	cmp	w1, #0x14
  402d38:	mov	w21, #0x2                   	// #2
  402d3c:	mov	w0, #0xa                   	// #10
  402d40:	csel	w21, w21, w0, ne  // ne = any
  402d44:	sub	w1, w1, #0x4
  402d48:	mov	w0, w21
  402d4c:	bl	40a094 <ferror@plt+0x7cf4>
  402d50:	mov	x23, x0
  402d54:	mov	w0, w21
  402d58:	bl	40d01c <ferror@plt+0xac7c>
  402d5c:	mov	x4, x23
  402d60:	adrp	x3, 410000 <ferror@plt+0xdc60>
  402d64:	add	x3, x3, #0x468
  402d68:	adrp	x2, 410000 <ferror@plt+0xdc60>
  402d6c:	add	x2, x2, #0x470
  402d70:	mov	w1, w0
  402d74:	mov	w0, #0x4                   	// #4
  402d78:	bl	40c988 <ferror@plt+0xa5e8>
  402d7c:	cbnz	w22, 403028 <ferror@plt+0xc88>
  402d80:	ldr	x0, [sp, #184]
  402d84:	cbz	x0, 402db0 <ferror@plt+0xa10>
  402d88:	ldrh	w4, [x0, #4]
  402d8c:	rev16	w4, w4
  402d90:	and	w4, w4, #0xffff
  402d94:	adrp	x3, 410000 <ferror@plt+0xdc60>
  402d98:	add	x3, x3, #0x488
  402d9c:	adrp	x2, 410000 <ferror@plt+0xdc60>
  402da0:	add	x2, x2, #0x498
  402da4:	mov	w1, #0x6                   	// #6
  402da8:	mov	w0, #0x4                   	// #4
  402dac:	bl	40c6bc <ferror@plt+0xa31c>
  402db0:	ldr	x0, [sp, #192]
  402db4:	cbz	x0, 402dd8 <ferror@plt+0xa38>
  402db8:	ldr	w4, [x0, #4]
  402dbc:	adrp	x3, 410000 <ferror@plt+0xdc60>
  402dc0:	add	x3, x3, #0x4a0
  402dc4:	adrp	x2, 410000 <ferror@plt+0xdc60>
  402dc8:	add	x2, x2, #0x4a8
  402dcc:	mov	w1, #0x6                   	// #6
  402dd0:	mov	w0, #0x4                   	// #4
  402dd4:	bl	40c6bc <ferror@plt+0xa31c>
  402dd8:	ldr	x0, [sp, #224]
  402ddc:	cbz	x0, 402e00 <ferror@plt+0xa60>
  402de0:	ldr	w4, [x0, #4]
  402de4:	adrp	x3, 410000 <ferror@plt+0xdc60>
  402de8:	add	x3, x3, #0x4b0
  402dec:	adrp	x2, 410000 <ferror@plt+0xdc60>
  402df0:	add	x2, x2, #0x4c0
  402df4:	mov	w1, #0x6                   	// #6
  402df8:	mov	w0, #0x4                   	// #4
  402dfc:	bl	40c6bc <ferror@plt+0xa31c>
  402e00:	ldr	x0, [sp, #200]
  402e04:	cbz	x0, 402e30 <ferror@plt+0xa90>
  402e08:	ldr	w4, [x0, #4]
  402e0c:	ldr	x1, [sp, #216]
  402e10:	cbz	x1, 40304c <ferror@plt+0xcac>
  402e14:	adrp	x3, 410000 <ferror@plt+0xdc60>
  402e18:	add	x3, x3, #0x4c8
  402e1c:	adrp	x2, 410000 <ferror@plt+0xdc60>
  402e20:	add	x2, x2, #0x4d8
  402e24:	mov	w1, #0x6                   	// #6
  402e28:	mov	w0, #0x4                   	// #4
  402e2c:	bl	40c6bc <ferror@plt+0xa31c>
  402e30:	ldr	x0, [sp, #216]
  402e34:	cbz	x0, 402e58 <ferror@plt+0xab8>
  402e38:	ldr	w4, [x0, #4]
  402e3c:	adrp	x3, 410000 <ferror@plt+0xdc60>
  402e40:	add	x3, x3, #0x4f8
  402e44:	adrp	x2, 410000 <ferror@plt+0xdc60>
  402e48:	add	x2, x2, #0x510
  402e4c:	mov	w1, #0x6                   	// #6
  402e50:	mov	w0, #0x4                   	// #4
  402e54:	bl	40c6bc <ferror@plt+0xa31c>
  402e58:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  402e5c:	ldr	w0, [x0, #3680]
  402e60:	cbz	w0, 402ef0 <ferror@plt+0xb50>
  402e64:	ldr	x21, [sp, #160]
  402e68:	cbz	x21, 402ef0 <ferror@plt+0xb50>
  402e6c:	adrp	x0, 427000 <ferror@plt+0x24c60>
  402e70:	ldr	w0, [x0, #948]
  402e74:	cbnz	w0, 402e94 <ferror@plt+0xaf4>
  402e78:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  402e7c:	ldr	w0, [x0, #3704]
  402e80:	cbz	w0, 403078 <ferror@plt+0xcd8>
  402e84:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  402e88:	ldr	w1, [x0, #3704]
  402e8c:	adrp	x0, 427000 <ferror@plt+0x24c60>
  402e90:	str	w1, [x0, #948]
  402e94:	bl	40c378 <ferror@plt+0x9fd8>
  402e98:	and	w0, w0, #0xff
  402e9c:	cbz	w0, 403088 <ferror@plt+0xce8>
  402ea0:	adrp	x22, 427000 <ferror@plt+0x24c60>
  402ea4:	add	x22, x22, #0x388
  402ea8:	ldr	w4, [x21, #8]
  402eac:	ldr	w0, [x22, #44]
  402eb0:	udiv	w4, w4, w0
  402eb4:	mov	x3, #0x0                   	// #0
  402eb8:	adrp	x2, 410000 <ferror@plt+0xdc60>
  402ebc:	add	x2, x2, #0x520
  402ec0:	mov	w1, #0x6                   	// #6
  402ec4:	mov	w0, #0x2                   	// #2
  402ec8:	bl	40c6bc <ferror@plt+0xa31c>
  402ecc:	ldr	w4, [x21, #12]
  402ed0:	ldr	w0, [x22, #44]
  402ed4:	udiv	w4, w4, w0
  402ed8:	mov	x3, #0x0                   	// #0
  402edc:	adrp	x2, 410000 <ferror@plt+0xdc60>
  402ee0:	add	x2, x2, #0x528
  402ee4:	mov	w1, #0x6                   	// #6
  402ee8:	mov	w0, #0x2                   	// #2
  402eec:	bl	40c6bc <ferror@plt+0xa31c>
  402ef0:	ldrb	w21, [x19, #26]
  402ef4:	bl	40c378 <ferror@plt+0x9fd8>
  402ef8:	ands	w0, w0, #0xff
  402efc:	adrp	x2, 411000 <ferror@plt+0xec60>
  402f00:	add	x2, x2, #0xa78
  402f04:	adrp	x1, 410000 <ferror@plt+0xdc60>
  402f08:	add	x1, x1, #0x3c0
  402f0c:	csel	x1, x1, x2, ne  // ne = any
  402f10:	mov	w0, #0x2                   	// #2
  402f14:	bl	40c3f4 <ferror@plt+0xa054>
  402f18:	tbnz	w21, #1, 4030b4 <ferror@plt+0xd14>
  402f1c:	tbnz	w21, #7, 4030d8 <ferror@plt+0xd38>
  402f20:	tbnz	w21, #4, 4030fc <ferror@plt+0xd5c>
  402f24:	tbnz	w21, #5, 403120 <ferror@plt+0xd80>
  402f28:	tbnz	w21, #2, 403144 <ferror@plt+0xda4>
  402f2c:	tbnz	w21, #6, 403168 <ferror@plt+0xdc8>
  402f30:	mov	x1, #0x0                   	// #0
  402f34:	mov	w0, #0x2                   	// #2
  402f38:	bl	40c45c <ferror@plt+0xa0bc>
  402f3c:	ldr	x0, [sp, #208]
  402f40:	cbz	x0, 402f6c <ferror@plt+0xbcc>
  402f44:	ldr	w0, [x0, #4]
  402f48:	bl	40b878 <ferror@plt+0x94d8>
  402f4c:	mov	x4, x0
  402f50:	adrp	x3, 410000 <ferror@plt+0xdc60>
  402f54:	add	x3, x3, #0x578
  402f58:	adrp	x2, 410000 <ferror@plt+0xdc60>
  402f5c:	add	x2, x2, #0x568
  402f60:	mov	w1, #0x6                   	// #6
  402f64:	mov	w0, #0x4                   	// #4
  402f68:	bl	40c988 <ferror@plt+0xa5e8>
  402f6c:	ldrh	w2, [x19, #24]
  402f70:	tbnz	w2, #7, 4031ac <ferror@plt+0xe0c>
  402f74:	tbnz	w2, #6, 4031ec <ferror@plt+0xe4c>
  402f78:	tbnz	w2, #2, 4031f8 <ferror@plt+0xe58>
  402f7c:	tbz	w2, #1, 40318c <ferror@plt+0xdec>
  402f80:	adrp	x4, 411000 <ferror@plt+0xec60>
  402f84:	add	x4, x4, #0xa78
  402f88:	b	4031b4 <ferror@plt+0xe14>
  402f8c:	ldrh	w4, [x19, #6]
  402f90:	adrp	x1, 410000 <ferror@plt+0xdc60>
  402f94:	add	x1, x1, #0x3e8
  402f98:	adrp	x0, 427000 <ferror@plt+0x24c60>
  402f9c:	ldr	x0, [x0, #856]
  402fa0:	bl	402370 <fprintf@plt>
  402fa4:	mov	w0, #0x0                   	// #0
  402fa8:	ldp	x19, x20, [sp, #16]
  402fac:	ldp	x29, x30, [sp], #240
  402fb0:	ret
  402fb4:	mov	w2, w3
  402fb8:	adrp	x1, 410000 <ferror@plt+0xdc60>
  402fbc:	add	x1, x1, #0x410
  402fc0:	adrp	x0, 427000 <ferror@plt+0x24c60>
  402fc4:	ldr	x0, [x0, #856]
  402fc8:	bl	402370 <fprintf@plt>
  402fcc:	mov	w0, #0xffffffff            	// #-1
  402fd0:	b	402fa8 <ferror@plt+0xc08>
  402fd4:	str	x23, [sp, #48]
  402fd8:	b	402cac <ferror@plt+0x90c>
  402fdc:	mov	w4, #0x1                   	// #1
  402fe0:	adrp	x3, 410000 <ferror@plt+0xdc60>
  402fe4:	add	x3, x3, #0x430
  402fe8:	adrp	x2, 410000 <ferror@plt+0xdc60>
  402fec:	add	x2, x2, #0x440
  402ff0:	mov	w1, #0x6                   	// #6
  402ff4:	mov	w0, #0x4                   	// #4
  402ff8:	bl	40ca84 <ferror@plt+0xa6e4>
  402ffc:	b	402cc0 <ferror@plt+0x920>
  403000:	bl	40b878 <ferror@plt+0x94d8>
  403004:	mov	x4, x0
  403008:	adrp	x3, 410000 <ferror@plt+0xdc60>
  40300c:	add	x3, x3, #0x458
  403010:	adrp	x2, 410000 <ferror@plt+0xdc60>
  403014:	add	x2, x2, #0x460
  403018:	mov	w1, #0x0                   	// #0
  40301c:	mov	w0, #0x4                   	// #4
  403020:	bl	40c988 <ferror@plt+0xa5e8>
  403024:	b	402d28 <ferror@plt+0x988>
  403028:	mov	w4, w22
  40302c:	adrp	x3, 410000 <ferror@plt+0xdc60>
  403030:	add	x3, x3, #0x478
  403034:	adrp	x2, 410000 <ferror@plt+0xdc60>
  403038:	add	x2, x2, #0x340
  40303c:	mov	w1, #0x6                   	// #6
  403040:	mov	w0, #0x4                   	// #4
  403044:	bl	40c6bc <ferror@plt+0xa31c>
  403048:	b	402d80 <ferror@plt+0x9e0>
  40304c:	mov	w0, w4
  403050:	bl	40b878 <ferror@plt+0x94d8>
  403054:	mov	x4, x0
  403058:	adrp	x3, 410000 <ferror@plt+0xdc60>
  40305c:	add	x3, x3, #0x4e8
  403060:	adrp	x2, 410000 <ferror@plt+0xdc60>
  403064:	add	x2, x2, #0x4f0
  403068:	mov	w1, #0x6                   	// #6
  40306c:	mov	w0, #0x4                   	// #4
  403070:	bl	40c988 <ferror@plt+0xa5e8>
  403074:	b	402e30 <ferror@plt+0xa90>
  403078:	bl	409afc <ferror@plt+0x775c>
  40307c:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  403080:	str	w0, [x1, #3704]
  403084:	b	402e84 <ferror@plt+0xae4>
  403088:	adrp	x0, 427000 <ferror@plt+0x24c60>
  40308c:	ldr	w0, [x0, #948]
  403090:	ldr	w3, [x21, #12]
  403094:	ldr	w2, [x21, #8]
  403098:	udiv	w3, w3, w0
  40309c:	udiv	w2, w2, w0
  4030a0:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4030a4:	add	x1, x1, #0x530
  4030a8:	mov	x0, x20
  4030ac:	bl	402370 <fprintf@plt>
  4030b0:	b	402ef0 <ferror@plt+0xb50>
  4030b4:	adrp	x4, 410000 <ferror@plt+0xdc60>
  4030b8:	add	x4, x4, #0x540
  4030bc:	adrp	x3, 410000 <ferror@plt+0xdc60>
  4030c0:	add	x3, x3, #0x448
  4030c4:	mov	x2, #0x0                   	// #0
  4030c8:	mov	w1, #0x6                   	// #6
  4030cc:	mov	w0, #0x4                   	// #4
  4030d0:	bl	40c988 <ferror@plt+0xa5e8>
  4030d4:	b	402f1c <ferror@plt+0xb7c>
  4030d8:	adrp	x4, 410000 <ferror@plt+0xdc60>
  4030dc:	add	x4, x4, #0x548
  4030e0:	adrp	x3, 410000 <ferror@plt+0xdc60>
  4030e4:	add	x3, x3, #0x448
  4030e8:	mov	x2, #0x0                   	// #0
  4030ec:	mov	w1, #0x6                   	// #6
  4030f0:	mov	w0, #0x4                   	// #4
  4030f4:	bl	40c988 <ferror@plt+0xa5e8>
  4030f8:	b	402f20 <ferror@plt+0xb80>
  4030fc:	adrp	x4, 410000 <ferror@plt+0xdc60>
  403100:	add	x4, x4, #0x550
  403104:	adrp	x3, 410000 <ferror@plt+0xdc60>
  403108:	add	x3, x3, #0x448
  40310c:	mov	x2, #0x0                   	// #0
  403110:	mov	w1, #0x6                   	// #6
  403114:	mov	w0, #0x4                   	// #4
  403118:	bl	40c988 <ferror@plt+0xa5e8>
  40311c:	b	402f24 <ferror@plt+0xb84>
  403120:	adrp	x4, 410000 <ferror@plt+0xdc60>
  403124:	add	x4, x4, #0x560
  403128:	adrp	x3, 410000 <ferror@plt+0xdc60>
  40312c:	add	x3, x3, #0x448
  403130:	mov	x2, #0x0                   	// #0
  403134:	mov	w1, #0x6                   	// #6
  403138:	mov	w0, #0x4                   	// #4
  40313c:	bl	40c988 <ferror@plt+0xa5e8>
  403140:	b	402f28 <ferror@plt+0xb88>
  403144:	adrp	x4, 410000 <ferror@plt+0xdc60>
  403148:	add	x4, x4, #0x568
  40314c:	adrp	x3, 410000 <ferror@plt+0xdc60>
  403150:	add	x3, x3, #0x448
  403154:	mov	x2, #0x0                   	// #0
  403158:	mov	w1, #0x6                   	// #6
  40315c:	mov	w0, #0x4                   	// #4
  403160:	bl	40c988 <ferror@plt+0xa5e8>
  403164:	b	402f2c <ferror@plt+0xb8c>
  403168:	adrp	x4, 410000 <ferror@plt+0xdc60>
  40316c:	add	x4, x4, #0x570
  403170:	adrp	x3, 410000 <ferror@plt+0xdc60>
  403174:	add	x3, x3, #0x448
  403178:	mov	x2, #0x0                   	// #0
  40317c:	mov	w1, #0x6                   	// #6
  403180:	mov	w0, #0x4                   	// #4
  403184:	bl	40c988 <ferror@plt+0xa5e8>
  403188:	b	402f30 <ferror@plt+0xb90>
  40318c:	adrp	x4, 427000 <ferror@plt+0x24c60>
  403190:	add	x19, x4, #0x388
  403194:	adrp	x1, 410000 <ferror@plt+0xdc60>
  403198:	add	x1, x1, #0x588
  40319c:	mov	x0, x19
  4031a0:	bl	401e90 <sprintf@plt>
  4031a4:	mov	x4, x19
  4031a8:	b	4031b4 <ferror@plt+0xe14>
  4031ac:	adrp	x4, 410000 <ferror@plt+0xdc60>
  4031b0:	add	x4, x4, #0x3d0
  4031b4:	adrp	x3, 411000 <ferror@plt+0xec60>
  4031b8:	add	x3, x3, #0xf28
  4031bc:	adrp	x2, 410000 <ferror@plt+0xdc60>
  4031c0:	add	x2, x2, #0x918
  4031c4:	mov	w1, #0x6                   	// #6
  4031c8:	mov	w0, #0x4                   	// #4
  4031cc:	bl	40c988 <ferror@plt+0xa5e8>
  4031d0:	bl	40c3d0 <ferror@plt+0xa030>
  4031d4:	mov	x0, x20
  4031d8:	bl	4021e0 <fflush@plt>
  4031dc:	mov	w0, #0x0                   	// #0
  4031e0:	ldp	x21, x22, [sp, #32]
  4031e4:	ldr	x23, [sp, #48]
  4031e8:	b	402fa8 <ferror@plt+0xc08>
  4031ec:	adrp	x4, 410000 <ferror@plt+0xdc60>
  4031f0:	add	x4, x4, #0x3e0
  4031f4:	b	4031b4 <ferror@plt+0xe14>
  4031f8:	adrp	x4, 410000 <ferror@plt+0xdc60>
  4031fc:	add	x4, x4, #0x3c8
  403200:	b	4031b4 <ferror@plt+0xe14>
  403204:	adrp	x0, 427000 <ferror@plt+0x24c60>
  403208:	ldr	w1, [x0, #944]
  40320c:	mov	w0, #0x0                   	// #0
  403210:	cbz	w1, 40321c <ferror@plt+0xe7c>
  403214:	ldp	x21, x22, [sp, #32]
  403218:	b	402fa8 <ferror@plt+0xc08>
  40321c:	str	x23, [sp, #48]
  403220:	mov	w22, #0x0                   	// #0
  403224:	b	402cac <ferror@plt+0x90c>
  403228:	ldp	x21, x22, [sp, #32]
  40322c:	b	402fa8 <ferror@plt+0xc08>
  403230:	stp	x29, x30, [sp, #-16]!
  403234:	mov	x29, sp
  403238:	adrp	x0, 427000 <ferror@plt+0x24c60>
  40323c:	ldr	x3, [x0, #856]
  403240:	mov	x2, #0x1e1                 	// #481
  403244:	mov	x1, #0x1                   	// #1
  403248:	adrp	x0, 410000 <ferror@plt+0xdc60>
  40324c:	add	x0, x0, #0x598
  403250:	bl	4021c0 <fwrite@plt>
  403254:	mov	w0, #0xffffffff            	// #-1
  403258:	bl	401e00 <exit@plt>
  40325c:	adrp	x2, 427000 <ferror@plt+0x24c60>
  403260:	ldr	w2, [x2, #936]
  403264:	cbz	w2, 40326c <ferror@plt+0xecc>
  403268:	str	w2, [x0, #20]
  40326c:	adrp	x2, 427000 <ferror@plt+0x24c60>
  403270:	ldr	w3, [x2, #952]
  403274:	mov	w2, #0x0                   	// #0
  403278:	cbnz	w3, 403284 <ferror@plt+0xee4>
  40327c:	mov	w0, w2
  403280:	ret
  403284:	stp	x29, x30, [sp, #-16]!
  403288:	mov	x29, sp
  40328c:	mov	w2, #0xa                   	// #10
  403290:	bl	40f964 <ferror@plt+0xd5c4>
  403294:	ldp	x29, x30, [sp], #16
  403298:	ret
  40329c:	adrp	x2, 427000 <ferror@plt+0x24c60>
  4032a0:	ldr	w2, [x2, #936]
  4032a4:	cbz	w2, 4032ac <ferror@plt+0xf0c>
  4032a8:	str	w2, [x0, #20]
  4032ac:	adrp	x2, 427000 <ferror@plt+0x24c60>
  4032b0:	ldr	w3, [x2, #952]
  4032b4:	mov	w2, #0x0                   	// #0
  4032b8:	cbnz	w3, 4032c4 <ferror@plt+0xf24>
  4032bc:	mov	w0, w2
  4032c0:	ret
  4032c4:	stp	x29, x30, [sp, #-16]!
  4032c8:	mov	x29, sp
  4032cc:	mov	w2, #0x9                   	// #9
  4032d0:	bl	40f964 <ferror@plt+0xd5c4>
  4032d4:	ldp	x29, x30, [sp], #16
  4032d8:	ret
  4032dc:	sub	sp, sp, #0x2c0
  4032e0:	stp	x29, x30, [sp]
  4032e4:	mov	x29, sp
  4032e8:	stp	x19, x20, [sp, #16]
  4032ec:	stp	x21, x22, [sp, #32]
  4032f0:	mov	w22, w0
  4032f4:	mov	w21, w1
  4032f8:	mov	w19, w2
  4032fc:	mov	x20, x3
  403300:	mov	x2, #0x11c                 	// #284
  403304:	mov	w1, #0x0                   	// #0
  403308:	add	x0, sp, #0x1a0
  40330c:	bl	401fc0 <memset@plt>
  403310:	mov	w0, #0x1c                  	// #28
  403314:	str	w0, [sp, #416]
  403318:	strh	w22, [sp, #420]
  40331c:	orr	w21, w21, #0x1
  403320:	strh	w21, [sp, #422]
  403324:	mov	w0, #0x7                   	// #7
  403328:	strb	w0, [sp, #432]
  40332c:	mov	w0, #0x40                  	// #64
  403330:	strh	w0, [sp, #440]
  403334:	cmp	w19, #0x0
  403338:	b.le	40395c <ferror@plt+0x15bc>
  40333c:	stp	x23, x24, [sp, #48]
  403340:	stp	x25, x26, [sp, #64]
  403344:	stp	x27, x28, [sp, #80]
  403348:	mov	w0, #0xffffffff            	// #-1
  40334c:	str	w0, [sp, #124]
  403350:	str	wzr, [sp, #120]
  403354:	mov	x0, #0xffffffffffffffff    	// #-1
  403358:	str	x0, [sp, #104]
  40335c:	mov	x27, x0
  403360:	mov	x23, #0x0                   	// #0
  403364:	mov	w26, #0x0                   	// #0
  403368:	mov	x24, #0x0                   	// #0
  40336c:	str	xzr, [sp, #112]
  403370:	adrp	x22, 410000 <ferror@plt+0xdc60>
  403374:	add	x22, x22, #0x780
  403378:	adrp	x25, 410000 <ferror@plt+0xdc60>
  40337c:	add	x25, x25, #0x470
  403380:	adrp	x28, 410000 <ferror@plt+0xdc60>
  403384:	add	x28, x28, #0x498
  403388:	b	4033dc <ferror@plt+0x103c>
  40338c:	bl	409660 <ferror@plt+0x72c0>
  403390:	mov	x1, x25
  403394:	mov	x0, x21
  403398:	bl	4020e0 <strcmp@plt>
  40339c:	cbnz	w0, 40341c <ferror@plt+0x107c>
  4033a0:	add	x21, x20, #0x8
  4033a4:	sub	w19, w19, #0x1
  4033a8:	cmp	w19, #0x0
  4033ac:	b.le	403408 <ferror@plt+0x1068>
  4033b0:	cbnz	w26, 40340c <ferror@plt+0x106c>
  4033b4:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4033b8:	ldr	w2, [x0, #888]
  4033bc:	ldr	x1, [x20, #8]
  4033c0:	add	x0, sp, #0x90
  4033c4:	bl	409d34 <ferror@plt+0x7994>
  4033c8:	mov	w26, #0x1                   	// #1
  4033cc:	sub	w19, w19, #0x1
  4033d0:	add	x20, x21, #0x8
  4033d4:	cmp	w19, #0x0
  4033d8:	b.le	403854 <ferror@plt+0x14b4>
  4033dc:	ldr	x21, [x20]
  4033e0:	mov	x1, x22
  4033e4:	mov	x0, x21
  4033e8:	bl	4020e0 <strcmp@plt>
  4033ec:	cbnz	w0, 403390 <ferror@plt+0xff0>
  4033f0:	add	x21, x20, #0x8
  4033f4:	sub	w19, w19, #0x1
  4033f8:	cmp	w19, #0x0
  4033fc:	b.le	40338c <ferror@plt+0xfec>
  403400:	ldr	x24, [x20, #8]
  403404:	b	4033cc <ferror@plt+0x102c>
  403408:	bl	409660 <ferror@plt+0x72c0>
  40340c:	ldr	x1, [x20, #8]
  403410:	adrp	x0, 410000 <ferror@plt+0xdc60>
  403414:	add	x0, x0, #0x470
  403418:	bl	40971c <ferror@plt+0x737c>
  40341c:	mov	x1, x28
  403420:	mov	x0, x21
  403424:	bl	4020e0 <strcmp@plt>
  403428:	cbnz	w0, 4034b4 <ferror@plt+0x1114>
  40342c:	add	x21, x20, #0x8
  403430:	sub	w19, w19, #0x1
  403434:	cmp	w19, #0x0
  403438:	b.le	40347c <ferror@plt+0x10dc>
  40343c:	mov	w2, #0x0                   	// #0
  403440:	add	x1, sp, #0x88
  403444:	ldr	x0, [x20, #8]
  403448:	bl	401de0 <strtoul@plt>
  40344c:	mov	x23, x0
  403450:	ldr	x0, [sp, #136]
  403454:	cbz	x0, 403460 <ferror@plt+0x10c0>
  403458:	ldrb	w0, [x0]
  40345c:	cbnz	w0, 403480 <ferror@plt+0x10e0>
  403460:	mov	x0, #0xffff                	// #65535
  403464:	cmp	x23, x0
  403468:	b.ls	4033cc <ferror@plt+0x102c>  // b.plast
  40346c:	ldr	x1, [x20, #8]
  403470:	adrp	x0, 410000 <ferror@plt+0xdc60>
  403474:	add	x0, x0, #0x790
  403478:	bl	4096bc <ferror@plt+0x731c>
  40347c:	bl	409660 <ferror@plt+0x72c0>
  403480:	adrp	x1, 410000 <ferror@plt+0xdc60>
  403484:	add	x1, x1, #0x788
  403488:	ldr	x0, [x20, #8]
  40348c:	bl	402360 <getservbyname@plt>
  403490:	cbz	x0, 4034a4 <ferror@plt+0x1104>
  403494:	ldr	w23, [x0, #16]
  403498:	rev16	w23, w23
  40349c:	and	x23, x23, #0xffff
  4034a0:	b	4033cc <ferror@plt+0x102c>
  4034a4:	ldr	x1, [x20, #8]
  4034a8:	adrp	x0, 410000 <ferror@plt+0xdc60>
  4034ac:	add	x0, x0, #0x790
  4034b0:	bl	4096bc <ferror@plt+0x731c>
  4034b4:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4034b8:	add	x1, x1, #0x4a8
  4034bc:	mov	x0, x21
  4034c0:	bl	4020e0 <strcmp@plt>
  4034c4:	cbnz	w0, 40351c <ferror@plt+0x117c>
  4034c8:	add	x21, x20, #0x8
  4034cc:	sub	w19, w19, #0x1
  4034d0:	cmp	w19, #0x0
  4034d4:	b.le	403518 <ferror@plt+0x1178>
  4034d8:	mov	w2, #0x0                   	// #0
  4034dc:	add	x1, sp, #0x88
  4034e0:	ldr	x0, [x20, #8]
  4034e4:	bl	401de0 <strtoul@plt>
  4034e8:	mov	x27, x0
  4034ec:	ldr	x0, [sp, #136]
  4034f0:	cbz	x0, 4034fc <ferror@plt+0x115c>
  4034f4:	ldrb	w0, [x0]
  4034f8:	cbnz	w0, 403508 <ferror@plt+0x1168>
  4034fc:	cmp	xzr, x27, lsr #24
  403500:	ccmn	x27, #0x1, #0x4, eq  // eq = none
  403504:	b.ne	4033cc <ferror@plt+0x102c>  // b.any
  403508:	ldr	x1, [x20, #8]
  40350c:	adrp	x0, 410000 <ferror@plt+0xdc60>
  403510:	add	x0, x0, #0x7a0
  403514:	bl	4096bc <ferror@plt+0x731c>
  403518:	bl	409660 <ferror@plt+0x72c0>
  40351c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  403520:	add	x1, x1, #0x4c0
  403524:	mov	x0, x21
  403528:	bl	4020e0 <strcmp@plt>
  40352c:	cbnz	w0, 403588 <ferror@plt+0x11e8>
  403530:	add	x21, x20, #0x8
  403534:	sub	w19, w19, #0x1
  403538:	cmp	w19, #0x0
  40353c:	b.le	403584 <ferror@plt+0x11e4>
  403540:	mov	w2, #0x0                   	// #0
  403544:	add	x1, sp, #0x88
  403548:	ldr	x0, [x20, #8]
  40354c:	bl	401de0 <strtoul@plt>
  403550:	str	x0, [sp, #104]
  403554:	ldr	x0, [sp, #136]
  403558:	cbz	x0, 403564 <ferror@plt+0x11c4>
  40355c:	ldrb	w0, [x0]
  403560:	cbnz	w0, 403574 <ferror@plt+0x11d4>
  403564:	ldr	x0, [sp, #104]
  403568:	cmp	xzr, x0, lsr #24
  40356c:	ccmn	x0, #0x1, #0x4, eq  // eq = none
  403570:	b.ne	4033cc <ferror@plt+0x102c>  // b.any
  403574:	ldr	x1, [x20, #8]
  403578:	adrp	x0, 410000 <ferror@plt+0xdc60>
  40357c:	add	x0, x0, #0x7b0
  403580:	bl	4096bc <ferror@plt+0x731c>
  403584:	bl	409660 <ferror@plt+0x72c0>
  403588:	adrp	x1, 410000 <ferror@plt+0xdc60>
  40358c:	add	x1, x1, #0x7c8
  403590:	mov	x0, x21
  403594:	bl	4020e0 <strcmp@plt>
  403598:	cbnz	w0, 4035cc <ferror@plt+0x122c>
  40359c:	add	x21, x20, #0x8
  4035a0:	sub	w19, w19, #0x1
  4035a4:	cmp	w19, #0x0
  4035a8:	b.le	4035c8 <ferror@plt+0x1228>
  4035ac:	ldr	x0, [x20, #8]
  4035b0:	bl	40b990 <ferror@plt+0x95f0>
  4035b4:	str	w0, [sp, #120]
  4035b8:	cbnz	w0, 4033cc <ferror@plt+0x102c>
  4035bc:	ldr	x0, [x20, #8]
  4035c0:	bl	40974c <ferror@plt+0x73ac>
  4035c4:	bl	401e00 <exit@plt>
  4035c8:	bl	409660 <ferror@plt+0x72c0>
  4035cc:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4035d0:	add	x1, x1, #0x540
  4035d4:	mov	x0, x21
  4035d8:	bl	4020e0 <strcmp@plt>
  4035dc:	cbnz	w0, 4035f4 <ferror@plt+0x1254>
  4035e0:	ldrb	w0, [sp, #442]
  4035e4:	orr	w0, w0, #0x2
  4035e8:	strb	w0, [sp, #442]
  4035ec:	mov	x21, x20
  4035f0:	b	4033cc <ferror@plt+0x102c>
  4035f4:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4035f8:	add	x1, x1, #0x568
  4035fc:	mov	x0, x21
  403600:	bl	409878 <ferror@plt+0x74d8>
  403604:	and	w0, w0, #0xff
  403608:	cbnz	w0, 403620 <ferror@plt+0x1280>
  40360c:	ldrb	w0, [sp, #442]
  403610:	orr	w0, w0, #0x4
  403614:	strb	w0, [sp, #442]
  403618:	mov	x21, x20
  40361c:	b	4033cc <ferror@plt+0x102c>
  403620:	adrp	x1, 410000 <ferror@plt+0xdc60>
  403624:	add	x1, x1, #0x548
  403628:	ldr	x0, [x20]
  40362c:	bl	409878 <ferror@plt+0x74d8>
  403630:	and	w0, w0, #0xff
  403634:	cbnz	w0, 40364c <ferror@plt+0x12ac>
  403638:	ldrb	w0, [sp, #442]
  40363c:	orr	w0, w0, #0xffffff80
  403640:	strb	w0, [sp, #442]
  403644:	mov	x21, x20
  403648:	b	4033cc <ferror@plt+0x102c>
  40364c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  403650:	add	x1, x1, #0x7d0
  403654:	ldr	x0, [x20]
  403658:	bl	409878 <ferror@plt+0x74d8>
  40365c:	and	w0, w0, #0xff
  403660:	cbnz	w0, 403678 <ferror@plt+0x12d8>
  403664:	ldrh	w0, [sp, #440]
  403668:	orr	w0, w0, #0x80
  40366c:	strh	w0, [sp, #440]
  403670:	mov	x21, x20
  403674:	b	4033cc <ferror@plt+0x102c>
  403678:	adrp	x1, 410000 <ferror@plt+0xdc60>
  40367c:	add	x1, x1, #0x3d0
  403680:	ldr	x0, [x20]
  403684:	bl	409878 <ferror@plt+0x74d8>
  403688:	and	w0, w0, #0xff
  40368c:	cbz	w0, 403664 <ferror@plt+0x12c4>
  403690:	adrp	x1, 410000 <ferror@plt+0xdc60>
  403694:	add	x1, x1, #0x7d8
  403698:	ldr	x0, [x20]
  40369c:	bl	409878 <ferror@plt+0x74d8>
  4036a0:	and	w0, w0, #0xff
  4036a4:	cbnz	w0, 4036bc <ferror@plt+0x131c>
  4036a8:	ldrh	w0, [sp, #440]
  4036ac:	orr	w0, w0, #0x2
  4036b0:	strh	w0, [sp, #440]
  4036b4:	mov	x21, x20
  4036b8:	b	4033cc <ferror@plt+0x102c>
  4036bc:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4036c0:	add	x1, x1, #0x3e0
  4036c4:	ldr	x0, [x20]
  4036c8:	bl	409878 <ferror@plt+0x74d8>
  4036cc:	and	w0, w0, #0xff
  4036d0:	cbz	w0, 4036a8 <ferror@plt+0x1308>
  4036d4:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4036d8:	add	x1, x1, #0x7e0
  4036dc:	ldr	x0, [x20]
  4036e0:	bl	409878 <ferror@plt+0x74d8>
  4036e4:	and	w0, w0, #0xff
  4036e8:	cbnz	w0, 403704 <ferror@plt+0x1364>
  4036ec:	ldrh	w0, [sp, #440]
  4036f0:	and	w0, w0, #0xffffffbf
  4036f4:	orr	w0, w0, #0x2
  4036f8:	strh	w0, [sp, #440]
  4036fc:	mov	x21, x20
  403700:	b	4033cc <ferror@plt+0x102c>
  403704:	adrp	x1, 410000 <ferror@plt+0xdc60>
  403708:	add	x1, x1, #0x340
  40370c:	ldr	x0, [x20]
  403710:	bl	409878 <ferror@plt+0x74d8>
  403714:	and	w0, w0, #0xff
  403718:	cbnz	w0, 403764 <ferror@plt+0x13c4>
  40371c:	ldr	w0, [sp, #124]
  403720:	tbz	w0, #31, 403750 <ferror@plt+0x13b0>
  403724:	add	x21, x20, #0x8
  403728:	sub	w19, w19, #0x1
  40372c:	cmp	w19, #0x0
  403730:	b.le	403760 <ferror@plt+0x13c0>
  403734:	mov	w2, #0xa                   	// #10
  403738:	mov	x1, #0x0                   	// #0
  40373c:	ldr	x0, [x20, #8]
  403740:	bl	402100 <strtol@plt>
  403744:	sxth	w0, w0
  403748:	str	w0, [sp, #124]
  40374c:	b	4033cc <ferror@plt+0x102c>
  403750:	ldr	x1, [x20]
  403754:	adrp	x0, 410000 <ferror@plt+0xdc60>
  403758:	add	x0, x0, #0x340
  40375c:	bl	40971c <ferror@plt+0x737c>
  403760:	bl	409660 <ferror@plt+0x72c0>
  403764:	adrp	x1, 410000 <ferror@plt+0xdc60>
  403768:	add	x1, x1, #0x7e8
  40376c:	ldr	x0, [x20]
  403770:	bl	409878 <ferror@plt+0x74d8>
  403774:	and	w0, w0, #0xff
  403778:	cbnz	w0, 403790 <ferror@plt+0x13f0>
  40377c:	ldrb	w0, [sp, #442]
  403780:	orr	w0, w0, #0x1
  403784:	strb	w0, [sp, #442]
  403788:	mov	x21, x20
  40378c:	b	4033cc <ferror@plt+0x102c>
  403790:	adrp	x1, 410000 <ferror@plt+0xdc60>
  403794:	add	x1, x1, #0x550
  403798:	ldr	x0, [x20]
  40379c:	bl	409878 <ferror@plt+0x74d8>
  4037a0:	and	w0, w0, #0xff
  4037a4:	cbnz	w0, 4037bc <ferror@plt+0x141c>
  4037a8:	ldrb	w0, [sp, #442]
  4037ac:	orr	w0, w0, #0x10
  4037b0:	strb	w0, [sp, #442]
  4037b4:	mov	x21, x20
  4037b8:	b	4033cc <ferror@plt+0x102c>
  4037bc:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4037c0:	add	x1, x1, #0x570
  4037c4:	ldr	x0, [x20]
  4037c8:	bl	409878 <ferror@plt+0x74d8>
  4037cc:	and	w0, w0, #0xff
  4037d0:	cbnz	w0, 4037e8 <ferror@plt+0x1448>
  4037d4:	ldrb	w0, [sp, #442]
  4037d8:	orr	w0, w0, #0x40
  4037dc:	strb	w0, [sp, #442]
  4037e0:	mov	x21, x20
  4037e4:	b	4033cc <ferror@plt+0x102c>
  4037e8:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4037ec:	add	x1, x1, #0x7f0
  4037f0:	ldr	x0, [x20]
  4037f4:	bl	4020e0 <strcmp@plt>
  4037f8:	cbnz	w0, 40380c <ferror@plt+0x146c>
  4037fc:	add	x20, x20, #0x8
  403800:	sub	w19, w19, #0x1
  403804:	cmp	w19, #0x0
  403808:	b.le	40383c <ferror@plt+0x149c>
  40380c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  403810:	add	x1, x1, #0x298
  403814:	ldr	x0, [x20]
  403818:	bl	409878 <ferror@plt+0x74d8>
  40381c:	and	w0, w0, #0xff
  403820:	cbz	w0, 403840 <ferror@plt+0x14a0>
  403824:	ldr	x0, [sp, #112]
  403828:	cbnz	x0, 403844 <ferror@plt+0x14a4>
  40382c:	ldr	x0, [x20]
  403830:	str	x0, [sp, #112]
  403834:	mov	x21, x20
  403838:	b	4033cc <ferror@plt+0x102c>
  40383c:	bl	409660 <ferror@plt+0x72c0>
  403840:	bl	403230 <ferror@plt+0xe90>
  403844:	ldr	x1, [x20]
  403848:	adrp	x0, 410000 <ferror@plt+0xdc60>
  40384c:	add	x0, x0, #0x7f0
  403850:	bl	40971c <ferror@plt+0x737c>
  403854:	cmp	x24, #0x0
  403858:	ldr	x0, [sp, #112]
  40385c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403860:	b.eq	403950 <ferror@plt+0x15b0>  // b.none
  403864:	ldrb	w0, [sp, #442]
  403868:	tst	w0, #0x6
  40386c:	b.ne	403878 <ferror@plt+0x14d8>  // b.any
  403870:	orr	w0, w0, #0x2
  403874:	strb	w0, [sp, #442]
  403878:	ldrh	w0, [sp, #440]
  40387c:	mov	w1, #0x82                  	// #130
  403880:	tst	w0, w1
  403884:	b.ne	403890 <ferror@plt+0x14f0>  // b.any
  403888:	orr	w0, w0, #0x80
  40388c:	strh	w0, [sp, #440]
  403890:	add	x0, sp, #0x198
  403894:	add	x7, sp, #0x19d
  403898:	add	x6, x0, #0x4
  40389c:	add	x5, x0, #0x3
  4038a0:	add	x4, x0, #0x2
  4038a4:	add	x3, x0, #0x1
  4038a8:	mov	x2, x0
  4038ac:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4038b0:	add	x1, x1, #0x828
  4038b4:	ldr	x0, [sp, #112]
  4038b8:	bl	4022b0 <__isoc99_sscanf@plt>
  4038bc:	cmp	w0, #0x6
  4038c0:	b.ne	403980 <ferror@plt+0x15e0>  // b.any
  4038c4:	mov	w4, #0x6                   	// #6
  4038c8:	add	x3, sp, #0x198
  4038cc:	mov	w2, #0x2                   	// #2
  4038d0:	mov	w1, #0x11c                 	// #284
  4038d4:	add	x0, sp, #0x1a0
  4038d8:	bl	40f868 <ferror@plt+0xd4c8>
  4038dc:	cbnz	w26, 4039ac <ferror@plt+0x160c>
  4038e0:	ldr	w0, [sp, #124]
  4038e4:	tbz	w0, #31, 4039c8 <ferror@plt+0x1628>
  4038e8:	cbnz	x23, 4039e0 <ferror@plt+0x1640>
  4038ec:	cmn	x27, #0x1
  4038f0:	b.ne	4039f8 <ferror@plt+0x1658>  // b.any
  4038f4:	ldr	x0, [sp, #104]
  4038f8:	cmn	x0, #0x1
  4038fc:	b.ne	403a10 <ferror@plt+0x1670>  // b.any
  403900:	ldr	w0, [sp, #120]
  403904:	cbnz	w0, 403a28 <ferror@plt+0x1688>
  403908:	mov	x0, x24
  40390c:	bl	40b990 <ferror@plt+0x95f0>
  403910:	str	w0, [sp, #436]
  403914:	cbz	w0, 403a40 <ferror@plt+0x16a0>
  403918:	mov	x2, #0x0                   	// #0
  40391c:	add	x1, sp, #0x1a0
  403920:	adrp	x0, 427000 <ferror@plt+0x24c60>
  403924:	add	x0, x0, #0x310
  403928:	bl	40f240 <ferror@plt+0xcea0>
  40392c:	asr	w0, w0, #31
  403930:	ldp	x23, x24, [sp, #48]
  403934:	ldp	x25, x26, [sp, #64]
  403938:	ldp	x27, x28, [sp, #80]
  40393c:	ldp	x19, x20, [sp, #16]
  403940:	ldp	x21, x22, [sp, #32]
  403944:	ldp	x29, x30, [sp]
  403948:	add	sp, sp, #0x2c0
  40394c:	ret
  403950:	ldp	x23, x24, [sp, #48]
  403954:	ldp	x25, x26, [sp, #64]
  403958:	ldp	x27, x28, [sp, #80]
  40395c:	adrp	x0, 427000 <ferror@plt+0x24c60>
  403960:	ldr	x3, [x0, #856]
  403964:	mov	x2, #0x2b                  	// #43
  403968:	mov	x1, #0x1                   	// #1
  40396c:	adrp	x0, 410000 <ferror@plt+0xdc60>
  403970:	add	x0, x0, #0x7f8
  403974:	bl	4021c0 <fwrite@plt>
  403978:	mov	w0, #0xffffffff            	// #-1
  40397c:	b	40393c <ferror@plt+0x159c>
  403980:	ldr	x2, [sp, #112]
  403984:	adrp	x1, 410000 <ferror@plt+0xdc60>
  403988:	add	x1, x1, #0x848
  40398c:	adrp	x0, 427000 <ferror@plt+0x24c60>
  403990:	ldr	x0, [x0, #856]
  403994:	bl	402370 <fprintf@plt>
  403998:	mov	w0, #0xffffffff            	// #-1
  40399c:	ldp	x23, x24, [sp, #48]
  4039a0:	ldp	x25, x26, [sp, #64]
  4039a4:	ldp	x27, x28, [sp, #80]
  4039a8:	b	40393c <ferror@plt+0x159c>
  4039ac:	ldrh	w4, [sp, #146]
  4039b0:	add	x3, sp, #0x98
  4039b4:	mov	w2, #0x1                   	// #1
  4039b8:	mov	w1, #0x11c                 	// #284
  4039bc:	add	x0, sp, #0x1a0
  4039c0:	bl	40f868 <ferror@plt+0xd4c8>
  4039c4:	b	4038e0 <ferror@plt+0x1540>
  4039c8:	mov	w3, w0
  4039cc:	mov	w2, #0x5                   	// #5
  4039d0:	mov	w1, #0x11c                 	// #284
  4039d4:	add	x0, sp, #0x1a0
  4039d8:	bl	40f944 <ferror@plt+0xd5a4>
  4039dc:	b	4038e8 <ferror@plt+0x1548>
  4039e0:	rev16	w3, w23
  4039e4:	mov	w2, #0x6                   	// #6
  4039e8:	mov	w1, #0x11c                 	// #284
  4039ec:	add	x0, sp, #0x1a0
  4039f0:	bl	40f944 <ferror@plt+0xd5a4>
  4039f4:	b	4038ec <ferror@plt+0x154c>
  4039f8:	mov	w3, w27
  4039fc:	mov	w2, #0x7                   	// #7
  403a00:	mov	w1, #0x11c                 	// #284
  403a04:	add	x0, sp, #0x1a0
  403a08:	bl	40f964 <ferror@plt+0xd5c4>
  403a0c:	b	4038f4 <ferror@plt+0x1554>
  403a10:	mov	w3, w0
  403a14:	mov	w2, #0xb                   	// #11
  403a18:	mov	w1, #0x11c                 	// #284
  403a1c:	add	x0, sp, #0x1a0
  403a20:	bl	40f964 <ferror@plt+0xd5c4>
  403a24:	b	403900 <ferror@plt+0x1560>
  403a28:	ldr	w3, [sp, #120]
  403a2c:	mov	w2, #0x8                   	// #8
  403a30:	mov	w1, #0x11c                 	// #284
  403a34:	add	x0, sp, #0x1a0
  403a38:	bl	40f964 <ferror@plt+0xd5c4>
  403a3c:	b	403908 <ferror@plt+0x1568>
  403a40:	mov	x0, x24
  403a44:	bl	40974c <ferror@plt+0x73ac>
  403a48:	ldp	x23, x24, [sp, #48]
  403a4c:	ldp	x25, x26, [sp, #64]
  403a50:	ldp	x27, x28, [sp, #80]
  403a54:	b	40393c <ferror@plt+0x159c>
  403a58:	sub	sp, sp, #0x4b0
  403a5c:	stp	x29, x30, [sp]
  403a60:	mov	x29, sp
  403a64:	stp	x19, x20, [sp, #16]
  403a68:	mov	w19, w0
  403a6c:	mov	x20, x1
  403a70:	mov	x2, #0x41c                 	// #1052
  403a74:	mov	w1, #0x0                   	// #0
  403a78:	add	x0, sp, #0x90
  403a7c:	bl	401fc0 <memset@plt>
  403a80:	mov	w0, #0x1c                  	// #28
  403a84:	str	w0, [sp, #144]
  403a88:	mov	w0, #0x1e                  	// #30
  403a8c:	strh	w0, [sp, #148]
  403a90:	mov	w0, #0x1                   	// #1
  403a94:	strh	w0, [sp, #150]
  403a98:	mov	w0, #0x7                   	// #7
  403a9c:	strb	w0, [sp, #160]
  403aa0:	cmp	w19, #0x0
  403aa4:	b.le	403dec <ferror@plt+0x1a4c>
  403aa8:	stp	x21, x22, [sp, #32]
  403aac:	stp	x23, x24, [sp, #48]
  403ab0:	stp	x25, x26, [sp, #64]
  403ab4:	stp	x27, x28, [sp, #80]
  403ab8:	mov	w28, #0xffffffff            	// #-1
  403abc:	str	xzr, [sp, #104]
  403ac0:	mov	x25, #0xffffffffffffffff    	// #-1
  403ac4:	mov	x27, #0x0                   	// #0
  403ac8:	mov	x23, #0x0                   	// #0
  403acc:	adrp	x22, 410000 <ferror@plt+0xdc60>
  403ad0:	add	x22, x22, #0x860
  403ad4:	adrp	x24, 410000 <ferror@plt+0xdc60>
  403ad8:	add	x24, x24, #0x780
  403adc:	adrp	x26, 410000 <ferror@plt+0xdc60>
  403ae0:	add	x26, x26, #0x868
  403ae4:	b	403b0c <ferror@plt+0x176c>
  403ae8:	add	x21, x20, #0x8
  403aec:	sub	w19, w19, #0x1
  403af0:	cmp	w19, #0x0
  403af4:	b.le	403b58 <ferror@plt+0x17b8>
  403af8:	ldr	x23, [x20, #8]
  403afc:	sub	w19, w19, #0x1
  403b00:	add	x20, x21, #0x8
  403b04:	cmp	w19, #0x0
  403b08:	b.le	403ce4 <ferror@plt+0x1944>
  403b0c:	ldr	x21, [x20]
  403b10:	mov	x1, x22
  403b14:	mov	x0, x21
  403b18:	bl	4020e0 <strcmp@plt>
  403b1c:	cbz	w0, 403ae8 <ferror@plt+0x1748>
  403b20:	mov	x1, x24
  403b24:	mov	x0, x21
  403b28:	bl	4020e0 <strcmp@plt>
  403b2c:	cbz	w0, 403ae8 <ferror@plt+0x1748>
  403b30:	mov	x1, x26
  403b34:	mov	x0, x21
  403b38:	bl	4020e0 <strcmp@plt>
  403b3c:	cbnz	w0, 403b60 <ferror@plt+0x17c0>
  403b40:	add	x21, x20, #0x8
  403b44:	sub	w19, w19, #0x1
  403b48:	cmp	w19, #0x0
  403b4c:	b.le	403b5c <ferror@plt+0x17bc>
  403b50:	ldr	x27, [x20, #8]
  403b54:	b	403afc <ferror@plt+0x175c>
  403b58:	bl	409660 <ferror@plt+0x72c0>
  403b5c:	bl	409660 <ferror@plt+0x72c0>
  403b60:	adrp	x1, 410000 <ferror@plt+0xdc60>
  403b64:	add	x1, x1, #0x4a8
  403b68:	mov	x0, x21
  403b6c:	bl	4020e0 <strcmp@plt>
  403b70:	cbnz	w0, 403bc8 <ferror@plt+0x1828>
  403b74:	add	x21, x20, #0x8
  403b78:	sub	w19, w19, #0x1
  403b7c:	cmp	w19, #0x0
  403b80:	b.le	403bc4 <ferror@plt+0x1824>
  403b84:	mov	w2, #0x0                   	// #0
  403b88:	add	x1, sp, #0x78
  403b8c:	ldr	x0, [x20, #8]
  403b90:	bl	401de0 <strtoul@plt>
  403b94:	mov	x25, x0
  403b98:	ldr	x0, [sp, #120]
  403b9c:	cbz	x0, 403ba8 <ferror@plt+0x1808>
  403ba0:	ldrb	w0, [x0]
  403ba4:	cbnz	w0, 403bb4 <ferror@plt+0x1814>
  403ba8:	cmp	xzr, x25, lsr #24
  403bac:	ccmn	x25, #0x1, #0x4, eq  // eq = none
  403bb0:	b.ne	403afc <ferror@plt+0x175c>  // b.any
  403bb4:	ldr	x1, [x20, #8]
  403bb8:	adrp	x0, 410000 <ferror@plt+0xdc60>
  403bbc:	add	x0, x0, #0x7a0
  403bc0:	bl	4096bc <ferror@plt+0x731c>
  403bc4:	bl	409660 <ferror@plt+0x72c0>
  403bc8:	adrp	x1, 410000 <ferror@plt+0xdc60>
  403bcc:	add	x1, x1, #0x540
  403bd0:	mov	x0, x21
  403bd4:	bl	4020e0 <strcmp@plt>
  403bd8:	cbnz	w0, 403bf0 <ferror@plt+0x1850>
  403bdc:	ldrb	w0, [sp, #170]
  403be0:	orr	w0, w0, #0x2
  403be4:	strb	w0, [sp, #170]
  403be8:	mov	x21, x20
  403bec:	b	403afc <ferror@plt+0x175c>
  403bf0:	adrp	x1, 410000 <ferror@plt+0xdc60>
  403bf4:	add	x1, x1, #0x568
  403bf8:	mov	x0, x21
  403bfc:	bl	409878 <ferror@plt+0x74d8>
  403c00:	and	w0, w0, #0xff
  403c04:	cbnz	w0, 403c1c <ferror@plt+0x187c>
  403c08:	ldrb	w0, [sp, #170]
  403c0c:	orr	w0, w0, #0x4
  403c10:	strb	w0, [sp, #170]
  403c14:	mov	x21, x20
  403c18:	b	403afc <ferror@plt+0x175c>
  403c1c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  403c20:	add	x1, x1, #0x340
  403c24:	ldr	x0, [x20]
  403c28:	bl	409878 <ferror@plt+0x74d8>
  403c2c:	and	w0, w0, #0xff
  403c30:	cbnz	w0, 403c74 <ferror@plt+0x18d4>
  403c34:	tbz	w28, #31, 403c60 <ferror@plt+0x18c0>
  403c38:	add	x21, x20, #0x8
  403c3c:	sub	w19, w19, #0x1
  403c40:	cmp	w19, #0x0
  403c44:	b.le	403c70 <ferror@plt+0x18d0>
  403c48:	mov	w2, #0xa                   	// #10
  403c4c:	mov	x1, #0x0                   	// #0
  403c50:	ldr	x0, [x20, #8]
  403c54:	bl	402100 <strtol@plt>
  403c58:	sxth	w28, w0
  403c5c:	b	403afc <ferror@plt+0x175c>
  403c60:	ldr	x1, [x20]
  403c64:	adrp	x0, 410000 <ferror@plt+0xdc60>
  403c68:	add	x0, x0, #0x340
  403c6c:	bl	40971c <ferror@plt+0x737c>
  403c70:	bl	409660 <ferror@plt+0x72c0>
  403c74:	adrp	x1, 410000 <ferror@plt+0xdc60>
  403c78:	add	x1, x1, #0x7f0
  403c7c:	ldr	x0, [x20]
  403c80:	bl	4020e0 <strcmp@plt>
  403c84:	cbnz	w0, 403cc8 <ferror@plt+0x1928>
  403c88:	add	x21, x20, #0x8
  403c8c:	sub	w19, w19, #0x1
  403c90:	cmp	w19, #0x0
  403c94:	b.le	403cc4 <ferror@plt+0x1924>
  403c98:	adrp	x1, 410000 <ferror@plt+0xdc60>
  403c9c:	add	x1, x1, #0x298
  403ca0:	ldr	x0, [x21]
  403ca4:	bl	409878 <ferror@plt+0x74d8>
  403ca8:	and	w0, w0, #0xff
  403cac:	cbz	w0, 403cd0 <ferror@plt+0x1930>
  403cb0:	ldr	x0, [sp, #104]
  403cb4:	cbnz	x0, 403cd4 <ferror@plt+0x1934>
  403cb8:	ldr	x0, [x21]
  403cbc:	str	x0, [sp, #104]
  403cc0:	b	403afc <ferror@plt+0x175c>
  403cc4:	bl	409660 <ferror@plt+0x72c0>
  403cc8:	mov	x21, x20
  403ccc:	b	403c98 <ferror@plt+0x18f8>
  403cd0:	bl	403230 <ferror@plt+0xe90>
  403cd4:	ldr	x1, [x21]
  403cd8:	adrp	x0, 410000 <ferror@plt+0xdc60>
  403cdc:	add	x0, x0, #0x7f0
  403ce0:	bl	40971c <ferror@plt+0x737c>
  403ce4:	orr	x0, x23, x27
  403ce8:	cmp	x0, #0x0
  403cec:	ldr	x0, [sp, #104]
  403cf0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403cf4:	b.eq	403ddc <ferror@plt+0x1a3c>  // b.none
  403cf8:	add	x0, sp, #0x80
  403cfc:	add	x7, sp, #0x85
  403d00:	add	x6, x0, #0x4
  403d04:	add	x5, x0, #0x3
  403d08:	add	x4, x0, #0x2
  403d0c:	add	x3, x0, #0x1
  403d10:	mov	x2, x0
  403d14:	adrp	x1, 410000 <ferror@plt+0xdc60>
  403d18:	add	x1, x1, #0x828
  403d1c:	ldr	x0, [sp, #104]
  403d20:	bl	4022b0 <__isoc99_sscanf@plt>
  403d24:	cmp	w0, #0x6
  403d28:	b.ne	403e10 <ferror@plt+0x1a70>  // b.any
  403d2c:	mov	w4, #0x6                   	// #6
  403d30:	add	x3, sp, #0x80
  403d34:	mov	w2, #0x2                   	// #2
  403d38:	mov	w1, #0x41c                 	// #1052
  403d3c:	add	x0, sp, #0x90
  403d40:	bl	40f868 <ferror@plt+0xd4c8>
  403d44:	tbz	w28, #31, 403e40 <ferror@plt+0x1aa0>
  403d48:	cmn	x25, #0x1
  403d4c:	b.ne	403e58 <ferror@plt+0x1ab8>  // b.any
  403d50:	cbz	x23, 403d64 <ferror@plt+0x19c4>
  403d54:	mov	x0, x23
  403d58:	bl	40b990 <ferror@plt+0x95f0>
  403d5c:	str	w0, [sp, #164]
  403d60:	cbz	w0, 403e70 <ferror@plt+0x1ad0>
  403d64:	cbz	x27, 403d88 <ferror@plt+0x19e8>
  403d68:	mov	x0, x27
  403d6c:	bl	40b990 <ferror@plt+0x95f0>
  403d70:	mov	w3, w0
  403d74:	cbz	w0, 403ea0 <ferror@plt+0x1b00>
  403d78:	mov	w2, #0x9                   	// #9
  403d7c:	mov	w1, #0x41c                 	// #1052
  403d80:	add	x0, sp, #0x90
  403d84:	bl	40f964 <ferror@plt+0xd5c4>
  403d88:	add	x2, sp, #0x88
  403d8c:	add	x1, sp, #0x90
  403d90:	adrp	x0, 427000 <ferror@plt+0x24c60>
  403d94:	add	x0, x0, #0x310
  403d98:	bl	40f240 <ferror@plt+0xcea0>
  403d9c:	tbnz	w0, #31, 403f04 <ferror@plt+0x1b64>
  403da0:	adrp	x0, 427000 <ferror@plt+0x24c60>
  403da4:	ldr	x1, [x0, #864]
  403da8:	ldr	x0, [sp, #136]
  403dac:	bl	402bf4 <ferror@plt+0x854>
  403db0:	mov	w1, w0
  403db4:	mov	w0, #0x0                   	// #0
  403db8:	tbnz	w1, #31, 403ed0 <ferror@plt+0x1b30>
  403dbc:	ldp	x21, x22, [sp, #32]
  403dc0:	ldp	x23, x24, [sp, #48]
  403dc4:	ldp	x25, x26, [sp, #64]
  403dc8:	ldp	x27, x28, [sp, #80]
  403dcc:	ldp	x19, x20, [sp, #16]
  403dd0:	ldp	x29, x30, [sp]
  403dd4:	add	sp, sp, #0x4b0
  403dd8:	ret
  403ddc:	ldp	x21, x22, [sp, #32]
  403de0:	ldp	x23, x24, [sp, #48]
  403de4:	ldp	x25, x26, [sp, #64]
  403de8:	ldp	x27, x28, [sp, #80]
  403dec:	adrp	x0, 427000 <ferror@plt+0x24c60>
  403df0:	ldr	x3, [x0, #856]
  403df4:	mov	x2, #0x35                  	// #53
  403df8:	mov	x1, #0x1                   	// #1
  403dfc:	adrp	x0, 410000 <ferror@plt+0xdc60>
  403e00:	add	x0, x0, #0x870
  403e04:	bl	4021c0 <fwrite@plt>
  403e08:	mov	w0, #0xffffffff            	// #-1
  403e0c:	b	403dcc <ferror@plt+0x1a2c>
  403e10:	ldr	x2, [sp, #104]
  403e14:	adrp	x1, 410000 <ferror@plt+0xdc60>
  403e18:	add	x1, x1, #0x848
  403e1c:	adrp	x0, 427000 <ferror@plt+0x24c60>
  403e20:	ldr	x0, [x0, #856]
  403e24:	bl	402370 <fprintf@plt>
  403e28:	mov	w0, #0xffffffff            	// #-1
  403e2c:	ldp	x21, x22, [sp, #32]
  403e30:	ldp	x23, x24, [sp, #48]
  403e34:	ldp	x25, x26, [sp, #64]
  403e38:	ldp	x27, x28, [sp, #80]
  403e3c:	b	403dcc <ferror@plt+0x1a2c>
  403e40:	mov	w3, w28
  403e44:	mov	w2, #0x5                   	// #5
  403e48:	mov	w1, #0x41c                 	// #1052
  403e4c:	add	x0, sp, #0x90
  403e50:	bl	40f944 <ferror@plt+0xd5a4>
  403e54:	b	403d48 <ferror@plt+0x19a8>
  403e58:	mov	w3, w25
  403e5c:	mov	w2, #0x7                   	// #7
  403e60:	mov	w1, #0x41c                 	// #1052
  403e64:	add	x0, sp, #0x90
  403e68:	bl	40f964 <ferror@plt+0xd5c4>
  403e6c:	b	403d50 <ferror@plt+0x19b0>
  403e70:	mov	x2, x23
  403e74:	adrp	x1, 410000 <ferror@plt+0xdc60>
  403e78:	add	x1, x1, #0x8a8
  403e7c:	adrp	x0, 427000 <ferror@plt+0x24c60>
  403e80:	ldr	x0, [x0, #856]
  403e84:	bl	402370 <fprintf@plt>
  403e88:	mov	w0, #0xffffffff            	// #-1
  403e8c:	ldp	x21, x22, [sp, #32]
  403e90:	ldp	x23, x24, [sp, #48]
  403e94:	ldp	x25, x26, [sp, #64]
  403e98:	ldp	x27, x28, [sp, #80]
  403e9c:	b	403dcc <ferror@plt+0x1a2c>
  403ea0:	mov	x2, x27
  403ea4:	adrp	x1, 410000 <ferror@plt+0xdc60>
  403ea8:	add	x1, x1, #0x8c8
  403eac:	adrp	x0, 427000 <ferror@plt+0x24c60>
  403eb0:	ldr	x0, [x0, #856]
  403eb4:	bl	402370 <fprintf@plt>
  403eb8:	mov	w0, #0xffffffff            	// #-1
  403ebc:	ldp	x21, x22, [sp, #32]
  403ec0:	ldp	x23, x24, [sp, #48]
  403ec4:	ldp	x25, x26, [sp, #64]
  403ec8:	ldp	x27, x28, [sp, #80]
  403ecc:	b	403dcc <ferror@plt+0x1a2c>
  403ed0:	adrp	x0, 427000 <ferror@plt+0x24c60>
  403ed4:	ldr	x3, [x0, #856]
  403ed8:	mov	x2, #0xd                   	// #13
  403edc:	mov	x1, #0x1                   	// #1
  403ee0:	adrp	x0, 410000 <ferror@plt+0xdc60>
  403ee4:	add	x0, x0, #0x8e8
  403ee8:	bl	4021c0 <fwrite@plt>
  403eec:	mov	w0, #0xffffffff            	// #-1
  403ef0:	ldp	x21, x22, [sp, #32]
  403ef4:	ldp	x23, x24, [sp, #48]
  403ef8:	ldp	x25, x26, [sp, #64]
  403efc:	ldp	x27, x28, [sp, #80]
  403f00:	b	403dcc <ferror@plt+0x1a2c>
  403f04:	mov	w0, #0xfffffffe            	// #-2
  403f08:	ldp	x21, x22, [sp, #32]
  403f0c:	ldp	x23, x24, [sp, #48]
  403f10:	ldp	x25, x26, [sp, #64]
  403f14:	ldp	x27, x28, [sp, #80]
  403f18:	b	403dcc <ferror@plt+0x1a2c>
  403f1c:	stp	x29, x30, [sp, #-112]!
  403f20:	mov	x29, sp
  403f24:	cmp	w0, #0x0
  403f28:	b.le	404260 <ferror@plt+0x1ec0>
  403f2c:	stp	x19, x20, [sp, #16]
  403f30:	stp	x21, x22, [sp, #32]
  403f34:	stp	x23, x24, [sp, #48]
  403f38:	stp	x25, x26, [sp, #64]
  403f3c:	str	x27, [sp, #80]
  403f40:	mov	w19, w0
  403f44:	mov	x20, x1
  403f48:	mov	x26, #0x0                   	// #0
  403f4c:	mov	x23, #0x0                   	// #0
  403f50:	adrp	x22, 410000 <ferror@plt+0xdc60>
  403f54:	add	x22, x22, #0x860
  403f58:	adrp	x24, 410000 <ferror@plt+0xdc60>
  403f5c:	add	x24, x24, #0x780
  403f60:	adrp	x25, 410000 <ferror@plt+0xdc60>
  403f64:	add	x25, x25, #0x868
  403f68:	b	403f90 <ferror@plt+0x1bf0>
  403f6c:	add	x21, x20, #0x8
  403f70:	sub	w19, w19, #0x1
  403f74:	cmp	w19, #0x0
  403f78:	b.le	403fdc <ferror@plt+0x1c3c>
  403f7c:	ldr	x23, [x20, #8]
  403f80:	sub	w19, w19, #0x1
  403f84:	add	x20, x21, #0x8
  403f88:	cmp	w19, #0x0
  403f8c:	b.le	4041b0 <ferror@plt+0x1e10>
  403f90:	ldr	x21, [x20]
  403f94:	mov	x1, x22
  403f98:	mov	x0, x21
  403f9c:	bl	4020e0 <strcmp@plt>
  403fa0:	cbz	w0, 403f6c <ferror@plt+0x1bcc>
  403fa4:	mov	x1, x24
  403fa8:	mov	x0, x21
  403fac:	bl	4020e0 <strcmp@plt>
  403fb0:	cbz	w0, 403f6c <ferror@plt+0x1bcc>
  403fb4:	mov	x1, x25
  403fb8:	mov	x0, x21
  403fbc:	bl	4020e0 <strcmp@plt>
  403fc0:	cbnz	w0, 403fe4 <ferror@plt+0x1c44>
  403fc4:	add	x21, x20, #0x8
  403fc8:	sub	w19, w19, #0x1
  403fcc:	cmp	w19, #0x0
  403fd0:	b.le	403fe0 <ferror@plt+0x1c40>
  403fd4:	ldr	x26, [x20, #8]
  403fd8:	b	403f80 <ferror@plt+0x1be0>
  403fdc:	bl	409660 <ferror@plt+0x72c0>
  403fe0:	bl	409660 <ferror@plt+0x72c0>
  403fe4:	adrp	x1, 410000 <ferror@plt+0xdc60>
  403fe8:	add	x1, x1, #0x340
  403fec:	mov	x0, x21
  403ff0:	bl	4020e0 <strcmp@plt>
  403ff4:	cbnz	w0, 404044 <ferror@plt+0x1ca4>
  403ff8:	add	x21, x20, #0x8
  403ffc:	sub	w19, w19, #0x1
  404000:	cmp	w19, #0x0
  404004:	b.le	404030 <ferror@plt+0x1c90>
  404008:	adrp	x0, 427000 <ferror@plt+0x24c60>
  40400c:	ldr	w0, [x0, #944]
  404010:	cbnz	w0, 404034 <ferror@plt+0x1c94>
  404014:	mov	w2, #0xa                   	// #10
  404018:	mov	x1, #0x0                   	// #0
  40401c:	ldr	x0, [x20, #8]
  404020:	bl	402100 <strtol@plt>
  404024:	adrp	x1, 427000 <ferror@plt+0x24c60>
  404028:	str	w0, [x1, #944]
  40402c:	b	403f80 <ferror@plt+0x1be0>
  404030:	bl	409660 <ferror@plt+0x72c0>
  404034:	ldr	x1, [x20, #8]
  404038:	adrp	x0, 410000 <ferror@plt+0xdc60>
  40403c:	add	x0, x0, #0x340
  404040:	bl	4096ec <ferror@plt+0x734c>
  404044:	adrp	x1, 410000 <ferror@plt+0xdc60>
  404048:	add	x1, x1, #0x918
  40404c:	mov	x0, x21
  404050:	bl	4020e0 <strcmp@plt>
  404054:	cbnz	w0, 40418c <ferror@plt+0x1dec>
  404058:	add	x21, x20, #0x8
  40405c:	sub	w19, w19, #0x1
  404060:	cmp	w19, #0x0
  404064:	b.le	4040a8 <ferror@plt+0x1d08>
  404068:	ldr	x27, [x20, #8]
  40406c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  404070:	add	x1, x1, #0x3d0
  404074:	mov	x0, x27
  404078:	bl	409878 <ferror@plt+0x74d8>
  40407c:	and	w0, w0, #0xff
  404080:	cbnz	w0, 4040ac <ferror@plt+0x1d0c>
  404084:	mov	w0, #0x80                  	// #128
  404088:	str	w0, [sp, #108]
  40408c:	adrp	x0, 427000 <ferror@plt+0x24c60>
  404090:	add	x0, x0, #0x388
  404094:	ldr	w1, [x0, #36]
  404098:	ldr	w2, [sp, #108]
  40409c:	orr	w1, w1, w2
  4040a0:	str	w1, [x0, #36]
  4040a4:	b	403f80 <ferror@plt+0x1be0>
  4040a8:	bl	409660 <ferror@plt+0x72c0>
  4040ac:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4040b0:	add	x1, x1, #0x3e0
  4040b4:	mov	x0, x27
  4040b8:	bl	409878 <ferror@plt+0x74d8>
  4040bc:	and	w0, w0, #0xff
  4040c0:	cbnz	w0, 4040d0 <ferror@plt+0x1d30>
  4040c4:	mov	w0, #0x40                  	// #64
  4040c8:	str	w0, [sp, #108]
  4040cc:	b	40408c <ferror@plt+0x1cec>
  4040d0:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4040d4:	add	x1, x1, #0x7d8
  4040d8:	mov	x0, x27
  4040dc:	bl	409878 <ferror@plt+0x74d8>
  4040e0:	and	w0, w0, #0xff
  4040e4:	cbz	w0, 4040c4 <ferror@plt+0x1d24>
  4040e8:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4040ec:	add	x1, x1, #0x3c8
  4040f0:	mov	x0, x27
  4040f4:	bl	409878 <ferror@plt+0x74d8>
  4040f8:	and	w0, w0, #0xff
  4040fc:	cbnz	w0, 40410c <ferror@plt+0x1d6c>
  404100:	mov	w0, #0x4                   	// #4
  404104:	str	w0, [sp, #108]
  404108:	b	40408c <ferror@plt+0x1cec>
  40410c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  404110:	add	x1, x1, #0x8f8
  404114:	mov	x0, x27
  404118:	bl	409878 <ferror@plt+0x74d8>
  40411c:	and	w0, w0, #0xff
  404120:	cbnz	w0, 404130 <ferror@plt+0x1d90>
  404124:	mov	w0, #0x2                   	// #2
  404128:	str	w0, [sp, #108]
  40412c:	b	40408c <ferror@plt+0x1cec>
  404130:	adrp	x1, 410000 <ferror@plt+0xdc60>
  404134:	add	x1, x1, #0x7e0
  404138:	mov	x0, x27
  40413c:	bl	409878 <ferror@plt+0x74d8>
  404140:	and	w0, w0, #0xff
  404144:	cbz	w0, 404124 <ferror@plt+0x1d84>
  404148:	adrp	x1, 410000 <ferror@plt+0xdc60>
  40414c:	add	x1, x1, #0x908
  404150:	mov	x0, x27
  404154:	bl	4020e0 <strcmp@plt>
  404158:	cbnz	w0, 404168 <ferror@plt+0x1dc8>
  40415c:	mov	w0, #0xffffffff            	// #-1
  404160:	str	w0, [sp, #108]
  404164:	b	40408c <ferror@plt+0x1cec>
  404168:	mov	w2, #0x0                   	// #0
  40416c:	mov	x1, x27
  404170:	add	x0, sp, #0x6c
  404174:	bl	408968 <ferror@plt+0x65c8>
  404178:	cbz	w0, 40408c <ferror@plt+0x1cec>
  40417c:	ldr	x1, [x20, #8]
  404180:	adrp	x0, 410000 <ferror@plt+0xdc60>
  404184:	add	x0, x0, #0x910
  404188:	bl	4096bc <ferror@plt+0x731c>
  40418c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  404190:	add	x1, x1, #0x298
  404194:	mov	x0, x21
  404198:	bl	409878 <ferror@plt+0x74d8>
  40419c:	and	w0, w0, #0xff
  4041a0:	cbz	w0, 4041ac <ferror@plt+0x1e0c>
  4041a4:	mov	x21, x20
  4041a8:	b	403f80 <ferror@plt+0x1be0>
  4041ac:	bl	403230 <ferror@plt+0xe90>
  4041b0:	cbz	x26, 4041c8 <ferror@plt+0x1e28>
  4041b4:	mov	x0, x26
  4041b8:	bl	40b990 <ferror@plt+0x95f0>
  4041bc:	cbz	w0, 4041f8 <ferror@plt+0x1e58>
  4041c0:	adrp	x1, 427000 <ferror@plt+0x24c60>
  4041c4:	str	w0, [x1, #952]
  4041c8:	cbz	x23, 40424c <ferror@plt+0x1eac>
  4041cc:	mov	x0, x23
  4041d0:	bl	40b990 <ferror@plt+0x95f0>
  4041d4:	adrp	x1, 427000 <ferror@plt+0x24c60>
  4041d8:	str	w0, [x1, #936]
  4041dc:	cbz	w0, 40422c <ferror@plt+0x1e8c>
  4041e0:	ldp	x19, x20, [sp, #16]
  4041e4:	ldp	x21, x22, [sp, #32]
  4041e8:	ldp	x23, x24, [sp, #48]
  4041ec:	ldp	x25, x26, [sp, #64]
  4041f0:	ldr	x27, [sp, #80]
  4041f4:	b	404260 <ferror@plt+0x1ec0>
  4041f8:	mov	x2, x26
  4041fc:	adrp	x1, 410000 <ferror@plt+0xdc60>
  404200:	add	x1, x1, #0x8c8
  404204:	adrp	x0, 427000 <ferror@plt+0x24c60>
  404208:	ldr	x0, [x0, #856]
  40420c:	bl	402370 <fprintf@plt>
  404210:	mov	w0, #0xffffffff            	// #-1
  404214:	ldp	x19, x20, [sp, #16]
  404218:	ldp	x21, x22, [sp, #32]
  40421c:	ldp	x23, x24, [sp, #48]
  404220:	ldp	x25, x26, [sp, #64]
  404224:	ldr	x27, [sp, #80]
  404228:	b	4042cc <ferror@plt+0x1f2c>
  40422c:	mov	x0, x23
  404230:	bl	40974c <ferror@plt+0x73ac>
  404234:	ldp	x19, x20, [sp, #16]
  404238:	ldp	x21, x22, [sp, #32]
  40423c:	ldp	x23, x24, [sp, #48]
  404240:	ldp	x25, x26, [sp, #64]
  404244:	ldr	x27, [sp, #80]
  404248:	b	4042cc <ferror@plt+0x1f2c>
  40424c:	ldp	x19, x20, [sp, #16]
  404250:	ldp	x21, x22, [sp, #32]
  404254:	ldp	x23, x24, [sp, #48]
  404258:	ldp	x25, x26, [sp, #64]
  40425c:	ldr	x27, [sp, #80]
  404260:	adrp	x0, 427000 <ferror@plt+0x24c60>
  404264:	ldr	w0, [x0, #832]
  404268:	tbz	w0, #2, 4042d4 <ferror@plt+0x1f34>
  40426c:	adrp	x2, 403000 <ferror@plt+0xc60>
  404270:	add	x2, x2, #0x29c
  404274:	mov	w1, #0x7                   	// #7
  404278:	adrp	x0, 427000 <ferror@plt+0x24c60>
  40427c:	add	x0, x0, #0x310
  404280:	bl	40e768 <ferror@plt+0xc3c8>
  404284:	tbnz	w0, #31, 4042ec <ferror@plt+0x1f4c>
  404288:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40428c:	ldr	w0, [x0, #3660]
  404290:	bl	40c2ec <ferror@plt+0x9f4c>
  404294:	mov	w3, #0x0                   	// #0
  404298:	adrp	x0, 427000 <ferror@plt+0x24c60>
  40429c:	ldr	x2, [x0, #864]
  4042a0:	adrp	x1, 402000 <strcasecmp@plt>
  4042a4:	add	x1, x1, #0xbf4
  4042a8:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4042ac:	add	x0, x0, #0x310
  4042b0:	bl	40ee78 <ferror@plt+0xcad8>
  4042b4:	tbnz	w0, #31, 404314 <ferror@plt+0x1f74>
  4042b8:	bl	40c304 <ferror@plt+0x9f64>
  4042bc:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4042c0:	ldr	x0, [x0, #864]
  4042c4:	bl	4021e0 <fflush@plt>
  4042c8:	mov	w0, #0x0                   	// #0
  4042cc:	ldp	x29, x30, [sp], #112
  4042d0:	ret
  4042d4:	adrp	x1, 403000 <ferror@plt+0xc60>
  4042d8:	add	x1, x1, #0x25c
  4042dc:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4042e0:	add	x0, x0, #0x310
  4042e4:	bl	40eb18 <ferror@plt+0xc778>
  4042e8:	b	404284 <ferror@plt+0x1ee4>
  4042ec:	stp	x19, x20, [sp, #16]
  4042f0:	stp	x21, x22, [sp, #32]
  4042f4:	stp	x23, x24, [sp, #48]
  4042f8:	stp	x25, x26, [sp, #64]
  4042fc:	str	x27, [sp, #80]
  404300:	adrp	x0, 410000 <ferror@plt+0xdc60>
  404304:	add	x0, x0, #0x920
  404308:	bl	401e20 <perror@plt>
  40430c:	mov	w0, #0x1                   	// #1
  404310:	bl	401e00 <exit@plt>
  404314:	stp	x19, x20, [sp, #16]
  404318:	stp	x21, x22, [sp, #32]
  40431c:	stp	x23, x24, [sp, #48]
  404320:	stp	x25, x26, [sp, #64]
  404324:	str	x27, [sp, #80]
  404328:	adrp	x0, 427000 <ferror@plt+0x24c60>
  40432c:	ldr	x3, [x0, #856]
  404330:	mov	x2, #0x10                  	// #16
  404334:	mov	x1, #0x1                   	// #1
  404338:	adrp	x0, 410000 <ferror@plt+0xdc60>
  40433c:	add	x0, x0, #0x940
  404340:	bl	4021c0 <fwrite@plt>
  404344:	mov	w0, #0x1                   	// #1
  404348:	bl	401e00 <exit@plt>
  40434c:	stp	x29, x30, [sp, #-32]!
  404350:	mov	x29, sp
  404354:	stp	x19, x20, [sp, #16]
  404358:	mov	w20, w0
  40435c:	mov	x19, x1
  404360:	adrp	x0, 427000 <ferror@plt+0x24c60>
  404364:	add	x0, x0, #0x310
  404368:	bl	40ba78 <ferror@plt+0x96d8>
  40436c:	cmp	w20, #0x0
  404370:	b.le	4044d0 <ferror@plt+0x2130>
  404374:	adrp	x1, 410000 <ferror@plt+0xdc60>
  404378:	add	x1, x1, #0x958
  40437c:	ldr	x0, [x19]
  404380:	bl	409878 <ferror@plt+0x74d8>
  404384:	and	w1, w0, #0xff
  404388:	cbz	w1, 40442c <ferror@plt+0x208c>
  40438c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  404390:	add	x1, x1, #0x960
  404394:	ldr	x0, [x19]
  404398:	bl	409878 <ferror@plt+0x74d8>
  40439c:	and	w0, w0, #0xff
  4043a0:	cbz	w0, 404444 <ferror@plt+0x20a4>
  4043a4:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4043a8:	add	x1, x1, #0x968
  4043ac:	ldr	x0, [x19]
  4043b0:	bl	409878 <ferror@plt+0x74d8>
  4043b4:	and	w0, w0, #0xff
  4043b8:	cbz	w0, 40445c <ferror@plt+0x20bc>
  4043bc:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4043c0:	add	x1, x1, #0x970
  4043c4:	ldr	x0, [x19]
  4043c8:	bl	409878 <ferror@plt+0x74d8>
  4043cc:	and	w0, w0, #0xff
  4043d0:	cbz	w0, 404474 <ferror@plt+0x20d4>
  4043d4:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4043d8:	add	x1, x1, #0x978
  4043dc:	ldr	x0, [x19]
  4043e0:	bl	409878 <ferror@plt+0x74d8>
  4043e4:	and	w0, w0, #0xff
  4043e8:	cbz	w0, 40448c <ferror@plt+0x20ec>
  4043ec:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4043f0:	add	x1, x1, #0x980
  4043f4:	ldr	x0, [x19]
  4043f8:	bl	409878 <ferror@plt+0x74d8>
  4043fc:	and	w0, w0, #0xff
  404400:	cbz	w0, 40441c <ferror@plt+0x207c>
  404404:	adrp	x1, 410000 <ferror@plt+0xdc60>
  404408:	add	x1, x1, #0x988
  40440c:	ldr	x0, [x19]
  404410:	bl	409878 <ferror@plt+0x74d8>
  404414:	and	w0, w0, #0xff
  404418:	cbnz	w0, 40449c <ferror@plt+0x20fc>
  40441c:	add	x1, x19, #0x8
  404420:	sub	w0, w20, #0x1
  404424:	bl	403f1c <ferror@plt+0x1b7c>
  404428:	b	4044dc <ferror@plt+0x213c>
  40442c:	add	x3, x19, #0x8
  404430:	sub	w2, w20, #0x1
  404434:	mov	w1, #0x600                 	// #1536
  404438:	mov	w0, #0x1c                  	// #28
  40443c:	bl	4032dc <ferror@plt+0xf3c>
  404440:	b	4044dc <ferror@plt+0x213c>
  404444:	add	x3, x19, #0x8
  404448:	sub	w2, w20, #0x1
  40444c:	mov	w1, #0xc00                 	// #3072
  404450:	mov	w0, #0x1c                  	// #28
  404454:	bl	4032dc <ferror@plt+0xf3c>
  404458:	b	4044dc <ferror@plt+0x213c>
  40445c:	add	x3, x19, #0x8
  404460:	sub	w2, w20, #0x1
  404464:	mov	w1, #0x500                 	// #1280
  404468:	mov	w0, #0x1c                  	// #28
  40446c:	bl	4032dc <ferror@plt+0xf3c>
  404470:	b	4044dc <ferror@plt+0x213c>
  404474:	add	x3, x19, #0x8
  404478:	sub	w2, w20, #0x1
  40447c:	mov	w1, #0x0                   	// #0
  404480:	mov	w0, #0x1d                  	// #29
  404484:	bl	4032dc <ferror@plt+0xf3c>
  404488:	b	4044dc <ferror@plt+0x213c>
  40448c:	add	x1, x19, #0x8
  404490:	sub	w0, w20, #0x1
  404494:	bl	403a58 <ferror@plt+0x16b8>
  404498:	b	4044dc <ferror@plt+0x213c>
  40449c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4044a0:	add	x1, x1, #0x990
  4044a4:	ldr	x0, [x19]
  4044a8:	bl	409878 <ferror@plt+0x74d8>
  4044ac:	and	w0, w0, #0xff
  4044b0:	cbz	w0, 40441c <ferror@plt+0x207c>
  4044b4:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4044b8:	add	x1, x1, #0x298
  4044bc:	ldr	x0, [x19]
  4044c0:	bl	409878 <ferror@plt+0x74d8>
  4044c4:	and	w0, w0, #0xff
  4044c8:	cbnz	w0, 4044e8 <ferror@plt+0x2148>
  4044cc:	bl	403230 <ferror@plt+0xe90>
  4044d0:	mov	x1, #0x0                   	// #0
  4044d4:	mov	w0, #0x0                   	// #0
  4044d8:	bl	403f1c <ferror@plt+0x1b7c>
  4044dc:	ldp	x19, x20, [sp, #16]
  4044e0:	ldp	x29, x30, [sp], #32
  4044e4:	ret
  4044e8:	ldr	x2, [x19]
  4044ec:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4044f0:	add	x1, x1, #0x998
  4044f4:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4044f8:	ldr	x0, [x0, #856]
  4044fc:	bl	402370 <fprintf@plt>
  404500:	mov	w0, #0xffffffff            	// #-1
  404504:	bl	401e00 <exit@plt>
  404508:	stp	x29, x30, [sp, #-32]!
  40450c:	mov	x29, sp
  404510:	stp	x19, x20, [sp, #16]
  404514:	mov	x19, x1
  404518:	mov	x20, x2
  40451c:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  404520:	ldr	w0, [x0, #3656]
  404524:	cbnz	w0, 40457c <ferror@plt+0x21dc>
  404528:	ldrh	w0, [x19, #4]
  40452c:	cmp	w0, #0x1d
  404530:	b.hi	404588 <ferror@plt+0x21e8>  // b.pmore
  404534:	cmp	w0, #0x1b
  404538:	b.hi	4045d4 <ferror@plt+0x2234>  // b.pmore
  40453c:	cmp	w0, #0xf
  404540:	b.eq	404628 <ferror@plt+0x2288>  // b.none
  404544:	sub	w0, w0, #0x10
  404548:	and	w3, w0, #0xffff
  40454c:	mov	w0, #0x0                   	// #0
  404550:	cmp	w3, #0x1
  404554:	b.hi	404570 <ferror@plt+0x21d0>  // b.pmore
  404558:	adrp	x0, 427000 <ferror@plt+0x24c60>
  40455c:	ldr	w0, [x0, #956]
  404560:	cbnz	w0, 4045b8 <ferror@plt+0x2218>
  404564:	mov	x1, x20
  404568:	mov	x0, x19
  40456c:	bl	4049b4 <ferror@plt+0x2614>
  404570:	ldp	x19, x20, [sp, #16]
  404574:	ldp	x29, x30, [sp], #32
  404578:	ret
  40457c:	mov	x0, x2
  404580:	bl	40a458 <ferror@plt+0x80b8>
  404584:	b	404528 <ferror@plt+0x2188>
  404588:	sub	w0, w0, #0x54
  40458c:	and	w3, w0, #0xffff
  404590:	mov	w0, #0x0                   	// #0
  404594:	cmp	w3, #0x1
  404598:	b.hi	404570 <ferror@plt+0x21d0>  // b.pmore
  40459c:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4045a0:	ldr	w0, [x0, #956]
  4045a4:	cbnz	w0, 40460c <ferror@plt+0x226c>
  4045a8:	mov	x1, x20
  4045ac:	mov	x0, x19
  4045b0:	bl	406f34 <ferror@plt+0x4b94>
  4045b4:	b	404570 <ferror@plt+0x21d0>
  4045b8:	mov	x3, x20
  4045bc:	mov	x2, #0x6                   	// #6
  4045c0:	mov	x1, #0x1                   	// #1
  4045c4:	adrp	x0, 410000 <ferror@plt+0xdc60>
  4045c8:	add	x0, x0, #0x9d0
  4045cc:	bl	4021c0 <fwrite@plt>
  4045d0:	b	404564 <ferror@plt+0x21c4>
  4045d4:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4045d8:	ldr	w0, [x0, #956]
  4045dc:	cbnz	w0, 4045f0 <ferror@plt+0x2250>
  4045e0:	mov	x1, x20
  4045e4:	mov	x0, x19
  4045e8:	bl	402bf4 <ferror@plt+0x854>
  4045ec:	b	404570 <ferror@plt+0x21d0>
  4045f0:	mov	x3, x20
  4045f4:	mov	x2, #0x7                   	// #7
  4045f8:	mov	x1, #0x1                   	// #1
  4045fc:	adrp	x0, 410000 <ferror@plt+0xdc60>
  404600:	add	x0, x0, #0x9d8
  404604:	bl	4021c0 <fwrite@plt>
  404608:	b	4045e0 <ferror@plt+0x2240>
  40460c:	mov	x3, x20
  404610:	mov	x2, #0x5                   	// #5
  404614:	mov	x1, #0x1                   	// #1
  404618:	adrp	x0, 410000 <ferror@plt+0xdc60>
  40461c:	add	x0, x0, #0x9e0
  404620:	bl	4021c0 <fwrite@plt>
  404624:	b	4045a8 <ferror@plt+0x2208>
  404628:	mov	x1, x19
  40462c:	mov	x0, x20
  404630:	bl	40a970 <ferror@plt+0x85d0>
  404634:	mov	w0, #0x0                   	// #0
  404638:	b	404570 <ferror@plt+0x21d0>
  40463c:	stp	x29, x30, [sp, #-96]!
  404640:	mov	x29, sp
  404644:	stp	x19, x20, [sp, #16]
  404648:	stp	x21, x22, [sp, #32]
  40464c:	stp	x23, x24, [sp, #48]
  404650:	stp	x27, x28, [sp, #80]
  404654:	mov	w19, w0
  404658:	mov	x20, x1
  40465c:	adrp	x0, 427000 <ferror@plt+0x24c60>
  404660:	add	x0, x0, #0x310
  404664:	bl	40e2d0 <ferror@plt+0xbf30>
  404668:	cmp	w19, #0x0
  40466c:	b.le	404848 <ferror@plt+0x24a8>
  404670:	stp	x25, x26, [sp, #64]
  404674:	mov	w28, #0x0                   	// #0
  404678:	mov	w27, #0x0                   	// #0
  40467c:	mov	w25, #0x0                   	// #0
  404680:	mov	w23, #0xfffffff7            	// #-9
  404684:	mov	x22, #0x0                   	// #0
  404688:	adrp	x21, 410000 <ferror@plt+0xdc60>
  40468c:	add	x21, x21, #0x9e8
  404690:	adrp	x24, 410000 <ferror@plt+0xdc60>
  404694:	add	x24, x24, #0x20
  404698:	adrp	x26, 410000 <ferror@plt+0xdc60>
  40469c:	add	x26, x26, #0x330
  4046a0:	b	4046d8 <ferror@plt+0x2338>
  4046a4:	bl	409660 <ferror@plt+0x72c0>
  4046a8:	mov	x1, x24
  4046ac:	ldr	x0, [x20]
  4046b0:	bl	409878 <ferror@plt+0x74d8>
  4046b4:	and	w0, w0, #0xff
  4046b8:	cbnz	w0, 404704 <ferror@plt+0x2364>
  4046bc:	mov	x0, x20
  4046c0:	mov	w25, #0x1                   	// #1
  4046c4:	mov	w23, #0x0                   	// #0
  4046c8:	sub	w19, w19, #0x1
  4046cc:	add	x20, x0, #0x8
  4046d0:	cmp	w19, #0x0
  4046d4:	b.le	4047dc <ferror@plt+0x243c>
  4046d8:	mov	x1, x21
  4046dc:	ldr	x0, [x20]
  4046e0:	bl	409878 <ferror@plt+0x74d8>
  4046e4:	and	w0, w0, #0xff
  4046e8:	cbnz	w0, 4046a8 <ferror@plt+0x2308>
  4046ec:	add	x0, x20, #0x8
  4046f0:	sub	w19, w19, #0x1
  4046f4:	cmp	w19, #0x0
  4046f8:	b.le	4046a4 <ferror@plt+0x2304>
  4046fc:	ldr	x22, [x20, #8]
  404700:	b	4046c8 <ferror@plt+0x2328>
  404704:	mov	x1, x26
  404708:	ldr	x0, [x20]
  40470c:	bl	409878 <ferror@plt+0x74d8>
  404710:	and	w0, w0, #0xff
  404714:	cbnz	w0, 404728 <ferror@plt+0x2388>
  404718:	mov	x0, x20
  40471c:	mov	w27, #0x1                   	// #1
  404720:	mov	w23, #0x0                   	// #0
  404724:	b	4046c8 <ferror@plt+0x2328>
  404728:	adrp	x1, 410000 <ferror@plt+0xdc60>
  40472c:	add	x1, x1, #0x338
  404730:	ldr	x0, [x20]
  404734:	bl	409878 <ferror@plt+0x74d8>
  404738:	and	w0, w0, #0xff
  40473c:	cbz	w0, 4047cc <ferror@plt+0x242c>
  404740:	ldr	x23, [x20]
  404744:	adrp	x1, 410000 <ferror@plt+0xdc60>
  404748:	add	x1, x1, #0x908
  40474c:	mov	x0, x23
  404750:	bl	4020e0 <strcmp@plt>
  404754:	cbnz	w0, 404770 <ferror@plt+0x23d0>
  404758:	adrp	x0, 427000 <ferror@plt+0x24c60>
  40475c:	mov	w1, #0x1                   	// #1
  404760:	str	w1, [x0, #956]
  404764:	mov	x0, x20
  404768:	mov	w23, #0xfffffff7            	// #-9
  40476c:	b	4046c8 <ferror@plt+0x2328>
  404770:	adrp	x1, 410000 <ferror@plt+0xdc60>
  404774:	add	x1, x1, #0x298
  404778:	mov	x0, x23
  40477c:	bl	409878 <ferror@plt+0x74d8>
  404780:	and	w0, w0, #0xff
  404784:	cbnz	w0, 4047ac <ferror@plt+0x240c>
  404788:	adrp	x0, 427000 <ferror@plt+0x24c60>
  40478c:	ldr	x3, [x0, #856]
  404790:	mov	x2, #0x36                  	// #54
  404794:	mov	x1, #0x1                   	// #1
  404798:	adrp	x0, 410000 <ferror@plt+0xdc60>
  40479c:	add	x0, x0, #0x9f0
  4047a0:	bl	4021c0 <fwrite@plt>
  4047a4:	mov	w0, #0xffffffff            	// #-1
  4047a8:	bl	401e00 <exit@plt>
  4047ac:	ldr	x2, [x20]
  4047b0:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4047b4:	add	x1, x1, #0xa28
  4047b8:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4047bc:	ldr	x0, [x0, #856]
  4047c0:	bl	402370 <fprintf@plt>
  4047c4:	mov	w0, #0xffffffff            	// #-1
  4047c8:	bl	401e00 <exit@plt>
  4047cc:	mov	x0, x20
  4047d0:	mov	w28, #0x1                   	// #1
  4047d4:	mov	w23, #0x0                   	// #0
  4047d8:	b	4046c8 <ferror@plt+0x2328>
  4047dc:	orr	w23, w23, w25
  4047e0:	orr	w23, w23, w27, lsl #2
  4047e4:	ldp	x25, x26, [sp, #64]
  4047e8:	orr	w23, w23, w28, lsl #25
  4047ec:	cbz	x22, 404870 <ferror@plt+0x24d0>
  4047f0:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4047f4:	add	x1, x1, #0x198
  4047f8:	mov	x0, x22
  4047fc:	bl	402200 <fopen64@plt>
  404800:	mov	x19, x0
  404804:	cbz	x0, 404858 <ferror@plt+0x24b8>
  404808:	adrp	x0, 427000 <ferror@plt+0x24c60>
  40480c:	ldr	x2, [x0, #864]
  404810:	adrp	x1, 404000 <ferror@plt+0x1c60>
  404814:	add	x1, x1, #0x508
  404818:	mov	x0, x19
  40481c:	bl	40f6a0 <ferror@plt+0xd300>
  404820:	mov	w20, w0
  404824:	mov	x0, x19
  404828:	bl	401f40 <fclose@plt>
  40482c:	mov	w0, w20
  404830:	ldp	x19, x20, [sp, #16]
  404834:	ldp	x21, x22, [sp, #32]
  404838:	ldp	x23, x24, [sp, #48]
  40483c:	ldp	x27, x28, [sp, #80]
  404840:	ldp	x29, x30, [sp], #96
  404844:	ret
  404848:	mov	w28, #0x0                   	// #0
  40484c:	mov	x22, #0x0                   	// #0
  404850:	mov	w23, #0xfffffff7            	// #-9
  404854:	b	4047e8 <ferror@plt+0x2448>
  404858:	stp	x25, x26, [sp, #64]
  40485c:	adrp	x0, 410000 <ferror@plt+0xdc60>
  404860:	add	x0, x0, #0xa60
  404864:	bl	401e20 <perror@plt>
  404868:	mov	w0, #0xffffffff            	// #-1
  40486c:	bl	401e00 <exit@plt>
  404870:	mov	w1, w23
  404874:	adrp	x0, 427000 <ferror@plt+0x24c60>
  404878:	add	x0, x0, #0x310
  40487c:	bl	40e4cc <ferror@plt+0xc12c>
  404880:	tbnz	w0, #31, 4048c0 <ferror@plt+0x2520>
  404884:	adrp	x19, 427000 <ferror@plt+0x24c60>
  404888:	add	x19, x19, #0x310
  40488c:	mov	x0, x19
  404890:	bl	40ba78 <ferror@plt+0x96d8>
  404894:	adrp	x0, 427000 <ferror@plt+0x24c60>
  404898:	ldr	x2, [x0, #864]
  40489c:	adrp	x1, 404000 <ferror@plt+0x1c60>
  4048a0:	add	x1, x1, #0x508
  4048a4:	mov	x0, x19
  4048a8:	bl	40f328 <ferror@plt+0xcf88>
  4048ac:	mov	w20, #0x0                   	// #0
  4048b0:	tbz	w0, #31, 40482c <ferror@plt+0x248c>
  4048b4:	stp	x25, x26, [sp, #64]
  4048b8:	mov	w0, #0x2                   	// #2
  4048bc:	bl	401e00 <exit@plt>
  4048c0:	stp	x25, x26, [sp, #64]
  4048c4:	mov	w0, #0x1                   	// #1
  4048c8:	bl	401e00 <exit@plt>
  4048cc:	stp	x29, x30, [sp, #-48]!
  4048d0:	mov	x29, sp
  4048d4:	stp	x19, x20, [sp, #16]
  4048d8:	str	x21, [sp, #32]
  4048dc:	mov	x21, x0
  4048e0:	mov	x19, x1
  4048e4:	and	w20, w2, #0xff
  4048e8:	bl	40c378 <ferror@plt+0x9fd8>
  4048ec:	and	w1, w0, #0xff
  4048f0:	cbnz	w1, 404930 <ferror@plt+0x2590>
  4048f4:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4048f8:	add	x1, x1, #0xa78
  4048fc:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404900:	add	x3, x3, #0xa70
  404904:	cmp	w20, #0x0
  404908:	csel	x3, x3, x1, ne  // ne = any
  40490c:	mov	x2, x19
  404910:	adrp	x1, 410000 <ferror@plt+0xdc60>
  404914:	add	x1, x1, #0xa80
  404918:	mov	x0, x21
  40491c:	bl	402370 <fprintf@plt>
  404920:	ldp	x19, x20, [sp, #16]
  404924:	ldr	x21, [sp, #32]
  404928:	ldp	x29, x30, [sp], #48
  40492c:	ret
  404930:	cmp	w20, #0x0
  404934:	cset	w4, ne  // ne = any
  404938:	mov	x3, #0x0                   	// #0
  40493c:	mov	x2, x19
  404940:	mov	w1, #0x6                   	// #6
  404944:	mov	w0, #0x2                   	// #2
  404948:	bl	40ca84 <ferror@plt+0xa6e4>
  40494c:	b	404920 <ferror@plt+0x2580>
  404950:	stp	x29, x30, [sp, #-16]!
  404954:	mov	x29, sp
  404958:	and	w4, w0, #0xff
  40495c:	cmp	w4, #0x4
  404960:	b.hi	404994 <ferror@plt+0x25f4>  // b.pmore
  404964:	adrp	x0, 411000 <ferror@plt+0xec60>
  404968:	add	x0, x0, #0x298
  40496c:	ldr	x4, [x0, w4, sxtw #3]
  404970:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404974:	add	x3, x3, #0xa88
  404978:	adrp	x2, 410000 <ferror@plt+0xdc60>
  40497c:	add	x2, x2, #0x918
  404980:	mov	w1, #0x6                   	// #6
  404984:	mov	w0, #0x4                   	// #4
  404988:	bl	40c988 <ferror@plt+0xa5e8>
  40498c:	ldp	x29, x30, [sp], #16
  404990:	ret
  404994:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404998:	add	x3, x3, #0xa98
  40499c:	adrp	x2, 410000 <ferror@plt+0xdc60>
  4049a0:	add	x2, x2, #0x918
  4049a4:	mov	w1, #0x6                   	// #6
  4049a8:	mov	w0, #0x4                   	// #4
  4049ac:	bl	40c6bc <ferror@plt+0xa31c>
  4049b0:	b	40498c <ferror@plt+0x25ec>
  4049b4:	sub	sp, sp, #0x300
  4049b8:	stp	x29, x30, [sp]
  4049bc:	mov	x29, sp
  4049c0:	ldr	w3, [x0]
  4049c4:	subs	w3, w3, #0x20
  4049c8:	b.mi	404f70 <ferror@plt+0x2bd0>  // b.first
  4049cc:	stp	x19, x20, [sp, #16]
  4049d0:	stp	x21, x22, [sp, #32]
  4049d4:	mov	x20, x0
  4049d8:	mov	x21, x1
  4049dc:	ldrb	w1, [x0, #16]
  4049e0:	cmp	w1, #0x0
  4049e4:	mov	w0, #0x0                   	// #0
  4049e8:	ccmp	w1, #0x7, #0x4, ne  // ne = any
  4049ec:	b.ne	4052c4 <ferror@plt+0x2f24>  // b.any
  4049f0:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4049f4:	ldr	w1, [x0, #960]
  4049f8:	cbz	w1, 404a0c <ferror@plt+0x266c>
  4049fc:	ldr	w2, [x20, #20]
  404a00:	mov	w0, #0x0                   	// #0
  404a04:	cmp	w1, w2
  404a08:	b.ne	4052d0 <ferror@plt+0x2f30>  // b.any
  404a0c:	mov	w4, #0xffff8000            	// #-32768
  404a10:	add	x2, x20, #0x20
  404a14:	mov	w1, #0x35                  	// #53
  404a18:	add	x0, sp, #0x150
  404a1c:	bl	40fd90 <ferror@plt+0xd9f0>
  404a20:	ldr	x1, [sp, #360]
  404a24:	ldr	w0, [x20, #20]
  404a28:	bl	409818 <ferror@plt+0x7478>
  404a2c:	mov	x19, x0
  404a30:	cbz	x0, 4052b4 <ferror@plt+0x2f14>
  404a34:	mov	x0, #0x0                   	// #0
  404a38:	bl	40c398 <ferror@plt+0x9ff8>
  404a3c:	ldrh	w0, [x20, #4]
  404a40:	cmp	w0, #0x11
  404a44:	b.eq	404f94 <ferror@plt+0x2bf4>  // b.none
  404a48:	ldr	w4, [x20, #20]
  404a4c:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404a50:	add	x3, x3, #0xad8
  404a54:	adrp	x2, 410000 <ferror@plt+0xdc60>
  404a58:	add	x2, x2, #0xae0
  404a5c:	mov	w1, #0x6                   	// #6
  404a60:	mov	w0, #0x4                   	// #4
  404a64:	bl	40c4b4 <ferror@plt+0xa114>
  404a68:	add	x2, sp, #0x150
  404a6c:	mov	x1, x19
  404a70:	adrp	x0, 411000 <ferror@plt+0xec60>
  404a74:	add	x0, x0, #0x388
  404a78:	bl	40a504 <ferror@plt+0x8164>
  404a7c:	mov	w22, w0
  404a80:	ldr	w19, [x20, #24]
  404a84:	bl	40c378 <ferror@plt+0x9fd8>
  404a88:	ands	w0, w0, #0xff
  404a8c:	adrp	x2, 410000 <ferror@plt+0xdc60>
  404a90:	add	x2, x2, #0xaa8
  404a94:	adrp	x1, 410000 <ferror@plt+0xdc60>
  404a98:	add	x1, x1, #0x3c0
  404a9c:	csel	x1, x1, x2, ne  // ne = any
  404aa0:	mov	w0, #0x4                   	// #4
  404aa4:	bl	40c3f4 <ferror@plt+0xa054>
  404aa8:	mov	w0, #0x41                  	// #65
  404aac:	and	w0, w19, w0
  404ab0:	cmp	w0, #0x1
  404ab4:	b.eq	404fb8 <ferror@plt+0x2c18>  // b.none
  404ab8:	tbnz	w19, #3, 404fdc <ferror@plt+0x2c3c>
  404abc:	and	w19, w19, #0xffffffbf
  404ac0:	tbz	w19, #1, 404af4 <ferror@plt+0x2754>
  404ac4:	adrp	x0, 410000 <ferror@plt+0xdc60>
  404ac8:	add	x0, x0, #0xab8
  404acc:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404ad0:	add	x3, x3, #0xab0
  404ad4:	ands	w19, w19, #0xfffffffd
  404ad8:	adrp	x4, 410000 <ferror@plt+0xdc60>
  404adc:	add	x4, x4, #0xb08
  404ae0:	csel	x3, x3, x0, ne  // ne = any
  404ae4:	mov	x2, #0x0                   	// #0
  404ae8:	mov	w1, #0x6                   	// #6
  404aec:	mov	w0, #0x4                   	// #4
  404af0:	bl	40c988 <ferror@plt+0xa5e8>
  404af4:	tbz	w19, #4, 404b28 <ferror@plt+0x2788>
  404af8:	adrp	x0, 410000 <ferror@plt+0xdc60>
  404afc:	add	x0, x0, #0xab8
  404b00:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404b04:	add	x3, x3, #0xab0
  404b08:	ands	w19, w19, #0xffffffef
  404b0c:	adrp	x4, 410000 <ferror@plt+0xdc60>
  404b10:	add	x4, x4, #0xb18
  404b14:	csel	x3, x3, x0, ne  // ne = any
  404b18:	mov	x2, #0x0                   	// #0
  404b1c:	mov	w1, #0x6                   	// #6
  404b20:	mov	w0, #0x4                   	// #4
  404b24:	bl	40c988 <ferror@plt+0xa5e8>
  404b28:	tbz	w19, #12, 404b5c <ferror@plt+0x27bc>
  404b2c:	adrp	x0, 410000 <ferror@plt+0xdc60>
  404b30:	add	x0, x0, #0xab8
  404b34:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404b38:	add	x3, x3, #0xab0
  404b3c:	ands	w19, w19, #0xffffefff
  404b40:	adrp	x4, 410000 <ferror@plt+0xdc60>
  404b44:	add	x4, x4, #0xb28
  404b48:	csel	x3, x3, x0, ne  // ne = any
  404b4c:	mov	x2, #0x0                   	// #0
  404b50:	mov	w1, #0x6                   	// #6
  404b54:	mov	w0, #0x4                   	// #4
  404b58:	bl	40c988 <ferror@plt+0xa5e8>
  404b5c:	tbz	w19, #7, 404b90 <ferror@plt+0x27f0>
  404b60:	adrp	x0, 410000 <ferror@plt+0xdc60>
  404b64:	add	x0, x0, #0xab8
  404b68:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404b6c:	add	x3, x3, #0xab0
  404b70:	ands	w19, w19, #0xffffff7f
  404b74:	adrp	x4, 410000 <ferror@plt+0xdc60>
  404b78:	add	x4, x4, #0xb38
  404b7c:	csel	x3, x3, x0, ne  // ne = any
  404b80:	mov	x2, #0x0                   	// #0
  404b84:	mov	w1, #0x6                   	// #6
  404b88:	mov	w0, #0x4                   	// #4
  404b8c:	bl	40c988 <ferror@plt+0xa5e8>
  404b90:	tbz	w19, #9, 404bc4 <ferror@plt+0x2824>
  404b94:	adrp	x0, 410000 <ferror@plt+0xdc60>
  404b98:	add	x0, x0, #0xab8
  404b9c:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404ba0:	add	x3, x3, #0xab0
  404ba4:	ands	w19, w19, #0xfffffdff
  404ba8:	adrp	x4, 410000 <ferror@plt+0xdc60>
  404bac:	add	x4, x4, #0xb40
  404bb0:	csel	x3, x3, x0, ne  // ne = any
  404bb4:	mov	x2, #0x0                   	// #0
  404bb8:	mov	w1, #0x6                   	// #6
  404bbc:	mov	w0, #0x4                   	// #4
  404bc0:	bl	40c988 <ferror@plt+0xa5e8>
  404bc4:	tbz	w19, #8, 404bf8 <ferror@plt+0x2858>
  404bc8:	adrp	x0, 410000 <ferror@plt+0xdc60>
  404bcc:	add	x0, x0, #0xab8
  404bd0:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404bd4:	add	x3, x3, #0xab0
  404bd8:	ands	w19, w19, #0xfffffeff
  404bdc:	adrp	x4, 410000 <ferror@plt+0xdc60>
  404be0:	add	x4, x4, #0xb50
  404be4:	csel	x3, x3, x0, ne  // ne = any
  404be8:	mov	x2, #0x0                   	// #0
  404bec:	mov	w1, #0x6                   	// #6
  404bf0:	mov	w0, #0x4                   	// #4
  404bf4:	bl	40c988 <ferror@plt+0xa5e8>
  404bf8:	tbz	w19, #10, 404c2c <ferror@plt+0x288c>
  404bfc:	adrp	x0, 410000 <ferror@plt+0xdc60>
  404c00:	add	x0, x0, #0xab8
  404c04:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404c08:	add	x3, x3, #0xab0
  404c0c:	ands	w19, w19, #0xfffffbff
  404c10:	adrp	x4, 410000 <ferror@plt+0xdc60>
  404c14:	add	x4, x4, #0xb58
  404c18:	csel	x3, x3, x0, ne  // ne = any
  404c1c:	mov	x2, #0x0                   	// #0
  404c20:	mov	w1, #0x6                   	// #6
  404c24:	mov	w0, #0x4                   	// #4
  404c28:	bl	40c988 <ferror@plt+0xa5e8>
  404c2c:	tbz	w19, #11, 404c60 <ferror@plt+0x28c0>
  404c30:	adrp	x0, 410000 <ferror@plt+0xdc60>
  404c34:	add	x0, x0, #0xab8
  404c38:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404c3c:	add	x3, x3, #0xab0
  404c40:	ands	w19, w19, #0xfffff7ff
  404c44:	adrp	x4, 410000 <ferror@plt+0xdc60>
  404c48:	add	x4, x4, #0xb60
  404c4c:	csel	x3, x3, x0, ne  // ne = any
  404c50:	mov	x2, #0x0                   	// #0
  404c54:	mov	w1, #0x6                   	// #6
  404c58:	mov	w0, #0x4                   	// #4
  404c5c:	bl	40c988 <ferror@plt+0xa5e8>
  404c60:	tbz	w19, #2, 404c94 <ferror@plt+0x28f4>
  404c64:	adrp	x0, 410000 <ferror@plt+0xdc60>
  404c68:	add	x0, x0, #0xab8
  404c6c:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404c70:	add	x3, x3, #0xab0
  404c74:	ands	w19, w19, #0xfffffffb
  404c78:	adrp	x4, 410000 <ferror@plt+0xdc60>
  404c7c:	add	x4, x4, #0xb68
  404c80:	csel	x3, x3, x0, ne  // ne = any
  404c84:	mov	x2, #0x0                   	// #0
  404c88:	mov	w1, #0x6                   	// #6
  404c8c:	mov	w0, #0x4                   	// #4
  404c90:	bl	40c988 <ferror@plt+0xa5e8>
  404c94:	tbz	w19, #15, 404cc8 <ferror@plt+0x2928>
  404c98:	adrp	x0, 410000 <ferror@plt+0xdc60>
  404c9c:	add	x0, x0, #0xab8
  404ca0:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404ca4:	add	x3, x3, #0xab0
  404ca8:	ands	w19, w19, #0xffff7fff
  404cac:	adrp	x4, 410000 <ferror@plt+0xdc60>
  404cb0:	add	x4, x4, #0xb70
  404cb4:	csel	x3, x3, x0, ne  // ne = any
  404cb8:	mov	x2, #0x0                   	// #0
  404cbc:	mov	w1, #0x6                   	// #6
  404cc0:	mov	w0, #0x4                   	// #4
  404cc4:	bl	40c988 <ferror@plt+0xa5e8>
  404cc8:	tbz	w19, #14, 404cfc <ferror@plt+0x295c>
  404ccc:	adrp	x0, 410000 <ferror@plt+0xdc60>
  404cd0:	add	x0, x0, #0xab8
  404cd4:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404cd8:	add	x3, x3, #0xab0
  404cdc:	ands	w19, w19, #0xffffbfff
  404ce0:	adrp	x4, 410000 <ferror@plt+0xdc60>
  404ce4:	add	x4, x4, #0xb78
  404ce8:	csel	x3, x3, x0, ne  // ne = any
  404cec:	mov	x2, #0x0                   	// #0
  404cf0:	mov	w1, #0x6                   	// #6
  404cf4:	mov	w0, #0x4                   	// #4
  404cf8:	bl	40c988 <ferror@plt+0xa5e8>
  404cfc:	tbz	w19, #13, 404d30 <ferror@plt+0x2990>
  404d00:	adrp	x0, 410000 <ferror@plt+0xdc60>
  404d04:	add	x0, x0, #0xab8
  404d08:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404d0c:	add	x3, x3, #0xab0
  404d10:	ands	w19, w19, #0xffffdfff
  404d14:	adrp	x4, 410000 <ferror@plt+0xdc60>
  404d18:	add	x4, x4, #0xb88
  404d1c:	csel	x3, x3, x0, ne  // ne = any
  404d20:	mov	x2, #0x0                   	// #0
  404d24:	mov	w1, #0x6                   	// #6
  404d28:	mov	w0, #0x4                   	// #4
  404d2c:	bl	40c988 <ferror@plt+0xa5e8>
  404d30:	tbz	w19, #5, 404d64 <ferror@plt+0x29c4>
  404d34:	adrp	x0, 410000 <ferror@plt+0xdc60>
  404d38:	add	x0, x0, #0xab8
  404d3c:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404d40:	add	x3, x3, #0xab0
  404d44:	ands	w19, w19, #0xffffffdf
  404d48:	adrp	x4, 410000 <ferror@plt+0xdc60>
  404d4c:	add	x4, x4, #0xb90
  404d50:	csel	x3, x3, x0, ne  // ne = any
  404d54:	mov	x2, #0x0                   	// #0
  404d58:	mov	w1, #0x6                   	// #6
  404d5c:	mov	w0, #0x4                   	// #4
  404d60:	bl	40c988 <ferror@plt+0xa5e8>
  404d64:	tbz	w19, #0, 404d98 <ferror@plt+0x29f8>
  404d68:	adrp	x0, 410000 <ferror@plt+0xdc60>
  404d6c:	add	x0, x0, #0xab8
  404d70:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404d74:	add	x3, x3, #0xab0
  404d78:	ands	w19, w19, #0xfffffffe
  404d7c:	adrp	x4, 410000 <ferror@plt+0xdc60>
  404d80:	add	x4, x4, #0xba0
  404d84:	csel	x3, x3, x0, ne  // ne = any
  404d88:	mov	x2, #0x0                   	// #0
  404d8c:	mov	w1, #0x6                   	// #6
  404d90:	mov	w0, #0x4                   	// #4
  404d94:	bl	40c988 <ferror@plt+0xa5e8>
  404d98:	tbz	w19, #16, 404dcc <ferror@plt+0x2a2c>
  404d9c:	adrp	x0, 410000 <ferror@plt+0xdc60>
  404da0:	add	x0, x0, #0xab8
  404da4:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404da8:	add	x3, x3, #0xab0
  404dac:	ands	w19, w19, #0xfffeffff
  404db0:	adrp	x4, 410000 <ferror@plt+0xdc60>
  404db4:	add	x4, x4, #0xba8
  404db8:	csel	x3, x3, x0, ne  // ne = any
  404dbc:	mov	x2, #0x0                   	// #0
  404dc0:	mov	w1, #0x6                   	// #6
  404dc4:	mov	w0, #0x4                   	// #4
  404dc8:	bl	40c988 <ferror@plt+0xa5e8>
  404dcc:	tbz	w19, #17, 404e00 <ferror@plt+0x2a60>
  404dd0:	adrp	x0, 410000 <ferror@plt+0xdc60>
  404dd4:	add	x0, x0, #0xab8
  404dd8:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404ddc:	add	x3, x3, #0xab0
  404de0:	ands	w19, w19, #0xfffdffff
  404de4:	adrp	x4, 410000 <ferror@plt+0xdc60>
  404de8:	add	x4, x4, #0xbb8
  404dec:	csel	x3, x3, x0, ne  // ne = any
  404df0:	mov	x2, #0x0                   	// #0
  404df4:	mov	w1, #0x6                   	// #6
  404df8:	mov	w0, #0x4                   	// #4
  404dfc:	bl	40c988 <ferror@plt+0xa5e8>
  404e00:	tbz	w19, #18, 404e34 <ferror@plt+0x2a94>
  404e04:	adrp	x0, 410000 <ferror@plt+0xdc60>
  404e08:	add	x0, x0, #0xab8
  404e0c:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404e10:	add	x3, x3, #0xab0
  404e14:	ands	w19, w19, #0xfffbffff
  404e18:	adrp	x4, 410000 <ferror@plt+0xdc60>
  404e1c:	add	x4, x4, #0xbc0
  404e20:	csel	x3, x3, x0, ne  // ne = any
  404e24:	mov	x2, #0x0                   	// #0
  404e28:	mov	w1, #0x6                   	// #6
  404e2c:	mov	w0, #0x4                   	// #4
  404e30:	bl	40c988 <ferror@plt+0xa5e8>
  404e34:	cbnz	w19, 405014 <ferror@plt+0x2c74>
  404e38:	cbnz	w22, 405034 <ferror@plt+0x2c94>
  404e3c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  404e40:	add	x1, x1, #0xbe0
  404e44:	mov	w0, #0x4                   	// #4
  404e48:	bl	40c45c <ferror@plt+0xa0bc>
  404e4c:	ldr	x0, [sp, #368]
  404e50:	cbz	x0, 404e74 <ferror@plt+0x2ad4>
  404e54:	ldr	w4, [x0, #4]
  404e58:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404e5c:	add	x3, x3, #0xbe8
  404e60:	adrp	x2, 410000 <ferror@plt+0xdc60>
  404e64:	add	x2, x2, #0xbf0
  404e68:	mov	w1, #0x6                   	// #6
  404e6c:	mov	w0, #0x4                   	// #4
  404e70:	bl	40c4b4 <ferror@plt+0xa114>
  404e74:	ldr	x0, [sp, #416]
  404e78:	cbz	x0, 404ea4 <ferror@plt+0x2b04>
  404e7c:	ldr	w0, [x0, #4]
  404e80:	bl	40b878 <ferror@plt+0x94d8>
  404e84:	mov	x4, x0
  404e88:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404e8c:	add	x3, x3, #0x578
  404e90:	adrp	x2, 410000 <ferror@plt+0xdc60>
  404e94:	add	x2, x2, #0x568
  404e98:	mov	w1, #0x6                   	// #6
  404e9c:	mov	w0, #0x4                   	// #4
  404ea0:	bl	40c988 <ferror@plt+0xa5e8>
  404ea4:	ldr	x2, [sp, #432]
  404ea8:	cbz	x2, 404ebc <ferror@plt+0x2b1c>
  404eac:	ldrsh	w0, [x2, #2]
  404eb0:	tbnz	w0, #31, 405058 <ferror@plt+0x2cb8>
  404eb4:	ldrb	w0, [x2, #4]
  404eb8:	bl	404950 <ferror@plt+0x25b0>
  404ebc:	ldr	x2, [sp, #544]
  404ec0:	cbz	x2, 404f2c <ferror@plt+0x2b8c>
  404ec4:	ldr	w19, [x20, #20]
  404ec8:	ldrh	w3, [x2], #4
  404ecc:	sub	w3, w3, #0x4
  404ed0:	mov	w1, #0x3                   	// #3
  404ed4:	add	x0, sp, #0x38
  404ed8:	bl	40fe6c <ferror@plt+0xdacc>
  404edc:	ldr	x0, [sp, #64]
  404ee0:	cbz	x0, 404f10 <ferror@plt+0x2b70>
  404ee4:	ldrh	w4, [x0, #4]
  404ee8:	cmp	w4, #0x1
  404eec:	b.ls	405284 <ferror@plt+0x2ee4>  // b.plast
  404ef0:	and	x4, x4, #0xffff
  404ef4:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404ef8:	add	x3, x3, #0xd08
  404efc:	adrp	x2, 410000 <ferror@plt+0xdc60>
  404f00:	add	x2, x2, #0xd18
  404f04:	mov	w1, #0x6                   	// #6
  404f08:	mov	w0, #0x4                   	// #4
  404f0c:	bl	40cb20 <ferror@plt+0xa780>
  404f10:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  404f14:	ldr	w0, [x0, #3664]
  404f18:	cbz	w0, 404f2c <ferror@plt+0x2b8c>
  404f1c:	ldr	x0, [sp, #72]
  404f20:	cbz	x0, 404f2c <ferror@plt+0x2b8c>
  404f24:	mov	w1, w19
  404f28:	bl	407f84 <ferror@plt+0x5be4>
  404f2c:	adrp	x4, 411000 <ferror@plt+0xec60>
  404f30:	add	x4, x4, #0x240
  404f34:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404f38:	add	x3, x3, #0xab8
  404f3c:	mov	x2, #0x0                   	// #0
  404f40:	mov	w1, #0x6                   	// #6
  404f44:	mov	w0, #0x1                   	// #1
  404f48:	bl	40c988 <ferror@plt+0xa5e8>
  404f4c:	bl	40c3d0 <ferror@plt+0xa030>
  404f50:	mov	x0, x21
  404f54:	bl	4021e0 <fflush@plt>
  404f58:	mov	w0, #0x0                   	// #0
  404f5c:	ldp	x19, x20, [sp, #16]
  404f60:	ldp	x21, x22, [sp, #32]
  404f64:	ldp	x29, x30, [sp]
  404f68:	add	sp, sp, #0x300
  404f6c:	ret
  404f70:	adrp	x0, 427000 <ferror@plt+0x24c60>
  404f74:	ldr	x3, [x0, #856]
  404f78:	mov	x2, #0x13                  	// #19
  404f7c:	mov	x1, #0x1                   	// #1
  404f80:	adrp	x0, 410000 <ferror@plt+0xdc60>
  404f84:	add	x0, x0, #0xac0
  404f88:	bl	4021c0 <fwrite@plt>
  404f8c:	mov	w0, #0xffffffff            	// #-1
  404f90:	b	404f64 <ferror@plt+0x2bc4>
  404f94:	mov	w4, #0x1                   	// #1
  404f98:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404f9c:	add	x3, x3, #0x430
  404fa0:	adrp	x2, 410000 <ferror@plt+0xdc60>
  404fa4:	add	x2, x2, #0x440
  404fa8:	mov	w1, #0x6                   	// #6
  404fac:	mov	w0, #0x4                   	// #4
  404fb0:	bl	40ca84 <ferror@plt+0xa6e4>
  404fb4:	b	404a48 <ferror@plt+0x26a8>
  404fb8:	adrp	x4, 410000 <ferror@plt+0xdc60>
  404fbc:	add	x4, x4, #0xae8
  404fc0:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404fc4:	add	x3, x3, #0xab0
  404fc8:	mov	x2, #0x0                   	// #0
  404fcc:	mov	w1, #0x6                   	// #6
  404fd0:	mov	w0, #0x4                   	// #4
  404fd4:	bl	40c988 <ferror@plt+0xa5e8>
  404fd8:	b	404ab8 <ferror@plt+0x2718>
  404fdc:	mov	w1, #0xffffffb7            	// #-73
  404fe0:	adrp	x0, 410000 <ferror@plt+0xdc60>
  404fe4:	add	x0, x0, #0xab8
  404fe8:	adrp	x3, 410000 <ferror@plt+0xdc60>
  404fec:	add	x3, x3, #0xab0
  404ff0:	ands	w19, w19, w1
  404ff4:	adrp	x4, 410000 <ferror@plt+0xdc60>
  404ff8:	add	x4, x4, #0xaf8
  404ffc:	csel	x3, x3, x0, ne  // ne = any
  405000:	mov	x2, #0x0                   	// #0
  405004:	mov	w1, #0x6                   	// #6
  405008:	mov	w0, #0x4                   	// #4
  40500c:	bl	40c988 <ferror@plt+0xa5e8>
  405010:	b	404ac0 <ferror@plt+0x2720>
  405014:	mov	w4, w19
  405018:	adrp	x3, 410000 <ferror@plt+0xdc60>
  40501c:	add	x3, x3, #0xbc8
  405020:	mov	x2, #0x0                   	// #0
  405024:	mov	w1, #0x6                   	// #6
  405028:	mov	w0, #0x4                   	// #4
  40502c:	bl	40cbbc <ferror@plt+0xa81c>
  405030:	b	404e38 <ferror@plt+0x2a98>
  405034:	adrp	x4, 410000 <ferror@plt+0xdc60>
  405038:	add	x4, x4, #0xbd0
  40503c:	adrp	x3, 410000 <ferror@plt+0xdc60>
  405040:	add	x3, x3, #0xbd8
  405044:	mov	x2, #0x0                   	// #0
  405048:	mov	w1, #0x6                   	// #6
  40504c:	mov	w0, #0x4                   	// #4
  405050:	bl	40c988 <ferror@plt+0xa5e8>
  405054:	b	404e3c <ferror@plt+0x2a9c>
  405058:	ldrh	w3, [x2], #4
  40505c:	sub	w3, w3, #0x4
  405060:	mov	w1, #0x22                  	// #34
  405064:	add	x0, sp, #0x38
  405068:	bl	40fe6c <ferror@plt+0xdacc>
  40506c:	ldr	x0, [sp, #64]
  405070:	cbz	x0, 40507c <ferror@plt+0x2cdc>
  405074:	ldrb	w0, [x0, #4]
  405078:	bl	404950 <ferror@plt+0x25b0>
  40507c:	ldr	x0, [sp, #72]
  405080:	cbz	x0, 4050a4 <ferror@plt+0x2d04>
  405084:	ldrh	w4, [x0, #4]
  405088:	adrp	x3, 410000 <ferror@plt+0xdc60>
  40508c:	add	x3, x3, #0xbf8
  405090:	adrp	x2, 410000 <ferror@plt+0xdc60>
  405094:	add	x2, x2, #0xc08
  405098:	mov	w1, #0x6                   	// #6
  40509c:	mov	w0, #0x4                   	// #4
  4050a0:	bl	40c6bc <ferror@plt+0xa31c>
  4050a4:	ldr	x0, [sp, #80]
  4050a8:	cbz	x0, 4050cc <ferror@plt+0x2d2c>
  4050ac:	ldr	w4, [x0, #4]
  4050b0:	adrp	x3, 410000 <ferror@plt+0xdc60>
  4050b4:	add	x3, x3, #0xc18
  4050b8:	adrp	x2, 410000 <ferror@plt+0xdc60>
  4050bc:	add	x2, x2, #0xc28
  4050c0:	mov	w1, #0x6                   	// #6
  4050c4:	mov	w0, #0x4                   	// #4
  4050c8:	bl	40c6bc <ferror@plt+0xa31c>
  4050cc:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  4050d0:	ldr	w0, [x0, #3664]
  4050d4:	cbz	w0, 404ebc <ferror@plt+0x2b1c>
  4050d8:	bl	40c378 <ferror@plt+0x9fd8>
  4050dc:	and	w0, w0, #0xff
  4050e0:	cbz	w0, 405268 <ferror@plt+0x2ec8>
  4050e4:	ldr	x0, [sp, #88]
  4050e8:	cbz	x0, 405100 <ferror@plt+0x2d60>
  4050ec:	ldrb	w2, [x0, #4]
  4050f0:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4050f4:	add	x1, x1, #0xc38
  4050f8:	mov	x0, x21
  4050fc:	bl	4048cc <ferror@plt+0x252c>
  405100:	ldr	x0, [sp, #96]
  405104:	cbz	x0, 40511c <ferror@plt+0x2d7c>
  405108:	ldrb	w2, [x0, #4]
  40510c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  405110:	add	x1, x1, #0xc40
  405114:	mov	x0, x21
  405118:	bl	4048cc <ferror@plt+0x252c>
  40511c:	ldr	x0, [sp, #104]
  405120:	cbz	x0, 405138 <ferror@plt+0x2d98>
  405124:	ldrb	w2, [x0, #4]
  405128:	adrp	x1, 410000 <ferror@plt+0xdc60>
  40512c:	add	x1, x1, #0xc48
  405130:	mov	x0, x21
  405134:	bl	4048cc <ferror@plt+0x252c>
  405138:	ldr	x0, [sp, #112]
  40513c:	cbz	x0, 405154 <ferror@plt+0x2db4>
  405140:	ldrb	w2, [x0, #4]
  405144:	adrp	x1, 410000 <ferror@plt+0xdc60>
  405148:	add	x1, x1, #0xc58
  40514c:	mov	x0, x21
  405150:	bl	4048cc <ferror@plt+0x252c>
  405154:	ldr	x0, [sp, #120]
  405158:	cbz	x0, 405170 <ferror@plt+0x2dd0>
  40515c:	ldrb	w2, [x0, #4]
  405160:	adrp	x1, 410000 <ferror@plt+0xdc60>
  405164:	add	x1, x1, #0xc68
  405168:	mov	x0, x21
  40516c:	bl	4048cc <ferror@plt+0x252c>
  405170:	ldr	x0, [sp, #144]
  405174:	cbz	x0, 40518c <ferror@plt+0x2dec>
  405178:	ldrb	w2, [x0, #4]
  40517c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  405180:	add	x1, x1, #0xc78
  405184:	mov	x0, x21
  405188:	bl	4048cc <ferror@plt+0x252c>
  40518c:	ldr	x0, [sp, #128]
  405190:	cbz	x0, 4051a8 <ferror@plt+0x2e08>
  405194:	ldrb	w2, [x0, #4]
  405198:	adrp	x1, 410000 <ferror@plt+0xdc60>
  40519c:	add	x1, x1, #0xc88
  4051a0:	mov	x0, x21
  4051a4:	bl	4048cc <ferror@plt+0x252c>
  4051a8:	ldr	x0, [sp, #272]
  4051ac:	cbz	x0, 4051c4 <ferror@plt+0x2e24>
  4051b0:	ldrb	w2, [x0, #4]
  4051b4:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4051b8:	add	x1, x1, #0xc90
  4051bc:	mov	x0, x21
  4051c0:	bl	4048cc <ferror@plt+0x252c>
  4051c4:	ldr	x0, [sp, #280]
  4051c8:	cbz	x0, 4051e0 <ferror@plt+0x2e40>
  4051cc:	ldrb	w2, [x0, #4]
  4051d0:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4051d4:	add	x1, x1, #0xca0
  4051d8:	mov	x0, x21
  4051dc:	bl	4048cc <ferror@plt+0x252c>
  4051e0:	ldr	x0, [sp, #312]
  4051e4:	cbz	x0, 4051fc <ferror@plt+0x2e5c>
  4051e8:	ldrb	w2, [x0, #4]
  4051ec:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4051f0:	add	x1, x1, #0xcb8
  4051f4:	mov	x0, x21
  4051f8:	bl	4048cc <ferror@plt+0x252c>
  4051fc:	ldr	x0, [sp, #288]
  405200:	cbz	x0, 405218 <ferror@plt+0x2e78>
  405204:	ldrb	w2, [x0, #4]
  405208:	adrp	x1, 410000 <ferror@plt+0xdc60>
  40520c:	add	x1, x1, #0xcc8
  405210:	mov	x0, x21
  405214:	bl	4048cc <ferror@plt+0x252c>
  405218:	ldr	x0, [sp, #328]
  40521c:	cbz	x0, 405248 <ferror@plt+0x2ea8>
  405220:	ldr	w0, [x0, #4]
  405224:	bl	40b878 <ferror@plt+0x94d8>
  405228:	mov	x4, x0
  40522c:	adrp	x3, 410000 <ferror@plt+0xdc60>
  405230:	add	x3, x3, #0xcd8
  405234:	adrp	x2, 410000 <ferror@plt+0xdc60>
  405238:	add	x2, x2, #0xce8
  40523c:	mov	w1, #0x6                   	// #6
  405240:	mov	w0, #0x4                   	// #4
  405244:	bl	40c988 <ferror@plt+0xa5e8>
  405248:	ldr	x0, [sp, #320]
  40524c:	cbz	x0, 404ebc <ferror@plt+0x2b1c>
  405250:	ldrb	w2, [x0, #4]
  405254:	adrp	x1, 410000 <ferror@plt+0xdc60>
  405258:	add	x1, x1, #0xcf8
  40525c:	mov	x0, x21
  405260:	bl	4048cc <ferror@plt+0x252c>
  405264:	b	404ebc <ferror@plt+0x2b1c>
  405268:	adrp	x0, 427000 <ferror@plt+0x24c60>
  40526c:	ldr	x2, [x0, #840]
  405270:	adrp	x1, 410000 <ferror@plt+0xdc60>
  405274:	add	x1, x1, #0xc30
  405278:	mov	x0, x21
  40527c:	bl	402370 <fprintf@plt>
  405280:	b	4050e4 <ferror@plt+0x2d44>
  405284:	adrp	x0, 411000 <ferror@plt+0xec60>
  405288:	add	x0, x0, #0x298
  40528c:	add	x4, x0, w4, sxtw #3
  405290:	ldr	x4, [x4, #40]
  405294:	adrp	x3, 410000 <ferror@plt+0xdc60>
  405298:	add	x3, x3, #0xd20
  40529c:	adrp	x2, 410000 <ferror@plt+0xdc60>
  4052a0:	add	x2, x2, #0xd18
  4052a4:	mov	w1, #0x6                   	// #6
  4052a8:	mov	w0, #0x4                   	// #4
  4052ac:	bl	40c988 <ferror@plt+0xa5e8>
  4052b0:	b	404f10 <ferror@plt+0x2b70>
  4052b4:	mov	w0, #0xffffffff            	// #-1
  4052b8:	ldp	x19, x20, [sp, #16]
  4052bc:	ldp	x21, x22, [sp, #32]
  4052c0:	b	404f64 <ferror@plt+0x2bc4>
  4052c4:	ldp	x19, x20, [sp, #16]
  4052c8:	ldp	x21, x22, [sp, #32]
  4052cc:	b	404f64 <ferror@plt+0x2bc4>
  4052d0:	ldp	x19, x20, [sp, #16]
  4052d4:	ldp	x21, x22, [sp, #32]
  4052d8:	b	404f64 <ferror@plt+0x2bc4>
  4052dc:	stp	x29, x30, [sp, #-16]!
  4052e0:	mov	x29, sp
  4052e4:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4052e8:	ldr	x3, [x0, #856]
  4052ec:	mov	x2, #0x3cc                 	// #972
  4052f0:	mov	x1, #0x1                   	// #1
  4052f4:	adrp	x0, 410000 <ferror@plt+0xdc60>
  4052f8:	add	x0, x0, #0xd30
  4052fc:	bl	4021c0 <fwrite@plt>
  405300:	mov	w0, #0xffffffff            	// #-1
  405304:	bl	401e00 <exit@plt>
  405308:	stp	x29, x30, [sp, #-48]!
  40530c:	mov	x29, sp
  405310:	stp	x19, x20, [sp, #16]
  405314:	str	x21, [sp, #32]
  405318:	mov	x21, x0
  40531c:	mov	x20, x1
  405320:	mov	x19, x2
  405324:	adrp	x1, 410000 <ferror@plt+0xdc60>
  405328:	add	x1, x1, #0xa70
  40532c:	mov	x0, x2
  405330:	bl	4020e0 <strcmp@plt>
  405334:	cbnz	w0, 405354 <ferror@plt+0x2fb4>
  405338:	mov	w0, #0x1                   	// #1
  40533c:	strb	w0, [x20]
  405340:	mov	w0, #0x1                   	// #1
  405344:	ldp	x19, x20, [sp, #16]
  405348:	ldr	x21, [sp, #32]
  40534c:	ldp	x29, x30, [sp], #48
  405350:	ret
  405354:	adrp	x1, 410000 <ferror@plt+0xdc60>
  405358:	add	x1, x1, #0xa78
  40535c:	mov	x0, x19
  405360:	bl	4020e0 <strcmp@plt>
  405364:	cbnz	w0, 405374 <ferror@plt+0x2fd4>
  405368:	strb	wzr, [x20]
  40536c:	mov	w0, #0x1                   	// #1
  405370:	b	405344 <ferror@plt+0x2fa4>
  405374:	mov	x2, x21
  405378:	adrp	x1, 411000 <ferror@plt+0xec60>
  40537c:	add	x1, x1, #0x100
  405380:	adrp	x0, 427000 <ferror@plt+0x24c60>
  405384:	ldr	x0, [x0, #856]
  405388:	bl	402370 <fprintf@plt>
  40538c:	mov	w0, #0x0                   	// #0
  405390:	b	405344 <ferror@plt+0x2fa4>
  405394:	sub	sp, sp, #0x2c0
  405398:	stp	x29, x30, [sp]
  40539c:	mov	x29, sp
  4053a0:	stp	x19, x20, [sp, #16]
  4053a4:	mov	w19, w0
  4053a8:	mov	x20, x1
  4053ac:	mov	x2, #0x220                 	// #544
  4053b0:	mov	w1, #0x0                   	// #0
  4053b4:	add	x0, sp, #0xa0
  4053b8:	bl	401fc0 <memset@plt>
  4053bc:	mov	w0, #0x20                  	// #32
  4053c0:	str	w0, [sp, #160]
  4053c4:	mov	w0, #0x13                  	// #19
  4053c8:	strh	w0, [sp, #164]
  4053cc:	mov	w0, #0x1                   	// #1
  4053d0:	strh	w0, [sp, #166]
  4053d4:	mov	w0, #0x7                   	// #7
  4053d8:	strb	w0, [sp, #176]
  4053dc:	mov	w0, #0xffffffff            	// #-1
  4053e0:	strb	w0, [sp, #159]
  4053e4:	strb	w0, [sp, #158]
  4053e8:	strb	w0, [sp, #157]
  4053ec:	strb	w0, [sp, #156]
  4053f0:	strb	w0, [sp, #155]
  4053f4:	strb	w0, [sp, #154]
  4053f8:	strb	w0, [sp, #153]
  4053fc:	strb	w0, [sp, #152]
  405400:	strb	w0, [sp, #151]
  405404:	strb	w0, [sp, #150]
  405408:	strb	w0, [sp, #149]
  40540c:	strb	w0, [sp, #148]
  405410:	cmp	w19, #0x0
  405414:	b.le	405cbc <ferror@plt+0x391c>
  405418:	stp	x21, x22, [sp, #32]
  40541c:	stp	x23, x24, [sp, #48]
  405420:	stp	x25, x26, [sp, #64]
  405424:	stp	x27, x28, [sp, #80]
  405428:	mov	w28, #0x0                   	// #0
  40542c:	mov	w26, #0xffffffff            	// #-1
  405430:	str	w26, [sp, #112]
  405434:	str	w26, [sp, #116]
  405438:	str	wzr, [sp, #108]
  40543c:	mov	w27, w26
  405440:	mov	x24, #0x0                   	// #0
  405444:	adrp	x22, 410000 <ferror@plt+0xdc60>
  405448:	add	x22, x22, #0x780
  40544c:	adrp	x23, 410000 <ferror@plt+0xdc60>
  405450:	add	x23, x23, #0xc40
  405454:	adrp	x25, 410000 <ferror@plt+0xdc60>
  405458:	add	x25, x25, #0xc38
  40545c:	b	4054ac <ferror@plt+0x310c>
  405460:	bl	409660 <ferror@plt+0x72c0>
  405464:	mov	x1, x23
  405468:	mov	x0, x21
  40546c:	bl	4020e0 <strcmp@plt>
  405470:	cbnz	w0, 4054f4 <ferror@plt+0x3154>
  405474:	add	x21, x20, #0x8
  405478:	sub	w19, w19, #0x1
  40547c:	cmp	w19, #0x0
  405480:	b.le	4054d8 <ferror@plt+0x3138>
  405484:	ldr	x2, [x20, #8]
  405488:	add	x1, sp, #0x96
  40548c:	mov	x0, x23
  405490:	bl	405308 <ferror@plt+0x2f68>
  405494:	and	w0, w0, #0xff
  405498:	cbz	w0, 4054dc <ferror@plt+0x313c>
  40549c:	sub	w19, w19, #0x1
  4054a0:	add	x20, x21, #0x8
  4054a4:	cmp	w19, #0x0
  4054a8:	b.le	405ba8 <ferror@plt+0x3808>
  4054ac:	ldr	x21, [x20]
  4054b0:	mov	x1, x22
  4054b4:	mov	x0, x21
  4054b8:	bl	4020e0 <strcmp@plt>
  4054bc:	cbnz	w0, 405464 <ferror@plt+0x30c4>
  4054c0:	add	x21, x20, #0x8
  4054c4:	sub	w19, w19, #0x1
  4054c8:	cmp	w19, #0x0
  4054cc:	b.le	405460 <ferror@plt+0x30c0>
  4054d0:	ldr	x24, [x20, #8]
  4054d4:	b	40549c <ferror@plt+0x30fc>
  4054d8:	bl	409660 <ferror@plt+0x72c0>
  4054dc:	mov	w0, #0xffffffff            	// #-1
  4054e0:	ldp	x21, x22, [sp, #32]
  4054e4:	ldp	x23, x24, [sp, #48]
  4054e8:	ldp	x25, x26, [sp, #64]
  4054ec:	ldp	x27, x28, [sp, #80]
  4054f0:	b	405c9c <ferror@plt+0x38fc>
  4054f4:	mov	x1, x25
  4054f8:	mov	x0, x21
  4054fc:	bl	4020e0 <strcmp@plt>
  405500:	cbnz	w0, 405548 <ferror@plt+0x31a8>
  405504:	add	x21, x20, #0x8
  405508:	sub	w19, w19, #0x1
  40550c:	cmp	w19, #0x0
  405510:	b.le	405544 <ferror@plt+0x31a4>
  405514:	ldr	x2, [x20, #8]
  405518:	add	x1, sp, #0x97
  40551c:	mov	x0, x25
  405520:	bl	405308 <ferror@plt+0x2f68>
  405524:	and	w0, w0, #0xff
  405528:	cbnz	w0, 40549c <ferror@plt+0x30fc>
  40552c:	mov	w0, #0xffffffff            	// #-1
  405530:	ldp	x21, x22, [sp, #32]
  405534:	ldp	x23, x24, [sp, #48]
  405538:	ldp	x25, x26, [sp, #64]
  40553c:	ldp	x27, x28, [sp, #80]
  405540:	b	405c9c <ferror@plt+0x38fc>
  405544:	bl	409660 <ferror@plt+0x72c0>
  405548:	adrp	x1, 410000 <ferror@plt+0xdc60>
  40554c:	add	x1, x1, #0xc58
  405550:	mov	x0, x21
  405554:	bl	4020e0 <strcmp@plt>
  405558:	cbnz	w0, 4055a4 <ferror@plt+0x3204>
  40555c:	add	x21, x20, #0x8
  405560:	sub	w19, w19, #0x1
  405564:	cmp	w19, #0x0
  405568:	b.le	4055a0 <ferror@plt+0x3200>
  40556c:	ldr	x2, [x20, #8]
  405570:	add	x1, sp, #0x95
  405574:	adrp	x0, 410000 <ferror@plt+0xdc60>
  405578:	add	x0, x0, #0xc58
  40557c:	bl	405308 <ferror@plt+0x2f68>
  405580:	and	w0, w0, #0xff
  405584:	cbnz	w0, 40549c <ferror@plt+0x30fc>
  405588:	mov	w0, #0xffffffff            	// #-1
  40558c:	ldp	x21, x22, [sp, #32]
  405590:	ldp	x23, x24, [sp, #48]
  405594:	ldp	x25, x26, [sp, #64]
  405598:	ldp	x27, x28, [sp, #80]
  40559c:	b	405c9c <ferror@plt+0x38fc>
  4055a0:	bl	409660 <ferror@plt+0x72c0>
  4055a4:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4055a8:	add	x1, x1, #0xc48
  4055ac:	mov	x0, x21
  4055b0:	bl	4020e0 <strcmp@plt>
  4055b4:	cbnz	w0, 405600 <ferror@plt+0x3260>
  4055b8:	add	x21, x20, #0x8
  4055bc:	sub	w19, w19, #0x1
  4055c0:	cmp	w19, #0x0
  4055c4:	b.le	4055fc <ferror@plt+0x325c>
  4055c8:	ldr	x2, [x20, #8]
  4055cc:	add	x1, sp, #0x94
  4055d0:	adrp	x0, 410000 <ferror@plt+0xdc60>
  4055d4:	add	x0, x0, #0xc48
  4055d8:	bl	405308 <ferror@plt+0x2f68>
  4055dc:	and	w0, w0, #0xff
  4055e0:	cbnz	w0, 40549c <ferror@plt+0x30fc>
  4055e4:	mov	w0, #0xffffffff            	// #-1
  4055e8:	ldp	x21, x22, [sp, #32]
  4055ec:	ldp	x23, x24, [sp, #48]
  4055f0:	ldp	x25, x26, [sp, #64]
  4055f4:	ldp	x27, x28, [sp, #80]
  4055f8:	b	405c9c <ferror@plt+0x38fc>
  4055fc:	bl	409660 <ferror@plt+0x72c0>
  405600:	adrp	x1, 410000 <ferror@plt+0xdc60>
  405604:	add	x1, x1, #0xc68
  405608:	mov	x0, x21
  40560c:	bl	4020e0 <strcmp@plt>
  405610:	cbnz	w0, 40565c <ferror@plt+0x32bc>
  405614:	add	x21, x20, #0x8
  405618:	sub	w19, w19, #0x1
  40561c:	cmp	w19, #0x0
  405620:	b.le	405658 <ferror@plt+0x32b8>
  405624:	ldr	x2, [x20, #8]
  405628:	add	x1, sp, #0x9e
  40562c:	adrp	x0, 410000 <ferror@plt+0xdc60>
  405630:	add	x0, x0, #0xc68
  405634:	bl	405308 <ferror@plt+0x2f68>
  405638:	and	w0, w0, #0xff
  40563c:	cbnz	w0, 40549c <ferror@plt+0x30fc>
  405640:	mov	w0, #0xffffffff            	// #-1
  405644:	ldp	x21, x22, [sp, #32]
  405648:	ldp	x23, x24, [sp, #48]
  40564c:	ldp	x25, x26, [sp, #64]
  405650:	ldp	x27, x28, [sp, #80]
  405654:	b	405c9c <ferror@plt+0x38fc>
  405658:	bl	409660 <ferror@plt+0x72c0>
  40565c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  405660:	add	x1, x1, #0xc78
  405664:	mov	x0, x21
  405668:	bl	4020e0 <strcmp@plt>
  40566c:	cbnz	w0, 4056b8 <ferror@plt+0x3318>
  405670:	add	x21, x20, #0x8
  405674:	sub	w19, w19, #0x1
  405678:	cmp	w19, #0x0
  40567c:	b.le	4056b4 <ferror@plt+0x3314>
  405680:	ldr	x2, [x20, #8]
  405684:	add	x1, sp, #0x9d
  405688:	adrp	x0, 410000 <ferror@plt+0xdc60>
  40568c:	add	x0, x0, #0xc78
  405690:	bl	405308 <ferror@plt+0x2f68>
  405694:	and	w0, w0, #0xff
  405698:	cbnz	w0, 40549c <ferror@plt+0x30fc>
  40569c:	mov	w0, #0xffffffff            	// #-1
  4056a0:	ldp	x21, x22, [sp, #32]
  4056a4:	ldp	x23, x24, [sp, #48]
  4056a8:	ldp	x25, x26, [sp, #64]
  4056ac:	ldp	x27, x28, [sp, #80]
  4056b0:	b	405c9c <ferror@plt+0x38fc>
  4056b4:	bl	409660 <ferror@plt+0x72c0>
  4056b8:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4056bc:	add	x1, x1, #0xc88
  4056c0:	mov	x0, x21
  4056c4:	bl	4020e0 <strcmp@plt>
  4056c8:	cbnz	w0, 405714 <ferror@plt+0x3374>
  4056cc:	add	x21, x20, #0x8
  4056d0:	sub	w19, w19, #0x1
  4056d4:	cmp	w19, #0x0
  4056d8:	b.le	405710 <ferror@plt+0x3370>
  4056dc:	ldr	x2, [x20, #8]
  4056e0:	add	x1, sp, #0x9c
  4056e4:	adrp	x0, 410000 <ferror@plt+0xdc60>
  4056e8:	add	x0, x0, #0xc88
  4056ec:	bl	405308 <ferror@plt+0x2f68>
  4056f0:	and	w0, w0, #0xff
  4056f4:	cbnz	w0, 40549c <ferror@plt+0x30fc>
  4056f8:	mov	w0, #0xffffffff            	// #-1
  4056fc:	ldp	x21, x22, [sp, #32]
  405700:	ldp	x23, x24, [sp, #48]
  405704:	ldp	x25, x26, [sp, #64]
  405708:	ldp	x27, x28, [sp, #80]
  40570c:	b	405c9c <ferror@plt+0x38fc>
  405710:	bl	409660 <ferror@plt+0x72c0>
  405714:	adrp	x1, 410000 <ferror@plt+0xdc60>
  405718:	add	x1, x1, #0xc90
  40571c:	mov	x0, x21
  405720:	bl	4020e0 <strcmp@plt>
  405724:	cbnz	w0, 405770 <ferror@plt+0x33d0>
  405728:	add	x21, x20, #0x8
  40572c:	sub	w19, w19, #0x1
  405730:	cmp	w19, #0x0
  405734:	b.le	40576c <ferror@plt+0x33cc>
  405738:	ldr	x2, [x20, #8]
  40573c:	add	x1, sp, #0x9a
  405740:	adrp	x0, 410000 <ferror@plt+0xdc60>
  405744:	add	x0, x0, #0xc90
  405748:	bl	405308 <ferror@plt+0x2f68>
  40574c:	and	w0, w0, #0xff
  405750:	cbnz	w0, 40549c <ferror@plt+0x30fc>
  405754:	mov	w0, #0xffffffff            	// #-1
  405758:	ldp	x21, x22, [sp, #32]
  40575c:	ldp	x23, x24, [sp, #48]
  405760:	ldp	x25, x26, [sp, #64]
  405764:	ldp	x27, x28, [sp, #80]
  405768:	b	405c9c <ferror@plt+0x38fc>
  40576c:	bl	409660 <ferror@plt+0x72c0>
  405770:	adrp	x1, 410000 <ferror@plt+0xdc60>
  405774:	add	x1, x1, #0xca0
  405778:	mov	x0, x21
  40577c:	bl	4020e0 <strcmp@plt>
  405780:	cbnz	w0, 4057cc <ferror@plt+0x342c>
  405784:	add	x21, x20, #0x8
  405788:	sub	w19, w19, #0x1
  40578c:	cmp	w19, #0x0
  405790:	b.le	4057c8 <ferror@plt+0x3428>
  405794:	ldr	x2, [x20, #8]
  405798:	add	x1, sp, #0x99
  40579c:	adrp	x0, 410000 <ferror@plt+0xdc60>
  4057a0:	add	x0, x0, #0xca0
  4057a4:	bl	405308 <ferror@plt+0x2f68>
  4057a8:	and	w0, w0, #0xff
  4057ac:	cbnz	w0, 40549c <ferror@plt+0x30fc>
  4057b0:	mov	w0, #0xffffffff            	// #-1
  4057b4:	ldp	x21, x22, [sp, #32]
  4057b8:	ldp	x23, x24, [sp, #48]
  4057bc:	ldp	x25, x26, [sp, #64]
  4057c0:	ldp	x27, x28, [sp, #80]
  4057c4:	b	405c9c <ferror@plt+0x38fc>
  4057c8:	bl	409660 <ferror@plt+0x72c0>
  4057cc:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4057d0:	add	x1, x1, #0xc28
  4057d4:	mov	x0, x21
  4057d8:	bl	4020e0 <strcmp@plt>
  4057dc:	cbnz	w0, 40580c <ferror@plt+0x346c>
  4057e0:	add	x21, x20, #0x8
  4057e4:	sub	w19, w19, #0x1
  4057e8:	cmp	w19, #0x0
  4057ec:	b.le	405808 <ferror@plt+0x3468>
  4057f0:	mov	w2, #0xa                   	// #10
  4057f4:	mov	x1, #0x0                   	// #0
  4057f8:	ldr	x0, [x20, #8]
  4057fc:	bl	402100 <strtol@plt>
  405800:	str	w0, [sp, #108]
  405804:	b	40549c <ferror@plt+0x30fc>
  405808:	bl	409660 <ferror@plt+0x72c0>
  40580c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  405810:	add	x1, x1, #0xc08
  405814:	mov	x0, x21
  405818:	bl	4020e0 <strcmp@plt>
  40581c:	cbnz	w0, 405850 <ferror@plt+0x34b0>
  405820:	add	x21, x20, #0x8
  405824:	sub	w19, w19, #0x1
  405828:	cmp	w19, #0x0
  40582c:	b.le	40584c <ferror@plt+0x34ac>
  405830:	mov	w2, #0xa                   	// #10
  405834:	mov	x1, #0x0                   	// #0
  405838:	ldr	x0, [x20, #8]
  40583c:	bl	402100 <strtol@plt>
  405840:	sxth	w0, w0
  405844:	str	w0, [sp, #116]
  405848:	b	40549c <ferror@plt+0x30fc>
  40584c:	bl	409660 <ferror@plt+0x72c0>
  405850:	adrp	x1, 410000 <ferror@plt+0xdc60>
  405854:	add	x1, x1, #0x918
  405858:	mov	x0, x21
  40585c:	bl	4020e0 <strcmp@plt>
  405860:	cbnz	w0, 405928 <ferror@plt+0x3588>
  405864:	add	x21, x20, #0x8
  405868:	sub	w19, w19, #0x1
  40586c:	cmp	w19, #0x0
  405870:	b.le	405914 <ferror@plt+0x3574>
  405874:	mov	w2, #0xa                   	// #10
  405878:	add	x1, sp, #0x88
  40587c:	ldr	x0, [x20, #8]
  405880:	bl	402100 <strtol@plt>
  405884:	ldr	x1, [x20, #8]
  405888:	str	x1, [sp, #120]
  40588c:	ldrb	w1, [x1]
  405890:	cbz	w1, 4058a8 <ferror@plt+0x3508>
  405894:	ldr	x1, [sp, #136]
  405898:	ldrb	w1, [x1]
  40589c:	sxtb	w0, w0
  4058a0:	str	w0, [sp, #112]
  4058a4:	cbz	w1, 40549c <ferror@plt+0x30fc>
  4058a8:	adrp	x20, 411000 <ferror@plt+0xec60>
  4058ac:	add	x20, x20, #0x298
  4058b0:	str	wzr, [sp, #112]
  4058b4:	ldr	x1, [sp, #120]
  4058b8:	ldr	x0, [x20]
  4058bc:	bl	4020e0 <strcmp@plt>
  4058c0:	cbz	w0, 405918 <ferror@plt+0x3578>
  4058c4:	ldr	w0, [sp, #112]
  4058c8:	add	w0, w0, #0x1
  4058cc:	sxtb	w0, w0
  4058d0:	str	w0, [sp, #112]
  4058d4:	add	x20, x20, #0x8
  4058d8:	cmp	w0, #0x5
  4058dc:	b.ne	4058b4 <ferror@plt+0x3514>  // b.any
  4058e0:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4058e4:	ldr	x3, [x0, #856]
  4058e8:	mov	x2, #0x1e                  	// #30
  4058ec:	mov	x1, #0x1                   	// #1
  4058f0:	adrp	x0, 411000 <ferror@plt+0xec60>
  4058f4:	add	x0, x0, #0x130
  4058f8:	bl	4021c0 <fwrite@plt>
  4058fc:	mov	w0, #0xffffffff            	// #-1
  405900:	ldp	x21, x22, [sp, #32]
  405904:	ldp	x23, x24, [sp, #48]
  405908:	ldp	x25, x26, [sp, #64]
  40590c:	ldp	x27, x28, [sp, #80]
  405910:	b	405c9c <ferror@plt+0x38fc>
  405914:	bl	409660 <ferror@plt+0x72c0>
  405918:	ldr	w0, [sp, #112]
  40591c:	cmp	w0, #0x5
  405920:	b.ne	40549c <ferror@plt+0x30fc>  // b.any
  405924:	b	4058e0 <ferror@plt+0x3540>
  405928:	adrp	x1, 410000 <ferror@plt+0xdc60>
  40592c:	add	x1, x1, #0xd18
  405930:	mov	x0, x21
  405934:	bl	4020e0 <strcmp@plt>
  405938:	cbnz	w0, 4059bc <ferror@plt+0x361c>
  40593c:	add	x21, x20, #0x8
  405940:	sub	w19, w19, #0x1
  405944:	cmp	w19, #0x0
  405948:	b.le	405984 <ferror@plt+0x35e4>
  40594c:	ldr	x20, [x20, #8]
  405950:	adrp	x1, 411000 <ferror@plt+0xec60>
  405954:	add	x1, x1, #0x150
  405958:	mov	x0, x20
  40595c:	bl	4020e0 <strcmp@plt>
  405960:	cbz	w0, 405b9c <ferror@plt+0x37fc>
  405964:	adrp	x1, 411000 <ferror@plt+0xec60>
  405968:	add	x1, x1, #0x158
  40596c:	mov	x0, x20
  405970:	bl	4020e0 <strcmp@plt>
  405974:	cbnz	w0, 405988 <ferror@plt+0x35e8>
  405978:	mov	w28, #0x2                   	// #2
  40597c:	mov	w26, #0x0                   	// #0
  405980:	b	40549c <ferror@plt+0x30fc>
  405984:	bl	409660 <ferror@plt+0x72c0>
  405988:	adrp	x0, 427000 <ferror@plt+0x24c60>
  40598c:	ldr	x3, [x0, #856]
  405990:	mov	x2, #0x27                  	// #39
  405994:	mov	x1, #0x1                   	// #1
  405998:	adrp	x0, 411000 <ferror@plt+0xec60>
  40599c:	add	x0, x0, #0x160
  4059a0:	bl	4021c0 <fwrite@plt>
  4059a4:	mov	w0, #0xffffffff            	// #-1
  4059a8:	ldp	x21, x22, [sp, #32]
  4059ac:	ldp	x23, x24, [sp, #48]
  4059b0:	ldp	x25, x26, [sp, #64]
  4059b4:	ldp	x27, x28, [sp, #80]
  4059b8:	b	405c9c <ferror@plt+0x38fc>
  4059bc:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4059c0:	add	x1, x1, #0x540
  4059c4:	mov	x0, x21
  4059c8:	bl	4020e0 <strcmp@plt>
  4059cc:	cbnz	w0, 4059dc <ferror@plt+0x363c>
  4059d0:	orr	w28, w28, #0x2
  4059d4:	mov	x21, x20
  4059d8:	b	40549c <ferror@plt+0x30fc>
  4059dc:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4059e0:	add	x1, x1, #0x568
  4059e4:	mov	x0, x21
  4059e8:	bl	4020e0 <strcmp@plt>
  4059ec:	cbnz	w0, 4059fc <ferror@plt+0x365c>
  4059f0:	orr	w28, w28, #0x1
  4059f4:	mov	x21, x20
  4059f8:	b	40549c <ferror@plt+0x30fc>
  4059fc:	adrp	x1, 410000 <ferror@plt+0xdc60>
  405a00:	add	x1, x1, #0xcb8
  405a04:	mov	x0, x21
  405a08:	bl	4020e0 <strcmp@plt>
  405a0c:	cbnz	w0, 405a58 <ferror@plt+0x36b8>
  405a10:	add	x21, x20, #0x8
  405a14:	sub	w19, w19, #0x1
  405a18:	cmp	w19, #0x0
  405a1c:	b.le	405a54 <ferror@plt+0x36b4>
  405a20:	ldr	x2, [x20, #8]
  405a24:	add	x1, sp, #0x9f
  405a28:	adrp	x0, 410000 <ferror@plt+0xdc60>
  405a2c:	add	x0, x0, #0xcb8
  405a30:	bl	405308 <ferror@plt+0x2f68>
  405a34:	and	w0, w0, #0xff
  405a38:	cbnz	w0, 40549c <ferror@plt+0x30fc>
  405a3c:	mov	w0, #0xffffffff            	// #-1
  405a40:	ldp	x21, x22, [sp, #32]
  405a44:	ldp	x23, x24, [sp, #48]
  405a48:	ldp	x25, x26, [sp, #64]
  405a4c:	ldp	x27, x28, [sp, #80]
  405a50:	b	405c9c <ferror@plt+0x38fc>
  405a54:	bl	409660 <ferror@plt+0x72c0>
  405a58:	adrp	x1, 410000 <ferror@plt+0xdc60>
  405a5c:	add	x1, x1, #0xcc8
  405a60:	mov	x0, x21
  405a64:	bl	4020e0 <strcmp@plt>
  405a68:	cbnz	w0, 405ab4 <ferror@plt+0x3714>
  405a6c:	add	x21, x20, #0x8
  405a70:	sub	w19, w19, #0x1
  405a74:	cmp	w19, #0x0
  405a78:	b.le	405ab0 <ferror@plt+0x3710>
  405a7c:	ldr	x2, [x20, #8]
  405a80:	add	x1, sp, #0x9b
  405a84:	adrp	x0, 410000 <ferror@plt+0xdc60>
  405a88:	add	x0, x0, #0xcc8
  405a8c:	bl	405308 <ferror@plt+0x2f68>
  405a90:	and	w0, w0, #0xff
  405a94:	cbnz	w0, 40549c <ferror@plt+0x30fc>
  405a98:	mov	w0, #0xffffffff            	// #-1
  405a9c:	ldp	x21, x22, [sp, #32]
  405aa0:	ldp	x23, x24, [sp, #48]
  405aa4:	ldp	x25, x26, [sp, #64]
  405aa8:	ldp	x27, x28, [sp, #80]
  405aac:	b	405c9c <ferror@plt+0x38fc>
  405ab0:	bl	409660 <ferror@plt+0x72c0>
  405ab4:	adrp	x1, 410000 <ferror@plt+0xdc60>
  405ab8:	add	x1, x1, #0xcf8
  405abc:	mov	x0, x21
  405ac0:	bl	4020e0 <strcmp@plt>
  405ac4:	cbnz	w0, 405b10 <ferror@plt+0x3770>
  405ac8:	add	x21, x20, #0x8
  405acc:	sub	w19, w19, #0x1
  405ad0:	cmp	w19, #0x0
  405ad4:	b.le	405b0c <ferror@plt+0x376c>
  405ad8:	ldr	x2, [x20, #8]
  405adc:	add	x1, sp, #0x98
  405ae0:	adrp	x0, 410000 <ferror@plt+0xdc60>
  405ae4:	add	x0, x0, #0xcf8
  405ae8:	bl	405308 <ferror@plt+0x2f68>
  405aec:	and	w0, w0, #0xff
  405af0:	cbnz	w0, 40549c <ferror@plt+0x30fc>
  405af4:	mov	w0, #0xffffffff            	// #-1
  405af8:	ldp	x21, x22, [sp, #32]
  405afc:	ldp	x23, x24, [sp, #48]
  405b00:	ldp	x25, x26, [sp, #64]
  405b04:	ldp	x27, x28, [sp, #80]
  405b08:	b	405c9c <ferror@plt+0x38fc>
  405b0c:	bl	409660 <ferror@plt+0x72c0>
  405b10:	adrp	x1, 410000 <ferror@plt+0xdc60>
  405b14:	add	x1, x1, #0xce8
  405b18:	mov	x0, x21
  405b1c:	bl	4020e0 <strcmp@plt>
  405b20:	cbnz	w0, 405b78 <ferror@plt+0x37d8>
  405b24:	add	x21, x20, #0x8
  405b28:	sub	w19, w19, #0x1
  405b2c:	cmp	w19, #0x0
  405b30:	b.le	405b74 <ferror@plt+0x37d4>
  405b34:	ldr	x0, [x20, #8]
  405b38:	bl	40b990 <ferror@plt+0x95f0>
  405b3c:	mov	w27, w0
  405b40:	cbnz	w0, 40549c <ferror@plt+0x30fc>
  405b44:	ldr	x2, [x20, #8]
  405b48:	adrp	x1, 411000 <ferror@plt+0xec60>
  405b4c:	add	x1, x1, #0x188
  405b50:	adrp	x0, 427000 <ferror@plt+0x24c60>
  405b54:	ldr	x0, [x0, #856]
  405b58:	bl	402370 <fprintf@plt>
  405b5c:	mov	w0, #0xffffffff            	// #-1
  405b60:	ldp	x21, x22, [sp, #32]
  405b64:	ldp	x23, x24, [sp, #48]
  405b68:	ldp	x25, x26, [sp, #64]
  405b6c:	ldp	x27, x28, [sp, #80]
  405b70:	b	405c9c <ferror@plt+0x38fc>
  405b74:	bl	409660 <ferror@plt+0x72c0>
  405b78:	adrp	x1, 411000 <ferror@plt+0xec60>
  405b7c:	add	x1, x1, #0x1b0
  405b80:	mov	x0, x21
  405b84:	bl	4020e0 <strcmp@plt>
  405b88:	mov	w27, w0
  405b8c:	cbnz	w0, 405b98 <ferror@plt+0x37f8>
  405b90:	mov	x21, x20
  405b94:	b	40549c <ferror@plt+0x30fc>
  405b98:	bl	4052dc <ferror@plt+0x2f3c>
  405b9c:	mov	w28, #0x2                   	// #2
  405ba0:	mov	w26, #0x1                   	// #1
  405ba4:	b	40549c <ferror@plt+0x30fc>
  405ba8:	cbz	x24, 405cac <ferror@plt+0x390c>
  405bac:	mov	x0, x24
  405bb0:	bl	40b990 <ferror@plt+0x95f0>
  405bb4:	str	w0, [sp, #180]
  405bb8:	cbz	w0, 405ce0 <ferror@plt+0x3940>
  405bbc:	mov	w2, #0x800c                	// #32780
  405bc0:	mov	w1, #0x220                 	// #544
  405bc4:	add	x0, sp, #0xa0
  405bc8:	bl	40fab0 <ferror@plt+0xd710>
  405bcc:	mov	x19, x0
  405bd0:	ldrsb	w3, [sp, #150]
  405bd4:	tbz	w3, #31, 405d10 <ferror@plt+0x3970>
  405bd8:	ldrsb	w3, [sp, #151]
  405bdc:	tbz	w3, #31, 405d24 <ferror@plt+0x3984>
  405be0:	ldrsb	w3, [sp, #149]
  405be4:	tbz	w3, #31, 405d38 <ferror@plt+0x3998>
  405be8:	ldrsb	w3, [sp, #148]
  405bec:	tbz	w3, #31, 405d4c <ferror@plt+0x39ac>
  405bf0:	ldrsb	w3, [sp, #156]
  405bf4:	tbz	w3, #31, 405d60 <ferror@plt+0x39c0>
  405bf8:	ldrsb	w3, [sp, #154]
  405bfc:	tbz	w3, #31, 405d74 <ferror@plt+0x39d4>
  405c00:	ldrsb	w3, [sp, #153]
  405c04:	tbz	w3, #31, 405d88 <ferror@plt+0x39e8>
  405c08:	ldrsb	w3, [sp, #158]
  405c0c:	tbz	w3, #31, 405d9c <ferror@plt+0x39fc>
  405c10:	ldrsb	w3, [sp, #157]
  405c14:	tbz	w3, #31, 405db0 <ferror@plt+0x3a10>
  405c18:	ldr	w0, [sp, #108]
  405c1c:	cbnz	w0, 405dc4 <ferror@plt+0x3a24>
  405c20:	ldr	w0, [sp, #116]
  405c24:	tbz	w0, #31, 405ddc <ferror@plt+0x3a3c>
  405c28:	ldr	w0, [sp, #112]
  405c2c:	tbz	w0, #31, 405df4 <ferror@plt+0x3a54>
  405c30:	ldrsb	w3, [sp, #159]
  405c34:	cmn	w3, #0x1
  405c38:	b.ne	405e0c <ferror@plt+0x3a6c>  // b.any
  405c3c:	ldrsb	w3, [sp, #155]
  405c40:	cmn	w3, #0x1
  405c44:	b.ne	405e20 <ferror@plt+0x3a80>  // b.any
  405c48:	ldrsb	w3, [sp, #152]
  405c4c:	cmn	w3, #0x1
  405c50:	b.ne	405e34 <ferror@plt+0x3a94>  // b.any
  405c54:	cmn	w27, #0x1
  405c58:	b.ne	405e48 <ferror@plt+0x3aa8>  // b.any
  405c5c:	mov	x1, x19
  405c60:	add	x0, sp, #0xa0
  405c64:	bl	40fae8 <ferror@plt+0xd748>
  405c68:	cmp	w26, #0x0
  405c6c:	ccmp	w28, #0x0, #0x0, lt  // lt = tstop
  405c70:	b.ne	405e60 <ferror@plt+0x3ac0>  // b.any
  405c74:	mov	x2, #0x0                   	// #0
  405c78:	add	x1, sp, #0xa0
  405c7c:	adrp	x0, 427000 <ferror@plt+0x24c60>
  405c80:	add	x0, x0, #0x310
  405c84:	bl	40f240 <ferror@plt+0xcea0>
  405c88:	asr	w0, w0, #31
  405c8c:	ldp	x21, x22, [sp, #32]
  405c90:	ldp	x23, x24, [sp, #48]
  405c94:	ldp	x25, x26, [sp, #64]
  405c98:	ldp	x27, x28, [sp, #80]
  405c9c:	ldp	x19, x20, [sp, #16]
  405ca0:	ldp	x29, x30, [sp]
  405ca4:	add	sp, sp, #0x2c0
  405ca8:	ret
  405cac:	ldp	x21, x22, [sp, #32]
  405cb0:	ldp	x23, x24, [sp, #48]
  405cb4:	ldp	x25, x26, [sp, #64]
  405cb8:	ldp	x27, x28, [sp, #80]
  405cbc:	adrp	x0, 427000 <ferror@plt+0x24c60>
  405cc0:	ldr	x3, [x0, #856]
  405cc4:	mov	x2, #0x1f                  	// #31
  405cc8:	mov	x1, #0x1                   	// #1
  405ccc:	adrp	x0, 411000 <ferror@plt+0xec60>
  405cd0:	add	x0, x0, #0x1c0
  405cd4:	bl	4021c0 <fwrite@plt>
  405cd8:	mov	w0, #0xffffffff            	// #-1
  405cdc:	b	405c9c <ferror@plt+0x38fc>
  405ce0:	mov	x2, x24
  405ce4:	adrp	x1, 410000 <ferror@plt+0xdc60>
  405ce8:	add	x1, x1, #0x8c8
  405cec:	adrp	x0, 427000 <ferror@plt+0x24c60>
  405cf0:	ldr	x0, [x0, #856]
  405cf4:	bl	402370 <fprintf@plt>
  405cf8:	mov	w0, #0xffffffff            	// #-1
  405cfc:	ldp	x21, x22, [sp, #32]
  405d00:	ldp	x23, x24, [sp, #48]
  405d04:	ldp	x25, x26, [sp, #64]
  405d08:	ldp	x27, x28, [sp, #80]
  405d0c:	b	405c9c <ferror@plt+0x38fc>
  405d10:	mov	w2, #0x5                   	// #5
  405d14:	mov	w1, #0x220                 	// #544
  405d18:	add	x0, sp, #0xa0
  405d1c:	bl	40f924 <ferror@plt+0xd584>
  405d20:	b	405bd8 <ferror@plt+0x3838>
  405d24:	mov	w2, #0x4                   	// #4
  405d28:	mov	w1, #0x220                 	// #544
  405d2c:	add	x0, sp, #0xa0
  405d30:	bl	40f924 <ferror@plt+0xd584>
  405d34:	b	405be0 <ferror@plt+0x3840>
  405d38:	mov	w2, #0x7                   	// #7
  405d3c:	mov	w1, #0x220                 	// #544
  405d40:	add	x0, sp, #0xa0
  405d44:	bl	40f924 <ferror@plt+0xd584>
  405d48:	b	405be8 <ferror@plt+0x3848>
  405d4c:	mov	w2, #0x6                   	// #6
  405d50:	mov	w1, #0x220                 	// #544
  405d54:	add	x0, sp, #0xa0
  405d58:	bl	40f924 <ferror@plt+0xd584>
  405d5c:	b	405bf0 <ferror@plt+0x3850>
  405d60:	mov	w2, #0x9                   	// #9
  405d64:	mov	w1, #0x220                 	// #544
  405d68:	add	x0, sp, #0xa0
  405d6c:	bl	40f924 <ferror@plt+0xd584>
  405d70:	b	405bf8 <ferror@plt+0x3858>
  405d74:	mov	w2, #0x1b                  	// #27
  405d78:	mov	w1, #0x220                 	// #544
  405d7c:	add	x0, sp, #0xa0
  405d80:	bl	40f924 <ferror@plt+0xd584>
  405d84:	b	405c00 <ferror@plt+0x3860>
  405d88:	mov	w2, #0x1c                  	// #28
  405d8c:	mov	w1, #0x220                 	// #544
  405d90:	add	x0, sp, #0xa0
  405d94:	bl	40f924 <ferror@plt+0xd584>
  405d98:	b	405c08 <ferror@plt+0x3868>
  405d9c:	mov	w2, #0x8                   	// #8
  405da0:	mov	w1, #0x220                 	// #544
  405da4:	add	x0, sp, #0xa0
  405da8:	bl	40f924 <ferror@plt+0xd584>
  405dac:	b	405c10 <ferror@plt+0x3870>
  405db0:	mov	w2, #0xb                   	// #11
  405db4:	mov	w1, #0x220                 	// #544
  405db8:	add	x0, sp, #0xa0
  405dbc:	bl	40f924 <ferror@plt+0xd584>
  405dc0:	b	405c18 <ferror@plt+0x3878>
  405dc4:	ldr	w3, [sp, #108]
  405dc8:	mov	w2, #0x3                   	// #3
  405dcc:	mov	w1, #0x220                 	// #544
  405dd0:	add	x0, sp, #0xa0
  405dd4:	bl	40f964 <ferror@plt+0xd5c4>
  405dd8:	b	405c20 <ferror@plt+0x3880>
  405ddc:	mov	w3, w0
  405de0:	mov	w2, #0x2                   	// #2
  405de4:	mov	w1, #0x220                 	// #544
  405de8:	add	x0, sp, #0xa0
  405dec:	bl	40f944 <ferror@plt+0xd5a4>
  405df0:	b	405c28 <ferror@plt+0x3888>
  405df4:	mov	w3, w0
  405df8:	mov	w2, #0x1                   	// #1
  405dfc:	mov	w1, #0x220                 	// #544
  405e00:	add	x0, sp, #0xa0
  405e04:	bl	40f924 <ferror@plt+0xd584>
  405e08:	b	405c30 <ferror@plt+0x3890>
  405e0c:	mov	w2, #0x20                  	// #32
  405e10:	mov	w1, #0x220                 	// #544
  405e14:	add	x0, sp, #0xa0
  405e18:	bl	40f924 <ferror@plt+0xd584>
  405e1c:	b	405c3c <ferror@plt+0x389c>
  405e20:	mov	w2, #0x1d                  	// #29
  405e24:	mov	w1, #0x220                 	// #544
  405e28:	add	x0, sp, #0xa0
  405e2c:	bl	40f924 <ferror@plt+0xd584>
  405e30:	b	405c48 <ferror@plt+0x38a8>
  405e34:	mov	w2, #0x21                  	// #33
  405e38:	mov	w1, #0x220                 	// #544
  405e3c:	add	x0, sp, #0xa0
  405e40:	bl	40f924 <ferror@plt+0xd584>
  405e44:	b	405c54 <ferror@plt+0x38b4>
  405e48:	mov	w3, w27
  405e4c:	mov	w2, #0x22                  	// #34
  405e50:	mov	w1, #0x220                 	// #544
  405e54:	add	x0, sp, #0xa0
  405e58:	bl	40f964 <ferror@plt+0xd5c4>
  405e5c:	b	405c5c <ferror@plt+0x38bc>
  405e60:	mov	w2, #0x1a                  	// #26
  405e64:	mov	w1, #0x220                 	// #544
  405e68:	add	x0, sp, #0xa0
  405e6c:	bl	40fab0 <ferror@plt+0xd710>
  405e70:	mov	x19, x0
  405e74:	cbnz	w28, 405e90 <ferror@plt+0x3af0>
  405e78:	mov	w3, w26
  405e7c:	mov	w2, #0x1                   	// #1
  405e80:	mov	w1, #0x220                 	// #544
  405e84:	add	x0, sp, #0xa0
  405e88:	bl	40f944 <ferror@plt+0xd5a4>
  405e8c:	b	405ea8 <ferror@plt+0x3b08>
  405e90:	mov	w3, w28
  405e94:	mov	w2, #0x0                   	// #0
  405e98:	mov	w1, #0x220                 	// #544
  405e9c:	add	x0, sp, #0xa0
  405ea0:	bl	40f944 <ferror@plt+0xd5a4>
  405ea4:	tbz	w26, #31, 405e78 <ferror@plt+0x3ad8>
  405ea8:	mov	x1, x19
  405eac:	add	x0, sp, #0xa0
  405eb0:	bl	40fae8 <ferror@plt+0xd748>
  405eb4:	b	405c74 <ferror@plt+0x38d4>
  405eb8:	stp	x29, x30, [sp, #-48]!
  405ebc:	mov	x29, sp
  405ec0:	cmp	w0, #0x0
  405ec4:	b.le	405f7c <ferror@plt+0x3bdc>
  405ec8:	stp	x19, x20, [sp, #16]
  405ecc:	stp	x21, x22, [sp, #32]
  405ed0:	mov	w19, w0
  405ed4:	mov	x20, x1
  405ed8:	mov	x22, #0x0                   	// #0
  405edc:	adrp	x21, 410000 <ferror@plt+0xdc60>
  405ee0:	add	x21, x21, #0x780
  405ee4:	b	405f0c <ferror@plt+0x3b6c>
  405ee8:	bl	409660 <ferror@plt+0x72c0>
  405eec:	ldr	x1, [x20, #8]
  405ef0:	adrp	x0, 410000 <ferror@plt+0xdc60>
  405ef4:	add	x0, x0, #0x780
  405ef8:	bl	4096ec <ferror@plt+0x734c>
  405efc:	sub	w19, w19, #0x1
  405f00:	add	x20, x20, #0x8
  405f04:	cmp	w19, #0x0
  405f08:	b.le	405f3c <ferror@plt+0x3b9c>
  405f0c:	mov	x1, x21
  405f10:	ldr	x0, [x20]
  405f14:	bl	4020e0 <strcmp@plt>
  405f18:	cbnz	w0, 405efc <ferror@plt+0x3b5c>
  405f1c:	add	x0, x20, #0x8
  405f20:	sub	w19, w19, #0x1
  405f24:	cmp	w19, #0x0
  405f28:	b.le	405ee8 <ferror@plt+0x3b48>
  405f2c:	cbnz	x22, 405eec <ferror@plt+0x3b4c>
  405f30:	ldr	x22, [x20, #8]
  405f34:	mov	x20, x0
  405f38:	b	405efc <ferror@plt+0x3b5c>
  405f3c:	cbz	x22, 405f74 <ferror@plt+0x3bd4>
  405f40:	mov	x0, x22
  405f44:	bl	40b990 <ferror@plt+0x95f0>
  405f48:	adrp	x1, 427000 <ferror@plt+0x24c60>
  405f4c:	str	w0, [x1, #960]
  405f50:	cbz	w0, 405f60 <ferror@plt+0x3bc0>
  405f54:	ldp	x19, x20, [sp, #16]
  405f58:	ldp	x21, x22, [sp, #32]
  405f5c:	b	405f7c <ferror@plt+0x3bdc>
  405f60:	mov	x0, x22
  405f64:	bl	40974c <ferror@plt+0x73ac>
  405f68:	ldp	x19, x20, [sp, #16]
  405f6c:	ldp	x21, x22, [sp, #32]
  405f70:	b	405ff8 <ferror@plt+0x3c58>
  405f74:	ldp	x19, x20, [sp, #16]
  405f78:	ldp	x21, x22, [sp, #32]
  405f7c:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  405f80:	ldr	w0, [x0, #3664]
  405f84:	cbz	w0, 40601c <ferror@plt+0x3c7c>
  405f88:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  405f8c:	ldr	w0, [x0, #3668]
  405f90:	cmp	w0, #0x0
  405f94:	mov	w2, #0x4                   	// #4
  405f98:	mov	w0, #0x2                   	// #2
  405f9c:	csel	w2, w2, w0, ne  // ne = any
  405fa0:	mov	w1, #0x7                   	// #7
  405fa4:	adrp	x0, 427000 <ferror@plt+0x24c60>
  405fa8:	add	x0, x0, #0x310
  405fac:	bl	40e9ac <ferror@plt+0xc60c>
  405fb0:	tbnz	w0, #31, 406000 <ferror@plt+0x3c60>
  405fb4:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  405fb8:	ldr	w0, [x0, #3660]
  405fbc:	bl	40c2ec <ferror@plt+0x9f4c>
  405fc0:	mov	w3, #0x0                   	// #0
  405fc4:	adrp	x0, 427000 <ferror@plt+0x24c60>
  405fc8:	ldr	x2, [x0, #864]
  405fcc:	adrp	x1, 404000 <ferror@plt+0x1c60>
  405fd0:	add	x1, x1, #0x9b4
  405fd4:	adrp	x0, 427000 <ferror@plt+0x24c60>
  405fd8:	add	x0, x0, #0x310
  405fdc:	bl	40ee78 <ferror@plt+0xcad8>
  405fe0:	tbnz	w0, #31, 40604c <ferror@plt+0x3cac>
  405fe4:	bl	40c304 <ferror@plt+0x9f64>
  405fe8:	adrp	x0, 427000 <ferror@plt+0x24c60>
  405fec:	ldr	x0, [x0, #864]
  405ff0:	bl	4021e0 <fflush@plt>
  405ff4:	mov	w0, #0x0                   	// #0
  405ff8:	ldp	x29, x30, [sp], #48
  405ffc:	ret
  406000:	stp	x19, x20, [sp, #16]
  406004:	stp	x21, x22, [sp, #32]
  406008:	adrp	x0, 411000 <ferror@plt+0xec60>
  40600c:	add	x0, x0, #0x1e0
  406010:	bl	401e20 <perror@plt>
  406014:	mov	w0, #0x1                   	// #1
  406018:	bl	401e00 <exit@plt>
  40601c:	mov	w1, #0x7                   	// #7
  406020:	adrp	x0, 427000 <ferror@plt+0x24c60>
  406024:	add	x0, x0, #0x310
  406028:	bl	40ea30 <ferror@plt+0xc690>
  40602c:	tbz	w0, #31, 405fb4 <ferror@plt+0x3c14>
  406030:	stp	x19, x20, [sp, #16]
  406034:	stp	x21, x22, [sp, #32]
  406038:	adrp	x0, 411000 <ferror@plt+0xec60>
  40603c:	add	x0, x0, #0x1e0
  406040:	bl	401e20 <perror@plt>
  406044:	mov	w0, #0x1                   	// #1
  406048:	bl	401e00 <exit@plt>
  40604c:	stp	x19, x20, [sp, #16]
  406050:	stp	x21, x22, [sp, #32]
  406054:	adrp	x0, 427000 <ferror@plt+0x24c60>
  406058:	ldr	x3, [x0, #856]
  40605c:	mov	x2, #0x10                  	// #16
  406060:	mov	x1, #0x1                   	// #1
  406064:	adrp	x0, 410000 <ferror@plt+0xdc60>
  406068:	add	x0, x0, #0x940
  40606c:	bl	4021c0 <fwrite@plt>
  406070:	mov	w0, #0x1                   	// #1
  406074:	bl	401e00 <exit@plt>
  406078:	stp	x29, x30, [sp, #-32]!
  40607c:	mov	x29, sp
  406080:	stp	x19, x20, [sp, #16]
  406084:	mov	w20, w0
  406088:	mov	x19, x1
  40608c:	adrp	x0, 427000 <ferror@plt+0x24c60>
  406090:	add	x0, x0, #0x310
  406094:	bl	40ba78 <ferror@plt+0x96d8>
  406098:	cmp	w20, #0x0
  40609c:	b.le	40615c <ferror@plt+0x3dbc>
  4060a0:	adrp	x1, 411000 <ferror@plt+0xec60>
  4060a4:	add	x1, x1, #0x200
  4060a8:	ldr	x0, [x19]
  4060ac:	bl	409878 <ferror@plt+0x74d8>
  4060b0:	and	w1, w0, #0xff
  4060b4:	cbz	w1, 4060d0 <ferror@plt+0x3d30>
  4060b8:	adrp	x1, 411000 <ferror@plt+0xec60>
  4060bc:	add	x1, x1, #0x208
  4060c0:	ldr	x0, [x19]
  4060c4:	bl	409878 <ferror@plt+0x74d8>
  4060c8:	and	w0, w0, #0xff
  4060cc:	cbnz	w0, 4060e8 <ferror@plt+0x3d48>
  4060d0:	add	x1, x19, #0x8
  4060d4:	sub	w0, w20, #0x1
  4060d8:	bl	405394 <ferror@plt+0x2ff4>
  4060dc:	ldp	x19, x20, [sp, #16]
  4060e0:	ldp	x29, x30, [sp], #32
  4060e4:	ret
  4060e8:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4060ec:	add	x1, x1, #0x980
  4060f0:	ldr	x0, [x19]
  4060f4:	bl	409878 <ferror@plt+0x74d8>
  4060f8:	and	w0, w0, #0xff
  4060fc:	cbz	w0, 406118 <ferror@plt+0x3d78>
  406100:	adrp	x1, 410000 <ferror@plt+0xdc60>
  406104:	add	x1, x1, #0x988
  406108:	ldr	x0, [x19]
  40610c:	bl	409878 <ferror@plt+0x74d8>
  406110:	and	w0, w0, #0xff
  406114:	cbnz	w0, 406128 <ferror@plt+0x3d88>
  406118:	add	x1, x19, #0x8
  40611c:	sub	w0, w20, #0x1
  406120:	bl	405eb8 <ferror@plt+0x3b18>
  406124:	b	4060dc <ferror@plt+0x3d3c>
  406128:	adrp	x1, 410000 <ferror@plt+0xdc60>
  40612c:	add	x1, x1, #0x990
  406130:	ldr	x0, [x19]
  406134:	bl	409878 <ferror@plt+0x74d8>
  406138:	and	w0, w0, #0xff
  40613c:	cbz	w0, 406118 <ferror@plt+0x3d78>
  406140:	adrp	x1, 410000 <ferror@plt+0xdc60>
  406144:	add	x1, x1, #0x298
  406148:	ldr	x0, [x19]
  40614c:	bl	409878 <ferror@plt+0x74d8>
  406150:	and	w0, w0, #0xff
  406154:	cbnz	w0, 40616c <ferror@plt+0x3dcc>
  406158:	bl	4052dc <ferror@plt+0x2f3c>
  40615c:	mov	x1, #0x0                   	// #0
  406160:	mov	w0, #0x0                   	// #0
  406164:	bl	405eb8 <ferror@plt+0x3b18>
  406168:	b	4060dc <ferror@plt+0x3d3c>
  40616c:	ldr	x2, [x19]
  406170:	adrp	x1, 411000 <ferror@plt+0xec60>
  406174:	add	x1, x1, #0x210
  406178:	adrp	x0, 427000 <ferror@plt+0x24c60>
  40617c:	ldr	x0, [x0, #856]
  406180:	bl	402370 <fprintf@plt>
  406184:	mov	w0, #0xffffffff            	// #-1
  406188:	bl	401e00 <exit@plt>
  40618c:	stp	x29, x30, [sp, #-16]!
  406190:	mov	x29, sp
  406194:	mov	x4, x0
  406198:	ldr	w2, [x0]
  40619c:	ldrh	w3, [x0, #4]
  4061a0:	sub	w5, w3, #0x54
  4061a4:	and	w5, w5, #0xffff
  4061a8:	cmp	w5, #0x2
  4061ac:	b.hi	4061f4 <ferror@plt+0x3e54>  // b.pmore
  4061b0:	mov	x6, x1
  4061b4:	subs	w3, w2, #0x18
  4061b8:	b.mi	406214 <ferror@plt+0x3e74>  // b.first
  4061bc:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4061c0:	ldr	w1, [x0, #968]
  4061c4:	cbz	w1, 4061d8 <ferror@plt+0x3e38>
  4061c8:	ldr	w2, [x4, #20]
  4061cc:	mov	w0, #0x0                   	// #0
  4061d0:	cmp	w1, w2
  4061d4:	b.ne	4061ec <ferror@plt+0x3e4c>  // b.any
  4061d8:	add	x2, x4, #0x18
  4061dc:	mov	w1, #0x2                   	// #2
  4061e0:	mov	x0, x6
  4061e4:	bl	40fe6c <ferror@plt+0xdacc>
  4061e8:	mov	w0, #0x1                   	// #1
  4061ec:	ldp	x29, x30, [sp], #16
  4061f0:	ret
  4061f4:	ldrh	w4, [x0, #6]
  4061f8:	adrp	x1, 411000 <ferror@plt+0xec60>
  4061fc:	add	x1, x1, #0x2d0
  406200:	adrp	x0, 427000 <ferror@plt+0x24c60>
  406204:	ldr	x0, [x0, #856]
  406208:	bl	402370 <fprintf@plt>
  40620c:	mov	w0, #0x0                   	// #0
  406210:	b	4061ec <ferror@plt+0x3e4c>
  406214:	mov	w2, w3
  406218:	adrp	x1, 410000 <ferror@plt+0xdc60>
  40621c:	add	x1, x1, #0x410
  406220:	adrp	x0, 427000 <ferror@plt+0x24c60>
  406224:	ldr	x0, [x0, #856]
  406228:	bl	402370 <fprintf@plt>
  40622c:	mov	w0, #0xffffffff            	// #-1
  406230:	b	4061ec <ferror@plt+0x3e4c>
  406234:	stp	x29, x30, [sp, #-32]!
  406238:	mov	x29, sp
  40623c:	str	x19, [sp, #16]
  406240:	mov	w0, w0
  406244:	mov	x4, #0x2710                	// #10000
  406248:	mul	x0, x0, x4
  40624c:	mov	x3, #0x34db                	// #13531
  406250:	movk	x3, #0xd7b6, lsl #16
  406254:	movk	x3, #0xde82, lsl #32
  406258:	movk	x3, #0x431b, lsl #48
  40625c:	umulh	x3, x0, x3
  406260:	lsr	x3, x3, #18
  406264:	mov	x4, #0x4240                	// #16960
  406268:	movk	x4, #0xf, lsl #16
  40626c:	msub	x0, x3, x4, x0
  406270:	mov	x4, #0x594b                	// #22859
  406274:	movk	x4, #0x3886, lsl #16
  406278:	movk	x4, #0xc5d6, lsl #32
  40627c:	movk	x4, #0x346d, lsl #48
  406280:	umulh	x4, x0, x4
  406284:	adrp	x19, 427000 <ferror@plt+0x24c60>
  406288:	add	x19, x19, #0x3c8
  40628c:	add	x19, x19, #0x8
  406290:	lsr	x4, x4, #11
  406294:	adrp	x2, 411000 <ferror@plt+0xec60>
  406298:	add	x2, x2, #0x310
  40629c:	mov	x1, #0x20                  	// #32
  4062a0:	mov	x0, x19
  4062a4:	bl	401f00 <snprintf@plt>
  4062a8:	mov	x0, x19
  4062ac:	ldr	x19, [sp, #16]
  4062b0:	ldp	x29, x30, [sp], #32
  4062b4:	ret
  4062b8:	stp	x29, x30, [sp, #-192]!
  4062bc:	mov	x29, sp
  4062c0:	stp	x21, x22, [sp, #32]
  4062c4:	mov	x21, x3
  4062c8:	ldrh	w22, [x21], #4
  4062cc:	sub	w22, w22, #0x4
  4062d0:	cmp	w22, #0x3
  4062d4:	b.le	4065ac <ferror@plt+0x420c>
  4062d8:	stp	x19, x20, [sp, #16]
  4062dc:	stp	x25, x26, [sp, #64]
  4062e0:	stp	x27, x28, [sp, #80]
  4062e4:	mov	w28, w2
  4062e8:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4062ec:	add	x0, x0, #0x3c8
  4062f0:	str	x0, [sp, #104]
  4062f4:	b	40654c <ferror@plt+0x41ac>
  4062f8:	mov	w25, #0x2                   	// #2
  4062fc:	b	4063e4 <ferror@plt+0x4044>
  406300:	adrp	x4, 410000 <ferror@plt+0xdc60>
  406304:	add	x4, x4, #0x560
  406308:	adrp	x3, 411000 <ferror@plt+0xec60>
  40630c:	add	x3, x3, #0x350
  406310:	mov	x2, #0x0                   	// #0
  406314:	mov	w1, #0x6                   	// #6
  406318:	mov	w0, #0x4                   	// #4
  40631c:	bl	40c988 <ferror@plt+0xa5e8>
  406320:	b	4064f0 <ferror@plt+0x4150>
  406324:	adrp	x3, 411000 <ferror@plt+0xec60>
  406328:	add	x3, x3, #0x358
  40632c:	adrp	x2, 411000 <ferror@plt+0xec60>
  406330:	add	x2, x2, #0x360
  406334:	mov	w1, #0x6                   	// #6
  406338:	mov	w0, #0x4                   	// #4
  40633c:	bl	40c6bc <ferror@plt+0xa31c>
  406340:	b	406504 <ferror@plt+0x4164>
  406344:	ldr	w0, [x0, #4]
  406348:	bl	406234 <ferror@plt+0x3e94>
  40634c:	mov	x4, x0
  406350:	adrp	x3, 411000 <ferror@plt+0xec60>
  406354:	add	x3, x3, #0x350
  406358:	adrp	x2, 411000 <ferror@plt+0xec60>
  40635c:	add	x2, x2, #0x368
  406360:	mov	w1, #0x6                   	// #6
  406364:	mov	w0, #0x4                   	// #4
  406368:	bl	40c988 <ferror@plt+0xa5e8>
  40636c:	bl	40cce0 <ferror@plt+0xa940>
  406370:	bl	40c3d0 <ferror@plt+0xa030>
  406374:	ldrh	w0, [x19]
  406378:	add	w0, w0, #0x3
  40637c:	and	w0, w0, #0xfffffffc
  406380:	sub	w20, w20, w0
  406384:	add	x19, x19, w0, uxtw
  406388:	cmp	w20, #0x3
  40638c:	b.le	406524 <ferror@plt+0x4184>
  406390:	ldrh	w3, [x19]
  406394:	cmp	w3, #0x3
  406398:	b.ls	40652c <ferror@plt+0x418c>  // b.plast
  40639c:	cmp	w3, w20
  4063a0:	b.gt	40651c <ferror@plt+0x417c>
  4063a4:	sub	w3, w3, #0x20
  4063a8:	add	x2, x19, #0x20
  4063ac:	mov	w1, #0x1                   	// #1
  4063b0:	add	x0, sp, #0x70
  4063b4:	bl	40fe6c <ferror@plt+0xdacc>
  4063b8:	ldr	x0, [sp, #104]
  4063bc:	ldr	w0, [x0, #40]
  4063c0:	cbz	w0, 4063d0 <ferror@plt+0x4030>
  4063c4:	ldrh	w1, [x19, #10]
  4063c8:	cmp	w0, w1
  4063cc:	b.ne	406374 <ferror@plt+0x3fd4>  // b.any
  4063d0:	ldrh	w0, [x19, #28]
  4063d4:	add	x27, x19, #0xc
  4063d8:	mov	w25, #0xa                   	// #10
  4063dc:	cmp	w0, #0x8
  4063e0:	b.eq	4062f8 <ferror@plt+0x3f58>  // b.none
  4063e4:	mov	w0, w28
  4063e8:	bl	40b878 <ferror@plt+0x94d8>
  4063ec:	mov	x23, x0
  4063f0:	mov	x0, #0x0                   	// #0
  4063f4:	bl	40c398 <ferror@plt+0x9ff8>
  4063f8:	mov	w4, w28
  4063fc:	mov	x3, #0x0                   	// #0
  406400:	mov	x2, x26
  406404:	mov	w1, #0x6                   	// #6
  406408:	mov	w0, #0x2                   	// #2
  40640c:	bl	40c4b4 <ferror@plt+0xa114>
  406410:	mov	x4, x23
  406414:	adrp	x3, 411000 <ferror@plt+0xec60>
  406418:	add	x3, x3, #0x328
  40641c:	adrp	x2, 410000 <ferror@plt+0xdc60>
  406420:	add	x2, x2, #0x780
  406424:	mov	w1, #0x0                   	// #0
  406428:	mov	w0, #0x4                   	// #4
  40642c:	bl	40c988 <ferror@plt+0xa5e8>
  406430:	add	x24, x19, #0x4
  406434:	mov	x23, x19
  406438:	ldr	w0, [x23, #4]!
  40643c:	bl	40b878 <ferror@plt+0x94d8>
  406440:	mov	x4, x0
  406444:	adrp	x3, 411000 <ferror@plt+0xec60>
  406448:	add	x3, x3, #0x330
  40644c:	adrp	x2, 410000 <ferror@plt+0xdc60>
  406450:	add	x2, x2, #0x498
  406454:	mov	w1, #0x6                   	// #6
  406458:	mov	w0, #0x4                   	// #4
  40645c:	bl	40c988 <ferror@plt+0xa5e8>
  406460:	mov	w0, w25
  406464:	bl	40d01c <ferror@plt+0xac7c>
  406468:	str	w0, [sp, #100]
  40646c:	mov	w3, #0x40                  	// #64
  406470:	add	x2, sp, #0x80
  406474:	mov	x1, x27
  406478:	mov	w0, w25
  40647c:	bl	402390 <inet_ntop@plt>
  406480:	mov	x4, x0
  406484:	adrp	x3, 411000 <ferror@plt+0xec60>
  406488:	add	x3, x3, #0x340
  40648c:	adrp	x2, 411000 <ferror@plt+0xec60>
  406490:	add	x2, x2, #0x348
  406494:	ldr	w1, [sp, #100]
  406498:	mov	w0, #0x4                   	// #4
  40649c:	bl	40c988 <ferror@plt+0xa5e8>
  4064a0:	ldrb	w1, [x24, #4]
  4064a4:	adrp	x0, 410000 <ferror@plt+0xdc60>
  4064a8:	add	x0, x0, #0x7d8
  4064ac:	adrp	x4, 410000 <ferror@plt+0xdc60>
  4064b0:	add	x4, x4, #0x3d0
  4064b4:	tst	x1, #0x1
  4064b8:	csel	x4, x4, x0, ne  // ne = any
  4064bc:	adrp	x3, 411000 <ferror@plt+0xec60>
  4064c0:	add	x3, x3, #0x350
  4064c4:	adrp	x2, 410000 <ferror@plt+0xdc60>
  4064c8:	add	x2, x2, #0x918
  4064cc:	mov	w1, #0x6                   	// #6
  4064d0:	mov	w0, #0x4                   	// #4
  4064d4:	bl	40c988 <ferror@plt+0xa5e8>
  4064d8:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4064dc:	add	x1, x1, #0x3c0
  4064e0:	mov	w0, #0x2                   	// #2
  4064e4:	bl	40c3f4 <ferror@plt+0xa054>
  4064e8:	ldrb	w0, [x23, #5]
  4064ec:	tbnz	w0, #0, 406300 <ferror@plt+0x3f60>
  4064f0:	mov	x1, #0x0                   	// #0
  4064f4:	mov	w0, #0x2                   	// #2
  4064f8:	bl	40c45c <ferror@plt+0xa0bc>
  4064fc:	ldrh	w4, [x19, #10]
  406500:	cbnz	w4, 406324 <ferror@plt+0x3f84>
  406504:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  406508:	ldr	w0, [x0, #3680]
  40650c:	cbz	w0, 40636c <ferror@plt+0x3fcc>
  406510:	ldr	x0, [sp, #120]
  406514:	cbnz	x0, 406344 <ferror@plt+0x3fa4>
  406518:	b	40636c <ferror@plt+0x3fcc>
  40651c:	ldp	x23, x24, [sp, #48]
  406520:	b	406530 <ferror@plt+0x4190>
  406524:	ldp	x23, x24, [sp, #48]
  406528:	b	406530 <ferror@plt+0x4190>
  40652c:	ldp	x23, x24, [sp, #48]
  406530:	ldrh	w0, [x21]
  406534:	add	w0, w0, #0x3
  406538:	and	w0, w0, #0xfffffffc
  40653c:	sub	w22, w22, w0
  406540:	add	x21, x21, w0, uxtw
  406544:	cmp	w22, #0x3
  406548:	b.le	406590 <ferror@plt+0x41f0>
  40654c:	ldrh	w20, [x21]
  406550:	cmp	w20, #0x3
  406554:	b.ls	4065a0 <ferror@plt+0x4200>  // b.plast
  406558:	cmp	w20, w22
  40655c:	b.gt	406580 <ferror@plt+0x41e0>
  406560:	sub	w20, w20, #0x4
  406564:	add	x19, x21, #0x4
  406568:	adrp	x26, 411000 <ferror@plt+0xec60>
  40656c:	add	x26, x26, #0x320
  406570:	cmp	w20, #0x3
  406574:	b.le	406530 <ferror@plt+0x4190>
  406578:	stp	x23, x24, [sp, #48]
  40657c:	b	406390 <ferror@plt+0x3ff0>
  406580:	ldp	x19, x20, [sp, #16]
  406584:	ldp	x25, x26, [sp, #64]
  406588:	ldp	x27, x28, [sp, #80]
  40658c:	b	4065ac <ferror@plt+0x420c>
  406590:	ldp	x19, x20, [sp, #16]
  406594:	ldp	x25, x26, [sp, #64]
  406598:	ldp	x27, x28, [sp, #80]
  40659c:	b	4065ac <ferror@plt+0x420c>
  4065a0:	ldp	x19, x20, [sp, #16]
  4065a4:	ldp	x25, x26, [sp, #64]
  4065a8:	ldp	x27, x28, [sp, #80]
  4065ac:	ldp	x21, x22, [sp, #32]
  4065b0:	ldp	x29, x30, [sp], #192
  4065b4:	ret
  4065b8:	stp	x29, x30, [sp, #-64]!
  4065bc:	mov	x29, sp
  4065c0:	stp	x19, x20, [sp, #16]
  4065c4:	mov	x19, x0
  4065c8:	mov	x20, x1
  4065cc:	add	x1, sp, #0x28
  4065d0:	bl	40618c <ferror@plt+0x3dec>
  4065d4:	cmp	w0, #0x1
  4065d8:	b.ne	4065fc <ferror@plt+0x425c>  // b.any
  4065dc:	ldr	x3, [sp, #48]
  4065e0:	mov	w0, #0x0                   	// #0
  4065e4:	cbz	x3, 4065fc <ferror@plt+0x425c>
  4065e8:	ldr	w2, [x19, #20]
  4065ec:	mov	x1, x19
  4065f0:	mov	x0, x20
  4065f4:	bl	4062b8 <ferror@plt+0x3f18>
  4065f8:	mov	w0, #0x0                   	// #0
  4065fc:	ldp	x19, x20, [sp, #16]
  406600:	ldp	x29, x30, [sp], #64
  406604:	ret
  406608:	stp	x29, x30, [sp, #-48]!
  40660c:	mov	x29, sp
  406610:	mov	x2, x1
  406614:	ldrh	w3, [x2], #8
  406618:	sub	w3, w3, #0x8
  40661c:	mov	w1, #0x2                   	// #2
  406620:	add	x0, sp, #0x18
  406624:	bl	40fe6c <ferror@plt+0xdacc>
  406628:	ldr	x0, [sp, #32]
  40662c:	cbz	x0, 406658 <ferror@plt+0x42b8>
  406630:	ldr	w0, [x0, #4]
  406634:	bl	406234 <ferror@plt+0x3e94>
  406638:	mov	x4, x0
  40663c:	adrp	x3, 411000 <ferror@plt+0xec60>
  406640:	add	x3, x3, #0x350
  406644:	adrp	x2, 411000 <ferror@plt+0xec60>
  406648:	add	x2, x2, #0x368
  40664c:	mov	w1, #0x6                   	// #6
  406650:	mov	w0, #0x4                   	// #4
  406654:	bl	40c988 <ferror@plt+0xa5e8>
  406658:	ldr	x0, [sp, #40]
  40665c:	cbz	x0, 4066a0 <ferror@plt+0x4300>
  406660:	ldrb	w0, [x0, #4]
  406664:	and	w0, w0, #0xfffffffd
  406668:	and	w0, w0, #0xff
  40666c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  406670:	add	x1, x1, #0x3d0
  406674:	adrp	x4, 410000 <ferror@plt+0xdc60>
  406678:	add	x4, x4, #0x7d8
  40667c:	cmp	w0, #0x1
  406680:	csel	x4, x4, x1, eq  // eq = none
  406684:	adrp	x3, 411000 <ferror@plt+0xec60>
  406688:	add	x3, x3, #0x350
  40668c:	adrp	x2, 411000 <ferror@plt+0xec60>
  406690:	add	x2, x2, #0x370
  406694:	mov	w1, #0x6                   	// #6
  406698:	mov	w0, #0x4                   	// #4
  40669c:	bl	40c988 <ferror@plt+0xa5e8>
  4066a0:	ldp	x29, x30, [sp], #48
  4066a4:	ret
  4066a8:	stp	x29, x30, [sp, #-80]!
  4066ac:	mov	x29, sp
  4066b0:	stp	x19, x20, [sp, #16]
  4066b4:	stp	x21, x22, [sp, #32]
  4066b8:	mov	x20, x0
  4066bc:	mov	x21, x1
  4066c0:	mov	w0, w2
  4066c4:	mov	x19, x3
  4066c8:	bl	40b878 <ferror@plt+0x94d8>
  4066cc:	mov	x22, x0
  4066d0:	ldrh	w0, [x21, #4]
  4066d4:	cmp	w0, #0x56
  4066d8:	b.ne	406890 <ferror@plt+0x44f0>  // b.any
  4066dc:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  4066e0:	ldr	w0, [x0, #3664]
  4066e4:	cbnz	w0, 4066f8 <ferror@plt+0x4358>
  4066e8:	ldp	x19, x20, [sp, #16]
  4066ec:	ldp	x21, x22, [sp, #32]
  4066f0:	ldp	x29, x30, [sp], #80
  4066f4:	ret
  4066f8:	ldrh	w21, [x19]
  4066fc:	sub	w21, w21, #0x4
  406700:	bl	40c378 <ferror@plt+0x9fd8>
  406704:	and	w0, w0, #0xff
  406708:	cbnz	w0, 406728 <ferror@plt+0x4388>
  40670c:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  406710:	ldr	w0, [x0, #3680]
  406714:	cbz	w0, 406760 <ferror@plt+0x43c0>
  406718:	add	x19, x19, #0x4
  40671c:	cmp	w21, #0x3
  406720:	b.gt	406740 <ferror@plt+0x43a0>
  406724:	b	406878 <ferror@plt+0x44d8>
  406728:	mov	x1, x22
  40672c:	mov	w0, #0x2                   	// #2
  406730:	bl	40c3f4 <ferror@plt+0xa054>
  406734:	add	x19, x19, #0x4
  406738:	cmp	w21, #0x3
  40673c:	b.le	40686c <ferror@plt+0x44cc>
  406740:	stp	x23, x24, [sp, #48]
  406744:	stp	x25, x26, [sp, #64]
  406748:	adrp	x23, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40674c:	add	x23, x23, #0xe60
  406750:	adrp	x24, 410000 <ferror@plt+0xdc60>
  406754:	add	x24, x24, #0x448
  406758:	adrp	x25, 411000 <ferror@plt+0xec60>
  40675c:	b	4067e8 <ferror@plt+0x4448>
  406760:	mov	x2, x22
  406764:	adrp	x1, 411000 <ferror@plt+0xec60>
  406768:	add	x1, x1, #0x378
  40676c:	mov	x0, x20
  406770:	bl	402370 <fprintf@plt>
  406774:	b	406734 <ferror@plt+0x4394>
  406778:	mov	x0, #0x0                   	// #0
  40677c:	bl	40c398 <ferror@plt+0x9ff8>
  406780:	mov	x4, x26
  406784:	mov	x3, #0x0                   	// #0
  406788:	adrp	x2, 410000 <ferror@plt+0xdc60>
  40678c:	add	x2, x2, #0x498
  406790:	mov	w1, #0x6                   	// #6
  406794:	mov	w0, #0x2                   	// #2
  406798:	bl	40c988 <ferror@plt+0xa5e8>
  40679c:	ldr	w0, [x23]
  4067a0:	cbnz	w0, 4067ac <ferror@plt+0x440c>
  4067a4:	bl	40c3d0 <ferror@plt+0xa030>
  4067a8:	b	4067cc <ferror@plt+0x442c>
  4067ac:	mov	x1, x19
  4067b0:	mov	x0, x20
  4067b4:	bl	406608 <ferror@plt+0x4268>
  4067b8:	b	4067a4 <ferror@plt+0x4404>
  4067bc:	mov	x2, x26
  4067c0:	mov	x1, x24
  4067c4:	mov	x0, x20
  4067c8:	bl	402370 <fprintf@plt>
  4067cc:	ldrh	w1, [x19]
  4067d0:	add	w1, w1, #0x3
  4067d4:	and	w1, w1, #0xfffffffc
  4067d8:	sub	w21, w21, w1
  4067dc:	add	x19, x19, w1, uxtw
  4067e0:	cmp	w21, #0x3
  4067e4:	b.le	406858 <ferror@plt+0x44b8>
  4067e8:	ldrh	w0, [x19]
  4067ec:	cmp	w0, #0x3
  4067f0:	b.ls	406864 <ferror@plt+0x44c4>  // b.plast
  4067f4:	cmp	w0, w21
  4067f8:	b.gt	40684c <ferror@plt+0x44ac>
  4067fc:	ldr	w0, [x19, #4]
  406800:	bl	40b878 <ferror@plt+0x94d8>
  406804:	mov	x26, x0
  406808:	bl	40c378 <ferror@plt+0x9fd8>
  40680c:	and	w0, w0, #0xff
  406810:	cbnz	w0, 406778 <ferror@plt+0x43d8>
  406814:	ldr	w0, [x23]
  406818:	cbz	w0, 4067bc <ferror@plt+0x441c>
  40681c:	mov	x3, x26
  406820:	mov	x2, x22
  406824:	add	x1, x25, #0x390
  406828:	mov	x0, x20
  40682c:	bl	402370 <fprintf@plt>
  406830:	mov	x1, x19
  406834:	mov	x0, x20
  406838:	bl	406608 <ferror@plt+0x4268>
  40683c:	mov	x1, x20
  406840:	mov	w0, #0xa                   	// #10
  406844:	bl	401ee0 <fputc@plt>
  406848:	b	4067cc <ferror@plt+0x442c>
  40684c:	ldp	x23, x24, [sp, #48]
  406850:	ldp	x25, x26, [sp, #64]
  406854:	b	40686c <ferror@plt+0x44cc>
  406858:	ldp	x23, x24, [sp, #48]
  40685c:	ldp	x25, x26, [sp, #64]
  406860:	b	40686c <ferror@plt+0x44cc>
  406864:	ldp	x23, x24, [sp, #48]
  406868:	ldp	x25, x26, [sp, #64]
  40686c:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  406870:	ldr	w0, [x0, #3680]
  406874:	cbz	w0, 406888 <ferror@plt+0x44e8>
  406878:	mov	x1, #0x0                   	// #0
  40687c:	mov	w0, #0x2                   	// #2
  406880:	bl	40c45c <ferror@plt+0xa0bc>
  406884:	b	4066e8 <ferror@plt+0x4348>
  406888:	bl	40cce0 <ferror@plt+0xa940>
  40688c:	b	406878 <ferror@plt+0x44d8>
  406890:	ldr	w0, [x19, #8]
  406894:	bl	40b878 <ferror@plt+0x94d8>
  406898:	mov	x19, x0
  40689c:	bl	40c378 <ferror@plt+0x9fd8>
  4068a0:	and	w0, w0, #0xff
  4068a4:	cbz	w0, 4068ec <ferror@plt+0x454c>
  4068a8:	mov	x1, x22
  4068ac:	mov	w0, #0x2                   	// #2
  4068b0:	bl	40c3f4 <ferror@plt+0xa054>
  4068b4:	mov	x0, #0x0                   	// #0
  4068b8:	bl	40c398 <ferror@plt+0x9ff8>
  4068bc:	mov	x4, x19
  4068c0:	mov	x3, #0x0                   	// #0
  4068c4:	adrp	x2, 410000 <ferror@plt+0xdc60>
  4068c8:	add	x2, x2, #0x498
  4068cc:	mov	w1, #0x6                   	// #6
  4068d0:	mov	w0, #0x2                   	// #2
  4068d4:	bl	40c988 <ferror@plt+0xa5e8>
  4068d8:	bl	40c3d0 <ferror@plt+0xa030>
  4068dc:	mov	x1, #0x0                   	// #0
  4068e0:	mov	w0, #0x2                   	// #2
  4068e4:	bl	40c45c <ferror@plt+0xa0bc>
  4068e8:	b	4066e8 <ferror@plt+0x4348>
  4068ec:	mov	x3, x22
  4068f0:	mov	x2, x19
  4068f4:	adrp	x1, 411000 <ferror@plt+0xec60>
  4068f8:	add	x1, x1, #0x3a8
  4068fc:	mov	x0, x20
  406900:	bl	402370 <fprintf@plt>
  406904:	b	4066e8 <ferror@plt+0x4348>
  406908:	stp	x29, x30, [sp, #-64]!
  40690c:	mov	x29, sp
  406910:	stp	x19, x20, [sp, #16]
  406914:	mov	x19, x0
  406918:	mov	x20, x1
  40691c:	add	x1, sp, #0x28
  406920:	bl	40618c <ferror@plt+0x3dec>
  406924:	cmp	w0, #0x1
  406928:	b.ne	40694c <ferror@plt+0x45ac>  // b.any
  40692c:	ldr	x3, [sp, #56]
  406930:	mov	w0, #0x0                   	// #0
  406934:	cbz	x3, 40694c <ferror@plt+0x45ac>
  406938:	ldr	w2, [x19, #20]
  40693c:	mov	x1, x19
  406940:	mov	x0, x20
  406944:	bl	4066a8 <ferror@plt+0x4308>
  406948:	mov	w0, #0x0                   	// #0
  40694c:	ldp	x19, x20, [sp, #16]
  406950:	ldp	x29, x30, [sp], #64
  406954:	ret
  406958:	stp	x29, x30, [sp, #-16]!
  40695c:	mov	x29, sp
  406960:	adrp	x0, 427000 <ferror@plt+0x24c60>
  406964:	ldr	x3, [x0, #856]
  406968:	mov	x2, #0x8a                  	// #138
  40696c:	mov	x1, #0x1                   	// #1
  406970:	adrp	x0, 411000 <ferror@plt+0xec60>
  406974:	add	x0, x0, #0x3c8
  406978:	bl	4021c0 <fwrite@plt>
  40697c:	mov	w0, #0xffffffff            	// #-1
  406980:	bl	401e00 <exit@plt>
  406984:	sub	sp, sp, #0x4b0
  406988:	stp	x29, x30, [sp]
  40698c:	mov	x29, sp
  406990:	stp	x19, x20, [sp, #16]
  406994:	stp	x21, x22, [sp, #32]
  406998:	stp	x27, x28, [sp, #80]
  40699c:	mov	w28, w0
  4069a0:	mov	w21, w1
  4069a4:	mov	w19, w2
  4069a8:	mov	x20, x3
  4069ac:	mov	x2, #0x418                 	// #1048
  4069b0:	mov	w1, #0x0                   	// #0
  4069b4:	add	x0, sp, #0x98
  4069b8:	bl	401fc0 <memset@plt>
  4069bc:	mov	w0, #0x18                  	// #24
  4069c0:	str	w0, [sp, #152]
  4069c4:	strh	w28, [sp, #156]
  4069c8:	orr	w21, w21, #0x1
  4069cc:	strh	w21, [sp, #158]
  4069d0:	mov	w0, #0x7                   	// #7
  4069d4:	strb	w0, [sp, #168]
  4069d8:	stp	xzr, xzr, [sp, #120]
  4069dc:	str	xzr, [sp, #136]
  4069e0:	str	wzr, [sp, #144]
  4069e4:	cmp	w19, #0x0
  4069e8:	b.le	406c14 <ferror@plt+0x4874>
  4069ec:	stp	x23, x24, [sp, #48]
  4069f0:	stp	x25, x26, [sp, #64]
  4069f4:	str	wzr, [sp, #108]
  4069f8:	mov	x26, #0x0                   	// #0
  4069fc:	mov	x27, #0x0                   	// #0
  406a00:	mov	x23, #0x0                   	// #0
  406a04:	adrp	x22, 410000 <ferror@plt+0xdc60>
  406a08:	add	x22, x22, #0x780
  406a0c:	adrp	x24, 411000 <ferror@plt+0xec60>
  406a10:	add	x24, x24, #0x348
  406a14:	adrp	x25, 410000 <ferror@plt+0xdc60>
  406a18:	add	x25, x25, #0x498
  406a1c:	b	406a58 <ferror@plt+0x46b8>
  406a20:	bl	409660 <ferror@plt+0x72c0>
  406a24:	mov	x1, x24
  406a28:	mov	x0, x21
  406a2c:	bl	4020e0 <strcmp@plt>
  406a30:	cbnz	w0, 406a88 <ferror@plt+0x46e8>
  406a34:	add	x21, x20, #0x8
  406a38:	sub	w19, w19, #0x1
  406a3c:	cmp	w19, #0x0
  406a40:	b.le	406a84 <ferror@plt+0x46e4>
  406a44:	ldr	x26, [x20, #8]
  406a48:	sub	w19, w19, #0x1
  406a4c:	add	x20, x21, #0x8
  406a50:	cmp	w19, #0x0
  406a54:	b.le	406b68 <ferror@plt+0x47c8>
  406a58:	ldr	x21, [x20]
  406a5c:	mov	x1, x22
  406a60:	mov	x0, x21
  406a64:	bl	4020e0 <strcmp@plt>
  406a68:	cbnz	w0, 406a24 <ferror@plt+0x4684>
  406a6c:	add	x21, x20, #0x8
  406a70:	sub	w19, w19, #0x1
  406a74:	cmp	w19, #0x0
  406a78:	b.le	406a20 <ferror@plt+0x4680>
  406a7c:	ldr	x23, [x20, #8]
  406a80:	b	406a48 <ferror@plt+0x46a8>
  406a84:	bl	409660 <ferror@plt+0x72c0>
  406a88:	mov	x1, x25
  406a8c:	mov	x0, x21
  406a90:	bl	4020e0 <strcmp@plt>
  406a94:	cbnz	w0, 406ab4 <ferror@plt+0x4714>
  406a98:	add	x21, x20, #0x8
  406a9c:	sub	w19, w19, #0x1
  406aa0:	cmp	w19, #0x0
  406aa4:	b.le	406ab0 <ferror@plt+0x4710>
  406aa8:	ldr	x27, [x20, #8]
  406aac:	b	406a48 <ferror@plt+0x46a8>
  406ab0:	bl	409660 <ferror@plt+0x72c0>
  406ab4:	adrp	x1, 410000 <ferror@plt+0xdc60>
  406ab8:	add	x1, x1, #0x3d0
  406abc:	mov	x0, x21
  406ac0:	bl	4020e0 <strcmp@plt>
  406ac4:	cbnz	w0, 406ae4 <ferror@plt+0x4744>
  406ac8:	mov	x21, x20
  406acc:	cmp	w28, #0x54
  406ad0:	b.ne	406a48 <ferror@plt+0x46a8>  // b.any
  406ad4:	ldrb	w0, [sp, #124]
  406ad8:	orr	w0, w0, #0x1
  406adc:	strb	w0, [sp, #124]
  406ae0:	b	406a48 <ferror@plt+0x46a8>
  406ae4:	adrp	x1, 410000 <ferror@plt+0xdc60>
  406ae8:	add	x1, x1, #0x7d8
  406aec:	mov	x0, x21
  406af0:	bl	4020e0 <strcmp@plt>
  406af4:	cbz	w0, 406b60 <ferror@plt+0x47c0>
  406af8:	adrp	x1, 411000 <ferror@plt+0xec60>
  406afc:	add	x1, x1, #0x360
  406b00:	mov	x0, x21
  406b04:	bl	4020e0 <strcmp@plt>
  406b08:	cbnz	w0, 406b3c <ferror@plt+0x479c>
  406b0c:	add	x21, x20, #0x8
  406b10:	sub	w19, w19, #0x1
  406b14:	cmp	w19, #0x0
  406b18:	b.le	406b38 <ferror@plt+0x4798>
  406b1c:	mov	w2, #0xa                   	// #10
  406b20:	mov	x1, #0x0                   	// #0
  406b24:	ldr	x0, [x20, #8]
  406b28:	bl	402100 <strtol@plt>
  406b2c:	sxth	w0, w0
  406b30:	str	w0, [sp, #108]
  406b34:	b	406a48 <ferror@plt+0x46a8>
  406b38:	bl	409660 <ferror@plt+0x72c0>
  406b3c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  406b40:	add	x1, x1, #0x298
  406b44:	mov	x0, x21
  406b48:	bl	409878 <ferror@plt+0x74d8>
  406b4c:	and	w0, w0, #0xff
  406b50:	cbz	w0, 406b5c <ferror@plt+0x47bc>
  406b54:	mov	x21, x20
  406b58:	b	406a48 <ferror@plt+0x46a8>
  406b5c:	bl	406958 <ferror@plt+0x45b8>
  406b60:	mov	x21, x20
  406b64:	b	406a48 <ferror@plt+0x46a8>
  406b68:	cmp	x23, #0x0
  406b6c:	ccmp	x26, #0x0, #0x4, ne  // ne = any
  406b70:	ccmp	x27, #0x0, #0x4, ne  // ne = any
  406b74:	b.eq	406c0c <ferror@plt+0x486c>  // b.none
  406b78:	mov	x0, x23
  406b7c:	bl	40b990 <ferror@plt+0x95f0>
  406b80:	str	w0, [sp, #172]
  406b84:	cbz	w0, 406c38 <ferror@plt+0x4898>
  406b88:	mov	x0, x27
  406b8c:	bl	40b990 <ferror@plt+0x95f0>
  406b90:	str	w0, [sp, #120]
  406b94:	cbz	w0, 406c4c <ferror@plt+0x48ac>
  406b98:	add	x2, sp, #0x80
  406b9c:	mov	x1, x26
  406ba0:	mov	w0, #0x2                   	// #2
  406ba4:	bl	402160 <inet_pton@plt>
  406ba8:	cbz	w0, 406c60 <ferror@plt+0x48c0>
  406bac:	mov	w0, #0x8                   	// #8
  406bb0:	strh	w0, [sp, #144]
  406bb4:	ldrh	w0, [sp, #108]
  406bb8:	strh	w0, [sp, #126]
  406bbc:	mov	w4, #0x1c                  	// #28
  406bc0:	add	x3, sp, #0x78
  406bc4:	mov	w2, #0x1                   	// #1
  406bc8:	mov	w1, #0x418                 	// #1048
  406bcc:	add	x0, sp, #0x98
  406bd0:	bl	40f868 <ferror@plt+0xd4c8>
  406bd4:	mov	x2, #0x0                   	// #0
  406bd8:	add	x1, sp, #0x98
  406bdc:	adrp	x0, 427000 <ferror@plt+0x24c60>
  406be0:	add	x0, x0, #0x310
  406be4:	bl	40f240 <ferror@plt+0xcea0>
  406be8:	asr	w0, w0, #31
  406bec:	ldp	x23, x24, [sp, #48]
  406bf0:	ldp	x25, x26, [sp, #64]
  406bf4:	ldp	x19, x20, [sp, #16]
  406bf8:	ldp	x21, x22, [sp, #32]
  406bfc:	ldp	x27, x28, [sp, #80]
  406c00:	ldp	x29, x30, [sp]
  406c04:	add	sp, sp, #0x4b0
  406c08:	ret
  406c0c:	ldp	x23, x24, [sp, #48]
  406c10:	ldp	x25, x26, [sp, #64]
  406c14:	adrp	x0, 427000 <ferror@plt+0x24c60>
  406c18:	ldr	x3, [x0, #856]
  406c1c:	mov	x2, #0x3c                  	// #60
  406c20:	mov	x1, #0x1                   	// #1
  406c24:	adrp	x0, 411000 <ferror@plt+0xec60>
  406c28:	add	x0, x0, #0x458
  406c2c:	bl	4021c0 <fwrite@plt>
  406c30:	mov	w0, #0xffffffff            	// #-1
  406c34:	b	406bf4 <ferror@plt+0x4854>
  406c38:	mov	x0, x23
  406c3c:	bl	40974c <ferror@plt+0x73ac>
  406c40:	ldp	x23, x24, [sp, #48]
  406c44:	ldp	x25, x26, [sp, #64]
  406c48:	b	406bf4 <ferror@plt+0x4854>
  406c4c:	mov	x0, x27
  406c50:	bl	40974c <ferror@plt+0x73ac>
  406c54:	ldp	x23, x24, [sp, #48]
  406c58:	ldp	x25, x26, [sp, #64]
  406c5c:	b	406bf4 <ferror@plt+0x4854>
  406c60:	add	x2, sp, #0x80
  406c64:	mov	x1, x26
  406c68:	mov	w0, #0xa                   	// #10
  406c6c:	bl	402160 <inet_pton@plt>
  406c70:	cbz	w0, 406c80 <ferror@plt+0x48e0>
  406c74:	mov	w0, #0xffffdd86            	// #-8826
  406c78:	strh	w0, [sp, #144]
  406c7c:	b	406bb4 <ferror@plt+0x4814>
  406c80:	mov	x2, x26
  406c84:	adrp	x1, 411000 <ferror@plt+0xec60>
  406c88:	add	x1, x1, #0x498
  406c8c:	adrp	x0, 427000 <ferror@plt+0x24c60>
  406c90:	ldr	x0, [x0, #856]
  406c94:	bl	402370 <fprintf@plt>
  406c98:	mov	w0, #0xffffffff            	// #-1
  406c9c:	ldp	x23, x24, [sp, #48]
  406ca0:	ldp	x25, x26, [sp, #64]
  406ca4:	b	406bf4 <ferror@plt+0x4854>
  406ca8:	stp	x29, x30, [sp, #-80]!
  406cac:	mov	x29, sp
  406cb0:	cmp	w0, #0x0
  406cb4:	b.le	406dc4 <ferror@plt+0x4a24>
  406cb8:	stp	x19, x20, [sp, #16]
  406cbc:	stp	x21, x22, [sp, #32]
  406cc0:	stp	x23, x24, [sp, #48]
  406cc4:	str	x25, [sp, #64]
  406cc8:	mov	w19, w0
  406ccc:	mov	x20, x1
  406cd0:	mov	x23, #0x0                   	// #0
  406cd4:	adrp	x22, 410000 <ferror@plt+0xdc60>
  406cd8:	add	x22, x22, #0x780
  406cdc:	adrp	x24, 411000 <ferror@plt+0xec60>
  406ce0:	add	x24, x24, #0x360
  406ce4:	adrp	x25, 427000 <ferror@plt+0x24c60>
  406ce8:	add	x25, x25, #0x3c8
  406cec:	b	406d54 <ferror@plt+0x49b4>
  406cf0:	bl	409660 <ferror@plt+0x72c0>
  406cf4:	ldr	x1, [x20, #8]
  406cf8:	adrp	x0, 410000 <ferror@plt+0xdc60>
  406cfc:	add	x0, x0, #0x780
  406d00:	bl	4096ec <ferror@plt+0x734c>
  406d04:	mov	x1, x24
  406d08:	mov	x0, x21
  406d0c:	bl	4020e0 <strcmp@plt>
  406d10:	cbnz	w0, 406d44 <ferror@plt+0x49a4>
  406d14:	add	x21, x20, #0x8
  406d18:	sub	w19, w19, #0x1
  406d1c:	cmp	w19, #0x0
  406d20:	b.le	406d88 <ferror@plt+0x49e8>
  406d24:	ldr	w0, [x25, #40]
  406d28:	cbnz	w0, 406d8c <ferror@plt+0x49ec>
  406d2c:	mov	w2, #0xa                   	// #10
  406d30:	mov	x1, #0x0                   	// #0
  406d34:	ldr	x0, [x20, #8]
  406d38:	bl	402100 <strtol@plt>
  406d3c:	str	w0, [x25, #40]
  406d40:	mov	x20, x21
  406d44:	sub	w19, w19, #0x1
  406d48:	add	x20, x20, #0x8
  406d4c:	cmp	w19, #0x0
  406d50:	b.le	406d9c <ferror@plt+0x49fc>
  406d54:	ldr	x21, [x20]
  406d58:	mov	x1, x22
  406d5c:	mov	x0, x21
  406d60:	bl	4020e0 <strcmp@plt>
  406d64:	cbnz	w0, 406d04 <ferror@plt+0x4964>
  406d68:	add	x0, x20, #0x8
  406d6c:	sub	w19, w19, #0x1
  406d70:	cmp	w19, #0x0
  406d74:	b.le	406cf0 <ferror@plt+0x4950>
  406d78:	cbnz	x23, 406cf4 <ferror@plt+0x4954>
  406d7c:	ldr	x23, [x20, #8]
  406d80:	mov	x20, x0
  406d84:	b	406d44 <ferror@plt+0x49a4>
  406d88:	bl	409660 <ferror@plt+0x72c0>
  406d8c:	ldr	x1, [x20, #8]
  406d90:	adrp	x0, 411000 <ferror@plt+0xec60>
  406d94:	add	x0, x0, #0x360
  406d98:	bl	4096ec <ferror@plt+0x734c>
  406d9c:	cbz	x23, 406eb0 <ferror@plt+0x4b10>
  406da0:	mov	x0, x23
  406da4:	bl	40b990 <ferror@plt+0x95f0>
  406da8:	adrp	x1, 427000 <ferror@plt+0x24c60>
  406dac:	str	w0, [x1, #968]
  406db0:	cbz	w0, 406e94 <ferror@plt+0x4af4>
  406db4:	ldp	x19, x20, [sp, #16]
  406db8:	ldp	x21, x22, [sp, #32]
  406dbc:	ldp	x23, x24, [sp, #48]
  406dc0:	ldr	x25, [sp, #64]
  406dc4:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  406dc8:	ldr	w0, [x0, #3660]
  406dcc:	bl	40c2ec <ferror@plt+0x9f4c>
  406dd0:	mov	x0, #0x0                   	// #0
  406dd4:	bl	40c398 <ferror@plt+0x9ff8>
  406dd8:	mov	w1, #0x7                   	// #7
  406ddc:	adrp	x0, 427000 <ferror@plt+0x24c60>
  406de0:	add	x0, x0, #0x310
  406de4:	bl	40e854 <ferror@plt+0xc4b4>
  406de8:	tbnz	w0, #31, 406ec4 <ferror@plt+0x4b24>
  406dec:	adrp	x1, 410000 <ferror@plt+0xdc60>
  406df0:	add	x1, x1, #0x338
  406df4:	mov	w0, #0x2                   	// #2
  406df8:	bl	40c3f4 <ferror@plt+0xa054>
  406dfc:	mov	w3, #0x0                   	// #0
  406e00:	adrp	x0, 427000 <ferror@plt+0x24c60>
  406e04:	ldr	x2, [x0, #864]
  406e08:	adrp	x1, 406000 <ferror@plt+0x3c60>
  406e0c:	add	x1, x1, #0x5b8
  406e10:	adrp	x0, 427000 <ferror@plt+0x24c60>
  406e14:	add	x0, x0, #0x310
  406e18:	bl	40ee78 <ferror@plt+0xcad8>
  406e1c:	tbnz	w0, #31, 406ed8 <ferror@plt+0x4b38>
  406e20:	mov	x1, #0x0                   	// #0
  406e24:	mov	w0, #0x2                   	// #2
  406e28:	bl	40c45c <ferror@plt+0xa0bc>
  406e2c:	mov	w1, #0x7                   	// #7
  406e30:	adrp	x0, 427000 <ferror@plt+0x24c60>
  406e34:	add	x0, x0, #0x310
  406e38:	bl	40e854 <ferror@plt+0xc4b4>
  406e3c:	tbnz	w0, #31, 406efc <ferror@plt+0x4b5c>
  406e40:	adrp	x0, 410000 <ferror@plt+0xdc60>
  406e44:	add	x0, x0, #0x548
  406e48:	bl	40c398 <ferror@plt+0x9ff8>
  406e4c:	mov	w3, #0x0                   	// #0
  406e50:	adrp	x0, 427000 <ferror@plt+0x24c60>
  406e54:	ldr	x2, [x0, #864]
  406e58:	adrp	x1, 406000 <ferror@plt+0x3c60>
  406e5c:	add	x1, x1, #0x908
  406e60:	adrp	x0, 427000 <ferror@plt+0x24c60>
  406e64:	add	x0, x0, #0x310
  406e68:	bl	40ee78 <ferror@plt+0xcad8>
  406e6c:	tbnz	w0, #31, 406f10 <ferror@plt+0x4b70>
  406e70:	bl	40c3d0 <ferror@plt+0xa030>
  406e74:	bl	40c3d0 <ferror@plt+0xa030>
  406e78:	bl	40c304 <ferror@plt+0x9f64>
  406e7c:	adrp	x0, 427000 <ferror@plt+0x24c60>
  406e80:	ldr	x0, [x0, #864]
  406e84:	bl	4021e0 <fflush@plt>
  406e88:	mov	w0, #0x0                   	// #0
  406e8c:	ldp	x29, x30, [sp], #80
  406e90:	ret
  406e94:	mov	x0, x23
  406e98:	bl	40974c <ferror@plt+0x73ac>
  406e9c:	ldp	x19, x20, [sp, #16]
  406ea0:	ldp	x21, x22, [sp, #32]
  406ea4:	ldp	x23, x24, [sp, #48]
  406ea8:	ldr	x25, [sp, #64]
  406eac:	b	406e8c <ferror@plt+0x4aec>
  406eb0:	ldp	x19, x20, [sp, #16]
  406eb4:	ldp	x21, x22, [sp, #32]
  406eb8:	ldp	x23, x24, [sp, #48]
  406ebc:	ldr	x25, [sp, #64]
  406ec0:	b	406dc4 <ferror@plt+0x4a24>
  406ec4:	adrp	x0, 410000 <ferror@plt+0xdc60>
  406ec8:	add	x0, x0, #0x920
  406ecc:	bl	401e20 <perror@plt>
  406ed0:	mov	w0, #0xffffffff            	// #-1
  406ed4:	b	406e8c <ferror@plt+0x4aec>
  406ed8:	adrp	x0, 427000 <ferror@plt+0x24c60>
  406edc:	ldr	x3, [x0, #856]
  406ee0:	mov	x2, #0x10                  	// #16
  406ee4:	mov	x1, #0x1                   	// #1
  406ee8:	adrp	x0, 410000 <ferror@plt+0xdc60>
  406eec:	add	x0, x0, #0x940
  406ef0:	bl	4021c0 <fwrite@plt>
  406ef4:	mov	w0, #0xffffffff            	// #-1
  406ef8:	b	406e8c <ferror@plt+0x4aec>
  406efc:	adrp	x0, 410000 <ferror@plt+0xdc60>
  406f00:	add	x0, x0, #0x920
  406f04:	bl	401e20 <perror@plt>
  406f08:	mov	w0, #0xffffffff            	// #-1
  406f0c:	b	406e8c <ferror@plt+0x4aec>
  406f10:	adrp	x0, 427000 <ferror@plt+0x24c60>
  406f14:	ldr	x3, [x0, #856]
  406f18:	mov	x2, #0x10                  	// #16
  406f1c:	mov	x1, #0x1                   	// #1
  406f20:	adrp	x0, 410000 <ferror@plt+0xdc60>
  406f24:	add	x0, x0, #0x940
  406f28:	bl	4021c0 <fwrite@plt>
  406f2c:	mov	w0, #0xffffffff            	// #-1
  406f30:	b	406e8c <ferror@plt+0x4aec>
  406f34:	stp	x29, x30, [sp, #-64]!
  406f38:	mov	x29, sp
  406f3c:	stp	x19, x20, [sp, #16]
  406f40:	mov	x19, x0
  406f44:	mov	x20, x1
  406f48:	add	x1, sp, #0x28
  406f4c:	bl	40618c <ferror@plt+0x3dec>
  406f50:	cmp	w0, #0x1
  406f54:	b.ne	406f9c <ferror@plt+0x4bfc>  // b.any
  406f58:	ldrh	w0, [x19, #4]
  406f5c:	cmp	w0, #0x55
  406f60:	b.eq	406fa8 <ferror@plt+0x4c08>  // b.none
  406f64:	ldr	x3, [sp, #48]
  406f68:	cbz	x3, 406f7c <ferror@plt+0x4bdc>
  406f6c:	ldr	w2, [x19, #20]
  406f70:	mov	x1, x19
  406f74:	mov	x0, x20
  406f78:	bl	4062b8 <ferror@plt+0x3f18>
  406f7c:	ldr	x3, [sp, #56]
  406f80:	mov	w0, #0x0                   	// #0
  406f84:	cbz	x3, 406f9c <ferror@plt+0x4bfc>
  406f88:	ldr	w2, [x19, #20]
  406f8c:	mov	x1, x19
  406f90:	mov	x0, x20
  406f94:	bl	4066a8 <ferror@plt+0x4308>
  406f98:	mov	w0, #0x0                   	// #0
  406f9c:	ldp	x19, x20, [sp, #16]
  406fa0:	ldp	x29, x30, [sp], #64
  406fa4:	ret
  406fa8:	mov	w4, #0x1                   	// #1
  406fac:	adrp	x3, 410000 <ferror@plt+0xdc60>
  406fb0:	add	x3, x3, #0x430
  406fb4:	adrp	x2, 410000 <ferror@plt+0xdc60>
  406fb8:	add	x2, x2, #0x440
  406fbc:	mov	w1, #0x6                   	// #6
  406fc0:	mov	w0, #0x4                   	// #4
  406fc4:	bl	40ca84 <ferror@plt+0xa6e4>
  406fc8:	b	406f64 <ferror@plt+0x4bc4>
  406fcc:	stp	x29, x30, [sp, #-32]!
  406fd0:	mov	x29, sp
  406fd4:	stp	x19, x20, [sp, #16]
  406fd8:	mov	w20, w0
  406fdc:	mov	x19, x1
  406fe0:	adrp	x0, 427000 <ferror@plt+0x24c60>
  406fe4:	add	x0, x0, #0x310
  406fe8:	bl	40ba78 <ferror@plt+0x96d8>
  406fec:	cmp	w20, #0x0
  406ff0:	b.le	4070d0 <ferror@plt+0x4d30>
  406ff4:	adrp	x1, 410000 <ferror@plt+0xdc60>
  406ff8:	add	x1, x1, #0x958
  406ffc:	ldr	x0, [x19]
  407000:	bl	409878 <ferror@plt+0x74d8>
  407004:	and	w1, w0, #0xff
  407008:	cbz	w1, 40706c <ferror@plt+0x4ccc>
  40700c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  407010:	add	x1, x1, #0x970
  407014:	ldr	x0, [x19]
  407018:	bl	409878 <ferror@plt+0x74d8>
  40701c:	and	w0, w0, #0xff
  407020:	cbz	w0, 407084 <ferror@plt+0x4ce4>
  407024:	adrp	x1, 410000 <ferror@plt+0xdc60>
  407028:	add	x1, x1, #0x980
  40702c:	ldr	x0, [x19]
  407030:	bl	409878 <ferror@plt+0x74d8>
  407034:	and	w0, w0, #0xff
  407038:	cbz	w0, 407054 <ferror@plt+0x4cb4>
  40703c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  407040:	add	x1, x1, #0x988
  407044:	ldr	x0, [x19]
  407048:	bl	409878 <ferror@plt+0x74d8>
  40704c:	and	w0, w0, #0xff
  407050:	cbnz	w0, 40709c <ferror@plt+0x4cfc>
  407054:	add	x1, x19, #0x8
  407058:	sub	w0, w20, #0x1
  40705c:	bl	406ca8 <ferror@plt+0x4908>
  407060:	ldp	x19, x20, [sp, #16]
  407064:	ldp	x29, x30, [sp], #32
  407068:	ret
  40706c:	add	x3, x19, #0x8
  407070:	sub	w2, w20, #0x1
  407074:	mov	w1, #0x600                 	// #1536
  407078:	mov	w0, #0x54                  	// #84
  40707c:	bl	406984 <ferror@plt+0x45e4>
  407080:	b	407060 <ferror@plt+0x4cc0>
  407084:	add	x3, x19, #0x8
  407088:	sub	w2, w20, #0x1
  40708c:	mov	w1, #0x0                   	// #0
  407090:	mov	w0, #0x55                  	// #85
  407094:	bl	406984 <ferror@plt+0x45e4>
  407098:	b	407060 <ferror@plt+0x4cc0>
  40709c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4070a0:	add	x1, x1, #0x990
  4070a4:	ldr	x0, [x19]
  4070a8:	bl	409878 <ferror@plt+0x74d8>
  4070ac:	and	w0, w0, #0xff
  4070b0:	cbz	w0, 407054 <ferror@plt+0x4cb4>
  4070b4:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4070b8:	add	x1, x1, #0x298
  4070bc:	ldr	x0, [x19]
  4070c0:	bl	409878 <ferror@plt+0x74d8>
  4070c4:	and	w0, w0, #0xff
  4070c8:	cbnz	w0, 4070e0 <ferror@plt+0x4d40>
  4070cc:	bl	406958 <ferror@plt+0x45b8>
  4070d0:	mov	x1, #0x0                   	// #0
  4070d4:	mov	w0, #0x0                   	// #0
  4070d8:	bl	406ca8 <ferror@plt+0x4908>
  4070dc:	b	407060 <ferror@plt+0x4cc0>
  4070e0:	ldr	x2, [x19]
  4070e4:	adrp	x1, 411000 <ferror@plt+0xec60>
  4070e8:	add	x1, x1, #0x4b0
  4070ec:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4070f0:	ldr	x0, [x0, #856]
  4070f4:	bl	402370 <fprintf@plt>
  4070f8:	mov	w0, #0xffffffff            	// #-1
  4070fc:	bl	401e00 <exit@plt>
  407100:	and	w3, w0, #0xffff
  407104:	and	w1, w1, #0xffff
  407108:	adrp	x2, 427000 <ferror@plt+0x24c60>
  40710c:	ldr	w2, [x2, #1012]
  407110:	cbz	w2, 407138 <ferror@plt+0x4d98>
  407114:	cmp	w2, w3
  407118:	b.cs	407124 <ferror@plt+0x4d84>  // b.hs, b.nlast
  40711c:	mov	w0, #0xffffffff            	// #-1
  407120:	tbz	w1, #4, 407140 <ferror@plt+0x4da0>
  407124:	mov	w0, #0x0                   	// #0
  407128:	tbnz	w1, #3, 407140 <ferror@plt+0x4da0>
  40712c:	cmp	w2, w3
  407130:	cset	w0, ls  // ls = plast
  407134:	b	407140 <ferror@plt+0x4da0>
  407138:	eor	x1, x1, #0x8
  40713c:	ubfx	x0, x1, #3, #1
  407140:	ret
  407144:	stp	x29, x30, [sp, #-48]!
  407148:	mov	x29, sp
  40714c:	stp	x19, x20, [sp, #16]
  407150:	str	x21, [sp, #32]
  407154:	mov	w21, w0
  407158:	mov	x20, x1
  40715c:	mov	w19, w2
  407160:	mov	x0, #0x0                   	// #0
  407164:	bl	40c398 <ferror@plt+0x9ff8>
  407168:	mov	w0, w21
  40716c:	bl	40b878 <ferror@plt+0x94d8>
  407170:	mov	x4, x0
  407174:	mov	x3, x20
  407178:	adrp	x2, 410000 <ferror@plt+0xdc60>
  40717c:	add	x2, x2, #0x460
  407180:	mov	w1, #0x0                   	// #0
  407184:	mov	w0, #0x4                   	// #4
  407188:	bl	40c988 <ferror@plt+0xa5e8>
  40718c:	adrp	x0, 411000 <ferror@plt+0xec60>
  407190:	add	x0, x0, #0x4f0
  407194:	adrp	x1, 411000 <ferror@plt+0xec60>
  407198:	add	x1, x1, #0x4e8
  40719c:	cmp	w19, #0x0
  4071a0:	csel	x1, x1, x0, eq  // eq = none
  4071a4:	mov	w0, #0x2                   	// #2
  4071a8:	bl	40c3f4 <ferror@plt+0xa054>
  4071ac:	ldp	x19, x20, [sp, #16]
  4071b0:	ldr	x21, [sp, #32]
  4071b4:	ldp	x29, x30, [sp], #48
  4071b8:	ret
  4071bc:	stp	x29, x30, [sp, #-112]!
  4071c0:	mov	x29, sp
  4071c4:	stp	x19, x20, [sp, #16]
  4071c8:	str	x21, [sp, #32]
  4071cc:	mov	x20, x0
  4071d0:	mov	w19, w1
  4071d4:	mov	w21, w2
  4071d8:	mov	x3, x0
  4071dc:	adrp	x2, 411000 <ferror@plt+0xec60>
  4071e0:	add	x2, x2, #0x4f8
  4071e4:	mov	x1, #0x40                  	// #64
  4071e8:	add	x0, sp, #0x30
  4071ec:	bl	401f00 <snprintf@plt>
  4071f0:	mov	w4, w19
  4071f4:	adrp	x3, 411000 <ferror@plt+0xec60>
  4071f8:	add	x3, x3, #0x500
  4071fc:	mov	x2, x20
  407200:	mov	w1, #0x6                   	// #6
  407204:	mov	w0, #0x4                   	// #4
  407208:	bl	40c6bc <ferror@plt+0xa31c>
  40720c:	cmp	w19, w21
  407210:	b.ne	407224 <ferror@plt+0x4e84>  // b.any
  407214:	ldp	x19, x20, [sp, #16]
  407218:	ldr	x21, [sp, #32]
  40721c:	ldp	x29, x30, [sp], #112
  407220:	ret
  407224:	mov	w4, w21
  407228:	adrp	x3, 411000 <ferror@plt+0xec60>
  40722c:	add	x3, x3, #0x508
  407230:	add	x2, sp, #0x30
  407234:	mov	w1, #0x6                   	// #6
  407238:	mov	w0, #0x4                   	// #4
  40723c:	bl	40c6bc <ferror@plt+0xa31c>
  407240:	b	407214 <ferror@plt+0x4e74>
  407244:	stp	x29, x30, [sp, #-32]!
  407248:	mov	x29, sp
  40724c:	str	x19, [sp, #16]
  407250:	ands	w19, w0, #0xffff
  407254:	b.ne	407264 <ferror@plt+0x4ec4>  // b.any
  407258:	ldr	x19, [sp, #16]
  40725c:	ldp	x29, x30, [sp], #32
  407260:	ret
  407264:	adrp	x1, 410000 <ferror@plt+0xdc60>
  407268:	add	x1, x1, #0x3c0
  40726c:	mov	w0, #0x2                   	// #2
  407270:	bl	40c3f4 <ferror@plt+0xa054>
  407274:	tbnz	w19, #1, 40728c <ferror@plt+0x4eec>
  407278:	tbnz	w19, #2, 4072b0 <ferror@plt+0x4f10>
  40727c:	mov	x1, #0x0                   	// #0
  407280:	mov	w0, #0x2                   	// #2
  407284:	bl	40c45c <ferror@plt+0xa0bc>
  407288:	b	407258 <ferror@plt+0x4eb8>
  40728c:	adrp	x4, 411000 <ferror@plt+0xec60>
  407290:	add	x4, x4, #0x510
  407294:	adrp	x3, 411000 <ferror@plt+0xec60>
  407298:	add	x3, x3, #0x350
  40729c:	mov	x2, #0x0                   	// #0
  4072a0:	mov	w1, #0x6                   	// #6
  4072a4:	mov	w0, #0x4                   	// #4
  4072a8:	bl	40c988 <ferror@plt+0xa5e8>
  4072ac:	b	407278 <ferror@plt+0x4ed8>
  4072b0:	adrp	x4, 411000 <ferror@plt+0xec60>
  4072b4:	add	x4, x4, #0x518
  4072b8:	adrp	x3, 411000 <ferror@plt+0xec60>
  4072bc:	add	x3, x3, #0x350
  4072c0:	mov	x2, #0x0                   	// #0
  4072c4:	mov	w1, #0x6                   	// #6
  4072c8:	mov	w0, #0x4                   	// #4
  4072cc:	bl	40c988 <ferror@plt+0xa5e8>
  4072d0:	b	40727c <ferror@plt+0x4edc>
  4072d4:	stp	x29, x30, [sp, #-16]!
  4072d8:	mov	x29, sp
  4072dc:	mov	x1, #0x0                   	// #0
  4072e0:	mov	w0, #0x2                   	// #2
  4072e4:	bl	40c45c <ferror@plt+0xa0bc>
  4072e8:	bl	40c3d0 <ferror@plt+0xa030>
  4072ec:	ldp	x29, x30, [sp], #16
  4072f0:	ret
  4072f4:	stp	x29, x30, [sp, #-64]!
  4072f8:	mov	x29, sp
  4072fc:	stp	x19, x20, [sp, #16]
  407300:	stp	x21, x22, [sp, #32]
  407304:	stp	x23, x24, [sp, #48]
  407308:	mov	x19, x0
  40730c:	mov	w20, w1
  407310:	and	w24, w2, #0xffff
  407314:	mov	w22, w3
  407318:	and	w23, w4, #0xffff
  40731c:	mov	w2, #0x3                   	// #3
  407320:	bl	40fab0 <ferror@plt+0xd710>
  407324:	mov	x21, x0
  407328:	mov	w3, w22
  40732c:	mov	w2, #0x1                   	// #1
  407330:	mov	w1, w20
  407334:	mov	x0, x19
  407338:	bl	40f964 <ferror@plt+0xd5c4>
  40733c:	mov	w3, w24
  407340:	mov	w2, #0x2                   	// #2
  407344:	mov	w1, w20
  407348:	mov	x0, x19
  40734c:	bl	40f944 <ferror@plt+0xd5a4>
  407350:	mov	w3, w23
  407354:	mov	w2, #0x3                   	// #3
  407358:	mov	w1, w20
  40735c:	mov	x0, x19
  407360:	bl	40f944 <ferror@plt+0xd5a4>
  407364:	mov	x1, x21
  407368:	mov	x0, x19
  40736c:	bl	40fae8 <ferror@plt+0xd748>
  407370:	mov	w0, #0x0                   	// #0
  407374:	ldp	x19, x20, [sp, #16]
  407378:	ldp	x21, x22, [sp, #32]
  40737c:	ldp	x23, x24, [sp, #48]
  407380:	ldp	x29, x30, [sp], #64
  407384:	ret
  407388:	sub	sp, sp, #0x4b0
  40738c:	stp	x29, x30, [sp]
  407390:	mov	x29, sp
  407394:	stp	x19, x20, [sp, #16]
  407398:	stp	x21, x22, [sp, #32]
  40739c:	mov	w21, w0
  4073a0:	mov	w19, w1
  4073a4:	mov	x20, x2
  4073a8:	mov	x2, #0x420                 	// #1056
  4073ac:	mov	w1, #0x0                   	// #0
  4073b0:	add	x0, sp, #0x90
  4073b4:	bl	401fc0 <memset@plt>
  4073b8:	mov	w0, #0x20                  	// #32
  4073bc:	str	w0, [sp, #144]
  4073c0:	strh	w21, [sp, #148]
  4073c4:	mov	w0, #0x1                   	// #1
  4073c8:	strh	w0, [sp, #150]
  4073cc:	mov	w0, #0x7                   	// #7
  4073d0:	strb	w0, [sp, #160]
  4073d4:	str	wzr, [sp, #140]
  4073d8:	str	wzr, [sp, #136]
  4073dc:	cmp	w19, #0x0
  4073e0:	b.le	4077a4 <ferror@plt+0x5404>
  4073e4:	stp	x23, x24, [sp, #48]
  4073e8:	stp	x25, x26, [sp, #64]
  4073ec:	stp	x27, x28, [sp, #80]
  4073f0:	mov	w27, #0x0                   	// #0
  4073f4:	mov	w28, #0x0                   	// #0
  4073f8:	str	wzr, [sp, #112]
  4073fc:	mov	w24, #0xffffffff            	// #-1
  407400:	mov	w22, w24
  407404:	mov	x26, #0x0                   	// #0
  407408:	adrp	x23, 410000 <ferror@plt+0xdc60>
  40740c:	add	x23, x23, #0x780
  407410:	adrp	x25, 411000 <ferror@plt+0xec60>
  407414:	add	x25, x25, #0x360
  407418:	adrp	x0, 410000 <ferror@plt+0xdc60>
  40741c:	add	x0, x0, #0x540
  407420:	str	x0, [sp, #104]
  407424:	b	4074a4 <ferror@plt+0x5104>
  407428:	bl	409660 <ferror@plt+0x72c0>
  40742c:	mov	x1, x25
  407430:	mov	x0, x21
  407434:	bl	4020e0 <strcmp@plt>
  407438:	cbnz	w0, 4074ec <ferror@plt+0x514c>
  40743c:	add	x21, x20, #0x8
  407440:	sub	w19, w19, #0x1
  407444:	cmp	w19, #0x0
  407448:	b.le	4074d0 <ferror@plt+0x5130>
  40744c:	ldr	x22, [x20, #8]
  407450:	mov	w1, #0x2d                  	// #45
  407454:	mov	x0, x22
  407458:	bl	4021a0 <strchr@plt>
  40745c:	cbz	x0, 4074d4 <ferror@plt+0x5134>
  407460:	mov	x24, x0
  407464:	strb	wzr, [x24], #1
  407468:	mov	w2, #0xa                   	// #10
  40746c:	mov	x1, #0x0                   	// #0
  407470:	ldr	x0, [x20, #8]
  407474:	bl	402100 <strtol@plt>
  407478:	sxth	w22, w0
  40747c:	mov	w2, #0xa                   	// #10
  407480:	mov	x1, #0x0                   	// #0
  407484:	mov	x0, x24
  407488:	bl	402100 <strtol@plt>
  40748c:	sxth	w24, w0
  407490:	orr	w27, w27, #0x8
  407494:	sub	w19, w19, #0x1
  407498:	add	x20, x21, #0x8
  40749c:	cmp	w19, #0x0
  4074a0:	b.le	4076cc <ferror@plt+0x532c>
  4074a4:	ldr	x21, [x20]
  4074a8:	mov	x1, x23
  4074ac:	mov	x0, x21
  4074b0:	bl	4020e0 <strcmp@plt>
  4074b4:	cbnz	w0, 40742c <ferror@plt+0x508c>
  4074b8:	add	x21, x20, #0x8
  4074bc:	sub	w19, w19, #0x1
  4074c0:	cmp	w19, #0x0
  4074c4:	b.le	407428 <ferror@plt+0x5088>
  4074c8:	ldr	x26, [x20, #8]
  4074cc:	b	407494 <ferror@plt+0x50f4>
  4074d0:	bl	409660 <ferror@plt+0x72c0>
  4074d4:	mov	w2, #0xa                   	// #10
  4074d8:	mov	x1, #0x0                   	// #0
  4074dc:	mov	x0, x22
  4074e0:	bl	402100 <strtol@plt>
  4074e4:	sxth	w22, w0
  4074e8:	b	407494 <ferror@plt+0x50f4>
  4074ec:	ldr	x1, [sp, #104]
  4074f0:	mov	x0, x21
  4074f4:	bl	4020e0 <strcmp@plt>
  4074f8:	cbnz	w0, 407508 <ferror@plt+0x5168>
  4074fc:	orr	w28, w28, #0x2
  407500:	mov	x21, x20
  407504:	b	407494 <ferror@plt+0x50f4>
  407508:	adrp	x1, 410000 <ferror@plt+0xdc60>
  40750c:	add	x1, x1, #0x568
  407510:	mov	x0, x21
  407514:	bl	4020e0 <strcmp@plt>
  407518:	cbnz	w0, 407528 <ferror@plt+0x5188>
  40751c:	orr	w28, w28, #0x1
  407520:	mov	x21, x20
  407524:	b	407494 <ferror@plt+0x50f4>
  407528:	adrp	x1, 411000 <ferror@plt+0xec60>
  40752c:	add	x1, x1, #0x528
  407530:	mov	x0, x21
  407534:	bl	4020e0 <strcmp@plt>
  407538:	cbnz	w0, 407548 <ferror@plt+0x51a8>
  40753c:	orr	w27, w27, #0x2
  407540:	mov	x21, x20
  407544:	b	407494 <ferror@plt+0x50f4>
  407548:	adrp	x1, 411000 <ferror@plt+0xec60>
  40754c:	add	x1, x1, #0x530
  407550:	mov	x0, x21
  407554:	bl	4020e0 <strcmp@plt>
  407558:	cbnz	w0, 407568 <ferror@plt+0x51c8>
  40755c:	orr	w27, w27, #0x4
  407560:	mov	x21, x20
  407564:	b	407494 <ferror@plt+0x50f4>
  407568:	adrp	x1, 411000 <ferror@plt+0xec60>
  40756c:	add	x1, x1, #0x540
  407570:	mov	x0, x21
  407574:	bl	4020e0 <strcmp@plt>
  407578:	cbnz	w0, 407698 <ferror@plt+0x52f8>
  40757c:	cmp	w19, #0x1
  407580:	b.le	407620 <ferror@plt+0x5280>
  407584:	adrp	x1, 411000 <ferror@plt+0xec60>
  407588:	add	x1, x1, #0x628
  40758c:	ldr	x0, [x20, #8]
  407590:	bl	409878 <ferror@plt+0x74d8>
  407594:	and	w0, w0, #0xff
  407598:	cbnz	w0, 407688 <ferror@plt+0x52e8>
  40759c:	add	x21, x20, #0x10
  4075a0:	sub	w19, w19, #0x2
  4075a4:	cmp	w19, #0x0
  4075a8:	b.le	407624 <ferror@plt+0x5284>
  4075ac:	ldr	x0, [x20, #16]
  4075b0:	str	x0, [sp, #120]
  4075b4:	mov	w1, #0x2d                  	// #45
  4075b8:	bl	4021a0 <strchr@plt>
  4075bc:	str	x0, [sp, #112]
  4075c0:	cbz	x0, 407648 <ferror@plt+0x52a8>
  4075c4:	strb	wzr, [x0]
  4075c8:	mov	w2, #0x0                   	// #0
  4075cc:	ldr	x1, [x20, #16]
  4075d0:	add	x0, sp, #0x8c
  4075d4:	bl	408c74 <ferror@plt+0x68d4>
  4075d8:	cbnz	w0, 407628 <ferror@plt+0x5288>
  4075dc:	ldr	w1, [sp, #140]
  4075e0:	mov	w0, #0xffffff              	// #16777215
  4075e4:	cmp	w1, w0
  4075e8:	b.hi	407628 <ferror@plt+0x5288>  // b.pmore
  4075ec:	mov	w2, #0x0                   	// #0
  4075f0:	ldr	x0, [sp, #112]
  4075f4:	add	x1, x0, #0x1
  4075f8:	add	x0, sp, #0x88
  4075fc:	bl	408c74 <ferror@plt+0x68d4>
  407600:	cbnz	w0, 407638 <ferror@plt+0x5298>
  407604:	ldr	w1, [sp, #136]
  407608:	mov	w0, #0xffffff              	// #16777215
  40760c:	cmp	w1, w0
  407610:	b.hi	407638 <ferror@plt+0x5298>  // b.pmore
  407614:	mov	w0, #0x1                   	// #1
  407618:	str	w0, [sp, #112]
  40761c:	b	407494 <ferror@plt+0x50f4>
  407620:	bl	409660 <ferror@plt+0x72c0>
  407624:	bl	409660 <ferror@plt+0x72c0>
  407628:	ldr	x1, [x20, #16]
  40762c:	adrp	x0, 411000 <ferror@plt+0xec60>
  407630:	add	x0, x0, #0x550
  407634:	bl	4096bc <ferror@plt+0x731c>
  407638:	ldr	x1, [x20, #16]
  40763c:	adrp	x0, 411000 <ferror@plt+0xec60>
  407640:	add	x0, x0, #0x550
  407644:	bl	4096bc <ferror@plt+0x731c>
  407648:	mov	w2, #0x0                   	// #0
  40764c:	ldr	x1, [sp, #120]
  407650:	add	x0, sp, #0x8c
  407654:	bl	408c74 <ferror@plt+0x68d4>
  407658:	cbnz	w0, 407678 <ferror@plt+0x52d8>
  40765c:	ldr	w1, [sp, #140]
  407660:	mov	w0, #0xffffff              	// #16777215
  407664:	cmp	w1, w0
  407668:	b.hi	407678 <ferror@plt+0x52d8>  // b.pmore
  40766c:	mov	w0, #0x1                   	// #1
  407670:	str	w0, [sp, #112]
  407674:	b	407494 <ferror@plt+0x50f4>
  407678:	ldr	x1, [x20, #16]
  40767c:	adrp	x0, 411000 <ferror@plt+0xec60>
  407680:	add	x0, x0, #0x550
  407684:	bl	4096bc <ferror@plt+0x731c>
  407688:	ldr	x1, [x20, #8]
  40768c:	adrp	x0, 411000 <ferror@plt+0xec60>
  407690:	add	x0, x0, #0x560
  407694:	bl	4096bc <ferror@plt+0x731c>
  407698:	adrp	x1, 410000 <ferror@plt+0xdc60>
  40769c:	add	x1, x1, #0x298
  4076a0:	mov	x0, x21
  4076a4:	bl	409878 <ferror@plt+0x74d8>
  4076a8:	and	w0, w0, #0xff
  4076ac:	cbnz	w0, 4076c4 <ferror@plt+0x5324>
  4076b0:	add	x21, x20, #0x8
  4076b4:	sub	w19, w19, #0x1
  4076b8:	cmp	w19, #0x0
  4076bc:	b.gt	407494 <ferror@plt+0x50f4>
  4076c0:	bl	409660 <ferror@plt+0x72c0>
  4076c4:	mov	x21, x20
  4076c8:	b	407494 <ferror@plt+0x50f4>
  4076cc:	cmp	x26, #0x0
  4076d0:	ccmn	w22, #0x1, #0x4, ne  // ne = any
  4076d4:	b.eq	407798 <ferror@plt+0x53f8>  // b.none
  4076d8:	mov	x0, x26
  4076dc:	bl	40b990 <ferror@plt+0x95f0>
  4076e0:	str	w0, [sp, #164]
  4076e4:	cbz	w0, 4077c8 <ferror@plt+0x5428>
  4076e8:	cmp	w22, #0xfff
  4076ec:	b.gt	4077f4 <ferror@plt+0x5454>
  4076f0:	tbz	w27, #3, 407708 <ferror@plt+0x5368>
  4076f4:	cmp	w24, #0xfff
  4076f8:	ccmn	w24, #0x1, #0x4, le
  4076fc:	ccmp	w22, w24, #0x0, ne  // ne = any
  407700:	b.ge	407820 <ferror@plt+0x5480>  // b.tcont
  407704:	tbnz	w27, #1, 407850 <ferror@plt+0x54b0>
  407708:	mov	w2, #0x1a                  	// #26
  40770c:	mov	w1, #0x420                 	// #1056
  407710:	add	x0, sp, #0x90
  407714:	bl	40fab0 <ferror@plt+0xd710>
  407718:	mov	x19, x0
  40771c:	cbnz	w28, 407880 <ferror@plt+0x54e0>
  407720:	ldr	w0, [sp, #112]
  407724:	cbz	w0, 4078c8 <ferror@plt+0x5528>
  407728:	and	w2, w22, #0xffff
  40772c:	ldr	w3, [sp, #140]
  407730:	cmn	w24, #0x1
  407734:	b.eq	407744 <ferror@plt+0x53a4>  // b.none
  407738:	sub	w0, w24, w2
  40773c:	cmp	w0, #0x0
  407740:	b.gt	407898 <ferror@plt+0x54f8>
  407744:	mov	w4, #0x0                   	// #0
  407748:	mov	w1, #0x420                 	// #1056
  40774c:	add	x0, sp, #0x90
  407750:	bl	4072f4 <ferror@plt+0x4f54>
  407754:	mov	x1, x19
  407758:	add	x0, sp, #0x90
  40775c:	bl	40fae8 <ferror@plt+0xd748>
  407760:	mov	x2, #0x0                   	// #0
  407764:	add	x1, sp, #0x90
  407768:	adrp	x0, 427000 <ferror@plt+0x24c60>
  40776c:	add	x0, x0, #0x310
  407770:	bl	40f240 <ferror@plt+0xcea0>
  407774:	asr	w0, w0, #31
  407778:	ldp	x23, x24, [sp, #48]
  40777c:	ldp	x25, x26, [sp, #64]
  407780:	ldp	x27, x28, [sp, #80]
  407784:	ldp	x19, x20, [sp, #16]
  407788:	ldp	x21, x22, [sp, #32]
  40778c:	ldp	x29, x30, [sp]
  407790:	add	sp, sp, #0x4b0
  407794:	ret
  407798:	ldp	x23, x24, [sp, #48]
  40779c:	ldp	x25, x26, [sp, #64]
  4077a0:	ldp	x27, x28, [sp, #80]
  4077a4:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4077a8:	ldr	x3, [x0, #856]
  4077ac:	mov	x2, #0x2b                  	// #43
  4077b0:	mov	x1, #0x1                   	// #1
  4077b4:	adrp	x0, 411000 <ferror@plt+0xec60>
  4077b8:	add	x0, x0, #0x578
  4077bc:	bl	4021c0 <fwrite@plt>
  4077c0:	mov	w0, #0xffffffff            	// #-1
  4077c4:	b	407784 <ferror@plt+0x53e4>
  4077c8:	mov	x2, x26
  4077cc:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4077d0:	add	x1, x1, #0x8c8
  4077d4:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4077d8:	ldr	x0, [x0, #856]
  4077dc:	bl	402370 <fprintf@plt>
  4077e0:	mov	w0, #0xffffffff            	// #-1
  4077e4:	ldp	x23, x24, [sp, #48]
  4077e8:	ldp	x25, x26, [sp, #64]
  4077ec:	ldp	x27, x28, [sp, #80]
  4077f0:	b	407784 <ferror@plt+0x53e4>
  4077f4:	mov	w2, w22
  4077f8:	adrp	x1, 411000 <ferror@plt+0xec60>
  4077fc:	add	x1, x1, #0x5a8
  407800:	adrp	x0, 427000 <ferror@plt+0x24c60>
  407804:	ldr	x0, [x0, #856]
  407808:	bl	402370 <fprintf@plt>
  40780c:	mov	w0, #0xffffffff            	// #-1
  407810:	ldp	x23, x24, [sp, #48]
  407814:	ldp	x25, x26, [sp, #64]
  407818:	ldp	x27, x28, [sp, #80]
  40781c:	b	407784 <ferror@plt+0x53e4>
  407820:	mov	w3, w24
  407824:	mov	w2, w22
  407828:	adrp	x1, 411000 <ferror@plt+0xec60>
  40782c:	add	x1, x1, #0x5c0
  407830:	adrp	x0, 427000 <ferror@plt+0x24c60>
  407834:	ldr	x0, [x0, #856]
  407838:	bl	402370 <fprintf@plt>
  40783c:	mov	w0, #0xffffffff            	// #-1
  407840:	ldp	x23, x24, [sp, #48]
  407844:	ldp	x25, x26, [sp, #64]
  407848:	ldp	x27, x28, [sp, #80]
  40784c:	b	407784 <ferror@plt+0x53e4>
  407850:	adrp	x0, 427000 <ferror@plt+0x24c60>
  407854:	ldr	x3, [x0, #856]
  407858:	mov	x2, #0x2b                  	// #43
  40785c:	mov	x1, #0x1                   	// #1
  407860:	adrp	x0, 411000 <ferror@plt+0xec60>
  407864:	add	x0, x0, #0x5e0
  407868:	bl	4021c0 <fwrite@plt>
  40786c:	mov	w0, #0xffffffff            	// #-1
  407870:	ldp	x23, x24, [sp, #48]
  407874:	ldp	x25, x26, [sp, #64]
  407878:	ldp	x27, x28, [sp, #80]
  40787c:	b	407784 <ferror@plt+0x53e4>
  407880:	mov	w3, w28
  407884:	mov	w2, #0x0                   	// #0
  407888:	mov	w1, #0x420                 	// #1056
  40788c:	add	x0, sp, #0x90
  407890:	bl	40f944 <ferror@plt+0xd5a4>
  407894:	b	407720 <ferror@plt+0x5380>
  407898:	ldr	w20, [sp, #136]
  40789c:	mov	w4, #0x8                   	// #8
  4078a0:	mov	w1, #0x420                 	// #1056
  4078a4:	add	x0, sp, #0x90
  4078a8:	bl	4072f4 <ferror@plt+0x4f54>
  4078ac:	mov	w4, #0x10                  	// #16
  4078b0:	mov	w3, w20
  4078b4:	mov	w2, w24
  4078b8:	mov	w1, #0x420                 	// #1056
  4078bc:	add	x0, sp, #0x90
  4078c0:	bl	4072f4 <ferror@plt+0x4f54>
  4078c4:	b	407754 <ferror@plt+0x53b4>
  4078c8:	strh	w27, [sp, #128]
  4078cc:	strh	w22, [sp, #130]
  4078d0:	cmn	w24, #0x1
  4078d4:	b.eq	407920 <ferror@plt+0x5580>  // b.none
  4078d8:	mov	w4, #0x4                   	// #4
  4078dc:	add	x3, sp, #0x80
  4078e0:	mov	w2, #0x2                   	// #2
  4078e4:	mov	w1, #0x420                 	// #1056
  4078e8:	add	x0, sp, #0x90
  4078ec:	bl	40f868 <ferror@plt+0xd4c8>
  4078f0:	ldrh	w0, [sp, #128]
  4078f4:	and	w0, w0, #0xfffffff7
  4078f8:	orr	w0, w0, #0x10
  4078fc:	strh	w0, [sp, #128]
  407900:	strh	w24, [sp, #130]
  407904:	mov	w4, #0x4                   	// #4
  407908:	add	x3, sp, #0x80
  40790c:	mov	w2, #0x2                   	// #2
  407910:	mov	w1, #0x420                 	// #1056
  407914:	add	x0, sp, #0x90
  407918:	bl	40f868 <ferror@plt+0xd4c8>
  40791c:	b	407754 <ferror@plt+0x53b4>
  407920:	mov	w4, #0x4                   	// #4
  407924:	add	x3, sp, #0x80
  407928:	mov	w2, #0x2                   	// #2
  40792c:	mov	w1, #0x420                 	// #1056
  407930:	add	x0, sp, #0x90
  407934:	bl	40f868 <ferror@plt+0xd4c8>
  407938:	b	407754 <ferror@plt+0x53b4>
  40793c:	stp	x29, x30, [sp, #-96]!
  407940:	mov	x29, sp
  407944:	str	w2, [sp, #92]
  407948:	cmp	w0, #0x0
  40794c:	b.le	407a5c <ferror@plt+0x56bc>
  407950:	stp	x19, x20, [sp, #16]
  407954:	stp	x21, x22, [sp, #32]
  407958:	stp	x23, x24, [sp, #48]
  40795c:	str	x25, [sp, #64]
  407960:	mov	w19, w0
  407964:	mov	x20, x1
  407968:	mov	x23, #0x0                   	// #0
  40796c:	adrp	x22, 410000 <ferror@plt+0xdc60>
  407970:	add	x22, x22, #0x780
  407974:	adrp	x24, 411000 <ferror@plt+0xec60>
  407978:	add	x24, x24, #0x360
  40797c:	adrp	x25, 427000 <ferror@plt+0x24c60>
  407980:	add	x25, x25, #0x3f4
  407984:	b	4079ec <ferror@plt+0x564c>
  407988:	bl	409660 <ferror@plt+0x72c0>
  40798c:	ldr	x1, [x20, #8]
  407990:	adrp	x0, 410000 <ferror@plt+0xdc60>
  407994:	add	x0, x0, #0x780
  407998:	bl	4096ec <ferror@plt+0x734c>
  40799c:	mov	x1, x24
  4079a0:	mov	x0, x21
  4079a4:	bl	4020e0 <strcmp@plt>
  4079a8:	cbnz	w0, 4079dc <ferror@plt+0x563c>
  4079ac:	add	x21, x20, #0x8
  4079b0:	sub	w19, w19, #0x1
  4079b4:	cmp	w19, #0x0
  4079b8:	b.le	407a20 <ferror@plt+0x5680>
  4079bc:	ldr	w0, [x25]
  4079c0:	cbnz	w0, 407a24 <ferror@plt+0x5684>
  4079c4:	mov	w2, #0xa                   	// #10
  4079c8:	mov	x1, #0x0                   	// #0
  4079cc:	ldr	x0, [x20, #8]
  4079d0:	bl	402100 <strtol@plt>
  4079d4:	str	w0, [x25]
  4079d8:	mov	x20, x21
  4079dc:	sub	w19, w19, #0x1
  4079e0:	add	x20, x20, #0x8
  4079e4:	cmp	w19, #0x0
  4079e8:	b.le	407a34 <ferror@plt+0x5694>
  4079ec:	ldr	x21, [x20]
  4079f0:	mov	x1, x22
  4079f4:	mov	x0, x21
  4079f8:	bl	4020e0 <strcmp@plt>
  4079fc:	cbnz	w0, 40799c <ferror@plt+0x55fc>
  407a00:	add	x0, x20, #0x8
  407a04:	sub	w19, w19, #0x1
  407a08:	cmp	w19, #0x0
  407a0c:	b.le	407988 <ferror@plt+0x55e8>
  407a10:	cbnz	x23, 40798c <ferror@plt+0x55ec>
  407a14:	ldr	x23, [x20, #8]
  407a18:	mov	x20, x0
  407a1c:	b	4079dc <ferror@plt+0x563c>
  407a20:	bl	409660 <ferror@plt+0x72c0>
  407a24:	ldr	x1, [x20, #8]
  407a28:	adrp	x0, 411000 <ferror@plt+0xec60>
  407a2c:	add	x0, x0, #0x360
  407a30:	bl	4096ec <ferror@plt+0x734c>
  407a34:	cbz	x23, 407b04 <ferror@plt+0x5764>
  407a38:	mov	x0, x23
  407a3c:	bl	40b990 <ferror@plt+0x95f0>
  407a40:	adrp	x1, 427000 <ferror@plt+0x24c60>
  407a44:	str	w0, [x1, #1016]
  407a48:	cbz	w0, 407ae8 <ferror@plt+0x5748>
  407a4c:	ldp	x19, x20, [sp, #16]
  407a50:	ldp	x21, x22, [sp, #32]
  407a54:	ldp	x23, x24, [sp, #48]
  407a58:	ldr	x25, [sp, #64]
  407a5c:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  407a60:	ldr	w0, [x0, #3660]
  407a64:	bl	40c2ec <ferror@plt+0x9f4c>
  407a68:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  407a6c:	ldr	w0, [x0, #3680]
  407a70:	cbnz	w0, 407ba4 <ferror@plt+0x5804>
  407a74:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  407a78:	ldr	w0, [x0, #3668]
  407a7c:	cmp	w0, #0x0
  407a80:	mov	w2, #0x4                   	// #4
  407a84:	mov	w0, #0x2                   	// #2
  407a88:	csel	w2, w2, w0, ne  // ne = any
  407a8c:	mov	w1, #0x7                   	// #7
  407a90:	adrp	x0, 427000 <ferror@plt+0x24c60>
  407a94:	add	x0, x0, #0x310
  407a98:	bl	40e9ac <ferror@plt+0xc60c>
  407a9c:	tbnz	w0, #31, 407b18 <ferror@plt+0x5778>
  407aa0:	bl	40c378 <ferror@plt+0x9fd8>
  407aa4:	and	w0, w0, #0xff
  407aa8:	cbz	w0, 407b3c <ferror@plt+0x579c>
  407aac:	mov	w3, #0x0                   	// #0
  407ab0:	add	x2, sp, #0x5c
  407ab4:	adrp	x1, 408000 <ferror@plt+0x5c60>
  407ab8:	add	x1, x1, #0xb8
  407abc:	adrp	x0, 427000 <ferror@plt+0x24c60>
  407ac0:	add	x0, x0, #0x310
  407ac4:	bl	40ee78 <ferror@plt+0xcad8>
  407ac8:	tbnz	w0, #31, 407b70 <ferror@plt+0x57d0>
  407acc:	bl	40c304 <ferror@plt+0x9f64>
  407ad0:	adrp	x0, 427000 <ferror@plt+0x24c60>
  407ad4:	ldr	x0, [x0, #864]
  407ad8:	bl	4021e0 <fflush@plt>
  407adc:	mov	w0, #0x0                   	// #0
  407ae0:	ldp	x29, x30, [sp], #96
  407ae4:	ret
  407ae8:	mov	x0, x23
  407aec:	bl	40974c <ferror@plt+0x73ac>
  407af0:	ldp	x19, x20, [sp, #16]
  407af4:	ldp	x21, x22, [sp, #32]
  407af8:	ldp	x23, x24, [sp, #48]
  407afc:	ldr	x25, [sp, #64]
  407b00:	b	407ae0 <ferror@plt+0x5740>
  407b04:	ldp	x19, x20, [sp, #16]
  407b08:	ldp	x21, x22, [sp, #32]
  407b0c:	ldp	x23, x24, [sp, #48]
  407b10:	ldr	x25, [sp, #64]
  407b14:	b	407a5c <ferror@plt+0x56bc>
  407b18:	stp	x19, x20, [sp, #16]
  407b1c:	stp	x21, x22, [sp, #32]
  407b20:	stp	x23, x24, [sp, #48]
  407b24:	str	x25, [sp, #64]
  407b28:	adrp	x0, 410000 <ferror@plt+0xdc60>
  407b2c:	add	x0, x0, #0x920
  407b30:	bl	401e20 <perror@plt>
  407b34:	mov	w0, #0x1                   	// #1
  407b38:	bl	401e00 <exit@plt>
  407b3c:	adrp	x0, 411000 <ferror@plt+0xec60>
  407b40:	add	x0, x0, #0x610
  407b44:	bl	4022f0 <printf@plt>
  407b48:	ldr	w0, [sp, #92]
  407b4c:	cmp	w0, #0x1
  407b50:	b.eq	407b60 <ferror@plt+0x57c0>  // b.none
  407b54:	mov	w0, #0xa                   	// #10
  407b58:	bl	402330 <putchar@plt>
  407b5c:	b	407aac <ferror@plt+0x570c>
  407b60:	adrp	x0, 411000 <ferror@plt+0xec60>
  407b64:	add	x0, x0, #0x620
  407b68:	bl	4022f0 <printf@plt>
  407b6c:	b	407b54 <ferror@plt+0x57b4>
  407b70:	stp	x19, x20, [sp, #16]
  407b74:	stp	x21, x22, [sp, #32]
  407b78:	stp	x23, x24, [sp, #48]
  407b7c:	str	x25, [sp, #64]
  407b80:	adrp	x0, 427000 <ferror@plt+0x24c60>
  407b84:	ldr	x3, [x0, #856]
  407b88:	mov	x2, #0x11                  	// #17
  407b8c:	mov	x1, #0x1                   	// #1
  407b90:	adrp	x0, 411000 <ferror@plt+0xec60>
  407b94:	add	x0, x0, #0x630
  407b98:	bl	4021c0 <fwrite@plt>
  407b9c:	mov	w0, #0x1                   	// #1
  407ba0:	bl	401e00 <exit@plt>
  407ba4:	mov	w2, #0x2                   	// #2
  407ba8:	mov	w1, #0x0                   	// #0
  407bac:	adrp	x0, 427000 <ferror@plt+0x24c60>
  407bb0:	add	x0, x0, #0x310
  407bb4:	bl	40ebbc <ferror@plt+0xc81c>
  407bb8:	tbnz	w0, #31, 407c5c <ferror@plt+0x58bc>
  407bbc:	bl	40c378 <ferror@plt+0x9fd8>
  407bc0:	and	w0, w0, #0xff
  407bc4:	cbz	w0, 407c80 <ferror@plt+0x58e0>
  407bc8:	mov	w3, #0x0                   	// #0
  407bcc:	adrp	x0, 427000 <ferror@plt+0x24c60>
  407bd0:	ldr	x2, [x0, #864]
  407bd4:	adrp	x1, 407000 <ferror@plt+0x4c60>
  407bd8:	add	x1, x1, #0xed8
  407bdc:	adrp	x0, 427000 <ferror@plt+0x24c60>
  407be0:	add	x0, x0, #0x310
  407be4:	bl	40ee78 <ferror@plt+0xcad8>
  407be8:	tbnz	w0, #31, 407c98 <ferror@plt+0x58f8>
  407bec:	mov	w2, #0x4                   	// #4
  407bf0:	mov	w1, #0x0                   	// #0
  407bf4:	adrp	x0, 427000 <ferror@plt+0x24c60>
  407bf8:	add	x0, x0, #0x310
  407bfc:	bl	40ebbc <ferror@plt+0xc81c>
  407c00:	tbnz	w0, #31, 407ccc <ferror@plt+0x592c>
  407c04:	mov	w3, #0x0                   	// #0
  407c08:	adrp	x0, 427000 <ferror@plt+0x24c60>
  407c0c:	ldr	x2, [x0, #864]
  407c10:	adrp	x1, 407000 <ferror@plt+0x4c60>
  407c14:	add	x1, x1, #0xed8
  407c18:	adrp	x0, 427000 <ferror@plt+0x24c60>
  407c1c:	add	x0, x0, #0x310
  407c20:	bl	40ee78 <ferror@plt+0xcad8>
  407c24:	tbz	w0, #31, 407acc <ferror@plt+0x572c>
  407c28:	stp	x19, x20, [sp, #16]
  407c2c:	stp	x21, x22, [sp, #32]
  407c30:	stp	x23, x24, [sp, #48]
  407c34:	str	x25, [sp, #64]
  407c38:	adrp	x0, 427000 <ferror@plt+0x24c60>
  407c3c:	ldr	x3, [x0, #856]
  407c40:	mov	x2, #0x10                  	// #16
  407c44:	mov	x1, #0x1                   	// #1
  407c48:	adrp	x0, 410000 <ferror@plt+0xdc60>
  407c4c:	add	x0, x0, #0x940
  407c50:	bl	4021c0 <fwrite@plt>
  407c54:	mov	w0, #0x1                   	// #1
  407c58:	bl	401e00 <exit@plt>
  407c5c:	stp	x19, x20, [sp, #16]
  407c60:	stp	x21, x22, [sp, #32]
  407c64:	stp	x23, x24, [sp, #48]
  407c68:	str	x25, [sp, #64]
  407c6c:	adrp	x0, 410000 <ferror@plt+0xdc60>
  407c70:	add	x0, x0, #0x920
  407c74:	bl	401e20 <perror@plt>
  407c78:	mov	w0, #0x1                   	// #1
  407c7c:	bl	401e00 <exit@plt>
  407c80:	adrp	x1, 410000 <ferror@plt+0xdc60>
  407c84:	add	x1, x1, #0x498
  407c88:	adrp	x0, 411000 <ferror@plt+0xec60>
  407c8c:	add	x0, x0, #0x648
  407c90:	bl	4022f0 <printf@plt>
  407c94:	b	407bc8 <ferror@plt+0x5828>
  407c98:	stp	x19, x20, [sp, #16]
  407c9c:	stp	x21, x22, [sp, #32]
  407ca0:	stp	x23, x24, [sp, #48]
  407ca4:	str	x25, [sp, #64]
  407ca8:	adrp	x0, 427000 <ferror@plt+0x24c60>
  407cac:	ldr	x3, [x0, #856]
  407cb0:	mov	x2, #0x10                  	// #16
  407cb4:	mov	x1, #0x1                   	// #1
  407cb8:	adrp	x0, 410000 <ferror@plt+0xdc60>
  407cbc:	add	x0, x0, #0x940
  407cc0:	bl	4021c0 <fwrite@plt>
  407cc4:	mov	w0, #0x1                   	// #1
  407cc8:	bl	401e00 <exit@plt>
  407ccc:	stp	x19, x20, [sp, #16]
  407cd0:	stp	x21, x22, [sp, #32]
  407cd4:	stp	x23, x24, [sp, #48]
  407cd8:	str	x25, [sp, #64]
  407cdc:	adrp	x0, 411000 <ferror@plt+0xec60>
  407ce0:	add	x0, x0, #0x658
  407ce4:	bl	401e20 <perror@plt>
  407ce8:	mov	w0, #0x1                   	// #1
  407cec:	bl	401e00 <exit@plt>
  407cf0:	stp	x29, x30, [sp, #-112]!
  407cf4:	mov	x29, sp
  407cf8:	stp	x19, x20, [sp, #16]
  407cfc:	stp	x23, x24, [sp, #48]
  407d00:	mov	w23, w1
  407d04:	mov	x2, x0
  407d08:	ldrh	w3, [x2], #4
  407d0c:	sub	w3, w3, #0x4
  407d10:	mov	w1, #0x2                   	// #2
  407d14:	add	x0, sp, #0x58
  407d18:	bl	40fe6c <ferror@plt+0xdacc>
  407d1c:	ldr	x19, [sp, #96]
  407d20:	cbz	x19, 407eb8 <ferror@plt+0x5b18>
  407d24:	ldrh	w20, [x19], #4
  407d28:	sub	w20, w20, #0x4
  407d2c:	mov	w1, #0x0                   	// #0
  407d30:	cmp	w20, #0x3
  407d34:	b.le	407eb8 <ferror@plt+0x5b18>
  407d38:	stp	x21, x22, [sp, #32]
  407d3c:	stp	x25, x26, [sp, #64]
  407d40:	adrp	x21, 427000 <ferror@plt+0x24c60>
  407d44:	add	x21, x21, #0x3f4
  407d48:	mov	w24, #0x21                  	// #33
  407d4c:	adrp	x22, 411000 <ferror@plt+0xec60>
  407d50:	add	x22, x22, #0x680
  407d54:	b	407e50 <ferror@plt+0x5ab0>
  407d58:	ldrh	w0, [x19, #38]
  407d5c:	and	w0, w24, w0
  407d60:	cmp	w0, #0x1
  407d64:	b.eq	407e34 <ferror@plt+0x5a94>  // b.none
  407d68:	cbnz	w1, 407e88 <ferror@plt+0x5ae8>
  407d6c:	mov	w2, #0x0                   	// #0
  407d70:	adrp	x1, 411000 <ferror@plt+0xec60>
  407d74:	add	x1, x1, #0x678
  407d78:	mov	w0, w23
  407d7c:	bl	407144 <ferror@plt+0x4da4>
  407d80:	mov	x0, #0x0                   	// #0
  407d84:	bl	40c398 <ferror@plt+0x9ff8>
  407d88:	ldrh	w4, [x19, #36]
  407d8c:	mov	x3, x22
  407d90:	adrp	x2, 411000 <ferror@plt+0xec60>
  407d94:	add	x2, x2, #0x360
  407d98:	mov	w1, #0x6                   	// #6
  407d9c:	mov	w0, #0x4                   	// #4
  407da0:	bl	40c638 <ferror@plt+0xa298>
  407da4:	ldrh	w0, [x19, #38]
  407da8:	bl	407244 <ferror@plt+0x4ea4>
  407dac:	ldur	x4, [x19, #4]
  407db0:	adrp	x3, 411000 <ferror@plt+0xec60>
  407db4:	add	x3, x3, #0x688
  407db8:	adrp	x2, 411000 <ferror@plt+0xec60>
  407dbc:	add	x2, x2, #0x6b0
  407dc0:	mov	w1, #0x6                   	// #6
  407dc4:	mov	w0, #0x4                   	// #4
  407dc8:	bl	40c83c <ferror@plt+0xa49c>
  407dcc:	adrp	x26, 411000 <ferror@plt+0xec60>
  407dd0:	add	x26, x26, #0x6c0
  407dd4:	ldur	x4, [x19, #12]
  407dd8:	mov	x3, x26
  407ddc:	adrp	x2, 411000 <ferror@plt+0xec60>
  407de0:	add	x2, x2, #0x6d0
  407de4:	mov	w1, #0x6                   	// #6
  407de8:	mov	w0, #0x4                   	// #4
  407dec:	bl	40c83c <ferror@plt+0xa49c>
  407df0:	ldur	x4, [x19, #20]
  407df4:	adrp	x3, 411000 <ferror@plt+0xec60>
  407df8:	add	x3, x3, #0x6e0
  407dfc:	adrp	x2, 411000 <ferror@plt+0xec60>
  407e00:	add	x2, x2, #0x708
  407e04:	mov	w1, #0x6                   	// #6
  407e08:	mov	w0, #0x4                   	// #4
  407e0c:	bl	40c83c <ferror@plt+0xa49c>
  407e10:	ldur	x4, [x19, #28]
  407e14:	mov	x3, x26
  407e18:	adrp	x2, 411000 <ferror@plt+0xec60>
  407e1c:	add	x2, x2, #0x718
  407e20:	mov	w1, #0x6                   	// #6
  407e24:	mov	w0, #0x4                   	// #4
  407e28:	bl	40c83c <ferror@plt+0xa49c>
  407e2c:	bl	40c3d0 <ferror@plt+0xa030>
  407e30:	mov	w1, #0x1                   	// #1
  407e34:	ldrh	w0, [x19]
  407e38:	add	w0, w0, #0x3
  407e3c:	and	w0, w0, #0xfffffffc
  407e40:	sub	w20, w20, w0
  407e44:	add	x19, x19, w0, uxtw
  407e48:	cmp	w20, #0x3
  407e4c:	b.le	407eac <ferror@plt+0x5b0c>
  407e50:	ldrh	w0, [x19]
  407e54:	cmp	w0, #0x3
  407e58:	b.ls	407eac <ferror@plt+0x5b0c>  // b.plast
  407e5c:	cmp	w0, w20
  407e60:	b.gt	407eac <ferror@plt+0x5b0c>
  407e64:	ldrh	w0, [x19, #2]
  407e68:	cmp	w0, #0x1
  407e6c:	b.ne	407e34 <ferror@plt+0x5a94>  // b.any
  407e70:	ldr	w0, [x21]
  407e74:	cbz	w0, 407d58 <ferror@plt+0x59b8>
  407e78:	ldrh	w2, [x19, #36]
  407e7c:	cmp	w0, w2
  407e80:	b.eq	407d58 <ferror@plt+0x59b8>  // b.none
  407e84:	b	407e34 <ferror@plt+0x5a94>
  407e88:	adrp	x4, 411000 <ferror@plt+0xec60>
  407e8c:	add	x4, x4, #0xa78
  407e90:	adrp	x3, 411000 <ferror@plt+0xec60>
  407e94:	add	x3, x3, #0x678
  407e98:	mov	x2, #0x0                   	// #0
  407e9c:	mov	w1, #0x6                   	// #6
  407ea0:	mov	w0, #0x1                   	// #1
  407ea4:	bl	40c988 <ferror@plt+0xa5e8>
  407ea8:	b	407d80 <ferror@plt+0x59e0>
  407eac:	cbnz	w1, 407ec8 <ferror@plt+0x5b28>
  407eb0:	ldp	x21, x22, [sp, #32]
  407eb4:	ldp	x25, x26, [sp, #64]
  407eb8:	ldp	x19, x20, [sp, #16]
  407ebc:	ldp	x23, x24, [sp, #48]
  407ec0:	ldp	x29, x30, [sp], #112
  407ec4:	ret
  407ec8:	bl	4072d4 <ferror@plt+0x4f34>
  407ecc:	ldp	x21, x22, [sp, #32]
  407ed0:	ldp	x25, x26, [sp, #64]
  407ed4:	b	407eb8 <ferror@plt+0x5b18>
  407ed8:	stp	x29, x30, [sp, #-80]!
  407edc:	mov	x29, sp
  407ee0:	ldr	w3, [x0]
  407ee4:	subs	w3, w3, #0x1c
  407ee8:	b.mi	407f5c <ferror@plt+0x5bbc>  // b.first
  407eec:	stp	x19, x20, [sp, #16]
  407ef0:	mov	x19, x0
  407ef4:	mov	x20, x1
  407ef8:	adrp	x0, 427000 <ferror@plt+0x24c60>
  407efc:	ldr	w1, [x0, #1016]
  407f00:	cbz	w1, 407f14 <ferror@plt+0x5b74>
  407f04:	ldr	w2, [x19, #20]
  407f08:	mov	w0, #0x0                   	// #0
  407f0c:	cmp	w1, w2
  407f10:	b.ne	407f7c <ferror@plt+0x5bdc>  // b.any
  407f14:	add	x2, x19, #0x1c
  407f18:	mov	w1, #0x5                   	// #5
  407f1c:	add	x0, sp, #0x20
  407f20:	bl	40fe6c <ferror@plt+0xdacc>
  407f24:	ldr	x0, [sp, #48]
  407f28:	cbz	x0, 407f34 <ferror@plt+0x5b94>
  407f2c:	ldr	w1, [x19, #20]
  407f30:	bl	407cf0 <ferror@plt+0x5950>
  407f34:	ldr	x0, [sp, #56]
  407f38:	cbz	x0, 407f44 <ferror@plt+0x5ba4>
  407f3c:	ldr	w1, [x19, #20]
  407f40:	bl	407cf0 <ferror@plt+0x5950>
  407f44:	mov	x0, x20
  407f48:	bl	4021e0 <fflush@plt>
  407f4c:	mov	w0, #0x0                   	// #0
  407f50:	ldp	x19, x20, [sp, #16]
  407f54:	ldp	x29, x30, [sp], #80
  407f58:	ret
  407f5c:	mov	w2, w3
  407f60:	adrp	x1, 410000 <ferror@plt+0xdc60>
  407f64:	add	x1, x1, #0x410
  407f68:	adrp	x0, 427000 <ferror@plt+0x24c60>
  407f6c:	ldr	x0, [x0, #856]
  407f70:	bl	402370 <fprintf@plt>
  407f74:	mov	w0, #0xffffffff            	// #-1
  407f78:	b	407f54 <ferror@plt+0x5bb4>
  407f7c:	ldp	x19, x20, [sp, #16]
  407f80:	b	407f54 <ferror@plt+0x5bb4>
  407f84:	stp	x29, x30, [sp, #-64]!
  407f88:	mov	x29, sp
  407f8c:	stp	x19, x20, [sp, #16]
  407f90:	mov	w3, w1
  407f94:	mov	x19, x0
  407f98:	ldrh	w20, [x19], #4
  407f9c:	sub	w20, w20, #0x4
  407fa0:	mov	w2, #0x0                   	// #0
  407fa4:	adrp	x1, 410000 <ferror@plt+0xdc60>
  407fa8:	add	x1, x1, #0xab8
  407fac:	mov	w0, w3
  407fb0:	bl	407144 <ferror@plt+0x4da4>
  407fb4:	cmp	w20, #0x3
  407fb8:	b.le	4080a8 <ferror@plt+0x5d08>
  407fbc:	stp	x21, x22, [sp, #32]
  407fc0:	stp	x23, x24, [sp, #48]
  407fc4:	mov	w21, #0x0                   	// #0
  407fc8:	adrp	x23, 410000 <ferror@plt+0xdc60>
  407fcc:	add	x23, x23, #0x340
  407fd0:	adrp	x24, 427000 <ferror@plt+0x24c60>
  407fd4:	adrp	x22, 410000 <ferror@plt+0xdc60>
  407fd8:	add	x22, x22, #0xab8
  407fdc:	b	407ffc <ferror@plt+0x5c5c>
  407fe0:	ldrh	w0, [x19]
  407fe4:	add	w0, w0, #0x3
  407fe8:	and	w0, w0, #0xfffffffc
  407fec:	sub	w20, w20, w0
  407ff0:	add	x19, x19, w0, uxtw
  407ff4:	cmp	w20, #0x3
  407ff8:	b.le	408094 <ferror@plt+0x5cf4>
  407ffc:	ldrh	w0, [x19]
  408000:	cmp	w0, #0x3
  408004:	b.ls	4080a0 <ferror@plt+0x5d00>  // b.plast
  408008:	cmp	w0, w20
  40800c:	b.gt	40807c <ferror@plt+0x5cdc>
  408010:	ldrh	w0, [x19, #2]
  408014:	cmp	w0, #0x2
  408018:	b.ne	407fe0 <ferror@plt+0x5c40>  // b.any
  40801c:	ldrh	w1, [x19, #4]
  408020:	tbnz	w1, #4, 408028 <ferror@plt+0x5c88>
  408024:	ldrh	w21, [x19, #6]
  408028:	ldrh	w0, [x19, #6]
  40802c:	bl	407100 <ferror@plt+0x4d60>
  408030:	cmn	w0, #0x1
  408034:	b.eq	408088 <ferror@plt+0x5ce8>  // b.none
  408038:	cbz	w0, 407fe0 <ferror@plt+0x5c40>
  40803c:	mov	x0, #0x0                   	// #0
  408040:	bl	40c398 <ferror@plt+0x9ff8>
  408044:	ldrh	w2, [x19, #6]
  408048:	mov	w1, w21
  40804c:	mov	x0, x23
  408050:	bl	4071bc <ferror@plt+0x4e1c>
  408054:	ldrh	w0, [x19, #4]
  408058:	bl	407244 <ferror@plt+0x4ea4>
  40805c:	bl	40c3d0 <ferror@plt+0xa030>
  408060:	ldr	x4, [x24, #840]
  408064:	mov	x3, x22
  408068:	mov	x2, #0x0                   	// #0
  40806c:	mov	w1, #0x6                   	// #6
  408070:	mov	w0, #0x1                   	// #1
  408074:	bl	40c988 <ferror@plt+0xa5e8>
  408078:	b	407fe0 <ferror@plt+0x5c40>
  40807c:	ldp	x21, x22, [sp, #32]
  408080:	ldp	x23, x24, [sp, #48]
  408084:	b	4080a8 <ferror@plt+0x5d08>
  408088:	ldp	x21, x22, [sp, #32]
  40808c:	ldp	x23, x24, [sp, #48]
  408090:	b	4080a8 <ferror@plt+0x5d08>
  408094:	ldp	x21, x22, [sp, #32]
  408098:	ldp	x23, x24, [sp, #48]
  40809c:	b	4080a8 <ferror@plt+0x5d08>
  4080a0:	ldp	x21, x22, [sp, #32]
  4080a4:	ldp	x23, x24, [sp, #48]
  4080a8:	bl	4072d4 <ferror@plt+0x4f34>
  4080ac:	ldp	x19, x20, [sp, #16]
  4080b0:	ldp	x29, x30, [sp], #64
  4080b4:	ret
  4080b8:	sub	sp, sp, #0x220
  4080bc:	stp	x29, x30, [sp]
  4080c0:	mov	x29, sp
  4080c4:	stp	x19, x20, [sp, #16]
  4080c8:	mov	x19, x0
  4080cc:	ldr	w2, [x0]
  4080d0:	ldrh	w3, [x0, #4]
  4080d4:	cmp	w3, #0x10
  4080d8:	b.ne	408170 <ferror@plt+0x5dd0>  // b.any
  4080dc:	mov	x20, x1
  4080e0:	subs	w3, w2, #0x20
  4080e4:	b.mi	40819c <ferror@plt+0x5dfc>  // b.first
  4080e8:	ldrb	w1, [x0, #16]
  4080ec:	mov	w0, #0x0                   	// #0
  4080f0:	cmp	w1, #0x7
  4080f4:	b.ne	40818c <ferror@plt+0x5dec>  // b.any
  4080f8:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4080fc:	ldr	w1, [x0, #1016]
  408100:	cbz	w1, 408114 <ferror@plt+0x5d74>
  408104:	ldr	w2, [x19, #20]
  408108:	mov	w0, #0x0                   	// #0
  40810c:	cmp	w1, w2
  408110:	b.ne	40818c <ferror@plt+0x5dec>  // b.any
  408114:	add	x2, x19, #0x20
  408118:	mov	w1, #0x35                  	// #53
  40811c:	add	x0, sp, #0x70
  408120:	bl	40fe6c <ferror@plt+0xdacc>
  408124:	ldr	x0, [sp, #320]
  408128:	cbz	x0, 4081bc <ferror@plt+0x5e1c>
  40812c:	ldr	w1, [x20]
  408130:	cbz	w1, 40822c <ferror@plt+0x5e8c>
  408134:	cmp	w1, #0x1
  408138:	b.eq	408238 <ferror@plt+0x5e98>  // b.none
  40813c:	adrp	x0, 427000 <ferror@plt+0x24c60>
  408140:	ldr	x4, [x0, #840]
  408144:	adrp	x3, 410000 <ferror@plt+0xdc60>
  408148:	add	x3, x3, #0xab8
  40814c:	mov	x2, #0x0                   	// #0
  408150:	mov	w1, #0x6                   	// #6
  408154:	mov	w0, #0x1                   	// #1
  408158:	bl	40c988 <ferror@plt+0xa5e8>
  40815c:	adrp	x0, 427000 <ferror@plt+0x24c60>
  408160:	ldr	x0, [x0, #864]
  408164:	bl	4021e0 <fflush@plt>
  408168:	mov	w0, #0x0                   	// #0
  40816c:	b	40818c <ferror@plt+0x5dec>
  408170:	ldrh	w4, [x0, #6]
  408174:	adrp	x1, 411000 <ferror@plt+0xec60>
  408178:	add	x1, x1, #0x728
  40817c:	adrp	x0, 427000 <ferror@plt+0x24c60>
  408180:	ldr	x0, [x0, #856]
  408184:	bl	402370 <fprintf@plt>
  408188:	mov	w0, #0x0                   	// #0
  40818c:	ldp	x19, x20, [sp, #16]
  408190:	ldp	x29, x30, [sp]
  408194:	add	sp, sp, #0x220
  408198:	ret
  40819c:	mov	w2, w3
  4081a0:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4081a4:	add	x1, x1, #0x410
  4081a8:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4081ac:	ldr	x0, [x0, #856]
  4081b0:	bl	402370 <fprintf@plt>
  4081b4:	mov	w0, #0xffffffff            	// #-1
  4081b8:	b	40818c <ferror@plt+0x5dec>
  4081bc:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4081c0:	ldr	w1, [x0, #1012]
  4081c4:	mov	w0, #0x0                   	// #0
  4081c8:	cbnz	w1, 40818c <ferror@plt+0x5dec>
  4081cc:	bl	40c378 <ferror@plt+0x9fd8>
  4081d0:	and	w1, w0, #0xff
  4081d4:	mov	w0, #0x0                   	// #0
  4081d8:	cbnz	w1, 40818c <ferror@plt+0x5dec>
  4081dc:	stp	x21, x22, [sp, #32]
  4081e0:	adrp	x20, 427000 <ferror@plt+0x24c60>
  4081e4:	ldr	x21, [x20, #864]
  4081e8:	ldr	w0, [x19, #20]
  4081ec:	bl	40b878 <ferror@plt+0x94d8>
  4081f0:	mov	x3, x0
  4081f4:	adrp	x2, 410000 <ferror@plt+0xdc60>
  4081f8:	add	x2, x2, #0xab8
  4081fc:	mov	w1, #0x0                   	// #0
  408200:	mov	x0, x21
  408204:	bl	40ced8 <ferror@plt+0xab38>
  408208:	ldr	x3, [x20, #864]
  40820c:	mov	x2, #0x6                   	// #6
  408210:	mov	x1, #0x1                   	// #1
  408214:	adrp	x0, 411000 <ferror@plt+0xec60>
  408218:	add	x0, x0, #0x750
  40821c:	bl	4021c0 <fwrite@plt>
  408220:	mov	w0, #0x0                   	// #0
  408224:	ldp	x21, x22, [sp, #32]
  408228:	b	40818c <ferror@plt+0x5dec>
  40822c:	ldr	w1, [x19, #20]
  408230:	bl	407f84 <ferror@plt+0x5be4>
  408234:	b	40813c <ferror@plt+0x5d9c>
  408238:	stp	x21, x22, [sp, #32]
  40823c:	mov	x20, x0
  408240:	ldrh	w21, [x20], #4
  408244:	sub	w21, w21, #0x4
  408248:	mov	w2, #0x1                   	// #1
  40824c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  408250:	add	x1, x1, #0xab8
  408254:	ldr	w0, [x19, #20]
  408258:	bl	407144 <ferror@plt+0x4da4>
  40825c:	mov	w19, #0x0                   	// #0
  408260:	mov	w22, #0x0                   	// #0
  408264:	cmp	w21, #0x3
  408268:	b.le	4083b0 <ferror@plt+0x6010>
  40826c:	stp	x23, x24, [sp, #48]
  408270:	stp	x25, x26, [sp, #64]
  408274:	adrp	x24, 410000 <ferror@plt+0xdc60>
  408278:	add	x24, x24, #0x340
  40827c:	adrp	x23, 411000 <ferror@plt+0xec60>
  408280:	add	x23, x23, #0x758
  408284:	b	4082b4 <ferror@plt+0x5f14>
  408288:	mov	w19, w26
  40828c:	mov	w22, w25
  408290:	mov	w1, #0x0                   	// #0
  408294:	b	408320 <ferror@plt+0x5f80>
  408298:	ldrh	w1, [x20]
  40829c:	add	w1, w1, #0x3
  4082a0:	and	w1, w1, #0xfffffffc
  4082a4:	sub	w21, w21, w1
  4082a8:	add	x20, x20, w1, uxtw
  4082ac:	cmp	w21, #0x3
  4082b0:	b.le	40839c <ferror@plt+0x5ffc>
  4082b4:	ldrh	w3, [x20]
  4082b8:	cmp	w3, #0x3
  4082bc:	b.ls	4083a8 <ferror@plt+0x6008>  // b.plast
  4082c0:	cmp	w3, w21
  4082c4:	b.gt	408384 <ferror@plt+0x5fe4>
  4082c8:	ldrh	w0, [x20, #2]
  4082cc:	cmp	w0, #0x3
  4082d0:	b.ne	408298 <ferror@plt+0x5ef8>  // b.any
  4082d4:	sub	w3, w3, #0x4
  4082d8:	add	x2, x20, #0x4
  4082dc:	mov	w1, #0x3                   	// #3
  4082e0:	add	x0, sp, #0x50
  4082e4:	bl	40fe6c <ferror@plt+0xdacc>
  4082e8:	ldr	x0, [sp, #96]
  4082ec:	cbz	x0, 408298 <ferror@plt+0x5ef8>
  4082f0:	ldrh	w25, [x0, #4]
  4082f4:	ldr	x0, [sp, #88]
  4082f8:	mov	w26, #0x0                   	// #0
  4082fc:	cbz	x0, 408304 <ferror@plt+0x5f64>
  408300:	ldr	w26, [x0, #4]
  408304:	ldr	x0, [sp, #104]
  408308:	cbz	x0, 408288 <ferror@plt+0x5ee8>
  40830c:	ldrh	w1, [x0, #4]
  408310:	ands	w0, w1, #0x10
  408314:	csel	w19, w19, w26, ne  // ne = any
  408318:	cmp	w0, #0x0
  40831c:	csel	w22, w22, w25, ne  // ne = any
  408320:	mov	w0, w25
  408324:	bl	407100 <ferror@plt+0x4d60>
  408328:	cmn	w0, #0x1
  40832c:	b.eq	408390 <ferror@plt+0x5ff0>  // b.none
  408330:	cbz	w0, 408298 <ferror@plt+0x5ef8>
  408334:	mov	x0, #0x0                   	// #0
  408338:	bl	40c398 <ferror@plt+0x9ff8>
  40833c:	mov	w2, w25
  408340:	mov	w1, w22
  408344:	mov	x0, x24
  408348:	bl	4071bc <ferror@plt+0x4e1c>
  40834c:	mov	w2, w26
  408350:	mov	w1, w19
  408354:	mov	x0, x23
  408358:	bl	4071bc <ferror@plt+0x4e1c>
  40835c:	bl	40c3d0 <ferror@plt+0xa030>
  408360:	adrp	x0, 427000 <ferror@plt+0x24c60>
  408364:	ldr	x4, [x0, #840]
  408368:	adrp	x3, 410000 <ferror@plt+0xdc60>
  40836c:	add	x3, x3, #0xab8
  408370:	mov	x2, #0x0                   	// #0
  408374:	mov	w1, #0x6                   	// #6
  408378:	mov	w0, #0x1                   	// #1
  40837c:	bl	40c988 <ferror@plt+0xa5e8>
  408380:	b	408298 <ferror@plt+0x5ef8>
  408384:	ldp	x23, x24, [sp, #48]
  408388:	ldp	x25, x26, [sp, #64]
  40838c:	b	4083b0 <ferror@plt+0x6010>
  408390:	ldp	x23, x24, [sp, #48]
  408394:	ldp	x25, x26, [sp, #64]
  408398:	b	4083b0 <ferror@plt+0x6010>
  40839c:	ldp	x23, x24, [sp, #48]
  4083a0:	ldp	x25, x26, [sp, #64]
  4083a4:	b	4083b0 <ferror@plt+0x6010>
  4083a8:	ldp	x23, x24, [sp, #48]
  4083ac:	ldp	x25, x26, [sp, #64]
  4083b0:	bl	4072d4 <ferror@plt+0x4f34>
  4083b4:	ldp	x21, x22, [sp, #32]
  4083b8:	b	40813c <ferror@plt+0x5d9c>
  4083bc:	stp	x29, x30, [sp, #-32]!
  4083c0:	mov	x29, sp
  4083c4:	stp	x19, x20, [sp, #16]
  4083c8:	mov	w20, w0
  4083cc:	mov	x19, x1
  4083d0:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4083d4:	add	x0, x0, #0x310
  4083d8:	bl	40ba78 <ferror@plt+0x96d8>
  4083dc:	cmp	w20, #0x0
  4083e0:	b.le	408508 <ferror@plt+0x6168>
  4083e4:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4083e8:	add	x1, x1, #0x958
  4083ec:	ldr	x0, [x19]
  4083f0:	bl	409878 <ferror@plt+0x74d8>
  4083f4:	and	w1, w0, #0xff
  4083f8:	cbz	w1, 408460 <ferror@plt+0x60c0>
  4083fc:	adrp	x1, 410000 <ferror@plt+0xdc60>
  408400:	add	x1, x1, #0x970
  408404:	ldr	x0, [x19]
  408408:	bl	409878 <ferror@plt+0x74d8>
  40840c:	and	w0, w0, #0xff
  408410:	cbz	w0, 408474 <ferror@plt+0x60d4>
  408414:	adrp	x1, 410000 <ferror@plt+0xdc60>
  408418:	add	x1, x1, #0x980
  40841c:	ldr	x0, [x19]
  408420:	bl	409878 <ferror@plt+0x74d8>
  408424:	and	w0, w0, #0xff
  408428:	cbz	w0, 408444 <ferror@plt+0x60a4>
  40842c:	adrp	x1, 410000 <ferror@plt+0xdc60>
  408430:	add	x1, x1, #0x988
  408434:	ldr	x0, [x19]
  408438:	bl	409878 <ferror@plt+0x74d8>
  40843c:	and	w0, w0, #0xff
  408440:	cbnz	w0, 408488 <ferror@plt+0x60e8>
  408444:	mov	w2, #0x0                   	// #0
  408448:	add	x1, x19, #0x8
  40844c:	sub	w0, w20, #0x1
  408450:	bl	40793c <ferror@plt+0x559c>
  408454:	ldp	x19, x20, [sp, #16]
  408458:	ldp	x29, x30, [sp], #32
  40845c:	ret
  408460:	add	x2, x19, #0x8
  408464:	sub	w1, w20, #0x1
  408468:	mov	w0, #0x13                  	// #19
  40846c:	bl	407388 <ferror@plt+0x4fe8>
  408470:	b	408454 <ferror@plt+0x60b4>
  408474:	add	x2, x19, #0x8
  408478:	sub	w1, w20, #0x1
  40847c:	mov	w0, #0x11                  	// #17
  408480:	bl	407388 <ferror@plt+0x4fe8>
  408484:	b	408454 <ferror@plt+0x60b4>
  408488:	adrp	x1, 410000 <ferror@plt+0xdc60>
  40848c:	add	x1, x1, #0x990
  408490:	ldr	x0, [x19]
  408494:	bl	409878 <ferror@plt+0x74d8>
  408498:	and	w0, w0, #0xff
  40849c:	cbz	w0, 408444 <ferror@plt+0x60a4>
  4084a0:	adrp	x1, 411000 <ferror@plt+0xec60>
  4084a4:	add	x1, x1, #0x760
  4084a8:	ldr	x0, [x19]
  4084ac:	bl	409878 <ferror@plt+0x74d8>
  4084b0:	and	w0, w0, #0xff
  4084b4:	cbz	w0, 4084f4 <ferror@plt+0x6154>
  4084b8:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4084bc:	add	x1, x1, #0x298
  4084c0:	ldr	x0, [x19]
  4084c4:	bl	409878 <ferror@plt+0x74d8>
  4084c8:	and	w0, w0, #0xff
  4084cc:	cbnz	w0, 40851c <ferror@plt+0x617c>
  4084d0:	adrp	x0, 427000 <ferror@plt+0x24c60>
  4084d4:	ldr	x3, [x0, #856]
  4084d8:	mov	x2, #0x15c                 	// #348
  4084dc:	mov	x1, #0x1                   	// #1
  4084e0:	adrp	x0, 411000 <ferror@plt+0xec60>
  4084e4:	add	x0, x0, #0x770
  4084e8:	bl	4021c0 <fwrite@plt>
  4084ec:	mov	w0, #0xffffffff            	// #-1
  4084f0:	bl	401e00 <exit@plt>
  4084f4:	mov	w2, #0x1                   	// #1
  4084f8:	add	x1, x19, #0x8
  4084fc:	sub	w0, w20, #0x1
  408500:	bl	40793c <ferror@plt+0x559c>
  408504:	b	408454 <ferror@plt+0x60b4>
  408508:	mov	w2, #0x0                   	// #0
  40850c:	mov	x1, #0x0                   	// #0
  408510:	mov	w0, #0x0                   	// #0
  408514:	bl	40793c <ferror@plt+0x559c>
  408518:	b	408454 <ferror@plt+0x60b4>
  40851c:	ldr	x2, [x19]
  408520:	adrp	x1, 411000 <ferror@plt+0xec60>
  408524:	add	x1, x1, #0x8d0
  408528:	adrp	x0, 427000 <ferror@plt+0x24c60>
  40852c:	ldr	x0, [x0, #856]
  408530:	bl	402370 <fprintf@plt>
  408534:	mov	w0, #0xffffffff            	// #-1
  408538:	bl	401e00 <exit@plt>
  40853c:	ldrh	w1, [x0, #6]
  408540:	cmp	w1, #0x2
  408544:	b.eq	408554 <ferror@plt+0x61b4>  // b.none
  408548:	cmp	w1, #0xa
  40854c:	b.eq	4085a4 <ferror@plt+0x6204>  // b.none
  408550:	ret
  408554:	ldr	w1, [x0, #8]
  408558:	cbnz	w1, 40856c <ferror@plt+0x61cc>
  40855c:	ldrh	w1, [x0]
  408560:	orr	w1, w1, #0x6
  408564:	strh	w1, [x0]
  408568:	b	408550 <ferror@plt+0x61b0>
  40856c:	rev	w1, w1
  408570:	and	w1, w1, #0xf0000000
  408574:	mov	w2, #0xe0000000            	// #-536870912
  408578:	cmp	w1, w2
  40857c:	b.eq	408590 <ferror@plt+0x61f0>  // b.none
  408580:	ldrh	w1, [x0]
  408584:	orr	w1, w1, #0x2
  408588:	strh	w1, [x0]
  40858c:	b	408550 <ferror@plt+0x61b0>
  408590:	ldrh	w1, [x0]
  408594:	mov	w2, #0xa                   	// #10
  408598:	orr	w1, w1, w2
  40859c:	strh	w1, [x0]
  4085a0:	b	408550 <ferror@plt+0x61b0>
  4085a4:	ldr	w1, [x0, #8]
  4085a8:	cbnz	w1, 4085d4 <ferror@plt+0x6234>
  4085ac:	ldr	w1, [x0, #12]
  4085b0:	cbnz	w1, 4085d4 <ferror@plt+0x6234>
  4085b4:	ldr	w1, [x0, #16]
  4085b8:	cbnz	w1, 4085d4 <ferror@plt+0x6234>
  4085bc:	ldr	w1, [x0, #20]
  4085c0:	cbnz	w1, 4085d4 <ferror@plt+0x6234>
  4085c4:	ldrh	w1, [x0]
  4085c8:	orr	w1, w1, #0x6
  4085cc:	strh	w1, [x0]
  4085d0:	b	408550 <ferror@plt+0x61b0>
  4085d4:	ldrb	w1, [x0, #8]
  4085d8:	cmp	w1, #0xff
  4085dc:	b.eq	4085f0 <ferror@plt+0x6250>  // b.none
  4085e0:	ldrh	w1, [x0]
  4085e4:	orr	w1, w1, #0x2
  4085e8:	strh	w1, [x0]
  4085ec:	b	408550 <ferror@plt+0x61b0>
  4085f0:	ldrh	w1, [x0]
  4085f4:	mov	w2, #0xa                   	// #10
  4085f8:	orr	w1, w1, w2
  4085fc:	strh	w1, [x0]
  408600:	b	408550 <ferror@plt+0x61b0>
  408604:	stp	x29, x30, [sp, #-32]!
  408608:	mov	x29, sp
  40860c:	stp	x19, x20, [sp, #16]
  408610:	mov	x20, x0
  408614:	ldrb	w19, [x0]
  408618:	cbz	w19, 408648 <ferror@plt+0x62a8>
  40861c:	cmp	w19, #0x2f
  408620:	b.eq	408650 <ferror@plt+0x62b0>  // b.none
  408624:	bl	4020f0 <__ctype_b_loc@plt>
  408628:	and	x19, x19, #0xff
  40862c:	ldr	x0, [x0]
  408630:	ldrh	w0, [x0, x19, lsl #1]
  408634:	tbnz	w0, #13, 408660 <ferror@plt+0x62c0>
  408638:	ldrb	w19, [x20, #1]!
  40863c:	cbnz	w19, 40861c <ferror@plt+0x627c>
  408640:	mov	w0, #0x0                   	// #0
  408644:	b	408654 <ferror@plt+0x62b4>
  408648:	mov	w0, #0xffffffff            	// #-1
  40864c:	b	408654 <ferror@plt+0x62b4>
  408650:	mov	w0, #0xffffffff            	// #-1
  408654:	ldp	x19, x20, [sp, #16]
  408658:	ldp	x29, x30, [sp], #32
  40865c:	ret
  408660:	mov	w0, #0xffffffff            	// #-1
  408664:	b	408654 <ferror@plt+0x62b4>
  408668:	stp	x29, x30, [sp, #-272]!
  40866c:	mov	x29, sp
  408670:	stp	x19, x20, [sp, #16]
  408674:	str	x21, [sp, #32]
  408678:	mov	x20, x1
  40867c:	mov	x21, x2
  408680:	mov	x4, x1
  408684:	mov	x3, x0
  408688:	adrp	x2, 411000 <ferror@plt+0xec60>
  40868c:	add	x2, x2, #0x908
  408690:	mov	x1, #0x80                  	// #128
  408694:	add	x0, sp, #0x90
  408698:	bl	401f00 <snprintf@plt>
  40869c:	sub	w0, w0, #0x1
  4086a0:	cmp	w0, #0x7e
  4086a4:	b.hi	408754 <ferror@plt+0x63b4>  // b.pmore
  4086a8:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4086ac:	add	x1, x1, #0x198
  4086b0:	add	x0, sp, #0x90
  4086b4:	bl	402200 <fopen64@plt>
  4086b8:	mov	x19, x0
  4086bc:	cbz	x0, 40877c <ferror@plt+0x63dc>
  4086c0:	mov	x2, x0
  4086c4:	mov	w1, #0x50                  	// #80
  4086c8:	add	x0, sp, #0x40
  4086cc:	bl	402380 <fgets@plt>
  4086d0:	cbz	x0, 4087b4 <ferror@plt+0x6414>
  4086d4:	mov	w1, #0xa                   	// #10
  4086d8:	add	x0, sp, #0x40
  4086dc:	bl	4021a0 <strchr@plt>
  4086e0:	cbz	x0, 4086e8 <ferror@plt+0x6348>
  4086e4:	strb	wzr, [x0]
  4086e8:	mov	x0, x19
  4086ec:	bl	401f40 <fclose@plt>
  4086f0:	add	x19, sp, #0x40
  4086f4:	mov	w2, #0x0                   	// #0
  4086f8:	add	x1, sp, #0x38
  4086fc:	mov	x0, x19
  408700:	bl	402100 <strtol@plt>
  408704:	mov	x20, x0
  408708:	ldr	x0, [sp, #56]
  40870c:	ldrb	w1, [x0]
  408710:	cmp	w1, #0x0
  408714:	ccmp	x19, x0, #0x4, eq  // eq = none
  408718:	b.eq	4087e0 <ferror@plt+0x6440>  // b.none
  40871c:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  408720:	add	x0, x20, x0
  408724:	cmn	x0, #0x3
  408728:	b.ls	40873c <ferror@plt+0x639c>  // b.plast
  40872c:	bl	402310 <__errno_location@plt>
  408730:	ldr	w0, [x0]
  408734:	cmp	w0, #0x22
  408738:	b.eq	408824 <ferror@plt+0x6484>  // b.none
  40873c:	str	x20, [x21]
  408740:	mov	w0, #0x0                   	// #0
  408744:	ldp	x19, x20, [sp, #16]
  408748:	ldr	x21, [sp, #32]
  40874c:	ldp	x29, x30, [sp], #272
  408750:	ret
  408754:	adrp	x0, 426000 <ferror@plt+0x23c60>
  408758:	ldr	x0, [x0, #3992]
  40875c:	ldr	x3, [x0]
  408760:	mov	x2, #0x26                  	// #38
  408764:	mov	x1, #0x1                   	// #1
  408768:	adrp	x0, 411000 <ferror@plt+0xec60>
  40876c:	add	x0, x0, #0x920
  408770:	bl	4021c0 <fwrite@plt>
  408774:	mov	w0, #0xffffffff            	// #-1
  408778:	b	408744 <ferror@plt+0x63a4>
  40877c:	adrp	x0, 426000 <ferror@plt+0x23c60>
  408780:	ldr	x0, [x0, #3992]
  408784:	ldr	x19, [x0]
  408788:	bl	402310 <__errno_location@plt>
  40878c:	ldr	w0, [x0]
  408790:	bl	402050 <strerror@plt>
  408794:	mov	x3, x0
  408798:	add	x2, sp, #0x90
  40879c:	adrp	x1, 411000 <ferror@plt+0xec60>
  4087a0:	add	x1, x1, #0x948
  4087a4:	mov	x0, x19
  4087a8:	bl	402370 <fprintf@plt>
  4087ac:	mov	w0, #0xffffffff            	// #-1
  4087b0:	b	408744 <ferror@plt+0x63a4>
  4087b4:	add	x3, sp, #0x90
  4087b8:	mov	x2, x20
  4087bc:	adrp	x1, 411000 <ferror@plt+0xec60>
  4087c0:	add	x1, x1, #0x958
  4087c4:	adrp	x0, 426000 <ferror@plt+0x23c60>
  4087c8:	ldr	x0, [x0, #3992]
  4087cc:	ldr	x0, [x0]
  4087d0:	bl	402370 <fprintf@plt>
  4087d4:	mov	x0, x19
  4087d8:	bl	401f40 <fclose@plt>
  4087dc:	b	408800 <ferror@plt+0x6460>
  4087e0:	add	x3, sp, #0x90
  4087e4:	add	x2, sp, #0x40
  4087e8:	adrp	x1, 411000 <ferror@plt+0xec60>
  4087ec:	add	x1, x1, #0x988
  4087f0:	adrp	x0, 426000 <ferror@plt+0x23c60>
  4087f4:	ldr	x0, [x0, #3992]
  4087f8:	ldr	x0, [x0]
  4087fc:	bl	402370 <fprintf@plt>
  408800:	add	x2, sp, #0x90
  408804:	adrp	x1, 411000 <ferror@plt+0xec60>
  408808:	add	x1, x1, #0x9c0
  40880c:	adrp	x0, 426000 <ferror@plt+0x23c60>
  408810:	ldr	x0, [x0, #3992]
  408814:	ldr	x0, [x0]
  408818:	bl	402370 <fprintf@plt>
  40881c:	mov	w0, #0xffffffff            	// #-1
  408820:	b	408744 <ferror@plt+0x63a4>
  408824:	adrp	x0, 426000 <ferror@plt+0x23c60>
  408828:	ldr	x0, [x0, #3992]
  40882c:	ldr	x19, [x0]
  408830:	mov	w0, #0x22                  	// #34
  408834:	bl	402050 <strerror@plt>
  408838:	mov	x3, x0
  40883c:	add	x2, sp, #0x90
  408840:	adrp	x1, 411000 <ferror@plt+0xec60>
  408844:	add	x1, x1, #0x9b0
  408848:	mov	x0, x19
  40884c:	bl	402370 <fprintf@plt>
  408850:	b	408800 <ferror@plt+0x6460>
  408854:	and	w0, w0, #0xff
  408858:	sub	w1, w0, #0x41
  40885c:	and	w1, w1, #0xff
  408860:	cmp	w1, #0x5
  408864:	b.ls	408890 <ferror@plt+0x64f0>  // b.plast
  408868:	sub	w1, w0, #0x61
  40886c:	and	w1, w1, #0xff
  408870:	cmp	w1, #0x5
  408874:	b.ls	408898 <ferror@plt+0x64f8>  // b.plast
  408878:	sub	w1, w0, #0x30
  40887c:	and	w1, w1, #0xff
  408880:	sub	w0, w0, #0x30
  408884:	cmp	w1, #0xa
  408888:	csinv	w0, w0, wzr, cc  // cc = lo, ul, last
  40888c:	ret
  408890:	sub	w0, w0, #0x37
  408894:	b	40888c <ferror@plt+0x64ec>
  408898:	sub	w0, w0, #0x57
  40889c:	b	40888c <ferror@plt+0x64ec>
  4088a0:	cbz	x1, 40890c <ferror@plt+0x656c>
  4088a4:	stp	x29, x30, [sp, #-48]!
  4088a8:	mov	x29, sp
  4088ac:	stp	x19, x20, [sp, #16]
  4088b0:	mov	x20, x0
  4088b4:	mov	x19, x1
  4088b8:	ldrb	w0, [x1]
  4088bc:	cbz	w0, 408914 <ferror@plt+0x6574>
  4088c0:	add	x1, sp, #0x28
  4088c4:	mov	x0, x19
  4088c8:	bl	402100 <strtol@plt>
  4088cc:	ldr	x1, [sp, #40]
  4088d0:	cmp	x1, #0x0
  4088d4:	ccmp	x1, x19, #0x4, ne  // ne = any
  4088d8:	b.eq	40891c <ferror@plt+0x657c>  // b.none
  4088dc:	ldrb	w1, [x1]
  4088e0:	cbnz	w1, 408924 <ferror@plt+0x6584>
  4088e4:	mov	x1, #0xffffffff80000000    	// #-2147483648
  4088e8:	add	x1, x0, x1
  4088ec:	mov	x2, #0xfffffffeffffffff    	// #-4294967297
  4088f0:	cmp	x1, x2
  4088f4:	b.ls	40892c <ferror@plt+0x658c>  // b.plast
  4088f8:	str	w0, [x20]
  4088fc:	mov	w0, #0x0                   	// #0
  408900:	ldp	x19, x20, [sp, #16]
  408904:	ldp	x29, x30, [sp], #48
  408908:	ret
  40890c:	mov	w0, #0xffffffff            	// #-1
  408910:	ret
  408914:	mov	w0, #0xffffffff            	// #-1
  408918:	b	408900 <ferror@plt+0x6560>
  40891c:	mov	w0, #0xffffffff            	// #-1
  408920:	b	408900 <ferror@plt+0x6560>
  408924:	mov	w0, #0xffffffff            	// #-1
  408928:	b	408900 <ferror@plt+0x6560>
  40892c:	mov	w0, #0xffffffff            	// #-1
  408930:	b	408900 <ferror@plt+0x6560>
  408934:	rev	w1, w0
  408938:	neg	w0, w1
  40893c:	bics	w0, w0, w1
  408940:	b.ne	408960 <ferror@plt+0x65c0>  // b.any
  408944:	cbz	w1, 408958 <ferror@plt+0x65b8>
  408948:	add	w0, w0, #0x1
  40894c:	lsl	w1, w1, #1
  408950:	cbnz	w1, 408948 <ferror@plt+0x65a8>
  408954:	ret
  408958:	mov	w0, w1
  40895c:	b	408954 <ferror@plt+0x65b4>
  408960:	mov	w0, #0xffffffff            	// #-1
  408964:	b	408954 <ferror@plt+0x65b4>
  408968:	cbz	x1, 4089cc <ferror@plt+0x662c>
  40896c:	stp	x29, x30, [sp, #-48]!
  408970:	mov	x29, sp
  408974:	stp	x19, x20, [sp, #16]
  408978:	mov	x20, x0
  40897c:	mov	x19, x1
  408980:	ldrb	w0, [x1]
  408984:	cbz	w0, 4089d4 <ferror@plt+0x6634>
  408988:	add	x1, sp, #0x28
  40898c:	mov	x0, x19
  408990:	bl	401de0 <strtoul@plt>
  408994:	ldr	x1, [sp, #40]
  408998:	cmp	x1, #0x0
  40899c:	ccmp	x1, x19, #0x4, ne  // ne = any
  4089a0:	b.eq	4089dc <ferror@plt+0x663c>  // b.none
  4089a4:	ldrb	w1, [x1]
  4089a8:	cbnz	w1, 4089e4 <ferror@plt+0x6644>
  4089ac:	mov	x1, #0xffffffff            	// #4294967295
  4089b0:	cmp	x0, x1
  4089b4:	b.hi	4089ec <ferror@plt+0x664c>  // b.pmore
  4089b8:	str	w0, [x20]
  4089bc:	mov	w0, #0x0                   	// #0
  4089c0:	ldp	x19, x20, [sp, #16]
  4089c4:	ldp	x29, x30, [sp], #48
  4089c8:	ret
  4089cc:	mov	w0, #0xffffffff            	// #-1
  4089d0:	ret
  4089d4:	mov	w0, #0xffffffff            	// #-1
  4089d8:	b	4089c0 <ferror@plt+0x6620>
  4089dc:	mov	w0, #0xffffffff            	// #-1
  4089e0:	b	4089c0 <ferror@plt+0x6620>
  4089e4:	mov	w0, #0xffffffff            	// #-1
  4089e8:	b	4089c0 <ferror@plt+0x6620>
  4089ec:	mov	w0, #0xffffffff            	// #-1
  4089f0:	b	4089c0 <ferror@plt+0x6620>
  4089f4:	stp	x29, x30, [sp, #-80]!
  4089f8:	mov	x29, sp
  4089fc:	stp	x19, x20, [sp, #16]
  408a00:	stp	x21, x22, [sp, #32]
  408a04:	str	d8, [sp, #48]
  408a08:	mov	x22, x0
  408a0c:	mov	x20, x1
  408a10:	mov	x21, x2
  408a14:	mov	w1, #0x2e                  	// #46
  408a18:	mov	x0, x20
  408a1c:	bl	4021a0 <strchr@plt>
  408a20:	cbz	x0, 408a94 <ferror@plt+0x66f4>
  408a24:	add	x1, sp, #0x48
  408a28:	mov	x0, x20
  408a2c:	bl	401e40 <strtod@plt>
  408a30:	fmov	d8, d0
  408a34:	fcmpe	d0, #0.0
  408a38:	b.mi	408bb0 <ferror@plt+0x6810>  // b.first
  408a3c:	ldr	x0, [sp, #72]
  408a40:	cmp	x0, #0x0
  408a44:	ccmp	x0, x20, #0x4, ne  // ne = any
  408a48:	b.eq	408bb8 <ferror@plt+0x6818>  // b.none
  408a4c:	mov	x0, #0x7ff0000000000000    	// #9218868437227405312
  408a50:	fmov	d0, x0
  408a54:	fcmp	d8, d0
  408a58:	b.ne	408ac4 <ferror@plt+0x6724>  // b.any
  408a5c:	bl	402310 <__errno_location@plt>
  408a60:	ldr	w0, [x0]
  408a64:	cmp	w0, #0x22
  408a68:	b.eq	408bc0 <ferror@plt+0x6820>  // b.none
  408a6c:	ldr	x19, [sp, #72]
  408a70:	mov	w0, #0x1                   	// #1
  408a74:	str	w0, [x21]
  408a78:	ldrb	w0, [x19]
  408a7c:	cbnz	w0, 408ad8 <ferror@plt+0x6738>
  408a80:	mov	w0, #0xffffffff            	// #-1
  408a84:	add	w0, w0, #0x1
  408a88:	str	w0, [x22]
  408a8c:	mov	w0, #0x0                   	// #0
  408a90:	b	408b40 <ferror@plt+0x67a0>
  408a94:	mov	w2, #0x0                   	// #0
  408a98:	add	x1, sp, #0x48
  408a9c:	mov	x0, x20
  408aa0:	bl	401de0 <strtoul@plt>
  408aa4:	mov	x19, x0
  408aa8:	ldr	x0, [sp, #72]
  408aac:	cmp	x0, #0x0
  408ab0:	ccmp	x0, x20, #0x4, ne  // ne = any
  408ab4:	b.eq	408bc8 <ferror@plt+0x6828>  // b.none
  408ab8:	cmn	x19, #0x1
  408abc:	b.eq	408b54 <ferror@plt+0x67b4>  // b.none
  408ac0:	ucvtf	d8, x19
  408ac4:	ldr	x19, [sp, #72]
  408ac8:	mov	w0, #0x1                   	// #1
  408acc:	str	w0, [x21]
  408ad0:	ldrb	w0, [x19]
  408ad4:	cbz	w0, 408b28 <ferror@plt+0x6788>
  408ad8:	str	wzr, [x21]
  408adc:	adrp	x1, 411000 <ferror@plt+0xec60>
  408ae0:	add	x1, x1, #0x700
  408ae4:	mov	x0, x19
  408ae8:	bl	402000 <strcasecmp@plt>
  408aec:	cbz	w0, 408b18 <ferror@plt+0x6778>
  408af0:	adrp	x1, 411000 <ferror@plt+0xec60>
  408af4:	add	x1, x1, #0x9d8
  408af8:	mov	x0, x19
  408afc:	bl	402000 <strcasecmp@plt>
  408b00:	cbz	w0, 408b18 <ferror@plt+0x6778>
  408b04:	adrp	x1, 411000 <ferror@plt+0xec60>
  408b08:	add	x1, x1, #0x9e0
  408b0c:	mov	x0, x19
  408b10:	bl	402000 <strcasecmp@plt>
  408b14:	cbnz	w0, 408b6c <ferror@plt+0x67cc>
  408b18:	mov	x0, #0x400000000000        	// #70368744177664
  408b1c:	movk	x0, #0x408f, lsl #48
  408b20:	fmov	d0, x0
  408b24:	fmul	d8, d8, d0
  408b28:	fcvtzu	w0, d8
  408b2c:	ucvtf	d0, w0
  408b30:	fcmpe	d0, d8
  408b34:	b.mi	408a84 <ferror@plt+0x66e4>  // b.first
  408b38:	str	w0, [x22]
  408b3c:	mov	w0, #0x0                   	// #0
  408b40:	ldp	x19, x20, [sp, #16]
  408b44:	ldp	x21, x22, [sp, #32]
  408b48:	ldr	d8, [sp, #48]
  408b4c:	ldp	x29, x30, [sp], #80
  408b50:	ret
  408b54:	bl	402310 <__errno_location@plt>
  408b58:	ldr	w0, [x0]
  408b5c:	cmp	w0, #0x22
  408b60:	b.ne	408ac0 <ferror@plt+0x6720>  // b.any
  408b64:	mov	w0, #0xffffffff            	// #-1
  408b68:	b	408b40 <ferror@plt+0x67a0>
  408b6c:	adrp	x1, 411000 <ferror@plt+0xec60>
  408b70:	add	x1, x1, #0x9e8
  408b74:	mov	x0, x19
  408b78:	bl	402000 <strcasecmp@plt>
  408b7c:	cbz	w0, 408b28 <ferror@plt+0x6788>
  408b80:	adrp	x1, 411000 <ferror@plt+0xec60>
  408b84:	add	x1, x1, #0x9f0
  408b88:	mov	x0, x19
  408b8c:	bl	402000 <strcasecmp@plt>
  408b90:	cbz	w0, 408b28 <ferror@plt+0x6788>
  408b94:	adrp	x1, 411000 <ferror@plt+0xec60>
  408b98:	add	x1, x1, #0x9f8
  408b9c:	mov	x0, x19
  408ba0:	bl	402000 <strcasecmp@plt>
  408ba4:	cbz	w0, 408b28 <ferror@plt+0x6788>
  408ba8:	mov	w0, #0xffffffff            	// #-1
  408bac:	b	408b40 <ferror@plt+0x67a0>
  408bb0:	mov	w0, #0xffffffff            	// #-1
  408bb4:	b	408b40 <ferror@plt+0x67a0>
  408bb8:	mov	w0, #0xffffffff            	// #-1
  408bbc:	b	408b40 <ferror@plt+0x67a0>
  408bc0:	mov	w0, #0xffffffff            	// #-1
  408bc4:	b	408b40 <ferror@plt+0x67a0>
  408bc8:	mov	w0, #0xffffffff            	// #-1
  408bcc:	b	408b40 <ferror@plt+0x67a0>
  408bd0:	cbz	x1, 408c54 <ferror@plt+0x68b4>
  408bd4:	stp	x29, x30, [sp, #-64]!
  408bd8:	mov	x29, sp
  408bdc:	stp	x19, x20, [sp, #16]
  408be0:	str	x21, [sp, #32]
  408be4:	mov	x21, x0
  408be8:	mov	x19, x1
  408bec:	ldrb	w0, [x1]
  408bf0:	cbz	w0, 408c5c <ferror@plt+0x68bc>
  408bf4:	add	x1, sp, #0x38
  408bf8:	mov	x0, x19
  408bfc:	bl	4021b0 <strtoull@plt>
  408c00:	mov	x20, x0
  408c04:	ldr	x1, [sp, #56]
  408c08:	cmp	x1, #0x0
  408c0c:	ccmp	x1, x19, #0x4, ne  // ne = any
  408c10:	b.eq	408c64 <ferror@plt+0x68c4>  // b.none
  408c14:	ldrb	w0, [x1]
  408c18:	cbnz	w0, 408c6c <ferror@plt+0x68cc>
  408c1c:	cmn	x20, #0x1
  408c20:	b.eq	408c3c <ferror@plt+0x689c>  // b.none
  408c24:	str	x20, [x21]
  408c28:	mov	w0, #0x0                   	// #0
  408c2c:	ldp	x19, x20, [sp, #16]
  408c30:	ldr	x21, [sp, #32]
  408c34:	ldp	x29, x30, [sp], #64
  408c38:	ret
  408c3c:	bl	402310 <__errno_location@plt>
  408c40:	ldr	w0, [x0]
  408c44:	cmp	w0, #0x22
  408c48:	b.ne	408c24 <ferror@plt+0x6884>  // b.any
  408c4c:	mov	w0, #0xffffffff            	// #-1
  408c50:	b	408c2c <ferror@plt+0x688c>
  408c54:	mov	w0, #0xffffffff            	// #-1
  408c58:	ret
  408c5c:	mov	w0, #0xffffffff            	// #-1
  408c60:	b	408c2c <ferror@plt+0x688c>
  408c64:	mov	w0, #0xffffffff            	// #-1
  408c68:	b	408c2c <ferror@plt+0x688c>
  408c6c:	mov	w0, #0xffffffff            	// #-1
  408c70:	b	408c2c <ferror@plt+0x688c>
  408c74:	cbz	x1, 408cd8 <ferror@plt+0x6938>
  408c78:	stp	x29, x30, [sp, #-48]!
  408c7c:	mov	x29, sp
  408c80:	stp	x19, x20, [sp, #16]
  408c84:	mov	x20, x0
  408c88:	mov	x19, x1
  408c8c:	ldrb	w0, [x1]
  408c90:	cbz	w0, 408ce0 <ferror@plt+0x6940>
  408c94:	add	x1, sp, #0x28
  408c98:	mov	x0, x19
  408c9c:	bl	401de0 <strtoul@plt>
  408ca0:	ldr	x1, [sp, #40]
  408ca4:	cmp	x1, #0x0
  408ca8:	ccmp	x1, x19, #0x4, ne  // ne = any
  408cac:	b.eq	408ce8 <ferror@plt+0x6948>  // b.none
  408cb0:	ldrb	w1, [x1]
  408cb4:	cbnz	w1, 408cf0 <ferror@plt+0x6950>
  408cb8:	mov	x1, #0xffffffff            	// #4294967295
  408cbc:	cmp	x0, x1
  408cc0:	b.hi	408cf8 <ferror@plt+0x6958>  // b.pmore
  408cc4:	str	w0, [x20]
  408cc8:	mov	w0, #0x0                   	// #0
  408ccc:	ldp	x19, x20, [sp, #16]
  408cd0:	ldp	x29, x30, [sp], #48
  408cd4:	ret
  408cd8:	mov	w0, #0xffffffff            	// #-1
  408cdc:	ret
  408ce0:	mov	w0, #0xffffffff            	// #-1
  408ce4:	b	408ccc <ferror@plt+0x692c>
  408ce8:	mov	w0, #0xffffffff            	// #-1
  408cec:	b	408ccc <ferror@plt+0x692c>
  408cf0:	mov	w0, #0xffffffff            	// #-1
  408cf4:	b	408ccc <ferror@plt+0x692c>
  408cf8:	mov	w0, #0xffffffff            	// #-1
  408cfc:	b	408ccc <ferror@plt+0x692c>
  408d00:	cbz	x1, 408d64 <ferror@plt+0x69c4>
  408d04:	stp	x29, x30, [sp, #-48]!
  408d08:	mov	x29, sp
  408d0c:	stp	x19, x20, [sp, #16]
  408d10:	mov	x20, x0
  408d14:	mov	x19, x1
  408d18:	ldrb	w0, [x1]
  408d1c:	cbz	w0, 408d6c <ferror@plt+0x69cc>
  408d20:	add	x1, sp, #0x28
  408d24:	mov	x0, x19
  408d28:	bl	401de0 <strtoul@plt>
  408d2c:	ldr	x1, [sp, #40]
  408d30:	cmp	x1, #0x0
  408d34:	ccmp	x1, x19, #0x4, ne  // ne = any
  408d38:	b.eq	408d74 <ferror@plt+0x69d4>  // b.none
  408d3c:	ldrb	w1, [x1]
  408d40:	cbnz	w1, 408d7c <ferror@plt+0x69dc>
  408d44:	mov	x1, #0xffff                	// #65535
  408d48:	cmp	x0, x1
  408d4c:	b.hi	408d84 <ferror@plt+0x69e4>  // b.pmore
  408d50:	strh	w0, [x20]
  408d54:	mov	w0, #0x0                   	// #0
  408d58:	ldp	x19, x20, [sp, #16]
  408d5c:	ldp	x29, x30, [sp], #48
  408d60:	ret
  408d64:	mov	w0, #0xffffffff            	// #-1
  408d68:	ret
  408d6c:	mov	w0, #0xffffffff            	// #-1
  408d70:	b	408d58 <ferror@plt+0x69b8>
  408d74:	mov	w0, #0xffffffff            	// #-1
  408d78:	b	408d58 <ferror@plt+0x69b8>
  408d7c:	mov	w0, #0xffffffff            	// #-1
  408d80:	b	408d58 <ferror@plt+0x69b8>
  408d84:	mov	w0, #0xffffffff            	// #-1
  408d88:	b	408d58 <ferror@plt+0x69b8>
  408d8c:	cbz	x1, 408dec <ferror@plt+0x6a4c>
  408d90:	stp	x29, x30, [sp, #-48]!
  408d94:	mov	x29, sp
  408d98:	stp	x19, x20, [sp, #16]
  408d9c:	mov	x20, x0
  408da0:	mov	x19, x1
  408da4:	ldrb	w0, [x1]
  408da8:	cbz	w0, 408df4 <ferror@plt+0x6a54>
  408dac:	add	x1, sp, #0x28
  408db0:	mov	x0, x19
  408db4:	bl	401de0 <strtoul@plt>
  408db8:	ldr	x1, [sp, #40]
  408dbc:	cmp	x1, #0x0
  408dc0:	ccmp	x1, x19, #0x4, ne  // ne = any
  408dc4:	b.eq	408dfc <ferror@plt+0x6a5c>  // b.none
  408dc8:	ldrb	w1, [x1]
  408dcc:	cbnz	w1, 408e04 <ferror@plt+0x6a64>
  408dd0:	cmp	x0, #0xff
  408dd4:	b.hi	408e0c <ferror@plt+0x6a6c>  // b.pmore
  408dd8:	strb	w0, [x20]
  408ddc:	mov	w0, #0x0                   	// #0
  408de0:	ldp	x19, x20, [sp, #16]
  408de4:	ldp	x29, x30, [sp], #48
  408de8:	ret
  408dec:	mov	w0, #0xffffffff            	// #-1
  408df0:	ret
  408df4:	mov	w0, #0xffffffff            	// #-1
  408df8:	b	408de0 <ferror@plt+0x6a40>
  408dfc:	mov	w0, #0xffffffff            	// #-1
  408e00:	b	408de0 <ferror@plt+0x6a40>
  408e04:	mov	w0, #0xffffffff            	// #-1
  408e08:	b	408de0 <ferror@plt+0x6a40>
  408e0c:	mov	w0, #0xffffffff            	// #-1
  408e10:	b	408de0 <ferror@plt+0x6a40>
  408e14:	stp	x29, x30, [sp, #-64]!
  408e18:	mov	x29, sp
  408e1c:	stp	x19, x20, [sp, #16]
  408e20:	stp	x21, x22, [sp, #32]
  408e24:	mov	x22, x0
  408e28:	mov	x19, x1
  408e2c:	mov	w21, w2
  408e30:	bl	402310 <__errno_location@plt>
  408e34:	str	wzr, [x0]
  408e38:	cbz	x19, 408ea8 <ferror@plt+0x6b08>
  408e3c:	mov	x20, x0
  408e40:	ldrb	w0, [x19]
  408e44:	cbz	w0, 408eb0 <ferror@plt+0x6b10>
  408e48:	mov	w2, w21
  408e4c:	add	x1, sp, #0x38
  408e50:	mov	x0, x19
  408e54:	bl	401e30 <strtoll@plt>
  408e58:	mov	x1, x0
  408e5c:	ldr	x0, [sp, #56]
  408e60:	cmp	x0, #0x0
  408e64:	ccmp	x0, x19, #0x4, ne  // ne = any
  408e68:	b.eq	408eb8 <ferror@plt+0x6b18>  // b.none
  408e6c:	ldrb	w0, [x0]
  408e70:	cbnz	w0, 408ec0 <ferror@plt+0x6b20>
  408e74:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  408e78:	add	x0, x1, x0
  408e7c:	cmn	x0, #0x3
  408e80:	b.ls	408e90 <ferror@plt+0x6af0>  // b.plast
  408e84:	ldr	w0, [x20]
  408e88:	cmp	w0, #0x22
  408e8c:	b.eq	408ec8 <ferror@plt+0x6b28>  // b.none
  408e90:	str	x1, [x22]
  408e94:	mov	w0, #0x0                   	// #0
  408e98:	ldp	x19, x20, [sp, #16]
  408e9c:	ldp	x21, x22, [sp, #32]
  408ea0:	ldp	x29, x30, [sp], #64
  408ea4:	ret
  408ea8:	mov	w0, #0xffffffff            	// #-1
  408eac:	b	408e98 <ferror@plt+0x6af8>
  408eb0:	mov	w0, #0xffffffff            	// #-1
  408eb4:	b	408e98 <ferror@plt+0x6af8>
  408eb8:	mov	w0, #0xffffffff            	// #-1
  408ebc:	b	408e98 <ferror@plt+0x6af8>
  408ec0:	mov	w0, #0xffffffff            	// #-1
  408ec4:	b	408e98 <ferror@plt+0x6af8>
  408ec8:	mov	w0, #0xffffffff            	// #-1
  408ecc:	b	408e98 <ferror@plt+0x6af8>
  408ed0:	stp	x29, x30, [sp, #-64]!
  408ed4:	mov	x29, sp
  408ed8:	stp	x19, x20, [sp, #16]
  408edc:	str	x21, [sp, #32]
  408ee0:	mov	x21, x0
  408ee4:	mov	x19, x1
  408ee8:	mov	w20, w2
  408eec:	bl	402310 <__errno_location@plt>
  408ef0:	str	wzr, [x0]
  408ef4:	cbz	x19, 408f54 <ferror@plt+0x6bb4>
  408ef8:	ldrb	w0, [x19]
  408efc:	cbz	w0, 408f5c <ferror@plt+0x6bbc>
  408f00:	mov	w2, w20
  408f04:	add	x1, sp, #0x38
  408f08:	mov	x0, x19
  408f0c:	bl	402100 <strtol@plt>
  408f10:	ldr	x1, [sp, #56]
  408f14:	cmp	x1, #0x0
  408f18:	ccmp	x1, x19, #0x4, ne  // ne = any
  408f1c:	b.eq	408f64 <ferror@plt+0x6bc4>  // b.none
  408f20:	ldrb	w1, [x1]
  408f24:	cbnz	w1, 408f6c <ferror@plt+0x6bcc>
  408f28:	mov	x1, #0xffffffff80000000    	// #-2147483648
  408f2c:	add	x1, x0, x1
  408f30:	mov	x2, #0xfffffffeffffffff    	// #-4294967297
  408f34:	cmp	x1, x2
  408f38:	b.ls	408f74 <ferror@plt+0x6bd4>  // b.plast
  408f3c:	str	w0, [x21]
  408f40:	mov	w0, #0x0                   	// #0
  408f44:	ldp	x19, x20, [sp, #16]
  408f48:	ldr	x21, [sp, #32]
  408f4c:	ldp	x29, x30, [sp], #64
  408f50:	ret
  408f54:	mov	w0, #0xffffffff            	// #-1
  408f58:	b	408f44 <ferror@plt+0x6ba4>
  408f5c:	mov	w0, #0xffffffff            	// #-1
  408f60:	b	408f44 <ferror@plt+0x6ba4>
  408f64:	mov	w0, #0xffffffff            	// #-1
  408f68:	b	408f44 <ferror@plt+0x6ba4>
  408f6c:	mov	w0, #0xffffffff            	// #-1
  408f70:	b	408f44 <ferror@plt+0x6ba4>
  408f74:	mov	w0, #0xffffffff            	// #-1
  408f78:	b	408f44 <ferror@plt+0x6ba4>
  408f7c:	stp	x29, x30, [sp, #-48]!
  408f80:	mov	x29, sp
  408f84:	str	x19, [sp, #16]
  408f88:	mov	x19, x0
  408f8c:	add	x0, sp, #0x28
  408f90:	bl	408bd0 <ferror@plt+0x6830>
  408f94:	cbnz	w0, 408fb0 <ferror@plt+0x6c10>
  408f98:	ldr	x1, [sp, #40]
  408f9c:	lsr	x2, x1, #32
  408fa0:	rev	w1, w1
  408fa4:	rev	w2, w2
  408fa8:	orr	x1, x2, x1, lsl #32
  408fac:	str	x1, [x19]
  408fb0:	ldr	x19, [sp, #16]
  408fb4:	ldp	x29, x30, [sp], #48
  408fb8:	ret
  408fbc:	stp	x29, x30, [sp, #-48]!
  408fc0:	mov	x29, sp
  408fc4:	str	x19, [sp, #16]
  408fc8:	mov	x19, x0
  408fcc:	add	x0, sp, #0x2c
  408fd0:	bl	408c74 <ferror@plt+0x68d4>
  408fd4:	cbnz	w0, 408fe4 <ferror@plt+0x6c44>
  408fd8:	ldr	w1, [sp, #44]
  408fdc:	rev	w1, w1
  408fe0:	str	w1, [x19]
  408fe4:	ldr	x19, [sp, #16]
  408fe8:	ldp	x29, x30, [sp], #48
  408fec:	ret
  408ff0:	stp	x29, x30, [sp, #-48]!
  408ff4:	mov	x29, sp
  408ff8:	str	x19, [sp, #16]
  408ffc:	mov	x19, x0
  409000:	add	x0, sp, #0x2e
  409004:	bl	408d00 <ferror@plt+0x6960>
  409008:	cbnz	w0, 409018 <ferror@plt+0x6c78>
  40900c:	ldrh	w1, [sp, #46]
  409010:	rev16	w1, w1
  409014:	strh	w1, [x19]
  409018:	ldr	x19, [sp, #16]
  40901c:	ldp	x29, x30, [sp], #48
  409020:	ret
  409024:	stp	x29, x30, [sp, #-96]!
  409028:	mov	x29, sp
  40902c:	stp	x19, x20, [sp, #16]
  409030:	stp	x21, x22, [sp, #32]
  409034:	stp	x23, x24, [sp, #48]
  409038:	str	x25, [sp, #64]
  40903c:	mov	x22, x0
  409040:	mov	x19, x1
  409044:	add	x21, sp, #0x58
  409048:	mov	w20, #0x0                   	// #0
  40904c:	add	x25, sp, #0x50
  409050:	mov	w24, #0x10                  	// #16
  409054:	mov	x23, #0xffff                	// #65535
  409058:	mov	w2, w24
  40905c:	mov	x1, x25
  409060:	mov	x0, x19
  409064:	bl	401de0 <strtoul@plt>
  409068:	cmp	x0, x23
  40906c:	b.hi	4090bc <ferror@plt+0x6d1c>  // b.pmore
  409070:	ldr	x1, [sp, #80]
  409074:	cmp	x1, x19
  409078:	b.eq	4090bc <ferror@plt+0x6d1c>  // b.none
  40907c:	rev16	w0, w0
  409080:	strh	w0, [x21]
  409084:	ldrb	w0, [x1]
  409088:	cbz	w0, 4090ac <ferror@plt+0x6d0c>
  40908c:	cmp	w0, #0x3a
  409090:	ccmp	w20, #0x3, #0x4, eq  // eq = none
  409094:	b.eq	4090bc <ferror@plt+0x6d1c>  // b.none
  409098:	add	x19, x1, #0x1
  40909c:	add	w20, w20, #0x1
  4090a0:	add	x21, x21, #0x2
  4090a4:	cmp	w20, #0x4
  4090a8:	b.ne	409058 <ferror@plt+0x6cb8>  // b.any
  4090ac:	ldr	x0, [sp, #88]
  4090b0:	str	x0, [x22]
  4090b4:	mov	w0, #0x1                   	// #1
  4090b8:	b	4090c0 <ferror@plt+0x6d20>
  4090bc:	mov	w0, #0xffffffff            	// #-1
  4090c0:	ldp	x19, x20, [sp, #16]
  4090c4:	ldp	x21, x22, [sp, #32]
  4090c8:	ldp	x23, x24, [sp, #48]
  4090cc:	ldr	x25, [sp, #64]
  4090d0:	ldp	x29, x30, [sp], #96
  4090d4:	ret
  4090d8:	mov	w1, w0
  4090dc:	cmp	w0, #0xa
  4090e0:	b.eq	409120 <ferror@plt+0x6d80>  // b.none
  4090e4:	b.le	409104 <ferror@plt+0x6d64>
  4090e8:	mov	w0, #0x10                  	// #16
  4090ec:	cmp	w1, #0xc
  4090f0:	b.eq	40911c <ferror@plt+0x6d7c>  // b.none
  4090f4:	cmp	w1, #0x1c
  4090f8:	mov	w0, #0x14                  	// #20
  4090fc:	csel	w0, w0, wzr, eq  // eq = none
  409100:	b	40911c <ferror@plt+0x6d7c>
  409104:	mov	w0, #0x20                  	// #32
  409108:	cmp	w1, #0x2
  40910c:	b.eq	40911c <ferror@plt+0x6d7c>  // b.none
  409110:	cmp	w1, #0x4
  409114:	mov	w0, #0x50                  	// #80
  409118:	csel	w0, w0, wzr, eq  // eq = none
  40911c:	ret
  409120:	mov	w0, #0x80                  	// #128
  409124:	b	40911c <ferror@plt+0x6d7c>
  409128:	stp	x29, x30, [sp, #-80]!
  40912c:	mov	x29, sp
  409130:	stp	x19, x20, [sp, #16]
  409134:	stp	x21, x22, [sp, #32]
  409138:	mov	x19, x0
  40913c:	mov	x21, x1
  409140:	mov	w20, w2
  409144:	mov	x2, #0x108                 	// #264
  409148:	mov	w1, #0x0                   	// #0
  40914c:	bl	401fc0 <memset@plt>
  409150:	adrp	x1, 411000 <ferror@plt+0xec60>
  409154:	add	x1, x1, #0xa00
  409158:	mov	x0, x21
  40915c:	bl	4020e0 <strcmp@plt>
  409160:	cbnz	w0, 4091c0 <ferror@plt+0x6e20>
  409164:	and	w0, w20, #0xffffffef
  409168:	cmp	w0, #0xc
  40916c:	b.eq	409394 <ferror@plt+0x6ff4>  // b.none
  409170:	strh	w20, [x19, #6]
  409174:	and	w0, w20, #0xffff
  409178:	bl	4090d8 <ferror@plt+0x6d38>
  40917c:	add	w1, w0, #0x7
  409180:	cmp	w0, #0x0
  409184:	csel	w0, w1, w0, lt  // lt = tstop
  409188:	asr	w0, w0, #3
  40918c:	strh	w0, [x19, #2]
  409190:	mov	w0, #0xfffffffe            	// #-2
  409194:	strh	w0, [x19, #4]
  409198:	ldrh	w0, [x19]
  40919c:	orr	w0, w0, #0x1
  4091a0:	strh	w0, [x19]
  4091a4:	mov	x0, x19
  4091a8:	bl	40853c <ferror@plt+0x619c>
  4091ac:	mov	w0, #0x0                   	// #0
  4091b0:	ldp	x19, x20, [sp, #16]
  4091b4:	ldp	x21, x22, [sp, #32]
  4091b8:	ldp	x29, x30, [sp], #80
  4091bc:	ret
  4091c0:	adrp	x1, 410000 <ferror@plt+0xdc60>
  4091c4:	add	x1, x1, #0x908
  4091c8:	mov	x0, x21
  4091cc:	bl	4020e0 <strcmp@plt>
  4091d0:	cbz	w0, 4091e8 <ferror@plt+0x6e48>
  4091d4:	adrp	x1, 411000 <ferror@plt+0xec60>
  4091d8:	add	x1, x1, #0xa08
  4091dc:	mov	x0, x21
  4091e0:	bl	4020e0 <strcmp@plt>
  4091e4:	cbnz	w0, 409204 <ferror@plt+0x6e64>
  4091e8:	and	w0, w20, #0xffffffef
  4091ec:	cmp	w0, #0xc
  4091f0:	b.eq	409394 <ferror@plt+0x6ff4>  // b.none
  4091f4:	strh	w20, [x19, #6]
  4091f8:	mov	w0, #0xfffffffe            	// #-2
  4091fc:	strh	w0, [x19, #4]
  409200:	b	4091a4 <ferror@plt+0x6e04>
  409204:	cmp	w20, #0x11
  409208:	b.eq	40925c <ferror@plt+0x6ebc>  // b.none
  40920c:	mov	w1, #0x3a                  	// #58
  409210:	mov	x0, x21
  409214:	bl	4021a0 <strchr@plt>
  409218:	cbz	x0, 40928c <ferror@plt+0x6eec>
  40921c:	mov	w0, #0xa                   	// #10
  409220:	strh	w0, [x19, #6]
  409224:	cmp	w20, #0x0
  409228:	ccmp	w20, #0xa, #0x4, ne  // ne = any
  40922c:	b.ne	409394 <ferror@plt+0x6ff4>  // b.any
  409230:	add	x2, x19, #0x8
  409234:	mov	x1, x21
  409238:	mov	w0, #0xa                   	// #10
  40923c:	bl	402160 <inet_pton@plt>
  409240:	cmp	w0, #0x0
  409244:	b.le	409394 <ferror@plt+0x6ff4>
  409248:	mov	w0, #0x10                  	// #16
  40924c:	strh	w0, [x19, #2]
  409250:	mov	w0, #0xffffffff            	// #-1
  409254:	strh	w0, [x19, #4]
  409258:	b	4091a4 <ferror@plt+0x6e04>
  40925c:	mov	x2, x21
  409260:	mov	w1, #0x100                 	// #256
  409264:	add	x0, x19, #0x8
  409268:	bl	40bc44 <ferror@plt+0x98a4>
  40926c:	tbnz	w0, #31, 409394 <ferror@plt+0x6ff4>
  409270:	mov	w1, #0x11                  	// #17
  409274:	strh	w1, [x19, #6]
  409278:	and	w0, w0, #0xffff
  40927c:	strh	w0, [x19, #2]
  409280:	ubfiz	w0, w0, #3, #13
  409284:	strh	w0, [x19, #4]
  409288:	b	4091a4 <ferror@plt+0x6e04>
  40928c:	cmp	w20, #0x1c
  409290:	b.eq	409318 <ferror@plt+0x6f78>  // b.none
  409294:	mov	w0, #0x2                   	// #2
  409298:	strh	w0, [x19, #6]
  40929c:	tst	w20, #0xfffffffd
  4092a0:	b.ne	409394 <ferror@plt+0x6ff4>  // b.any
  4092a4:	str	x23, [sp, #48]
  4092a8:	mov	x20, #0x0                   	// #0
  4092ac:	add	x22, sp, #0x48
  4092b0:	add	x23, x19, #0x8
  4092b4:	mov	w2, #0x0                   	// #0
  4092b8:	mov	x1, x22
  4092bc:	mov	x0, x21
  4092c0:	bl	401de0 <strtoul@plt>
  4092c4:	cmp	x0, #0xff
  4092c8:	b.hi	409380 <ferror@plt+0x6fe0>  // b.pmore
  4092cc:	ldr	x1, [sp, #72]
  4092d0:	cmp	x1, x21
  4092d4:	b.eq	409388 <ferror@plt+0x6fe8>  // b.none
  4092d8:	strb	w0, [x23, x20]
  4092dc:	ldrb	w0, [x1]
  4092e0:	cbz	w0, 409300 <ferror@plt+0x6f60>
  4092e4:	cmp	w0, #0x2e
  4092e8:	ccmp	w20, #0x3, #0x4, eq  // eq = none
  4092ec:	b.eq	409390 <ferror@plt+0x6ff0>  // b.none
  4092f0:	add	x21, x1, #0x1
  4092f4:	add	x20, x20, #0x1
  4092f8:	cmp	x20, #0x4
  4092fc:	b.ne	4092b4 <ferror@plt+0x6f14>  // b.any
  409300:	mov	w0, #0x4                   	// #4
  409304:	strh	w0, [x19, #2]
  409308:	mov	w0, #0xffffffff            	// #-1
  40930c:	strh	w0, [x19, #4]
  409310:	ldr	x23, [sp, #48]
  409314:	b	4091a4 <ferror@plt+0x6e04>
  409318:	mov	w0, #0x1c                  	// #28
  40931c:	strh	w0, [x19, #6]
  409320:	mov	x3, #0x100                 	// #256
  409324:	add	x2, x19, #0x8
  409328:	mov	x1, x21
  40932c:	mov	w0, #0x1c                  	// #28
  409330:	bl	40d14c <ferror@plt+0xadac>
  409334:	cmp	w0, #0x0
  409338:	b.le	409394 <ferror@plt+0x6ff4>
  40933c:	mov	w0, #0x4                   	// #4
  409340:	strh	w0, [x19, #2]
  409344:	mov	w0, #0x14                  	// #20
  409348:	strh	w0, [x19, #4]
  40934c:	mov	x0, #0x0                   	// #0
  409350:	add	x3, x19, #0x8
  409354:	ldr	w1, [x3, x0, lsl #2]
  409358:	rev	w1, w1
  40935c:	tbnz	w1, #8, 409370 <ferror@plt+0x6fd0>
  409360:	add	x0, x0, #0x1
  409364:	cmp	x0, #0x40
  409368:	b.ne	409354 <ferror@plt+0x6fb4>  // b.any
  40936c:	b	4091a4 <ferror@plt+0x6e04>
  409370:	add	w0, w0, #0x1
  409374:	ubfiz	w0, w0, #2, #14
  409378:	strh	w0, [x19, #2]
  40937c:	b	4091a4 <ferror@plt+0x6e04>
  409380:	ldr	x23, [sp, #48]
  409384:	b	409394 <ferror@plt+0x6ff4>
  409388:	ldr	x23, [sp, #48]
  40938c:	b	409394 <ferror@plt+0x6ff4>
  409390:	ldr	x23, [sp, #48]
  409394:	mov	w0, #0xffffffff            	// #-1
  409398:	b	4091b0 <ferror@plt+0x6e10>
  40939c:	stp	x29, x30, [sp, #-320]!
  4093a0:	mov	x29, sp
  4093a4:	stp	x19, x20, [sp, #16]
  4093a8:	str	x21, [sp, #32]
  4093ac:	mov	x21, x0
  4093b0:	mov	x20, x1
  4093b4:	bl	408968 <ferror@plt+0x65c8>
  4093b8:	mov	w19, w0
  4093bc:	cbnz	w0, 4093d4 <ferror@plt+0x7034>
  4093c0:	mov	w0, w19
  4093c4:	ldp	x19, x20, [sp, #16]
  4093c8:	ldr	x21, [sp, #32]
  4093cc:	ldp	x29, x30, [sp], #320
  4093d0:	ret
  4093d4:	mov	w2, #0x2                   	// #2
  4093d8:	mov	x1, x20
  4093dc:	add	x0, sp, #0x38
  4093e0:	bl	409128 <ferror@plt+0x6d88>
  4093e4:	mov	w19, w0
  4093e8:	cbnz	w0, 40940c <ferror@plt+0x706c>
  4093ec:	ldrh	w0, [sp, #62]
  4093f0:	cmp	w0, #0x2
  4093f4:	b.ne	409414 <ferror@plt+0x7074>  // b.any
  4093f8:	ldr	w0, [sp, #64]
  4093fc:	bl	408934 <ferror@plt+0x6594>
  409400:	tbnz	w0, #31, 40941c <ferror@plt+0x707c>
  409404:	str	w0, [x21]
  409408:	b	4093c0 <ferror@plt+0x7020>
  40940c:	mov	w19, #0xffffffff            	// #-1
  409410:	b	4093c0 <ferror@plt+0x7020>
  409414:	mov	w19, #0xffffffff            	// #-1
  409418:	b	4093c0 <ferror@plt+0x7020>
  40941c:	mov	w19, #0xffffffff            	// #-1
  409420:	b	4093c0 <ferror@plt+0x7020>
  409424:	stp	x29, x30, [sp, #-64]!
  409428:	mov	x29, sp
  40942c:	stp	x19, x20, [sp, #16]
  409430:	stp	x21, x22, [sp, #32]
  409434:	mov	x20, x0
  409438:	mov	x19, x1
  40943c:	mov	w22, w2
  409440:	mov	w1, #0x2f                  	// #47
  409444:	mov	x0, x19
  409448:	bl	4021a0 <strchr@plt>
  40944c:	cbz	x0, 4094e4 <ferror@plt+0x7144>
  409450:	mov	x21, x0
  409454:	strb	wzr, [x0]
  409458:	mov	w2, w22
  40945c:	mov	x1, x19
  409460:	mov	x0, x20
  409464:	bl	409128 <ferror@plt+0x6d88>
  409468:	mov	w19, w0
  40946c:	mov	w0, #0x2f                  	// #47
  409470:	strb	w0, [x21]
  409474:	cbnz	w19, 4094c8 <ferror@plt+0x7128>
  409478:	ldrh	w0, [x20, #6]
  40947c:	bl	4090d8 <ferror@plt+0x6d38>
  409480:	mov	w19, w0
  409484:	ldrsh	w0, [x20, #4]
  409488:	cmn	w0, #0x2
  40948c:	b.eq	4094dc <ferror@plt+0x713c>  // b.none
  409490:	mov	w2, #0x0                   	// #0
  409494:	add	x1, x21, #0x1
  409498:	add	x0, sp, #0x3c
  40949c:	bl	40939c <ferror@plt+0x6ffc>
  4094a0:	cbnz	w0, 4094dc <ferror@plt+0x713c>
  4094a4:	ldr	w1, [sp, #60]
  4094a8:	cmp	w1, w19
  4094ac:	b.hi	4094dc <ferror@plt+0x713c>  // b.pmore
  4094b0:	mov	w19, #0x1                   	// #1
  4094b4:	ldrh	w0, [x20]
  4094b8:	orr	w19, w19, w0
  4094bc:	strh	w19, [x20]
  4094c0:	strh	w1, [x20, #4]
  4094c4:	mov	w19, #0x0                   	// #0
  4094c8:	mov	w0, w19
  4094cc:	ldp	x19, x20, [sp, #16]
  4094d0:	ldp	x21, x22, [sp, #32]
  4094d4:	ldp	x29, x30, [sp], #64
  4094d8:	ret
  4094dc:	mov	w19, #0xffffffff            	// #-1
  4094e0:	b	4094c8 <ferror@plt+0x7128>
  4094e4:	mov	w2, w22
  4094e8:	mov	x1, x19
  4094ec:	mov	x0, x20
  4094f0:	bl	409128 <ferror@plt+0x6d88>
  4094f4:	mov	w19, w0
  4094f8:	cbnz	w0, 4094c8 <ferror@plt+0x7128>
  4094fc:	ldrh	w0, [x20, #6]
  409500:	bl	4090d8 <ferror@plt+0x6d38>
  409504:	ldrsh	w1, [x20, #4]
  409508:	cmn	w1, #0x2
  40950c:	csel	w1, w0, w19, ne  // ne = any
  409510:	b	4094b4 <ferror@plt+0x7114>
  409514:	ldrh	w4, [x1]
  409518:	cmp	w4, #0xe
  40951c:	b.eq	4095dc <ferror@plt+0x723c>  // b.none
  409520:	sub	w3, w4, #0x4
  409524:	cmp	w3, #0xa
  409528:	b.hi	409590 <ferror@plt+0x71f0>  // b.pmore
  40952c:	cmp	w3, #0x2
  409530:	b.eq	4095c0 <ferror@plt+0x7220>  // b.none
  409534:	cmp	w3, #0x4
  409538:	b.ne	409588 <ferror@plt+0x71e8>  // b.any
  40953c:	mov	w3, #0x2                   	// #2
  409540:	strh	w3, [x0, #6]
  409544:	mov	w3, #0x4                   	// #4
  409548:	strh	w3, [x0, #2]
  40954c:	ldr	w1, [x1, #4]
  409550:	str	w1, [x0, #8]
  409554:	cbz	w2, 409564 <ferror@plt+0x71c4>
  409558:	ldrh	w1, [x0, #6]
  40955c:	cmp	w1, w2
  409560:	b.ne	409600 <ferror@plt+0x7260>  // b.any
  409564:	stp	x29, x30, [sp, #-16]!
  409568:	mov	x29, sp
  40956c:	mov	w1, #0xffffffff            	// #-1
  409570:	strh	w1, [x0, #4]
  409574:	strh	wzr, [x0]
  409578:	bl	40853c <ferror@plt+0x619c>
  40957c:	mov	w0, #0x0                   	// #0
  409580:	ldp	x29, x30, [sp], #16
  409584:	ret
  409588:	mov	w0, #0xffffffff            	// #-1
  40958c:	ret
  409590:	cmp	w3, #0x10
  409594:	b.ne	4095b8 <ferror@plt+0x7218>  // b.any
  409598:	mov	w3, #0xa                   	// #10
  40959c:	strh	w3, [x0, #6]
  4095a0:	mov	w3, #0x10                  	// #16
  4095a4:	strh	w3, [x0, #2]
  4095a8:	add	x1, x1, #0x4
  4095ac:	ldp	x4, x5, [x1]
  4095b0:	stp	x4, x5, [x0, #8]
  4095b4:	b	409554 <ferror@plt+0x71b4>
  4095b8:	mov	w0, #0xffffffff            	// #-1
  4095bc:	ret
  4095c0:	mov	w3, #0xc                   	// #12
  4095c4:	strh	w3, [x0, #6]
  4095c8:	mov	w3, #0x2                   	// #2
  4095cc:	strh	w3, [x0, #2]
  4095d0:	ldrh	w1, [x1, #4]
  4095d4:	strh	w1, [x0, #8]
  4095d8:	b	409554 <ferror@plt+0x71b4>
  4095dc:	mov	w3, #0x4                   	// #4
  4095e0:	strh	w3, [x0, #6]
  4095e4:	mov	w3, #0xa                   	// #10
  4095e8:	strh	w3, [x0, #2]
  4095ec:	ldur	x3, [x1, #4]
  4095f0:	str	x3, [x0, #8]
  4095f4:	ldrh	w1, [x1, #12]
  4095f8:	strh	w1, [x0, #16]
  4095fc:	b	409554 <ferror@plt+0x71b4>
  409600:	mov	w0, #0xfffffffe            	// #-2
  409604:	ret
  409608:	stp	x29, x30, [sp, #-304]!
  40960c:	mov	x29, sp
  409610:	str	x19, [sp, #16]
  409614:	mov	x19, x0
  409618:	mov	w2, #0x2                   	// #2
  40961c:	mov	x1, x0
  409620:	add	x0, sp, #0x28
  409624:	bl	409128 <ferror@plt+0x6d88>
  409628:	cbnz	w0, 40963c <ferror@plt+0x729c>
  40962c:	ldr	w0, [sp, #48]
  409630:	ldr	x19, [sp, #16]
  409634:	ldp	x29, x30, [sp], #304
  409638:	ret
  40963c:	mov	x2, x19
  409640:	adrp	x1, 411000 <ferror@plt+0xec60>
  409644:	add	x1, x1, #0xa10
  409648:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40964c:	ldr	x0, [x0, #3992]
  409650:	ldr	x0, [x0]
  409654:	bl	402370 <fprintf@plt>
  409658:	mov	w0, #0x1                   	// #1
  40965c:	bl	401e00 <exit@plt>
  409660:	stp	x29, x30, [sp, #-16]!
  409664:	mov	x29, sp
  409668:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40966c:	ldr	x0, [x0, #3992]
  409670:	ldr	x3, [x0]
  409674:	mov	x2, #0x30                  	// #48
  409678:	mov	x1, #0x1                   	// #1
  40967c:	adrp	x0, 411000 <ferror@plt+0xec60>
  409680:	add	x0, x0, #0xa48
  409684:	bl	4021c0 <fwrite@plt>
  409688:	mov	w0, #0xffffffff            	// #-1
  40968c:	bl	401e00 <exit@plt>
  409690:	stp	x29, x30, [sp, #-16]!
  409694:	mov	x29, sp
  409698:	mov	x2, x0
  40969c:	adrp	x1, 411000 <ferror@plt+0xec60>
  4096a0:	add	x1, x1, #0xa80
  4096a4:	adrp	x0, 426000 <ferror@plt+0x23c60>
  4096a8:	ldr	x0, [x0, #3992]
  4096ac:	ldr	x0, [x0]
  4096b0:	bl	402370 <fprintf@plt>
  4096b4:	mov	w0, #0xffffffff            	// #-1
  4096b8:	bl	401e00 <exit@plt>
  4096bc:	stp	x29, x30, [sp, #-16]!
  4096c0:	mov	x29, sp
  4096c4:	mov	x3, x0
  4096c8:	mov	x2, x1
  4096cc:	adrp	x1, 411000 <ferror@plt+0xec60>
  4096d0:	add	x1, x1, #0xaa8
  4096d4:	adrp	x0, 426000 <ferror@plt+0x23c60>
  4096d8:	ldr	x0, [x0, #3992]
  4096dc:	ldr	x0, [x0]
  4096e0:	bl	402370 <fprintf@plt>
  4096e4:	mov	w0, #0xffffffff            	// #-1
  4096e8:	bl	401e00 <exit@plt>
  4096ec:	stp	x29, x30, [sp, #-16]!
  4096f0:	mov	x29, sp
  4096f4:	mov	x3, x1
  4096f8:	mov	x2, x0
  4096fc:	adrp	x1, 411000 <ferror@plt+0xec60>
  409700:	add	x1, x1, #0xad0
  409704:	adrp	x0, 426000 <ferror@plt+0x23c60>
  409708:	ldr	x0, [x0, #3992]
  40970c:	ldr	x0, [x0]
  409710:	bl	402370 <fprintf@plt>
  409714:	mov	w0, #0xffffffff            	// #-1
  409718:	bl	401e00 <exit@plt>
  40971c:	stp	x29, x30, [sp, #-16]!
  409720:	mov	x29, sp
  409724:	mov	x3, x1
  409728:	mov	x2, x0
  40972c:	adrp	x1, 411000 <ferror@plt+0xec60>
  409730:	add	x1, x1, #0xb08
  409734:	adrp	x0, 426000 <ferror@plt+0x23c60>
  409738:	ldr	x0, [x0, #3992]
  40973c:	ldr	x0, [x0]
  409740:	bl	402370 <fprintf@plt>
  409744:	mov	w0, #0xffffffff            	// #-1
  409748:	bl	401e00 <exit@plt>
  40974c:	stp	x29, x30, [sp, #-16]!
  409750:	mov	x29, sp
  409754:	mov	x2, x0
  409758:	adrp	x1, 410000 <ferror@plt+0xdc60>
  40975c:	add	x1, x1, #0x8a8
  409760:	adrp	x0, 426000 <ferror@plt+0x23c60>
  409764:	ldr	x0, [x0, #3992]
  409768:	ldr	x0, [x0]
  40976c:	bl	402370 <fprintf@plt>
  409770:	mov	w0, #0xffffffff            	// #-1
  409774:	ldp	x29, x30, [sp], #16
  409778:	ret
  40977c:	stp	x29, x30, [sp, #-32]!
  409780:	mov	x29, sp
  409784:	str	x19, [sp, #16]
  409788:	mov	x19, x0
  40978c:	bl	401df0 <strlen@plt>
  409790:	cmp	x0, #0xf
  409794:	b.hi	4097ac <ferror@plt+0x740c>  // b.pmore
  409798:	mov	x0, x19
  40979c:	bl	408604 <ferror@plt+0x6264>
  4097a0:	ldr	x19, [sp, #16]
  4097a4:	ldp	x29, x30, [sp], #32
  4097a8:	ret
  4097ac:	mov	w0, #0xffffffff            	// #-1
  4097b0:	b	4097a0 <ferror@plt+0x7400>
  4097b4:	stp	x29, x30, [sp, #-16]!
  4097b8:	mov	x29, sp
  4097bc:	bl	408604 <ferror@plt+0x6264>
  4097c0:	ldp	x29, x30, [sp], #16
  4097c4:	ret
  4097c8:	stp	x29, x30, [sp, #-48]!
  4097cc:	mov	x29, sp
  4097d0:	stp	x19, x20, [sp, #16]
  4097d4:	str	x21, [sp, #32]
  4097d8:	mov	x21, x0
  4097dc:	mov	x20, x1
  4097e0:	mov	x0, x1
  4097e4:	bl	40977c <ferror@plt+0x73dc>
  4097e8:	mov	w19, w0
  4097ec:	cbz	w0, 409804 <ferror@plt+0x7464>
  4097f0:	mov	w0, w19
  4097f4:	ldp	x19, x20, [sp, #16]
  4097f8:	ldr	x21, [sp, #32]
  4097fc:	ldp	x29, x30, [sp], #48
  409800:	ret
  409804:	mov	x2, #0x10                  	// #16
  409808:	mov	x1, x20
  40980c:	mov	x0, x21
  409810:	bl	4022c0 <strncpy@plt>
  409814:	b	4097f0 <ferror@plt+0x7450>
  409818:	stp	x29, x30, [sp, #-32]!
  40981c:	mov	x29, sp
  409820:	str	x19, [sp, #16]
  409824:	cbz	x1, 409848 <ferror@plt+0x74a8>
  409828:	add	x19, x1, #0x4
  40982c:	mov	x0, x19
  409830:	bl	40977c <ferror@plt+0x73dc>
  409834:	cmp	w0, #0x0
  409838:	csel	x0, x19, xzr, eq  // eq = none
  40983c:	ldr	x19, [sp, #16]
  409840:	ldp	x29, x30, [sp], #32
  409844:	ret
  409848:	mov	w19, w0
  40984c:	mov	w2, w0
  409850:	adrp	x1, 411000 <ferror@plt+0xec60>
  409854:	add	x1, x1, #0xb40
  409858:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40985c:	ldr	x0, [x0, #3992]
  409860:	ldr	x0, [x0]
  409864:	bl	402370 <fprintf@plt>
  409868:	mov	w0, w19
  40986c:	bl	40b83c <ferror@plt+0x949c>
  409870:	mov	x19, x0
  409874:	b	40982c <ferror@plt+0x748c>
  409878:	ldrb	w2, [x0]
  40987c:	cbz	w2, 4098b0 <ferror@plt+0x7510>
  409880:	ldrb	w2, [x1]
  409884:	cbz	w2, 4098a0 <ferror@plt+0x7500>
  409888:	ldrb	w3, [x0]
  40988c:	cmp	w3, w2
  409890:	b.ne	4098a0 <ferror@plt+0x7500>  // b.any
  409894:	add	x0, x0, #0x1
  409898:	ldrb	w2, [x1, #1]!
  40989c:	cbnz	w2, 409888 <ferror@plt+0x74e8>
  4098a0:	ldrb	w0, [x0]
  4098a4:	cmp	w0, #0x0
  4098a8:	cset	w0, ne  // ne = any
  4098ac:	ret
  4098b0:	mov	w0, #0x1                   	// #1
  4098b4:	b	4098ac <ferror@plt+0x750c>
  4098b8:	stp	x29, x30, [sp, #-48]!
  4098bc:	mov	x29, sp
  4098c0:	stp	x19, x20, [sp, #16]
  4098c4:	stp	x21, x22, [sp, #32]
  4098c8:	add	x21, x0, #0x8
  4098cc:	add	x22, x1, #0x8
  4098d0:	asr	w20, w2, #5
  4098d4:	and	w19, w2, #0x1f
  4098d8:	cmp	wzr, w2, asr #5
  4098dc:	b.eq	4098f8 <ferror@plt+0x7558>  // b.none
  4098e0:	lsl	w2, w20, #2
  4098e4:	sxtw	x2, w2
  4098e8:	mov	x1, x22
  4098ec:	mov	x0, x21
  4098f0:	bl	4020d0 <memcmp@plt>
  4098f4:	cbnz	w0, 409938 <ferror@plt+0x7598>
  4098f8:	cbz	w19, 409924 <ferror@plt+0x7584>
  4098fc:	sxtw	x20, w20
  409900:	neg	w19, w19
  409904:	mov	w2, #0xffffffff            	// #-1
  409908:	lsl	w19, w2, w19
  40990c:	rev	w19, w19
  409910:	ldr	w0, [x21, x20, lsl #2]
  409914:	ldr	w1, [x22, x20, lsl #2]
  409918:	eor	w0, w0, w1
  40991c:	tst	w0, w19
  409920:	cset	w19, ne  // ne = any
  409924:	mov	w0, w19
  409928:	ldp	x19, x20, [sp, #16]
  40992c:	ldp	x21, x22, [sp, #32]
  409930:	ldp	x29, x30, [sp], #48
  409934:	ret
  409938:	mov	w19, #0xffffffff            	// #-1
  40993c:	b	409924 <ferror@plt+0x7584>
  409940:	cbz	x1, 409994 <ferror@plt+0x75f4>
  409944:	stp	x29, x30, [sp, #-304]!
  409948:	mov	x29, sp
  40994c:	str	x19, [sp, #16]
  409950:	mov	x19, x0
  409954:	ldrh	w2, [x0, #6]
  409958:	mov	w0, #0x0                   	// #0
  40995c:	cbz	w2, 409988 <ferror@plt+0x75e8>
  409960:	ldrsh	w3, [x19, #4]
  409964:	cmp	w3, #0x0
  409968:	b.le	409988 <ferror@plt+0x75e8>
  40996c:	add	x0, sp, #0x28
  409970:	bl	409514 <ferror@plt+0x7174>
  409974:	cbnz	w0, 40999c <ferror@plt+0x75fc>
  409978:	ldrsh	w2, [x19, #4]
  40997c:	mov	x1, x19
  409980:	add	x0, sp, #0x28
  409984:	bl	4098b8 <ferror@plt+0x7518>
  409988:	ldr	x19, [sp, #16]
  40998c:	ldp	x29, x30, [sp], #304
  409990:	ret
  409994:	mov	w0, #0x0                   	// #0
  409998:	ret
  40999c:	mov	w0, #0xffffffff            	// #-1
  4099a0:	b	409988 <ferror@plt+0x75e8>
  4099a4:	sub	sp, sp, #0x430
  4099a8:	stp	x29, x30, [sp]
  4099ac:	mov	x29, sp
  4099b0:	stp	x19, x20, [sp, #16]
  4099b4:	adrp	x0, 411000 <ferror@plt+0xec60>
  4099b8:	add	x0, x0, #0xb70
  4099bc:	bl	402320 <getenv@plt>
  4099c0:	cbz	x0, 4099fc <ferror@plt+0x765c>
  4099c4:	adrp	x0, 411000 <ferror@plt+0xec60>
  4099c8:	add	x0, x0, #0xb70
  4099cc:	bl	402320 <getenv@plt>
  4099d0:	mov	w2, #0xa                   	// #10
  4099d4:	mov	x1, #0x0                   	// #0
  4099d8:	bl	402100 <strtol@plt>
  4099dc:	cmp	w0, #0x0
  4099e0:	mov	w19, #0x64                  	// #100
  4099e4:	csel	w19, w0, w19, ne  // ne = any
  4099e8:	mov	w0, w19
  4099ec:	ldp	x19, x20, [sp, #16]
  4099f0:	ldp	x29, x30, [sp]
  4099f4:	add	sp, sp, #0x430
  4099f8:	ret
  4099fc:	adrp	x0, 411000 <ferror@plt+0xec60>
  409a00:	add	x0, x0, #0xb78
  409a04:	bl	402320 <getenv@plt>
  409a08:	cbz	x0, 409a78 <ferror@plt+0x76d8>
  409a0c:	adrp	x0, 411000 <ferror@plt+0xec60>
  409a10:	add	x0, x0, #0xb78
  409a14:	bl	402320 <getenv@plt>
  409a18:	mov	x3, x0
  409a1c:	adrp	x2, 410000 <ferror@plt+0xdc60>
  409a20:	add	x2, x2, #0xab8
  409a24:	mov	x1, #0x3ff                 	// #1023
  409a28:	add	x0, sp, #0x30
  409a2c:	bl	401f00 <snprintf@plt>
  409a30:	adrp	x1, 410000 <ferror@plt+0xdc60>
  409a34:	add	x1, x1, #0x198
  409a38:	add	x0, sp, #0x30
  409a3c:	bl	402200 <fopen64@plt>
  409a40:	mov	x20, x0
  409a44:	mov	w19, #0x64                  	// #100
  409a48:	cbz	x0, 4099e8 <ferror@plt+0x7648>
  409a4c:	add	x3, sp, #0x2c
  409a50:	add	x2, sp, #0x28
  409a54:	adrp	x1, 411000 <ferror@plt+0xec60>
  409a58:	add	x1, x1, #0xbc0
  409a5c:	bl	401f80 <__isoc99_fscanf@plt>
  409a60:	cmp	w0, #0x2
  409a64:	b.eq	409acc <ferror@plt+0x772c>  // b.none
  409a68:	mov	x0, x20
  409a6c:	bl	401f40 <fclose@plt>
  409a70:	mov	w19, #0x64                  	// #100
  409a74:	b	4099e8 <ferror@plt+0x7648>
  409a78:	adrp	x0, 411000 <ferror@plt+0xec60>
  409a7c:	add	x0, x0, #0xb88
  409a80:	bl	402320 <getenv@plt>
  409a84:	cbz	x0, 409ab0 <ferror@plt+0x7710>
  409a88:	adrp	x0, 411000 <ferror@plt+0xec60>
  409a8c:	add	x0, x0, #0xb88
  409a90:	bl	402320 <getenv@plt>
  409a94:	mov	x3, x0
  409a98:	adrp	x2, 411000 <ferror@plt+0xec60>
  409a9c:	add	x2, x2, #0xb98
  409aa0:	mov	x1, #0x3ff                 	// #1023
  409aa4:	add	x0, sp, #0x30
  409aa8:	bl	401f00 <snprintf@plt>
  409aac:	b	409a30 <ferror@plt+0x7690>
  409ab0:	adrp	x0, 411000 <ferror@plt+0xec60>
  409ab4:	add	x0, x0, #0xba8
  409ab8:	ldp	x2, x3, [x0]
  409abc:	stp	x2, x3, [sp, #48]
  409ac0:	ldrb	w0, [x0, #16]
  409ac4:	strb	w0, [sp, #64]
  409ac8:	b	409a30 <ferror@plt+0x7690>
  409acc:	mov	w0, #0x4240                	// #16960
  409ad0:	movk	w0, #0xf, lsl #16
  409ad4:	ldr	w1, [sp, #40]
  409ad8:	cmp	w1, w0
  409adc:	b.ne	409a68 <ferror@plt+0x76c8>  // b.any
  409ae0:	ldr	w19, [sp, #44]
  409ae4:	mov	x0, x20
  409ae8:	bl	401f40 <fclose@plt>
  409aec:	cmp	w19, #0x0
  409af0:	mov	w0, #0x64                  	// #100
  409af4:	csel	w19, w19, w0, ne  // ne = any
  409af8:	b	4099e8 <ferror@plt+0x7648>
  409afc:	stp	x29, x30, [sp, #-16]!
  409b00:	mov	x29, sp
  409b04:	mov	w0, #0x2                   	// #2
  409b08:	bl	402240 <sysconf@plt>
  409b0c:	ldp	x29, x30, [sp], #16
  409b10:	ret
  409b14:	stp	x29, x30, [sp, #-16]!
  409b18:	mov	x29, sp
  409b1c:	mov	x5, x2
  409b20:	mov	x2, x3
  409b24:	cmp	w0, #0x11
  409b28:	b.eq	409b8c <ferror@plt+0x77ec>  // b.none
  409b2c:	b.gt	409b60 <ferror@plt+0x77c0>
  409b30:	cmp	w0, #0x7
  409b34:	b.eq	409b9c <ferror@plt+0x77fc>  // b.none
  409b38:	and	w1, w0, #0xfffffff7
  409b3c:	cmp	w1, #0x2
  409b40:	b.ne	409b54 <ferror@plt+0x77b4>  // b.any
  409b44:	mov	w3, w4
  409b48:	mov	x1, x5
  409b4c:	bl	402390 <inet_ntop@plt>
  409b50:	b	409b84 <ferror@plt+0x77e4>
  409b54:	adrp	x0, 411000 <ferror@plt+0xec60>
  409b58:	add	x0, x0, #0xbd8
  409b5c:	b	409b84 <ferror@plt+0x77e4>
  409b60:	cmp	w0, #0x1c
  409b64:	b.ne	409b7c <ferror@plt+0x77dc>  // b.any
  409b68:	sxtw	x3, w4
  409b6c:	mov	x1, x5
  409b70:	mov	w0, #0x1c                  	// #28
  409b74:	bl	40d06c <ferror@plt+0xaccc>
  409b78:	b	409b84 <ferror@plt+0x77e4>
  409b7c:	adrp	x0, 411000 <ferror@plt+0xec60>
  409b80:	add	x0, x0, #0xbd8
  409b84:	ldp	x29, x30, [sp], #16
  409b88:	ret
  409b8c:	mov	w2, #0xffff                	// #65535
  409b90:	mov	x0, x5
  409b94:	bl	40bb18 <ferror@plt+0x9778>
  409b98:	b	409b84 <ferror@plt+0x77e4>
  409b9c:	ldrh	w0, [x5]
  409ba0:	cmp	w0, #0x2
  409ba4:	b.eq	409bbc <ferror@plt+0x781c>  // b.none
  409ba8:	cmp	w0, #0xa
  409bac:	b.eq	409bd0 <ferror@plt+0x7830>  // b.none
  409bb0:	adrp	x0, 411000 <ferror@plt+0xec60>
  409bb4:	add	x0, x0, #0xbd8
  409bb8:	b	409b84 <ferror@plt+0x77e4>
  409bbc:	mov	w3, w4
  409bc0:	add	x1, x5, #0x4
  409bc4:	mov	w0, #0x2                   	// #2
  409bc8:	bl	402390 <inet_ntop@plt>
  409bcc:	b	409b84 <ferror@plt+0x77e4>
  409bd0:	mov	w3, w4
  409bd4:	add	x1, x5, #0x8
  409bd8:	mov	w0, #0xa                   	// #10
  409bdc:	bl	402390 <inet_ntop@plt>
  409be0:	b	409b84 <ferror@plt+0x77e4>
  409be4:	stp	x29, x30, [sp, #-16]!
  409be8:	mov	x29, sp
  409bec:	mov	w4, #0x100                 	// #256
  409bf0:	adrp	x3, 427000 <ferror@plt+0x24c60>
  409bf4:	add	x3, x3, #0x400
  409bf8:	bl	409b14 <ferror@plt+0x7774>
  409bfc:	ldp	x29, x30, [sp], #16
  409c00:	ret
  409c04:	stp	x29, x30, [sp, #-32]!
  409c08:	mov	x29, sp
  409c0c:	str	x19, [sp, #16]
  409c10:	mov	x19, x0
  409c14:	adrp	x1, 410000 <ferror@plt+0xdc60>
  409c18:	add	x1, x1, #0x288
  409c1c:	bl	4020e0 <strcmp@plt>
  409c20:	mov	w1, #0x2                   	// #2
  409c24:	cbz	w0, 409ca4 <ferror@plt+0x7904>
  409c28:	adrp	x1, 410000 <ferror@plt+0xdc60>
  409c2c:	add	x1, x1, #0x290
  409c30:	mov	x0, x19
  409c34:	bl	4020e0 <strcmp@plt>
  409c38:	mov	w1, #0xa                   	// #10
  409c3c:	cbz	w0, 409ca4 <ferror@plt+0x7904>
  409c40:	adrp	x1, 410000 <ferror@plt+0xdc60>
  409c44:	add	x1, x1, #0x20
  409c48:	mov	x0, x19
  409c4c:	bl	4020e0 <strcmp@plt>
  409c50:	mov	w1, #0x11                  	// #17
  409c54:	cbz	w0, 409ca4 <ferror@plt+0x7904>
  409c58:	adrp	x1, 411000 <ferror@plt+0xec60>
  409c5c:	add	x1, x1, #0xbe0
  409c60:	mov	x0, x19
  409c64:	bl	4020e0 <strcmp@plt>
  409c68:	mov	w1, #0x4                   	// #4
  409c6c:	cbz	w0, 409ca4 <ferror@plt+0x7904>
  409c70:	adrp	x1, 411000 <ferror@plt+0xec60>
  409c74:	add	x1, x1, #0xbe8
  409c78:	mov	x0, x19
  409c7c:	bl	4020e0 <strcmp@plt>
  409c80:	mov	w1, #0x1c                  	// #28
  409c84:	cbz	w0, 409ca4 <ferror@plt+0x7904>
  409c88:	adrp	x1, 411000 <ferror@plt+0xec60>
  409c8c:	add	x1, x1, #0xbf0
  409c90:	mov	x0, x19
  409c94:	bl	4020e0 <strcmp@plt>
  409c98:	cmp	w0, #0x0
  409c9c:	mov	w1, #0x7                   	// #7
  409ca0:	csel	w1, w1, wzr, eq  // eq = none
  409ca4:	mov	w0, w1
  409ca8:	ldr	x19, [sp, #16]
  409cac:	ldp	x29, x30, [sp], #32
  409cb0:	ret
  409cb4:	cmp	w0, #0x2
  409cb8:	b.eq	409cf8 <ferror@plt+0x7958>  // b.none
  409cbc:	cmp	w0, #0xa
  409cc0:	b.eq	409d04 <ferror@plt+0x7964>  // b.none
  409cc4:	cmp	w0, #0x11
  409cc8:	b.eq	409d10 <ferror@plt+0x7970>  // b.none
  409ccc:	cmp	w0, #0x4
  409cd0:	b.eq	409d1c <ferror@plt+0x797c>  // b.none
  409cd4:	cmp	w0, #0x1c
  409cd8:	b.eq	409d28 <ferror@plt+0x7988>  // b.none
  409cdc:	adrp	x2, 411000 <ferror@plt+0xec60>
  409ce0:	add	x2, x2, #0xbf0
  409ce4:	adrp	x1, 411000 <ferror@plt+0xec60>
  409ce8:	add	x1, x1, #0xbd8
  409cec:	cmp	w0, #0x7
  409cf0:	csel	x0, x1, x2, ne  // ne = any
  409cf4:	ret
  409cf8:	adrp	x0, 410000 <ferror@plt+0xdc60>
  409cfc:	add	x0, x0, #0x288
  409d00:	b	409cf4 <ferror@plt+0x7954>
  409d04:	adrp	x0, 410000 <ferror@plt+0xdc60>
  409d08:	add	x0, x0, #0x290
  409d0c:	b	409cf4 <ferror@plt+0x7954>
  409d10:	adrp	x0, 410000 <ferror@plt+0xdc60>
  409d14:	add	x0, x0, #0x20
  409d18:	b	409cf4 <ferror@plt+0x7954>
  409d1c:	adrp	x0, 411000 <ferror@plt+0xec60>
  409d20:	add	x0, x0, #0xbe0
  409d24:	b	409cf4 <ferror@plt+0x7954>
  409d28:	adrp	x0, 411000 <ferror@plt+0xec60>
  409d2c:	add	x0, x0, #0xbe8
  409d30:	b	409cf4 <ferror@plt+0x7954>
  409d34:	stp	x29, x30, [sp, #-48]!
  409d38:	mov	x29, sp
  409d3c:	stp	x19, x20, [sp, #16]
  409d40:	mov	x20, x1
  409d44:	mov	w19, w2
  409d48:	bl	409128 <ferror@plt+0x6d88>
  409d4c:	cbnz	w0, 409d60 <ferror@plt+0x79c0>
  409d50:	mov	w0, #0x0                   	// #0
  409d54:	ldp	x19, x20, [sp, #16]
  409d58:	ldp	x29, x30, [sp], #48
  409d5c:	ret
  409d60:	str	x21, [sp, #32]
  409d64:	adrp	x0, 426000 <ferror@plt+0x23c60>
  409d68:	ldr	x0, [x0, #3992]
  409d6c:	ldr	x21, [x0]
  409d70:	cbnz	w19, 409d98 <ferror@plt+0x79f8>
  409d74:	adrp	x2, 411000 <ferror@plt+0xec60>
  409d78:	add	x2, x2, #0xbf8
  409d7c:	mov	x3, x20
  409d80:	adrp	x1, 411000 <ferror@plt+0xec60>
  409d84:	add	x1, x1, #0xc08
  409d88:	mov	x0, x21
  409d8c:	bl	402370 <fprintf@plt>
  409d90:	mov	w0, #0x1                   	// #1
  409d94:	bl	401e00 <exit@plt>
  409d98:	mov	w0, w19
  409d9c:	bl	409cb4 <ferror@plt+0x7914>
  409da0:	mov	x2, x0
  409da4:	b	409d7c <ferror@plt+0x79dc>
  409da8:	stp	x29, x30, [sp, #-48]!
  409dac:	mov	x29, sp
  409db0:	stp	x19, x20, [sp, #16]
  409db4:	mov	x20, x1
  409db8:	cmp	w2, #0x11
  409dbc:	b.eq	409ddc <ferror@plt+0x7a3c>  // b.none
  409dc0:	mov	w19, w2
  409dc4:	bl	409424 <ferror@plt+0x7084>
  409dc8:	cbnz	w0, 409e04 <ferror@plt+0x7a64>
  409dcc:	mov	w0, #0x0                   	// #0
  409dd0:	ldp	x19, x20, [sp, #16]
  409dd4:	ldp	x29, x30, [sp], #48
  409dd8:	ret
  409ddc:	str	x21, [sp, #32]
  409de0:	mov	x2, x1
  409de4:	adrp	x1, 411000 <ferror@plt+0xec60>
  409de8:	add	x1, x1, #0xc40
  409dec:	adrp	x0, 426000 <ferror@plt+0x23c60>
  409df0:	ldr	x0, [x0, #3992]
  409df4:	ldr	x0, [x0]
  409df8:	bl	402370 <fprintf@plt>
  409dfc:	mov	w0, #0x1                   	// #1
  409e00:	bl	401e00 <exit@plt>
  409e04:	str	x21, [sp, #32]
  409e08:	adrp	x0, 426000 <ferror@plt+0x23c60>
  409e0c:	ldr	x0, [x0, #3992]
  409e10:	ldr	x21, [x0]
  409e14:	cbnz	w19, 409e3c <ferror@plt+0x7a9c>
  409e18:	adrp	x2, 411000 <ferror@plt+0xec60>
  409e1c:	add	x2, x2, #0xbf8
  409e20:	mov	x3, x20
  409e24:	adrp	x1, 411000 <ferror@plt+0xec60>
  409e28:	add	x1, x1, #0xc88
  409e2c:	mov	x0, x21
  409e30:	bl	402370 <fprintf@plt>
  409e34:	mov	w0, #0x1                   	// #1
  409e38:	bl	401e00 <exit@plt>
  409e3c:	mov	w0, w19
  409e40:	bl	409cb4 <ferror@plt+0x7914>
  409e44:	mov	x2, x0
  409e48:	b	409e20 <ferror@plt+0x7a80>
  409e4c:	stp	x29, x30, [sp, #-112]!
  409e50:	mov	x29, sp
  409e54:	stp	x19, x20, [sp, #16]
  409e58:	stp	x21, x22, [sp, #32]
  409e5c:	stp	x23, x24, [sp, #48]
  409e60:	mov	w21, w0
  409e64:	mov	w19, w1
  409e68:	mov	x22, x2
  409e6c:	str	x3, [sp, #96]
  409e70:	mov	w23, w4
  409e74:	adrp	x0, 426000 <ferror@plt+0x23c60>
  409e78:	ldr	x0, [x0, #4064]
  409e7c:	ldr	w0, [x0]
  409e80:	cbz	w0, 409f10 <ferror@plt+0x7b70>
  409e84:	cmp	w1, #0x0
  409e88:	b.le	409ef0 <ferror@plt+0x7b50>
  409e8c:	stp	x25, x26, [sp, #64]
  409e90:	stp	x27, x28, [sp, #80]
  409e94:	cmp	w21, #0xa
  409e98:	b.eq	409f3c <ferror@plt+0x7b9c>  // b.none
  409e9c:	mov	w26, w21
  409ea0:	mov	w25, w19
  409ea4:	mov	x27, x22
  409ea8:	sxtw	x28, w25
  409eac:	add	x0, x27, x28
  409eb0:	ldur	w1, [x0, #-4]
  409eb4:	mov	w24, #0xff01                	// #65281
  409eb8:	movk	w24, #0xff00, lsl #16
  409ebc:	umull	x24, w1, w24
  409ec0:	lsr	x24, x24, #40
  409ec4:	add	w2, w24, w24, lsl #8
  409ec8:	sub	w24, w1, w2
  409ecc:	adrp	x0, 427000 <ferror@plt+0x24c60>
  409ed0:	add	x0, x0, #0x400
  409ed4:	sub	w1, w1, w2
  409ed8:	add	x0, x0, #0x100
  409edc:	ldr	x0, [x0, x1, lsl #3]
  409ee0:	str	x0, [sp, #104]
  409ee4:	cbz	x0, 409fd4 <ferror@plt+0x7c34>
  409ee8:	mov	x20, x0
  409eec:	b	409fa0 <ferror@plt+0x7c00>
  409ef0:	mov	w0, w21
  409ef4:	bl	4090d8 <ferror@plt+0x6d38>
  409ef8:	add	w19, w0, #0x7
  409efc:	cmp	w0, #0x0
  409f00:	csel	w19, w19, w0, lt  // lt = tstop
  409f04:	asr	w19, w19, #3
  409f08:	cmp	w0, #0x7
  409f0c:	b.gt	409e8c <ferror@plt+0x7aec>
  409f10:	mov	w4, w23
  409f14:	ldr	x3, [sp, #96]
  409f18:	mov	x2, x22
  409f1c:	mov	w1, w19
  409f20:	mov	w0, w21
  409f24:	bl	409b14 <ferror@plt+0x7774>
  409f28:	ldp	x19, x20, [sp, #16]
  409f2c:	ldp	x21, x22, [sp, #32]
  409f30:	ldp	x23, x24, [sp, #48]
  409f34:	ldp	x29, x30, [sp], #112
  409f38:	ret
  409f3c:	ldr	w0, [x22]
  409f40:	cbnz	w0, 409f78 <ferror@plt+0x7bd8>
  409f44:	ldr	w0, [x22, #4]
  409f48:	cbnz	w0, 409f88 <ferror@plt+0x7be8>
  409f4c:	ldr	w0, [x22, #8]
  409f50:	cmn	w0, #0x10, lsl #12
  409f54:	b.eq	409f68 <ferror@plt+0x7bc8>  // b.none
  409f58:	mov	w26, w21
  409f5c:	mov	w25, w19
  409f60:	mov	x27, x22
  409f64:	b	409ea8 <ferror@plt+0x7b08>
  409f68:	add	x27, x22, #0xc
  409f6c:	mov	w26, #0x2                   	// #2
  409f70:	mov	w25, #0x4                   	// #4
  409f74:	b	409ea8 <ferror@plt+0x7b08>
  409f78:	mov	w26, w21
  409f7c:	mov	w25, w19
  409f80:	mov	x27, x22
  409f84:	b	409ea8 <ferror@plt+0x7b08>
  409f88:	mov	w26, w21
  409f8c:	mov	w25, w19
  409f90:	mov	x27, x22
  409f94:	b	409ea8 <ferror@plt+0x7b08>
  409f98:	ldr	x20, [x20]
  409f9c:	cbz	x20, 409fd4 <ferror@plt+0x7c34>
  409fa0:	ldrh	w0, [x20, #22]
  409fa4:	cmp	w0, w26
  409fa8:	b.ne	409f98 <ferror@plt+0x7bf8>  // b.any
  409fac:	ldrh	w0, [x20, #18]
  409fb0:	cmp	w25, w0
  409fb4:	b.ne	409f98 <ferror@plt+0x7bf8>  // b.any
  409fb8:	mov	x2, x28
  409fbc:	mov	x1, x27
  409fc0:	add	x0, x20, #0x18
  409fc4:	bl	4020d0 <memcmp@plt>
  409fc8:	cbnz	w0, 409f98 <ferror@plt+0x7bf8>
  409fcc:	ldr	x0, [x20, #8]
  409fd0:	b	40a060 <ferror@plt+0x7cc0>
  409fd4:	mov	x0, #0x118                 	// #280
  409fd8:	bl	401f60 <malloc@plt>
  409fdc:	mov	x20, x0
  409fe0:	cbz	x0, 40a088 <ferror@plt+0x7ce8>
  409fe4:	strh	w26, [x0, #22]
  409fe8:	strh	w25, [x0, #18]
  409fec:	str	xzr, [x0, #8]
  409ff0:	mov	x2, x28
  409ff4:	mov	x1, x27
  409ff8:	add	x0, x0, #0x18
  409ffc:	bl	401db0 <memcpy@plt>
  40a000:	ldr	x0, [sp, #104]
  40a004:	str	x0, [x20]
  40a008:	adrp	x0, 427000 <ferror@plt+0x24c60>
  40a00c:	add	x0, x0, #0x400
  40a010:	add	x1, x0, #0x100
  40a014:	str	x20, [x1, w24, uxtw #3]
  40a018:	ldr	w1, [x0, #2312]
  40a01c:	add	w1, w1, #0x1
  40a020:	str	w1, [x0, #2312]
  40a024:	cmp	w1, #0x1
  40a028:	b.eq	40a070 <ferror@plt+0x7cd0>  // b.none
  40a02c:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40a030:	ldr	x0, [x0, #4016]
  40a034:	ldr	x0, [x0]
  40a038:	bl	4021e0 <fflush@plt>
  40a03c:	mov	w2, w26
  40a040:	mov	w1, w25
  40a044:	mov	x0, x27
  40a048:	bl	402130 <gethostbyaddr@plt>
  40a04c:	cbz	x0, 40a05c <ferror@plt+0x7cbc>
  40a050:	ldr	x0, [x0]
  40a054:	bl	402030 <strdup@plt>
  40a058:	str	x0, [x20, #8]
  40a05c:	ldr	x0, [x20, #8]
  40a060:	cbz	x0, 40a07c <ferror@plt+0x7cdc>
  40a064:	ldp	x25, x26, [sp, #64]
  40a068:	ldp	x27, x28, [sp, #80]
  40a06c:	b	409f28 <ferror@plt+0x7b88>
  40a070:	mov	w0, #0x1                   	// #1
  40a074:	bl	401e60 <sethostent@plt>
  40a078:	b	40a02c <ferror@plt+0x7c8c>
  40a07c:	ldp	x25, x26, [sp, #64]
  40a080:	ldp	x27, x28, [sp, #80]
  40a084:	b	409f10 <ferror@plt+0x7b70>
  40a088:	ldp	x25, x26, [sp, #64]
  40a08c:	ldp	x27, x28, [sp, #80]
  40a090:	b	409f10 <ferror@plt+0x7b70>
  40a094:	stp	x29, x30, [sp, #-16]!
  40a098:	mov	x29, sp
  40a09c:	mov	w4, #0x100                 	// #256
  40a0a0:	adrp	x3, 427000 <ferror@plt+0x24c60>
  40a0a4:	add	x3, x3, #0x400
  40a0a8:	add	x3, x3, #0x910
  40a0ac:	bl	409e4c <ferror@plt+0x7aac>
  40a0b0:	ldp	x29, x30, [sp], #16
  40a0b4:	ret
  40a0b8:	stp	x29, x30, [sp, #-80]!
  40a0bc:	mov	x29, sp
  40a0c0:	str	x25, [sp, #64]
  40a0c4:	mov	x25, x2
  40a0c8:	cmp	w1, #0x0
  40a0cc:	ccmp	w3, #0x2, #0x4, gt
  40a0d0:	b.le	40a13c <ferror@plt+0x7d9c>
  40a0d4:	stp	x19, x20, [sp, #16]
  40a0d8:	stp	x21, x22, [sp, #32]
  40a0dc:	stp	x23, x24, [sp, #48]
  40a0e0:	mov	w23, w1
  40a0e4:	mov	x20, x2
  40a0e8:	mov	x19, #0x1                   	// #1
  40a0ec:	sub	x22, x0, #0x1
  40a0f0:	adrp	x24, 411000 <ferror@plt+0xec60>
  40a0f4:	add	x24, x24, #0xcb8
  40a0f8:	add	w21, w3, w2
  40a0fc:	ldrb	w2, [x22, x19]
  40a100:	mov	x1, x24
  40a104:	mov	x0, x20
  40a108:	bl	401e90 <sprintf@plt>
  40a10c:	add	x20, x20, #0x2
  40a110:	sub	w0, w21, w20
  40a114:	cmp	w0, #0x2
  40a118:	cset	w0, le
  40a11c:	cmp	w23, w19
  40a120:	cset	w3, le
  40a124:	orr	w0, w0, w3
  40a128:	add	x19, x19, #0x1
  40a12c:	cbz	w0, 40a0fc <ferror@plt+0x7d5c>
  40a130:	ldp	x19, x20, [sp, #16]
  40a134:	ldp	x21, x22, [sp, #32]
  40a138:	ldp	x23, x24, [sp, #48]
  40a13c:	mov	x0, x25
  40a140:	ldr	x25, [sp, #64]
  40a144:	ldp	x29, x30, [sp], #80
  40a148:	ret
  40a14c:	stp	x29, x30, [sp, #-128]!
  40a150:	mov	x29, sp
  40a154:	stp	x19, x20, [sp, #16]
  40a158:	stp	x23, x24, [sp, #48]
  40a15c:	stp	x27, x28, [sp, #80]
  40a160:	mov	x20, x0
  40a164:	mov	x23, x1
  40a168:	str	x1, [sp, #104]
  40a16c:	mov	w19, w2
  40a170:	mov	x28, x3
  40a174:	bl	401df0 <strlen@plt>
  40a178:	tbnz	w0, #0, 40a25c <ferror@plt+0x7ebc>
  40a17c:	mov	w27, w19
  40a180:	cbz	w19, 40a248 <ferror@plt+0x7ea8>
  40a184:	stp	x21, x22, [sp, #32]
  40a188:	stp	x25, x26, [sp, #64]
  40a18c:	mov	w21, #0x0                   	// #0
  40a190:	add	x22, sp, #0x70
  40a194:	mov	x26, #0x2                   	// #2
  40a198:	add	x25, sp, #0x78
  40a19c:	mov	w24, #0x10                  	// #16
  40a1a0:	mov	x0, x20
  40a1a4:	bl	401df0 <strlen@plt>
  40a1a8:	cmp	x0, #0x1
  40a1ac:	b.ls	40a23c <ferror@plt+0x7e9c>  // b.plast
  40a1b0:	mov	x2, x26
  40a1b4:	mov	x1, x20
  40a1b8:	mov	x0, x22
  40a1bc:	bl	4022c0 <strncpy@plt>
  40a1c0:	strb	wzr, [sp, #114]
  40a1c4:	bl	402310 <__errno_location@plt>
  40a1c8:	mov	x19, x0
  40a1cc:	str	wzr, [x0]
  40a1d0:	mov	w2, w24
  40a1d4:	mov	x1, x25
  40a1d8:	mov	x0, x22
  40a1dc:	bl	401de0 <strtoul@plt>
  40a1e0:	ldr	w1, [x19]
  40a1e4:	cmp	w0, #0xff
  40a1e8:	ccmp	w1, #0x0, #0x0, ls  // ls = plast
  40a1ec:	b.ne	40a21c <ferror@plt+0x7e7c>  // b.any
  40a1f0:	ldr	x1, [sp, #120]
  40a1f4:	ldrb	w1, [x1]
  40a1f8:	cbnz	w1, 40a21c <ferror@plt+0x7e7c>
  40a1fc:	add	w21, w21, #0x1
  40a200:	strb	w0, [x23], #1
  40a204:	add	x20, x20, #0x2
  40a208:	cmp	w21, w27
  40a20c:	b.ne	40a1a0 <ferror@plt+0x7e00>  // b.any
  40a210:	ldp	x21, x22, [sp, #32]
  40a214:	ldp	x25, x26, [sp, #64]
  40a218:	b	40a248 <ferror@plt+0x7ea8>
  40a21c:	mov	x0, #0x0                   	// #0
  40a220:	ldp	x21, x22, [sp, #32]
  40a224:	ldp	x25, x26, [sp, #64]
  40a228:	ldp	x19, x20, [sp, #16]
  40a22c:	ldp	x23, x24, [sp, #48]
  40a230:	ldp	x27, x28, [sp, #80]
  40a234:	ldp	x29, x30, [sp], #128
  40a238:	ret
  40a23c:	mov	w27, w21
  40a240:	ldp	x21, x22, [sp, #32]
  40a244:	ldp	x25, x26, [sp, #64]
  40a248:	ldr	x1, [sp, #104]
  40a24c:	mov	x0, x1
  40a250:	cbz	x28, 40a228 <ferror@plt+0x7e88>
  40a254:	str	w27, [x28]
  40a258:	b	40a228 <ferror@plt+0x7e88>
  40a25c:	mov	x0, #0x0                   	// #0
  40a260:	b	40a228 <ferror@plt+0x7e88>
  40a264:	cmp	w2, #0x0
  40a268:	b.le	40a2d0 <ferror@plt+0x7f30>
  40a26c:	stp	x29, x30, [sp, #-48]!
  40a270:	mov	x29, sp
  40a274:	stp	x19, x20, [sp, #16]
  40a278:	str	x21, [sp, #32]
  40a27c:	mov	x19, x1
  40a280:	add	x20, x0, #0x1
  40a284:	add	x1, x1, #0x1
  40a288:	sub	w2, w2, #0x1
  40a28c:	add	x21, x1, x2
  40a290:	ldurb	w0, [x20, #-1]
  40a294:	bl	408854 <ferror@plt+0x64b4>
  40a298:	tbnz	w0, #31, 40a2d8 <ferror@plt+0x7f38>
  40a29c:	ubfiz	w0, w0, #4, #4
  40a2a0:	strb	w0, [x19]
  40a2a4:	ldrb	w0, [x20]
  40a2a8:	bl	408854 <ferror@plt+0x64b4>
  40a2ac:	tbnz	w0, #31, 40a2ec <ferror@plt+0x7f4c>
  40a2b0:	ldrb	w1, [x19]
  40a2b4:	orr	w0, w0, w1
  40a2b8:	strb	w0, [x19], #1
  40a2bc:	add	x20, x20, #0x2
  40a2c0:	cmp	x19, x21
  40a2c4:	b.ne	40a290 <ferror@plt+0x7ef0>  // b.any
  40a2c8:	mov	w0, #0x0                   	// #0
  40a2cc:	b	40a2dc <ferror@plt+0x7f3c>
  40a2d0:	mov	w0, #0x0                   	// #0
  40a2d4:	ret
  40a2d8:	mov	w0, #0xffffffff            	// #-1
  40a2dc:	ldp	x19, x20, [sp, #16]
  40a2e0:	ldr	x21, [sp, #32]
  40a2e4:	ldp	x29, x30, [sp], #48
  40a2e8:	ret
  40a2ec:	mov	w0, #0xffffffff            	// #-1
  40a2f0:	b	40a2dc <ferror@plt+0x7f3c>
  40a2f4:	stp	x29, x30, [sp, #-96]!
  40a2f8:	mov	x29, sp
  40a2fc:	stp	x19, x20, [sp, #16]
  40a300:	stp	x21, x22, [sp, #32]
  40a304:	stp	x23, x24, [sp, #48]
  40a308:	str	x25, [sp, #64]
  40a30c:	str	x0, [sp, #88]
  40a310:	mov	x21, x1
  40a314:	mov	x22, x2
  40a318:	rev16	w3, w0
  40a31c:	and	w3, w3, #0xffff
  40a320:	add	x20, sp, #0x58
  40a324:	add	x25, x20, #0x6
  40a328:	mov	x19, #0x0                   	// #0
  40a32c:	adrp	x24, 411000 <ferror@plt+0xec60>
  40a330:	add	x24, x24, #0xcc0
  40a334:	adrp	x23, 411000 <ferror@plt+0xec60>
  40a338:	add	x23, x23, #0xcc8
  40a33c:	mov	x4, x24
  40a340:	mov	x2, x23
  40a344:	sub	x1, x22, x19
  40a348:	add	x0, x21, x19
  40a34c:	bl	401f00 <snprintf@plt>
  40a350:	tbnz	w0, #31, 40a394 <ferror@plt+0x7ff4>
  40a354:	add	x19, x19, w0, sxtw
  40a358:	ldrh	w3, [x20, #2]!
  40a35c:	rev16	w3, w3
  40a360:	and	w3, w3, #0xffff
  40a364:	cmp	x25, x20
  40a368:	b.ne	40a33c <ferror@plt+0x7f9c>  // b.any
  40a36c:	adrp	x4, 411000 <ferror@plt+0xec60>
  40a370:	add	x4, x4, #0xa78
  40a374:	adrp	x2, 411000 <ferror@plt+0xec60>
  40a378:	add	x2, x2, #0xcc8
  40a37c:	sub	x1, x22, x19
  40a380:	add	x0, x21, x19
  40a384:	bl	401f00 <snprintf@plt>
  40a388:	add	x19, x19, w0, sxtw
  40a38c:	cmp	w0, #0x0
  40a390:	csel	w0, w19, w0, ge  // ge = tcont
  40a394:	ldp	x19, x20, [sp, #16]
  40a398:	ldp	x21, x22, [sp, #32]
  40a39c:	ldp	x23, x24, [sp, #48]
  40a3a0:	ldr	x25, [sp, #64]
  40a3a4:	ldp	x29, x30, [sp], #96
  40a3a8:	ret
  40a3ac:	cbz	x1, 40a454 <ferror@plt+0x80b4>
  40a3b0:	stp	x29, x30, [sp, #-64]!
  40a3b4:	mov	x29, sp
  40a3b8:	stp	x19, x20, [sp, #16]
  40a3bc:	stp	x21, x22, [sp, #32]
  40a3c0:	stp	x23, x24, [sp, #48]
  40a3c4:	mov	x21, x0
  40a3c8:	mov	x19, x1
  40a3cc:	mov	x24, x2
  40a3d0:	bl	4020f0 <__ctype_b_loc@plt>
  40a3d4:	mov	x22, x0
  40a3d8:	mov	x20, x21
  40a3dc:	add	x21, x21, x19
  40a3e0:	adrp	x23, 411000 <ferror@plt+0xec60>
  40a3e4:	add	x23, x23, #0xcd0
  40a3e8:	b	40a404 <ferror@plt+0x8064>
  40a3ec:	mov	w1, w19
  40a3f0:	mov	x0, x23
  40a3f4:	bl	4022f0 <printf@plt>
  40a3f8:	add	x20, x20, #0x1
  40a3fc:	cmp	x20, x21
  40a400:	b.eq	40a440 <ferror@plt+0x80a0>  // b.none
  40a404:	ldrb	w19, [x20]
  40a408:	and	x3, x19, #0xff
  40a40c:	ldr	x1, [x22]
  40a410:	ldrh	w1, [x1, x3, lsl #1]
  40a414:	and	w1, w1, #0x4000
  40a418:	cmp	w19, #0x5c
  40a41c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40a420:	b.eq	40a3ec <ferror@plt+0x804c>  // b.none
  40a424:	mov	w1, w19
  40a428:	mov	x0, x24
  40a42c:	bl	4021a0 <strchr@plt>
  40a430:	cbnz	x0, 40a3ec <ferror@plt+0x804c>
  40a434:	mov	w0, w19
  40a438:	bl	402330 <putchar@plt>
  40a43c:	b	40a3f8 <ferror@plt+0x8058>
  40a440:	ldp	x19, x20, [sp, #16]
  40a444:	ldp	x21, x22, [sp, #32]
  40a448:	ldp	x23, x24, [sp, #48]
  40a44c:	ldp	x29, x30, [sp], #64
  40a450:	ret
  40a454:	ret
  40a458:	stp	x29, x30, [sp, #-96]!
  40a45c:	mov	x29, sp
  40a460:	stp	x19, x20, [sp, #16]
  40a464:	mov	x20, x0
  40a468:	add	x19, sp, #0x50
  40a46c:	mov	x1, #0x0                   	// #0
  40a470:	mov	x0, x19
  40a474:	bl	401fd0 <gettimeofday@plt>
  40a478:	mov	x0, x19
  40a47c:	bl	401f30 <localtime@plt>
  40a480:	adrp	x1, 426000 <ferror@plt+0x23c60>
  40a484:	ldr	x1, [x1, #4032]
  40a488:	ldr	w1, [x1]
  40a48c:	cbz	w1, 40a4d4 <ferror@plt+0x8134>
  40a490:	add	x19, sp, #0x28
  40a494:	mov	x3, x0
  40a498:	adrp	x2, 411000 <ferror@plt+0xec60>
  40a49c:	add	x2, x2, #0xcd8
  40a4a0:	mov	x1, #0x28                  	// #40
  40a4a4:	mov	x0, x19
  40a4a8:	bl	401ed0 <strftime@plt>
  40a4ac:	ldr	x3, [sp, #88]
  40a4b0:	mov	x2, x19
  40a4b4:	adrp	x1, 411000 <ferror@plt+0xec60>
  40a4b8:	add	x1, x1, #0xcf0
  40a4bc:	mov	x0, x20
  40a4c0:	bl	402370 <fprintf@plt>
  40a4c4:	mov	w0, #0x0                   	// #0
  40a4c8:	ldp	x19, x20, [sp, #16]
  40a4cc:	ldp	x29, x30, [sp], #96
  40a4d0:	ret
  40a4d4:	bl	402260 <asctime@plt>
  40a4d8:	mov	x19, x0
  40a4dc:	bl	401df0 <strlen@plt>
  40a4e0:	add	x0, x19, x0
  40a4e4:	sturb	wzr, [x0, #-1]
  40a4e8:	ldr	x3, [sp, #88]
  40a4ec:	mov	x2, x19
  40a4f0:	adrp	x1, 411000 <ferror@plt+0xec60>
  40a4f4:	add	x1, x1, #0xd00
  40a4f8:	mov	x0, x20
  40a4fc:	bl	402370 <fprintf@plt>
  40a500:	b	40a4c4 <ferror@plt+0x8124>
  40a504:	stp	x29, x30, [sp, #-128]!
  40a508:	mov	x29, sp
  40a50c:	stp	x19, x20, [sp, #16]
  40a510:	stp	x21, x22, [sp, #32]
  40a514:	mov	x20, x0
  40a518:	mov	x19, x1
  40a51c:	ldr	x0, [x2, #40]
  40a520:	mov	w21, #0x0                   	// #0
  40a524:	cbz	x0, 40a614 <ferror@plt+0x8274>
  40a528:	ldr	w21, [x0, #4]
  40a52c:	cbz	w21, 40a5dc <ferror@plt+0x823c>
  40a530:	str	x23, [sp, #48]
  40a534:	ldr	x23, [x2, #296]
  40a538:	cbz	x23, 40a58c <ferror@plt+0x81ec>
  40a53c:	bl	40c378 <ferror@plt+0x9fd8>
  40a540:	and	w0, w0, #0xff
  40a544:	cbz	w0, 40a570 <ferror@plt+0x81d0>
  40a548:	mov	w4, w21
  40a54c:	mov	x3, #0x0                   	// #0
  40a550:	adrp	x2, 411000 <ferror@plt+0xec60>
  40a554:	add	x2, x2, #0xd20
  40a558:	mov	w1, #0x6                   	// #6
  40a55c:	mov	w0, #0x2                   	// #2
  40a560:	bl	40c4b4 <ferror@plt+0xa114>
  40a564:	mov	w21, #0x0                   	// #0
  40a568:	ldr	x23, [sp, #48]
  40a56c:	b	40a614 <ferror@plt+0x8274>
  40a570:	mov	w0, w21
  40a574:	bl	40b83c <ferror@plt+0x949c>
  40a578:	mov	x22, x0
  40a57c:	mov	w21, #0x0                   	// #0
  40a580:	cbnz	x22, 40a668 <ferror@plt+0x82c8>
  40a584:	ldr	x23, [sp, #48]
  40a588:	b	40a614 <ferror@plt+0x8274>
  40a58c:	mov	w0, w21
  40a590:	bl	40b878 <ferror@plt+0x94d8>
  40a594:	mov	x22, x0
  40a598:	bl	40c378 <ferror@plt+0x9fd8>
  40a59c:	and	w0, w0, #0xff
  40a5a0:	cbnz	w0, 40a5b8 <ferror@plt+0x8218>
  40a5a4:	mov	w0, w21
  40a5a8:	bl	40b960 <ferror@plt+0x95c0>
  40a5ac:	eor	w21, w0, #0x1
  40a5b0:	and	w21, w21, #0x1
  40a5b4:	b	40a580 <ferror@plt+0x81e0>
  40a5b8:	mov	x4, x22
  40a5bc:	mov	x3, #0x0                   	// #0
  40a5c0:	adrp	x2, 410000 <ferror@plt+0xdc60>
  40a5c4:	add	x2, x2, #0x20
  40a5c8:	mov	w1, #0x6                   	// #6
  40a5cc:	mov	w0, #0x2                   	// #2
  40a5d0:	bl	40c988 <ferror@plt+0xa5e8>
  40a5d4:	mov	x22, x23
  40a5d8:	b	40a5a4 <ferror@plt+0x8204>
  40a5dc:	bl	40c378 <ferror@plt+0x9fd8>
  40a5e0:	and	w0, w0, #0xff
  40a5e4:	cbnz	w0, 40a644 <ferror@plt+0x82a4>
  40a5e8:	mov	w21, #0x0                   	// #0
  40a5ec:	adrp	x22, 411000 <ferror@plt+0xec60>
  40a5f0:	add	x22, x22, #0xd18
  40a5f4:	add	x0, sp, #0x40
  40a5f8:	mov	x4, x22
  40a5fc:	mov	x3, x19
  40a600:	adrp	x2, 411000 <ferror@plt+0xec60>
  40a604:	add	x2, x2, #0xd30
  40a608:	mov	x1, #0x40                  	// #64
  40a60c:	mov	x19, x0
  40a610:	bl	401f00 <snprintf@plt>
  40a614:	mov	x4, x19
  40a618:	mov	x3, x20
  40a61c:	adrp	x2, 410000 <ferror@plt+0xdc60>
  40a620:	add	x2, x2, #0x460
  40a624:	mov	w1, #0x0                   	// #0
  40a628:	mov	w0, #0x4                   	// #4
  40a62c:	bl	40c988 <ferror@plt+0xa5e8>
  40a630:	mov	w0, w21
  40a634:	ldp	x19, x20, [sp, #16]
  40a638:	ldp	x21, x22, [sp, #32]
  40a63c:	ldp	x29, x30, [sp], #128
  40a640:	ret
  40a644:	mov	x4, #0x0                   	// #0
  40a648:	mov	x3, #0x0                   	// #0
  40a64c:	adrp	x2, 410000 <ferror@plt+0xdc60>
  40a650:	add	x2, x2, #0x20
  40a654:	mov	w1, #0x6                   	// #6
  40a658:	mov	w0, #0x2                   	// #2
  40a65c:	bl	40cc68 <ferror@plt+0xa8c8>
  40a660:	mov	w21, #0x0                   	// #0
  40a664:	b	40a614 <ferror@plt+0x8274>
  40a668:	ldr	x23, [sp, #48]
  40a66c:	b	40a5f4 <ferror@plt+0x8254>
  40a670:	stp	x29, x30, [sp, #-112]!
  40a674:	mov	x29, sp
  40a678:	stp	x19, x20, [sp, #16]
  40a67c:	stp	x21, x22, [sp, #32]
  40a680:	stp	x23, x24, [sp, #48]
  40a684:	mov	x20, x0
  40a688:	mov	x24, x1
  40a68c:	mov	x23, x2
  40a690:	mov	x3, x2
  40a694:	mov	w2, #0xa                   	// #10
  40a698:	bl	402340 <__getdelim@plt>
  40a69c:	mov	x21, x0
  40a6a0:	tbnz	x0, #63, 40a804 <ferror@plt+0x8464>
  40a6a4:	stp	x25, x26, [sp, #64]
  40a6a8:	stp	x27, x28, [sp, #80]
  40a6ac:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40a6b0:	ldr	x0, [x0, #4000]
  40a6b4:	ldr	w1, [x0]
  40a6b8:	add	w1, w1, #0x1
  40a6bc:	str	w1, [x0]
  40a6c0:	mov	w1, #0x23                  	// #35
  40a6c4:	ldr	x0, [x20]
  40a6c8:	bl	4021a0 <strchr@plt>
  40a6cc:	cbz	x0, 40a6d4 <ferror@plt+0x8334>
  40a6d0:	strb	wzr, [x0]
  40a6d4:	adrp	x25, 411000 <ferror@plt+0xec60>
  40a6d8:	add	x25, x25, #0xd68
  40a6dc:	add	x27, sp, #0x68
  40a6e0:	add	x26, sp, #0x60
  40a6e4:	adrp	x22, 426000 <ferror@plt+0x23c60>
  40a6e8:	ldr	x22, [x22, #4000]
  40a6ec:	b	40a768 <ferror@plt+0x83c8>
  40a6f0:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40a6f4:	ldr	x0, [x0, #3992]
  40a6f8:	ldr	x3, [x0]
  40a6fc:	mov	x2, #0x1a                  	// #26
  40a700:	mov	x1, #0x1                   	// #1
  40a704:	adrp	x0, 411000 <ferror@plt+0xec60>
  40a708:	add	x0, x0, #0xd38
  40a70c:	bl	4021c0 <fwrite@plt>
  40a710:	mov	x21, x19
  40a714:	ldp	x25, x26, [sp, #64]
  40a718:	ldp	x27, x28, [sp, #80]
  40a71c:	b	40a804 <ferror@plt+0x8464>
  40a720:	ldr	x0, [x20]
  40a724:	bl	401df0 <strlen@plt>
  40a728:	mov	x28, x0
  40a72c:	ldr	x0, [sp, #96]
  40a730:	bl	401df0 <strlen@plt>
  40a734:	add	x1, x28, x0
  40a738:	add	x1, x1, #0x1
  40a73c:	str	x1, [x24]
  40a740:	ldr	x0, [x20]
  40a744:	bl	402010 <realloc@plt>
  40a748:	str	x0, [x20]
  40a74c:	cbz	x0, 40a7c8 <ferror@plt+0x8428>
  40a750:	sub	x19, x19, #0x2
  40a754:	add	x21, x21, x19
  40a758:	ldr	x1, [sp, #96]
  40a75c:	bl	401fa0 <strcat@plt>
  40a760:	ldr	x0, [sp, #96]
  40a764:	bl	402150 <free@plt>
  40a768:	mov	x1, x25
  40a76c:	ldr	x0, [x20]
  40a770:	bl	4022a0 <strstr@plt>
  40a774:	mov	x28, x0
  40a778:	cbz	x0, 40a7fc <ferror@plt+0x845c>
  40a77c:	str	xzr, [sp, #96]
  40a780:	str	xzr, [sp, #104]
  40a784:	mov	x3, x23
  40a788:	mov	w2, #0xa                   	// #10
  40a78c:	mov	x1, x27
  40a790:	mov	x0, x26
  40a794:	bl	402340 <__getdelim@plt>
  40a798:	mov	x19, x0
  40a79c:	tbnz	x0, #63, 40a6f0 <ferror@plt+0x8350>
  40a7a0:	ldr	w0, [x22]
  40a7a4:	add	w0, w0, #0x1
  40a7a8:	str	w0, [x22]
  40a7ac:	strb	wzr, [x28]
  40a7b0:	mov	w1, #0x23                  	// #35
  40a7b4:	ldr	x0, [sp, #96]
  40a7b8:	bl	4021a0 <strchr@plt>
  40a7bc:	cbz	x0, 40a720 <ferror@plt+0x8380>
  40a7c0:	strb	wzr, [x0]
  40a7c4:	b	40a720 <ferror@plt+0x8380>
  40a7c8:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40a7cc:	ldr	x0, [x0, #3992]
  40a7d0:	ldr	x3, [x0]
  40a7d4:	mov	x2, #0xe                   	// #14
  40a7d8:	mov	x1, #0x1                   	// #1
  40a7dc:	adrp	x0, 411000 <ferror@plt+0xec60>
  40a7e0:	add	x0, x0, #0xd58
  40a7e4:	bl	4021c0 <fwrite@plt>
  40a7e8:	str	xzr, [x24]
  40a7ec:	mov	x21, #0xffffffffffffffff    	// #-1
  40a7f0:	ldp	x25, x26, [sp, #64]
  40a7f4:	ldp	x27, x28, [sp, #80]
  40a7f8:	b	40a804 <ferror@plt+0x8464>
  40a7fc:	ldp	x25, x26, [sp, #64]
  40a800:	ldp	x27, x28, [sp, #80]
  40a804:	mov	x0, x21
  40a808:	ldp	x19, x20, [sp, #16]
  40a80c:	ldp	x21, x22, [sp, #32]
  40a810:	ldp	x23, x24, [sp, #48]
  40a814:	ldp	x29, x30, [sp], #112
  40a818:	ret
  40a81c:	stp	x29, x30, [sp, #-96]!
  40a820:	mov	x29, sp
  40a824:	stp	x19, x20, [sp, #16]
  40a828:	stp	x21, x22, [sp, #32]
  40a82c:	stp	x25, x26, [sp, #64]
  40a830:	mov	x19, x0
  40a834:	mov	x25, x1
  40a838:	ldrb	w0, [x0]
  40a83c:	cbz	w0, 40a938 <ferror@plt+0x8598>
  40a840:	stp	x23, x24, [sp, #48]
  40a844:	str	x27, [sp, #80]
  40a848:	mov	x20, #0x0                   	// #0
  40a84c:	adrp	x23, 411000 <ferror@plt+0xec60>
  40a850:	add	x23, x23, #0xe30
  40a854:	sub	w24, w2, #0x1
  40a858:	mov	w26, #0x22                  	// #34
  40a85c:	b	40a8c0 <ferror@plt+0x8520>
  40a860:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40a864:	ldr	x0, [x0, #3992]
  40a868:	ldr	x3, [x0]
  40a86c:	mov	x2, #0x1e                  	// #30
  40a870:	mov	x1, #0x1                   	// #1
  40a874:	adrp	x0, 411000 <ferror@plt+0xec60>
  40a878:	add	x0, x0, #0xd70
  40a87c:	bl	4021c0 <fwrite@plt>
  40a880:	mov	w0, #0x1                   	// #1
  40a884:	bl	401e00 <exit@plt>
  40a888:	add	w21, w20, #0x1
  40a88c:	str	x27, [x25, x20, lsl #3]
  40a890:	mov	x1, x23
  40a894:	mov	x0, x27
  40a898:	bl	4022d0 <strcspn@plt>
  40a89c:	mov	x1, x0
  40a8a0:	add	x0, x27, x0
  40a8a4:	ldrb	w1, [x27, x1]
  40a8a8:	cbz	w1, 40a964 <ferror@plt+0x85c4>
  40a8ac:	mov	x19, x0
  40a8b0:	strb	wzr, [x19], #1
  40a8b4:	add	x20, x20, #0x1
  40a8b8:	ldrb	w0, [x0, #1]
  40a8bc:	cbz	w0, 40a92c <ferror@plt+0x858c>
  40a8c0:	mov	w21, w20
  40a8c4:	mov	x1, x23
  40a8c8:	mov	x0, x19
  40a8cc:	bl	402190 <strspn@plt>
  40a8d0:	add	x27, x19, x0
  40a8d4:	ldrb	w1, [x19, x0]
  40a8d8:	cbz	w1, 40a940 <ferror@plt+0x85a0>
  40a8dc:	cmp	w24, w20
  40a8e0:	b.le	40a860 <ferror@plt+0x84c0>
  40a8e4:	cmp	w1, #0x27
  40a8e8:	ccmp	w1, w26, #0x4, ne  // ne = any
  40a8ec:	b.ne	40a888 <ferror@plt+0x84e8>  // b.any
  40a8f0:	add	x0, x27, #0x1
  40a8f4:	add	w21, w20, #0x1
  40a8f8:	str	x0, [x25, x20, lsl #3]
  40a8fc:	bl	4021a0 <strchr@plt>
  40a900:	cbnz	x0, 40a8ac <ferror@plt+0x850c>
  40a904:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40a908:	ldr	x0, [x0, #3992]
  40a90c:	ldr	x3, [x0]
  40a910:	mov	x2, #0x1b                  	// #27
  40a914:	mov	x1, #0x1                   	// #1
  40a918:	adrp	x0, 411000 <ferror@plt+0xec60>
  40a91c:	add	x0, x0, #0xd90
  40a920:	bl	4021c0 <fwrite@plt>
  40a924:	mov	w0, #0x1                   	// #1
  40a928:	bl	401e00 <exit@plt>
  40a92c:	ldp	x23, x24, [sp, #48]
  40a930:	ldr	x27, [sp, #80]
  40a934:	b	40a948 <ferror@plt+0x85a8>
  40a938:	mov	w21, #0x0                   	// #0
  40a93c:	b	40a948 <ferror@plt+0x85a8>
  40a940:	ldp	x23, x24, [sp, #48]
  40a944:	ldr	x27, [sp, #80]
  40a948:	str	xzr, [x25, w21, sxtw #3]
  40a94c:	mov	w0, w21
  40a950:	ldp	x19, x20, [sp, #16]
  40a954:	ldp	x21, x22, [sp, #32]
  40a958:	ldp	x25, x26, [sp, #64]
  40a95c:	ldp	x29, x30, [sp], #96
  40a960:	ret
  40a964:	ldp	x23, x24, [sp, #48]
  40a968:	ldr	x27, [sp, #80]
  40a96c:	b	40a948 <ferror@plt+0x85a8>
  40a970:	stp	x29, x30, [sp, #-64]!
  40a974:	mov	x29, sp
  40a978:	stp	x19, x20, [sp, #16]
  40a97c:	str	x21, [sp, #32]
  40a980:	mov	x20, x0
  40a984:	ldr	w0, [x1, #16]
  40a988:	str	x0, [sp, #56]
  40a98c:	ldr	w21, [x1, #20]
  40a990:	add	x0, sp, #0x38
  40a994:	bl	401f30 <localtime@plt>
  40a998:	bl	402260 <asctime@plt>
  40a99c:	mov	x19, x0
  40a9a0:	bl	401df0 <strlen@plt>
  40a9a4:	add	x0, x19, x0
  40a9a8:	sturb	wzr, [x0, #-1]
  40a9ac:	mov	x3, x21
  40a9b0:	mov	x2, x19
  40a9b4:	adrp	x1, 411000 <ferror@plt+0xec60>
  40a9b8:	add	x1, x1, #0xdb0
  40a9bc:	mov	x0, x20
  40a9c0:	bl	402370 <fprintf@plt>
  40a9c4:	ldp	x19, x20, [sp, #16]
  40a9c8:	ldr	x21, [sp, #32]
  40a9cc:	ldp	x29, x30, [sp], #64
  40a9d0:	ret
  40a9d4:	stp	x29, x30, [sp, #-32]!
  40a9d8:	mov	x29, sp
  40a9dc:	str	x19, [sp, #16]
  40a9e0:	mov	x19, x1
  40a9e4:	mov	w2, w0
  40a9e8:	adrp	x1, 411000 <ferror@plt+0xec60>
  40a9ec:	add	x1, x1, #0xdc8
  40a9f0:	mov	x0, x19
  40a9f4:	bl	401e90 <sprintf@plt>
  40a9f8:	mov	x0, x19
  40a9fc:	ldr	x19, [sp, #16]
  40aa00:	ldp	x29, x30, [sp], #32
  40aa04:	ret
  40aa08:	stp	x29, x30, [sp, #-80]!
  40aa0c:	mov	x29, sp
  40aa10:	stp	x19, x20, [sp, #16]
  40aa14:	stp	x21, x22, [sp, #32]
  40aa18:	mov	x21, x0
  40aa1c:	mov	x20, x1
  40aa20:	mov	x0, x1
  40aa24:	bl	401df0 <strlen@plt>
  40aa28:	cmp	x0, #0x17
  40aa2c:	b.ne	40aac0 <ferror@plt+0x8720>  // b.any
  40aa30:	add	x19, x20, #0x2
  40aa34:	add	x1, x20, #0x17
  40aa38:	mov	x2, x19
  40aa3c:	ldrb	w0, [x2]
  40aa40:	cmp	w0, #0x3a
  40aa44:	b.ne	40aac8 <ferror@plt+0x8728>  // b.any
  40aa48:	add	x2, x2, #0x3
  40aa4c:	cmp	x2, x1
  40aa50:	b.ne	40aa3c <ferror@plt+0x869c>  // b.any
  40aa54:	str	x23, [sp, #48]
  40aa58:	str	xzr, [x21]
  40aa5c:	mov	w20, #0x38                  	// #56
  40aa60:	add	x23, sp, #0x48
  40aa64:	mov	w22, #0x10                  	// #16
  40aa68:	mov	w2, w22
  40aa6c:	mov	x1, x23
  40aa70:	sub	x0, x19, #0x2
  40aa74:	bl	401de0 <strtoul@plt>
  40aa78:	cmp	x0, #0xff
  40aa7c:	ldr	x1, [sp, #72]
  40aa80:	ccmp	x1, x19, #0x0, ls  // ls = plast
  40aa84:	b.ne	40aad0 <ferror@plt+0x8730>  // b.any
  40aa88:	lsl	x0, x0, x20
  40aa8c:	ldr	x1, [x21]
  40aa90:	orr	x0, x1, x0
  40aa94:	str	x0, [x21]
  40aa98:	add	x19, x19, #0x3
  40aa9c:	sub	w20, w20, #0x8
  40aaa0:	cmn	w20, #0x8
  40aaa4:	b.ne	40aa68 <ferror@plt+0x86c8>  // b.any
  40aaa8:	mov	w0, #0x0                   	// #0
  40aaac:	ldr	x23, [sp, #48]
  40aab0:	ldp	x19, x20, [sp, #16]
  40aab4:	ldp	x21, x22, [sp, #32]
  40aab8:	ldp	x29, x30, [sp], #80
  40aabc:	ret
  40aac0:	mov	w0, #0xffffffff            	// #-1
  40aac4:	b	40aab0 <ferror@plt+0x8710>
  40aac8:	mov	w0, #0xffffffff            	// #-1
  40aacc:	b	40aab0 <ferror@plt+0x8710>
  40aad0:	mov	w0, #0xffffffff            	// #-1
  40aad4:	ldr	x23, [sp, #48]
  40aad8:	b	40aab0 <ferror@plt+0x8710>
  40aadc:	cmp	w0, #0x5
  40aae0:	b.ne	40aaf8 <ferror@plt+0x8758>  // b.any
  40aae4:	cmp	w1, #0x80
  40aae8:	b.eq	40ab00 <ferror@plt+0x8760>  // b.none
  40aaec:	cmp	w1, #0x81
  40aaf0:	mov	w0, #0xa                   	// #10
  40aaf4:	csel	w1, w1, w0, ne  // ne = any
  40aaf8:	mov	w0, w1
  40aafc:	ret
  40ab00:	mov	w1, #0x2                   	// #2
  40ab04:	b	40aaf8 <ferror@plt+0x8758>
  40ab08:	sub	sp, sp, #0x9f0
  40ab0c:	stp	x29, x30, [sp]
  40ab10:	mov	x29, sp
  40ab14:	stp	x19, x20, [sp, #16]
  40ab18:	stp	x21, x22, [sp, #32]
  40ab1c:	str	x23, [sp, #48]
  40ab20:	mov	x19, x0
  40ab24:	ldr	x21, [x1, #184]
  40ab28:	mov	x22, x0
  40ab2c:	mov	w23, #0xc0                  	// #192
  40ab30:	cbz	x21, 40ab94 <ferror@plt+0x87f4>
  40ab34:	ldrh	w20, [x21]
  40ab38:	sub	w20, w20, #0x4
  40ab3c:	cmp	w23, w20
  40ab40:	b.gt	40ac40 <ferror@plt+0x88a0>
  40ab44:	mov	w20, w23
  40ab48:	sxtw	x2, w20
  40ab4c:	add	x1, x21, #0x4
  40ab50:	mov	x0, x22
  40ab54:	bl	401db0 <memcpy@plt>
  40ab58:	cmp	x22, x19
  40ab5c:	b.eq	40ab78 <ferror@plt+0x87d8>  // b.none
  40ab60:	mov	x0, #0x0                   	// #0
  40ab64:	ldr	w1, [x22, x0, lsl #2]
  40ab68:	str	x1, [x19, x0, lsl #3]
  40ab6c:	add	x0, x0, #0x1
  40ab70:	cmp	x0, #0x18
  40ab74:	b.ne	40ab64 <ferror@plt+0x87c4>  // b.any
  40ab78:	mov	w0, w23
  40ab7c:	ldp	x19, x20, [sp, #16]
  40ab80:	ldp	x21, x22, [sp, #32]
  40ab84:	ldr	x23, [sp, #48]
  40ab88:	ldp	x29, x30, [sp]
  40ab8c:	add	sp, sp, #0x9f0
  40ab90:	ret
  40ab94:	ldr	x21, [x1, #56]
  40ab98:	mov	w23, #0x60                  	// #96
  40ab9c:	add	x22, sp, #0x990
  40aba0:	cbnz	x21, 40ab34 <ferror@plt+0x8794>
  40aba4:	ldr	x2, [x1, #96]
  40aba8:	cbz	x2, 40ac58 <ferror@plt+0x88b8>
  40abac:	ldrh	w3, [x2], #4
  40abb0:	sub	w3, w3, #0x4
  40abb4:	mov	w1, #0x128                 	// #296
  40abb8:	add	x0, sp, #0x48
  40abbc:	bl	40fe6c <ferror@plt+0xdacc>
  40abc0:	ldr	x0, [sp, #96]
  40abc4:	cbz	x0, 40ac38 <ferror@plt+0x8898>
  40abc8:	stp	xzr, xzr, [x19]
  40abcc:	stp	xzr, xzr, [x19, #16]
  40abd0:	stp	xzr, xzr, [x19, #32]
  40abd4:	stp	xzr, xzr, [x19, #48]
  40abd8:	stp	xzr, xzr, [x19, #64]
  40abdc:	stp	xzr, xzr, [x19, #80]
  40abe0:	stp	xzr, xzr, [x19, #96]
  40abe4:	stp	xzr, xzr, [x19, #112]
  40abe8:	stp	xzr, xzr, [x19, #128]
  40abec:	stp	xzr, xzr, [x19, #144]
  40abf0:	stp	xzr, xzr, [x19, #160]
  40abf4:	stp	xzr, xzr, [x19, #176]
  40abf8:	ldur	x1, [x0, #12]
  40abfc:	str	x1, [x19]
  40ac00:	ldur	x1, [x0, #20]
  40ac04:	str	x1, [x19, #16]
  40ac08:	ldur	x1, [x0, #44]
  40ac0c:	str	x1, [x19, #8]
  40ac10:	ldur	x1, [x0, #52]
  40ac14:	str	x1, [x19, #24]
  40ac18:	ldur	x1, [x0, #108]
  40ac1c:	str	x1, [x19, #32]
  40ac20:	ldur	x1, [x0, #116]
  40ac24:	str	x1, [x19, #40]
  40ac28:	ldur	x1, [x0, #188]
  40ac2c:	str	x1, [x19, #64]
  40ac30:	ldur	x0, [x0, #252]
  40ac34:	str	x0, [x19, #104]
  40ac38:	mov	w23, #0xc0                  	// #192
  40ac3c:	b	40ab78 <ferror@plt+0x87d8>
  40ac40:	sub	w2, w23, w20
  40ac44:	sxtw	x2, w2
  40ac48:	mov	w1, #0x0                   	// #0
  40ac4c:	add	x0, x22, w20, sxtw
  40ac50:	bl	401fc0 <memset@plt>
  40ac54:	b	40ab48 <ferror@plt+0x87a8>
  40ac58:	mov	w23, #0xffffffff            	// #-1
  40ac5c:	b	40ab78 <ferror@plt+0x87d8>
  40ac60:	stp	x29, x30, [sp, #-48]!
  40ac64:	mov	x29, sp
  40ac68:	stp	x19, x20, [sp, #16]
  40ac6c:	stp	x21, x22, [sp, #32]
  40ac70:	mov	x22, x0
  40ac74:	mov	x21, x1
  40ac78:	mov	x19, x2
  40ac7c:	mov	x0, x1
  40ac80:	bl	401df0 <strlen@plt>
  40ac84:	mov	x20, x0
  40ac88:	cbnz	x19, 40aca0 <ferror@plt+0x8900>
  40ac8c:	mov	x0, x20
  40ac90:	ldp	x19, x20, [sp, #16]
  40ac94:	ldp	x21, x22, [sp, #32]
  40ac98:	ldp	x29, x30, [sp], #48
  40ac9c:	ret
  40aca0:	sub	x19, x19, #0x1
  40aca4:	cmp	x19, x0
  40aca8:	csel	x19, x19, x0, ls  // ls = plast
  40acac:	mov	x2, x19
  40acb0:	mov	x1, x21
  40acb4:	mov	x0, x22
  40acb8:	bl	401db0 <memcpy@plt>
  40acbc:	strb	wzr, [x22, x19]
  40acc0:	b	40ac8c <ferror@plt+0x88ec>
  40acc4:	stp	x29, x30, [sp, #-48]!
  40acc8:	mov	x29, sp
  40accc:	stp	x19, x20, [sp, #16]
  40acd0:	stp	x21, x22, [sp, #32]
  40acd4:	mov	x22, x0
  40acd8:	mov	x21, x1
  40acdc:	mov	x20, x2
  40ace0:	bl	401df0 <strlen@plt>
  40ace4:	mov	x19, x0
  40ace8:	cmp	x0, x20
  40acec:	b.cc	40ad0c <ferror@plt+0x896c>  // b.lo, b.ul, b.last
  40acf0:	mov	x0, x21
  40acf4:	bl	401df0 <strlen@plt>
  40acf8:	add	x0, x0, x19
  40acfc:	ldp	x19, x20, [sp, #16]
  40ad00:	ldp	x21, x22, [sp, #32]
  40ad04:	ldp	x29, x30, [sp], #48
  40ad08:	ret
  40ad0c:	sub	x2, x20, x0
  40ad10:	mov	x1, x21
  40ad14:	add	x0, x22, x0
  40ad18:	bl	40ac60 <ferror@plt+0x88c0>
  40ad1c:	add	x0, x0, x19
  40ad20:	b	40acfc <ferror@plt+0x895c>
  40ad24:	stp	x29, x30, [sp, #-48]!
  40ad28:	mov	x29, sp
  40ad2c:	bl	401ea0 <getuid@plt>
  40ad30:	cbnz	w0, 40ad3c <ferror@plt+0x899c>
  40ad34:	ldp	x29, x30, [sp], #48
  40ad38:	ret
  40ad3c:	bl	401e50 <geteuid@plt>
  40ad40:	cbz	w0, 40ad34 <ferror@plt+0x8994>
  40ad44:	str	x19, [sp, #16]
  40ad48:	bl	402110 <cap_get_proc@plt>
  40ad4c:	mov	x19, x0
  40ad50:	cbz	x0, 40ad98 <ferror@plt+0x89f8>
  40ad54:	add	x3, sp, #0x2c
  40ad58:	mov	w2, #0x2                   	// #2
  40ad5c:	mov	w1, #0xc                   	// #12
  40ad60:	bl	401ff0 <cap_get_flag@plt>
  40ad64:	cbnz	w0, 40ada0 <ferror@plt+0x8a00>
  40ad68:	ldr	w0, [sp, #44]
  40ad6c:	cbnz	w0, 40ad88 <ferror@plt+0x89e8>
  40ad70:	mov	x0, x19
  40ad74:	bl	402220 <cap_clear@plt>
  40ad78:	cbnz	w0, 40ada8 <ferror@plt+0x8a08>
  40ad7c:	mov	x0, x19
  40ad80:	bl	402020 <cap_set_proc@plt>
  40ad84:	cbnz	w0, 40adb0 <ferror@plt+0x8a10>
  40ad88:	mov	x0, x19
  40ad8c:	bl	402270 <cap_free@plt>
  40ad90:	ldr	x19, [sp, #16]
  40ad94:	b	40ad34 <ferror@plt+0x8994>
  40ad98:	mov	w0, #0x1                   	// #1
  40ad9c:	bl	401e00 <exit@plt>
  40ada0:	mov	w0, #0x1                   	// #1
  40ada4:	bl	401e00 <exit@plt>
  40ada8:	mov	w0, #0x1                   	// #1
  40adac:	bl	401e00 <exit@plt>
  40adb0:	mov	w0, #0x1                   	// #1
  40adb4:	bl	401e00 <exit@plt>
  40adb8:	stp	x29, x30, [sp, #-64]!
  40adbc:	mov	x29, sp
  40adc0:	stp	x19, x20, [sp, #16]
  40adc4:	str	x21, [sp, #32]
  40adc8:	mov	x21, x0
  40adcc:	mov	x19, x1
  40add0:	add	x1, sp, #0x38
  40add4:	mov	x0, x19
  40add8:	bl	401e40 <strtod@plt>
  40addc:	ldr	x20, [sp, #56]
  40ade0:	cmp	x20, x19
  40ade4:	b.eq	40aefc <ferror@plt+0x8b5c>  // b.none
  40ade8:	str	d8, [sp, #40]
  40adec:	fmov	d8, d0
  40adf0:	ldrb	w0, [x20]
  40adf4:	cbz	w0, 40ae44 <ferror@plt+0x8aa4>
  40adf8:	adrp	x1, 411000 <ferror@plt+0xec60>
  40adfc:	add	x1, x1, #0x700
  40ae00:	mov	x0, x20
  40ae04:	bl	402000 <strcasecmp@plt>
  40ae08:	cbz	w0, 40ae34 <ferror@plt+0x8a94>
  40ae0c:	adrp	x1, 411000 <ferror@plt+0xec60>
  40ae10:	add	x1, x1, #0x9d8
  40ae14:	mov	x0, x20
  40ae18:	bl	402000 <strcasecmp@plt>
  40ae1c:	cbz	w0, 40ae34 <ferror@plt+0x8a94>
  40ae20:	adrp	x1, 411000 <ferror@plt+0xec60>
  40ae24:	add	x1, x1, #0x9e0
  40ae28:	mov	x0, x20
  40ae2c:	bl	402000 <strcasecmp@plt>
  40ae30:	cbnz	w0, 40ae64 <ferror@plt+0x8ac4>
  40ae34:	mov	x0, #0x848000000000        	// #145685290680320
  40ae38:	movk	x0, #0x412e, lsl #48
  40ae3c:	fmov	d0, x0
  40ae40:	fmul	d8, d8, d0
  40ae44:	fcvtzu	w1, d8
  40ae48:	str	w1, [x21]
  40ae4c:	mov	w0, #0x0                   	// #0
  40ae50:	ldr	d8, [sp, #40]
  40ae54:	ldp	x19, x20, [sp, #16]
  40ae58:	ldr	x21, [sp, #32]
  40ae5c:	ldp	x29, x30, [sp], #64
  40ae60:	ret
  40ae64:	adrp	x1, 411000 <ferror@plt+0xec60>
  40ae68:	add	x1, x1, #0x9e8
  40ae6c:	mov	x0, x20
  40ae70:	bl	402000 <strcasecmp@plt>
  40ae74:	cbz	w0, 40aea0 <ferror@plt+0x8b00>
  40ae78:	adrp	x1, 411000 <ferror@plt+0xec60>
  40ae7c:	add	x1, x1, #0x9f0
  40ae80:	mov	x0, x20
  40ae84:	bl	402000 <strcasecmp@plt>
  40ae88:	cbz	w0, 40aea0 <ferror@plt+0x8b00>
  40ae8c:	adrp	x1, 411000 <ferror@plt+0xec60>
  40ae90:	add	x1, x1, #0x9f8
  40ae94:	mov	x0, x20
  40ae98:	bl	402000 <strcasecmp@plt>
  40ae9c:	cbnz	w0, 40aeb4 <ferror@plt+0x8b14>
  40aea0:	mov	x0, #0x400000000000        	// #70368744177664
  40aea4:	movk	x0, #0x408f, lsl #48
  40aea8:	fmov	d0, x0
  40aeac:	fmul	d8, d8, d0
  40aeb0:	b	40ae44 <ferror@plt+0x8aa4>
  40aeb4:	adrp	x1, 411000 <ferror@plt+0xec60>
  40aeb8:	add	x1, x1, #0xdd0
  40aebc:	mov	x0, x20
  40aec0:	bl	402000 <strcasecmp@plt>
  40aec4:	cbz	w0, 40ae44 <ferror@plt+0x8aa4>
  40aec8:	adrp	x1, 411000 <ferror@plt+0xec60>
  40aecc:	add	x1, x1, #0xdd8
  40aed0:	mov	x0, x20
  40aed4:	bl	402000 <strcasecmp@plt>
  40aed8:	cbz	w0, 40ae44 <ferror@plt+0x8aa4>
  40aedc:	adrp	x1, 411000 <ferror@plt+0xec60>
  40aee0:	add	x1, x1, #0xde0
  40aee4:	mov	x0, x20
  40aee8:	bl	402000 <strcasecmp@plt>
  40aeec:	cbz	w0, 40ae44 <ferror@plt+0x8aa4>
  40aef0:	mov	w0, #0xffffffff            	// #-1
  40aef4:	ldr	d8, [sp, #40]
  40aef8:	b	40ae54 <ferror@plt+0x8ab4>
  40aefc:	mov	w0, #0xffffffff            	// #-1
  40af00:	b	40ae54 <ferror@plt+0x8ab4>
  40af04:	stp	x29, x30, [sp, #-32]!
  40af08:	mov	x29, sp
  40af0c:	str	x19, [sp, #16]
  40af10:	mov	w3, w0
  40af14:	mov	x19, x1
  40af18:	ucvtf	d0, w0
  40af1c:	mov	w0, #0x423f                	// #16959
  40af20:	movk	w0, #0xf, lsl #16
  40af24:	cmp	w3, w0
  40af28:	b.hi	40af68 <ferror@plt+0x8bc8>  // b.pmore
  40af2c:	cmp	w3, #0x3e7
  40af30:	b.ls	40af90 <ferror@plt+0x8bf0>  // b.plast
  40af34:	mov	x0, #0x400000000000        	// #70368744177664
  40af38:	movk	x0, #0x408f, lsl #48
  40af3c:	fmov	d1, x0
  40af40:	fdiv	d0, d0, d1
  40af44:	adrp	x2, 411000 <ferror@plt+0xec60>
  40af48:	add	x2, x2, #0xdf0
  40af4c:	mov	x1, #0x3f                  	// #63
  40af50:	mov	x0, x19
  40af54:	bl	401f00 <snprintf@plt>
  40af58:	mov	x0, x19
  40af5c:	ldr	x19, [sp, #16]
  40af60:	ldp	x29, x30, [sp], #32
  40af64:	ret
  40af68:	mov	x0, #0x848000000000        	// #145685290680320
  40af6c:	movk	x0, #0x412e, lsl #48
  40af70:	fmov	d1, x0
  40af74:	fdiv	d0, d0, d1
  40af78:	adrp	x2, 411000 <ferror@plt+0xec60>
  40af7c:	add	x2, x2, #0xde8
  40af80:	mov	x1, #0x3f                  	// #63
  40af84:	mov	x0, x19
  40af88:	bl	401f00 <snprintf@plt>
  40af8c:	b	40af58 <ferror@plt+0x8bb8>
  40af90:	adrp	x2, 411000 <ferror@plt+0xec60>
  40af94:	add	x2, x2, #0xdf8
  40af98:	mov	x1, #0x3f                  	// #63
  40af9c:	mov	x0, x19
  40afa0:	bl	401f00 <snprintf@plt>
  40afa4:	b	40af58 <ferror@plt+0x8bb8>
  40afa8:	stp	x29, x30, [sp, #-64]!
  40afac:	mov	x29, sp
  40afb0:	stp	x19, x20, [sp, #16]
  40afb4:	str	x21, [sp, #32]
  40afb8:	mov	x21, x0
  40afbc:	mov	x19, x1
  40afc0:	add	x1, sp, #0x38
  40afc4:	mov	x0, x19
  40afc8:	bl	401e40 <strtod@plt>
  40afcc:	ldr	x20, [sp, #56]
  40afd0:	cmp	x20, x19
  40afd4:	b.eq	40b13c <ferror@plt+0x8d9c>  // b.none
  40afd8:	str	d8, [sp, #40]
  40afdc:	fmov	d8, d0
  40afe0:	ldrb	w0, [x20]
  40afe4:	cbz	w0, 40b034 <ferror@plt+0x8c94>
  40afe8:	adrp	x1, 411000 <ferror@plt+0xec60>
  40afec:	add	x1, x1, #0x700
  40aff0:	mov	x0, x20
  40aff4:	bl	402000 <strcasecmp@plt>
  40aff8:	cbz	w0, 40b024 <ferror@plt+0x8c84>
  40affc:	adrp	x1, 411000 <ferror@plt+0xec60>
  40b000:	add	x1, x1, #0x9d8
  40b004:	mov	x0, x20
  40b008:	bl	402000 <strcasecmp@plt>
  40b00c:	cbz	w0, 40b024 <ferror@plt+0x8c84>
  40b010:	adrp	x1, 411000 <ferror@plt+0xec60>
  40b014:	add	x1, x1, #0x9e0
  40b018:	mov	x0, x20
  40b01c:	bl	402000 <strcasecmp@plt>
  40b020:	cbnz	w0, 40b054 <ferror@plt+0x8cb4>
  40b024:	mov	x0, #0xcd6500000000        	// #225833675390976
  40b028:	movk	x0, #0x41cd, lsl #48
  40b02c:	fmov	d0, x0
  40b030:	fmul	d8, d8, d0
  40b034:	fcvtzs	d8, d8
  40b038:	str	d8, [x21]
  40b03c:	mov	w0, #0x0                   	// #0
  40b040:	ldr	d8, [sp, #40]
  40b044:	ldp	x19, x20, [sp, #16]
  40b048:	ldr	x21, [sp, #32]
  40b04c:	ldp	x29, x30, [sp], #64
  40b050:	ret
  40b054:	adrp	x1, 411000 <ferror@plt+0xec60>
  40b058:	add	x1, x1, #0x9e8
  40b05c:	mov	x0, x20
  40b060:	bl	402000 <strcasecmp@plt>
  40b064:	cbz	w0, 40b090 <ferror@plt+0x8cf0>
  40b068:	adrp	x1, 411000 <ferror@plt+0xec60>
  40b06c:	add	x1, x1, #0x9f0
  40b070:	mov	x0, x20
  40b074:	bl	402000 <strcasecmp@plt>
  40b078:	cbz	w0, 40b090 <ferror@plt+0x8cf0>
  40b07c:	adrp	x1, 411000 <ferror@plt+0xec60>
  40b080:	add	x1, x1, #0x9f8
  40b084:	mov	x0, x20
  40b088:	bl	402000 <strcasecmp@plt>
  40b08c:	cbnz	w0, 40b0a4 <ferror@plt+0x8d04>
  40b090:	mov	x0, #0x848000000000        	// #145685290680320
  40b094:	movk	x0, #0x412e, lsl #48
  40b098:	fmov	d0, x0
  40b09c:	fmul	d8, d8, d0
  40b0a0:	b	40b034 <ferror@plt+0x8c94>
  40b0a4:	adrp	x1, 411000 <ferror@plt+0xec60>
  40b0a8:	add	x1, x1, #0xdd0
  40b0ac:	mov	x0, x20
  40b0b0:	bl	402000 <strcasecmp@plt>
  40b0b4:	cbz	w0, 40b0e0 <ferror@plt+0x8d40>
  40b0b8:	adrp	x1, 411000 <ferror@plt+0xec60>
  40b0bc:	add	x1, x1, #0xdd8
  40b0c0:	mov	x0, x20
  40b0c4:	bl	402000 <strcasecmp@plt>
  40b0c8:	cbz	w0, 40b0e0 <ferror@plt+0x8d40>
  40b0cc:	adrp	x1, 411000 <ferror@plt+0xec60>
  40b0d0:	add	x1, x1, #0xde0
  40b0d4:	mov	x0, x20
  40b0d8:	bl	402000 <strcasecmp@plt>
  40b0dc:	cbnz	w0, 40b0f4 <ferror@plt+0x8d54>
  40b0e0:	mov	x0, #0x400000000000        	// #70368744177664
  40b0e4:	movk	x0, #0x408f, lsl #48
  40b0e8:	fmov	d0, x0
  40b0ec:	fmul	d8, d8, d0
  40b0f0:	b	40b034 <ferror@plt+0x8c94>
  40b0f4:	adrp	x1, 411000 <ferror@plt+0xec60>
  40b0f8:	add	x1, x1, #0xf68
  40b0fc:	mov	x0, x20
  40b100:	bl	402000 <strcasecmp@plt>
  40b104:	cbz	w0, 40b034 <ferror@plt+0x8c94>
  40b108:	adrp	x1, 411000 <ferror@plt+0xec60>
  40b10c:	add	x1, x1, #0xe00
  40b110:	mov	x0, x20
  40b114:	bl	402000 <strcasecmp@plt>
  40b118:	cbz	w0, 40b034 <ferror@plt+0x8c94>
  40b11c:	adrp	x1, 411000 <ferror@plt+0xec60>
  40b120:	add	x1, x1, #0xe08
  40b124:	mov	x0, x20
  40b128:	bl	402000 <strcasecmp@plt>
  40b12c:	cbz	w0, 40b034 <ferror@plt+0x8c94>
  40b130:	mov	w0, #0xffffffff            	// #-1
  40b134:	ldr	d8, [sp, #40]
  40b138:	b	40b044 <ferror@plt+0x8ca4>
  40b13c:	mov	w0, #0xffffffff            	// #-1
  40b140:	b	40b044 <ferror@plt+0x8ca4>
  40b144:	stp	x29, x30, [sp, #-32]!
  40b148:	mov	x29, sp
  40b14c:	str	x19, [sp, #16]
  40b150:	mov	x3, x0
  40b154:	mov	x19, x1
  40b158:	scvtf	d0, x0
  40b15c:	mov	x0, #0xc9ff                	// #51711
  40b160:	movk	x0, #0x3b9a, lsl #16
  40b164:	cmp	x3, x0
  40b168:	b.gt	40b1ac <ferror@plt+0x8e0c>
  40b16c:	mov	x0, #0x423f                	// #16959
  40b170:	movk	x0, #0xf, lsl #16
  40b174:	cmp	x3, x0
  40b178:	b.gt	40b1e0 <ferror@plt+0x8e40>
  40b17c:	cmp	x3, #0x3e7
  40b180:	b.le	40b208 <ferror@plt+0x8e68>
  40b184:	mov	x0, #0x400000000000        	// #70368744177664
  40b188:	movk	x0, #0x408f, lsl #48
  40b18c:	fmov	d1, x0
  40b190:	fdiv	d0, d0, d1
  40b194:	adrp	x2, 411000 <ferror@plt+0xec60>
  40b198:	add	x2, x2, #0xe20
  40b19c:	mov	x1, #0x3f                  	// #63
  40b1a0:	mov	x0, x19
  40b1a4:	bl	401f00 <snprintf@plt>
  40b1a8:	b	40b1d0 <ferror@plt+0x8e30>
  40b1ac:	mov	x0, #0xcd6500000000        	// #225833675390976
  40b1b0:	movk	x0, #0x41cd, lsl #48
  40b1b4:	fmov	d1, x0
  40b1b8:	fdiv	d0, d0, d1
  40b1bc:	adrp	x2, 411000 <ferror@plt+0xec60>
  40b1c0:	add	x2, x2, #0xe10
  40b1c4:	mov	x1, #0x3f                  	// #63
  40b1c8:	mov	x0, x19
  40b1cc:	bl	401f00 <snprintf@plt>
  40b1d0:	mov	x0, x19
  40b1d4:	ldr	x19, [sp, #16]
  40b1d8:	ldp	x29, x30, [sp], #32
  40b1dc:	ret
  40b1e0:	mov	x0, #0x848000000000        	// #145685290680320
  40b1e4:	movk	x0, #0x412e, lsl #48
  40b1e8:	fmov	d1, x0
  40b1ec:	fdiv	d0, d0, d1
  40b1f0:	adrp	x2, 411000 <ferror@plt+0xec60>
  40b1f4:	add	x2, x2, #0xe18
  40b1f8:	mov	x1, #0x3f                  	// #63
  40b1fc:	mov	x0, x19
  40b200:	bl	401f00 <snprintf@plt>
  40b204:	b	40b1d0 <ferror@plt+0x8e30>
  40b208:	adrp	x2, 411000 <ferror@plt+0xec60>
  40b20c:	add	x2, x2, #0xe28
  40b210:	mov	x1, #0x3f                  	// #63
  40b214:	mov	x0, x19
  40b218:	bl	401f00 <snprintf@plt>
  40b21c:	b	40b1d0 <ferror@plt+0x8e30>
  40b220:	mov	w2, w0
  40b224:	and	x1, x2, #0x3ff
  40b228:	adrp	x0, 429000 <stdin@@GLIBC_2.17+0x1c98>
  40b22c:	add	x0, x0, #0xe38
  40b230:	ldr	x0, [x0, x1, lsl #3]
  40b234:	cbz	x0, 40b24c <ferror@plt+0x8eac>
  40b238:	ldr	w1, [x0, #36]
  40b23c:	cmp	w1, w2
  40b240:	b.eq	40b24c <ferror@plt+0x8eac>  // b.none
  40b244:	ldr	x0, [x0]
  40b248:	cbnz	x0, 40b238 <ferror@plt+0x8e98>
  40b24c:	ret
  40b250:	stp	x29, x30, [sp, #-32]!
  40b254:	mov	x29, sp
  40b258:	stp	x19, x20, [sp, #16]
  40b25c:	mov	x20, x0
  40b260:	ldr	x0, [x0, #48]
  40b264:	ldr	x19, [x0], #-48
  40b268:	sub	x19, x19, #0x30
  40b26c:	cmp	x20, x0
  40b270:	b.ne	40b2ac <ferror@plt+0x8f0c>  // b.any
  40b274:	ldp	x19, x20, [sp, #16]
  40b278:	ldp	x29, x30, [sp], #32
  40b27c:	ret
  40b280:	ldr	x1, [x0, #56]
  40b284:	ldr	x2, [x0, #48]
  40b288:	str	x1, [x2, #8]
  40b28c:	str	x2, [x1]
  40b290:	bl	402150 <free@plt>
  40b294:	ldr	x1, [x19, #48]
  40b298:	sub	x1, x1, #0x30
  40b29c:	mov	x0, x19
  40b2a0:	cmp	x20, x19
  40b2a4:	b.eq	40b274 <ferror@plt+0x8ed4>  // b.none
  40b2a8:	mov	x19, x1
  40b2ac:	ldr	x1, [x0, #16]
  40b2b0:	ldr	x2, [x0, #24]
  40b2b4:	str	x1, [x2]
  40b2b8:	cbz	x1, 40b280 <ferror@plt+0x8ee0>
  40b2bc:	str	x2, [x1, #8]
  40b2c0:	b	40b280 <ferror@plt+0x8ee0>
  40b2c4:	mov	x2, x0
  40b2c8:	ldrb	w1, [x0]
  40b2cc:	cbz	w1, 40b2e8 <ferror@plt+0x8f48>
  40b2d0:	mov	w0, #0x1505                	// #5381
  40b2d4:	add	w1, w1, w0, lsl #5
  40b2d8:	add	w0, w0, w1
  40b2dc:	ldrb	w1, [x2, #1]!
  40b2e0:	cbnz	w1, 40b2d4 <ferror@plt+0x8f34>
  40b2e4:	ret
  40b2e8:	mov	w0, #0x1505                	// #5381
  40b2ec:	b	40b2e4 <ferror@plt+0x8f44>
  40b2f0:	stp	x29, x30, [sp, #-64]!
  40b2f4:	mov	x29, sp
  40b2f8:	stp	x19, x20, [sp, #16]
  40b2fc:	stp	x21, x22, [sp, #32]
  40b300:	mov	x21, x0
  40b304:	mov	x22, x1
  40b308:	mov	x20, x2
  40b30c:	mov	x0, x1
  40b310:	bl	401df0 <strlen@plt>
  40b314:	add	x0, x0, #0x41
  40b318:	bl	401f60 <malloc@plt>
  40b31c:	mov	x19, x0
  40b320:	cbz	x0, 40b3b4 <ferror@plt+0x9014>
  40b324:	str	x23, [sp, #48]
  40b328:	ldr	w23, [x21, #4]
  40b32c:	str	w23, [x0, #36]
  40b330:	mov	x1, x22
  40b334:	add	x0, x0, #0x40
  40b338:	bl	4021f0 <strcpy@plt>
  40b33c:	ldrh	w0, [x21, #2]
  40b340:	strh	w0, [x19, #40]
  40b344:	ldr	w0, [x21, #8]
  40b348:	str	w0, [x19, #32]
  40b34c:	cbz	x20, 40b3c8 <ferror@plt+0x9028>
  40b350:	add	x0, x19, #0x30
  40b354:	ldr	x1, [x20, #56]
  40b358:	str	x0, [x20, #56]
  40b35c:	add	x20, x20, #0x30
  40b360:	str	x20, [x19, #48]
  40b364:	str	x1, [x19, #56]
  40b368:	str	x0, [x1]
  40b36c:	mov	x0, x22
  40b370:	bl	40b2c4 <ferror@plt+0x8f24>
  40b374:	and	w1, w0, #0x3ff
  40b378:	add	x3, x19, #0x10
  40b37c:	and	x0, x0, #0x3ff
  40b380:	adrp	x2, 427000 <ferror@plt+0x24c60>
  40b384:	add	x2, x2, #0xe38
  40b388:	ldr	x0, [x2, x0, lsl #3]
  40b38c:	str	x0, [x19, #16]
  40b390:	cbz	x0, 40b398 <ferror@plt+0x8ff8>
  40b394:	str	x3, [x0, #8]
  40b398:	adrp	x0, 427000 <ferror@plt+0x24c60>
  40b39c:	add	x2, x0, #0xe38
  40b3a0:	mov	w0, w1
  40b3a4:	str	x3, [x2, x0, lsl #3]
  40b3a8:	add	x0, x2, x0, lsl #3
  40b3ac:	str	x0, [x19, #24]
  40b3b0:	ldr	x23, [sp, #48]
  40b3b4:	mov	x0, x19
  40b3b8:	ldp	x19, x20, [sp, #16]
  40b3bc:	ldp	x21, x22, [sp, #32]
  40b3c0:	ldp	x29, x30, [sp], #64
  40b3c4:	ret
  40b3c8:	and	w1, w23, #0x3ff
  40b3cc:	and	x23, x23, #0x3ff
  40b3d0:	adrp	x0, 429000 <stdin@@GLIBC_2.17+0x1c98>
  40b3d4:	add	x0, x0, #0xe38
  40b3d8:	ldr	x0, [x0, x23, lsl #3]
  40b3dc:	str	x0, [x19]
  40b3e0:	cbz	x0, 40b3e8 <ferror@plt+0x9048>
  40b3e4:	str	x19, [x0, #8]
  40b3e8:	adrp	x0, 429000 <stdin@@GLIBC_2.17+0x1c98>
  40b3ec:	add	x2, x0, #0xe38
  40b3f0:	mov	w0, w1
  40b3f4:	str	x19, [x2, x0, lsl #3]
  40b3f8:	add	x0, x2, x0, lsl #3
  40b3fc:	str	x0, [x19, #8]
  40b400:	add	x0, x19, #0x30
  40b404:	str	x0, [x19, #48]
  40b408:	str	x0, [x19, #56]
  40b40c:	b	40b36c <ferror@plt+0x8fcc>
  40b410:	stp	x29, x30, [sp, #-48]!
  40b414:	mov	x29, sp
  40b418:	stp	x19, x20, [sp, #16]
  40b41c:	ldr	x19, [x2, #416]
  40b420:	cbz	x19, 40b4ac <ferror@plt+0x910c>
  40b424:	stp	x21, x22, [sp, #32]
  40b428:	mov	x21, x0
  40b42c:	mov	x22, x1
  40b430:	ldrh	w20, [x19], #4
  40b434:	sub	w20, w20, #0x4
  40b438:	cmp	w20, #0x3
  40b43c:	b.gt	40b464 <ferror@plt+0x90c4>
  40b440:	ldp	x21, x22, [sp, #32]
  40b444:	b	40b4ac <ferror@plt+0x910c>
  40b448:	ldrh	w2, [x19]
  40b44c:	add	w2, w2, #0x3
  40b450:	and	w2, w2, #0xfffffffc
  40b454:	sub	w20, w20, w2
  40b458:	add	x19, x19, w2, uxtw
  40b45c:	cmp	w20, #0x3
  40b460:	b.le	40b4a0 <ferror@plt+0x9100>
  40b464:	ldrh	w2, [x19]
  40b468:	cmp	w2, #0x3
  40b46c:	b.ls	40b4a8 <ferror@plt+0x9108>  // b.plast
  40b470:	cmp	w2, w20
  40b474:	b.gt	40b498 <ferror@plt+0x90f8>
  40b478:	ldrh	w0, [x19, #2]
  40b47c:	cmp	w0, #0x35
  40b480:	b.ne	40b448 <ferror@plt+0x90a8>  // b.any
  40b484:	mov	x2, x21
  40b488:	add	x1, x19, #0x4
  40b48c:	mov	x0, x22
  40b490:	bl	40b2f0 <ferror@plt+0x8f50>
  40b494:	b	40b448 <ferror@plt+0x90a8>
  40b498:	ldp	x21, x22, [sp, #32]
  40b49c:	b	40b4ac <ferror@plt+0x910c>
  40b4a0:	ldp	x21, x22, [sp, #32]
  40b4a4:	b	40b4ac <ferror@plt+0x910c>
  40b4a8:	ldp	x21, x22, [sp, #32]
  40b4ac:	ldp	x19, x20, [sp, #16]
  40b4b0:	ldp	x29, x30, [sp], #48
  40b4b4:	ret
  40b4b8:	stp	x29, x30, [sp, #-496]!
  40b4bc:	mov	x29, sp
  40b4c0:	stp	x19, x20, [sp, #16]
  40b4c4:	mov	x19, x0
  40b4c8:	ldrh	w20, [x0, #4]
  40b4cc:	sub	w0, w20, #0x10
  40b4d0:	and	w0, w0, #0xffff
  40b4d4:	cmp	w0, #0x1
  40b4d8:	b.hi	40b6ec <ferror@plt+0x934c>  // b.pmore
  40b4dc:	stp	x21, x22, [sp, #32]
  40b4e0:	ldr	w21, [x19]
  40b4e4:	cmp	w21, #0x1f
  40b4e8:	b.ls	40b6fc <ferror@plt+0x935c>  // b.plast
  40b4ec:	ldr	w0, [x19, #20]
  40b4f0:	bl	40b220 <ferror@plt+0x8e80>
  40b4f4:	mov	x22, x0
  40b4f8:	cmp	w20, #0x11
  40b4fc:	b.eq	40b5e8 <ferror@plt+0x9248>  // b.none
  40b500:	stp	x23, x24, [sp, #48]
  40b504:	add	x23, x19, #0x10
  40b508:	mov	w4, #0xffff8000            	// #-32768
  40b50c:	sub	w3, w21, #0x20
  40b510:	add	x2, x19, #0x20
  40b514:	mov	w1, #0x35                  	// #53
  40b518:	add	x0, sp, #0x40
  40b51c:	bl	40fd90 <ferror@plt+0xd9f0>
  40b520:	cbz	x22, 40b6a4 <ferror@plt+0x9304>
  40b524:	ldr	x0, [sp, #88]
  40b528:	cbz	x0, 40b5a0 <ferror@plt+0x9200>
  40b52c:	add	x20, x0, #0x4
  40b530:	ldr	w0, [x19, #24]
  40b534:	str	w0, [x22, #32]
  40b538:	mov	x1, x20
  40b53c:	add	x0, x22, #0x40
  40b540:	bl	4020e0 <strcmp@plt>
  40b544:	cbz	w0, 40b5a0 <ferror@plt+0x9200>
  40b548:	ldr	x0, [x22, #16]
  40b54c:	ldr	x1, [x22, #24]
  40b550:	str	x0, [x1]
  40b554:	cbz	x0, 40b55c <ferror@plt+0x91bc>
  40b558:	str	x1, [x0, #8]
  40b55c:	mov	x0, x20
  40b560:	bl	40b2c4 <ferror@plt+0x8f24>
  40b564:	and	w1, w0, #0x3ff
  40b568:	add	x3, x22, #0x10
  40b56c:	and	x0, x0, #0x3ff
  40b570:	adrp	x2, 427000 <ferror@plt+0x24c60>
  40b574:	add	x2, x2, #0xe38
  40b578:	ldr	x0, [x2, x0, lsl #3]
  40b57c:	str	x0, [x22, #16]
  40b580:	cbz	x0, 40b588 <ferror@plt+0x91e8>
  40b584:	str	x3, [x0, #8]
  40b588:	adrp	x0, 427000 <ferror@plt+0x24c60>
  40b58c:	add	x2, x0, #0xe38
  40b590:	mov	w0, w1
  40b594:	str	x3, [x2, x0, lsl #3]
  40b598:	add	x0, x2, x0, lsl #3
  40b59c:	str	x0, [x22, #24]
  40b5a0:	ldr	x21, [sp, #480]
  40b5a4:	cbz	x21, 40b634 <ferror@plt+0x9294>
  40b5a8:	ldr	x20, [x22, #48]
  40b5ac:	sub	x20, x20, #0x30
  40b5b0:	ldrh	w24, [x21], #4
  40b5b4:	sub	w24, w24, #0x4
  40b5b8:	cmp	w24, #0x3
  40b5bc:	b.gt	40b664 <ferror@plt+0x92c4>
  40b5c0:	mov	x0, x22
  40b5c4:	bl	40b250 <ferror@plt+0x8eb0>
  40b5c8:	add	x2, sp, #0x40
  40b5cc:	mov	x1, x23
  40b5d0:	mov	x0, x22
  40b5d4:	bl	40b410 <ferror@plt+0x9070>
  40b5d8:	mov	w0, #0x0                   	// #0
  40b5dc:	ldp	x21, x22, [sp, #32]
  40b5e0:	ldp	x23, x24, [sp, #48]
  40b5e4:	b	40b6f0 <ferror@plt+0x9350>
  40b5e8:	mov	w0, #0x0                   	// #0
  40b5ec:	cbz	x22, 40b708 <ferror@plt+0x9368>
  40b5f0:	mov	x0, x22
  40b5f4:	bl	40b250 <ferror@plt+0x8eb0>
  40b5f8:	ldr	x0, [x22, #16]
  40b5fc:	ldr	x1, [x22, #24]
  40b600:	str	x0, [x1]
  40b604:	cbz	x0, 40b60c <ferror@plt+0x926c>
  40b608:	str	x1, [x0, #8]
  40b60c:	ldr	x0, [x22]
  40b610:	ldr	x1, [x22, #8]
  40b614:	str	x0, [x1]
  40b618:	cbz	x0, 40b620 <ferror@plt+0x9280>
  40b61c:	str	x1, [x0, #8]
  40b620:	mov	x0, x22
  40b624:	bl	402150 <free@plt>
  40b628:	mov	w0, #0x0                   	// #0
  40b62c:	ldp	x21, x22, [sp, #32]
  40b630:	b	40b6f0 <ferror@plt+0x9350>
  40b634:	mov	x0, x22
  40b638:	bl	40b250 <ferror@plt+0x8eb0>
  40b63c:	mov	w0, #0x0                   	// #0
  40b640:	ldp	x21, x22, [sp, #32]
  40b644:	ldp	x23, x24, [sp, #48]
  40b648:	b	40b6f0 <ferror@plt+0x9350>
  40b64c:	add	w19, w19, #0x3
  40b650:	and	w19, w19, #0xfffffffc
  40b654:	sub	w24, w24, w19
  40b658:	add	x21, x21, w19, uxtw
  40b65c:	cmp	w24, #0x3
  40b660:	b.le	40b5c0 <ferror@plt+0x9220>
  40b664:	ldrh	w19, [x21]
  40b668:	cmp	w19, #0x3
  40b66c:	b.ls	40b5c0 <ferror@plt+0x9220>  // b.plast
  40b670:	cmp	w24, w19
  40b674:	b.lt	40b5c0 <ferror@plt+0x9220>  // b.tstop
  40b678:	ldrh	w0, [x21, #2]
  40b67c:	cmp	w0, #0x35
  40b680:	b.ne	40b64c <ferror@plt+0x92ac>  // b.any
  40b684:	cbz	x20, 40b5c0 <ferror@plt+0x9220>
  40b688:	add	x1, x20, #0x40
  40b68c:	add	x0, x21, #0x4
  40b690:	bl	4020e0 <strcmp@plt>
  40b694:	cbnz	w0, 40b5c0 <ferror@plt+0x9220>
  40b698:	ldr	x20, [x20, #48]
  40b69c:	sub	x20, x20, #0x30
  40b6a0:	b	40b64c <ferror@plt+0x92ac>
  40b6a4:	ldr	x1, [sp, #88]
  40b6a8:	mov	w0, #0x0                   	// #0
  40b6ac:	cbz	x1, 40b710 <ferror@plt+0x9370>
  40b6b0:	mov	x2, #0x0                   	// #0
  40b6b4:	add	x1, x1, #0x4
  40b6b8:	mov	x0, x23
  40b6bc:	bl	40b2f0 <ferror@plt+0x8f50>
  40b6c0:	mov	x3, x0
  40b6c4:	mov	w0, #0x0                   	// #0
  40b6c8:	cbz	x3, 40b71c <ferror@plt+0x937c>
  40b6cc:	add	x2, sp, #0x40
  40b6d0:	mov	x1, x23
  40b6d4:	mov	x0, x3
  40b6d8:	bl	40b410 <ferror@plt+0x9070>
  40b6dc:	mov	w0, #0x0                   	// #0
  40b6e0:	ldp	x21, x22, [sp, #32]
  40b6e4:	ldp	x23, x24, [sp, #48]
  40b6e8:	b	40b6f0 <ferror@plt+0x9350>
  40b6ec:	mov	w0, #0x0                   	// #0
  40b6f0:	ldp	x19, x20, [sp, #16]
  40b6f4:	ldp	x29, x30, [sp], #496
  40b6f8:	ret
  40b6fc:	mov	w0, #0xffffffff            	// #-1
  40b700:	ldp	x21, x22, [sp, #32]
  40b704:	b	40b6f0 <ferror@plt+0x9350>
  40b708:	ldp	x21, x22, [sp, #32]
  40b70c:	b	40b6f0 <ferror@plt+0x9350>
  40b710:	ldp	x21, x22, [sp, #32]
  40b714:	ldp	x23, x24, [sp, #48]
  40b718:	b	40b6f0 <ferror@plt+0x9350>
  40b71c:	ldp	x21, x22, [sp, #32]
  40b720:	ldp	x23, x24, [sp, #48]
  40b724:	b	40b6f0 <ferror@plt+0x9350>
  40b728:	sub	sp, sp, #0x480
  40b72c:	stp	x29, x30, [sp]
  40b730:	mov	x29, sp
  40b734:	stp	x19, x20, [sp, #16]
  40b738:	mov	x19, x0
  40b73c:	mov	w20, w1
  40b740:	mov	x2, #0x420                 	// #1056
  40b744:	mov	w1, #0x0                   	// #0
  40b748:	add	x0, sp, #0x60
  40b74c:	bl	401fc0 <memset@plt>
  40b750:	mov	w0, #0x20                  	// #32
  40b754:	str	w0, [sp, #96]
  40b758:	mov	w0, #0x12                  	// #18
  40b75c:	strh	w0, [sp, #100]
  40b760:	mov	w0, #0x1                   	// #1
  40b764:	strh	w0, [sp, #102]
  40b768:	str	w20, [sp, #116]
  40b76c:	stp	xzr, xzr, [sp, #40]
  40b770:	stp	xzr, xzr, [sp, #56]
  40b774:	stp	xzr, xzr, [sp, #72]
  40b778:	str	xzr, [sp, #88]
  40b77c:	mov	w1, #0x0                   	// #0
  40b780:	add	x0, sp, #0x28
  40b784:	bl	40e4cc <ferror@plt+0xc12c>
  40b788:	tbnz	w0, #31, 40b834 <ferror@plt+0x9494>
  40b78c:	mov	w3, #0x9                   	// #9
  40b790:	mov	w2, #0x1d                  	// #29
  40b794:	mov	w1, #0x420                 	// #1056
  40b798:	add	x0, sp, #0x60
  40b79c:	bl	40f964 <ferror@plt+0xd5c4>
  40b7a0:	cbz	x19, 40b7dc <ferror@plt+0x943c>
  40b7a4:	mov	x0, x19
  40b7a8:	bl	40977c <ferror@plt+0x73dc>
  40b7ac:	cmp	w0, #0x0
  40b7b0:	mov	w20, #0x3                   	// #3
  40b7b4:	mov	w0, #0x35                  	// #53
  40b7b8:	csel	w20, w20, w0, eq  // eq = none
  40b7bc:	mov	x0, x19
  40b7c0:	bl	401df0 <strlen@plt>
  40b7c4:	add	w4, w0, #0x1
  40b7c8:	mov	x3, x19
  40b7cc:	mov	w2, w20
  40b7d0:	mov	w1, #0x420                 	// #1056
  40b7d4:	add	x0, sp, #0x60
  40b7d8:	bl	40f868 <ferror@plt+0xd4c8>
  40b7dc:	add	x2, sp, #0x20
  40b7e0:	add	x1, sp, #0x60
  40b7e4:	add	x0, sp, #0x28
  40b7e8:	bl	40f290 <ferror@plt+0xcef0>
  40b7ec:	mov	w19, #0x0                   	// #0
  40b7f0:	tbnz	w0, #31, 40b818 <ferror@plt+0x9478>
  40b7f4:	mov	x1, #0x0                   	// #0
  40b7f8:	ldr	x0, [sp, #32]
  40b7fc:	bl	40b4b8 <ferror@plt+0x9118>
  40b800:	mov	w19, w0
  40b804:	cbnz	w0, 40b810 <ferror@plt+0x9470>
  40b808:	ldr	x0, [sp, #32]
  40b80c:	ldr	w19, [x0, #20]
  40b810:	ldr	x0, [sp, #32]
  40b814:	bl	402150 <free@plt>
  40b818:	add	x0, sp, #0x28
  40b81c:	bl	40e2d0 <ferror@plt+0xbf30>
  40b820:	mov	w0, w19
  40b824:	ldp	x19, x20, [sp, #16]
  40b828:	ldp	x29, x30, [sp]
  40b82c:	add	sp, sp, #0x480
  40b830:	ret
  40b834:	mov	w19, #0x0                   	// #0
  40b838:	b	40b820 <ferror@plt+0x9480>
  40b83c:	stp	x29, x30, [sp, #-32]!
  40b840:	mov	x29, sp
  40b844:	str	x19, [sp, #16]
  40b848:	adrp	x19, 427000 <ferror@plt+0x24c60>
  40b84c:	add	x19, x19, #0xe10
  40b850:	mov	w3, w0
  40b854:	adrp	x2, 411000 <ferror@plt+0xec60>
  40b858:	add	x2, x2, #0xe38
  40b85c:	mov	x1, #0x10                  	// #16
  40b860:	mov	x0, x19
  40b864:	bl	401f00 <snprintf@plt>
  40b868:	mov	x0, x19
  40b86c:	ldr	x19, [sp, #16]
  40b870:	ldp	x29, x30, [sp], #32
  40b874:	ret
  40b878:	cbnz	w0, 40b888 <ferror@plt+0x94e8>
  40b87c:	adrp	x0, 411000 <ferror@plt+0xec60>
  40b880:	add	x0, x0, #0xe40
  40b884:	ret
  40b888:	stp	x29, x30, [sp, #-32]!
  40b88c:	mov	x29, sp
  40b890:	stp	x19, x20, [sp, #16]
  40b894:	mov	w20, w0
  40b898:	bl	40b220 <ferror@plt+0x8e80>
  40b89c:	cbz	x0, 40b8b0 <ferror@plt+0x9510>
  40b8a0:	add	x0, x0, #0x40
  40b8a4:	ldp	x19, x20, [sp, #16]
  40b8a8:	ldp	x29, x30, [sp], #32
  40b8ac:	ret
  40b8b0:	mov	w1, w20
  40b8b4:	mov	x0, #0x0                   	// #0
  40b8b8:	bl	40b728 <ferror@plt+0x9388>
  40b8bc:	cmp	w0, w20
  40b8c0:	b.eq	40b8ec <ferror@plt+0x954c>  // b.none
  40b8c4:	adrp	x1, 427000 <ferror@plt+0x24c60>
  40b8c8:	add	x1, x1, #0xe10
  40b8cc:	add	x1, x1, #0x10
  40b8d0:	mov	w0, w20
  40b8d4:	bl	401fb0 <if_indextoname@plt>
  40b8d8:	cbz	x0, 40b904 <ferror@plt+0x9564>
  40b8dc:	adrp	x0, 427000 <ferror@plt+0x24c60>
  40b8e0:	add	x0, x0, #0xe10
  40b8e4:	add	x0, x0, #0x10
  40b8e8:	b	40b8a4 <ferror@plt+0x9504>
  40b8ec:	mov	w0, w20
  40b8f0:	bl	40b220 <ferror@plt+0x8e80>
  40b8f4:	mov	x1, x0
  40b8f8:	add	x0, x0, #0x40
  40b8fc:	cbnz	x1, 40b8a4 <ferror@plt+0x9504>
  40b900:	b	40b8c4 <ferror@plt+0x9524>
  40b904:	adrp	x19, 427000 <ferror@plt+0x24c60>
  40b908:	add	x19, x19, #0xe10
  40b90c:	add	x19, x19, #0x10
  40b910:	mov	w3, w20
  40b914:	adrp	x2, 411000 <ferror@plt+0xec60>
  40b918:	add	x2, x2, #0xe38
  40b91c:	mov	x1, #0x10                  	// #16
  40b920:	mov	x0, x19
  40b924:	bl	401f00 <snprintf@plt>
  40b928:	mov	x0, x19
  40b92c:	b	40b8a4 <ferror@plt+0x9504>
  40b930:	cbz	w0, 40b950 <ferror@plt+0x95b0>
  40b934:	stp	x29, x30, [sp, #-16]!
  40b938:	mov	x29, sp
  40b93c:	bl	40b220 <ferror@plt+0x8e80>
  40b940:	cbz	x0, 40b958 <ferror@plt+0x95b8>
  40b944:	ldrh	w0, [x0, #40]
  40b948:	ldp	x29, x30, [sp], #16
  40b94c:	ret
  40b950:	mov	w0, #0xffffffff            	// #-1
  40b954:	ret
  40b958:	mov	w0, #0xffffffff            	// #-1
  40b95c:	b	40b948 <ferror@plt+0x95a8>
  40b960:	cbnz	w0, 40b96c <ferror@plt+0x95cc>
  40b964:	mov	w0, #0x0                   	// #0
  40b968:	ret
  40b96c:	stp	x29, x30, [sp, #-16]!
  40b970:	mov	x29, sp
  40b974:	bl	40b220 <ferror@plt+0x8e80>
  40b978:	cbz	x0, 40b988 <ferror@plt+0x95e8>
  40b97c:	ldr	w0, [x0, #32]
  40b980:	ldp	x29, x30, [sp], #16
  40b984:	ret
  40b988:	mov	w0, #0xffffffff            	// #-1
  40b98c:	b	40b980 <ferror@plt+0x95e0>
  40b990:	stp	x29, x30, [sp, #-48]!
  40b994:	mov	x29, sp
  40b998:	stp	x19, x20, [sp, #16]
  40b99c:	mov	w20, #0x0                   	// #0
  40b9a0:	cbz	x0, 40ba24 <ferror@plt+0x9684>
  40b9a4:	mov	x19, x0
  40b9a8:	bl	40b2c4 <ferror@plt+0x8f24>
  40b9ac:	and	x0, x0, #0x3ff
  40b9b0:	adrp	x1, 427000 <ferror@plt+0x24c60>
  40b9b4:	add	x1, x1, #0xe38
  40b9b8:	ldr	x20, [x1, x0, lsl #3]
  40b9bc:	cbz	x20, 40b9d8 <ferror@plt+0x9638>
  40b9c0:	mov	x1, x19
  40b9c4:	add	x0, x20, #0x30
  40b9c8:	bl	4020e0 <strcmp@plt>
  40b9cc:	cbz	w0, 40ba20 <ferror@plt+0x9680>
  40b9d0:	ldr	x20, [x20]
  40b9d4:	cbnz	x20, 40b9c0 <ferror@plt+0x9620>
  40b9d8:	mov	w1, #0x0                   	// #0
  40b9dc:	mov	x0, x19
  40b9e0:	bl	40b728 <ferror@plt+0x9388>
  40b9e4:	mov	w20, w0
  40b9e8:	cbnz	w0, 40ba24 <ferror@plt+0x9684>
  40b9ec:	mov	x0, x19
  40b9f0:	bl	402280 <if_nametoindex@plt>
  40b9f4:	mov	w20, w0
  40b9f8:	cbnz	w0, 40ba24 <ferror@plt+0x9684>
  40b9fc:	add	x2, sp, #0x2c
  40ba00:	adrp	x1, 411000 <ferror@plt+0xec60>
  40ba04:	add	x1, x1, #0xe38
  40ba08:	mov	x0, x19
  40ba0c:	bl	4022b0 <__isoc99_sscanf@plt>
  40ba10:	cmp	w0, #0x1
  40ba14:	ldr	w0, [sp, #44]
  40ba18:	csel	w20, w0, w20, eq  // eq = none
  40ba1c:	b	40ba24 <ferror@plt+0x9684>
  40ba20:	ldr	w20, [x20, #20]
  40ba24:	mov	w0, w20
  40ba28:	ldp	x19, x20, [sp, #16]
  40ba2c:	ldp	x29, x30, [sp], #48
  40ba30:	ret
  40ba34:	stp	x29, x30, [sp, #-16]!
  40ba38:	mov	x29, sp
  40ba3c:	bl	40b220 <ferror@plt+0x8e80>
  40ba40:	cbz	x0, 40ba70 <ferror@plt+0x96d0>
  40ba44:	ldr	x1, [x0]
  40ba48:	ldr	x2, [x0, #8]
  40ba4c:	str	x1, [x2]
  40ba50:	cbz	x1, 40ba58 <ferror@plt+0x96b8>
  40ba54:	str	x2, [x1, #8]
  40ba58:	ldr	x1, [x0, #16]
  40ba5c:	ldr	x2, [x0, #24]
  40ba60:	str	x1, [x2]
  40ba64:	cbz	x1, 40ba6c <ferror@plt+0x96cc>
  40ba68:	str	x2, [x1, #8]
  40ba6c:	bl	402150 <free@plt>
  40ba70:	ldp	x29, x30, [sp], #16
  40ba74:	ret
  40ba78:	stp	x29, x30, [sp, #-32]!
  40ba7c:	mov	x29, sp
  40ba80:	str	x19, [sp, #16]
  40ba84:	mov	x19, x0
  40ba88:	adrp	x0, 427000 <ferror@plt+0x24c60>
  40ba8c:	ldr	w0, [x0, #3632]
  40ba90:	cbz	w0, 40baa0 <ferror@plt+0x9700>
  40ba94:	ldr	x19, [sp, #16]
  40ba98:	ldp	x29, x30, [sp], #32
  40ba9c:	ret
  40baa0:	mov	w1, #0x0                   	// #0
  40baa4:	mov	x0, x19
  40baa8:	bl	40ea30 <ferror@plt+0xc690>
  40baac:	tbnz	w0, #31, 40badc <ferror@plt+0x973c>
  40bab0:	mov	w3, #0x0                   	// #0
  40bab4:	mov	x2, #0x0                   	// #0
  40bab8:	adrp	x1, 426000 <ferror@plt+0x23c60>
  40babc:	ldr	x1, [x1, #4008]
  40bac0:	mov	x0, x19
  40bac4:	bl	40ee78 <ferror@plt+0xcad8>
  40bac8:	tbnz	w0, #31, 40baf0 <ferror@plt+0x9750>
  40bacc:	adrp	x0, 427000 <ferror@plt+0x24c60>
  40bad0:	mov	w1, #0x1                   	// #1
  40bad4:	str	w1, [x0, #3632]
  40bad8:	b	40ba94 <ferror@plt+0x96f4>
  40badc:	adrp	x0, 410000 <ferror@plt+0xdc60>
  40bae0:	add	x0, x0, #0x920
  40bae4:	bl	401e20 <perror@plt>
  40bae8:	mov	w0, #0x1                   	// #1
  40baec:	bl	401e00 <exit@plt>
  40baf0:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40baf4:	ldr	x0, [x0, #3992]
  40baf8:	ldr	x3, [x0]
  40bafc:	mov	x2, #0x10                  	// #16
  40bb00:	mov	x1, #0x1                   	// #1
  40bb04:	adrp	x0, 410000 <ferror@plt+0xdc60>
  40bb08:	add	x0, x0, #0x940
  40bb0c:	bl	4021c0 <fwrite@plt>
  40bb10:	mov	w0, #0x1                   	// #1
  40bb14:	bl	401e00 <exit@plt>
  40bb18:	stp	x29, x30, [sp, #-80]!
  40bb1c:	mov	x29, sp
  40bb20:	stp	x21, x22, [sp, #32]
  40bb24:	stp	x23, x24, [sp, #48]
  40bb28:	stp	x25, x26, [sp, #64]
  40bb2c:	mov	x22, x0
  40bb30:	mov	w21, w1
  40bb34:	mov	x26, x3
  40bb38:	mov	w23, w4
  40bb3c:	cmp	w1, #0x4
  40bb40:	b.eq	40bbf8 <ferror@plt+0x9858>  // b.none
  40bb44:	cmp	w1, #0x10
  40bb48:	b.ne	40bb5c <ferror@plt+0x97bc>  // b.any
  40bb4c:	cmp	w2, #0x301
  40bb50:	mov	w0, #0x337                 	// #823
  40bb54:	ccmp	w2, w0, #0x4, ne  // ne = any
  40bb58:	b.eq	40bc28 <ferror@plt+0x9888>  // b.none
  40bb5c:	sxtw	x24, w23
  40bb60:	ldrb	w3, [x22]
  40bb64:	adrp	x2, 411000 <ferror@plt+0xec60>
  40bb68:	add	x2, x2, #0xcb8
  40bb6c:	mov	x1, x24
  40bb70:	mov	x0, x26
  40bb74:	bl	401f00 <snprintf@plt>
  40bb78:	cmp	w21, #0x1
  40bb7c:	ccmp	w23, #0x2, #0x4, gt
  40bb80:	b.le	40bbe0 <ferror@plt+0x9840>
  40bb84:	stp	x19, x20, [sp, #16]
  40bb88:	add	x20, x26, #0x2
  40bb8c:	mov	x19, #0x2                   	// #2
  40bb90:	sub	x22, x22, #0x1
  40bb94:	adrp	x25, 411000 <ferror@plt+0xec60>
  40bb98:	add	x25, x25, #0xe48
  40bb9c:	add	x24, x26, x24
  40bba0:	ldrb	w3, [x22, x19]
  40bba4:	mov	x2, x25
  40bba8:	sub	x1, x24, x20
  40bbac:	mov	x0, x20
  40bbb0:	bl	401f00 <snprintf@plt>
  40bbb4:	add	w2, w19, w19, lsl #1
  40bbb8:	sub	w2, w2, #0x1
  40bbbc:	cmp	w23, w2
  40bbc0:	cset	w1, gt
  40bbc4:	cmp	w21, w19
  40bbc8:	cset	w0, gt
  40bbcc:	add	x19, x19, #0x1
  40bbd0:	add	x20, x20, #0x3
  40bbd4:	tst	w1, w0
  40bbd8:	b.ne	40bba0 <ferror@plt+0x9800>  // b.any
  40bbdc:	ldp	x19, x20, [sp, #16]
  40bbe0:	mov	x0, x26
  40bbe4:	ldp	x21, x22, [sp, #32]
  40bbe8:	ldp	x23, x24, [sp, #48]
  40bbec:	ldp	x25, x26, [sp, #64]
  40bbf0:	ldp	x29, x30, [sp], #80
  40bbf4:	ret
  40bbf8:	and	w0, w2, #0xfffffff7
  40bbfc:	cmp	w0, #0x300
  40bc00:	mov	w0, #0x30a                 	// #778
  40bc04:	ccmp	w2, w0, #0x4, ne  // ne = any
  40bc08:	b.ne	40bb5c <ferror@plt+0x97bc>  // b.any
  40bc0c:	mov	w3, w4
  40bc10:	mov	x2, x26
  40bc14:	mov	x1, x22
  40bc18:	mov	w0, #0x2                   	// #2
  40bc1c:	bl	402390 <inet_ntop@plt>
  40bc20:	mov	x26, x0
  40bc24:	b	40bbe0 <ferror@plt+0x9840>
  40bc28:	mov	w3, w4
  40bc2c:	mov	x2, x26
  40bc30:	mov	x1, x22
  40bc34:	mov	w0, #0xa                   	// #10
  40bc38:	bl	402390 <inet_ntop@plt>
  40bc3c:	mov	x26, x0
  40bc40:	b	40bbe0 <ferror@plt+0x9840>
  40bc44:	stp	x29, x30, [sp, #-368]!
  40bc48:	mov	x29, sp
  40bc4c:	stp	x21, x22, [sp, #32]
  40bc50:	stp	x23, x24, [sp, #48]
  40bc54:	stp	x25, x26, [sp, #64]
  40bc58:	mov	x25, x0
  40bc5c:	mov	w23, w1
  40bc60:	mov	x21, x2
  40bc64:	mov	w1, #0x2e                  	// #46
  40bc68:	mov	x0, x2
  40bc6c:	bl	4021a0 <strchr@plt>
  40bc70:	cbz	x0, 40bd88 <ferror@plt+0x99e8>
  40bc74:	mov	w2, #0x2                   	// #2
  40bc78:	mov	x1, x21
  40bc7c:	add	x0, sp, #0x68
  40bc80:	bl	409128 <ferror@plt+0x6d88>
  40bc84:	cbnz	w0, 40bca4 <ferror@plt+0x9904>
  40bc88:	mov	w0, #0xffffffff            	// #-1
  40bc8c:	cmp	w23, #0x3
  40bc90:	b.le	40bdc4 <ferror@plt+0x9a24>
  40bc94:	ldr	w0, [sp, #112]
  40bc98:	str	w0, [x25]
  40bc9c:	mov	w0, #0x4                   	// #4
  40bca0:	b	40bdc4 <ferror@plt+0x9a24>
  40bca4:	mov	x2, x21
  40bca8:	adrp	x1, 411000 <ferror@plt+0xec60>
  40bcac:	add	x1, x1, #0xe50
  40bcb0:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40bcb4:	ldr	x0, [x0, #3992]
  40bcb8:	ldr	x0, [x0]
  40bcbc:	bl	402370 <fprintf@plt>
  40bcc0:	mov	w0, #0xffffffff            	// #-1
  40bcc4:	b	40bdc4 <ferror@plt+0x9a24>
  40bcc8:	mov	x2, x27
  40bccc:	mov	x1, x26
  40bcd0:	mov	x0, x21
  40bcd4:	bl	4022b0 <__isoc99_sscanf@plt>
  40bcd8:	cmp	w0, #0x1
  40bcdc:	b.ne	40bd30 <ferror@plt+0x9990>  // b.any
  40bce0:	ldr	w0, [sp, #104]
  40bce4:	cmp	w0, #0xff
  40bce8:	b.hi	40bd5c <ferror@plt+0x99bc>  // b.pmore
  40bcec:	strb	w0, [x25, x20]
  40bcf0:	cbz	x19, 40bdb8 <ferror@plt+0x9a18>
  40bcf4:	add	w22, w24, #0x1
  40bcf8:	add	x0, x20, #0x1
  40bcfc:	cmp	x20, x23
  40bd00:	b.eq	40bd7c <ferror@plt+0x99dc>  // b.none
  40bd04:	mov	x20, x0
  40bd08:	mov	x21, x19
  40bd0c:	mov	w24, w20
  40bd10:	mov	w22, w20
  40bd14:	mov	w1, w28
  40bd18:	mov	x0, x21
  40bd1c:	bl	4021a0 <strchr@plt>
  40bd20:	mov	x19, x0
  40bd24:	cbz	x0, 40bcc8 <ferror@plt+0x9928>
  40bd28:	strb	wzr, [x19], #1
  40bd2c:	b	40bcc8 <ferror@plt+0x9928>
  40bd30:	mov	x2, x21
  40bd34:	adrp	x1, 411000 <ferror@plt+0xec60>
  40bd38:	add	x1, x1, #0xe50
  40bd3c:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40bd40:	ldr	x0, [x0, #3992]
  40bd44:	ldr	x0, [x0]
  40bd48:	bl	402370 <fprintf@plt>
  40bd4c:	mov	w0, #0xffffffff            	// #-1
  40bd50:	ldp	x19, x20, [sp, #16]
  40bd54:	ldp	x27, x28, [sp, #80]
  40bd58:	b	40bdc4 <ferror@plt+0x9a24>
  40bd5c:	mov	x2, x21
  40bd60:	adrp	x1, 411000 <ferror@plt+0xec60>
  40bd64:	add	x1, x1, #0xe50
  40bd68:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40bd6c:	ldr	x0, [x0, #3992]
  40bd70:	ldr	x0, [x0]
  40bd74:	bl	402370 <fprintf@plt>
  40bd78:	b	40bd4c <ferror@plt+0x99ac>
  40bd7c:	ldp	x19, x20, [sp, #16]
  40bd80:	ldp	x27, x28, [sp, #80]
  40bd84:	b	40bdc0 <ferror@plt+0x9a20>
  40bd88:	mov	w22, #0x0                   	// #0
  40bd8c:	cmp	w23, #0x0
  40bd90:	b.le	40bdc0 <ferror@plt+0x9a20>
  40bd94:	stp	x19, x20, [sp, #16]
  40bd98:	stp	x27, x28, [sp, #80]
  40bd9c:	sub	w23, w23, #0x1
  40bda0:	mov	x20, #0x0                   	// #0
  40bda4:	mov	w28, #0x3a                  	// #58
  40bda8:	add	x27, sp, #0x68
  40bdac:	adrp	x26, 410000 <ferror@plt+0xdc60>
  40bdb0:	add	x26, x26, #0xbc8
  40bdb4:	b	40bd0c <ferror@plt+0x996c>
  40bdb8:	ldp	x19, x20, [sp, #16]
  40bdbc:	ldp	x27, x28, [sp, #80]
  40bdc0:	add	w0, w22, #0x1
  40bdc4:	ldp	x21, x22, [sp, #32]
  40bdc8:	ldp	x23, x24, [sp, #48]
  40bdcc:	ldp	x25, x26, [sp, #64]
  40bdd0:	ldp	x29, x30, [sp], #368
  40bdd4:	ret
  40bdd8:	mov	x12, #0x31d0                	// #12752
  40bddc:	sub	sp, sp, x12
  40bde0:	stp	x29, x30, [sp]
  40bde4:	mov	x29, sp
  40bde8:	stp	x19, x20, [sp, #16]
  40bdec:	stp	x21, x22, [sp, #32]
  40bdf0:	mov	x19, x0
  40bdf4:	add	x20, sp, #0x2, lsl #12
  40bdf8:	add	x20, x20, #0x1d0
  40bdfc:	mov	x4, x0
  40be00:	adrp	x3, 411000 <ferror@plt+0xec60>
  40be04:	add	x3, x3, #0xe70
  40be08:	adrp	x2, 411000 <ferror@plt+0xec60>
  40be0c:	add	x2, x2, #0xe80
  40be10:	mov	x1, #0x1000                	// #4096
  40be14:	mov	x0, x20
  40be18:	bl	401f00 <snprintf@plt>
  40be1c:	mov	w1, #0x80000               	// #524288
  40be20:	mov	x0, x20
  40be24:	bl	402250 <open64@plt>
  40be28:	tbnz	w0, #31, 40bee4 <ferror@plt+0x9b44>
  40be2c:	mov	w20, w0
  40be30:	mov	w1, #0x40000000            	// #1073741824
  40be34:	bl	402210 <setns@plt>
  40be38:	tbnz	w0, #31, 40bf1c <ferror@plt+0x9b7c>
  40be3c:	mov	w0, w20
  40be40:	bl	402060 <close@plt>
  40be44:	mov	w0, #0x20000               	// #131072
  40be48:	bl	401ef0 <unshare@plt>
  40be4c:	tbnz	w0, #31, 40bf5c <ferror@plt+0x9bbc>
  40be50:	mov	x4, #0x0                   	// #0
  40be54:	mov	x3, #0x4000                	// #16384
  40be58:	movk	x3, #0x8, lsl #16
  40be5c:	adrp	x2, 411000 <ferror@plt+0xec60>
  40be60:	add	x2, x2, #0xef8
  40be64:	adrp	x1, 411000 <ferror@plt+0xec60>
  40be68:	add	x1, x1, #0xf00
  40be6c:	adrp	x0, 411000 <ferror@plt+0xec60>
  40be70:	add	x0, x0, #0xa78
  40be74:	bl	401e10 <mount@plt>
  40be78:	mov	w21, w0
  40be7c:	cbnz	w0, 40bf90 <ferror@plt+0x9bf0>
  40be80:	mov	w1, #0x2                   	// #2
  40be84:	adrp	x0, 411000 <ferror@plt+0xec60>
  40be88:	add	x0, x0, #0xf30
  40be8c:	bl	401f10 <umount2@plt>
  40be90:	mov	x3, #0x0                   	// #0
  40be94:	tbnz	w0, #31, 40bfc4 <ferror@plt+0x9c24>
  40be98:	mov	x4, #0x0                   	// #0
  40be9c:	adrp	x2, 411000 <ferror@plt+0xec60>
  40bea0:	add	x2, x2, #0xf38
  40bea4:	adrp	x1, 411000 <ferror@plt+0xec60>
  40bea8:	add	x1, x1, #0xf30
  40beac:	mov	x0, x19
  40beb0:	bl	401e10 <mount@plt>
  40beb4:	tbnz	w0, #31, 40bfec <ferror@plt+0x9c4c>
  40beb8:	mov	x0, x19
  40bebc:	bl	401df0 <strlen@plt>
  40bec0:	cmp	x0, #0xfe
  40bec4:	b.ls	40c020 <ferror@plt+0x9c80>  // b.plast
  40bec8:	mov	w0, w21
  40becc:	ldp	x19, x20, [sp, #16]
  40bed0:	ldp	x21, x22, [sp, #32]
  40bed4:	ldp	x29, x30, [sp]
  40bed8:	mov	x12, #0x31d0                	// #12752
  40bedc:	add	sp, sp, x12
  40bee0:	ret
  40bee4:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40bee8:	ldr	x0, [x0, #3992]
  40beec:	ldr	x20, [x0]
  40bef0:	bl	402310 <__errno_location@plt>
  40bef4:	ldr	w0, [x0]
  40bef8:	bl	402050 <strerror@plt>
  40befc:	mov	x3, x0
  40bf00:	mov	x2, x19
  40bf04:	adrp	x1, 411000 <ferror@plt+0xec60>
  40bf08:	add	x1, x1, #0xe88
  40bf0c:	mov	x0, x20
  40bf10:	bl	402370 <fprintf@plt>
  40bf14:	mov	w21, #0xffffffff            	// #-1
  40bf18:	b	40bec8 <ferror@plt+0x9b28>
  40bf1c:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40bf20:	ldr	x0, [x0, #3992]
  40bf24:	ldr	x21, [x0]
  40bf28:	bl	402310 <__errno_location@plt>
  40bf2c:	ldr	w0, [x0]
  40bf30:	bl	402050 <strerror@plt>
  40bf34:	mov	x3, x0
  40bf38:	mov	x2, x19
  40bf3c:	adrp	x1, 411000 <ferror@plt+0xec60>
  40bf40:	add	x1, x1, #0xeb0
  40bf44:	mov	x0, x21
  40bf48:	bl	402370 <fprintf@plt>
  40bf4c:	mov	w0, w20
  40bf50:	bl	402060 <close@plt>
  40bf54:	mov	w21, #0xffffffff            	// #-1
  40bf58:	b	40bec8 <ferror@plt+0x9b28>
  40bf5c:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40bf60:	ldr	x0, [x0, #3992]
  40bf64:	ldr	x19, [x0]
  40bf68:	bl	402310 <__errno_location@plt>
  40bf6c:	ldr	w0, [x0]
  40bf70:	bl	402050 <strerror@plt>
  40bf74:	mov	x2, x0
  40bf78:	adrp	x1, 411000 <ferror@plt+0xec60>
  40bf7c:	add	x1, x1, #0xee0
  40bf80:	mov	x0, x19
  40bf84:	bl	402370 <fprintf@plt>
  40bf88:	mov	w21, #0xffffffff            	// #-1
  40bf8c:	b	40bec8 <ferror@plt+0x9b28>
  40bf90:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40bf94:	ldr	x0, [x0, #3992]
  40bf98:	ldr	x19, [x0]
  40bf9c:	bl	402310 <__errno_location@plt>
  40bfa0:	ldr	w0, [x0]
  40bfa4:	bl	402050 <strerror@plt>
  40bfa8:	mov	x2, x0
  40bfac:	adrp	x1, 411000 <ferror@plt+0xec60>
  40bfb0:	add	x1, x1, #0xf08
  40bfb4:	mov	x0, x19
  40bfb8:	bl	402370 <fprintf@plt>
  40bfbc:	mov	w21, #0xffffffff            	// #-1
  40bfc0:	b	40bec8 <ferror@plt+0x9b28>
  40bfc4:	add	x1, sp, #0x2, lsl #12
  40bfc8:	add	x1, x1, #0x160
  40bfcc:	adrp	x0, 411000 <ferror@plt+0xec60>
  40bfd0:	add	x0, x0, #0xf30
  40bfd4:	bl	402140 <statvfs64@plt>
  40bfd8:	mov	x3, #0x0                   	// #0
  40bfdc:	cbnz	w0, 40be98 <ferror@plt+0x9af8>
  40bfe0:	ldr	x3, [sp, #8616]
  40bfe4:	and	x3, x3, #0x1
  40bfe8:	b	40be98 <ferror@plt+0x9af8>
  40bfec:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40bff0:	ldr	x0, [x0, #3992]
  40bff4:	ldr	x19, [x0]
  40bff8:	bl	402310 <__errno_location@plt>
  40bffc:	ldr	w0, [x0]
  40c000:	bl	402050 <strerror@plt>
  40c004:	mov	x2, x0
  40c008:	adrp	x1, 411000 <ferror@plt+0xec60>
  40c00c:	add	x1, x1, #0xf40
  40c010:	mov	x0, x19
  40c014:	bl	402370 <fprintf@plt>
  40c018:	mov	w21, #0xffffffff            	// #-1
  40c01c:	b	40bec8 <ferror@plt+0x9b28>
  40c020:	add	x0, sp, #0x50
  40c024:	mov	x4, x19
  40c028:	adrp	x3, 411000 <ferror@plt+0xec60>
  40c02c:	add	x3, x3, #0xf60
  40c030:	adrp	x2, 411000 <ferror@plt+0xec60>
  40c034:	add	x2, x2, #0xe80
  40c038:	mov	x1, #0x10a                 	// #266
  40c03c:	mov	x19, x0
  40c040:	bl	401f00 <snprintf@plt>
  40c044:	mov	x0, x19
  40c048:	bl	401ec0 <opendir@plt>
  40c04c:	mov	x22, x0
  40c050:	cbz	x0, 40bec8 <ferror@plt+0x9b28>
  40c054:	stp	x23, x24, [sp, #48]
  40c058:	str	x25, [sp, #64]
  40c05c:	adrp	x24, 411000 <ferror@plt+0xec60>
  40c060:	add	x24, x24, #0xf70
  40c064:	adrp	x23, 411000 <ferror@plt+0xec60>
  40c068:	add	x23, x23, #0xf78
  40c06c:	add	x25, sp, #0x50
  40c070:	mov	x0, x22
  40c074:	bl	402170 <readdir64@plt>
  40c078:	mov	x19, x0
  40c07c:	cbz	x0, 40c140 <ferror@plt+0x9da0>
  40c080:	add	x19, x19, #0x13
  40c084:	mov	x1, x24
  40c088:	mov	x0, x19
  40c08c:	bl	4020e0 <strcmp@plt>
  40c090:	cbz	w0, 40c070 <ferror@plt+0x9cd0>
  40c094:	mov	x1, x23
  40c098:	mov	x0, x19
  40c09c:	bl	4020e0 <strcmp@plt>
  40c0a0:	cbz	w0, 40c070 <ferror@plt+0x9cd0>
  40c0a4:	add	x20, sp, #0x160
  40c0a8:	mov	x4, x19
  40c0ac:	mov	x3, x25
  40c0b0:	adrp	x2, 411000 <ferror@plt+0xec60>
  40c0b4:	add	x2, x2, #0xe80
  40c0b8:	mov	x1, #0x1000                	// #4096
  40c0bc:	mov	x0, x20
  40c0c0:	bl	401f00 <snprintf@plt>
  40c0c4:	add	x0, sp, #0x1, lsl #12
  40c0c8:	add	x0, x0, #0x160
  40c0cc:	mov	x3, x19
  40c0d0:	adrp	x2, 411000 <ferror@plt+0xec60>
  40c0d4:	add	x2, x2, #0xf80
  40c0d8:	mov	x1, #0x1000                	// #4096
  40c0dc:	mov	x19, x0
  40c0e0:	bl	401f00 <snprintf@plt>
  40c0e4:	mov	x4, #0x0                   	// #0
  40c0e8:	mov	x3, #0x1000                	// #4096
  40c0ec:	adrp	x2, 411000 <ferror@plt+0xec60>
  40c0f0:	add	x2, x2, #0xef8
  40c0f4:	mov	x1, x19
  40c0f8:	mov	x0, x20
  40c0fc:	bl	401e10 <mount@plt>
  40c100:	tbz	w0, #31, 40c070 <ferror@plt+0x9cd0>
  40c104:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40c108:	ldr	x0, [x0, #3992]
  40c10c:	ldr	x19, [x0]
  40c110:	bl	402310 <__errno_location@plt>
  40c114:	ldr	w0, [x0]
  40c118:	bl	402050 <strerror@plt>
  40c11c:	mov	x4, x0
  40c120:	add	x3, sp, #0x1, lsl #12
  40c124:	add	x3, x3, #0x160
  40c128:	add	x2, sp, #0x160
  40c12c:	adrp	x1, 411000 <ferror@plt+0xec60>
  40c130:	add	x1, x1, #0xf88
  40c134:	mov	x0, x19
  40c138:	bl	402370 <fprintf@plt>
  40c13c:	b	40c070 <ferror@plt+0x9cd0>
  40c140:	mov	x0, x22
  40c144:	bl	402040 <closedir@plt>
  40c148:	ldp	x23, x24, [sp, #48]
  40c14c:	ldr	x25, [sp, #64]
  40c150:	b	40bec8 <ferror@plt+0x9b28>
  40c154:	mov	x12, #0x1020                	// #4128
  40c158:	sub	sp, sp, x12
  40c15c:	stp	x29, x30, [sp]
  40c160:	mov	x29, sp
  40c164:	str	x19, [sp, #16]
  40c168:	mov	x19, x0
  40c16c:	mov	w1, #0x2f                  	// #47
  40c170:	bl	4021a0 <strchr@plt>
  40c174:	cbz	x0, 40c198 <ferror@plt+0x9df8>
  40c178:	mov	w1, #0x0                   	// #0
  40c17c:	mov	x0, x19
  40c180:	bl	402250 <open64@plt>
  40c184:	ldr	x19, [sp, #16]
  40c188:	ldp	x29, x30, [sp]
  40c18c:	mov	x12, #0x1020                	// #4128
  40c190:	add	sp, sp, x12
  40c194:	ret
  40c198:	add	x0, sp, #0x20
  40c19c:	mov	x4, x19
  40c1a0:	adrp	x3, 411000 <ferror@plt+0xec60>
  40c1a4:	add	x3, x3, #0xe70
  40c1a8:	adrp	x2, 411000 <ferror@plt+0xec60>
  40c1ac:	add	x2, x2, #0xe80
  40c1b0:	mov	x1, #0x1000                	// #4096
  40c1b4:	mov	x19, x0
  40c1b8:	bl	401f00 <snprintf@plt>
  40c1bc:	b	40c178 <ferror@plt+0x9dd8>
  40c1c0:	stp	x29, x30, [sp, #-64]!
  40c1c4:	mov	x29, sp
  40c1c8:	stp	x23, x24, [sp, #48]
  40c1cc:	mov	x23, x0
  40c1d0:	mov	x24, x1
  40c1d4:	adrp	x0, 411000 <ferror@plt+0xec60>
  40c1d8:	add	x0, x0, #0xe70
  40c1dc:	bl	401ec0 <opendir@plt>
  40c1e0:	cbz	x0, 40c260 <ferror@plt+0x9ec0>
  40c1e4:	stp	x19, x20, [sp, #16]
  40c1e8:	stp	x21, x22, [sp, #32]
  40c1ec:	mov	x20, x0
  40c1f0:	adrp	x21, 411000 <ferror@plt+0xec60>
  40c1f4:	add	x21, x21, #0xf70
  40c1f8:	adrp	x22, 411000 <ferror@plt+0xec60>
  40c1fc:	add	x22, x22, #0xf78
  40c200:	mov	x0, x20
  40c204:	bl	402170 <readdir64@plt>
  40c208:	cbz	x0, 40c240 <ferror@plt+0x9ea0>
  40c20c:	add	x19, x0, #0x13
  40c210:	mov	x1, x21
  40c214:	mov	x0, x19
  40c218:	bl	4020e0 <strcmp@plt>
  40c21c:	cbz	w0, 40c200 <ferror@plt+0x9e60>
  40c220:	mov	x1, x22
  40c224:	mov	x0, x19
  40c228:	bl	4020e0 <strcmp@plt>
  40c22c:	cbz	w0, 40c200 <ferror@plt+0x9e60>
  40c230:	mov	x1, x24
  40c234:	mov	x0, x19
  40c238:	blr	x23
  40c23c:	cbz	w0, 40c200 <ferror@plt+0x9e60>
  40c240:	mov	x0, x20
  40c244:	bl	402040 <closedir@plt>
  40c248:	mov	w0, #0x0                   	// #0
  40c24c:	ldp	x19, x20, [sp, #16]
  40c250:	ldp	x21, x22, [sp, #32]
  40c254:	ldp	x23, x24, [sp, #48]
  40c258:	ldp	x29, x30, [sp], #64
  40c25c:	ret
  40c260:	mov	w0, #0xffffffff            	// #-1
  40c264:	b	40c254 <ferror@plt+0x9eb4>
  40c268:	cbnz	w0, 40c270 <ferror@plt+0x9ed0>
  40c26c:	ret
  40c270:	stp	x29, x30, [sp, #-32]!
  40c274:	mov	x29, sp
  40c278:	str	x19, [sp, #16]
  40c27c:	and	w19, w1, #0xff
  40c280:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40c284:	ldr	x0, [x0, #4016]
  40c288:	ldr	x0, [x0]
  40c28c:	bl	40d550 <ferror@plt+0xb1b0>
  40c290:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c294:	str	x0, [x1, #3640]
  40c298:	cbz	x0, 40c2bc <ferror@plt+0x9f1c>
  40c29c:	adrp	x1, 426000 <ferror@plt+0x23c60>
  40c2a0:	ldr	x1, [x1, #4056]
  40c2a4:	ldr	w1, [x1]
  40c2a8:	cbnz	w1, 40c2d0 <ferror@plt+0x9f30>
  40c2ac:	cbnz	w19, 40c2dc <ferror@plt+0x9f3c>
  40c2b0:	ldr	x19, [sp, #16]
  40c2b4:	ldp	x29, x30, [sp], #32
  40c2b8:	ret
  40c2bc:	adrp	x0, 411000 <ferror@plt+0xec60>
  40c2c0:	add	x0, x0, #0xfa8
  40c2c4:	bl	401e20 <perror@plt>
  40c2c8:	mov	w0, #0x1                   	// #1
  40c2cc:	bl	401e00 <exit@plt>
  40c2d0:	mov	w1, #0x1                   	// #1
  40c2d4:	bl	40d5f4 <ferror@plt+0xb254>
  40c2d8:	b	40c2ac <ferror@plt+0x9f0c>
  40c2dc:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c2e0:	ldr	x0, [x0, #3640]
  40c2e4:	bl	40d768 <ferror@plt+0xb3c8>
  40c2e8:	b	40c2b0 <ferror@plt+0x9f10>
  40c2ec:	stp	x29, x30, [sp, #-16]!
  40c2f0:	mov	x29, sp
  40c2f4:	mov	w1, #0x1                   	// #1
  40c2f8:	bl	40c268 <ferror@plt+0x9ec8>
  40c2fc:	ldp	x29, x30, [sp], #16
  40c300:	ret
  40c304:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c308:	ldr	x0, [x0, #3640]
  40c30c:	cbz	x0, 40c330 <ferror@plt+0x9f90>
  40c310:	stp	x29, x30, [sp, #-16]!
  40c314:	mov	x29, sp
  40c318:	bl	40d7bc <ferror@plt+0xb41c>
  40c31c:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c320:	add	x0, x0, #0xe38
  40c324:	bl	40d588 <ferror@plt+0xb1e8>
  40c328:	ldp	x29, x30, [sp], #16
  40c32c:	ret
  40c330:	ret
  40c334:	stp	x29, x30, [sp, #-16]!
  40c338:	mov	x29, sp
  40c33c:	mov	w1, #0x0                   	// #0
  40c340:	bl	40c268 <ferror@plt+0x9ec8>
  40c344:	ldp	x29, x30, [sp], #16
  40c348:	ret
  40c34c:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c350:	ldr	x0, [x0, #3640]
  40c354:	cbz	x0, 40c374 <ferror@plt+0x9fd4>
  40c358:	stp	x29, x30, [sp, #-16]!
  40c35c:	mov	x29, sp
  40c360:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c364:	add	x0, x0, #0xe38
  40c368:	bl	40d588 <ferror@plt+0xb1e8>
  40c36c:	ldp	x29, x30, [sp], #16
  40c370:	ret
  40c374:	ret
  40c378:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c37c:	ldr	x0, [x0, #3640]
  40c380:	cmp	x0, #0x0
  40c384:	cset	w0, ne  // ne = any
  40c388:	ret
  40c38c:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c390:	ldr	x0, [x0, #3640]
  40c394:	ret
  40c398:	mov	x1, x0
  40c39c:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c3a0:	ldr	x0, [x0, #3640]
  40c3a4:	cbz	x0, 40c3cc <ferror@plt+0xa02c>
  40c3a8:	stp	x29, x30, [sp, #-16]!
  40c3ac:	mov	x29, sp
  40c3b0:	cbz	x1, 40c3b8 <ferror@plt+0xa018>
  40c3b4:	bl	40d5fc <ferror@plt+0xb25c>
  40c3b8:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c3bc:	ldr	x0, [x0, #3640]
  40c3c0:	bl	40d714 <ferror@plt+0xb374>
  40c3c4:	ldp	x29, x30, [sp], #16
  40c3c8:	ret
  40c3cc:	ret
  40c3d0:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c3d4:	ldr	x0, [x0, #3640]
  40c3d8:	cbz	x0, 40c3f0 <ferror@plt+0xa050>
  40c3dc:	stp	x29, x30, [sp, #-16]!
  40c3e0:	mov	x29, sp
  40c3e4:	bl	40d750 <ferror@plt+0xb3b0>
  40c3e8:	ldp	x29, x30, [sp], #16
  40c3ec:	ret
  40c3f0:	ret
  40c3f4:	stp	x29, x30, [sp, #-16]!
  40c3f8:	mov	x29, sp
  40c3fc:	tst	w0, #0x6
  40c400:	b.eq	40c42c <ferror@plt+0xa08c>  // b.none
  40c404:	adrp	x2, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c408:	ldr	x2, [x2, #3640]
  40c40c:	cbz	x2, 40c440 <ferror@plt+0xa0a0>
  40c410:	cbz	x1, 40c41c <ferror@plt+0xa07c>
  40c414:	mov	x0, x2
  40c418:	bl	40d5fc <ferror@plt+0xb25c>
  40c41c:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c420:	ldr	x0, [x0, #3640]
  40c424:	bl	40d768 <ferror@plt+0xb3c8>
  40c428:	b	40c438 <ferror@plt+0xa098>
  40c42c:	adrp	x2, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c430:	ldr	x2, [x2, #3640]
  40c434:	cbz	x2, 40c440 <ferror@plt+0xa0a0>
  40c438:	ldp	x29, x30, [sp], #16
  40c43c:	ret
  40c440:	mov	w2, #0x5                   	// #5
  40c444:	tst	w0, w2
  40c448:	b.eq	40c438 <ferror@plt+0xa098>  // b.none
  40c44c:	adrp	x0, 410000 <ferror@plt+0xdc60>
  40c450:	add	x0, x0, #0xab8
  40c454:	bl	4022f0 <printf@plt>
  40c458:	b	40c438 <ferror@plt+0xa098>
  40c45c:	stp	x29, x30, [sp, #-16]!
  40c460:	mov	x29, sp
  40c464:	mov	w2, w0
  40c468:	tst	w0, #0x6
  40c46c:	b.eq	40c484 <ferror@plt+0xa0e4>  // b.none
  40c470:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c474:	ldr	x0, [x0, #3640]
  40c478:	cbz	x0, 40c498 <ferror@plt+0xa0f8>
  40c47c:	bl	40d7bc <ferror@plt+0xb41c>
  40c480:	b	40c490 <ferror@plt+0xa0f0>
  40c484:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c488:	ldr	x0, [x0, #3640]
  40c48c:	cbz	x0, 40c498 <ferror@plt+0xa0f8>
  40c490:	ldp	x29, x30, [sp], #16
  40c494:	ret
  40c498:	mov	w0, #0x5                   	// #5
  40c49c:	tst	w2, w0
  40c4a0:	b.eq	40c490 <ferror@plt+0xa0f0>  // b.none
  40c4a4:	adrp	x0, 410000 <ferror@plt+0xdc60>
  40c4a8:	add	x0, x0, #0xab8
  40c4ac:	bl	4022f0 <printf@plt>
  40c4b0:	b	40c490 <ferror@plt+0xa0f0>
  40c4b4:	stp	x29, x30, [sp, #-16]!
  40c4b8:	mov	x29, sp
  40c4bc:	mov	w5, w0
  40c4c0:	mov	x6, x2
  40c4c4:	mov	x2, x3
  40c4c8:	tst	w0, #0x6
  40c4cc:	b.eq	40c4fc <ferror@plt+0xa15c>  // b.none
  40c4d0:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c4d4:	ldr	x0, [x0, #3640]
  40c4d8:	cbz	x0, 40c510 <ferror@plt+0xa170>
  40c4dc:	cbz	x6, 40c4f0 <ferror@plt+0xa150>
  40c4e0:	mov	w2, w4
  40c4e4:	mov	x1, x6
  40c4e8:	bl	40dbac <ferror@plt+0xb80c>
  40c4ec:	b	40c508 <ferror@plt+0xa168>
  40c4f0:	mov	w1, w4
  40c4f4:	bl	40d984 <ferror@plt+0xb5e4>
  40c4f8:	b	40c508 <ferror@plt+0xa168>
  40c4fc:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c500:	ldr	x0, [x0, #3640]
  40c504:	cbz	x0, 40c510 <ferror@plt+0xa170>
  40c508:	ldp	x29, x30, [sp], #16
  40c50c:	ret
  40c510:	mov	w0, #0x5                   	// #5
  40c514:	tst	w5, w0
  40c518:	b.eq	40c508 <ferror@plt+0xa168>  // b.none
  40c51c:	mov	w3, w4
  40c520:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40c524:	ldr	x0, [x0, #4016]
  40c528:	ldr	x0, [x0]
  40c52c:	bl	40ced8 <ferror@plt+0xab38>
  40c530:	b	40c508 <ferror@plt+0xa168>
  40c534:	stp	x29, x30, [sp, #-16]!
  40c538:	mov	x29, sp
  40c53c:	mov	w5, w0
  40c540:	mov	x6, x2
  40c544:	mov	x2, x3
  40c548:	tst	w0, #0x6
  40c54c:	b.eq	40c57c <ferror@plt+0xa1dc>  // b.none
  40c550:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c554:	ldr	x0, [x0, #3640]
  40c558:	cbz	x0, 40c590 <ferror@plt+0xa1f0>
  40c55c:	cbz	x6, 40c570 <ferror@plt+0xa1d0>
  40c560:	mov	x2, x4
  40c564:	mov	x1, x6
  40c568:	bl	40dbdc <ferror@plt+0xb83c>
  40c56c:	b	40c588 <ferror@plt+0xa1e8>
  40c570:	mov	x1, x4
  40c574:	bl	40d9a4 <ferror@plt+0xb604>
  40c578:	b	40c588 <ferror@plt+0xa1e8>
  40c57c:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c580:	ldr	x0, [x0, #3640]
  40c584:	cbz	x0, 40c590 <ferror@plt+0xa1f0>
  40c588:	ldp	x29, x30, [sp], #16
  40c58c:	ret
  40c590:	mov	w0, #0x5                   	// #5
  40c594:	tst	w5, w0
  40c598:	b.eq	40c588 <ferror@plt+0xa1e8>  // b.none
  40c59c:	mov	x3, x4
  40c5a0:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40c5a4:	ldr	x0, [x0, #4016]
  40c5a8:	ldr	x0, [x0]
  40c5ac:	bl	40ced8 <ferror@plt+0xab38>
  40c5b0:	b	40c588 <ferror@plt+0xa1e8>
  40c5b4:	stp	x29, x30, [sp, #-16]!
  40c5b8:	mov	x29, sp
  40c5bc:	mov	w5, w0
  40c5c0:	mov	w6, w1
  40c5c4:	mov	x1, x2
  40c5c8:	mov	x2, x3
  40c5cc:	and	w3, w4, #0xff
  40c5d0:	tst	w0, #0x6
  40c5d4:	b.eq	40c600 <ferror@plt+0xa260>  // b.none
  40c5d8:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c5dc:	ldr	x0, [x0, #3640]
  40c5e0:	cbz	x0, 40c614 <ferror@plt+0xa274>
  40c5e4:	cbz	x1, 40c5f4 <ferror@plt+0xa254>
  40c5e8:	mov	w2, w3
  40c5ec:	bl	40daec <ferror@plt+0xb74c>
  40c5f0:	b	40c60c <ferror@plt+0xa26c>
  40c5f4:	mov	w1, w3
  40c5f8:	bl	40d8a4 <ferror@plt+0xb504>
  40c5fc:	b	40c60c <ferror@plt+0xa26c>
  40c600:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c604:	ldr	x0, [x0, #3640]
  40c608:	cbz	x0, 40c614 <ferror@plt+0xa274>
  40c60c:	ldp	x29, x30, [sp], #16
  40c610:	ret
  40c614:	mov	w0, #0x5                   	// #5
  40c618:	tst	w5, w0
  40c61c:	b.eq	40c60c <ferror@plt+0xa26c>  // b.none
  40c620:	mov	w1, w6
  40c624:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40c628:	ldr	x0, [x0, #4016]
  40c62c:	ldr	x0, [x0]
  40c630:	bl	40ced8 <ferror@plt+0xab38>
  40c634:	b	40c60c <ferror@plt+0xa26c>
  40c638:	stp	x29, x30, [sp, #-16]!
  40c63c:	mov	x29, sp
  40c640:	mov	w5, w0
  40c644:	mov	w6, w1
  40c648:	mov	x1, x2
  40c64c:	mov	x2, x3
  40c650:	and	w3, w4, #0xffff
  40c654:	tst	w0, #0x6
  40c658:	b.eq	40c684 <ferror@plt+0xa2e4>  // b.none
  40c65c:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c660:	ldr	x0, [x0, #3640]
  40c664:	cbz	x0, 40c698 <ferror@plt+0xa2f8>
  40c668:	cbz	x1, 40c678 <ferror@plt+0xa2d8>
  40c66c:	mov	w2, w3
  40c670:	bl	40db1c <ferror@plt+0xb77c>
  40c674:	b	40c690 <ferror@plt+0xa2f0>
  40c678:	mov	w1, w3
  40c67c:	bl	40d8c4 <ferror@plt+0xb524>
  40c680:	b	40c690 <ferror@plt+0xa2f0>
  40c684:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c688:	ldr	x0, [x0, #3640]
  40c68c:	cbz	x0, 40c698 <ferror@plt+0xa2f8>
  40c690:	ldp	x29, x30, [sp], #16
  40c694:	ret
  40c698:	mov	w0, #0x5                   	// #5
  40c69c:	tst	w5, w0
  40c6a0:	b.eq	40c690 <ferror@plt+0xa2f0>  // b.none
  40c6a4:	mov	w1, w6
  40c6a8:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40c6ac:	ldr	x0, [x0, #4016]
  40c6b0:	ldr	x0, [x0]
  40c6b4:	bl	40ced8 <ferror@plt+0xab38>
  40c6b8:	b	40c690 <ferror@plt+0xa2f0>
  40c6bc:	stp	x29, x30, [sp, #-16]!
  40c6c0:	mov	x29, sp
  40c6c4:	mov	w5, w0
  40c6c8:	mov	x6, x2
  40c6cc:	mov	x2, x3
  40c6d0:	tst	w0, #0x6
  40c6d4:	b.eq	40c704 <ferror@plt+0xa364>  // b.none
  40c6d8:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c6dc:	ldr	x0, [x0, #3640]
  40c6e0:	cbz	x0, 40c718 <ferror@plt+0xa378>
  40c6e4:	cbz	x6, 40c6f8 <ferror@plt+0xa358>
  40c6e8:	mov	w2, w4
  40c6ec:	mov	x1, x6
  40c6f0:	bl	40da5c <ferror@plt+0xb6bc>
  40c6f4:	b	40c710 <ferror@plt+0xa370>
  40c6f8:	mov	w1, w4
  40c6fc:	bl	40d8e4 <ferror@plt+0xb544>
  40c700:	b	40c710 <ferror@plt+0xa370>
  40c704:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c708:	ldr	x0, [x0, #3640]
  40c70c:	cbz	x0, 40c718 <ferror@plt+0xa378>
  40c710:	ldp	x29, x30, [sp], #16
  40c714:	ret
  40c718:	mov	w0, #0x5                   	// #5
  40c71c:	tst	w5, w0
  40c720:	b.eq	40c710 <ferror@plt+0xa370>  // b.none
  40c724:	mov	w3, w4
  40c728:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40c72c:	ldr	x0, [x0, #4016]
  40c730:	ldr	x0, [x0]
  40c734:	bl	40ced8 <ferror@plt+0xab38>
  40c738:	b	40c710 <ferror@plt+0xa370>
  40c73c:	stp	x29, x30, [sp, #-16]!
  40c740:	mov	x29, sp
  40c744:	mov	w5, w0
  40c748:	mov	x6, x2
  40c74c:	mov	x2, x3
  40c750:	tst	w0, #0x6
  40c754:	b.eq	40c784 <ferror@plt+0xa3e4>  // b.none
  40c758:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c75c:	ldr	x0, [x0, #3640]
  40c760:	cbz	x0, 40c798 <ferror@plt+0xa3f8>
  40c764:	cbz	x6, 40c778 <ferror@plt+0xa3d8>
  40c768:	mov	x2, x4
  40c76c:	mov	x1, x6
  40c770:	bl	40da8c <ferror@plt+0xb6ec>
  40c774:	b	40c790 <ferror@plt+0xa3f0>
  40c778:	mov	x1, x4
  40c77c:	bl	40d904 <ferror@plt+0xb564>
  40c780:	b	40c790 <ferror@plt+0xa3f0>
  40c784:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c788:	ldr	x0, [x0, #3640]
  40c78c:	cbz	x0, 40c798 <ferror@plt+0xa3f8>
  40c790:	ldp	x29, x30, [sp], #16
  40c794:	ret
  40c798:	mov	w0, #0x5                   	// #5
  40c79c:	tst	w5, w0
  40c7a0:	b.eq	40c790 <ferror@plt+0xa3f0>  // b.none
  40c7a4:	mov	x3, x4
  40c7a8:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40c7ac:	ldr	x0, [x0, #4016]
  40c7b0:	ldr	x0, [x0]
  40c7b4:	bl	40ced8 <ferror@plt+0xab38>
  40c7b8:	b	40c790 <ferror@plt+0xa3f0>
  40c7bc:	stp	x29, x30, [sp, #-16]!
  40c7c0:	mov	x29, sp
  40c7c4:	mov	w5, w0
  40c7c8:	mov	x6, x2
  40c7cc:	mov	x2, x3
  40c7d0:	tst	w0, #0x6
  40c7d4:	b.eq	40c804 <ferror@plt+0xa464>  // b.none
  40c7d8:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c7dc:	ldr	x0, [x0, #3640]
  40c7e0:	cbz	x0, 40c818 <ferror@plt+0xa478>
  40c7e4:	cbz	x6, 40c7f8 <ferror@plt+0xa458>
  40c7e8:	mov	x2, x4
  40c7ec:	mov	x1, x6
  40c7f0:	bl	40db4c <ferror@plt+0xb7ac>
  40c7f4:	b	40c810 <ferror@plt+0xa470>
  40c7f8:	mov	x1, x4
  40c7fc:	bl	40d944 <ferror@plt+0xb5a4>
  40c800:	b	40c810 <ferror@plt+0xa470>
  40c804:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c808:	ldr	x0, [x0, #3640]
  40c80c:	cbz	x0, 40c818 <ferror@plt+0xa478>
  40c810:	ldp	x29, x30, [sp], #16
  40c814:	ret
  40c818:	mov	w0, #0x5                   	// #5
  40c81c:	tst	w5, w0
  40c820:	b.eq	40c810 <ferror@plt+0xa470>  // b.none
  40c824:	mov	x3, x4
  40c828:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40c82c:	ldr	x0, [x0, #4016]
  40c830:	ldr	x0, [x0]
  40c834:	bl	40ced8 <ferror@plt+0xab38>
  40c838:	b	40c810 <ferror@plt+0xa470>
  40c83c:	stp	x29, x30, [sp, #-16]!
  40c840:	mov	x29, sp
  40c844:	mov	w5, w0
  40c848:	mov	x6, x2
  40c84c:	mov	x2, x3
  40c850:	tst	w0, #0x6
  40c854:	b.eq	40c884 <ferror@plt+0xa4e4>  // b.none
  40c858:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c85c:	ldr	x0, [x0, #3640]
  40c860:	cbz	x0, 40c898 <ferror@plt+0xa4f8>
  40c864:	cbz	x6, 40c878 <ferror@plt+0xa4d8>
  40c868:	mov	x2, x4
  40c86c:	mov	x1, x6
  40c870:	bl	40db7c <ferror@plt+0xb7dc>
  40c874:	b	40c890 <ferror@plt+0xa4f0>
  40c878:	mov	x1, x4
  40c87c:	bl	40d964 <ferror@plt+0xb5c4>
  40c880:	b	40c890 <ferror@plt+0xa4f0>
  40c884:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c888:	ldr	x0, [x0, #3640]
  40c88c:	cbz	x0, 40c898 <ferror@plt+0xa4f8>
  40c890:	ldp	x29, x30, [sp], #16
  40c894:	ret
  40c898:	mov	w0, #0x5                   	// #5
  40c89c:	tst	w5, w0
  40c8a0:	b.eq	40c890 <ferror@plt+0xa4f0>  // b.none
  40c8a4:	mov	x3, x4
  40c8a8:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40c8ac:	ldr	x0, [x0, #4016]
  40c8b0:	ldr	x0, [x0]
  40c8b4:	bl	40ced8 <ferror@plt+0xab38>
  40c8b8:	b	40c890 <ferror@plt+0xa4f0>
  40c8bc:	stp	x29, x30, [sp, #-16]!
  40c8c0:	mov	x29, sp
  40c8c4:	mov	w4, w0
  40c8c8:	tst	w0, #0x6
  40c8cc:	b.eq	40c8f4 <ferror@plt+0xa554>  // b.none
  40c8d0:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c8d4:	ldr	x0, [x0, #3640]
  40c8d8:	cbz	x0, 40c908 <ferror@plt+0xa568>
  40c8dc:	cbz	x2, 40c8ec <ferror@plt+0xa54c>
  40c8e0:	mov	x1, x2
  40c8e4:	bl	40da24 <ferror@plt+0xb684>
  40c8e8:	b	40c900 <ferror@plt+0xa560>
  40c8ec:	bl	40d888 <ferror@plt+0xb4e8>
  40c8f0:	b	40c900 <ferror@plt+0xa560>
  40c8f4:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c8f8:	ldr	x0, [x0, #3640]
  40c8fc:	cbz	x0, 40c908 <ferror@plt+0xa568>
  40c900:	ldp	x29, x30, [sp], #16
  40c904:	ret
  40c908:	mov	w0, #0x5                   	// #5
  40c90c:	tst	w4, w0
  40c910:	b.eq	40c900 <ferror@plt+0xa560>  // b.none
  40c914:	mov	x2, x3
  40c918:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40c91c:	ldr	x0, [x0, #4016]
  40c920:	ldr	x0, [x0]
  40c924:	bl	40ced8 <ferror@plt+0xab38>
  40c928:	b	40c900 <ferror@plt+0xa560>
  40c92c:	stp	x29, x30, [sp, #-112]!
  40c930:	mov	x29, sp
  40c934:	stp	x19, x20, [sp, #16]
  40c938:	str	x21, [sp, #32]
  40c93c:	mov	x19, x0
  40c940:	mov	w21, w1
  40c944:	add	x20, sp, #0x30
  40c948:	mov	x3, x0
  40c94c:	adrp	x2, 411000 <ferror@plt+0xec60>
  40c950:	add	x2, x2, #0xfb8
  40c954:	mov	x1, #0x40                  	// #64
  40c958:	mov	x0, x20
  40c95c:	bl	401f00 <snprintf@plt>
  40c960:	mov	w4, w21
  40c964:	mov	x3, x20
  40c968:	mov	x2, x19
  40c96c:	mov	w1, #0x6                   	// #6
  40c970:	mov	w0, #0x4                   	// #4
  40c974:	bl	40c6bc <ferror@plt+0xa31c>
  40c978:	ldp	x19, x20, [sp, #16]
  40c97c:	ldr	x21, [sp, #32]
  40c980:	ldp	x29, x30, [sp], #112
  40c984:	ret
  40c988:	stp	x29, x30, [sp, #-16]!
  40c98c:	mov	x29, sp
  40c990:	mov	w5, w0
  40c994:	mov	w6, w1
  40c998:	mov	x1, x2
  40c99c:	mov	x2, x3
  40c9a0:	tst	w0, #0x6
  40c9a4:	b.eq	40c9ec <ferror@plt+0xa64c>  // b.none
  40c9a8:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c9ac:	ldr	x0, [x0, #3640]
  40c9b0:	cbz	x0, 40ca00 <ferror@plt+0xa660>
  40c9b4:	cmp	x1, #0x0
  40c9b8:	ccmp	x4, #0x0, #0x0, ne  // ne = any
  40c9bc:	b.eq	40c9d8 <ferror@plt+0xa638>  // b.none
  40c9c0:	cmp	x1, #0x0
  40c9c4:	ccmp	x4, #0x0, #0x4, eq  // eq = none
  40c9c8:	b.eq	40c9e0 <ferror@plt+0xa640>  // b.none
  40c9cc:	mov	x1, x4
  40c9d0:	bl	40d808 <ferror@plt+0xb468>
  40c9d4:	b	40c9f8 <ferror@plt+0xa658>
  40c9d8:	bl	40d5fc <ferror@plt+0xb25c>
  40c9dc:	b	40c9f8 <ferror@plt+0xa658>
  40c9e0:	mov	x2, x4
  40c9e4:	bl	40d9c4 <ferror@plt+0xb624>
  40c9e8:	b	40c9f8 <ferror@plt+0xa658>
  40c9ec:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40c9f0:	ldr	x0, [x0, #3640]
  40c9f4:	cbz	x0, 40ca00 <ferror@plt+0xa660>
  40c9f8:	ldp	x29, x30, [sp], #16
  40c9fc:	ret
  40ca00:	mov	w0, #0x5                   	// #5
  40ca04:	tst	w5, w0
  40ca08:	b.eq	40c9f8 <ferror@plt+0xa658>  // b.none
  40ca0c:	mov	x3, x4
  40ca10:	mov	w1, w6
  40ca14:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40ca18:	ldr	x0, [x0, #4016]
  40ca1c:	ldr	x0, [x0]
  40ca20:	bl	40ced8 <ferror@plt+0xab38>
  40ca24:	b	40c9f8 <ferror@plt+0xa658>
  40ca28:	stp	x29, x30, [sp, #-112]!
  40ca2c:	mov	x29, sp
  40ca30:	stp	x19, x20, [sp, #16]
  40ca34:	str	x21, [sp, #32]
  40ca38:	mov	x19, x0
  40ca3c:	mov	x21, x1
  40ca40:	add	x20, sp, #0x30
  40ca44:	mov	x3, x0
  40ca48:	adrp	x2, 411000 <ferror@plt+0xec60>
  40ca4c:	add	x2, x2, #0xfc0
  40ca50:	mov	x1, #0x40                  	// #64
  40ca54:	mov	x0, x20
  40ca58:	bl	401f00 <snprintf@plt>
  40ca5c:	mov	x4, x21
  40ca60:	mov	x3, x20
  40ca64:	mov	x2, x19
  40ca68:	mov	w1, #0x6                   	// #6
  40ca6c:	mov	w0, #0x4                   	// #4
  40ca70:	bl	40c988 <ferror@plt+0xa5e8>
  40ca74:	ldp	x19, x20, [sp, #16]
  40ca78:	ldr	x21, [sp, #32]
  40ca7c:	ldp	x29, x30, [sp], #112
  40ca80:	ret
  40ca84:	stp	x29, x30, [sp, #-16]!
  40ca88:	mov	x29, sp
  40ca8c:	mov	w5, w0
  40ca90:	mov	w6, w1
  40ca94:	mov	x1, x2
  40ca98:	mov	x2, x3
  40ca9c:	and	w4, w4, #0xff
  40caa0:	tst	w0, #0x6
  40caa4:	b.eq	40cad0 <ferror@plt+0xa730>  // b.none
  40caa8:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40caac:	ldr	x0, [x0, #3640]
  40cab0:	cbz	x0, 40cae4 <ferror@plt+0xa744>
  40cab4:	cbz	x1, 40cac4 <ferror@plt+0xa724>
  40cab8:	mov	w2, w4
  40cabc:	bl	40d9f4 <ferror@plt+0xb654>
  40cac0:	b	40cadc <ferror@plt+0xa73c>
  40cac4:	mov	w1, w4
  40cac8:	bl	40d838 <ferror@plt+0xb498>
  40cacc:	b	40cadc <ferror@plt+0xa73c>
  40cad0:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40cad4:	ldr	x0, [x0, #3640]
  40cad8:	cbz	x0, 40cae4 <ferror@plt+0xa744>
  40cadc:	ldp	x29, x30, [sp], #16
  40cae0:	ret
  40cae4:	mov	w0, #0x5                   	// #5
  40cae8:	tst	w5, w0
  40caec:	b.eq	40cadc <ferror@plt+0xa73c>  // b.none
  40caf0:	adrp	x0, 411000 <ferror@plt+0xec60>
  40caf4:	add	x0, x0, #0xfd0
  40caf8:	adrp	x3, 411000 <ferror@plt+0xec60>
  40cafc:	add	x3, x3, #0xfc8
  40cb00:	cmp	w4, #0x0
  40cb04:	csel	x3, x3, x0, ne  // ne = any
  40cb08:	mov	w1, w6
  40cb0c:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40cb10:	ldr	x0, [x0, #4016]
  40cb14:	ldr	x0, [x0]
  40cb18:	bl	40ced8 <ferror@plt+0xab38>
  40cb1c:	b	40cadc <ferror@plt+0xa73c>
  40cb20:	stp	x29, x30, [sp, #-96]!
  40cb24:	mov	x29, sp
  40cb28:	stp	x19, x20, [sp, #16]
  40cb2c:	mov	x19, x2
  40cb30:	mov	x2, x3
  40cb34:	tst	w0, #0x6
  40cb38:	b.eq	40cb80 <ferror@plt+0xa7e0>  // b.none
  40cb3c:	adrp	x3, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40cb40:	ldr	x3, [x3, #3640]
  40cb44:	cbz	x3, 40cb98 <ferror@plt+0xa7f8>
  40cb48:	add	x20, sp, #0x20
  40cb4c:	mov	x3, x4
  40cb50:	adrp	x2, 411000 <ferror@plt+0xec60>
  40cb54:	add	x2, x2, #0xfd8
  40cb58:	mov	x1, #0x40                  	// #64
  40cb5c:	mov	x0, x20
  40cb60:	bl	401f00 <snprintf@plt>
  40cb64:	mov	x4, x20
  40cb68:	mov	x3, #0x0                   	// #0
  40cb6c:	mov	x2, x19
  40cb70:	mov	w1, #0x6                   	// #6
  40cb74:	mov	w0, #0x2                   	// #2
  40cb78:	bl	40c988 <ferror@plt+0xa5e8>
  40cb7c:	b	40cb8c <ferror@plt+0xa7ec>
  40cb80:	adrp	x3, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40cb84:	ldr	x3, [x3, #3640]
  40cb88:	cbz	x3, 40cb98 <ferror@plt+0xa7f8>
  40cb8c:	ldp	x19, x20, [sp, #16]
  40cb90:	ldp	x29, x30, [sp], #96
  40cb94:	ret
  40cb98:	mov	w3, #0x5                   	// #5
  40cb9c:	tst	w0, w3
  40cba0:	b.eq	40cb8c <ferror@plt+0xa7ec>  // b.none
  40cba4:	mov	x3, x4
  40cba8:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40cbac:	ldr	x0, [x0, #4016]
  40cbb0:	ldr	x0, [x0]
  40cbb4:	bl	40ced8 <ferror@plt+0xab38>
  40cbb8:	b	40cb8c <ferror@plt+0xa7ec>
  40cbbc:	stp	x29, x30, [sp, #-96]!
  40cbc0:	mov	x29, sp
  40cbc4:	str	x19, [sp, #16]
  40cbc8:	mov	x19, x2
  40cbcc:	mov	x2, x3
  40cbd0:	tst	w0, #0x6
  40cbd4:	b.eq	40cc2c <ferror@plt+0xa88c>  // b.none
  40cbd8:	adrp	x3, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40cbdc:	ldr	x3, [x3, #3640]
  40cbe0:	cbz	x3, 40cc44 <ferror@plt+0xa8a4>
  40cbe4:	mov	w3, w4
  40cbe8:	adrp	x2, 410000 <ferror@plt+0xdc60>
  40cbec:	add	x2, x2, #0xbc8
  40cbf0:	mov	x1, #0x40                  	// #64
  40cbf4:	add	x0, sp, #0x20
  40cbf8:	bl	401f00 <snprintf@plt>
  40cbfc:	cbz	x19, 40cc18 <ferror@plt+0xa878>
  40cc00:	add	x2, sp, #0x20
  40cc04:	mov	x1, x19
  40cc08:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40cc0c:	ldr	x0, [x0, #3640]
  40cc10:	bl	40d9c4 <ferror@plt+0xb624>
  40cc14:	b	40cc38 <ferror@plt+0xa898>
  40cc18:	add	x1, sp, #0x20
  40cc1c:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40cc20:	ldr	x0, [x0, #3640]
  40cc24:	bl	40d808 <ferror@plt+0xb468>
  40cc28:	b	40cc38 <ferror@plt+0xa898>
  40cc2c:	adrp	x3, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40cc30:	ldr	x3, [x3, #3640]
  40cc34:	cbz	x3, 40cc44 <ferror@plt+0xa8a4>
  40cc38:	ldr	x19, [sp, #16]
  40cc3c:	ldp	x29, x30, [sp], #96
  40cc40:	ret
  40cc44:	mov	w3, #0x5                   	// #5
  40cc48:	tst	w0, w3
  40cc4c:	b.eq	40cc38 <ferror@plt+0xa898>  // b.none
  40cc50:	mov	w3, w4
  40cc54:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40cc58:	ldr	x0, [x0, #4016]
  40cc5c:	ldr	x0, [x0]
  40cc60:	bl	40ced8 <ferror@plt+0xab38>
  40cc64:	b	40cc38 <ferror@plt+0xa898>
  40cc68:	stp	x29, x30, [sp, #-16]!
  40cc6c:	mov	x29, sp
  40cc70:	mov	w5, w0
  40cc74:	mov	x6, x3
  40cc78:	tst	w0, #0x6
  40cc7c:	b.eq	40cca4 <ferror@plt+0xa904>  // b.none
  40cc80:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40cc84:	ldr	x0, [x0, #3640]
  40cc88:	cbz	x0, 40ccb8 <ferror@plt+0xa918>
  40cc8c:	cbz	x2, 40cc9c <ferror@plt+0xa8fc>
  40cc90:	mov	x1, x2
  40cc94:	bl	40dc0c <ferror@plt+0xb86c>
  40cc98:	b	40ccb0 <ferror@plt+0xa910>
  40cc9c:	bl	40d86c <ferror@plt+0xb4cc>
  40cca0:	b	40ccb0 <ferror@plt+0xa910>
  40cca4:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40cca8:	ldr	x0, [x0, #3640]
  40ccac:	cbz	x0, 40ccb8 <ferror@plt+0xa918>
  40ccb0:	ldp	x29, x30, [sp], #16
  40ccb4:	ret
  40ccb8:	mov	w0, #0x5                   	// #5
  40ccbc:	tst	w5, w0
  40ccc0:	b.eq	40ccb0 <ferror@plt+0xa910>  // b.none
  40ccc4:	mov	x3, x4
  40ccc8:	mov	x2, x6
  40cccc:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40ccd0:	ldr	x0, [x0, #4016]
  40ccd4:	ldr	x0, [x0]
  40ccd8:	bl	40ced8 <ferror@plt+0xab38>
  40ccdc:	b	40ccb0 <ferror@plt+0xa910>
  40cce0:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40cce4:	ldr	x0, [x0, #3640]
  40cce8:	cbz	x0, 40ccf0 <ferror@plt+0xa950>
  40ccec:	ret
  40ccf0:	stp	x29, x30, [sp, #-16]!
  40ccf4:	mov	x29, sp
  40ccf8:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40ccfc:	ldr	x0, [x0, #4048]
  40cd00:	ldr	x1, [x0]
  40cd04:	adrp	x0, 410000 <ferror@plt+0xdc60>
  40cd08:	add	x0, x0, #0xab8
  40cd0c:	bl	4022f0 <printf@plt>
  40cd10:	ldp	x29, x30, [sp], #16
  40cd14:	ret
  40cd18:	stp	x29, x30, [sp, #-32]!
  40cd1c:	mov	x29, sp
  40cd20:	str	x19, [sp, #16]
  40cd24:	cmp	w1, #0x0
  40cd28:	cset	w19, ne  // ne = any
  40cd2c:	cmp	w0, #0x0
  40cd30:	csinc	w19, w19, wzr, ne  // ne = any
  40cd34:	cbnz	w19, 40cdcc <ferror@plt+0xaa2c>
  40cd38:	cmp	w0, #0x2
  40cd3c:	b.eq	40cd68 <ferror@plt+0xa9c8>  // b.none
  40cd40:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40cd44:	ldr	x0, [x0, #4016]
  40cd48:	ldr	x0, [x0]
  40cd4c:	bl	401f20 <fileno@plt>
  40cd50:	bl	402230 <isatty@plt>
  40cd54:	cbnz	w0, 40cd68 <ferror@plt+0xa9c8>
  40cd58:	mov	w0, w19
  40cd5c:	ldr	x19, [sp, #16]
  40cd60:	ldp	x29, x30, [sp], #32
  40cd64:	ret
  40cd68:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40cd6c:	mov	w1, #0x1                   	// #1
  40cd70:	str	w1, [x0, #3648]
  40cd74:	adrp	x0, 411000 <ferror@plt+0xec60>
  40cd78:	add	x0, x0, #0xfe0
  40cd7c:	bl	402320 <getenv@plt>
  40cd80:	mov	w19, #0x1                   	// #1
  40cd84:	cbz	x0, 40cd58 <ferror@plt+0xa9b8>
  40cd88:	mov	w1, #0x3b                  	// #59
  40cd8c:	bl	402070 <strrchr@plt>
  40cd90:	cbz	x0, 40cd58 <ferror@plt+0xa9b8>
  40cd94:	ldrb	w2, [x0, #1]
  40cd98:	sub	w1, w2, #0x30
  40cd9c:	and	w1, w1, #0xff
  40cda0:	cmp	w1, #0x6
  40cda4:	cset	w19, ls  // ls = plast
  40cda8:	cmp	w2, #0x38
  40cdac:	csinc	w19, w19, wzr, ne  // ne = any
  40cdb0:	cbz	w19, 40cdd4 <ferror@plt+0xaa34>
  40cdb4:	ldrb	w0, [x0, #2]
  40cdb8:	cbnz	w0, 40cd58 <ferror@plt+0xa9b8>
  40cdbc:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40cdc0:	mov	w1, #0x1                   	// #1
  40cdc4:	str	w1, [x0, #3652]
  40cdc8:	b	40cd58 <ferror@plt+0xa9b8>
  40cdcc:	mov	w19, #0x0                   	// #0
  40cdd0:	b	40cd58 <ferror@plt+0xa9b8>
  40cdd4:	mov	w19, #0x1                   	// #1
  40cdd8:	b	40cd58 <ferror@plt+0xa9b8>
  40cddc:	stp	x29, x30, [sp, #-48]!
  40cde0:	mov	x29, sp
  40cde4:	stp	x19, x20, [sp, #16]
  40cde8:	str	x21, [sp, #32]
  40cdec:	mov	w20, #0x0                   	// #0
  40cdf0:	cbz	x1, 40ce78 <ferror@plt+0xaad8>
  40cdf4:	mov	x19, x0
  40cdf8:	mov	x21, x1
  40cdfc:	bl	401df0 <strlen@plt>
  40ce00:	add	x1, x0, #0x10
  40ce04:	and	x1, x1, #0xfffffffffffffff0
  40ce08:	sub	sp, sp, x1
  40ce0c:	add	x2, x0, #0x1
  40ce10:	mov	x1, x19
  40ce14:	mov	x0, sp
  40ce18:	bl	401db0 <memcpy@plt>
  40ce1c:	mov	x20, x0
  40ce20:	mov	w1, #0x3d                  	// #61
  40ce24:	bl	402290 <strchrnul@plt>
  40ce28:	mov	x19, x0
  40ce2c:	ldrb	w0, [x0]
  40ce30:	cbz	w0, 40ce38 <ferror@plt+0xaa98>
  40ce34:	strb	wzr, [x19], #1
  40ce38:	adrp	x1, 411000 <ferror@plt+0xec60>
  40ce3c:	add	x1, x1, #0xff0
  40ce40:	mov	x0, x20
  40ce44:	bl	409878 <ferror@plt+0x74d8>
  40ce48:	ands	w20, w0, #0xff
  40ce4c:	b.ne	40ced0 <ferror@plt+0xab30>  // b.any
  40ce50:	ldrb	w0, [x19]
  40ce54:	cbz	w0, 40ce6c <ferror@plt+0xaacc>
  40ce58:	adrp	x1, 411000 <ferror@plt+0xec60>
  40ce5c:	add	x1, x1, #0xff8
  40ce60:	mov	x0, x19
  40ce64:	bl	4020e0 <strcmp@plt>
  40ce68:	cbnz	w0, 40ce90 <ferror@plt+0xaaf0>
  40ce6c:	mov	w0, #0x2                   	// #2
  40ce70:	str	w0, [x21]
  40ce74:	mov	w20, #0x1                   	// #1
  40ce78:	mov	w0, w20
  40ce7c:	mov	sp, x29
  40ce80:	ldp	x19, x20, [sp, #16]
  40ce84:	ldr	x21, [sp, #32]
  40ce88:	ldp	x29, x30, [sp], #48
  40ce8c:	ret
  40ce90:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40ce94:	add	x1, x1, #0x0
  40ce98:	mov	x0, x19
  40ce9c:	bl	4020e0 <strcmp@plt>
  40cea0:	cbnz	w0, 40ceb0 <ferror@plt+0xab10>
  40cea4:	mov	w20, #0x1                   	// #1
  40cea8:	str	w20, [x21]
  40ceac:	b	40ce78 <ferror@plt+0xaad8>
  40ceb0:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40ceb4:	add	x1, x1, #0x8
  40ceb8:	mov	x0, x19
  40cebc:	bl	4020e0 <strcmp@plt>
  40cec0:	cbnz	w0, 40ce78 <ferror@plt+0xaad8>
  40cec4:	str	wzr, [x21]
  40cec8:	mov	w20, #0x1                   	// #1
  40cecc:	b	40ce78 <ferror@plt+0xaad8>
  40ced0:	mov	w20, #0x0                   	// #0
  40ced4:	b	40ce78 <ferror@plt+0xaad8>
  40ced8:	stp	x29, x30, [sp, #-288]!
  40cedc:	mov	x29, sp
  40cee0:	stp	x19, x20, [sp, #16]
  40cee4:	stp	x21, x22, [sp, #32]
  40cee8:	mov	x20, x0
  40ceec:	mov	x21, x2
  40cef0:	str	x3, [sp, #248]
  40cef4:	str	x4, [sp, #256]
  40cef8:	str	x5, [sp, #264]
  40cefc:	str	x6, [sp, #272]
  40cf00:	str	x7, [sp, #280]
  40cf04:	str	q0, [sp, #112]
  40cf08:	str	q1, [sp, #128]
  40cf0c:	str	q2, [sp, #144]
  40cf10:	str	q3, [sp, #160]
  40cf14:	str	q4, [sp, #176]
  40cf18:	str	q5, [sp, #192]
  40cf1c:	str	q6, [sp, #208]
  40cf20:	str	q7, [sp, #224]
  40cf24:	add	x0, sp, #0x120
  40cf28:	str	x0, [sp, #80]
  40cf2c:	str	x0, [sp, #88]
  40cf30:	add	x0, sp, #0xf0
  40cf34:	str	x0, [sp, #96]
  40cf38:	mov	w0, #0xffffffd8            	// #-40
  40cf3c:	str	w0, [sp, #104]
  40cf40:	mov	w0, #0xffffff80            	// #-128
  40cf44:	str	w0, [sp, #108]
  40cf48:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40cf4c:	ldr	w0, [x0, #3648]
  40cf50:	cmp	w0, #0x0
  40cf54:	ccmp	w1, #0x6, #0x4, ne  // ne = any
  40cf58:	b.eq	40cfe4 <ferror@plt+0xac44>  // b.none
  40cf5c:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3c98>
  40cf60:	ldr	w0, [x0, #3652]
  40cf64:	cbz	w0, 40d008 <ferror@plt+0xac68>
  40cf68:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40cf6c:	add	x0, x0, #0x88
  40cf70:	ldr	w1, [x0, w1, uxtw #2]
  40cf74:	adrp	x22, 410000 <ferror@plt+0xdc60>
  40cf78:	add	x22, x22, #0xab8
  40cf7c:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40cf80:	add	x0, x0, #0xd10
  40cf84:	ldr	x2, [x0, w1, uxtw #3]
  40cf88:	mov	x1, x22
  40cf8c:	mov	x0, x20
  40cf90:	bl	402370 <fprintf@plt>
  40cf94:	mov	w19, w0
  40cf98:	ldp	x0, x1, [sp, #80]
  40cf9c:	stp	x0, x1, [sp, #48]
  40cfa0:	ldp	x0, x1, [sp, #96]
  40cfa4:	stp	x0, x1, [sp, #64]
  40cfa8:	add	x2, sp, #0x30
  40cfac:	mov	x1, x21
  40cfb0:	mov	x0, x20
  40cfb4:	bl	4022e0 <vfprintf@plt>
  40cfb8:	add	w19, w19, w0
  40cfbc:	adrp	x2, 412000 <ferror@plt+0xfc60>
  40cfc0:	add	x2, x2, #0x10
  40cfc4:	mov	x1, x22
  40cfc8:	mov	x0, x20
  40cfcc:	bl	402370 <fprintf@plt>
  40cfd0:	add	w0, w19, w0
  40cfd4:	ldp	x19, x20, [sp, #16]
  40cfd8:	ldp	x21, x22, [sp, #32]
  40cfdc:	ldp	x29, x30, [sp], #288
  40cfe0:	ret
  40cfe4:	ldp	x0, x1, [sp, #80]
  40cfe8:	stp	x0, x1, [sp, #48]
  40cfec:	ldp	x0, x1, [sp, #96]
  40cff0:	stp	x0, x1, [sp, #64]
  40cff4:	add	x2, sp, #0x30
  40cff8:	mov	x1, x21
  40cffc:	mov	x0, x20
  40d000:	bl	4022e0 <vfprintf@plt>
  40d004:	b	40cfd4 <ferror@plt+0xac34>
  40d008:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40d00c:	add	x0, x0, #0x88
  40d010:	add	x0, x0, #0x20
  40d014:	ldr	w1, [x0, w1, uxtw #2]
  40d018:	b	40cf74 <ferror@plt+0xabd4>
  40d01c:	and	w0, w0, #0xff
  40d020:	cmp	w0, #0x2
  40d024:	b.eq	40d03c <ferror@plt+0xac9c>  // b.none
  40d028:	cmp	w0, #0xa
  40d02c:	mov	w0, #0x6                   	// #6
  40d030:	mov	w1, #0x3                   	// #3
  40d034:	csel	w0, w0, w1, ne  // ne = any
  40d038:	ret
  40d03c:	mov	w0, #0x2                   	// #2
  40d040:	b	40d038 <ferror@plt+0xac98>
  40d044:	and	w0, w0, #0xff
  40d048:	cmp	w0, #0x2
  40d04c:	b.eq	40d064 <ferror@plt+0xacc4>  // b.none
  40d050:	cmp	w0, #0x6
  40d054:	mov	w0, #0x6                   	// #6
  40d058:	mov	w1, #0x4                   	// #4
  40d05c:	csel	w0, w0, w1, ne  // ne = any
  40d060:	ret
  40d064:	mov	w0, #0x5                   	// #5
  40d068:	b	40d060 <ferror@plt+0xacc0>
  40d06c:	stp	x29, x30, [sp, #-80]!
  40d070:	mov	x29, sp
  40d074:	cmp	w0, #0x1c
  40d078:	b.eq	40d094 <ferror@plt+0xacf4>  // b.none
  40d07c:	bl	402310 <__errno_location@plt>
  40d080:	mov	w1, #0x61                  	// #97
  40d084:	str	w1, [x0]
  40d088:	mov	x0, #0x0                   	// #0
  40d08c:	ldp	x29, x30, [sp], #80
  40d090:	ret
  40d094:	stp	x19, x20, [sp, #16]
  40d098:	stp	x21, x22, [sp, #32]
  40d09c:	stp	x23, x24, [sp, #48]
  40d0a0:	stp	x25, x26, [sp, #64]
  40d0a4:	mov	x20, x1
  40d0a8:	mov	x21, x2
  40d0ac:	mov	x19, x3
  40d0b0:	bl	402310 <__errno_location@plt>
  40d0b4:	mov	x25, x0
  40d0b8:	str	wzr, [x0]
  40d0bc:	mov	x23, x21
  40d0c0:	adrp	x24, 412000 <ferror@plt+0xfc60>
  40d0c4:	add	x24, x24, #0xc8
  40d0c8:	mov	w26, #0x2f                  	// #47
  40d0cc:	ldr	w22, [x20]
  40d0d0:	rev	w22, w22
  40d0d4:	lsr	w3, w22, #12
  40d0d8:	mov	x2, x24
  40d0dc:	mov	x1, x19
  40d0e0:	mov	x0, x23
  40d0e4:	bl	401f00 <snprintf@plt>
  40d0e8:	sxtw	x1, w0
  40d0ec:	cmp	x19, w0, sxtw
  40d0f0:	b.ls	40d114 <ferror@plt+0xad74>  // b.plast
  40d0f4:	add	x20, x20, #0x4
  40d0f8:	tbnz	w22, #8, 40d134 <ferror@plt+0xad94>
  40d0fc:	add	x2, x23, x1
  40d100:	strb	w26, [x23, w0, sxtw]
  40d104:	add	x23, x2, #0x1
  40d108:	mvn	x1, x1
  40d10c:	add	x19, x19, x1
  40d110:	b	40d0cc <ferror@plt+0xad2c>
  40d114:	mov	w0, #0xfffffff9            	// #-7
  40d118:	str	w0, [x25]
  40d11c:	mov	x0, #0x0                   	// #0
  40d120:	ldp	x19, x20, [sp, #16]
  40d124:	ldp	x21, x22, [sp, #32]
  40d128:	ldp	x23, x24, [sp, #48]
  40d12c:	ldp	x25, x26, [sp, #64]
  40d130:	b	40d08c <ferror@plt+0xacec>
  40d134:	mov	x0, x21
  40d138:	ldp	x19, x20, [sp, #16]
  40d13c:	ldp	x21, x22, [sp, #32]
  40d140:	ldp	x23, x24, [sp, #48]
  40d144:	ldp	x25, x26, [sp, #64]
  40d148:	b	40d08c <ferror@plt+0xacec>
  40d14c:	stp	x29, x30, [sp, #-80]!
  40d150:	mov	x29, sp
  40d154:	cmp	w0, #0x1c
  40d158:	b.ne	40d274 <ferror@plt+0xaed4>  // b.any
  40d15c:	stp	x19, x20, [sp, #16]
  40d160:	stp	x21, x22, [sp, #32]
  40d164:	mov	x21, x1
  40d168:	mov	x20, x2
  40d16c:	lsr	x19, x3, #2
  40d170:	bl	402310 <__errno_location@plt>
  40d174:	str	wzr, [x0]
  40d178:	cbz	w19, 40d1e8 <ferror@plt+0xae48>
  40d17c:	str	x23, [sp, #48]
  40d180:	sub	w19, w19, #0x1
  40d184:	add	x19, x19, #0x1
  40d188:	add	x19, x20, x19, lsl #2
  40d18c:	add	x23, sp, #0x48
  40d190:	mov	x22, #0xfffff               	// #1048575
  40d194:	mov	w2, #0x0                   	// #0
  40d198:	mov	x1, x23
  40d19c:	mov	x0, x21
  40d1a0:	bl	401de0 <strtoul@plt>
  40d1a4:	cmp	x0, x22
  40d1a8:	b.hi	40d238 <ferror@plt+0xae98>  // b.pmore
  40d1ac:	ldr	x1, [sp, #72]
  40d1b0:	cmp	x1, x21
  40d1b4:	b.eq	40d24c <ferror@plt+0xaeac>  // b.none
  40d1b8:	lsl	w0, w0, #12
  40d1bc:	rev	w0, w0
  40d1c0:	str	w0, [x20]
  40d1c4:	ldrb	w2, [x1]
  40d1c8:	cbz	w2, 40d21c <ferror@plt+0xae7c>
  40d1cc:	cmp	w2, #0x2f
  40d1d0:	b.ne	40d260 <ferror@plt+0xaec0>  // b.any
  40d1d4:	add	x21, x1, #0x1
  40d1d8:	add	x20, x20, #0x4
  40d1dc:	cmp	x19, x20
  40d1e0:	b.ne	40d194 <ferror@plt+0xadf4>  // b.any
  40d1e4:	ldr	x23, [sp, #48]
  40d1e8:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40d1ec:	ldr	x0, [x0, #3992]
  40d1f0:	ldr	x3, [x0]
  40d1f4:	mov	x2, #0x18                  	// #24
  40d1f8:	mov	x1, #0x1                   	// #1
  40d1fc:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40d200:	add	x0, x0, #0xd0
  40d204:	bl	4021c0 <fwrite@plt>
  40d208:	mov	w0, #0x0                   	// #0
  40d20c:	ldp	x19, x20, [sp, #16]
  40d210:	ldp	x21, x22, [sp, #32]
  40d214:	ldp	x29, x30, [sp], #80
  40d218:	ret
  40d21c:	orr	w0, w0, #0x10000
  40d220:	str	w0, [x20]
  40d224:	mov	w0, #0x1                   	// #1
  40d228:	ldp	x19, x20, [sp, #16]
  40d22c:	ldp	x21, x22, [sp, #32]
  40d230:	ldr	x23, [sp, #48]
  40d234:	b	40d214 <ferror@plt+0xae74>
  40d238:	mov	w0, #0x0                   	// #0
  40d23c:	ldp	x19, x20, [sp, #16]
  40d240:	ldp	x21, x22, [sp, #32]
  40d244:	ldr	x23, [sp, #48]
  40d248:	b	40d214 <ferror@plt+0xae74>
  40d24c:	mov	w0, #0x0                   	// #0
  40d250:	ldp	x19, x20, [sp, #16]
  40d254:	ldp	x21, x22, [sp, #32]
  40d258:	ldr	x23, [sp, #48]
  40d25c:	b	40d214 <ferror@plt+0xae74>
  40d260:	mov	w0, #0x0                   	// #0
  40d264:	ldp	x19, x20, [sp, #16]
  40d268:	ldp	x21, x22, [sp, #32]
  40d26c:	ldr	x23, [sp, #48]
  40d270:	b	40d214 <ferror@plt+0xae74>
  40d274:	bl	402310 <__errno_location@plt>
  40d278:	mov	w1, #0x61                  	// #97
  40d27c:	str	w1, [x0]
  40d280:	mov	w0, #0xffffffff            	// #-1
  40d284:	b	40d214 <ferror@plt+0xae74>
  40d288:	stp	x29, x30, [sp, #-32]!
  40d28c:	mov	x29, sp
  40d290:	str	x19, [sp, #16]
  40d294:	mov	x19, x0
  40d298:	ldrb	w0, [x0, #13]
  40d29c:	cbnz	w0, 40d2b4 <ferror@plt+0xaf14>
  40d2a0:	mov	w0, #0x2c                  	// #44
  40d2a4:	strb	w0, [x19, #13]
  40d2a8:	ldr	x19, [sp, #16]
  40d2ac:	ldp	x29, x30, [sp], #32
  40d2b0:	ret
  40d2b4:	ldr	x1, [x19]
  40d2b8:	bl	401eb0 <putc@plt>
  40d2bc:	b	40d2a0 <ferror@plt+0xaf00>
  40d2c0:	stp	x29, x30, [sp, #-64]!
  40d2c4:	mov	x29, sp
  40d2c8:	stp	x19, x20, [sp, #16]
  40d2cc:	mov	x20, x0
  40d2d0:	ldr	w0, [x0, #8]
  40d2d4:	cbz	w0, 40d320 <ferror@plt+0xaf80>
  40d2d8:	stp	x21, x22, [sp, #32]
  40d2dc:	str	x23, [sp, #48]
  40d2e0:	mov	w19, #0x0                   	// #0
  40d2e4:	adrp	x21, 412000 <ferror@plt+0xfc60>
  40d2e8:	add	x21, x21, #0xf0
  40d2ec:	mov	x23, #0x4                   	// #4
  40d2f0:	mov	x22, #0x1                   	// #1
  40d2f4:	ldr	x3, [x20]
  40d2f8:	mov	x2, x23
  40d2fc:	mov	x1, x22
  40d300:	mov	x0, x21
  40d304:	bl	4021c0 <fwrite@plt>
  40d308:	add	w19, w19, #0x1
  40d30c:	ldr	w0, [x20, #8]
  40d310:	cmp	w0, w19
  40d314:	b.hi	40d2f4 <ferror@plt+0xaf54>  // b.pmore
  40d318:	ldp	x21, x22, [sp, #32]
  40d31c:	ldr	x23, [sp, #48]
  40d320:	ldp	x19, x20, [sp, #16]
  40d324:	ldp	x29, x30, [sp], #64
  40d328:	ret
  40d32c:	stp	x29, x30, [sp, #-32]!
  40d330:	mov	x29, sp
  40d334:	stp	x19, x20, [sp, #16]
  40d338:	mov	x19, x0
  40d33c:	ldr	w0, [x0, #8]
  40d340:	cbz	w0, 40d378 <ferror@plt+0xafd8>
  40d344:	mov	w20, w1
  40d348:	sub	w0, w0, #0x1
  40d34c:	str	w0, [x19, #8]
  40d350:	ldrb	w0, [x19, #13]
  40d354:	cbnz	w0, 40d398 <ferror@plt+0xaff8>
  40d358:	ldr	x1, [x19]
  40d35c:	mov	w0, w20
  40d360:	bl	401eb0 <putc@plt>
  40d364:	mov	w0, #0x2c                  	// #44
  40d368:	strb	w0, [x19, #13]
  40d36c:	ldp	x19, x20, [sp, #16]
  40d370:	ldp	x29, x30, [sp], #32
  40d374:	ret
  40d378:	adrp	x3, 412000 <ferror@plt+0xfc60>
  40d37c:	add	x3, x3, #0x1b0
  40d380:	mov	w2, #0x85                  	// #133
  40d384:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40d388:	add	x1, x1, #0xf8
  40d38c:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40d390:	add	x0, x0, #0x108
  40d394:	bl	402300 <__assert_fail@plt>
  40d398:	ldrb	w0, [x19, #12]
  40d39c:	cbz	w0, 40d358 <ferror@plt+0xafb8>
  40d3a0:	ldr	x1, [x19]
  40d3a4:	mov	w0, #0xa                   	// #10
  40d3a8:	bl	401eb0 <putc@plt>
  40d3ac:	mov	x0, x19
  40d3b0:	bl	40d2c0 <ferror@plt+0xaf20>
  40d3b4:	b	40d358 <ferror@plt+0xafb8>
  40d3b8:	stp	x29, x30, [sp, #-64]!
  40d3bc:	mov	x29, sp
  40d3c0:	stp	x19, x20, [sp, #16]
  40d3c4:	stp	x21, x22, [sp, #32]
  40d3c8:	mov	x22, x0
  40d3cc:	mov	x19, x1
  40d3d0:	ldr	x1, [x0]
  40d3d4:	mov	w0, #0x22                  	// #34
  40d3d8:	bl	401eb0 <putc@plt>
  40d3dc:	ldrb	w0, [x19]
  40d3e0:	cbz	w0, 40d534 <ferror@plt+0xb194>
  40d3e4:	str	x23, [sp, #48]
  40d3e8:	adrp	x23, 412000 <ferror@plt+0xfc60>
  40d3ec:	add	x23, x23, #0x128
  40d3f0:	mov	x20, #0x2                   	// #2
  40d3f4:	adrp	x21, 412000 <ferror@plt+0xfc60>
  40d3f8:	add	x21, x21, #0x150
  40d3fc:	b	40d430 <ferror@plt+0xb090>
  40d400:	cmp	w0, #0x8
  40d404:	b.eq	40d4f0 <ferror@plt+0xb150>  // b.none
  40d408:	cmp	w0, #0x9
  40d40c:	b.ne	40d524 <ferror@plt+0xb184>  // b.any
  40d410:	ldr	x3, [x22]
  40d414:	mov	x2, x20
  40d418:	mov	x1, #0x1                   	// #1
  40d41c:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40d420:	add	x0, x0, #0x118
  40d424:	bl	4021c0 <fwrite@plt>
  40d428:	ldrb	w0, [x19, #1]!
  40d42c:	cbz	w0, 40d530 <ferror@plt+0xb190>
  40d430:	cmp	w0, #0xd
  40d434:	b.eq	40d4d8 <ferror@plt+0xb138>  // b.none
  40d438:	b.hi	40d46c <ferror@plt+0xb0cc>  // b.pmore
  40d43c:	cmp	w0, #0xa
  40d440:	b.eq	40d4bc <ferror@plt+0xb11c>  // b.none
  40d444:	b.ls	40d400 <ferror@plt+0xb060>  // b.plast
  40d448:	cmp	w0, #0xc
  40d44c:	b.ne	40d524 <ferror@plt+0xb184>  // b.any
  40d450:	ldr	x3, [x22]
  40d454:	mov	x2, x20
  40d458:	mov	x1, #0x1                   	// #1
  40d45c:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40d460:	add	x0, x0, #0x130
  40d464:	bl	4021c0 <fwrite@plt>
  40d468:	b	40d428 <ferror@plt+0xb088>
  40d46c:	cmp	w0, #0x27
  40d470:	b.eq	40d50c <ferror@plt+0xb16c>  // b.none
  40d474:	cmp	w0, #0x5c
  40d478:	b.ne	40d498 <ferror@plt+0xb0f8>  // b.any
  40d47c:	ldr	x3, [x22]
  40d480:	mov	x2, x20
  40d484:	mov	x1, #0x1                   	// #1
  40d488:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40d48c:	add	x0, x0, #0x140
  40d490:	bl	4021c0 <fwrite@plt>
  40d494:	b	40d428 <ferror@plt+0xb088>
  40d498:	cmp	w0, #0x22
  40d49c:	b.ne	40d524 <ferror@plt+0xb184>  // b.any
  40d4a0:	ldr	x3, [x22]
  40d4a4:	mov	x2, x20
  40d4a8:	mov	x1, #0x1                   	// #1
  40d4ac:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40d4b0:	add	x0, x0, #0x148
  40d4b4:	bl	4021c0 <fwrite@plt>
  40d4b8:	b	40d428 <ferror@plt+0xb088>
  40d4bc:	ldr	x3, [x22]
  40d4c0:	mov	x2, x20
  40d4c4:	mov	x1, #0x1                   	// #1
  40d4c8:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40d4cc:	add	x0, x0, #0x120
  40d4d0:	bl	4021c0 <fwrite@plt>
  40d4d4:	b	40d428 <ferror@plt+0xb088>
  40d4d8:	ldr	x3, [x22]
  40d4dc:	mov	x2, x20
  40d4e0:	mov	x1, #0x1                   	// #1
  40d4e4:	mov	x0, x23
  40d4e8:	bl	4021c0 <fwrite@plt>
  40d4ec:	b	40d428 <ferror@plt+0xb088>
  40d4f0:	ldr	x3, [x22]
  40d4f4:	mov	x2, x20
  40d4f8:	mov	x1, #0x1                   	// #1
  40d4fc:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40d500:	add	x0, x0, #0x138
  40d504:	bl	4021c0 <fwrite@plt>
  40d508:	b	40d428 <ferror@plt+0xb088>
  40d50c:	ldr	x3, [x22]
  40d510:	mov	x2, x20
  40d514:	mov	x1, #0x1                   	// #1
  40d518:	mov	x0, x21
  40d51c:	bl	4021c0 <fwrite@plt>
  40d520:	b	40d428 <ferror@plt+0xb088>
  40d524:	ldr	x1, [x22]
  40d528:	bl	401eb0 <putc@plt>
  40d52c:	b	40d428 <ferror@plt+0xb088>
  40d530:	ldr	x23, [sp, #48]
  40d534:	ldr	x1, [x22]
  40d538:	mov	w0, #0x22                  	// #34
  40d53c:	bl	401eb0 <putc@plt>
  40d540:	ldp	x19, x20, [sp, #16]
  40d544:	ldp	x21, x22, [sp, #32]
  40d548:	ldp	x29, x30, [sp], #64
  40d54c:	ret
  40d550:	stp	x29, x30, [sp, #-32]!
  40d554:	mov	x29, sp
  40d558:	str	x19, [sp, #16]
  40d55c:	mov	x19, x0
  40d560:	mov	x0, #0x10                  	// #16
  40d564:	bl	401f60 <malloc@plt>
  40d568:	cbz	x0, 40d57c <ferror@plt+0xb1dc>
  40d56c:	str	x19, [x0]
  40d570:	str	wzr, [x0, #8]
  40d574:	strb	wzr, [x0, #12]
  40d578:	strb	wzr, [x0, #13]
  40d57c:	ldr	x19, [sp, #16]
  40d580:	ldp	x29, x30, [sp], #32
  40d584:	ret
  40d588:	stp	x29, x30, [sp, #-32]!
  40d58c:	mov	x29, sp
  40d590:	stp	x19, x20, [sp, #16]
  40d594:	mov	x19, x0
  40d598:	ldr	x20, [x0]
  40d59c:	ldr	w0, [x20, #8]
  40d5a0:	cbnz	w0, 40d5d0 <ferror@plt+0xb230>
  40d5a4:	ldr	x1, [x20]
  40d5a8:	mov	w0, #0xa                   	// #10
  40d5ac:	bl	401ee0 <fputc@plt>
  40d5b0:	ldr	x0, [x20]
  40d5b4:	bl	4021e0 <fflush@plt>
  40d5b8:	mov	x0, x20
  40d5bc:	bl	402150 <free@plt>
  40d5c0:	str	xzr, [x19]
  40d5c4:	ldp	x19, x20, [sp, #16]
  40d5c8:	ldp	x29, x30, [sp], #32
  40d5cc:	ret
  40d5d0:	adrp	x3, 412000 <ferror@plt+0xfc60>
  40d5d4:	add	x3, x3, #0x1b0
  40d5d8:	add	x3, x3, #0x10
  40d5dc:	mov	w2, #0x6e                  	// #110
  40d5e0:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40d5e4:	add	x1, x1, #0xf8
  40d5e8:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40d5ec:	add	x0, x0, #0x158
  40d5f0:	bl	402300 <__assert_fail@plt>
  40d5f4:	strb	w1, [x0, #12]
  40d5f8:	ret
  40d5fc:	stp	x29, x30, [sp, #-32]!
  40d600:	mov	x29, sp
  40d604:	stp	x19, x20, [sp, #16]
  40d608:	mov	x19, x0
  40d60c:	mov	x20, x1
  40d610:	bl	40d288 <ferror@plt+0xaee8>
  40d614:	ldrb	w0, [x19, #12]
  40d618:	cbnz	w0, 40d64c <ferror@plt+0xb2ac>
  40d61c:	strb	wzr, [x19, #13]
  40d620:	mov	x1, x20
  40d624:	mov	x0, x19
  40d628:	bl	40d3b8 <ferror@plt+0xb018>
  40d62c:	ldr	x1, [x19]
  40d630:	mov	w0, #0x3a                  	// #58
  40d634:	bl	401eb0 <putc@plt>
  40d638:	ldrb	w0, [x19, #12]
  40d63c:	cbnz	w0, 40d664 <ferror@plt+0xb2c4>
  40d640:	ldp	x19, x20, [sp, #16]
  40d644:	ldp	x29, x30, [sp], #32
  40d648:	ret
  40d64c:	ldr	x1, [x19]
  40d650:	mov	w0, #0xa                   	// #10
  40d654:	bl	401eb0 <putc@plt>
  40d658:	mov	x0, x19
  40d65c:	bl	40d2c0 <ferror@plt+0xaf20>
  40d660:	b	40d61c <ferror@plt+0xb27c>
  40d664:	ldr	x1, [x19]
  40d668:	mov	w0, #0x20                  	// #32
  40d66c:	bl	401eb0 <putc@plt>
  40d670:	b	40d640 <ferror@plt+0xb2a0>
  40d674:	stp	x29, x30, [sp, #-272]!
  40d678:	mov	x29, sp
  40d67c:	stp	x19, x20, [sp, #16]
  40d680:	mov	x19, x0
  40d684:	mov	x20, x1
  40d688:	str	x2, [sp, #224]
  40d68c:	str	x3, [sp, #232]
  40d690:	str	x4, [sp, #240]
  40d694:	str	x5, [sp, #248]
  40d698:	str	x6, [sp, #256]
  40d69c:	str	x7, [sp, #264]
  40d6a0:	str	q0, [sp, #96]
  40d6a4:	str	q1, [sp, #112]
  40d6a8:	str	q2, [sp, #128]
  40d6ac:	str	q3, [sp, #144]
  40d6b0:	str	q4, [sp, #160]
  40d6b4:	str	q5, [sp, #176]
  40d6b8:	str	q6, [sp, #192]
  40d6bc:	str	q7, [sp, #208]
  40d6c0:	add	x1, sp, #0x110
  40d6c4:	str	x1, [sp, #64]
  40d6c8:	str	x1, [sp, #72]
  40d6cc:	add	x1, sp, #0xe0
  40d6d0:	str	x1, [sp, #80]
  40d6d4:	mov	w1, #0xffffffd0            	// #-48
  40d6d8:	str	w1, [sp, #88]
  40d6dc:	mov	w1, #0xffffff80            	// #-128
  40d6e0:	str	w1, [sp, #92]
  40d6e4:	bl	40d288 <ferror@plt+0xaee8>
  40d6e8:	ldp	x0, x1, [sp, #64]
  40d6ec:	stp	x0, x1, [sp, #32]
  40d6f0:	ldp	x0, x1, [sp, #80]
  40d6f4:	stp	x0, x1, [sp, #48]
  40d6f8:	add	x2, sp, #0x20
  40d6fc:	mov	x1, x20
  40d700:	ldr	x0, [x19]
  40d704:	bl	4022e0 <vfprintf@plt>
  40d708:	ldp	x19, x20, [sp, #16]
  40d70c:	ldp	x29, x30, [sp], #272
  40d710:	ret
  40d714:	stp	x29, x30, [sp, #-32]!
  40d718:	mov	x29, sp
  40d71c:	str	x19, [sp, #16]
  40d720:	mov	x19, x0
  40d724:	bl	40d288 <ferror@plt+0xaee8>
  40d728:	ldr	x1, [x19]
  40d72c:	mov	w0, #0x7b                  	// #123
  40d730:	bl	401eb0 <putc@plt>
  40d734:	ldr	w0, [x19, #8]
  40d738:	add	w0, w0, #0x1
  40d73c:	str	w0, [x19, #8]
  40d740:	strb	wzr, [x19, #13]
  40d744:	ldr	x19, [sp, #16]
  40d748:	ldp	x29, x30, [sp], #32
  40d74c:	ret
  40d750:	stp	x29, x30, [sp, #-16]!
  40d754:	mov	x29, sp
  40d758:	mov	w1, #0x7d                  	// #125
  40d75c:	bl	40d32c <ferror@plt+0xaf8c>
  40d760:	ldp	x29, x30, [sp], #16
  40d764:	ret
  40d768:	stp	x29, x30, [sp, #-32]!
  40d76c:	mov	x29, sp
  40d770:	str	x19, [sp, #16]
  40d774:	mov	x19, x0
  40d778:	bl	40d288 <ferror@plt+0xaee8>
  40d77c:	ldr	x1, [x19]
  40d780:	mov	w0, #0x5b                  	// #91
  40d784:	bl	401eb0 <putc@plt>
  40d788:	ldr	w0, [x19, #8]
  40d78c:	add	w0, w0, #0x1
  40d790:	str	w0, [x19, #8]
  40d794:	strb	wzr, [x19, #13]
  40d798:	ldrb	w0, [x19, #12]
  40d79c:	cbnz	w0, 40d7ac <ferror@plt+0xb40c>
  40d7a0:	ldr	x19, [sp, #16]
  40d7a4:	ldp	x29, x30, [sp], #32
  40d7a8:	ret
  40d7ac:	ldr	x1, [x19]
  40d7b0:	mov	w0, #0x20                  	// #32
  40d7b4:	bl	401eb0 <putc@plt>
  40d7b8:	b	40d7a0 <ferror@plt+0xb400>
  40d7bc:	stp	x29, x30, [sp, #-32]!
  40d7c0:	mov	x29, sp
  40d7c4:	str	x19, [sp, #16]
  40d7c8:	mov	x19, x0
  40d7cc:	ldrb	w0, [x0, #12]
  40d7d0:	cbz	w0, 40d7dc <ferror@plt+0xb43c>
  40d7d4:	ldrb	w0, [x19, #13]
  40d7d8:	cbnz	w0, 40d7f8 <ferror@plt+0xb458>
  40d7dc:	strb	wzr, [x19, #13]
  40d7e0:	mov	w1, #0x5d                  	// #93
  40d7e4:	mov	x0, x19
  40d7e8:	bl	40d32c <ferror@plt+0xaf8c>
  40d7ec:	ldr	x19, [sp, #16]
  40d7f0:	ldp	x29, x30, [sp], #32
  40d7f4:	ret
  40d7f8:	ldr	x1, [x19]
  40d7fc:	mov	w0, #0x20                  	// #32
  40d800:	bl	401eb0 <putc@plt>
  40d804:	b	40d7dc <ferror@plt+0xb43c>
  40d808:	stp	x29, x30, [sp, #-32]!
  40d80c:	mov	x29, sp
  40d810:	stp	x19, x20, [sp, #16]
  40d814:	mov	x19, x0
  40d818:	mov	x20, x1
  40d81c:	bl	40d288 <ferror@plt+0xaee8>
  40d820:	mov	x1, x20
  40d824:	mov	x0, x19
  40d828:	bl	40d3b8 <ferror@plt+0xb018>
  40d82c:	ldp	x19, x20, [sp, #16]
  40d830:	ldp	x29, x30, [sp], #32
  40d834:	ret
  40d838:	stp	x29, x30, [sp, #-16]!
  40d83c:	mov	x29, sp
  40d840:	adrp	x3, 411000 <ferror@plt+0xec60>
  40d844:	add	x3, x3, #0xfd0
  40d848:	adrp	x2, 411000 <ferror@plt+0xec60>
  40d84c:	add	x2, x2, #0xfc8
  40d850:	tst	w1, #0xff
  40d854:	csel	x2, x2, x3, ne  // ne = any
  40d858:	adrp	x1, 410000 <ferror@plt+0xdc60>
  40d85c:	add	x1, x1, #0xab8
  40d860:	bl	40d674 <ferror@plt+0xb2d4>
  40d864:	ldp	x29, x30, [sp], #16
  40d868:	ret
  40d86c:	stp	x29, x30, [sp, #-16]!
  40d870:	mov	x29, sp
  40d874:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40d878:	add	x1, x1, #0x170
  40d87c:	bl	40d674 <ferror@plt+0xb2d4>
  40d880:	ldp	x29, x30, [sp], #16
  40d884:	ret
  40d888:	stp	x29, x30, [sp, #-16]!
  40d88c:	mov	x29, sp
  40d890:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40d894:	add	x1, x1, #0x178
  40d898:	bl	40d674 <ferror@plt+0xb2d4>
  40d89c:	ldp	x29, x30, [sp], #16
  40d8a0:	ret
  40d8a4:	stp	x29, x30, [sp, #-16]!
  40d8a8:	mov	x29, sp
  40d8ac:	and	w2, w1, #0xff
  40d8b0:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40d8b4:	add	x1, x1, #0x180
  40d8b8:	bl	40d674 <ferror@plt+0xb2d4>
  40d8bc:	ldp	x29, x30, [sp], #16
  40d8c0:	ret
  40d8c4:	stp	x29, x30, [sp, #-16]!
  40d8c8:	mov	x29, sp
  40d8cc:	and	w2, w1, #0xffff
  40d8d0:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40d8d4:	add	x1, x1, #0x188
  40d8d8:	bl	40d674 <ferror@plt+0xb2d4>
  40d8dc:	ldp	x29, x30, [sp], #16
  40d8e0:	ret
  40d8e4:	stp	x29, x30, [sp, #-16]!
  40d8e8:	mov	x29, sp
  40d8ec:	mov	w2, w1
  40d8f0:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40d8f4:	add	x1, x1, #0xc8
  40d8f8:	bl	40d674 <ferror@plt+0xb2d4>
  40d8fc:	ldp	x29, x30, [sp], #16
  40d900:	ret
  40d904:	stp	x29, x30, [sp, #-16]!
  40d908:	mov	x29, sp
  40d90c:	mov	x2, x1
  40d910:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40d914:	add	x1, x1, #0x190
  40d918:	bl	40d674 <ferror@plt+0xb2d4>
  40d91c:	ldp	x29, x30, [sp], #16
  40d920:	ret
  40d924:	stp	x29, x30, [sp, #-16]!
  40d928:	mov	x29, sp
  40d92c:	mov	x2, x1
  40d930:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40d934:	add	x1, x1, #0x198
  40d938:	bl	40d674 <ferror@plt+0xb2d4>
  40d93c:	ldp	x29, x30, [sp], #16
  40d940:	ret
  40d944:	stp	x29, x30, [sp, #-16]!
  40d948:	mov	x29, sp
  40d94c:	mov	x2, x1
  40d950:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40d954:	add	x1, x1, #0x190
  40d958:	bl	40d674 <ferror@plt+0xb2d4>
  40d95c:	ldp	x29, x30, [sp], #16
  40d960:	ret
  40d964:	stp	x29, x30, [sp, #-16]!
  40d968:	mov	x29, sp
  40d96c:	mov	x2, x1
  40d970:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40d974:	add	x1, x1, #0x1a0
  40d978:	bl	40d674 <ferror@plt+0xb2d4>
  40d97c:	ldp	x29, x30, [sp], #16
  40d980:	ret
  40d984:	stp	x29, x30, [sp, #-16]!
  40d988:	mov	x29, sp
  40d98c:	mov	w2, w1
  40d990:	adrp	x1, 411000 <ferror@plt+0xec60>
  40d994:	add	x1, x1, #0xdc8
  40d998:	bl	40d674 <ferror@plt+0xb2d4>
  40d99c:	ldp	x29, x30, [sp], #16
  40d9a0:	ret
  40d9a4:	stp	x29, x30, [sp, #-16]!
  40d9a8:	mov	x29, sp
  40d9ac:	mov	x2, x1
  40d9b0:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40d9b4:	add	x1, x1, #0x1a8
  40d9b8:	bl	40d674 <ferror@plt+0xb2d4>
  40d9bc:	ldp	x29, x30, [sp], #16
  40d9c0:	ret
  40d9c4:	stp	x29, x30, [sp, #-32]!
  40d9c8:	mov	x29, sp
  40d9cc:	stp	x19, x20, [sp, #16]
  40d9d0:	mov	x19, x0
  40d9d4:	mov	x20, x2
  40d9d8:	bl	40d5fc <ferror@plt+0xb25c>
  40d9dc:	mov	x1, x20
  40d9e0:	mov	x0, x19
  40d9e4:	bl	40d808 <ferror@plt+0xb468>
  40d9e8:	ldp	x19, x20, [sp, #16]
  40d9ec:	ldp	x29, x30, [sp], #32
  40d9f0:	ret
  40d9f4:	stp	x29, x30, [sp, #-32]!
  40d9f8:	mov	x29, sp
  40d9fc:	stp	x19, x20, [sp, #16]
  40da00:	mov	x19, x0
  40da04:	and	w20, w2, #0xff
  40da08:	bl	40d5fc <ferror@plt+0xb25c>
  40da0c:	mov	w1, w20
  40da10:	mov	x0, x19
  40da14:	bl	40d838 <ferror@plt+0xb498>
  40da18:	ldp	x19, x20, [sp, #16]
  40da1c:	ldp	x29, x30, [sp], #32
  40da20:	ret
  40da24:	stp	x29, x30, [sp, #-32]!
  40da28:	mov	x29, sp
  40da2c:	str	x19, [sp, #16]
  40da30:	str	d8, [sp, #24]
  40da34:	mov	x19, x0
  40da38:	fmov	d8, d0
  40da3c:	bl	40d5fc <ferror@plt+0xb25c>
  40da40:	fmov	d0, d8
  40da44:	mov	x0, x19
  40da48:	bl	40d888 <ferror@plt+0xb4e8>
  40da4c:	ldr	x19, [sp, #16]
  40da50:	ldr	d8, [sp, #24]
  40da54:	ldp	x29, x30, [sp], #32
  40da58:	ret
  40da5c:	stp	x29, x30, [sp, #-32]!
  40da60:	mov	x29, sp
  40da64:	stp	x19, x20, [sp, #16]
  40da68:	mov	x19, x0
  40da6c:	mov	w20, w2
  40da70:	bl	40d5fc <ferror@plt+0xb25c>
  40da74:	mov	w1, w20
  40da78:	mov	x0, x19
  40da7c:	bl	40d8e4 <ferror@plt+0xb544>
  40da80:	ldp	x19, x20, [sp, #16]
  40da84:	ldp	x29, x30, [sp], #32
  40da88:	ret
  40da8c:	stp	x29, x30, [sp, #-32]!
  40da90:	mov	x29, sp
  40da94:	stp	x19, x20, [sp, #16]
  40da98:	mov	x19, x0
  40da9c:	mov	x20, x2
  40daa0:	bl	40d5fc <ferror@plt+0xb25c>
  40daa4:	mov	x1, x20
  40daa8:	mov	x0, x19
  40daac:	bl	40d904 <ferror@plt+0xb564>
  40dab0:	ldp	x19, x20, [sp, #16]
  40dab4:	ldp	x29, x30, [sp], #32
  40dab8:	ret
  40dabc:	stp	x29, x30, [sp, #-32]!
  40dac0:	mov	x29, sp
  40dac4:	stp	x19, x20, [sp, #16]
  40dac8:	mov	x19, x0
  40dacc:	mov	x20, x2
  40dad0:	bl	40d5fc <ferror@plt+0xb25c>
  40dad4:	mov	x1, x20
  40dad8:	mov	x0, x19
  40dadc:	bl	40d924 <ferror@plt+0xb584>
  40dae0:	ldp	x19, x20, [sp, #16]
  40dae4:	ldp	x29, x30, [sp], #32
  40dae8:	ret
  40daec:	stp	x29, x30, [sp, #-32]!
  40daf0:	mov	x29, sp
  40daf4:	stp	x19, x20, [sp, #16]
  40daf8:	mov	x19, x0
  40dafc:	and	w20, w2, #0xff
  40db00:	bl	40d5fc <ferror@plt+0xb25c>
  40db04:	mov	w1, w20
  40db08:	mov	x0, x19
  40db0c:	bl	40d8a4 <ferror@plt+0xb504>
  40db10:	ldp	x19, x20, [sp, #16]
  40db14:	ldp	x29, x30, [sp], #32
  40db18:	ret
  40db1c:	stp	x29, x30, [sp, #-32]!
  40db20:	mov	x29, sp
  40db24:	stp	x19, x20, [sp, #16]
  40db28:	mov	x19, x0
  40db2c:	and	w20, w2, #0xffff
  40db30:	bl	40d5fc <ferror@plt+0xb25c>
  40db34:	mov	w1, w20
  40db38:	mov	x0, x19
  40db3c:	bl	40d8c4 <ferror@plt+0xb524>
  40db40:	ldp	x19, x20, [sp, #16]
  40db44:	ldp	x29, x30, [sp], #32
  40db48:	ret
  40db4c:	stp	x29, x30, [sp, #-32]!
  40db50:	mov	x29, sp
  40db54:	stp	x19, x20, [sp, #16]
  40db58:	mov	x19, x0
  40db5c:	mov	x20, x2
  40db60:	bl	40d5fc <ferror@plt+0xb25c>
  40db64:	mov	x1, x20
  40db68:	mov	x0, x19
  40db6c:	bl	40d944 <ferror@plt+0xb5a4>
  40db70:	ldp	x19, x20, [sp, #16]
  40db74:	ldp	x29, x30, [sp], #32
  40db78:	ret
  40db7c:	stp	x29, x30, [sp, #-32]!
  40db80:	mov	x29, sp
  40db84:	stp	x19, x20, [sp, #16]
  40db88:	mov	x19, x0
  40db8c:	mov	x20, x2
  40db90:	bl	40d5fc <ferror@plt+0xb25c>
  40db94:	mov	x1, x20
  40db98:	mov	x0, x19
  40db9c:	bl	40d964 <ferror@plt+0xb5c4>
  40dba0:	ldp	x19, x20, [sp, #16]
  40dba4:	ldp	x29, x30, [sp], #32
  40dba8:	ret
  40dbac:	stp	x29, x30, [sp, #-32]!
  40dbb0:	mov	x29, sp
  40dbb4:	stp	x19, x20, [sp, #16]
  40dbb8:	mov	x19, x0
  40dbbc:	mov	w20, w2
  40dbc0:	bl	40d5fc <ferror@plt+0xb25c>
  40dbc4:	mov	w1, w20
  40dbc8:	mov	x0, x19
  40dbcc:	bl	40d984 <ferror@plt+0xb5e4>
  40dbd0:	ldp	x19, x20, [sp, #16]
  40dbd4:	ldp	x29, x30, [sp], #32
  40dbd8:	ret
  40dbdc:	stp	x29, x30, [sp, #-32]!
  40dbe0:	mov	x29, sp
  40dbe4:	stp	x19, x20, [sp, #16]
  40dbe8:	mov	x19, x0
  40dbec:	mov	x20, x2
  40dbf0:	bl	40d5fc <ferror@plt+0xb25c>
  40dbf4:	mov	x1, x20
  40dbf8:	mov	x0, x19
  40dbfc:	bl	40d9a4 <ferror@plt+0xb604>
  40dc00:	ldp	x19, x20, [sp, #16]
  40dc04:	ldp	x29, x30, [sp], #32
  40dc08:	ret
  40dc0c:	stp	x29, x30, [sp, #-32]!
  40dc10:	mov	x29, sp
  40dc14:	str	x19, [sp, #16]
  40dc18:	mov	x19, x0
  40dc1c:	bl	40d5fc <ferror@plt+0xb25c>
  40dc20:	mov	x0, x19
  40dc24:	bl	40d86c <ferror@plt+0xb4cc>
  40dc28:	ldr	x19, [sp, #16]
  40dc2c:	ldp	x29, x30, [sp], #32
  40dc30:	ret
  40dc34:	stp	x29, x30, [sp, #-48]!
  40dc38:	mov	x29, sp
  40dc3c:	stp	xzr, xzr, [sp, #24]
  40dc40:	str	xzr, [sp, #40]
  40dc44:	mov	w2, #0x20                  	// #32
  40dc48:	str	w2, [sp, #16]
  40dc4c:	mov	w2, #0x12                  	// #18
  40dc50:	strh	w2, [sp, #20]
  40dc54:	mov	w2, #0x301                 	// #769
  40dc58:	strh	w2, [sp, #22]
  40dc5c:	ldr	w2, [x0, #28]
  40dc60:	add	w2, w2, #0x1
  40dc64:	str	w2, [x0, #28]
  40dc68:	str	w2, [x0, #32]
  40dc6c:	str	w2, [sp, #24]
  40dc70:	strb	w1, [sp, #32]
  40dc74:	mov	w3, #0x0                   	// #0
  40dc78:	mov	x2, #0x20                  	// #32
  40dc7c:	add	x1, sp, #0x10
  40dc80:	ldr	w0, [x0]
  40dc84:	bl	402180 <send@plt>
  40dc88:	ldp	x29, x30, [sp], #48
  40dc8c:	ret
  40dc90:	stp	x29, x30, [sp, #-48]!
  40dc94:	mov	x29, sp
  40dc98:	stp	x19, x20, [sp, #16]
  40dc9c:	stp	x21, x22, [sp, #32]
  40dca0:	mov	w22, w0
  40dca4:	mov	x21, x1
  40dca8:	mov	w20, w2
  40dcac:	mov	w2, w20
  40dcb0:	mov	x1, x21
  40dcb4:	mov	w0, w22
  40dcb8:	bl	401dd0 <recvmsg@plt>
  40dcbc:	mov	w1, w0
  40dcc0:	tbz	w0, #31, 40dd10 <ferror@plt+0xb970>
  40dcc4:	bl	402310 <__errno_location@plt>
  40dcc8:	mov	x19, x0
  40dccc:	ldr	w0, [x0]
  40dcd0:	cmp	w0, #0x4
  40dcd4:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  40dcd8:	b.eq	40dcac <ferror@plt+0xb90c>  // b.none
  40dcdc:	adrp	x1, 426000 <ferror@plt+0x23c60>
  40dce0:	ldr	x1, [x1, #3992]
  40dce4:	ldr	x20, [x1]
  40dce8:	bl	402050 <strerror@plt>
  40dcec:	ldr	w3, [x19]
  40dcf0:	mov	x2, x0
  40dcf4:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40dcf8:	add	x1, x1, #0x1d0
  40dcfc:	mov	x0, x20
  40dd00:	bl	402370 <fprintf@plt>
  40dd04:	ldr	w1, [x19]
  40dd08:	neg	w1, w1
  40dd0c:	b	40dd14 <ferror@plt+0xb974>
  40dd10:	cbz	w0, 40dd28 <ferror@plt+0xb988>
  40dd14:	mov	w0, w1
  40dd18:	ldp	x19, x20, [sp, #16]
  40dd1c:	ldp	x21, x22, [sp, #32]
  40dd20:	ldp	x29, x30, [sp], #48
  40dd24:	ret
  40dd28:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40dd2c:	ldr	x0, [x0, #3992]
  40dd30:	ldr	x3, [x0]
  40dd34:	mov	x2, #0xf                   	// #15
  40dd38:	mov	x1, #0x1                   	// #1
  40dd3c:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40dd40:	add	x0, x0, #0x1f0
  40dd44:	bl	4021c0 <fwrite@plt>
  40dd48:	mov	w1, #0xffffffc3            	// #-61
  40dd4c:	b	40dd14 <ferror@plt+0xb974>
  40dd50:	stp	x29, x30, [sp, #-64]!
  40dd54:	mov	x29, sp
  40dd58:	stp	x19, x20, [sp, #16]
  40dd5c:	stp	x21, x22, [sp, #32]
  40dd60:	stp	x23, x24, [sp, #48]
  40dd64:	mov	w23, w0
  40dd68:	mov	x20, x1
  40dd6c:	mov	x22, x2
  40dd70:	ldr	x21, [x1, #16]
  40dd74:	str	xzr, [x21]
  40dd78:	str	xzr, [x21, #8]
  40dd7c:	mov	w2, #0x22                  	// #34
  40dd80:	bl	40dc90 <ferror@plt+0xb8f0>
  40dd84:	mov	w19, w0
  40dd88:	tbnz	w0, #31, 40ddd4 <ferror@plt+0xba34>
  40dd8c:	cmp	w0, #0x8, lsl #12
  40dd90:	mov	w0, #0x8000                	// #32768
  40dd94:	csel	w19, w19, w0, ge  // ge = tcont
  40dd98:	sxtw	x19, w19
  40dd9c:	mov	x0, x19
  40dda0:	bl	401f60 <malloc@plt>
  40dda4:	mov	x24, x0
  40dda8:	cbz	x0, 40ddec <ferror@plt+0xba4c>
  40ddac:	str	x0, [x21]
  40ddb0:	str	x19, [x21, #8]
  40ddb4:	mov	w2, #0x0                   	// #0
  40ddb8:	mov	x1, x20
  40ddbc:	mov	w0, w23
  40ddc0:	bl	40dc90 <ferror@plt+0xb8f0>
  40ddc4:	mov	w19, w0
  40ddc8:	tbnz	w0, #31, 40de14 <ferror@plt+0xba74>
  40ddcc:	cbz	x22, 40de20 <ferror@plt+0xba80>
  40ddd0:	str	x24, [x22]
  40ddd4:	mov	w0, w19
  40ddd8:	ldp	x19, x20, [sp, #16]
  40dddc:	ldp	x21, x22, [sp, #32]
  40dde0:	ldp	x23, x24, [sp, #48]
  40dde4:	ldp	x29, x30, [sp], #64
  40dde8:	ret
  40ddec:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40ddf0:	ldr	x0, [x0, #3992]
  40ddf4:	ldr	x3, [x0]
  40ddf8:	mov	x2, #0x20                  	// #32
  40ddfc:	mov	x1, #0x1                   	// #1
  40de00:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40de04:	add	x0, x0, #0x200
  40de08:	bl	4021c0 <fwrite@plt>
  40de0c:	mov	w19, #0xfffffff4            	// #-12
  40de10:	b	40ddd4 <ferror@plt+0xba34>
  40de14:	mov	x0, x24
  40de18:	bl	402150 <free@plt>
  40de1c:	b	40ddd4 <ferror@plt+0xba34>
  40de20:	mov	x0, x24
  40de24:	bl	402150 <free@plt>
  40de28:	b	40ddd4 <ferror@plt+0xba34>
  40de2c:	mov	w0, #0x0                   	// #0
  40de30:	ret
  40de34:	stp	x29, x30, [sp, #-240]!
  40de38:	mov	x29, sp
  40de3c:	stp	x19, x20, [sp, #16]
  40de40:	stp	x23, x24, [sp, #48]
  40de44:	stp	x25, x26, [sp, #64]
  40de48:	mov	x24, x0
  40de4c:	str	x2, [sp, #120]
  40de50:	mov	x25, x3
  40de54:	and	w0, w4, #0xff
  40de58:	str	w0, [sp, #132]
  40de5c:	str	x5, [sp, #136]
  40de60:	str	xzr, [sp, #224]
  40de64:	str	wzr, [sp, #232]
  40de68:	mov	w0, #0x10                  	// #16
  40de6c:	strh	w0, [sp, #224]
  40de70:	stp	xzr, xzr, [sp, #160]
  40de74:	stp	xzr, xzr, [sp, #176]
  40de78:	stp	xzr, xzr, [sp, #192]
  40de7c:	add	x0, sp, #0xe0
  40de80:	str	x0, [sp, #152]
  40de84:	mov	w0, #0xc                   	// #12
  40de88:	str	w0, [sp, #160]
  40de8c:	str	x1, [sp, #168]
  40de90:	str	x2, [sp, #176]
  40de94:	cbz	x2, 40ded8 <ferror@plt+0xbb38>
  40de98:	mov	x0, x1
  40de9c:	add	x2, x1, x2, lsl #4
  40dea0:	b	40deb0 <ferror@plt+0xbb10>
  40dea4:	add	x0, x0, #0x10
  40dea8:	cmp	x0, x2
  40deac:	b.eq	40dedc <ferror@plt+0xbb3c>  // b.none
  40deb0:	ldr	x1, [x0]
  40deb4:	ldr	w23, [x24, #28]
  40deb8:	add	w23, w23, #0x1
  40debc:	str	w23, [x24, #28]
  40dec0:	str	w23, [x1, #8]
  40dec4:	cbnz	x25, 40dea4 <ferror@plt+0xbb04>
  40dec8:	ldrh	w3, [x1, #6]
  40decc:	orr	w3, w3, #0x4
  40ded0:	strh	w3, [x1, #6]
  40ded4:	b	40dea4 <ferror@plt+0xbb04>
  40ded8:	mov	w23, #0x0                   	// #0
  40dedc:	mov	w2, #0x0                   	// #0
  40dee0:	add	x1, sp, #0x98
  40dee4:	ldr	w0, [x24]
  40dee8:	bl	401fe0 <sendmsg@plt>
  40deec:	tbnz	w0, #31, 40df88 <ferror@plt+0xbbe8>
  40def0:	stp	x21, x22, [sp, #32]
  40def4:	stp	x27, x28, [sp, #80]
  40def8:	add	x0, sp, #0xd0
  40defc:	str	x0, [sp, #168]
  40df00:	mov	x0, #0x1                   	// #1
  40df04:	str	x0, [sp, #176]
  40df08:	str	xzr, [sp, #96]
  40df0c:	add	x0, sp, #0x90
  40df10:	str	x0, [sp, #104]
  40df14:	add	x0, sp, #0x98
  40df18:	str	x0, [sp, #112]
  40df1c:	mov	w26, w23
  40df20:	ldr	x0, [sp, #120]
  40df24:	sub	x26, x26, x0
  40df28:	ldr	w0, [sp, #96]
  40df2c:	str	w0, [sp, #128]
  40df30:	ldr	x2, [sp, #104]
  40df34:	ldr	x1, [sp, #112]
  40df38:	ldr	w0, [x24]
  40df3c:	bl	40dd50 <ferror@plt+0xb9b0>
  40df40:	mov	w20, w0
  40df44:	tbnz	w0, #31, 40e244 <ferror@plt+0xbea4>
  40df48:	ldr	w2, [sp, #160]
  40df4c:	cmp	w2, #0xc
  40df50:	b.ne	40df9c <ferror@plt+0xbbfc>  // b.any
  40df54:	ldr	x21, [sp, #144]
  40df58:	mov	w22, w0
  40df5c:	cmp	w0, #0xf
  40df60:	b.ls	40e1d8 <ferror@plt+0xbe38>  // b.plast
  40df64:	ldr	w19, [x21]
  40df68:	mov	w2, w19
  40df6c:	subs	w3, w19, #0x10
  40df70:	ccmp	w0, w19, #0x1, pl  // pl = nfrst
  40df74:	b.lt	40dfbc <ferror@plt+0xbc1c>  // b.tstop
  40df78:	adrp	x27, 426000 <ferror@plt+0x23c60>
  40df7c:	ldr	x27, [x27, #3992]
  40df80:	adrp	x28, 412000 <ferror@plt+0xfc60>
  40df84:	b	40e060 <ferror@plt+0xbcc0>
  40df88:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40df8c:	add	x0, x0, #0x228
  40df90:	bl	401e20 <perror@plt>
  40df94:	mov	w20, #0xffffffff            	// #-1
  40df98:	b	40dff8 <ferror@plt+0xbc58>
  40df9c:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40dfa0:	add	x1, x1, #0x248
  40dfa4:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40dfa8:	ldr	x0, [x0, #3992]
  40dfac:	ldr	x0, [x0]
  40dfb0:	bl	402370 <fprintf@plt>
  40dfb4:	mov	w0, #0x1                   	// #1
  40dfb8:	bl	401e00 <exit@plt>
  40dfbc:	ldr	w0, [sp, #200]
  40dfc0:	tbz	w0, #5, 40e010 <ferror@plt+0xbc70>
  40dfc4:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40dfc8:	ldr	x0, [x0, #3992]
  40dfcc:	ldr	x3, [x0]
  40dfd0:	mov	x2, #0x12                  	// #18
  40dfd4:	mov	x1, #0x1                   	// #1
  40dfd8:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40dfdc:	add	x0, x0, #0x268
  40dfe0:	bl	4021c0 <fwrite@plt>
  40dfe4:	ldr	x0, [sp, #144]
  40dfe8:	bl	402150 <free@plt>
  40dfec:	mov	w20, #0xffffffff            	// #-1
  40dff0:	ldp	x21, x22, [sp, #32]
  40dff4:	ldp	x27, x28, [sp, #80]
  40dff8:	mov	w0, w20
  40dffc:	ldp	x19, x20, [sp, #16]
  40e000:	ldp	x23, x24, [sp, #48]
  40e004:	ldp	x25, x26, [sp, #64]
  40e008:	ldp	x29, x30, [sp], #240
  40e00c:	ret
  40e010:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40e014:	add	x1, x1, #0x280
  40e018:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40e01c:	ldr	x0, [x0, #3992]
  40e020:	ldr	x0, [x0]
  40e024:	bl	402370 <fprintf@plt>
  40e028:	mov	w0, #0x1                   	// #1
  40e02c:	bl	401e00 <exit@plt>
  40e030:	add	w19, w19, #0x3
  40e034:	and	w19, w19, #0xfffffffc
  40e038:	sub	w20, w22, w19
  40e03c:	add	x21, x21, w19, uxtw
  40e040:	mov	w22, w20
  40e044:	cmp	w20, #0xf
  40e048:	b.ls	40e1d8 <ferror@plt+0xbe38>  // b.plast
  40e04c:	ldr	w19, [x21]
  40e050:	mov	w2, w19
  40e054:	subs	w3, w19, #0x10
  40e058:	ccmp	w20, w19, #0x1, pl  // pl = nfrst
  40e05c:	b.lt	40dfbc <ferror@plt+0xbc1c>  // b.tstop
  40e060:	ldr	w0, [sp, #228]
  40e064:	cbnz	w0, 40e030 <ferror@plt+0xbc90>
  40e068:	ldr	w1, [x21, #12]
  40e06c:	ldr	w0, [x24, #8]
  40e070:	cmp	w1, w0
  40e074:	b.ne	40e030 <ferror@plt+0xbc90>  // b.any
  40e078:	ldr	w0, [x21, #8]
  40e07c:	cmp	w0, w23
  40e080:	b.hi	40e030 <ferror@plt+0xbc90>  // b.pmore
  40e084:	cmp	x26, w0, uxtw
  40e088:	b.hi	40e030 <ferror@plt+0xbc90>  // b.pmore
  40e08c:	ldrh	w0, [x21, #4]
  40e090:	cmp	w0, #0x2
  40e094:	b.eq	40e0c4 <ferror@plt+0xbd24>  // b.none
  40e098:	cbnz	x25, 40e1c0 <ferror@plt+0xbe20>
  40e09c:	ldr	x3, [x27]
  40e0a0:	mov	x2, #0x14                  	// #20
  40e0a4:	mov	x1, #0x1                   	// #1
  40e0a8:	add	x0, x28, #0x2d0
  40e0ac:	bl	4021c0 <fwrite@plt>
  40e0b0:	add	w19, w19, #0x3
  40e0b4:	and	w19, w19, #0xfffffffc
  40e0b8:	sub	w20, w22, w19
  40e0bc:	add	x21, x21, w19, uxtw
  40e0c0:	b	40e040 <ferror@plt+0xbca0>
  40e0c4:	ldr	w20, [x21, #16]
  40e0c8:	cmp	w3, #0x13
  40e0cc:	b.ls	40e12c <ferror@plt+0xbd8c>  // b.plast
  40e0d0:	cbz	w20, 40e164 <ferror@plt+0xbdc4>
  40e0d4:	bl	402310 <__errno_location@plt>
  40e0d8:	neg	w1, w20
  40e0dc:	str	w1, [x0]
  40e0e0:	ldr	w0, [x24, #36]
  40e0e4:	ldr	w1, [sp, #132]
  40e0e8:	cmp	w1, #0x0
  40e0ec:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  40e0f0:	b.ne	40e174 <ferror@plt+0xbdd4>  // b.any
  40e0f4:	cbz	x25, 40e1b4 <ferror@plt+0xbe14>
  40e0f8:	ldr	x0, [sp, #144]
  40e0fc:	str	x0, [x25]
  40e100:	ldr	x0, [sp, #96]
  40e104:	add	x0, x0, #0x1
  40e108:	ldr	x1, [sp, #120]
  40e10c:	cmp	x1, x0
  40e110:	b.hi	40e1ec <ferror@plt+0xbe4c>  // b.pmore
  40e114:	cmp	w20, #0x0
  40e118:	ldr	w0, [sp, #128]
  40e11c:	csinv	w20, w20, w0, eq  // eq = none
  40e120:	ldp	x21, x22, [sp, #32]
  40e124:	ldp	x27, x28, [sp, #80]
  40e128:	b	40dff8 <ferror@plt+0xbc58>
  40e12c:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40e130:	ldr	x0, [x0, #3992]
  40e134:	ldr	x3, [x0]
  40e138:	mov	x2, #0x10                  	// #16
  40e13c:	mov	x1, #0x1                   	// #1
  40e140:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40e144:	add	x0, x0, #0x2a0
  40e148:	bl	4021c0 <fwrite@plt>
  40e14c:	ldr	x0, [sp, #144]
  40e150:	bl	402150 <free@plt>
  40e154:	mov	w20, #0xffffffff            	// #-1
  40e158:	ldp	x21, x22, [sp, #32]
  40e15c:	ldp	x27, x28, [sp, #80]
  40e160:	b	40dff8 <ferror@plt+0xbc58>
  40e164:	ldr	x1, [sp, #136]
  40e168:	mov	x0, x21
  40e16c:	bl	40de2c <ferror@plt+0xba8c>
  40e170:	b	40e0f4 <ferror@plt+0xbd54>
  40e174:	ldr	x1, [sp, #136]
  40e178:	mov	x0, x21
  40e17c:	bl	40de2c <ferror@plt+0xba8c>
  40e180:	cbnz	w0, 40e0f4 <ferror@plt+0xbd54>
  40e184:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40e188:	ldr	x0, [x0, #3992]
  40e18c:	ldr	x19, [x0]
  40e190:	ldr	w0, [x21, #16]
  40e194:	neg	w0, w0
  40e198:	bl	402050 <strerror@plt>
  40e19c:	mov	x2, x0
  40e1a0:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40e1a4:	add	x1, x1, #0x2b8
  40e1a8:	mov	x0, x19
  40e1ac:	bl	402370 <fprintf@plt>
  40e1b0:	b	40e0f4 <ferror@plt+0xbd54>
  40e1b4:	ldr	x0, [sp, #144]
  40e1b8:	bl	402150 <free@plt>
  40e1bc:	b	40e100 <ferror@plt+0xbd60>
  40e1c0:	ldr	x0, [sp, #144]
  40e1c4:	str	x0, [x25]
  40e1c8:	mov	w20, #0x0                   	// #0
  40e1cc:	ldp	x21, x22, [sp, #32]
  40e1d0:	ldp	x27, x28, [sp, #80]
  40e1d4:	b	40dff8 <ferror@plt+0xbc58>
  40e1d8:	ldr	x0, [sp, #144]
  40e1dc:	bl	402150 <free@plt>
  40e1e0:	ldr	w0, [sp, #200]
  40e1e4:	tbnz	w0, #5, 40e1fc <ferror@plt+0xbe5c>
  40e1e8:	cbnz	w20, 40e220 <ferror@plt+0xbe80>
  40e1ec:	ldr	x0, [sp, #96]
  40e1f0:	add	x0, x0, #0x1
  40e1f4:	str	x0, [sp, #96]
  40e1f8:	b	40df28 <ferror@plt+0xbb88>
  40e1fc:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40e200:	ldr	x0, [x0, #3992]
  40e204:	ldr	x3, [x0]
  40e208:	mov	x2, #0x12                  	// #18
  40e20c:	mov	x1, #0x1                   	// #1
  40e210:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40e214:	add	x0, x0, #0x2e8
  40e218:	bl	4021c0 <fwrite@plt>
  40e21c:	b	40e1ec <ferror@plt+0xbe4c>
  40e220:	mov	w2, w20
  40e224:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40e228:	add	x1, x1, #0x300
  40e22c:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40e230:	ldr	x0, [x0, #3992]
  40e234:	ldr	x0, [x0]
  40e238:	bl	402370 <fprintf@plt>
  40e23c:	mov	w0, #0x1                   	// #1
  40e240:	bl	401e00 <exit@plt>
  40e244:	ldp	x21, x22, [sp, #32]
  40e248:	ldp	x27, x28, [sp, #80]
  40e24c:	b	40dff8 <ferror@plt+0xbc58>
  40e250:	mov	w0, #0x0                   	// #0
  40e254:	ret
  40e258:	stp	x29, x30, [sp, #-48]!
  40e25c:	mov	x29, sp
  40e260:	str	x19, [sp, #16]
  40e264:	mov	x19, x0
  40e268:	mov	w0, #0x1                   	// #1
  40e26c:	str	w0, [sp, #44]
  40e270:	mov	w4, #0x4                   	// #4
  40e274:	add	x3, sp, #0x2c
  40e278:	mov	w2, #0xc                   	// #12
  40e27c:	mov	w1, #0x10e                 	// #270
  40e280:	ldr	w0, [x19]
  40e284:	bl	401f70 <setsockopt@plt>
  40e288:	tbnz	w0, #31, 40e298 <ferror@plt+0xbef8>
  40e28c:	ldr	w0, [x19, #48]
  40e290:	orr	w0, w0, #0x4
  40e294:	str	w0, [x19, #48]
  40e298:	ldr	x19, [sp, #16]
  40e29c:	ldp	x29, x30, [sp], #48
  40e2a0:	ret
  40e2a4:	stp	x29, x30, [sp, #-32]!
  40e2a8:	mov	x29, sp
  40e2ac:	str	w1, [sp, #28]
  40e2b0:	mov	w4, #0x4                   	// #4
  40e2b4:	add	x3, sp, #0x1c
  40e2b8:	mov	w2, #0x1                   	// #1
  40e2bc:	mov	w1, #0x10e                 	// #270
  40e2c0:	ldr	w0, [x0]
  40e2c4:	bl	401f70 <setsockopt@plt>
  40e2c8:	ldp	x29, x30, [sp], #32
  40e2cc:	ret
  40e2d0:	stp	x29, x30, [sp, #-32]!
  40e2d4:	mov	x29, sp
  40e2d8:	str	x19, [sp, #16]
  40e2dc:	mov	x19, x0
  40e2e0:	ldr	w0, [x0]
  40e2e4:	tbz	w0, #31, 40e2f4 <ferror@plt+0xbf54>
  40e2e8:	ldr	x19, [sp, #16]
  40e2ec:	ldp	x29, x30, [sp], #32
  40e2f0:	ret
  40e2f4:	bl	402060 <close@plt>
  40e2f8:	mov	w0, #0xffffffff            	// #-1
  40e2fc:	str	w0, [x19]
  40e300:	b	40e2e8 <ferror@plt+0xbf48>
  40e304:	stp	x29, x30, [sp, #-64]!
  40e308:	mov	x29, sp
  40e30c:	stp	x19, x20, [sp, #16]
  40e310:	str	x21, [sp, #32]
  40e314:	mov	x19, x0
  40e318:	mov	w21, w1
  40e31c:	mov	w0, #0x8000                	// #32768
  40e320:	str	w0, [sp, #56]
  40e324:	mov	w0, #0x1                   	// #1
  40e328:	str	w0, [sp, #52]
  40e32c:	stp	xzr, xzr, [x19]
  40e330:	stp	xzr, xzr, [x19, #16]
  40e334:	stp	xzr, xzr, [x19, #32]
  40e338:	str	xzr, [x19, #48]
  40e33c:	str	w2, [x19, #36]
  40e340:	mov	w1, #0x3                   	// #3
  40e344:	movk	w1, #0x8, lsl #16
  40e348:	mov	w0, #0x10                  	// #16
  40e34c:	bl	4021d0 <socket@plt>
  40e350:	str	w0, [x19]
  40e354:	tbnz	w0, #31, 40e428 <ferror@plt+0xc088>
  40e358:	mov	w4, #0x4                   	// #4
  40e35c:	add	x3, sp, #0x38
  40e360:	mov	w2, #0x7                   	// #7
  40e364:	mov	w1, #0x1                   	// #1
  40e368:	bl	401f70 <setsockopt@plt>
  40e36c:	tbnz	w0, #31, 40e43c <ferror@plt+0xc09c>
  40e370:	mov	w4, #0x4                   	// #4
  40e374:	adrp	x3, 426000 <ferror@plt+0x23c60>
  40e378:	ldr	x3, [x3, #4024]
  40e37c:	mov	w2, #0x8                   	// #8
  40e380:	mov	w1, #0x1                   	// #1
  40e384:	ldr	w0, [x19]
  40e388:	bl	401f70 <setsockopt@plt>
  40e38c:	tbnz	w0, #31, 40e450 <ferror@plt+0xc0b0>
  40e390:	mov	x20, x19
  40e394:	mov	w4, #0x4                   	// #4
  40e398:	add	x3, sp, #0x34
  40e39c:	mov	w2, #0xb                   	// #11
  40e3a0:	mov	w1, #0x10e                 	// #270
  40e3a4:	ldr	w0, [x20], #4
  40e3a8:	bl	401f70 <setsockopt@plt>
  40e3ac:	stur	wzr, [x19, #6]
  40e3b0:	strh	wzr, [x19, #10]
  40e3b4:	mov	w0, #0x10                  	// #16
  40e3b8:	strh	w0, [x19, #4]
  40e3bc:	str	w21, [x19, #12]
  40e3c0:	mov	w2, #0xc                   	// #12
  40e3c4:	mov	x1, x20
  40e3c8:	ldr	w0, [x19]
  40e3cc:	bl	401e70 <bind@plt>
  40e3d0:	tbnz	w0, #31, 40e464 <ferror@plt+0xc0c4>
  40e3d4:	mov	w0, #0xc                   	// #12
  40e3d8:	str	w0, [sp, #60]
  40e3dc:	add	x2, sp, #0x3c
  40e3e0:	mov	x1, x20
  40e3e4:	ldr	w0, [x19]
  40e3e8:	bl	402350 <getsockname@plt>
  40e3ec:	tbnz	w0, #31, 40e478 <ferror@plt+0xc0d8>
  40e3f0:	ldr	w2, [sp, #60]
  40e3f4:	cmp	w2, #0xc
  40e3f8:	b.ne	40e48c <ferror@plt+0xc0ec>  // b.any
  40e3fc:	ldrh	w2, [x19, #4]
  40e400:	cmp	w2, #0x10
  40e404:	b.ne	40e4ac <ferror@plt+0xc10c>  // b.any
  40e408:	mov	x0, #0x0                   	// #0
  40e40c:	bl	401f50 <time@plt>
  40e410:	str	w0, [x19, #28]
  40e414:	mov	w0, #0x0                   	// #0
  40e418:	ldp	x19, x20, [sp, #16]
  40e41c:	ldr	x21, [sp, #32]
  40e420:	ldp	x29, x30, [sp], #64
  40e424:	ret
  40e428:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40e42c:	add	x0, x0, #0x318
  40e430:	bl	401e20 <perror@plt>
  40e434:	mov	w0, #0xffffffff            	// #-1
  40e438:	b	40e418 <ferror@plt+0xc078>
  40e43c:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40e440:	add	x0, x0, #0x338
  40e444:	bl	401e20 <perror@plt>
  40e448:	mov	w0, #0xffffffff            	// #-1
  40e44c:	b	40e418 <ferror@plt+0xc078>
  40e450:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40e454:	add	x0, x0, #0x348
  40e458:	bl	401e20 <perror@plt>
  40e45c:	mov	w0, #0xffffffff            	// #-1
  40e460:	b	40e418 <ferror@plt+0xc078>
  40e464:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40e468:	add	x0, x0, #0x358
  40e46c:	bl	401e20 <perror@plt>
  40e470:	mov	w0, #0xffffffff            	// #-1
  40e474:	b	40e418 <ferror@plt+0xc078>
  40e478:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40e47c:	add	x0, x0, #0x378
  40e480:	bl	401e20 <perror@plt>
  40e484:	mov	w0, #0xffffffff            	// #-1
  40e488:	b	40e418 <ferror@plt+0xc078>
  40e48c:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40e490:	add	x1, x1, #0x390
  40e494:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40e498:	ldr	x0, [x0, #3992]
  40e49c:	ldr	x0, [x0]
  40e4a0:	bl	402370 <fprintf@plt>
  40e4a4:	mov	w0, #0xffffffff            	// #-1
  40e4a8:	b	40e418 <ferror@plt+0xc078>
  40e4ac:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40e4b0:	add	x1, x1, #0x3b0
  40e4b4:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40e4b8:	ldr	x0, [x0, #3992]
  40e4bc:	ldr	x0, [x0]
  40e4c0:	bl	402370 <fprintf@plt>
  40e4c4:	mov	w0, #0xffffffff            	// #-1
  40e4c8:	b	40e418 <ferror@plt+0xc078>
  40e4cc:	stp	x29, x30, [sp, #-16]!
  40e4d0:	mov	x29, sp
  40e4d4:	mov	w2, #0x0                   	// #0
  40e4d8:	bl	40e304 <ferror@plt+0xbf64>
  40e4dc:	ldp	x29, x30, [sp], #16
  40e4e0:	ret
  40e4e4:	stp	x29, x30, [sp, #-192]!
  40e4e8:	mov	x29, sp
  40e4ec:	str	x19, [sp, #16]
  40e4f0:	mov	x19, x0
  40e4f4:	stp	xzr, xzr, [sp, #48]
  40e4f8:	stp	xzr, xzr, [sp, #64]
  40e4fc:	stp	xzr, xzr, [sp, #80]
  40e500:	stp	xzr, xzr, [sp, #96]
  40e504:	stp	xzr, xzr, [sp, #112]
  40e508:	stp	xzr, xzr, [sp, #128]
  40e50c:	stp	xzr, xzr, [sp, #144]
  40e510:	stp	xzr, xzr, [sp, #160]
  40e514:	stp	xzr, xzr, [sp, #176]
  40e518:	mov	w0, #0x18                  	// #24
  40e51c:	str	w0, [sp, #40]
  40e520:	mov	w0, #0x6a                  	// #106
  40e524:	strh	w0, [sp, #44]
  40e528:	mov	w0, #0x301                 	// #769
  40e52c:	strh	w0, [sp, #46]
  40e530:	ldr	w0, [x19, #28]
  40e534:	add	w0, w0, #0x1
  40e538:	str	w0, [x19, #28]
  40e53c:	str	w0, [x19, #32]
  40e540:	str	w0, [sp, #48]
  40e544:	strb	w1, [sp, #56]
  40e548:	cbz	x2, 40e55c <ferror@plt+0xc1bc>
  40e54c:	mov	w1, #0x98                  	// #152
  40e550:	add	x0, sp, #0x28
  40e554:	blr	x2
  40e558:	cbnz	w0, 40e570 <ferror@plt+0xc1d0>
  40e55c:	mov	w3, #0x0                   	// #0
  40e560:	mov	x2, #0x98                  	// #152
  40e564:	add	x1, sp, #0x28
  40e568:	ldr	w0, [x19]
  40e56c:	bl	402180 <send@plt>
  40e570:	ldr	x19, [sp, #16]
  40e574:	ldp	x29, x30, [sp], #192
  40e578:	ret
  40e57c:	stp	x29, x30, [sp, #-192]!
  40e580:	mov	x29, sp
  40e584:	str	x19, [sp, #16]
  40e588:	mov	x19, x0
  40e58c:	stp	xzr, xzr, [sp, #48]
  40e590:	stp	xzr, xzr, [sp, #64]
  40e594:	stp	xzr, xzr, [sp, #80]
  40e598:	stp	xzr, xzr, [sp, #96]
  40e59c:	stp	xzr, xzr, [sp, #112]
  40e5a0:	stp	xzr, xzr, [sp, #128]
  40e5a4:	stp	xzr, xzr, [sp, #144]
  40e5a8:	stp	xzr, xzr, [sp, #160]
  40e5ac:	stp	xzr, xzr, [sp, #176]
  40e5b0:	mov	w0, #0x18                  	// #24
  40e5b4:	str	w0, [sp, #40]
  40e5b8:	mov	w0, #0x16                  	// #22
  40e5bc:	strh	w0, [sp, #44]
  40e5c0:	mov	w0, #0x301                 	// #769
  40e5c4:	strh	w0, [sp, #46]
  40e5c8:	ldr	w0, [x19, #28]
  40e5cc:	add	w0, w0, #0x1
  40e5d0:	str	w0, [x19, #28]
  40e5d4:	str	w0, [x19, #32]
  40e5d8:	str	w0, [sp, #48]
  40e5dc:	strb	w1, [sp, #56]
  40e5e0:	cbz	x2, 40e5f4 <ferror@plt+0xc254>
  40e5e4:	mov	w1, #0x98                  	// #152
  40e5e8:	add	x0, sp, #0x28
  40e5ec:	blr	x2
  40e5f0:	cbnz	w0, 40e608 <ferror@plt+0xc268>
  40e5f4:	mov	w3, #0x0                   	// #0
  40e5f8:	mov	x2, #0x98                  	// #152
  40e5fc:	add	x1, sp, #0x28
  40e600:	ldr	w0, [x19]
  40e604:	bl	402180 <send@plt>
  40e608:	ldr	x19, [sp, #16]
  40e60c:	ldp	x29, x30, [sp], #192
  40e610:	ret
  40e614:	stp	x29, x30, [sp, #-48]!
  40e618:	mov	x29, sp
  40e61c:	stp	xzr, xzr, [sp, #24]
  40e620:	str	wzr, [sp, #40]
  40e624:	mov	w2, #0x1c                  	// #28
  40e628:	str	w2, [sp, #16]
  40e62c:	mov	w2, #0x4a                  	// #74
  40e630:	strh	w2, [sp, #20]
  40e634:	mov	w2, #0x301                 	// #769
  40e638:	strh	w2, [sp, #22]
  40e63c:	ldr	w2, [x0, #28]
  40e640:	add	w2, w2, #0x1
  40e644:	str	w2, [x0, #28]
  40e648:	str	w2, [x0, #32]
  40e64c:	str	w2, [sp, #24]
  40e650:	strb	w1, [sp, #32]
  40e654:	mov	w3, #0x0                   	// #0
  40e658:	mov	x2, #0x1c                  	// #28
  40e65c:	add	x1, sp, #0x10
  40e660:	ldr	w0, [x0]
  40e664:	bl	402180 <send@plt>
  40e668:	ldp	x29, x30, [sp], #48
  40e66c:	ret
  40e670:	stp	x29, x30, [sp, #-192]!
  40e674:	mov	x29, sp
  40e678:	str	x19, [sp, #16]
  40e67c:	mov	x19, x0
  40e680:	stp	xzr, xzr, [sp, #40]
  40e684:	stp	xzr, xzr, [sp, #56]
  40e688:	stp	xzr, xzr, [sp, #72]
  40e68c:	stp	xzr, xzr, [sp, #88]
  40e690:	stp	xzr, xzr, [sp, #104]
  40e694:	stp	xzr, xzr, [sp, #120]
  40e698:	stp	xzr, xzr, [sp, #136]
  40e69c:	stp	xzr, xzr, [sp, #152]
  40e6a0:	stp	xzr, xzr, [sp, #168]
  40e6a4:	str	wzr, [sp, #184]
  40e6a8:	mov	w0, #0x1c                  	// #28
  40e6ac:	str	w0, [sp, #32]
  40e6b0:	mov	w0, #0x1a                  	// #26
  40e6b4:	strh	w0, [sp, #36]
  40e6b8:	mov	w0, #0x301                 	// #769
  40e6bc:	strh	w0, [sp, #38]
  40e6c0:	ldr	w0, [x19, #28]
  40e6c4:	add	w0, w0, #0x1
  40e6c8:	str	w0, [x19, #28]
  40e6cc:	str	w0, [x19, #32]
  40e6d0:	str	w0, [sp, #40]
  40e6d4:	strb	w1, [sp, #48]
  40e6d8:	cbz	x2, 40e6ec <ferror@plt+0xc34c>
  40e6dc:	mov	w1, #0x9c                  	// #156
  40e6e0:	add	x0, sp, #0x20
  40e6e4:	blr	x2
  40e6e8:	cbnz	w0, 40e700 <ferror@plt+0xc360>
  40e6ec:	mov	w3, #0x0                   	// #0
  40e6f0:	mov	x2, #0x9c                  	// #156
  40e6f4:	add	x1, sp, #0x20
  40e6f8:	ldr	w0, [x19]
  40e6fc:	bl	402180 <send@plt>
  40e700:	ldr	x19, [sp, #16]
  40e704:	ldp	x29, x30, [sp], #192
  40e708:	ret
  40e70c:	stp	x29, x30, [sp, #-48]!
  40e710:	mov	x29, sp
  40e714:	stp	xzr, xzr, [sp, #24]
  40e718:	str	wzr, [sp, #40]
  40e71c:	mov	w2, #0x1c                  	// #28
  40e720:	str	w2, [sp, #16]
  40e724:	mov	w2, #0x22                  	// #34
  40e728:	strh	w2, [sp, #20]
  40e72c:	mov	w2, #0x301                 	// #769
  40e730:	strh	w2, [sp, #22]
  40e734:	ldr	w2, [x0, #28]
  40e738:	add	w2, w2, #0x1
  40e73c:	str	w2, [x0, #28]
  40e740:	str	w2, [x0, #32]
  40e744:	str	w2, [sp, #24]
  40e748:	strb	w1, [sp, #32]
  40e74c:	mov	w3, #0x0                   	// #0
  40e750:	mov	x2, #0x1c                  	// #28
  40e754:	add	x1, sp, #0x10
  40e758:	ldr	w0, [x0]
  40e75c:	bl	402180 <send@plt>
  40e760:	ldp	x29, x30, [sp], #48
  40e764:	ret
  40e768:	stp	x29, x30, [sp, #-336]!
  40e76c:	mov	x29, sp
  40e770:	stp	x19, x20, [sp, #16]
  40e774:	str	x21, [sp, #32]
  40e778:	mov	x19, x0
  40e77c:	mov	w21, w1
  40e780:	mov	x20, x2
  40e784:	mov	x2, #0x11c                 	// #284
  40e788:	mov	w1, #0x0                   	// #0
  40e78c:	add	x0, sp, #0x30
  40e790:	bl	401fc0 <memset@plt>
  40e794:	mov	w0, #0x1c                  	// #28
  40e798:	str	w0, [sp, #48]
  40e79c:	mov	w0, #0x1e                  	// #30
  40e7a0:	strh	w0, [sp, #52]
  40e7a4:	mov	w0, #0x301                 	// #769
  40e7a8:	strh	w0, [sp, #54]
  40e7ac:	ldr	w0, [x19, #28]
  40e7b0:	add	w0, w0, #0x1
  40e7b4:	str	w0, [x19, #28]
  40e7b8:	str	w0, [x19, #32]
  40e7bc:	str	w0, [sp, #56]
  40e7c0:	strb	w21, [sp, #64]
  40e7c4:	cbz	x20, 40e7d8 <ferror@plt+0xc438>
  40e7c8:	mov	w1, #0x11c                 	// #284
  40e7cc:	add	x0, sp, #0x30
  40e7d0:	blr	x20
  40e7d4:	cbnz	w0, 40e7ec <ferror@plt+0xc44c>
  40e7d8:	mov	w3, #0x0                   	// #0
  40e7dc:	mov	x2, #0x11c                 	// #284
  40e7e0:	add	x1, sp, #0x30
  40e7e4:	ldr	w0, [x19]
  40e7e8:	bl	402180 <send@plt>
  40e7ec:	ldp	x19, x20, [sp, #16]
  40e7f0:	ldr	x21, [sp, #32]
  40e7f4:	ldp	x29, x30, [sp], #336
  40e7f8:	ret
  40e7fc:	stp	x29, x30, [sp, #-48]!
  40e800:	mov	x29, sp
  40e804:	stur	xzr, [sp, #36]
  40e808:	mov	w2, #0x14                  	// #20
  40e80c:	str	w2, [sp, #24]
  40e810:	mov	w2, #0x42                  	// #66
  40e814:	strh	w2, [sp, #28]
  40e818:	mov	w2, #0x301                 	// #769
  40e81c:	strh	w2, [sp, #30]
  40e820:	ldr	w2, [x0, #28]
  40e824:	add	w2, w2, #0x1
  40e828:	str	w2, [x0, #28]
  40e82c:	str	w2, [x0, #32]
  40e830:	str	w2, [sp, #32]
  40e834:	strb	w1, [sp, #40]
  40e838:	mov	w3, #0x0                   	// #0
  40e83c:	mov	x2, #0x14                  	// #20
  40e840:	add	x1, sp, #0x18
  40e844:	ldr	w0, [x0]
  40e848:	bl	402180 <send@plt>
  40e84c:	ldp	x29, x30, [sp], #48
  40e850:	ret
  40e854:	stp	x29, x30, [sp, #-48]!
  40e858:	mov	x29, sp
  40e85c:	stp	xzr, xzr, [sp, #32]
  40e860:	mov	w2, #0x18                  	// #24
  40e864:	str	w2, [sp, #24]
  40e868:	mov	w2, #0x56                  	// #86
  40e86c:	strh	w2, [sp, #28]
  40e870:	mov	w2, #0x301                 	// #769
  40e874:	strh	w2, [sp, #30]
  40e878:	ldr	w2, [x0, #28]
  40e87c:	add	w2, w2, #0x1
  40e880:	str	w2, [x0, #28]
  40e884:	str	w2, [x0, #32]
  40e888:	str	w2, [sp, #32]
  40e88c:	strb	w1, [sp, #40]
  40e890:	mov	w3, #0x0                   	// #0
  40e894:	mov	x2, #0x18                  	// #24
  40e898:	add	x1, sp, x2
  40e89c:	ldr	w0, [x0]
  40e8a0:	bl	402180 <send@plt>
  40e8a4:	ldp	x29, x30, [sp], #48
  40e8a8:	ret
  40e8ac:	stp	x29, x30, [sp, #-48]!
  40e8b0:	mov	x29, sp
  40e8b4:	stur	xzr, [sp, #36]
  40e8b8:	mov	w2, #0x14                  	// #20
  40e8bc:	str	w2, [sp, #24]
  40e8c0:	mov	w2, #0x52                  	// #82
  40e8c4:	strh	w2, [sp, #28]
  40e8c8:	mov	w2, #0x301                 	// #769
  40e8cc:	strh	w2, [sp, #30]
  40e8d0:	ldr	w2, [x0, #28]
  40e8d4:	add	w2, w2, #0x1
  40e8d8:	str	w2, [x0, #28]
  40e8dc:	str	w2, [x0, #32]
  40e8e0:	str	w2, [sp, #32]
  40e8e4:	strb	w1, [sp, #40]
  40e8e8:	mov	w3, #0x0                   	// #0
  40e8ec:	mov	x2, #0x14                  	// #20
  40e8f0:	add	x1, sp, #0x18
  40e8f4:	ldr	w0, [x0]
  40e8f8:	bl	402180 <send@plt>
  40e8fc:	ldp	x29, x30, [sp], #48
  40e900:	ret
  40e904:	sub	sp, sp, #0x450
  40e908:	stp	x29, x30, [sp]
  40e90c:	mov	x29, sp
  40e910:	stp	x19, x20, [sp, #16]
  40e914:	str	x21, [sp, #32]
  40e918:	mov	x19, x0
  40e91c:	mov	w21, w1
  40e920:	mov	x20, x2
  40e924:	mov	x2, #0x414                 	// #1044
  40e928:	mov	w1, #0x0                   	// #0
  40e92c:	add	x0, sp, #0x38
  40e930:	bl	401fc0 <memset@plt>
  40e934:	mov	w0, #0x14                  	// #20
  40e938:	str	w0, [sp, #56]
  40e93c:	mov	w0, #0x5a                  	// #90
  40e940:	strh	w0, [sp, #60]
  40e944:	mov	w0, #0x301                 	// #769
  40e948:	strh	w0, [sp, #62]
  40e94c:	ldr	w0, [x19, #28]
  40e950:	add	w0, w0, #0x1
  40e954:	str	w0, [x19, #28]
  40e958:	str	w0, [x19, #32]
  40e95c:	str	w0, [sp, #64]
  40e960:	strb	w21, [sp, #72]
  40e964:	cbz	x20, 40e9a4 <ferror@plt+0xc604>
  40e968:	mov	w1, #0x414                 	// #1044
  40e96c:	add	x0, sp, #0x38
  40e970:	blr	x20
  40e974:	cbz	w0, 40e98c <ferror@plt+0xc5ec>
  40e978:	ldp	x19, x20, [sp, #16]
  40e97c:	ldr	x21, [sp, #32]
  40e980:	ldp	x29, x30, [sp]
  40e984:	add	sp, sp, #0x450
  40e988:	ret
  40e98c:	mov	w3, #0x0                   	// #0
  40e990:	ldr	w2, [sp, #56]
  40e994:	add	x1, sp, #0x38
  40e998:	ldr	w0, [x19]
  40e99c:	bl	402180 <send@plt>
  40e9a0:	b	40e978 <ferror@plt+0xc5d8>
  40e9a4:	mov	w0, #0xffffffea            	// #-22
  40e9a8:	b	40e978 <ferror@plt+0xc5d8>
  40e9ac:	stp	x29, x30, [sp, #-64]!
  40e9b0:	mov	x29, sp
  40e9b4:	cmp	w1, #0x0
  40e9b8:	ccmp	w1, #0x7, #0x4, ne  // ne = any
  40e9bc:	b.eq	40e9cc <ferror@plt+0xc62c>  // b.none
  40e9c0:	bl	40dc34 <ferror@plt+0xb894>
  40e9c4:	ldp	x29, x30, [sp], #64
  40e9c8:	ret
  40e9cc:	stp	xzr, xzr, [sp, #32]
  40e9d0:	str	xzr, [sp, #48]
  40e9d4:	mov	w3, #0x28                  	// #40
  40e9d8:	str	w3, [sp, #24]
  40e9dc:	mov	w3, #0x12                  	// #18
  40e9e0:	strh	w3, [sp, #28]
  40e9e4:	mov	w3, #0x301                 	// #769
  40e9e8:	strh	w3, [sp, #30]
  40e9ec:	ldr	w3, [x0, #28]
  40e9f0:	add	w3, w3, #0x1
  40e9f4:	str	w3, [x0, #28]
  40e9f8:	str	w3, [x0, #32]
  40e9fc:	str	w3, [sp, #32]
  40ea00:	strb	w1, [sp, #40]
  40ea04:	mov	w1, #0x8                   	// #8
  40ea08:	strh	w1, [sp, #56]
  40ea0c:	mov	w1, #0x1d                  	// #29
  40ea10:	strh	w1, [sp, #58]
  40ea14:	str	w2, [sp, #60]
  40ea18:	mov	w3, #0x0                   	// #0
  40ea1c:	mov	x2, #0x28                  	// #40
  40ea20:	add	x1, sp, #0x18
  40ea24:	ldr	w0, [x0]
  40ea28:	bl	402180 <send@plt>
  40ea2c:	b	40e9c4 <ferror@plt+0xc624>
  40ea30:	stp	x29, x30, [sp, #-16]!
  40ea34:	mov	x29, sp
  40ea38:	cbz	w1, 40ea48 <ferror@plt+0xc6a8>
  40ea3c:	bl	40dc34 <ferror@plt+0xb894>
  40ea40:	ldp	x29, x30, [sp], #16
  40ea44:	ret
  40ea48:	mov	w2, #0x1                   	// #1
  40ea4c:	bl	40e9ac <ferror@plt+0xc60c>
  40ea50:	b	40ea40 <ferror@plt+0xc6a0>
  40ea54:	sub	sp, sp, #0x450
  40ea58:	stp	x29, x30, [sp]
  40ea5c:	mov	x29, sp
  40ea60:	stp	x19, x20, [sp, #16]
  40ea64:	mov	x20, x0
  40ea68:	mov	w19, w1
  40ea6c:	cmp	w1, #0x0
  40ea70:	ccmp	w1, #0x11, #0x4, ne  // ne = any
  40ea74:	b.ne	40eb10 <ferror@plt+0xc770>  // b.any
  40ea78:	str	x21, [sp, #32]
  40ea7c:	mov	x21, x2
  40ea80:	mov	x2, #0x420                 	// #1056
  40ea84:	mov	w1, #0x0                   	// #0
  40ea88:	add	x0, sp, #0x30
  40ea8c:	bl	401fc0 <memset@plt>
  40ea90:	mov	w0, #0x20                  	// #32
  40ea94:	str	w0, [sp, #48]
  40ea98:	mov	w0, #0x12                  	// #18
  40ea9c:	strh	w0, [sp, #52]
  40eaa0:	mov	w0, #0x301                 	// #769
  40eaa4:	strh	w0, [sp, #54]
  40eaa8:	ldr	w0, [x20, #28]
  40eaac:	add	w0, w0, #0x1
  40eab0:	str	w0, [x20, #28]
  40eab4:	str	w0, [x20, #32]
  40eab8:	str	w0, [sp, #56]
  40eabc:	strb	w19, [sp, #64]
  40eac0:	cbz	x21, 40eb04 <ferror@plt+0xc764>
  40eac4:	mov	w1, #0x420                 	// #1056
  40eac8:	add	x0, sp, #0x30
  40eacc:	blr	x21
  40ead0:	cbz	w0, 40eae8 <ferror@plt+0xc748>
  40ead4:	ldr	x21, [sp, #32]
  40ead8:	ldp	x19, x20, [sp, #16]
  40eadc:	ldp	x29, x30, [sp]
  40eae0:	add	sp, sp, #0x450
  40eae4:	ret
  40eae8:	mov	w3, #0x0                   	// #0
  40eaec:	ldr	w2, [sp, #48]
  40eaf0:	add	x1, sp, #0x30
  40eaf4:	ldr	w0, [x20]
  40eaf8:	bl	402180 <send@plt>
  40eafc:	ldr	x21, [sp, #32]
  40eb00:	b	40ead8 <ferror@plt+0xc738>
  40eb04:	mov	w0, #0xffffffea            	// #-22
  40eb08:	ldr	x21, [sp, #32]
  40eb0c:	b	40ead8 <ferror@plt+0xc738>
  40eb10:	bl	40dc34 <ferror@plt+0xb894>
  40eb14:	b	40ead8 <ferror@plt+0xc738>
  40eb18:	stp	x29, x30, [sp, #-192]!
  40eb1c:	mov	x29, sp
  40eb20:	str	x19, [sp, #16]
  40eb24:	mov	x19, x0
  40eb28:	mov	x2, x1
  40eb2c:	stp	xzr, xzr, [sp, #40]
  40eb30:	stp	xzr, xzr, [sp, #56]
  40eb34:	stp	xzr, xzr, [sp, #72]
  40eb38:	stp	xzr, xzr, [sp, #88]
  40eb3c:	stp	xzr, xzr, [sp, #104]
  40eb40:	stp	xzr, xzr, [sp, #120]
  40eb44:	stp	xzr, xzr, [sp, #136]
  40eb48:	stp	xzr, xzr, [sp, #152]
  40eb4c:	stp	xzr, xzr, [sp, #168]
  40eb50:	str	xzr, [sp, #184]
  40eb54:	mov	w0, #0x20                  	// #32
  40eb58:	str	w0, [sp, #32]
  40eb5c:	mov	w0, #0x1e                  	// #30
  40eb60:	strh	w0, [sp, #36]
  40eb64:	mov	w0, #0x301                 	// #769
  40eb68:	strh	w0, [sp, #38]
  40eb6c:	ldr	w0, [x19, #28]
  40eb70:	add	w0, w0, #0x1
  40eb74:	str	w0, [x19, #28]
  40eb78:	str	w0, [x19, #32]
  40eb7c:	str	w0, [sp, #40]
  40eb80:	mov	w0, #0x7                   	// #7
  40eb84:	strb	w0, [sp, #48]
  40eb88:	mov	w1, #0xa0                  	// #160
  40eb8c:	add	x0, sp, #0x20
  40eb90:	blr	x2
  40eb94:	cbz	w0, 40eba4 <ferror@plt+0xc804>
  40eb98:	ldr	x19, [sp, #16]
  40eb9c:	ldp	x29, x30, [sp], #192
  40eba0:	ret
  40eba4:	mov	w3, #0x0                   	// #0
  40eba8:	mov	x2, #0xa0                  	// #160
  40ebac:	add	x1, sp, #0x20
  40ebb0:	ldr	w0, [x19]
  40ebb4:	bl	402180 <send@plt>
  40ebb8:	b	40eb98 <ferror@plt+0xc7f8>
  40ebbc:	stp	x29, x30, [sp, #-48]!
  40ebc0:	mov	x29, sp
  40ebc4:	stp	xzr, xzr, [sp, #24]
  40ebc8:	mov	w3, #0x1c                  	// #28
  40ebcc:	str	w3, [sp, #16]
  40ebd0:	mov	w3, #0x5e                  	// #94
  40ebd4:	strh	w3, [sp, #20]
  40ebd8:	mov	w3, #0x301                 	// #769
  40ebdc:	strh	w3, [sp, #22]
  40ebe0:	ldr	w3, [x0, #28]
  40ebe4:	add	w3, w3, #0x1
  40ebe8:	str	w3, [x0, #28]
  40ebec:	str	w3, [x0, #32]
  40ebf0:	str	w3, [sp, #24]
  40ebf4:	strb	w1, [sp, #32]
  40ebf8:	str	w2, [sp, #40]
  40ebfc:	mov	w3, #0x0                   	// #0
  40ec00:	mov	x2, #0x1c                  	// #28
  40ec04:	add	x1, sp, #0x10
  40ec08:	ldr	w0, [x0]
  40ec0c:	bl	402180 <send@plt>
  40ec10:	ldp	x29, x30, [sp], #48
  40ec14:	ret
  40ec18:	stp	x29, x30, [sp, #-16]!
  40ec1c:	mov	x29, sp
  40ec20:	mov	w3, #0x0                   	// #0
  40ec24:	sxtw	x2, w2
  40ec28:	ldr	w0, [x0]
  40ec2c:	bl	402180 <send@plt>
  40ec30:	ldp	x29, x30, [sp], #16
  40ec34:	ret
  40ec38:	sub	sp, sp, #0x420
  40ec3c:	stp	x29, x30, [sp]
  40ec40:	mov	x29, sp
  40ec44:	str	x19, [sp, #16]
  40ec48:	mov	x19, x0
  40ec4c:	mov	w3, #0x0                   	// #0
  40ec50:	sxtw	x2, w2
  40ec54:	ldr	w0, [x0]
  40ec58:	bl	402180 <send@plt>
  40ec5c:	tbnz	w0, #31, 40ece4 <ferror@plt+0xc944>
  40ec60:	mov	w3, #0x42                  	// #66
  40ec64:	mov	x2, #0x400                 	// #1024
  40ec68:	add	x1, sp, #0x20
  40ec6c:	ldr	w0, [x19]
  40ec70:	bl	402080 <recv@plt>
  40ec74:	mov	w1, w0
  40ec78:	tbnz	w0, #31, 40ecd4 <ferror@plt+0xc934>
  40ec7c:	add	x19, sp, #0x20
  40ec80:	cmp	w0, #0xf
  40ec84:	b.le	40eccc <ferror@plt+0xc92c>
  40ec88:	ldr	w0, [x19]
  40ec8c:	cmp	w0, #0xf
  40ec90:	b.ls	40ed44 <ferror@plt+0xc9a4>  // b.plast
  40ec94:	mov	w2, w1
  40ec98:	cmp	w0, w1
  40ec9c:	b.hi	40ed3c <ferror@plt+0xc99c>  // b.pmore
  40eca0:	ldrh	w1, [x19, #4]
  40eca4:	cmp	w1, #0x2
  40eca8:	b.eq	40ecf4 <ferror@plt+0xc954>  // b.none
  40ecac:	add	w0, w0, #0x3
  40ecb0:	and	w0, w0, #0xfffffffc
  40ecb4:	sub	w1, w2, w0
  40ecb8:	add	x19, x19, w0, uxtw
  40ecbc:	cmp	w1, #0xf
  40ecc0:	b.gt	40ec88 <ferror@plt+0xc8e8>
  40ecc4:	mov	w0, #0x0                   	// #0
  40ecc8:	b	40ece4 <ferror@plt+0xc944>
  40eccc:	mov	w0, #0x0                   	// #0
  40ecd0:	b	40ece4 <ferror@plt+0xc944>
  40ecd4:	bl	402310 <__errno_location@plt>
  40ecd8:	ldr	w0, [x0]
  40ecdc:	cmp	w0, #0xb
  40ece0:	csetm	w0, ne  // ne = any
  40ece4:	ldr	x19, [sp, #16]
  40ece8:	ldp	x29, x30, [sp]
  40ecec:	add	sp, sp, #0x420
  40ecf0:	ret
  40ecf4:	cmp	w0, #0x23
  40ecf8:	b.ls	40ed14 <ferror@plt+0xc974>  // b.plast
  40ecfc:	bl	402310 <__errno_location@plt>
  40ed00:	ldr	w1, [x19, #16]
  40ed04:	neg	w1, w1
  40ed08:	str	w1, [x0]
  40ed0c:	mov	w0, #0xffffffff            	// #-1
  40ed10:	b	40ece4 <ferror@plt+0xc944>
  40ed14:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40ed18:	ldr	x0, [x0, #3992]
  40ed1c:	ldr	x3, [x0]
  40ed20:	mov	x2, #0x10                  	// #16
  40ed24:	mov	x1, #0x1                   	// #1
  40ed28:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40ed2c:	add	x0, x0, #0x2a0
  40ed30:	bl	4021c0 <fwrite@plt>
  40ed34:	mov	w0, #0xffffffff            	// #-1
  40ed38:	b	40ece4 <ferror@plt+0xc944>
  40ed3c:	mov	w0, #0x0                   	// #0
  40ed40:	b	40ece4 <ferror@plt+0xc944>
  40ed44:	mov	w0, #0x0                   	// #0
  40ed48:	b	40ece4 <ferror@plt+0xc944>
  40ed4c:	stp	x29, x30, [sp, #-144]!
  40ed50:	mov	x29, sp
  40ed54:	str	wzr, [sp, #140]
  40ed58:	add	w4, w3, #0x10
  40ed5c:	str	w4, [sp, #128]
  40ed60:	strh	w1, [sp, #132]
  40ed64:	mov	w1, #0x301                 	// #769
  40ed68:	strh	w1, [sp, #134]
  40ed6c:	ldr	w1, [x0, #28]
  40ed70:	add	w1, w1, #0x1
  40ed74:	str	w1, [x0, #28]
  40ed78:	str	w1, [x0, #32]
  40ed7c:	str	w1, [sp, #136]
  40ed80:	str	xzr, [sp, #112]
  40ed84:	str	wzr, [sp, #120]
  40ed88:	mov	w1, #0x10                  	// #16
  40ed8c:	strh	w1, [sp, #112]
  40ed90:	add	x1, sp, #0x80
  40ed94:	str	x1, [sp, #80]
  40ed98:	mov	x1, #0x10                  	// #16
  40ed9c:	str	x1, [sp, #88]
  40eda0:	str	x2, [sp, #96]
  40eda4:	sxtw	x3, w3
  40eda8:	str	x3, [sp, #104]
  40edac:	stp	xzr, xzr, [sp, #32]
  40edb0:	stp	xzr, xzr, [sp, #48]
  40edb4:	stp	xzr, xzr, [sp, #64]
  40edb8:	add	x1, sp, #0x70
  40edbc:	str	x1, [sp, #24]
  40edc0:	mov	w1, #0xc                   	// #12
  40edc4:	str	w1, [sp, #32]
  40edc8:	add	x1, sp, #0x50
  40edcc:	str	x1, [sp, #40]
  40edd0:	mov	x1, #0x2                   	// #2
  40edd4:	str	x1, [sp, #48]
  40edd8:	mov	w2, #0x0                   	// #0
  40eddc:	add	x1, sp, #0x18
  40ede0:	ldr	w0, [x0]
  40ede4:	bl	401fe0 <sendmsg@plt>
  40ede8:	ldp	x29, x30, [sp], #144
  40edec:	ret
  40edf0:	stp	x29, x30, [sp, #-112]!
  40edf4:	mov	x29, sp
  40edf8:	str	xzr, [sp, #96]
  40edfc:	str	wzr, [sp, #104]
  40ee00:	mov	w2, #0x10                  	// #16
  40ee04:	strh	w2, [sp, #96]
  40ee08:	str	x1, [sp, #80]
  40ee0c:	ldr	w2, [x1]
  40ee10:	str	x2, [sp, #88]
  40ee14:	stp	xzr, xzr, [sp, #32]
  40ee18:	stp	xzr, xzr, [sp, #48]
  40ee1c:	stp	xzr, xzr, [sp, #64]
  40ee20:	add	x2, sp, #0x60
  40ee24:	str	x2, [sp, #24]
  40ee28:	mov	w2, #0xc                   	// #12
  40ee2c:	str	w2, [sp, #32]
  40ee30:	add	x2, sp, #0x50
  40ee34:	str	x2, [sp, #40]
  40ee38:	mov	x2, #0x1                   	// #1
  40ee3c:	str	x2, [sp, #48]
  40ee40:	mov	w2, #0x301                 	// #769
  40ee44:	strh	w2, [x1, #6]
  40ee48:	str	wzr, [x1, #12]
  40ee4c:	ldr	w2, [x0, #28]
  40ee50:	add	w2, w2, #0x1
  40ee54:	str	w2, [x0, #28]
  40ee58:	str	w2, [x0, #32]
  40ee5c:	str	w2, [x1, #8]
  40ee60:	mov	w2, #0x0                   	// #0
  40ee64:	add	x1, sp, #0x18
  40ee68:	ldr	w0, [x0]
  40ee6c:	bl	401fe0 <sendmsg@plt>
  40ee70:	ldp	x29, x30, [sp], #112
  40ee74:	ret
  40ee78:	stp	x29, x30, [sp, #-272]!
  40ee7c:	mov	x29, sp
  40ee80:	stp	x19, x20, [sp, #16]
  40ee84:	stp	x21, x22, [sp, #32]
  40ee88:	stp	x23, x24, [sp, #48]
  40ee8c:	stp	x25, x26, [sp, #64]
  40ee90:	stp	x27, x28, [sp, #80]
  40ee94:	mov	x20, x0
  40ee98:	mov	x22, x1
  40ee9c:	str	x1, [sp, #224]
  40eea0:	str	x2, [sp, #232]
  40eea4:	strh	w3, [sp, #240]
  40eea8:	str	xzr, [sp, #248]
  40eeac:	str	xzr, [sp, #256]
  40eeb0:	strh	wzr, [sp, #264]
  40eeb4:	stp	xzr, xzr, [sp, #176]
  40eeb8:	stp	xzr, xzr, [sp, #192]
  40eebc:	stp	xzr, xzr, [sp, #208]
  40eec0:	add	x0, sp, #0x88
  40eec4:	str	x0, [sp, #168]
  40eec8:	mov	w0, #0xc                   	// #12
  40eecc:	str	w0, [sp, #176]
  40eed0:	add	x0, sp, #0x98
  40eed4:	str	x0, [sp, #184]
  40eed8:	mov	x0, #0x1                   	// #1
  40eedc:	str	x0, [sp, #192]
  40eee0:	mov	w26, #0x0                   	// #0
  40eee4:	add	x28, sp, #0x80
  40eee8:	add	x0, sp, #0xa8
  40eeec:	str	x0, [sp, #112]
  40eef0:	mov	w27, #0x1                   	// #1
  40eef4:	str	w27, [sp, #124]
  40eef8:	mov	x2, x28
  40eefc:	ldr	x1, [sp, #112]
  40ef00:	ldr	w0, [x20]
  40ef04:	bl	40dd50 <ferror@plt+0xb9b0>
  40ef08:	mov	w21, w0
  40ef0c:	tbnz	w0, #31, 40f1cc <ferror@plt+0xce2c>
  40ef10:	ldr	x3, [x20, #40]
  40ef14:	cbz	x3, 40ef2c <ferror@plt+0xcb8c>
  40ef18:	add	w2, w0, #0x3
  40ef1c:	and	x2, x2, #0xfffffffc
  40ef20:	mov	x1, #0x1                   	// #1
  40ef24:	ldr	x0, [sp, #128]
  40ef28:	bl	4021c0 <fwrite@plt>
  40ef2c:	cbz	x22, 40f1d4 <ferror@plt+0xce34>
  40ef30:	add	x23, sp, #0xf8
  40ef34:	mov	x25, x22
  40ef38:	str	wzr, [sp, #108]
  40ef3c:	str	w21, [sp, #104]
  40ef40:	b	40f16c <ferror@plt+0xcdcc>
  40ef44:	ldr	w25, [x19, #16]
  40ef48:	cmp	w1, #0x13
  40ef4c:	b.ls	40ef74 <ferror@plt+0xcbd4>  // b.plast
  40ef50:	tbnz	w25, #31, 40ef98 <ferror@plt+0xcbf8>
  40ef54:	mov	x1, #0x0                   	// #0
  40ef58:	mov	x0, x19
  40ef5c:	bl	40de2c <ferror@plt+0xba8c>
  40ef60:	ldr	x25, [x23]
  40ef64:	cbz	x25, 40f208 <ferror@plt+0xce68>
  40ef68:	ldr	w0, [sp, #124]
  40ef6c:	str	w0, [sp, #108]
  40ef70:	b	40f168 <ferror@plt+0xcdc8>
  40ef74:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40ef78:	ldr	x0, [x0, #3992]
  40ef7c:	ldr	x3, [x0]
  40ef80:	mov	x2, #0xf                   	// #15
  40ef84:	mov	x1, #0x1                   	// #1
  40ef88:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40ef8c:	add	x0, x0, #0x3d0
  40ef90:	bl	4021c0 <fwrite@plt>
  40ef94:	b	40effc <ferror@plt+0xcc5c>
  40ef98:	mov	w1, w25
  40ef9c:	mov	x0, x19
  40efa0:	bl	40e250 <ferror@plt+0xbeb0>
  40efa4:	cbnz	w0, 40effc <ferror@plt+0xcc5c>
  40efa8:	bl	402310 <__errno_location@plt>
  40efac:	neg	w1, w25
  40efb0:	str	w1, [x0]
  40efb4:	cmn	w25, #0x5a
  40efb8:	b.eq	40efdc <ferror@plt+0xcc3c>  // b.none
  40efbc:	cmn	w25, #0x5f
  40efc0:	b.eq	40effc <ferror@plt+0xcc5c>  // b.none
  40efc4:	cmn	w25, #0x2
  40efc8:	b.eq	40effc <ferror@plt+0xcc5c>  // b.none
  40efcc:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40efd0:	add	x0, x0, #0x408
  40efd4:	bl	401e20 <perror@plt>
  40efd8:	b	40effc <ferror@plt+0xcc5c>
  40efdc:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40efe0:	ldr	x0, [x0, #3992]
  40efe4:	ldr	x3, [x0]
  40efe8:	mov	x2, #0x24                  	// #36
  40efec:	mov	x1, #0x1                   	// #1
  40eff0:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40eff4:	add	x0, x0, #0x3e0
  40eff8:	bl	4021c0 <fwrite@plt>
  40effc:	ldr	x0, [sp, #128]
  40f000:	bl	402150 <free@plt>
  40f004:	mov	w24, #0xffffffff            	// #-1
  40f008:	b	40f044 <ferror@plt+0xcca4>
  40f00c:	cmp	w1, #0x23
  40f010:	b.ls	40f064 <ferror@plt+0xccc4>  // b.plast
  40f014:	ldr	w19, [x19, #16]
  40f018:	bl	402310 <__errno_location@plt>
  40f01c:	neg	w1, w19
  40f020:	str	w1, [x0]
  40f024:	ldr	w0, [x20, #36]
  40f028:	cmp	w0, #0x4
  40f02c:	b.eq	40f088 <ferror@plt+0xcce8>  // b.none
  40f030:	ldr	w0, [x20, #48]
  40f034:	tbz	w0, #1, 40f098 <ferror@plt+0xccf8>
  40f038:	ldr	x0, [sp, #128]
  40f03c:	bl	402150 <free@plt>
  40f040:	mov	w24, #0xffffffff            	// #-1
  40f044:	mov	w0, w24
  40f048:	ldp	x19, x20, [sp, #16]
  40f04c:	ldp	x21, x22, [sp, #32]
  40f050:	ldp	x23, x24, [sp, #48]
  40f054:	ldp	x25, x26, [sp, #64]
  40f058:	ldp	x27, x28, [sp, #80]
  40f05c:	ldp	x29, x30, [sp], #272
  40f060:	ret
  40f064:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40f068:	ldr	x0, [x0, #3992]
  40f06c:	ldr	x3, [x0]
  40f070:	mov	x2, #0x10                  	// #16
  40f074:	mov	x1, #0x1                   	// #1
  40f078:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40f07c:	add	x0, x0, #0x2a0
  40f080:	bl	4021c0 <fwrite@plt>
  40f084:	b	40f038 <ferror@plt+0xcc98>
  40f088:	cmn	w19, #0x5f
  40f08c:	ccmn	w19, #0x2, #0x4, ne  // ne = any
  40f090:	b.ne	40f030 <ferror@plt+0xcc90>  // b.any
  40f094:	b	40f038 <ferror@plt+0xcc98>
  40f098:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40f09c:	add	x0, x0, #0x408
  40f0a0:	bl	401e20 <perror@plt>
  40f0a4:	b	40f038 <ferror@plt+0xcc98>
  40f0a8:	ldr	w0, [x19]
  40f0ac:	add	w0, w0, #0x3
  40f0b0:	and	w0, w0, #0xfffffffc
  40f0b4:	ldr	w1, [sp, #120]
  40f0b8:	sub	w24, w1, w0
  40f0bc:	add	x19, x19, w0, uxtw
  40f0c0:	cmp	w24, #0xf
  40f0c4:	b.le	40f160 <ferror@plt+0xcdc0>
  40f0c8:	ldr	w1, [x19]
  40f0cc:	cmp	w1, #0xf
  40f0d0:	b.ls	40f160 <ferror@plt+0xcdc0>  // b.plast
  40f0d4:	str	w24, [sp, #120]
  40f0d8:	cmp	w24, w1
  40f0dc:	b.cc	40f160 <ferror@plt+0xcdc0>  // b.lo, b.ul, b.last
  40f0e0:	ldurh	w0, [x23, #-8]
  40f0e4:	ldrh	w2, [x19, #6]
  40f0e8:	bic	w0, w2, w0
  40f0ec:	and	w0, w0, #0xffff
  40f0f0:	strh	w0, [x19, #6]
  40f0f4:	ldr	w2, [sp, #140]
  40f0f8:	cbnz	w2, 40f0a8 <ferror@plt+0xcd08>
  40f0fc:	ldr	w3, [x19, #12]
  40f100:	ldr	w2, [x20, #8]
  40f104:	cmp	w3, w2
  40f108:	b.ne	40f0a8 <ferror@plt+0xcd08>  // b.any
  40f10c:	ldr	w3, [x19, #8]
  40f110:	ldr	w2, [x20, #32]
  40f114:	cmp	w3, w2
  40f118:	b.ne	40f0a8 <ferror@plt+0xcd08>  // b.any
  40f11c:	tst	x0, #0x10
  40f120:	csel	w26, w26, w27, eq  // eq = none
  40f124:	ldrh	w0, [x19, #4]
  40f128:	cmp	w0, #0x3
  40f12c:	b.eq	40ef44 <ferror@plt+0xcba4>  // b.none
  40f130:	cmp	w0, #0x2
  40f134:	b.eq	40f00c <ferror@plt+0xcc6c>  // b.none
  40f138:	ldr	x0, [x20, #40]
  40f13c:	cbnz	x0, 40f0a8 <ferror@plt+0xcd08>
  40f140:	ldur	x1, [x23, #-16]
  40f144:	mov	x0, x19
  40f148:	blr	x25
  40f14c:	mov	w24, w0
  40f150:	tbz	w0, #31, 40f0a8 <ferror@plt+0xcd08>
  40f154:	ldr	x0, [sp, #128]
  40f158:	bl	402150 <free@plt>
  40f15c:	b	40f044 <ferror@plt+0xcca4>
  40f160:	ldr	x25, [x23]
  40f164:	cbz	x25, 40f184 <ferror@plt+0xcde4>
  40f168:	add	x23, x23, #0x18
  40f16c:	ldr	x19, [sp, #128]
  40f170:	ldr	w24, [sp, #104]
  40f174:	cmp	w21, #0xf
  40f178:	b.gt	40f0c8 <ferror@plt+0xcd28>
  40f17c:	ldr	w24, [sp, #104]
  40f180:	b	40f160 <ferror@plt+0xcdc0>
  40f184:	ldr	x0, [sp, #128]
  40f188:	bl	402150 <free@plt>
  40f18c:	ldr	w0, [sp, #108]
  40f190:	cbnz	w0, 40f1c4 <ferror@plt+0xce24>
  40f194:	ldr	w0, [sp, #216]
  40f198:	tbnz	w0, #5, 40f1e4 <ferror@plt+0xce44>
  40f19c:	cbz	w24, 40eef8 <ferror@plt+0xcb58>
  40f1a0:	mov	w2, w24
  40f1a4:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40f1a8:	add	x1, x1, #0x300
  40f1ac:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40f1b0:	ldr	x0, [x0, #3992]
  40f1b4:	ldr	x0, [x0]
  40f1b8:	bl	402370 <fprintf@plt>
  40f1bc:	mov	w0, #0x1                   	// #1
  40f1c0:	bl	401e00 <exit@plt>
  40f1c4:	mov	w24, w26
  40f1c8:	b	40f214 <ferror@plt+0xce74>
  40f1cc:	mov	w24, w0
  40f1d0:	b	40f044 <ferror@plt+0xcca4>
  40f1d4:	ldr	x0, [sp, #128]
  40f1d8:	bl	402150 <free@plt>
  40f1dc:	ldr	w0, [sp, #216]
  40f1e0:	tbz	w0, #5, 40eef8 <ferror@plt+0xcb58>
  40f1e4:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40f1e8:	ldr	x0, [x0, #3992]
  40f1ec:	ldr	x3, [x0]
  40f1f0:	mov	x2, #0x12                  	// #18
  40f1f4:	mov	x1, #0x1                   	// #1
  40f1f8:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40f1fc:	add	x0, x0, #0x2e8
  40f200:	bl	4021c0 <fwrite@plt>
  40f204:	b	40eef8 <ferror@plt+0xcb58>
  40f208:	ldr	x0, [sp, #128]
  40f20c:	bl	402150 <free@plt>
  40f210:	mov	w24, w26
  40f214:	cbz	w24, 40f044 <ferror@plt+0xcca4>
  40f218:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40f21c:	ldr	x0, [x0, #3992]
  40f220:	ldr	x3, [x0]
  40f224:	mov	x2, #0x2e                  	// #46
  40f228:	mov	x1, #0x1                   	// #1
  40f22c:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40f230:	add	x0, x0, #0x420
  40f234:	bl	4021c0 <fwrite@plt>
  40f238:	mov	w24, #0x0                   	// #0
  40f23c:	b	40f044 <ferror@plt+0xcca4>
  40f240:	stp	x29, x30, [sp, #-32]!
  40f244:	mov	x29, sp
  40f248:	str	x1, [sp, #16]
  40f24c:	ldr	w1, [x1]
  40f250:	str	x1, [sp, #24]
  40f254:	mov	x5, #0x0                   	// #0
  40f258:	mov	w4, #0x1                   	// #1
  40f25c:	mov	x3, x2
  40f260:	mov	x2, #0x1                   	// #1
  40f264:	add	x1, sp, #0x10
  40f268:	bl	40de34 <ferror@plt+0xba94>
  40f26c:	ldp	x29, x30, [sp], #32
  40f270:	ret
  40f274:	stp	x29, x30, [sp, #-16]!
  40f278:	mov	x29, sp
  40f27c:	mov	x5, #0x0                   	// #0
  40f280:	mov	w4, #0x1                   	// #1
  40f284:	bl	40de34 <ferror@plt+0xba94>
  40f288:	ldp	x29, x30, [sp], #16
  40f28c:	ret
  40f290:	stp	x29, x30, [sp, #-32]!
  40f294:	mov	x29, sp
  40f298:	str	x1, [sp, #16]
  40f29c:	ldr	w1, [x1]
  40f2a0:	str	x1, [sp, #24]
  40f2a4:	mov	x5, #0x0                   	// #0
  40f2a8:	mov	w4, #0x0                   	// #0
  40f2ac:	mov	x3, x2
  40f2b0:	mov	x2, #0x1                   	// #1
  40f2b4:	add	x1, sp, #0x10
  40f2b8:	bl	40de34 <ferror@plt+0xba94>
  40f2bc:	ldp	x29, x30, [sp], #32
  40f2c0:	ret
  40f2c4:	stp	x29, x30, [sp, #-48]!
  40f2c8:	mov	x29, sp
  40f2cc:	str	x19, [sp, #16]
  40f2d0:	mov	x19, x0
  40f2d4:	mov	w0, #0x1                   	// #1
  40f2d8:	str	w0, [sp, #44]
  40f2dc:	mov	w4, #0x4                   	// #4
  40f2e0:	add	x3, sp, #0x2c
  40f2e4:	mov	w2, #0x8                   	// #8
  40f2e8:	mov	w1, #0x10e                 	// #270
  40f2ec:	ldr	w0, [x19]
  40f2f0:	bl	401f70 <setsockopt@plt>
  40f2f4:	tbnz	w0, #31, 40f314 <ferror@plt+0xcf74>
  40f2f8:	ldr	w0, [x19, #48]
  40f2fc:	orr	w0, w0, #0x1
  40f300:	str	w0, [x19, #48]
  40f304:	mov	w0, #0x0                   	// #0
  40f308:	ldr	x19, [sp, #16]
  40f30c:	ldp	x29, x30, [sp], #48
  40f310:	ret
  40f314:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40f318:	add	x0, x0, #0x450
  40f31c:	bl	401e20 <perror@plt>
  40f320:	mov	w0, #0xffffffff            	// #-1
  40f324:	b	40f308 <ferror@plt+0xcf68>
  40f328:	mov	x12, #0x60d0                	// #24784
  40f32c:	sub	sp, sp, x12
  40f330:	stp	x29, x30, [sp]
  40f334:	mov	x29, sp
  40f338:	stp	x19, x20, [sp, #16]
  40f33c:	stp	x21, x22, [sp, #32]
  40f340:	stp	x23, x24, [sp, #48]
  40f344:	stp	x25, x26, [sp, #64]
  40f348:	stp	x27, x28, [sp, #80]
  40f34c:	mov	x25, x0
  40f350:	mov	x22, x1
  40f354:	mov	x23, x2
  40f358:	str	xzr, [sp, #24768]
  40f35c:	add	x0, sp, #0x4, lsl #12
  40f360:	add	x0, x0, #0x10
  40f364:	str	wzr, [x0, #8376]
  40f368:	mov	w0, #0x10                  	// #16
  40f36c:	add	x1, sp, #0x6, lsl #12
  40f370:	add	x1, x1, #0x10
  40f374:	strh	w0, [x1, #176]
  40f378:	stp	xzr, xzr, [x1, #112]
  40f37c:	stp	xzr, xzr, [x1, #128]
  40f380:	stp	xzr, xzr, [x1, #144]
  40f384:	add	x0, sp, #0x6, lsl #12
  40f388:	add	x0, x0, #0xc0
  40f38c:	str	x0, [sp, #24696]
  40f390:	mov	w0, #0xc                   	// #12
  40f394:	add	x1, sp, #0x4, lsl #12
  40f398:	add	x1, x1, #0x10
  40f39c:	str	w0, [x1, #8304]
  40f3a0:	add	x0, sp, #0x6, lsl #12
  40f3a4:	add	x0, x0, #0xb0
  40f3a8:	str	x0, [sp, #24712]
  40f3ac:	mov	x0, #0x1                   	// #1
  40f3b0:	str	x0, [sp, #24720]
  40f3b4:	ldr	w0, [x25, #48]
  40f3b8:	tbz	w0, #0, 40f3cc <ferror@plt+0xd02c>
  40f3bc:	add	x0, sp, #0x78
  40f3c0:	str	x0, [sp, #24728]
  40f3c4:	mov	x0, #0x2000                	// #8192
  40f3c8:	str	x0, [sp, #24736]
  40f3cc:	add	x0, sp, #0x2, lsl #12
  40f3d0:	add	x0, x0, #0x78
  40f3d4:	str	x0, [sp, #24752]
  40f3d8:	add	x26, sp, #0x6, lsl #12
  40f3dc:	add	x26, x26, #0x78
  40f3e0:	mov	x28, #0x10e                 	// #270
  40f3e4:	movk	x28, #0x8, lsl #32
  40f3e8:	adrp	x27, 426000 <ferror@plt+0x23c60>
  40f3ec:	ldr	x0, [x27, #3992]
  40f3f0:	str	x0, [sp, #104]
  40f3f4:	mov	x0, #0x4000                	// #16384
  40f3f8:	str	x0, [sp, #24760]
  40f3fc:	mov	w2, #0x0                   	// #0
  40f400:	mov	x1, x26
  40f404:	ldr	w0, [x25]
  40f408:	bl	401dd0 <recvmsg@plt>
  40f40c:	mov	w1, w0
  40f410:	tbz	w0, #31, 40f464 <ferror@plt+0xd0c4>
  40f414:	bl	402310 <__errno_location@plt>
  40f418:	mov	x19, x0
  40f41c:	ldr	w0, [x0]
  40f420:	cmp	w0, #0x4
  40f424:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  40f428:	b.eq	40f3f4 <ferror@plt+0xd054>  // b.none
  40f42c:	ldr	x1, [x27, #3992]
  40f430:	ldr	x20, [x1]
  40f434:	bl	402050 <strerror@plt>
  40f438:	ldr	w3, [x19]
  40f43c:	mov	x2, x0
  40f440:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40f444:	add	x1, x1, #0x1d0
  40f448:	mov	x0, x20
  40f44c:	bl	402370 <fprintf@plt>
  40f450:	ldr	w0, [x19]
  40f454:	cmp	w0, #0x69
  40f458:	b.eq	40f3f4 <ferror@plt+0xd054>  // b.none
  40f45c:	mov	w0, #0xffffffff            	// #-1
  40f460:	b	40f528 <ferror@plt+0xd188>
  40f464:	cbz	w0, 40f54c <ferror@plt+0xd1ac>
  40f468:	add	x2, sp, #0x4, lsl #12
  40f46c:	add	x2, x2, #0x10
  40f470:	ldr	w2, [x2, #8304]
  40f474:	cmp	w2, #0xc
  40f478:	b.ne	40f574 <ferror@plt+0xd1d4>  // b.any
  40f47c:	ldr	w2, [x25, #48]
  40f480:	tbnz	w2, #0, 40f594 <ferror@plt+0xd1f4>
  40f484:	mov	w20, w0
  40f488:	cmp	w0, #0xf
  40f48c:	b.ls	40f670 <ferror@plt+0xd2d0>  // b.plast
  40f490:	ldr	w19, [sp, #8312]
  40f494:	mov	w2, w19
  40f498:	cmp	w19, #0x10
  40f49c:	ccmp	w0, w19, #0x1, pl  // pl = nfrst
  40f4a0:	b.lt	40f4f4 <ferror@plt+0xd154>  // b.tstop
  40f4a4:	add	x21, sp, #0x2, lsl #12
  40f4a8:	add	x21, x21, #0x78
  40f4ac:	add	x24, sp, #0x70
  40f4b0:	mov	x2, x23
  40f4b4:	mov	x1, x21
  40f4b8:	mov	x0, x24
  40f4bc:	blr	x22
  40f4c0:	tbnz	w0, #31, 40f528 <ferror@plt+0xd188>
  40f4c4:	add	w19, w19, #0x3
  40f4c8:	and	w19, w19, #0xfffffffc
  40f4cc:	sub	w20, w20, w19
  40f4d0:	mov	w1, w20
  40f4d4:	add	x21, x21, w19, uxtw
  40f4d8:	cmp	w20, #0xf
  40f4dc:	b.ls	40f638 <ferror@plt+0xd298>  // b.plast
  40f4e0:	ldr	w19, [x21]
  40f4e4:	mov	w2, w19
  40f4e8:	cmp	w19, #0x10
  40f4ec:	ccmp	w19, w20, #0x0, pl  // pl = nfrst
  40f4f0:	b.le	40f4b0 <ferror@plt+0xd110>
  40f4f4:	add	x0, sp, #0x4, lsl #12
  40f4f8:	add	x0, x0, #0x10
  40f4fc:	ldr	w0, [x0, #8344]
  40f500:	tbz	w0, #5, 40f618 <ferror@plt+0xd278>
  40f504:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40f508:	ldr	x0, [x0, #3992]
  40f50c:	ldr	x3, [x0]
  40f510:	mov	x2, #0x12                  	// #18
  40f514:	mov	x1, #0x1                   	// #1
  40f518:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40f51c:	add	x0, x0, #0x268
  40f520:	bl	4021c0 <fwrite@plt>
  40f524:	mov	w0, #0xffffffff            	// #-1
  40f528:	ldp	x19, x20, [sp, #16]
  40f52c:	ldp	x21, x22, [sp, #32]
  40f530:	ldp	x23, x24, [sp, #48]
  40f534:	ldp	x25, x26, [sp, #64]
  40f538:	ldp	x27, x28, [sp, #80]
  40f53c:	ldp	x29, x30, [sp]
  40f540:	mov	x12, #0x60d0                	// #24784
  40f544:	add	sp, sp, x12
  40f548:	ret
  40f54c:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40f550:	ldr	x0, [x0, #3992]
  40f554:	ldr	x3, [x0]
  40f558:	mov	x2, #0xf                   	// #15
  40f55c:	mov	x1, #0x1                   	// #1
  40f560:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40f564:	add	x0, x0, #0x1f0
  40f568:	bl	4021c0 <fwrite@plt>
  40f56c:	mov	w0, #0xffffffff            	// #-1
  40f570:	b	40f528 <ferror@plt+0xd188>
  40f574:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40f578:	add	x1, x1, #0x468
  40f57c:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40f580:	ldr	x0, [x0, #3992]
  40f584:	ldr	x0, [x0]
  40f588:	bl	402370 <fprintf@plt>
  40f58c:	mov	w0, #0x1                   	// #1
  40f590:	bl	401e00 <exit@plt>
  40f594:	mov	w2, #0xffffffff            	// #-1
  40f598:	str	w2, [sp, #112]
  40f59c:	ldr	x4, [sp, #24736]
  40f5a0:	cmp	x4, #0xf
  40f5a4:	b.ls	40f484 <ferror@plt+0xd0e4>  // b.plast
  40f5a8:	ldr	x2, [sp, #24728]
  40f5ac:	add	x4, x2, x4
  40f5b0:	cbz	x2, 40f484 <ferror@plt+0xd0e4>
  40f5b4:	ldr	x3, [x2, #8]
  40f5b8:	cmp	x3, x28
  40f5bc:	b.eq	40f600 <ferror@plt+0xd260>  // b.none
  40f5c0:	ldr	x3, [x2]
  40f5c4:	cmp	x3, #0xf
  40f5c8:	b.ls	40f484 <ferror@plt+0xd0e4>  // b.plast
  40f5cc:	add	x3, x3, #0x7
  40f5d0:	and	x3, x3, #0xfffffffffffffff8
  40f5d4:	add	x2, x2, x3
  40f5d8:	add	x3, x2, #0x10
  40f5dc:	cmp	x4, x3
  40f5e0:	b.cc	40f484 <ferror@plt+0xd0e4>  // b.lo, b.ul, b.last
  40f5e4:	ldr	x3, [x2]
  40f5e8:	add	x3, x3, #0x7
  40f5ec:	and	x3, x3, #0xfffffffffffffff8
  40f5f0:	add	x3, x2, x3
  40f5f4:	cmp	x4, x3
  40f5f8:	b.cs	40f5b0 <ferror@plt+0xd210>  // b.hs, b.nlast
  40f5fc:	b	40f484 <ferror@plt+0xd0e4>
  40f600:	ldr	x3, [x2]
  40f604:	cmp	x3, #0x14
  40f608:	b.ne	40f5c0 <ferror@plt+0xd220>  // b.any
  40f60c:	ldr	w3, [x2, #16]
  40f610:	str	w3, [sp, #112]
  40f614:	b	40f5c0 <ferror@plt+0xd220>
  40f618:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40f61c:	add	x1, x1, #0x280
  40f620:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40f624:	ldr	x0, [x0, #3992]
  40f628:	ldr	x0, [x0]
  40f62c:	bl	402370 <fprintf@plt>
  40f630:	mov	w0, #0x1                   	// #1
  40f634:	bl	401e00 <exit@plt>
  40f638:	add	x0, sp, #0x4, lsl #12
  40f63c:	add	x0, x0, #0x10
  40f640:	ldr	w0, [x0, #8344]
  40f644:	tbnz	w0, #5, 40f680 <ferror@plt+0xd2e0>
  40f648:	cbz	w20, 40f3f4 <ferror@plt+0xd054>
  40f64c:	mov	w2, w1
  40f650:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40f654:	add	x1, x1, #0x300
  40f658:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40f65c:	ldr	x0, [x0, #3992]
  40f660:	ldr	x0, [x0]
  40f664:	bl	402370 <fprintf@plt>
  40f668:	mov	w0, #0x1                   	// #1
  40f66c:	bl	401e00 <exit@plt>
  40f670:	add	x0, sp, #0x4, lsl #12
  40f674:	add	x0, x0, #0x10
  40f678:	ldr	w0, [x0, #8344]
  40f67c:	tbz	w0, #5, 40f64c <ferror@plt+0xd2ac>
  40f680:	ldr	x0, [sp, #104]
  40f684:	ldr	x3, [x0]
  40f688:	mov	x2, #0x12                  	// #18
  40f68c:	mov	x1, #0x1                   	// #1
  40f690:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40f694:	add	x0, x0, #0x2e8
  40f698:	bl	4021c0 <fwrite@plt>
  40f69c:	b	40f3f4 <ferror@plt+0xd054>
  40f6a0:	mov	x12, #0x4060                	// #16480
  40f6a4:	sub	sp, sp, x12
  40f6a8:	stp	x29, x30, [sp]
  40f6ac:	mov	x29, sp
  40f6b0:	stp	x19, x20, [sp, #16]
  40f6b4:	stp	x21, x22, [sp, #32]
  40f6b8:	stp	x23, x24, [sp, #48]
  40f6bc:	stp	x25, x26, [sp, #64]
  40f6c0:	str	x27, [sp, #80]
  40f6c4:	mov	x20, x0
  40f6c8:	mov	x24, x1
  40f6cc:	mov	x23, x2
  40f6d0:	add	x21, sp, #0x60
  40f6d4:	mov	x25, #0x10                  	// #16
  40f6d8:	mov	x22, #0x1                   	// #1
  40f6dc:	mov	w26, #0x3ff0                	// #16368
  40f6e0:	add	x27, x21, x25
  40f6e4:	b	40f738 <ferror@plt+0xd398>
  40f6e8:	cmp	x0, #0x10
  40f6ec:	b.ne	40f75c <ferror@plt+0xd3bc>  // b.any
  40f6f0:	ldr	w19, [sp, #96]
  40f6f4:	sub	w0, w19, #0x10
  40f6f8:	cmp	w0, w26
  40f6fc:	b.hi	40f7b4 <ferror@plt+0xd414>  // b.pmore
  40f700:	sub	w19, w19, #0xd
  40f704:	and	x19, x19, #0xfffffffc
  40f708:	mov	x3, x20
  40f70c:	mov	x2, x19
  40f710:	mov	x1, x22
  40f714:	mov	x0, x27
  40f718:	bl	402120 <fread@plt>
  40f71c:	cmp	x19, x0
  40f720:	b.ne	40f808 <ferror@plt+0xd468>  // b.any
  40f724:	mov	x2, x23
  40f728:	mov	x1, x21
  40f72c:	mov	x0, #0x0                   	// #0
  40f730:	blr	x24
  40f734:	tbnz	w0, #31, 40f7e4 <ferror@plt+0xd444>
  40f738:	mov	x3, x20
  40f73c:	mov	x2, x25
  40f740:	mov	x1, x22
  40f744:	mov	x0, x21
  40f748:	bl	402120 <fread@plt>
  40f74c:	cbnz	x0, 40f6e8 <ferror@plt+0xd348>
  40f750:	mov	x0, x20
  40f754:	bl	4020b0 <feof@plt>
  40f758:	cbnz	w0, 40f860 <ferror@plt+0xd4c0>
  40f75c:	mov	x0, x20
  40f760:	bl	4023a0 <ferror@plt>
  40f764:	cbnz	w0, 40f7a4 <ferror@plt+0xd404>
  40f768:	mov	x0, x20
  40f76c:	bl	4020b0 <feof@plt>
  40f770:	mov	w1, w0
  40f774:	mov	w0, #0xffffffff            	// #-1
  40f778:	cbz	w1, 40f7e4 <ferror@plt+0xd444>
  40f77c:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40f780:	ldr	x0, [x0, #3992]
  40f784:	ldr	x3, [x0]
  40f788:	mov	x2, #0x22                  	// #34
  40f78c:	mov	x1, #0x1                   	// #1
  40f790:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40f794:	add	x0, x0, #0x4a0
  40f798:	bl	4021c0 <fwrite@plt>
  40f79c:	mov	w0, #0xffffffff            	// #-1
  40f7a0:	b	40f7e4 <ferror@plt+0xd444>
  40f7a4:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40f7a8:	add	x0, x0, #0x488
  40f7ac:	bl	401e20 <perror@plt>
  40f7b0:	b	40f768 <ferror@plt+0xd3c8>
  40f7b4:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40f7b8:	ldr	x0, [x0, #3992]
  40f7bc:	ldr	x21, [x0]
  40f7c0:	mov	x0, x20
  40f7c4:	bl	401e80 <ftell@plt>
  40f7c8:	mov	x3, x0
  40f7cc:	mov	w2, w19
  40f7d0:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40f7d4:	add	x1, x1, #0x4c8
  40f7d8:	mov	x0, x21
  40f7dc:	bl	402370 <fprintf@plt>
  40f7e0:	mov	w0, #0xffffffff            	// #-1
  40f7e4:	ldp	x19, x20, [sp, #16]
  40f7e8:	ldp	x21, x22, [sp, #32]
  40f7ec:	ldp	x23, x24, [sp, #48]
  40f7f0:	ldp	x25, x26, [sp, #64]
  40f7f4:	ldr	x27, [sp, #80]
  40f7f8:	ldp	x29, x30, [sp]
  40f7fc:	mov	x12, #0x4060                	// #16480
  40f800:	add	sp, sp, x12
  40f804:	ret
  40f808:	mov	x0, x20
  40f80c:	bl	4023a0 <ferror@plt>
  40f810:	cbnz	w0, 40f850 <ferror@plt+0xd4b0>
  40f814:	mov	x0, x20
  40f818:	bl	4020b0 <feof@plt>
  40f81c:	mov	w1, w0
  40f820:	mov	w0, #0xffffffff            	// #-1
  40f824:	cbz	w1, 40f7e4 <ferror@plt+0xd444>
  40f828:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40f82c:	ldr	x0, [x0, #3992]
  40f830:	ldr	x3, [x0]
  40f834:	mov	x2, #0x22                  	// #34
  40f838:	mov	x1, #0x1                   	// #1
  40f83c:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40f840:	add	x0, x0, #0x4a0
  40f844:	bl	4021c0 <fwrite@plt>
  40f848:	mov	w0, #0xffffffff            	// #-1
  40f84c:	b	40f7e4 <ferror@plt+0xd444>
  40f850:	adrp	x0, 412000 <ferror@plt+0xfc60>
  40f854:	add	x0, x0, #0x488
  40f858:	bl	401e20 <perror@plt>
  40f85c:	b	40f814 <ferror@plt+0xd474>
  40f860:	mov	w0, #0x0                   	// #0
  40f864:	b	40f7e4 <ferror@plt+0xd444>
  40f868:	stp	x29, x30, [sp, #-32]!
  40f86c:	mov	x29, sp
  40f870:	stp	x19, x20, [sp, #16]
  40f874:	mov	x19, x0
  40f878:	ldr	w5, [x0]
  40f87c:	add	w5, w5, #0x3
  40f880:	and	w5, w5, #0xfffffffc
  40f884:	add	w0, w4, #0x7
  40f888:	and	w20, w0, #0xfffffffc
  40f88c:	add	w0, w5, w20
  40f890:	cmp	w0, w1
  40f894:	b.hi	40f8d0 <ferror@plt+0xd530>  // b.pmore
  40f898:	add	w1, w4, #0x4
  40f89c:	add	x0, x19, w5, uxtw
  40f8a0:	strh	w2, [x0, #2]
  40f8a4:	strh	w1, [x19, w5, uxtw]
  40f8a8:	cbnz	w4, 40f8f4 <ferror@plt+0xd554>
  40f8ac:	ldr	w0, [x19]
  40f8b0:	add	w0, w0, #0x3
  40f8b4:	and	w0, w0, #0xfffffffc
  40f8b8:	add	w0, w0, w20
  40f8bc:	str	w0, [x19]
  40f8c0:	mov	w0, #0x0                   	// #0
  40f8c4:	ldp	x19, x20, [sp, #16]
  40f8c8:	ldp	x29, x30, [sp], #32
  40f8cc:	ret
  40f8d0:	mov	w2, w1
  40f8d4:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40f8d8:	add	x1, x1, #0x4f0
  40f8dc:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40f8e0:	ldr	x0, [x0, #3992]
  40f8e4:	ldr	x0, [x0]
  40f8e8:	bl	402370 <fprintf@plt>
  40f8ec:	mov	w0, #0xffffffff            	// #-1
  40f8f0:	b	40f8c4 <ferror@plt+0xd524>
  40f8f4:	sxtw	x2, w4
  40f8f8:	mov	x1, x3
  40f8fc:	add	x0, x0, #0x4
  40f900:	bl	401db0 <memcpy@plt>
  40f904:	b	40f8ac <ferror@plt+0xd50c>
  40f908:	stp	x29, x30, [sp, #-16]!
  40f90c:	mov	x29, sp
  40f910:	mov	w4, #0x0                   	// #0
  40f914:	mov	x3, #0x0                   	// #0
  40f918:	bl	40f868 <ferror@plt+0xd4c8>
  40f91c:	ldp	x29, x30, [sp], #16
  40f920:	ret
  40f924:	stp	x29, x30, [sp, #-32]!
  40f928:	mov	x29, sp
  40f92c:	strb	w3, [sp, #31]
  40f930:	mov	w4, #0x1                   	// #1
  40f934:	add	x3, sp, #0x1f
  40f938:	bl	40f868 <ferror@plt+0xd4c8>
  40f93c:	ldp	x29, x30, [sp], #32
  40f940:	ret
  40f944:	stp	x29, x30, [sp, #-32]!
  40f948:	mov	x29, sp
  40f94c:	strh	w3, [sp, #30]
  40f950:	mov	w4, #0x2                   	// #2
  40f954:	add	x3, sp, #0x1e
  40f958:	bl	40f868 <ferror@plt+0xd4c8>
  40f95c:	ldp	x29, x30, [sp], #32
  40f960:	ret
  40f964:	stp	x29, x30, [sp, #-32]!
  40f968:	mov	x29, sp
  40f96c:	str	w3, [sp, #28]
  40f970:	mov	w4, #0x4                   	// #4
  40f974:	add	x3, sp, #0x1c
  40f978:	bl	40f868 <ferror@plt+0xd4c8>
  40f97c:	ldp	x29, x30, [sp], #32
  40f980:	ret
  40f984:	stp	x29, x30, [sp, #-32]!
  40f988:	mov	x29, sp
  40f98c:	str	x3, [sp, #24]
  40f990:	mov	w4, #0x8                   	// #8
  40f994:	add	x3, sp, #0x18
  40f998:	bl	40f868 <ferror@plt+0xd4c8>
  40f99c:	ldp	x29, x30, [sp], #32
  40f9a0:	ret
  40f9a4:	stp	x29, x30, [sp, #-48]!
  40f9a8:	mov	x29, sp
  40f9ac:	stp	x19, x20, [sp, #16]
  40f9b0:	stp	x21, x22, [sp, #32]
  40f9b4:	mov	x20, x0
  40f9b8:	mov	w21, w1
  40f9bc:	mov	w22, w2
  40f9c0:	mov	x19, x3
  40f9c4:	mov	x0, x3
  40f9c8:	bl	401df0 <strlen@plt>
  40f9cc:	add	w4, w0, #0x1
  40f9d0:	mov	x3, x19
  40f9d4:	mov	w2, w22
  40f9d8:	mov	w1, w21
  40f9dc:	mov	x0, x20
  40f9e0:	bl	40f868 <ferror@plt+0xd4c8>
  40f9e4:	ldp	x19, x20, [sp, #16]
  40f9e8:	ldp	x21, x22, [sp, #32]
  40f9ec:	ldp	x29, x30, [sp], #48
  40f9f0:	ret
  40f9f4:	stp	x29, x30, [sp, #-48]!
  40f9f8:	mov	x29, sp
  40f9fc:	stp	x19, x20, [sp, #16]
  40fa00:	mov	x19, x0
  40fa04:	mov	w4, w1
  40fa08:	mov	x1, x2
  40fa0c:	ldr	w0, [x0]
  40fa10:	add	w0, w0, #0x3
  40fa14:	and	w0, w0, #0xfffffffc
  40fa18:	add	w20, w3, #0x3
  40fa1c:	and	w20, w20, #0xfffffffc
  40fa20:	add	w2, w0, w20
  40fa24:	cmp	w2, w4
  40fa28:	b.hi	40fa8c <ferror@plt+0xd6ec>  // b.pmore
  40fa2c:	stp	x21, x22, [sp, #32]
  40fa30:	mov	w21, w3
  40fa34:	sxtw	x22, w3
  40fa38:	mov	x2, x22
  40fa3c:	add	x0, x19, w0, uxtw
  40fa40:	bl	401db0 <memcpy@plt>
  40fa44:	ldr	w0, [x19]
  40fa48:	add	w0, w0, #0x3
  40fa4c:	and	x0, x0, #0xfffffffc
  40fa50:	add	x0, x0, x22
  40fa54:	sub	w2, w20, w21
  40fa58:	mov	w1, #0x0                   	// #0
  40fa5c:	add	x0, x19, x0
  40fa60:	bl	401fc0 <memset@plt>
  40fa64:	ldr	w0, [x19]
  40fa68:	add	w0, w0, #0x3
  40fa6c:	and	w0, w0, #0xfffffffc
  40fa70:	add	w0, w0, w20
  40fa74:	str	w0, [x19]
  40fa78:	mov	w0, #0x0                   	// #0
  40fa7c:	ldp	x21, x22, [sp, #32]
  40fa80:	ldp	x19, x20, [sp, #16]
  40fa84:	ldp	x29, x30, [sp], #48
  40fa88:	ret
  40fa8c:	mov	w2, w4
  40fa90:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40fa94:	add	x1, x1, #0x520
  40fa98:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40fa9c:	ldr	x0, [x0, #3992]
  40faa0:	ldr	x0, [x0]
  40faa4:	bl	402370 <fprintf@plt>
  40faa8:	mov	w0, #0xffffffff            	// #-1
  40faac:	b	40fa80 <ferror@plt+0xd6e0>
  40fab0:	stp	x29, x30, [sp, #-32]!
  40fab4:	mov	x29, sp
  40fab8:	str	x19, [sp, #16]
  40fabc:	ldr	w19, [x0]
  40fac0:	add	w19, w19, #0x3
  40fac4:	and	x19, x19, #0xfffffffc
  40fac8:	add	x19, x0, x19
  40facc:	mov	w4, #0x0                   	// #0
  40fad0:	mov	x3, #0x0                   	// #0
  40fad4:	bl	40f868 <ferror@plt+0xd4c8>
  40fad8:	mov	x0, x19
  40fadc:	ldr	x19, [sp, #16]
  40fae0:	ldp	x29, x30, [sp], #32
  40fae4:	ret
  40fae8:	ldr	w2, [x0]
  40faec:	add	w2, w2, #0x3
  40faf0:	and	x2, x2, #0xfffffffc
  40faf4:	add	x2, x0, x2
  40faf8:	sub	x2, x2, x1
  40fafc:	strh	w2, [x1]
  40fb00:	ldr	w0, [x0]
  40fb04:	ret
  40fb08:	stp	x29, x30, [sp, #-48]!
  40fb0c:	mov	x29, sp
  40fb10:	stp	x19, x20, [sp, #16]
  40fb14:	stp	x21, x22, [sp, #32]
  40fb18:	mov	x20, x0
  40fb1c:	mov	w21, w1
  40fb20:	mov	w22, w2
  40fb24:	ldr	w19, [x0]
  40fb28:	add	w19, w19, #0x3
  40fb2c:	and	x19, x19, #0xfffffffc
  40fb30:	add	x19, x0, x19
  40fb34:	bl	40f868 <ferror@plt+0xd4c8>
  40fb38:	mov	w2, w22
  40fb3c:	mov	w1, w21
  40fb40:	mov	x0, x20
  40fb44:	bl	40fab0 <ferror@plt+0xd710>
  40fb48:	mov	x0, x19
  40fb4c:	ldp	x19, x20, [sp, #16]
  40fb50:	ldp	x21, x22, [sp, #32]
  40fb54:	ldp	x29, x30, [sp], #48
  40fb58:	ret
  40fb5c:	stp	x29, x30, [sp, #-32]!
  40fb60:	mov	x29, sp
  40fb64:	str	x19, [sp, #16]
  40fb68:	mov	x19, x0
  40fb6c:	ldrh	w3, [x1]
  40fb70:	add	w3, w3, #0x3
  40fb74:	and	x3, x3, #0x1fffc
  40fb78:	ldr	w2, [x0]
  40fb7c:	add	w2, w2, #0x3
  40fb80:	and	x2, x2, #0xfffffffc
  40fb84:	add	x2, x0, x2
  40fb88:	sub	x2, x2, x1
  40fb8c:	strh	w2, [x1]
  40fb90:	add	x1, x1, x3
  40fb94:	bl	40fae8 <ferror@plt+0xd748>
  40fb98:	ldr	w0, [x19]
  40fb9c:	ldr	x19, [sp, #16]
  40fba0:	ldp	x29, x30, [sp], #32
  40fba4:	ret
  40fba8:	ldrh	w4, [x0]
  40fbac:	add	w4, w4, #0x3
  40fbb0:	and	w4, w4, #0xfffffffc
  40fbb4:	add	w5, w4, #0x8
  40fbb8:	cmp	w5, w1
  40fbbc:	b.hi	40fbf0 <ferror@plt+0xd850>  // b.pmore
  40fbc0:	add	x1, x0, w4, uxtw
  40fbc4:	strh	w2, [x1, #2]
  40fbc8:	mov	w2, #0x8                   	// #8
  40fbcc:	strh	w2, [x0, w4, uxtw]
  40fbd0:	str	w3, [x1, #4]
  40fbd4:	ldrh	w1, [x0]
  40fbd8:	add	w1, w1, #0x3
  40fbdc:	and	w1, w1, #0xfffffffc
  40fbe0:	add	w1, w1, #0x8
  40fbe4:	strh	w1, [x0]
  40fbe8:	mov	w0, #0x0                   	// #0
  40fbec:	ret
  40fbf0:	stp	x29, x30, [sp, #-16]!
  40fbf4:	mov	x29, sp
  40fbf8:	mov	w2, w1
  40fbfc:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40fc00:	add	x1, x1, #0x550
  40fc04:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40fc08:	ldr	x0, [x0, #3992]
  40fc0c:	ldr	x0, [x0]
  40fc10:	bl	402370 <fprintf@plt>
  40fc14:	mov	w0, #0xffffffff            	// #-1
  40fc18:	ldp	x29, x30, [sp], #16
  40fc1c:	ret
  40fc20:	stp	x29, x30, [sp, #-32]!
  40fc24:	mov	x29, sp
  40fc28:	stp	x19, x20, [sp, #16]
  40fc2c:	mov	x20, x0
  40fc30:	ldrh	w5, [x0]
  40fc34:	add	w5, w5, #0x3
  40fc38:	and	w5, w5, #0xfffffffc
  40fc3c:	add	w0, w4, #0x7
  40fc40:	and	w0, w0, #0xfffffffc
  40fc44:	add	w0, w0, w5
  40fc48:	cmp	w0, w1
  40fc4c:	b.hi	40fc94 <ferror@plt+0xd8f4>  // b.pmore
  40fc50:	add	w19, w4, #0x4
  40fc54:	add	x0, x20, w5, uxtw
  40fc58:	strh	w2, [x0, #2]
  40fc5c:	and	w19, w19, #0xffff
  40fc60:	strh	w19, [x20, w5, uxtw]
  40fc64:	cbnz	w4, 40fcb8 <ferror@plt+0xd918>
  40fc68:	ldrh	w0, [x20]
  40fc6c:	add	w0, w0, #0x3
  40fc70:	and	w0, w0, #0xfffffffc
  40fc74:	add	w19, w19, #0x3
  40fc78:	and	w19, w19, #0xfffffffc
  40fc7c:	add	w19, w0, w19
  40fc80:	strh	w19, [x20]
  40fc84:	mov	w0, #0x0                   	// #0
  40fc88:	ldp	x19, x20, [sp, #16]
  40fc8c:	ldp	x29, x30, [sp], #32
  40fc90:	ret
  40fc94:	mov	w2, w1
  40fc98:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40fc9c:	add	x1, x1, #0x588
  40fca0:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40fca4:	ldr	x0, [x0, #3992]
  40fca8:	ldr	x0, [x0]
  40fcac:	bl	402370 <fprintf@plt>
  40fcb0:	mov	w0, #0xffffffff            	// #-1
  40fcb4:	b	40fc88 <ferror@plt+0xd8e8>
  40fcb8:	sxtw	x2, w4
  40fcbc:	mov	x1, x3
  40fcc0:	add	x0, x0, #0x4
  40fcc4:	bl	401db0 <memcpy@plt>
  40fcc8:	b	40fc68 <ferror@plt+0xd8c8>
  40fccc:	stp	x29, x30, [sp, #-32]!
  40fcd0:	mov	x29, sp
  40fcd4:	strb	w3, [sp, #31]
  40fcd8:	mov	w4, #0x1                   	// #1
  40fcdc:	add	x3, sp, #0x1f
  40fce0:	bl	40fc20 <ferror@plt+0xd880>
  40fce4:	ldp	x29, x30, [sp], #32
  40fce8:	ret
  40fcec:	stp	x29, x30, [sp, #-32]!
  40fcf0:	mov	x29, sp
  40fcf4:	strh	w3, [sp, #30]
  40fcf8:	mov	w4, #0x2                   	// #2
  40fcfc:	add	x3, sp, #0x1e
  40fd00:	bl	40fc20 <ferror@plt+0xd880>
  40fd04:	ldp	x29, x30, [sp], #32
  40fd08:	ret
  40fd0c:	stp	x29, x30, [sp, #-32]!
  40fd10:	mov	x29, sp
  40fd14:	str	x3, [sp, #24]
  40fd18:	mov	w4, #0x8                   	// #8
  40fd1c:	add	x3, sp, #0x18
  40fd20:	bl	40fc20 <ferror@plt+0xd880>
  40fd24:	ldp	x29, x30, [sp], #32
  40fd28:	ret
  40fd2c:	stp	x29, x30, [sp, #-32]!
  40fd30:	mov	x29, sp
  40fd34:	str	x19, [sp, #16]
  40fd38:	ldrh	w3, [x0]
  40fd3c:	add	w3, w3, #0x3
  40fd40:	and	x3, x3, #0x1fffc
  40fd44:	add	x19, x0, x3
  40fd48:	mov	w4, #0x0                   	// #0
  40fd4c:	mov	x3, #0x0                   	// #0
  40fd50:	bl	40fc20 <ferror@plt+0xd880>
  40fd54:	ldrh	w0, [x19, #2]
  40fd58:	orr	w0, w0, #0xffff8000
  40fd5c:	strh	w0, [x19, #2]
  40fd60:	mov	x0, x19
  40fd64:	ldr	x19, [sp, #16]
  40fd68:	ldp	x29, x30, [sp], #32
  40fd6c:	ret
  40fd70:	ldrh	w2, [x0]
  40fd74:	add	w2, w2, #0x3
  40fd78:	and	x2, x2, #0x1fffc
  40fd7c:	add	x2, x0, x2
  40fd80:	sub	x2, x2, x1
  40fd84:	strh	w2, [x1]
  40fd88:	ldrh	w0, [x0]
  40fd8c:	ret
  40fd90:	stp	x29, x30, [sp, #-64]!
  40fd94:	mov	x29, sp
  40fd98:	stp	x19, x20, [sp, #16]
  40fd9c:	stp	x21, x22, [sp, #32]
  40fda0:	str	x23, [sp, #48]
  40fda4:	mov	x22, x0
  40fda8:	mov	w21, w1
  40fdac:	mov	x19, x2
  40fdb0:	mov	w20, w3
  40fdb4:	and	w23, w4, #0xffff
  40fdb8:	add	w2, w1, #0x1
  40fdbc:	sbfiz	x2, x2, #3, #32
  40fdc0:	mov	w1, #0x0                   	// #0
  40fdc4:	bl	401fc0 <memset@plt>
  40fdc8:	mvn	w1, w23
  40fdcc:	cmp	w20, #0x3
  40fdd0:	b.gt	40fe10 <ferror@plt+0xda70>
  40fdd4:	cbnz	w20, 40fe48 <ferror@plt+0xdaa8>
  40fdd8:	mov	w0, #0x0                   	// #0
  40fddc:	ldp	x19, x20, [sp, #16]
  40fde0:	ldp	x21, x22, [sp, #32]
  40fde4:	ldr	x23, [sp, #48]
  40fde8:	ldp	x29, x30, [sp], #64
  40fdec:	ret
  40fdf0:	str	x19, [x22, x0, lsl #3]
  40fdf4:	ldrh	w4, [x19]
  40fdf8:	add	w4, w4, #0x3
  40fdfc:	and	w4, w4, #0xfffffffc
  40fe00:	sub	w20, w20, w4
  40fe04:	add	x19, x19, w4, uxtw
  40fe08:	cmp	w20, #0x3
  40fe0c:	b.le	40fdd4 <ferror@plt+0xda34>
  40fe10:	ldrh	w2, [x19]
  40fe14:	cmp	w2, #0x3
  40fe18:	b.ls	40fdd4 <ferror@plt+0xda34>  // b.plast
  40fe1c:	cmp	w2, w20
  40fe20:	b.gt	40fdd4 <ferror@plt+0xda34>
  40fe24:	ldrh	w2, [x19, #2]
  40fe28:	and	w2, w1, w2
  40fe2c:	and	w0, w2, #0xffff
  40fe30:	cmp	w21, w2, uxth
  40fe34:	b.lt	40fdf4 <ferror@plt+0xda54>  // b.tstop
  40fe38:	and	x0, x0, #0xffff
  40fe3c:	ldr	x2, [x22, x0, lsl #3]
  40fe40:	cbnz	x2, 40fdf4 <ferror@plt+0xda54>
  40fe44:	b	40fdf0 <ferror@plt+0xda50>
  40fe48:	ldrh	w3, [x19]
  40fe4c:	mov	w2, w20
  40fe50:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40fe54:	add	x1, x1, #0x5c0
  40fe58:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40fe5c:	ldr	x0, [x0, #3992]
  40fe60:	ldr	x0, [x0]
  40fe64:	bl	402370 <fprintf@plt>
  40fe68:	b	40fdd8 <ferror@plt+0xda38>
  40fe6c:	stp	x29, x30, [sp, #-16]!
  40fe70:	mov	x29, sp
  40fe74:	mov	w4, #0x0                   	// #0
  40fe78:	bl	40fd90 <ferror@plt+0xd9f0>
  40fe7c:	ldp	x29, x30, [sp], #16
  40fe80:	ret
  40fe84:	cmp	w2, #0x3
  40fe88:	b.le	40fec4 <ferror@plt+0xdb24>
  40fe8c:	ldrh	w3, [x1]
  40fe90:	cmp	w3, #0x3
  40fe94:	b.ls	40fec4 <ferror@plt+0xdb24>  // b.plast
  40fe98:	cmp	w3, w2
  40fe9c:	b.gt	40fec4 <ferror@plt+0xdb24>
  40fea0:	ldrh	w4, [x1, #2]
  40fea4:	cmp	w4, w0
  40fea8:	b.eq	40ff00 <ferror@plt+0xdb60>  // b.none
  40feac:	add	w3, w3, #0x3
  40feb0:	and	w3, w3, #0xfffffffc
  40feb4:	sub	w2, w2, w3
  40feb8:	add	x1, x1, w3, uxtw
  40febc:	cmp	w2, #0x3
  40fec0:	b.gt	40fe8c <ferror@plt+0xdaec>
  40fec4:	mov	x0, #0x0                   	// #0
  40fec8:	cbnz	w2, 40fed0 <ferror@plt+0xdb30>
  40fecc:	ret
  40fed0:	stp	x29, x30, [sp, #-16]!
  40fed4:	mov	x29, sp
  40fed8:	ldrh	w3, [x1]
  40fedc:	adrp	x1, 412000 <ferror@plt+0xfc60>
  40fee0:	add	x1, x1, #0x5c0
  40fee4:	adrp	x0, 426000 <ferror@plt+0x23c60>
  40fee8:	ldr	x0, [x0, #3992]
  40feec:	ldr	x0, [x0]
  40fef0:	bl	402370 <fprintf@plt>
  40fef4:	mov	x0, #0x0                   	// #0
  40fef8:	ldp	x29, x30, [sp], #16
  40fefc:	ret
  40ff00:	mov	x0, x1
  40ff04:	ret
  40ff08:	ldrh	w4, [x2]
  40ff0c:	sub	x4, x4, #0x4
  40ff10:	cmp	x4, w3, sxtw
  40ff14:	b.cc	40ff68 <ferror@plt+0xdbc8>  // b.lo, b.ul, b.last
  40ff18:	stp	x29, x30, [sp, #-16]!
  40ff1c:	mov	x29, sp
  40ff20:	add	w3, w3, #0x3
  40ff24:	and	x3, x3, #0xfffffffc
  40ff28:	add	x3, x3, #0x4
  40ff2c:	cmp	x4, x3
  40ff30:	b.cs	40ff50 <ferror@plt+0xdbb0>  // b.hs, b.nlast
  40ff34:	add	w1, w1, #0x1
  40ff38:	sbfiz	x2, x1, #3, #32
  40ff3c:	mov	w1, #0x0                   	// #0
  40ff40:	bl	401fc0 <memset@plt>
  40ff44:	mov	w0, #0x0                   	// #0
  40ff48:	ldp	x29, x30, [sp], #16
  40ff4c:	ret
  40ff50:	add	x4, x2, x3
  40ff54:	ldrh	w3, [x2, x3]
  40ff58:	sub	w3, w3, #0x4
  40ff5c:	add	x2, x4, #0x4
  40ff60:	bl	40fe6c <ferror@plt+0xdacc>
  40ff64:	b	40ff48 <ferror@plt+0xdba8>
  40ff68:	mov	w0, #0xffffffff            	// #-1
  40ff6c:	ret
  40ff70:	stp	x29, x30, [sp, #-64]!
  40ff74:	mov	x29, sp
  40ff78:	stp	x19, x20, [sp, #16]
  40ff7c:	adrp	x20, 426000 <ferror@plt+0x23c60>
  40ff80:	add	x20, x20, #0xd08
  40ff84:	stp	x21, x22, [sp, #32]
  40ff88:	adrp	x21, 426000 <ferror@plt+0x23c60>
  40ff8c:	add	x21, x21, #0xd00
  40ff90:	sub	x20, x20, x21
  40ff94:	mov	w22, w0
  40ff98:	stp	x23, x24, [sp, #48]
  40ff9c:	mov	x23, x1
  40ffa0:	mov	x24, x2
  40ffa4:	bl	401d70 <memcpy@plt-0x40>
  40ffa8:	cmp	xzr, x20, asr #3
  40ffac:	b.eq	40ffd8 <ferror@plt+0xdc38>  // b.none
  40ffb0:	asr	x20, x20, #3
  40ffb4:	mov	x19, #0x0                   	// #0
  40ffb8:	ldr	x3, [x21, x19, lsl #3]
  40ffbc:	mov	x2, x24
  40ffc0:	add	x19, x19, #0x1
  40ffc4:	mov	x1, x23
  40ffc8:	mov	w0, w22
  40ffcc:	blr	x3
  40ffd0:	cmp	x20, x19
  40ffd4:	b.ne	40ffb8 <ferror@plt+0xdc18>  // b.any
  40ffd8:	ldp	x19, x20, [sp, #16]
  40ffdc:	ldp	x21, x22, [sp, #32]
  40ffe0:	ldp	x23, x24, [sp, #48]
  40ffe4:	ldp	x29, x30, [sp], #64
  40ffe8:	ret
  40ffec:	nop
  40fff0:	ret

Disassembly of section .fini:

000000000040fff4 <.fini>:
  40fff4:	stp	x29, x30, [sp, #-16]!
  40fff8:	mov	x29, sp
  40fffc:	ldp	x29, x30, [sp], #16
  410000:	ret
