#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jul 19 10:50:02 2022
# Process ID: 7724
# Current directory: D:/Projet_range/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15904 D:\Projet_range\project\project.xpr
# Log file: D:/Projet_range/project/vivado.log
# Journal file: D:/Projet_range/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projet_range/project/project.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/design_fpga.bd}
ipx::edit_ip_in_project -upgrade true -name IP_IMU_v1_0_project -directory D:/Projet_range/project/project.tmp/IP_IMU_v1_0_project d:/Projet_range/sources/ip_repo/IP_IMU_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Projet_range/sources/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv elsys-design.com:user:IP_IMU:1.0 [get_ips  design_fpga_IP_IMU_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_fpga_IP_IMU_0_0] -no_script -sync -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
report_ip_status -name ip_status 
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name IP_IMU_v1_0_project -directory D:/Projet_range/project/project.tmp/IP_IMU_v1_0_project d:/Projet_range/sources/ip_repo/IP_IMU_1.0/component.xml
update_compile_order -fileset sources_1
current_project project
current_project IP_IMU_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 11 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Projet_range/sources/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv elsys-design.com:user:IP_IMU:1.0 [get_ips  design_fpga_IP_IMU_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_fpga_IP_IMU_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
ipx::edit_ip_in_project -upgrade true -name IP_IMU_v1_0_project -directory D:/Projet_range/project/project.tmp/IP_IMU_v1_0_project d:/Projet_range/sources/ip_repo/IP_IMU_1.0/component.xml
update_compile_order -fileset sources_1
current_project project
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 131072 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list design_fpga_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 3 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/current_state[0]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/current_state[1]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/current_state[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[0]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[1]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[2]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[3]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[4]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[5]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[6]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[7]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[8]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[9]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[10]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[11]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[12]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[13]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[14]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/wr_en ]]
set_property target_constrs_file D:/Projet_range/project/project.srcs/constrs_1/imports/Projet_range/zybo-z7-20.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
open_bd_design {D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/design_fpga.bd}
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
set_property PROBES.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
save_wave_config {D:/Projet_range/project/project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Projet_range/project/design_fpga_wrapper.xsa
close_project
