Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Wed Jul 28 16:30:02 2021
| Host         : WD-SN850 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -file ./results/timing.rpt
| Design       : barrel_shifter
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.235        0.000                      0                   32       -0.317       -8.318                     32                   32        0.750        0.000                       0                    32  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.235        0.000                      0                   32       -0.317       -8.318                     32                   32        0.750        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
Hold  :           32  Failing Endpoints,  Worst Slack       -0.317ns,  Total Violation       -8.318ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 din[13]
                            (input port clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.400ns (12.389%)  route 2.829ns (87.611%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 3.424 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  din[13] (IN)
                         net (fo=3, unset)            0.973     0.973    din[13]
    SLICE_X39Y74         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  dout[13]_i_3/O
                         net (fo=4, routed)           1.036     2.133    dout[13]_i_3_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I3_O)        0.124     2.257 r  dout[9]_i_2/O
                         net (fo=2, routed)           0.820     3.077    dout[9]_i_2_n_0
    SLICE_X37Y74         LUT3 (Prop_lut3_I0_O)        0.152     3.229 r  dout[8]_i_1/O
                         net (fo=1, routed)           0.000     3.229    dout[8]_i_1_n_0
    SLICE_X37Y74         FDRE                                         r  dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=31, unset)           0.924     3.424    clk
    SLICE_X37Y74         FDRE                                         r  dout_reg[8]/C
                         clock pessimism              0.000     3.424    
                         clock uncertainty           -0.035     3.389    
    SLICE_X37Y74         FDRE (Setup_fdre_C_D)        0.075     3.464    dout_reg[8]
  -------------------------------------------------------------------
                         required time                          3.464    
                         arrival time                          -3.229    
  -------------------------------------------------------------------
                         slack                                  0.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.317ns  (arrival time - required time)
  Source:                 shift[0]
                            (input port clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.100ns (9.762%)  route 0.924ns (90.238%))
  Logic Levels:           1  (LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  shift[0] (IN)
                         net (fo=31, unset)           0.924     0.924    shift[0]
    SLICE_X42Y73         LUT3 (Prop_lut3_I1_O)        0.100     1.024 r  dout[0]_i_1/O
                         net (fo=1, routed)           0.000     1.024    dout[0]_i_1_n_0
    SLICE_X42Y73         FDRE                                         r  dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=31, unset)           0.973     0.973    clk
    SLICE_X42Y73         FDRE                                         r  dout_reg[0]/C
                         clock pessimism              0.000     0.973    
                         clock uncertainty            0.035     1.008    
    SLICE_X42Y73         FDRE (Hold_fdre_C_D)         0.333     1.341    dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                 -0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X42Y73  dout_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X42Y73  dout_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X42Y73  dout_reg[0]/C



