$date
	Sun Mar  5 11:40:22 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_tb $end
$var reg 1 ! clk $end
$var reg 16 " instr [15:0] $end
$var reg 1 # reset $end
$scope module U0 $end
$var wire 1 $ BE $end
$var wire 1 % INCR_PC $end
$var wire 1 & IR_LOAD $end
$var wire 1 ' MAR_LOAD $end
$var wire 1 ( MDR_LOAD $end
$var wire 1 ) RAM_LOAD $end
$var wire 1 * REG_LOAD $end
$var wire 1 ! clk $end
$var wire 16 + instr [15:0] $end
$var wire 1 , loadneg $end
$var wire 1 - reset $end
$var wire 4 . xregws [3:0] $end
$var wire 4 / xregr1s [3:0] $end
$var wire 4 0 xregr0s [3:0] $end
$var wire 3 1 tgt2 [2:0] $end
$var wire 3 2 tgt [2:0] $end
$var wire 2 3 opcodeshort [1:0] $end
$var wire 6 4 opcodelong [5:0] $end
$var wire 4 5 next_state [3:0] $end
$var wire 1 6 loadpos $end
$var wire 4 7 imms [3:0] $end
$var wire 8 8 imm7 [7:0] $end
$var wire 10 9 imm10 [9:0] $end
$var wire 1 : codetype $end
$var wire 3 ; arg1 [2:0] $end
$var wire 3 < arg0 [2:0] $end
$var wire 40 = ROMread [39:0] $end
$var wire 2 > OP1S [1:0] $end
$var wire 2 ? OP0S [1:0] $end
$var wire 2 @ MDRS [1:0] $end
$var wire 3 A ALUfunc [2:0] $end
$var reg 13 B IRimm [12:0] $end
$var reg 3 C REGR0S [2:0] $end
$var reg 3 D REGR1S [2:0] $end
$var reg 3 E REGWS [2:0] $end
$var reg 8 F ROMaddr [7:0] $end
$var reg 5 G immir [4:0] $end
$var reg 1 H incr_pc $end
$var reg 6 I opcode [5:0] $end
$var reg 4 J state [3:0] $end
$scope function fsm_function $end
$var reg 4 K fsm_function [3:0] $end
$var reg 4 L state [3:0] $end
$upscope $end
$scope module micro $end
$var wire 8 M address [7:0] $end
$var wire 40 N data [39:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 N
b11 M
b0 L
b1 K
b0 J
b10110 I
0H
b11000 G
b11 F
b0 E
b0 D
b0 C
b1000000 B
b0 A
b0 @
b0 ?
b0 >
b0 =
b100 <
b0 ;
1:
b110100000 9
b1000000 8
b0 7
06
b1 5
b10110 4
b1 3
b1 2
b1 1
b0 0
b0 /
b0 .
z-
1,
b1010110100000001 +
0*
0)
0(
0'
0&
0%
0$
0#
b1010110100000001 "
0!
$end
#1
1'
b111 D
b1 ?
b111 /
0,
1%
1H
b1100010000000111000000000010000000000000 =
b1100010000000111000000000010000000000000 N
b10 F
b10 M
b10 5
b10 K
b1 L
16
b1 J
#5
1!
#10
0!
#11
1&
0'
1,
0%
0H
b1100010000000111000000000010000000000000 =
b1100010000000111000000000010000000000000 N
b10 F
b10 M
b11 5
b11 K
b10 L
06
b10 J
#15
1!
#20
0!
#21
1(
b11000 B
b0 D
0&
b11 7
b0 ?
b0 /
0'
0,
b10000000000000000000011000000000000000 =
b10000000000000000000011000000000000000 N
b10110 F
b10110 M
b100 5
b100 K
b11 L
16
b11 J
#25
1!
#30
0!
#31
0(
1,
b10000000000000000000011000000000000000 =
b10000000000000000000011000000000000000 N
b10110 F
b10110 M
b101 5
b101 K
b100 L
06
b100 J
#35
1!
#40
0!
#41
b1000000 B
b0 7
0(
0,
b0 =
b0 N
b1010110 F
b1010110 M
b110 5
b110 K
b101 L
16
b101 J
#45
1!
#50
0!
#51
1,
b1010110 F
b1010110 M
b111 5
b111 K
b110 L
06
b110 J
#55
1!
#60
0!
#61
b1 A
b1 >
b10 ?
b1001 /
0,
b1001000000000100100100100000 =
b1001000000000100100100100000 N
b10010110 F
b10010110 M
b1000 5
b1000 K
b111 L
16
b111 J
#65
1!
#70
0!
#71
1,
b1001000000000100100100100000 =
b1001000000000100100100100000 N
b10010110 F
b10010110 M
b1 5
b1 K
b1000 L
06
b1000 J
#75
1!
#80
0!
#81
1'
b111 D
b0 A
b0 >
b1 ?
b111 /
0,
1%
1H
b1100010000000111000000000010000000000000 =
b1100010000000111000000000010000000000000 N
b10 F
b10 M
b10 5
b10 K
b1 L
16
b1 J
#85
1!
#90
0!
#91
1&
0'
1,
0%
0H
b1100010000000111000000000010000000000000 =
b1100010000000111000000000010000000000000 N
b10 F
b10 M
b11 5
b11 K
b10 L
06
b10 J
#95
1!
#100
0!
