#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Mon May  5 17:54:41 2014
# Process ID: 11713
# Log file: /home/raghu/work/projects/dma3/vivado.log
# Journal file: /home/raghu/work/projects/dma3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/raghu/work/projects/dma3/dma3.xpr
report_ip_status -name ip_status_1 
open_bd_design {/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd}
current_bd_design dma3
upgrade_bd_cells [get_bd_cells [list /bmm_top_1 /bmm_top_2 /bmm_top_3 ] ]
report_ip_status -name ip_status_1 
startgroup
set_property -dict [list CONFIG.C_M_AXI_B1_DATA_WIDTH {256}] [get_bd_cells bmm_top_3]
endgroup
startgroup
set_property -dict [list CONFIG.C_M_AXI_B2_DATA_WIDTH {256} CONFIG.C_M_AXI_B3_DATA_WIDTH {256}] [get_bd_cells bmm_top_3]
endgroup
startgroup
set_property -dict [list CONFIG.C_M_AXI_B1_DATA_WIDTH {256} CONFIG.C_M_AXI_B2_DATA_WIDTH {256} CONFIG.C_M_AXI_B3_DATA_WIDTH {256}] [get_bd_cells bmm_top_2]
endgroup
startgroup
set_property -dict [list CONFIG.C_M_AXI_B1_DATA_WIDTH {256} CONFIG.C_M_AXI_B2_DATA_WIDTH {256} CONFIG.C_M_AXI_B3_DATA_WIDTH {256}] [get_bd_cells bmm_top_1]
endgroup
startgroup
set_property -dict [list CONFIG.C_M_AXI_B1_DATA_WIDTH {256} CONFIG.C_M_AXI_B2_DATA_WIDTH {256} CONFIG.C_M_AXI_B3_DATA_WIDTH {256}] [get_bd_cells bmm_top_0]
endgroup
save_bd_design
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {256}] [get_bd_cells block0_ab/bram_ctrl_outblk]
endgroup
startgroup
set_property -dict [list CONFIG.Read_Width_A {256}] [get_bd_cells block0_ab/blk_mem_gen_outblk]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {8192}] [get_bd_cells block0_ab/blk_mem_gen_outblk]
endgroup
save_bd_design
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {256}] [get_bd_cells blkA/bram_ctrl_in_blk]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {8192}] [get_bd_cells blkA/blk_mem_gen_inblk]
endgroup
save_bd_design
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {256}] [get_bd_cells block0_b/bram_ctrl_in_blk]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {8192}] [get_bd_cells block0_b/blk_mem_gen_inblk]
endgroup
save_bd_design
startgroup
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {256}] [get_bd_cells block1_b/bram_ctrl_in_blk]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {8192}] [get_bd_cells block1_b/blk_mem_gen_inblk]
endgroup
save_bd_design
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {256}] [get_bd_cells block1_ab/bram_ctrl_outblk]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {8192}] [get_bd_cells block1_ab/blk_mem_gen_outblk]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {256}] [get_bd_cells block2_b/bram_ctrl_in_blk]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {8192}] [get_bd_cells block2_b/blk_mem_gen_inblk]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {256}] [get_bd_cells block2_ab/bram_ctrl_outblk]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {8192}] [get_bd_cells block2_ab/blk_mem_gen_outblk]
endgroup
save_bd_design
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {256}] [get_bd_cells block3_b/bram_ctrl_in_blk]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {8192}] [get_bd_cells block3_b/blk_mem_gen_inblk]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {256}] [get_bd_cells block3_ab/bram_ctrl_outblk]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {8192}] [get_bd_cells block3_ab/blk_mem_gen_outblk]
endgroup
save_bd_design
startgroup
set_property -dict [list CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {65536} CONFIG.Read_Width_A {256}] [get_bd_cells block3_ab/blk_mem_gen_outblk]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Depth_A {8192}] [get_bd_cells block3_ab/blk_mem_gen_outblk]
endgroup
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_register_slice:2.1 axi_register_slice_0
endgroup
delete_bd_objs [get_bd_cells axi_register_slice_0]
save_bd_design
open_bd_design {/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd}
export_hardware [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dwidth_converter:2.1 axi_dwidth_converter_0
endgroup
startgroup
set_property -dict [list CONFIG.MI_DATA_WIDTH.VALUE_SRC USER CONFIG.SI_DATA_WIDTH.VALUE_SRC USER] [get_bd_cells axi_dwidth_converter_0]
set_property -dict [list CONFIG.SI_DATA_WIDTH {256} CONFIG.MI_DATA_WIDTH {32}] [get_bd_cells axi_dwidth_converter_0]
endgroup
set_property location {3 1553 1106} [get_bd_cells axi_dwidth_converter_0]
connect_bd_intf_net [get_bd_intf_pins cdma_bram_intercon/M04_AXI] [get_bd_intf_pins axi_dwidth_converter_0/S_AXI]
startgroup
set_property -dict [list CONFIG.SI_DATA_WIDTH {32} CONFIG.MI_DATA_WIDTH {256}] [get_bd_cells axi_dwidth_converter_0]
endgroup
delete_bd_objs [get_bd_intf_nets cdma_bram_intercon_m04_axi]
set_property location {1 378 972} [get_bd_cells axi_dwidth_converter_0]
set_property location {1 268 1019} [get_bd_cells proc_sys_reset]
set_property location {1 262 757} [get_bd_cells axi_dwidth_converter_0]
delete_bd_objs [get_bd_intf_nets axi_cdma_0_m_axi]
connect_bd_intf_net [get_bd_intf_pins axi_cdma_0/M_AXI] [get_bd_intf_pins axi_dwidth_converter_0/S_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dwidth_converter_0/M_AXI] [get_bd_intf_pins cdma_bram_intercon/S00_AXI]
startgroup
set_property -dict [list CONFIG.FIFO_MODE {1}] [get_bd_cells axi_dwidth_converter_0]
endgroup
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins axi_dwidth_converter_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets proc_sys_reset_peripheral_aresetn] [get_bd_pins axi_dwidth_converter_0/s_axi_aresetn] [get_bd_pins proc_sys_reset/peripheral_aresetn]
save_bd_design
report_ip_status -name ip_status_1 
report_ip_status -name ip_status_1 
report_ip_status -name ip_status_1 
report_ip_status -name ip_status_1
update_ip_catalog -rebuild
report_ip_status
report_ip_status -name ip_status_1 
current_bd_design dma3
upgrade_bd_cells [get_bd_cells [list /bmm_top_0 /bmm_top_1 /bmm_top_2 /bmm_top_3 ] ]
delete_bd_objs [get_bd_intf_nets axi_dwidth_converter_0_m_axi] [get_bd_intf_nets axi_cdma_0_m_axi] [get_bd_cells axi_dwidth_converter_0]
connect_bd_intf_net [get_bd_intf_pins axi_cdma_0/M_AXI] [get_bd_intf_pins cdma_bram_intercon/S00_AXI]
report_ip_status -name ip_status_1 
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dwidth_converter:2.1 axi_dwidth_converter_0
endgroup
save_bd_design
delete_bd_objs [get_bd_intf_nets cdma_bram_intercon_m01_axi]
delete_bd_objs [get_bd_intf_nets cdma_bram_intercon_m02_axi]
delete_bd_objs [get_bd_intf_nets cdma_bram_intercon_m03_axi]
set_property location {4 1602 1220} [get_bd_cells axi_dwidth_converter_0]
connect_bd_intf_net [get_bd_intf_pins cdma_bram_intercon/M01_AXI] [get_bd_intf_pins axi_dwidth_converter_0/S_AXI]
set_property location {2.5 1331 1201} [get_bd_cells axi_dwidth_converter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {3}] [get_bd_cells axi_interconnect_1]
endgroup
set_property location {4 1659 1274} [get_bd_cells axi_interconnect_1]
connect_bd_intf_net [get_bd_intf_pins axi_dwidth_converter_0/M_AXI] [get_bd_intf_pins axi_interconnect_1/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_interconnect_1/M00_AXI] [get_bd_intf_pins axi_interconnect_0/S04_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_interconnect_1/M01_AXI] [get_bd_intf_pins bmm_bram_ic0/S04_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_interconnect_1/M02_AXI] [get_bd_intf_pins blocka_ic/S04_AXI]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins axi_interconnect_1/M01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins axi_interconnect_1/M02_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets proc_sys_reset_interconnect_aresetn] [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins proc_sys_reset/interconnect_aresetn]
connect_bd_net -net [get_bd_nets proc_sys_reset_interconnect_aresetn] [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins proc_sys_reset/interconnect_aresetn]
connect_bd_net -net [get_bd_nets proc_sys_reset_interconnect_aresetn] [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins proc_sys_reset/interconnect_aresetn]
connect_bd_net -net [get_bd_nets proc_sys_reset_interconnect_aresetn] [get_bd_pins axi_interconnect_1/M01_ARESETN] [get_bd_pins proc_sys_reset/interconnect_aresetn]
connect_bd_net -net [get_bd_nets proc_sys_reset_interconnect_aresetn] [get_bd_pins axi_interconnect_1/M02_ARESETN] [get_bd_pins proc_sys_reset/interconnect_aresetn]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins axi_dwidth_converter_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets proc_sys_reset_interconnect_aresetn] [get_bd_pins axi_dwidth_converter_0/s_axi_aresetn] [get_bd_pins proc_sys_reset/interconnect_aresetn]
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells cdma_bram_intercon]
endgroup
startgroup
set_property -dict [list CONFIG.MI_DATA_WIDTH.VALUE_SRC USER CONFIG.SI_DATA_WIDTH.VALUE_SRC USER] [get_bd_cells axi_dwidth_converter_0]
set_property -dict [list CONFIG.SI_DATA_WIDTH {32} CONFIG.MI_DATA_WIDTH {256} CONFIG.FIFO_MODE {1}] [get_bd_cells axi_dwidth_converter_0]
endgroup
save_bd_design
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM }]
set_property range 512M [get_bd_addr_segs {axi_cdma_0/Data/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property offset 0x20000000 [get_bd_addr_segs {axi_cdma_0/Data/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
assign_bd_address [get_bd_addr_segs {blkA/bram_ctrl_in_blk/S_AXI/Mem0 }]
set_property range 128K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 128K [get_bd_addr_segs {bmm_top_3/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 128K [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 128K [get_bd_addr_segs {bmm_top_1/Data/SEG_bram_ctrl_in_blk_Mem0}]
set_property range 128K [get_bd_addr_segs {bmm_top_2/Data/SEG_bram_ctrl_in_blk_Mem0}]
assign_bd_address [get_bd_addr_segs {block0_b/bram_ctrl_in_blk/S_AXI/Mem0 }]
set_property offset 0xC1000000 [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem05}]
set_property range 128K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem05}]
assign_bd_address [get_bd_addr_segs {block0_ab/bram_ctrl_outblk/S_AXI/Mem0 }]
set_property offset 0xC2000000 [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_outblk_Mem0}]
set_property range 128K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_outblk_Mem0}]
assign_bd_address [get_bd_addr_segs {block1_b/bram_ctrl_in_blk/S_AXI/Mem0 }]
set_property offset 0xC3000000 [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem06}]
set_property range 128K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem06}]
assign_bd_address [get_bd_addr_segs {block1_ab/bram_ctrl_outblk/S_AXI/Mem0 }]
set_property offset 0xC4000000 [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_outblk_Mem05}]
set_property range 128K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_outblk_Mem05}]
assign_bd_address [get_bd_addr_segs {block2_b/bram_ctrl_in_blk/S_AXI/Mem0 }]
set_property offset 0xC5000000 [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem07}]
set_property range 128K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem07}]
assign_bd_address [get_bd_addr_segs {block2_ab/bram_ctrl_outblk/S_AXI/Mem0 }]
assign_bd_address [get_bd_addr_segs {block3_b/bram_ctrl_in_blk/S_AXI/Mem0 }]
set_property offset 0xC7000000 [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem08}]
assign_bd_address [get_bd_addr_segs {block3_ab/bram_ctrl_outblk/S_AXI/Mem0 }]
set_property range 128K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_outblk_Mem03}]
set_property range 128K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_in_blk_Mem08}]
set_property range 128K [get_bd_addr_segs {axi_cdma_0/Data/SEG_bram_ctrl_outblk_Mem06}]
save_bd_design
delete_bd_objs [get_bd_addr_segs bmm_top_3/Data/SEG_bram_ctrl_in_blk_Mem03] [get_bd_addr_segs bmm_top_3/Data/SEG_bram_ctrl_outblk_Mem0]
set_property offset 0xC7000000 [get_bd_addr_segs {bmm_top_3/Data/SEG_bram_ctrl_in_blk_Mem04}]
set_property range 128K [get_bd_addr_segs {bmm_top_3/Data/SEG_bram_ctrl_in_blk_Mem04}]
set_property range 128K [get_bd_addr_segs {bmm_top_3/Data/SEG_bram_ctrl_outblk_Mem03}]
delete_bd_objs [get_bd_addr_segs bmm_top_0/Data/SEG_bram_ctrl_in_blk_Mem04] [get_bd_addr_segs bmm_top_0/Data/SEG_bram_ctrl_outblk_Mem03]
set_property offset 0xC1000000 [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_in_blk_Mem03}]
set_property range 128K [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_outblk_Mem0}]
set_property offset 0xC2000000 [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_outblk_Mem0}]
set_property range 128K [get_bd_addr_segs {bmm_top_0/Data/SEG_bram_ctrl_in_blk_Mem03}]
delete_bd_objs [get_bd_addr_segs bmm_top_1/Data/SEG_bram_ctrl_in_blk_Mem01] [get_bd_addr_segs bmm_top_1/Data/SEG_bram_ctrl_outblk_Mem0]
set_property offset 0xC3000000 [get_bd_addr_segs {bmm_top_1/Data/SEG_bram_ctrl_in_blk_Mem02}]
set_property range 128K [get_bd_addr_segs {bmm_top_1/Data/SEG_bram_ctrl_outblk_Mem01}]
set_property offset 0xC4000000 [get_bd_addr_segs {bmm_top_1/Data/SEG_bram_ctrl_outblk_Mem01}]
set_property range 128K [get_bd_addr_segs {bmm_top_1/Data/SEG_bram_ctrl_in_blk_Mem02}]
delete_bd_objs [get_bd_addr_segs bmm_top_2/Data/SEG_bram_ctrl_in_blk_Mem02] [get_bd_addr_segs bmm_top_2/Data/SEG_bram_ctrl_outblk_Mem01]
set_property offset 0xC5000000 [get_bd_addr_segs {bmm_top_2/Data/SEG_bram_ctrl_in_blk_Mem01}]
set_property offset 0xC6000000 [get_bd_addr_segs {bmm_top_2/Data/SEG_bram_ctrl_outblk_Mem0}]
set_property range 128K [get_bd_addr_segs {bmm_top_2/Data/SEG_bram_ctrl_in_blk_Mem01}]
set_property range 128K [get_bd_addr_segs {bmm_top_2/Data/SEG_bram_ctrl_outblk_Mem0}]
save_bd_design
startgroup
endgroup
startgroup
endgroup
startgroup
endgroup
startgroup
endgroup
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name netlist_1
report_utilization -name utilization_1
open_bd_design {/home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd}
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
report_utilization -name utilization_1
export_hardware [get_files /home/raghu/work/projects/dma3/dma3.srcs/sources_1/bd/dma3/dma3.bd] [get_runs impl_1] -bitstream
report_ip_status -name ip_status_1 
