#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Sun Feb 20 02:23:29 2022
# Process ID: 19856
# Current directory: C:/Users/sixpe/Documents/quartus/EE316P3/I2C_ADC/I2C_ADC/I2C_ADC.runs/synth_1
# Command line: vivado.exe -log cora_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cora_wrapper.tcl
# Log file: C:/Users/sixpe/Documents/quartus/EE316P3/I2C_ADC/I2C_ADC/I2C_ADC.runs/synth_1/cora_wrapper.vds
# Journal file: C:/Users/sixpe/Documents/quartus/EE316P3/I2C_ADC/I2C_ADC/I2C_ADC.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cora_wrapper.tcl -notrace
Command: synth_design -top cora_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21100 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 818.215 ; gain = 177.211
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cora_wrapper' [C:/Users/sixpe/Documents/quartus/EE316P3/I2C_ADC/I2C_ADC/I2C_ADC.srcs/sources_1/new/cora_wrapper.vhd:43]
INFO: [Synth 8-3491] module 'i2c_user' declared at 'C:/Users/sixpe/Documents/quartus/EE316P3/I2C_ADC/i2c_user.vhd:6' bound to instance 'Inst_top_level' of component 'I2C_User' [C:/Users/sixpe/Documents/quartus/EE316P3/I2C_ADC/I2C_ADC/I2C_ADC.srcs/sources_1/new/cora_wrapper.vhd:60]
INFO: [Synth 8-638] synthesizing module 'i2c_user' [C:/Users/sixpe/Documents/quartus/EE316P3/I2C_ADC/i2c_user.vhd:18]
	Parameter input_clk bound to: 125000000 - type: integer 
	Parameter bus_clk bound to: 200 - type: integer 
INFO: [Synth 8-3491] module 'i2c_master' declared at 'C:/Users/sixpe/Documents/quartus/EE316P3/I2C_ADC/I2C_Master.vhd:36' bound to instance 'Inst_i2c_master' of component 'i2c_master' [C:/Users/sixpe/Documents/quartus/EE316P3/I2C_ADC/i2c_user.vhd:57]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [C:/Users/sixpe/Documents/quartus/EE316P3/I2C_ADC/I2C_Master.vhd:54]
	Parameter input_clk bound to: 125000000 - type: integer 
	Parameter bus_clk bound to: 200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (1#1) [C:/Users/sixpe/Documents/quartus/EE316P3/I2C_ADC/I2C_Master.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element byteSel_reg was removed.  [C:/Users/sixpe/Documents/quartus/EE316P3/I2C_ADC/i2c_user.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'i2c_user' (2#1) [C:/Users/sixpe/Documents/quartus/EE316P3/I2C_ADC/i2c_user.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'cora_wrapper' (3#1) [C:/Users/sixpe/Documents/quartus/EE316P3/I2C_ADC/I2C_ADC/I2C_ADC.srcs/sources_1/new/cora_wrapper.vhd:43]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port user_dio[11]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port user_dio[10]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port user_dio[9]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port user_dio[8]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port user_dio[7]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port user_dio[6]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port user_dio[5]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port user_dio[4]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port user_dio[3]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port user_dio[2]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port user_dio[1]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port user_dio[0]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port jb[7]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port jb[6]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port jb[5]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port jb[4]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port jb[1]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port jb[0]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port btn[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 881.625 ; gain = 240.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 881.625 ; gain = 240.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 881.625 ; gain = 240.621
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/sixpe/Documents/quartus/EE316P3/I2C_ADC/Cora-Z7-10-Master.xdc]
CRITICAL WARNING: [Netlist 29-75] Setting 'PULLUP' property on 'net' objects from input source 'XDC' is not supported. [C:/Users/sixpe/Documents/quartus/EE316P3/I2C_ADC/Cora-Z7-10-Master.xdc:41]
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Netlist 29-75] Setting 'PULLUP' property on 'net' objects from input source 'XDC' is not supported. [C:/Users/sixpe/Documents/quartus/EE316P3/I2C_ADC/Cora-Z7-10-Master.xdc:42]
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
WARNING: [Vivado 12-584] No ports matched 'user_dio[12]'. [C:/Users/sixpe/Documents/quartus/EE316P3/I2C_ADC/Cora-Z7-10-Master.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sixpe/Documents/quartus/EE316P3/I2C_ADC/Cora-Z7-10-Master.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/sixpe/Documents/quartus/EE316P3/I2C_ADC/Cora-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sixpe/Documents/quartus/EE316P3/I2C_ADC/Cora-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cora_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cora_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1007.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1007.742 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1007.742 ; gain = 366.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1007.742 ; gain = 366.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1007.742 ; gain = 366.738
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'i2c_user'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                        000000001 |                             0000
                   start |                        000000010 |                             0001
                 command |                        000000100 |                             0010
                slv_ack1 |                        000001000 |                             0011
                      wr |                        000010000 |                             0100
                slv_ack2 |                        000100000 |                             0110
                      rd |                        001000000 |                             0101
                mstr_ack |                        010000000 |                             0111
                    stop |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              000 |                              000
                   ready |                              001 |                              001
              data_valid |                              010 |                              010
               busy_high |                              011 |                              011
                  repeat |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'sequential' in module 'i2c_user'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1007.742 ; gain = 366.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2c_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 3     
Module i2c_user 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port user_dio[11]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port user_dio[10]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port user_dio[9]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port user_dio[8]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port user_dio[7]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port user_dio[6]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port user_dio[5]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port user_dio[4]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port user_dio[3]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port user_dio[2]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port user_dio[1]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port user_dio[0]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port jb[7]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port jb[6]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port jb[5]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port jb[4]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port jb[1]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port jb[0]
WARNING: [Synth 8-3331] design cora_wrapper has unconnected port btn[1]
INFO: [Synth 8-3886] merging instance 'Inst_top_level/Inst_i2c_master/data_tx_reg[7]' (FDE) to 'Inst_top_level/Inst_i2c_master/data_tx_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_top_level/Inst_i2c_master/data_tx_reg[6]' (FDE) to 'Inst_top_level/Inst_i2c_master/data_tx_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_top_level/Inst_i2c_master/data_tx_reg[5]' (FDE) to 'Inst_top_level/Inst_i2c_master/data_tx_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_top_level/Inst_i2c_master/data_tx_reg[4]' (FDE) to 'Inst_top_level/Inst_i2c_master/data_tx_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_top_level/Inst_i2c_master/data_tx_reg[3]' (FDE) to 'Inst_top_level/Inst_i2c_master/data_tx_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_top_level/Inst_i2c_master/data_tx_reg[2]' (FDE) to 'Inst_top_level/Inst_i2c_master/addr_rw_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_top_level/Inst_i2c_master/data_tx_reg[1]' (FDE) to 'Inst_top_level/Inst_i2c_master/data_tx_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_top_level/Inst_i2c_master/data_tx_reg[0]' (FDE) to 'Inst_top_level/Inst_i2c_master/addr_rw_reg[4]'
INFO: [Synth 8-3886] merging instance 'Inst_top_level/Inst_i2c_master/addr_rw_reg[6]' (FDE) to 'Inst_top_level/Inst_i2c_master/addr_rw_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_top_level/Inst_i2c_master/addr_rw_reg[7]' (FDE) to 'Inst_top_level/Inst_i2c_master/addr_rw_reg[4]'
INFO: [Synth 8-3886] merging instance 'Inst_top_level/Inst_i2c_master/addr_rw_reg[1]' (FDE) to 'Inst_top_level/Inst_i2c_master/addr_rw_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_top_level/Inst_i2c_master/addr_rw_reg[2]' (FDE) to 'Inst_top_level/Inst_i2c_master/addr_rw_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_top_level/Inst_i2c_master/addr_rw_reg[3]' (FDE) to 'Inst_top_level/Inst_i2c_master/addr_rw_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Inst_top_level/Inst_i2c_master/addr_rw_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_top_level/Inst_i2c_master/addr_rw_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1007.742 ; gain = 366.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1007.742 ; gain = 366.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1009.270 ; gain = 368.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1009.270 ; gain = 368.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1016.848 ; gain = 375.844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1016.848 ; gain = 375.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1016.848 ; gain = 375.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1016.848 ; gain = 375.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1016.848 ; gain = 375.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1016.848 ; gain = 375.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     3|
|4     |LUT2   |    29|
|5     |LUT3   |    12|
|6     |LUT4   |    13|
|7     |LUT5   |    17|
|8     |LUT6   |    34|
|9     |FDCE   |    38|
|10    |FDPE   |     6|
|11    |FDRE   |    18|
|12    |IBUF   |     2|
|13    |IOBUF  |     2|
|14    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-----------+------+
|      |Instance            |Module     |Cells |
+------+--------------------+-----------+------+
|1     |top                 |           |   188|
|2     |  Inst_top_level    |i2c_user   |   175|
|3     |    Inst_i2c_master |i2c_master |   167|
+------+--------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1016.848 ; gain = 375.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1016.848 ; gain = 249.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1016.848 ; gain = 375.844
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1025.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 40 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 1025.609 ; gain = 647.324
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1025.609 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/sixpe/Documents/quartus/EE316P3/I2C_ADC/I2C_ADC/I2C_ADC.runs/synth_1/cora_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cora_wrapper_utilization_synth.rpt -pb cora_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 20 02:24:25 2022...
