module J_K_FLIP_FLOP(J,K,clk,q,qbar);
input wire J,K,clk;
output reg q;
output qbar;

always@(posedge clk)begin
case({J,K})
    2'b00:q<=q; // no change
	 2'b01:q<=1'b0; //reset
	 2'b10:q<=1'b1; //set
	 2'b11:q<=~q; //toggle
endcase
end

assign qbar =~q;
endmodule
