    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; LED
LED__0__DR EQU CYREG_GPIO_PRT4_DR
LED__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
LED__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
LED__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
LED__0__HSIOM_MASK EQU 0x000000F0
LED__0__HSIOM_SHIFT EQU 4
LED__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED__0__INTR EQU CYREG_GPIO_PRT4_INTR
LED__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_GPIO_PRT4_PC
LED__0__PC2 EQU CYREG_GPIO_PRT4_PC2
LED__0__PORT EQU 4
LED__0__PS EQU CYREG_GPIO_PRT4_PS
LED__0__SHIFT EQU 1
LED__DR EQU CYREG_GPIO_PRT4_DR
LED__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
LED__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
LED__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
LED__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED__INTR EQU CYREG_GPIO_PRT4_INTR
LED__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED__INTSTAT EQU CYREG_GPIO_PRT4_INTR
LED__MASK EQU 0x02
LED__PC EQU CYREG_GPIO_PRT4_PC
LED__PC2 EQU CYREG_GPIO_PRT4_PC2
LED__PORT EQU 4
LED__PS EQU CYREG_GPIO_PRT4_PS
LED__SHIFT EQU 1

; Pin_1
Pin_1__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_1__0__HSIOM_MASK EQU 0xF0000000
Pin_1__0__HSIOM_SHIFT EQU 28
Pin_1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_1__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_1__0__MASK EQU 0x80
Pin_1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_1__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_1__0__PORT EQU 3
Pin_1__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_1__0__SHIFT EQU 7
Pin_1__DR EQU CYREG_GPIO_PRT3_DR
Pin_1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_1__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_1__MASK EQU 0x80
Pin_1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_1__PC EQU CYREG_GPIO_PRT3_PC
Pin_1__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_1__PORT EQU 3
Pin_1__PS EQU CYREG_GPIO_PRT3_PS
Pin_1__SHIFT EQU 7

; Pin_2
Pin_2__0__DR EQU CYREG_GPIO_PRT0_DR
Pin_2__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_2__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_2__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_2__0__HSIOM_MASK EQU 0x000F0000
Pin_2__0__HSIOM_SHIFT EQU 16
Pin_2__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_2__0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_2__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_2__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_2__0__MASK EQU 0x10
Pin_2__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_2__0__OUT_SEL_SHIFT EQU 8
Pin_2__0__OUT_SEL_VAL EQU 3
Pin_2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_2__0__PC EQU CYREG_GPIO_PRT0_PC
Pin_2__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_2__0__PORT EQU 0
Pin_2__0__PS EQU CYREG_GPIO_PRT0_PS
Pin_2__0__SHIFT EQU 4
Pin_2__DR EQU CYREG_GPIO_PRT0_DR
Pin_2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_2__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_2__MASK EQU 0x10
Pin_2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_2__PC EQU CYREG_GPIO_PRT0_PC
Pin_2__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_2__PORT EQU 0
Pin_2__PS EQU CYREG_GPIO_PRT0_PS
Pin_2__SHIFT EQU 4

; PS_MODE
PS_MODE__0__DR EQU CYREG_GPIO_PRT5_DR
PS_MODE__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
PS_MODE__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
PS_MODE__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
PS_MODE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
PS_MODE__0__HSIOM_MASK EQU 0x0000000F
PS_MODE__0__HSIOM_SHIFT EQU 0
PS_MODE__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
PS_MODE__0__INTR EQU CYREG_GPIO_PRT5_INTR
PS_MODE__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
PS_MODE__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
PS_MODE__0__MASK EQU 0x01
PS_MODE__0__PC EQU CYREG_GPIO_PRT5_PC
PS_MODE__0__PC2 EQU CYREG_GPIO_PRT5_PC2
PS_MODE__0__PORT EQU 5
PS_MODE__0__PS EQU CYREG_GPIO_PRT5_PS
PS_MODE__0__SHIFT EQU 0
PS_MODE__DR EQU CYREG_GPIO_PRT5_DR
PS_MODE__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
PS_MODE__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
PS_MODE__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
PS_MODE__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
PS_MODE__INTR EQU CYREG_GPIO_PRT5_INTR
PS_MODE__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
PS_MODE__INTSTAT EQU CYREG_GPIO_PRT5_INTR
PS_MODE__MASK EQU 0x01
PS_MODE__PC EQU CYREG_GPIO_PRT5_PC
PS_MODE__PC2 EQU CYREG_GPIO_PRT5_PC2
PS_MODE__PORT EQU 5
PS_MODE__PS EQU CYREG_GPIO_PRT5_PS
PS_MODE__SHIFT EQU 0

; ADC_SAR_Seq_cy_psoc4_sar
ADC_SAR_Seq_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_SAR_Seq_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_Seq_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_Seq_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_Seq_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_SAR_Seq_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING

; ADC_SAR_Seq_cy_psoc4_sarmux_8
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_0_PIN EQU 7
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_1_PIN EQU 2
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_1_PORT EQU 7
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_Seq_cy_psoc4_sarmux_8__VNEG EQU 0

; ADC_SAR_Seq_intClock
ADC_SAR_Seq_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
ADC_SAR_Seq_intClock__DIV_ID EQU 0x00000040
ADC_SAR_Seq_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
ADC_SAR_Seq_intClock__PA_DIV_ID EQU 0x000000FF

; ADC_SAR_Seq_IRQ
ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_Seq_IRQ__INTC_MASK EQU 0x8000
ADC_SAR_Seq_IRQ__INTC_NUMBER EQU 15
ADC_SAR_Seq_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_Seq_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_Seq_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_Seq_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E50119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_RTC_SOURCE_DIV EQU 524288
CYDEV_RTC_SOURCE_WDT EQU 2
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYDEV_WDT2_DIV EQU 524288
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
