#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Dec  6 15:51:16 2024
# Process ID: 5202
# Current directory: /home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/vivado.log
# Journal file: /home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/vivado.jou
# Running On        :eecs-digital-45
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :AMD Ryzen 7 2700X Eight-Core Processor
# CPU Frequency     :2200.000 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16688 MB
# Swap memory       :4294 MB
# Total Virtual     :20983 MB
# Available Virtual :19949 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
read_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1390.293 ; gain = 37.840 ; free physical = 13023 ; free virtual = 18691
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip
blk_mem_gen_0
# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/project_1.gen/sources_1/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
# synth_ip [get_ips]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/project_1.gen/sources_1/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top blk_mem_gen_0 -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5222
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2244.621 ; gain = 411.715 ; free physical = 11820 ; free virtual = 17557
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/project_1.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 57600 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 57600 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 57600 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 57600 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 24 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 8 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     33.457774 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_8' declared at '/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/project_1.gen/sources_1/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_8' [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/project_1.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (0#1) [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/project_1.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_RST[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_LAT_RST in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_REGCE[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[15] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[14] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[13] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[12] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[11] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[10] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[9] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[8] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[7] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[6] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[5] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[4] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[3] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[2] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[1] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[511] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[510] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[509] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[508] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[507] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2551.098 ; gain = 718.191 ; free physical = 11496 ; free virtual = 17234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2551.098 ; gain = 718.191 ; free physical = 11496 ; free virtual = 17234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2551.098 ; gain = 718.191 ; free physical = 11496 ; free virtual = 17234
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2551.098 ; gain = 0.000 ; free physical = 11496 ; free virtual = 17234
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2647.145 ; gain = 0.000 ; free physical = 11496 ; free virtual = 17234
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2647.145 ; gain = 0.000 ; free physical = 11496 ; free virtual = 17234
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2647.145 ; gain = 814.238 ; free physical = 11488 ; free virtual = 17226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2647.145 ; gain = 814.238 ; free physical = 11488 ; free virtual = 17226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2647.145 ; gain = 814.238 ; free physical = 11488 ; free virtual = 17226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2647.145 ; gain = 814.238 ; free physical = 11488 ; free virtual = 17227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2647.145 ; gain = 814.238 ; free physical = 11489 ; free virtual = 17228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2647.145 ; gain = 814.238 ; free physical = 11498 ; free virtual = 17238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2647.145 ; gain = 814.238 ; free physical = 11498 ; free virtual = 17238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2647.145 ; gain = 814.238 ; free physical = 11498 ; free virtual = 17238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2647.145 ; gain = 814.238 ; free physical = 11504 ; free virtual = 17244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2647.145 ; gain = 814.238 ; free physical = 11504 ; free virtual = 17244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2647.145 ; gain = 814.238 ; free physical = 11505 ; free virtual = 17244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2647.145 ; gain = 814.238 ; free physical = 11505 ; free virtual = 17244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2647.145 ; gain = 814.238 ; free physical = 11505 ; free virtual = 17244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2647.145 ; gain = 814.238 ; free physical = 11505 ; free virtual = 17244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     2|
|2     |LUT3     |    10|
|3     |LUT4     |     2|
|4     |LUT5     |    30|
|5     |LUT6     |    82|
|6     |MUXF7    |    36|
|7     |MUXF8    |    18|
|8     |RAMB18E1 |     8|
|12    |RAMB36E1 |    24|
|16    |FDRE     |    20|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2647.145 ; gain = 814.238 ; free physical = 11505 ; free virtual = 17244
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 135 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2647.145 ; gain = 718.191 ; free physical = 11505 ; free virtual = 17244
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2647.145 ; gain = 814.238 ; free physical = 11505 ; free virtual = 17244
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2647.145 ; gain = 0.000 ; free physical = 11852 ; free virtual = 17591
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clka. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc:54]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clkb. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc:57]
Finished Parsing XDC File [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2647.145 ; gain = 0.000 ; free physical = 11860 ; free virtual = 17599
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c77b6d5c
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 2647.145 ; gain = 1136.238 ; free physical = 11860 ; free virtual = 17599
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2414.149; main = 2071.435; forked = 493.336
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3711.977; main = 2615.133; forked = 1096.844
INFO: [Coretcl 2-1174] Renamed 66 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2647.145 ; gain = 0.000 ; free physical = 11860 ; free virtual = 17599
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 2647.145 ; gain = 1136.238 ; free physical = 11864 ; free virtual = 17604
INFO: [Common 17-2834] synth_ip peak Physical Memory [PSS] (MB): overall = 2414.149; main = 2073.821; forked = 493.336
INFO: [Common 17-2834] synth_ip peak Virtual Memory [VSS] (MB): overall = 3711.977; main = 2647.148; forked = 1096.844
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11544 ; free virtual = 17284
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'circle_x1s' is used before its declaration [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/top_level.sv:35]
WARNING: [Synth 8-6901] identifier 'circle_x2s' is used before its declaration [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/top_level.sv:35]
WARNING: [Synth 8-6901] identifier 'circle_y1s' is used before its declaration [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/top_level.sv:35]
WARNING: [Synth 8-6901] identifier 'circle_y2s' is used before its declaration [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/top_level.sv:35]
WARNING: [Synth 8-6901] identifier 'circle_red' is used before its declaration [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/top_level.sv:35]
WARNING: [Synth 8-6901] identifier 'circle_green' is used before its declaration [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/top_level.sv:35]
WARNING: [Synth 8-6901] identifier 'circle_blue' is used before its declaration [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/top_level.sv:35]
WARNING: [Synth 8-6901] identifier 'line_x1' is used before its declaration [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/top_level.sv:36]
WARNING: [Synth 8-6901] identifier 'line_x2' is used before its declaration [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/top_level.sv:36]
WARNING: [Synth 8-6901] identifier 'line_y1' is used before its declaration [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/top_level.sv:36]
WARNING: [Synth 8-6901] identifier 'line_y2' is used before its declaration [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/top_level.sv:36]
WARNING: [Synth 8-6901] identifier 'line_red' is used before its declaration [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/top_level.sv:36]
WARNING: [Synth 8-6901] identifier 'line_green' is used before its declaration [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/top_level.sv:36]
WARNING: [Synth 8-6901] identifier 'line_blue' is used before its declaration [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/top_level.sv:36]
WARNING: [Synth 8-6901] identifier 'rect_x1' is used before its declaration [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/top_level.sv:37]
WARNING: [Synth 8-6901] identifier 'rect_x2' is used before its declaration [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/top_level.sv:37]
WARNING: [Synth 8-6901] identifier 'rect_y1' is used before its declaration [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/top_level.sv:37]
WARNING: [Synth 8-6901] identifier 'rect_y2' is used before its declaration [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/top_level.sv:37]
WARNING: [Synth 8-6901] identifier 'rect_red' is used before its declaration [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/top_level.sv:37]
WARNING: [Synth 8-6901] identifier 'rect_green' is used before its declaration [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/top_level.sv:37]
WARNING: [Synth 8-6901] identifier 'rect_blue' is used before its declaration [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/top_level.sv:37]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'draw_circle' [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/draw_circle.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'draw_circle' (0#1) [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/draw_circle.sv:1]
INFO: [Synth 8-6157] synthesizing module 'draw_line' [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/draw_line.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'draw_line' (0#1) [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/draw_line.sv:1]
INFO: [Synth 8-6157] synthesizing module 'draw_rectangle' [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/draw_rectangle.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'draw_rectangle' (0#1) [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/draw_rectangle.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element y_2_reg was removed.  [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/hdl/draw_circle.sv:50]
WARNING: [Synth 8-7129] Port rst_in in module draw_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11550 ; free virtual = 17290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11550 ; free virtual = 17290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11550 ; free virtual = 17290
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11550 ; free virtual = 17290
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11553 ; free virtual = 17293
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11553 ; free virtual = 17293
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11561 ; free virtual = 17300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11561 ; free virtual = 17300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11561 ; free virtual = 17300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11561 ; free virtual = 17302
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'ball' (draw_circle) to 'ball2'
INFO: [Synth 8-223] decloning instance 'ball' (draw_circle) to 'ball3'
INFO: [Synth 8-223] decloning instance 'ball' (draw_circle) to 'ball4'
INFO: [Synth 8-223] decloning instance 'ball' (draw_circle) to 'ball5'
INFO: [Synth 8-223] decloning instance 'ball' (draw_circle) to 'ball6'
INFO: [Synth 8-223] decloning instance 'ball' (draw_circle) to 'ball7'
INFO: [Synth 8-223] decloning instance 'ball' (draw_circle) to 'ball8'
INFO: [Synth 8-223] decloning instance 'line' (draw_line) to 'line2'
INFO: [Synth 8-223] decloning instance 'line' (draw_line) to 'line3'
INFO: [Synth 8-223] decloning instance 'line' (draw_line) to 'line4'
INFO: [Synth 8-223] decloning instance 'line' (draw_line) to 'line5'
INFO: [Synth 8-223] decloning instance 'line' (draw_line) to 'line6'
INFO: [Synth 8-223] decloning instance 'line' (draw_line) to 'line7'
INFO: [Synth 8-223] decloning instance 'rect' (draw_rectangle) to 'rect2'
INFO: [Synth 8-223] decloning instance 'rect' (draw_rectangle) to 'rect3'
INFO: [Synth 8-223] decloning instance 'rect' (draw_rectangle) to 'rect4'
INFO: [Synth 8-223] decloning instance 'rect' (draw_rectangle) to 'rect5'
INFO: [Synth 8-223] decloning instance 'rect' (draw_rectangle) to 'rect6'
INFO: [Synth 8-223] decloning instance 'rect' (draw_rectangle) to 'rect7'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  21 Input   16 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 18    
	               10 Bit    Registers := 13    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   11 Bit        Muxes := 8     
	   2 Input   10 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP radius_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register radius_reg is absorbed into DSP radius_prod_reg.
DSP Report: register radius_reg is absorbed into DSP radius_prod_reg.
DSP Report: register radius_prod_reg is absorbed into DSP radius_prod_reg.
DSP Report: operator radius_prod0 is absorbed into DSP radius_prod_reg.
DSP Report: Generating DSP x_prod_reg, operation Mode is: (A2*B2)'.
DSP Report: register x_diff_reg is absorbed into DSP x_prod_reg.
DSP Report: register x_diff_reg is absorbed into DSP x_prod_reg.
DSP Report: register x_prod_reg is absorbed into DSP x_prod_reg.
DSP Report: operator x_prod0 is absorbed into DSP x_prod_reg.
DSP Report: Generating DSP in_circle1, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register y_diff_reg is absorbed into DSP in_circle1.
DSP Report: register y_diff_reg is absorbed into DSP in_circle1.
DSP Report: register y_prod_reg is absorbed into DSP in_circle1.
DSP Report: operator y_prod0 is absorbed into DSP in_circle1.
DSP Report: operator in_circle1 is absorbed into DSP in_circle1.
DSP Report: Generating DSP slope_mul_2_reg, operation Mode is: (A2*B2)'.
DSP Report: register y_diff_reg is absorbed into DSP slope_mul_2_reg.
DSP Report: register hcount_diff_reg is absorbed into DSP slope_mul_2_reg.
DSP Report: register slope_mul_2_reg is absorbed into DSP slope_mul_2_reg.
DSP Report: operator slope_mul_20 is absorbed into DSP slope_mul_2_reg.
DSP Report: Generating DSP slope_mul_1_reg, operation Mode is: (A2*B2)'.
DSP Report: register vcount_diff_reg is absorbed into DSP slope_mul_1_reg.
DSP Report: register x_diff_reg is absorbed into DSP slope_mul_1_reg.
DSP Report: register slope_mul_1_reg is absorbed into DSP slope_mul_1_reg.
DSP Report: operator slope_mul_10 is absorbed into DSP slope_mul_1_reg.
DSP Report: Generating DSP within_500_less1, operation Mode is: (C:0x1f4)+(A2*B2)'.
DSP Report: register vcount_diff_reg is absorbed into DSP within_500_less1.
DSP Report: register x_diff_reg is absorbed into DSP within_500_less1.
DSP Report: register slope_mul_1_reg is absorbed into DSP within_500_less1.
DSP Report: operator slope_mul_10 is absorbed into DSP within_500_less1.
DSP Report: operator within_500_less1 is absorbed into DSP within_500_less1.
DSP Report: Generating DSP within_500_greater1, operation Mode is: (C:0xfffffffffe0c)+(A2*B2)'.
DSP Report: register x_diff_reg is absorbed into DSP within_500_greater1.
DSP Report: register vcount_diff_reg is absorbed into DSP within_500_greater1.
DSP Report: register slope_mul_1_reg is absorbed into DSP within_500_greater1.
DSP Report: operator slope_mul_10 is absorbed into DSP within_500_greater1.
DSP Report: operator within_500_greater1 is absorbed into DSP within_500_greater1.
WARNING: [Synth 8-7129] Port rst_in in module draw_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11561 ; free virtual = 17306
---------------------------------------------------------------------------------
 Sort Area is  x_prod_reg_0 : 0 0 : 907 1738 : Used 1 time 0
 Sort Area is  x_prod_reg_0 : 0 1 : 831 1738 : Used 1 time 0
 Sort Area is  within_500_greater1_a : 0 0 : 1124 1124 : Used 1 time 0
 Sort Area is  within_500_less1_8 : 0 0 : 1124 1124 : Used 1 time 0
 Sort Area is  slope_mul_1_reg_5 : 0 0 : 1025 1025 : Used 1 time 0
 Sort Area is  slope_mul_2_reg_7 : 0 0 : 1025 1025 : Used 1 time 0
 Sort Area is  radius_prod_reg_3 : 0 0 : 763 763 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                 | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|draw_circle | (A2*B2)'                    | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|draw_circle | (A2*B2)'                    | 11     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|draw_circle | PCIN+(A2*B2)'               | 10     | 10     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|draw_line   | (A2*B2)'                    | 12     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|draw_line   | (A2*B2)'                    | 12     | 11     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|draw_line   | (C:0x1f4)+(A2*B2)'          | 12     | 11     | 10     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|draw_line   | (C:0xfffffffffe0c)+(A2*B2)' | 12     | 11     | 10     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
+------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11569 ; free virtual = 17315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11570 ; free virtual = 17315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11571 ; free virtual = 17316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11574 ; free virtual = 17320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11574 ; free virtual = 17320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11574 ; free virtual = 17320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11574 ; free virtual = 17320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11574 ; free virtual = 17320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11574 ; free virtual = 17320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|draw_circle | (A'*B')'      | 11     | 11     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|draw_circle | PCIN+(A'*B')' | 10     | 10     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|draw_line   | (A'*B')'      | 30     | 18     | -      | -      | 23     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|draw_line   | (A*B')'       | 0      | 18     | -      | -      | 23     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|draw_line   | (C+A*B')'     | 0      | 18     | 9      | -      | 33     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|draw_line   | (C+A*B')'     | 0      | 18     | 48     | -      | 33     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    82|
|3     |DSP48E1 |     6|
|6     |LUT1    |    24|
|7     |LUT2    |   152|
|8     |LUT3    |    55|
|9     |LUT4    |   201|
|10    |LUT5    |     6|
|11    |FDRE    |    68|
|12    |IBUF    |    13|
|13    |OBUF    |    16|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11574 ; free virtual = 17320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11574 ; free virtual = 17320
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11574 ; free virtual = 17320
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11574 ; free virtual = 17320
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11859 ; free virtual = 17604
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 46758046
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 2663.152 ; gain = 16.008 ; free physical = 11860 ; free virtual = 17605
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2359.054; main = 2076.017; forked = 431.598
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3665.770; main = 2647.148; forked = 1018.621
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11860 ; free virtual = 17605
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11860 ; free virtual = 17605
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11860 ; free virtual = 17605
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11860 ; free virtual = 17605
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11860 ; free virtual = 17605
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11858 ; free virtual = 17604
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2663.152 ; gain = 0.000 ; free physical = 11858 ; free virtual = 17604
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/0406b37e4b3e42d2887ccf89748a9cec/ar-crayon-physics/fpga/lab05_copy/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2671.148 ; gain = 7.996 ; free physical = 11841 ; free virtual = 17586
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 15:52:43 2024...
