;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 12, #8
	ADD 100, 90
	ADD 100, 90
	SUB 1, 2
	SUB 1, 2
	ADD -12, 10
	ADD -12, 10
	SUB -9, <-420
	SUB @129, 100
	DJN -921, 600
	SUB @12, 8
	SUB #0, -0
	ADD 290, 0
	SUB 10, 0
	MOV -9, <420
	MOV -9, <420
	SUB @127, -106
	CMP -7, <-420
	DJN -1, @-20
	SUB @127, 106
	SUB @127, 100
	JMP 0, <2
	ADD -12, @80
	MOV 200, @0
	ADD 270, 60
	SUB -9, <-420
	SLT 721, 0
	SUB 0, 42
	SUB @127, 106
	SUB @127, 120
	SUB 712, @12
	SUB 712, @12
	ADD 270, 63
	ADD 210, 60
	MOV -1, <-20
	SUB -7, <-420
	MOV -1, <-20
	ADD 270, 63
	CMP -7, <-420
	ADD 270, 60
	CMP -7, <-420
	CMP -7, <-420
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
