This is a revolving list of tasks that we need to do.  Priorities change constantly.

### Current Items ###
- Get Visual Studio building libbladeRF
- Get gr-osmosdr using async interface
- Get CLI using async interface
- Si5338 MIMO/Expansion clock settings
- Si5338 fractional clock rate generation
- Create and simulate HDL models
- Create IQ correction block for HDL
- Write calibration after FPGA load
- In-band scheduling support

### Future Items ###
- Create signal generator block for HDL
- Create impulse latency RTT mode for HDL
- Create counter mode for HDL
- Store and load default FPGA image in SPI flash