# SVDV_IN01_course
Introduction to HDLs, FPGAs, Synthesis, Verification
Learn SystemVerilog design and simulation through seven digital circuits:
1-bit full adder
N-bit full adder
Combinational ALU
Counter
Parallel to Serial Converter (State machine)
FIR Filter
Matrix-Vector Multiplier
Best practices, gotchas & more
