// As simple as it gets: 1-core system with 2 short processes

sys = {
    cores = {
        simpleCore = {
            type = "Simple";
            dcache = "l1d";
            icache = "l1i";
        };
    };

    lineSize = 64;

    caches = {
        l1d = {
            size = 256;
        };
        l1i = {
            size = 256;
        };
        l2 = {
            caches = 1;
            size = 256;
            children = "l1i|l1d";  // interleave
        };
        l3 = {
            caches = 1;
            size = 2097152;
            children = "l2";
        };
    };
};

sim = {
    phaseLength = 10000;
    // attachDebugger = True;
    schedQuantum = 50;  // switch threads frequently
    procStatsFilter = "l1.*|l2.*|l3";
    printHierarchy = true; 
};

process0 = {
    command = "tests/User_Program/a.out";
};
