






The critical path of our synthesized is through the decoder, the control bit register for execute stage, the mux to choose the first input for the ALU (either Rs data or Rt data), the ALU, and the register to hold the ALU output in the memory stage. The minimum clock cycle is 7.79 ns.

