# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Error: 捁散獳椠⁳敤楮摥മ
# 
#        Unable to replace existing ini file (modelsim.ini).  File can not be renamed.
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/385_lab4_adders_provided_fa20 {C:/intelFPGA_lite/18.1/385_lab4_adders_provided_fa20/fourbit_rp.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:01 on Sep 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/385_lab4_adders_provided_fa20" C:/intelFPGA_lite/18.1/385_lab4_adders_provided_fa20/fourbit_rp.sv 
# ** Error: (vlog-66) Execution of vlib.exe failed. Please check the error log for more details.
# End time: 01:32:01 on Sep 15,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lab4_run_msim_rtl_verilog.do line 8
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/385_lab4_adders_provided_fa20 {C:/intelFPGA_lite/18.1/385_lab4_adders_provided_fa20/fourbit_rp.sv}"
run 2000
# No Design Loaded!
vlog -work C:/intelFPGA_lite/18.1/385_lab4_adders_provided_fa20/simulation/modelsim/rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:36 on Sep 15,2021
# vlog -reportprogress 300 -work C:/intelFPGA_lite/18.1/385_lab4_adders_provided_fa20/simulation/modelsim/rtl_work -refresh -force_refresh 
# End time: 01:32:36 on Sep 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work C:/intelFPGA_lite/18.1/385_lab4_adders_provided_fa20/simulation/modelsim/rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:36 on Sep 15,2021
# vcom -reportprogress 300 -work C:/intelFPGA_lite/18.1/385_lab4_adders_provided_fa20/simulation/modelsim/rtl_work -refresh -force_refresh 
# End time: 01:32:37 on Sep 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
run 
# No Design Loaded!
