INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/17_mux_2x1_using_Buf/17_mux_2x1_using_Buf.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/17_mux_2x1_using_Buf/17_mux_2x1_using_Buf.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/17_mux_2x1_using_Buf/17_mux_2x1_using_Buf.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
