{"Source Block": ["oh/elink/hdl/etx_arbiter.v@74:84@HdlIdDef", "   wire \t   txwr_grant;\n   wire \t   txrr_arb_wait;\n   wire \t   txrd_arb_wait;\n   wire \t   txwr_arb_wait;\n   wire [PW-1:0]   txrd_data;\n   wire [PW-1:0]   txwr_data;\n   wire [PW-1:0]   etx_mux;\n   wire            write_in;\n\n   //##########################################################################\n   //# Insert special control mode in packet\n"], "Clone Blocks": [["oh/elink/hdl/etx_arbiter.v@72:82", "   wire \t   txrr_grant;\n   wire \t   txrd_grant;\n   wire \t   txwr_grant;\n   wire \t   txrr_arb_wait;\n   wire \t   txrd_arb_wait;\n   wire \t   txwr_arb_wait;\n   wire [PW-1:0]   txrd_data;\n   wire [PW-1:0]   txwr_data;\n   wire [PW-1:0]   etx_mux;\n   wire            write_in;\n\n"], ["oh/elink/hdl/etx_arbiter.v@75:85", "   wire \t   txrr_arb_wait;\n   wire \t   txrd_arb_wait;\n   wire \t   txwr_arb_wait;\n   wire [PW-1:0]   txrd_data;\n   wire [PW-1:0]   txwr_data;\n   wire [PW-1:0]   etx_mux;\n   wire            write_in;\n\n   //##########################################################################\n   //# Insert special control mode in packet\n   //##########################################################################\n"], ["oh/elink/hdl/etx_arbiter.v@70:80", "   wire \t   access_in;   \n   wire [PW-1:0]   etx_packet_mux;\n   wire \t   txrr_grant;\n   wire \t   txrd_grant;\n   wire \t   txwr_grant;\n   wire \t   txrr_arb_wait;\n   wire \t   txrd_arb_wait;\n   wire \t   txwr_arb_wait;\n   wire [PW-1:0]   txrd_data;\n   wire [PW-1:0]   txwr_data;\n   wire [PW-1:0]   etx_mux;\n"], ["oh/elink/hdl/etx_arbiter.v@66:76", "   \n   //wires  \n   wire [3:0] \t   txrd_ctrlmode;\n   wire [3:0] \t   txwr_ctrlmode;\n   wire \t   access_in;   \n   wire [PW-1:0]   etx_packet_mux;\n   wire \t   txrr_grant;\n   wire \t   txrd_grant;\n   wire \t   txwr_grant;\n   wire \t   txrr_arb_wait;\n   wire \t   txrd_arb_wait;\n"], ["oh/elink/hdl/etx_arbiter.v@73:83", "   wire \t   txrd_grant;\n   wire \t   txwr_grant;\n   wire \t   txrr_arb_wait;\n   wire \t   txrd_arb_wait;\n   wire \t   txwr_arb_wait;\n   wire [PW-1:0]   txrd_data;\n   wire [PW-1:0]   txwr_data;\n   wire [PW-1:0]   etx_mux;\n   wire            write_in;\n\n   //##########################################################################\n"], ["oh/elink/hdl/etx_arbiter.v@76:86", "   wire \t   txrd_arb_wait;\n   wire \t   txwr_arb_wait;\n   wire [PW-1:0]   txrd_data;\n   wire [PW-1:0]   txwr_data;\n   wire [PW-1:0]   etx_mux;\n   wire            write_in;\n\n   //##########################################################################\n   //# Insert special control mode in packet\n   //##########################################################################\n   assign txrd_ctrlmode[3:0] =  ctrlmode_bypass ?  ctrlmode[3:0] : \n"], ["oh/elink/hdl/axi_elink.v@207:217", "   wire [PW-1:0]\ttxrd_packet;\t\t// From esaxi of esaxi.v\n   wire\t\t\ttxrd_wait;\t\t// From elink of elink.v\n   wire\t\t\ttxrr_access;\t\t// From emaxi of emaxi.v\n   wire [PW-1:0]\ttxrr_packet;\t\t// From emaxi of emaxi.v\n   wire\t\t\ttxrr_wait;\t\t// From elink of elink.v\n   wire\t\t\ttxwr_access;\t\t// From esaxi of esaxi.v\n   wire [PW-1:0]\ttxwr_packet;\t\t// From esaxi of esaxi.v\n   wire\t\t\ttxwr_wait;\t\t// From elink of elink.v\n   // End of automatics\n\n     \n"], ["oh/elink/hdl/etx_arbiter.v@69:79", "   wire [3:0] \t   txwr_ctrlmode;\n   wire \t   access_in;   \n   wire [PW-1:0]   etx_packet_mux;\n   wire \t   txrr_grant;\n   wire \t   txrd_grant;\n   wire \t   txwr_grant;\n   wire \t   txrr_arb_wait;\n   wire \t   txrd_arb_wait;\n   wire \t   txwr_arb_wait;\n   wire [PW-1:0]   txrd_data;\n   wire [PW-1:0]   txwr_data;\n"], ["oh/elink/hdl/etx_arbiter.v@71:81", "   wire [PW-1:0]   etx_packet_mux;\n   wire \t   txrr_grant;\n   wire \t   txrd_grant;\n   wire \t   txwr_grant;\n   wire \t   txrr_arb_wait;\n   wire \t   txrd_arb_wait;\n   wire \t   txwr_arb_wait;\n   wire [PW-1:0]   txrd_data;\n   wire [PW-1:0]   txwr_data;\n   wire [PW-1:0]   etx_mux;\n   wire            write_in;\n"]], "Diff Content": {"Delete": [[79, "   wire [PW-1:0]   txwr_data;\n"]], "Add": [[79, "   wire [PW-1:0]   txrd_splice_packet;\n"], [79, "   wire [PW-1:0]   txwr_splice_packet;\n"]]}}