library ieee;
use ieee.std_logic_1164.all;
library work;
use work.components.all;

entity comparator is

	generic map(tag_size : integer := 5);
	port map(tag_num : integer := 16);
	
end entity;