INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/YCrCb_conv/YCrCb_conv.srcs/sources_1/new/YCrCb_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module YCrCb_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/YCrCb_conv/YCrCb_conv.srcs/sources_1/new/YCrCb_submod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module YCrCb_submod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/YCrCb_conv/YCrCb_conv.srcs/sources_1/imports/new/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/YCrCb_conv/YCrCb_conv.srcs/sources_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/YCrCb_conv/YCrCb_conv.srcs/sources_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/YCrCb_conv/YCrCb_conv.srcs/sources_1/imports/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/YCrCb_conv/YCrCb_conv.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/YCrCb_conv/YCrCb_conv.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
