ARM GAS  /tmp/cc96L2bE.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.cpp"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.cpp"
  20              		.section	.text._ZL12MX_GPIO_Initv,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	_ZL12MX_GPIO_Initv:
  27              		.fnstart
  28              	.LFB132:
   1:Core/Src/main.cpp **** /* USER CODE BEGIN Header */
   2:Core/Src/main.cpp **** /**
   3:Core/Src/main.cpp ****   ******************************************************************************
   4:Core/Src/main.cpp ****   * @file           : main.c
   5:Core/Src/main.cpp ****   * @brief          : Main program body
   6:Core/Src/main.cpp ****   ******************************************************************************
   7:Core/Src/main.cpp ****   * @attention
   8:Core/Src/main.cpp ****   *
   9:Core/Src/main.cpp ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.cpp ****   * All rights reserved.
  11:Core/Src/main.cpp ****   *
  12:Core/Src/main.cpp ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.cpp ****   * in the root directory of this software component.
  14:Core/Src/main.cpp ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.cpp ****   *
  16:Core/Src/main.cpp ****   ******************************************************************************
  17:Core/Src/main.cpp ****   */
  18:Core/Src/main.cpp **** /* USER CODE END Header */
  19:Core/Src/main.cpp **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.cpp **** #include "main.h"
  21:Core/Src/main.cpp **** 
  22:Core/Src/main.cpp **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.cpp **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.cpp **** 
  25:Core/Src/main.cpp **** /* USER CODE END Includes */
  26:Core/Src/main.cpp **** 
  27:Core/Src/main.cpp **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.cpp **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.cpp **** 
  30:Core/Src/main.cpp **** /* USER CODE END PTD */
ARM GAS  /tmp/cc96L2bE.s 			page 2


  31:Core/Src/main.cpp **** 
  32:Core/Src/main.cpp **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.cpp **** /* USER CODE BEGIN PD */
  34:Core/Src/main.cpp **** 
  35:Core/Src/main.cpp **** /* USER CODE END PD */
  36:Core/Src/main.cpp **** 
  37:Core/Src/main.cpp **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.cpp **** /* USER CODE BEGIN PM */
  39:Core/Src/main.cpp **** 
  40:Core/Src/main.cpp **** /* USER CODE END PM */
  41:Core/Src/main.cpp **** 
  42:Core/Src/main.cpp **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.cpp **** 
  44:Core/Src/main.cpp **** /* USER CODE BEGIN PV */
  45:Core/Src/main.cpp **** 
  46:Core/Src/main.cpp **** /* USER CODE END PV */
  47:Core/Src/main.cpp **** 
  48:Core/Src/main.cpp **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/main.cpp **** void SystemClock_Config(void);
  50:Core/Src/main.cpp **** static void MX_GPIO_Init(void);
  51:Core/Src/main.cpp **** /* USER CODE BEGIN PFP */
  52:Core/Src/main.cpp **** 
  53:Core/Src/main.cpp **** /* USER CODE END PFP */
  54:Core/Src/main.cpp **** 
  55:Core/Src/main.cpp **** /* Private user code ---------------------------------------------------------*/
  56:Core/Src/main.cpp **** /* USER CODE BEGIN 0 */
  57:Core/Src/main.cpp **** 
  58:Core/Src/main.cpp **** /* USER CODE END 0 */
  59:Core/Src/main.cpp **** 
  60:Core/Src/main.cpp **** /**
  61:Core/Src/main.cpp ****   * @brief  The application entry point.
  62:Core/Src/main.cpp ****   * @retval int
  63:Core/Src/main.cpp ****   */
  64:Core/Src/main.cpp **** int main(void)
  65:Core/Src/main.cpp **** {
  66:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
  67:Core/Src/main.cpp **** 
  68:Core/Src/main.cpp ****   /* USER CODE END 1 */
  69:Core/Src/main.cpp **** 
  70:Core/Src/main.cpp ****   /* MCU Configuration--------------------------------------------------------*/
  71:Core/Src/main.cpp **** 
  72:Core/Src/main.cpp ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  73:Core/Src/main.cpp ****   HAL_Init();
  74:Core/Src/main.cpp **** 
  75:Core/Src/main.cpp ****   /* USER CODE BEGIN Init */
  76:Core/Src/main.cpp **** 
  77:Core/Src/main.cpp ****   /* USER CODE END Init */
  78:Core/Src/main.cpp **** 
  79:Core/Src/main.cpp ****   /* Configure the system clock */
  80:Core/Src/main.cpp ****   SystemClock_Config();
  81:Core/Src/main.cpp **** 
  82:Core/Src/main.cpp ****   /* USER CODE BEGIN SysInit */
  83:Core/Src/main.cpp **** 
  84:Core/Src/main.cpp ****   /* USER CODE END SysInit */
  85:Core/Src/main.cpp **** 
  86:Core/Src/main.cpp ****   /* Initialize all configured peripherals */
  87:Core/Src/main.cpp ****   MX_GPIO_Init();
ARM GAS  /tmp/cc96L2bE.s 			page 3


  88:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
  89:Core/Src/main.cpp **** 
  90:Core/Src/main.cpp ****   /* USER CODE END 2 */
  91:Core/Src/main.cpp **** 
  92:Core/Src/main.cpp ****   /* Infinite loop */
  93:Core/Src/main.cpp ****   /* USER CODE BEGIN WHILE */
  94:Core/Src/main.cpp ****   while (1)
  95:Core/Src/main.cpp ****   {
  96:Core/Src/main.cpp ****     /* USER CODE END WHILE */
  97:Core/Src/main.cpp **** 
  98:Core/Src/main.cpp ****     /* USER CODE BEGIN 3 */
  99:Core/Src/main.cpp ****   }
 100:Core/Src/main.cpp ****   /* USER CODE END 3 */
 101:Core/Src/main.cpp **** }
 102:Core/Src/main.cpp **** 
 103:Core/Src/main.cpp **** /**
 104:Core/Src/main.cpp ****   * @brief System Clock Configuration
 105:Core/Src/main.cpp ****   * @retval None
 106:Core/Src/main.cpp ****   */
 107:Core/Src/main.cpp **** void SystemClock_Config(void)
 108:Core/Src/main.cpp **** {
 109:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 110:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 111:Core/Src/main.cpp **** 
 112:Core/Src/main.cpp ****   /** Configure the main internal regulator output voltage
 113:Core/Src/main.cpp ****   */
 114:Core/Src/main.cpp ****   __HAL_RCC_PWR_CLK_ENABLE();
 115:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 116:Core/Src/main.cpp **** 
 117:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 118:Core/Src/main.cpp ****   * in the RCC_OscInitTypeDef structure.
 119:Core/Src/main.cpp ****   */
 120:Core/Src/main.cpp ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 121:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 122:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 123:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 124:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 125:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 8;
 126:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 96;
 127:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 128:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 129:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 130:Core/Src/main.cpp ****   {
 131:Core/Src/main.cpp ****     Error_Handler();
 132:Core/Src/main.cpp ****   }
 133:Core/Src/main.cpp **** 
 134:Core/Src/main.cpp ****   /** Initializes the CPU, AHB and APB buses clocks
 135:Core/Src/main.cpp ****   */
 136:Core/Src/main.cpp ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 137:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 138:Core/Src/main.cpp ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 139:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 140:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 141:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 142:Core/Src/main.cpp **** 
 143:Core/Src/main.cpp ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 144:Core/Src/main.cpp ****   {
ARM GAS  /tmp/cc96L2bE.s 			page 4


 145:Core/Src/main.cpp ****     Error_Handler();
 146:Core/Src/main.cpp ****   }
 147:Core/Src/main.cpp **** }
 148:Core/Src/main.cpp **** 
 149:Core/Src/main.cpp **** /**
 150:Core/Src/main.cpp ****   * @brief GPIO Initialization Function
 151:Core/Src/main.cpp ****   * @param None
 152:Core/Src/main.cpp ****   * @retval None
 153:Core/Src/main.cpp ****   */
 154:Core/Src/main.cpp **** static void MX_GPIO_Init(void)
 155:Core/Src/main.cpp **** {
  29              		.loc 1 155 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
 156:Core/Src/main.cpp **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 157:Core/Src/main.cpp **** /* USER CODE END MX_GPIO_Init_1 */
 158:Core/Src/main.cpp **** 
 159:Core/Src/main.cpp ****   /* GPIO Ports Clock Enable */
 160:Core/Src/main.cpp ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  37              		.loc 1 160 3 view .LVU1
  38              	.LBB4:
  39              		.loc 1 160 3 view .LVU2
  40 0002 0023     		movs	r3, #0
  41 0004 0193     		str	r3, [sp, #4]
  42              		.loc 1 160 3 view .LVU3
  43 0006 064B     		ldr	r3, .L3
  44 0008 1A6B     		ldr	r2, [r3, #48]
  45 000a 42F08002 		orr	r2, r2, #128
  46 000e 1A63     		str	r2, [r3, #48]
  47              		.loc 1 160 3 view .LVU4
  48 0010 1B6B     		ldr	r3, [r3, #48]
  49 0012 03F08003 		and	r3, r3, #128
  50 0016 0193     		str	r3, [sp, #4]
  51              		.loc 1 160 3 view .LVU5
  52 0018 019B     		ldr	r3, [sp, #4]
  53              	.LBE4:
  54              		.loc 1 160 3 view .LVU6
 161:Core/Src/main.cpp **** 
 162:Core/Src/main.cpp **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 163:Core/Src/main.cpp **** /* USER CODE END MX_GPIO_Init_2 */
 164:Core/Src/main.cpp **** }
  55              		.loc 1 164 1 is_stmt 0 view .LVU7
  56 001a 02B0     		add	sp, sp, #8
  57              	.LCFI1:
  58              		.cfi_def_cfa_offset 0
  59              		@ sp needed
  60 001c 7047     		bx	lr
  61              	.L4:
  62 001e 00BF     		.align	2
  63              	.L3:
  64 0020 00380240 		.word	1073887232
  65              		.cfi_endproc
ARM GAS  /tmp/cc96L2bE.s 			page 5


  66              	.LFE132:
  67              		.cantunwind
  68              		.fnend
  70              		.section	.text.Error_Handler,"ax",%progbits
  71              		.align	1
  72              		.global	Error_Handler
  73              		.syntax unified
  74              		.thumb
  75              		.thumb_func
  77              	Error_Handler:
  78              		.fnstart
  79              	.LFB133:
 165:Core/Src/main.cpp **** 
 166:Core/Src/main.cpp **** /* USER CODE BEGIN 4 */
 167:Core/Src/main.cpp **** 
 168:Core/Src/main.cpp **** /* USER CODE END 4 */
 169:Core/Src/main.cpp **** 
 170:Core/Src/main.cpp **** /**
 171:Core/Src/main.cpp ****   * @brief  This function is executed in case of error occurrence.
 172:Core/Src/main.cpp ****   * @retval None
 173:Core/Src/main.cpp ****   */
 174:Core/Src/main.cpp **** void Error_Handler(void)
 175:Core/Src/main.cpp **** {
  80              		.loc 1 175 1 is_stmt 1 view -0
  81              		.cfi_startproc
  82              		@ Volatile: function does not return.
  83              		@ args = 0, pretend = 0, frame = 0
  84              		@ frame_needed = 0, uses_anonymous_args = 0
  85              		@ link register save eliminated.
 176:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 177:Core/Src/main.cpp ****   /* User can add his own implementation to report the HAL error return state */
 178:Core/Src/main.cpp ****   __disable_irq();
  86              		.loc 1 178 3 view .LVU9
  87              	.LBB5:
  88              	.LBI5:
  89              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
ARM GAS  /tmp/cc96L2bE.s 			page 6


  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
ARM GAS  /tmp/cc96L2bE.s 			page 7


  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc96L2bE.s 			page 8


 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  90              		.loc 2 140 27 view .LVU10
  91              	.LBB6:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  92              		.loc 2 142 3 view .LVU11
  93              		.syntax unified
  94              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  95 0000 72B6     		cpsid i
  96              	@ 0 "" 2
  97              		.thumb
  98              		.syntax unified
  99              	.L6:
 100              	.LBE6:
 101              	.LBE5:
 179:Core/Src/main.cpp ****   while (1)
 102              		.loc 1 179 3 discriminator 1 view .LVU12
 103              		.loc 1 179 3 discriminator 1 view .LVU13
 104 0002 FEE7     		b	.L6
 105              		.cfi_endproc
 106              	.LFE133:
 107              		.cantunwind
 108              		.fnend
 110              		.section	.text._Z18SystemClock_Configv,"ax",%progbits
 111              		.align	1
 112              		.global	_Z18SystemClock_Configv
 113              		.syntax unified
 114              		.thumb
 115              		.thumb_func
 117              	_Z18SystemClock_Configv:
 118              		.fnstart
 119              	.LFB131:
 108:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 120              		.loc 1 108 1 view -0
 121              		.cfi_startproc
 122              		@ args = 0, pretend = 0, frame = 80
 123              		@ frame_needed = 0, uses_anonymous_args = 0
 124 0000 00B5     		push	{lr}
 125              		.save {lr}
 126              	.LCFI2:
 127              		.cfi_def_cfa_offset 4
 128              		.cfi_offset 14, -4
 129              		.pad #84
 130 0002 95B0     		sub	sp, sp, #84
 131              	.LCFI3:
 132              		.cfi_def_cfa_offset 88
 109:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 133              		.loc 1 109 3 view .LVU15
 109:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 134              		.loc 1 109 22 is_stmt 0 view .LVU16
 135 0004 3022     		movs	r2, #48
 136 0006 0021     		movs	r1, #0
 137 0008 08A8     		add	r0, sp, #32
ARM GAS  /tmp/cc96L2bE.s 			page 9


 138 000a FFF7FEFF 		bl	memset
 139              	.LVL0:
 110:Core/Src/main.cpp **** 
 140              		.loc 1 110 3 is_stmt 1 view .LVU17
 110:Core/Src/main.cpp **** 
 141              		.loc 1 110 22 is_stmt 0 view .LVU18
 142 000e 0023     		movs	r3, #0
 143 0010 0393     		str	r3, [sp, #12]
 144 0012 0493     		str	r3, [sp, #16]
 145 0014 0593     		str	r3, [sp, #20]
 146 0016 0693     		str	r3, [sp, #24]
 147 0018 0793     		str	r3, [sp, #28]
 114:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 148              		.loc 1 114 3 is_stmt 1 view .LVU19
 149              	.LBB7:
 114:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 150              		.loc 1 114 3 view .LVU20
 151 001a 0193     		str	r3, [sp, #4]
 114:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 152              		.loc 1 114 3 view .LVU21
 153 001c 1E4A     		ldr	r2, .L13
 154 001e 116C     		ldr	r1, [r2, #64]
 155 0020 41F08051 		orr	r1, r1, #268435456
 156 0024 1164     		str	r1, [r2, #64]
 114:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 157              		.loc 1 114 3 view .LVU22
 158 0026 126C     		ldr	r2, [r2, #64]
 159 0028 02F08052 		and	r2, r2, #268435456
 160 002c 0192     		str	r2, [sp, #4]
 114:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 161              		.loc 1 114 3 view .LVU23
 162 002e 019A     		ldr	r2, [sp, #4]
 163              	.LBE7:
 114:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 164              		.loc 1 114 3 view .LVU24
 115:Core/Src/main.cpp **** 
 165              		.loc 1 115 3 view .LVU25
 166              	.LBB8:
 115:Core/Src/main.cpp **** 
 167              		.loc 1 115 3 view .LVU26
 168 0030 0293     		str	r3, [sp, #8]
 115:Core/Src/main.cpp **** 
 169              		.loc 1 115 3 view .LVU27
 170 0032 1A4A     		ldr	r2, .L13+4
 171 0034 1168     		ldr	r1, [r2]
 172 0036 41F44041 		orr	r1, r1, #49152
 173 003a 1160     		str	r1, [r2]
 115:Core/Src/main.cpp **** 
 174              		.loc 1 115 3 view .LVU28
 175 003c 1268     		ldr	r2, [r2]
 176 003e 02F44042 		and	r2, r2, #49152
 177 0042 0292     		str	r2, [sp, #8]
 115:Core/Src/main.cpp **** 
 178              		.loc 1 115 3 view .LVU29
 179 0044 029A     		ldr	r2, [sp, #8]
 180              	.LBE8:
 115:Core/Src/main.cpp **** 
ARM GAS  /tmp/cc96L2bE.s 			page 10


 181              		.loc 1 115 3 view .LVU30
 120:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 182              		.loc 1 120 3 view .LVU31
 120:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 183              		.loc 1 120 36 is_stmt 0 view .LVU32
 184 0046 0222     		movs	r2, #2
 185 0048 0892     		str	r2, [sp, #32]
 121:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 186              		.loc 1 121 3 is_stmt 1 view .LVU33
 121:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 187              		.loc 1 121 30 is_stmt 0 view .LVU34
 188 004a 0121     		movs	r1, #1
 189 004c 0B91     		str	r1, [sp, #44]
 122:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 190              		.loc 1 122 3 is_stmt 1 view .LVU35
 122:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 191              		.loc 1 122 41 is_stmt 0 view .LVU36
 192 004e 1021     		movs	r1, #16
 193 0050 0C91     		str	r1, [sp, #48]
 123:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 194              		.loc 1 123 3 is_stmt 1 view .LVU37
 123:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 195              		.loc 1 123 34 is_stmt 0 view .LVU38
 196 0052 0E92     		str	r2, [sp, #56]
 124:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 8;
 197              		.loc 1 124 3 is_stmt 1 view .LVU39
 124:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 8;
 198              		.loc 1 124 35 is_stmt 0 view .LVU40
 199 0054 0F93     		str	r3, [sp, #60]
 125:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 96;
 200              		.loc 1 125 3 is_stmt 1 view .LVU41
 125:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 96;
 201              		.loc 1 125 30 is_stmt 0 view .LVU42
 202 0056 0823     		movs	r3, #8
 203 0058 1093     		str	r3, [sp, #64]
 126:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 204              		.loc 1 126 3 is_stmt 1 view .LVU43
 126:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 205              		.loc 1 126 30 is_stmt 0 view .LVU44
 206 005a 6023     		movs	r3, #96
 207 005c 1193     		str	r3, [sp, #68]
 127:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 208              		.loc 1 127 3 is_stmt 1 view .LVU45
 127:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 209              		.loc 1 127 30 is_stmt 0 view .LVU46
 210 005e 1292     		str	r2, [sp, #72]
 128:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 211              		.loc 1 128 3 is_stmt 1 view .LVU47
 128:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 212              		.loc 1 128 30 is_stmt 0 view .LVU48
 213 0060 0423     		movs	r3, #4
 214 0062 1393     		str	r3, [sp, #76]
 129:Core/Src/main.cpp ****   {
 215              		.loc 1 129 3 is_stmt 1 view .LVU49
 129:Core/Src/main.cpp ****   {
 216              		.loc 1 129 24 is_stmt 0 view .LVU50
 217 0064 08A8     		add	r0, sp, #32
ARM GAS  /tmp/cc96L2bE.s 			page 11


 218 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 219              	.LVL1:
 129:Core/Src/main.cpp ****   {
 220              		.loc 1 129 3 view .LVU51
 221 006a 88B9     		cbnz	r0, .L11
 136:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 222              		.loc 1 136 3 is_stmt 1 view .LVU52
 136:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 223              		.loc 1 136 31 is_stmt 0 view .LVU53
 224 006c 0F23     		movs	r3, #15
 225 006e 0393     		str	r3, [sp, #12]
 138:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 226              		.loc 1 138 3 is_stmt 1 view .LVU54
 138:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 227              		.loc 1 138 34 is_stmt 0 view .LVU55
 228 0070 0223     		movs	r3, #2
 229 0072 0493     		str	r3, [sp, #16]
 139:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 230              		.loc 1 139 3 is_stmt 1 view .LVU56
 139:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 231              		.loc 1 139 35 is_stmt 0 view .LVU57
 232 0074 0023     		movs	r3, #0
 233 0076 0593     		str	r3, [sp, #20]
 140:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 234              		.loc 1 140 3 is_stmt 1 view .LVU58
 140:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 235              		.loc 1 140 36 is_stmt 0 view .LVU59
 236 0078 4FF48052 		mov	r2, #4096
 237 007c 0692     		str	r2, [sp, #24]
 141:Core/Src/main.cpp **** 
 238              		.loc 1 141 3 is_stmt 1 view .LVU60
 141:Core/Src/main.cpp **** 
 239              		.loc 1 141 36 is_stmt 0 view .LVU61
 240 007e 0793     		str	r3, [sp, #28]
 143:Core/Src/main.cpp ****   {
 241              		.loc 1 143 3 is_stmt 1 view .LVU62
 143:Core/Src/main.cpp ****   {
 242              		.loc 1 143 26 is_stmt 0 view .LVU63
 243 0080 0321     		movs	r1, #3
 244 0082 03A8     		add	r0, sp, #12
 245 0084 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 246              	.LVL2:
 143:Core/Src/main.cpp ****   {
 247              		.loc 1 143 3 view .LVU64
 248 0088 20B9     		cbnz	r0, .L12
 147:Core/Src/main.cpp **** 
 249              		.loc 1 147 1 view .LVU65
 250 008a 15B0     		add	sp, sp, #84
 251              	.LCFI4:
 252              		.cfi_remember_state
 253              		.cfi_def_cfa_offset 4
 254              		@ sp needed
 255 008c 5DF804FB 		ldr	pc, [sp], #4
 256              	.L11:
 257              	.LCFI5:
 258              		.cfi_restore_state
 131:Core/Src/main.cpp ****   }
ARM GAS  /tmp/cc96L2bE.s 			page 12


 259              		.loc 1 131 5 is_stmt 1 view .LVU66
 131:Core/Src/main.cpp ****   }
 260              		.loc 1 131 18 is_stmt 0 view .LVU67
 261 0090 FFF7FEFF 		bl	Error_Handler
 262              	.LVL3:
 263              	.L12:
 145:Core/Src/main.cpp ****   }
 264              		.loc 1 145 5 is_stmt 1 view .LVU68
 145:Core/Src/main.cpp ****   }
 265              		.loc 1 145 18 is_stmt 0 view .LVU69
 266 0094 FFF7FEFF 		bl	Error_Handler
 267              	.LVL4:
 268              	.L14:
 269              		.align	2
 270              	.L13:
 271 0098 00380240 		.word	1073887232
 272 009c 00700040 		.word	1073770496
 273              		.cfi_endproc
 274              	.LFE131:
 275              		.fnend
 277              		.section	.text.main,"ax",%progbits
 278              		.align	1
 279              		.global	main
 280              		.syntax unified
 281              		.thumb
 282              		.thumb_func
 284              	main:
 285              		.fnstart
 286              	.LFB130:
  65:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
 287              		.loc 1 65 1 is_stmt 1 view -0
 288              		.cfi_startproc
 289              		@ args = 0, pretend = 0, frame = 0
 290              		@ frame_needed = 0, uses_anonymous_args = 0
 291 0000 08B5     		push	{r3, lr}
 292              		.save {r3, lr}
 293              	.LCFI6:
 294              		.cfi_def_cfa_offset 8
 295              		.cfi_offset 3, -8
 296              		.cfi_offset 14, -4
  73:Core/Src/main.cpp **** 
 297              		.loc 1 73 3 view .LVU71
  73:Core/Src/main.cpp **** 
 298              		.loc 1 73 11 is_stmt 0 view .LVU72
 299 0002 FFF7FEFF 		bl	HAL_Init
 300              	.LVL5:
  80:Core/Src/main.cpp **** 
 301              		.loc 1 80 3 is_stmt 1 view .LVU73
  80:Core/Src/main.cpp **** 
 302              		.loc 1 80 21 is_stmt 0 view .LVU74
 303 0006 FFF7FEFF 		bl	_Z18SystemClock_Configv
 304              	.LVL6:
  87:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 305              		.loc 1 87 3 is_stmt 1 view .LVU75
  87:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 306              		.loc 1 87 15 is_stmt 0 view .LVU76
 307 000a FFF7FEFF 		bl	_ZL12MX_GPIO_Initv
ARM GAS  /tmp/cc96L2bE.s 			page 13


 308              	.LVL7:
 309              	.L16:
  94:Core/Src/main.cpp ****   {
 310              		.loc 1 94 3 is_stmt 1 discriminator 1 view .LVU77
  94:Core/Src/main.cpp ****   {
 311              		.loc 1 94 3 discriminator 1 view .LVU78
 312 000e FEE7     		b	.L16
 313              		.cfi_endproc
 314              	.LFE130:
 315              		.fnend
 317              		.text
 318              	.Letext0:
 319              		.file 3 "/usr/lib/gcc/arm-none-eabi/12.2.1/include/stdint.h"
 320              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 321              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 322              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 323              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 324              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/cc96L2bE.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.cpp
     /tmp/cc96L2bE.s:21     .text._ZL12MX_GPIO_Initv:0000000000000000 $t
     /tmp/cc96L2bE.s:26     .text._ZL12MX_GPIO_Initv:0000000000000000 _ZL12MX_GPIO_Initv
     /tmp/cc96L2bE.s:64     .text._ZL12MX_GPIO_Initv:0000000000000020 $d
.ARM.exidx.text._ZL12MX_GPIO_Initv:0000000000000000 $d
     /tmp/cc96L2bE.s:71     .text.Error_Handler:0000000000000000 $t
     /tmp/cc96L2bE.s:77     .text.Error_Handler:0000000000000000 Error_Handler
    .ARM.exidx.text.Error_Handler:0000000000000000 $d
     /tmp/cc96L2bE.s:111    .text._Z18SystemClock_Configv:0000000000000000 $t
     /tmp/cc96L2bE.s:117    .text._Z18SystemClock_Configv:0000000000000000 _Z18SystemClock_Configv
     /tmp/cc96L2bE.s:271    .text._Z18SystemClock_Configv:0000000000000098 $d
.ARM.exidx.text._Z18SystemClock_Configv:0000000000000000 $d
     /tmp/cc96L2bE.s:278    .text.main:0000000000000000 $t
     /tmp/cc96L2bE.s:284    .text.main:0000000000000000 main
             .ARM.extab.text.main:0000000000000000 $d
             .ARM.exidx.text.main:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
__aeabi_unwind_cpp_pr0
HAL_Init
__aeabi_unwind_cpp_pr1
