Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 11 22:04:17 2024
| Host         : DESKTOP-268GC47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab8_timing_summary_routed.rpt -pb lab8_timing_summary_routed.pb -rpx lab8_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-18  Warning           Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.654        0.000                      0                 9453        0.139        0.000                      0                 9453        4.500        0.000                       0                  4721  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.654        0.000                      0                 9453        0.139        0.000                      0                 9453        4.500        0.000                       0                  4721  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_buffer_reg[464][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.186ns  (logic 2.454ns (26.714%)  route 6.732ns (73.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.580     5.132    ram0/clk_IBUF_BUFG
    RAMB18_X1Y28         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.586 r  ram0/RAM_reg/DOADO[3]
                         net (fo=519, routed)         6.732    14.318    data_out[3]
    SLICE_X49Y88         FDRE                                         r  char_buffer_reg[464][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.435    14.806    clk_IBUF_BUFG
    SLICE_X49Y88         FDRE                                         r  char_buffer_reg[464][3]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X49Y88         FDRE (Setup_fdre_C_D)       -0.058    14.972    char_buffer_reg[464][3]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -14.318    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_buffer_reg[474][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.173ns  (logic 2.454ns (26.752%)  route 6.719ns (73.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.580     5.132    ram0/clk_IBUF_BUFG
    RAMB18_X1Y28         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.586 r  ram0/RAM_reg/DOADO[3]
                         net (fo=519, routed)         6.719    14.305    data_out[3]
    SLICE_X53Y87         FDRE                                         r  char_buffer_reg[474][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.435    14.806    clk_IBUF_BUFG
    SLICE_X53Y87         FDRE                                         r  char_buffer_reg[474][3]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X53Y87         FDRE (Setup_fdre_C_D)       -0.058    14.972    char_buffer_reg[474][3]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -14.305    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_buffer_reg[479][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.074ns  (logic 2.454ns (27.044%)  route 6.620ns (72.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.580     5.132    ram0/clk_IBUF_BUFG
    RAMB18_X1Y28         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.586 r  ram0/RAM_reg/DOADO[3]
                         net (fo=519, routed)         6.620    14.206    data_out[3]
    SLICE_X53Y89         FDRE                                         r  char_buffer_reg[479][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.437    14.808    clk_IBUF_BUFG
    SLICE_X53Y89         FDRE                                         r  char_buffer_reg[479][3]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X53Y89         FDRE (Setup_fdre_C_D)       -0.061    14.971    char_buffer_reg[479][3]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -14.206    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_buffer_reg[477][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.074ns  (logic 2.454ns (27.044%)  route 6.620ns (72.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.580     5.132    ram0/clk_IBUF_BUFG
    RAMB18_X1Y28         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.586 r  ram0/RAM_reg/DOADO[3]
                         net (fo=519, routed)         6.620    14.206    data_out[3]
    SLICE_X52Y89         FDRE                                         r  char_buffer_reg[477][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.437    14.808    clk_IBUF_BUFG
    SLICE_X52Y89         FDRE                                         r  char_buffer_reg[477][3]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X52Y89         FDRE (Setup_fdre_C_D)       -0.045    14.987    char_buffer_reg[477][3]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -14.206    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_buffer_reg[475][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.033ns  (logic 2.454ns (27.167%)  route 6.579ns (72.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.580     5.132    ram0/clk_IBUF_BUFG
    RAMB18_X1Y28         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.586 r  ram0/RAM_reg/DOADO[3]
                         net (fo=519, routed)         6.579    14.165    data_out[3]
    SLICE_X52Y88         FDRE                                         r  char_buffer_reg[475][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.436    14.807    clk_IBUF_BUFG
    SLICE_X52Y88         FDRE                                         r  char_buffer_reg[475][3]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X52Y88         FDRE (Setup_fdre_C_D)       -0.028    15.003    char_buffer_reg[475][3]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -14.165    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_buffer_reg[258][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.023ns  (logic 2.454ns (27.199%)  route 6.569ns (72.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.580     5.132    ram0/clk_IBUF_BUFG
    RAMB18_X1Y28         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.586 r  ram0/RAM_reg/DOADO[3]
                         net (fo=519, routed)         6.569    14.154    data_out[3]
    SLICE_X50Y90         FDRE                                         r  char_buffer_reg[258][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.437    14.808    clk_IBUF_BUFG
    SLICE_X50Y90         FDRE                                         r  char_buffer_reg[258][3]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X50Y90         FDRE (Setup_fdre_C_D)       -0.028    15.004    char_buffer_reg[258][3]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -14.154    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_buffer_reg[469][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 2.454ns (27.714%)  route 6.401ns (72.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.580     5.132    ram0/clk_IBUF_BUFG
    RAMB18_X1Y28         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.586 r  ram0/RAM_reg/DOADO[3]
                         net (fo=519, routed)         6.401    13.987    data_out[3]
    SLICE_X49Y89         FDRE                                         r  char_buffer_reg[469][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.436    14.807    clk_IBUF_BUFG
    SLICE_X49Y89         FDRE                                         r  char_buffer_reg[469][3]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X49Y89         FDRE (Setup_fdre_C_D)       -0.081    14.950    char_buffer_reg[469][3]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -13.987    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_buffer_reg[472][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 2.454ns (27.744%)  route 6.391ns (72.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.580     5.132    ram0/clk_IBUF_BUFG
    RAMB18_X1Y28         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.586 r  ram0/RAM_reg/DOADO[3]
                         net (fo=519, routed)         6.391    13.977    data_out[3]
    SLICE_X51Y89         FDRE                                         r  char_buffer_reg[472][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.437    14.808    clk_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  char_buffer_reg[472][3]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X51Y89         FDRE (Setup_fdre_C_D)       -0.061    14.971    char_buffer_reg[472][3]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -13.977    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_buffer_reg[465][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 2.454ns (28.123%)  route 6.272ns (71.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.580     5.132    ram0/clk_IBUF_BUFG
    RAMB18_X1Y28         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.586 r  ram0/RAM_reg/DOADO[3]
                         net (fo=519, routed)         6.272    13.858    data_out[3]
    SLICE_X51Y87         FDRE                                         r  char_buffer_reg[465][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.435    14.806    clk_IBUF_BUFG
    SLICE_X51Y87         FDRE                                         r  char_buffer_reg[465][3]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X51Y87         FDRE (Setup_fdre_C_D)       -0.058    14.972    char_buffer_reg[465][3]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -13.858    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_buffer_reg[466][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.718ns  (logic 2.454ns (28.149%)  route 6.264ns (71.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.580     5.132    ram0/clk_IBUF_BUFG
    RAMB18_X1Y28         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.586 r  ram0/RAM_reg/DOADO[3]
                         net (fo=519, routed)         6.264    13.850    data_out[3]
    SLICE_X48Y88         FDRE                                         r  char_buffer_reg[466][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.435    14.806    clk_IBUF_BUFG
    SLICE_X48Y88         FDRE                                         r  char_buffer_reg[466][3]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X48Y88         FDRE (Setup_fdre_C_D)       -0.058    14.972    char_buffer_reg[466][3]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -13.850    
  -------------------------------------------------------------------
                         slack                                  1.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sd_card0/block_addr_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.558     1.978    sd_card0/CLK
    SLICE_X37Y62         FDRE                                         r  sd_card0/block_addr_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141     2.119 r  sd_card0/block_addr_reg_reg[21]/Q
                         net (fo=1, routed)           0.058     2.178    sd_card0/block_addr_reg[21]
    SLICE_X36Y62         LUT4 (Prop_lut4_I3_O)        0.045     2.223 r  sd_card0/cmd_out[29]_i_1/O
                         net (fo=1, routed)           0.000     2.223    sd_card0/cmd_out[29]
    SLICE_X36Y62         FDSE                                         r  sd_card0/cmd_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.825     2.621    sd_card0/CLK
    SLICE_X36Y62         FDSE                                         r  sd_card0/cmd_out_reg[29]/C
                         clock pessimism             -0.630     1.991    
    SLICE_X36Y62         FDSE (Hold_fdse_C_D)         0.092     2.083    sd_card0/cmd_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sd_card0/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/bit_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.481%)  route 0.071ns (27.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.557     1.977    sd_card0/CLK
    SLICE_X41Y64         FDRE                                         r  sd_card0/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141     2.118 r  sd_card0/bit_counter_reg[0]/Q
                         net (fo=7, routed)           0.071     2.189    sd_card0/bit_counter_reg_n_0_[0]
    SLICE_X40Y64         LUT6 (Prop_lut6_I4_O)        0.045     2.234 r  sd_card0/bit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.234    sd_card0/bit_counter[1]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  sd_card0/bit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.826     2.621    sd_card0/CLK
    SLICE_X40Y64         FDRE                                         r  sd_card0/bit_counter_reg[1]/C
                         clock pessimism             -0.631     1.990    
    SLICE_X40Y64         FDRE (Hold_fdre_C_D)         0.091     2.081    sd_card0/bit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 sd_card0/block_addr_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[37]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.557     1.977    sd_card0/CLK
    SLICE_X39Y63         FDRE                                         r  sd_card0/block_addr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     2.118 r  sd_card0/block_addr_reg_reg[29]/Q
                         net (fo=1, routed)           0.110     2.229    sd_card0/block_addr_reg[29]
    SLICE_X38Y64         LUT4 (Prop_lut4_I3_O)        0.045     2.274 r  sd_card0/cmd_out[37]_i_1/O
                         net (fo=1, routed)           0.000     2.274    sd_card0/cmd_out[37]
    SLICE_X38Y64         FDSE                                         r  sd_card0/cmd_out_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.824     2.620    sd_card0/CLK
    SLICE_X38Y64         FDSE                                         r  sd_card0/cmd_out_reg[37]/C
                         clock pessimism             -0.628     1.992    
    SLICE_X38Y64         FDSE (Hold_fdse_C_D)         0.121     2.113    sd_card0/cmd_out_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 count_G_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        0.550     1.463    clk_IBUF_BUFG
    SLICE_X47Y72         FDRE                                         r  count_G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  count_G_reg[3]/Q
                         net (fo=5, routed)           0.114     1.719    count_G_reg_n_0_[3]
    SLICE_X46Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.764 r  row_B[115]_i_1/O
                         net (fo=1, routed)           0.000     1.764    row_B[115]_i_1_n_0
    SLICE_X46Y72         FDRE                                         r  row_B_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        0.817     1.975    clk_IBUF_BUFG
    SLICE_X46Y72         FDRE                                         r  row_B_reg[115]/C
                         clock pessimism             -0.498     1.476    
    SLICE_X46Y72         FDRE (Hold_fdre_C_D)         0.121     1.597    row_B_reg[115]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sd_card0/cmd_out_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[32]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.557     1.977    sd_card0/CLK
    SLICE_X36Y63         FDSE                                         r  sd_card0/cmd_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDSE (Prop_fdse_C_Q)         0.141     2.118 r  sd_card0/cmd_out_reg[31]/Q
                         net (fo=1, routed)           0.086     2.204    sd_card0/cmd_out_reg_n_0_[31]
    SLICE_X37Y63         LUT4 (Prop_lut4_I0_O)        0.045     2.249 r  sd_card0/cmd_out[32]_i_1/O
                         net (fo=1, routed)           0.000     2.249    sd_card0/cmd_out[32]
    SLICE_X37Y63         FDSE                                         r  sd_card0/cmd_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.824     2.620    sd_card0/CLK
    SLICE_X37Y63         FDSE                                         r  sd_card0/cmd_out_reg[32]/C
                         clock pessimism             -0.630     1.990    
    SLICE_X37Y63         FDSE (Hold_fdse_C_D)         0.091     2.081    sd_card0/cmd_out_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sd_card0/recv_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.559     1.979    sd_card0/CLK
    SLICE_X48Y66         FDRE                                         r  sd_card0/recv_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.141     2.120 r  sd_card0/recv_data_reg[1]/Q
                         net (fo=2, routed)           0.120     2.240    sd_card0/p_0_in__1[2]
    SLICE_X49Y66         FDRE                                         r  sd_card0/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.826     2.622    sd_card0/CLK
    SLICE_X49Y66         FDRE                                         r  sd_card0/dout_reg[2]/C
                         clock pessimism             -0.630     1.992    
    SLICE_X49Y66         FDRE (Hold_fdre_C_D)         0.070     2.062    sd_card0/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sd_card0/block_addr_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.558     1.978    sd_card0/CLK
    SLICE_X37Y62         FDRE                                         r  sd_card0/block_addr_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141     2.119 r  sd_card0/block_addr_reg_reg[19]/Q
                         net (fo=1, routed)           0.097     2.216    sd_card0/block_addr_reg[19]
    SLICE_X36Y62         LUT4 (Prop_lut4_I3_O)        0.045     2.261 r  sd_card0/cmd_out[27]_i_1/O
                         net (fo=1, routed)           0.000     2.261    sd_card0/cmd_out[27]
    SLICE_X36Y62         FDSE                                         r  sd_card0/cmd_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.825     2.621    sd_card0/CLK
    SLICE_X36Y62         FDSE                                         r  sd_card0/cmd_out_reg[27]/C
                         clock pessimism             -0.630     1.991    
    SLICE_X36Y62         FDSE (Hold_fdse_C_D)         0.091     2.082    sd_card0/cmd_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sd_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sram_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        0.552     1.465    clk_IBUF_BUFG
    SLICE_X40Y68         FDRE                                         r  sd_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  sd_counter_reg[1]/Q
                         net (fo=8, routed)           0.098     1.704    sd_counter_reg[1]
    SLICE_X41Y68         LUT5 (Prop_lut5_I0_O)        0.045     1.749 r  sram_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.749    sram_addr[1]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  sram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        0.820     1.978    clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  sram_addr_reg[1]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.091     1.569    sram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.307%)  route 0.145ns (50.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        0.550     1.463    lcd0/clk_IBUF_BUFG
    SLICE_X51Y76         FDRE                                         r  lcd0/tcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  lcd0/tcode_reg[2]/Q
                         net (fo=1, routed)           0.145     1.749    lcd0/tcode_reg_n_0_[2]
    SLICE_X51Y74         FDRE                                         r  lcd0/text_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        0.817     1.975    lcd0/clk_IBUF_BUFG
    SLICE_X51Y74         FDRE                                         r  lcd0/text_d_reg[2]/C
                         clock pessimism             -0.478     1.496    
    SLICE_X51Y74         FDRE (Hold_fdre_C_D)         0.070     1.566    lcd0/text_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 initialized_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[3][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.189ns (57.690%)  route 0.139ns (42.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        0.549     1.462    clk_IBUF_BUFG
    SLICE_X43Y77         FDCE                                         r  initialized_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  initialized_reg[0]/Q
                         net (fo=106, routed)         0.139     1.742    initialized_reg_n_0_[0]
    SLICE_X42Y77         LUT3 (Prop_lut3_I1_O)        0.048     1.790 r  shift_reg[3][6]_i_1/O
                         net (fo=1, routed)           0.000     1.790    shift_reg[3][6]_i_1_n_0
    SLICE_X42Y77         FDCE                                         r  shift_reg_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        0.816     1.974    clk_IBUF_BUFG
    SLICE_X42Y77         FDCE                                         r  shift_reg_reg[3][6]/C
                         clock pessimism             -0.498     1.475    
    SLICE_X42Y77         FDCE (Hold_fdce_C_D)         0.131     1.606    shift_reg_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y28    ram0/RAM_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_sel_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y68    P_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y68    P_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y67    P_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y56    blk_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y58    blk_addr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y58    blk_addr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y59    blk_addr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y68    P_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y68    P_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y68    P_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y68    P_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y67    P_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y67    P_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y56    blk_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y56    blk_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y58    blk_addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y58    blk_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y68    P_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y68    P_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y68    P_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y68    P_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y67    P_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y67    P_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y56    blk_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y56    blk_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y58    blk_addr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y58    blk_addr_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.563ns  (logic 4.488ns (42.491%)  route 6.075ns (57.509%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.531     5.082    clk_IBUF_BUFG
    SLICE_X39Y74         FDCE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDCE (Prop_fdce_C_Q)         0.419     5.501 f  pwm_counter_reg[1]/Q
                         net (fo=5, routed)           0.882     6.383    pwm_counter[1]
    SLICE_X39Y74         LUT5 (Prop_lut5_I1_O)        0.299     6.682 r  rgb_led_r_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           1.199     7.881    rgb_led_r_OBUF[3]_inst_i_3_n_0
    SLICE_X45Y75         LUT3 (Prop_lut3_I0_O)        0.124     8.005 r  rgb_led_r_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.977     8.982    rgb_led_r_OBUF[3]_inst_i_2_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.106 r  rgb_led_g_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.017    12.123    rgb_led_g_OBUF[3]
    H6                   OBUF (Prop_obuf_I_O)         3.522    15.645 r  rgb_led_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.645    rgb_led_g[3]
    H6                                                                r  rgb_led_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.475ns  (logic 4.729ns (45.149%)  route 5.746ns (54.851%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.531     5.082    clk_IBUF_BUFG
    SLICE_X39Y74         FDCE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDCE (Prop_fdce_C_Q)         0.419     5.501 f  pwm_counter_reg[1]/Q
                         net (fo=5, routed)           0.882     6.383    pwm_counter[1]
    SLICE_X39Y74         LUT5 (Prop_lut5_I1_O)        0.299     6.682 r  rgb_led_r_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.912     7.594    rgb_led_r_OBUF[3]_inst_i_3_n_0
    SLICE_X41Y76         LUT3 (Prop_lut3_I0_O)        0.150     7.744 r  rgb_led_r_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           1.402     9.146    rgb_led_r_OBUF[0]_inst_i_2_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.326     9.472 r  rgb_led_g_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.550    12.022    rgb_led_g_OBUF[0]
    F6                   OBUF (Prop_obuf_I_O)         3.535    15.557 r  rgb_led_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.557    rgb_led_g[0]
    F6                                                                r  rgb_led_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.284ns  (logic 4.739ns (46.079%)  route 5.545ns (53.921%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.531     5.082    clk_IBUF_BUFG
    SLICE_X39Y74         FDCE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDCE (Prop_fdce_C_Q)         0.419     5.501 f  pwm_counter_reg[1]/Q
                         net (fo=5, routed)           0.882     6.383    pwm_counter[1]
    SLICE_X39Y74         LUT5 (Prop_lut5_I1_O)        0.299     6.682 r  rgb_led_r_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.912     7.594    rgb_led_r_OBUF[3]_inst_i_3_n_0
    SLICE_X41Y76         LUT3 (Prop_lut3_I0_O)        0.150     7.744 r  rgb_led_r_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           1.249     8.993    rgb_led_r_OBUF[0]_inst_i_2_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.326     9.319 r  rgb_led_b_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.503    11.822    rgb_led_b_OBUF[0]
    E1                   OBUF (Prop_obuf_I_O)         3.545    15.366 r  rgb_led_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.366    rgb_led_b[0]
    E1                                                                r  rgb_led_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.111ns  (logic 4.476ns (44.273%)  route 5.634ns (55.727%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.544     5.095    lcd0/clk_IBUF_BUFG
    SLICE_X53Y70         FDRE                                         r  lcd0/init_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.419     5.514 r  lcd0/init_d_reg[3]/Q
                         net (fo=1, routed)           0.854     6.368    lcd0/init_d[3]
    SLICE_X52Y70         LUT3 (Prop_lut3_I2_O)        0.318     6.686 r  lcd0/LCD_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.781    11.467    LCD_D_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         3.739    15.206 r  LCD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.206    LCD_D[3]
    V17                                                               r  LCD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.090ns  (logic 4.492ns (44.517%)  route 5.598ns (55.483%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.531     5.082    clk_IBUF_BUFG
    SLICE_X39Y74         FDCE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDCE (Prop_fdce_C_Q)         0.419     5.501 f  pwm_counter_reg[1]/Q
                         net (fo=5, routed)           0.882     6.383    pwm_counter[1]
    SLICE_X39Y74         LUT5 (Prop_lut5_I1_O)        0.299     6.682 r  rgb_led_r_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           1.199     7.881    rgb_led_r_OBUF[3]_inst_i_3_n_0
    SLICE_X45Y75         LUT3 (Prop_lut3_I0_O)        0.124     8.005 r  rgb_led_r_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.453     8.458    rgb_led_r_OBUF[3]_inst_i_2_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.582 r  rgb_led_r_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.065    11.647    rgb_led_r_OBUF[3]
    K1                   OBUF (Prop_obuf_I_O)         3.526    15.172 r  rgb_led_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.172    rgb_led_r[3]
    K1                                                                r  rgb_led_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.049ns  (logic 4.490ns (44.683%)  route 5.559ns (55.317%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.531     5.082    clk_IBUF_BUFG
    SLICE_X39Y74         FDCE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDCE (Prop_fdce_C_Q)         0.419     5.501 f  pwm_counter_reg[1]/Q
                         net (fo=5, routed)           0.882     6.383    pwm_counter[1]
    SLICE_X39Y74         LUT5 (Prop_lut5_I1_O)        0.299     6.682 r  rgb_led_r_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           1.199     7.881    rgb_led_r_OBUF[3]_inst_i_3_n_0
    SLICE_X45Y75         LUT3 (Prop_lut3_I0_O)        0.124     8.005 r  rgb_led_r_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.456     8.461    rgb_led_r_OBUF[3]_inst_i_2_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.585 r  rgb_led_b_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.022    11.607    rgb_led_b_OBUF[3]
    K2                   OBUF (Prop_obuf_I_O)         3.524    15.131 r  rgb_led_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.131    rgb_led_b[3]
    K2                                                                r  rgb_led_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.975ns  (logic 4.733ns (47.445%)  route 5.242ns (52.555%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.531     5.082    clk_IBUF_BUFG
    SLICE_X39Y74         FDCE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDCE (Prop_fdce_C_Q)         0.419     5.501 f  pwm_counter_reg[1]/Q
                         net (fo=5, routed)           0.882     6.383    pwm_counter[1]
    SLICE_X39Y74         LUT5 (Prop_lut5_I1_O)        0.299     6.682 r  rgb_led_r_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.912     7.594    rgb_led_r_OBUF[3]_inst_i_3_n_0
    SLICE_X41Y76         LUT3 (Prop_lut3_I0_O)        0.150     7.744 r  rgb_led_r_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.872     8.617    rgb_led_r_OBUF[0]_inst_i_2_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.326     8.943 r  rgb_led_r_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.576    11.519    rgb_led_r_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.539    15.057 r  rgb_led_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.057    rgb_led_r[0]
    G6                                                                r  rgb_led_r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.858ns  (logic 4.512ns (45.770%)  route 5.346ns (54.230%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.531     5.082    clk_IBUF_BUFG
    SLICE_X39Y74         FDCE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDCE (Prop_fdce_C_Q)         0.419     5.501 f  pwm_counter_reg[1]/Q
                         net (fo=5, routed)           0.882     6.383    pwm_counter[1]
    SLICE_X39Y74         LUT5 (Prop_lut5_I1_O)        0.299     6.682 r  rgb_led_r_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.883     7.565    rgb_led_r_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.124     7.689 r  rgb_led_r_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.762     8.451    rgb_led_r_OBUF[1]_inst_i_2_n_0
    SLICE_X46Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.575 r  rgb_led_b_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.819    11.394    rgb_led_b_OBUF[1]
    G4                   OBUF (Prop_obuf_I_O)         3.546    14.940 r  rgb_led_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.940    rgb_led_b[1]
    G4                                                                r  rgb_led_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.752ns  (logic 4.486ns (46.000%)  route 5.266ns (54.000%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.531     5.082    clk_IBUF_BUFG
    SLICE_X39Y74         FDCE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDCE (Prop_fdce_C_Q)         0.419     5.501 f  pwm_counter_reg[1]/Q
                         net (fo=5, routed)           0.882     6.383    pwm_counter[1]
    SLICE_X39Y74         LUT5 (Prop_lut5_I1_O)        0.299     6.682 r  rgb_led_r_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.592     7.274    rgb_led_r_OBUF[3]_inst_i_3_n_0
    SLICE_X41Y74         LUT3 (Prop_lut3_I0_O)        0.124     7.398 r  rgb_led_r_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.981     8.379    rgb_led_r_OBUF[2]_inst_i_2_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.503 r  rgb_led_r_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.812    11.315    rgb_led_r_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.520    14.835 r  rgb_led_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.835    rgb_led_r[2]
    J3                                                                r  rgb_led_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.727ns  (logic 4.496ns (46.227%)  route 5.230ns (53.773%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.531     5.082    clk_IBUF_BUFG
    SLICE_X39Y74         FDCE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDCE (Prop_fdce_C_Q)         0.419     5.501 f  pwm_counter_reg[1]/Q
                         net (fo=5, routed)           0.882     6.383    pwm_counter[1]
    SLICE_X39Y74         LUT5 (Prop_lut5_I1_O)        0.299     6.682 r  rgb_led_r_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.592     7.274    rgb_led_r_OBUF[3]_inst_i_3_n_0
    SLICE_X41Y74         LUT3 (Prop_lut3_I0_O)        0.124     7.398 r  rgb_led_r_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.817     8.215    rgb_led_r_OBUF[2]_inst_i_2_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.339 r  rgb_led_b_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.940    11.279    rgb_led_b_OBUF[2]
    H4                   OBUF (Prop_obuf_I_O)         3.530    14.809 r  rgb_led_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.809    rgb_led_b[2]
    H4                                                                r  rgb_led_b[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shift_reg_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.620ns  (logic 1.474ns (56.238%)  route 1.147ns (43.762%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        0.550     1.463    clk_IBUF_BUFG
    SLICE_X44Y77         FDCE                                         r  shift_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDCE (Prop_fdce_C_Q)         0.128     1.591 r  shift_reg_reg[1][1]/Q
                         net (fo=10, routed)          0.223     1.814    shift_reg_reg_n_0_[1][1]
    SLICE_X46Y75         LUT6 (Prop_lut6_I5_O)        0.099     1.913 r  rgb_led_b_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.924     2.837    rgb_led_b_OBUF[1]
    G4                   OBUF (Prop_obuf_I_O)         1.247     4.084 r  rgb_led_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.084    rgb_led_b[1]
    G4                                                                r  rgb_led_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.627ns  (logic 1.407ns (53.564%)  route 1.220ns (46.436%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        0.546     1.459    clk_IBUF_BUFG
    SLICE_X43Y75         FDCE                                         r  shift_reg_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  shift_reg_reg[2][0]/Q
                         net (fo=7, routed)           0.305     1.905    shift_reg_reg_n_0_[2][0]
    SLICE_X44Y72         LUT6 (Prop_lut6_I3_O)        0.045     1.950 r  rgb_led_r_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.915     2.865    rgb_led_r_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.221     4.086 r  rgb_led_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.086    rgb_led_r[2]
    J3                                                                r  rgb_led_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.675ns  (logic 1.409ns (52.669%)  route 1.266ns (47.331%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        0.546     1.459    clk_IBUF_BUFG
    SLICE_X43Y75         FDCE                                         r  shift_reg_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  shift_reg_reg[3][1]/Q
                         net (fo=9, routed)           0.262     1.862    shift_reg_reg_n_0_[3][1]
    SLICE_X47Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.907 r  rgb_led_g_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.005     2.912    rgb_led_g_OBUF[3]
    H6                   OBUF (Prop_obuf_I_O)         1.223     4.135 r  rgb_led_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.135    rgb_led_g[3]
    H6                                                                r  rgb_led_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.690ns  (logic 1.469ns (54.617%)  route 1.221ns (45.383%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        0.550     1.463    clk_IBUF_BUFG
    SLICE_X44Y77         FDCE                                         r  shift_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDCE (Prop_fdce_C_Q)         0.128     1.591 f  shift_reg_reg[1][1]/Q
                         net (fo=10, routed)          0.274     1.865    shift_reg_reg_n_0_[1][1]
    SLICE_X46Y75         LUT6 (Prop_lut6_I5_O)        0.099     1.964 r  rgb_led_r_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.947     2.911    rgb_led_r_OBUF[1]
    G3                   OBUF (Prop_obuf_I_O)         1.242     4.153 r  rgb_led_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.153    rgb_led_r[1]
    G3                                                                r  rgb_led_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[2][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.719ns  (logic 1.477ns (54.318%)  route 1.242ns (45.682%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        0.549     1.462    clk_IBUF_BUFG
    SLICE_X42Y77         FDCE                                         r  shift_reg_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDCE (Prop_fdce_C_Q)         0.148     1.610 r  shift_reg_reg[2][4]/Q
                         net (fo=7, routed)           0.304     1.914    shift_reg_reg_n_0_[2][4]
    SLICE_X44Y72         LUT6 (Prop_lut6_I4_O)        0.098     2.012 r  rgb_led_b_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.939     2.951    rgb_led_b_OBUF[2]
    H4                   OBUF (Prop_obuf_I_O)         1.231     4.182 r  rgb_led_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.182    rgb_led_b[2]
    H4                                                                r  rgb_led_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.727ns  (logic 1.413ns (51.810%)  route 1.314ns (48.190%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        0.550     1.463    clk_IBUF_BUFG
    SLICE_X44Y77         FDCE                                         r  shift_reg_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  shift_reg_reg[3][3]/Q
                         net (fo=9, routed)           0.304     1.909    shift_reg_reg_n_0_[3][3]
    SLICE_X47Y74         LUT6 (Prop_lut6_I4_O)        0.045     1.954 r  rgb_led_r_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.010     2.963    rgb_led_r_OBUF[3]
    K1                   OBUF (Prop_obuf_I_O)         1.227     4.190 r  rgb_led_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.190    rgb_led_r[3]
    K1                                                                r  rgb_led_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card0/cs_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_ss
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.213ns  (logic 1.406ns (63.543%)  route 0.807ns (36.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.557     1.977    sd_card0/CLK
    SLICE_X43Y64         FDSE                                         r  sd_card0/cs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDSE (Prop_fdse_C_Q)         0.141     2.118 r  sd_card0/cs_reg_reg/Q
                         net (fo=1, routed)           0.807     2.925    spi_ss_OBUF
    C1                   OBUF (Prop_obuf_I_O)         1.266     4.191 r  spi_ss_OBUF_inst/O
                         net (fo=0)                   0.000     4.191    spi_ss
    C1                                                                r  spi_ss (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.742ns  (logic 1.405ns (51.246%)  route 1.337ns (48.754%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        0.546     1.459    clk_IBUF_BUFG
    SLICE_X43Y75         FDCE                                         r  shift_reg_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  shift_reg_reg[2][0]/Q
                         net (fo=7, routed)           0.426     2.027    shift_reg_reg_n_0_[2][0]
    SLICE_X44Y72         LUT6 (Prop_lut6_I5_O)        0.045     2.072 r  rgb_led_g_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.911     2.982    rgb_led_g_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         1.219     4.201 r  rgb_led_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.201    rgb_led_g[2]
    J2                                                                r  rgb_led_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.743ns  (logic 1.456ns (53.097%)  route 1.286ns (46.903%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        0.550     1.463    clk_IBUF_BUFG
    SLICE_X44Y77         FDCE                                         r  shift_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDCE (Prop_fdce_C_Q)         0.128     1.591 r  shift_reg_reg[1][1]/Q
                         net (fo=10, routed)          0.290     1.881    shift_reg_reg_n_0_[1][1]
    SLICE_X46Y75         LUT6 (Prop_lut6_I4_O)        0.099     1.980 r  rgb_led_g_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.997     2.977    rgb_led_g_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.229     4.206 r  rgb_led_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.206    rgb_led_g[1]
    J4                                                                r  rgb_led_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.756ns  (logic 1.448ns (52.555%)  route 1.308ns (47.445%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        0.556     1.469    clk_IBUF_BUFG
    SLICE_X38Y87         FDCE                                         r  shift_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  shift_reg_reg[0][0]/Q
                         net (fo=7, routed)           0.520     2.154    shift_reg_reg_n_0_[0][0]
    SLICE_X44Y65         LUT6 (Prop_lut6_I3_O)        0.045     2.199 r  rgb_led_r_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.787     2.986    rgb_led_r_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         1.239     4.225 r  rgb_led_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.225    rgb_led_r[0]
    G6                                                                r  rgb_led_r[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4953 Endpoints
Min Delay          4953 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            char_buffer_reg[244][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.770ns  (logic 1.638ns (8.283%)  route 18.133ns (91.717%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=73, routed)          4.048     5.562    sd_card0/reset_n_IBUF
    SLICE_X40Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.686 r  sd_card0/init_e_i_1/O
                         net (fo=4520, routed)       14.085    19.770    sd_card0_n_2
    SLICE_X18Y100        FDRE                                         r  char_buffer_reg[244][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.612     4.983    clk_IBUF_BUFG
    SLICE_X18Y100        FDRE                                         r  char_buffer_reg[244][3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            char_buffer_reg[244][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.770ns  (logic 1.638ns (8.283%)  route 18.133ns (91.717%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=73, routed)          4.048     5.562    sd_card0/reset_n_IBUF
    SLICE_X40Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.686 r  sd_card0/init_e_i_1/O
                         net (fo=4520, routed)       14.085    19.770    sd_card0_n_2
    SLICE_X18Y100        FDRE                                         r  char_buffer_reg[244][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.612     4.983    clk_IBUF_BUFG
    SLICE_X18Y100        FDRE                                         r  char_buffer_reg[244][5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            char_buffer_reg[243][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.766ns  (logic 1.638ns (8.285%)  route 18.128ns (91.715%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=73, routed)          4.048     5.562    sd_card0/reset_n_IBUF
    SLICE_X40Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.686 r  sd_card0/init_e_i_1/O
                         net (fo=4520, routed)       14.080    19.766    sd_card0_n_2
    SLICE_X19Y100        FDRE                                         r  char_buffer_reg[243][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.612     4.983    clk_IBUF_BUFG
    SLICE_X19Y100        FDRE                                         r  char_buffer_reg[243][3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            char_buffer_reg[243][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.766ns  (logic 1.638ns (8.285%)  route 18.128ns (91.715%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=73, routed)          4.048     5.562    sd_card0/reset_n_IBUF
    SLICE_X40Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.686 r  sd_card0/init_e_i_1/O
                         net (fo=4520, routed)       14.080    19.766    sd_card0_n_2
    SLICE_X19Y100        FDRE                                         r  char_buffer_reg[243][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.612     4.983    clk_IBUF_BUFG
    SLICE_X19Y100        FDRE                                         r  char_buffer_reg[243][5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            char_buffer_reg[248][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.615ns  (logic 1.638ns (8.348%)  route 17.978ns (91.652%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=73, routed)          4.048     5.562    sd_card0/reset_n_IBUF
    SLICE_X40Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.686 r  sd_card0/init_e_i_1/O
                         net (fo=4520, routed)       13.930    19.615    sd_card0_n_2
    SLICE_X18Y101        FDRE                                         r  char_buffer_reg[248][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.612     4.983    clk_IBUF_BUFG
    SLICE_X18Y101        FDRE                                         r  char_buffer_reg[248][1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            char_buffer_reg[248][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.615ns  (logic 1.638ns (8.348%)  route 17.978ns (91.652%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=73, routed)          4.048     5.562    sd_card0/reset_n_IBUF
    SLICE_X40Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.686 r  sd_card0/init_e_i_1/O
                         net (fo=4520, routed)       13.930    19.615    sd_card0_n_2
    SLICE_X18Y101        FDRE                                         r  char_buffer_reg[248][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.612     4.983    clk_IBUF_BUFG
    SLICE_X18Y101        FDRE                                         r  char_buffer_reg[248][2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            char_buffer_reg[248][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.615ns  (logic 1.638ns (8.348%)  route 17.978ns (91.652%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=73, routed)          4.048     5.562    sd_card0/reset_n_IBUF
    SLICE_X40Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.686 r  sd_card0/init_e_i_1/O
                         net (fo=4520, routed)       13.930    19.615    sd_card0_n_2
    SLICE_X18Y101        FDRE                                         r  char_buffer_reg[248][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.612     4.983    clk_IBUF_BUFG
    SLICE_X18Y101        FDRE                                         r  char_buffer_reg[248][3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            char_buffer_reg[248][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.615ns  (logic 1.638ns (8.348%)  route 17.978ns (91.652%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=73, routed)          4.048     5.562    sd_card0/reset_n_IBUF
    SLICE_X40Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.686 r  sd_card0/init_e_i_1/O
                         net (fo=4520, routed)       13.930    19.615    sd_card0_n_2
    SLICE_X18Y101        FDRE                                         r  char_buffer_reg[248][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.612     4.983    clk_IBUF_BUFG
    SLICE_X18Y101        FDRE                                         r  char_buffer_reg[248][5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            char_buffer_reg[251][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.611ns  (logic 1.638ns (8.350%)  route 17.974ns (91.650%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=73, routed)          4.048     5.562    sd_card0/reset_n_IBUF
    SLICE_X40Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.686 r  sd_card0/init_e_i_1/O
                         net (fo=4520, routed)       13.926    19.611    sd_card0_n_2
    SLICE_X19Y101        FDRE                                         r  char_buffer_reg[251][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.612     4.983    clk_IBUF_BUFG
    SLICE_X19Y101        FDRE                                         r  char_buffer_reg[251][3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            char_buffer_reg[251][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.587ns  (logic 1.638ns (8.360%)  route 17.950ns (91.640%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=73, routed)          4.048     5.562    sd_card0/reset_n_IBUF
    SLICE_X40Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.686 r  sd_card0/init_e_i_1/O
                         net (fo=4520, routed)       13.902    19.587    sd_card0_n_2
    SLICE_X18Y103        FDRE                                         r  char_buffer_reg[251][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        1.611     4.982    clk_IBUF_BUFG
    SLICE_X18Y103        FDRE                                         r  char_buffer_reg[251][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.298ns (30.713%)  route 0.672ns (69.287%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=62, routed)          0.672     0.924    sd_card0/spi_miso_IBUF
    SLICE_X50Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.969 r  sd_card0/R7_response[27]_i_1/O
                         net (fo=1, routed)           0.000     0.969    sd_card0/R7_response[27]_i_1_n_0
    SLICE_X50Y60         FDRE                                         r  sd_card0/R7_response_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.832     2.628    sd_card0/CLK
    SLICE_X50Y60         FDRE                                         r  sd_card0/R7_response_reg[27]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.302ns (30.997%)  route 0.672ns (69.003%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=62, routed)          0.672     0.924    sd_card0/spi_miso_IBUF
    SLICE_X50Y60         LUT3 (Prop_lut3_I2_O)        0.049     0.973 r  sd_card0/R7_response[28]_i_1/O
                         net (fo=1, routed)           0.000     0.973    sd_card0/R7_response[28]_i_1_n_0
    SLICE_X50Y60         FDRE                                         r  sd_card0/R7_response_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.832     2.628    sd_card0/CLK
    SLICE_X50Y60         FDRE                                         r  sd_card0/R7_response_reg[28]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.298ns (30.430%)  route 0.681ns (69.570%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=62, routed)          0.681     0.933    sd_card0/spi_miso_IBUF
    SLICE_X50Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.978 r  sd_card0/R7_response[25]_i_1/O
                         net (fo=1, routed)           0.000     0.978    sd_card0/R7_response[25]_i_1_n_0
    SLICE_X50Y60         FDRE                                         r  sd_card0/R7_response_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.832     2.628    sd_card0/CLK
    SLICE_X50Y60         FDRE                                         r  sd_card0/R7_response_reg[25]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.982ns  (logic 0.302ns (30.713%)  route 0.681ns (69.287%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=62, routed)          0.681     0.933    sd_card0/spi_miso_IBUF
    SLICE_X50Y60         LUT3 (Prop_lut3_I2_O)        0.049     0.982 r  sd_card0/R7_response[26]_i_1/O
                         net (fo=1, routed)           0.000     0.982    sd_card0/R7_response[26]_i_1_n_0
    SLICE_X50Y60         FDRE                                         r  sd_card0/R7_response_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.832     2.628    sd_card0/CLK
    SLICE_X50Y60         FDRE                                         r  sd_card0/R7_response_reg[26]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.298ns (28.932%)  route 0.731ns (71.068%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=62, routed)          0.731     0.984    sd_card0/spi_miso_IBUF
    SLICE_X50Y61         LUT3 (Prop_lut3_I2_O)        0.045     1.029 r  sd_card0/R7_response[23]_i_1/O
                         net (fo=1, routed)           0.000     1.029    sd_card0/R7_response[23]_i_1_n_0
    SLICE_X50Y61         FDRE                                         r  sd_card0/R7_response_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.832     2.628    sd_card0/CLK
    SLICE_X50Y61         FDRE                                         r  sd_card0/R7_response_reg[23]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.298ns (28.903%)  route 0.732ns (71.097%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=62, routed)          0.732     0.985    sd_card0/spi_miso_IBUF
    SLICE_X50Y61         LUT3 (Prop_lut3_I2_O)        0.045     1.030 r  sd_card0/R7_response[21]_i_1/O
                         net (fo=1, routed)           0.000     1.030    sd_card0/R7_response[21]_i_1_n_0
    SLICE_X50Y61         FDRE                                         r  sd_card0/R7_response_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.832     2.628    sd_card0/CLK
    SLICE_X50Y61         FDRE                                         r  sd_card0/R7_response_reg[21]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.300ns (29.041%)  route 0.732ns (70.959%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=62, routed)          0.732     0.985    sd_card0/spi_miso_IBUF
    SLICE_X50Y61         LUT3 (Prop_lut3_I2_O)        0.047     1.032 r  sd_card0/R7_response[22]_i_1/O
                         net (fo=1, routed)           0.000     1.032    sd_card0/R7_response[22]_i_1_n_0
    SLICE_X50Y61         FDRE                                         r  sd_card0/R7_response_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.832     2.628    sd_card0/CLK
    SLICE_X50Y61         FDRE                                         r  sd_card0/R7_response_reg[22]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.302ns (29.207%)  route 0.731ns (70.793%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=62, routed)          0.731     0.984    sd_card0/spi_miso_IBUF
    SLICE_X50Y61         LUT3 (Prop_lut3_I2_O)        0.049     1.033 r  sd_card0/R7_response[24]_i_1/O
                         net (fo=1, routed)           0.000     1.033    sd_card0/R7_response[24]_i_1_n_0
    SLICE_X50Y61         FDRE                                         r  sd_card0/R7_response_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.832     2.628    sd_card0/CLK
    SLICE_X50Y61         FDRE                                         r  sd_card0/R7_response_reg[24]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            row_A_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.281ns (25.632%)  route 0.815ns (74.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=73, routed)          0.815     1.097    reset_n_IBUF
    SLICE_X53Y74         FDRE                                         r  row_A_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4546, routed)        0.817     1.975    clk_IBUF_BUFG
    SLICE_X53Y74         FDRE                                         r  row_A_reg[110]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.298ns (26.740%)  route 0.816ns (73.260%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=62, routed)          0.816     1.068    sd_card0/spi_miso_IBUF
    SLICE_X50Y60         LUT3 (Prop_lut3_I2_O)        0.045     1.113 r  sd_card0/R7_response[17]_i_1/O
                         net (fo=1, routed)           0.000     1.113    sd_card0/R7_response[17]_i_1_n_0
    SLICE_X50Y60         FDRE                                         r  sd_card0/R7_response_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.832     2.628    sd_card0/CLK
    SLICE_X50Y60         FDRE                                         r  sd_card0/R7_response_reg[17]/C





