# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do 8_bit_multiplier_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/Users/timrc/Dropbox/Fall\ 2017/ECE\ 385/Stuff_FA17/bit_multiplier_8 {C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/Synchronizers8.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:01:44 on Oct 03,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8" C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/Synchronizers8.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 22:01:44 on Oct 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/timrc/Dropbox/Fall\ 2017/ECE\ 385/Stuff_FA17/bit_multiplier_8 {C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/ripple_adder.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:01:44 on Oct 03,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8" C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/ripple_adder.sv 
# -- Compiling module ripple_adder
# 
# Top level modules:
# 	ripple_adder
# End time: 22:01:44 on Oct 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/timrc/Dropbox/Fall\ 2017/ECE\ 385/Stuff_FA17/bit_multiplier_8 {C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/Reg_8.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:01:44 on Oct 03,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8" C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 22:01:44 on Oct 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/timrc/Dropbox/Fall\ 2017/ECE\ 385/Stuff_FA17/bit_multiplier_8 {C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/HexDriver.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:01:44 on Oct 03,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8" C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:01:44 on Oct 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/timrc/Dropbox/Fall\ 2017/ECE\ 385/Stuff_FA17/bit_multiplier_8 {C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/Dreg.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:01:44 on Oct 03,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8" C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/Dreg.sv 
# -- Compiling module Dreg
# 
# Top level modules:
# 	Dreg
# End time: 22:01:44 on Oct 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/timrc/Dropbox/Fall\ 2017/ECE\ 385/Stuff_FA17/bit_multiplier_8 {C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/Control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:01:44 on Oct 03,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8" C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 22:01:44 on Oct 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/timrc/Dropbox/Fall\ 2017/ECE\ 385/Stuff_FA17/bit_multiplier_8 {C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/adder2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:01:44 on Oct 03,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8" C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/adder2.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 22:01:44 on Oct 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/timrc/Dropbox/Fall\ 2017/ECE\ 385/Stuff_FA17/bit_multiplier_8 {C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/bit_multiplier_8.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:01:44 on Oct 03,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8" C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/bit_multiplier_8.sv 
# -- Compiling module bit_multiplier_8
# 
# Top level modules:
# 	bit_multiplier_8
# End time: 22:01:44 on Oct 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/timrc/Dropbox/Fall\ 2017/ECE\ 385/Stuff_FA17/bit_multiplier_8 {C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/testbench.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:01:44 on Oct 03,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8" C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:01:44 on Oct 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -gui "+altera" -l msim_transcript -do "8_bit_multiplier_run_msim_rtl_verilog.do" 
# Start time: 22:01:44 on Oct 03,2017
# Loading sv_std.std
# Loading work.testbench
# Loading work.bit_multiplier_8
# Loading work.control
# Loading work.Dreg
# Loading work.reg_8
# Loading work.ripple_adder
# Loading work.full_adder
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3015) C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/bit_multiplier_8.sv(105): [PCDPC] - Port size (1) does not match connection size (32) for port 'c_in'. The port definition is at: C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/ripple_adder.sv(3).
# 
#         Region: /testbench/bit_multiplier/ripple_adder_inst
# ** Warning: (vsim-3839) C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/testbench.sv(68): Variable '/testbench/Aval', driven via a port connection, is multiply driven. See C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/testbench.sv(34).
# 
#         Region: /testbench
# ** Warning: (vsim-3839) C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/testbench.sv(67): Variable '/testbench/Bval', driven via a port connection, is multiply driven. See C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/testbench.sv(34).
# 
#         Region: /testbench
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-8315) C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/Control.sv(29): No condition is true in the unique/priority if/case statement.
# 
# ** Warning: (vsim-8315) C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/Control.sv(29): No condition is true in the unique/priority if/case statement.
# 
# testbench complete
# Break key hit
# Break in NamedBeginStat CLOCK_GENERATION at C:/Users/timrc/Dropbox/Fall 2017/ECE 385/Stuff_FA17/bit_multiplier_8/testbench.sv line 45
# End time: 22:06:18 on Oct 03,2017, Elapsed time: 0:04:34
# Errors: 0, Warnings: 5
