
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W12_N4/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W12_N4/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W12_N4/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3800704
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.203 ; gain = 241.801 ; free physical = 126375 ; free virtual = 229597
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.510; parent = 2372.411; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.285; parent = 3039.207; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W12_N4/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W12_N4/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3133.172 ; gain = 335.770 ; free physical = 126286 ; free virtual = 229510
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.510; parent = 2372.411; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4106.254; parent = 3133.176; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3150.984 ; gain = 353.582 ; free physical = 126287 ; free virtual = 229512
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.510; parent = 2372.411; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4124.066; parent = 3150.988; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3150.984 ; gain = 353.582 ; free physical = 126287 ; free virtual = 229511
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.510; parent = 2372.411; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4124.066; parent = 3150.988; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3150.984 ; gain = 0.000 ; free physical = 126287 ; free virtual = 229512
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W12_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W12_N4/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3320.703 ; gain = 0.000 ; free physical = 126292 ; free virtual = 229517
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3320.703 ; gain = 0.000 ; free physical = 126294 ; free virtual = 229518
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3320.703 ; gain = 523.301 ; free physical = 126382 ; free virtual = 229606
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.510; parent = 2372.411; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4261.770; parent = 3288.691; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3320.703 ; gain = 523.301 ; free physical = 126382 ; free virtual = 229606
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.510; parent = 2372.411; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4261.770; parent = 3288.691; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3320.703 ; gain = 523.301 ; free physical = 126382 ; free virtual = 229606
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.510; parent = 2372.411; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4261.770; parent = 3288.691; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3320.703 ; gain = 523.301 ; free physical = 126395 ; free virtual = 229621
Synthesis current peak Physical Memory [PSS] (MB): peak = 2642.881; parent = 2388.813; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4261.770; parent = 3288.691; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   25 Bit       Adders := 224   
+---Registers : 
	               25 Bit    Registers := 224   
	               17 Bit    Registers := 230   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 3320.703 ; gain = 523.301 ; free physical = 126588 ; free virtual = 229832
Synthesis current peak Physical Memory [PSS] (MB): peak = 2751.104; parent = 2497.040; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4261.770; parent = 3288.691; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 3757.398 ; gain = 959.996 ; free physical = 126108 ; free virtual = 229352
Synthesis current peak Physical Memory [PSS] (MB): peak = 3295.549; parent = 3041.485; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4730.480; parent = 3757.402; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:15 . Memory (MB): peak = 3816.680 ; gain = 1019.277 ; free physical = 126050 ; free virtual = 229294
Synthesis current peak Physical Memory [PSS] (MB): peak = 3344.775; parent = 3090.712; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4789.762; parent = 3816.684; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:26 . Memory (MB): peak = 4837.367 ; gain = 2039.965 ; free physical = 125916 ; free virtual = 229161
Synthesis current peak Physical Memory [PSS] (MB): peak = 4103.197; parent = 3849.134; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5810.449; parent = 4837.371; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:30 . Memory (MB): peak = 4837.367 ; gain = 2039.965 ; free physical = 125960 ; free virtual = 229204
Synthesis current peak Physical Memory [PSS] (MB): peak = 4103.197; parent = 3849.134; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5810.449; parent = 4837.371; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:30 . Memory (MB): peak = 4837.367 ; gain = 2039.965 ; free physical = 125960 ; free virtual = 229204
Synthesis current peak Physical Memory [PSS] (MB): peak = 4103.197; parent = 3849.134; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5810.449; parent = 4837.371; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:31 . Memory (MB): peak = 4837.367 ; gain = 2039.965 ; free physical = 125940 ; free virtual = 229185
Synthesis current peak Physical Memory [PSS] (MB): peak = 4103.197; parent = 3849.134; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5810.449; parent = 4837.371; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:31 . Memory (MB): peak = 4837.367 ; gain = 2039.965 ; free physical = 125940 ; free virtual = 229185
Synthesis current peak Physical Memory [PSS] (MB): peak = 4103.197; parent = 3849.134; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5810.449; parent = 4837.371; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:32 . Memory (MB): peak = 4837.367 ; gain = 2039.965 ; free physical = 125943 ; free virtual = 229188
Synthesis current peak Physical Memory [PSS] (MB): peak = 4103.197; parent = 3849.134; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5810.449; parent = 4837.371; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:32 . Memory (MB): peak = 4837.367 ; gain = 2039.965 ; free physical = 125952 ; free virtual = 229197
Synthesis current peak Physical Memory [PSS] (MB): peak = 4103.197; parent = 3849.134; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5810.449; parent = 4837.371; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage6_reg[7][16] | 6      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|dotprod     | vld_layer9_reg    | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  2248|
|3     |LUT2   |  9442|
|4     |LUT4   |  4950|
|5     |LUT5   |  3600|
|6     |LUT6   | 12150|
|7     |SRL16E |    18|
|8     |FDRE   |  8105|
|9     |IBUF   |  7203|
|10    |OBUF   |    26|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:32 . Memory (MB): peak = 4837.367 ; gain = 2039.965 ; free physical = 125952 ; free virtual = 229197
Synthesis current peak Physical Memory [PSS] (MB): peak = 4103.197; parent = 3849.134; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5810.449; parent = 4837.371; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:15 ; elapsed = 00:01:28 . Memory (MB): peak = 4837.367 ; gain = 1870.246 ; free physical = 125989 ; free virtual = 229234
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:01:32 . Memory (MB): peak = 4837.375 ; gain = 2039.965 ; free physical = 125989 ; free virtual = 229233
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4837.375 ; gain = 0.000 ; free physical = 126112 ; free virtual = 229356
INFO: [Netlist 29-17] Analyzing 9452 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W12_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W12_N4/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4837.375 ; gain = 0.000 ; free physical = 126101 ; free virtual = 229345
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7204 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 7203 instances

Synth Design complete, checksum: d4dc4fdf
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:48 . Memory (MB): peak = 4837.375 ; gain = 3132.793 ; free physical = 126298 ; free virtual = 229542
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W12_N4/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W12_N4/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 4876.410 ; gain = 39.035 ; free physical = 125557 ; free virtual = 228802
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 22:48:21 2025...
