<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU Directory Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;19.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">AMDGPU Directory Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Directory dependency graph for AMDGPU:</div>
<div class="dyncontent">
<div class="center"><img src="dir_447ce995d6e35417de5ec3060e97c93e_dep.png" border="0" usemap="#adir__447ce995d6e35417de5ec3060e97c93e__dep" alt="lib/Target/AMDGPU"/></div>
<map name="adir__447ce995d6e35417de5ec3060e97c93e__dep" id="adir__447ce995d6e35417de5ec3060e97c93e__dep">
<area shape="rect" href="dir_11079433822a7eb4461df62ee7457777.html" title="MCTargetDesc" alt="" coords="173,137,283,162"/>
<area shape="poly" href="dir_000005_000197.html" alt="" coords="166,87,207,124,203,128,162,91"/>
<area shape="rect" href="dir_000005_000197.html" title="78" alt="" coords="201,110,215,125"/>
<area shape="rect" href="dir_c9171f2c0f5e8c5077bd9fc5c6f70647.html" title="TargetInfo" alt="" coords="78,210,157,236"/>
<area shape="poly" href="dir_000005_000294.html" alt="" coords="135,91,110,111,90,138,87,153,89,168,102,197,97,199,84,169,82,152,86,136,106,107,131,87"/>
<area shape="rect" href="dir_000005_000294.html" title="6" alt="" coords="101,183,108,198"/>
<area shape="rect" href="dir_234f42f82b76b03f6101df18c668b2d0.html" title="Utils" alt="" coords="204,210,252,236"/>
<area shape="poly" href="dir_000005_000337.html" alt="" coords="153,88,154,122,157,142,164,161,179,182,198,200,195,204,175,186,159,164,152,144,148,123,148,88"/>
<area shape="rect" href="dir_000005_000337.html" title="51" alt="" coords="191,185,205,200"/>
<area shape="rect" href="dir_d44c64559bbebec7f509842c48db8b23.html" title="include" alt="" coords="369,284,431,310"/>
<area shape="poly" href="dir_000005_000142.html" alt="" coords="192,83,420,135,430,151,436,169,436,206,427,242,415,272,410,270,422,240,431,205,430,169,425,153,417,139,191,89"/>
<area shape="rect" href="dir_000005_000142.html" title="1045" alt="" coords="408,263,436,278"/>
<area shape="rect" href="dir_85a100ef039c3f4c9003c4e03ed24421.html" title="AsmParser" alt="" coords="341,63,427,89"/>
<area shape="poly" href="dir_000016_000197.html" alt="" coords="359,92,269,133,267,128,356,87"/>
<area shape="rect" href="dir_000016_000197.html" title="4" alt="" coords="271,129,278,144"/>
<area shape="poly" href="dir_000016_000294.html" alt="" coords="377,91,344,127,296,165,233,194,172,213,171,208,231,189,293,160,340,123,373,87"/>
<area shape="rect" href="dir_000016_000294.html" title="1" alt="" coords="174,210,181,225"/>
<area shape="poly" href="dir_000016_000337.html" alt="" coords="383,90,369,125,358,146,343,164,306,192,267,211,265,206,303,188,339,160,353,143,364,123,378,88"/>
<area shape="rect" href="dir_000016_000337.html" title="3" alt="" coords="269,208,276,223"/>
<area shape="poly" href="dir_000016_000142.html" alt="" coords="429,81,479,99,503,114,522,135,539,167,546,198,540,227,522,259,507,274,487,285,446,296,445,291,485,280,503,270,518,256,535,226,540,198,534,169,518,138,500,118,477,104,427,86"/>
<area shape="rect" href="dir_000016_000142.html" title="22" alt="" coords="443,294,457,309"/>
<area shape="rect" href="dir_aecf830508d23262985d43a7b64360cb.html" title="Disassembler" alt="" coords="216,63,317,89"/>
<area shape="poly" href="dir_000082_000197.html" alt="" coords="263,90,244,125,239,122,258,88"/>
<area shape="rect" href="dir_000082_000197.html" title="1" alt="" coords="247,117,254,132"/>
<area shape="poly" href="dir_000082_000294.html" alt="" coords="236,92,199,111,163,139,142,167,128,198,124,195,138,165,159,135,196,106,234,87"/>
<area shape="rect" href="dir_000082_000294.html" title="1" alt="" coords="132,188,139,203"/>
<area shape="poly" href="dir_000082_000337.html" alt="" coords="278,88,297,122,301,143,297,163,282,186,263,203,259,200,278,182,292,161,296,143,292,123,274,90"/>
<area shape="rect" href="dir_000082_000337.html" title="2" alt="" coords="265,199,272,214"/>
<area shape="poly" href="dir_000082_000142.html" alt="" coords="318,86,412,111,451,123,471,135,489,166,494,196,488,226,472,259,460,272,446,282,443,278,457,268,467,256,483,224,489,196,484,168,467,139,449,128,411,116,317,91"/>
<area shape="rect" href="dir_000082_000142.html" title="17" alt="" coords="445,279,459,294"/>
<area shape="rect" href="dir_a38c21fc135969bdd6d4286f2bcb9e32.html" title="MCA" alt="" coords="37,63,88,89"/>
<area shape="poly" href="dir_000188_000197.html" alt="" coords="90,86,187,128,185,133,88,91"/>
<area shape="rect" href="dir_000188_000197.html" title="1" alt="" coords="183,114,190,129"/>
<area shape="poly" href="dir_000188_000294.html" alt="" coords="66,89,70,122,81,161,101,197,97,200,76,163,65,123,61,89"/>
<area shape="rect" href="dir_000188_000294.html" title="1" alt="" coords="100,183,107,198"/>
<area shape="poly" href="dir_000188_000337.html" alt="" coords="75,87,107,121,148,160,200,200,197,204,145,164,103,125,71,91"/>
<area shape="rect" href="dir_000188_000337.html" title="1" alt="" coords="196,185,203,200"/>
<area shape="poly" href="dir_000188_000142.html" alt="" coords="89,83,101,86,157,96,202,100,246,109,270,119,296,135,330,165,358,201,379,238,393,269,388,271,374,240,353,204,326,168,293,139,267,124,244,114,202,105,156,102,99,91,88,88"/>
<area shape="rect" href="dir_000188_000142.html" title="5" alt="" coords="393,256,400,271"/>
<area shape="poly" href="dir_000197_000294.html" alt="" coords="211,165,150,204,147,200,208,161"/>
<area shape="rect" href="dir_000197_000294.html" title="1" alt="" coords="153,200,160,215"/>
<area shape="poly" href="dir_000197_000337.html" alt="" coords="224,163,222,196,217,196,218,162"/>
<area shape="rect" href="dir_000197_000337.html" title="10" alt="" coords="220,183,234,198"/>
<area shape="poly" href="dir_000197_000142.html" alt="" coords="244,161,377,272,373,276,240,165"/>
<area shape="rect" href="dir_000197_000142.html" title="100" alt="" coords="367,258,388,273"/>
<area shape="poly" href="dir_000294_000142.html" alt="" coords="142,234,193,255,278,275,355,288,354,293,277,281,191,260,140,239"/>
<area shape="rect" href="dir_000294_000142.html" title="1" alt="" coords="348,274,355,289"/>
<area shape="poly" href="dir_000337_000197.html" alt="" coords="232,210,234,177,239,177,238,210"/>
<area shape="rect" href="dir_000337_000197.html" title="1" alt="" coords="225,174,232,189"/>
<area shape="poly" href="dir_000337_000142.html" alt="" coords="254,233,302,255,356,276,354,281,300,260,252,238"/>
<area shape="rect" href="dir_000337_000142.html" title="55" alt="" coords="347,262,361,277"/>
<area shape="rect" href="dir_447ce995d6e35417de5ec3060e97c93e.html" alt="" coords="27,52,437,247"/>
<area shape="rect" href="dir_794e483eb1cc7921d35fd149d9cc325b.html" title="Target" alt="" coords="16,16,448,257"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="subdirs" name="subdirs"></a>
Directories</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><span class="iconfclosed"></span>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dir_85a100ef039c3f4c9003c4e03ed24421.html">AsmParser</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><span class="iconfclosed"></span>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dir_aecf830508d23262985d43a7b64360cb.html">Disassembler</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><span class="iconfclosed"></span>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dir_a38c21fc135969bdd6d4286f2bcb9e32.html">MCA</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><span class="iconfclosed"></span>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dir_11079433822a7eb4461df62ee7457777.html">MCTargetDesc</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><span class="iconfclosed"></span>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dir_c9171f2c0f5e8c5077bd9fc5c6f70647.html">TargetInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><span class="iconfclosed"></span>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dir_234f42f82b76b03f6101df18c668b2d0.html">Utils</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="files" name="files"></a>
Files</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPU_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPU_8h.html">AMDGPU.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUAliasAnalysis_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUAliasAnalysis_8cpp.html">AMDGPUAliasAnalysis.cpp</a></td></tr>
<tr class="memdesc:AMDGPUAliasAnalysis_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the AMGPU address space based alias analysis pass. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUAliasAnalysis_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUAliasAnalysis_8h.html">AMDGPUAliasAnalysis.h</a></td></tr>
<tr class="memdesc:AMDGPUAliasAnalysis_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the AMGPU address space based alias analysis pass. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUAlwaysInlinePass_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUAlwaysInlinePass_8cpp.html">AMDGPUAlwaysInlinePass.cpp</a></td></tr>
<tr class="memdesc:AMDGPUAlwaysInlinePass_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass marks all internal functions as always_inline and creates duplicates of all other functions and marks the duplicates as always_inline. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUAnnotateKernelFeatures_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUAnnotateKernelFeatures_8cpp.html">AMDGPUAnnotateKernelFeatures.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUAnnotateUniformValues_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUAnnotateUniformValues_8cpp.html">AMDGPUAnnotateUniformValues.cpp</a></td></tr>
<tr class="memdesc:AMDGPUAnnotateUniformValues_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass adds amdgpu.uniform metadata to IR values so this information can be used during instruction selection. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUArgumentUsageInfo_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUArgumentUsageInfo_8cpp.html">AMDGPUArgumentUsageInfo.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUArgumentUsageInfo_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUArgumentUsageInfo_8h.html">AMDGPUArgumentUsageInfo.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUAsmPrinter_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUAsmPrinter_8cpp.html">AMDGPUAsmPrinter.cpp</a></td></tr>
<tr class="memdesc:AMDGPUAsmPrinter_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">The AMDGPUAsmPrinter is used to print both assembly string and also binary code. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUAsmPrinter_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUAsmPrinter_8h.html">AMDGPUAsmPrinter.h</a></td></tr>
<tr class="memdesc:AMDGPUAsmPrinter_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMDGPU Assembly printer class. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUAtomicOptimizer_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUAtomicOptimizer_8cpp.html">AMDGPUAtomicOptimizer.cpp</a></td></tr>
<tr class="memdesc:AMDGPUAtomicOptimizer_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic operation, thus reducing contention on that memory location. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUAttributor_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUAttributor_8cpp.html">AMDGPUAttributor.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUCallLowering_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUCallLowering_8cpp.html">AMDGPUCallLowering.cpp</a></td></tr>
<tr class="memdesc:AMDGPUCallLowering_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file implements the lowering of LLVM calls to machine code calls for GlobalISel. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUCallLowering_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUCallLowering_8h.html">AMDGPUCallLowering.h</a></td></tr>
<tr class="memdesc:AMDGPUCallLowering_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file describes how to lower LLVM calls to machine code calls. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUCodeGenPassBuilder_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUCodeGenPassBuilder_8cpp.html">AMDGPUCodeGenPassBuilder.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUCodeGenPassBuilder_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUCodeGenPassBuilder_8h.html">AMDGPUCodeGenPassBuilder.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUCodeGenPrepare_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUCodeGenPrepare_8cpp.html">AMDGPUCodeGenPrepare.cpp</a></td></tr>
<tr class="memdesc:AMDGPUCodeGenPrepare_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass does misc. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUCombinerHelper_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUCombinerHelper_8cpp.html">AMDGPUCombinerHelper.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUCombinerHelper_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUCombinerHelper_8h.html">AMDGPUCombinerHelper.h</a></td></tr>
<tr class="memdesc:AMDGPUCombinerHelper_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">This contains common combine transformations that may be used in a combine pass. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUCtorDtorLowering_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUCtorDtorLowering_8cpp.html">AMDGPUCtorDtorLowering.cpp</a></td></tr>
<tr class="memdesc:AMDGPUCtorDtorLowering_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass creates a unified init and fini kernel with the required metadata. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUCtorDtorLowering_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUCtorDtorLowering_8h.html">AMDGPUCtorDtorLowering.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUExportClustering_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUExportClustering_8cpp.html">AMDGPUExportClustering.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUExportClustering_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUExportClustering_8h.html">AMDGPUExportClustering.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUFrameLowering_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUFrameLowering_8cpp.html">AMDGPUFrameLowering.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUFrameLowering_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUFrameLowering_8h.html">AMDGPUFrameLowering.h</a></td></tr>
<tr class="memdesc:AMDGPUFrameLowering_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface to describe a layout of a stack frame on an AMDGPU target. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUGlobalISelDivergenceLowering_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUGlobalISelDivergenceLowering_8cpp.html">AMDGPUGlobalISelDivergenceLowering.cpp</a></td></tr>
<tr class="memdesc:AMDGPUGlobalISelDivergenceLowering_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">GlobalISel pass that selects divergent i1 phis as lane mask phis. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUGlobalISelUtils_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUGlobalISelUtils_8cpp.html">AMDGPUGlobalISelUtils.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUGlobalISelUtils_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUGlobalISelUtils_8h.html">AMDGPUGlobalISelUtils.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUHSAMetadataStreamer_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUHSAMetadataStreamer_8cpp.html">AMDGPUHSAMetadataStreamer.cpp</a></td></tr>
<tr class="memdesc:AMDGPUHSAMetadataStreamer_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMDGPU HSA Metadata Streamer. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUHSAMetadataStreamer_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUHSAMetadataStreamer_8h.html">AMDGPUHSAMetadataStreamer.h</a></td></tr>
<tr class="memdesc:AMDGPUHSAMetadataStreamer_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMDGPU HSA Metadata Streamer. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUIGroupLP_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUIGroupLP_8cpp.html">AMDGPUIGroupLP.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUIGroupLP_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUIGroupLP_8h.html">AMDGPUIGroupLP.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUImageIntrinsicOptimizer_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUImageIntrinsicOptimizer_8cpp.html">AMDGPUImageIntrinsicOptimizer.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUInsertDelayAlu_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInsertDelayAlu_8cpp.html">AMDGPUInsertDelayAlu.cpp</a></td></tr>
<tr class="memdesc:AMDGPUInsertDelayAlu_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert s_delay_alu instructions to avoid stalls on GFX11+. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUInsertSingleUseVDST_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInsertSingleUseVDST_8cpp.html">AMDGPUInsertSingleUseVDST.cpp</a></td></tr>
<tr class="memdesc:AMDGPUInsertSingleUseVDST_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert s_singleuse_vdst instructions on GFX11.5+ to mark regions of VALU instructions that produce single-use VGPR values. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUInstCombineIntrinsic_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstCombineIntrinsic_8cpp.html">AMDGPUInstCombineIntrinsic.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUInstrInfo_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8cpp.html">AMDGPUInstrInfo.cpp</a></td></tr>
<tr class="memdesc:AMDGPUInstrInfo_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation of the TargetInstrInfo class that is common to all AMD GPUs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUInstrInfo_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a></td></tr>
<tr class="memdesc:AMDGPUInstrInfo_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUInstructionSelector_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html">AMDGPUInstructionSelector.cpp</a></td></tr>
<tr class="memdesc:AMDGPUInstructionSelector_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file implements the targeting of the InstructionSelector class for AMDGPU. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUInstructionSelector_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8h.html">AMDGPUInstructionSelector.h</a></td></tr>
<tr class="memdesc:AMDGPUInstructionSelector_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file declares the targeting of the InstructionSelector class for AMDGPU. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUISelDAGToDAG_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUISelDAGToDAG_8cpp.html">AMDGPUISelDAGToDAG.cpp</a></td></tr>
<tr class="memdesc:AMDGPUISelDAGToDAG_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines an instruction selector for the AMDGPU target. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUISelDAGToDAG_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUISelDAGToDAG_8h.html">AMDGPUISelDAGToDAG.h</a></td></tr>
<tr class="memdesc:AMDGPUISelDAGToDAG_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines an instruction selector for the AMDGPU target. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUISelLowering_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUISelLowering_8cpp.html">AMDGPUISelLowering.cpp</a></td></tr>
<tr class="memdesc:AMDGPUISelLowering_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the parent TargetLowering class for hardware code gen targets. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUISelLowering_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUISelLowering_8h.html">AMDGPUISelLowering.h</a></td></tr>
<tr class="memdesc:AMDGPUISelLowering_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface definition of the TargetLowering class that is common to all AMD GPUs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPULateCodeGenPrepare_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPULateCodeGenPrepare_8cpp.html">AMDGPULateCodeGenPrepare.cpp</a></td></tr>
<tr class="memdesc:AMDGPULateCodeGenPrepare_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass does misc. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPULegalizerInfo_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPULegalizerInfo_8cpp.html">AMDGPULegalizerInfo.cpp</a></td></tr>
<tr class="memdesc:AMDGPULegalizerInfo_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file implements the targeting of the Machinelegalizer class for AMDGPU. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPULegalizerInfo_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPULegalizerInfo_8h.html">AMDGPULegalizerInfo.h</a></td></tr>
<tr class="memdesc:AMDGPULegalizerInfo_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file declares the targeting of the Machinelegalizer class for AMDGPU. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPULibCalls_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPULibCalls_8cpp.html">AMDGPULibCalls.cpp</a></td></tr>
<tr class="memdesc:AMDGPULibCalls_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file does AMD library function optimizations. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPULibFunc_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPULibFunc_8cpp.html">AMDGPULibFunc.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPULibFunc_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPULibFunc_8h.html">AMDGPULibFunc.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPULowerBufferFatPointers_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPULowerBufferFatPointers_8cpp.html">AMDGPULowerBufferFatPointers.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPULowerKernelArguments_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPULowerKernelArguments_8cpp.html">AMDGPULowerKernelArguments.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPULowerKernelAttributes_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPULowerKernelAttributes_8cpp.html">AMDGPULowerKernelAttributes.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPULowerModuleLDSPass_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPULowerModuleLDSPass_8cpp.html">AMDGPULowerModuleLDSPass.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUMachineCFGStructurizer_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUMachineCFGStructurizer_8cpp.html">AMDGPUMachineCFGStructurizer.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUMachineFunction_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUMachineFunction_8cpp.html">AMDGPUMachineFunction.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUMachineFunction_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUMachineFunction_8h.html">AMDGPUMachineFunction.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUMachineModuleInfo_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUMachineModuleInfo_8cpp.html">AMDGPUMachineModuleInfo.cpp</a></td></tr>
<tr class="memdesc:AMDGPUMachineModuleInfo_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMDGPU Machine Module Info. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUMachineModuleInfo_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUMachineModuleInfo_8h.html">AMDGPUMachineModuleInfo.h</a></td></tr>
<tr class="memdesc:AMDGPUMachineModuleInfo_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMDGPU Machine Module Info. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUMacroFusion_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUMacroFusion_8cpp.html">AMDGPUMacroFusion.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUMacroFusion_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUMacroFusion_8h.html">AMDGPUMacroFusion.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUMarkLastScratchLoad_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUMarkLastScratchLoad_8cpp.html">AMDGPUMarkLastScratchLoad.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUMCInstLower_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUMCInstLower_8cpp.html">AMDGPUMCInstLower.cpp</a></td></tr>
<tr class="memdesc:AMDGPUMCInstLower_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to lower AMDGPU MachineInstrs to their corresponding MCInst. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUMCInstLower_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUMCInstLower_8h.html">AMDGPUMCInstLower.h</a></td></tr>
<tr class="memdesc:AMDGPUMCInstLower_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Header of lower AMDGPU MachineInstrs to their corresponding MCInst. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUMIRFormatter_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUMIRFormatter_8cpp.html">AMDGPUMIRFormatter.cpp</a></td></tr>
<tr class="memdesc:AMDGPUMIRFormatter_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation of AMDGPU overrides of MIRFormatter. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUMIRFormatter_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUMIRFormatter_8h.html">AMDGPUMIRFormatter.h</a></td></tr>
<tr class="memdesc:AMDGPUMIRFormatter_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMDGPU specific overrides of MIRFormatter. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUOpenCLEnqueuedBlockLowering_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUOpenCLEnqueuedBlockLowering_8cpp.html">AMDGPUOpenCLEnqueuedBlockLowering.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUPerfHintAnalysis_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUPerfHintAnalysis_8cpp.html">AMDGPUPerfHintAnalysis.cpp</a></td></tr>
<tr class="memdesc:AMDGPUPerfHintAnalysis_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analyzes if a function potentially memory bound and if a kernel kernel may benefit from limiting number of waves to reduce cache thrashing. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUPerfHintAnalysis_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUPerfHintAnalysis_8h.html">AMDGPUPerfHintAnalysis.h</a></td></tr>
<tr class="memdesc:AMDGPUPerfHintAnalysis_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analyzes if a function potentially memory bound and if a kernel kernel may benefit from limiting number of waves to reduce cache thrashing. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUPostLegalizerCombiner_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUPostLegalizerCombiner_8cpp.html">AMDGPUPostLegalizerCombiner.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUPreLegalizerCombiner_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUPreLegalizerCombiner_8cpp.html">AMDGPUPreLegalizerCombiner.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUPrintfRuntimeBinding_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUPrintfRuntimeBinding_8cpp.html">AMDGPUPrintfRuntimeBinding.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUPromoteAlloca_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUPromoteAlloca_8cpp.html">AMDGPUPromoteAlloca.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUPromoteKernelArguments_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUPromoteKernelArguments_8cpp.html">AMDGPUPromoteKernelArguments.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUPTNote_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUPTNote_8h.html">AMDGPUPTNote.h</a></td></tr>
<tr class="memdesc:AMDGPUPTNote_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enums and constants for AMDGPU PT_NOTE sections. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPURegBankCombiner_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPURegBankCombiner_8cpp.html">AMDGPURegBankCombiner.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPURegBankSelect_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPURegBankSelect_8cpp.html">AMDGPURegBankSelect.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPURegBankSelect_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPURegBankSelect_8h.html">AMDGPURegBankSelect.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPURegisterBankInfo_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPURegisterBankInfo_8cpp.html">AMDGPURegisterBankInfo.cpp</a></td></tr>
<tr class="memdesc:AMDGPURegisterBankInfo_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file implements the targeting of the RegisterBankInfo class for AMDGPU. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPURegisterBankInfo_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a></td></tr>
<tr class="memdesc:AMDGPURegisterBankInfo_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file declares the targeting of the RegisterBankInfo class for AMDGPU. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPURemoveIncompatibleFunctions_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPURemoveIncompatibleFunctions_8cpp.html">AMDGPURemoveIncompatibleFunctions.cpp</a></td></tr>
<tr class="memdesc:AMDGPURemoveIncompatibleFunctions_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass replaces all uses of functions that use GPU features incompatible with the current GPU with null then deletes the function. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUResourceUsageAnalysis_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUResourceUsageAnalysis_8cpp.html">AMDGPUResourceUsageAnalysis.cpp</a></td></tr>
<tr class="memdesc:AMDGPUResourceUsageAnalysis_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analyzes how many registers and other resources are used by functions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUResourceUsageAnalysis_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUResourceUsageAnalysis_8h.html">AMDGPUResourceUsageAnalysis.h</a></td></tr>
<tr class="memdesc:AMDGPUResourceUsageAnalysis_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analyzes how many registers and other resources are used by functions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPURewriteOutArguments_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPURewriteOutArguments_8cpp.html">AMDGPURewriteOutArguments.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPURewriteUndefForPHI_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPURewriteUndefForPHI_8cpp.html">AMDGPURewriteUndefForPHI.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUSetWavePriority_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUSetWavePriority_8cpp.html">AMDGPUSetWavePriority.cpp</a></td></tr>
<tr class="memdesc:AMDGPUSetWavePriority_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pass to temporarily raise the wave priority beginning the start of the shader function until its last VMEM instructions to allow younger waves to issue their VMEM instructions as well. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUSplitModule_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUSplitModule_8cpp.html">AMDGPUSplitModule.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUSplitModule_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUSplitModule_8h.html">AMDGPUSplitModule.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUSubtarget_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUSubtarget_8cpp.html">AMDGPUSubtarget.cpp</a></td></tr>
<tr class="memdesc:AMDGPUSubtarget_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implements the AMDGPU specific subclass of TargetSubtarget. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUSubtarget_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></td></tr>
<tr class="memdesc:AMDGPUSubtarget_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for AMDGPU specific classes of TargetSubtarget. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUTargetMachine_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUTargetMachine_8cpp.html">AMDGPUTargetMachine.cpp</a></td></tr>
<tr class="memdesc:AMDGPUTargetMachine_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">The AMDGPU target machine contains all of the hardware specific information needed to emit code for SI+ GPUs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUTargetMachine_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a></td></tr>
<tr class="memdesc:AMDGPUTargetMachine_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">The AMDGPU TargetMachine interface definition for hw codegen targets. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUTargetObjectFile_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUTargetObjectFile_8cpp.html">AMDGPUTargetObjectFile.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUTargetObjectFile_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUTargetObjectFile_8h.html">AMDGPUTargetObjectFile.h</a></td></tr>
<tr class="memdesc:AMDGPUTargetObjectFile_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file declares the AMDGPU-specific subclass of TargetLoweringObjectFile. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUTargetTransformInfo_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUTargetTransformInfo_8cpp.html">AMDGPUTargetTransformInfo.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUTargetTransformInfo_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUTargetTransformInfo_8h.html">AMDGPUTargetTransformInfo.h</a></td></tr>
<tr class="memdesc:AMDGPUTargetTransformInfo_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file a TargetTransformInfo::Concept conforming object specific to the AMDGPU target machine. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUUnifyDivergentExitNodes_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html">AMDGPUUnifyDivergentExitNodes.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUUnifyDivergentExitNodes_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUUnifyDivergentExitNodes_8h.html">AMDGPUUnifyDivergentExitNodes.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDGPUUnifyMetadata_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUUnifyMetadata_8cpp.html">AMDGPUUnifyMetadata.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="AMDKernelCodeT_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDKernelCodeT_8h.html">AMDKernelCodeT.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="GCNCreateVOPD_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNCreateVOPD_8cpp.html">GCNCreateVOPD.cpp</a></td></tr>
<tr class="memdesc:GCNCreateVOPD_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combine VALU pairs into VOPD instructions Only works on wave32 Has register requirements, we reject creating VOPD if the requirements are not met. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="GCNDPPCombine_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNDPPCombine_8cpp.html">GCNDPPCombine.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="GCNHazardRecognizer_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNHazardRecognizer_8cpp.html">GCNHazardRecognizer.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="GCNHazardRecognizer_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNHazardRecognizer_8h.html">GCNHazardRecognizer.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="GCNILPSched_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNILPSched_8cpp.html">GCNILPSched.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="GCNIterativeScheduler_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNIterativeScheduler_8cpp.html">GCNIterativeScheduler.cpp</a></td></tr>
<tr class="memdesc:GCNIterativeScheduler_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file implements the class GCNIterativeScheduler. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="GCNIterativeScheduler_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNIterativeScheduler_8h.html">GCNIterativeScheduler.h</a></td></tr>
<tr class="memdesc:GCNIterativeScheduler_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file defines the class GCNIterativeScheduler, which uses an iterative approach to find a best schedule for GCN architecture. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="GCNMinRegStrategy_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNMinRegStrategy_8cpp.html">GCNMinRegStrategy.cpp</a></td></tr>
<tr class="memdesc:GCNMinRegStrategy_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file defines and implements the class GCNMinRegScheduler, which implements an experimental, simple scheduler whose main goal is to learn ways about consuming less possible registers for a region. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="GCNNSAReassign_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNNSAReassign_8cpp.html">GCNNSAReassign.cpp</a></td></tr>
<tr class="memdesc:GCNNSAReassign_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to reassign registers on GFX10+ from non-sequential to sequential in NSA image instructions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="GCNPreRALongBranchReg_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNPreRALongBranchReg_8cpp.html">GCNPreRALongBranchReg.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="GCNPreRAOptimizations_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNPreRAOptimizations_8cpp.html">GCNPreRAOptimizations.cpp</a></td></tr>
<tr class="memdesc:GCNPreRAOptimizations_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass combines split register tuple initialization into a single pseudo: <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="GCNRegPressure_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNRegPressure_8cpp.html">GCNRegPressure.cpp</a></td></tr>
<tr class="memdesc:GCNRegPressure_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file implements the GCNRegPressure class. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="GCNRegPressure_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNRegPressure_8h.html">GCNRegPressure.h</a></td></tr>
<tr class="memdesc:GCNRegPressure_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file defines the GCNRegPressure class, which tracks registry pressure by bookkeeping number of SGPR/VGPRs used, weights for large SGPR/VGPRs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="GCNRewritePartialRegUses_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNRewritePartialRegUses_8cpp.html">GCNRewritePartialRegUses.cpp</a></td></tr>
<tr class="memdesc:GCNRewritePartialRegUses_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">RenameIndependentSubregs pass leaves large partially used super registers, for example: undef %0.sub4:VReg_1024 = ... %0.sub5:VReg_1024 = ... %0.sub6:VReg_1024 = ... %0.sub7:VReg_1024 = ... use %0.sub4_sub5_sub6_sub7 use %0.sub6_sub7. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="GCNSchedStrategy_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNSchedStrategy_8cpp.html">GCNSchedStrategy.cpp</a></td></tr>
<tr class="memdesc:GCNSchedStrategy_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="GCNSchedStrategy_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNSchedStrategy_8h.html">GCNSchedStrategy.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="GCNSubtarget_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNSubtarget_8h.html">GCNSubtarget.h</a></td></tr>
<tr class="memdesc:GCNSubtarget_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMD GCN specific subclass of TargetSubtarget. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="GCNVOPDUtils_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNVOPDUtils_8cpp.html">GCNVOPDUtils.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="GCNVOPDUtils_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNVOPDUtils_8h.html">GCNVOPDUtils.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600_8h.html">R600.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600AsmPrinter_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600AsmPrinter_8cpp.html">R600AsmPrinter.cpp</a></td></tr>
<tr class="memdesc:R600AsmPrinter_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">The R600AsmPrinter is used to print both assembly string and also binary code. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600AsmPrinter_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600AsmPrinter_8h.html">R600AsmPrinter.h</a></td></tr>
<tr class="memdesc:R600AsmPrinter_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">R600 Assembly printer class. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600ClauseMergePass_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600ClauseMergePass_8cpp.html">R600ClauseMergePass.cpp</a></td></tr>
<tr class="memdesc:R600ClauseMergePass_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">R600EmitClauseMarker pass emits CFAlu instruction in a conservative manner. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600CodeGenPassBuilder_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600CodeGenPassBuilder_8cpp.html">R600CodeGenPassBuilder.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600CodeGenPassBuilder_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600CodeGenPassBuilder_8h.html">R600CodeGenPassBuilder.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600ControlFlowFinalizer_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600ControlFlowFinalizer_8cpp.html">R600ControlFlowFinalizer.cpp</a></td></tr>
<tr class="memdesc:R600ControlFlowFinalizer_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass compute turns all control flow pseudo instructions into native one computing their address on the fly; it also sets STACK_SIZE info. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600Defines_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600Defines_8h.html">R600Defines.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600EmitClauseMarkers_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600EmitClauseMarkers_8cpp.html">R600EmitClauseMarkers.cpp</a></td></tr>
<tr class="memdesc:R600EmitClauseMarkers_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add CF_ALU. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600ExpandSpecialInstrs_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600ExpandSpecialInstrs_8cpp.html">R600ExpandSpecialInstrs.cpp</a></td></tr>
<tr class="memdesc:R600ExpandSpecialInstrs_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector, Reduction, and Cube instructions need to fill the entire instruction group to work correctly. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600FrameLowering_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600FrameLowering_8cpp.html">R600FrameLowering.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600FrameLowering_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600FrameLowering_8h.html">R600FrameLowering.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600InstrInfo_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600InstrInfo_8cpp.html">R600InstrInfo.cpp</a></td></tr>
<tr class="memdesc:R600InstrInfo_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">R600 Implementation of TargetInstrInfo. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600InstrInfo_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600InstrInfo_8h.html">R600InstrInfo.h</a></td></tr>
<tr class="memdesc:R600InstrInfo_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface definition for R600InstrInfo. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600ISelDAGToDAG_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600ISelDAGToDAG_8cpp.html">R600ISelDAGToDAG.cpp</a></td></tr>
<tr class="memdesc:R600ISelDAGToDAG_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines an instruction selector for the R600 subtarget. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600ISelLowering_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600ISelLowering_8cpp.html">R600ISelLowering.cpp</a></td></tr>
<tr class="memdesc:R600ISelLowering_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Custom DAG lowering for R600. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600ISelLowering_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600ISelLowering_8h.html">R600ISelLowering.h</a></td></tr>
<tr class="memdesc:R600ISelLowering_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">R600 DAG Lowering interface definition. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600MachineCFGStructurizer_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600MachineCFGStructurizer_8cpp.html">R600MachineCFGStructurizer.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600MachineFunctionInfo_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600MachineFunctionInfo_8cpp.html">R600MachineFunctionInfo.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600MachineFunctionInfo_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600MachineFunctionInfo_8h.html">R600MachineFunctionInfo.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600MachineScheduler_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600MachineScheduler_8cpp.html">R600MachineScheduler.cpp</a></td></tr>
<tr class="memdesc:R600MachineScheduler_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">R600 Machine Scheduler interface. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600MachineScheduler_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600MachineScheduler_8h.html">R600MachineScheduler.h</a></td></tr>
<tr class="memdesc:R600MachineScheduler_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">R600 Machine Scheduler interface. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600MCInstLower_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600MCInstLower_8cpp.html">R600MCInstLower.cpp</a></td></tr>
<tr class="memdesc:R600MCInstLower_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to lower R600 MachineInstrs to their corresponding MCInst. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600OpenCLImageTypeLoweringPass_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600OpenCLImageTypeLoweringPass_8cpp.html">R600OpenCLImageTypeLoweringPass.cpp</a></td></tr>
<tr class="memdesc:R600OpenCLImageTypeLoweringPass_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass resolves calls to OpenCL image attribute, image resource ID and sampler resource ID getter functions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600OptimizeVectorRegisters_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600OptimizeVectorRegisters_8cpp.html">R600OptimizeVectorRegisters.cpp</a></td></tr>
<tr class="memdesc:R600OptimizeVectorRegisters_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass merges inputs of swizzeable instructions into vector sharing common data and/or have enough undef subreg using swizzle abilities. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600Packetizer_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600Packetizer_8cpp.html">R600Packetizer.cpp</a></td></tr>
<tr class="memdesc:R600Packetizer_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass implements instructions packetization for R600. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600RegisterInfo_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600RegisterInfo_8cpp.html">R600RegisterInfo.cpp</a></td></tr>
<tr class="memdesc:R600RegisterInfo_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">R600 implementation of the TargetRegisterInfo class. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600RegisterInfo_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600RegisterInfo_8h.html">R600RegisterInfo.h</a></td></tr>
<tr class="memdesc:R600RegisterInfo_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface definition for R600RegisterInfo. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600Subtarget_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600Subtarget_8cpp.html">R600Subtarget.cpp</a></td></tr>
<tr class="memdesc:R600Subtarget_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implements the R600 specific subclass of TargetSubtarget. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600Subtarget_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600Subtarget_8h.html">R600Subtarget.h</a></td></tr>
<tr class="memdesc:R600Subtarget_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMDGPU R600 specific subclass of TargetSubtarget. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600TargetMachine_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600TargetMachine_8cpp.html">R600TargetMachine.cpp</a></td></tr>
<tr class="memdesc:R600TargetMachine_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">The AMDGPU-R600 target machine contains all of the hardware specific information needed to emit code for R600 GPUs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600TargetMachine_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600TargetMachine_8h.html">R600TargetMachine.h</a></td></tr>
<tr class="memdesc:R600TargetMachine_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">The AMDGPU TargetMachine interface definition for hw codegen targets. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600TargetTransformInfo_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600TargetTransformInfo_8cpp.html">R600TargetTransformInfo.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="R600TargetTransformInfo_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600TargetTransformInfo_8h.html">R600TargetTransformInfo.h</a></td></tr>
<tr class="memdesc:R600TargetTransformInfo_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file a TargetTransformInfo::Concept conforming object specific to the R600 target machine. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIAnnotateControlFlow_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIAnnotateControlFlow_8cpp.html">SIAnnotateControlFlow.cpp</a></td></tr>
<tr class="memdesc:SIAnnotateControlFlow_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Annotates the control flow with hardware specific intrinsics. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIDefines_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIDefines_8h.html">SIDefines.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIFixSGPRCopies_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIFixSGPRCopies_8cpp.html">SIFixSGPRCopies.cpp</a></td></tr>
<tr class="memdesc:SIFixSGPRCopies_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate these illegal copies in situations like this: <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIFixVGPRCopies_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIFixVGPRCopies_8cpp.html">SIFixVGPRCopies.cpp</a></td></tr>
<tr class="memdesc:SIFixVGPRCopies_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add implicit use of exec to vector register copies. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIFoldOperands_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIFoldOperands_8cpp.html">SIFoldOperands.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIFormMemoryClauses_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIFormMemoryClauses_8cpp.html">SIFormMemoryClauses.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIFrameLowering_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIFrameLowering_8cpp.html">SIFrameLowering.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIFrameLowering_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIFrameLowering_8h.html">SIFrameLowering.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIInsertHardClauses_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInsertHardClauses_8cpp.html">SIInsertHardClauses.cpp</a></td></tr>
<tr class="memdesc:SIInsertHardClauses_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert s_clause instructions to form hard clauses. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIInsertWaitcnts_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInsertWaitcnts_8cpp.html">SIInsertWaitcnts.cpp</a></td></tr>
<tr class="memdesc:SIInsertWaitcnts_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert wait instructions for memory reads and writes. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIInstrInfo_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html">SIInstrInfo.cpp</a></td></tr>
<tr class="memdesc:SIInstrInfo_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">SI Implementation of TargetInstrInfo. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIInstrInfo_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8h.html">SIInstrInfo.h</a></td></tr>
<tr class="memdesc:SIInstrInfo_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface definition for SIInstrInfo. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIISelLowering_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIISelLowering_8cpp.html">SIISelLowering.cpp</a></td></tr>
<tr class="memdesc:SIISelLowering_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Custom DAG lowering for SI. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIISelLowering_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIISelLowering_8h.html">SIISelLowering.h</a></td></tr>
<tr class="memdesc:SIISelLowering_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">SI DAG Lowering interface definition. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SILateBranchLowering_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SILateBranchLowering_8cpp.html">SILateBranchLowering.cpp</a></td></tr>
<tr class="memdesc:SILateBranchLowering_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass mainly lowers early terminate pseudo instructions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SILoadStoreOptimizer_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SILoadStoreOptimizer_8cpp.html">SILoadStoreOptimizer.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SILowerControlFlow_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SILowerControlFlow_8cpp.html">SILowerControlFlow.cpp</a></td></tr>
<tr class="memdesc:SILowerControlFlow_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass lowers the pseudo control flow instructions to real machine instructions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SILowerI1Copies_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SILowerI1Copies_8cpp.html">SILowerI1Copies.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SILowerI1Copies_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SILowerI1Copies_8h.html">SILowerI1Copies.h</a></td></tr>
<tr class="memdesc:SILowerI1Copies_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface definition of the PhiLoweringHelper class that implements lane mask merging algorithm for divergent i1 phis. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SILowerSGPRSpills_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SILowerSGPRSpills_8cpp.html">SILowerSGPRSpills.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SILowerWWMCopies_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SILowerWWMCopies_8cpp.html">SILowerWWMCopies.cpp</a></td></tr>
<tr class="memdesc:SILowerWWMCopies_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lowering the WWM_COPY instructions for various register classes. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIMachineFunctionInfo_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIMachineFunctionInfo_8cpp.html">SIMachineFunctionInfo.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIMachineFunctionInfo_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIMachineScheduler_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIMachineScheduler_8cpp.html">SIMachineScheduler.cpp</a></td></tr>
<tr class="memdesc:SIMachineScheduler_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">SI Machine Scheduler interface. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIMachineScheduler_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIMachineScheduler_8h.html">SIMachineScheduler.h</a></td></tr>
<tr class="memdesc:SIMachineScheduler_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">SI Machine Scheduler interface. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIMemoryLegalizer_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIMemoryLegalizer_8cpp.html">SIMemoryLegalizer.cpp</a></td></tr>
<tr class="memdesc:SIMemoryLegalizer_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory legalizer - implements memory model. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIModeRegister_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIModeRegister_8cpp.html">SIModeRegister.cpp</a></td></tr>
<tr class="memdesc:SIModeRegister_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass inserts changes to the Mode register settings as required. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIModeRegisterDefaults_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIModeRegisterDefaults_8cpp.html">SIModeRegisterDefaults.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIModeRegisterDefaults_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIModeRegisterDefaults_8h.html">SIModeRegisterDefaults.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIOptimizeExecMasking_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIOptimizeExecMasking_8cpp.html">SIOptimizeExecMasking.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIOptimizeExecMaskingPreRA_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html">SIOptimizeExecMaskingPreRA.cpp</a></td></tr>
<tr class="memdesc:SIOptimizeExecMaskingPreRA_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass performs exec mask handling peephole optimizations which needs to be done before register allocation to reduce register pressure. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIOptimizeVGPRLiveRange_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIOptimizeVGPRLiveRange_8cpp.html">SIOptimizeVGPRLiveRange.cpp</a></td></tr>
<tr class="memdesc:SIOptimizeVGPRLiveRange_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass tries to remove unnecessary VGPR live ranges in divergent if-else structures and waterfall loops. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIPeepholeSDWA_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIPeepholeSDWA_8cpp.html">SIPeepholeSDWA.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIPostRABundler_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIPostRABundler_8cpp.html">SIPostRABundler.cpp</a></td></tr>
<tr class="memdesc:SIPostRABundler_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass creates bundles of memory instructions to protect adjacent loads and stores from being rescheduled apart from each other post-RA. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIPreAllocateWWMRegs_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIPreAllocateWWMRegs_8cpp.html">SIPreAllocateWWMRegs.cpp</a></td></tr>
<tr class="memdesc:SIPreAllocateWWMRegs_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pass to pre-allocated WWM registers. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIPreEmitPeephole_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIPreEmitPeephole_8cpp.html">SIPreEmitPeephole.cpp</a></td></tr>
<tr class="memdesc:SIPreEmitPeephole_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass performs the peephole optimizations before code emission. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIProgramInfo_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIProgramInfo_8cpp.html">SIProgramInfo.cpp</a></td></tr>
<tr class="memdesc:SIProgramInfo_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SIProgramInfo tracks resource usage and hardware flags for kernels and entry functions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIProgramInfo_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIProgramInfo_8h.html">SIProgramInfo.h</a></td></tr>
<tr class="memdesc:SIProgramInfo_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines struct to track resource usage and hardware flags for kernels and entry functions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIRegisterInfo_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIRegisterInfo_8cpp.html">SIRegisterInfo.cpp</a></td></tr>
<tr class="memdesc:SIRegisterInfo_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">SI implementation of the TargetRegisterInfo class. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIRegisterInfo_8h_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></td></tr>
<tr class="memdesc:SIRegisterInfo_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface definition for SIRegisterInfo. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIShrinkInstructions_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIShrinkInstructions_8cpp.html">SIShrinkInstructions.cpp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a href="SIWholeQuadMode_8cpp_source.html"><span class="icondoc"></span></a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIWholeQuadMode_8cpp.html">SIWholeQuadMode.cpp</a></td></tr>
<tr class="memdesc:SIWholeQuadMode_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass adds instructions to enable whole quad mode (strict or non-strict) for pixel shaders, and strict whole wavefront mode for all programs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 1 2024 14:07:08 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
