
Assignment_Que_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000034c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004d4  080004dc  000014dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004d4  080004d4  000014dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080004d4  080004d4  000014dc  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080004d4  080004dc  000014dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004d4  080004d4  000014d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080004d8  080004d8  000014d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000014dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000014dc  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000014dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000ae6  00000000  00000000  0000150c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000002cf  00000000  00000000  00001ff2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000d0  00000000  00000000  000022c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000089  00000000  00000000  00002398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018e2a  00000000  00000000  00002421  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000d81  00000000  00000000  0001b24b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008b8f7  00000000  00000000  0001bfcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000a78c3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000001d0  00000000  00000000  000a7908  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000025  00000000  00000000  000a7ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000061  00000000  00000000  000a7afd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080004bc 	.word	0x080004bc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	080004bc 	.word	0x080004bc

080001c8 <switch_init>:
#include"stm32f407xx.h"
#include"gpio.h"


void switch_init(void)
{
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
	//0. enable clock for GPIOA in AHB1
	RCC->AHB1ENR |= BV(0);
 80001cc:	4b0e      	ldr	r3, [pc, #56]	@ (8000208 <switch_init+0x40>)
 80001ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001d0:	4a0d      	ldr	r2, [pc, #52]	@ (8000208 <switch_init+0x40>)
 80001d2:	f043 0301 	orr.w	r3, r3, #1
 80001d6:	6313      	str	r3, [r2, #48]	@ 0x30
	//1. select mode as Input
	GPIOA->MODER &= ~(BV(0) | BV(1) );
 80001d8:	4b0c      	ldr	r3, [pc, #48]	@ (800020c <switch_init+0x44>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4a0b      	ldr	r2, [pc, #44]	@ (800020c <switch_init+0x44>)
 80001de:	f023 0303 	bic.w	r3, r3, #3
 80001e2:	6013      	str	r3, [r2, #0]


	//2. select type as push pull
	//GPIOA->OTYPER &= ~(BV(0) );
	//3. select speed as low
	GPIOA->OSPEEDR &= ~(BV(0) | BV(1));
 80001e4:	4b09      	ldr	r3, [pc, #36]	@ (800020c <switch_init+0x44>)
 80001e6:	689b      	ldr	r3, [r3, #8]
 80001e8:	4a08      	ldr	r2, [pc, #32]	@ (800020c <switch_init+0x44>)
 80001ea:	f023 0303 	bic.w	r3, r3, #3
 80001ee:	6093      	str	r3, [r2, #8]

	//4. select pull up/down as no
	GPIOA->PUPDR &= ~(BV(0) | BV(1));
 80001f0:	4b06      	ldr	r3, [pc, #24]	@ (800020c <switch_init+0x44>)
 80001f2:	68db      	ldr	r3, [r3, #12]
 80001f4:	4a05      	ldr	r2, [pc, #20]	@ (800020c <switch_init+0x44>)
 80001f6:	f023 0303 	bic.w	r3, r3, #3
 80001fa:	60d3      	str	r3, [r2, #12]

}
 80001fc:	bf00      	nop
 80001fe:	46bd      	mov	sp, r7
 8000200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000204:	4770      	bx	lr
 8000206:	bf00      	nop
 8000208:	40023800 	.word	0x40023800
 800020c:	40020000 	.word	0x40020000

08000210 <switch_status>:
int switch_status(void)
{
 8000210:	b480      	push	{r7}
 8000212:	af00      	add	r7, sp, #0
	if ((GPIOA->IDR) & BV(0) )
 8000214:	4b06      	ldr	r3, [pc, #24]	@ (8000230 <switch_status+0x20>)
 8000216:	691b      	ldr	r3, [r3, #16]
 8000218:	f003 0301 	and.w	r3, r3, #1
 800021c:	2b00      	cmp	r3, #0
 800021e:	d001      	beq.n	8000224 <switch_status+0x14>
	{
		return 1 ; // switch is press
 8000220:	2301      	movs	r3, #1
 8000222:	e000      	b.n	8000226 <switch_status+0x16>
	}
	else
	{
		return 0 ; // switch is nor press
 8000224:	2300      	movs	r3, #0
	}
}
 8000226:	4618      	mov	r0, r3
 8000228:	46bd      	mov	sp, r7
 800022a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800022e:	4770      	bx	lr
 8000230:	40020000 	.word	0x40020000

08000234 <led_init>:

void led_init(void)
{
 8000234:	b480      	push	{r7}
 8000236:	af00      	add	r7, sp, #0
	//0. enable clock for GPIOD in AHB1
	RCC->AHB1ENR |= BV(3);
 8000238:	4b1a      	ldr	r3, [pc, #104]	@ (80002a4 <led_init+0x70>)
 800023a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800023c:	4a19      	ldr	r2, [pc, #100]	@ (80002a4 <led_init+0x70>)
 800023e:	f043 0308 	orr.w	r3, r3, #8
 8000242:	6313      	str	r3, [r2, #48]	@ 0x30
	//1. select mode as output
	LED_PORT->MODER &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 8000244:	4b18      	ldr	r3, [pc, #96]	@ (80002a8 <led_init+0x74>)
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	4a17      	ldr	r2, [pc, #92]	@ (80002a8 <led_init+0x74>)
 800024a:	f023 432a 	bic.w	r3, r3, #2852126720	@ 0xaa000000
 800024e:	6013      	str	r3, [r2, #0]
	LED_PORT->MODER |= BV(24) | BV(26) | BV(28) | BV(30);
 8000250:	4b15      	ldr	r3, [pc, #84]	@ (80002a8 <led_init+0x74>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	4a14      	ldr	r2, [pc, #80]	@ (80002a8 <led_init+0x74>)
 8000256:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 800025a:	6013      	str	r3, [r2, #0]
	//2. select type as push pull
	LED_PORT->OTYPER &= ~(BV(12) | BV(13) | BV(14) | BV(15));
 800025c:	4b12      	ldr	r3, [pc, #72]	@ (80002a8 <led_init+0x74>)
 800025e:	685b      	ldr	r3, [r3, #4]
 8000260:	4a11      	ldr	r2, [pc, #68]	@ (80002a8 <led_init+0x74>)
 8000262:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000266:	6053      	str	r3, [r2, #4]
	//3. select speed as low
	LED_PORT->OSPEEDR &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 8000268:	4b0f      	ldr	r3, [pc, #60]	@ (80002a8 <led_init+0x74>)
 800026a:	689b      	ldr	r3, [r3, #8]
 800026c:	4a0e      	ldr	r2, [pc, #56]	@ (80002a8 <led_init+0x74>)
 800026e:	f023 432a 	bic.w	r3, r3, #2852126720	@ 0xaa000000
 8000272:	6093      	str	r3, [r2, #8]
	GPIOD->OSPEEDR &= ~(BV(24) | BV(26) | BV(28) | BV(30));
 8000274:	4b0c      	ldr	r3, [pc, #48]	@ (80002a8 <led_init+0x74>)
 8000276:	689b      	ldr	r3, [r3, #8]
 8000278:	4a0b      	ldr	r2, [pc, #44]	@ (80002a8 <led_init+0x74>)
 800027a:	f023 43aa 	bic.w	r3, r3, #1426063360	@ 0x55000000
 800027e:	6093      	str	r3, [r2, #8]
	//4. select pull up/down as no
	LED_PORT->PUPDR &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 8000280:	4b09      	ldr	r3, [pc, #36]	@ (80002a8 <led_init+0x74>)
 8000282:	68db      	ldr	r3, [r3, #12]
 8000284:	4a08      	ldr	r2, [pc, #32]	@ (80002a8 <led_init+0x74>)
 8000286:	f023 432a 	bic.w	r3, r3, #2852126720	@ 0xaa000000
 800028a:	60d3      	str	r3, [r2, #12]
	LED_PORT->PUPDR &= ~(BV(24) | BV(26) | BV(28) | BV(30));
 800028c:	4b06      	ldr	r3, [pc, #24]	@ (80002a8 <led_init+0x74>)
 800028e:	68db      	ldr	r3, [r3, #12]
 8000290:	4a05      	ldr	r2, [pc, #20]	@ (80002a8 <led_init+0x74>)
 8000292:	f023 43aa 	bic.w	r3, r3, #1426063360	@ 0x55000000
 8000296:	60d3      	str	r3, [r2, #12]
}
 8000298:	bf00      	nop
 800029a:	46bd      	mov	sp, r7
 800029c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a0:	4770      	bx	lr
 80002a2:	bf00      	nop
 80002a4:	40023800 	.word	0x40023800
 80002a8:	40020c00 	.word	0x40020c00

080002ac <led_one>:
void led_one(void)
{
 80002ac:	b480      	push	{r7}
 80002ae:	af00      	add	r7, sp, #0
	GPIOD->ODR |= BV(GREEN_LED);
 80002b0:	4b05      	ldr	r3, [pc, #20]	@ (80002c8 <led_one+0x1c>)
 80002b2:	695b      	ldr	r3, [r3, #20]
 80002b4:	4a04      	ldr	r2, [pc, #16]	@ (80002c8 <led_one+0x1c>)
 80002b6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80002ba:	6153      	str	r3, [r2, #20]
}
 80002bc:	bf00      	nop
 80002be:	46bd      	mov	sp, r7
 80002c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c4:	4770      	bx	lr
 80002c6:	bf00      	nop
 80002c8:	40020c00 	.word	0x40020c00

080002cc <led_two>:

void led_two(void)
{
 80002cc:	b480      	push	{r7}
 80002ce:	af00      	add	r7, sp, #0
	GPIOD->ODR |= BV(GREEN_LED)| BV(BLUE_LED);
 80002d0:	4b05      	ldr	r3, [pc, #20]	@ (80002e8 <led_two+0x1c>)
 80002d2:	695b      	ldr	r3, [r3, #20]
 80002d4:	4a04      	ldr	r2, [pc, #16]	@ (80002e8 <led_two+0x1c>)
 80002d6:	f443 4310 	orr.w	r3, r3, #36864	@ 0x9000
 80002da:	6153      	str	r3, [r2, #20]
}
 80002dc:	bf00      	nop
 80002de:	46bd      	mov	sp, r7
 80002e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e4:	4770      	bx	lr
 80002e6:	bf00      	nop
 80002e8:	40020c00 	.word	0x40020c00

080002ec <led_three>:
void led_three(void)
{
 80002ec:	b480      	push	{r7}
 80002ee:	af00      	add	r7, sp, #0
	GPIOD->ODR&=~( BV(GREEN_LED)|  BV(BLUE_LED));
 80002f0:	4b05      	ldr	r3, [pc, #20]	@ (8000308 <led_three+0x1c>)
 80002f2:	695b      	ldr	r3, [r3, #20]
 80002f4:	4a04      	ldr	r2, [pc, #16]	@ (8000308 <led_three+0x1c>)
 80002f6:	f423 4310 	bic.w	r3, r3, #36864	@ 0x9000
 80002fa:	6153      	str	r3, [r2, #20]
}
 80002fc:	bf00      	nop
 80002fe:	46bd      	mov	sp, r7
 8000300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000304:	4770      	bx	lr
 8000306:	bf00      	nop
 8000308:	40020c00 	.word	0x40020c00

0800030c <led_four>:
void led_four(void)
{
 800030c:	b480      	push	{r7}
 800030e:	af00      	add	r7, sp, #0
	GPIOD->ODR &=~( BV(GREEN_LED)| BV(BLUE_LED));
 8000310:	4b05      	ldr	r3, [pc, #20]	@ (8000328 <led_four+0x1c>)
 8000312:	695b      	ldr	r3, [r3, #20]
 8000314:	4a04      	ldr	r2, [pc, #16]	@ (8000328 <led_four+0x1c>)
 8000316:	f423 4310 	bic.w	r3, r3, #36864	@ 0x9000
 800031a:	6153      	str	r3, [r2, #20]
}
 800031c:	bf00      	nop
 800031e:	46bd      	mov	sp, r7
 8000320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000324:	4770      	bx	lr
 8000326:	bf00      	nop
 8000328:	40020c00 	.word	0x40020c00

0800032c <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af00      	add	r7, sp, #0
    led_init();
 8000332:	f7ff ff7f 	bl	8000234 <led_init>
    switch_init();
 8000336:	f7ff ff47 	bl	80001c8 <switch_init>
    int c = 0;
 800033a:	2300      	movs	r3, #0
 800033c:	607b      	str	r3, [r7, #4]
    while (1)
    {
        if (switch_status() == 1)
 800033e:	f7ff ff67 	bl	8000210 <switch_status>
 8000342:	4603      	mov	r3, r0
 8000344:	2b01      	cmp	r3, #1
 8000346:	d1fa      	bne.n	800033e <main+0x12>
        {
            switch (c)
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	2b03      	cmp	r3, #3
 800034c:	d81e      	bhi.n	800038c <main+0x60>
 800034e:	a201      	add	r2, pc, #4	@ (adr r2, 8000354 <main+0x28>)
 8000350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000354:	08000365 	.word	0x08000365
 8000358:	0800036f 	.word	0x0800036f
 800035c:	08000379 	.word	0x08000379
 8000360:	08000383 	.word	0x08000383
            {
                case 0:
          led_one();
 8000364:	f7ff ffa2 	bl	80002ac <led_one>
                    c = 1;
 8000368:	2301      	movs	r3, #1
 800036a:	607b      	str	r3, [r7, #4]
                    break;
 800036c:	e011      	b.n	8000392 <main+0x66>
                case 1:
          led_two();
 800036e:	f7ff ffad 	bl	80002cc <led_two>
                    c = 2;
 8000372:	2302      	movs	r3, #2
 8000374:	607b      	str	r3, [r7, #4]
                    break;
 8000376:	e00c      	b.n	8000392 <main+0x66>
                case 2:
          led_three();
 8000378:	f7ff ffb8 	bl	80002ec <led_three>
                	c=0;
 800037c:	2300      	movs	r3, #0
 800037e:	607b      	str	r3, [r7, #4]
                     break;
 8000380:	e007      	b.n	8000392 <main+0x66>
                case 3:
          led_four();
 8000382:	f7ff ffc3 	bl	800030c <led_four>
                    c = 0;
 8000386:	2300      	movs	r3, #0
 8000388:	607b      	str	r3, [r7, #4]
                    break;
 800038a:	e002      	b.n	8000392 <main+0x66>
          led_three();
                    c = 3;
                default:
                    c = 0;
 800038c:	2300      	movs	r3, #0
 800038e:	607b      	str	r3, [r7, #4]
                    break;
 8000390:	bf00      	nop
            }
            while (switch_status() == 1);
 8000392:	bf00      	nop
 8000394:	f7ff ff3c 	bl	8000210 <switch_status>
 8000398:	4603      	mov	r3, r0
 800039a:	2b01      	cmp	r3, #1
 800039c:	d0fa      	beq.n	8000394 <main+0x68>
        if (switch_status() == 1)
 800039e:	e7ce      	b.n	800033e <main+0x12>

080003a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80003a4:	4b05      	ldr	r3, [pc, #20]	@ (80003bc <SystemInit+0x1c>)
 80003a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80003aa:	4a04      	ldr	r2, [pc, #16]	@ (80003bc <SystemInit+0x1c>)
 80003ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80003b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

  DWT_Init();
 80003b4:	f000 f804 	bl	80003c0 <DWT_Init>
}
 80003b8:	bf00      	nop
 80003ba:	bd80      	pop	{r7, pc}
 80003bc:	e000ed00 	.word	0xe000ed00

080003c0 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 80003c0:	b480      	push	{r7}
 80003c2:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80003c4:	4b14      	ldr	r3, [pc, #80]	@ (8000418 <DWT_Init+0x58>)
 80003c6:	68db      	ldr	r3, [r3, #12]
 80003c8:	4a13      	ldr	r2, [pc, #76]	@ (8000418 <DWT_Init+0x58>)
 80003ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80003ce:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80003d0:	4b11      	ldr	r3, [pc, #68]	@ (8000418 <DWT_Init+0x58>)
 80003d2:	68db      	ldr	r3, [r3, #12]
 80003d4:	4a10      	ldr	r2, [pc, #64]	@ (8000418 <DWT_Init+0x58>)
 80003d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80003da:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80003dc:	4b0f      	ldr	r3, [pc, #60]	@ (800041c <DWT_Init+0x5c>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	4a0e      	ldr	r2, [pc, #56]	@ (800041c <DWT_Init+0x5c>)
 80003e2:	f023 0301 	bic.w	r3, r3, #1
 80003e6:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80003e8:	4b0c      	ldr	r3, [pc, #48]	@ (800041c <DWT_Init+0x5c>)
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	4a0b      	ldr	r2, [pc, #44]	@ (800041c <DWT_Init+0x5c>)
 80003ee:	f043 0301 	orr.w	r3, r3, #1
 80003f2:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 80003f4:	4b09      	ldr	r3, [pc, #36]	@ (800041c <DWT_Init+0x5c>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 80003fa:	bf00      	nop
    __ASM volatile ("NOP");
 80003fc:	bf00      	nop
    __ASM volatile ("NOP");
 80003fe:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8000400:	4b06      	ldr	r3, [pc, #24]	@ (800041c <DWT_Init+0x5c>)
 8000402:	685b      	ldr	r3, [r3, #4]
 8000404:	2b00      	cmp	r3, #0
 8000406:	bf0c      	ite	eq
 8000408:	2301      	moveq	r3, #1
 800040a:	2300      	movne	r3, #0
 800040c:	b2db      	uxtb	r3, r3
}
 800040e:	4618      	mov	r0, r3
 8000410:	46bd      	mov	sp, r7
 8000412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000416:	4770      	bx	lr
 8000418:	e000edf0 	.word	0xe000edf0
 800041c:	e0001000 	.word	0xe0001000

08000420 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000420:	480d      	ldr	r0, [pc, #52]	@ (8000458 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000422:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000424:	f7ff ffbc 	bl	80003a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000428:	480c      	ldr	r0, [pc, #48]	@ (800045c <LoopForever+0x6>)
  ldr r1, =_edata
 800042a:	490d      	ldr	r1, [pc, #52]	@ (8000460 <LoopForever+0xa>)
  ldr r2, =_sidata
 800042c:	4a0d      	ldr	r2, [pc, #52]	@ (8000464 <LoopForever+0xe>)
  movs r3, #0
 800042e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000430:	e002      	b.n	8000438 <LoopCopyDataInit>

08000432 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000432:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000434:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000436:	3304      	adds	r3, #4

08000438 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000438:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800043a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800043c:	d3f9      	bcc.n	8000432 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800043e:	4a0a      	ldr	r2, [pc, #40]	@ (8000468 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000440:	4c0a      	ldr	r4, [pc, #40]	@ (800046c <LoopForever+0x16>)
  movs r3, #0
 8000442:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000444:	e001      	b.n	800044a <LoopFillZerobss>

08000446 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000446:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000448:	3204      	adds	r2, #4

0800044a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800044a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800044c:	d3fb      	bcc.n	8000446 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800044e:	f000 f811 	bl	8000474 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000452:	f7ff ff6b 	bl	800032c <main>

08000456 <LoopForever>:

LoopForever:
  b LoopForever
 8000456:	e7fe      	b.n	8000456 <LoopForever>
  ldr   r0, =_estack
 8000458:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800045c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000460:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000464:	080004dc 	.word	0x080004dc
  ldr r2, =_sbss
 8000468:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800046c:	2000001c 	.word	0x2000001c

08000470 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000470:	e7fe      	b.n	8000470 <ADC_IRQHandler>
	...

08000474 <__libc_init_array>:
 8000474:	b570      	push	{r4, r5, r6, lr}
 8000476:	4d0d      	ldr	r5, [pc, #52]	@ (80004ac <__libc_init_array+0x38>)
 8000478:	4c0d      	ldr	r4, [pc, #52]	@ (80004b0 <__libc_init_array+0x3c>)
 800047a:	1b64      	subs	r4, r4, r5
 800047c:	10a4      	asrs	r4, r4, #2
 800047e:	2600      	movs	r6, #0
 8000480:	42a6      	cmp	r6, r4
 8000482:	d109      	bne.n	8000498 <__libc_init_array+0x24>
 8000484:	4d0b      	ldr	r5, [pc, #44]	@ (80004b4 <__libc_init_array+0x40>)
 8000486:	4c0c      	ldr	r4, [pc, #48]	@ (80004b8 <__libc_init_array+0x44>)
 8000488:	f000 f818 	bl	80004bc <_init>
 800048c:	1b64      	subs	r4, r4, r5
 800048e:	10a4      	asrs	r4, r4, #2
 8000490:	2600      	movs	r6, #0
 8000492:	42a6      	cmp	r6, r4
 8000494:	d105      	bne.n	80004a2 <__libc_init_array+0x2e>
 8000496:	bd70      	pop	{r4, r5, r6, pc}
 8000498:	f855 3b04 	ldr.w	r3, [r5], #4
 800049c:	4798      	blx	r3
 800049e:	3601      	adds	r6, #1
 80004a0:	e7ee      	b.n	8000480 <__libc_init_array+0xc>
 80004a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80004a6:	4798      	blx	r3
 80004a8:	3601      	adds	r6, #1
 80004aa:	e7f2      	b.n	8000492 <__libc_init_array+0x1e>
 80004ac:	080004d4 	.word	0x080004d4
 80004b0:	080004d4 	.word	0x080004d4
 80004b4:	080004d4 	.word	0x080004d4
 80004b8:	080004d8 	.word	0x080004d8

080004bc <_init>:
 80004bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004be:	bf00      	nop
 80004c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004c2:	bc08      	pop	{r3}
 80004c4:	469e      	mov	lr, r3
 80004c6:	4770      	bx	lr

080004c8 <_fini>:
 80004c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004ca:	bf00      	nop
 80004cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004ce:	bc08      	pop	{r3}
 80004d0:	469e      	mov	lr, r3
 80004d2:	4770      	bx	lr
