----------------------------------------------------------------------
Report for cell register_file_testbench.verilog

Register bits: 0 of 54912 (0%)
PIC Latch:       0
I/O cells:       0
                                          Cell usage:
                               cell       count    Res Usage(%)
                                GSR        1       100.0
                                PUR        1       100.0
                                VHI        1       100.0
                                VLO        1       100.0
                            
                         TOTAL             4           
