// Seed: 793113310
module module_0 (
    output supply0 id_0,
    output supply0 id_1,
    input  uwire   id_2,
    output supply1 id_3
);
  logic id_5;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input wire id_2,
    output supply1 id_3,
    input supply0 id_4,
    output wor id_5,
    output tri1 id_6,
    input tri1 id_7,
    input uwire id_8,
    input wire id_9,
    input wand id_10,
    input supply1 id_11,
    input wand id_12,
    input tri id_13,
    input uwire id_14,
    input supply1 id_15
);
  uwire id_17;
  assign id_5 = 1;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_13,
      id_5
  );
  logic [1 : 1 'h0] id_18;
  assign id_17 = id_10 ? id_10 : 1'b0;
endmodule
