<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス FetchSeqUnit</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>クラス FetchSeqUnit</h1><!-- doxytag: class="FetchSeqUnit" --><!-- doxytag: inherits="Resource" -->
<p><code>#include &lt;<a class="el" href="fetch__seq__unit_8hh_source.html">fetch_seq_unit.hh</a>&gt;</code></p>
<div class="dynheader">
FetchSeqUnitに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classFetchSeqUnit.gif" usemap="#FetchSeqUnit_map" alt=""/>
  <map id="FetchSeqUnit_map" name="FetchSeqUnit_map">
<area href="classResource.html" alt="Resource" shape="rect" coords="0,0,86,24"/>
</map>
 </div>
</div>

<p><a href="classFetchSeqUnit-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>構成</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchSeqUnit_1_1FetchSeqEvent.html">FetchSeqEvent</a></td></tr>
<tr><td colspan="2"><h2>Public 型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchSeqUnit.html#a2afce0a47a93eee73a314d53e4890153">Command</a> { <a class="el" href="classFetchSeqUnit.html#a2afce0a47a93eee73a314d53e4890153a01d26f167ac9e921c263bbcd80dd3bc4">AssignNextPC</a>, 
<a class="el" href="classFetchSeqUnit.html#a2afce0a47a93eee73a314d53e4890153abf7b003b9980c66157a424a6142f1c38">UpdateTargetPC</a>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classRefCountingPtr.html">ThePipeline::DynInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchSeqUnit.html#af9d0c8a46736ba6aa2d8bb94da1a5e73">DynInstPtr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classstd_1_1list.html">std::list</a>&lt; <a class="el" href="classRefCountingPtr.html">DynInstPtr</a> &gt;<br class="typebreak"/>
::iterator&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchSeqUnit.html#a184cb829e22cc656acb41864f68f51ea">ListIt</a></td></tr>
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchSeqUnit.html#ae6f057ce72f6f86ce462fbca75d64a67">FetchSeqUnit</a> (std::string res_name, int res_id, int res_width, <a class="el" href="classCycles.html">Cycles</a> res_latency, <a class="el" href="classInOrderCPU.html">InOrderCPU</a> *_cpu, <a class="el" href="namespaceThePipeline.html#ab62ca16eeca26566ad2422b5df4943ce">ThePipeline::Params</a> *params)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchSeqUnit.html#ab25f7626363f6e2ac1e2e1b838d9f74a">~FetchSeqUnit</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchSeqUnit.html#a02fd73d861ef2e4aabb38c0c9ff82947">init</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchSeqUnit.html#a687aa4600423bb30ecf3bb1da6cd6000">activateThread</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchSeqUnit.html#ad11d9216ad92d9036ebf37844cf6e706">deactivateThread</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchSeqUnit.html#aee7a498a20266fbfbc6aa3f165577b68">suspendThread</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchSeqUnit.html#a7b7fff82f8c9cbdb02add1346f60bb9e">execute</a> (int slot_num)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchSeqUnit.html#a339073618ad3c21c492d64a55ce2e216">updateAfterContextSwitch</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchSeqUnit.html#a48e371fe43e53aebbe5b2b2afc5aa8e3">squash</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst, int squash_stage, <a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> squash_seq_num, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchSeqUnit.html#abf76d6d245f7d3b17d26ea8dcc0cf36f">trap</a> (<a class="el" href="classRefCountingPtr.html">Fault</a> fault, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid, <a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst)</td></tr>
<tr><td colspan="2"><h2>Protected 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchSeqUnit.html#ae3208e633eb913a59f8a49ba2c65840c">instSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchSeqUnit.html#ae0f86f031bb34b0540e5ebcfaa2de630">pcValid</a> [<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchSeqUnit.html#acd6cfe08097e99df8b2ef586c47d87fa">pcBlockStage</a> [<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::PCState&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchSeqUnit.html#a61bb24b7355c86288cba2cd9d51ad1ed">pc</a> [<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchSeqUnit.html#a8c48389ee147811c1be413cdd4be4b68">squashSeqNum</a> [<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchSeqUnit.html#a07ac7fa00a59be2904eaa76d4735681e">lastSquashCycle</a> [<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]</td></tr>
</table>
<hr/><h2>型定義</h2>
<a class="anchor" id="af9d0c8a46736ba6aa2d8bb94da1a5e73"></a><!-- doxytag: member="FetchSeqUnit::DynInstPtr" ref="af9d0c8a46736ba6aa2d8bb94da1a5e73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classRefCountingPtr.html">ThePipeline::DynInstPtr</a> <a class="el" href="classRefCountingPtr.html">DynInstPtr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classResource.html#af9d0c8a46736ba6aa2d8bb94da1a5e73">Resource</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="a184cb829e22cc656acb41864f68f51ea"></a><!-- doxytag: member="FetchSeqUnit::ListIt" ref="a184cb829e22cc656acb41864f68f51ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classstd_1_1list.html">std::list</a>&lt;<a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&gt;::iterator <a class="el" href="classFetchSeqUnit.html#a184cb829e22cc656acb41864f68f51ea">ListIt</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>列挙型</h2>
<a class="anchor" id="a2afce0a47a93eee73a314d53e4890153"></a><!-- doxytag: member="FetchSeqUnit::Command" ref="a2afce0a47a93eee73a314d53e4890153" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classFetchSeqUnit.html#a2afce0a47a93eee73a314d53e4890153">Command</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>列挙型の値: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a2afce0a47a93eee73a314d53e4890153a01d26f167ac9e921c263bbcd80dd3bc4"></a><!-- doxytag: member="AssignNextPC" ref="a2afce0a47a93eee73a314d53e4890153a01d26f167ac9e921c263bbcd80dd3bc4" args="" -->AssignNextPC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2afce0a47a93eee73a314d53e4890153abf7b003b9980c66157a424a6142f1c38"></a><!-- doxytag: member="UpdateTargetPC" ref="a2afce0a47a93eee73a314d53e4890153abf7b003b9980c66157a424a6142f1c38" args="" -->UpdateTargetPC</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00050"></a>00050                  {
<a name="l00051"></a>00051         <a class="code" href="classFetchSeqUnit.html#a2afce0a47a93eee73a314d53e4890153a01d26f167ac9e921c263bbcd80dd3bc4">AssignNextPC</a>,
<a name="l00052"></a>00052         <a class="code" href="classFetchSeqUnit.html#a2afce0a47a93eee73a314d53e4890153abf7b003b9980c66157a424a6142f1c38">UpdateTargetPC</a>
<a name="l00053"></a>00053     };
</pre></div></p>

</div>
</div>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="ae6f057ce72f6f86ce462fbca75d64a67"></a><!-- doxytag: member="FetchSeqUnit::FetchSeqUnit" ref="ae6f057ce72f6f86ce462fbca75d64a67" args="(std::string res_name, int res_id, int res_width, Cycles res_latency, InOrderCPU *_cpu, ThePipeline::Params *params)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classFetchSeqUnit.html">FetchSeqUnit</a> </td>
          <td>(</td>
          <td class="paramtype">std::string&nbsp;</td>
          <td class="paramname"> <em>res_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>res_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>res_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>res_latency</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classInOrderCPU.html">InOrderCPU</a> *&nbsp;</td>
          <td class="paramname"> <em>_cpu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceThePipeline.html#ab62ca16eeca26566ad2422b5df4943ce">ThePipeline::Params</a> *&nbsp;</td>
          <td class="paramname"> <em>params</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00045"></a>00045     : <a class="code" href="classResource.html#a0fa53d2551f0069c7ce630fca9105c63">Resource</a>(res_name, res_id, res_width, res_latency, _cpu),
<a name="l00046"></a>00046       <a class="code" href="classFetchSeqUnit.html#ae3208e633eb913a59f8a49ba2c65840c">instSize</a>(<span class="keyword">sizeof</span>(<a class="code" href="namespaceAlphaISA.html#a301c22ea09fa33dcfe6ddf22f203699c">MachInst</a>))
<a name="l00047"></a>00047 {
<a name="l00048"></a>00048     <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0; tid &lt; <a class="code" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>; tid++) {
<a name="l00049"></a>00049         <a class="code" href="classFetchSeqUnit.html#ae0f86f031bb34b0540e5ebcfaa2de630">pcValid</a>[tid] = <span class="keyword">false</span>;
<a name="l00050"></a>00050         <a class="code" href="classFetchSeqUnit.html#acd6cfe08097e99df8b2ef586c47d87fa">pcBlockStage</a>[tid] = 0;
<a name="l00051"></a>00051 
<a name="l00052"></a>00052         <span class="comment">//@todo: Use CPU&apos;s squashSeqNum here instead of maintaining our own</span>
<a name="l00053"></a>00053         <span class="comment">// state</span>
<a name="l00054"></a>00054         <a class="code" href="classFetchSeqUnit.html#a8c48389ee147811c1be413cdd4be4b68">squashSeqNum</a>[tid] = (<a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a>)-1;
<a name="l00055"></a>00055         <a class="code" href="classFetchSeqUnit.html#a07ac7fa00a59be2904eaa76d4735681e">lastSquashCycle</a>[tid] = 0;
<a name="l00056"></a>00056     }
<a name="l00057"></a>00057 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ab25f7626363f6e2ac1e2e1b838d9f74a"></a><!-- doxytag: member="FetchSeqUnit::~FetchSeqUnit" ref="ab25f7626363f6e2ac1e2e1b838d9f74a" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">~<a class="el" href="classFetchSeqUnit.html">FetchSeqUnit</a> </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00060"></a>00060 {
<a name="l00061"></a>00061     <span class="keyword">delete</span> [] <a class="code" href="classResource.html#abde7a6c4ff046aa4c2ecd476c4266be3">resourceEvent</a>;
<a name="l00062"></a>00062 }
</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="a687aa4600423bb30ecf3bb1da6cd6000"></a><!-- doxytag: member="FetchSeqUnit::activateThread" ref="a687aa4600423bb30ecf3bb1da6cd6000" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void activateThread </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Resources that care about thread activation override this. </p>

<p><a class="el" href="classResource.html#ab75d2f4e158982d66b44263d96cdd058">Resource</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00272"></a>00272 {
<a name="l00273"></a>00273     <a class="code" href="classFetchSeqUnit.html#ae0f86f031bb34b0540e5ebcfaa2de630">pcValid</a>[tid] = <span class="keyword">true</span>;
<a name="l00274"></a>00274 
<a name="l00275"></a>00275     <a class="code" href="classFetchSeqUnit.html#a61bb24b7355c86288cba2cd9d51ad1ed">pc</a>[tid] = <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#af486ac7476906f63fc6696b3e76a411b">pcState</a>(tid);
<a name="l00276"></a>00276 
<a name="l00277"></a>00277     <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a22a54b30ea66b2e4740a1a3d55de098f">fetchPriorityList</a>.push_back(tid);
<a name="l00278"></a>00278 
<a name="l00279"></a>00279     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderFetchSeq, <span class="stringliteral">&quot;[tid:%i]: Reading PC: %s.\n&quot;</span>,
<a name="l00280"></a>00280             tid, <a class="code" href="classFetchSeqUnit.html#a61bb24b7355c86288cba2cd9d51ad1ed">pc</a>[tid]);
<a name="l00281"></a>00281 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ad11d9216ad92d9036ebf37844cf6e706"></a><!-- doxytag: member="FetchSeqUnit::deactivateThread" ref="ad11d9216ad92d9036ebf37844cf6e706" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void deactivateThread </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Deactivate Thread. Default action is to squash all instructions from deactivated thread. </p>

<p><a class="el" href="classResource.html#ad11d9216ad92d9036ebf37844cf6e706">Resource</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00285"></a>00285 {
<a name="l00286"></a>00286     <a class="code" href="classFetchSeqUnit.html#ae0f86f031bb34b0540e5ebcfaa2de630">pcValid</a>[tid] = <span class="keyword">false</span>;
<a name="l00287"></a>00287     <a class="code" href="classFetchSeqUnit.html#acd6cfe08097e99df8b2ef586c47d87fa">pcBlockStage</a>[tid] = 0;
<a name="l00288"></a>00288 
<a name="l00289"></a>00289     <a class="code" href="classFetchSeqUnit.html#a8c48389ee147811c1be413cdd4be4b68">squashSeqNum</a>[tid] = (<a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a>)-1;
<a name="l00290"></a>00290     <a class="code" href="classFetchSeqUnit.html#a07ac7fa00a59be2904eaa76d4735681e">lastSquashCycle</a>[tid] = 0;
<a name="l00291"></a>00291 
<a name="l00292"></a>00292     <a class="code" href="classstd_1_1list.html">list&lt;ThreadID&gt;::iterator</a> thread_it = find(<a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a22a54b30ea66b2e4740a1a3d55de098f">fetchPriorityList</a>.begin(),
<a name="l00293"></a>00293                                               <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a22a54b30ea66b2e4740a1a3d55de098f">fetchPriorityList</a>.end(),
<a name="l00294"></a>00294                                               tid);
<a name="l00295"></a>00295 
<a name="l00296"></a>00296     <span class="keywordflow">if</span> (thread_it != <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a22a54b30ea66b2e4740a1a3d55de098f">fetchPriorityList</a>.end())
<a name="l00297"></a>00297         <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a22a54b30ea66b2e4740a1a3d55de098f">fetchPriorityList</a>.erase(thread_it);
<a name="l00298"></a>00298 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a7b7fff82f8c9cbdb02add1346f60bb9e"></a><!-- doxytag: member="FetchSeqUnit::execute" ref="a7b7fff82f8c9cbdb02add1346f60bb9e" args="(int slot_num)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void execute </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>slot_idx</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Execute the function of this resource. The Default is action is to do nothing. More specific models will derive from this class and define their own execute function. </p>

<p><a class="el" href="classResource.html#a39af49c5568d1db3f53c12d7d6914c32">Resource</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00078"></a>00078 {
<a name="l00079"></a>00079     <a class="code" href="classResourceRequest.html">ResourceRequest</a>* fs_req = <a class="code" href="classResource.html#a83b4e5928b54d2813c3c4911043e677d">reqs</a>[slot_num];
<a name="l00080"></a>00080     <a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst = fs_req-&gt;<a class="code" href="classResourceRequest.html#af5d4fb974eeb4507d4c837d365d0cefc">inst</a>;
<a name="l00081"></a>00081     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = inst-&gt;readTid();
<a name="l00082"></a>00082     <span class="keywordtype">int</span> stage_num = fs_req-&gt;<a class="code" href="classResourceRequest.html#a23f98e01fefe4f9932dab663601fc371">getStageNum</a>();
<a name="l00083"></a>00083 
<a name="l00084"></a>00084     <span class="keywordflow">if</span> (inst-&gt;fault != <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>) {
<a name="l00085"></a>00085         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderFetchSeq,
<a name="l00086"></a>00086                 <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Detected %s fault @ %x. Forwarding to &quot;</span>
<a name="l00087"></a>00087                 <span class="stringliteral">&quot;next stage.\n&quot;</span>, tid, inst-&gt;seqNum, inst-&gt;fault-&gt;name(),
<a name="l00088"></a>00088                 inst-&gt;pcState());
<a name="l00089"></a>00089         fs_req-&gt;<a class="code" href="classResourceRequest.html#a2a9dd8aec142709a08d9a73f37668427">done</a>();
<a name="l00090"></a>00090         <span class="keywordflow">return</span>;
<a name="l00091"></a>00091     }
<a name="l00092"></a>00092 
<a name="l00093"></a>00093     <span class="keywordflow">switch</span> (fs_req-&gt;<a class="code" href="classResourceRequest.html#ab3d2004723874364229cf4339bb129fb">cmd</a>)
<a name="l00094"></a>00094     {
<a name="l00095"></a>00095       <span class="keywordflow">case</span> <a class="code" href="classFetchSeqUnit.html#a2afce0a47a93eee73a314d53e4890153a01d26f167ac9e921c263bbcd80dd3bc4">AssignNextPC</a>:
<a name="l00096"></a>00096         {
<a name="l00097"></a>00097             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderFetchSeq, <span class="stringliteral">&quot;[tid:%i]: Current PC is %s\n&quot;</span>, tid,
<a name="l00098"></a>00098                     <a class="code" href="classFetchSeqUnit.html#a61bb24b7355c86288cba2cd9d51ad1ed">pc</a>[tid]);
<a name="l00099"></a>00099 
<a name="l00100"></a>00100             <span class="keywordflow">if</span> (<a class="code" href="classFetchSeqUnit.html#ae0f86f031bb34b0540e5ebcfaa2de630">pcValid</a>[tid]) {
<a name="l00101"></a>00101                 inst-&gt;pcState(<a class="code" href="classFetchSeqUnit.html#a61bb24b7355c86288cba2cd9d51ad1ed">pc</a>[tid]);
<a name="l00102"></a>00102                 inst-&gt;setMemAddr(<a class="code" href="classFetchSeqUnit.html#a61bb24b7355c86288cba2cd9d51ad1ed">pc</a>[tid].instAddr());
<a name="l00103"></a>00103 
<a name="l00104"></a>00104                 <span class="comment">// Advance to next PC (typically PC + 4)</span>
<a name="l00105"></a>00105                 <a class="code" href="classFetchSeqUnit.html#a61bb24b7355c86288cba2cd9d51ad1ed">pc</a>[tid].advance();
<a name="l00106"></a>00106 
<a name="l00107"></a>00107                 inst-&gt;setSeqNum(<a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a67230d0effe2bb65efc346f6bf296bdb">getAndIncrementInstSeq</a>(tid));
<a name="l00108"></a>00108 
<a name="l00109"></a>00109                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderFetchSeq, <span class="stringliteral">&quot;[tid:%i]: Assigning [sn:%i] to &quot;</span>
<a name="l00110"></a>00110                         <span class="stringliteral">&quot;PC %s\n&quot;</span>, tid, inst-&gt;seqNum, inst-&gt;pcState());
<a name="l00111"></a>00111 
<a name="l00112"></a>00112                 fs_req-&gt;<a class="code" href="classResourceRequest.html#a2a9dd8aec142709a08d9a73f37668427">done</a>();
<a name="l00113"></a>00113             } <span class="keywordflow">else</span> {
<a name="l00114"></a>00114                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderStall, <span class="stringliteral">&quot;STALL: [tid:%i]: NPC not valid\n&quot;</span>, tid);
<a name="l00115"></a>00115                 fs_req-&gt;<a class="code" href="classResourceRequest.html#a2a9dd8aec142709a08d9a73f37668427">done</a>(<span class="keyword">false</span>);
<a name="l00116"></a>00116             }
<a name="l00117"></a>00117         }
<a name="l00118"></a>00118         <span class="keywordflow">break</span>;
<a name="l00119"></a>00119 
<a name="l00120"></a>00120       <span class="keywordflow">case</span> <a class="code" href="classFetchSeqUnit.html#a2afce0a47a93eee73a314d53e4890153abf7b003b9980c66157a424a6142f1c38">UpdateTargetPC</a>:
<a name="l00121"></a>00121         {
<a name="l00122"></a>00122             assert(!inst-&gt;isCondDelaySlot()  &amp;&amp;
<a name="l00123"></a>00123                    <span class="stringliteral">&quot;Not Handling Conditional Delay Slot&quot;</span>);
<a name="l00124"></a>00124 
<a name="l00125"></a>00125             <span class="keywordflow">if</span> (inst-&gt;isControl()) {
<a name="l00126"></a>00126                 <span class="keywordflow">if</span> (inst-&gt;isReturn() &amp;&amp; !inst-&gt;predTaken()) {
<a name="l00127"></a>00127                     <span class="comment">// If it&apos;s a return, then we must wait for resolved address.</span>
<a name="l00128"></a>00128                     <span class="comment">// The Predictor will mark a return a false as &quot;not taken&quot;</span>
<a name="l00129"></a>00129                     <span class="comment">// if there is no RAS entry</span>
<a name="l00130"></a>00130                     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderFetchSeq, <span class="stringliteral">&quot;[tid:%d]: Setting block signal &quot;</span>
<a name="l00131"></a>00131                             <span class="stringliteral">&quot;for stage %i.\n&quot;</span>,
<a name="l00132"></a>00132                             tid, stage_num);
<a name="l00133"></a>00133                     <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#aae220dcd072e514a6cf72df0abf36d42">pipelineStage</a>[stage_num]-&gt;
<a name="l00134"></a>00134                         toPrevStages-&gt;stageBlock[stage_num][tid] = <span class="keyword">true</span>;
<a name="l00135"></a>00135                     <a class="code" href="classFetchSeqUnit.html#ae0f86f031bb34b0540e5ebcfaa2de630">pcValid</a>[tid] = <span class="keyword">false</span>;
<a name="l00136"></a>00136                     <a class="code" href="classFetchSeqUnit.html#acd6cfe08097e99df8b2ef586c47d87fa">pcBlockStage</a>[tid] = stage_num;
<a name="l00137"></a>00137                 } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (inst-&gt;predTaken()) {
<a name="l00138"></a>00138                     <span class="comment">// Taken Control</span>
<a name="l00139"></a>00139                     inst-&gt;setSquashInfo(stage_num);
<a name="l00140"></a>00140                     <a class="code" href="classResource.html#ab03920cf8ee0a1dd131d4a6db0320f71">setupSquash</a>(inst, stage_num, tid);
<a name="l00141"></a>00141 
<a name="l00142"></a>00142                     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderFetchSeq, <span class="stringliteral">&quot;[tid:%i] Setting up squash to &quot;</span>
<a name="l00143"></a>00143                             <span class="stringliteral">&quot;start from stage %i, after [sn:%i].\n&quot;</span>,
<a name="l00144"></a>00144                             tid, stage_num, inst-&gt;squashSeqNum);
<a name="l00145"></a>00145                 }
<a name="l00146"></a>00146             } <span class="keywordflow">else</span> {
<a name="l00147"></a>00147                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderFetchSeq, <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Ignoring branch &quot;</span>
<a name="l00148"></a>00148                         <span class="stringliteral">&quot;target update since then is not a control &quot;</span>
<a name="l00149"></a>00149                         <span class="stringliteral">&quot;instruction.\n&quot;</span>, tid, inst-&gt;seqNum);
<a name="l00150"></a>00150             }
<a name="l00151"></a>00151 
<a name="l00152"></a>00152             fs_req-&gt;<a class="code" href="classResourceRequest.html#a2a9dd8aec142709a08d9a73f37668427">done</a>();
<a name="l00153"></a>00153         }
<a name="l00154"></a>00154         <span class="keywordflow">break</span>;
<a name="l00155"></a>00155 
<a name="l00156"></a>00156       <span class="keywordflow">default</span>:
<a name="l00157"></a>00157         <a class="code" href="base_2misc_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Unrecognized command to %s&quot;</span>, <a class="code" href="classResource.html#a991d4c92f58169fd45fe3f1c1881ac9e">resName</a>);
<a name="l00158"></a>00158     }
<a name="l00159"></a>00159 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a02fd73d861ef2e4aabb38c0c9ff82947"></a><!-- doxytag: member="FetchSeqUnit::init" ref="a02fd73d861ef2e4aabb38c0c9ff82947" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void init </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Any extra initiliazation stuff can be set up using this function that should get called before the simulation starts (tick 0) </p>

<p><a class="el" href="classResource.html#a02fd73d861ef2e4aabb38c0c9ff82947">Resource</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00066"></a>00066 {
<a name="l00067"></a>00067     <a class="code" href="classResource.html#abde7a6c4ff046aa4c2ecd476c4266be3">resourceEvent</a> = <span class="keyword">new</span> FetchSeqEvent[<a class="code" href="classResource.html#a2474a5474cbff19523a51eb1de01cda4">width</a>];
<a name="l00068"></a>00068 
<a name="l00069"></a>00069     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; <a class="code" href="classResource.html#a2474a5474cbff19523a51eb1de01cda4">width</a>; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00070"></a>00070         <a class="code" href="classResource.html#a83b4e5928b54d2813c3c4911043e677d">reqs</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>] = <span class="keyword">new</span> <a class="code" href="classResource.html#ae78e4599e7afd86b067119e90ac5dfed">ResourceRequest</a>(<span class="keyword">this</span>);
<a name="l00071"></a>00071     }
<a name="l00072"></a>00072 
<a name="l00073"></a>00073     <a class="code" href="classResource.html#aef17f15baa657a3b0b17d6a2c855fb02">initSlots</a>();
<a name="l00074"></a>00074 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a48e371fe43e53aebbe5b2b2afc5aa8e3"></a><!-- doxytag: member="FetchSeqUnit::squash" ref="a48e371fe43e53aebbe5b2b2afc5aa8e3" args="(DynInstPtr inst, int squash_stage, InstSeqNum squash_seq_num, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void squash </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>squash_stage</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a>&nbsp;</td>
          <td class="paramname"> <em>squash_seq_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Update to correct PC from a squash </p>

<p><a class="el" href="classResource.html#a52235c5e3d912452f254dc45f1496fd2">Resource</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00164"></a>00164 {
<a name="l00165"></a>00165     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderFetchSeq, <span class="stringliteral">&quot;[tid:%i]: Updating due to squash from %s (%s) &quot;</span>
<a name="l00166"></a>00166             <span class="stringliteral">&quot;stage %i.\n&quot;</span>, tid, inst-&gt;instName(), inst-&gt;pcState(),
<a name="l00167"></a>00167             squash_stage);
<a name="l00168"></a>00168 
<a name="l00169"></a>00169     <span class="keywordflow">if</span> (<a class="code" href="classFetchSeqUnit.html#a07ac7fa00a59be2904eaa76d4735681e">lastSquashCycle</a>[tid] == <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22" title="The universal simulation clock.">curTick</a>() &amp;&amp;
<a name="l00170"></a>00170         <a class="code" href="classFetchSeqUnit.html#a8c48389ee147811c1be413cdd4be4b68">squashSeqNum</a>[tid] &lt;= squash_seq_num) {
<a name="l00171"></a>00171         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderFetchSeq, <span class="stringliteral">&quot;[tid:%i]: Ignoring squash from stage %i, &quot;</span>
<a name="l00172"></a>00172                 <span class="stringliteral">&quot;since there is an outstanding squash that is older.\n&quot;</span>,
<a name="l00173"></a>00173                 tid, squash_stage);
<a name="l00174"></a>00174     } <span class="keywordflow">else</span> {
<a name="l00175"></a>00175         <a class="code" href="classFetchSeqUnit.html#a8c48389ee147811c1be413cdd4be4b68">squashSeqNum</a>[tid] = squash_seq_num;
<a name="l00176"></a>00176         <a class="code" href="classFetchSeqUnit.html#a07ac7fa00a59be2904eaa76d4735681e">lastSquashCycle</a>[tid] = <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22" title="The universal simulation clock.">curTick</a>();
<a name="l00177"></a>00177 
<a name="l00178"></a>00178         <span class="keywordflow">if</span> (inst-&gt;staticInst) {
<a name="l00179"></a>00179             <span class="keywordflow">if</span> (inst-&gt;fault != <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>) {
<a name="l00180"></a>00180                 <span class="comment">// A Trap Caused This Fault and will update the pc state</span>
<a name="l00181"></a>00181                 <span class="comment">// when done trapping</span>
<a name="l00182"></a>00182                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderFetchSeq, <span class="stringliteral">&quot;[tid:%i] Blocking due to fault @ &quot;</span>
<a name="l00183"></a>00183                         <span class="stringliteral">&quot;[sn:%i].%s %s \n&quot;</span>, tid, inst-&gt;seqNum,
<a name="l00184"></a>00184                         inst-&gt;instName(), inst-&gt;pcState());
<a name="l00185"></a>00185                 <a class="code" href="classFetchSeqUnit.html#ae0f86f031bb34b0540e5ebcfaa2de630">pcValid</a>[tid] = <span class="keyword">false</span>;
<a name="l00186"></a>00186             } <span class="keywordflow">else</span> {
<a name="l00187"></a>00187                 <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">TheISA::PCState</a> nextPC;
<a name="l00188"></a>00188                 assert(inst-&gt;staticInst);
<a name="l00189"></a>00189                 <span class="keywordflow">if</span> (inst-&gt;isControl()) {
<a name="l00190"></a>00190                     nextPC = inst-&gt;readPredTarg();
<a name="l00191"></a>00191 
<a name="l00192"></a>00192                     <span class="comment">// If we are already fetching this PC then advance to next PC</span>
<a name="l00193"></a>00193                     <span class="comment">// =======</span>
<a name="l00194"></a>00194                     <span class="comment">// This should handle ISAs w/delay slots and annulled delay</span>
<a name="l00195"></a>00195                     <span class="comment">// slots to figure out which is the next PC to fetch after</span>
<a name="l00196"></a>00196                     <span class="comment">// a mispredict</span>
<a name="l00197"></a>00197                     <a class="code" href="classRefCountingPtr.html">DynInstPtr</a> bdelay_inst = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00198"></a>00198                     <a class="code" href="classFetchSeqUnit.html#a184cb829e22cc656acb41864f68f51ea">ListIt</a> bdelay_it;
<a name="l00199"></a>00199                     <span class="keywordflow">if</span> (inst-&gt;onInstList) {
<a name="l00200"></a>00200                         bdelay_it = inst-&gt;getInstListIt();
<a name="l00201"></a>00201                         bdelay_it++;
<a name="l00202"></a>00202                     } <span class="keywordflow">else</span> {
<a name="l00203"></a>00203                         <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> branch_delay_num = inst-&gt;seqNum + 1;
<a name="l00204"></a>00204                         bdelay_it = <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#ac5d1854609f029a63ef2374408a1e499">findInst</a>(branch_delay_num, tid);
<a name="l00205"></a>00205                     }
<a name="l00206"></a>00206 
<a name="l00207"></a>00207                     <span class="keywordflow">if</span> (bdelay_it != <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a407a202e9777af8f3aca683ff7257693">instList</a>[tid].end()) {
<a name="l00208"></a>00208                         bdelay_inst = (*bdelay_it);
<a name="l00209"></a>00209                     }
<a name="l00210"></a>00210 
<a name="l00211"></a>00211                     <span class="keywordflow">if</span> (bdelay_inst) {
<a name="l00212"></a>00212                         <span class="keywordflow">if</span> (bdelay_inst-&gt;pc.instAddr() == nextPC.instAddr()) {
<a name="l00213"></a>00213                             bdelay_inst-&gt;pc = nextPC;
<a name="l00214"></a>00214                             <a class="code" href="namespaceAlphaISA.html#add1b209af0281827d9ac0a67747a3bf7">advancePC</a>(nextPC, inst-&gt;staticInst);
<a name="l00215"></a>00215                             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderFetchSeq, <span class="stringliteral">&quot;Advanced PC to %s\n&quot;</span>, nextPC);
<a name="l00216"></a>00216                         }
<a name="l00217"></a>00217                     }
<a name="l00218"></a>00218                 } <span class="keywordflow">else</span> {
<a name="l00219"></a>00219                     nextPC = inst-&gt;pcState();
<a name="l00220"></a>00220                     <a class="code" href="namespaceAlphaISA.html#add1b209af0281827d9ac0a67747a3bf7">advancePC</a>(nextPC, inst-&gt;staticInst);
<a name="l00221"></a>00221                 }
<a name="l00222"></a>00222 
<a name="l00223"></a>00223 
<a name="l00224"></a>00224                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderFetchSeq, <span class="stringliteral">&quot;[tid:%i]: Setting PC to %s.\n&quot;</span>,
<a name="l00225"></a>00225                         tid, nextPC);
<a name="l00226"></a>00226                 <a class="code" href="classFetchSeqUnit.html#a61bb24b7355c86288cba2cd9d51ad1ed">pc</a>[tid] = nextPC;
<a name="l00227"></a>00227 
<a name="l00228"></a>00228                 <span class="comment">// Unblock Any Stages Waiting for this information to be updated ...</span>
<a name="l00229"></a>00229                 <span class="keywordflow">if</span> (!<a class="code" href="classFetchSeqUnit.html#ae0f86f031bb34b0540e5ebcfaa2de630">pcValid</a>[tid]) {
<a name="l00230"></a>00230                     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderFetchSeq, <span class="stringliteral">&quot;[tid:%d]: Setting unblock signal &quot;</span>
<a name="l00231"></a>00231                             <span class="stringliteral">&quot;for stage %i.\n&quot;</span>,
<a name="l00232"></a>00232                             tid, <a class="code" href="classFetchSeqUnit.html#acd6cfe08097e99df8b2ef586c47d87fa">pcBlockStage</a>[tid]);
<a name="l00233"></a>00233 
<a name="l00234"></a>00234                     <span class="comment">// Need to use &quot;fromNextStages&quot; instead of &quot;toPrevStages&quot;</span>
<a name="l00235"></a>00235                     <span class="comment">// because the timebuffer will have already have advanced</span>
<a name="l00236"></a>00236                     <span class="comment">// in the tick function and this squash function will happen after</span>
<a name="l00237"></a>00237                     <span class="comment">// the tick</span>
<a name="l00238"></a>00238                     <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#aae220dcd072e514a6cf72df0abf36d42">pipelineStage</a>[<a class="code" href="classFetchSeqUnit.html#acd6cfe08097e99df8b2ef586c47d87fa">pcBlockStage</a>[tid]]-&gt;
<a name="l00239"></a>00239                         fromNextStages-&gt;stageUnblock[<a class="code" href="classFetchSeqUnit.html#acd6cfe08097e99df8b2ef586c47d87fa">pcBlockStage</a>[tid]][tid] = <span class="keyword">true</span>;
<a name="l00240"></a>00240                 }
<a name="l00241"></a>00241 
<a name="l00242"></a>00242                 <a class="code" href="classFetchSeqUnit.html#ae0f86f031bb34b0540e5ebcfaa2de630">pcValid</a>[tid] = <span class="keyword">true</span>;
<a name="l00243"></a>00243             }
<a name="l00244"></a>00244         }
<a name="l00245"></a>00245     }
<a name="l00246"></a>00246 
<a name="l00247"></a>00247     <a class="code" href="classFetchSeqUnit.html#a48e371fe43e53aebbe5b2b2afc5aa8e3">Resource::squash</a>(inst, squash_stage, squash_seq_num, tid);
<a name="l00248"></a>00248 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aee7a498a20266fbfbc6aa3f165577b68"></a><!-- doxytag: member="FetchSeqUnit::suspendThread" ref="aee7a498a20266fbfbc6aa3f165577b68" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void suspendThread </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Resources that care about thread activation override this. </p>

<p><a class="el" href="classResource.html#ad2f3fddbc6dd67ef5e3a84cd7a9814e6">Resource</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00302"></a>00302 {
<a name="l00303"></a>00303     <a class="code" href="classFetchSeqUnit.html#ad11d9216ad92d9036ebf37844cf6e706">deactivateThread</a>(tid);    
<a name="l00304"></a>00304 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="abf76d6d245f7d3b17d26ea8dcc0cf36f"></a><!-- doxytag: member="FetchSeqUnit::trap" ref="abf76d6d245f7d3b17d26ea8dcc0cf36f" args="(Fault fault, ThreadID tid, DynInstPtr inst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void trap </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td>
          <td class="paramname"> <em>fault</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Update to correct PC from a trap </p>

<p><a class="el" href="classResource.html#a1eb2a0229740a87bde0282416035b864">Resource</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00308"></a>00308 {
<a name="l00309"></a>00309     <a class="code" href="classFetchSeqUnit.html#ae0f86f031bb34b0540e5ebcfaa2de630">pcValid</a>[tid] = <span class="keyword">true</span>;
<a name="l00310"></a>00310     <a class="code" href="classFetchSeqUnit.html#a61bb24b7355c86288cba2cd9d51ad1ed">pc</a>[tid] = <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#af486ac7476906f63fc6696b3e76a411b">pcState</a>(tid);
<a name="l00311"></a>00311     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderFetchSeq, <span class="stringliteral">&quot;[tid:%i]: Trap updating to PC: &quot;</span>
<a name="l00312"></a>00312             <span class="stringliteral">&quot;%s.\n&quot;</span>, tid, <a class="code" href="classFetchSeqUnit.html#a61bb24b7355c86288cba2cd9d51ad1ed">pc</a>[tid]);
<a name="l00313"></a>00313 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a339073618ad3c21c492d64a55ce2e216"></a><!-- doxytag: member="FetchSeqUnit::updateAfterContextSwitch" ref="a339073618ad3c21c492d64a55ce2e216" args="(DynInstPtr inst, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void updateAfterContextSwitch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Will be called the cycle before a context switch. Any bookkeeping that needs to be kept for that, can be done here </p>

<p><p>This function assumes that the instruction causing the context switch was right after the branch. Thus, if it's not, then we are updating incorrectly here</p>
</p>

<p><a class="el" href="classResource.html#a2cf5450ce736e0c76aca0d4ef24b922a">Resource</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00317"></a>00317 {
<a name="l00318"></a>00318     <a class="code" href="classFetchSeqUnit.html#ae0f86f031bb34b0540e5ebcfaa2de630">pcValid</a>[tid] = <span class="keyword">true</span>;
<a name="l00319"></a>00319 
<a name="l00320"></a>00320     <span class="keywordflow">if</span> (<a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#afe9da004c5a3f37cbb72fa3763d4c0d1">thread</a>[tid]-&gt;lastGradIsBranch) {
<a name="l00325"></a>00325         assert(<a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#af1caba1f04cf2802d742d1a16b961e79">nextInstAddr</a>(tid) == inst-&gt;instAddr());
<a name="l00326"></a>00326         <a class="code" href="classFetchSeqUnit.html#a61bb24b7355c86288cba2cd9d51ad1ed">pc</a>[tid] = <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#afe9da004c5a3f37cbb72fa3763d4c0d1">thread</a>[tid]-&gt;lastBranchPC;
<a name="l00327"></a>00327     } <span class="keywordflow">else</span> {
<a name="l00328"></a>00328         <a class="code" href="classFetchSeqUnit.html#a61bb24b7355c86288cba2cd9d51ad1ed">pc</a>[tid] = inst-&gt;pcState();
<a name="l00329"></a>00329     }
<a name="l00330"></a>00330     assert(inst-&gt;staticInst);
<a name="l00331"></a>00331     <a class="code" href="namespaceAlphaISA.html#add1b209af0281827d9ac0a67747a3bf7">advancePC</a>(<a class="code" href="classFetchSeqUnit.html#a61bb24b7355c86288cba2cd9d51ad1ed">pc</a>[tid], inst-&gt;staticInst);
<a name="l00332"></a>00332     
<a name="l00333"></a>00333     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderFetchSeq, <span class="stringliteral">&quot;[tid:%i]: Updating PCs due to Context Switch.&quot;</span>
<a name="l00334"></a>00334             <span class="stringliteral">&quot;Assigning  PC: %s.\n&quot;</span>, tid, <a class="code" href="classFetchSeqUnit.html#a61bb24b7355c86288cba2cd9d51ad1ed">pc</a>[tid]);
<a name="l00335"></a>00335 }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="ae3208e633eb913a59f8a49ba2c65840c"></a><!-- doxytag: member="FetchSeqUnit::instSize" ref="ae3208e633eb913a59f8a49ba2c65840c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="classFetchSeqUnit.html#ae3208e633eb913a59f8a49ba2c65840c">instSize</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a07ac7fa00a59be2904eaa76d4735681e"></a><!-- doxytag: member="FetchSeqUnit::lastSquashCycle" ref="a07ac7fa00a59be2904eaa76d4735681e" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classFetchSeqUnit.html#a07ac7fa00a59be2904eaa76d4735681e">lastSquashCycle</a>[<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Squash Seq. Nums </p>

</div>
</div>
<a class="anchor" id="a61bb24b7355c86288cba2cd9d51ad1ed"></a><!-- doxytag: member="FetchSeqUnit::pc" ref="a61bb24b7355c86288cba2cd9d51ad1ed" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::PCState <a class="el" href="classFetchSeqUnit.html#a61bb24b7355c86288cba2cd9d51ad1ed">pc</a>[<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acd6cfe08097e99df8b2ef586c47d87fa"></a><!-- doxytag: member="FetchSeqUnit::pcBlockStage" ref="acd6cfe08097e99df8b2ef586c47d87fa" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classFetchSeqUnit.html#acd6cfe08097e99df8b2ef586c47d87fa">pcBlockStage</a>[<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae0f86f031bb34b0540e5ebcfaa2de630"></a><!-- doxytag: member="FetchSeqUnit::pcValid" ref="ae0f86f031bb34b0540e5ebcfaa2de630" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classFetchSeqUnit.html#ae0f86f031bb34b0540e5ebcfaa2de630">pcValid</a>[<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c48389ee147811c1be413cdd4be4b68"></a><!-- doxytag: member="FetchSeqUnit::squashSeqNum" ref="a8c48389ee147811c1be413cdd4be4b68" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="el" href="classFetchSeqUnit.html#a8c48389ee147811c1be413cdd4be4b68">squashSeqNum</a>[<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Squash Seq. Nums </p>

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>cpu/inorder/resources/<a class="el" href="fetch__seq__unit_8hh_source.html">fetch_seq_unit.hh</a></li>
<li>cpu/inorder/resources/<a class="el" href="fetch__seq__unit_8cc.html">fetch_seq_unit.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
