<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>COX Shield: E:/rongdong/git/shining.git/CoX/CoX_Peripheral/CoX_Peripheral_Manual/libcox/xuart.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="coocox_logo.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">COX Shield
   &#160;<span id="projectnumber">V2.0.0</span>
   </div>
   <div id="projectbrief">API Reference</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xuart_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">xuart.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Prototypes for the UART Driver.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="xuart_8h__dep__incl.png" border="0" usemap="#_e_1_2rongdong_2git_2shining_8git_2_co_x_2_co_x___peripheral_2_co_x___peripheral___manual_2libcox_2xuart_8hdep" alt=""/></div>
<map name="_e_1_2rongdong_2git_2shining_8git_2_co_x_2_co_x___peripheral_2_co_x___peripheral___manual_2libcox_2xuart_8hdep" id="_e_1_2rongdong_2git_2shining_8git_2_co_x_2_co_x___peripheral_2_co_x___peripheral___manual_2libcox_2xuart_8hdep">
<area shape="rect" id="node3" href="_sensor___shield_8c.html" title="Control for Sensor Shield." alt="" coords="5,121,221,173"/></map>
</div>
</div>
<p><a href="xuart_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga9a1a056a4604bfea55824f3dd19775e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___ints.html#ga9a1a056a4604bfea55824f3dd19775e8">xUART_INT_ERROR</a></td></tr>
<tr class="memdesc:ga9a1a056a4604bfea55824f3dd19775e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">All Error Interrupt Mask.  <a href="group__x_u_a_r_t___ints.html#ga9a1a056a4604bfea55824f3dd19775e8"></a><br/></td></tr>
<tr class="separator:ga9a1a056a4604bfea55824f3dd19775e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfe59709df6ede18adbdae1962ab76e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___ints.html#gacfe59709df6ede18adbdae1962ab76e8">xUART_INT_RT</a></td></tr>
<tr class="memdesc:gacfe59709df6ede18adbdae1962ab76e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Timeout Interrupt Mask.  <a href="group__x_u_a_r_t___ints.html#gacfe59709df6ede18adbdae1962ab76e8"></a><br/></td></tr>
<tr class="separator:gacfe59709df6ede18adbdae1962ab76e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae43b8daea189ba49e331448f83739645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___ints.html#gae43b8daea189ba49e331448f83739645">xUART_INT_TX</a></td></tr>
<tr class="memdesc:gae43b8daea189ba49e331448f83739645"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Interrupt Mask.  <a href="group__x_u_a_r_t___ints.html#gae43b8daea189ba49e331448f83739645"></a><br/></td></tr>
<tr class="separator:gae43b8daea189ba49e331448f83739645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89c49726e0adc29c1cf746f799af2111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___ints.html#ga89c49726e0adc29c1cf746f799af2111">xUART_INT_RX</a></td></tr>
<tr class="memdesc:ga89c49726e0adc29c1cf746f799af2111"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Interrupt Mask.  <a href="group__x_u_a_r_t___ints.html#ga89c49726e0adc29c1cf746f799af2111"></a><br/></td></tr>
<tr class="separator:ga89c49726e0adc29c1cf746f799af2111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf0c4e3429c38df2e52e9d0fbe622b25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___ints.html#gacf0c4e3429c38df2e52e9d0fbe622b25">xUART_INT_DSR</a></td></tr>
<tr class="memdesc:gacf0c4e3429c38df2e52e9d0fbe622b25"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSR Modem Interrupt Mask.  <a href="group__x_u_a_r_t___ints.html#gacf0c4e3429c38df2e52e9d0fbe622b25"></a><br/></td></tr>
<tr class="separator:gacf0c4e3429c38df2e52e9d0fbe622b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9621fd6c9d9f20e0e5113e48729d0381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___ints.html#ga9621fd6c9d9f20e0e5113e48729d0381">xUART_INT_DCD</a></td></tr>
<tr class="memdesc:ga9621fd6c9d9f20e0e5113e48729d0381"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCD Modem Interrupt Mask.  <a href="group__x_u_a_r_t___ints.html#ga9621fd6c9d9f20e0e5113e48729d0381"></a><br/></td></tr>
<tr class="separator:ga9621fd6c9d9f20e0e5113e48729d0381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace610f50f6a39f09958c94957163fca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___ints.html#gace610f50f6a39f09958c94957163fca3">xUART_INT_CTS</a></td></tr>
<tr class="memdesc:gace610f50f6a39f09958c94957163fca3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTS Modem Interrupt Mask.  <a href="group__x_u_a_r_t___ints.html#gace610f50f6a39f09958c94957163fca3"></a><br/></td></tr>
<tr class="separator:gace610f50f6a39f09958c94957163fca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbca1e55d487ca39af89cd0d1486b236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___ints.html#gacbca1e55d487ca39af89cd0d1486b236">xUART_INT_RI</a></td></tr>
<tr class="memdesc:gacbca1e55d487ca39af89cd0d1486b236"><td class="mdescLeft">&#160;</td><td class="mdescRight">RI Modem Interrupt Mask.  <a href="group__x_u_a_r_t___ints.html#gacbca1e55d487ca39af89cd0d1486b236"></a><br/></td></tr>
<tr class="separator:gacbca1e55d487ca39af89cd0d1486b236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0269db70f30d108dc246c880bafb43c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___ints.html#gaf0269db70f30d108dc246c880bafb43c">xUART_INT_LMSB</a></td></tr>
<tr class="memdesc:gaf0269db70f30d108dc246c880bafb43c"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Mode Sync Break Interrupt Mask.  <a href="group__x_u_a_r_t___ints.html#gaf0269db70f30d108dc246c880bafb43c"></a><br/></td></tr>
<tr class="separator:gaf0269db70f30d108dc246c880bafb43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d533dbdc37569787bf93e1493ae12ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___event___flag.html#ga2d533dbdc37569787bf93e1493ae12ac">xUART_EVENT_TX</a></td></tr>
<tr class="memdesc:ga2d533dbdc37569787bf93e1493ae12ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Event Mask.  <a href="group__x_u_a_r_t___event___flag.html#ga2d533dbdc37569787bf93e1493ae12ac"></a><br/></td></tr>
<tr class="separator:ga2d533dbdc37569787bf93e1493ae12ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fec3f551e5557aa5606f69c629b1379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___event___flag.html#ga5fec3f551e5557aa5606f69c629b1379">xUART_EVENT_RX</a></td></tr>
<tr class="memdesc:ga5fec3f551e5557aa5606f69c629b1379"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Event Mask.  <a href="group__x_u_a_r_t___event___flag.html#ga5fec3f551e5557aa5606f69c629b1379"></a><br/></td></tr>
<tr class="separator:ga5fec3f551e5557aa5606f69c629b1379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga768ddc7b3afff4520d4c911841438ac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___event___flag.html#ga768ddc7b3afff4520d4c911841438ac5">xUART_EVENT_OE</a></td></tr>
<tr class="memdesc:ga768ddc7b3afff4520d4c911841438ac5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun Error Event Mask.  <a href="group__x_u_a_r_t___event___flag.html#ga768ddc7b3afff4520d4c911841438ac5"></a><br/></td></tr>
<tr class="separator:ga768ddc7b3afff4520d4c911841438ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21bf0f329d5b6dc42c6a2091d234cfce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___event___flag.html#ga21bf0f329d5b6dc42c6a2091d234cfce">xUART_EVENT_PE</a></td></tr>
<tr class="memdesc:ga21bf0f329d5b6dc42c6a2091d234cfce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity Error Event Mask.  <a href="group__x_u_a_r_t___event___flag.html#ga21bf0f329d5b6dc42c6a2091d234cfce"></a><br/></td></tr>
<tr class="separator:ga21bf0f329d5b6dc42c6a2091d234cfce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2703f539fa299e19f6160f0c3ada9b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___event___flag.html#gac2703f539fa299e19f6160f0c3ada9b9">xUART_EVENT_FE</a></td></tr>
<tr class="memdesc:gac2703f539fa299e19f6160f0c3ada9b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Framing Error Event Mask.  <a href="group__x_u_a_r_t___event___flag.html#gac2703f539fa299e19f6160f0c3ada9b9"></a><br/></td></tr>
<tr class="separator:gac2703f539fa299e19f6160f0c3ada9b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb1de7278463726b3f76ed290ee9f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___event___flag.html#ga2eb1de7278463726b3f76ed290ee9f3d">xUART_EVENT_RT</a></td></tr>
<tr class="memdesc:ga2eb1de7278463726b3f76ed290ee9f3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Timeout Event Mask.  <a href="group__x_u_a_r_t___event___flag.html#ga2eb1de7278463726b3f76ed290ee9f3d"></a><br/></td></tr>
<tr class="separator:ga2eb1de7278463726b3f76ed290ee9f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d4ccafbe184f020b0c3aeff1f8a16ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___event___flag.html#ga4d4ccafbe184f020b0c3aeff1f8a16ae">xUART_EVENT_DSR</a></td></tr>
<tr class="memdesc:ga4d4ccafbe184f020b0c3aeff1f8a16ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSR Modem Event Mask.  <a href="group__x_u_a_r_t___event___flag.html#ga4d4ccafbe184f020b0c3aeff1f8a16ae"></a><br/></td></tr>
<tr class="separator:ga4d4ccafbe184f020b0c3aeff1f8a16ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga020c044b72fbdd32e3a6c2eb0394b3ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___event___flag.html#ga020c044b72fbdd32e3a6c2eb0394b3ac">xUART_EVENT_DCD</a></td></tr>
<tr class="memdesc:ga020c044b72fbdd32e3a6c2eb0394b3ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCD Modem Event Mask.  <a href="group__x_u_a_r_t___event___flag.html#ga020c044b72fbdd32e3a6c2eb0394b3ac"></a><br/></td></tr>
<tr class="separator:ga020c044b72fbdd32e3a6c2eb0394b3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fabf01f0ba4c13265f692198ebdb85a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___event___flag.html#ga7fabf01f0ba4c13265f692198ebdb85a">xUART_EVENT_CTS</a></td></tr>
<tr class="memdesc:ga7fabf01f0ba4c13265f692198ebdb85a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTS Modem Event Mask.  <a href="group__x_u_a_r_t___event___flag.html#ga7fabf01f0ba4c13265f692198ebdb85a"></a><br/></td></tr>
<tr class="separator:ga7fabf01f0ba4c13265f692198ebdb85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b3b450ab79a6b0b7297fdc64e2849b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___event___flag.html#ga59b3b450ab79a6b0b7297fdc64e2849b">xUART_EVENT_RI</a></td></tr>
<tr class="memdesc:ga59b3b450ab79a6b0b7297fdc64e2849b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RI Modem Event Mask.  <a href="group__x_u_a_r_t___event___flag.html#ga59b3b450ab79a6b0b7297fdc64e2849b"></a><br/></td></tr>
<tr class="separator:ga59b3b450ab79a6b0b7297fdc64e2849b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38110270977f311ac7e94ee5e7712af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___event___flag.html#ga38110270977f311ac7e94ee5e7712af2">xUART_EVENT_LMSB</a></td></tr>
<tr class="memdesc:ga38110270977f311ac7e94ee5e7712af2"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Mode Sync Break Event Mask.  <a href="group__x_u_a_r_t___event___flag.html#ga38110270977f311ac7e94ee5e7712af2"></a><br/></td></tr>
<tr class="separator:ga38110270977f311ac7e94ee5e7712af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea0fd6dcb440ffe7a23eb8e958b355b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___error.html#ga9ea0fd6dcb440ffe7a23eb8e958b355b">xUART_RXERROR_OVERRUN</a></td></tr>
<tr class="separator:ga9ea0fd6dcb440ffe7a23eb8e958b355b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a9b4ecf74b439154a1bd7ddbf48faa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___error.html#ga65a9b4ecf74b439154a1bd7ddbf48faa">xUART_RXERROR_BREAK</a></td></tr>
<tr class="separator:ga65a9b4ecf74b439154a1bd7ddbf48faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ff555bb608f9922734c8bfc4ebcad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___error.html#ga51ff555bb608f9922734c8bfc4ebcad6">xUART_RXERROR_PARITY</a></td></tr>
<tr class="separator:ga51ff555bb608f9922734c8bfc4ebcad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eab5e079d4ffc02e8482d450c5e42d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___error.html#ga8eab5e079d4ffc02e8482d450c5e42d8">xUART_RXERROR_FRAMING</a></td></tr>
<tr class="separator:ga8eab5e079d4ffc02e8482d450c5e42d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab37ab83e8f2d20a244576783d8423db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___frame___configs.html#gab37ab83e8f2d20a244576783d8423db5">xUART_CONFIG_WLEN_MASK</a></td></tr>
<tr class="separator:gab37ab83e8f2d20a244576783d8423db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94cfd9833279636ceda0e827b53c751d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___frame___configs.html#ga94cfd9833279636ceda0e827b53c751d">xUART_CONFIG_WLEN_8</a></td></tr>
<tr class="memdesc:ga94cfd9833279636ceda0e827b53c751d"><td class="mdescLeft">&#160;</td><td class="mdescRight">8 bit data  <a href="group__x_u_a_r_t___frame___configs.html#ga94cfd9833279636ceda0e827b53c751d"></a><br/></td></tr>
<tr class="separator:ga94cfd9833279636ceda0e827b53c751d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb44900a19accc227dad63ca7498aae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___frame___configs.html#gaeb44900a19accc227dad63ca7498aae0">xUART_CONFIG_WLEN_7</a></td></tr>
<tr class="memdesc:gaeb44900a19accc227dad63ca7498aae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">7 bit data  <a href="group__x_u_a_r_t___frame___configs.html#gaeb44900a19accc227dad63ca7498aae0"></a><br/></td></tr>
<tr class="separator:gaeb44900a19accc227dad63ca7498aae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf106b81d1408bab3e532ab8fd2098c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___frame___configs.html#gaf106b81d1408bab3e532ab8fd2098c54">xUART_CONFIG_WLEN_6</a></td></tr>
<tr class="memdesc:gaf106b81d1408bab3e532ab8fd2098c54"><td class="mdescLeft">&#160;</td><td class="mdescRight">6 bit data  <a href="group__x_u_a_r_t___frame___configs.html#gaf106b81d1408bab3e532ab8fd2098c54"></a><br/></td></tr>
<tr class="separator:gaf106b81d1408bab3e532ab8fd2098c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d063ed877cca1f78bc22f752717b61c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___frame___configs.html#ga0d063ed877cca1f78bc22f752717b61c">xUART_CONFIG_WLEN_5</a></td></tr>
<tr class="memdesc:ga0d063ed877cca1f78bc22f752717b61c"><td class="mdescLeft">&#160;</td><td class="mdescRight">5 bit data  <a href="group__x_u_a_r_t___frame___configs.html#ga0d063ed877cca1f78bc22f752717b61c"></a><br/></td></tr>
<tr class="separator:ga0d063ed877cca1f78bc22f752717b61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31ddd4881a802cd36de09fd08ee3b7d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___frame___configs.html#ga31ddd4881a802cd36de09fd08ee3b7d9">xUART_CONFIG_STOP_MASK</a></td></tr>
<tr class="memdesc:ga31ddd4881a802cd36de09fd08ee3b7d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for extracting stop bits.  <a href="group__x_u_a_r_t___frame___configs.html#ga31ddd4881a802cd36de09fd08ee3b7d9"></a><br/></td></tr>
<tr class="separator:ga31ddd4881a802cd36de09fd08ee3b7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa984c861476dda2ced0a554e89800e29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___frame___configs.html#gaa984c861476dda2ced0a554e89800e29">xUART_CONFIG_STOP_1</a></td></tr>
<tr class="memdesc:gaa984c861476dda2ced0a554e89800e29"><td class="mdescLeft">&#160;</td><td class="mdescRight">One stop bit.  <a href="group__x_u_a_r_t___frame___configs.html#gaa984c861476dda2ced0a554e89800e29"></a><br/></td></tr>
<tr class="separator:gaa984c861476dda2ced0a554e89800e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b71aa89b2067bf90201c3d7543f27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___frame___configs.html#ga86b71aa89b2067bf90201c3d7543f27b">xUART_CONFIG_STOP_2</a></td></tr>
<tr class="memdesc:ga86b71aa89b2067bf90201c3d7543f27b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Two stop bits.  <a href="group__x_u_a_r_t___frame___configs.html#ga86b71aa89b2067bf90201c3d7543f27b"></a><br/></td></tr>
<tr class="separator:ga86b71aa89b2067bf90201c3d7543f27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae68dd2e7de84db3bb72dd6ca858d3bcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___frame___configs.html#gae68dd2e7de84db3bb72dd6ca858d3bcc">xUART_CONFIG_STOP_0_5</a></td></tr>
<tr class="separator:gae68dd2e7de84db3bb72dd6ca858d3bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97cbf319b381273eb3130bc0c1e96671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___frame___configs.html#ga97cbf319b381273eb3130bc0c1e96671">xUART_CONFIG_STOP_1_5</a></td></tr>
<tr class="separator:ga97cbf319b381273eb3130bc0c1e96671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50a05f04a1941bd29887e8396771a09b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___frame___configs.html#ga50a05f04a1941bd29887e8396771a09b">xUART_CONFIG_PAR_MASK</a></td></tr>
<tr class="memdesc:ga50a05f04a1941bd29887e8396771a09b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for extracting parity.  <a href="group__x_u_a_r_t___frame___configs.html#ga50a05f04a1941bd29887e8396771a09b"></a><br/></td></tr>
<tr class="separator:ga50a05f04a1941bd29887e8396771a09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac86e61b513b5f832bb8522c2f07417b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___frame___configs.html#gac86e61b513b5f832bb8522c2f07417b6">xUART_CONFIG_PAR_NONE</a></td></tr>
<tr class="memdesc:gac86e61b513b5f832bb8522c2f07417b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">No parity.  <a href="group__x_u_a_r_t___frame___configs.html#gac86e61b513b5f832bb8522c2f07417b6"></a><br/></td></tr>
<tr class="separator:gac86e61b513b5f832bb8522c2f07417b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga897d879cba70fc0bfbf6c24ce0704fef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___frame___configs.html#ga897d879cba70fc0bfbf6c24ce0704fef">xUART_CONFIG_PAR_EVEN</a></td></tr>
<tr class="memdesc:ga897d879cba70fc0bfbf6c24ce0704fef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Even parity.  <a href="group__x_u_a_r_t___frame___configs.html#ga897d879cba70fc0bfbf6c24ce0704fef"></a><br/></td></tr>
<tr class="separator:ga897d879cba70fc0bfbf6c24ce0704fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e461bce47fc9b17c87dc5c271e9d521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___frame___configs.html#ga0e461bce47fc9b17c87dc5c271e9d521">xUART_CONFIG_PAR_ODD</a></td></tr>
<tr class="memdesc:ga0e461bce47fc9b17c87dc5c271e9d521"><td class="mdescLeft">&#160;</td><td class="mdescRight">Odd parity.  <a href="group__x_u_a_r_t___frame___configs.html#ga0e461bce47fc9b17c87dc5c271e9d521"></a><br/></td></tr>
<tr class="separator:ga0e461bce47fc9b17c87dc5c271e9d521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga472aa2d11cd831b0fb47e108d59aa62d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___frame___configs.html#ga472aa2d11cd831b0fb47e108d59aa62d">xUART_CONFIG_PAR_ONE</a></td></tr>
<tr class="memdesc:ga472aa2d11cd831b0fb47e108d59aa62d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity bit is one / marked.  <a href="group__x_u_a_r_t___frame___configs.html#ga472aa2d11cd831b0fb47e108d59aa62d"></a><br/></td></tr>
<tr class="separator:ga472aa2d11cd831b0fb47e108d59aa62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga343708ad5e9a5871b4caeeaca81b460f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___frame___configs.html#ga343708ad5e9a5871b4caeeaca81b460f">xUART_CONFIG_PAR_ZERO</a></td></tr>
<tr class="memdesc:ga343708ad5e9a5871b4caeeaca81b460f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity bit is zero / space.  <a href="group__x_u_a_r_t___frame___configs.html#ga343708ad5e9a5871b4caeeaca81b460f"></a><br/></td></tr>
<tr class="separator:ga343708ad5e9a5871b4caeeaca81b460f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e6de83b65c877b2110aff05acba39e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___ir_d_a___mode.html#ga8e6de83b65c877b2110aff05acba39e3">xUART_IRDA_MODE_NORMAL</a></td></tr>
<tr class="memdesc:ga8e6de83b65c877b2110aff05acba39e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">IrDA Normal Mode.  <a href="group__x_u_a_r_t___ir_d_a___mode.html#ga8e6de83b65c877b2110aff05acba39e3"></a><br/></td></tr>
<tr class="separator:ga8e6de83b65c877b2110aff05acba39e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a513ed0190df65cbd372e3cc1fce975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___ir_d_a___mode.html#ga1a513ed0190df65cbd372e3cc1fce975">xUART_IRDA_MODE_LOW_POWER</a></td></tr>
<tr class="memdesc:ga1a513ed0190df65cbd372e3cc1fce975"><td class="mdescLeft">&#160;</td><td class="mdescRight">IrDA Low-Power Mode.  <a href="group__x_u_a_r_t___ir_d_a___mode.html#ga1a513ed0190df65cbd372e3cc1fce975"></a><br/></td></tr>
<tr class="separator:ga1a513ed0190df65cbd372e3cc1fce975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f60f925da2a10e623773b05327bc407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___enable___blocks.html#ga7f60f925da2a10e623773b05327bc407">xUART_BLOCK_UART</a></td></tr>
<tr class="memdesc:ga7f60f925da2a10e623773b05327bc407"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uart logic block.  <a href="group__x_u_a_r_t___enable___blocks.html#ga7f60f925da2a10e623773b05327bc407"></a><br/></td></tr>
<tr class="separator:ga7f60f925da2a10e623773b05327bc407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga194cdea8295b13e8caf89cf91a934b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___enable___blocks.html#ga194cdea8295b13e8caf89cf91a934b4b">xUART_BLOCK_TX</a></td></tr>
<tr class="memdesc:ga194cdea8295b13e8caf89cf91a934b4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uart transmit logic block.  <a href="group__x_u_a_r_t___enable___blocks.html#ga194cdea8295b13e8caf89cf91a934b4b"></a><br/></td></tr>
<tr class="separator:ga194cdea8295b13e8caf89cf91a934b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb85f2dcad60e650687037510244714b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___enable___blocks.html#gaeb85f2dcad60e650687037510244714b">xUART_BLOCK_RX</a></td></tr>
<tr class="memdesc:gaeb85f2dcad60e650687037510244714b"><td class="mdescLeft">&#160;</td><td class="mdescRight">uart receive logic block  <a href="group__x_u_a_r_t___enable___blocks.html#gaeb85f2dcad60e650687037510244714b"></a><br/></td></tr>
<tr class="separator:gaeb85f2dcad60e650687037510244714b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0664417fe86fc10ae166b18f7b9d5368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___f_i_f_o___rx___tiggle___level.html#ga0664417fe86fc10ae166b18f7b9d5368">xUART_FIFO_RX_1</a></td></tr>
<tr class="memdesc:ga0664417fe86fc10ae166b18f7b9d5368"><td class="mdescLeft">&#160;</td><td class="mdescRight">(1 character)  <a href="group__x_u_a_r_t___f_i_f_o___rx___tiggle___level.html#ga0664417fe86fc10ae166b18f7b9d5368"></a><br/></td></tr>
<tr class="separator:ga0664417fe86fc10ae166b18f7b9d5368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6802ff79b641c6f42f93edc2a740cd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___f_i_f_o___rx___tiggle___level.html#ga6802ff79b641c6f42f93edc2a740cd58">xUART_FIFO_RX_4</a></td></tr>
<tr class="memdesc:ga6802ff79b641c6f42f93edc2a740cd58"><td class="mdescLeft">&#160;</td><td class="mdescRight">(4 character)  <a href="group__x_u_a_r_t___f_i_f_o___rx___tiggle___level.html#ga6802ff79b641c6f42f93edc2a740cd58"></a><br/></td></tr>
<tr class="separator:ga6802ff79b641c6f42f93edc2a740cd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62ac22d0edd648265b4b1931fb06f544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___f_i_f_o___rx___tiggle___level.html#ga62ac22d0edd648265b4b1931fb06f544">xUART_FIFO_RX_8</a></td></tr>
<tr class="memdesc:ga62ac22d0edd648265b4b1931fb06f544"><td class="mdescLeft">&#160;</td><td class="mdescRight">(8 character)  <a href="group__x_u_a_r_t___f_i_f_o___rx___tiggle___level.html#ga62ac22d0edd648265b4b1931fb06f544"></a><br/></td></tr>
<tr class="separator:ga62ac22d0edd648265b4b1931fb06f544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06d404706faa543602d1541fed94f477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___f_i_f_o___rx___tiggle___level.html#ga06d404706faa543602d1541fed94f477">xUART_FIFO_RX_14</a></td></tr>
<tr class="memdesc:ga06d404706faa543602d1541fed94f477"><td class="mdescLeft">&#160;</td><td class="mdescRight">(14 character)  <a href="group__x_u_a_r_t___f_i_f_o___rx___tiggle___level.html#ga06d404706faa543602d1541fed94f477"></a><br/></td></tr>
<tr class="separator:ga06d404706faa543602d1541fed94f477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga951b2f39a4e874a0af691d19ef4a663a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___f_i_f_o___rx___tiggle___level.html#ga951b2f39a4e874a0af691d19ef4a663a">xUART_FIFO_RX_30</a></td></tr>
<tr class="memdesc:ga951b2f39a4e874a0af691d19ef4a663a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(30 character)  <a href="group__x_u_a_r_t___f_i_f_o___rx___tiggle___level.html#ga951b2f39a4e874a0af691d19ef4a663a"></a><br/></td></tr>
<tr class="separator:ga951b2f39a4e874a0af691d19ef4a663a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca255450c9ba86c61d6b6517f042019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___f_i_f_o___rx___tiggle___level.html#ga7ca255450c9ba86c61d6b6517f042019">xUART_FIFO_RX_46</a></td></tr>
<tr class="memdesc:ga7ca255450c9ba86c61d6b6517f042019"><td class="mdescLeft">&#160;</td><td class="mdescRight">(46 character)  <a href="group__x_u_a_r_t___f_i_f_o___rx___tiggle___level.html#ga7ca255450c9ba86c61d6b6517f042019"></a><br/></td></tr>
<tr class="separator:ga7ca255450c9ba86c61d6b6517f042019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cb6f506e272ce9c6873cfcc61e2955e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___f_i_f_o___rx___tiggle___level.html#ga3cb6f506e272ce9c6873cfcc61e2955e">xUART_FIFO_RX_62</a></td></tr>
<tr class="memdesc:ga3cb6f506e272ce9c6873cfcc61e2955e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(62 character)  <a href="group__x_u_a_r_t___f_i_f_o___rx___tiggle___level.html#ga3cb6f506e272ce9c6873cfcc61e2955e"></a><br/></td></tr>
<tr class="separator:ga3cb6f506e272ce9c6873cfcc61e2955e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b0d7ac02ae33f4f9f85fe92f3f0c0ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___modem___output.html#ga8b0d7ac02ae33f4f9f85fe92f3f0c0ec">xUART_OUTPUT_RTS</a></td></tr>
<tr class="separator:ga8b0d7ac02ae33f4f9f85fe92f3f0c0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga147323ea3fb602a0464730bb618a87c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___modem___intput.html#ga147323ea3fb602a0464730bb618a87c5">xUART_INPUT_CTS</a></td></tr>
<tr class="separator:ga147323ea3fb602a0464730bb618a87c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1134186dee7493a74a7a91448f1dc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___flow___control.html#gab1134186dee7493a74a7a91448f1dc75">xUART_FLOWCONTROL_TX</a></td></tr>
<tr class="separator:gab1134186dee7493a74a7a91448f1dc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf37020e58c3e152c140003c061a92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___flow___control.html#gaaaf37020e58c3e152c140003c061a92b">xUART_FLOWCONTROL_RX</a></td></tr>
<tr class="separator:gaaaf37020e58c3e152c140003c061a92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b5749ce4cad6c11a74663ed07eb7f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___flow___control.html#ga5b5749ce4cad6c11a74663ed07eb7f61">xUART_FLOWCONTROL_NONE</a></td></tr>
<tr class="separator:ga5b5749ce4cad6c11a74663ed07eb7f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee528e86124bbcfa89f06610b176f02e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___l_i_n___config.html#gaee528e86124bbcfa89f06610b176f02e">xUART_LIN_SYNC_BREAK_LEN_MASK</a></td></tr>
<tr class="separator:gaee528e86124bbcfa89f06610b176f02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f0857d05ee37f1776ee46016d1f21e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___l_i_n___config.html#ga5f0857d05ee37f1776ee46016d1f21e5">xUART_LIN_SYNC_BREAK_LEN_13</a></td></tr>
<tr class="separator:ga5f0857d05ee37f1776ee46016d1f21e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e7d199517bf06b2c30fb69b6d999d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___l_i_n___config.html#ga43e7d199517bf06b2c30fb69b6d999d6">xUART_LIN_SYNC_BREAK_LEN_14</a></td></tr>
<tr class="separator:ga43e7d199517bf06b2c30fb69b6d999d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa884723a28225e8706d35aad6fbe41f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___l_i_n___config.html#gaa884723a28225e8706d35aad6fbe41f4">xUART_LIN_SYNC_BREAK_LEN_15</a></td></tr>
<tr class="separator:gaa884723a28225e8706d35aad6fbe41f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05db130a10c53f1564e11474e518a518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___l_i_n___config.html#ga05db130a10c53f1564e11474e518a518">xUART_LIN_SYNC_BREAK_LEN_16</a></td></tr>
<tr class="separator:ga05db130a10c53f1564e11474e518a518"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga078667110ab110bc2b561a3249186f94"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#ga078667110ab110bc2b561a3249186f94">xUARTConfigSet</a> (unsigned long ulBase, unsigned long ulBaud, unsigned long ulConfig)</td></tr>
<tr class="memdesc:ga078667110ab110bc2b561a3249186f94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the configuration of a UART.  <a href="group__x_u_a_r_t___exported___a_p_is.html#ga078667110ab110bc2b561a3249186f94"></a><br/></td></tr>
<tr class="separator:ga078667110ab110bc2b561a3249186f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3831072eaf0ff87ada63190c0fb0cc38"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#ga3831072eaf0ff87ada63190c0fb0cc38">xUARTEnable</a> (unsigned long ulBase, unsigned long ulBlock)</td></tr>
<tr class="memdesc:ga3831072eaf0ff87ada63190c0fb0cc38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables transmitting or receiving.  <a href="group__x_u_a_r_t___exported___a_p_is.html#ga3831072eaf0ff87ada63190c0fb0cc38"></a><br/></td></tr>
<tr class="separator:ga3831072eaf0ff87ada63190c0fb0cc38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dcdb56bf09564afa7c3e4d988a8b758"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#ga3dcdb56bf09564afa7c3e4d988a8b758">xUARTDisable</a> (unsigned long ulBase, unsigned long ulBlock)</td></tr>
<tr class="memdesc:ga3dcdb56bf09564afa7c3e4d988a8b758"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables transmitting or receiving.  <a href="group__x_u_a_r_t___exported___a_p_is.html#ga3dcdb56bf09564afa7c3e4d988a8b758"></a><br/></td></tr>
<tr class="separator:ga3dcdb56bf09564afa7c3e4d988a8b758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e28429ac27ca651dbae7dd8a8671a9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#ga13e28429ac27ca651dbae7dd8a8671a9">xUARTFIFOEnable</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:ga13e28429ac27ca651dbae7dd8a8671a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the transmit and receive FIFOs.  <a href="group__x_u_a_r_t___exported___a_p_is.html#ga13e28429ac27ca651dbae7dd8a8671a9"></a><br/></td></tr>
<tr class="separator:ga13e28429ac27ca651dbae7dd8a8671a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d53fbce27e01d9c4ec2be7328779f75"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#ga2d53fbce27e01d9c4ec2be7328779f75">xUARTFIFODisable</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:ga2d53fbce27e01d9c4ec2be7328779f75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the transmit and receive FIFOs.  <a href="group__x_u_a_r_t___exported___a_p_is.html#ga2d53fbce27e01d9c4ec2be7328779f75"></a><br/></td></tr>
<tr class="separator:ga2d53fbce27e01d9c4ec2be7328779f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e5761dc940e4324d804fdaaf768b0d3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#ga6e5761dc940e4324d804fdaaf768b0d3">xUARTFIFORxLevelSet</a> (unsigned long ulBase, unsigned long ulRxLevel)</td></tr>
<tr class="memdesc:ga6e5761dc940e4324d804fdaaf768b0d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the Rx FIFO level at which interrupts are generated.  <a href="group__x_u_a_r_t___exported___a_p_is.html#ga6e5761dc940e4324d804fdaaf768b0d3"></a><br/></td></tr>
<tr class="separator:ga6e5761dc940e4324d804fdaaf768b0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga026ba7debd3e636c650009e5a29deb10"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#ga026ba7debd3e636c650009e5a29deb10">xUARTCharsAvail</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:ga026ba7debd3e636c650009e5a29deb10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines if there are any characters in the receive FIFO.  <a href="group__x_u_a_r_t___exported___a_p_is.html#ga026ba7debd3e636c650009e5a29deb10"></a><br/></td></tr>
<tr class="separator:ga026ba7debd3e636c650009e5a29deb10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3777ba7dca6e33e42bcc9c2e47d0f346"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#ga3777ba7dca6e33e42bcc9c2e47d0f346">xUARTSpaceAvail</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:ga3777ba7dca6e33e42bcc9c2e47d0f346"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines if there is any space in the transmit FIFO.  <a href="group__x_u_a_r_t___exported___a_p_is.html#ga3777ba7dca6e33e42bcc9c2e47d0f346"></a><br/></td></tr>
<tr class="separator:ga3777ba7dca6e33e42bcc9c2e47d0f346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3c378671c96b5a38818e12081ae080"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#ga8e3c378671c96b5a38818e12081ae080">xUARTCharGetNonBlocking</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:ga8e3c378671c96b5a38818e12081ae080"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receives a character from the specified port.  <a href="group__x_u_a_r_t___exported___a_p_is.html#ga8e3c378671c96b5a38818e12081ae080"></a><br/></td></tr>
<tr class="separator:ga8e3c378671c96b5a38818e12081ae080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d97e6b125df26b76dd2262f60d56d14"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#ga3d97e6b125df26b76dd2262f60d56d14">xUARTCharGet</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:ga3d97e6b125df26b76dd2262f60d56d14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waits for a character from the specified port.  <a href="group__x_u_a_r_t___exported___a_p_is.html#ga3d97e6b125df26b76dd2262f60d56d14"></a><br/></td></tr>
<tr class="separator:ga3d97e6b125df26b76dd2262f60d56d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaa74b29f654ae633036066233d8531e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#gafaa74b29f654ae633036066233d8531e">xUARTCharPutNonBlocking</a> (unsigned long ulBase, unsigned char ucData)</td></tr>
<tr class="memdesc:gafaa74b29f654ae633036066233d8531e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sends a character to the specified port.  <a href="group__x_u_a_r_t___exported___a_p_is.html#gafaa74b29f654ae633036066233d8531e"></a><br/></td></tr>
<tr class="separator:gafaa74b29f654ae633036066233d8531e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bc16989a09e631440143d2d3df33561"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#ga4bc16989a09e631440143d2d3df33561">xUARTCharPut</a> (unsigned long ulBase, unsigned char ucData)</td></tr>
<tr class="memdesc:ga4bc16989a09e631440143d2d3df33561"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waits to send a character from the specified port.  <a href="group__x_u_a_r_t___exported___a_p_is.html#ga4bc16989a09e631440143d2d3df33561"></a><br/></td></tr>
<tr class="separator:ga4bc16989a09e631440143d2d3df33561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3653371334864776698cc4c56e8d6273"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#ga3653371334864776698cc4c56e8d6273">xUARTBusy</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:ga3653371334864776698cc4c56e8d6273"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines whether the UART transmitter is busy or not.  <a href="group__x_u_a_r_t___exported___a_p_is.html#ga3653371334864776698cc4c56e8d6273"></a><br/></td></tr>
<tr class="separator:ga3653371334864776698cc4c56e8d6273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c428cbbceb1c703a8e2a07bc5029a03"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#ga5c428cbbceb1c703a8e2a07bc5029a03">xUARTIntEnable</a> (unsigned long ulBase, unsigned long <a class="el" href="group__x_t_i_m_e_r___exported___a_p_is.html#gac96d97fcc29bb52e9b7036a662fbcb9d">ulIntFlags</a>)</td></tr>
<tr class="memdesc:ga5c428cbbceb1c703a8e2a07bc5029a03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables individual UART interrupt sources.  <a href="group__x_u_a_r_t___exported___a_p_is.html#ga5c428cbbceb1c703a8e2a07bc5029a03"></a><br/></td></tr>
<tr class="separator:ga5c428cbbceb1c703a8e2a07bc5029a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d8518886ab866948685ecd96ba7302d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#ga5d8518886ab866948685ecd96ba7302d">xUARTIntCallbackInit</a> (unsigned long ulBase, <a class="el" href="group__x_low_layer___exported___types.html#ga6ddfa2768a3cc2aae9ef0d0a3c65624f">xtEventCallback</a> xtUARTCallback)</td></tr>
<tr class="memdesc:ga5d8518886ab866948685ecd96ba7302d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Init interrupts callback for the specified UART Port.  <a href="group__x_u_a_r_t___exported___a_p_is.html#ga5d8518886ab866948685ecd96ba7302d"></a><br/></td></tr>
<tr class="separator:ga5d8518886ab866948685ecd96ba7302d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb2504dd8445575e3cab47b73fa06c0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#gaccb2504dd8445575e3cab47b73fa06c0">xUARTIntDisable</a> (unsigned long ulBase, unsigned long <a class="el" href="group__x_t_i_m_e_r___exported___a_p_is.html#gac96d97fcc29bb52e9b7036a662fbcb9d">ulIntFlags</a>)</td></tr>
<tr class="memdesc:gaccb2504dd8445575e3cab47b73fa06c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables individual UART interrupt sources.  <a href="group__x_u_a_r_t___exported___a_p_is.html#gaccb2504dd8445575e3cab47b73fa06c0"></a><br/></td></tr>
<tr class="separator:gaccb2504dd8445575e3cab47b73fa06c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4009315f75cf4a341d789b6adf7b33"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#gafc4009315f75cf4a341d789b6adf7b33">xUARTRxErrorGet</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:gafc4009315f75cf4a341d789b6adf7b33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets current receiver errors.  <a href="group__x_u_a_r_t___exported___a_p_is.html#gafc4009315f75cf4a341d789b6adf7b33"></a><br/></td></tr>
<tr class="separator:gafc4009315f75cf4a341d789b6adf7b33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f739548b5f7797af5c225b373c8851a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#ga0f739548b5f7797af5c225b373c8851a">xUARTRxErrorClear</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:ga0f739548b5f7797af5c225b373c8851a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears all reported receiver errors.  <a href="group__x_u_a_r_t___exported___a_p_is.html#ga0f739548b5f7797af5c225b373c8851a"></a><br/></td></tr>
<tr class="separator:ga0f739548b5f7797af5c225b373c8851a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c656d20cd65d3339c8bab6a7f6b2d4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#ga15c656d20cd65d3339c8bab6a7f6b2d4">xUARTModemControlSet</a> (unsigned long ulBase, unsigned long ulControl)</td></tr>
<tr class="memdesc:ga15c656d20cd65d3339c8bab6a7f6b2d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the states of the DTR and/or RTS modem control signals.  <a href="group__x_u_a_r_t___exported___a_p_is.html#ga15c656d20cd65d3339c8bab6a7f6b2d4"></a><br/></td></tr>
<tr class="separator:ga15c656d20cd65d3339c8bab6a7f6b2d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd4ebef5818f1bb42a63062e0e4b6c50"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#gabd4ebef5818f1bb42a63062e0e4b6c50">xUARTModemControlClear</a> (unsigned long ulBase, unsigned long ulControl)</td></tr>
<tr class="memdesc:gabd4ebef5818f1bb42a63062e0e4b6c50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the states of the DTR and/or RTS modem control signals.  <a href="group__x_u_a_r_t___exported___a_p_is.html#gabd4ebef5818f1bb42a63062e0e4b6c50"></a><br/></td></tr>
<tr class="separator:gabd4ebef5818f1bb42a63062e0e4b6c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad69de00382c65259375e954b9251410b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#gad69de00382c65259375e954b9251410b">xUARTModemControlGet</a> (unsigned long ulBase, unsigned long ulControl)</td></tr>
<tr class="memdesc:gad69de00382c65259375e954b9251410b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the states of the DTR and RTS modem control signals.  <a href="group__x_u_a_r_t___exported___a_p_is.html#gad69de00382c65259375e954b9251410b"></a><br/></td></tr>
<tr class="separator:gad69de00382c65259375e954b9251410b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga401feac9c3f0a470ff9bf2b810f4b457"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#ga401feac9c3f0a470ff9bf2b810f4b457">xUARTModemStatusGet</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:ga401feac9c3f0a470ff9bf2b810f4b457"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the states of the RI, DCD, DSR and CTS modem status signals.  <a href="group__x_u_a_r_t___exported___a_p_is.html#ga401feac9c3f0a470ff9bf2b810f4b457"></a><br/></td></tr>
<tr class="separator:ga401feac9c3f0a470ff9bf2b810f4b457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfbab933f7419168d608abb561c5d7a6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#gabfbab933f7419168d608abb561c5d7a6">xUARTFlowControlSet</a> (unsigned long ulBase, unsigned long ulMode)</td></tr>
<tr class="memdesc:gabfbab933f7419168d608abb561c5d7a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the UART hardware flow control mode to be used.  <a href="group__x_u_a_r_t___exported___a_p_is.html#gabfbab933f7419168d608abb561c5d7a6"></a><br/></td></tr>
<tr class="separator:gabfbab933f7419168d608abb561c5d7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4decbcb77f825eceeae5039ebd1030b3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#ga4decbcb77f825eceeae5039ebd1030b3">xUARTFlowControlGet</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:ga4decbcb77f825eceeae5039ebd1030b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the UART hardware flow control mode currently in use.  <a href="group__x_u_a_r_t___exported___a_p_is.html#ga4decbcb77f825eceeae5039ebd1030b3"></a><br/></td></tr>
<tr class="separator:ga4decbcb77f825eceeae5039ebd1030b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69b022c642945d37b5d80cb42ada41a6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#ga69b022c642945d37b5d80cb42ada41a6">xUARTIrDAConfig</a> (unsigned long ulBase, unsigned long ulBaud, unsigned long ulConfig, unsigned long ulMode)</td></tr>
<tr class="memdesc:ga69b022c642945d37b5d80cb42ada41a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables SIR (IrDA) mode on the specified UART.  <a href="group__x_u_a_r_t___exported___a_p_is.html#ga69b022c642945d37b5d80cb42ada41a6"></a><br/></td></tr>
<tr class="separator:ga69b022c642945d37b5d80cb42ada41a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92e8245888f4cd69feb9557c7d5d4f9d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#ga92e8245888f4cd69feb9557c7d5d4f9d">xUARTIrDAEnable</a> (ulBase)</td></tr>
<tr class="memdesc:ga92e8245888f4cd69feb9557c7d5d4f9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables SIR (IrDA) mode on the specified UART.  <a href="group__x_u_a_r_t___exported___a_p_is.html#ga92e8245888f4cd69feb9557c7d5d4f9d"></a><br/></td></tr>
<tr class="separator:ga92e8245888f4cd69feb9557c7d5d4f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb5f58584ee08a2f862e470250698ef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#gabfb5f58584ee08a2f862e470250698ef">xUARTIrDADisable</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:gabfb5f58584ee08a2f862e470250698ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables SIR (IrDA) mode on the specified UART.  <a href="group__x_u_a_r_t___exported___a_p_is.html#gabfb5f58584ee08a2f862e470250698ef"></a><br/></td></tr>
<tr class="separator:gabfb5f58584ee08a2f862e470250698ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec145a5732db0aee735b67a4f6e6af56"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#gaec145a5732db0aee735b67a4f6e6af56">xUARTLINConfig</a> (unsigned long ulBase, unsigned long ulBaud, unsigned long ulConfig)</td></tr>
<tr class="memdesc:gaec145a5732db0aee735b67a4f6e6af56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Open LIN mode on the specified UART.  <a href="group__x_u_a_r_t___exported___a_p_is.html#gaec145a5732db0aee735b67a4f6e6af56"></a><br/></td></tr>
<tr class="separator:gaec145a5732db0aee735b67a4f6e6af56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92b0ef9ff2c4301a0f8b10cd894ed125"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#ga92b0ef9ff2c4301a0f8b10cd894ed125">xUARTLINEnable</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:ga92b0ef9ff2c4301a0f8b10cd894ed125"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables LIN Function mode on the specified UART.  <a href="group__x_u_a_r_t___exported___a_p_is.html#ga92b0ef9ff2c4301a0f8b10cd894ed125"></a><br/></td></tr>
<tr class="separator:ga92b0ef9ff2c4301a0f8b10cd894ed125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdec43c7e0c247001d6fbc58e2a94214"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_u_a_r_t___exported___a_p_is.html#gafdec43c7e0c247001d6fbc58e2a94214">xUARTLINDisable</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:gafdec43c7e0c247001d6fbc58e2a94214"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables LIN Function mode on the specified UART.  <a href="group__x_u_a_r_t___exported___a_p_is.html#gafdec43c7e0c247001d6fbc58e2a94214"></a><br/></td></tr>
<tr class="separator:gafdec43c7e0c247001d6fbc58e2a94214"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Prototypes for the UART Driver. </p>
<dl class="section version"><dt>Version</dt><dd>V2.1 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>11/14/2011 </dd></dl>
<dl class="section author"><dt>Author</dt><dd>CooCox </dd></dl>
<p>Copyright (c) 2011, CooCox All rights reserved.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met: </p>
<pre class="fragment">* Redistributions of source code must retain the above copyright 
</pre><p> notice, this list of conditions and the following disclaimer.</p>
<ul>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of the &lt;ORGANIZATION&gt; nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ul>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>

<p>Definition in file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<address>
  <small>
    &copy;&nbsp;2009-2011 by CooCox - 
    visit <a href="http://www.coocox.org/">http://www.coocox.org/</a>
  </small>
</address>
</body>
</html>
