{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.41421",
   "Default View_TopLeft":"10290,5233",
   "ExpandedHierarchyInLayout":"/TRX",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port CLK0 -pg 1 -lvl 0 -x 0 -y 14810 -defaultsOSRD
preplace port DDR3_SDRAM -pg 1 -lvl 7 -x 12510 -y 13550 -defaultsOSRD
preplace port ETH0_MDIO_MDC -pg 1 -lvl 7 -x 12510 -y 3880 -defaultsOSRD
preplace port RMII_PHY_M_0 -pg 1 -lvl 7 -x 12510 -y 3470 -defaultsOSRD
preplace port UART0 -pg 1 -lvl 7 -x 12510 -y 14570 -defaultsOSRD
preplace port CLK2_mgt_clk0 -pg 1 -lvl 0 -x 0 -y 13060 -defaultsOSRD
preplace port qspi_flash -pg 1 -lvl 7 -x 12510 -y 13890 -defaultsOSRD
preplace port CLK3_sys_diff -pg 1 -lvl 0 -x 0 -y 13730 -defaultsOSRD
preplace port BOARD_IIC -pg 1 -lvl 7 -x 12510 -y 11760 -defaultsOSRD
preplace port TRX_spi -pg 1 -lvl 7 -x 12510 -y 6760 -defaultsOSRD
preplace port TRX_rx_clk_64MHz -pg 1 -lvl 0 -x 0 -y 8040 -defaultsOSRD
preplace port TRX_tx_clk -pg 1 -lvl 7 -x 12510 -y 6790 -defaultsOSRD
preplace port PLL_I2C_ext_scl_o -pg 1 -lvl 7 -x 12510 -y 14260 -defaultsOSRD
preplace port PLL_I2C_ext_sda -pg 1 -lvl 7 -x 12510 -y 14230 -defaultsOSRD
preplace port phy_rst_n -pg 1 -lvl 7 -x 12510 -y 4910 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x 0 -y 15470 -defaultsOSRD
preplace port UART0EXT_RTSn -pg 1 -lvl 0 -x 0 -y 16230 -defaultsOSRD
preplace port UART0EXT_DTRn -pg 1 -lvl 0 -x 0 -y 16260 -defaultsOSRD
preplace port UART0_clk -pg 1 -lvl 7 -x 12510 -y 14490 -defaultsOSRD
preplace port DDR3_init_calib_complete -pg 1 -lvl 7 -x 12510 -y 13690 -defaultsOSRD
preplace port ETH0_LINK_LED_g -pg 1 -lvl 0 -x 0 -y 3840 -defaultsOSRD
preplace port microblaze_0_Clk_100MHz_o -pg 1 -lvl 7 -x 12510 -y 13590 -defaultsOSRD
preplace port rotenc_dec_cnt_up_dwn -pg 1 -lvl 0 -x 0 -y 14740 -defaultsOSRD
preplace port rotenc_dec_cnt_en -pg 1 -lvl 0 -x 0 -y 13700 -defaultsOSRD
preplace port BOARD_ROTENC_PUSH -pg 1 -lvl 0 -x 0 -y 12710 -defaultsOSRD
preplace port PLL_int -pg 1 -lvl 0 -x 0 -y 14170 -defaultsOSRD
preplace port TRX_int -pg 1 -lvl 0 -x 0 -y 14110 -defaultsOSRD
preplace port TRX_clk_26MHz -pg 1 -lvl 0 -x 0 -y 8480 -defaultsOSRD
preplace port FPGA_IO -pg 1 -lvl 0 -x 0 -y 13580 -defaultsOSRD
preplace port ULI_SYSTEM_XIO -pg 1 -lvl 0 -x 0 -y 13670 -defaultsOSRD
preplace port TRX_rx09_fifo_valid_o -pg 1 -lvl 7 -x 12510 -y 9530 -defaultsOSRD
preplace port TRX_rx24_fifo_valid_o -pg 1 -lvl 7 -x 12510 -y 9560 -defaultsOSRD
preplace port fft09_data_tlast_in -pg 1 -lvl 0 -x 0 -y 8570 -defaultsOSRD
preplace port fft09_data_tready_out -pg 1 -lvl 7 -x 12510 -y 9890 -defaultsOSRD
preplace port fft09_data_tvalid_in -pg 1 -lvl 0 -x 0 -y 8600 -defaultsOSRD
preplace port fft09_config_tvalid_in -pg 1 -lvl 0 -x 0 -y 8660 -defaultsOSRD
preplace port fft09_aresetn_in -pg 1 -lvl 0 -x 0 -y 8690 -defaultsOSRD
preplace port fft24_data_tready_out -pg 1 -lvl 7 -x 12510 -y 11030 -defaultsOSRD
preplace port fft24_data_tlast_in -pg 1 -lvl 0 -x 0 -y 8930 -defaultsOSRD
preplace port fft24_data_tvalid_in -pg 1 -lvl 0 -x 0 -y 8960 -defaultsOSRD
preplace port fft24_config_tvalid_in -pg 1 -lvl 0 -x 0 -y 9020 -defaultsOSRD
preplace port fft24_aresetn_in -pg 1 -lvl 0 -x 0 -y 9080 -defaultsOSRD
preplace port EUI48_FSM_run -pg 1 -lvl 0 -x 0 -y 12740 -defaultsOSRD
preplace port SCOPE_FSM_Timebase_SCLR -pg 1 -lvl 0 -x 0 -y 1770 -defaultsOSRD
preplace port SCOPE_FSM_Timebase_CE -pg 1 -lvl 0 -x 0 -y 1800 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_Rst -pg 1 -lvl 0 -x 0 -y 1830 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEn -pg 1 -lvl 0 -x 0 -y 1860 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrFull -pg 1 -lvl 7 -x 12510 -y 1760 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdValid -pg 1 -lvl 7 -x 12510 -y 1790 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_RdEmpty -pg 1 -lvl 7 -x 12510 -y 1820 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_WrEn -pg 1 -lvl 0 -x 0 -y 1890 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_rd_rst_busy -pg 1 -lvl 7 -x 12510 -y 1970 -defaultsOSRD
preplace port SCOPE_FSM_FIFO_wr_rst_busy -pg 1 -lvl 7 -x 12510 -y 1940 -defaultsOSRD
preplace port LVDS_rx09_synced -pg 1 -lvl 0 -x 0 -y 13610 -defaultsOSRD
preplace port LVDS_rx24_synced -pg 1 -lvl 0 -x 0 -y 13640 -defaultsOSRD
preplace portBus UART0EXT_CTSn -pg 1 -lvl 7 -x 12510 -y 14700 -defaultsOSRD
preplace portBus UART0EXT_DSRn -pg 1 -lvl 7 -x 12510 -y 14800 -defaultsOSRD
preplace portBus UART0EXT_DCDn -pg 1 -lvl 7 -x 12510 -y 14900 -defaultsOSRD
preplace portBus UART0EXT_RIn -pg 1 -lvl 7 -x 12510 -y 15000 -defaultsOSRD
preplace portBus UART0_rst_n -pg 1 -lvl 7 -x 12510 -y 15200 -defaultsOSRD
preplace portBus ETH0_DA_Y -pg 1 -lvl 7 -x 12510 -y 4000 -defaultsOSRD
preplace portBus ETH0_DA_G -pg 1 -lvl 7 -x 12510 -y 4060 -defaultsOSRD
preplace portBus LED_RGB_red -pg 1 -lvl 7 -x 12510 -y 3050 -defaultsOSRD
preplace portBus LED_RGB_green -pg 1 -lvl 7 -x 12510 -y 2370 -defaultsOSRD
preplace portBus LED_RGB_blue -pg 1 -lvl 7 -x 12510 -y 2230 -defaultsOSRD
preplace portBus LCD_BL -pg 1 -lvl 7 -x 12510 -y 2710 -defaultsOSRD
preplace portBus LCD_rstn -pg 1 -lvl 7 -x 12510 -y 2200 -defaultsOSRD
preplace portBus rst_100M_peripheral_aresetn -pg 1 -lvl 7 -x 12510 -y 14460 -defaultsOSRD
preplace portBus TRX_resetn -pg 1 -lvl 7 -x 12510 -y 9270 -defaultsOSRD
preplace portBus TRX_rfx_mode -pg 1 -lvl 7 -x 12510 -y 9300 -defaultsOSRD
preplace portBus TRX_PLL_clk_25MHz_P -pg 1 -lvl 7 -x 12510 -y 9330 -defaultsOSRD
preplace portBus TRX_PLL_clk_25MHz_N -pg 1 -lvl 7 -x 12510 -y 9360 -defaultsOSRD
preplace portBus TRX_rx_data_p -pg 1 -lvl 0 -x 0 -y 8510 -defaultsOSRD
preplace portBus TRX_rx_data_n -pg 1 -lvl 0 -x 0 -y 8540 -defaultsOSRD
preplace portBus TRX_tx_data_p -pg 1 -lvl 7 -x 12510 -y 9390 -defaultsOSRD
preplace portBus TRX_tx_data_n -pg 1 -lvl 7 -x 12510 -y 9420 -defaultsOSRD
preplace portBus CLK1B_clk -pg 1 -lvl 0 -x 0 -y 12680 -defaultsOSRD
preplace portBus TRX_rx09_fifo_o -pg 1 -lvl 7 -x 12510 -y 9470 -defaultsOSRD
preplace portBus TRX_rx24_fifo_o -pg 1 -lvl 7 -x 12510 -y 9500 -defaultsOSRD
preplace portBus fft09_config_tdata_in -pg 1 -lvl 0 -x 0 -y 8630 -defaultsOSRD
preplace portBus premem_rx09_addra_in -pg 1 -lvl 0 -x 0 -y 8720 -defaultsOSRD
preplace portBus premem_rx09_dina_in -pg 1 -lvl 0 -x 0 -y 9110 -defaultsOSRD
preplace portBus premem_rx24_dina_in -pg 1 -lvl 0 -x 0 -y 9140 -defaultsOSRD
preplace portBus premem_rx09_wea_in -pg 1 -lvl 0 -x 0 -y 8750 -defaultsOSRD
preplace portBus premem_rx09_addrb_in -pg 1 -lvl 0 -x 0 -y 8780 -defaultsOSRD
preplace portBus premem_rx24_addra_in -pg 1 -lvl 0 -x 0 -y 8810 -defaultsOSRD
preplace portBus premem_rx24_wea_in -pg 1 -lvl 0 -x 0 -y 8840 -defaultsOSRD
preplace portBus premem_rx09_quarterfrm_in -pg 1 -lvl 0 -x 0 -y 8870 -defaultsOSRD
preplace portBus premem_rx24_quarterfrm_in -pg 1 -lvl 0 -x 0 -y 8900 -defaultsOSRD
preplace portBus fft24_config_tdata_in -pg 1 -lvl 0 -x 0 -y 8990 -defaultsOSRD
preplace portBus premem_rx24_addrb_in -pg 1 -lvl 0 -x 0 -y 9050 -defaultsOSRD
preplace portBus EUI48_FSM_start -pg 1 -lvl 7 -x 12510 -y 12920 -defaultsOSRD
preplace portBus EUI48_data -pg 1 -lvl 0 -x 0 -y 13430 -defaultsOSRD
preplace portBus EUI48_state -pg 1 -lvl 0 -x 0 -y 13550 -defaultsOSRD
preplace portBus EUI48_abort -pg 1 -lvl 0 -x 0 -y 12770 -defaultsOSRD
preplace portBus SCOPE_FSM_TrigSrc -pg 1 -lvl 7 -x 12510 -y 1850 -defaultsOSRD
preplace portBus USER_dbg_out -pg 1 -lvl 7 -x 12510 -y 13380 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO0_Out -pg 1 -lvl 7 -x 12510 -y 2000 -defaultsOSRD
preplace portBus SCOPE_FSM_GPIO1_In -pg 1 -lvl 0 -x 0 -y 1920 -defaultsOSRD
preplace inst labtools_fmeter_0 -pg 1 -lvl 4 -x 2390 -y 13110 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 4 -x 2390 -y 14280 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 6 -x 9910 -y 14194 -defaultsOSRD
preplace inst rst_mig_7series_0_100M -pg 1 -lvl 1 -x 210 -y 14510 -defaultsOSRD
preplace inst rst_mig_7series_0_50M -pg 1 -lvl 3 -x 1720 -y 14090 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 5 -x 5580 -y 12620 -defaultsOSRD
preplace inst lt_fmeter_xlconcat_0 -pg 1 -lvl 3 -x 1720 -y 13120 -defaultsOSRD
preplace inst UART0 -pg 1 -lvl 6 -x 9910 -y 15194 -defaultsOSRD -resize 238 248
preplace inst PWM_lights -pg 1 -lvl 6 -x 9910 -y 2230 -defaultsOSRD
preplace inst ROTENC_decoder -pg 1 -lvl 5 -x 5580 -y 13420 -defaultsOSRD
preplace inst TRX -pg 1 -lvl 6 -x 9910 -y 5402 -defaultsOSRD
preplace inst ETH0 -pg 1 -lvl 6 -x 9910 -y 3510 -defaultsOSRD
preplace inst INT_ctrl -pg 1 -lvl 2 -x 720 -y 13940 -defaultsOSRD
preplace inst axi_BOARD_iic_0 -pg 1 -lvl 6 -x 9910 -y 12354 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -x 5580 -y 15910 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 5 -x 5580 -y 11960 -defaultsOSRD
preplace inst BOARD_clk_wiz_0 -pg 1 -lvl 5 -x 5580 -y 15180 -defaultsOSRD
preplace inst mdm_USER2_0 -pg 1 -lvl 2 -x 720 -y 14630 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -x 1720 -y 14290 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 4 -x 2390 -y 9380 -defaultsOSRD
preplace inst mgt_clk0_CLK2_util_ds_buf_1 -pg 1 -lvl 2 -x 720 -y 13060 -defaultsOSRD
preplace inst CLK0_util_ds_buf_0 -pg 1 -lvl 1 -x 210 -y 14810 -defaultsOSRD
preplace inst PTT_xlconstant_1_len1 -pg 1 -lvl 5 -x 5580 -y 9240 -defaultsOSRD
preplace inst CLK0_util_ds_buf_1 -pg 1 -lvl 2 -x 720 -y 14810 -defaultsOSRD
preplace inst EUI48 -pg 1 -lvl 6 -x 9910 -y 13184 -defaultsOSRD
preplace inst CLK1B_CW_0 -pg 1 -lvl 5 -x 5580 -y 11240 -defaultsOSRD
preplace inst SCOPE -pg 1 -lvl 6 -x 9910 -y 280 -defaultsOSRD
preplace inst USER_dbg -pg 1 -lvl 6 -x 9910 -y 13914 -defaultsOSRD
preplace inst BOOT_PLL -pg 1 -lvl 5 -x 5580 -y 14010 -defaultsOSRD
preplace inst CFG -pg 1 -lvl 6 -x 9910 -y 14534 -defaultsOSRD
preplace inst CLOCK -pg 1 -lvl 5 -x 5580 -y 15360 -defaultsOSRD
preplace inst vio_xlslice_40 -pg 1 -lvl 4 -x 2390 -y 13530 -defaultsOSRD
preplace inst vio_xlslice_41 -pg 1 -lvl 4 -x 2390 -y 13660 -defaultsOSRD
preplace inst vio_xlconcat_40 -pg 1 -lvl 3 -x 1720 -y 13500 -defaultsOSRD
preplace inst vio_xlconcat_41 -pg 1 -lvl 3 -x 1720 -y 13650 -defaultsOSRD
preplace inst vio_xlslice_rx09_re_12to0_in44 -pg 1 -lvl 4 -x 2390 -y 13310 -defaultsOSRD
preplace inst vio_xlslice_rx09_im_25to13_in45 -pg 1 -lvl 4 -x 2390 -y 12790 -defaultsOSRD
preplace inst vio_xlslice_rx24_re_12to0_in46 -pg 1 -lvl 4 -x 2390 -y 13410 -defaultsOSRD
preplace inst vio_xlslice_rx24_im_25to13_in47 -pg 1 -lvl 4 -x 2390 -y 12890 -defaultsOSRD
preplace inst TRX|TRX_proc_sys_reset_0 -pg 1 -lvl 1 -x 9900 -y 5412 -defaultsOSRD
preplace inst TRX|TRX_io_reset_counter_binary_0 -pg 1 -lvl 2 -x 10190 -y 5302 -defaultsOSRD
preplace inst TRX|TRX_LVDS -pg 1 -lvl 4 -x 11570 -y 5562 -defaultsOSRD
preplace inst TRX|TRX_rx_FFT_unit -pg 1 -lvl 4 -x 11570 -y 6032 -defaultsOSRD
preplace inst TRX|TRX_config -pg 1 -lvl 4 -x 11570 -y 5272 -defaultsOSRD
preplace inst TRX|TRX_clock -pg 1 -lvl 3 -x 10570 -y 5102 -defaultsOSRD
preplace inst TRX|util_vector_logic_0 -pg 1 -lvl 3 -x 10570 -y 5272 -defaultsOSRD
preplace inst TRX|TRX_tx_DDS_unit -pg 1 -lvl 3 -x 10570 -y 5452 -defaultsOSRD
preplace netloc ARESETN_1 1 1 4 380 16080 NJ 16080 NJ 16080 3300J
preplace netloc SC0712_0_reset_out 1 4 3 3120 13240 5970 14364 12140
preplace netloc lt_F1_mgt_ref 1 4 1 2690 12180n
preplace netloc lt_F0_MIG_50mhz 1 4 1 2670 12160n
preplace netloc labtools_fmeter_0_update 1 4 1 2800 12240n
preplace netloc lt_F3_CLK0 1 4 1 2740 12220n
preplace netloc lt_F2_CLK1B 1 4 1 2720 12200n
preplace netloc microblaze_0_Clk_100MHz 1 0 7 20 14390 430 14450 1000 14450 2110 16050 2990 12070 6070 14344 12370
preplace netloc mig_7series_0_mmcm_locked 1 0 7 40 14410 380J 14480 920 13990 NJ 13990 2590J 13840 5960 14354 12120
preplace netloc mig_7series_0_ui_addn_clk_0_200MHz 1 5 2 6320 14064 12120
preplace netloc mig_7series_0_ui_addn_clk_2_50MHz 1 2 5 950 13980 2010 13810 3050J 13770 5900 14374 12130
preplace netloc mig_7series_0_ui_clk_sync_rst 1 0 7 30 14400 410J 14470 980 15120 NJ 15120 3300 15100 6170 14054 12130
preplace netloc reset_1 1 0 5 NJ 15470 NJ 15470 NJ 15470 NJ 15470 3280
preplace netloc rst_mig_7series_0_100M_bus_struct_reset 1 1 3 NJ 14490 NJ 14490 2170
preplace netloc rst_mig_7series_0_100M_mb_reset 1 1 2 400 14460 950J
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 1 6 420 14510 NJ 14510 2120 16090 3010 11840 6080 15034 12420J
preplace netloc rst_mig_7series_0_50M_peripheral_aresetn 1 3 3 2060 13820 3060J 13780 5890J
preplace netloc CLK2_125MHz_mgt_g_0 1 2 1 NJ 13050
preplace netloc xlconcat_0_dout 1 3 1 N 13120
preplace netloc mig_7series_0_init_calib_complete 1 6 1 12380J 13690n
preplace netloc UART0_clk_wiz_0_clk_out1 1 5 2 5850 15044 12430J
preplace netloc rst_mig_7series_0_100M_peripheral_reset 1 1 5 380J 14500 NJ 14500 2020J 14570 2960 11780 6160
preplace netloc lt_F4_TRX_LVDS_divclk 1 4 1 2770 12320n
preplace netloc FPGA_IO_1 1 0 5 NJ 13580 NJ 13580 NJ 13580 1950J 13600 2860J
preplace netloc ULI_SYSTEM_XIO_1 1 0 5 NJ 13670 NJ 13670 920J 13760 NJ 13760 2560J
preplace netloc TRX_rx_clkdiv_16MHz 1 2 5 990 13730 NJ 13730 NJ 13730 6310 12254 12230
preplace netloc TRX_rx09_32bits_CD100 1 4 3 3280 11800 6240J 12444 12240
preplace netloc TRX_rx24_32bits_CD100 1 4 3 3290 11810 6230J 12454 12270
preplace netloc mig_7series_0_ui_addn_clk_1_100MHz 1 4 3 3300 15250 5800J 15014 12310
preplace netloc UART0_UART0EXT_CTSn 1 6 1 12450J 14700n
preplace netloc UART0_UART0EXT_DSRn 1 6 1 12460J 14800n
preplace netloc UART0_UART0EXT_DCDn 1 6 1 12470J 14900n
preplace netloc UART0_UART0EXT_RIn 1 6 1 12480J 15000n
preplace netloc UART0EXT_RTSn_1 1 0 6 NJ 16230 NJ 16230 NJ 16230 NJ 16230 2930J 16250 6310J
preplace netloc UART0EXT_DTRn_1 1 0 6 NJ 16260 NJ 16260 NJ 16260 NJ 16260 NJ 16260 6320J
preplace netloc UART0_UART0_rst_n 1 6 1 12490J 15200n
preplace netloc PWM_lights_LCD_rstn 1 6 1 NJ 2200
preplace netloc PWM_lights_LED_RGB_blue 1 6 1 12480J 2220n
preplace netloc PWM_lights_LED_RGB_green 1 6 1 12490J 2240n
preplace netloc PWM_lights_LCD_BL 1 6 1 12480J 2260n
preplace netloc PWM_lights_LED_RGB_red 1 6 1 12150J 2280n
preplace netloc rotenc_dec_cnt_up_dwn_1 1 0 5 NJ 14740 NJ 14740 NJ 14740 NJ 14740 3090J
preplace netloc rotenc_dec_cnt_en_1 1 0 5 NJ 13700 NJ 13700 880J 13770 NJ 13770 2980J
preplace netloc BOARD_ROTENC_PUSH_1 1 0 5 NJ 12710 NJ 12710 NJ 12710 NJ 12710 3100
preplace netloc TRX_TRX_resetn 1 6 1 12470J 5292n
preplace netloc TRX_TRX_rfx_mode 1 6 1 12460J 5312n
preplace netloc TRX_clk_26MHz_1 1 0 6 NJ 8480 NJ 8480 NJ 8480 NJ 8480 3100J 8890 5910J
preplace netloc TRX_TRX_PLL_clk_25MHz_P 1 6 1 12450J 5332n
preplace netloc TRX_TRX_PLL_clk_25MHz_N 1 6 1 12440J 5352n
preplace netloc TRX_rx_data_p_1 1 0 6 NJ 8510 NJ 8510 NJ 8510 NJ 8510 3090J 8900 5930J
preplace netloc TRX_rx_data_n_1 1 0 6 NJ 8540 NJ 8540 NJ 8540 NJ 8540 3080J 8910 5980J
preplace netloc TRX_TRX_tx_data_p 1 6 1 12430J 5482n
preplace netloc TRX_TRX_tx_data_n 1 6 1 12420J 5502n
preplace netloc TRX_rd_data_count_CD100 1 4 3 3260 9320 6290J 12264 12160
preplace netloc ETH0_DA_G 1 6 1 12270J 3380n
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 1 6 450 14440 930J 14190 2100J 14170 3240J 13850 5830J 14974 12160
preplace netloc axi_timer_0_interrupt 1 1 5 500 14410 880J 13950 NJ 13950 3080J 13810 5860
preplace netloc TRX_int_1 1 0 2 NJ 14110 380J
preplace netloc PLL_int_1 1 0 2 NJ 14170 390J
preplace netloc UART0_ip2intc_irpt 1 1 6 440 15260 NJ 15260 NJ 15260 NJ 15260 5820J 15024 12120
preplace netloc axi_BOARD_iic_0_iic2intc_irpt 1 1 6 520 14420 890J 13960 NJ 13960 3200J 13820 5860J 14954 12320
preplace netloc ROTENC_decoder_ip2intc_irpt 1 1 5 510 13740 860J 13840 NJ 13840 2580J 13800 5830
preplace netloc UART0_interrupt 1 1 6 470 15110 NJ 15110 NJ 15110 NJ 15110 6270J 15004 12130
preplace netloc TRX_ip2intc_irpt 1 1 6 530 14430 900J 13970 NJ 13970 3230J 13830 5840J 14964 12330
preplace netloc ETH0_ip2intc_irpt 1 1 6 480 3160 NJ 3160 NJ 3160 NJ 3160 NJ 3160 12230
preplace netloc PWM_lights_ip2intc_irpt 1 1 6 460 3150 NJ 3150 NJ 3150 NJ 3150 NJ 3150 12130
preplace netloc CLK1B_50MHz_phy_clk_0 1 0 5 NJ 12680 NJ 12680 NJ 12680 2080J 12690 2570J
preplace netloc ETH0_LINK_LED_g_0 1 0 6 NJ 3840 NJ 3840 NJ 3840 NJ 3840 NJ 3840 5840J
preplace netloc TRX_rx09_fifo_o_1 1 6 1 12410J 5582n
preplace netloc TRX_rx24_fifo_o_1 1 6 1 12390J 5602n
preplace netloc TRX_rx09_fifo_valid_o_1 1 6 1 12380J 5622n
preplace netloc TRX_rx24_fifo_valid_o_1 1 6 1 12370J 5642n
preplace netloc fft09_data_tlast_in_0 1 0 6 NJ 8570 NJ 8570 NJ 8570 NJ 8570 3070J 8920 5990J
preplace netloc fft09_data_tready_out_0 1 6 1 12360J 5922n
preplace netloc fft09_data_tvalid_in_0 1 0 6 NJ 8600 NJ 8600 NJ 8600 NJ 8600 3060J 8930 6000J
preplace netloc fft09_config_tdata_in_0 1 0 6 NJ 8630 NJ 8630 NJ 8630 NJ 8630 3050J 8940 6010J
preplace netloc fft09_config_tvalid_in_0 1 0 6 NJ 8660 NJ 8660 NJ 8660 NJ 8660 3040J 8950 6020J
preplace netloc fft09_aresetn_in_0 1 0 6 NJ 8690 NJ 8690 NJ 8690 NJ 8690 3030J 8960 6040J
preplace netloc xfft_rx09_dly3449_event_frame_started_out_0 1 4 3 3240 11790 6250J 12434 12150
preplace netloc xfft_rx09_dly3449_event_tlast_unexpected_out_0 1 4 3 3300 11850 6200J 12484 12260
preplace netloc xfft_rx09_dly3449_event_tlast_missing_out_0 1 4 3 3270 11830 6210J 12474 12220
preplace netloc xfft_rx09_dly3449_event_data_in_channel_halt_out_0 1 4 3 3250 11820 6220J 12464 12140
preplace netloc premem_rx09_addra_in_0 1 0 6 NJ 8720 NJ 8720 NJ 8720 1950J 8740 3020J 8970 6060J
preplace netloc premem_rx09_dina_in_0 1 0 6 NJ 9110 NJ 9110 NJ 9110 2090 8750 3010J 8980 6100J
preplace netloc premem_rx24_dina_in_0 1 0 6 NJ 9140 NJ 9140 NJ 9140 2100 8760 3000J 8990 6110J
preplace netloc premem_rx09_wea_in_0 1 0 6 NJ 8750 NJ 8750 NJ 8750 1950J 8770 2990J 9000 6120J
preplace netloc premem_rx09_addrb_in_0 1 0 6 NJ 8780 NJ 8780 NJ 8780 NJ 8780 2980J 9010 6130J
preplace netloc postmem_rx09_doutb_out_0 1 4 3 3300 13170 5950J 13754 12210
preplace netloc postmem_rx24_doutb_out_0 1 4 3 3220 13250 6100J 13824 12290
preplace netloc premem_rx24_addra_in_0 1 0 6 NJ 8810 NJ 8810 NJ 8810 1950J 8790 2970J 9020 6140J
preplace netloc premem_rx24_wea_in_0 1 0 6 NJ 8840 NJ 8840 NJ 8840 1960J 8800 2960J 9030 6150J
preplace netloc premem_rx09_quarterfrm_in_0 1 0 6 NJ 8870 NJ 8870 NJ 8870 1970J 8810 2950J 9040 6180J
preplace netloc premem_rx24_quarterfrm_in_0 1 0 6 NJ 8900 NJ 8900 NJ 8900 1980J 8820 2940J 9050 6190J
preplace netloc postmem_rx_addrb_in_0 1 5 1 6260 6142n
preplace netloc fft24_data_tready_out_0 1 6 1 12340J 6062n
preplace netloc xfft_rx24_dly3449_event_frame_started_out_0 1 4 3 3170 13210 6150J 13794 12200
preplace netloc xfft_rx24_dly3198_event_tlast_unexpected_out_0 1 4 3 3280 13200 6160J 13784 12130
preplace netloc xfft_rx24_dly3198_event_tlast_missing_out_0 1 4 3 3200 13220 6120J 13804 12180
preplace netloc xfft_rx24_dly3198_event_data_in_channel_halt_out_0 1 4 3 3210 13230 6110J 13814 12170
preplace netloc fft24_data_tlast_in_0 1 0 6 NJ 8930 NJ 8930 NJ 8930 1990J 8830 2930J 9060 6200J
preplace netloc fft24_data_tvalid_in_0 1 0 6 NJ 8960 NJ 8960 NJ 8960 2000J 8840 2920J 9070 6210J
preplace netloc fft24_config_tdata_in_0 1 0 6 NJ 8990 NJ 8990 NJ 8990 2010J 8850 2910J 9080 6220J
preplace netloc fft24_config_tvalid_in_0 1 0 6 NJ 9020 NJ 9020 NJ 9020 2020J 8860 2550J 9090 6230J
preplace netloc premem_rx24_addrb_in_0 1 0 6 NJ 9050 NJ 9050 NJ 9050 2030J 8870 2900J 9100 6240J
preplace netloc fft24_aresetn_in_0 1 0 6 NJ 9080 NJ 9080 NJ 9080 2040J 8880 2560J 9110 6250J
preplace netloc PTT_xlconstant_1_len10_dout 1 5 1 6270J 6282n
preplace netloc ROTENC_decoder_Q 1 4 2 3180 13290 5840
preplace netloc CLK0_NA_0 1 1 1 NJ 14810
preplace netloc CLK0_NA_g_0 1 2 3 910 15460 NJ 15460 3300J
preplace netloc labtools_fmeter_0_F5 1 4 1 2810 12680n
preplace netloc labtools_fmeter_0_F6 1 4 1 2820 12700n
preplace netloc ETH0_s_mii_tx_clk 1 2 5 970 1780 NJ 1780 NJ 1780 6230 3250 12130
preplace netloc ETH0_s_mii_rx_clk 1 2 5 960 1770 NJ 1770 NJ 1770 6170 3260 12120
preplace netloc ETH0_DA_Y 1 6 1 12330J 3360n
preplace netloc ETH0_LEDstatus_0 1 4 3 3110 4940 NJ 4940 12210
preplace netloc ETH0_m_mii_txd_0 1 4 3 3130 4950 NJ 4950 12200
preplace netloc ETH0_s_mii_rxd_0 1 4 3 3140 4960 NJ 4960 12190
preplace netloc EUI48_EUI48_FSM_start 1 4 3 3290 13260 6060J 13834 12340
preplace netloc EUI48_FSM_run_1 1 0 6 NJ 12740 NJ 12740 NJ 12740 2070J 12720 2700 13270 6290
preplace netloc EUI48_data_1 1 0 6 NJ 13430 NJ 13430 NJ 13430 2030J 13470 2880 13280 6300
preplace netloc EUI48_state_1 1 0 5 20J 13570 NJ 13570 NJ 13570 1960J 13590 2910J
preplace netloc EUI48_abort_1 1 0 5 NJ 12770 NJ 12770 NJ 12770 2080J 12730 2730J
preplace netloc mdm_USER2_0_Debug_SYS_Rst_0 1 2 4 NJ 14680 NJ 14680 2890 4000 5860J
preplace netloc CLK1B_clk_wiz_0_clk_out2_fmeter 1 2 4 990 12700 NJ 12700 2580J 11770 5840
preplace netloc dcm_locked_1 1 5 1 6090 3510n
preplace netloc ETH0_MIIstatus_0 1 4 3 3150 4970 NJ 4970 12180
preplace netloc ETH0_s_mii_col 1 5 2 6250 3200 12170
preplace netloc ETH0_s_mii_crs 1 5 2 6260 3210 12160
preplace netloc ETH0_s_mii_rx_dv 1 5 2 6270 3220 12150
preplace netloc ETH0_s_mii_rxd_1 1 5 2 6240 3240 12140
preplace netloc ETH0_s_mii_rx_er 1 5 2 6280 3230 12220
preplace netloc ETH0_m_mii_tx_en 1 5 2 6300 3170 12250
preplace netloc ETH0_m_mii_txd_1 1 5 2 6290 3190 12240
preplace netloc ETH0_m_mii_tx_er 1 5 2 6320 3180 12260
preplace netloc SCOPE_FSM_Timebase_SCLR_1 1 0 6 NJ 1770 NJ 1770 950J 1790 NJ 1790 NJ 1790 5860J
preplace netloc SCOPE_FSM_Timebase_CE_1 1 0 6 NJ 1800 NJ 1800 NJ 1800 NJ 1800 NJ 1800 5890J
preplace netloc SCOPE_FSM_FIFO_Rst_1 1 0 6 NJ 1830 NJ 1830 NJ 1830 NJ 1830 NJ 1830 5900J
preplace netloc SCOPE_FSM_FIFO_RdEn_1 1 0 6 NJ 1860 NJ 1860 NJ 1860 NJ 1860 NJ 1860 5910J
preplace netloc SCOPE_SCOPE_FSM_FIFO_WrFull 1 6 1 12490J 220n
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdValid 1 6 1 12480J 240n
preplace netloc SCOPE_SCOPE_FSM_FIFO_RdEmpty 1 6 1 12330J 260n
preplace netloc SCOPE_SCOPE_FSM_TrigSrc 1 6 1 12150J 280n
preplace netloc SCOPE_FSM_FIFO_WrEn_0 1 0 6 NJ 1890 NJ 1890 NJ 1890 NJ 1890 NJ 1890 5930J
preplace netloc USER_dbg_USER_dbg_out 1 6 1 12350J 13380n
preplace netloc CLK1B_CW_0_clk_out1_RMII 1 5 1 6030 3450n
preplace netloc CLK1B_CW_0_clk_out3_Scope 1 5 1 5970 140n
preplace netloc CLK1B_CW_0_psdone 1 4 2 3190 12080 5830
preplace netloc SCOPE_SCOPE_FSM_FIFO_wr_rst_busy 1 6 1 12140J 300n
preplace netloc SCOPE_SCOPE_FSM_FIFO_rd_rst_busy 1 6 1 12130J 320n
preplace netloc SCOPE_SCOPE_FSM_GPIO0_Out 1 6 1 12120J 340n
preplace netloc SCOPE_FSM_GPIO1_In_1 1 0 6 NJ 1920 NJ 1920 NJ 1920 NJ 1920 NJ 1920 5960J
preplace netloc ETH0_phy_rst_n 1 6 1 12250J 3700n
preplace netloc BOOT_PLL_peripheral_aresetn 1 1 5 530 14750 NJ 14750 2150 14580 2560J 15090 5790
preplace netloc cfgmclk_pll_50MHz 1 1 6 530 14520 NJ 14520 2130 14180 2840 3990 6300 12274 12300
preplace netloc gpio2_io_i_1 1 4 3 3300 13870 5800J 14994 12170
preplace netloc BOOT_PLL_gpio_io_o 1 5 1 5820 14000n
preplace netloc CFG_mon_GPIO1_O 1 4 3 3160 13190 5980J 13774 12210
preplace netloc CFG_mon_GPIO1_I 1 4 3 3230 13180 5930J 13764 12260
preplace netloc Net 1 6 1 12400J 14230n
preplace netloc CFG_PLL_I2C_ext_scl_o 1 6 1 12410J 14260n
preplace netloc CFG_eos 1 4 3 3290 13860 5810J 14984 12220
preplace netloc BOOT_PLL_interconnect_aresetn 1 5 1 5880 14040n
preplace netloc labtools_fmeter_0_F7 1 4 1 2850 12920n
preplace netloc labtools_fmeter_0_F8 1 4 1 2870 12940n
preplace netloc TRX_clk_trx_26MHz_vio 1 2 5 980 12950 NJ 12950 2570J 13300 6050J 13854 12190
preplace netloc TRX_clk_trx_pll_25MHz_vio 1 2 5 970 13800 NJ 13800 2570J 13760 5910J 14334 12280
preplace netloc CFG_clkmclk_pll_65MHz_vio 1 2 5 980 13830 NJ 13830 3070J 13790 5870J 14944 12120
preplace netloc Status_LVDS_rx09_synced_1 1 0 6 NJ 13610 NJ 13610 940J 13740 NJ 13740 2780 9300 6280J
preplace netloc Status_LVDS_rx24_synced_1 1 0 6 NJ 13640 NJ 13640 930J 13750 NJ 13750 2790 9310 6290J
preplace netloc vio_xlslice_40_Dout 1 4 1 2930J 12960n
preplace netloc vio_xlslice_41_Dout 1 4 1 2950J 12980n
preplace netloc vio_xlconcat_41_dout 1 3 1 1950J 13650n
preplace netloc vio_xlconcat_40_dout 1 3 1 1950J 13500n
preplace netloc TRX_TRX_tx_re_out 1 2 5 1000 13790 NJ 13790 3040J 13750 5920J 14324 12250
preplace netloc TRX_TRX_tx_im_out 1 2 5 1010 13720 NJ 13720 NJ 13720 5990J 14044 12120
preplace netloc vio_xlslice_rx09_re_12to0_in44_Dout 1 4 1 2920J 13040n
preplace netloc vio_xlslice_rx09_im_25to13_in45_Dout 1 4 1 2710J 12790n
preplace netloc vio_xlslice_rx24_re_12to0_in46_Dout 1 4 1 2940J 13080n
preplace netloc vio_xlslice_rx24_im_25to13_in47_Dout 1 4 1 2680J 12890n
preplace netloc ETH0_ETH0_MDIO_MDC 1 6 1 12480J 3340n
preplace netloc microblaze_0_axi_periph_M19_AXI 1 4 2 2640 8880 5900J
preplace netloc microblaze_0_axi_periph_M08_AXI 1 4 2 2580 2740 5890J
preplace netloc TRX_rx_clk_64MHz_1 1 0 6 NJ 8040 NJ 8040 NJ 8040 NJ 8040 NJ 8040 5860J
preplace netloc mig_7series_0_DDR3 1 6 1 12360J 13550n
preplace netloc BOOT_PLL_IIC 1 5 1 5850 13980n
preplace netloc S_AXI_gpio_0 1 4 2 2610 8000 5830J
preplace netloc mdm_USER2_0_microblaze_LMB_1 1 2 2 1010 14390 2160J
preplace netloc microblaze_0_axi_periph_M00_AXI 1 1 4 490 14400 870J 13940 NJ 13940 2550
preplace netloc microblaze_0_M_AXI_IC 1 3 2 1990 16040 3280J
preplace netloc CLK3_50MHz_mig_diff_0 1 0 6 NJ 13730 NJ 13730 870J 13780 NJ 13780 3030J 13740 5940J
preplace netloc mdm_USER2_0_MBDEBUG_0 1 2 3 NJ 14640 NJ 14640 3260
preplace netloc microblaze_0_axi_periph_M07_AXI 1 4 2 2820J 11760 6280
preplace netloc mdm_USER2_0_MBDEBUG_1 1 2 1 970 14280n
preplace netloc TRX_TRX_tx_clk 1 6 1 12480J 5252n
preplace netloc S_AXI_dds_0 1 4 2 2630 8860 5890J
preplace netloc ETH0_RMII_PHY_M_0 1 6 1 12490J 3320n
preplace netloc microblaze_0_axi_periph_M18_AXI 1 4 1 2660 9550n
preplace netloc INT_ctrl_interrupt 1 2 1 860 13940n
preplace netloc axi_quad_spi_0_SPI_0 1 6 1 12390J 13890n
preplace netloc S_AXI_spi_0 1 4 2 2620 8020 5840J
preplace netloc CLK2_125MHz_mgt_diff_0 1 0 2 NJ 13060 NJ
preplace netloc axi_iic_1_IIC 1 6 1 12430J 11760n
preplace netloc microblaze_0_dlmb_1 1 3 1 2140 14240n
preplace netloc TRX_TRX_spi 1 6 1 12490J 5232n
preplace netloc microblaze_0_M_AXI_DC 1 3 2 2060 15850 3250J
preplace netloc microblaze_0_axi_periph_M04_AXI 1 4 2 2570 1510 5840J
preplace netloc mdm_USER2_0_BOOT_M_AXI 1 2 3 NJ 14580 1950J 14590 3250
preplace netloc microblaze_0_axi_periph_M09_AXI 1 4 1 2750 9370n
preplace netloc microblaze_0_axi_periph_M14_AXI 1 4 1 2810 9470n
preplace netloc microblaze_0_axi_dp 1 3 1 2050 8940n
preplace netloc microblaze_0_axi_periph_M16_AXI 1 4 1 2800 9510n
preplace netloc microblaze_0_axi_periph_M17_AXI 1 4 1 2650 9530n
preplace netloc microblaze_0_axi_periph_M06_AXI 1 4 2 2570J 10130 6000
preplace netloc microblaze_0_ilmb_1 1 3 1 2160 14260n
preplace netloc CLK0_NA_diff_0 1 0 1 NJ 14810
preplace netloc microblaze_0_axi_periph_M10_AXI 1 4 2 2760 13160 6010J
preplace netloc microblaze_0_axi_periph_M03_AXI 1 4 2 2860J 9580 6130
preplace netloc mdm_USER2_0_BOOT_LMB_0 1 2 3 NJ 14600 NJ 14600 3270
preplace netloc microblaze_0_axi_periph_M02_AXI 1 4 2 2880J 9330 6040
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 6290 14154n
preplace netloc microblaze_0_axi_periph_M05_AXI 1 4 2 2590 3760 5830J
preplace netloc UART0_UART0 1 6 1 12440J 14570n
preplace netloc microblaze_0_axi_periph_M01_AXI 1 4 1 2830 9210n
preplace netloc microblaze_0_axi_periph_M15_AXI 1 4 2 2600 1490 5830J
preplace netloc TRX|s_axi_aclk_100MHz 1 0 4 NJ 5562 NJ 5562 10330 5582 10900
preplace netloc TRX|rst_mig_7series_0_100M_peripheral_aresetn 1 0 4 NJ 5582 NJ 5582 10350 5562 10920
preplace netloc TRX|TRX_axi_quad_spi_0_ip2intc_irpt 1 4 1 11900 5252n
preplace netloc TRX|TRX_clk_26MHz_1 1 0 3 9700J 5222 NJ 5222 10340
preplace netloc TRX|mig_7series_0_ui_clk_sync_rst 1 0 1 9720 5392n
preplace netloc TRX|mig_7series_0_mmcm_locked 1 0 1 9730 5452n
preplace netloc TRX|TRX_proc_sys_reset_0_16MHz_peripheral_reset 1 1 3 10080 5442 10290 5592 10930J
preplace netloc TRX|TRX_rx_clkdiv_16MHz 1 0 5 9730 5312 10070 5432 10300 5652 10870J 5732 11930
preplace netloc TRX|mig_7series_0_ui_addn_clk_0_200MHz 1 0 4 NJ 5662 NJ 5662 NJ 5662 10910
preplace netloc TRX|rst_mig_7series_0_100M_peripheral_reset 1 0 4 NJ 5682 NJ 5682 NJ 5682 10970
preplace netloc TRX|TRX_rx_data_p_1 1 0 4 NJ 5702 NJ 5702 NJ 5702 10880
preplace netloc TRX|TRX_rx_data_n_1 1 0 4 NJ 5722 NJ 5722 NJ 5722 10960
preplace netloc TRX|TRX_rx_selectio_wiz_0_data_out_to_pins_p 1 4 1 11920 5482n
preplace netloc TRX|TRX_rx_selectio_wiz_0_data_out_to_pins_n 1 4 1 11940 5502n
preplace netloc TRX|TRX_rx_LVDS_rd_data_count_CD100 1 4 1 N 5562
preplace netloc TRX|TRX_clock_TRX_PLL_clk_25MHz_N 1 3 2 10990 5152 11930J
preplace netloc TRX|TRX_clock_TRX_PLL_clk_25MHz_P 1 3 2 10920 5142 11940J
preplace netloc TRX|TRX_config_TRX_resetn 1 4 1 11890 5272n
preplace netloc TRX|TRX_config_TRX_rfx_mode 1 4 1 11880 5292n
preplace netloc TRX|TRX_io_reset 1 1 3 10090 5382 10340J 5332 10820
preplace netloc TRX|TRX_rx09_fifo_o_1 1 4 1 11960 5542n
preplace netloc TRX|TRX_rx24_fifo_o_1 1 4 1 11950 5522n
preplace netloc TRX|TRX_rx09_fifo_valid_o_0 1 4 1 N 5622
preplace netloc TRX|TRX_rx24_fifo_valid_o_1 1 4 1 N 5642
preplace netloc TRX|fft09_data_tlast_in_0 1 0 4 NJ 5862 NJ 5862 NJ 5862 N
preplace netloc TRX|fft09_data_tready_out_0 1 4 1 N 5922
preplace netloc TRX|fft09_data_tvalid_in_0 1 0 4 NJ 5882 NJ 5882 NJ 5882 N
preplace netloc TRX|fft09_config_tdata_in_0 1 0 4 NJ 5902 NJ 5902 NJ 5902 N
preplace netloc TRX|fft09_config_tvalid_in_0 1 0 4 NJ 5922 NJ 5922 NJ 5922 N
preplace netloc TRX|fft09_aresetn_in_0 1 0 4 NJ 5942 NJ 5942 NJ 5942 N
preplace netloc TRX|xfft_rx09_dly3449_event_frame_started_out_0 1 4 1 N 5942
preplace netloc TRX|xfft_rx09_dly3449_event_tlast_unexpected_out_0 1 4 1 N 5962
preplace netloc TRX|xfft_rx09_dly3449_event_tlast_missing_out_0 1 4 1 N 5982
preplace netloc TRX|TRX_rx_FFT_unit_event_data_in_channel_halt_0 1 4 1 N 6002
preplace netloc TRX|premem_rx09_addra_in_0 1 0 4 NJ 5962 NJ 5962 NJ 5962 N
preplace netloc TRX|premem_rx09_dina_in_0 1 0 4 NJ 5982 NJ 5982 NJ 5982 N
preplace netloc TRX|premem_rx24_dina_in_0 1 0 4 NJ 6002 NJ 6002 NJ 6002 N
preplace netloc TRX|premem_rx09_wea_in_0 1 0 4 NJ 6022 NJ 6022 NJ 6022 N
preplace netloc TRX|premem_rx09_addrb_in_0 1 0 4 NJ 6042 NJ 6042 NJ 6042 N
preplace netloc TRX|postmem_rx09_doutb_out_0 1 4 1 N 6022
preplace netloc TRX|postmem_rx24_doutb_out_0 1 4 1 N 6042
preplace netloc TRX|premem_rx24_addra_in_0 1 0 4 NJ 6062 NJ 6062 NJ 6062 10840
preplace netloc TRX|premem_rx24_wea_in_0 1 0 4 NJ 6082 NJ 6082 NJ 6082 10820
preplace netloc TRX|premem_rx09_quarterfrm_in_0 1 0 4 NJ 6102 NJ 6102 NJ 6102 10800
preplace netloc TRX|premem_rx24_quarterfrm_in_0 1 0 4 NJ 6122 NJ 6122 NJ 6122 10790
preplace netloc TRX|postmem_rx_addrb_in_0 1 0 4 NJ 6142 NJ 6142 NJ 6142 10990
preplace netloc TRX|fft24_data_tready_out_0 1 4 1 N 6062
preplace netloc TRX|xfft_rx24_dly3449_event_frame_started_out_0 1 4 1 N 6082
preplace netloc TRX|xfft_rx24_dly3198_event_tlast_unexpected_out_0 1 4 1 N 6102
preplace netloc TRX|TRX_rx_FFT_unit_event_tlast_missing 1 4 1 N 6122
preplace netloc TRX|xfft_rx24_dly3198_event_data_in_channel_halt_out_0 1 4 1 N 6142
preplace netloc TRX|fft24_data_tlast_in_0 1 0 4 NJ 6162 NJ 6162 NJ 6162 N
preplace netloc TRX|fft24_data_tvalid_in_0 1 0 4 NJ 6182 NJ 6182 NJ 6182 N
preplace netloc TRX|fft24_config_tdata_in_0 1 0 4 NJ 6202 NJ 6202 NJ 6202 N
preplace netloc TRX|fft24_config_tvalid_in_0 1 0 4 NJ 6222 NJ 6222 NJ 6222 N
preplace netloc TRX|premem_rx24_addrb_in_0 1 0 4 NJ 6242 NJ 6242 NJ 6242 N
preplace netloc TRX|fft24_aresetn_in_0 1 0 4 NJ 6262 NJ 6262 NJ 6262 N
preplace netloc TRX|TRX_proc_sys_reset_0_peripheral_aresetn 1 1 2 NJ 5452 N
preplace netloc TRX|TRX_tx_im_out_0 1 3 2 10950 5742 11900J
preplace netloc TRX|TRX_tx_re_out_0 1 3 2 10810 6342 NJ
preplace netloc TRX|TRX_tx_PTT_in_0 1 0 4 NJ 6282 NJ 6282 NJ 6282 10980
preplace netloc TRX|TRX_tx_4to1_c_counter_binary_0_THRESH0_0 1 3 1 10940 5472n
preplace netloc TRX|TRX_clock_clk_trx_26MHz_vio 1 3 2 10860 6312 11950J
preplace netloc TRX|TRX_clock_clk_trx_pll_25MHz_vio 1 3 2 10850 6322 NJ
preplace netloc TRX|TRX_clock_locked 1 3 1 10890 5142n
preplace netloc TRX|Status_LVDS_rx09_synced_1 1 0 4 NJ 6302 NJ 6302 NJ 6302 10890
preplace netloc TRX|Status_LVDS_rx24_synced_1 1 0 4 NJ 6322 NJ 6322 NJ 6322 10830
preplace netloc TRX|TRX_config_LVDS_tx_blank_0 1 3 2 10990 5382 11870
preplace netloc TRX|TRX_io_reset_counter_binary_0_THRESH0 1 2 1 10340J 5272n
preplace netloc TRX|S_AXI_dds_0 1 0 3 NJ 5522 NJ 5522 10320
preplace netloc TRX|S_AXI_spi_0 1 0 4 NJ 5212 NJ 5212 NJ 5212 N
preplace netloc TRX|S_AXI_gpio_0 1 0 4 NJ 5192 NJ 5192 NJ 5192 10880
preplace netloc TRX|Conn1 1 0 3 NJ 5542 NJ 5542 10340
preplace netloc TRX|Conn2 1 4 1 N 5232
preplace netloc TRX|TRX_rx_clk_64MHz_1 1 0 4 9710J 5512 NJ 5512 10310J 5572 10840
preplace netloc TRX|Conn4 1 4 1 11910 5252n
levelinfo -pg 1 0 210 720 1720 2390 5580 9910 12510
levelinfo -hier TRX * 9900 10190 10570 11570 *
pagesize -pg 1 -db -bbox -sgen -260 0 12770 16340
pagesize -hier TRX -db -bbox -sgen 9670 5002 11990 6372
"
}
0
