// Seed: 3148949753
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  inout id_7;
  input id_6;
  input id_5;
  input id_4;
  output id_3;
  output id_2;
  input id_1;
  always @(posedge 1 or posedge 1)
    if (id_4) sample <= 1;
    else begin
      if (id_4) id_3 <= 1;
    end
  type_10(
      id_5, id_2
  );
  logic id_8 = id_1;
  type_12(
      1, 1'b0
  );
  logic id_9;
endmodule
