begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* Table of opcodes for the Texas Instruments TMS320C54X    Copyright 1999, 2000, 2001 Free Software Foundation, Inc.    Contributed by Timothy Wall (twall@cygnus.com)     This program is free software; you can redistribute it and/or modify    it under the terms of the GNU General Public License as published by    the Free Software Foundation; either version 2 of the License, or    (at your option) any later version.     This program is distributed in the hope that it will be useful,    but WITHOUT ANY WARRANTY; without even the implied warranty of    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the    GNU General Public License for more details.     You should have received a copy of the GNU General Public License    along with this program; if not, write to the Free Software    Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA    02111-1307, USA.  */
end_comment

begin_include
include|#
directive|include
file|"sysdep.h"
end_include

begin_include
include|#
directive|include
file|"dis-asm.h"
end_include

begin_include
include|#
directive|include
file|"opcode/tic54x.h"
end_include

begin_comment
comment|/* these are the only register names not found in mmregs */
end_comment

begin_decl_stmt
specifier|const
name|symbol
name|regs
index|[]
init|=
block|{
block|{
literal|"AR0"
block|,
literal|16
block|}
block|,
block|{
literal|"ar0"
block|,
literal|16
block|}
block|,
block|{
literal|"AR1"
block|,
literal|17
block|}
block|,
block|{
literal|"ar1"
block|,
literal|17
block|}
block|,
block|{
literal|"AR2"
block|,
literal|18
block|}
block|,
block|{
literal|"ar2"
block|,
literal|18
block|}
block|,
block|{
literal|"AR3"
block|,
literal|19
block|}
block|,
block|{
literal|"ar3"
block|,
literal|19
block|}
block|,
block|{
literal|"AR4"
block|,
literal|20
block|}
block|,
block|{
literal|"ar4"
block|,
literal|20
block|}
block|,
block|{
literal|"AR5"
block|,
literal|21
block|}
block|,
block|{
literal|"ar5"
block|,
literal|21
block|}
block|,
block|{
literal|"AR6"
block|,
literal|22
block|}
block|,
block|{
literal|"ar6"
block|,
literal|22
block|}
block|,
block|{
literal|"AR7"
block|,
literal|23
block|}
block|,
block|{
literal|"ar7"
block|,
literal|23
block|}
block|,
block|{
name|NULL
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* status bits, MM registers, condition codes, etc */
end_comment

begin_comment
comment|/* some symbols are only valid for certain chips... */
end_comment

begin_decl_stmt
specifier|const
name|symbol
name|mmregs
index|[]
init|=
block|{
block|{
literal|"IMR"
block|,
literal|0
block|}
block|,
block|{
literal|"imr"
block|,
literal|0
block|}
block|,
block|{
literal|"IFR"
block|,
literal|1
block|}
block|,
block|{
literal|"ifr"
block|,
literal|1
block|}
block|,
block|{
literal|"ST0"
block|,
literal|6
block|}
block|,
block|{
literal|"st0"
block|,
literal|6
block|}
block|,
block|{
literal|"ST1"
block|,
literal|7
block|}
block|,
block|{
literal|"st1"
block|,
literal|7
block|}
block|,
block|{
literal|"AL"
block|,
literal|8
block|}
block|,
block|{
literal|"al"
block|,
literal|8
block|}
block|,
block|{
literal|"AH"
block|,
literal|9
block|}
block|,
block|{
literal|"ah"
block|,
literal|9
block|}
block|,
block|{
literal|"AG"
block|,
literal|10
block|}
block|,
block|{
literal|"ag"
block|,
literal|10
block|}
block|,
block|{
literal|"BL"
block|,
literal|11
block|}
block|,
block|{
literal|"bl"
block|,
literal|11
block|}
block|,
block|{
literal|"BH"
block|,
literal|12
block|}
block|,
block|{
literal|"bh"
block|,
literal|12
block|}
block|,
block|{
literal|"BG"
block|,
literal|13
block|}
block|,
block|{
literal|"bg"
block|,
literal|13
block|}
block|,
block|{
literal|"T"
block|,
literal|14
block|}
block|,
block|{
literal|"t"
block|,
literal|14
block|}
block|,
block|{
literal|"TRN"
block|,
literal|15
block|}
block|,
block|{
literal|"trn"
block|,
literal|15
block|}
block|,
block|{
literal|"AR0"
block|,
literal|16
block|}
block|,
block|{
literal|"ar0"
block|,
literal|16
block|}
block|,
block|{
literal|"AR1"
block|,
literal|17
block|}
block|,
block|{
literal|"ar1"
block|,
literal|17
block|}
block|,
block|{
literal|"AR2"
block|,
literal|18
block|}
block|,
block|{
literal|"ar2"
block|,
literal|18
block|}
block|,
block|{
literal|"AR3"
block|,
literal|19
block|}
block|,
block|{
literal|"ar3"
block|,
literal|19
block|}
block|,
block|{
literal|"AR4"
block|,
literal|20
block|}
block|,
block|{
literal|"ar4"
block|,
literal|20
block|}
block|,
block|{
literal|"AR5"
block|,
literal|21
block|}
block|,
block|{
literal|"ar5"
block|,
literal|21
block|}
block|,
block|{
literal|"AR6"
block|,
literal|22
block|}
block|,
block|{
literal|"ar6"
block|,
literal|22
block|}
block|,
block|{
literal|"AR7"
block|,
literal|23
block|}
block|,
block|{
literal|"ar7"
block|,
literal|23
block|}
block|,
block|{
literal|"SP"
block|,
literal|24
block|}
block|,
block|{
literal|"sp"
block|,
literal|24
block|}
block|,
block|{
literal|"BK"
block|,
literal|25
block|}
block|,
block|{
literal|"bk"
block|,
literal|25
block|}
block|,
block|{
literal|"BRC"
block|,
literal|26
block|}
block|,
block|{
literal|"brc"
block|,
literal|26
block|}
block|,
block|{
literal|"RSA"
block|,
literal|27
block|}
block|,
block|{
literal|"rsa"
block|,
literal|27
block|}
block|,
block|{
literal|"REA"
block|,
literal|28
block|}
block|,
block|{
literal|"rea"
block|,
literal|28
block|}
block|,
block|{
literal|"PMST"
block|,
literal|29
block|}
block|,
block|{
literal|"pmst"
block|,
literal|29
block|}
block|,
block|{
literal|"XPC"
block|,
literal|30
block|}
block|,
block|{
literal|"xpc"
block|,
literal|30
block|}
block|,
comment|/* 'c548 only */
comment|/* optional peripherals */
comment|/* optional peripherals */
block|{
literal|"M1F"
block|,
literal|31
block|}
block|,
block|{
literal|"m1f"
block|,
literal|31
block|}
block|,
block|{
literal|"DRR0"
block|,
literal|0x20
block|}
block|,
block|{
literal|"drr0"
block|,
literal|0x20
block|}
block|,
block|{
literal|"BDRR0"
block|,
literal|0x20
block|}
block|,
block|{
literal|"bdrr0"
block|,
literal|0x20
block|}
block|,
comment|/* 'c543, 545 */
block|{
literal|"DXR0"
block|,
literal|0x21
block|}
block|,
block|{
literal|"dxr0"
block|,
literal|0x21
block|}
block|,
block|{
literal|"BDXR0"
block|,
literal|0x21
block|}
block|,
block|{
literal|"bdxr0"
block|,
literal|0x21
block|}
block|,
comment|/* 'c543, 545 */
block|{
literal|"SPC0"
block|,
literal|0x22
block|}
block|,
block|{
literal|"spc0"
block|,
literal|0x22
block|}
block|,
block|{
literal|"BSPC0"
block|,
literal|0x22
block|}
block|,
block|{
literal|"bspc0"
block|,
literal|0x22
block|}
block|,
comment|/* 'c543, 545 */
block|{
literal|"SPCE0"
block|,
literal|0x23
block|}
block|,
block|{
literal|"spce0"
block|,
literal|0x23
block|}
block|,
block|{
literal|"BSPCE0"
block|,
literal|0x23
block|}
block|,
block|{
literal|"bspce0"
block|,
literal|0x23
block|}
block|,
comment|/* 'c543, 545 */
block|{
literal|"TIM"
block|,
literal|0x24
block|}
block|,
block|{
literal|"tim"
block|,
literal|0x24
block|}
block|,
block|{
literal|"PRD"
block|,
literal|0x25
block|}
block|,
block|{
literal|"prd"
block|,
literal|0x25
block|}
block|,
block|{
literal|"TCR"
block|,
literal|0x26
block|}
block|,
block|{
literal|"tcr"
block|,
literal|0x26
block|}
block|,
block|{
literal|"SWWSR"
block|,
literal|0x28
block|}
block|,
block|{
literal|"swwsr"
block|,
literal|0x28
block|}
block|,
block|{
literal|"BSCR"
block|,
literal|0x29
block|}
block|,
block|{
literal|"bscr"
block|,
literal|0x29
block|}
block|,
block|{
literal|"HPIC"
block|,
literal|0x2C
block|}
block|,
block|{
literal|"hpic"
block|,
literal|0x2c
block|}
block|,
comment|/* 'c541, 'c545 */
comment|/* 'c541, 'c545 */
block|{
literal|"DRR1"
block|,
literal|0x30
block|}
block|,
block|{
literal|"drr1"
block|,
literal|0x30
block|}
block|,
block|{
literal|"DXR1"
block|,
literal|0x31
block|}
block|,
block|{
literal|"dxr1"
block|,
literal|0x31
block|}
block|,
block|{
literal|"SPC1"
block|,
literal|0x32
block|}
block|,
block|{
literal|"spc1"
block|,
literal|0x32
block|}
block|,
comment|/* 'c542, 'c543 */
comment|/* 'c542, 'c543 */
block|{
literal|"TRCV"
block|,
literal|0x30
block|}
block|,
block|{
literal|"trcv"
block|,
literal|0x30
block|}
block|,
block|{
literal|"TDXR"
block|,
literal|0x31
block|}
block|,
block|{
literal|"tdxr"
block|,
literal|0x31
block|}
block|,
block|{
literal|"TSPC"
block|,
literal|0x32
block|}
block|,
block|{
literal|"tspc"
block|,
literal|0x32
block|}
block|,
block|{
literal|"TCSR"
block|,
literal|0x33
block|}
block|,
block|{
literal|"tcsr"
block|,
literal|0x33
block|}
block|,
block|{
literal|"TRTA"
block|,
literal|0x34
block|}
block|,
block|{
literal|"trta"
block|,
literal|0x34
block|}
block|,
block|{
literal|"TRAD"
block|,
literal|0x35
block|}
block|,
block|{
literal|"trad"
block|,
literal|0x35
block|}
block|,
block|{
literal|"AXR0"
block|,
literal|0x38
block|}
block|,
block|{
literal|"axr0"
block|,
literal|0x38
block|}
block|,
block|{
literal|"BKX0"
block|,
literal|0x39
block|}
block|,
block|{
literal|"bkx0"
block|,
literal|0x39
block|}
block|,
block|{
literal|"ARR0"
block|,
literal|0x3A
block|}
block|,
block|{
literal|"arr0"
block|,
literal|0x3a
block|}
block|,
block|{
literal|"BKR0"
block|,
literal|0x3B
block|}
block|,
block|{
literal|"bkr0"
block|,
literal|0x3b
block|}
block|,
comment|/* 'c545, 'c546, 'c548 */
comment|/* 'c545, 'c546, 'c548 */
block|{
literal|"CLKMD"
block|,
literal|0x58
block|}
block|,
block|{
literal|"clkmd"
block|,
literal|0x58
block|}
block|,
comment|/* 'c548 */
comment|/* 'c548 */
block|{
literal|"AXR1"
block|,
literal|0x3C
block|}
block|,
block|{
literal|"axr1"
block|,
literal|0x3c
block|}
block|,
block|{
literal|"BKX1"
block|,
literal|0x3D
block|}
block|,
block|{
literal|"bkx1"
block|,
literal|0x3d
block|}
block|,
block|{
literal|"ARR1"
block|,
literal|0x3E
block|}
block|,
block|{
literal|"arr1"
block|,
literal|0x3e
block|}
block|,
block|{
literal|"BKR1"
block|,
literal|0x3F
block|}
block|,
block|{
literal|"bkr1"
block|,
literal|0x3f
block|}
block|,
block|{
literal|"BDRR1"
block|,
literal|0x40
block|}
block|,
block|{
literal|"bdrr1"
block|,
literal|0x40
block|}
block|,
block|{
literal|"BDXR1"
block|,
literal|0x41
block|}
block|,
block|{
literal|"bdxr1"
block|,
literal|0x41
block|}
block|,
block|{
literal|"BSPC1"
block|,
literal|0x42
block|}
block|,
block|{
literal|"bspc1"
block|,
literal|0x42
block|}
block|,
block|{
literal|"BSPCE1"
block|,
literal|0x43
block|}
block|,
block|{
literal|"bspce1"
block|,
literal|0x43
block|}
block|,
block|{
name|NULL
block|,
literal|0
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|symbol
name|condition_codes
index|[]
init|=
block|{
comment|/* condition codes */
block|{
literal|"UNC"
block|,
literal|0
block|}
block|,
block|{
literal|"unc"
block|,
literal|0
block|}
block|,
define|#
directive|define
name|CC1
value|0x40
define|#
directive|define
name|CCB
value|0x08
define|#
directive|define
name|CCEQ
value|0x05
define|#
directive|define
name|CCNEQ
value|0x04
define|#
directive|define
name|CCLT
value|0x03
define|#
directive|define
name|CCLEQ
value|0x07
define|#
directive|define
name|CCGT
value|0x06
define|#
directive|define
name|CCGEQ
value|0x02
define|#
directive|define
name|CCOV
value|0x70
define|#
directive|define
name|CCNOV
value|0x60
define|#
directive|define
name|CCBIO
value|0x03
define|#
directive|define
name|CCNBIO
value|0x02
define|#
directive|define
name|CCTC
value|0x30
define|#
directive|define
name|CCNTC
value|0x20
define|#
directive|define
name|CCC
value|0x0C
define|#
directive|define
name|CCNC
value|0x08
block|{
literal|"aeq"
block|,
name|CC1
operator||
name|CCEQ
block|}
block|,
block|{
literal|"AEQ"
block|,
name|CC1
operator||
name|CCEQ
block|}
block|,
block|{
literal|"aneq"
block|,
name|CC1
operator||
name|CCNEQ
block|}
block|,
block|{
literal|"ANEQ"
block|,
name|CC1
operator||
name|CCNEQ
block|}
block|,
block|{
literal|"alt"
block|,
name|CC1
operator||
name|CCLT
block|}
block|,
block|{
literal|"ALT"
block|,
name|CC1
operator||
name|CCLT
block|}
block|,
block|{
literal|"aleq"
block|,
name|CC1
operator||
name|CCLEQ
block|}
block|,
block|{
literal|"ALEQ"
block|,
name|CC1
operator||
name|CCLEQ
block|}
block|,
block|{
literal|"agt"
block|,
name|CC1
operator||
name|CCGT
block|}
block|,
block|{
literal|"AGT"
block|,
name|CC1
operator||
name|CCGT
block|}
block|,
block|{
literal|"ageq"
block|,
name|CC1
operator||
name|CCGEQ
block|}
block|,
block|{
literal|"AGEQ"
block|,
name|CC1
operator||
name|CCGEQ
block|}
block|,
block|{
literal|"aov"
block|,
name|CC1
operator||
name|CCOV
block|}
block|,
block|{
literal|"AOV"
block|,
name|CC1
operator||
name|CCOV
block|}
block|,
block|{
literal|"anov"
block|,
name|CC1
operator||
name|CCNOV
block|}
block|,
block|{
literal|"ANOV"
block|,
name|CC1
operator||
name|CCNOV
block|}
block|,
block|{
literal|"beq"
block|,
name|CC1
operator||
name|CCB
operator||
name|CCEQ
block|}
block|,
block|{
literal|"BEQ"
block|,
name|CC1
operator||
name|CCB
operator||
name|CCEQ
block|}
block|,
block|{
literal|"bneq"
block|,
name|CC1
operator||
name|CCB
operator||
name|CCNEQ
block|}
block|,
block|{
literal|"BNEQ"
block|,
name|CC1
operator||
name|CCB
operator||
name|CCNEQ
block|}
block|,
block|{
literal|"blt"
block|,
name|CC1
operator||
name|CCB
operator||
name|CCLT
block|}
block|,
block|{
literal|"BLT"
block|,
name|CC1
operator||
name|CCB
operator||
name|CCLT
block|}
block|,
block|{
literal|"bleq"
block|,
name|CC1
operator||
name|CCB
operator||
name|CCLEQ
block|}
block|,
block|{
literal|"BLEQ"
block|,
name|CC1
operator||
name|CCB
operator||
name|CCLEQ
block|}
block|,
block|{
literal|"bgt"
block|,
name|CC1
operator||
name|CCB
operator||
name|CCGT
block|}
block|,
block|{
literal|"BGT"
block|,
name|CC1
operator||
name|CCB
operator||
name|CCGT
block|}
block|,
block|{
literal|"bgeq"
block|,
name|CC1
operator||
name|CCB
operator||
name|CCGEQ
block|}
block|,
block|{
literal|"BGEQ"
block|,
name|CC1
operator||
name|CCB
operator||
name|CCGEQ
block|}
block|,
block|{
literal|"bov"
block|,
name|CC1
operator||
name|CCB
operator||
name|CCOV
block|}
block|,
block|{
literal|"BOV"
block|,
name|CC1
operator||
name|CCB
operator||
name|CCOV
block|}
block|,
block|{
literal|"bnov"
block|,
name|CC1
operator||
name|CCB
operator||
name|CCNOV
block|}
block|,
block|{
literal|"BNOV"
block|,
name|CC1
operator||
name|CCB
operator||
name|CCNOV
block|}
block|,
block|{
literal|"tc"
block|,
name|CCTC
block|}
block|,
block|{
literal|"TC"
block|,
name|CCTC
block|}
block|,
block|{
literal|"ntc"
block|,
name|CCNTC
block|}
block|,
block|{
literal|"NTC"
block|,
name|CCNTC
block|}
block|,
block|{
literal|"c"
block|,
name|CCC
block|}
block|,
block|{
literal|"C"
block|,
name|CCC
block|}
block|,
block|{
literal|"nc"
block|,
name|CCNC
block|}
block|,
block|{
literal|"NC"
block|,
name|CCNC
block|}
block|,
block|{
literal|"bio"
block|,
name|CCBIO
block|}
block|,
block|{
literal|"BIO"
block|,
name|CCBIO
block|}
block|,
block|{
literal|"nbio"
block|,
name|CCNBIO
block|}
block|,
block|{
literal|"NBIO"
block|,
name|CCNBIO
block|}
block|,
block|{
name|NULL
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|symbol
name|cc2_codes
index|[]
init|=
block|{
block|{
literal|"UNC"
block|,
literal|0
block|}
block|,
block|{
literal|"unc"
block|,
literal|0
block|}
block|,
block|{
literal|"AEQ"
block|,
literal|5
block|}
block|,
block|{
literal|"aeq"
block|,
literal|5
block|}
block|,
block|{
literal|"ANEQ"
block|,
literal|4
block|}
block|,
block|{
literal|"aneq"
block|,
literal|4
block|}
block|,
block|{
literal|"AGT"
block|,
literal|6
block|}
block|,
block|{
literal|"agt"
block|,
literal|6
block|}
block|,
block|{
literal|"ALT"
block|,
literal|3
block|}
block|,
block|{
literal|"alt"
block|,
literal|3
block|}
block|,
block|{
literal|"ALEQ"
block|,
literal|7
block|}
block|,
block|{
literal|"aleq"
block|,
literal|7
block|}
block|,
block|{
literal|"AGEQ"
block|,
literal|2
block|}
block|,
block|{
literal|"ageq"
block|,
literal|2
block|}
block|,
block|{
literal|"BEQ"
block|,
literal|13
block|}
block|,
block|{
literal|"beq"
block|,
literal|13
block|}
block|,
block|{
literal|"BNEQ"
block|,
literal|12
block|}
block|,
block|{
literal|"bneq"
block|,
literal|12
block|}
block|,
block|{
literal|"BGT"
block|,
literal|14
block|}
block|,
block|{
literal|"bgt"
block|,
literal|14
block|}
block|,
block|{
literal|"BLT"
block|,
literal|11
block|}
block|,
block|{
literal|"blt"
block|,
literal|11
block|}
block|,
block|{
literal|"BLEQ"
block|,
literal|15
block|}
block|,
block|{
literal|"bleq"
block|,
literal|15
block|}
block|,
block|{
literal|"BGEQ"
block|,
literal|10
block|}
block|,
block|{
literal|"bgeq"
block|,
literal|10
block|}
block|,
block|{
name|NULL
block|,
literal|0
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|symbol
name|cc3_codes
index|[]
init|=
block|{
block|{
literal|"EQ"
block|,
literal|0x0000
block|}
block|,
block|{
literal|"eq"
block|,
literal|0x0000
block|}
block|,
block|{
literal|"LT"
block|,
literal|0x0100
block|}
block|,
block|{
literal|"lt"
block|,
literal|0x0100
block|}
block|,
block|{
literal|"GT"
block|,
literal|0x0200
block|}
block|,
block|{
literal|"gt"
block|,
literal|0x0200
block|}
block|,
block|{
literal|"NEQ"
block|,
literal|0x0300
block|}
block|,
block|{
literal|"neq"
block|,
literal|0x0300
block|}
block|,
block|{
literal|"0"
block|,
literal|0x0000
block|}
block|,
block|{
literal|"1"
block|,
literal|0x0100
block|}
block|,
block|{
literal|"2"
block|,
literal|0x0200
block|}
block|,
block|{
literal|"3"
block|,
literal|0x0300
block|}
block|,
block|{
literal|"00"
block|,
literal|0x0000
block|}
block|,
block|{
literal|"01"
block|,
literal|0x0100
block|}
block|,
block|{
literal|"10"
block|,
literal|0x0200
block|}
block|,
block|{
literal|"11"
block|,
literal|0x0300
block|}
block|,
block|{
name|NULL
block|,
literal|0
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* FIXME -- also allow decimal digits */
end_comment

begin_decl_stmt
specifier|const
name|symbol
name|status_bits
index|[]
init|=
block|{
comment|/* status register 0 */
block|{
literal|"TC"
block|,
literal|12
block|}
block|,
block|{
literal|"tc"
block|,
literal|12
block|}
block|,
block|{
literal|"C"
block|,
literal|11
block|}
block|,
block|{
literal|"c"
block|,
literal|11
block|}
block|,
block|{
literal|"OVA"
block|,
literal|10
block|}
block|,
block|{
literal|"ova"
block|,
literal|10
block|}
block|,
block|{
literal|"OVB"
block|,
literal|9
block|}
block|,
block|{
literal|"ovb"
block|,
literal|9
block|}
block|,
comment|/* status register 1 */
block|{
literal|"BRAF"
block|,
literal|15
block|}
block|,
block|{
literal|"braf"
block|,
literal|15
block|}
block|,
block|{
literal|"CPL"
block|,
literal|14
block|}
block|,
block|{
literal|"cpl"
block|,
literal|14
block|}
block|,
block|{
literal|"XF"
block|,
literal|13
block|}
block|,
block|{
literal|"xf"
block|,
literal|13
block|}
block|,
block|{
literal|"HM"
block|,
literal|12
block|}
block|,
block|{
literal|"hm"
block|,
literal|12
block|}
block|,
block|{
literal|"INTM"
block|,
literal|11
block|}
block|,
block|{
literal|"intm"
block|,
literal|11
block|}
block|,
block|{
literal|"OVM"
block|,
literal|9
block|}
block|,
block|{
literal|"ovm"
block|,
literal|9
block|}
block|,
block|{
literal|"SXM"
block|,
literal|8
block|}
block|,
block|{
literal|"sxm"
block|,
literal|8
block|}
block|,
block|{
literal|"C16"
block|,
literal|7
block|}
block|,
block|{
literal|"c16"
block|,
literal|7
block|}
block|,
block|{
literal|"FRCT"
block|,
literal|6
block|}
block|,
block|{
literal|"frct"
block|,
literal|6
block|}
block|,
block|{
literal|"CMPT"
block|,
literal|5
block|}
block|,
block|{
literal|"cmpt"
block|,
literal|5
block|}
block|,
block|{
name|NULL
block|,
literal|0
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|char
modifier|*
name|misc_symbols
index|[]
init|=
block|{
literal|"ARP"
block|,
literal|"arp"
block|,
literal|"DP"
block|,
literal|"dp"
block|,
literal|"ASM"
block|,
literal|"asm"
block|,
literal|"TS"
block|,
literal|"ts"
block|,
name|NULL
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Due to the way instructions are hashed and scanned in    gas/config/tc-tic54x.c, all identically-named opcodes must be consecutively    placed     Items marked with "PREFER" have been moved prior to a more costly    instruction with a similar operand format.     Mnemonics which can take either a predefined symbol or a memory reference    as an argument are arranged so that the more restrictive (predefined    symbol) version is checked first (marked "SRC"). */
end_comment

begin_define
define|#
directive|define
name|ZPAR
value|0,{OP_None}
end_define

begin_define
define|#
directive|define
name|REST
value|0,0,ZPAR
end_define

begin_define
define|#
directive|define
name|XREST
value|ZPAR
end_define

begin_decl_stmt
specifier|const
name|template
name|tic54x_unknown_opcode
init|=
block|{
literal|"???"
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0x0000
block|,
literal|0x0000
block|,
block|{
literal|0
block|}
block|,
literal|0
block|,
name|REST
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|template
name|tic54x_optab
index|[]
init|=
block|{
comment|/* these must precede bc/bcd, cc/ccd to avoid misinterpretation */
block|{
literal|"fb"
block|,
literal|2
block|,
literal|1
block|,
literal|1
block|,
literal|0xF880
block|,
literal|0xFF80
block|,
block|{
name|OP_xpmad
block|}
block|,
name|B_BRANCH
operator||
name|FL_FAR
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"fbd"
block|,
literal|2
block|,
literal|1
block|,
literal|1
block|,
literal|0xFA80
block|,
literal|0xFF80
block|,
block|{
name|OP_xpmad
block|}
block|,
name|B_BRANCH
operator||
name|FL_FAR
operator||
name|FL_DELAY
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"fcall"
block|,
literal|2
block|,
literal|1
block|,
literal|1
block|,
literal|0xF980
block|,
literal|0xFF80
block|,
block|{
name|OP_xpmad
block|}
block|,
name|B_BRANCH
operator||
name|FL_FAR
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"fcalld"
block|,
literal|2
block|,
literal|1
block|,
literal|1
block|,
literal|0xFB80
block|,
literal|0xFF80
block|,
block|{
name|OP_xpmad
block|}
block|,
name|B_BRANCH
operator||
name|FL_FAR
operator||
name|FL_DELAY
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"abdst"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0xE300
block|,
literal|0xFF00
block|,
block|{
name|OP_Xmem
block|,
name|OP_Ymem
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"abs"
block|,
literal|1
block|,
literal|1
block|,
literal|2
block|,
literal|0xF485
block|,
literal|0xFCFF
block|,
block|{
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"add"
block|,
literal|1
block|,
literal|1
block|,
literal|3
block|,
literal|0xF400
block|,
literal|0xFCE0
block|,
block|{
name|OP_SRC
block|,
name|OPT
operator||
name|OP_SHIFT
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
comment|/*SRC*/
block|{
literal|"add"
block|,
literal|1
block|,
literal|2
block|,
literal|3
block|,
literal|0xF480
block|,
literal|0xFCFF
block|,
block|{
name|OP_SRC
block|,
name|OP_ASM
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
comment|/*SRC*/
block|{
literal|"add"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x0000
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_SRC1
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"add"
block|,
literal|1
block|,
literal|3
block|,
literal|3
block|,
literal|0x0400
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_TS
block|,
name|OP_SRC1
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"add"
block|,
literal|1
block|,
literal|3
block|,
literal|4
block|,
literal|0x3C00
block|,
literal|0xFC00
block|,
block|{
name|OP_Smem
block|,
name|OP_16
block|,
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"add"
block|,
literal|1
block|,
literal|3
block|,
literal|3
block|,
literal|0x9000
block|,
literal|0xFE00
block|,
block|{
name|OP_Xmem
block|,
name|OP_SHFT
block|,
name|OP_SRC1
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
comment|/*PREFER*/
block|{
literal|"add"
block|,
literal|2
block|,
literal|2
block|,
literal|4
block|,
literal|0x6F00
block|,
literal|0xFF00
block|,
block|{
name|OP_Smem
block|,
name|OPT
operator||
name|OP_SHIFT
block|,
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
name|FL_EXT
operator||
name|FL_SMR
block|,
literal|0x0C00
block|,
literal|0xFCE0
block|,
name|XREST
block|}
block|,
block|{
literal|"add"
block|,
literal|1
block|,
literal|3
block|,
literal|3
block|,
literal|0xA000
block|,
literal|0xFE00
block|,
block|{
name|OP_Xmem
block|,
name|OP_Ymem
block|,
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"add"
block|,
literal|2
block|,
literal|2
block|,
literal|4
block|,
literal|0xF000
block|,
literal|0xFCF0
block|,
block|{
name|OP_lk
block|,
name|OPT
operator||
name|OP_SHIFT
block|,
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"add"
block|,
literal|2
block|,
literal|3
block|,
literal|4
block|,
literal|0xF060
block|,
literal|0xFCFF
block|,
block|{
name|OP_lk
block|,
name|OP_16
block|,
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"addc"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x0600
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_SRC1
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"addm"
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|0x6B00
block|,
literal|0xFF00
block|,
block|{
name|OP_lk
block|,
name|OP_Smem
block|}
block|,
name|FL_NR
operator||
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"adds"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x0200
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_SRC1
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"and"
block|,
literal|1
block|,
literal|1
block|,
literal|3
block|,
literal|0xF080
block|,
literal|0xFCE0
block|,
block|{
name|OP_SRC
block|,
name|OPT
operator||
name|OP_SHIFT
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"and"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x1800
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_SRC1
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"and"
block|,
literal|2
block|,
literal|2
block|,
literal|4
block|,
literal|0xF030
block|,
literal|0xFCF0
block|,
block|{
name|OP_lk
block|,
name|OPT
operator||
name|OP_SHFT
block|,
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"and"
block|,
literal|2
block|,
literal|3
block|,
literal|4
block|,
literal|0xF063
block|,
literal|0xFCFF
block|,
block|{
name|OP_lk
block|,
name|OP_16
block|,
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"andm"
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|0x6800
block|,
literal|0xFF00
block|,
block|{
name|OP_lk
block|,
name|OP_Smem
block|}
block|,
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"b"
block|,
literal|2
block|,
literal|1
block|,
literal|1
block|,
literal|0xF073
block|,
literal|0xFFFF
block|,
block|{
name|OP_pmad
block|}
block|,
name|B_BRANCH
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"bd"
block|,
literal|2
block|,
literal|1
block|,
literal|1
block|,
literal|0xF273
block|,
literal|0xFFFF
block|,
block|{
name|OP_pmad
block|}
block|,
name|B_BRANCH
operator||
name|FL_DELAY
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"bacc"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0xF4E2
block|,
literal|0xFEFF
block|,
block|{
name|OP_SRC1
block|}
block|,
name|B_BACC
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"baccd"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0xF6E2
block|,
literal|0xFEFF
block|,
block|{
name|OP_SRC1
block|}
block|,
name|B_BACC
operator||
name|FL_DELAY
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"banz"
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|0x6C00
block|,
literal|0xFF00
block|,
block|{
name|OP_pmad
block|,
name|OP_Sind
block|}
block|,
name|B_BRANCH
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"banzd"
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|0x6E00
block|,
literal|0xFF00
block|,
block|{
name|OP_pmad
block|,
name|OP_Sind
block|}
block|,
name|B_BRANCH
operator||
name|FL_DELAY
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"bc"
block|,
literal|2
block|,
literal|2
block|,
literal|4
block|,
literal|0xF800
block|,
literal|0xFF00
block|,
block|{
name|OP_pmad
block|,
name|OP_CC
block|,
name|OPT
operator||
name|OP_CC
block|,
name|OPT
operator||
name|OP_CC
block|}
block|,
name|B_BRANCH
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"bcd"
block|,
literal|2
block|,
literal|2
block|,
literal|4
block|,
literal|0xFA00
block|,
literal|0xFF00
block|,
block|{
name|OP_pmad
block|,
name|OP_CC
block|,
name|OPT
operator||
name|OP_CC
block|,
name|OPT
operator||
name|OP_CC
block|}
block|,
name|B_BRANCH
operator||
name|FL_DELAY
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"bit"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x9600
block|,
literal|0xFF00
block|,
block|{
name|OP_Xmem
block|,
name|OP_BITC
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"bitf"
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|0x6100
block|,
literal|0xFF00
block|,
block|{
name|OP_Smem
block|,
name|OP_lk
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"bitt"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0x3400
block|,
literal|0xFF00
block|,
block|{
name|OP_Smem
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"cala"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0xF4E3
block|,
literal|0xFEFF
block|,
block|{
name|OP_SRC1
block|}
block|,
name|B_BACC
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"calad"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0xF6E3
block|,
literal|0xFEFF
block|,
block|{
name|OP_SRC1
block|}
block|,
name|B_BACC
operator||
name|FL_DELAY
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"call"
block|,
literal|2
block|,
literal|1
block|,
literal|1
block|,
literal|0xF074
block|,
literal|0xFFFF
block|,
block|{
name|OP_pmad
block|}
block|,
name|B_BRANCH
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"calld"
block|,
literal|2
block|,
literal|1
block|,
literal|1
block|,
literal|0xF274
block|,
literal|0xFFFF
block|,
block|{
name|OP_pmad
block|}
block|,
name|B_BRANCH
operator||
name|FL_DELAY
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"cc"
block|,
literal|2
block|,
literal|2
block|,
literal|4
block|,
literal|0xF900
block|,
literal|0xFF00
block|,
block|{
name|OP_pmad
block|,
name|OP_CC
block|,
name|OPT
operator||
name|OP_CC
block|,
name|OPT
operator||
name|OP_CC
block|}
block|,
name|B_BRANCH
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"ccd"
block|,
literal|2
block|,
literal|2
block|,
literal|4
block|,
literal|0xFB00
block|,
literal|0xFF00
block|,
block|{
name|OP_pmad
block|,
name|OP_CC
block|,
name|OPT
operator||
name|OP_CC
block|,
name|OPT
operator||
name|OP_CC
block|}
block|,
name|B_BRANCH
operator||
name|FL_DELAY
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"cmpl"
block|,
literal|1
block|,
literal|1
block|,
literal|2
block|,
literal|0xF493
block|,
literal|0xFCFF
block|,
block|{
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"cmpm"
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|0x6000
block|,
literal|0xFF00
block|,
block|{
name|OP_Smem
block|,
name|OP_lk
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"cmpr"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0xF4A8
block|,
literal|0xFCF8
block|,
block|{
name|OP_CC3
block|,
name|OP_ARX
block|}
block|,
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"cmps"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x8E00
block|,
literal|0xFE00
block|,
block|{
name|OP_SRC1
block|,
name|OP_Smem
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"dadd"
block|,
literal|1
block|,
literal|2
block|,
literal|3
block|,
literal|0x5000
block|,
literal|0xFC00
block|,
block|{
name|OP_Lmem
block|,
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"dadst"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x5A00
block|,
literal|0xFE00
block|,
block|{
name|OP_Lmem
block|,
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"delay"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0x4D00
block|,
literal|0xFF00
block|,
block|{
name|OP_Smem
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"dld"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x5600
block|,
literal|0xFE00
block|,
block|{
name|OP_Lmem
block|,
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"drsub"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x5800
block|,
literal|0xFE00
block|,
block|{
name|OP_Lmem
block|,
name|OP_SRC1
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"dsadt"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x5E00
block|,
literal|0xFE00
block|,
block|{
name|OP_Lmem
block|,
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"dst"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x4E00
block|,
literal|0xFE00
block|,
block|{
name|OP_SRC1
block|,
name|OP_Lmem
block|}
block|,
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"dsub"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x5400
block|,
literal|0xFE00
block|,
block|{
name|OP_Lmem
block|,
name|OP_SRC1
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"dsubt"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x5C00
block|,
literal|0xFE00
block|,
block|{
name|OP_Lmem
block|,
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"estop"
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0xF4F0
block|,
literal|0xFFFF
block|,
block|{
name|OP_None
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
comment|/* undocumented */
block|{
literal|"exp"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0xF48E
block|,
literal|0xFEFF
block|,
block|{
name|OP_SRC1
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"fbacc"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0xF4E6
block|,
literal|0xFEFF
block|,
block|{
name|OP_SRC1
block|}
block|,
name|B_BACC
operator||
name|FL_FAR
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"fbaccd"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0xF6E6
block|,
literal|0xFEFF
block|,
block|{
name|OP_SRC1
block|}
block|,
name|B_BACC
operator||
name|FL_FAR
operator||
name|FL_DELAY
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"fcala"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0xF4E7
block|,
literal|0xFEFF
block|,
block|{
name|OP_SRC1
block|}
block|,
name|B_BACC
operator||
name|FL_FAR
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"fcalad"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0xF6E7
block|,
literal|0xFEFF
block|,
block|{
name|OP_SRC1
block|}
block|,
name|B_BACC
operator||
name|FL_FAR
operator||
name|FL_DELAY
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"firs"
block|,
literal|2
block|,
literal|3
block|,
literal|3
block|,
literal|0xE000
block|,
literal|0xFF00
block|,
block|{
name|OP_Xmem
block|,
name|OP_Ymem
block|,
name|OP_pmad
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"frame"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0xEE00
block|,
literal|0xFF00
block|,
block|{
name|OP_k8
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"fret"
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0xF4E4
block|,
literal|0xFFFF
block|,
block|{
name|OP_None
block|}
block|,
name|B_RET
operator||
name|FL_FAR
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"fretd"
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0xF6E4
block|,
literal|0xFFFF
block|,
block|{
name|OP_None
block|}
block|,
name|B_RET
operator||
name|FL_FAR
operator||
name|FL_DELAY
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"frete"
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0xF4E5
block|,
literal|0xFFFF
block|,
block|{
name|OP_None
block|}
block|,
name|B_RET
operator||
name|FL_FAR
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"freted"
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0xF6E5
block|,
literal|0xFFFF
block|,
block|{
name|OP_None
block|}
block|,
name|B_RET
operator||
name|FL_FAR
operator||
name|FL_DELAY
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"idle"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0xF4E1
block|,
literal|0xFCFF
block|,
block|{
name|OP_123
block|}
block|,
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"intr"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0xF7C0
block|,
literal|0xFFE0
block|,
block|{
name|OP_031
block|}
block|,
name|B_BRANCH
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"ld"
block|,
literal|1
block|,
literal|2
block|,
literal|3
block|,
literal|0xF482
block|,
literal|0xFCFF
block|,
block|{
name|OP_SRC
block|,
name|OP_ASM
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
comment|/*SRC*/
block|{
literal|"ld"
block|,
literal|1
block|,
literal|2
block|,
literal|3
block|,
literal|0xF440
block|,
literal|0xFCE0
block|,
block|{
name|OP_SRC
block|,
name|OPT
operator||
name|OP_SHIFT
block|,
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
comment|/*SRC*/
comment|/* alternate syntax */
block|{
literal|"ld"
block|,
literal|1
block|,
literal|2
block|,
literal|3
block|,
literal|0xF440
block|,
literal|0xFCE0
block|,
block|{
name|OP_SRC
block|,
name|OP_SHIFT
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
comment|/*SRC*/
block|{
literal|"ld"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0xE800
block|,
literal|0xFE00
block|,
block|{
name|OP_k8u
block|,
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
comment|/*SRC*/
block|{
literal|"ld"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0xED00
block|,
literal|0xFFE0
block|,
block|{
name|OP_k5
block|,
name|OP_ASM
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
comment|/*SRC*/
block|{
literal|"ld"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0xF4A0
block|,
literal|0xFFF8
block|,
block|{
name|OP_k3
block|,
name|OP_ARP
block|}
block|,
name|FL_NR
block|,
name|REST
block|}
block|,
comment|/*SRC*/
block|{
literal|"ld"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0xEA00
block|,
literal|0xFE00
block|,
block|{
name|OP_k9
block|,
name|OP_DP
block|}
block|,
name|FL_NR
block|,
name|REST
block|}
block|,
comment|/*PREFER */
block|{
literal|"ld"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x3000
block|,
literal|0xFF00
block|,
block|{
name|OP_Smem
block|,
name|OP_T
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
comment|/*SRC*/
block|{
literal|"ld"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x4600
block|,
literal|0xFF00
block|,
block|{
name|OP_Smem
block|,
name|OP_DP
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
comment|/*SRC*/
block|{
literal|"ld"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x3200
block|,
literal|0xFF00
block|,
block|{
name|OP_Smem
block|,
name|OP_ASM
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
comment|/*SRC*/
block|{
literal|"ld"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x1000
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_DST
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"ld"
block|,
literal|1
block|,
literal|3
block|,
literal|3
block|,
literal|0x1400
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_TS
block|,
name|OP_DST
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"ld"
block|,
literal|1
block|,
literal|3
block|,
literal|3
block|,
literal|0x4400
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_16
block|,
name|OP_DST
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"ld"
block|,
literal|1
block|,
literal|3
block|,
literal|3
block|,
literal|0x9400
block|,
literal|0xFE00
block|,
block|{
name|OP_Xmem
block|,
name|OP_SHFT
block|,
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
comment|/*PREFER*/
block|{
literal|"ld"
block|,
literal|2
block|,
literal|2
block|,
literal|3
block|,
literal|0x6F00
block|,
literal|0xFF00
block|,
block|{
name|OP_Smem
block|,
name|OPT
operator||
name|OP_SHIFT
block|,
name|OP_DST
block|}
block|,
name|FL_EXT
operator||
name|FL_SMR
block|,
literal|0x0C40
block|,
literal|0xFEE0
block|,
name|XREST
block|}
block|,
block|{
literal|"ld"
block|,
literal|2
block|,
literal|2
block|,
literal|3
block|,
literal|0xF020
block|,
literal|0xFEF0
block|,
block|{
name|OP_lk
block|,
name|OPT
operator||
name|OP_SHFT
block|,
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"ld"
block|,
literal|2
block|,
literal|3
block|,
literal|3
block|,
literal|0xF062
block|,
literal|0xFEFF
block|,
block|{
name|OP_lk
block|,
name|OP_16
block|,
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"ldm"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x4800
block|,
literal|0xFE00
block|,
block|{
name|OP_MMR
block|,
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"ldr"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x1600
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_DST
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"ldu"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x1200
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_DST
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"ldx"
block|,
literal|2
block|,
literal|3
block|,
literal|3
block|,
literal|0xF062
block|,
literal|0xFEFF
block|,
block|{
name|OP_xpmad_ms7
block|,
name|OP_16
block|,
name|OP_DST
block|}
block|,
name|FL_FAR
block|,
name|REST
block|}
block|,
comment|/*pseudo-op*/
block|{
literal|"lms"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0xE100
block|,
literal|0xFF00
block|,
block|{
name|OP_Xmem
block|,
name|OP_Ymem
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"ltd"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0x4C00
block|,
literal|0xFF00
block|,
block|{
name|OP_Smem
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"mac"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x2800
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_SRC1
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"mac"
block|,
literal|1
block|,
literal|3
block|,
literal|4
block|,
literal|0xB000
block|,
literal|0xFC00
block|,
block|{
name|OP_Xmem
block|,
name|OP_Ymem
block|,
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"mac"
block|,
literal|2
block|,
literal|2
block|,
literal|3
block|,
literal|0xF067
block|,
literal|0xFCFF
block|,
block|{
name|OP_lk
block|,
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"mac"
block|,
literal|2
block|,
literal|3
block|,
literal|4
block|,
literal|0x6400
block|,
literal|0xFC00
block|,
block|{
name|OP_Smem
block|,
name|OP_lk
block|,
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"macr"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x2A00
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_SRC1
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"macr"
block|,
literal|1
block|,
literal|3
block|,
literal|4
block|,
literal|0xB400
block|,
literal|0xFC00
block|,
block|{
name|OP_Xmem
block|,
name|OP_Ymem
block|,
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"maca"
block|,
literal|1
block|,
literal|2
block|,
literal|3
block|,
literal|0xF488
block|,
literal|0xFCFF
block|,
block|{
name|OP_T
block|,
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
comment|/*SRC*/
block|{
literal|"maca"
block|,
literal|1
block|,
literal|1
block|,
literal|2
block|,
literal|0x3500
block|,
literal|0xFF00
block|,
block|{
name|OP_Smem
block|,
name|OPT
operator||
name|OP_B
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"macar"
block|,
literal|1
block|,
literal|2
block|,
literal|3
block|,
literal|0xF489
block|,
literal|0xFCFF
block|,
block|{
name|OP_T
block|,
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
comment|/*SRC*/
block|{
literal|"macar"
block|,
literal|1
block|,
literal|1
block|,
literal|2
block|,
literal|0x3700
block|,
literal|0xFF00
block|,
block|{
name|OP_Smem
block|,
name|OPT
operator||
name|OP_B
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"macd"
block|,
literal|2
block|,
literal|3
block|,
literal|3
block|,
literal|0x7A00
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_pmad
block|,
name|OP_SRC1
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"macp"
block|,
literal|2
block|,
literal|3
block|,
literal|3
block|,
literal|0x7800
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_pmad
block|,
name|OP_SRC1
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"macsu"
block|,
literal|1
block|,
literal|3
block|,
literal|3
block|,
literal|0xA600
block|,
literal|0xFE00
block|,
block|{
name|OP_Xmem
block|,
name|OP_Ymem
block|,
name|OP_SRC1
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"mar"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0x6D00
block|,
literal|0xFF00
block|,
block|{
name|OP_Smem
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"mas"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x2C00
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_SRC1
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"mas"
block|,
literal|1
block|,
literal|3
block|,
literal|4
block|,
literal|0xB800
block|,
literal|0xFC00
block|,
block|{
name|OP_Xmem
block|,
name|OP_Ymem
block|,
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"masr"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x2E00
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_SRC1
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"masr"
block|,
literal|1
block|,
literal|3
block|,
literal|4
block|,
literal|0xBC00
block|,
literal|0xFC00
block|,
block|{
name|OP_Xmem
block|,
name|OP_Ymem
block|,
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"masa"
block|,
literal|1
block|,
literal|2
block|,
literal|3
block|,
literal|0xF48A
block|,
literal|0xFCFF
block|,
block|{
name|OP_T
block|,
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
comment|/*SRC*/
block|{
literal|"masa"
block|,
literal|1
block|,
literal|1
block|,
literal|2
block|,
literal|0x3300
block|,
literal|0xFF00
block|,
block|{
name|OP_Smem
block|,
name|OPT
operator||
name|OP_B
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"masar"
block|,
literal|1
block|,
literal|2
block|,
literal|3
block|,
literal|0xF48B
block|,
literal|0xFCFF
block|,
block|{
name|OP_T
block|,
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"max"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0xF486
block|,
literal|0xFEFF
block|,
block|{
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"min"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0xF487
block|,
literal|0xFEFF
block|,
block|{
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"mpy"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x2000
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_DST
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"mpy"
block|,
literal|1
block|,
literal|3
block|,
literal|3
block|,
literal|0xA400
block|,
literal|0xFE00
block|,
block|{
name|OP_Xmem
block|,
name|OP_Ymem
block|,
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"mpy"
block|,
literal|2
block|,
literal|3
block|,
literal|3
block|,
literal|0x6200
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_lk
block|,
name|OP_DST
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"mpy"
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|0xF066
block|,
literal|0xFEFF
block|,
block|{
name|OP_lk
block|,
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"mpyr"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x2200
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_DST
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"mpya"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0xF48C
block|,
literal|0xFEFF
block|,
block|{
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
comment|/*SRC*/
block|{
literal|"mpya"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0x3100
block|,
literal|0xFF00
block|,
block|{
name|OP_Smem
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"mpyu"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x2400
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_DST
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"mvdd"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0xE500
block|,
literal|0xFF00
block|,
block|{
name|OP_Xmem
block|,
name|OP_Ymem
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"mvdk"
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|0x7100
block|,
literal|0xFF00
block|,
block|{
name|OP_Smem
block|,
name|OP_dmad
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"mvdm"
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|0x7200
block|,
literal|0xFF00
block|,
block|{
name|OP_dmad
block|,
name|OP_MMR
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"mvdp"
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|0x7D00
block|,
literal|0xFF00
block|,
block|{
name|OP_Smem
block|,
name|OP_pmad
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"mvkd"
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|0x7000
block|,
literal|0xFF00
block|,
block|{
name|OP_dmad
block|,
name|OP_Smem
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"mvmd"
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|0x7300
block|,
literal|0xFF00
block|,
block|{
name|OP_MMR
block|,
name|OP_dmad
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"mvmm"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0xE700
block|,
literal|0xFF00
block|,
block|{
name|OP_MMRX
block|,
name|OP_MMRY
block|}
block|,
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"mvpd"
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|0x7C00
block|,
literal|0xFF00
block|,
block|{
name|OP_pmad
block|,
name|OP_Smem
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"neg"
block|,
literal|1
block|,
literal|1
block|,
literal|2
block|,
literal|0xF484
block|,
literal|0xFCFF
block|,
block|{
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"nop"
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0xF495
block|,
literal|0xFFFF
block|,
block|{
name|OP_None
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"norm"
block|,
literal|1
block|,
literal|1
block|,
literal|2
block|,
literal|0xF48F
block|,
literal|0xFCFF
block|,
block|{
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"or"
block|,
literal|1
block|,
literal|1
block|,
literal|3
block|,
literal|0xF0A0
block|,
literal|0xFCE0
block|,
block|{
name|OP_SRC
block|,
name|OPT
operator||
name|OP_SHIFT
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
comment|/*SRC*/
block|{
literal|"or"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x1A00
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_SRC1
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"or"
block|,
literal|2
block|,
literal|2
block|,
literal|4
block|,
literal|0xF040
block|,
literal|0xFCF0
block|,
block|{
name|OP_lk
block|,
name|OPT
operator||
name|OP_SHFT
block|,
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"or"
block|,
literal|2
block|,
literal|3
block|,
literal|4
block|,
literal|0xF064
block|,
literal|0xFCFF
block|,
block|{
name|OP_lk
block|,
name|OP_16
block|,
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"orm"
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|0x6900
block|,
literal|0xFF00
block|,
block|{
name|OP_lk
block|,
name|OP_Smem
block|}
block|,
name|FL_NR
operator||
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"poly"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0x3600
block|,
literal|0xFF00
block|,
block|{
name|OP_Smem
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"popd"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0x8B00
block|,
literal|0xFF00
block|,
block|{
name|OP_Smem
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"popm"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0x8A00
block|,
literal|0xFF00
block|,
block|{
name|OP_MMR
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"portr"
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|0x7400
block|,
literal|0xFF00
block|,
block|{
name|OP_PA
block|,
name|OP_Smem
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"portw"
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|0x7500
block|,
literal|0xFF00
block|,
block|{
name|OP_Smem
block|,
name|OP_PA
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"pshd"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0x4B00
block|,
literal|0xFF00
block|,
block|{
name|OP_Smem
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"pshm"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0x4A00
block|,
literal|0xFF00
block|,
block|{
name|OP_MMR
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"ret"
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0xFC00
block|,
literal|0xFFFF
block|,
block|{
name|OP_None
block|}
block|,
name|B_RET
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"retd"
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0xFE00
block|,
literal|0xFFFF
block|,
block|{
name|OP_None
block|}
block|,
name|B_RET
operator||
name|FL_DELAY
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"rc"
block|,
literal|1
block|,
literal|1
block|,
literal|3
block|,
literal|0xFC00
block|,
literal|0xFF00
block|,
block|{
name|OP_CC
block|,
name|OPT
operator||
name|OP_CC
block|,
name|OPT
operator||
name|OP_CC
block|}
block|,
name|B_RET
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"rcd"
block|,
literal|1
block|,
literal|1
block|,
literal|3
block|,
literal|0xFE00
block|,
literal|0xFF00
block|,
block|{
name|OP_CC
block|,
name|OPT
operator||
name|OP_CC
block|,
name|OPT
operator||
name|OP_CC
block|}
block|,
name|B_RET
operator||
name|FL_DELAY
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"reada"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0x7E00
block|,
literal|0xFF00
block|,
block|{
name|OP_Smem
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"reset"
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0xF7E0
block|,
literal|0xFFFF
block|,
block|{
name|OP_None
block|}
block|,
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"rete"
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0xF4EB
block|,
literal|0xFFFF
block|,
block|{
name|OP_None
block|}
block|,
name|B_RET
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"reted"
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0xF6EB
block|,
literal|0xFFFF
block|,
block|{
name|OP_None
block|}
block|,
name|B_RET
operator||
name|FL_DELAY
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"retf"
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0xF49B
block|,
literal|0xFFFF
block|,
block|{
name|OP_None
block|}
block|,
name|B_RET
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"retfd"
block|,
literal|1
block|,
literal|0
block|,
literal|0
block|,
literal|0xF69B
block|,
literal|0xFFFF
block|,
block|{
name|OP_None
block|}
block|,
name|B_RET
operator||
name|FL_DELAY
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"rnd"
block|,
literal|1
block|,
literal|1
block|,
literal|2
block|,
literal|0xF49F
block|,
literal|0xFCFF
block|,
block|{
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
name|FL_LP
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"rol"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0xF491
block|,
literal|0xFEFF
block|,
block|{
name|OP_SRC1
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"roltc"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0xF492
block|,
literal|0xFEFF
block|,
block|{
name|OP_SRC1
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"ror"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0xF490
block|,
literal|0xFEFF
block|,
block|{
name|OP_SRC1
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"rpt"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0x4700
block|,
literal|0xFF00
block|,
block|{
name|OP_Smem
block|}
block|,
name|B_REPEAT
operator||
name|FL_NR
operator||
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"rpt"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0xEC00
block|,
literal|0xFF00
block|,
block|{
name|OP_k8u
block|}
block|,
name|B_REPEAT
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"rpt"
block|,
literal|2
block|,
literal|1
block|,
literal|1
block|,
literal|0xF070
block|,
literal|0xFFFF
block|,
block|{
name|OP_lku
block|}
block|,
name|B_REPEAT
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"rptb"
block|,
literal|2
block|,
literal|1
block|,
literal|1
block|,
literal|0xF072
block|,
literal|0xFFFF
block|,
block|{
name|OP_pmad
block|}
block|,
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"rptbd"
block|,
literal|2
block|,
literal|1
block|,
literal|1
block|,
literal|0xF272
block|,
literal|0xFFFF
block|,
block|{
name|OP_pmad
block|}
block|,
name|FL_DELAY
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"rptz"
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|0xF071
block|,
literal|0xFEFF
block|,
block|{
name|OP_DST
block|,
name|OP_lku
block|}
block|,
name|B_REPEAT
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"rsbx"
block|,
literal|1
block|,
literal|1
block|,
literal|2
block|,
literal|0xF4B0
block|,
literal|0xFDF0
block|,
block|{
name|OPT
operator||
name|OP_N
block|,
name|OP_SBIT
block|}
block|,
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"saccd"
block|,
literal|1
block|,
literal|3
block|,
literal|3
block|,
literal|0x9E00
block|,
literal|0xFE00
block|,
block|{
name|OP_SRC1
block|,
name|OP_Xmem
block|,
name|OP_CC2
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"sat"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0xF483
block|,
literal|0xFEFF
block|,
block|{
name|OP_SRC1
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"sfta"
block|,
literal|1
block|,
literal|2
block|,
literal|3
block|,
literal|0xF460
block|,
literal|0xFCE0
block|,
block|{
name|OP_SRC
block|,
name|OP_SHIFT
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"sftc"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0xF494
block|,
literal|0xFEFF
block|,
block|{
name|OP_SRC1
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"sftl"
block|,
literal|1
block|,
literal|2
block|,
literal|3
block|,
literal|0xF0E0
block|,
literal|0xFCE0
block|,
block|{
name|OP_SRC
block|,
name|OP_SHIFT
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"sqdst"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0xE200
block|,
literal|0xFF00
block|,
block|{
name|OP_Xmem
block|,
name|OP_Ymem
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"squr"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0xF48D
block|,
literal|0xFEFF
block|,
block|{
name|OP_A
block|,
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
comment|/*SRC*/
block|{
literal|"squr"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x2600
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_DST
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"squra"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x3800
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_SRC1
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"squrs"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x3A00
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_SRC1
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"srccd"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x9D00
block|,
literal|0xFF00
block|,
block|{
name|OP_Xmem
block|,
name|OP_CC2
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"ssbx"
block|,
literal|1
block|,
literal|1
block|,
literal|2
block|,
literal|0xF5B0
block|,
literal|0xFDF0
block|,
block|{
name|OPT
operator||
name|OP_N
block|,
name|OP_SBIT
block|}
block|,
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"st"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x8C00
block|,
literal|0xFF00
block|,
block|{
name|OP_T
block|,
name|OP_Smem
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"st"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x8D00
block|,
literal|0xFF00
block|,
block|{
name|OP_TRN
block|,
name|OP_Smem
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"st"
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|0x7600
block|,
literal|0xFF00
block|,
block|{
name|OP_lk
block|,
name|OP_Smem
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"sth"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x8200
block|,
literal|0xFE00
block|,
block|{
name|OP_SRC1
block|,
name|OP_Smem
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"sth"
block|,
literal|1
block|,
literal|3
block|,
literal|3
block|,
literal|0x8600
block|,
literal|0xFE00
block|,
block|{
name|OP_SRC1
block|,
name|OP_ASM
block|,
name|OP_Smem
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"sth"
block|,
literal|1
block|,
literal|3
block|,
literal|3
block|,
literal|0x9A00
block|,
literal|0xFE00
block|,
block|{
name|OP_SRC1
block|,
name|OP_SHFT
block|,
name|OP_Xmem
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"sth"
block|,
literal|2
block|,
literal|2
block|,
literal|3
block|,
literal|0x6F00
block|,
literal|0xFF00
block|,
block|{
name|OP_SRC1
block|,
name|OPT
operator||
name|OP_SHIFT
block|,
name|OP_Smem
block|}
block|,
name|FL_EXT
block|,
literal|0x0C60
block|,
literal|0xFEE0
block|,
name|XREST
block|}
block|,
block|{
literal|"stl"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x8000
block|,
literal|0xFE00
block|,
block|{
name|OP_SRC1
block|,
name|OP_Smem
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"stl"
block|,
literal|1
block|,
literal|3
block|,
literal|3
block|,
literal|0x8400
block|,
literal|0xFE00
block|,
block|{
name|OP_SRC1
block|,
name|OP_ASM
block|,
name|OP_Smem
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"stl"
block|,
literal|1
block|,
literal|3
block|,
literal|3
block|,
literal|0x9800
block|,
literal|0xFE00
block|,
block|{
name|OP_SRC1
block|,
name|OP_SHFT
block|,
name|OP_Xmem
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"stl"
block|,
literal|2
block|,
literal|2
block|,
literal|3
block|,
literal|0x6F00
block|,
literal|0xFF00
block|,
block|{
name|OP_SRC1
block|,
name|OPT
operator||
name|OP_SHIFT
block|,
name|OP_Smem
block|}
block|,
name|FL_EXT
block|,
literal|0x0C80
block|,
literal|0xFEE0
block|,
name|XREST
block|}
block|,
block|{
literal|"stlm"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x8800
block|,
literal|0xFE00
block|,
block|{
name|OP_SRC1
block|,
name|OP_MMR
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"stm"
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|0x7700
block|,
literal|0xFF00
block|,
block|{
name|OP_lk
block|,
name|OP_MMR
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"strcd"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x9C00
block|,
literal|0xFF00
block|,
block|{
name|OP_Xmem
block|,
name|OP_CC2
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"sub"
block|,
literal|1
block|,
literal|1
block|,
literal|3
block|,
literal|0xF420
block|,
literal|0xFCE0
block|,
block|{
name|OP_SRC
block|,
name|OPT
operator||
name|OP_SHIFT
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
comment|/*SRC*/
block|{
literal|"sub"
block|,
literal|1
block|,
literal|2
block|,
literal|3
block|,
literal|0xF481
block|,
literal|0xFCFF
block|,
block|{
name|OP_SRC
block|,
name|OP_ASM
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
comment|/*SRC*/
block|{
literal|"sub"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x0800
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_SRC1
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"sub"
block|,
literal|1
block|,
literal|3
block|,
literal|3
block|,
literal|0x0C00
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_TS
block|,
name|OP_SRC1
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"sub"
block|,
literal|1
block|,
literal|3
block|,
literal|4
block|,
literal|0x4000
block|,
literal|0xFC00
block|,
block|{
name|OP_Smem
block|,
name|OP_16
block|,
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"sub"
block|,
literal|1
block|,
literal|3
block|,
literal|3
block|,
literal|0x9200
block|,
literal|0xFE00
block|,
block|{
name|OP_Xmem
block|,
name|OP_SHFT
block|,
name|OP_SRC1
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
comment|/*PREFER*/
block|{
literal|"sub"
block|,
literal|2
block|,
literal|2
block|,
literal|4
block|,
literal|0x6F00
block|,
literal|0xFF00
block|,
block|{
name|OP_Smem
block|,
name|OPT
operator||
name|OP_SHIFT
block|,
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
name|FL_EXT
operator||
name|FL_SMR
block|,
literal|0x0C20
block|,
literal|0xFCE0
block|,
name|XREST
block|}
block|,
block|{
literal|"sub"
block|,
literal|1
block|,
literal|3
block|,
literal|3
block|,
literal|0xA200
block|,
literal|0xFE00
block|,
block|{
name|OP_Xmem
block|,
name|OP_Ymem
block|,
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"sub"
block|,
literal|2
block|,
literal|2
block|,
literal|4
block|,
literal|0xF010
block|,
literal|0xFCF0
block|,
block|{
name|OP_lk
block|,
name|OPT
operator||
name|OP_SHFT
block|,
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"sub"
block|,
literal|2
block|,
literal|3
block|,
literal|4
block|,
literal|0xF061
block|,
literal|0xFCFF
block|,
block|{
name|OP_lk
block|,
name|OP_16
block|,
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"subb"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x0E00
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_SRC1
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"subc"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x1E00
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_SRC1
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"subs"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x0A00
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_SRC1
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"trap"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0xF4C0
block|,
literal|0xFFE0
block|,
block|{
name|OP_031
block|}
block|,
name|B_BRANCH
operator||
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"writa"
block|,
literal|1
block|,
literal|1
block|,
literal|1
block|,
literal|0x7F00
block|,
literal|0xFF00
block|,
block|{
name|OP_Smem
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"xc"
block|,
literal|1
block|,
literal|2
block|,
literal|4
block|,
literal|0xFD00
block|,
literal|0xFD00
block|,
block|{
name|OP_12
block|,
name|OP_CC
block|,
name|OPT
operator||
name|OP_CC
block|,
name|OPT
operator||
name|OP_CC
block|}
block|,
name|FL_NR
block|,
name|REST
block|}
block|,
block|{
literal|"xor"
block|,
literal|1
block|,
literal|1
block|,
literal|3
block|,
literal|0xF0C0
block|,
literal|0xFCE0
block|,
block|{
name|OP_SRC
block|,
name|OPT
operator||
name|OP_SHIFT
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
comment|/*SRC*/
block|{
literal|"xor"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0x1C00
block|,
literal|0xFE00
block|,
block|{
name|OP_Smem
block|,
name|OP_SRC1
block|}
block|,
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
literal|"xor"
block|,
literal|2
block|,
literal|2
block|,
literal|4
block|,
literal|0xF050
block|,
literal|0xFCF0
block|,
block|{
name|OP_lku
block|,
name|OPT
operator||
name|OP_SHFT
block|,
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"xor"
block|,
literal|2
block|,
literal|3
block|,
literal|4
block|,
literal|0xF065
block|,
literal|0xFCFF
block|,
block|{
name|OP_lku
block|,
name|OP_16
block|,
name|OP_SRC
block|,
name|OPT
operator||
name|OP_DST
block|}
block|,
literal|0
block|,
name|REST
block|}
block|,
block|{
literal|"xorm"
block|,
literal|2
block|,
literal|2
block|,
literal|2
block|,
literal|0x6A00
block|,
literal|0xFF00
block|,
block|{
name|OP_lku
block|,
name|OP_Smem
block|}
block|,
name|FL_NR
operator||
name|FL_SMR
block|,
name|REST
block|}
block|,
block|{
name|NULL
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{}
block|,
literal|0
block|,
name|REST
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* assume all parallel instructions have at least three operands */
end_comment

begin_decl_stmt
specifier|const
name|template
name|tic54x_paroptab
index|[]
init|=
block|{
block|{
literal|"ld"
block|,
literal|1
block|,
literal|1
block|,
literal|2
block|,
literal|0xA800
block|,
literal|0xFE00
block|,
block|{
name|OP_Xmem
block|,
name|OP_DST
block|}
block|,
name|FL_PAR
block|,
literal|0
block|,
literal|0
block|,
literal|"mac"
block|,
block|{
name|OP_Ymem
block|,
name|OPT
operator||
name|OP_RND
block|}
block|,}
block|,
block|{
literal|"ld"
block|,
literal|1
block|,
literal|1
block|,
literal|2
block|,
literal|0xAA00
block|,
literal|0xFE00
block|,
block|{
name|OP_Xmem
block|,
name|OP_DST
block|}
block|,
name|FL_PAR
block|,
literal|0
block|,
literal|0
block|,
literal|"macr"
block|,
block|{
name|OP_Ymem
block|,
name|OPT
operator||
name|OP_RND
block|}
block|,}
block|,
block|{
literal|"ld"
block|,
literal|1
block|,
literal|1
block|,
literal|2
block|,
literal|0xAC00
block|,
literal|0xFE00
block|,
block|{
name|OP_Xmem
block|,
name|OP_DST
block|}
block|,
name|FL_PAR
block|,
literal|0
block|,
literal|0
block|,
literal|"mas"
block|,
block|{
name|OP_Ymem
block|,
name|OPT
operator||
name|OP_RND
block|}
block|,}
block|,
block|{
literal|"ld"
block|,
literal|1
block|,
literal|1
block|,
literal|2
block|,
literal|0xAE00
block|,
literal|0xFE00
block|,
block|{
name|OP_Xmem
block|,
name|OP_DST
block|}
block|,
name|FL_PAR
block|,
literal|0
block|,
literal|0
block|,
literal|"masr"
block|,
block|{
name|OP_Ymem
block|,
name|OPT
operator||
name|OP_RND
block|}
block|,}
block|,
block|{
literal|"st"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0xC000
block|,
literal|0xFC00
block|,
block|{
name|OP_SRC
block|,
name|OP_Ymem
block|}
block|,
name|FL_PAR
block|,
literal|0
block|,
literal|0
block|,
literal|"add"
block|,
block|{
name|OP_Xmem
block|,
name|OP_DST
block|}
block|, }
block|,
block|{
literal|"st"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0xC800
block|,
literal|0xFC00
block|,
block|{
name|OP_SRC
block|,
name|OP_Ymem
block|}
block|,
name|FL_PAR
block|,
literal|0
block|,
literal|0
block|,
literal|"ld"
block|,
block|{
name|OP_Xmem
block|,
name|OP_DST
block|}
block|, }
block|,
block|{
literal|"st"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0xE400
block|,
literal|0xFC00
block|,
block|{
name|OP_SRC
block|,
name|OP_Ymem
block|}
block|,
name|FL_PAR
block|,
literal|0
block|,
literal|0
block|,
literal|"ld"
block|,
block|{
name|OP_Xmem
block|,
name|OP_T
block|}
block|, }
block|,
block|{
literal|"st"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0xD000
block|,
literal|0xFC00
block|,
block|{
name|OP_SRC
block|,
name|OP_Ymem
block|}
block|,
name|FL_PAR
block|,
literal|0
block|,
literal|0
block|,
literal|"mac"
block|,
block|{
name|OP_Xmem
block|,
name|OP_DST
block|}
block|, }
block|,
block|{
literal|"st"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0xD400
block|,
literal|0xFC00
block|,
block|{
name|OP_SRC
block|,
name|OP_Ymem
block|}
block|,
name|FL_PAR
block|,
literal|0
block|,
literal|0
block|,
literal|"macr"
block|,
block|{
name|OP_Xmem
block|,
name|OP_DST
block|}
block|, }
block|,
block|{
literal|"st"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0xD800
block|,
literal|0xFC00
block|,
block|{
name|OP_SRC
block|,
name|OP_Ymem
block|}
block|,
name|FL_PAR
block|,
literal|0
block|,
literal|0
block|,
literal|"mas"
block|,
block|{
name|OP_Xmem
block|,
name|OP_DST
block|}
block|, }
block|,
block|{
literal|"st"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0xDC00
block|,
literal|0xFC00
block|,
block|{
name|OP_SRC
block|,
name|OP_Ymem
block|}
block|,
name|FL_PAR
block|,
literal|0
block|,
literal|0
block|,
literal|"masr"
block|,
block|{
name|OP_Xmem
block|,
name|OP_DST
block|}
block|, }
block|,
block|{
literal|"st"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0xCC00
block|,
literal|0xFC00
block|,
block|{
name|OP_SRC
block|,
name|OP_Ymem
block|}
block|,
name|FL_PAR
block|,
literal|0
block|,
literal|0
block|,
literal|"mpy"
block|,
block|{
name|OP_Xmem
block|,
name|OP_DST
block|}
block|, }
block|,
block|{
literal|"st"
block|,
literal|1
block|,
literal|2
block|,
literal|2
block|,
literal|0xC400
block|,
literal|0xFC00
block|,
block|{
name|OP_SRC
block|,
name|OP_Ymem
block|}
block|,
name|FL_PAR
block|,
literal|0
block|,
literal|0
block|,
literal|"sub"
block|,
block|{
name|OP_Xmem
block|,
name|OP_DST
block|}
block|, }
block|,
block|{
name|NULL
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
literal|0
block|,
name|REST
block|}
block|, }
decl_stmt|;
end_decl_stmt

end_unit

