#ifndef CRG_BASE_ADDR
#define CRG_BASE_ADDR 0x31400000


#define ADDR_CRG_CORE_CLK_SELECTION                    ( 0x0000 )
#define ADDR_CRG_CORE_CLOCK_ENABLE                     ( 0x0004 )
#define ADDR_CRG_OTHER_CLOCK_CONTROL                   ( 0x0008 )
#define ADDR_CRG_CLOCK_DIVIDE_VALUE_0                  ( 0x000c )
#define ADDR_CRG_CLOCK_DIVIDE_VALUE_1                  ( 0x0010 )
#define ADDR_CRG_CLOCK_DIVIDE_VALUE_UPDATE             ( 0x0014 )
#define ADDR_CRG_SOFT_RESET                            ( 0x1000 )
#define ADDR_CRG_MASTER_PORT_ARBITRATION_CONTROL       ( 0x2000 )
#define ADDR_CRG_MEMORY_DEEP_SLEEP_MODE_CONTROL        ( 0x3000 )
#define ADDR_CRG_TEST_MODE_AND_OTHER_CONTROL           ( 0x3004 )
#define ADDR_CRG_AXI_PROT_CONTROL_0                    ( 0x4000 )
#define ADDR_CRG_AXI_PROT_CONTROL_1                    ( 0x4004 )
#define ADDR_CRG_SECURE_MODE_CONTROL                   ( 0x4008 )
#define ADDR_CRG_GFX_CONTROL_REGISTER                  ( 0x5000 )
#define ADDR_CRG_GFX_STATUS_REGISTER                   ( 0x5004 )
#define ADDR_CRG_GPIO_PPU_CONTROL                      ( 0x6000 )
#define ADDR_CRG_GPIO_PPD_CONTROL                      ( 0x6004 )
#define ADDR_CRG_SECURE_INTERRUPT_PENDING_REGISTER     ( 0xf000 )
#define ADDR_CRG_SECURE_INTERRUPT_MASK_REGISTER        ( 0xf004 )
#define ADDR_CRG_SECURE_INTERRUPT_MODE                 ( 0xf008 )
#define ADDR_CRG_NON_SECURE_INTERRUPT_PENDING_REGISTER ( 0xf800 )
#define ADDR_CRG_NON_SECURE_INTERRUPT_MASK_REGISTER    ( 0xf804 )

/* crg_core_clk_selection */
#define CRG_CORE_CLK_SEL_START                         (1)
#define CRG_CORE_CLK_SEL_END                           (0)
#define CRG_GFX_CORE_CLK_SEL_START                     (3)
#define CRG_GFX_CORE_CLK_SEL_END                       (2)

/* crg_core_clock_enable */
#define CRG_VSCL0_CLK_ENABLE_START                     (0)
#define CRG_VSCL0_CLK_ENABLE_END                       (0)
#define CRG_VSCL1_CLK_ENABLE_START                     (1)
#define CRG_VSCL1_CLK_ENABLE_END                       (1)
#define CRG_VDMA_CLK_ENABLE_START                      (2)
#define CRG_VDMA_CLK_ENABLE_END                        (2)
#define CRG_MXD_CLK_ENABLE_START                       (3)
#define CRG_MXD_CLK_ENABLE_END                         (3)
#define CRG_CABC_CLK_ENABLE_START                      (4)
#define CRG_CABC_CLK_ENABLE_END                        (4)
#define CRG_FORMATTER_CLK_ENABLE_START                 (5)
#define CRG_FORMATTER_CLK_ENABLE_END                   (5)
#define CRG_GDMA0_CLK_ENABLE_START                     (6)
#define CRG_GDMA0_CLK_ENABLE_END                       (6)
#define CRG_GDMA1_CLK_ENABLE_START                     (7)
#define CRG_GDMA1_CLK_ENABLE_END                       (7)
#define CRG_GDMA2_CLK_ENABLE_START                     (8)
#define CRG_GDMA2_CLK_ENABLE_END                       (8)
#define CRG_OVERLAY_CLK_ENABLE_START                   (9)
#define CRG_OVERLAY_CLK_ENABLE_END                     (9)
#define CRG_GSCL_CLK_ENABLE_START                      (10)
#define CRG_GSCL_CLK_ENABLE_END                        (10)
#define CRG_ROTATOR_CLK_ENABLE_START                   (11)
#define CRG_ROTATOR_CLK_ENABLE_END                     (11)
#define CRG_SYNC_GEN_CLK_ENABLE_START                  (12)
#define CRG_SYNC_GEN_CLK_ENABLE_END                    (12)
#define CRG_DIP0_CLK_ENABLE_START                      (13)
#define CRG_DIP0_CLK_ENABLE_END                        (13)
#define CRG_MIPI0_CLK_ENABLE_START                     (14)
#define CRG_MIPI0_CLK_ENABLE_END                       (14)
#define CRG_DIP1_CLK_ENABLE_START                      (15)
#define CRG_DIP1_CLK_ENABLE_END                        (15)
#define CRG_MIPI1_CLK_ENABLE_START                     (16)
#define CRG_MIPI1_CLK_ENABLE_END                       (16)
#define CRG_GFX0_CLK_ENABLE_START                      (17)
#define CRG_GFX0_CLK_ENABLE_END                        (17)
#define CRG_GFX1_CLK_ENABLE_START                      (18)
#define CRG_GFX1_CLK_ENABLE_END                        (18)
#define CRG_DIP2_CLK_ENABLE_START                      (19)
#define CRG_DIP2_CLK_ENABLE_END                        (19)
#define CRG_HDMI_CLK_ENABLE_START                      (20)
#define CRG_HDMI_CLK_ENABLE_END                        (20)

/* crg_other_clock_control */
#define CRG_DISP0_CLK_SELECTION_START                  (1)
#define CRG_DISP0_CLK_SELECTION_END                    (0)
#define CRG_DISP1_CLK_SELECTION_START                  (3)
#define CRG_DISP1_CLK_SELECTION_END                    (2)
#define CRG_HDMI_CLK_SELECTION_START                   (5)
#define CRG_HDMI_CLK_SELECTION_END                     (4)
#define CRG_OSC_CLK_SELECTION_START                    (7)
#define CRG_OSC_CLK_SELECTION_END                      (6)
#define CRG_CEC_CLK_SELECTION_START                    (9)
#define CRG_CEC_CLK_SELECTION_END                      (8)
#define CRG_TX_CLK_ESC_SELECTION_START                 (11)
#define CRG_TX_CLK_ESC_SELECTION_END                   (10)
#define CRG_DISP0_CLK_ENABLE_START                     (16)
#define CRG_DISP0_CLK_ENABLE_END                       (16)
#define CRG_DISP1_CLK_ENABLE_START                     (17)
#define CRG_DISP1_CLK_ENABLE_END                       (17)
#define CRG_HDMI_DISP_CLK_ENABLE_START                 (18)
#define CRG_HDMI_DISP_CLK_ENABLE_END                   (18)
#define CRG_DPHY0_OSC_CLK_ENABLE_START                 (19)
#define CRG_DPHY0_OSC_CLK_ENABLE_END                   (19)
#define CRG_DPHY1_OSC_CLK_ENABLE_START                 (20)
#define CRG_DPHY1_OSC_CLK_ENABLE_END                   (20)
#define CRG_SFR_CLK_ENABLE_START                       (21)
#define CRG_SFR_CLK_ENABLE_END                         (21)
#define CRG_CEC_CLK_ENABLE_START                       (22)
#define CRG_CEC_CLK_ENABLE_END                         (22)
#define CRG_TX_CLK_ESC0_ENABLE_START                   (23)
#define CRG_TX_CLK_ESC0_ENABLE_END                     (23)
#define CRG_TX_CLK_ESC1_ENABLE_START                   (24)
#define CRG_TX_CLK_ESC1_ENABLE_END                     (24)
#define CRG_PARALLEL_LCD_TEST_MODE_START               (31)
#define CRG_PARALLEL_LCD_TEST_MODE_END                 (31)

/* crg_clock_divide_value_0 */
#define CRG_TX_CLK_ESC_DIVIDE_START                    (7)
#define CRG_TX_CLK_ESC_DIVIDE_END                      (0)
#define CRG_DISP0_CLK_DIVIDE_START                     (15)
#define CRG_DISP0_CLK_DIVIDE_END                       (8)
#define CRG_DISP1_CLK_DIVIDE_START                     (23)
#define CRG_DISP1_CLK_DIVIDE_END                       (16)
#define CRG_HDMI_CLK_DIVIDE_START                      (31)
#define CRG_HDMI_CLK_DIVIDE_END                        (24)

/* crg_clock_divide_value_1 */
#define CRG_GFX_CLK_ESC_DIVIDE_START                   (7)
#define CRG_GFX_CLK_ESC_DIVIDE_END                     (0)

/* crg_clock_divide_value_update */
#define CRG_CORE_CLK_DIV_UPDATE_START                  (0)
#define CRG_CORE_CLK_DIV_UPDATE_END                    (0)
#define CRG_GFX_CLK_DIV_UPDATE_START                   (1)
#define CRG_GFX_CLK_DIV_UPDATE_END                     (1)
#define CRG_DISP0_CLK_DIV_UPDATE_START                 (2)
#define CRG_DISP0_CLK_DIV_UPDATE_END                   (2)
#define CRG_DISP1_CLK_DIV_UPDATE_START                 (3)
#define CRG_DISP1_CLK_DIV_UPDATE_END                   (3)
#define CRG_HDMI_CLK_DIV_UPDATE_START                  (4)
#define CRG_HDMI_CLK_DIV_UPDATE_END                    (4)
#define CRG_DPHY_OSC_CLK_DIV_UPDATE_START              (5)
#define CRG_DPHY_OSC_CLK_DIV_UPDATE_END                (5)
#define CRG_TX_CLK_ESC_DIV_UPDATE_START                (6)
#define CRG_TX_CLK_ESC_DIV_UPDATE_END                  (6)
#define CRG_CEC_CLK_DIV_UPDATE_START                   (7)
#define CRG_CEC_CLK_DIV_UPDATE_END                     (7)

/* crg_soft_reset */
#define CRG_VSCL0_RESET_START                          (0)
#define CRG_VSCL0_RESET_END                            (0)
#define CRG_VSCL1_RESET_START                          (1)
#define CRG_VSCL1_RESET_END                            (1)
#define CRG_VDMA_RESET_START                           (2)
#define CRG_VDMA_RESET_END                             (2)
#define CRG_MXD_RESET_START                            (3)
#define CRG_MXD_RESET_END                              (3)
#define CRG_CABC_RESET_START                           (4)
#define CRG_CABC_RESET_END                             (4)
#define CRG_FORMTTER_RESET_START                       (5)
#define CRG_FORMTTER_RESET_END                         (5)
#define CRG_GDMA0_RESET_START                          (6)
#define CRG_GDMA0_RESET_END                            (6)
#define CRG_GDMA1_RESET_START                          (7)
#define CRG_GDMA1_RESET_END                            (7)
#define CRG_GDMA2_RESET_START                          (8)
#define CRG_GDMA2_RESET_END                            (8)
#define CRG_OVERLAY_RESET_START                        (9)
#define CRG_OVERLAY_RESET_END                          (9)
#define CRG_GSCL_RESET_START                           (10)
#define CRG_GSCL_RESET_END                             (10)
#define CRG_ROTATOR_RESET_START                        (11)
#define CRG_ROTATOR_RESET_END                          (11)
#define CRG_SYNC_GEN_RESET_START                       (12)
#define CRG_SYNC_GEN_RESET_END                         (12)
#define CRG_DIP0_RESET_START                           (13)
#define CRG_DIP0_RESET_END                             (13)
#define CRG_MIPI0_RESET_START                          (14)
#define CRG_MIPI0_RESET_END                            (14)
#define CRG_DIP1_RESET_START                           (15)
#define CRG_DIP1_RESET_END                             (15)
#define CRG_MIPI1_RESET_START                          (16)
#define CRG_MIPI1_RESET_END                            (16)
#define CRG_GFX0_RESET_START                           (17)
#define CRG_GFX0_RESET_END                             (17)
#define CRG_GFX1_RESET_START                           (18)
#define CRG_GFX1_RESET_END                             (18)
#define CRG_DIP2_RESET_START                           (19)
#define CRG_DIP2_RESET_END                             (19)
#define CRG_HDMI_RESET_START                           (20)
#define CRG_HDMI_RESET_END                             (20)

/* crg_master_port_arbitration_control */
#define CRG_BMI0_ARBITRATION_START                     (0)
#define CRG_BMI0_ARBITRATION_END                       (0)
#define CRG_BMI1_ARBITRATION_START                     (1)
#define CRG_BMI1_ARBITRATION_END                       (1)
#define CRG_BMI2_ARBITRATION_START                     (2)
#define CRG_BMI2_ARBITRATION_END                       (2)
#define CRG_BMI3_ARBITRATION_START                     (3)
#define CRG_BMI3_ARBITRATION_END                       (3)
#define CRG_BMI4_ARBITRATION_START                     (4)
#define CRG_BMI4_ARBITRATION_END                       (4)
#define CRG_BMI5_ARBITRATION_START                     (5)
#define CRG_BMI5_ARBITRATION_END                       (5)

/* crg_memory_deep_sleep_mode_control */
#define CRG_DEEP_SLEEP_FOR_POWER_DOMAIN_1_START        (0)
#define CRG_DEEP_SLEEP_FOR_POWER_DOMAIN_1_END          (0)
#define CRG_DEEP_SLEEP_FOR_POWER_DOMAIN_2_START        (1)
#define CRG_DEEP_SLEEP_FOR_POWER_DOMAIN_2_END          (1)
#define CRG_DEEP_SLEEP_FOR_POWER_DOMAIN_3_START        (2)
#define CRG_DEEP_SLEEP_FOR_POWER_DOMAIN_3_END          (2)
#define CRG_DEEP_SLEEP_FOR_POWER_DOMAIN_4_START        (3)
#define CRG_DEEP_SLEEP_FOR_POWER_DOMAIN_4_END          (3)
#define CRG_DEEP_SLEEP_FOR_POWER_DOMAIN_5_START        (4)
#define CRG_DEEP_SLEEP_FOR_POWER_DOMAIN_5_END          (4)
#define CRG_DEEP_SLEEP_FOR_POWER_DOMAIN_6_START        (5)
#define CRG_DEEP_SLEEP_FOR_POWER_DOMAIN_6_END          (5)
#define CRG_HDMI_MEM_RM_CTRL_START                     (11)
#define CRG_HDMI_MEM_RM_CTRL_END                       (8)
#define CRG_HDMI_MEM_LS_CTRL_START                     (12)
#define CRG_HDMI_MEM_LS_CTRL_END                       (12)
#define CRG_HDMI_SHUT_DOWN_MODE_START                  (16)
#define CRG_HDMI_SHUT_DOWN_MODE_END                    (16)
#define CRG_HDMI_SLEEP_MODE_START                      (17)
#define CRG_HDMI_SLEEP_MODE_END                        (17)
#define CRG_DIP0_SLEEP_MODE_START                      (18)
#define CRG_DIP0_SLEEP_MODE_END                        (18)
#define CRG_DIP1_SLEEP_MODE_START                      (19)
#define CRG_DIP1_SLEEP_MODE_END                        (19)

/* crg_test_mode_and_other_control */
#define CRG_NIU_WRAPPER_0_TEST_MODE_START              (0)
#define CRG_NIU_WRAPPER_0_TEST_MODE_END                (0)
#define CRG_NIU_WRAPPER_1_TEST_MODE_START              (1)
#define CRG_NIU_WRAPPER_1_TEST_MODE_END                (1)
#define CRG_NIU_WRAPPER_2_TEST_MODE_START              (2)
#define CRG_NIU_WRAPPER_2_TEST_MODE_END                (2)
#define CRG_NIU_WRAPPER_3_TEST_MODE_START              (3)
#define CRG_NIU_WRAPPER_3_TEST_MODE_END                (3)
#define CRG_DPHY0_FORCE_PLL_START                      (8)
#define CRG_DPHY0_FORCE_PLL_END                        (8)
#define CRG_DPHY1_FORCE_PLL_START                      (9)
#define CRG_DPHY1_FORCE_PLL_END                        (9)

/* crg_axi_prot_control_0 */
#define CRG_BMI0_AXI_PROT_CONTROL_START                (2)
#define CRG_BMI0_AXI_PROT_CONTROL_END                  (0)
#define CRG_BMI1_AXI_PROT_CONTROL_START                (6)
#define CRG_BMI1_AXI_PROT_CONTROL_END                  (4)
#define CRG_BMI2_AXI_PROT_CONTROL_START                (10)
#define CRG_BMI2_AXI_PROT_CONTROL_END                  (8)
#define CRG_BMI3_AXI_PROT_CONTROL_START                (14)
#define CRG_BMI3_AXI_PROT_CONTROL_END                  (12)
#define CRG_BMI4_AXI_PROT_CONTROL_START                (18)
#define CRG_BMI4_AXI_PROT_CONTROL_END                  (16)
#define CRG_BMI5_AXI_PROT_CONTROL_START                (22)
#define CRG_BMI5_AXI_PROT_CONTROL_END                  (20)
#define CRG_BMI6_AXI_PROT_CONTROL_START                (26)
#define CRG_BMI6_AXI_PROT_CONTROL_END                  (24)
#define CRG_BMI7_AXI_PROT_CONTROL_START                (30)
#define CRG_BMI7_AXI_PROT_CONTROL_END                  (28)

/* crg_axi_prot_control_1 */
#define CRG_BMI8_AXI_PROT_CONTROL_START                (2)
#define CRG_BMI8_AXI_PROT_CONTROL_END                  (0)
#define CRG_BMI9_AXI_PROT_CONTROL_START                (6)
#define CRG_BMI9_AXI_PROT_CONTROL_END                  (4)
#define CRG_BMI10_AXI_PROT_CONTROL_START               (10)
#define CRG_BMI10_AXI_PROT_CONTROL_END                 (8)

/* crg_secure_mode_control */
#define CRG_VSCL0_SECURE_MODE_START                    (0)
#define CRG_VSCL0_SECURE_MODE_END                      (0)
#define CRG_VSCL1_SECURE_MODE_START                    (1)
#define CRG_VSCL1_SECURE_MODE_END                      (1)
#define CRG_VDMA_SECURE_MODE_START                     (2)
#define CRG_VDMA_SECURE_MODE_END                       (2)
#define CRG_XD_SECURE_MODE_START                       (3)
#define CRG_XD_SECURE_MODE_END                         (3)
#define CRG_FORMTTER_SECURE_MODE_START                 (4)
#define CRG_FORMTTER_SECURE_MODE_END                   (4)
#define CRG_GDMA0_SECURE_MODE_START                    (5)
#define CRG_GDMA0_SECURE_MODE_END                      (5)
#define CRG_GDMA1_SECURE_MODE_START                    (6)
#define CRG_GDMA1_SECURE_MODE_END                      (6)
#define CRG_GDMA2_SECURE_MODE_START                    (7)
#define CRG_GDMA2_SECURE_MODE_END                      (7)
#define CRG_OVERLAY0_SECURE_MODE_START                 (8)
#define CRG_OVERLAY0_SECURE_MODE_END                   (8)
#define CRG_OVERLAY1_SECURE_MODE_START                 (9)
#define CRG_OVERLAY1_SECURE_MODE_END                   (9)
#define CRG_OVERLAY2_SECURE_MODE_START                 (10)
#define CRG_OVERLAY2_SECURE_MODE_END                   (10)
#define CRG_CABC_SECURE_MODE_START                     (11)
#define CRG_CABC_SECURE_MODE_END                       (11)
#define CRG_GSCL_SECURE_MODE_START                     (12)
#define CRG_GSCL_SECURE_MODE_END                       (12)
#define CRG_ROTATOR_SECURE_MODE_START                  (13)
#define CRG_ROTATOR_SECURE_MODE_END                    (13)
#define CRG_SYNC_GEN_SECURE_MODE_START                 (14)
#define CRG_SYNC_GEN_SECURE_MODE_END                   (14)
#define CRG_DIP0_SECURE_MODE_START                     (15)
#define CRG_DIP0_SECURE_MODE_END                       (15)
#define CRG_MIPI0_SECURE_MODE_START                    (16)
#define CRG_MIPI0_SECURE_MODE_END                      (16)
#define CRG_DIP1_SECURE_MODE_START                     (17)
#define CRG_DIP1_SECURE_MODE_END                       (17)
#define CRG_MIPI1_SECURE_MODE_START                    (18)
#define CRG_MIPI1_SECURE_MODE_END                      (18)
#define CRG_GFX0_SECURE_MODE_START                     (19)
#define CRG_GFX0_SECURE_MODE_END                       (19)
#define CRG_GFX1_SECURE_MODE_START                     (20)
#define CRG_GFX1_SECURE_MODE_END                       (20)
#define CRG_DIP2_SECURE_MODE_START                     (21)
#define CRG_DIP2_SECURE_MODE_END                       (21)
#define CRG_HDMI_SECURE_MODE_START                     (22)
#define CRG_HDMI_SECURE_MODE_END                       (22)

/* crg_gfx_control_register */
#define CRG_GFX0_FLUSH_ENABLE_START                    (0)
#define CRG_GFX0_FLUSH_ENABLE_END                      (0)
#define CRG_GFX1_FLUSH_ENABLE_START                    (1)
#define CRG_GFX1_FLUSH_ENABLE_END                      (1)

/* crg_gfx_status_register */
#define CRG_GFX0_FLUSH_DONE_START                      (0)
#define CRG_GFX0_FLUSH_DONE_END                        (0)
#define CRG_GFX1_FLUSH_DONE_START                      (1)
#define CRG_GFX1_FLUSH_DONE_END                        (1)

/* crg_gpio_ppu_control */
#define CRG_PPU_FOR_GPIO_PAD_0_START                   (0)
#define CRG_PPU_FOR_GPIO_PAD_0_END                     (0)
#define CRG_PPU_FOR_GPIO_PAD_1_START                   (1)
#define CRG_PPU_FOR_GPIO_PAD_1_END                     (1)
#define CRG_PPU_FOR_GPIO_PAD_2_START                   (2)
#define CRG_PPU_FOR_GPIO_PAD_2_END                     (2)
#define CRG_PPU_FOR_GPIO_PAD_3_START                   (3)
#define CRG_PPU_FOR_GPIO_PAD_3_END                     (3)
#define CRG_PPU_FOR_GPIO_PAD_4_START                   (4)
#define CRG_PPU_FOR_GPIO_PAD_4_END                     (4)
#define CRG_PPU_FOR_GPIO_PAD_5_START                   (5)
#define CRG_PPU_FOR_GPIO_PAD_5_END                     (5)
#define CRG_PPU_FOR_GPIO_PAD_6_START                   (6)
#define CRG_PPU_FOR_GPIO_PAD_6_END                     (6)
#define CRG_PPU_FOR_GPIO_PAD_7_START                   (7)
#define CRG_PPU_FOR_GPIO_PAD_7_END                     (7)
#define CRG_PPU_FOR_GPIO_PAD_8_START                   (8)
#define CRG_PPU_FOR_GPIO_PAD_8_END                     (8)
#define CRG_PPU_FOR_GPIO_PAD_9_START                   (9)
#define CRG_PPU_FOR_GPIO_PAD_9_END                     (9)
#define CRG_PPU_FOR_GPIO_PAD_10_START                  (10)
#define CRG_PPU_FOR_GPIO_PAD_10_END                    (10)
#define CRG_PPU_FOR_GPIO_PAD_11_START                  (11)
#define CRG_PPU_FOR_GPIO_PAD_11_END                    (11)
#define CRG_PPU_FOR_GPIO_PAD_12_START                  (12)
#define CRG_PPU_FOR_GPIO_PAD_12_END                    (12)
#define CRG_PPU_FOR_GPIO_PAD_13_START                  (13)
#define CRG_PPU_FOR_GPIO_PAD_13_END                    (13)
#define CRG_PPU_FOR_GPIO_PAD_14_START                  (14)
#define CRG_PPU_FOR_GPIO_PAD_14_END                    (14)
#define CRG_PPU_FOR_GPIO_PAD_15_START                  (15)
#define CRG_PPU_FOR_GPIO_PAD_15_END                    (15)
#define CRG_PPU_FOR_GPIO_PAD_16_START                  (16)
#define CRG_PPU_FOR_GPIO_PAD_16_END                    (16)
#define CRG_PPU_FOR_GPIO_PAD_17_START                  (17)
#define CRG_PPU_FOR_GPIO_PAD_17_END                    (17)
#define CRG_PPU_FOR_GPIO_PAD_18_START                  (18)
#define CRG_PPU_FOR_GPIO_PAD_18_END                    (18)
#define CRG_PPU_FOR_GPIO_PAD_19_START                  (19)
#define CRG_PPU_FOR_GPIO_PAD_19_END                    (19)
#define CRG_PPU_FOR_GPIO_PAD_20_START                  (20)
#define CRG_PPU_FOR_GPIO_PAD_20_END                    (20)
#define CRG_PPU_FOR_GPIO_PAD_21_START                  (21)
#define CRG_PPU_FOR_GPIO_PAD_21_END                    (21)
#define CRG_PPU_FOR_GPIO_PAD_22_START                  (22)
#define CRG_PPU_FOR_GPIO_PAD_22_END                    (22)
#define CRG_PPU_FOR_GPIO_PAD_23_START                  (23)
#define CRG_PPU_FOR_GPIO_PAD_23_END                    (23)
#define CRG_PPU_FOR_GPIO_PAD_24_START                  (24)
#define CRG_PPU_FOR_GPIO_PAD_24_END                    (24)
#define CRG_PPU_FOR_GPIO_PAD_25_START                  (25)
#define CRG_PPU_FOR_GPIO_PAD_25_END                    (25)
#define CRG_PPU_FOR_GPIO_PAD_26_START                  (26)
#define CRG_PPU_FOR_GPIO_PAD_26_END                    (26)
#define CRG_PPU_FOR_GPIO_PAD_27_START                  (27)
#define CRG_PPU_FOR_GPIO_PAD_27_END                    (27)
#define CRG_PPU_FOR_GPIO_PAD_28_START                  (28)
#define CRG_PPU_FOR_GPIO_PAD_28_END                    (28)
#define CRG_PPU_FOR_GPIO_PAD_29_START                  (29)
#define CRG_PPU_FOR_GPIO_PAD_29_END                    (29)
#define CRG_PPU_FOR_GPIO_PAD_30_START                  (30)
#define CRG_PPU_FOR_GPIO_PAD_30_END                    (30)
#define CRG_PPU_FOR_GPIO_PAD_31_START                  (31)
#define CRG_PPU_FOR_GPIO_PAD_31_END                    (31)

/* crg_gpio_ppd_control */
#define CRG_PPD_FOR_GPIO_PAD_0_START                   (0)
#define CRG_PPD_FOR_GPIO_PAD_0_END                     (0)
#define CRG_PPD_FOR_GPIO_PAD_1_START                   (1)
#define CRG_PPD_FOR_GPIO_PAD_1_END                     (1)
#define CRG_PPD_FOR_GPIO_PAD_2_START                   (2)
#define CRG_PPD_FOR_GPIO_PAD_2_END                     (2)
#define CRG_PPD_FOR_GPIO_PAD_3_START                   (3)
#define CRG_PPD_FOR_GPIO_PAD_3_END                     (3)
#define CRG_PPD_FOR_GPIO_PAD_4_START                   (4)
#define CRG_PPD_FOR_GPIO_PAD_4_END                     (4)
#define CRG_PPD_FOR_GPIO_PAD_5_START                   (5)
#define CRG_PPD_FOR_GPIO_PAD_5_END                     (5)
#define CRG_PPD_FOR_GPIO_PAD_6_START                   (6)
#define CRG_PPD_FOR_GPIO_PAD_6_END                     (6)
#define CRG_PPD_FOR_GPIO_PAD_7_START                   (7)
#define CRG_PPD_FOR_GPIO_PAD_7_END                     (7)
#define CRG_PPD_FOR_GPIO_PAD_8_START                   (8)
#define CRG_PPD_FOR_GPIO_PAD_8_END                     (8)
#define CRG_PPD_FOR_GPIO_PAD_9_START                   (9)
#define CRG_PPD_FOR_GPIO_PAD_9_END                     (9)
#define CRG_PPD_FOR_GPIO_PAD_10_START                  (10)
#define CRG_PPD_FOR_GPIO_PAD_10_END                    (10)
#define CRG_PPD_FOR_GPIO_PAD_11_START                  (11)
#define CRG_PPD_FOR_GPIO_PAD_11_END                    (11)
#define CRG_PPD_FOR_GPIO_PAD_12_START                  (12)
#define CRG_PPD_FOR_GPIO_PAD_12_END                    (12)
#define CRG_PPD_FOR_GPIO_PAD_13_START                  (13)
#define CRG_PPD_FOR_GPIO_PAD_13_END                    (13)
#define CRG_PPD_FOR_GPIO_PAD_14_START                  (14)
#define CRG_PPD_FOR_GPIO_PAD_14_END                    (14)
#define CRG_PPD_FOR_GPIO_PAD_15_START                  (15)
#define CRG_PPD_FOR_GPIO_PAD_15_END                    (15)
#define CRG_PPD_FOR_GPIO_PAD_16_START                  (16)
#define CRG_PPD_FOR_GPIO_PAD_16_END                    (16)
#define CRG_PPD_FOR_GPIO_PAD_17_START                  (17)
#define CRG_PPD_FOR_GPIO_PAD_17_END                    (17)
#define CRG_PPD_FOR_GPIO_PAD_18_START                  (18)
#define CRG_PPD_FOR_GPIO_PAD_18_END                    (18)
#define CRG_PPD_FOR_GPIO_PAD_19_START                  (19)
#define CRG_PPD_FOR_GPIO_PAD_19_END                    (19)
#define CRG_PPD_FOR_GPIO_PAD_20_START                  (20)
#define CRG_PPD_FOR_GPIO_PAD_20_END                    (20)
#define CRG_PPD_FOR_GPIO_PAD_21_START                  (21)
#define CRG_PPD_FOR_GPIO_PAD_21_END                    (21)
#define CRG_PPD_FOR_GPIO_PAD_22_START                  (22)
#define CRG_PPD_FOR_GPIO_PAD_22_END                    (22)
#define CRG_PPD_FOR_GPIO_PAD_23_START                  (23)
#define CRG_PPD_FOR_GPIO_PAD_23_END                    (23)
#define CRG_PPD_FOR_GPIO_PAD_24_START                  (24)
#define CRG_PPD_FOR_GPIO_PAD_24_END                    (24)
#define CRG_PPD_FOR_GPIO_PAD_25_START                  (25)
#define CRG_PPD_FOR_GPIO_PAD_25_END                    (25)
#define CRG_PPD_FOR_GPIO_PAD_26_START                  (26)
#define CRG_PPD_FOR_GPIO_PAD_26_END                    (26)
#define CRG_PPD_FOR_GPIO_PAD_27_START                  (27)
#define CRG_PPD_FOR_GPIO_PAD_27_END                    (27)
#define CRG_PPD_FOR_GPIO_PAD_28_START                  (28)
#define CRG_PPD_FOR_GPIO_PAD_28_END                    (28)
#define CRG_PPD_FOR_GPIO_PAD_29_START                  (29)
#define CRG_PPD_FOR_GPIO_PAD_29_END                    (29)
#define CRG_PPD_FOR_GPIO_PAD_30_START                  (30)
#define CRG_PPD_FOR_GPIO_PAD_30_END                    (30)
#define CRG_PPD_FOR_GPIO_PAD_31_START                  (31)
#define CRG_PPD_FOR_GPIO_PAD_31_END                    (31)

/* crg_secure_interrupt_pending_register */
#define CRG_VSYNC_MIPI0_INTERRUPT_START                (0)
#define CRG_VSYNC_MIPI0_INTERRUPT_END                  (0)
#define CRG_VSYNC_MIPI1_INTERRUPT_START                (1)
#define CRG_VSYNC_MIPI1_INTERRUPT_END                  (1)
#define CRG_VSYNC_HDMI_INTERRUPT_START                 (2)
#define CRG_VSYNC_HDMI_INTERRUPT_END                   (2)
#define CRG_FMT_INTERRUPT_START                        (3)
#define CRG_FMT_INTERRUPT_END                          (3)
#define CRG_XD_INTERRUPT_START                         (4)
#define CRG_XD_INTERRUPT_END                           (4)
#define CRG_RTT_INTERRUPT_START                        (5)
#define CRG_RTT_INTERRUPT_END                          (5)
#define CRG_DIP0_INTERRUPT_START                       (6)
#define CRG_DIP0_INTERRUPT_END                         (6)
#define CRG_MIPI0_INTERRUPT_START                      (7)
#define CRG_MIPI0_INTERRUPT_END                        (7)
#define CRG_DIP1_INTERRUPT_START                       (8)
#define CRG_DIP1_INTERRUPT_END                         (8)
#define CRG_MIPI1_INTERRUPT_START                      (9)
#define CRG_MIPI1_INTERRUPT_END                        (9)
#define CRG_DIP2_INTERRUPT_START                       (10)
#define CRG_DIP2_INTERRUPT_END                         (10)
#define CRG_HDMI_INTERRUPT_START                       (11)
#define CRG_HDMI_INTERRUPT_END                         (11)
#define CRG_HDMI_WAKEUP_INTERRUPT_START                (12)
#define CRG_HDMI_WAKEUP_INTERRUPT_END                  (12)
#define CRG_CABC0_INTERRUPT_START                      (13)
#define CRG_CABC0_INTERRUPT_END                        (13)
#define CRG_CABC1_INTERRUPT_START                      (14)
#define CRG_CABC1_INTERRUPT_END                        (14)

/* crg_secure_interrupt_mask_register */
#define CRG_VSYNC_MIPI0_INTERRUPT_MASK_START           (0)
#define CRG_VSYNC_MIPI0_INTERRUPT_MASK_END             (0)
#define CRG_VSYNC_MIPI1_INTERRUPT_MASK_START           (1)
#define CRG_VSYNC_MIPI1_INTERRUPT_MASK_END             (1)
#define CRG_VSYNC_HDMI_INTERRUPT_MASK_START            (2)
#define CRG_VSYNC_HDMI_INTERRUPT_MASK_END              (2)
#define CRG_FMT_INTERRUPT_MASK_START                   (3)
#define CRG_FMT_INTERRUPT_MASK_END                     (3)
#define CRG_XD_INTERRUPT_MASK_START                    (4)
#define CRG_XD_INTERRUPT_MASK_END                      (4)
#define CRG_RTT_INTERRUPT_MASK_START                   (5)
#define CRG_RTT_INTERRUPT_MASK_END                     (5)
#define CRG_DIP0_INTERRUPT_MASK_START                  (6)
#define CRG_DIP0_INTERRUPT_MASK_END                    (6)
#define CRG_MIPI0_INTERRUPT_MASK_START                 (7)
#define CRG_MIPI0_INTERRUPT_MASK_END                   (7)
#define CRG_DIP1_INTERRUPT_MASK_START                  (8)
#define CRG_DIP1_INTERRUPT_MASK_END                    (8)
#define CRG_MIPI1_INTERRUPT_MASK_START                 (9)
#define CRG_MIPI1_INTERRUPT_MASK_END                   (9)
#define CRG_DIP2_INTERRUPT_MASK_START                  (10)
#define CRG_DIP2_INTERRUPT_MASK_END                    (10)
#define CRG_HDMI_INTERRUPT_MASK_START                  (11)
#define CRG_HDMI_INTERRUPT_MASK_END                    (11)
#define CRG_HDMI_WAKEUP_INTERRUPT_MASK_START           (12)
#define CRG_HDMI_WAKEUP_INTERRUPT_MASK_END             (12)
#define CRG_CABC0_INTERRUPT_MASK_START                 (13)
#define CRG_CABC0_INTERRUPT_MASK_END                   (13)
#define CRG_CABC1_INTERRUPT_MASK_START                 (14)
#define CRG_CABC1_INTERRUPT_MASK_END                   (14)

/* crg_secure_interrupt_mode */
#define CRG_VSYNC_MIPI0_INTERRUPT_MODE_START           (0)
#define CRG_VSYNC_MIPI0_INTERRUPT_MODE_END             (0)
#define CRG_VSYNC_MIPI1_INTERRUPT_MODE_START           (1)
#define CRG_VSYNC_MIPI1_INTERRUPT_MODE_END             (1)
#define CRG_VSYNC_HDMI_INTERRUPT_MODE_START            (2)
#define CRG_VSYNC_HDMI_INTERRUPT_MODE_END              (2)
#define CRG_FMT_INTERRUPT_MODE_START                   (3)
#define CRG_FMT_INTERRUPT_MODE_END                     (3)
#define CRG_XD_INTERRUPT_MODE_START                    (4)
#define CRG_XD_INTERRUPT_MODE_END                      (4)
#define CRG_RTT_INTERRUPT_MODE_START                   (5)
#define CRG_RTT_INTERRUPT_MODE_END                     (5)
#define CRG_DIP0_INTERRUPT_MODE_START                  (6)
#define CRG_DIP0_INTERRUPT_MODE_END                    (6)
#define CRG_MIPI0_INTERRUPT_MODE_START                 (7)
#define CRG_MIPI0_INTERRUPT_MODE_END                   (7)
#define CRG_DIP1_INTERRUPT_MODE_START                  (8)
#define CRG_DIP1_INTERRUPT_MODE_END                    (8)
#define CRG_MIPI1_INTERRUPT_MODE_START                 (9)
#define CRG_MIPI1_INTERRUPT_MODE_END                   (9)
#define CRG_DIP2_INTERRUPT_MODE_START                  (10)
#define CRG_DIP2_INTERRUPT_MODE_END                    (10)
#define CRG_HDMI_INTERRUPT_MODE_START                  (11)
#define CRG_HDMI_INTERRUPT_MODE_END                    (11)
#define CRG_HDMI_WAKEUP_INTERRUPT_MODE_START           (12)
#define CRG_HDMI_WAKEUP_INTERRUPT_MODE_END             (12)
#define CRG_CABC0_INTERRUPT_MODE_START                 (13)
#define CRG_CABC0_INTERRUPT_MODE_END                   (13)
#define CRG_CABC1_INTERRUPT_MODE_START                 (14)
#define CRG_CABC1_INTERRUPT_MODE_END                   (14)

/* crg_non_secure_interrupt_pending_register */
#define CRG_VSYNC_MIPI0_INTERRUPT_START                (0)
#define CRG_VSYNC_MIPI0_INTERRUPT_END                  (0)
#define CRG_VSYNC_MIPI1_INTERRUPT_START                (1)
#define CRG_VSYNC_MIPI1_INTERRUPT_END                  (1)
#define CRG_VSYNC_HDMI_INTERRUPT_START                 (2)
#define CRG_VSYNC_HDMI_INTERRUPT_END                   (2)
#define CRG_FMT_INTERRUPT_START                        (3)
#define CRG_FMT_INTERRUPT_END                          (3)
#define CRG_XD_INTERRUPT_START                         (4)
#define CRG_XD_INTERRUPT_END                           (4)
#define CRG_RTT_INTERRUPT_START                        (5)
#define CRG_RTT_INTERRUPT_END                          (5)
#define CRG_DIP0_INTERRUPT_START                       (6)
#define CRG_DIP0_INTERRUPT_END                         (6)
#define CRG_MIPI0_INTERRUPT_START                      (7)
#define CRG_MIPI0_INTERRUPT_END                        (7)
#define CRG_DIP1_INTERRUPT_START                       (8)
#define CRG_DIP1_INTERRUPT_END                         (8)
#define CRG_MIPI1_INTERRUPT_START                      (9)
#define CRG_MIPI1_INTERRUPT_END                        (9)
#define CRG_DIP2_INTERRUPT_START                       (10)
#define CRG_DIP2_INTERRUPT_END                         (10)
#define CRG_HDMI_INTERRUPT_START                       (11)
#define CRG_HDMI_INTERRUPT_END                         (11)
#define CRG_HDMI_WAKEUP_INTERRUPT_START                (12)
#define CRG_HDMI_WAKEUP_INTERRUPT_END                  (12)
#define CRG_CABC0_INTERRUPT_START                      (13)
#define CRG_CABC0_INTERRUPT_END                        (13)
#define CRG_CABC1_INTERRUPT_START                      (14)
#define CRG_CABC1_INTERRUPT_END                        (14)

/* crg_non_secure_interrupt_mask_register */
#define CRG_VSYNC_MIPI0_INTERRUPT_MASK_START           (0)
#define CRG_VSYNC_MIPI0_INTERRUPT_MASK_END             (0)
#define CRG_VSYNC_MIPI1_INTERRUPT_MASK_START           (1)
#define CRG_VSYNC_MIPI1_INTERRUPT_MASK_END             (1)
#define CRG_VSYNC_HDMI_INTERRUPT_MASK_START            (2)
#define CRG_VSYNC_HDMI_INTERRUPT_MASK_END              (2)
#define CRG_FMT_INTERRUPT_MASK_START                   (3)
#define CRG_FMT_INTERRUPT_MASK_END                     (3)
#define CRG_XD_INTERRUPT_MASK_START                    (4)
#define CRG_XD_INTERRUPT_MASK_END                      (4)
#define CRG_RTT_INTERRUPT_MASK_START                   (5)
#define CRG_RTT_INTERRUPT_MASK_END                     (5)
#define CRG_DIP0_INTERRUPT_MASK_START                  (6)
#define CRG_DIP0_INTERRUPT_MASK_END                    (6)
#define CRG_MIPI0_INTERRUPT_MASK_START                 (7)
#define CRG_MIPI0_INTERRUPT_MASK_END                   (7)
#define CRG_DIP1_INTERRUPT_MASK_START                  (8)
#define CRG_DIP1_INTERRUPT_MASK_END                    (8)
#define CRG_MIPI1_INTERRUPT_MASK_START                 (9)
#define CRG_MIPI1_INTERRUPT_MASK_END                   (9)
#define CRG_DIP2_INTERRUPT_MASK_START                  (10)
#define CRG_DIP2_INTERRUPT_MASK_END                    (10)
#define CRG_HDMI_INTERRUPT_MASK_START                  (11)
#define CRG_HDMI_INTERRUPT_MASK_END                    (11)
#define CRG_HDMI_WAKEUP_INTERRUPT_MASK_START           (12)
#define CRG_HDMI_WAKEUP_INTERRUPT_MASK_END             (12)
#define CRG_CABC0_INTERRUPT_MASK_START                 (13)
#define CRG_CABC0_INTERRUPT_MASK_END                   (13)
#define CRG_CABC1_INTERRUPT_MASK_START                 (14)
#define CRG_CABC1_INTERRUPT_MASK_END                   (14)


#endif

