Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Sep 28 14:32:26 2023
| Host         : ROG-115-22 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mcs_top_vanilla_control_sets_placed.rpt
| Design       : mcs_top_vanilla
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     1 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              58 |           21 |
| No           | No                    | Yes                    |              43 |           19 |
| No           | Yes                   | No                     |              63 |           32 |
| Yes          | No                    | No                     |              32 |           18 |
| Yes          | No                    | Yes                    |             131 |           41 |
| Yes          | Yes                   | No                     |             169 |           57 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                                     Enable Signal                                                    |                                                       Set/Reset Signal                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MTSMSR_Write                                      | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                                                                                                      | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                                                                                                      | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Use_Async_Reset.sync_reset_reg |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/uart_tx_unit/s_next                                                                   | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                                                                                      | cpu_unit/inst/rst_0/U0/bus_struct_reset[0]                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/uart_rx_unit/s_next                                                                   | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                     |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                                                                                                      | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S_0                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                                                                                                      | cpu_unit/inst/rst_0/U0/EXT_LPF/lpf_int                                                                                       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | cpu_unit/inst/rst_0/U0/SEQ/seq_cnt_en                                                                                | cpu_unit/inst/rst_0/U0/SEQ/SEQ_COUNTER/clear                                                                                 |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/uart_tx_unit/empty_logic_reg[0]                                                       | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_next                                                                   | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/uart_tx_unit/b_next_0                                                                 | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/uart_tx_unit/E[0]                                                                     | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                     |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0 | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S66_out                      |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/r_ptr_logic[7]_i_1_n_0                                            | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                     |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic[7]_i_1_n_0                                            | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/wr_dvsr                                                                                         | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                     |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/full_logic_reg_1                                                  |                                                                                                                              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[7]_0                                              |                                                                                                                              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/full_logic_reg_0                                                  |                                                                                                                              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/full_logic_reg_1                                                  |                                                                                                                              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/full_logic_reg_2                                                  |                                                                                                                              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[7]_0                                              |                                                                                                                              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic_reg[6]_0                                              |                                                                                                                              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[6]_0                                              |                                                                                                                              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write             | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                   |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG |                                                                                                                      | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | mmio_unit/gpo_slot2/wr_en                                                                                            | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                     |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]             | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG |                                                                                                                      | cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.io_read_keep_reg_inv_n_0                                                            |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0 |                                                                                                                              |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | cpu_unit/inst/iomodule_0/U0/IO_Addr_Strobe00_in                                                                      | cpu_unit/inst/rst_0/U0/peripheral_reset[0]                                                                                   |               13 |             33 |         2.54 |
|  clk_IBUF_BUFG |                                                                                                                      | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                     |               19 |             43 |         2.26 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady              |                                                                                                                              |               13 |             47 |         3.62 |
|  clk_IBUF_BUFG | mmio_unit/timer_slot0/count_reg[47]_i_1_n_0                                                                          | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                                     |               10 |             48 |         4.80 |
|  clk_IBUF_BUFG |                                                                                                                      |                                                                                                                              |               22 |             61 |         2.77 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0 | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                   |               29 |             90 |         3.10 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                         |                                                                                                                              |               32 |            128 |         4.00 |
+----------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


