# system info soc_design_tb on 2022.03.25.13:28:40
system_info:
name,value
DEVICE,5CSEMA4U23C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1648200513
#
#
# Files generated for soc_design_tb on 2022.03.25.13:28:40
files:
filepath,kind,attributes,module,is_top
soc_design/testbench/soc_design_tb/simulation/soc_design_tb.v,VERILOG,,soc_design_tb,true
#
# Map from instance-path to kind of module
instances:
instancePath,module
soc_design_tb.soc_design_inst,soc_design
soc_design_tb.soc_design_inst_clk_bfm,altera_avalon_clock_source
soc_design_tb.soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm_clk_bfm,altera_avalon_clock_source
soc_design_tb.soc_design_inst_hps_0_f2h_axi_slave_bfm,mgc_axi_master
soc_design_tb.soc_design_inst_hps_0_f2h_axi_slave_bfm_reset_sink_bfm,altera_avalon_reset_source
soc_design_tb.soc_design_inst_hps_io_bfm,altera_conduit_bfm
soc_design_tb.soc_design_inst_memory_bfm,altera_conduit_bfm_0002
soc_design_tb.mm_interconnect_0,altera_mm_interconnect
soc_design_tb.rst_controller,altera_reset_controller
