<!doctype html>
<html lang="en">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width,initial-scale=1" />
  <title>Bon Woong Ku — Resume</title>
  <link rel="stylesheet" href="src/resume.css" />
</head>
<body>
  <main class="page">
    <header class="header">
  <h1 class="name">Bon Woong Ku</h1>
  <div class="sub">Senior Staff EDA Algorithm Engineer · Mountain View, CA</div>
  <div class="links">
    <a href="mailto:bon.ku@synopsys.com">bon.ku@synopsys.com</a>
    <span>•</span>
    <a href="tel:+16692251858">+1 (669) 225-1858</a>
  </div>
  <div class="badgebar">
    <a href="resume.pdf">Download PDF</a>
    <a href="#" onclick="window.print(); return false;">Print / Save as PDF</a>
  </div>
</header>
    <article class="content">
      <h2>Summary</h2>
<p>EDA R&amp;D engineer with <strong>10+ years</strong> of experience designing <strong>production-grade placement, routing, timing, and signoff optimization systems</strong> for advanced nodes and 3D ICs. Proven track record of shipping core algorithms used at scale in commercial tools and applying machine learning to augment or replace heuristic design loops. Ph.D. with deep expertise spanning <strong>PPA optimization, signoff closure, and ML-driven physical design</strong>, interested in building <strong>self-improving chip design systems</strong>.</p>
<h2>Core expertise</h2>
<ul>
<li><strong>EDA algorithms &amp; systems:</strong> placement, routing, legalization, timing closure, physical ECO, signoff flows (EM/IR, DRC/LVS), RC extraction</li>
<li><strong>Optimization methods:</strong> heuristic search, co-optimization loops, experiment design &amp; QoR evaluation, ML-guided physical design (CNN/RNN, surrogate modeling)</li>
<li><strong>Software engineering:</strong> performance-critical C/C++; Python automation; Rust; Tcl/Shell in EDA environments</li>
</ul>
<h2>Experience</h2>
<h3>Synopsys — PrimeTime ECO / PrimeECO / PrimeClosure</h3>
<p><strong>Senior Staff R&amp;D Engineer</strong> · Mountain View, CA · <em>Aug 2019 – Present</em><br>
<strong>Focus:</strong> Timing-driven physical ECO and signoff optimization at scale</p>
<ul>
<li>Designed and shipped <strong>timing-aware ECO placement and legalization algorithms</strong> integrated with commercial signoff flows.</li>
<li>Built <strong>co-optimized timer–router–legalizer loops</strong> improving timing QoR while maintaining legality.</li>
<li>Developed <strong>surgical wire ECO optimization</strong> techniques for noise and timing closure in post-route signoff stages.</li>
<li>Led algorithm work from concept → production, impacting large-scale customer designs.</li>
<li><strong>Patent:</strong> signoff timing-aware surgical wire optimization for ECO.</li>
</ul>
<p><strong>Keywords:</strong> timing closure, heuristic optimization, production EDA, large-scale design systems</p>
<h3>Intel Labs — Microarchitecture Research Lab</h3>
<p><strong>Research Intern</strong> · Santa Clara, CA · <em>Jan 2019 – Apr 2019</em><br>
<strong>Focus:</strong> ML-driven routing automation</p>
<ul>
<li>Applied <strong>deep learning (CNN, RNN)</strong> to automate routing decisions in advanced Intel technology nodes.</li>
<li>Designed feature extraction and evaluation pipelines to reduce or replace manual routing heuristics.</li>
<li>Demonstrated feasibility of <strong>learning-guided routing optimization</strong> using PyTorch on real design data.</li>
</ul>
<p><strong>Keywords:</strong> ML for EDA, routing automation, learned heuristics</p>
<h3>Synopsys — StarRC</h3>
<p><strong>Research Intern</strong> · Mountain View, CA · <em>May 2016 – Aug 2016</em></p>
<ul>
<li>Developed transistor-level parasitic extraction and power integrity flows for monolithic 3D ICs.</li>
<li>Explored co-optimization of RC extraction and PDN design for emerging integration technologies.</li>
</ul>
<h3>IMEC — Design Technology Exploration Team</h3>
<p><strong>Research Intern</strong> · Leuven, Belgium · <em>Jun 2015 – Apr 2016</em></p>
<ul>
<li>Developed full-chip physical design flows and tier-partitioning algorithms for gate-level monolithic 3D ICs.</li>
<li>Evaluated PPA-cost tradeoffs at 10nm and 7nm using experimental PDKs.</li>
</ul>
<h2>Research</h2>
<h3>Georgia Institute of Technology — GTCAD Lab</h3>
<p><strong>Ph.D. Research Assistant</strong> · Atlanta, GA · <em>Aug 2014 – May 2019</em><br>
<strong>Thesis:</strong> Physical Design Solutions for 3D ICs and their Neuromorphic Applications</p>
<ul>
<li>Designed scalable physical design methodologies for monolithic 3D ICs across logic, memory, and heterogeneous systems.</li>
<li>Built C++ MPI-based large-scale spiking neural network simulators on supercomputing infrastructure (Oak Ridge).</li>
<li>Co-designed architecture + physical design for 3D neuromorphic accelerators.</li>
<li>Developed RISC-V-based gate-level M3D systems targeting emerging memory and device technologies.</li>
</ul>
<h2>Education</h2>
<p><strong>Georgia Institute of Technology</strong> — Ph.D. &amp; M.S., Electrical and Computer Engineering</p>
<ul>
<li>IEEE TCAD Donald O. Pederson Best Paper Award (2022)</li>
<li>26 publications (8 top-tier conferences/journals)</li>
</ul>
<p><strong>Seoul National University</strong> — B.S., Electrical and Computer Engineering</p>
<h2>Honors</h2>
<ul>
<li>Donald O. Pederson Best Paper Award — IEEE TCAD (2022)</li>
<li>Customer Success Award — Synopsys (Q4 FY21)</li>
<li>Signoff Platform &amp; Innovation Recognition Award — Synopsys (Q4 FY20)</li>
<li>Best Paper Award Nomination — ACM ISPD (2018)</li>
<li>Presidential Science Scholarship — Korea Student Aid Foundation (2008–2014)</li>
</ul>
<h2>Patent</h2>
<ul>
<li>Bon Woong Ku, Nahmsuk Oh, Cho Moon, “Signoff Timing-aware Surgical Wire Optimization for Engineering Change Orders,” App No. 63/121,853.</li>
</ul>
<h2>Selected publications</h2>
<p><em>(Full list available upon request.)</em></p>
<ul>
<li>“Compact-2D: A Physical Design Methodology to Build Two-Tier Gate-level 3D ICs,” <strong>IEEE TCAD</strong> (Best Paper Award)</li>
<li>“ML-based Wire RC Prediction in Monolithic 3D ICs with an Application to Full-Chip Optimization,” <strong>ISPD</strong></li>
<li>“RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs,” <strong>DAC</strong></li>
<li>“Machine Learning Integrated Pseudo-3D Flow for Monolithic 3D ICs,” <strong>IEEE JXCDC</strong></li>
</ul>

    </article>
  </main>
</body>
</html>
