
*** Running vivado
    with args -log Dutuut.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Dutuut.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Dutuut.tcl -notrace
Command: synth_design -top Dutuut -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16540 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 384.441 ; gain = 99.547
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Dutuut' [C:/Users/aduttagu/Desktop/Project Papers/A Duttagupta_Lab2/A Duttagupta_Lab2.srcs/sources_1/new/Dutuut.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FSM' [C:/Users/aduttagu/Desktop/Project Papers/A Duttagupta_Lab2/A Duttagupta_Lab2.srcs/sources_1/new/FSM.sv:23]
	Parameter P bound to: 3'b000 
	Parameter Q bound to: 3'b001 
	Parameter R bound to: 3'b010 
	Parameter S bound to: 3'b011 
	Parameter En bound to: 3'b100 
	Parameter Ex bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'FSM' (1#1) [C:/Users/aduttagu/Desktop/Project Papers/A Duttagupta_Lab2/A Duttagupta_Lab2.srcs/sources_1/new/FSM.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Counter' [C:/Users/aduttagu/Desktop/Project Papers/A Duttagupta_Lab2/A Duttagupta_Lab2.srcs/sources_1/new/Counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (2#1) [C:/Users/aduttagu/Desktop/Project Papers/A Duttagupta_Lab2/A Duttagupta_Lab2.srcs/sources_1/new/Counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'generator' [C:/Users/aduttagu/Desktop/Project Papers/A Duttagupta_Lab2/A Duttagupta_Lab2.srcs/sources_1/new/generator.sv:23]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/aduttagu/Desktop/Project Papers/A Duttagupta_Lab2/A Duttagupta_Lab2.srcs/sources_1/new/generator.sv:25]
WARNING: [Synth 8-3848] Net rst in module/entity generator does not have driver. [C:/Users/aduttagu/Desktop/Project Papers/A Duttagupta_Lab2/A Duttagupta_Lab2.srcs/sources_1/new/generator.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'generator' (3#1) [C:/Users/aduttagu/Desktop/Project Papers/A Duttagupta_Lab2/A Duttagupta_Lab2.srcs/sources_1/new/generator.sv:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/aduttagu/Desktop/Project Papers/A Duttagupta_Lab2/A Duttagupta_Lab2.srcs/sources_1/new/Dutuut.sv:35]
INFO: [Synth 8-6157] synthesizing module 'monitor' [C:/Users/aduttagu/Desktop/Project Papers/A Duttagupta_Lab2/A Duttagupta_Lab2.srcs/sources_1/new/monitor.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'monitor' (4#1) [C:/Users/aduttagu/Desktop/Project Papers/A Duttagupta_Lab2/A Duttagupta_Lab2.srcs/sources_1/new/monitor.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Dutuut' (5#1) [C:/Users/aduttagu/Desktop/Project Papers/A Duttagupta_Lab2/A Duttagupta_Lab2.srcs/sources_1/new/Dutuut.sv:23]
WARNING: [Synth 8-3331] design monitor has unconnected port clk
WARNING: [Synth 8-3331] design monitor has unconnected port rst
WARNING: [Synth 8-3331] design monitor has unconnected port dec_exp
WARNING: [Synth 8-3331] design monitor has unconnected port inc_exp
WARNING: [Synth 8-3331] design monitor has unconnected port count[3]
WARNING: [Synth 8-3331] design monitor has unconnected port count[2]
WARNING: [Synth 8-3331] design monitor has unconnected port count[1]
WARNING: [Synth 8-3331] design monitor has unconnected port count[0]
WARNING: [Synth 8-3331] design generator has unconnected port rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 440.406 ; gain = 155.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 440.406 ; gain = 155.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 440.406 ; gain = 155.512
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'FSM'
INFO: [Synth 8-5544] ROM "exit" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "entry" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nst" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nst" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nst" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nst" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/aduttagu/Desktop/Project Papers/A Duttagupta_Lab2/A Duttagupta_Lab2.srcs/sources_1/new/Counter.sv:28]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nst_reg' [C:/Users/aduttagu/Desktop/Project Papers/A Duttagupta_Lab2/A Duttagupta_Lab2.srcs/sources_1/new/FSM.sv:38]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nst_reg' [C:/Users/aduttagu/Desktop/Project Papers/A Duttagupta_Lab2/A Duttagupta_Lab2.srcs/sources_1/new/FSM.sv:38]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       P |                           000001 |                              000
                       R |                           000010 |                              010
                       S |                           000100 |                              011
                       Q |                           001000 |                              001
                      Ex |                           010000 |                              101
                      En |                           100000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'one-hot' in module 'FSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nst_reg' [C:/Users/aduttagu/Desktop/Project Papers/A Duttagupta_Lab2/A Duttagupta_Lab2.srcs/sources_1/new/FSM.sv:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 440.406 ; gain = 155.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FSM 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (d5/FSM_onehot_st_reg[5]) is unused and will be removed from module Dutuut.
WARNING: [Synth 8-3332] Sequential element (d5/FSM_onehot_st_reg[4]) is unused and will be removed from module Dutuut.
WARNING: [Synth 8-3332] Sequential element (d5/FSM_onehot_st_reg[3]) is unused and will be removed from module Dutuut.
WARNING: [Synth 8-3332] Sequential element (d5/FSM_onehot_st_reg[2]) is unused and will be removed from module Dutuut.
WARNING: [Synth 8-3332] Sequential element (d5/FSM_onehot_st_reg[1]) is unused and will be removed from module Dutuut.
WARNING: [Synth 8-3332] Sequential element (d5/FSM_onehot_st_reg[0]) is unused and will be removed from module Dutuut.
WARNING: [Synth 8-3332] Sequential element (d5/FSM_onehot_nst_reg[5]) is unused and will be removed from module Dutuut.
WARNING: [Synth 8-3332] Sequential element (d5/FSM_onehot_nst_reg[4]) is unused and will be removed from module Dutuut.
WARNING: [Synth 8-3332] Sequential element (d5/FSM_onehot_nst_reg[3]) is unused and will be removed from module Dutuut.
WARNING: [Synth 8-3332] Sequential element (d5/FSM_onehot_nst_reg[2]) is unused and will be removed from module Dutuut.
WARNING: [Synth 8-3332] Sequential element (d5/FSM_onehot_nst_reg[1]) is unused and will be removed from module Dutuut.
WARNING: [Synth 8-3332] Sequential element (d5/FSM_onehot_nst_reg[0]) is unused and will be removed from module Dutuut.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 579.887 ; gain = 294.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 579.887 ; gain = 294.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 588.609 ; gain = 303.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 588.609 ; gain = 303.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 588.609 ; gain = 303.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 588.609 ; gain = 303.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 588.609 ; gain = 303.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 588.609 ; gain = 303.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 588.609 ; gain = 303.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 588.609 ; gain = 303.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 588.609 ; gain = 303.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 588.609 ; gain = 303.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 702.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 702.383 ; gain = 430.316
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 702.383 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/aduttagu/Desktop/Project Papers/A Duttagupta_Lab2/A Duttagupta_Lab2.runs/synth_1/Dutuut.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Dutuut_utilization_synth.rpt -pb Dutuut_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 26 19:16:41 2022...
