

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_79_5'
================================================================
* Date:           Fri Sep 27 19:31:50 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  3.318 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    19218|    19218|  87.346 us|  87.346 us|  19218|  19218|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_78_4_VITIS_LOOP_79_5  |    19216|    19216|        25|          8|          1|  2400|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      590|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|     2457|     2217|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     2135|    -|
|Register             |        -|     -|     1033|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     3490|     4974|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_7ns_7ns_12_1_1_U50   |mul_7ns_7ns_12_1_1   |        0|   0|    0|   33|    0|
    |mul_8ns_10ns_17_1_1_U46  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U47  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U48  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U49  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U51  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U52  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U53  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U54  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U55  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U56  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U57  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U58  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U59  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |urem_8ns_4ns_3_12_1_U33  |urem_8ns_4ns_3_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_4ns_3_12_1_U34  |urem_8ns_4ns_3_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_4ns_3_12_1_U35  |urem_8ns_4ns_3_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_4ns_3_12_1_U36  |urem_8ns_4ns_3_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_4ns_3_12_1_U37  |urem_8ns_4ns_3_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_4ns_3_12_1_U38  |urem_8ns_4ns_3_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_4ns_3_12_1_U39  |urem_8ns_4ns_3_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_4ns_3_12_1_U40  |urem_8ns_4ns_3_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_4ns_3_12_1_U41  |urem_8ns_4ns_3_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_4ns_3_12_1_U42  |urem_8ns_4ns_3_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_4ns_3_12_1_U43  |urem_8ns_4ns_3_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_4ns_3_12_1_U44  |urem_8ns_4ns_3_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_4ns_3_12_1_U45  |urem_8ns_4ns_3_12_1  |        0|   0|  189|  106|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                    |                     |        0|   0| 2457| 2217|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_ln78_1_fu_1633_p2          |         +|   0|  0|  19|          12|           1|
    |add_ln78_fu_2072_p2            |         +|   0|  0|  15|           8|           1|
    |add_ln79_1_fu_1811_p2          |         +|   0|  0|  12|           4|           1|
    |add_ln79_fu_1806_p2            |         +|   0|  0|  15|           8|           5|
    |add_ln82_1_fu_2687_p2          |         +|   0|  0|  13|           6|           2|
    |add_ln82_2_fu_2826_p2          |         +|   0|  0|  13|           6|           2|
    |add_ln82_fu_2410_p2            |         +|   0|  0|  13|           6|           1|
    |add_ln83_10_fu_2696_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln83_11_fu_2739_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln83_12_fu_2774_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln83_13_fu_2809_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln83_14_fu_2817_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln83_15_fu_2835_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln83_1_fu_2142_p2          |         +|   0|  0|  19|          12|          12|
    |add_ln83_2_fu_2181_p2          |         +|   0|  0|  19|          12|          12|
    |add_ln83_3_fu_2258_p2          |         +|   0|  0|  19|          12|          12|
    |add_ln83_4_fu_2297_p2          |         +|   0|  0|  19|          12|          12|
    |add_ln83_5_fu_2419_p2          |         +|   0|  0|  19|          12|          12|
    |add_ln83_6_fu_2496_p2          |         +|   0|  0|  19|          12|          12|
    |add_ln83_7_fu_2531_p2          |         +|   0|  0|  19|          12|          12|
    |add_ln83_8_fu_2612_p2          |         +|   0|  0|  19|          12|          12|
    |add_ln83_9_fu_2647_p2          |         +|   0|  0|  19|          12|          12|
    |add_ln83_fu_2374_p2            |         +|   0|  0|  19|          12|          12|
    |ap_block_pp0_stage1_11001      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1024_state25  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1176_state25  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1226_state25  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1273_state25  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1320_state25  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1367_state25  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1459_state25  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred835_state25   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred899_state25   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred962_state25   |       and|   0|  0|   2|           1|           1|
    |icmp_ln78_fu_1627_p2           |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln79_fu_1642_p2           |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln82_fu_1800_p2           |      icmp|   0|  0|  15|           8|           8|
    |grp_fu_1662_p0                 |        or|   0|  0|   8|           8|           1|
    |grp_fu_1674_p0                 |        or|   0|  0|   8|           8|           2|
    |grp_fu_1690_p0                 |        or|   0|  0|   8|           8|           2|
    |grp_fu_1701_p0                 |        or|   0|  0|   8|           8|           3|
    |grp_fu_1717_p0                 |        or|   0|  0|   8|           8|           3|
    |grp_fu_1728_p0                 |        or|   0|  0|   8|           8|           3|
    |grp_fu_1739_p0                 |        or|   0|  0|   8|           8|           4|
    |grp_fu_1750_p0                 |        or|   0|  0|   8|           8|           4|
    |grp_fu_1761_p0                 |        or|   0|  0|   8|           8|           4|
    |grp_fu_1772_p0                 |        or|   0|  0|   8|           8|           4|
    |grp_fu_1783_p0                 |        or|   0|  0|   8|           8|           4|
    |or_ln82_11_fu_1789_p2          |        or|   0|  0|   8|           8|           4|
    |select_ln78_1_fu_2078_p3       |    select|   0|  0|   8|           1|           8|
    |select_ln78_fu_1648_p3         |    select|   0|  0|   8|           1|           1|
    |select_ln79_fu_1816_p3         |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                  |       xor|   0|  0|   2|           1|           2|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 590|         377|         290|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  49|          9|    1|          9|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar167_load        |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_j_load                |   9|          2|    8|         16|
    |gmem1_blk_n_R                          |   9|          2|    1|          2|
    |i_fu_208                               |   9|          2|    8|         16|
    |indvar167_fu_204                       |   9|          2|    4|          8|
    |indvar_flatten6_fu_212                 |   9|          2|   12|         24|
    |j_fu_200                               |   9|          2|    8|         16|
    |v1_1_address0                          |  49|          9|   12|        108|
    |v1_1_address1                          |  49|          9|   12|        108|
    |v1_1_d0                                |  49|          9|   32|        288|
    |v1_1_d1                                |  49|          9|   32|        288|
    |v1_2_address0                          |  49|          9|   12|        108|
    |v1_2_address1                          |  49|          9|   12|        108|
    |v1_2_d0                                |  49|          9|   32|        288|
    |v1_2_d1                                |  49|          9|   32|        288|
    |v1_3_address0                          |  49|          9|   12|        108|
    |v1_3_address1                          |  49|          9|   12|        108|
    |v1_3_d0                                |  49|          9|   32|        288|
    |v1_3_d1                                |  49|          9|   32|        288|
    |v1_4_address0                          |  49|          9|   12|        108|
    |v1_4_address1                          |  49|          9|   12|        108|
    |v1_4_d0                                |  49|          9|   32|        288|
    |v1_4_d1                                |  49|          9|   32|        288|
    |v1_5_address0                          |  49|          9|   12|        108|
    |v1_5_address1                          |  49|          9|   12|        108|
    |v1_5_d0                                |  49|          9|   32|        288|
    |v1_5_d1                                |  49|          9|   32|        288|
    |v1_6_address0                          |  49|          9|   12|        108|
    |v1_6_address1                          |  49|          9|   12|        108|
    |v1_6_d0                                |  49|          9|   32|        288|
    |v1_6_d1                                |  49|          9|   32|        288|
    |v1_7_address0                          |  49|          9|   12|        108|
    |v1_7_address1                          |  49|          9|   12|        108|
    |v1_7_d0                                |  49|          9|   32|        288|
    |v1_7_d1                                |  49|          9|   32|        288|
    |v1_8_address0                          |  49|          9|   12|        108|
    |v1_8_address1                          |  49|          9|   12|        108|
    |v1_8_d0                                |  49|          9|   32|        288|
    |v1_8_d1                                |  49|          9|   32|        288|
    |v1_9_address0                          |  49|          9|   12|        108|
    |v1_9_address1                          |  49|          9|   12|        108|
    |v1_9_d0                                |  49|          9|   32|        288|
    |v1_9_d1                                |  49|          9|   32|        288|
    |v1_address0                            |  49|          9|   12|        108|
    |v1_address1                            |  49|          9|   12|        108|
    |v1_d0                                  |  49|          9|   32|        288|
    |v1_d1                                  |  49|          9|   32|        288|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |2135|        397|  944|       8055|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add_ln83_13_reg_3275                    |  12|   0|   12|          0|
    |add_ln83_14_reg_3280                    |  12|   0|   12|          0|
    |add_ln83_15_reg_3289                    |  12|   0|   12|          0|
    |ap_CS_fsm                               |   8|   0|    8|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg        |   1|   0|    1|          0|
    |ap_predicate_pred1024_state25           |   1|   0|    1|          0|
    |ap_predicate_pred1176_state25           |   1|   0|    1|          0|
    |ap_predicate_pred1226_state25           |   1|   0|    1|          0|
    |ap_predicate_pred1273_state25           |   1|   0|    1|          0|
    |ap_predicate_pred1320_state25           |   1|   0|    1|          0|
    |ap_predicate_pred1367_state25           |   1|   0|    1|          0|
    |ap_predicate_pred1459_state25           |   1|   0|    1|          0|
    |ap_predicate_pred835_state25            |   1|   0|    1|          0|
    |ap_predicate_pred899_state25            |   1|   0|    1|          0|
    |ap_predicate_pred962_state25            |   1|   0|    1|          0|
    |bitcast_ln83_14_reg_3165                |  32|   0|   32|          0|
    |bitcast_ln83_15_reg_3179                |  32|   0|   32|          0|
    |bitcast_ln83_15_reg_3179_pp0_iter2_reg  |  32|   0|   32|          0|
    |i_fu_208                                |   8|   0|    8|          0|
    |icmp_ln78_reg_2930                      |   1|   0|    1|          0|
    |icmp_ln78_reg_2930_pp0_iter1_reg        |   1|   0|    1|          0|
    |icmp_ln79_reg_2934                      |   1|   0|    1|          0|
    |icmp_ln79_reg_2934_pp0_iter1_reg        |   1|   0|    1|          0|
    |icmp_ln82_reg_3029                      |   1|   0|    1|          0|
    |indvar167_fu_204                        |   4|   0|    4|          0|
    |indvar167_load_reg_2925                 |   4|   0|    4|          0|
    |indvar_flatten6_fu_212                  |  12|   0|   12|          0|
    |j_fu_200                                |   8|   0|    8|          0|
    |mul_ln80_reg_3137                       |  12|   0|   12|          0|
    |or_ln82_10_reg_3017                     |   5|   0|    8|          3|
    |or_ln82_10_reg_3017_pp0_iter1_reg       |   5|   0|    8|          3|
    |or_ln82_11_reg_3023                     |   5|   0|    8|          3|
    |or_ln82_1_reg_2963                      |   7|   0|    8|          1|
    |or_ln82_2_reg_2969                      |   6|   0|    8|          2|
    |or_ln82_3_reg_2975                      |   7|   0|    8|          1|
    |or_ln82_4_reg_2981                      |   6|   0|    8|          2|
    |or_ln82_4_reg_2981_pp0_iter1_reg        |   6|   0|    8|          2|
    |or_ln82_5_reg_2987                      |   5|   0|    8|          3|
    |or_ln82_6_reg_2993                      |   7|   0|    8|          1|
    |or_ln82_6_reg_2993_pp0_iter1_reg        |   7|   0|    8|          1|
    |or_ln82_7_reg_2999                      |   6|   0|    8|          2|
    |or_ln82_8_reg_3005                      |   5|   0|    8|          3|
    |or_ln82_8_reg_3005_pp0_iter1_reg        |   5|   0|    8|          3|
    |or_ln82_9_reg_3011                      |   6|   0|    8|          2|
    |or_ln82_reg_2957                        |   7|   0|    8|          1|
    |select_ln78_reg_2940                    |   8|   0|    8|          0|
    |select_ln78_reg_2940_pp0_iter1_reg      |   8|   0|    8|          0|
    |tmp_181_reg_3033                        |   6|   0|    6|          0|
    |tmp_182_reg_3038                        |   6|   0|    6|          0|
    |tmp_183_reg_3123                        |   6|   0|    6|          0|
    |tmp_184_reg_3128                        |   6|   0|    6|          0|
    |tmp_185_reg_3199                        |   6|   0|    6|          0|
    |tmp_186_reg_3204                        |   6|   0|    6|          0|
    |tmp_187_reg_3215                        |   6|   0|    6|          0|
    |tmp_188_reg_3220                        |   6|   0|    6|          0|
    |tmp_189_reg_3233                        |   6|   0|    6|          0|
    |tmp_190_reg_3238                        |   6|   0|    6|          0|
    |tmp_191_reg_3250                        |   6|   0|    6|          0|
    |tmp_192_reg_3255                        |   6|   0|    6|          0|
    |tmp_reg_3157                            |   6|   0|    6|          0|
    |trunc_ln78_reg_3133                     |   1|   0|    1|          0|
    |trunc_ln78_reg_3133_pp0_iter2_reg       |   1|   0|    1|          0|
    |trunc_ln80_10_reg_3098                  |  32|   0|   32|          0|
    |trunc_ln80_11_reg_3103                  |  32|   0|   32|          0|
    |trunc_ln80_12_reg_3108                  |  32|   0|   32|          0|
    |trunc_ln80_12_reg_3108_pp0_iter2_reg    |  32|   0|   32|          0|
    |trunc_ln80_13_reg_3113                  |  32|   0|   32|          0|
    |trunc_ln80_14_reg_3118                  |  32|   0|   32|          0|
    |trunc_ln80_1_reg_3048                   |  32|   0|   32|          0|
    |trunc_ln80_2_reg_3053                   |  32|   0|   32|          0|
    |trunc_ln80_3_reg_3058                   |  32|   0|   32|          0|
    |trunc_ln80_4_reg_3063                   |  32|   0|   32|          0|
    |trunc_ln80_5_reg_3068                   |  32|   0|   32|          0|
    |trunc_ln80_6_reg_3073                   |  32|   0|   32|          0|
    |trunc_ln80_7_reg_3078                   |  32|   0|   32|          0|
    |trunc_ln80_8_reg_3083                   |  32|   0|   32|          0|
    |trunc_ln80_9_reg_3088                   |  32|   0|   32|          0|
    |trunc_ln80_reg_3043                     |  32|   0|   32|          0|
    |trunc_ln80_s_reg_3093                   |  32|   0|   32|          0|
    |trunc_ln82_reg_3285                     |   3|   0|    3|          0|
    |trunc_ln83_10_reg_3267                  |   3|   0|    3|          0|
    |trunc_ln83_11_reg_3271                  |   3|   0|    3|          0|
    |trunc_ln83_5_reg_3229                   |   3|   0|    3|          0|
    |trunc_ln83_7_reg_3246                   |   3|   0|    3|          0|
    |trunc_ln83_9_reg_3263                   |   3|   0|    3|          0|
    |trunc_ln83_reg_3225                     |   3|   0|    3|          0|
    |trunc_ln83_reg_3225_pp0_iter2_reg       |   3|   0|    3|          0|
    |icmp_ln82_reg_3029                      |  64|  32|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |1033|  32| 1003|         33|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_79_5|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_79_5|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_79_5|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_79_5|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_79_5|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_79_5|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|  512|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|   64|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|  512|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                                                gmem1|       pointer|
|v1_address0           |  out|   12|   ap_memory|                                                   v1|         array|
|v1_ce0                |  out|    1|   ap_memory|                                                   v1|         array|
|v1_we0                |  out|    1|   ap_memory|                                                   v1|         array|
|v1_d0                 |  out|   32|   ap_memory|                                                   v1|         array|
|v1_address1           |  out|   12|   ap_memory|                                                   v1|         array|
|v1_ce1                |  out|    1|   ap_memory|                                                   v1|         array|
|v1_we1                |  out|    1|   ap_memory|                                                   v1|         array|
|v1_d1                 |  out|   32|   ap_memory|                                                   v1|         array|
|v1_1_address0         |  out|   12|   ap_memory|                                                 v1_1|         array|
|v1_1_ce0              |  out|    1|   ap_memory|                                                 v1_1|         array|
|v1_1_we0              |  out|    1|   ap_memory|                                                 v1_1|         array|
|v1_1_d0               |  out|   32|   ap_memory|                                                 v1_1|         array|
|v1_1_address1         |  out|   12|   ap_memory|                                                 v1_1|         array|
|v1_1_ce1              |  out|    1|   ap_memory|                                                 v1_1|         array|
|v1_1_we1              |  out|    1|   ap_memory|                                                 v1_1|         array|
|v1_1_d1               |  out|   32|   ap_memory|                                                 v1_1|         array|
|v1_2_address0         |  out|   12|   ap_memory|                                                 v1_2|         array|
|v1_2_ce0              |  out|    1|   ap_memory|                                                 v1_2|         array|
|v1_2_we0              |  out|    1|   ap_memory|                                                 v1_2|         array|
|v1_2_d0               |  out|   32|   ap_memory|                                                 v1_2|         array|
|v1_2_address1         |  out|   12|   ap_memory|                                                 v1_2|         array|
|v1_2_ce1              |  out|    1|   ap_memory|                                                 v1_2|         array|
|v1_2_we1              |  out|    1|   ap_memory|                                                 v1_2|         array|
|v1_2_d1               |  out|   32|   ap_memory|                                                 v1_2|         array|
|v1_3_address0         |  out|   12|   ap_memory|                                                 v1_3|         array|
|v1_3_ce0              |  out|    1|   ap_memory|                                                 v1_3|         array|
|v1_3_we0              |  out|    1|   ap_memory|                                                 v1_3|         array|
|v1_3_d0               |  out|   32|   ap_memory|                                                 v1_3|         array|
|v1_3_address1         |  out|   12|   ap_memory|                                                 v1_3|         array|
|v1_3_ce1              |  out|    1|   ap_memory|                                                 v1_3|         array|
|v1_3_we1              |  out|    1|   ap_memory|                                                 v1_3|         array|
|v1_3_d1               |  out|   32|   ap_memory|                                                 v1_3|         array|
|v1_4_address0         |  out|   12|   ap_memory|                                                 v1_4|         array|
|v1_4_ce0              |  out|    1|   ap_memory|                                                 v1_4|         array|
|v1_4_we0              |  out|    1|   ap_memory|                                                 v1_4|         array|
|v1_4_d0               |  out|   32|   ap_memory|                                                 v1_4|         array|
|v1_4_address1         |  out|   12|   ap_memory|                                                 v1_4|         array|
|v1_4_ce1              |  out|    1|   ap_memory|                                                 v1_4|         array|
|v1_4_we1              |  out|    1|   ap_memory|                                                 v1_4|         array|
|v1_4_d1               |  out|   32|   ap_memory|                                                 v1_4|         array|
|v1_5_address0         |  out|   12|   ap_memory|                                                 v1_5|         array|
|v1_5_ce0              |  out|    1|   ap_memory|                                                 v1_5|         array|
|v1_5_we0              |  out|    1|   ap_memory|                                                 v1_5|         array|
|v1_5_d0               |  out|   32|   ap_memory|                                                 v1_5|         array|
|v1_5_address1         |  out|   12|   ap_memory|                                                 v1_5|         array|
|v1_5_ce1              |  out|    1|   ap_memory|                                                 v1_5|         array|
|v1_5_we1              |  out|    1|   ap_memory|                                                 v1_5|         array|
|v1_5_d1               |  out|   32|   ap_memory|                                                 v1_5|         array|
|v1_6_address0         |  out|   12|   ap_memory|                                                 v1_6|         array|
|v1_6_ce0              |  out|    1|   ap_memory|                                                 v1_6|         array|
|v1_6_we0              |  out|    1|   ap_memory|                                                 v1_6|         array|
|v1_6_d0               |  out|   32|   ap_memory|                                                 v1_6|         array|
|v1_6_address1         |  out|   12|   ap_memory|                                                 v1_6|         array|
|v1_6_ce1              |  out|    1|   ap_memory|                                                 v1_6|         array|
|v1_6_we1              |  out|    1|   ap_memory|                                                 v1_6|         array|
|v1_6_d1               |  out|   32|   ap_memory|                                                 v1_6|         array|
|v1_7_address0         |  out|   12|   ap_memory|                                                 v1_7|         array|
|v1_7_ce0              |  out|    1|   ap_memory|                                                 v1_7|         array|
|v1_7_we0              |  out|    1|   ap_memory|                                                 v1_7|         array|
|v1_7_d0               |  out|   32|   ap_memory|                                                 v1_7|         array|
|v1_7_address1         |  out|   12|   ap_memory|                                                 v1_7|         array|
|v1_7_ce1              |  out|    1|   ap_memory|                                                 v1_7|         array|
|v1_7_we1              |  out|    1|   ap_memory|                                                 v1_7|         array|
|v1_7_d1               |  out|   32|   ap_memory|                                                 v1_7|         array|
|v1_8_address0         |  out|   12|   ap_memory|                                                 v1_8|         array|
|v1_8_ce0              |  out|    1|   ap_memory|                                                 v1_8|         array|
|v1_8_we0              |  out|    1|   ap_memory|                                                 v1_8|         array|
|v1_8_d0               |  out|   32|   ap_memory|                                                 v1_8|         array|
|v1_8_address1         |  out|   12|   ap_memory|                                                 v1_8|         array|
|v1_8_ce1              |  out|    1|   ap_memory|                                                 v1_8|         array|
|v1_8_we1              |  out|    1|   ap_memory|                                                 v1_8|         array|
|v1_8_d1               |  out|   32|   ap_memory|                                                 v1_8|         array|
|v1_9_address0         |  out|   12|   ap_memory|                                                 v1_9|         array|
|v1_9_ce0              |  out|    1|   ap_memory|                                                 v1_9|         array|
|v1_9_we0              |  out|    1|   ap_memory|                                                 v1_9|         array|
|v1_9_d0               |  out|   32|   ap_memory|                                                 v1_9|         array|
|v1_9_address1         |  out|   12|   ap_memory|                                                 v1_9|         array|
|v1_9_ce1              |  out|    1|   ap_memory|                                                 v1_9|         array|
|v1_9_we1              |  out|    1|   ap_memory|                                                 v1_9|         array|
|v1_9_d1               |  out|   32|   ap_memory|                                                 v1_9|         array|
|sext_ln78             |   in|   58|     ap_none|                                            sext_ln78|        scalar|
+----------------------+-----+-----+------------+-----------------------------------------------------+--------------+

