// module datapath ( clk, rst, inst_adr, inst,
//                   data_adr, data_out, data_in, 
//                   reg_dst, mem_to_reg, alu_src, pc_src, alu_ctrl, reg_write,
//                   zero, j_cnt, jr_cnt, jal_cnt, R31
//                  );
// module controller ( opcode, func, zero, reg_dst, mem_to_reg, reg_write, 
//                     alu_src, mem_read, mem_write, pc_src, operation,
// 	               j_cnt, jr_cnt, jal_cnt, R31
//                    );

module mips_single_cycle (rst, clk, inst_adr, inst, data_adr, data_in, data_out, mem_read, mem_write); 
  input rst, clk;
  output [31:0] inst_adr;
  input  [31:0] inst;
  output [31:0] data_adr;
  input  [31:0] data_in;
  output [31:0] data_out;
  output mem_read, mem_write;
  
  wire reg_dst, mem_to_reg, alu_src, pc_src, reg_write, zero, j_cnt, jr_cnt, jal_cnt, R31;
  wire [2:0] alu_ctrl;
  
  datapath DP(  clk, rst, inst_adr, inst, data_adr, data_out, data_in, 
                reg_dst, mem_to_reg, alu_src, pc_src, alu_ctrl, reg_write, zero, j_cnt, jr_cnt, jal_cnt, R31
                , rr1, rr2, rr3, rr4, rr5, rr6, rr7
            );
            
  controller CU(  inst[31:26], inst[5:0], zero, reg_dst, mem_to_reg, reg_write, 
                  alu_src, mem_read, mem_write, pc_src, alu_ctrl, j_cnt, jr_cnt, jal_cnt, R31
                );
  
endmodule
