
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: /home/athieka/gowin/SynplifyPro
OS: Ubuntu 16.04.6 LTS
Hostname: gowin-vm
max virtual memory: unlimited (bytes)
max user processes: 15449
max stack size: 8388608 (bytes)


Implementation : rev_1

# Written on Sun Sep 22 21:19:24 2019

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                  Requested     Requested     Clock        Clock                     Clock
Level     Clock                  Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------------
0 -       PSRAM_RDFIFO|WrClk     82.8 MHz      12.083        inferred     Autoconstr_clkgroup_0     76   
                                                                                                         
0 -       PSRAM_RDFIFO|RdClk     82.7 MHz      12.099        inferred     Autoconstr_clkgroup_1     75   
=========================================================================================================


Clock Load Summary
******************

                       Clock     Source          Clock Pin                             Non-clock Pin     Non-clock Pin
Clock                  Load      Pin             Seq Example                           Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------
PSRAM_RDFIFO|WrClk     76        WrClk(port)     fifo_inst.Equal\.wq2_rptr[10:0].C     -                 -            
                                                                                                                      
PSRAM_RDFIFO|RdClk     75        RdClk(port)     fifo_inst.Equal\.rq2_wptr[10:0].C     -                 -            
======================================================================================================================
