set_min_delay 30 -from [get_ports clk1] -rise_from pin1 -through xor* -rise_through xor1 -fall_through pin* -rise_to [get_ports clk1] -fall_to [get_clocks {core_clk}] -ignore_clock_latency -probe -reset_path
