// Seed: 2864144484
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    output supply1 id_3,
    input uwire id_4,
    input tri1 id_5,
    input wor id_6,
    input tri id_7,
    input tri1 id_8,
    output tri id_9,
    output supply0 id_10
);
  logic id_12;
  logic id_13 = id_1;
  assign module_1.id_5 = 0;
  always
    if (1);
    else begin : LABEL_0
      id_13 = id_5;
    end
endmodule
module module_1 #(
    parameter id_6 = 32'd40
) (
    input tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    output uwire id_3,
    output supply0 id_4,
    input wire id_5,
    output wand _id_6,
    output tri0 id_7,
    output uwire id_8
);
  logic id_10 = id_5;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_8,
      id_2,
      id_2,
      id_5,
      id_1,
      id_2,
      id_3,
      id_8
  );
  wire id_11;
  ;
  logic [id_6 : ""] id_12;
endmodule
