{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562809825001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562809825001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 22:50:24 2019 " "Processing started: Wed Jul 10 22:50:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562809825001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562809825001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_UNI -c RISC_UNI " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_UNI -c RISC_UNI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562809825001 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1562809826129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_uni.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc_uni.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_UNI-RISC_arch " "Found design unit 1: RISC_UNI-RISC_arch" {  } { { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562809826969 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_UNI " "Found entity 1: RISC_UNI" {  } { { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562809826969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562809826969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_rv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_rv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_RV-ULA_ARCH " "Found design unit 1: ULA_RV-ULA_ARCH" {  } { { "ULA_RV.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/ULA_RV.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562809826969 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_RV " "Found entity 1: ULA_RV" {  } { { "ULA_RV.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/ULA_RV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562809826969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562809826969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file rv_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RV_PKG " "Found design unit 1: RV_PKG" {  } { { "RV_PKG.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RV_PKG.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562809826969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562809826969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xregs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XREGS-arch_XREGS " "Found design unit 1: XREGS-arch_XREGS" {  } { { "XREGS.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/XREGS.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562809826985 ""} { "Info" "ISGN_ENTITY_NAME" "1 XREGS " "Found entity 1: XREGS" {  } { { "XREGS.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/XREGS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562809826985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562809826985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_imm32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen_imm32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GEN_IMM32-GEN_arch " "Found design unit 1: GEN_IMM32-GEN_arch" {  } { { "GEN_IMM32.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/GEN_IMM32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562809826985 ""} { "Info" "ISGN_ENTITY_NAME" "1 GEN_IMM32 " "Found entity 1: GEN_IMM32" {  } { { "GEN_IMM32.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/GEN_IMM32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562809826985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562809826985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNTRL-CNTRL_arch " "Found design unit 1: CNTRL-CNTRL_arch" {  } { { "CNTRL.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562809826985 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNTRL " "Found entity 1: CNTRL" {  } { { "CNTRL.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562809826985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562809826985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntrl_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cntrl_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNTRL_ULA-CNTRL_ULA_arch " "Found design unit 1: CNTRL_ULA-CNTRL_ULA_arch" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562809826985 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNTRL_ULA " "Found entity 1: CNTRL_ULA" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562809826985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562809826985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_uni_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc_uni_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_UNI_tb-RISC_UNI_tb_arch " "Found design unit 1: RISC_UNI_tb-RISC_UNI_tb_arch" {  } { { "RISC_UNI_tb.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562809827000 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_UNI_tb " "Found entity 1: RISC_UNI_tb" {  } { { "RISC_UNI_tb.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562809827000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562809827000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_inst-SYN " "Found design unit 1: mem_inst-SYN" {  } { { "MEM_INST.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_INST.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562809827000 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_INST " "Found entity 1: MEM_INST" {  } { { "MEM_INST.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_INST.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562809827000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562809827000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_data-SYN " "Found design unit 1: mem_data-SYN" {  } { { "MEM_DATA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_DATA.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562809827000 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_DATA " "Found entity 1: MEM_DATA" {  } { { "MEM_DATA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_DATA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562809827000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562809827000 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_UNI " "Elaborating entity \"RISC_UNI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1562809827204 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero RISC_UNI.vhd(102) " "Verilog HDL or VHDL warning at RISC_UNI.vhd(102): object \"zero\" assigned a value but never read" {  } { { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1562809827226 "|RISC_UNI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memRead RISC_UNI.vhd(109) " "Verilog HDL or VHDL warning at RISC_UNI.vhd(109): object \"memRead\" assigned a value but never read" {  } { { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1562809827226 "|RISC_UNI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_INST MEM_INST:mem_i " "Elaborating entity \"MEM_INST\" for hierarchy \"MEM_INST:mem_i\"" {  } { { "RISC_UNI.vhd" "mem_i" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MEM_INST:mem_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MEM_INST:mem_i\|altsyncram:altsyncram_component\"" {  } { { "MEM_INST.vhd" "altsyncram_component" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_INST.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEM_INST:mem_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MEM_INST:mem_i\|altsyncram:altsyncram_component\"" {  } { { "MEM_INST.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_INST.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562809827682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEM_INST:mem_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"MEM_INST:mem_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MEM_INST.mif " "Parameter \"init_file\" = \"MEM_INST.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827682 ""}  } { { "MEM_INST.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_INST.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562809827682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n5d1 " "Found entity 1: altsyncram_n5d1" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562809827776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562809827776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n5d1 MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated " "Elaborating entity \"altsyncram_n5d1\" for hierarchy \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GEN_IMM32 GEN_IMM32:gerador_imm " "Elaborating entity \"GEN_IMM32\" for hierarchy \"GEN_IMM32:gerador_imm\"" {  } { { "RISC_UNI.vhd" "gerador_imm" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XREGS XREGS:breg " "Elaborating entity \"XREGS\" for hierarchy \"XREGS:breg\"" {  } { { "RISC_UNI.vhd" "breg" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827807 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "XREGS.vhd(22) " "Verilog HDL or VHDL warning at the XREGS.vhd(22): index expression is not wide enough to address all of the elements in the array" {  } { { "XREGS.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/XREGS.vhd" 22 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1562809827841 "|RISC_UNI|XREGS:breg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNTRL CNTRL:contr " "Elaborating entity \"CNTRL\" for hierarchy \"CNTRL:contr\"" {  } { { "RISC_UNI.vhd" "contr" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_RV ULA_RV:ula " "Elaborating entity \"ULA_RV\" for hierarchy \"ULA_RV:ula\"" {  } { { "RISC_UNI.vhd" "ula" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNTRL_ULA CNTRL_ULA:ula_cnt " "Elaborating entity \"CNTRL_ULA\" for hierarchy \"CNTRL_ULA:ula_cnt\"" {  } { { "RISC_UNI.vhd" "ula_cnt" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827862 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opcodeSignal CNTRL_ULA.vhd(19) " "VHDL Process Statement warning at CNTRL_ULA.vhd(19): inferring latch(es) for signal or variable \"opcodeSignal\", which holds its previous value in one or more paths through the process" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1562809827870 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.SNE_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.SNE_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562809827870 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.SEQ_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.SEQ_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562809827870 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.SGEU_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.SGEU_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562809827870 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.SGE_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.SGE_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562809827870 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.SLTU_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.SLTU_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562809827870 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.SLT_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.SLT_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562809827870 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.SRA_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.SRA_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562809827870 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.SRL_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.SRL_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562809827870 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.SLL_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.SLL_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562809827870 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.XOR_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.XOR_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562809827870 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.NOR_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.NOR_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562809827870 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.OR_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.OR_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562809827870 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.AND_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.AND_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562809827870 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.SUB_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.SUB_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562809827871 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeSignal.ADD_OP CNTRL_ULA.vhd(19) " "Inferred latch for \"opcodeSignal.ADD_OP\" at CNTRL_ULA.vhd(19)" {  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562809827871 "|RISC_UNI|CNTRL_ULA:ula_cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_DATA MEM_DATA:mem_d " "Elaborating entity \"MEM_DATA\" for hierarchy \"MEM_DATA:mem_d\"" {  } { { "RISC_UNI.vhd" "mem_d" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MEM_DATA:mem_d\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MEM_DATA:mem_d\|altsyncram:altsyncram_component\"" {  } { { "MEM_DATA.vhd" "altsyncram_component" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_DATA.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEM_DATA:mem_d\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MEM_DATA:mem_d\|altsyncram:altsyncram_component\"" {  } { { "MEM_DATA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_DATA.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562809827896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEM_DATA:mem_d\|altsyncram:altsyncram_component " "Instantiated megafunction \"MEM_DATA:mem_d\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MEM_DATA.mif " "Parameter \"init_file\" = \"MEM_DATA.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827896 ""}  } { { "MEM_DATA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/MEM_DATA.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562809827896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j4d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j4d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j4d1 " "Found entity 1: altsyncram_j4d1" {  } { { "db/altsyncram_j4d1.tdf" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_j4d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562809827957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562809827957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j4d1 MEM_DATA:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated " "Elaborating entity \"altsyncram_j4d1\" for hierarchy \"MEM_DATA:mem_d\|altsyncram:altsyncram_component\|altsyncram_j4d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562809827958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.SRA_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.SRA_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[25\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[25\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562809829986 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562809829986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.SRL_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.SRL_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[25\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[25\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562809829986 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562809829986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.SLL_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.SLL_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562809829986 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562809829986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.XOR_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.XOR_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562809829986 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562809829986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.OR_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.OR_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562809829986 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562809829986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.AND_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.AND_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562809829986 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562809829986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.ADD_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.ADD_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562809829986 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562809829986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.SUB_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.SUB_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[25\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[25\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562809829986 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562809829986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.SNE_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.SNE_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562809829986 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562809829986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.SEQ_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.SEQ_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562809829986 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562809829986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.SGE_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.SGE_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562809829986 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562809829986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.SLTU_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.SLTU_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562809829986 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562809829986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CNTRL_ULA:ula_cnt\|opcode.SLT_OP " "Latch CNTRL_ULA:ula_cnt\|opcode.SLT_OP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562809829986 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562809829986 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc2\[0\] GND " "Pin \"pc2\[0\]\" is stuck at GND" {  } { { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562809831237 "|RISC_UNI|pc2[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1562809831237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1562809833620 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562809833620 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3605 " "Implemented 3605 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1562809834623 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1562809834623 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3476 " "Implemented 3476 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1562809834623 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1562809834623 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1562809834623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562809834732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 22:50:34 2019 " "Processing ended: Wed Jul 10 22:50:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562809834732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562809834732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562809834732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562809834732 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562809836340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562809836340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 22:50:35 2019 " "Processing started: Wed Jul 10 22:50:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562809836340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1562809836340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISC_UNI -c RISC_UNI " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISC_UNI -c RISC_UNI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1562809836340 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1562809836481 ""}
{ "Info" "0" "" "Project  = RISC_UNI" {  } {  } 0 0 "Project  = RISC_UNI" 0 0 "Fitter" 0 0 1562809836481 ""}
{ "Info" "0" "" "Revision = RISC_UNI" {  } {  } 0 0 "Revision = RISC_UNI" 0 0 "Fitter" 0 0 1562809836481 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1562809836824 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISC_UNI EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"RISC_UNI\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1562809836857 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562809836887 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562809836887 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a1 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a2 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a3 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a4 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a5 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a6 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a7 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a8 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a9 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a10 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a11 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a12 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a13 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a14 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a15 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a16 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a17 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a18 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a19 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a20 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a21 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a22 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a23 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a24 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a25 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a26 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a27 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a28 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a29 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a30 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a31 " "Atom \"MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1562809837011 "|RISC_UNI|MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|ram_block1a31"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1562809837011 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1562809837928 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1562809837944 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1562809839125 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 5075 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562809839125 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 5076 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562809839125 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 5077 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562809839125 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1562809839125 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1562809839140 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "65 65 " "No exact pin location assignment(s) for 65 pins of 65 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[0\] " "Pin pc2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[0] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[1\] " "Pin pc2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[1] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[2\] " "Pin pc2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[2] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[3\] " "Pin pc2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[3] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[4\] " "Pin pc2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[4] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[5\] " "Pin pc2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[5] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[6\] " "Pin pc2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[6] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[7\] " "Pin pc2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[7] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[8\] " "Pin pc2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[8] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[9\] " "Pin pc2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[9] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[10\] " "Pin pc2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[10] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[11\] " "Pin pc2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[11] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[12\] " "Pin pc2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[12] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[13\] " "Pin pc2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[13] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[14\] " "Pin pc2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[14] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[15\] " "Pin pc2\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[15] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[16\] " "Pin pc2\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[16] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[17\] " "Pin pc2\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[17] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[18\] " "Pin pc2\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[18] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[19\] " "Pin pc2\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[19] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[20\] " "Pin pc2\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[20] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[21\] " "Pin pc2\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[21] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[22\] " "Pin pc2\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[22] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[23\] " "Pin pc2\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[23] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[24\] " "Pin pc2\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[24] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[25\] " "Pin pc2\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[25] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[26\] " "Pin pc2\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[26] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[27\] " "Pin pc2\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[27] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[28\] " "Pin pc2\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[28] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[29\] " "Pin pc2\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[29] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[30\] " "Pin pc2\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[30] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc2\[31\] " "Pin pc2\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc2[31] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc2[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[0\] " "Pin instr2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[0] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[1\] " "Pin instr2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[1] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[2\] " "Pin instr2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[2] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[3\] " "Pin instr2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[3] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[4\] " "Pin instr2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[4] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[5\] " "Pin instr2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[5] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[6\] " "Pin instr2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[6] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[7\] " "Pin instr2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[7] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[8\] " "Pin instr2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[8] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[9\] " "Pin instr2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[9] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[10\] " "Pin instr2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[10] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[11\] " "Pin instr2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[11] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[12\] " "Pin instr2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[12] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[13\] " "Pin instr2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[13] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[14\] " "Pin instr2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[14] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[15\] " "Pin instr2\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[15] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[16\] " "Pin instr2\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[16] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[17\] " "Pin instr2\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[17] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[18\] " "Pin instr2\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[18] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[19\] " "Pin instr2\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[19] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[20\] " "Pin instr2\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[20] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[21\] " "Pin instr2\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[21] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[22\] " "Pin instr2\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[22] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[23\] " "Pin instr2\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[23] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[24\] " "Pin instr2\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[24] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[25\] " "Pin instr2\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[25] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[26\] " "Pin instr2\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[26] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[27\] " "Pin instr2\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[27] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[28\] " "Pin instr2\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[28] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[29\] " "Pin instr2\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[29] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[30\] " "Pin instr2\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[30] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr2\[31\] " "Pin instr2\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { instr2[31] } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr2[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clock } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1562809839322 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1562809839322 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1562809839733 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC_UNI.sdc " "Synopsys Design Constraints File file not found: 'RISC_UNI.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1562809839733 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1562809839733 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0~porta_address_reg0  to: mem_i\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[0\] " "From: MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0~porta_address_reg0  to: mem_i\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1562809839749 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1562809839749 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1562809839777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clock (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1562809839913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0 " "Destination node MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 36 2 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 1356 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1562809839913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a1 " "Destination node MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 57 2 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 1357 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1562809839913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a2 " "Destination node MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 78 2 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 1358 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1562809839913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a3 " "Destination node MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 99 2 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|q_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 1359 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1562809839913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a4 " "Destination node MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 120 2 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|q_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 1360 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1562809839913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a5 " "Destination node MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 141 2 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|q_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 1361 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1562809839913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a6 " "Destination node MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 162 2 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|q_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 1362 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1562809839913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a12 " "Destination node MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 288 2 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|q_a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 1368 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1562809839913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a13 " "Destination node MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a13" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 309 2 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|q_a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 1369 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1562809839913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a14 " "Destination node MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a14" {  } { { "db/altsyncram_n5d1.tdf" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/db/altsyncram_n5d1.tdf" 330 2 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_INST:mem_i|altsyncram:altsyncram_component|altsyncram_n5d1:auto_generated|q_a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 1370 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1562809839913 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1562809839913 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1562809839913 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clock } } } { "RISC_UNI.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/RISC_UNI.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562809839913 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CNTRL_ULA:ula_cnt\|Mux15~1  " "Automatically promoted node CNTRL_ULA:ula_cnt\|Mux15~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1562809839913 ""}  } { { "CNTRL_ULA.vhd" "" { Text "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/CNTRL_ULA.vhd" 21 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CNTRL_ULA:ula_cnt|Mux15~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 0 { 0 ""} 0 4345 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562809839913 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1562809840262 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562809840266 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562809840266 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562809840271 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562809840276 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1562809840278 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1562809840278 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1562809840278 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1562809840278 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1562809840278 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1562809840278 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 3.3V 0 64 0 " "Number of I/O pins in group: 64 (unused VREF, 3.3V VCCIO, 0 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1562809840278 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1562809840278 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1562809840278 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 84 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  84 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562809840294 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562809840294 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562809840294 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562809840294 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562809840294 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562809840294 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562809840294 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1562809840294 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1562809840294 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1562809840294 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562809840356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1562809843564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562809844853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1562809844860 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1562809855489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562809855489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1562809855892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "40 X48_Y39 X59_Y51 " "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X48_Y39 to location X59_Y51" {  } { { "loc" "" { Generic "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/" { { 1 { 0 "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X48_Y39 to location X59_Y51"} { { 11 { 0 "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X48_Y39 to location X59_Y51"} 48 39 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1562809861106 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1562809861106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562809867888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1562809867891 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1562809867891 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.11 " "Total time spent on timing analysis during the Fitter is 3.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1562809868033 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562809868055 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[0\] 0 " "Pin \"pc2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[1\] 0 " "Pin \"pc2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[2\] 0 " "Pin \"pc2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[3\] 0 " "Pin \"pc2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[4\] 0 " "Pin \"pc2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[5\] 0 " "Pin \"pc2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[6\] 0 " "Pin \"pc2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[7\] 0 " "Pin \"pc2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[8\] 0 " "Pin \"pc2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[9\] 0 " "Pin \"pc2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[10\] 0 " "Pin \"pc2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[11\] 0 " "Pin \"pc2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[12\] 0 " "Pin \"pc2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[13\] 0 " "Pin \"pc2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[14\] 0 " "Pin \"pc2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[15\] 0 " "Pin \"pc2\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[16\] 0 " "Pin \"pc2\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[17\] 0 " "Pin \"pc2\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[18\] 0 " "Pin \"pc2\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[19\] 0 " "Pin \"pc2\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[20\] 0 " "Pin \"pc2\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[21\] 0 " "Pin \"pc2\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[22\] 0 " "Pin \"pc2\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[23\] 0 " "Pin \"pc2\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[24\] 0 " "Pin \"pc2\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[25\] 0 " "Pin \"pc2\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[26\] 0 " "Pin \"pc2\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[27\] 0 " "Pin \"pc2\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[28\] 0 " "Pin \"pc2\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[29\] 0 " "Pin \"pc2\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[30\] 0 " "Pin \"pc2\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc2\[31\] 0 " "Pin \"pc2\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[0\] 0 " "Pin \"instr2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[1\] 0 " "Pin \"instr2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[2\] 0 " "Pin \"instr2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[3\] 0 " "Pin \"instr2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[4\] 0 " "Pin \"instr2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[5\] 0 " "Pin \"instr2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[6\] 0 " "Pin \"instr2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[7\] 0 " "Pin \"instr2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[8\] 0 " "Pin \"instr2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[9\] 0 " "Pin \"instr2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[10\] 0 " "Pin \"instr2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[11\] 0 " "Pin \"instr2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[12\] 0 " "Pin \"instr2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[13\] 0 " "Pin \"instr2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[14\] 0 " "Pin \"instr2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[15\] 0 " "Pin \"instr2\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[16\] 0 " "Pin \"instr2\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[17\] 0 " "Pin \"instr2\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[18\] 0 " "Pin \"instr2\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[19\] 0 " "Pin \"instr2\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[20\] 0 " "Pin \"instr2\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[21\] 0 " "Pin \"instr2\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[22\] 0 " "Pin \"instr2\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[23\] 0 " "Pin \"instr2\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[24\] 0 " "Pin \"instr2\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[25\] 0 " "Pin \"instr2\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[26\] 0 " "Pin \"instr2\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[27\] 0 " "Pin \"instr2\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[28\] 0 " "Pin \"instr2\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[29\] 0 " "Pin \"instr2\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[30\] 0 " "Pin \"instr2\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr2\[31\] 0 " "Pin \"instr2\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562809868140 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1562809868140 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562809869124 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562809869352 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562809870282 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562809870869 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1562809870912 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1562809871105 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/output_files/RISC_UNI.fit.smsg " "Generated suppressed messages file C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/output_files/RISC_UNI.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1562809871802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5024 " "Peak virtual memory: 5024 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562809872840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 22:51:12 2019 " "Processing ended: Wed Jul 10 22:51:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562809872840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562809872840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562809872840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1562809872840 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1562809875434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562809875434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 22:51:15 2019 " "Processing started: Wed Jul 10 22:51:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562809875434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1562809875434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISC_UNI -c RISC_UNI " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISC_UNI -c RISC_UNI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1562809875435 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1562809878280 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1562809878389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4585 " "Peak virtual memory: 4585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562809879635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 22:51:19 2019 " "Processing ended: Wed Jul 10 22:51:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562809879635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562809879635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562809879635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1562809879635 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1562809880451 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1562809882297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562809882298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 22:51:20 2019 " "Processing started: Wed Jul 10 22:51:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562809882298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562809882298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC_UNI -c RISC_UNI " "Command: quartus_sta RISC_UNI -c RISC_UNI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562809882298 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1562809882418 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1562809882699 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1562809882744 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1562809882744 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1562809882966 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC_UNI.sdc " "Synopsys Design Constraints File file not found: 'RISC_UNI.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1562809883168 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1562809883168 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883176 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0~porta_address_reg0 MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0~porta_address_reg0 " "create_clock -period 1.000 -name MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0~porta_address_reg0 MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883176 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883176 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0~porta_address_reg0  to: mem_i\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[15\] " "From: MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0~porta_address_reg0  to: mem_i\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[15\]" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: contr\|Mux9~0  from: datab  to: combout " "Cell: contr\|Mux9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: contr\|Mux9~0  from: datac  to: combout " "Cell: contr\|Mux9~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: contr\|Mux9~0  from: datad  to: combout " "Cell: contr\|Mux9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula_cnt\|Mux15~1  from: datac  to: combout " "Cell: ula_cnt\|Mux15~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883185 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula_cnt\|Mux15~1  from: datad  to: combout " "Cell: ula_cnt\|Mux15~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883185 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1562809883185 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1562809883194 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1562809883295 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1562809883345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.063 " "Worst-case setup slack is -17.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.063    -16764.648 clock  " "  -17.063    -16764.648 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.199       -52.948 MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0~porta_address_reg0  " "   -4.199       -52.948 MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562809883351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.012 " "Worst-case hold slack is -6.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.012       -66.988 MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0~porta_address_reg0  " "   -6.012       -66.988 MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061        -0.061 clock  " "   -0.061        -0.061 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562809883380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562809883385 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562809883391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.375 " "Worst-case minimum pulse width slack is -2.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.375      -239.956 MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0~porta_address_reg0  " "   -2.375      -239.956 MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -1736.380 clock  " "   -2.000     -1736.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562809883398 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1562809883674 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1562809883685 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0~porta_address_reg0  to: mem_i\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[15\] " "From: MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0~porta_address_reg0  to: mem_i\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[15\]" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: contr\|Mux9~0  from: datab  to: combout " "Cell: contr\|Mux9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: contr\|Mux9~0  from: datac  to: combout " "Cell: contr\|Mux9~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: contr\|Mux9~0  from: datad  to: combout " "Cell: contr\|Mux9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula_cnt\|Mux15~1  from: datac  to: combout " "Cell: ula_cnt\|Mux15~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula_cnt\|Mux15~1  from: datad  to: combout " "Cell: ula_cnt\|Mux15~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883777 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1562809883777 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1562809883798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.668 " "Worst-case setup slack is -7.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.668     -7482.562 clock  " "   -7.668     -7482.562 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.651       -20.525 MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0~porta_address_reg0  " "   -1.651       -20.525 MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562809883850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562809883850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.042 " "Worst-case hold slack is -3.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562809884139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562809884139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.042       -34.112 MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.042       -34.112 MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562809884139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070         0.000 clock  " "    0.070         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562809884139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562809884139 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562809884149 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562809884156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562809884164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562809884164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -1736.380 clock  " "   -2.000     -1736.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562809884164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.777       -71.278 MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0~porta_address_reg0  " "   -0.777       -71.278 MEM_INST:mem_i\|altsyncram:altsyncram_component\|altsyncram_n5d1:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562809884164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562809884164 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1562809884391 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1562809884437 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1562809884437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562809884611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 22:51:24 2019 " "Processing ended: Wed Jul 10 22:51:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562809884611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562809884611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562809884611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562809884611 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562809886323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562809886324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 22:51:26 2019 " "Processing started: Wed Jul 10 22:51:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562809886324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562809886324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RISC_UNI -c RISC_UNI " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RISC_UNI -c RISC_UNI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562809886324 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "RISC_UNI.vho\", \"RISC_UNI_fast.vho RISC_UNI_vhd.sdo RISC_UNI_vhd_fast.sdo C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/simulation/modelsim/ simulation " "Generated files \"RISC_UNI.vho\", \"RISC_UNI_fast.vho\", \"RISC_UNI_vhd.sdo\" and \"RISC_UNI_vhd_fast.sdo\" in directory \"C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISCV_UNI/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1562809889830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562809889917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 22:51:29 2019 " "Processing ended: Wed Jul 10 22:51:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562809889917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562809889917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562809889917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562809889917 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus II Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562809890633 ""}
