$date
	Sun Aug 11 22:28:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder $end
$var wire 32 ! i_a [31:0] $end
$var wire 32 " i_b [31:0] $end
$var wire 32 # o_s [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1110 #
b100 "
b1010 !
$end
#2000
b1101 "
b1110 #
b1 !
#4000
b1111 "
b10100 #
b101 !
#6000
b1000 "
b1100 #
b100 !
#8000
b1001 "
b10110 #
b1101 !
#10000
b11000 #
b1111 !
#12000
b111 "
b10101 #
b1110 !
#14000
b1001 #
b10 !
#16000
b1 "
b1000 #
b111 !
#18000
b1001 #
b1000 !
#20001
