#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fcce552af00 .scope module, "CPU_tf" "CPU_tf" 2 2;
 .timescale -9 -12;
P_0x7fcce5520340 .param/l "tck" 0 2 3, +C4<00000000000000000000000000001010>;
v0x7fcce554cb40_0 .net "ALUM2Reg", 0 0, L_0x7fcce5550240;  1 drivers
v0x7fcce554cbd0_0 .net "ALUOp", 2 0, L_0x7fcce5551730;  1 drivers
v0x7fcce5511070_0 .net "ALUSelectorOut", 31 0, L_0x7fcce55521d0;  1 drivers
v0x7fcce554cc60_0 .net "ALUSrcB", 0 0, L_0x7fcce5550130;  1 drivers
v0x7fcce554ccf0_0 .var "CLK", 0 0;
v0x7fcce554cd80_0 .net "DataMenRW", 0 0, L_0x7fcce5550b10;  1 drivers
v0x7fcce554ce10_0 .net "ExtSel", 0 0, L_0x7fcce5550d60;  1 drivers
L_0x10385c320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fcce554cea0_0 .net "InsMenRW", 0 0, L_0x10385c320;  1 drivers
v0x7fcce554cf30_0 .net "PCSrc", 0 0, L_0x7fcce5550c00;  1 drivers
v0x7fcce554d040_0 .net "PCValue", 31 0, L_0x7fcce554e010;  1 drivers
v0x7fcce554d0f0_0 .net "PCWre", 0 0, L_0x7fcce55511b0;  1 drivers
v0x7fcce554d180_0 .net "PCin", 31 0, L_0x7fcce554e5f0;  1 drivers
v0x7fcce554d210_0 .net "PCout", 31 0, v0x7fcce5549870_0;  1 drivers
v0x7fcce554d320_0 .net "RFSelectorOut", 4 0, L_0x7fcce554fad0;  1 drivers
v0x7fcce554d3b0_0 .net "RegOut", 0 0, L_0x7fcce55512c0;  1 drivers
v0x7fcce554d440_0 .net "RegWre", 0 0, L_0x7fcce5550a00;  1 drivers
v0x7fcce554d4d0_0 .var "Reset", 0 0;
v0x7fcce554d660_0 .net "dataOut", 31 0, v0x7fcce5547920_0;  1 drivers
v0x7fcce554d6f0_0 .net "extendOut", 31 0, L_0x7fcce5551d90;  1 drivers
v0x7fcce554d780_0 .net "immediate", 15 0, L_0x7fcce554fa30;  1 drivers
v0x7fcce554d810_0 .net "instruction", 31 0, L_0x7fcce554f2f0;  1 drivers
v0x7fcce554d8a0_0 .var/i "num_iter", 31 0;
v0x7fcce554d940_0 .net "op", 5 0, L_0x7fcce554f530;  1 drivers
v0x7fcce554d9e0_0 .net "rd", 4 0, L_0x7fcce554f810;  1 drivers
v0x7fcce554da80_0 .net "readData1", 31 0, L_0x7fcce554fdb0;  1 drivers
v0x7fcce554db20_0 .net "readData2", 31 0, L_0x7fcce554ffe0;  1 drivers
v0x7fcce554dc40_0 .net "result", 31 0, v0x7fcce5543030_0;  1 drivers
v0x7fcce554dd50_0 .net "rs", 4 0, L_0x7fcce554f650;  1 drivers
v0x7fcce554dde0_0 .net "rt", 4 0, L_0x7fcce554f770;  1 drivers
v0x7fcce554def0_0 .net "writeData", 31 0, L_0x7fcce55522f0;  1 drivers
v0x7fcce554df80_0 .net "zero", 0 0, v0x7fcce55430e0_0;  1 drivers
S_0x7fcce550e1f0 .scope module, "uut" "CPU" 2 39, 3 15 0, S_0x7fcce552af00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /OUTPUT 32 "PCout"
    .port_info 3 /OUTPUT 32 "PCin"
    .port_info 4 /OUTPUT 32 "instruction"
    .port_info 5 /OUTPUT 6 "op"
    .port_info 6 /OUTPUT 5 "rs"
    .port_info 7 /OUTPUT 5 "rt"
    .port_info 8 /OUTPUT 5 "rd"
    .port_info 9 /OUTPUT 5 "RFSelectorOut"
    .port_info 10 /OUTPUT 16 "immediate"
    .port_info 11 /OUTPUT 1 "zero"
    .port_info 12 /OUTPUT 1 "RegOut"
    .port_info 13 /OUTPUT 1 "InsMenRW"
    .port_info 14 /OUTPUT 1 "ExtSel"
    .port_info 15 /OUTPUT 1 "DataMenRW"
    .port_info 16 /OUTPUT 1 "ALUM2Reg"
    .port_info 17 /OUTPUT 1 "ALUSrcB"
    .port_info 18 /OUTPUT 1 "PCSrc"
    .port_info 19 /OUTPUT 1 "RegWre"
    .port_info 20 /OUTPUT 1 "PCWre"
    .port_info 21 /OUTPUT 32 "result"
    .port_info 22 /OUTPUT 32 "writeData"
    .port_info 23 /OUTPUT 32 "dataOut"
    .port_info 24 /OUTPUT 32 "readData1"
    .port_info 25 /OUTPUT 32 "readData2"
    .port_info 26 /OUTPUT 32 "extendOut"
    .port_info 27 /OUTPUT 32 "PCValue"
    .port_info 28 /OUTPUT 32 "ALUSelectorOut"
    .port_info 29 /OUTPUT 3 "ALUOp"
L_0x7fcce554e010 .functor BUFZ 32, v0x7fcce5549870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fcce554b2a0_0 .net "ALUM2Reg", 0 0, L_0x7fcce5550240;  alias, 1 drivers
v0x7fcce554b370_0 .net "ALUOp", 2 0, L_0x7fcce5551730;  alias, 1 drivers
v0x7fcce554b440_0 .net "ALUSelectorOut", 31 0, L_0x7fcce55521d0;  alias, 1 drivers
v0x7fcce554b510_0 .net "ALUSrcB", 0 0, L_0x7fcce5550130;  alias, 1 drivers
v0x7fcce554b5e0_0 .net "CLK", 0 0, v0x7fcce554ccf0_0;  1 drivers
v0x7fcce554b6f0_0 .net "DataMenRW", 0 0, L_0x7fcce5550b10;  alias, 1 drivers
v0x7fcce554b7c0_0 .net "ExtSel", 0 0, L_0x7fcce5550d60;  alias, 1 drivers
v0x7fcce554b890_0 .net "InsMenRW", 0 0, L_0x10385c320;  alias, 1 drivers
v0x7fcce554b960_0 .net "PCSrc", 0 0, L_0x7fcce5550c00;  alias, 1 drivers
v0x7fcce554ba70_0 .net "PCValue", 31 0, L_0x7fcce554e010;  alias, 1 drivers
v0x7fcce554bb00_0 .net "PCWre", 0 0, L_0x7fcce55511b0;  alias, 1 drivers
v0x7fcce554bbd0_0 .net "PCin", 31 0, L_0x7fcce554e5f0;  alias, 1 drivers
v0x7fcce554bca0_0 .net "PCout", 31 0, v0x7fcce5549870_0;  alias, 1 drivers
v0x7fcce554bd30_0 .net "RFSelectorOut", 4 0, L_0x7fcce554fad0;  alias, 1 drivers
v0x7fcce554be00_0 .net "RegOut", 0 0, L_0x7fcce55512c0;  alias, 1 drivers
v0x7fcce554bed0_0 .net "RegWre", 0 0, L_0x7fcce5550a00;  alias, 1 drivers
v0x7fcce554bfa0_0 .net "Reset", 0 0, v0x7fcce554d4d0_0;  1 drivers
v0x7fcce554c130_0 .net "dataOut", 31 0, v0x7fcce5547920_0;  alias, 1 drivers
v0x7fcce554c1c0_0 .net "extendOut", 31 0, L_0x7fcce5551d90;  alias, 1 drivers
v0x7fcce554c250_0 .net "immediate", 15 0, L_0x7fcce554fa30;  alias, 1 drivers
v0x7fcce554c2e0_0 .net "instruction", 31 0, L_0x7fcce554f2f0;  alias, 1 drivers
v0x7fcce554c3b0_0 .net "op", 5 0, L_0x7fcce554f530;  alias, 1 drivers
v0x7fcce554c480_0 .net "rd", 4 0, L_0x7fcce554f810;  alias, 1 drivers
v0x7fcce554c550_0 .net "readData1", 31 0, L_0x7fcce554fdb0;  alias, 1 drivers
v0x7fcce554c620_0 .net "readData2", 31 0, L_0x7fcce554ffe0;  alias, 1 drivers
v0x7fcce554c6b0_0 .net "result", 31 0, v0x7fcce5543030_0;  alias, 1 drivers
v0x7fcce554c740_0 .net "rs", 4 0, L_0x7fcce554f650;  alias, 1 drivers
v0x7fcce554c810_0 .net "rt", 4 0, L_0x7fcce554f770;  alias, 1 drivers
v0x7fcce554c8a0_0 .net "writeData", 31 0, L_0x7fcce55522f0;  alias, 1 drivers
v0x7fcce554c970_0 .net "zero", 0 0, v0x7fcce55430e0_0;  alias, 1 drivers
S_0x7fcce55133d0 .scope module, "Alu" "ALU" 3 57, 4 2 0, S_0x7fcce550e1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 3 "ALUC"
    .port_info 3 /OUTPUT 32 "Out"
    .port_info 4 /OUTPUT 1 "Zero"
v0x7fcce550f560_0 .net "ALUC", 2 0, L_0x7fcce5551730;  alias, 1 drivers
v0x7fcce5543030_0 .var "Out", 31 0;
v0x7fcce55430e0_0 .var "Zero", 0 0;
v0x7fcce5543190_0 .net "in1", 31 0, L_0x7fcce554fdb0;  alias, 1 drivers
v0x7fcce5543240_0 .net "in2", 31 0, L_0x7fcce55521d0;  alias, 1 drivers
E_0x7fcce5520f70 .event edge, v0x7fcce550f560_0, v0x7fcce5543240_0, v0x7fcce5543190_0;
S_0x7fcce55433b0 .scope module, "AluSelector" "ALUSelector" 3 55, 5 2 0, S_0x7fcce550e1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ALUSrcB"
    .port_info 1 /INPUT 32 "out2"
    .port_info 2 /INPUT 32 "extendOut"
    .port_info 3 /OUTPUT 32 "ALUSelectorOut"
v0x7fcce55435c0_0 .net "ALUSelectorOut", 31 0, L_0x7fcce55521d0;  alias, 1 drivers
v0x7fcce5543670_0 .net "ALUSrcB", 0 0, L_0x7fcce5550130;  alias, 1 drivers
v0x7fcce5543700_0 .net "extendOut", 31 0, L_0x7fcce5551d90;  alias, 1 drivers
v0x7fcce55437b0_0 .net "out2", 31 0, L_0x7fcce554ffe0;  alias, 1 drivers
L_0x7fcce55521d0 .functor MUXZ 32, L_0x7fcce554ffe0, L_0x7fcce5551d90, L_0x7fcce5550130, C4<>;
S_0x7fcce55438c0 .scope module, "PcCalculator" "PCCalculator" 3 41, 6 3 0, S_0x7fcce550e1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "PCSrc"
    .port_info 1 /INPUT 32 "prePC"
    .port_info 2 /INPUT 32 "extendOut"
    .port_info 3 /OUTPUT 32 "postPC"
v0x7fcce5543af0_0 .net "PCSrc", 0 0, L_0x7fcce5550c00;  alias, 1 drivers
L_0x10385c008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fcce5543b90_0 .net/2u *"_s0", 31 0, L_0x10385c008;  1 drivers
v0x7fcce5543c40_0 .net *"_s10", 31 0, L_0x7fcce554e380;  1 drivers
L_0x10385c098 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fcce5543d00_0 .net/2u *"_s12", 31 0, L_0x10385c098;  1 drivers
v0x7fcce5543db0_0 .net *"_s14", 31 0, L_0x7fcce554e4c0;  1 drivers
v0x7fcce5543ea0_0 .net *"_s2", 31 0, L_0x7fcce554e080;  1 drivers
v0x7fcce5543f50_0 .net *"_s4", 31 0, L_0x7fcce554e220;  1 drivers
v0x7fcce5544000_0 .net *"_s6", 29 0, L_0x7fcce554e180;  1 drivers
L_0x10385c050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcce55440b0_0 .net *"_s8", 1 0, L_0x10385c050;  1 drivers
v0x7fcce55441c0_0 .net "extendOut", 31 0, L_0x7fcce5551d90;  alias, 1 drivers
v0x7fcce5544280_0 .net "postPC", 31 0, L_0x7fcce554e5f0;  alias, 1 drivers
v0x7fcce5544310_0 .net "prePC", 31 0, v0x7fcce5549870_0;  alias, 1 drivers
L_0x7fcce554e080 .arith/sum 32, v0x7fcce5549870_0, L_0x10385c008;
L_0x7fcce554e180 .part L_0x7fcce5551d90, 0, 30;
L_0x7fcce554e220 .concat [ 2 30 0 0], L_0x10385c050, L_0x7fcce554e180;
L_0x7fcce554e380 .arith/sum 32, L_0x7fcce554e080, L_0x7fcce554e220;
L_0x7fcce554e4c0 .arith/sum 32, v0x7fcce5549870_0, L_0x10385c098;
L_0x7fcce554e5f0 .functor MUXZ 32, L_0x7fcce554e4c0, L_0x7fcce554e380, L_0x7fcce5550c00, C4<>;
S_0x7fcce55443f0 .scope module, "RfSelector" "RFSelector" 3 47, 7 5 0, S_0x7fcce550e1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RegOut"
    .port_info 1 /INPUT 5 "rt"
    .port_info 2 /INPUT 5 "rd"
    .port_info 3 /OUTPUT 5 "RfSelectorOut"
v0x7fcce5544600_0 .net "RegOut", 0 0, L_0x7fcce55512c0;  alias, 1 drivers
v0x7fcce55446b0_0 .net "RfSelectorOut", 4 0, L_0x7fcce554fad0;  alias, 1 drivers
v0x7fcce5544760_0 .net "rd", 4 0, L_0x7fcce554f810;  alias, 1 drivers
v0x7fcce5544820_0 .net "rt", 4 0, L_0x7fcce554f770;  alias, 1 drivers
L_0x7fcce554fad0 .functor MUXZ 5, L_0x7fcce554f770, L_0x7fcce554f810, L_0x7fcce55512c0, C4<>;
S_0x7fcce5544930 .scope module, "WdSelector" "WDSelector" 3 61, 8 4 0, S_0x7fcce550e1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ALUM2Reg"
    .port_info 1 /INPUT 32 "result"
    .port_info 2 /INPUT 32 "DataOut"
    .port_info 3 /OUTPUT 32 "writeData"
v0x7fcce5544b80_0 .net "ALUM2Reg", 0 0, L_0x7fcce5550240;  alias, 1 drivers
v0x7fcce5544c10_0 .net "DataOut", 31 0, v0x7fcce5547920_0;  alias, 1 drivers
v0x7fcce5544cc0_0 .net "result", 31 0, v0x7fcce5543030_0;  alias, 1 drivers
v0x7fcce5544d90_0 .net "writeData", 31 0, L_0x7fcce55522f0;  alias, 1 drivers
L_0x7fcce55522f0 .functor MUXZ 32, v0x7fcce5543030_0, v0x7fcce5547920_0, L_0x7fcce5550240, C4<>;
S_0x7fcce5544e90 .scope module, "controlUnit" "CU" 3 51, 9 2 0, S_0x7fcce550e1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "RegOut"
    .port_info 3 /OUTPUT 1 "InsMenRW"
    .port_info 4 /OUTPUT 1 "ExtSel"
    .port_info 5 /OUTPUT 1 "DataMenRW"
    .port_info 6 /OUTPUT 1 "ALUM2Reg"
    .port_info 7 /OUTPUT 1 "ALUSrcB"
    .port_info 8 /OUTPUT 1 "PCSrc"
    .port_info 9 /OUTPUT 1 "RegWre"
    .port_info 10 /OUTPUT 1 "PCWre"
    .port_info 11 /OUTPUT 3 "ALUOp"
L_0x7fcce5550050 .functor OR 1, v0x7fcce5546fb0_0, v0x7fcce5547230_0, C4<0>, C4<0>;
L_0x7fcce55500c0 .functor OR 1, L_0x7fcce5550050, v0x7fcce5546dd0_0, C4<0>, C4<0>;
L_0x7fcce5550130 .functor OR 1, L_0x7fcce55500c0, v0x7fcce55470f0_0, C4<0>, C4<0>;
L_0x7fcce5550240 .functor BUFZ 1, v0x7fcce5546dd0_0, C4<0>, C4<0>, C4<0>;
L_0x7fcce5550330 .functor OR 1, v0x7fcce5546b80_0, v0x7fcce5547190_0, C4<0>, C4<0>;
L_0x7fcce5550430 .functor OR 1, L_0x7fcce5550330, v0x7fcce5546fb0_0, C4<0>, C4<0>;
L_0x7fcce5550520 .functor OR 1, L_0x7fcce5550430, v0x7fcce5546c10_0, C4<0>, C4<0>;
L_0x7fcce5550610 .functor OR 1, L_0x7fcce5550520, v0x7fcce5546f10_0, C4<0>, C4<0>;
L_0x7fcce5550700 .functor OR 1, L_0x7fcce5550610, v0x7fcce5546e70_0, C4<0>, C4<0>;
L_0x7fcce5550820 .functor OR 1, L_0x7fcce5550700, v0x7fcce5546dd0_0, C4<0>, C4<0>;
L_0x7fcce55508d0 .functor OR 1, L_0x7fcce5550820, v0x7fcce5547050_0, C4<0>, C4<0>;
L_0x7fcce5550a00 .functor OR 1, L_0x7fcce55508d0, v0x7fcce55470f0_0, C4<0>, C4<0>;
L_0x7fcce5550b10 .functor BUFZ 1, v0x7fcce5547230_0, C4<0>, C4<0>, C4<0>;
L_0x7fcce5550c70 .functor OR 1, v0x7fcce5547230_0, v0x7fcce5546dd0_0, C4<0>, C4<0>;
L_0x7fcce5550d60 .functor OR 1, L_0x7fcce5550c70, v0x7fcce5546ca0_0, C4<0>, C4<0>;
L_0x7fcce5550c00 .functor AND 1, v0x7fcce5546ca0_0, v0x7fcce55430e0_0, C4<1>, C4<1>;
L_0x7fcce5550f50 .functor OR 1, v0x7fcce5546b80_0, v0x7fcce5547190_0, C4<0>, C4<0>;
L_0x7fcce5551050 .functor OR 1, L_0x7fcce5550f50, v0x7fcce5546c10_0, C4<0>, C4<0>;
L_0x7fcce55510c0 .functor OR 1, L_0x7fcce5551050, v0x7fcce5546f10_0, C4<0>, C4<0>;
L_0x7fcce5551250 .functor OR 1, L_0x7fcce55510c0, v0x7fcce5546e70_0, C4<0>, C4<0>;
L_0x7fcce55512c0 .functor OR 1, L_0x7fcce5551250, v0x7fcce5547050_0, C4<0>, C4<0>;
L_0x7fcce55514e0 .functor OR 1, v0x7fcce5546c10_0, v0x7fcce55470f0_0, C4<0>, C4<0>;
L_0x7fcce5551550 .functor OR 1, v0x7fcce5546fb0_0, v0x7fcce5546f10_0, C4<0>, C4<0>;
L_0x7fcce5551680 .functor OR 1, L_0x7fcce5551550, v0x7fcce5547050_0, C4<0>, C4<0>;
L_0x7fcce5551850 .functor OR 1, v0x7fcce5547190_0, v0x7fcce5546fb0_0, C4<0>, C4<0>;
L_0x7fcce5551a10 .functor OR 1, L_0x7fcce5551850, v0x7fcce5546f10_0, C4<0>, C4<0>;
L_0x7fcce5551a80 .functor OR 1, L_0x7fcce5551a10, v0x7fcce5546ca0_0, C4<0>, C4<0>;
L_0x7fcce5551bf0 .functor OR 1, L_0x7fcce5551a80, v0x7fcce55470f0_0, C4<0>, C4<0>;
v0x7fcce5545210_0 .var "ADD", 5 0;
v0x7fcce55452d0_0 .net "ALUM2Reg", 0 0, L_0x7fcce5550240;  alias, 1 drivers
v0x7fcce5545370_0 .net "ALUOp", 2 0, L_0x7fcce5551730;  alias, 1 drivers
v0x7fcce5545440_0 .net "ALUSrcB", 0 0, L_0x7fcce5550130;  alias, 1 drivers
v0x7fcce55454f0_0 .var "AND", 5 0;
v0x7fcce55455c0_0 .net "DataMenRW", 0 0, L_0x7fcce5550b10;  alias, 1 drivers
v0x7fcce5545650_0 .net "ExtSel", 0 0, L_0x7fcce5550d60;  alias, 1 drivers
v0x7fcce55456e0_0 .var "HALT", 5 0;
v0x7fcce5545790_0 .net "InsMenRW", 0 0, L_0x10385c320;  alias, 1 drivers
v0x7fcce55458a0_0 .net "PCSrc", 0 0, L_0x7fcce5550c00;  alias, 1 drivers
v0x7fcce5545950_0 .net "PCWre", 0 0, L_0x7fcce55511b0;  alias, 1 drivers
v0x7fcce55459e0_0 .net "RegOut", 0 0, L_0x7fcce55512c0;  alias, 1 drivers
v0x7fcce5545a70_0 .net "RegWre", 0 0, L_0x7fcce5550a00;  alias, 1 drivers
v0x7fcce5545b00_0 .var "SLT", 5 0;
v0x7fcce5545b90_0 .var "SLTI", 5 0;
v0x7fcce5545c30_0 .net *"_s0", 0 0, L_0x7fcce5550050;  1 drivers
v0x7fcce5545cd0_0 .net *"_s10", 0 0, L_0x7fcce5550430;  1 drivers
v0x7fcce5545e70_0 .net *"_s12", 0 0, L_0x7fcce5550520;  1 drivers
v0x7fcce5545f10_0 .net *"_s14", 0 0, L_0x7fcce5550610;  1 drivers
v0x7fcce5545fb0_0 .net *"_s16", 0 0, L_0x7fcce5550700;  1 drivers
v0x7fcce5546050_0 .net *"_s18", 0 0, L_0x7fcce5550820;  1 drivers
v0x7fcce55460f0_0 .net *"_s2", 0 0, L_0x7fcce55500c0;  1 drivers
v0x7fcce5546190_0 .net *"_s20", 0 0, L_0x7fcce55508d0;  1 drivers
v0x7fcce5546230_0 .net *"_s26", 0 0, L_0x7fcce5550c70;  1 drivers
v0x7fcce55462d0_0 .net *"_s32", 0 0, L_0x7fcce5550f50;  1 drivers
v0x7fcce5546370_0 .net *"_s34", 0 0, L_0x7fcce5551050;  1 drivers
v0x7fcce5546410_0 .net *"_s36", 0 0, L_0x7fcce55510c0;  1 drivers
v0x7fcce55464b0_0 .net *"_s38", 0 0, L_0x7fcce5551250;  1 drivers
v0x7fcce5546550_0 .net *"_s46", 0 0, L_0x7fcce55514e0;  1 drivers
v0x7fcce55465f0_0 .net *"_s50", 0 0, L_0x7fcce5551550;  1 drivers
v0x7fcce5546690_0 .net *"_s52", 0 0, L_0x7fcce5551680;  1 drivers
v0x7fcce5546730_0 .net *"_s57", 0 0, L_0x7fcce5551850;  1 drivers
v0x7fcce55467d0_0 .net *"_s59", 0 0, L_0x7fcce5551a10;  1 drivers
v0x7fcce5545d70_0 .net *"_s61", 0 0, L_0x7fcce5551a80;  1 drivers
v0x7fcce5546a60_0 .net *"_s63", 0 0, L_0x7fcce5551bf0;  1 drivers
v0x7fcce5546af0_0 .net *"_s8", 0 0, L_0x7fcce5550330;  1 drivers
v0x7fcce5546b80_0 .var "i_add", 0 0;
v0x7fcce5546c10_0 .var "i_and", 0 0;
v0x7fcce5546ca0_0 .var "i_beq", 0 0;
v0x7fcce5546d30_0 .var "i_halt", 0 0;
v0x7fcce5546dd0_0 .var "i_lw", 0 0;
v0x7fcce5546e70_0 .var "i_move", 0 0;
v0x7fcce5546f10_0 .var "i_or", 0 0;
v0x7fcce5546fb0_0 .var "i_ori", 0 0;
v0x7fcce5547050_0 .var "i_slt", 0 0;
v0x7fcce55470f0_0 .var "i_slti", 0 0;
v0x7fcce5547190_0 .var "i_sub", 0 0;
v0x7fcce5547230_0 .var "i_sw", 0 0;
v0x7fcce55472d0_0 .net "op", 5 0, L_0x7fcce554f530;  alias, 1 drivers
v0x7fcce5547380_0 .net "zero", 0 0, v0x7fcce55430e0_0;  alias, 1 drivers
E_0x7fcce55451c0 .event edge, v0x7fcce55430e0_0, v0x7fcce55472d0_0;
L_0x7fcce55511b0 .reduce/nor v0x7fcce5546d30_0;
L_0x7fcce5551730 .concat8 [ 1 1 1 0], L_0x7fcce5551bf0, L_0x7fcce5551680, L_0x7fcce55514e0;
S_0x7fcce55474c0 .scope module, "dataMemory" "DataMemory" 3 59, 10 2 0, S_0x7fcce550e1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RW"
    .port_info 1 /INPUT 32 "DAddr"
    .port_info 2 /INPUT 32 "DataIn"
    .port_info 3 /OUTPUT 32 "DataOut"
v0x7fcce55476e0_0 .net "DAddr", 31 0, v0x7fcce5543030_0;  alias, 1 drivers
v0x7fcce55477d0_0 .net "DataIn", 31 0, L_0x7fcce554ffe0;  alias, 1 drivers
v0x7fcce5547870 .array "DataMem", 0 511, 7 0;
v0x7fcce5547920_0 .var "DataOut", 31 0;
v0x7fcce55479d0_0 .net "RW", 0 0, L_0x7fcce5550b10;  alias, 1 drivers
E_0x7fcce5547690 .event edge, v0x7fcce55455c0_0, v0x7fcce5543030_0;
S_0x7fcce5547ae0 .scope module, "extend" "Extend" 3 53, 11 2 0, S_0x7fcce550e1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ExtSel"
    .port_info 1 /INPUT 16 "data"
    .port_info 2 /OUTPUT 32 "extendOut"
L_0x7fcce5551d20 .functor BUFZ 16, L_0x7fcce554fa30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fcce5547ce0_0 .net "ExtSel", 0 0, L_0x7fcce5550d60;  alias, 1 drivers
L_0x10385c3b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fcce5547da0_0 .net/2u *"_s11", 15 0, L_0x10385c3b0;  1 drivers
v0x7fcce5547e40_0 .net *"_s13", 15 0, L_0x7fcce5551ed0;  1 drivers
L_0x10385c3f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fcce5547f00_0 .net/2u *"_s15", 15 0, L_0x10385c3f8;  1 drivers
v0x7fcce5547fb0_0 .net *"_s17", 15 0, L_0x7fcce5552070;  1 drivers
v0x7fcce55480a0_0 .net *"_s3", 15 0, L_0x7fcce5551d20;  1 drivers
v0x7fcce5548150_0 .net *"_s8", 0 0, L_0x7fcce5551e30;  1 drivers
L_0x10385c368 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x7fcce5548200_0 .net/2u *"_s9", 15 0, L_0x10385c368;  1 drivers
v0x7fcce55482b0_0 .net "data", 15 0, L_0x7fcce554fa30;  alias, 1 drivers
v0x7fcce55483c0_0 .net "extendOut", 31 0, L_0x7fcce5551d90;  alias, 1 drivers
L_0x7fcce5551d90 .concat8 [ 16 16 0 0], L_0x7fcce5551d20, L_0x7fcce5552070;
L_0x7fcce5551e30 .part L_0x7fcce554fa30, 15, 1;
L_0x7fcce5551ed0 .functor MUXZ 16, L_0x10385c3b0, L_0x10385c368, L_0x7fcce5551e30, C4<>;
L_0x7fcce5552070 .functor MUXZ 16, L_0x10385c3f8, L_0x7fcce5551ed0, L_0x7fcce5550d60, C4<>;
S_0x7fcce5548490 .scope module, "instructionMemory" "InstructionMemory" 3 43, 12 2 0, S_0x7fcce550e1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RW"
    .port_info 1 /INPUT 32 "IAddr"
    .port_info 2 /OUTPUT 32 "IDataOut"
v0x7fcce5548710_0 .net "IAddr", 31 0, v0x7fcce5549870_0;  alias, 1 drivers
v0x7fcce55487e0_0 .net "IDataOut", 31 0, L_0x7fcce554f2f0;  alias, 1 drivers
v0x7fcce5548870 .array "InsMEM", 0 127, 7 0;
v0x7fcce5548900_0 .net "RW", 0 0, L_0x10385c320;  alias, 1 drivers
v0x7fcce55489b0_0 .net *"_s0", 7 0, L_0x7fcce554e790;  1 drivers
v0x7fcce5548a80_0 .net *"_s10", 32 0, L_0x7fcce554eab0;  1 drivers
v0x7fcce5548b30_0 .net *"_s12", 7 0, L_0x7fcce554ec30;  1 drivers
v0x7fcce5548be0_0 .net *"_s14", 32 0, L_0x7fcce554ed00;  1 drivers
L_0x10385c170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fcce5548c90_0 .net *"_s17", 0 0, L_0x10385c170;  1 drivers
L_0x10385c1b8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fcce5548da0_0 .net/2u *"_s18", 32 0, L_0x10385c1b8;  1 drivers
v0x7fcce5548e50_0 .net *"_s2", 7 0, L_0x7fcce554e930;  1 drivers
v0x7fcce5548f00_0 .net *"_s20", 32 0, L_0x7fcce554ede0;  1 drivers
v0x7fcce5548fb0_0 .net *"_s22", 7 0, L_0x7fcce554efa0;  1 drivers
v0x7fcce5549060_0 .net *"_s24", 32 0, L_0x7fcce554f040;  1 drivers
L_0x10385c200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fcce5549110_0 .net *"_s27", 0 0, L_0x10385c200;  1 drivers
L_0x10385c248 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fcce55491c0_0 .net/2u *"_s28", 32 0, L_0x10385c248;  1 drivers
v0x7fcce5549270_0 .net *"_s30", 32 0, L_0x7fcce554f1b0;  1 drivers
v0x7fcce5549400_0 .net *"_s4", 32 0, L_0x7fcce554e9d0;  1 drivers
L_0x10385c0e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fcce5549490_0 .net *"_s7", 0 0, L_0x10385c0e0;  1 drivers
L_0x10385c128 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fcce5549540_0 .net/2u *"_s8", 32 0, L_0x10385c128;  1 drivers
L_0x7fcce554e790 .array/port v0x7fcce5548870, v0x7fcce5549870_0;
L_0x7fcce554e930 .array/port v0x7fcce5548870, L_0x7fcce554eab0;
L_0x7fcce554e9d0 .concat [ 32 1 0 0], v0x7fcce5549870_0, L_0x10385c0e0;
L_0x7fcce554eab0 .arith/sum 33, L_0x7fcce554e9d0, L_0x10385c128;
L_0x7fcce554ec30 .array/port v0x7fcce5548870, L_0x7fcce554ede0;
L_0x7fcce554ed00 .concat [ 32 1 0 0], v0x7fcce5549870_0, L_0x10385c170;
L_0x7fcce554ede0 .arith/sum 33, L_0x7fcce554ed00, L_0x10385c1b8;
L_0x7fcce554efa0 .array/port v0x7fcce5548870, L_0x7fcce554f1b0;
L_0x7fcce554f040 .concat [ 32 1 0 0], v0x7fcce5549870_0, L_0x10385c200;
L_0x7fcce554f1b0 .arith/sum 33, L_0x7fcce554f040, L_0x10385c248;
L_0x7fcce554f2f0 .concat [ 8 8 8 8], L_0x7fcce554efa0, L_0x7fcce554ec30, L_0x7fcce554e930, L_0x7fcce554e790;
S_0x7fcce5549640 .scope module, "pc" "PC" 3 39, 13 2 0, S_0x7fcce550e1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "PCWre"
    .port_info 3 /INPUT 32 "PCin"
    .port_info 4 /OUTPUT 32 "PCOut"
v0x7fcce5549870_0 .var "PCOut", 31 0;
v0x7fcce5549960_0 .net "PCWre", 0 0, L_0x7fcce55511b0;  alias, 1 drivers
v0x7fcce55499f0_0 .net "PCin", 31 0, L_0x7fcce554e5f0;  alias, 1 drivers
v0x7fcce5549ac0_0 .net "clk", 0 0, v0x7fcce554ccf0_0;  alias, 1 drivers
v0x7fcce5549b50_0 .var "pc", 31 0;
v0x7fcce5549c20_0 .net "reset", 0 0, v0x7fcce554d4d0_0;  alias, 1 drivers
E_0x7fcce5549820 .event posedge, v0x7fcce5549ac0_0;
S_0x7fcce5549d30 .scope module, "registerFile" "RegisterFile" 3 49, 14 2 0, S_0x7fcce550e1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RegWrite"
    .port_info 2 /INPUT 5 "read1"
    .port_info 3 /INPUT 5 "read2"
    .port_info 4 /INPUT 5 "write"
    .port_info 5 /INPUT 32 "writeData"
    .port_info 6 /OUTPUT 32 "out1"
    .port_info 7 /OUTPUT 32 "out2"
L_0x7fcce554fdb0 .functor BUFZ 32, L_0x7fcce554fc70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fcce554ffe0 .functor BUFZ 32, L_0x7fcce554fea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fcce5549fe0_0 .net "RegWrite", 0 0, L_0x7fcce5550a00;  alias, 1 drivers
v0x7fcce554a0a0_0 .net *"_s0", 31 0, L_0x7fcce554fc70;  1 drivers
v0x7fcce554a140_0 .net *"_s10", 6 0, L_0x7fcce554ff40;  1 drivers
L_0x10385c2d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcce554a200_0 .net *"_s13", 1 0, L_0x10385c2d8;  1 drivers
v0x7fcce554a2b0_0 .net *"_s2", 6 0, L_0x7fcce554fd10;  1 drivers
L_0x10385c290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcce554a3a0_0 .net *"_s5", 1 0, L_0x10385c290;  1 drivers
v0x7fcce554a450_0 .net *"_s8", 31 0, L_0x7fcce554fea0;  1 drivers
v0x7fcce554a500_0 .net "clk", 0 0, v0x7fcce554ccf0_0;  alias, 1 drivers
v0x7fcce554a590_0 .net "out1", 31 0, L_0x7fcce554fdb0;  alias, 1 drivers
v0x7fcce554a6c0_0 .net "out2", 31 0, L_0x7fcce554ffe0;  alias, 1 drivers
v0x7fcce554a750_0 .net "read1", 4 0, L_0x7fcce554f650;  alias, 1 drivers
v0x7fcce554a800_0 .net "read2", 4 0, L_0x7fcce554f770;  alias, 1 drivers
v0x7fcce554a8a0 .array "registers", 0 31, 31 0;
v0x7fcce554a930_0 .net "write", 4 0, L_0x7fcce554fad0;  alias, 1 drivers
v0x7fcce554a9f0_0 .net "writeData", 31 0, L_0x7fcce55522f0;  alias, 1 drivers
E_0x7fcce5548d70 .event negedge, v0x7fcce5549ac0_0;
L_0x7fcce554fc70 .array/port v0x7fcce554a8a0, L_0x7fcce554fd10;
L_0x7fcce554fd10 .concat [ 5 2 0 0], L_0x7fcce554f650, L_0x10385c290;
L_0x7fcce554fea0 .array/port v0x7fcce554a8a0, L_0x7fcce554ff40;
L_0x7fcce554ff40 .concat [ 5 2 0 0], L_0x7fcce554f770, L_0x10385c2d8;
S_0x7fcce554ab50 .scope module, "wireDistributor" "WireDistributor" 3 45, 15 2 0, S_0x7fcce550e1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /OUTPUT 6 "op"
    .port_info 2 /OUTPUT 5 "rs"
    .port_info 3 /OUTPUT 5 "rt"
    .port_info 4 /OUTPUT 5 "rd"
    .port_info 5 /OUTPUT 16 "immediate"
v0x7fcce554adc0_0 .net "immediate", 15 0, L_0x7fcce554fa30;  alias, 1 drivers
v0x7fcce554ae90_0 .net "instruction", 31 0, L_0x7fcce554f2f0;  alias, 1 drivers
v0x7fcce554af20_0 .net "op", 5 0, L_0x7fcce554f530;  alias, 1 drivers
v0x7fcce554afd0_0 .net "rd", 4 0, L_0x7fcce554f810;  alias, 1 drivers
v0x7fcce554b080_0 .net "rs", 4 0, L_0x7fcce554f650;  alias, 1 drivers
v0x7fcce554b150_0 .net "rt", 4 0, L_0x7fcce554f770;  alias, 1 drivers
L_0x7fcce554f530 .part L_0x7fcce554f2f0, 26, 6;
L_0x7fcce554f650 .part L_0x7fcce554f2f0, 21, 5;
L_0x7fcce554f770 .part L_0x7fcce554f2f0, 16, 5;
L_0x7fcce554f810 .part L_0x7fcce554f2f0, 11, 5;
L_0x7fcce554fa30 .part L_0x7fcce554f2f0, 0, 16;
    .scope S_0x7fcce5549640;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcce5549b50_0, 0, 32;
    %load/vec4 v0x7fcce5549b50_0;
    %store/vec4 v0x7fcce5549870_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7fcce5549640;
T_1 ;
    %wait E_0x7fcce5549820;
    %load/vec4 v0x7fcce5549c20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcce5549b50_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fcce5549960_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7fcce55499f0_0;
    %store/vec4 v0x7fcce5549b50_0, 0, 32;
T_1.2 ;
T_1.1 ;
    %load/vec4 v0x7fcce5549b50_0;
    %store/vec4 v0x7fcce5549870_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fcce5548490;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 24, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 68, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 168, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 67, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 164, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 192, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 129, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 88, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 152, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 44, 0, 8;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 156, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 65, 0, 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 192, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 251, 0, 8;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 252, 0, 8;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcce5548870, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x7fcce5549d30;
T_3 ;
    %vpi_call 14 33 "$readmemb", "registerFile.txt", v0x7fcce554a8a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fcce5549d30;
T_4 ;
    %wait E_0x7fcce5548d70;
    %load/vec4 v0x7fcce554a930_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fcce5549fe0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fcce554a9f0_0;
    %load/vec4 v0x7fcce554a930_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fcce554a8a0, 4, 0;
    %vpi_call 14 45 "$display", "write %d", v0x7fcce554a930_0 {0 0 0};
    %vpi_call 14 46 "$display", "RegWrite %d", v0x7fcce5549fe0_0 {0 0 0};
    %vpi_call 14 47 "$display", "writeData %d", v0x7fcce554a9f0_0 {0 0 0};
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fcce5544e90;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce5546b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce5547190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce5546fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce5546c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce5546f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce5546e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce5547230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce5546dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce5546ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce5546d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce5547050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce55470f0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7fcce5544e90;
T_6 ;
    %wait E_0x7fcce55451c0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fcce5545210_0, 0, 6;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x7fcce55454f0_0, 0, 6;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0x7fcce5545b00_0, 0, 6;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x7fcce5545b90_0, 0, 6;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x7fcce55456e0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce5546b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce5547190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce5546fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce5546c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce5546f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce5546e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce5547230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce5546dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce5546ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce5546d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce55470f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce5547050_0, 0, 1;
    %load/vec4 v0x7fcce55472d0_0;
    %dup/vec4;
    %load/vec4 v0x7fcce5545210_0;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %load/vec4 v0x7fcce55454f0_0;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %load/vec4 v0x7fcce5545b00_0;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %load/vec4 v0x7fcce5545b90_0;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %load/vec4 v0x7fcce55456e0_0;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcce5546b80_0, 0, 1;
    %jmp T_6.5;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcce5546c10_0, 0, 1;
    %jmp T_6.5;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcce5547050_0, 0, 1;
    %jmp T_6.5;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcce55470f0_0, 0, 1;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcce5546d30_0, 0, 1;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fcce55133d0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce55430e0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x7fcce55133d0;
T_8 ;
    %wait E_0x7fcce5520f70;
    %load/vec4 v0x7fcce550f560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x7fcce5543190_0;
    %load/vec4 v0x7fcce5543240_0;
    %add;
    %store/vec4 v0x7fcce5543030_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x7fcce5543190_0;
    %load/vec4 v0x7fcce5543240_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.6, 8;
T_8.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.6, 8;
 ; End of false expr.
    %blend;
T_8.6;
    %store/vec4 v0x7fcce5543030_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x7fcce5543190_0;
    %load/vec4 v0x7fcce5543240_0;
    %and;
    %store/vec4 v0x7fcce5543030_0, 0, 32;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x7fcce5543190_0;
    %load/vec4 v0x7fcce5543240_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.8, 8;
T_8.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.8, 8;
 ; End of false expr.
    %blend;
T_8.8;
    %store/vec4 v0x7fcce5543030_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %load/vec4 v0x7fcce5543030_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcce55430e0_0, 0, 1;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce55430e0_0, 0, 1;
T_8.10 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fcce55474c0;
T_9 ;
    %vpi_call 10 22 "$readmemb", "dataMemory.txt", v0x7fcce5547870, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000111111111 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcce5547920_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x7fcce55474c0;
T_10 ;
    %wait E_0x7fcce5547690;
    %load/vec4 v0x7fcce55479d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %ix/getv 4, v0x7fcce55476e0_0;
    %load/vec4a v0x7fcce5547870, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fcce5547920_0, 4, 8;
    %load/vec4 v0x7fcce55476e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fcce5547870, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fcce5547920_0, 4, 8;
    %load/vec4 v0x7fcce55476e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fcce5547870, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fcce5547920_0, 4, 8;
    %load/vec4 v0x7fcce55476e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fcce5547870, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fcce5547920_0, 4, 8;
T_10.0 ;
    %load/vec4 v0x7fcce55479d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x7fcce55477d0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0x7fcce55476e0_0;
    %store/vec4a v0x7fcce5547870, 4, 0;
    %load/vec4 v0x7fcce55477d0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fcce55476e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fcce5547870, 4, 0;
    %load/vec4 v0x7fcce55477d0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fcce55476e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fcce5547870, 4, 0;
    %load/vec4 v0x7fcce55477d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fcce55476e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fcce5547870, 4, 0;
    %vpi_call 10 41 "$display", "DAddr %d", v0x7fcce55476e0_0 {0 0 0};
    %vpi_call 10 42 "$display", "DaraMenRW %d", v0x7fcce55479d0_0 {0 0 0};
    %vpi_call 10 43 "$display", "DataOut %d", v0x7fcce5547920_0 {0 0 0};
    %load/vec4 v0x7fcce55476e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fcce5547870, 4;
    %vpi_call 10 44 "$display", "DataMem[DAddr]", S<0,vec4,u8> {1 0 0};
T_10.2 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fcce552af00;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcce554d8a0_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x7fcce552af00;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v0x7fcce554ccf0_0;
    %inv;
    %assign/vec4 v0x7fcce554ccf0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fcce552af00;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce554d4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce554ccf0_0, 0, 1;
    %vpi_call 2 80 "$dumpfile", "cpu_ah.vcd" {0 0 0};
    %vpi_call 2 81 "$dumpvars", 32'sb11111111111111111111111111111111, S_0x7fcce550e1f0 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcce554d4d0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcce554d4d0_0, 0, 1;
    %delay 20000, 0;
    %end;
    .thread T_13;
    .scope S_0x7fcce552af00;
T_14 ;
    %wait E_0x7fcce5549820;
    %load/vec4 v0x7fcce554d8a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fcce554d8a0_0, 0, 32;
    %pushi/vec4 50, 0, 32;
    %load/vec4 v0x7fcce554d8a0_0;
    %cmp/s;
    %jmp/0xz  T_14.0, 5;
    %vpi_call 2 105 "$finish" {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "CPU_tf.v";
    "CPU.v";
    "./ALU.v";
    "./ALUSelector.v";
    "./PCCalculator.v";
    "./RFSelector.v";
    "./WDSelector.v";
    "./CU.v";
    "./DataMemory.v";
    "./Extend.v";
    "./InstructionMemory.v";
    "./PC.v";
    "./RegisterFile.v";
    "./wireDistributor.v";
