

================================================================
== Vivado HLS Report for 'getConvolutionResult'
================================================================
* Date:           Thu Apr  5 18:47:12 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        SobelMatrixMultiplier
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020iclg400-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   28|   28|   28|   28|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col  |   12|   12|         5|          1|          1|     9|    yes   |
        |- Row_Col  |   12|   12|         5|          1|          1|     9|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 2
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
  Pipeline-1 : II = 1, D = 5, States = { 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
	8  / true
8 --> 
	13  / (exitcond_flatten1)
	9  / (!exitcond_flatten1)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	8  / true
13 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i96]* %array_r), !map !26"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !43"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @getConvolutionResult_1) nounwind"
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22]

 <State 2> : 4.65ns
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]"
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%row_i = phi i2 [ 0, %0 ], [ %tmp_6_i_cast_mid2_v_s, %.reset ]" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%summation_1_i = phi i32 [ 0, %0 ], [ %summation, %.reset ]"
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%col_i = phi i2 [ 0, %0 ], [ %col, %.reset ]"
ST_2 : Operation 22 [1/1] (1.30ns)   --->   "%exitcond_flatten = icmp eq i4 %indvar_flatten, -7"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.73ns)   --->   "%indvar_flatten_next = add i4 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %getVerticalResult.exit.preheader.preheader, label %.reset"
ST_2 : Operation 25 [1/1] (0.95ns)   --->   "%exitcond_i = icmp eq i2 %col_i, -1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.37ns)   --->   "%col_i_mid2 = select i1 %exitcond_i, i2 0, i2 %col_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.56ns)   --->   "%row = add i2 1, %row_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.37ns)   --->   "%tmp_6_i_cast_mid2_v_s = select i1 %exitcond_i, i2 %row, i2 %row_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2_i = zext i2 %col_i_mid2 to i64" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%array_addr = getelementptr [3 x i96]* %array_r, i64 0, i64 %tmp_2_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_2 : Operation 31 [2/2] (2.32ns)   --->   "%array_load = load i96* %array_addr, align 8" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 3> <RAM>
ST_2 : Operation 32 [1/1] (1.56ns)   --->   "%col = add i2 1, %col_i_mid2" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 7.04ns
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_6_i_cast_mid2_v = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_6_i_cast_mid2_v_s, i5 0)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_7_i_cast_mid2_v = or i7 %tmp_6_i_cast_mid2_v, 31" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]
ST_3 : Operation 35 [1/2] (2.32ns)   --->   "%array_load = load i96* %array_addr, align 8" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 3> <RAM>
ST_3 : Operation 36 [1/1] (1.48ns)   --->   "%tmp_2 = icmp ugt i7 %tmp_6_i_cast_mid2_v, %tmp_7_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_3 = call i96 @llvm.part.select.i96(i96 %array_load, i32 95, i32 0)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_3 : Operation 38 [1/1] (1.87ns)   --->   "%tmp_4 = sub i7 %tmp_6_i_cast_mid2_v, %tmp_7_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.87ns)   --->   "%tmp_5 = sub i7 -33, %tmp_6_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.87ns)   --->   "%tmp_6 = sub i7 %tmp_7_i_cast_mid2_v, %tmp_6_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_7 = select i1 %tmp_2, i7 %tmp_4, i7 %tmp_6" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_8 = select i1 %tmp_2, i96 %tmp_3, i96 %array_load" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_9 = select i1 %tmp_2, i7 %tmp_5, i7 %tmp_6_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp_10 = sub i7 -33, %tmp_7" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_11 = zext i7 %tmp_9 to i96" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_3 : Operation 46 [1/1] (4.71ns) (out node of the LUT)   --->   "%tmp_13 = lshr i96 %tmp_8, %tmp_11" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.77ns)   --->   "%tmp = call i96 @_ssdm_op_Mux.ap_auto.3i96.i2(i96 18446744082299486209, i96 0, i96 -4294967297, i2 %col_i_mid2)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.48ns)   --->   "%tmp_17 = icmp ugt i7 %tmp_6_i_cast_mid2_v, %tmp_7_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_18 = call i96 @llvm.part.select.i96(i96 %tmp, i32 95, i32 0)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_3 : Operation 50 [1/1] (1.87ns)   --->   "%tmp_19 = sub i7 %tmp_6_i_cast_mid2_v, %tmp_7_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.87ns)   --->   "%tmp_20 = sub i7 -33, %tmp_6_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.87ns)   --->   "%tmp_21 = sub i7 %tmp_7_i_cast_mid2_v, %tmp_6_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%tmp_22 = select i1 %tmp_17, i7 %tmp_19, i7 %tmp_21" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_23 = select i1 %tmp_17, i96 %tmp_18, i96 %tmp" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_24 = select i1 %tmp_17, i7 %tmp_20, i7 %tmp_6_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp_25 = sub i7 -33, %tmp_22" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_26 = zext i7 %tmp_24 to i96" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_3 : Operation 58 [1/1] (4.71ns) (out node of the LUT)   --->   "%tmp_28 = lshr i96 %tmp_23, %tmp_26" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 3.04ns
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_12 = zext i7 %tmp_10 to i96" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_14 = lshr i96 -1, %tmp_12" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (3.04ns) (out node of the LUT)   --->   "%tmp_15 = and i96 %tmp_13, %tmp_14" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i96 %tmp_15 to i32" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_27 = zext i7 %tmp_25 to i96" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_29 = lshr i96 -1, %tmp_27" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (3.04ns) (out node of the LUT)   --->   "%tmp_30 = and i96 %tmp_28, %tmp_29" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i96 %tmp_30 to i32" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]

 <State 5> : 8.51ns
ST_5 : Operation 67 [1/1] (8.51ns)   --->   "%tmp_3_i = mul nsw i32 %tmp_16, %tmp_31" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 2.55ns
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @Row_Col_str)"
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23]
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]
ST_6 : Operation 73 [1/1] (2.55ns)   --->   "%summation = add nsw i32 %tmp_3_i, %summation_1_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_1_i)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:25]
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "br label %1"

 <State 7> : 1.77ns
ST_7 : Operation 76 [1/1] (1.76ns)   --->   "br label %getVerticalResult.exit.preheader"

 <State 8> : 4.65ns
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i4 [ %indvar_flatten_next1, %getVerticalResult.exit ], [ 0, %getVerticalResult.exit.preheader.preheader ]"
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%row_i2 = phi i2 [ %tmp_14_i_cast_mid2_v_1, %getVerticalResult.exit ], [ 0, %getVerticalResult.exit.preheader.preheader ]" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%summation_1_i6 = phi i32 [ %summation_1, %getVerticalResult.exit ], [ 0, %getVerticalResult.exit.preheader.preheader ]"
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%col_i7 = phi i2 [ %col_1, %getVerticalResult.exit ], [ 0, %getVerticalResult.exit.preheader.preheader ]"
ST_8 : Operation 81 [1/1] (1.30ns)   --->   "%exitcond_flatten1 = icmp eq i4 %indvar_flatten1, -7"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (1.73ns)   --->   "%indvar_flatten_next1 = add i4 %indvar_flatten1, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %getHorizontalResult.exit, label %getVerticalResult.exit"
ST_8 : Operation 84 [1/1] (0.95ns)   --->   "%exitcond_i1 = icmp eq i2 %col_i7, -1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (1.37ns)   --->   "%col_i7_mid2 = select i1 %exitcond_i1, i2 0, i2 %col_i7" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (1.56ns)   --->   "%row_s = add i2 1, %row_i2" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (1.37ns)   --->   "%tmp_14_i_cast_mid2_v_1 = select i1 %exitcond_i1, i2 %row_s, i2 %row_i2" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_7_i9 = zext i2 %col_i7_mid2 to i64" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%array_addr_1 = getelementptr [3 x i96]* %array_r, i64 0, i64 %tmp_7_i9" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_8 : Operation 90 [2/2] (2.32ns)   --->   "%array_load_1 = load i96* %array_addr_1, align 8" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 3> <RAM>
ST_8 : Operation 91 [1/1] (1.56ns)   --->   "%col_1 = add i2 1, %col_i7_mid2" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 7.04ns
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_14_i_cast_mid2_v = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_14_i_cast_mid2_v_1, i5 0)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_15_i_cast_mid2_v = or i7 %tmp_14_i_cast_mid2_v, 31" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]
ST_9 : Operation 94 [1/2] (2.32ns)   --->   "%array_load_1 = load i96* %array_addr_1, align 8" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 3> <RAM>
ST_9 : Operation 95 [1/1] (1.48ns)   --->   "%tmp_32 = icmp ugt i7 %tmp_14_i_cast_mid2_v, %tmp_15_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_33 = call i96 @llvm.part.select.i96(i96 %array_load_1, i32 95, i32 0)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_9 : Operation 97 [1/1] (1.87ns)   --->   "%tmp_34 = sub i7 %tmp_14_i_cast_mid2_v, %tmp_15_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (1.87ns)   --->   "%tmp_35 = sub i7 -33, %tmp_14_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (1.87ns)   --->   "%tmp_36 = sub i7 %tmp_15_i_cast_mid2_v, %tmp_14_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%tmp_37 = select i1 %tmp_32, i7 %tmp_34, i7 %tmp_36" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_38 = select i1 %tmp_32, i96 %tmp_33, i96 %array_load_1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_39 = select i1 %tmp_32, i7 %tmp_35, i7 %tmp_14_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp_40 = sub i7 -33, %tmp_37" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_41 = zext i7 %tmp_39 to i96" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_9 : Operation 105 [1/1] (4.71ns) (out node of the LUT)   --->   "%tmp_43 = lshr i96 %tmp_38, %tmp_41" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (1.77ns)   --->   "%tmp_1 = call i96 @_ssdm_op_Mux.ap_auto.3i96.i2(i96 -18446744073709551615, i96 -36893488147419103230, i96 -18446744073709551615, i2 %col_i7_mid2)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (1.48ns)   --->   "%tmp_47 = icmp ugt i7 %tmp_14_i_cast_mid2_v, %tmp_15_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%tmp_48 = call i96 @llvm.part.select.i96(i96 %tmp_1, i32 95, i32 0)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_9 : Operation 109 [1/1] (1.87ns)   --->   "%tmp_49 = sub i7 %tmp_14_i_cast_mid2_v, %tmp_15_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (1.87ns)   --->   "%tmp_50 = sub i7 -33, %tmp_14_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (1.87ns)   --->   "%tmp_51 = sub i7 %tmp_15_i_cast_mid2_v, %tmp_14_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp_55)   --->   "%tmp_52 = select i1 %tmp_47, i7 %tmp_49, i7 %tmp_51" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%tmp_53 = select i1 %tmp_47, i96 %tmp_48, i96 %tmp_1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%tmp_54 = select i1 %tmp_47, i7 %tmp_50, i7 %tmp_14_i_cast_mid2_v" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp_55 = sub i7 -33, %tmp_52" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%tmp_56 = zext i7 %tmp_54 to i96" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_9 : Operation 117 [1/1] (4.71ns) (out node of the LUT)   --->   "%tmp_58 = lshr i96 %tmp_53, %tmp_56" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 3.04ns
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tmp_45)   --->   "%tmp_42 = zext i7 %tmp_40 to i96" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp_45)   --->   "%tmp_44 = lshr i96 -1, %tmp_42" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (3.04ns) (out node of the LUT)   --->   "%tmp_45 = and i96 %tmp_43, %tmp_44" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_46 = trunc i96 %tmp_45 to i32" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%tmp_57 = zext i7 %tmp_55 to i96" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%tmp_59 = lshr i96 -1, %tmp_57" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (3.04ns) (out node of the LUT)   --->   "%tmp_60 = and i96 %tmp_58, %tmp_59" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i96 %tmp_60 to i32" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]

 <State 11> : 8.51ns
ST_11 : Operation 126 [1/1] (8.51ns)   --->   "%tmp_8_i1 = mul nsw i32 %tmp_46, %tmp_61" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 2.55ns
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @Row_Col_str)"
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_11_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35]
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]
ST_12 : Operation 132 [1/1] (2.55ns)   --->   "%summation_1 = add nsw i32 %tmp_8_i1, %summation_1_i6" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_11_i)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:37]
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "br label %getVerticalResult.exit.preheader"

 <State 13> : 2.55ns
ST_13 : Operation 135 [1/1] (2.55ns)   --->   "%tmp_i1 = add nsw i32 %summation_1_i6, %summation_1_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:46->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "ret i32 %tmp_i1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [7]  (1.77 ns)

 <State 2>: 4.65ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23) [10]  (0 ns)
	'icmp' operation ('exitcond_i', SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23) [17]  (0.959 ns)
	'select' operation ('col_i_mid2', SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23) [18]  (1.37 ns)
	'getelementptr' operation ('array_addr', SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24) [27]  (0 ns)
	'load' operation ('array_load', SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24) on array 'array_r' [28]  (2.32 ns)

 <State 3>: 7.04ns
The critical path consists of the following:
	'load' operation ('array_load', SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24) on array 'array_r' [28]  (2.32 ns)
	'select' operation ('tmp_8', SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23) [35]  (0 ns)
	'lshr' operation ('tmp_13', SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24) [40]  (4.72 ns)

 <State 4>: 3.04ns
The critical path consists of the following:
	'lshr' operation ('tmp_14', SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24) [41]  (0 ns)
	'and' operation ('tmp_15', SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24) [42]  (3.04 ns)

 <State 5>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_3_i', SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24) [60]  (8.51 ns)

 <State 6>: 2.55ns
The critical path consists of the following:
	'add' operation ('summation', SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24) [61]  (2.55 ns)

 <State 7>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten1') with incoming values : ('indvar_flatten_next1') [68]  (1.77 ns)

 <State 8>: 4.65ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35) [71]  (0 ns)
	'icmp' operation ('exitcond_i1', SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35) [78]  (0.959 ns)
	'select' operation ('col_i7_mid2', SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35) [79]  (1.37 ns)
	'getelementptr' operation ('array_addr_1', SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36) [88]  (0 ns)
	'load' operation ('array_load_1', SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36) on array 'array_r' [89]  (2.32 ns)

 <State 9>: 7.04ns
The critical path consists of the following:
	'load' operation ('array_load_1', SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36) on array 'array_r' [89]  (2.32 ns)
	'select' operation ('tmp_38', SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35) [96]  (0 ns)
	'lshr' operation ('tmp_43', SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36) [101]  (4.72 ns)

 <State 10>: 3.04ns
The critical path consists of the following:
	'lshr' operation ('tmp_44', SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36) [102]  (0 ns)
	'and' operation ('tmp_45', SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36) [103]  (3.04 ns)

 <State 11>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_8_i1', SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36) [121]  (8.51 ns)

 <State 12>: 2.55ns
The critical path consists of the following:
	'add' operation ('summation', SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36) [122]  (2.55 ns)

 <State 13>: 2.55ns
The critical path consists of the following:
	'add' operation ('tmp_i1', SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:46->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52) [127]  (2.55 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
