Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct 31 17:25:55 2024
| Host         : NaNO2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ayo_wrapper_timing_summary_routed.rpt -pb ayo_wrapper_timing_summary_routed.pb -rpx ayo_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ayo_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.197        0.000                      0                   66        0.249        0.000                      0                   66        9.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         15.197        0.000                      0                   66        0.249        0.000                      0                   66        9.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.197ns  (required time - arrival time)
  Source:                 ayo_i/led_blinkx2_0/inst/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ayo_i/led_blinkx2_0/inst/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 0.704ns (17.289%)  route 3.368ns (82.711%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 23.321 - 20.000 ) 
    Source Clock Delay      (SCD):    3.780ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.741     3.780    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y99         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     4.236 f  ayo_i/led_blinkx2_0/inst/count_reg[30]/Q
                         net (fo=2, routed)           0.981     5.217    ayo_i/led_blinkx2_0/inst/count[30]
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.341 r  ayo_i/led_blinkx2_0/inst/count[31]_i_7/O
                         net (fo=1, routed)           1.014     6.355    ayo_i/led_blinkx2_0/inst/count[31]_i_7_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.479 r  ayo_i/led_blinkx2_0/inst/count[31]_i_1/O
                         net (fo=34, routed)          1.373     7.852    ayo_i/led_blinkx2_0/inst/led1_0
    SLICE_X43Y99         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.564    23.321    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y99         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[29]/C
                         clock pessimism              0.459    23.780    
                         clock uncertainty           -0.302    23.478    
    SLICE_X43Y99         FDRE (Setup_fdre_C_R)       -0.429    23.049    ayo_i/led_blinkx2_0/inst/count_reg[29]
  -------------------------------------------------------------------
                         required time                         23.049    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                 15.197    

Slack (MET) :             15.197ns  (required time - arrival time)
  Source:                 ayo_i/led_blinkx2_0/inst/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ayo_i/led_blinkx2_0/inst/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 0.704ns (17.289%)  route 3.368ns (82.711%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 23.321 - 20.000 ) 
    Source Clock Delay      (SCD):    3.780ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.741     3.780    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y99         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     4.236 f  ayo_i/led_blinkx2_0/inst/count_reg[30]/Q
                         net (fo=2, routed)           0.981     5.217    ayo_i/led_blinkx2_0/inst/count[30]
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.341 r  ayo_i/led_blinkx2_0/inst/count[31]_i_7/O
                         net (fo=1, routed)           1.014     6.355    ayo_i/led_blinkx2_0/inst/count[31]_i_7_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.479 r  ayo_i/led_blinkx2_0/inst/count[31]_i_1/O
                         net (fo=34, routed)          1.373     7.852    ayo_i/led_blinkx2_0/inst/led1_0
    SLICE_X43Y99         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.564    23.321    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y99         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[30]/C
                         clock pessimism              0.459    23.780    
                         clock uncertainty           -0.302    23.478    
    SLICE_X43Y99         FDRE (Setup_fdre_C_R)       -0.429    23.049    ayo_i/led_blinkx2_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                         23.049    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                 15.197    

Slack (MET) :             15.197ns  (required time - arrival time)
  Source:                 ayo_i/led_blinkx2_0/inst/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ayo_i/led_blinkx2_0/inst/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 0.704ns (17.289%)  route 3.368ns (82.711%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 23.321 - 20.000 ) 
    Source Clock Delay      (SCD):    3.780ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.741     3.780    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y99         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     4.236 f  ayo_i/led_blinkx2_0/inst/count_reg[30]/Q
                         net (fo=2, routed)           0.981     5.217    ayo_i/led_blinkx2_0/inst/count[30]
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.341 r  ayo_i/led_blinkx2_0/inst/count[31]_i_7/O
                         net (fo=1, routed)           1.014     6.355    ayo_i/led_blinkx2_0/inst/count[31]_i_7_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.479 r  ayo_i/led_blinkx2_0/inst/count[31]_i_1/O
                         net (fo=34, routed)          1.373     7.852    ayo_i/led_blinkx2_0/inst/led1_0
    SLICE_X43Y99         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.564    23.321    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y99         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[31]/C
                         clock pessimism              0.459    23.780    
                         clock uncertainty           -0.302    23.478    
    SLICE_X43Y99         FDRE (Setup_fdre_C_R)       -0.429    23.049    ayo_i/led_blinkx2_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                         23.049    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                 15.197    

Slack (MET) :             15.310ns  (required time - arrival time)
  Source:                 ayo_i/led_blinkx2_0/inst/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ayo_i/led_blinkx2_0/inst/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.704ns (17.897%)  route 3.230ns (82.103%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 23.321 - 20.000 ) 
    Source Clock Delay      (SCD):    3.780ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.741     3.780    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y99         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     4.236 f  ayo_i/led_blinkx2_0/inst/count_reg[30]/Q
                         net (fo=2, routed)           0.981     5.217    ayo_i/led_blinkx2_0/inst/count[30]
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.341 r  ayo_i/led_blinkx2_0/inst/count[31]_i_7/O
                         net (fo=1, routed)           1.014     6.355    ayo_i/led_blinkx2_0/inst/count[31]_i_7_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.479 r  ayo_i/led_blinkx2_0/inst/count[31]_i_1/O
                         net (fo=34, routed)          1.235     7.714    ayo_i/led_blinkx2_0/inst/led1_0
    SLICE_X43Y98         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.564    23.321    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y98         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[25]/C
                         clock pessimism              0.434    23.755    
                         clock uncertainty           -0.302    23.453    
    SLICE_X43Y98         FDRE (Setup_fdre_C_R)       -0.429    23.024    ayo_i/led_blinkx2_0/inst/count_reg[25]
  -------------------------------------------------------------------
                         required time                         23.024    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                 15.310    

Slack (MET) :             15.310ns  (required time - arrival time)
  Source:                 ayo_i/led_blinkx2_0/inst/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ayo_i/led_blinkx2_0/inst/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.704ns (17.897%)  route 3.230ns (82.103%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 23.321 - 20.000 ) 
    Source Clock Delay      (SCD):    3.780ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.741     3.780    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y99         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     4.236 f  ayo_i/led_blinkx2_0/inst/count_reg[30]/Q
                         net (fo=2, routed)           0.981     5.217    ayo_i/led_blinkx2_0/inst/count[30]
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.341 r  ayo_i/led_blinkx2_0/inst/count[31]_i_7/O
                         net (fo=1, routed)           1.014     6.355    ayo_i/led_blinkx2_0/inst/count[31]_i_7_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.479 r  ayo_i/led_blinkx2_0/inst/count[31]_i_1/O
                         net (fo=34, routed)          1.235     7.714    ayo_i/led_blinkx2_0/inst/led1_0
    SLICE_X43Y98         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.564    23.321    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y98         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[26]/C
                         clock pessimism              0.434    23.755    
                         clock uncertainty           -0.302    23.453    
    SLICE_X43Y98         FDRE (Setup_fdre_C_R)       -0.429    23.024    ayo_i/led_blinkx2_0/inst/count_reg[26]
  -------------------------------------------------------------------
                         required time                         23.024    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                 15.310    

Slack (MET) :             15.310ns  (required time - arrival time)
  Source:                 ayo_i/led_blinkx2_0/inst/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ayo_i/led_blinkx2_0/inst/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.704ns (17.897%)  route 3.230ns (82.103%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 23.321 - 20.000 ) 
    Source Clock Delay      (SCD):    3.780ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.741     3.780    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y99         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     4.236 f  ayo_i/led_blinkx2_0/inst/count_reg[30]/Q
                         net (fo=2, routed)           0.981     5.217    ayo_i/led_blinkx2_0/inst/count[30]
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.341 r  ayo_i/led_blinkx2_0/inst/count[31]_i_7/O
                         net (fo=1, routed)           1.014     6.355    ayo_i/led_blinkx2_0/inst/count[31]_i_7_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.479 r  ayo_i/led_blinkx2_0/inst/count[31]_i_1/O
                         net (fo=34, routed)          1.235     7.714    ayo_i/led_blinkx2_0/inst/led1_0
    SLICE_X43Y98         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.564    23.321    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y98         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[27]/C
                         clock pessimism              0.434    23.755    
                         clock uncertainty           -0.302    23.453    
    SLICE_X43Y98         FDRE (Setup_fdre_C_R)       -0.429    23.024    ayo_i/led_blinkx2_0/inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                         23.024    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                 15.310    

Slack (MET) :             15.310ns  (required time - arrival time)
  Source:                 ayo_i/led_blinkx2_0/inst/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ayo_i/led_blinkx2_0/inst/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.704ns (17.897%)  route 3.230ns (82.103%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 23.321 - 20.000 ) 
    Source Clock Delay      (SCD):    3.780ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.741     3.780    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y99         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     4.236 f  ayo_i/led_blinkx2_0/inst/count_reg[30]/Q
                         net (fo=2, routed)           0.981     5.217    ayo_i/led_blinkx2_0/inst/count[30]
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.341 r  ayo_i/led_blinkx2_0/inst/count[31]_i_7/O
                         net (fo=1, routed)           1.014     6.355    ayo_i/led_blinkx2_0/inst/count[31]_i_7_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.479 r  ayo_i/led_blinkx2_0/inst/count[31]_i_1/O
                         net (fo=34, routed)          1.235     7.714    ayo_i/led_blinkx2_0/inst/led1_0
    SLICE_X43Y98         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.564    23.321    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y98         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[28]/C
                         clock pessimism              0.434    23.755    
                         clock uncertainty           -0.302    23.453    
    SLICE_X43Y98         FDRE (Setup_fdre_C_R)       -0.429    23.024    ayo_i/led_blinkx2_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                         23.024    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                 15.310    

Slack (MET) :             15.459ns  (required time - arrival time)
  Source:                 ayo_i/led_blinkx2_0/inst/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ayo_i/led_blinkx2_0/inst/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.704ns (18.598%)  route 3.081ns (81.402%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 23.321 - 20.000 ) 
    Source Clock Delay      (SCD):    3.780ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.741     3.780    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y99         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     4.236 f  ayo_i/led_blinkx2_0/inst/count_reg[30]/Q
                         net (fo=2, routed)           0.981     5.217    ayo_i/led_blinkx2_0/inst/count[30]
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.341 r  ayo_i/led_blinkx2_0/inst/count[31]_i_7/O
                         net (fo=1, routed)           1.014     6.355    ayo_i/led_blinkx2_0/inst/count[31]_i_7_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.479 r  ayo_i/led_blinkx2_0/inst/count[31]_i_1/O
                         net (fo=34, routed)          1.086     7.566    ayo_i/led_blinkx2_0/inst/led1_0
    SLICE_X43Y97         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.564    23.321    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y97         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[21]/C
                         clock pessimism              0.434    23.755    
                         clock uncertainty           -0.302    23.453    
    SLICE_X43Y97         FDRE (Setup_fdre_C_R)       -0.429    23.024    ayo_i/led_blinkx2_0/inst/count_reg[21]
  -------------------------------------------------------------------
                         required time                         23.024    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                 15.459    

Slack (MET) :             15.459ns  (required time - arrival time)
  Source:                 ayo_i/led_blinkx2_0/inst/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ayo_i/led_blinkx2_0/inst/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.704ns (18.598%)  route 3.081ns (81.402%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 23.321 - 20.000 ) 
    Source Clock Delay      (SCD):    3.780ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.741     3.780    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y99         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     4.236 f  ayo_i/led_blinkx2_0/inst/count_reg[30]/Q
                         net (fo=2, routed)           0.981     5.217    ayo_i/led_blinkx2_0/inst/count[30]
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.341 r  ayo_i/led_blinkx2_0/inst/count[31]_i_7/O
                         net (fo=1, routed)           1.014     6.355    ayo_i/led_blinkx2_0/inst/count[31]_i_7_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.479 r  ayo_i/led_blinkx2_0/inst/count[31]_i_1/O
                         net (fo=34, routed)          1.086     7.566    ayo_i/led_blinkx2_0/inst/led1_0
    SLICE_X43Y97         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.564    23.321    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y97         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[22]/C
                         clock pessimism              0.434    23.755    
                         clock uncertainty           -0.302    23.453    
    SLICE_X43Y97         FDRE (Setup_fdre_C_R)       -0.429    23.024    ayo_i/led_blinkx2_0/inst/count_reg[22]
  -------------------------------------------------------------------
                         required time                         23.024    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                 15.459    

Slack (MET) :             15.459ns  (required time - arrival time)
  Source:                 ayo_i/led_blinkx2_0/inst/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ayo_i/led_blinkx2_0/inst/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.704ns (18.598%)  route 3.081ns (81.402%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 23.321 - 20.000 ) 
    Source Clock Delay      (SCD):    3.780ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.741     3.780    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y99         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     4.236 f  ayo_i/led_blinkx2_0/inst/count_reg[30]/Q
                         net (fo=2, routed)           0.981     5.217    ayo_i/led_blinkx2_0/inst/count[30]
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.341 r  ayo_i/led_blinkx2_0/inst/count[31]_i_7/O
                         net (fo=1, routed)           1.014     6.355    ayo_i/led_blinkx2_0/inst/count[31]_i_7_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.479 r  ayo_i/led_blinkx2_0/inst/count[31]_i_1/O
                         net (fo=34, routed)          1.086     7.566    ayo_i/led_blinkx2_0/inst/led1_0
    SLICE_X43Y97         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.564    23.321    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y97         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[23]/C
                         clock pessimism              0.434    23.755    
                         clock uncertainty           -0.302    23.453    
    SLICE_X43Y97         FDRE (Setup_fdre_C_R)       -0.429    23.024    ayo_i/led_blinkx2_0/inst/count_reg[23]
  -------------------------------------------------------------------
                         required time                         23.024    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                 15.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ayo_i/led_blinkx2_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ayo_i/led_blinkx2_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.588     1.418    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X42Y93         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.164     1.582 f  ayo_i/led_blinkx2_0/inst/count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.757    ayo_i/led_blinkx2_0/inst/count[0]
    SLICE_X42Y93         LUT1 (Prop_lut1_I0_O)        0.043     1.800 r  ayo_i/led_blinkx2_0/inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.800    ayo_i/led_blinkx2_0/inst/p_1_in[0]
    SLICE_X42Y93         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.858     1.806    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X42Y93         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[0]/C
                         clock pessimism             -0.388     1.418    
    SLICE_X42Y93         FDRE (Hold_fdre_C_D)         0.133     1.551    ayo_i/led_blinkx2_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ayo_i/led_blinkx2_0/inst/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ayo_i/led_blinkx2_0/inst/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.588     1.418    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y94         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  ayo_i/led_blinkx2_0/inst/count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.676    ayo_i/led_blinkx2_0/inst/count[12]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.784 r  ayo_i/led_blinkx2_0/inst/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.784    ayo_i/led_blinkx2_0/inst/p_1_in[12]
    SLICE_X43Y94         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.858     1.806    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y94         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[12]/C
                         clock pessimism             -0.388     1.418    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.105     1.523    ayo_i/led_blinkx2_0/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ayo_i/led_blinkx2_0/inst/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ayo_i/led_blinkx2_0/inst/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.588     1.418    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y95         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  ayo_i/led_blinkx2_0/inst/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.676    ayo_i/led_blinkx2_0/inst/count[16]
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.784 r  ayo_i/led_blinkx2_0/inst/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.784    ayo_i/led_blinkx2_0/inst/p_1_in[16]
    SLICE_X43Y95         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.858     1.806    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y95         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[16]/C
                         clock pessimism             -0.388     1.418    
    SLICE_X43Y95         FDRE (Hold_fdre_C_D)         0.105     1.523    ayo_i/led_blinkx2_0/inst/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ayo_i/led_blinkx2_0/inst/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ayo_i/led_blinkx2_0/inst/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.589     1.419    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y97         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.560 r  ayo_i/led_blinkx2_0/inst/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.677    ayo_i/led_blinkx2_0/inst/count[24]
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.785 r  ayo_i/led_blinkx2_0/inst/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.785    ayo_i/led_blinkx2_0/inst/p_1_in[24]
    SLICE_X43Y97         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.859     1.807    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y97         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[24]/C
                         clock pessimism             -0.388     1.419    
    SLICE_X43Y97         FDRE (Hold_fdre_C_D)         0.105     1.524    ayo_i/led_blinkx2_0/inst/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ayo_i/led_blinkx2_0/inst/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ayo_i/led_blinkx2_0/inst/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.589     1.419    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y98         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141     1.560 r  ayo_i/led_blinkx2_0/inst/count_reg[28]/Q
                         net (fo=2, routed)           0.117     1.677    ayo_i/led_blinkx2_0/inst/count[28]
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.785 r  ayo_i/led_blinkx2_0/inst/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.785    ayo_i/led_blinkx2_0/inst/p_1_in[28]
    SLICE_X43Y98         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.859     1.807    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y98         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[28]/C
                         clock pessimism             -0.388     1.419    
    SLICE_X43Y98         FDRE (Hold_fdre_C_D)         0.105     1.524    ayo_i/led_blinkx2_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ayo_i/led_blinkx2_0/inst/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ayo_i/led_blinkx2_0/inst/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.251ns (68.383%)  route 0.116ns (31.617%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.589     1.419    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y99         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.560 r  ayo_i/led_blinkx2_0/inst/count_reg[30]/Q
                         net (fo=2, routed)           0.116     1.676    ayo_i/led_blinkx2_0/inst/count[30]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.786 r  ayo_i/led_blinkx2_0/inst/count0_carry__6/O[1]
                         net (fo=1, routed)           0.000     1.786    ayo_i/led_blinkx2_0/inst/p_1_in[30]
    SLICE_X43Y99         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.859     1.807    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y99         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[30]/C
                         clock pessimism             -0.388     1.419    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.105     1.524    ayo_i/led_blinkx2_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ayo_i/led_blinkx2_0/inst/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ayo_i/led_blinkx2_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.236%)  route 0.117ns (31.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.589     1.419    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y99         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.560 r  ayo_i/led_blinkx2_0/inst/count_reg[31]/Q
                         net (fo=2, routed)           0.117     1.677    ayo_i/led_blinkx2_0/inst/count[31]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.788 r  ayo_i/led_blinkx2_0/inst/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.788    ayo_i/led_blinkx2_0/inst/p_1_in[31]
    SLICE_X43Y99         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.859     1.807    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y99         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[31]/C
                         clock pessimism             -0.388     1.419    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.105     1.524    ayo_i/led_blinkx2_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ayo_i/led_blinkx2_0/inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ayo_i/led_blinkx2_0/inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.805ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.587     1.417    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y92         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  ayo_i/led_blinkx2_0/inst/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.678    ayo_i/led_blinkx2_0/inst/count[4]
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.786 r  ayo_i/led_blinkx2_0/inst/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.786    ayo_i/led_blinkx2_0/inst/p_1_in[4]
    SLICE_X43Y92         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.857     1.805    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y92         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[4]/C
                         clock pessimism             -0.388     1.417    
    SLICE_X43Y92         FDRE (Hold_fdre_C_D)         0.105     1.522    ayo_i/led_blinkx2_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ayo_i/led_blinkx2_0/inst/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ayo_i/led_blinkx2_0/inst/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.588     1.418    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y96         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  ayo_i/led_blinkx2_0/inst/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.679    ayo_i/led_blinkx2_0/inst/count[20]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.787 r  ayo_i/led_blinkx2_0/inst/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.787    ayo_i/led_blinkx2_0/inst/p_1_in[20]
    SLICE_X43Y96         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.858     1.806    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y96         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[20]/C
                         clock pessimism             -0.388     1.418    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.105     1.523    ayo_i/led_blinkx2_0/inst/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ayo_i/led_blinkx2_0/inst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ayo_i/led_blinkx2_0/inst/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.588     1.418    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y93         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  ayo_i/led_blinkx2_0/inst/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.679    ayo_i/led_blinkx2_0/inst/count[8]
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.787 r  ayo_i/led_blinkx2_0/inst/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.787    ayo_i/led_blinkx2_0/inst/p_1_in[8]
    SLICE_X43Y93         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.858     1.806    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X43Y93         FDRE                                         r  ayo_i/led_blinkx2_0/inst/count_reg[8]/C
                         clock pessimism             -0.388     1.418    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.105     1.523    ayo_i/led_blinkx2_0/inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y93    ayo_i/led_blinkx2_0/inst/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y94    ayo_i/led_blinkx2_0/inst/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y94    ayo_i/led_blinkx2_0/inst/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y94    ayo_i/led_blinkx2_0/inst/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y95    ayo_i/led_blinkx2_0/inst/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y95    ayo_i/led_blinkx2_0/inst/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y95    ayo_i/led_blinkx2_0/inst/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y95    ayo_i/led_blinkx2_0/inst/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y96    ayo_i/led_blinkx2_0/inst/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y93    ayo_i/led_blinkx2_0/inst/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y93    ayo_i/led_blinkx2_0/inst/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y94    ayo_i/led_blinkx2_0/inst/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y94    ayo_i/led_blinkx2_0/inst/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y94    ayo_i/led_blinkx2_0/inst/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y94    ayo_i/led_blinkx2_0/inst/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y94    ayo_i/led_blinkx2_0/inst/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y94    ayo_i/led_blinkx2_0/inst/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y95    ayo_i/led_blinkx2_0/inst/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y95    ayo_i/led_blinkx2_0/inst/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y93    ayo_i/led_blinkx2_0/inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y93    ayo_i/led_blinkx2_0/inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y94    ayo_i/led_blinkx2_0/inst/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y94    ayo_i/led_blinkx2_0/inst/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y94    ayo_i/led_blinkx2_0/inst/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y94    ayo_i/led_blinkx2_0/inst/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y94    ayo_i/led_blinkx2_0/inst/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y94    ayo_i/led_blinkx2_0/inst/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y95    ayo_i/led_blinkx2_0/inst/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y95    ayo_i/led_blinkx2_0/inst/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ayo_i/led_blinkx2_0/inst/led2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.852ns  (logic 4.164ns (71.160%)  route 1.688ns (28.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.740     3.779    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X42Y96         FDRE                                         r  ayo_i/led_blinkx2_0/inst/led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.478     4.257 r  ayo_i/led_blinkx2_0/inst/led2_reg/Q
                         net (fo=2, routed)           1.688     5.945    led2_0_OBUF
    E13                  OBUF (Prop_obuf_I_O)         3.686     9.631 r  led2_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.631    led2_0
    E13                                                               r  led2_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ayo_i/led_blinkx2_0/inst/led1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.729ns  (logic 4.042ns (70.553%)  route 1.687ns (29.447%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          1.740     3.779    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X42Y96         FDRE                                         r  ayo_i/led_blinkx2_0/inst/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518     4.297 r  ayo_i/led_blinkx2_0/inst/led1_reg/Q
                         net (fo=2, routed)           1.687     5.984    led_0_OBUF
    E12                  OBUF (Prop_obuf_I_O)         3.524     9.509 r  led_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.509    led_0
    E12                                                               r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ayo_i/led_blinkx2_0/inst/led1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.727ns  (logic 1.389ns (80.425%)  route 0.338ns (19.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.588     1.418    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X42Y96         FDRE                                         r  ayo_i/led_blinkx2_0/inst/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.582 r  ayo_i/led_blinkx2_0/inst/led1_reg/Q
                         net (fo=2, routed)           0.338     1.920    led_0_OBUF
    E12                  OBUF (Prop_obuf_I_O)         1.225     3.145 r  led_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.145    led_0
    E12                                                               r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ayo_i/led_blinkx2_0/inst/led2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.417ns (80.575%)  route 0.342ns (19.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ayo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    ayo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  ayo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=34, routed)          0.588     1.418    ayo_i/led_blinkx2_0/inst/clk
    SLICE_X42Y96         FDRE                                         r  ayo_i/led_blinkx2_0/inst/led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.148     1.566 r  ayo_i/led_blinkx2_0/inst/led2_reg/Q
                         net (fo=2, routed)           0.342     1.908    led2_0_OBUF
    E13                  OBUF (Prop_obuf_I_O)         1.269     3.177 r  led2_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.177    led2_0
    E13                                                               r  led2_0 (OUT)
  -------------------------------------------------------------------    -------------------





