

================================================================
== Vivado HLS Report for 'pynq_filters_Filter2D_1'
================================================================
* Date:           Thu Nov 28 03:42:53 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sharpen
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.84|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  314918|  314918|  314918|  314918|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1       |       0|       0|         1|          -|          -|     1|    no    |
        |- loop_height  |  314916|  314916|       652|          -|          -|   483|    no    |
        | + loop_width  |     649|     649|         7|          1|          1|   644|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      9|       -|      -|
|Expression       |        -|      -|       0|    395|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     80|
|Memory           |        5|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     58|
|Register         |        -|      -|     726|     10|
+-----------------+---------+-------+--------+-------+
|Total            |        5|      9|     726|    543|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      4|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+-------+---+----+
    |              Instance              |             Module             | BRAM_18K| DSP48E| FF| LUT|
    +------------------------------------+--------------------------------+---------+-------+---+----+
    |pynq_filters_mux_5to1_sel3_8_1_U38  |pynq_filters_mux_5to1_sel3_8_1  |        0|      0|  0|  10|
    |pynq_filters_mux_5to1_sel3_8_1_U39  |pynq_filters_mux_5to1_sel3_8_1  |        0|      0|  0|  10|
    |pynq_filters_mux_5to1_sel3_8_1_U40  |pynq_filters_mux_5to1_sel3_8_1  |        0|      0|  0|  10|
    |pynq_filters_mux_5to1_sel3_8_1_U41  |pynq_filters_mux_5to1_sel3_8_1  |        0|      0|  0|  10|
    |pynq_filters_mux_5to1_sel3_8_1_U42  |pynq_filters_mux_5to1_sel3_8_1  |        0|      0|  0|  10|
    |pynq_filters_mux_5to1_sel3_8_1_U43  |pynq_filters_mux_5to1_sel3_8_1  |        0|      0|  0|  10|
    |pynq_filters_mux_5to1_sel3_8_1_U44  |pynq_filters_mux_5to1_sel3_8_1  |        0|      0|  0|  10|
    |pynq_filters_mux_5to1_sel3_8_1_U45  |pynq_filters_mux_5to1_sel3_8_1  |        0|      0|  0|  10|
    +------------------------------------+--------------------------------+---------+-------+---+----+
    |Total                               |                                |        0|      0|  0|  80|
    +------------------------------------+--------------------------------+---------+-------+---+----+

    * DSP48: 
    +----------------------------------------------+------------------------------------------+--------------+
    |                   Instance                   |                  Module                  |  Expression  |
    +----------------------------------------------+------------------------------------------+--------------+
    |pynq_filters_mac_muladd_16s_8ns_24s_25_1_U47  |pynq_filters_mac_muladd_16s_8ns_24s_25_1  | i0 + i1 * i2 |
    |pynq_filters_mac_muladd_16s_8ns_24s_25_1_U50  |pynq_filters_mac_muladd_16s_8ns_24s_25_1  | i0 + i1 * i2 |
    |pynq_filters_mac_muladd_16s_8ns_24s_25_1_U51  |pynq_filters_mac_muladd_16s_8ns_24s_25_1  | i0 + i1 * i2 |
    |pynq_filters_mac_muladd_16s_8ns_25s_26_1_U49  |pynq_filters_mac_muladd_16s_8ns_25s_26_1  | i0 + i1 * i2 |
    |pynq_filters_mac_muladd_16s_8ns_26s_27_1_U54  |pynq_filters_mac_muladd_16s_8ns_26s_27_1  | i0 + i1 * i2 |
    |pynq_filters_mac_muladd_16s_8ns_27s_28_1_U53  |pynq_filters_mac_muladd_16s_8ns_27s_28_1  | i0 + i1 * i2 |
    |pynq_filters_mul_mul_16s_8ns_24_1_U46         |pynq_filters_mul_mul_16s_8ns_24_1         |    i0 * i1   |
    |pynq_filters_mul_mul_16s_8ns_24_1_U48         |pynq_filters_mul_mul_16s_8ns_24_1         |    i0 * i1   |
    |pynq_filters_mul_mul_16s_8ns_24_1_U52         |pynq_filters_mul_mul_16s_8ns_24_1         |    i0 * i1   |
    +----------------------------------------------+------------------------------------------+--------------+

    * Memory: 
    +-----------------+---------------------------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |                 Module                | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_5_U  |pynq_filters_Filter2D_1_k_buf_0_val_5  |        1|  0|   0|   640|    8|     1|         5120|
    |k_buf_0_val_6_U  |pynq_filters_Filter2D_1_k_buf_0_val_5  |        1|  0|   0|   640|    8|     1|         5120|
    |k_buf_0_val_7_U  |pynq_filters_Filter2D_1_k_buf_0_val_5  |        1|  0|   0|   640|    8|     1|         5120|
    |k_buf_0_val_8_U  |pynq_filters_Filter2D_1_k_buf_0_val_5  |        1|  0|   0|   640|    8|     1|         5120|
    |k_buf_0_val_9_U  |pynq_filters_Filter2D_1_k_buf_0_val_5  |        1|  0|   0|   640|    8|     1|         5120|
    +-----------------+---------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                                       |        5|  0|   0|  3200|   40|     5|        25600|
    +-----------------+---------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_488_p2                        |     +    |      0|  0|   9|           9|           1|
    |j_V_fu_712_p2                        |     +    |      0|  0|  10|          10|           1|
    |p_Val2_28_1_fu_1264_p2               |     +    |      0|  0|  26|          26|          26|
    |p_Val2_28_2_1_fu_1320_p2             |     +    |      0|  0|  27|          27|          27|
    |p_Val2_2_fu_1365_p2                  |     +    |      0|  0|   8|           8|           8|
    |p_assign_14_2_fu_536_p2              |     +    |      0|  0|  10|           3|          10|
    |p_assign_14_3_fu_580_p2              |     +    |      0|  0|  10|           4|          10|
    |p_assign_14_4_fu_620_p2              |     +    |      0|  0|  10|           4|          10|
    |r_V_fu_734_p2                        |     +    |      0|  0|  11|           3|          11|
    |addconv_fu_806_p2                    |     -    |      0|  0|  12|          11|          12|
    |p_assign_fu_778_p2                   |     -    |      0|  0|  11|           1|          11|
    |tmp_51_fu_566_p2                     |     -    |      0|  0|   3|           2|           3|
    |tmp_53_fu_606_p2                     |     -    |      0|  0|   3|           2|           3|
    |tmp_55_fu_646_p2                     |     -    |      0|  0|   4|           4|           3|
    |ap_sig_1151                          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1152                          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1154                          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1157                          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_186                           |    and   |      0|  0|   1|           1|           1|
    |brmerge_i_i_not_i_i_fu_1452_p2       |    and   |      0|  0|   1|           1|           1|
    |carry_fu_1385_p2                     |    and   |      0|  0|   1|           1|           1|
    |neg_src_fu_1437_p2                   |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_fu_859_p2                  |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_i_fu_764_p2                |    and   |      0|  0|   1|           1|           1|
    |p_38_i_i_i_fu_1420_p2                |    and   |      0|  0|   1|           1|           1|
    |sel_tmp12_fu_836_p2                  |    and   |      0|  0|   1|           1|           1|
    |Range1_all_ones_fu_1400_p2           |   icmp   |      0|  0|   3|           6|           2|
    |Range1_all_zeros_fu_1406_p2          |   icmp   |      0|  0|   3|           6|           1|
    |exitcond1_fu_482_p2                  |   icmp   |      0|  0|   3|           9|           6|
    |exitcond_fu_706_p2                   |   icmp   |      0|  0|   4|          10|          10|
    |icmp_fu_728_p2                       |   icmp   |      0|  0|   3|           8|           1|
    |tmp_291_not_fu_500_p2                |   icmp   |      0|  0|   3|           9|           7|
    |tmp_338_1_fu_518_p2                  |   icmp   |      0|  0|   3|           9|           1|
    |tmp_338_4_fu_524_p2                  |   icmp   |      0|  0|   3|           9|           2|
    |tmp_47_fu_494_p2                     |   icmp   |      0|  0|   3|           9|           7|
    |tmp_48_fu_506_p2                     |   icmp   |      0|  0|   3|           9|           2|
    |tmp_49_fu_512_p2                     |   icmp   |      0|  0|   3|           9|           1|
    |tmp_50_fu_530_p2                     |   icmp   |      0|  0|   3|           9|           7|
    |tmp_58_fu_758_p2                     |   icmp   |      0|  0|   4|          11|          10|
    |tmp_59_fu_800_p2                     |   icmp   |      0|  0|   4|          11|          10|
    |ap_sig_182                           |    or    |      0|  0|   1|           1|           1|
    |brmerge_fu_854_p2                    |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_i_fu_1462_p2               |    or    |      0|  0|   1|           1|           1|
    |neg_src_not_i_i_fu_1447_p2           |    or    |      0|  0|   1|           1|           1|
    |p_39_demorgan_i_i_i_fu_1426_p2       |    or    |      0|  0|   1|           1|           1|
    |sel_tmp11_fu_830_p2                  |    or    |      0|  0|   1|           1|           1|
    |col_buf_0_val_0_0_fu_927_p3          |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_950_p3          |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_973_p3          |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_3_0_fu_996_p3          |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_4_0_fu_1019_p3         |  select  |      0|  0|   8|           1|           8|
    |deleted_zeros_fu_1412_p3             |  select  |      0|  0|   1|           1|           1|
    |p_dst_data_stream_V_din              |  select  |      0|  0|   8|           1|           8|
    |p_i_i_fu_1475_p3                     |  select  |      0|  0|   8|           1|           1|
    |p_mux_i_i_fu_1468_p3                 |  select  |      0|  0|   8|           1|           8|
    |p_p_i_i_fu_784_p3                    |  select  |      0|  0|  11|           1|          11|
    |sel_tmp_fu_816_p3                    |  select  |      0|  0|  13|           1|          13|
    |src_kernel_win_0_val_2_0_fu_1097_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_val_3_0_fu_1119_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_val_4_0_fu_1141_p3  |  select  |      0|  0|   8|           1|           8|
    |tmp_52_fu_572_p3                     |  select  |      0|  0|   3|           1|           3|
    |tmp_54_fu_612_p3                     |  select  |      0|  0|   3|           1|           3|
    |tmp_56_fu_652_p3                     |  select  |      0|  0|   3|           1|           3|
    |x_fu_842_p3                          |  select  |      0|  0|  13|           1|          13|
    |y_2_2_fu_660_p3                      |  select  |      0|  0|   3|           1|           3|
    |y_2_3_fu_674_p3                      |  select  |      0|  0|   3|           1|           3|
    |y_2_4_fu_688_p3                      |  select  |      0|  0|   3|           1|           3|
    |col_assign_4_t_fu_906_p2             |    xor   |      0|  0|   5|           3|           2|
    |p_39_demorgan_i_not_i_i_fu_1457_p2   |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_752_p2                        |    xor   |      0|  0|   2|           1|           2|
    |row_assign_13_2_t_fu_668_p2          |    xor   |      0|  0|   5|           3|           2|
    |row_assign_13_3_t_fu_682_p2          |    xor   |      0|  0|   5|           3|           2|
    |row_assign_13_4_t_fu_696_p2          |    xor   |      0|  0|   5|           3|           2|
    |signbit_not_fu_1442_p2               |    xor   |      0|  0|   2|           1|           2|
    |tmp_45_fu_445_p2                     |    xor   |      0|  0|   2|           1|           2|
    |tmp_67_not_fu_824_p2                 |    xor   |      0|  0|   2|           1|           2|
    |tmp_7_i_i_fu_1379_p2                 |    xor   |      0|  0|   2|           1|           2|
    |tmp_8_i_i_fu_1432_p2                 |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 395|         296|         380|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   1|          6|    1|          6|
    |ap_reg_ppiten_pp0_it1      |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it3      |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it6      |   1|          2|    1|          2|
    |k_buf_0_val_6_d1           |   8|          3|    8|         24|
    |k_buf_0_val_7_d1           |   8|          3|    8|         24|
    |k_buf_0_val_8_d1           |   8|          3|    8|         24|
    |k_buf_0_val_9_d1           |   8|          3|    8|         24|
    |p_083_0_i_reg_423          |   9|          2|    9|         18|
    |p_098_0_i_reg_434          |  10|          2|   10|         20|
    |p_dst_data_stream_V_blk_n  |   1|          2|    1|          2|
    |p_src_data_stream_V_blk_n  |   1|          2|    1|          2|
    |tmp_s_reg_412              |   1|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  58|         34|   58|        152|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |OP2_V_0_1_reg_1752                           |  24|   0|   24|          0|
    |OP2_V_0_2_reg_1757                           |  24|   0|   24|          0|
    |OP2_V_1_1_reg_1767                           |  24|   0|   24|          0|
    |OP2_V_1_2_reg_1772                           |  24|   0|   24|          0|
    |OP2_V_1_reg_1762                             |  24|   0|   24|          0|
    |OP2_V_2_1_reg_1782                           |  24|   0|   24|          0|
    |OP2_V_2_2_reg_1787                           |  24|   0|   24|          0|
    |OP2_V_2_reg_1777                             |  24|   0|   24|          0|
    |OP2_V_reg_1747                               |  24|   0|   24|          0|
    |ap_CS_fsm                                    |   5|   0|    5|          0|
    |ap_reg_ppiten_pp0_it0                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                        |   1|   0|    1|          0|
    |ap_reg_ppstg_brmerge_reg_1872_pp0_iter1      |   1|   0|    1|          0|
    |ap_reg_ppstg_or_cond_i_i_reg_1858_pp0_iter1  |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_90_reg_1867_pp0_iter1       |   3|   0|    3|          0|
    |brmerge_reg_1872                             |   1|   0|    1|          0|
    |exitcond_reg_1849                            |   1|   0|    1|          0|
    |i_V_reg_1796                                 |   9|   0|    9|          0|
    |k_buf_0_val_5_addr_reg_1885                  |  10|   0|   10|          0|
    |k_buf_0_val_6_addr_reg_1891                  |  10|   0|   10|          0|
    |k_buf_0_val_7_addr_reg_1897                  |  10|   0|   10|          0|
    |k_buf_0_val_8_addr_reg_1903                  |  10|   0|   10|          0|
    |k_buf_0_val_9_addr_reg_1909                  |  10|   0|   10|          0|
    |or_cond_i_i_reg_1858                         |   1|   0|    1|          0|
    |or_cond_i_reg_1881                           |   1|   0|    1|          0|
    |p_083_0_i_reg_423                            |   9|   0|    9|          0|
    |p_098_0_i_reg_434                            |  10|   0|   10|          0|
    |p_38_i_i_i_reg_1982                          |   1|   0|    1|          0|
    |p_39_demorgan_i_i_i_reg_1988                 |   1|   0|    1|          0|
    |p_Val2_25_0_2_reg_1940                       |  24|   0|   24|          0|
    |p_Val2_25_2_reg_1945                         |  24|   0|   24|          0|
    |p_Val2_28_1_reg_1955                         |  26|   0|   26|          0|
    |p_Val2_28_2_1_reg_1965                       |  27|   0|   27|          0|
    |p_Val2_2_reg_1976                            |   8|   0|    8|          0|
    |p_Val2_s_reg_1935                            |  24|   0|   24|          0|
    |right_border_buf_0_val_0_1_1_fu_230          |   8|   0|    8|          0|
    |right_border_buf_0_val_0_1_fu_226            |   8|   0|    8|          0|
    |right_border_buf_0_val_1_1_1_fu_250          |   8|   0|    8|          0|
    |right_border_buf_0_val_1_1_fu_246            |   8|   0|    8|          0|
    |right_border_buf_0_val_2_1_1_fu_262          |   8|   0|    8|          0|
    |right_border_buf_0_val_2_1_fu_258            |   8|   0|    8|          0|
    |right_border_buf_0_val_3_1_1_fu_254          |   8|   0|    8|          0|
    |right_border_buf_0_val_3_1_fu_242            |   8|   0|    8|          0|
    |right_border_buf_0_val_4_1_1_fu_238          |   8|   0|    8|          0|
    |right_border_buf_0_val_4_1_fu_234            |   8|   0|    8|          0|
    |row_assign_13_2_t_reg_1834                   |   3|   0|    3|          0|
    |row_assign_13_3_t_reg_1839                   |   3|   0|    3|          0|
    |row_assign_13_4_t_reg_1844                   |   3|   0|    3|          0|
    |signbit_reg_1970                             |   1|   0|    1|          0|
    |src_kernel_win_0_val_2_1_fu_178              |   8|   0|    8|          0|
    |src_kernel_win_0_val_2_2_fu_182              |   8|   0|    8|          0|
    |src_kernel_win_0_val_2_2_lo_reg_1920         |   8|   0|    8|          0|
    |src_kernel_win_0_val_2_3_1_fu_190            |   8|   0|    8|          0|
    |src_kernel_win_0_val_2_3_fu_186              |   8|   0|    8|          0|
    |src_kernel_win_0_val_2_3_lo_reg_1925         |   8|   0|    8|          0|
    |src_kernel_win_0_val_3_0_reg_1915            |   8|   0|    8|          0|
    |src_kernel_win_0_val_3_1_fu_194              |   8|   0|    8|          0|
    |src_kernel_win_0_val_3_2_fu_198              |   8|   0|    8|          0|
    |src_kernel_win_0_val_3_3_1_fu_206            |   8|   0|    8|          0|
    |src_kernel_win_0_val_3_3_fu_202              |   8|   0|    8|          0|
    |src_kernel_win_0_val_3_3_lo_reg_1950         |   8|   0|    8|          0|
    |src_kernel_win_0_val_4_1_fu_210              |   8|   0|    8|          0|
    |src_kernel_win_0_val_4_2_fu_214              |   8|   0|    8|          0|
    |src_kernel_win_0_val_4_3_1_fu_222            |   8|   0|    8|          0|
    |src_kernel_win_0_val_4_3_fu_218              |   8|   0|    8|          0|
    |src_kernel_win_0_val_4_3_lo_reg_1930         |   8|   0|    8|          0|
    |tmp2_reg_1960                                |  26|   0|   26|          0|
    |tmp_291_not_reg_1805                         |   1|   0|    1|          0|
    |tmp_338_1_reg_1819                           |   1|   0|    1|          0|
    |tmp_338_4_reg_1823                           |   1|   0|    1|          0|
    |tmp_47_reg_1801                              |   1|   0|    1|          0|
    |tmp_48_reg_1810                              |   1|   0|    1|          0|
    |tmp_49_reg_1815                              |   1|   0|    1|          0|
    |tmp_50_reg_1827                              |   1|   0|    1|          0|
    |tmp_90_reg_1867                              |   3|   0|    3|          0|
    |tmp_s_reg_412                                |   1|   0|    1|          0|
    |x_reg_1862                                   |  13|   0|   13|          0|
    |exitcond_reg_1849                            |   0|   1|    1|          0|
    |or_cond_i_reg_1881                           |   0|   1|    1|          0|
    |src_kernel_win_0_val_2_2_lo_reg_1920         |   0|   8|    8|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 726|  10|  736|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | pynq_filters_Filter2D.1 | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | pynq_filters_Filter2D.1 | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | pynq_filters_Filter2D.1 | return value |
|ap_done                      | out |    1| ap_ctrl_hs | pynq_filters_Filter2D.1 | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | pynq_filters_Filter2D.1 | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | pynq_filters_Filter2D.1 | return value |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_kernel_val_0_V_0_read      |  in |   16|   ap_none  | p_kernel_val_0_V_0_read |    scalar    |
|p_kernel_val_0_V_1_read      |  in |   16|   ap_none  | p_kernel_val_0_V_1_read |    scalar    |
|p_kernel_val_0_V_2_read      |  in |   16|   ap_none  | p_kernel_val_0_V_2_read |    scalar    |
|p_kernel_val_1_V_0_read      |  in |   16|   ap_none  | p_kernel_val_1_V_0_read |    scalar    |
|p_kernel_val_1_V_1_read      |  in |   16|   ap_none  | p_kernel_val_1_V_1_read |    scalar    |
|p_kernel_val_1_V_2_read      |  in |   16|   ap_none  | p_kernel_val_1_V_2_read |    scalar    |
|p_kernel_val_2_V_0_read      |  in |   16|   ap_none  | p_kernel_val_2_V_0_read |    scalar    |
|p_kernel_val_2_V_1_read      |  in |   16|   ap_none  | p_kernel_val_2_V_1_read |    scalar    |
|p_kernel_val_2_V_2_read      |  in |   16|   ap_none  | p_kernel_val_2_V_2_read |    scalar    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (tmp_s)
	3  / (!tmp_s)
3 --> 
	4  / (!exitcond1)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	11  / (exitcond)
	7  / (!exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	4  / true
11 --> 
	3  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: stg_12 [1/1] 0.00ns
arrayctor.loop1.i.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_13 [1/1] 0.00ns
arrayctor.loop1.i.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: p_kernel_val_2_V_2_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:2  %p_kernel_val_2_V_2_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_2_V_2_read)

ST_1: p_kernel_val_2_V_1_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:3  %p_kernel_val_2_V_1_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_2_V_1_read)

ST_1: p_kernel_val_2_V_0_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:4  %p_kernel_val_2_V_0_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_2_V_0_read)

ST_1: p_kernel_val_1_V_2_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:5  %p_kernel_val_1_V_2_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_1_V_2_read)

ST_1: p_kernel_val_1_V_1_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:6  %p_kernel_val_1_V_1_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_1_V_1_read)

ST_1: p_kernel_val_1_V_0_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:7  %p_kernel_val_1_V_0_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_1_V_0_read)

ST_1: p_kernel_val_0_V_2_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:8  %p_kernel_val_0_V_2_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_0_V_2_read)

ST_1: p_kernel_val_0_V_1_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:9  %p_kernel_val_0_V_1_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_0_V_1_read)

ST_1: p_kernel_val_0_V_0_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:10  %p_kernel_val_0_V_0_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_0_V_0_read)

ST_1: k_buf_0_val_5 [1/1] 2.71ns
arrayctor.loop1.i.preheader:11  %k_buf_0_val_5 = alloca [640 x i8], align 1

ST_1: k_buf_0_val_6 [1/1] 2.71ns
arrayctor.loop1.i.preheader:12  %k_buf_0_val_6 = alloca [640 x i8], align 1

ST_1: k_buf_0_val_7 [1/1] 2.71ns
arrayctor.loop1.i.preheader:13  %k_buf_0_val_7 = alloca [640 x i8], align 1

ST_1: k_buf_0_val_8 [1/1] 2.71ns
arrayctor.loop1.i.preheader:14  %k_buf_0_val_8 = alloca [640 x i8], align 1

ST_1: k_buf_0_val_9 [1/1] 2.71ns
arrayctor.loop1.i.preheader:15  %k_buf_0_val_9 = alloca [640 x i8], align 1

ST_1: stg_28 [1/1] 1.57ns
arrayctor.loop1.i.preheader:16  br label %arrayctor.loop1.i


 <State 2>: 1.57ns
ST_2: tmp_s [1/1] 0.00ns
arrayctor.loop1.i:0  %tmp_s = phi i1 [ %tmp_45, %arrayctor.loop1.i ], [ false, %arrayctor.loop1.i.preheader ]

ST_2: tmp_45 [1/1] 1.37ns
arrayctor.loop1.i:1  %tmp_45 = xor i1 %tmp_s, true

ST_2: rbegin_i_i [1/1] 0.00ns
arrayctor.loop1.i:2  %rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffer_MD_10_MC) nounwind

ST_2: rend_i_i [1/1] 0.00ns
arrayctor.loop1.i:3  %rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffer_MD_10_MC, i32 %rbegin_i_i) nounwind

ST_2: stg_33 [1/1] 0.00ns
arrayctor.loop1.i:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_2: stg_34 [1/1] 0.00ns
arrayctor.loop1.i:5  br i1 %tmp_s, label %arrayctor.loop1.i, label %._crit_edge.i

ST_2: src_kernel_win_0_val_2_1 [1/1] 0.00ns
._crit_edge.i:0  %src_kernel_win_0_val_2_1 = alloca i8

ST_2: src_kernel_win_0_val_2_2 [1/1] 0.00ns
._crit_edge.i:1  %src_kernel_win_0_val_2_2 = alloca i8

ST_2: src_kernel_win_0_val_2_3 [1/1] 0.00ns
._crit_edge.i:2  %src_kernel_win_0_val_2_3 = alloca i8

ST_2: src_kernel_win_0_val_2_3_1 [1/1] 0.00ns
._crit_edge.i:3  %src_kernel_win_0_val_2_3_1 = alloca i8

ST_2: src_kernel_win_0_val_3_1 [1/1] 0.00ns
._crit_edge.i:4  %src_kernel_win_0_val_3_1 = alloca i8

ST_2: src_kernel_win_0_val_3_2 [1/1] 0.00ns
._crit_edge.i:5  %src_kernel_win_0_val_3_2 = alloca i8

ST_2: src_kernel_win_0_val_3_3 [1/1] 0.00ns
._crit_edge.i:6  %src_kernel_win_0_val_3_3 = alloca i8

ST_2: src_kernel_win_0_val_3_3_1 [1/1] 0.00ns
._crit_edge.i:7  %src_kernel_win_0_val_3_3_1 = alloca i8

ST_2: src_kernel_win_0_val_4_1 [1/1] 0.00ns
._crit_edge.i:8  %src_kernel_win_0_val_4_1 = alloca i8

ST_2: src_kernel_win_0_val_4_2 [1/1] 0.00ns
._crit_edge.i:9  %src_kernel_win_0_val_4_2 = alloca i8

ST_2: src_kernel_win_0_val_4_3 [1/1] 0.00ns
._crit_edge.i:10  %src_kernel_win_0_val_4_3 = alloca i8

ST_2: src_kernel_win_0_val_4_3_1 [1/1] 0.00ns
._crit_edge.i:11  %src_kernel_win_0_val_4_3_1 = alloca i8

ST_2: right_border_buf_0_val_0_1 [1/1] 0.00ns
._crit_edge.i:12  %right_border_buf_0_val_0_1 = alloca i8

ST_2: right_border_buf_0_val_0_1_1 [1/1] 0.00ns
._crit_edge.i:13  %right_border_buf_0_val_0_1_1 = alloca i8

ST_2: right_border_buf_0_val_4_1 [1/1] 0.00ns
._crit_edge.i:14  %right_border_buf_0_val_4_1 = alloca i8

ST_2: right_border_buf_0_val_4_1_1 [1/1] 0.00ns
._crit_edge.i:15  %right_border_buf_0_val_4_1_1 = alloca i8

ST_2: right_border_buf_0_val_3_1 [1/1] 0.00ns
._crit_edge.i:16  %right_border_buf_0_val_3_1 = alloca i8

ST_2: right_border_buf_0_val_1_1 [1/1] 0.00ns
._crit_edge.i:17  %right_border_buf_0_val_1_1 = alloca i8

ST_2: right_border_buf_0_val_1_1_1 [1/1] 0.00ns
._crit_edge.i:18  %right_border_buf_0_val_1_1_1 = alloca i8

ST_2: right_border_buf_0_val_3_1_1 [1/1] 0.00ns
._crit_edge.i:19  %right_border_buf_0_val_3_1_1 = alloca i8

ST_2: right_border_buf_0_val_2_1 [1/1] 0.00ns
._crit_edge.i:20  %right_border_buf_0_val_2_1 = alloca i8

ST_2: right_border_buf_0_val_2_1_1 [1/1] 0.00ns
._crit_edge.i:21  %right_border_buf_0_val_2_1_1 = alloca i8

ST_2: OP2_V [1/1] 0.00ns
._crit_edge.i:22  %OP2_V = sext i16 %p_kernel_val_0_V_0_read_1 to i24

ST_2: OP2_V_0_1 [1/1] 0.00ns
._crit_edge.i:23  %OP2_V_0_1 = sext i16 %p_kernel_val_0_V_1_read_1 to i24

ST_2: OP2_V_0_2 [1/1] 0.00ns
._crit_edge.i:24  %OP2_V_0_2 = sext i16 %p_kernel_val_0_V_2_read_1 to i24

ST_2: OP2_V_1 [1/1] 0.00ns
._crit_edge.i:25  %OP2_V_1 = sext i16 %p_kernel_val_1_V_0_read_1 to i24

ST_2: OP2_V_1_1 [1/1] 0.00ns
._crit_edge.i:26  %OP2_V_1_1 = sext i16 %p_kernel_val_1_V_1_read_1 to i24

ST_2: OP2_V_1_2 [1/1] 0.00ns
._crit_edge.i:27  %OP2_V_1_2 = sext i16 %p_kernel_val_1_V_2_read_1 to i24

ST_2: OP2_V_2 [1/1] 0.00ns
._crit_edge.i:28  %OP2_V_2 = sext i16 %p_kernel_val_2_V_0_read_1 to i24

ST_2: OP2_V_2_1 [1/1] 0.00ns
._crit_edge.i:29  %OP2_V_2_1 = sext i16 %p_kernel_val_2_V_1_read_1 to i24

ST_2: OP2_V_2_2 [1/1] 0.00ns
._crit_edge.i:30  %OP2_V_2_2 = sext i16 %p_kernel_val_2_V_2_read_1 to i24

ST_2: stg_66 [1/1] 1.57ns
._crit_edge.i:31  br label %0


 <State 3>: 3.40ns
ST_3: p_083_0_i [1/1] 0.00ns
:0  %p_083_0_i = phi i9 [ 0, %._crit_edge.i ], [ %i_V, %5 ]

ST_3: tmp_85_cast_cast [1/1] 0.00ns
:1  %tmp_85_cast_cast = zext i9 %p_083_0_i to i10

ST_3: stg_69 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 483, i64 483, i64 0)

ST_3: exitcond1 [1/1] 2.03ns
:3  %exitcond1 = icmp eq i9 %p_083_0_i, -29

ST_3: i_V [1/1] 1.84ns
:4  %i_V = add i9 %p_083_0_i, 1

ST_3: stg_72 [1/1] 0.00ns
:5  br i1 %exitcond1, label %"filter<0, 0, ap_fixed<16, 2, 0, 3, 0>, ap_int<16>, 480, 640, 5, 5>.exit", label %1

ST_3: stg_73 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind

ST_3: tmp_46 [1/1] 0.00ns
:1  %tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)

ST_3: tmp_47 [1/1] 2.03ns
:2  %tmp_47 = icmp ult i9 %p_083_0_i, -32

ST_3: tmp_291_not [1/1] 2.03ns
:3  %tmp_291_not = icmp ugt i9 %p_083_0_i, -33

ST_3: tmp_48 [1/1] 2.03ns
:4  %tmp_48 = icmp ugt i9 %p_083_0_i, 2

ST_3: tmp_49 [1/1] 2.03ns
:5  %tmp_49 = icmp eq i9 %p_083_0_i, 1

ST_3: tmp_338_1 [1/1] 2.03ns
:6  %tmp_338_1 = icmp eq i9 %p_083_0_i, 0

ST_3: tmp_338_4 [1/1] 2.03ns
:7  %tmp_338_4 = icmp eq i9 %p_083_0_i, 2

ST_3: tmp_50 [1/1] 2.03ns
:8  %tmp_50 = icmp ugt i9 %p_083_0_i, -32

ST_3: p_assign_14_2 [1/1] 1.84ns
:9  %p_assign_14_2 = add i10 -3, %tmp_85_cast_cast

ST_3: tmp_65 [1/1] 0.00ns
:10  %tmp_65 = trunc i10 %p_assign_14_2 to i3

ST_3: tmp_66 [1/1] 0.00ns (grouped into LUT with out node row_assign_13_2_t)
:11  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_14_2, i32 9)

ST_3: tmp_68 [1/1] 0.00ns (grouped into LUT with out node row_assign_13_2_t)
:12  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_14_2, i32 9)

ST_3: tmp_70 [1/1] 0.00ns
:13  %tmp_70 = trunc i9 %p_083_0_i to i3

ST_3: tmp_51 [1/1] 0.80ns
:14  %tmp_51 = sub i3 2, %tmp_70

ST_3: tmp_52 [1/1] 0.00ns (grouped into LUT with out node row_assign_13_2_t)
:15  %tmp_52 = select i1 %tmp_68, i3 %tmp_51, i3 %tmp_65

ST_3: p_assign_14_3 [1/1] 1.84ns
:16  %p_assign_14_3 = add i10 -4, %tmp_85_cast_cast

ST_3: tmp_81 [1/1] 0.00ns
:17  %tmp_81 = trunc i10 %p_assign_14_3 to i3

ST_3: tmp_82 [1/1] 0.00ns (grouped into LUT with out node row_assign_13_3_t)
:18  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_14_3, i32 9)

ST_3: tmp_83 [1/1] 0.00ns (grouped into LUT with out node row_assign_13_3_t)
:19  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_14_3, i32 9)

ST_3: tmp_53 [1/1] 0.80ns
:20  %tmp_53 = sub i3 3, %tmp_70

ST_3: tmp_54 [1/1] 0.00ns (grouped into LUT with out node row_assign_13_3_t)
:21  %tmp_54 = select i1 %tmp_83, i3 %tmp_53, i3 %tmp_81

ST_3: p_assign_14_4 [1/1] 1.84ns
:22  %p_assign_14_4 = add i10 -5, %tmp_85_cast_cast

ST_3: tmp_84 [1/1] 0.00ns
:23  %tmp_84 = trunc i10 %p_assign_14_4 to i3

ST_3: tmp_85 [1/1] 0.00ns (grouped into LUT with out node row_assign_13_4_t)
:24  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_14_4, i32 9)

ST_3: tmp_86 [1/1] 0.00ns (grouped into LUT with out node row_assign_13_4_t)
:25  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_14_4, i32 9)

ST_3: tmp_55 [1/1] 0.80ns
:26  %tmp_55 = sub i3 -4, %tmp_70

ST_3: tmp_56 [1/1] 0.00ns (grouped into LUT with out node row_assign_13_4_t)
:27  %tmp_56 = select i1 %tmp_86, i3 %tmp_55, i3 %tmp_84

ST_3: y_2_2 [1/1] 0.00ns (grouped into LUT with out node row_assign_13_2_t)
:28  %y_2_2 = select i1 %tmp_66, i3 %tmp_52, i3 %tmp_65

ST_3: row_assign_13_2_t [1/1] 1.37ns (out node of the LUT)
:29  %row_assign_13_2_t = xor i3 %y_2_2, -1

ST_3: y_2_3 [1/1] 0.00ns (grouped into LUT with out node row_assign_13_3_t)
:30  %y_2_3 = select i1 %tmp_82, i3 %tmp_54, i3 %tmp_81

ST_3: row_assign_13_3_t [1/1] 1.37ns (out node of the LUT)
:31  %row_assign_13_3_t = xor i3 %y_2_3, -1

ST_3: y_2_4 [1/1] 0.00ns (grouped into LUT with out node row_assign_13_4_t)
:32  %y_2_4 = select i1 %tmp_85, i3 %tmp_56, i3 %tmp_84

ST_3: row_assign_13_4_t [1/1] 1.37ns (out node of the LUT)
:33  %row_assign_13_4_t = xor i3 %y_2_4, -1

ST_3: stg_107 [1/1] 1.57ns
:34  br label %2

ST_3: stg_108 [1/1] 0.00ns
filter<0, 0, ap_fixed<16, 2, 0, 3, 0>, ap_int<16>, 480, 640, 5, 5>.exit:0  ret void


 <State 4>: 8.06ns
ST_4: p_098_0_i [1/1] 0.00ns
:0  %p_098_0_i = phi i10 [ 0, %1 ], [ %j_V, %._crit_edge496.i ]

ST_4: tmp_89_cast_cast [1/1] 0.00ns
:4  %tmp_89_cast_cast = zext i10 %p_098_0_i to i11

ST_4: exitcond [1/1] 2.07ns
:6  %exitcond = icmp eq i10 %p_098_0_i, -380

ST_4: j_V [1/1] 1.84ns
:7  %j_V = add i10 %p_098_0_i, 1

ST_4: stg_113 [1/1] 0.00ns
:8  br i1 %exitcond, label %5, label %.critedge.i_ifconv

ST_4: tmp_87 [1/1] 0.00ns
.critedge.i_ifconv:10  %tmp_87 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %p_098_0_i, i32 2, i32 9)

ST_4: icmp [1/1] 2.00ns
.critedge.i_ifconv:11  %icmp = icmp ne i8 %tmp_87, 0

ST_4: r_V [1/1] 1.84ns
.critedge.i_ifconv:13  %r_V = add i11 -2, %tmp_89_cast_cast

ST_4: r_V_cast [1/1] 0.00ns (grouped into LUT with out node x)
.critedge.i_ifconv:14  %r_V_cast = sext i11 %r_V to i13

ST_4: tmp_88 [1/1] 0.00ns
.critedge.i_ifconv:15  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %r_V, i32 10)

ST_4: rev [1/1] 0.00ns (grouped into LUT with out node or_cond_i_i)
.critedge.i_ifconv:16  %rev = xor i1 %tmp_88, true

ST_4: tmp_58 [1/1] 2.11ns
.critedge.i_ifconv:17  %tmp_58 = icmp slt i11 %r_V, 640

ST_4: or_cond_i_i [1/1] 1.37ns (out node of the LUT)
.critedge.i_ifconv:18  %or_cond_i_i = and i1 %tmp_58, %rev

ST_4: tmp_89 [1/1] 0.00ns
.critedge.i_ifconv:19  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %r_V, i32 10)

ST_4: p_assign [1/1] 1.84ns
.critedge.i_ifconv:20  %p_assign = sub i11 1, %tmp_89_cast_cast

ST_4: p_p_i_i [1/1] 1.37ns
.critedge.i_ifconv:21  %p_p_i_i = select i1 %tmp_89, i11 %p_assign, i11 %r_V

ST_4: p_p_i_i_cast [1/1] 0.00ns
.critedge.i_ifconv:22  %p_p_i_i_cast = sext i11 %p_p_i_i to i12

ST_4: p_p_i_i_cast4 [1/1] 0.00ns (grouped into LUT with out node x)
.critedge.i_ifconv:23  %p_p_i_i_cast4 = sext i11 %p_p_i_i to i13

ST_4: tmp_59 [1/1] 2.11ns
.critedge.i_ifconv:24  %tmp_59 = icmp slt i11 %p_p_i_i, 640

ST_4: addconv [1/1] 1.84ns
.critedge.i_ifconv:25  %addconv = sub i12 1279, %p_p_i_i_cast

ST_4: addconv_cast [1/1] 0.00ns (grouped into LUT with out node x)
.critedge.i_ifconv:26  %addconv_cast = zext i12 %addconv to i13

ST_4: sel_tmp [1/1] 0.00ns (grouped into LUT with out node x)
.critedge.i_ifconv:27  %sel_tmp = select i1 %or_cond_i_i, i13 %r_V_cast, i13 %addconv_cast

ST_4: tmp_67_not [1/1] 0.00ns (grouped into LUT with out node sel_tmp12)
.critedge.i_ifconv:28  %tmp_67_not = xor i1 %tmp_58, true

ST_4: sel_tmp11 [1/1] 0.00ns (grouped into LUT with out node sel_tmp12)
.critedge.i_ifconv:29  %sel_tmp11 = or i1 %tmp_88, %tmp_67_not

ST_4: sel_tmp12 [1/1] 1.37ns (out node of the LUT)
.critedge.i_ifconv:30  %sel_tmp12 = and i1 %tmp_59, %sel_tmp11

ST_4: x [1/1] 1.37ns (out node of the LUT)
.critedge.i_ifconv:31  %x = select i1 %sel_tmp12, i13 %p_p_i_i_cast4, i13 %sel_tmp

ST_4: tmp_90 [1/1] 0.00ns
.critedge.i_ifconv:33  %tmp_90 = trunc i13 %x to i3

ST_4: brmerge [1/1] 1.37ns
.critedge.i_ifconv:34  %brmerge = or i1 %tmp_291_not, %tmp_58

ST_4: stg_137 [1/1] 0.00ns
.critedge.i_ifconv:57  br i1 %or_cond_i_i, label %3, label %._crit_edge489.i_ifconv

ST_4: stg_138 [1/1] 0.00ns
:0  br i1 %tmp_48, label %4, label %borderInterpolate.exit506.i.0

ST_4: stg_139 [1/1] 0.00ns
borderInterpolate.exit506.i.0:1  br i1 %tmp_49, label %"operator().exit549.i.0", label %._crit_edge491.i.0

ST_4: stg_140 [1/1] 0.00ns
._crit_edge491.i.0:0  br i1 %tmp_338_1, label %"operator().exit549.i.1", label %._crit_edge491.i.2

ST_4: stg_141 [1/1] 0.00ns
._crit_edge491.i.2:0  br i1 %tmp_49, label %"operator().exit549.i.3", label %._crit_edge491.i.3

ST_4: stg_142 [1/1] 0.00ns
._crit_edge491.i.3:0  br i1 %tmp_338_4, label %"operator().exit549.i.4", label %._crit_edge491.i.4

ST_4: stg_143 [1/1] 0.00ns
._crit_edge491.i.4:0  br label %._crit_edge489.i_ifconv

ST_4: stg_144 [1/1] 0.00ns
:0  br i1 %tmp_47, label %.preheader473.i.preheader.0, label %._crit_edge489.i_ifconv

ST_4: or_cond_i [1/1] 1.37ns
._crit_edge489.i_ifconv:6  %or_cond_i = and i1 %tmp_48, %icmp

ST_4: stg_146 [1/1] 0.00ns
._crit_edge489.i_ifconv:7  br i1 %or_cond_i, label %.preheader_ifconv, label %._crit_edge496.i


 <State 5>: 2.71ns
ST_5: col_assign_cast7 [1/1] 0.00ns
.critedge.i_ifconv:32  %col_assign_cast7 = sext i13 %x to i32

ST_5: tmp_60 [1/1] 0.00ns
.critedge.i_ifconv:35  %tmp_60 = zext i32 %col_assign_cast7 to i64

ST_5: k_buf_0_val_5_addr [1/1] 0.00ns
.critedge.i_ifconv:36  %k_buf_0_val_5_addr = getelementptr [640 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_60

ST_5: k_buf_0_val_5_load [2/2] 2.71ns
.critedge.i_ifconv:37  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

ST_5: k_buf_0_val_6_addr [1/1] 0.00ns
.critedge.i_ifconv:41  %k_buf_0_val_6_addr = getelementptr [640 x i8]* %k_buf_0_val_6, i64 0, i64 %tmp_60

ST_5: k_buf_0_val_6_load [2/2] 2.71ns
.critedge.i_ifconv:42  %k_buf_0_val_6_load = load i8* %k_buf_0_val_6_addr, align 1

ST_5: k_buf_0_val_7_addr [1/1] 0.00ns
.critedge.i_ifconv:45  %k_buf_0_val_7_addr = getelementptr [640 x i8]* %k_buf_0_val_7, i64 0, i64 %tmp_60

ST_5: k_buf_0_val_7_load [2/2] 2.71ns
.critedge.i_ifconv:46  %k_buf_0_val_7_load = load i8* %k_buf_0_val_7_addr, align 1

ST_5: k_buf_0_val_8_addr [1/1] 0.00ns
.critedge.i_ifconv:49  %k_buf_0_val_8_addr = getelementptr [640 x i8]* %k_buf_0_val_8, i64 0, i64 %tmp_60

ST_5: k_buf_0_val_8_load [2/2] 2.71ns
.critedge.i_ifconv:50  %k_buf_0_val_8_load = load i8* %k_buf_0_val_8_addr, align 1

ST_5: k_buf_0_val_9_addr [1/1] 0.00ns
.critedge.i_ifconv:53  %k_buf_0_val_9_addr = getelementptr [640 x i8]* %k_buf_0_val_9, i64 0, i64 %tmp_60

ST_5: k_buf_0_val_9_load [2/2] 2.71ns
.critedge.i_ifconv:54  %k_buf_0_val_9_load = load i8* %k_buf_0_val_9_addr, align 1


 <State 6>: 7.99ns
ST_6: right_border_buf_0_val_4_1_2 [1/1] 0.00ns
:1  %right_border_buf_0_val_4_1_2 = load i8* %right_border_buf_0_val_4_1_1

ST_6: right_border_buf_0_val_3_1_2 [1/1] 0.00ns
:2  %right_border_buf_0_val_3_1_2 = load i8* %right_border_buf_0_val_3_1_1

ST_6: right_border_buf_0_val_2_1_2 [1/1] 0.00ns
:3  %right_border_buf_0_val_2_1_2 = load i8* %right_border_buf_0_val_2_1_1

ST_6: stg_162 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 644, i64 644, i64 0)

ST_6: right_border_buf_0_val_0_1_s [1/1] 0.00ns
.critedge.i_ifconv:0  %right_border_buf_0_val_0_1_s = load i8* %right_border_buf_0_val_0_1

ST_6: right_border_buf_0_val_0_1_1_136 [1/1] 0.00ns
.critedge.i_ifconv:1  %right_border_buf_0_val_0_1_1_136 = load i8* %right_border_buf_0_val_0_1_1

ST_6: right_border_buf_0_val_4_1_s [1/1] 0.00ns
.critedge.i_ifconv:2  %right_border_buf_0_val_4_1_s = load i8* %right_border_buf_0_val_4_1

ST_6: right_border_buf_0_val_3_1_s [1/1] 0.00ns
.critedge.i_ifconv:3  %right_border_buf_0_val_3_1_s = load i8* %right_border_buf_0_val_3_1

ST_6: right_border_buf_0_val_1_1_s [1/1] 0.00ns
.critedge.i_ifconv:4  %right_border_buf_0_val_1_1_s = load i8* %right_border_buf_0_val_1_1

ST_6: right_border_buf_0_val_1_1_1_137 [1/1] 0.00ns
.critedge.i_ifconv:5  %right_border_buf_0_val_1_1_1_137 = load i8* %right_border_buf_0_val_1_1_1

ST_6: right_border_buf_0_val_2_1_s [1/1] 0.00ns
.critedge.i_ifconv:6  %right_border_buf_0_val_2_1_s = load i8* %right_border_buf_0_val_2_1

ST_6: stg_170 [1/1] 0.00ns
.critedge.i_ifconv:7  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind

ST_6: tmp_57 [1/1] 0.00ns
.critedge.i_ifconv:8  %tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)

ST_6: stg_172 [1/1] 0.00ns
.critedge.i_ifconv:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: stg_173 [1/1] 0.00ns
.critedge.i_ifconv:12  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1842) nounwind

ST_6: k_buf_0_val_5_load [1/2] 2.71ns
.critedge.i_ifconv:37  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

ST_6: col_assign_4_t [1/1] 1.37ns
.critedge.i_ifconv:38  %col_assign_4_t = xor i3 %tmp_90, -1

ST_6: tmp_61 [1/1] 1.94ns
.critedge.i_ifconv:39  %tmp_61 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_val_0_1_s, i8 %right_border_buf_0_val_0_1_1_136, i8 undef, i8 undef, i8 undef, i3 %col_assign_4_t)

ST_6: col_buf_0_val_0_0 [1/1] 1.37ns
.critedge.i_ifconv:40  %col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_61

ST_6: k_buf_0_val_6_load [1/2] 2.71ns
.critedge.i_ifconv:42  %k_buf_0_val_6_load = load i8* %k_buf_0_val_6_addr, align 1

ST_6: tmp_62 [1/1] 1.94ns
.critedge.i_ifconv:43  %tmp_62 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_val_1_1_s, i8 %right_border_buf_0_val_1_1_1_137, i8 undef, i8 undef, i8 undef, i3 %col_assign_4_t)

ST_6: col_buf_0_val_1_0 [1/1] 1.37ns
.critedge.i_ifconv:44  %col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_6_load, i8 %tmp_62

ST_6: k_buf_0_val_7_load [1/2] 2.71ns
.critedge.i_ifconv:46  %k_buf_0_val_7_load = load i8* %k_buf_0_val_7_addr, align 1

ST_6: tmp_63 [1/1] 1.94ns
.critedge.i_ifconv:47  %tmp_63 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_val_2_1_2, i8 %right_border_buf_0_val_2_1_s, i8 undef, i8 undef, i8 undef, i3 %col_assign_4_t)

ST_6: col_buf_0_val_2_0 [1/1] 1.37ns
.critedge.i_ifconv:48  %col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_7_load, i8 %tmp_63

ST_6: k_buf_0_val_8_load [1/2] 2.71ns
.critedge.i_ifconv:50  %k_buf_0_val_8_load = load i8* %k_buf_0_val_8_addr, align 1

ST_6: tmp_64 [1/1] 1.94ns
.critedge.i_ifconv:51  %tmp_64 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_val_3_1_2, i8 %right_border_buf_0_val_3_1_s, i8 undef, i8 undef, i8 undef, i3 %col_assign_4_t)

ST_6: col_buf_0_val_3_0 [1/1] 1.37ns
.critedge.i_ifconv:52  %col_buf_0_val_3_0 = select i1 %brmerge, i8 %k_buf_0_val_8_load, i8 %tmp_64

ST_6: k_buf_0_val_9_load [1/2] 2.71ns
.critedge.i_ifconv:54  %k_buf_0_val_9_load = load i8* %k_buf_0_val_9_addr, align 1

ST_6: tmp_67 [1/1] 1.94ns
.critedge.i_ifconv:55  %tmp_67 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_val_4_1_2, i8 %right_border_buf_0_val_4_1_s, i8 undef, i8 undef, i8 undef, i3 %col_assign_4_t)

ST_6: col_buf_0_val_4_0 [1/1] 1.37ns
.critedge.i_ifconv:56  %col_buf_0_val_4_0 = select i1 %brmerge, i8 %k_buf_0_val_9_load, i8 %tmp_67

ST_6: tmp_98 [1/1] 4.38ns
borderInterpolate.exit506.i.0:0  %tmp_98 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

ST_6: stg_191 [1/1] 2.71ns
operator().exit549.i.0:0  store i8 %tmp_98, i8* %k_buf_0_val_9_addr, align 1

ST_6: stg_192 [1/1] 0.00ns
operator().exit549.i.0:1  br label %._crit_edge491.i.0

ST_6: stg_193 [1/1] 2.71ns
operator().exit549.i.1:0  store i8 %tmp_98, i8* %k_buf_0_val_8_addr, align 1

ST_6: stg_194 [1/1] 2.71ns
operator().exit549.i.1:1  store i8 %tmp_98, i8* %k_buf_0_val_7_addr, align 1

ST_6: stg_195 [1/1] 0.00ns
operator().exit549.i.1:2  br label %._crit_edge491.i.2

ST_6: stg_196 [1/1] 2.71ns
operator().exit549.i.3:0  store i8 %tmp_98, i8* %k_buf_0_val_6_addr, align 1

ST_6: stg_197 [1/1] 0.00ns
operator().exit549.i.3:1  br label %._crit_edge491.i.3

ST_6: stg_198 [1/1] 2.71ns
operator().exit549.i.4:0  store i8 %tmp_98, i8* %k_buf_0_val_5_addr, align 1

ST_6: stg_199 [1/1] 0.00ns
operator().exit549.i.4:1  br label %._crit_edge491.i.4

ST_6: right_border_buf_0_val_0_1_2 [1/1] 0.00ns
.preheader473.i.preheader.0:0  %right_border_buf_0_val_0_1_2 = load i8* %right_border_buf_0_val_0_1

ST_6: right_border_buf_0_val_1_1_2 [1/1] 0.00ns
.preheader473.i.preheader.0:1  %right_border_buf_0_val_1_1_2 = load i8* %right_border_buf_0_val_1_1

ST_6: stg_202 [1/1] 2.71ns
.preheader473.i.preheader.0:2  store i8 %k_buf_0_val_8_load, i8* %k_buf_0_val_9_addr, align 1

ST_6: stg_203 [1/1] 2.71ns
.preheader473.i.preheader.0:3  store i8 %k_buf_0_val_7_load, i8* %k_buf_0_val_8_addr, align 1

ST_6: stg_204 [1/1] 2.71ns
.preheader473.i.preheader.0:4  store i8 %k_buf_0_val_6_load, i8* %k_buf_0_val_7_addr, align 1

ST_6: stg_205 [1/1] 2.71ns
.preheader473.i.preheader.0:5  store i8 %k_buf_0_val_5_load, i8* %k_buf_0_val_6_addr, align 1

ST_6: tmp_92 [1/1] 4.38ns
.preheader473.i.preheader.0:6  %tmp_92 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

ST_6: stg_207 [1/1] 2.71ns
.preheader473.i.preheader.0:7  store i8 %tmp_92, i8* %k_buf_0_val_5_addr, align 1

ST_6: stg_208 [1/1] 0.00ns
.preheader473.i.preheader.0:8  store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_val_2_1_1

ST_6: stg_209 [1/1] 0.00ns
.preheader473.i.preheader.0:9  store i8 %right_border_buf_0_val_2_1_2, i8* %right_border_buf_0_val_2_1

ST_6: stg_210 [1/1] 0.00ns
.preheader473.i.preheader.0:10  store i8 %col_buf_0_val_3_0, i8* %right_border_buf_0_val_3_1_1

ST_6: stg_211 [1/1] 0.00ns
.preheader473.i.preheader.0:11  store i8 %right_border_buf_0_val_1_1_2, i8* %right_border_buf_0_val_1_1_1

ST_6: stg_212 [1/1] 0.00ns
.preheader473.i.preheader.0:12  store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_val_1_1

ST_6: stg_213 [1/1] 0.00ns
.preheader473.i.preheader.0:13  store i8 %right_border_buf_0_val_3_1_2, i8* %right_border_buf_0_val_3_1

ST_6: stg_214 [1/1] 0.00ns
.preheader473.i.preheader.0:14  store i8 %col_buf_0_val_4_0, i8* %right_border_buf_0_val_4_1_1

ST_6: stg_215 [1/1] 0.00ns
.preheader473.i.preheader.0:15  store i8 %right_border_buf_0_val_4_1_2, i8* %right_border_buf_0_val_4_1

ST_6: stg_216 [1/1] 0.00ns
.preheader473.i.preheader.0:16  store i8 %right_border_buf_0_val_0_1_2, i8* %right_border_buf_0_val_0_1_1

ST_6: stg_217 [1/1] 0.00ns
.preheader473.i.preheader.0:17  store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_val_0_1

ST_6: stg_218 [1/1] 0.00ns
.preheader473.i.preheader.0:18  br label %._crit_edge489.i_ifconv

ST_6: tmp_69 [1/1] 1.94ns
._crit_edge489.i_ifconv:0  %tmp_69 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %row_assign_13_2_t)

ST_6: src_kernel_win_0_val_2_0 [1/1] 1.37ns
._crit_edge489.i_ifconv:1  %src_kernel_win_0_val_2_0 = select i1 %tmp_50, i8 %tmp_69, i8 %col_buf_0_val_2_0

ST_6: tmp_71 [1/1] 1.94ns
._crit_edge489.i_ifconv:2  %tmp_71 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %row_assign_13_3_t)

ST_6: src_kernel_win_0_val_3_0 [1/1] 1.37ns
._crit_edge489.i_ifconv:3  %src_kernel_win_0_val_3_0 = select i1 %tmp_50, i8 %tmp_71, i8 %col_buf_0_val_3_0

ST_6: tmp_72 [1/1] 1.94ns
._crit_edge489.i_ifconv:4  %tmp_72 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %row_assign_13_4_t)

ST_6: src_kernel_win_0_val_4_0 [1/1] 1.37ns
._crit_edge489.i_ifconv:5  %src_kernel_win_0_val_4_0 = select i1 %tmp_50, i8 %tmp_72, i8 %col_buf_0_val_4_0

ST_6: src_kernel_win_0_val_2_2_lo [1/1] 0.00ns
.preheader_ifconv:0  %src_kernel_win_0_val_2_2_lo = load i8* %src_kernel_win_0_val_2_2

ST_6: src_kernel_win_0_val_2_3_lo [1/1] 0.00ns
.preheader_ifconv:1  %src_kernel_win_0_val_2_3_lo = load i8* %src_kernel_win_0_val_2_3

ST_6: src_kernel_win_0_val_2_3_1_s [1/1] 0.00ns
.preheader_ifconv:2  %src_kernel_win_0_val_2_3_1_s = load i8* %src_kernel_win_0_val_2_3_1

ST_6: src_kernel_win_0_val_4_2_lo [1/1] 0.00ns
.preheader_ifconv:6  %src_kernel_win_0_val_4_2_lo = load i8* %src_kernel_win_0_val_4_2

ST_6: src_kernel_win_0_val_4_3_lo [1/1] 0.00ns
.preheader_ifconv:7  %src_kernel_win_0_val_4_3_lo = load i8* %src_kernel_win_0_val_4_3

ST_6: src_kernel_win_0_val_4_3_1_s [1/1] 0.00ns
.preheader_ifconv:8  %src_kernel_win_0_val_4_3_1_s = load i8* %src_kernel_win_0_val_4_3_1

ST_6: OP1_V [1/1] 0.00ns
.preheader_ifconv:9  %OP1_V = zext i8 %src_kernel_win_0_val_4_3_1_s to i24

ST_6: p_Val2_s [1/1] 6.38ns
.preheader_ifconv:10  %p_Val2_s = mul i24 %OP2_V, %OP1_V

ST_6: OP1_V_0_2 [1/1] 0.00ns
.preheader_ifconv:17  %OP1_V_0_2 = zext i8 %src_kernel_win_0_val_4_2_lo to i24

ST_6: p_Val2_25_0_2 [1/1] 6.38ns
.preheader_ifconv:18  %p_Val2_25_0_2 = mul i24 %OP2_V_0_2, %OP1_V_0_2

ST_6: OP1_V_2 [1/1] 0.00ns
.preheader_ifconv:33  %OP1_V_2 = zext i8 %src_kernel_win_0_val_2_3_1_s to i24

ST_6: p_Val2_25_2 [1/1] 6.38ns
.preheader_ifconv:34  %p_Val2_25_2 = mul i24 %OP2_V_2, %OP1_V_2

ST_6: src_kernel_win_0_val_2_1_lo [1/1] 0.00ns
._crit_edge496.i:0  %src_kernel_win_0_val_2_1_lo = load i8* %src_kernel_win_0_val_2_1

ST_6: src_kernel_win_0_val_2_2_lo_1 [1/1] 0.00ns
._crit_edge496.i:1  %src_kernel_win_0_val_2_2_lo_1 = load i8* %src_kernel_win_0_val_2_2

ST_6: src_kernel_win_0_val_2_3_lo_1 [1/1] 0.00ns
._crit_edge496.i:2  %src_kernel_win_0_val_2_3_lo_1 = load i8* %src_kernel_win_0_val_2_3

ST_6: src_kernel_win_0_val_4_1_lo [1/1] 0.00ns
._crit_edge496.i:6  %src_kernel_win_0_val_4_1_lo = load i8* %src_kernel_win_0_val_4_1

ST_6: src_kernel_win_0_val_4_2_lo_1 [1/1] 0.00ns
._crit_edge496.i:7  %src_kernel_win_0_val_4_2_lo_1 = load i8* %src_kernel_win_0_val_4_2

ST_6: src_kernel_win_0_val_4_3_lo_1 [1/1] 0.00ns
._crit_edge496.i:8  %src_kernel_win_0_val_4_3_lo_1 = load i8* %src_kernel_win_0_val_4_3

ST_6: stg_243 [1/1] 0.00ns
._crit_edge496.i:10  store i8 %src_kernel_win_0_val_4_3_lo_1, i8* %src_kernel_win_0_val_4_3_1

ST_6: stg_244 [1/1] 0.00ns
._crit_edge496.i:11  store i8 %src_kernel_win_0_val_4_2_lo_1, i8* %src_kernel_win_0_val_4_3

ST_6: stg_245 [1/1] 0.00ns
._crit_edge496.i:12  store i8 %src_kernel_win_0_val_4_1_lo, i8* %src_kernel_win_0_val_4_2

ST_6: stg_246 [1/1] 0.00ns
._crit_edge496.i:13  store i8 %src_kernel_win_0_val_4_0, i8* %src_kernel_win_0_val_4_1

ST_6: stg_247 [1/1] 0.00ns
._crit_edge496.i:18  store i8 %src_kernel_win_0_val_2_3_lo_1, i8* %src_kernel_win_0_val_2_3_1

ST_6: stg_248 [1/1] 0.00ns
._crit_edge496.i:19  store i8 %src_kernel_win_0_val_2_2_lo_1, i8* %src_kernel_win_0_val_2_3

ST_6: stg_249 [1/1] 0.00ns
._crit_edge496.i:20  store i8 %src_kernel_win_0_val_2_1_lo, i8* %src_kernel_win_0_val_2_2

ST_6: stg_250 [1/1] 0.00ns
._crit_edge496.i:21  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1


 <State 7>: 9.40ns
ST_7: src_kernel_win_0_val_3_2_lo [1/1] 0.00ns
.preheader_ifconv:3  %src_kernel_win_0_val_3_2_lo = load i8* %src_kernel_win_0_val_3_2

ST_7: src_kernel_win_0_val_3_3_lo [1/1] 0.00ns
.preheader_ifconv:4  %src_kernel_win_0_val_3_3_lo = load i8* %src_kernel_win_0_val_3_3

ST_7: src_kernel_win_0_val_3_3_1_s [1/1] 0.00ns
.preheader_ifconv:5  %src_kernel_win_0_val_3_3_1_s = load i8* %src_kernel_win_0_val_3_3_1

ST_7: tmp_382_0_cast [1/1] 0.00ns
.preheader_ifconv:11  %tmp_382_0_cast = sext i24 %p_Val2_s to i25

ST_7: OP1_V_0_1 [1/1] 0.00ns
.preheader_ifconv:12  %OP1_V_0_1 = zext i8 %src_kernel_win_0_val_4_3_lo to i24

ST_7: p_Val2_25_0_1 [1/1] 3.36ns
.preheader_ifconv:13  %p_Val2_25_0_1 = mul i24 %OP2_V_0_1, %OP1_V_0_1

ST_7: tmp_382_0_1_cast [1/1] 0.00ns
.preheader_ifconv:14  %tmp_382_0_1_cast = sext i24 %p_Val2_25_0_1 to i25

ST_7: p_Val2_28_0_1 [1/1] 3.02ns
.preheader_ifconv:15  %p_Val2_28_0_1 = add i25 %tmp_382_0_cast, %tmp_382_0_1_cast

ST_7: p_Val2_28_0_1_cast [1/1] 0.00ns
.preheader_ifconv:16  %p_Val2_28_0_1_cast = sext i25 %p_Val2_28_0_1 to i26

ST_7: tmp_382_0_2_cast_cast [1/1] 0.00ns
.preheader_ifconv:19  %tmp_382_0_2_cast_cast = sext i24 %p_Val2_25_0_2 to i25

ST_7: OP1_V_1 [1/1] 0.00ns
.preheader_ifconv:20  %OP1_V_1 = zext i8 %src_kernel_win_0_val_3_3_1_s to i24

ST_7: p_Val2_25_1 [1/1] 3.36ns
.preheader_ifconv:21  %p_Val2_25_1 = mul i24 %OP2_V_1, %OP1_V_1

ST_7: tmp_382_1_cast_cast [1/1] 0.00ns
.preheader_ifconv:22  %tmp_382_1_cast_cast = sext i24 %p_Val2_25_1 to i25

ST_7: tmp [1/1] 3.02ns
.preheader_ifconv:23  %tmp = add i25 %tmp_382_0_2_cast_cast, %tmp_382_1_cast_cast

ST_7: tmp_cast [1/1] 0.00ns
.preheader_ifconv:24  %tmp_cast = sext i25 %tmp to i26

ST_7: p_Val2_28_1 [1/1] 2.32ns
.preheader_ifconv:25  %p_Val2_28_1 = add i26 %tmp_cast, %p_Val2_28_0_1_cast

ST_7: OP1_V_1_2 [1/1] 0.00ns
.preheader_ifconv:30  %OP1_V_1_2 = zext i8 %src_kernel_win_0_val_3_2_lo to i24

ST_7: p_Val2_25_1_2 [1/1] 3.36ns
.preheader_ifconv:31  %p_Val2_25_1_2 = mul i24 %OP2_V_1_2, %OP1_V_1_2

ST_7: tmp_382_1_2_cast_cast [1/1] 0.00ns
.preheader_ifconv:32  %tmp_382_1_2_cast_cast = sext i24 %p_Val2_25_1_2 to i26

ST_7: tmp_382_2_cast_cast [1/1] 0.00ns
.preheader_ifconv:35  %tmp_382_2_cast_cast = sext i24 %p_Val2_25_2 to i25

ST_7: OP1_V_2_1 [1/1] 0.00ns
.preheader_ifconv:36  %OP1_V_2_1 = zext i8 %src_kernel_win_0_val_2_3_lo to i24

ST_7: p_Val2_25_2_1 [1/1] 3.36ns
.preheader_ifconv:37  %p_Val2_25_2_1 = mul i24 %OP2_V_2_1, %OP1_V_2_1

ST_7: tmp_382_2_1_cast_cast [1/1] 0.00ns
.preheader_ifconv:38  %tmp_382_2_1_cast_cast = sext i24 %p_Val2_25_2_1 to i25

ST_7: tmp3 [1/1] 3.02ns
.preheader_ifconv:40  %tmp3 = add i25 %tmp_382_2_cast_cast, %tmp_382_2_1_cast_cast

ST_7: tmp3_cast [1/1] 0.00ns
.preheader_ifconv:41  %tmp3_cast = sext i25 %tmp3 to i26

ST_7: tmp2 [1/1] 3.02ns
.preheader_ifconv:42  %tmp2 = add i26 %tmp3_cast, %tmp_382_1_2_cast_cast

ST_7: src_kernel_win_0_val_3_1_lo [1/1] 0.00ns
._crit_edge496.i:3  %src_kernel_win_0_val_3_1_lo = load i8* %src_kernel_win_0_val_3_1

ST_7: src_kernel_win_0_val_3_2_lo_1 [1/1] 0.00ns
._crit_edge496.i:4  %src_kernel_win_0_val_3_2_lo_1 = load i8* %src_kernel_win_0_val_3_2

ST_7: src_kernel_win_0_val_3_3_lo_1 [1/1] 0.00ns
._crit_edge496.i:5  %src_kernel_win_0_val_3_3_lo_1 = load i8* %src_kernel_win_0_val_3_3

ST_7: empty [1/1] 0.00ns
._crit_edge496.i:9  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_57)

ST_7: stg_281 [1/1] 0.00ns
._crit_edge496.i:14  store i8 %src_kernel_win_0_val_3_3_lo_1, i8* %src_kernel_win_0_val_3_3_1

ST_7: stg_282 [1/1] 0.00ns
._crit_edge496.i:15  store i8 %src_kernel_win_0_val_3_2_lo_1, i8* %src_kernel_win_0_val_3_3

ST_7: stg_283 [1/1] 0.00ns
._crit_edge496.i:16  store i8 %src_kernel_win_0_val_3_1_lo, i8* %src_kernel_win_0_val_3_2

ST_7: stg_284 [1/1] 0.00ns
._crit_edge496.i:17  store i8 %src_kernel_win_0_val_3_0, i8* %src_kernel_win_0_val_3_1

ST_7: stg_285 [1/1] 0.00ns
._crit_edge496.i:22  br label %2


 <State 8>: 8.70ns
ST_8: p_Val2_28_1_cast [1/1] 0.00ns
.preheader_ifconv:26  %p_Val2_28_1_cast = sext i26 %p_Val2_28_1 to i27

ST_8: OP1_V_1_1 [1/1] 0.00ns
.preheader_ifconv:27  %OP1_V_1_1 = zext i8 %src_kernel_win_0_val_3_3_lo to i24

ST_8: p_Val2_25_1_1 [1/1] 3.36ns
.preheader_ifconv:28  %p_Val2_25_1_1 = mul i24 %OP2_V_1_1, %OP1_V_1_1

ST_8: tmp_382_1_1_cast [1/1] 0.00ns
.preheader_ifconv:29  %tmp_382_1_1_cast = sext i24 %p_Val2_25_1_1 to i27

ST_8: tmp1 [1/1] 3.02ns
.preheader_ifconv:39  %tmp1 = add i27 %p_Val2_28_1_cast, %tmp_382_1_1_cast

ST_8: tmp2_cast [1/1] 0.00ns
.preheader_ifconv:43  %tmp2_cast = sext i26 %tmp2 to i27

ST_8: p_Val2_28_2_1 [1/1] 2.32ns
.preheader_ifconv:44  %p_Val2_28_2_1 = add i27 %tmp2_cast, %tmp1


 <State 9>: 10.84ns
ST_9: p_Val2_28_2_1_cast [1/1] 0.00ns
.preheader_ifconv:45  %p_Val2_28_2_1_cast = sext i27 %p_Val2_28_2_1 to i28

ST_9: OP1_V_2_2 [1/1] 0.00ns
.preheader_ifconv:46  %OP1_V_2_2 = zext i8 %src_kernel_win_0_val_2_2_lo to i24

ST_9: p_Val2_25_2_2 [1/1] 3.36ns
.preheader_ifconv:47  %p_Val2_25_2_2 = mul i24 %OP2_V_2_2, %OP1_V_2_2

ST_9: tmp_382_2_2_cast [1/1] 0.00ns
.preheader_ifconv:48  %tmp_382_2_2_cast = sext i24 %p_Val2_25_2_2 to i28

ST_9: p_Val2_3 [1/1] 3.02ns
.preheader_ifconv:49  %p_Val2_3 = add i28 %p_Val2_28_2_1_cast, %tmp_382_2_2_cast

ST_9: signbit [1/1] 0.00ns
.preheader_ifconv:50  %signbit = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %p_Val2_3, i32 27)

ST_9: p_Val2_1 [1/1] 0.00ns
.preheader_ifconv:51  %p_Val2_1 = call i8 @_ssdm_op_PartSelect.i8.i28.i32.i32(i28 %p_Val2_3, i32 14, i32 21)

ST_9: tmp_94 [1/1] 0.00ns
.preheader_ifconv:52  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %p_Val2_3, i32 13)

ST_9: tmp_3_i_i [1/1] 0.00ns
.preheader_ifconv:53  %tmp_3_i_i = zext i1 %tmp_94 to i8

ST_9: tmp_95 [1/1] 0.00ns (grouped into LUT with out node carry)
.preheader_ifconv:54  %tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %p_Val2_3, i32 21)

ST_9: p_Val2_2 [1/1] 1.72ns
.preheader_ifconv:55  %p_Val2_2 = add i8 %p_Val2_1, %tmp_3_i_i

ST_9: tmp_96 [1/1] 0.00ns (grouped into LUT with out node carry)
.preheader_ifconv:56  %tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_2, i32 7)

ST_9: tmp_7_i_i [1/1] 0.00ns (grouped into LUT with out node carry)
.preheader_ifconv:57  %tmp_7_i_i = xor i1 %tmp_96, true

ST_9: carry [1/1] 1.37ns (out node of the LUT)
.preheader_ifconv:58  %carry = and i1 %tmp_95, %tmp_7_i_i

ST_9: tmp_73 [1/1] 0.00ns
.preheader_ifconv:59  %tmp_73 = call i6 @_ssdm_op_PartSelect.i6.i28.i32.i32(i28 %p_Val2_3, i32 22, i32 27)

ST_9: Range1_all_ones [1/1] 1.94ns
.preheader_ifconv:60  %Range1_all_ones = icmp eq i6 %tmp_73, -1

ST_9: Range1_all_zeros [1/1] 1.94ns
.preheader_ifconv:61  %Range1_all_zeros = icmp eq i6 %tmp_73, 0

ST_9: deleted_zeros [1/1] 0.00ns (grouped into LUT with out node p_39_demorgan_i_i_i)
.preheader_ifconv:62  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_9: p_38_i_i_i [1/1] 1.37ns
.preheader_ifconv:63  %p_38_i_i_i = and i1 %carry, %Range1_all_ones

ST_9: p_39_demorgan_i_i_i [1/1] 1.37ns (out node of the LUT)
.preheader_ifconv:66  %p_39_demorgan_i_i_i = or i1 %deleted_zeros, %signbit


 <State 10>: 7.12ns
ST_10: tmp_8_i_i [1/1] 0.00ns (grouped into LUT with out node p_i_i)
.preheader_ifconv:64  %tmp_8_i_i = xor i1 %p_38_i_i_i, true

ST_10: neg_src [1/1] 0.00ns (grouped into LUT with out node p_i_i)
.preheader_ifconv:65  %neg_src = and i1 %signbit, %tmp_8_i_i

ST_10: signbit_not [1/1] 0.00ns (grouped into LUT with out node neg_src_not_i_i)
.preheader_ifconv:67  %signbit_not = xor i1 %signbit, true

ST_10: neg_src_not_i_i [1/1] 1.37ns (out node of the LUT)
.preheader_ifconv:68  %neg_src_not_i_i = or i1 %p_38_i_i_i, %signbit_not

ST_10: brmerge_i_i_not_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_s_138)
.preheader_ifconv:69  %brmerge_i_i_not_i_i = and i1 %p_39_demorgan_i_i_i, %neg_src_not_i_i

ST_10: p_39_demorgan_i_not_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_s_138)
.preheader_ifconv:70  %p_39_demorgan_i_not_i_i = xor i1 %p_39_demorgan_i_i_i, true

ST_10: brmerge_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_s_138)
.preheader_ifconv:71  %brmerge_i_i = or i1 %neg_src_not_i_i, %p_39_demorgan_i_not_i_i

ST_10: p_mux_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_s_138)
.preheader_ifconv:72  %p_mux_i_i = select i1 %brmerge_i_i_not_i_i, i8 %p_Val2_2, i8 -1

ST_10: p_i_i [1/1] 1.37ns (out node of the LUT)
.preheader_ifconv:73  %p_i_i = select i1 %neg_src, i8 0, i8 %p_Val2_2

ST_10: p_Val2_s_138 [1/1] 1.37ns (out node of the LUT)
.preheader_ifconv:74  %p_Val2_s_138 = select i1 %brmerge_i_i, i8 %p_mux_i_i, i8 %p_i_i

ST_10: stg_323 [1/1] 4.38ns
.preheader_ifconv:75  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_s_138)

ST_10: stg_324 [1/1] 0.00ns
.preheader_ifconv:76  br label %._crit_edge496.i


 <State 11>: 0.00ns
ST_11: empty_139 [1/1] 0.00ns
:0  %empty_139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp_46)

ST_11: stg_326 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_kernel_val_0_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_0_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_0_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_12                           (specinterface    ) [ 000000000000]
stg_13                           (specinterface    ) [ 000000000000]
p_kernel_val_2_V_2_read_1        (read             ) [ 001000000000]
p_kernel_val_2_V_1_read_1        (read             ) [ 001000000000]
p_kernel_val_2_V_0_read_1        (read             ) [ 001000000000]
p_kernel_val_1_V_2_read_1        (read             ) [ 001000000000]
p_kernel_val_1_V_1_read_1        (read             ) [ 001000000000]
p_kernel_val_1_V_0_read_1        (read             ) [ 001000000000]
p_kernel_val_0_V_2_read_1        (read             ) [ 001000000000]
p_kernel_val_0_V_1_read_1        (read             ) [ 001000000000]
p_kernel_val_0_V_0_read_1        (read             ) [ 001000000000]
k_buf_0_val_5                    (alloca           ) [ 001111111111]
k_buf_0_val_6                    (alloca           ) [ 001111111111]
k_buf_0_val_7                    (alloca           ) [ 001111111111]
k_buf_0_val_8                    (alloca           ) [ 001111111111]
k_buf_0_val_9                    (alloca           ) [ 001111111111]
stg_28                           (br               ) [ 011000000000]
tmp_s                            (phi              ) [ 001000000000]
tmp_45                           (xor              ) [ 011000000000]
rbegin_i_i                       (specregionbegin  ) [ 000000000000]
rend_i_i                         (specregionend    ) [ 000000000000]
stg_33                           (speclooptripcount) [ 000000000000]
stg_34                           (br               ) [ 011000000000]
src_kernel_win_0_val_2_1         (alloca           ) [ 000111111111]
src_kernel_win_0_val_2_2         (alloca           ) [ 000111111111]
src_kernel_win_0_val_2_3         (alloca           ) [ 000111111111]
src_kernel_win_0_val_2_3_1       (alloca           ) [ 000111111111]
src_kernel_win_0_val_3_1         (alloca           ) [ 000111111111]
src_kernel_win_0_val_3_2         (alloca           ) [ 000111111111]
src_kernel_win_0_val_3_3         (alloca           ) [ 000111111111]
src_kernel_win_0_val_3_3_1       (alloca           ) [ 000111111111]
src_kernel_win_0_val_4_1         (alloca           ) [ 000111111111]
src_kernel_win_0_val_4_2         (alloca           ) [ 000111111111]
src_kernel_win_0_val_4_3         (alloca           ) [ 000111111111]
src_kernel_win_0_val_4_3_1       (alloca           ) [ 000111111111]
right_border_buf_0_val_0_1       (alloca           ) [ 000111111111]
right_border_buf_0_val_0_1_1     (alloca           ) [ 000111111111]
right_border_buf_0_val_4_1       (alloca           ) [ 000111111111]
right_border_buf_0_val_4_1_1     (alloca           ) [ 000111111111]
right_border_buf_0_val_3_1       (alloca           ) [ 000111111111]
right_border_buf_0_val_1_1       (alloca           ) [ 000111111111]
right_border_buf_0_val_1_1_1     (alloca           ) [ 000111111111]
right_border_buf_0_val_3_1_1     (alloca           ) [ 000111111111]
right_border_buf_0_val_2_1       (alloca           ) [ 000111111111]
right_border_buf_0_val_2_1_1     (alloca           ) [ 000111111111]
OP2_V                            (sext             ) [ 000111111111]
OP2_V_0_1                        (sext             ) [ 000111111111]
OP2_V_0_2                        (sext             ) [ 000111111111]
OP2_V_1                          (sext             ) [ 000111111111]
OP2_V_1_1                        (sext             ) [ 000111111111]
OP2_V_1_2                        (sext             ) [ 000111111111]
OP2_V_2                          (sext             ) [ 000111111111]
OP2_V_2_1                        (sext             ) [ 000111111111]
OP2_V_2_2                        (sext             ) [ 000111111111]
stg_66                           (br               ) [ 001111111111]
p_083_0_i                        (phi              ) [ 000100000000]
tmp_85_cast_cast                 (zext             ) [ 000000000000]
stg_69                           (speclooptripcount) [ 000000000000]
exitcond1                        (icmp             ) [ 000111111111]
i_V                              (add              ) [ 001111111111]
stg_72                           (br               ) [ 000000000000]
stg_73                           (specloopname     ) [ 000000000000]
tmp_46                           (specregionbegin  ) [ 000011111111]
tmp_47                           (icmp             ) [ 000011111110]
tmp_291_not                      (icmp             ) [ 000011111110]
tmp_48                           (icmp             ) [ 000011111110]
tmp_49                           (icmp             ) [ 000011111110]
tmp_338_1                        (icmp             ) [ 000011111110]
tmp_338_4                        (icmp             ) [ 000011111110]
tmp_50                           (icmp             ) [ 000011111110]
p_assign_14_2                    (add              ) [ 000000000000]
tmp_65                           (trunc            ) [ 000000000000]
tmp_66                           (bitselect        ) [ 000000000000]
tmp_68                           (bitselect        ) [ 000000000000]
tmp_70                           (trunc            ) [ 000000000000]
tmp_51                           (sub              ) [ 000000000000]
tmp_52                           (select           ) [ 000000000000]
p_assign_14_3                    (add              ) [ 000000000000]
tmp_81                           (trunc            ) [ 000000000000]
tmp_82                           (bitselect        ) [ 000000000000]
tmp_83                           (bitselect        ) [ 000000000000]
tmp_53                           (sub              ) [ 000000000000]
tmp_54                           (select           ) [ 000000000000]
p_assign_14_4                    (add              ) [ 000000000000]
tmp_84                           (trunc            ) [ 000000000000]
tmp_85                           (bitselect        ) [ 000000000000]
tmp_86                           (bitselect        ) [ 000000000000]
tmp_55                           (sub              ) [ 000000000000]
tmp_56                           (select           ) [ 000000000000]
y_2_2                            (select           ) [ 000000000000]
row_assign_13_2_t                (xor              ) [ 000011111110]
y_2_3                            (select           ) [ 000000000000]
row_assign_13_3_t                (xor              ) [ 000011111110]
y_2_4                            (select           ) [ 000000000000]
row_assign_13_4_t                (xor              ) [ 000011111110]
stg_107                          (br               ) [ 000111111111]
stg_108                          (ret              ) [ 000000000000]
p_098_0_i                        (phi              ) [ 000010001110]
tmp_89_cast_cast                 (zext             ) [ 000000000000]
exitcond                         (icmp             ) [ 000111111111]
j_V                              (add              ) [ 000111111111]
stg_113                          (br               ) [ 000000000000]
tmp_87                           (partselect       ) [ 000000000000]
icmp                             (icmp             ) [ 000000000000]
r_V                              (add              ) [ 000000000000]
r_V_cast                         (sext             ) [ 000000000000]
tmp_88                           (bitselect        ) [ 000000000000]
rev                              (xor              ) [ 000000000000]
tmp_58                           (icmp             ) [ 000000000000]
or_cond_i_i                      (and              ) [ 000111111111]
tmp_89                           (bitselect        ) [ 000000000000]
p_assign                         (sub              ) [ 000000000000]
p_p_i_i                          (select           ) [ 000000000000]
p_p_i_i_cast                     (sext             ) [ 000000000000]
p_p_i_i_cast4                    (sext             ) [ 000000000000]
tmp_59                           (icmp             ) [ 000000000000]
addconv                          (sub              ) [ 000000000000]
addconv_cast                     (zext             ) [ 000000000000]
sel_tmp                          (select           ) [ 000000000000]
tmp_67_not                       (xor              ) [ 000000000000]
sel_tmp11                        (or               ) [ 000000000000]
sel_tmp12                        (and              ) [ 000000000000]
x                                (select           ) [ 000011000000]
tmp_90                           (trunc            ) [ 000011100000]
brmerge                          (or               ) [ 000011100000]
stg_137                          (br               ) [ 000000000000]
stg_138                          (br               ) [ 000000000000]
stg_139                          (br               ) [ 000000000000]
stg_140                          (br               ) [ 000000000000]
stg_141                          (br               ) [ 000000000000]
stg_142                          (br               ) [ 000000000000]
stg_143                          (br               ) [ 000000000000]
stg_144                          (br               ) [ 000000000000]
or_cond_i                        (and              ) [ 000011111110]
stg_146                          (br               ) [ 000000000000]
col_assign_cast7                 (sext             ) [ 000000000000]
tmp_60                           (zext             ) [ 000000000000]
k_buf_0_val_5_addr               (getelementptr    ) [ 000010100000]
k_buf_0_val_6_addr               (getelementptr    ) [ 000010100000]
k_buf_0_val_7_addr               (getelementptr    ) [ 000010100000]
k_buf_0_val_8_addr               (getelementptr    ) [ 000010100000]
k_buf_0_val_9_addr               (getelementptr    ) [ 000010100000]
right_border_buf_0_val_4_1_2     (load             ) [ 000000000000]
right_border_buf_0_val_3_1_2     (load             ) [ 000000000000]
right_border_buf_0_val_2_1_2     (load             ) [ 000000000000]
stg_162                          (speclooptripcount) [ 000000000000]
right_border_buf_0_val_0_1_s     (load             ) [ 000000000000]
right_border_buf_0_val_0_1_1_136 (load             ) [ 000000000000]
right_border_buf_0_val_4_1_s     (load             ) [ 000000000000]
right_border_buf_0_val_3_1_s     (load             ) [ 000000000000]
right_border_buf_0_val_1_1_s     (load             ) [ 000000000000]
right_border_buf_0_val_1_1_1_137 (load             ) [ 000000000000]
right_border_buf_0_val_2_1_s     (load             ) [ 000000000000]
stg_170                          (specloopname     ) [ 000000000000]
tmp_57                           (specregionbegin  ) [ 000010010000]
stg_172                          (specpipeline     ) [ 000000000000]
stg_173                          (specloopname     ) [ 000000000000]
k_buf_0_val_5_load               (load             ) [ 000000000000]
col_assign_4_t                   (xor              ) [ 000000000000]
tmp_61                           (mux              ) [ 000000000000]
col_buf_0_val_0_0                (select           ) [ 000000000000]
k_buf_0_val_6_load               (load             ) [ 000000000000]
tmp_62                           (mux              ) [ 000000000000]
col_buf_0_val_1_0                (select           ) [ 000000000000]
k_buf_0_val_7_load               (load             ) [ 000000000000]
tmp_63                           (mux              ) [ 000000000000]
col_buf_0_val_2_0                (select           ) [ 000000000000]
k_buf_0_val_8_load               (load             ) [ 000000000000]
tmp_64                           (mux              ) [ 000000000000]
col_buf_0_val_3_0                (select           ) [ 000000000000]
k_buf_0_val_9_load               (load             ) [ 000000000000]
tmp_67                           (mux              ) [ 000000000000]
col_buf_0_val_4_0                (select           ) [ 000000000000]
tmp_98                           (read             ) [ 000000000000]
stg_191                          (store            ) [ 000000000000]
stg_192                          (br               ) [ 000000000000]
stg_193                          (store            ) [ 000000000000]
stg_194                          (store            ) [ 000000000000]
stg_195                          (br               ) [ 000000000000]
stg_196                          (store            ) [ 000000000000]
stg_197                          (br               ) [ 000000000000]
stg_198                          (store            ) [ 000000000000]
stg_199                          (br               ) [ 000000000000]
right_border_buf_0_val_0_1_2     (load             ) [ 000000000000]
right_border_buf_0_val_1_1_2     (load             ) [ 000000000000]
stg_202                          (store            ) [ 000000000000]
stg_203                          (store            ) [ 000000000000]
stg_204                          (store            ) [ 000000000000]
stg_205                          (store            ) [ 000000000000]
tmp_92                           (read             ) [ 000000000000]
stg_207                          (store            ) [ 000000000000]
stg_208                          (store            ) [ 000000000000]
stg_209                          (store            ) [ 000000000000]
stg_210                          (store            ) [ 000000000000]
stg_211                          (store            ) [ 000000000000]
stg_212                          (store            ) [ 000000000000]
stg_213                          (store            ) [ 000000000000]
stg_214                          (store            ) [ 000000000000]
stg_215                          (store            ) [ 000000000000]
stg_216                          (store            ) [ 000000000000]
stg_217                          (store            ) [ 000000000000]
stg_218                          (br               ) [ 000000000000]
tmp_69                           (mux              ) [ 000000000000]
src_kernel_win_0_val_2_0         (select           ) [ 000000000000]
tmp_71                           (mux              ) [ 000000000000]
src_kernel_win_0_val_3_0         (select           ) [ 000010010000]
tmp_72                           (mux              ) [ 000000000000]
src_kernel_win_0_val_4_0         (select           ) [ 000000000000]
src_kernel_win_0_val_2_2_lo      (load             ) [ 000010011100]
src_kernel_win_0_val_2_3_lo      (load             ) [ 000010010000]
src_kernel_win_0_val_2_3_1_s     (load             ) [ 000000000000]
src_kernel_win_0_val_4_2_lo      (load             ) [ 000000000000]
src_kernel_win_0_val_4_3_lo      (load             ) [ 000010010000]
src_kernel_win_0_val_4_3_1_s     (load             ) [ 000000000000]
OP1_V                            (zext             ) [ 000000000000]
p_Val2_s                         (mul              ) [ 000010010000]
OP1_V_0_2                        (zext             ) [ 000000000000]
p_Val2_25_0_2                    (mul              ) [ 000010010000]
OP1_V_2                          (zext             ) [ 000000000000]
p_Val2_25_2                      (mul              ) [ 000010010000]
src_kernel_win_0_val_2_1_lo      (load             ) [ 000000000000]
src_kernel_win_0_val_2_2_lo_1    (load             ) [ 000000000000]
src_kernel_win_0_val_2_3_lo_1    (load             ) [ 000000000000]
src_kernel_win_0_val_4_1_lo      (load             ) [ 000000000000]
src_kernel_win_0_val_4_2_lo_1    (load             ) [ 000000000000]
src_kernel_win_0_val_4_3_lo_1    (load             ) [ 000000000000]
stg_243                          (store            ) [ 000000000000]
stg_244                          (store            ) [ 000000000000]
stg_245                          (store            ) [ 000000000000]
stg_246                          (store            ) [ 000000000000]
stg_247                          (store            ) [ 000000000000]
stg_248                          (store            ) [ 000000000000]
stg_249                          (store            ) [ 000000000000]
stg_250                          (store            ) [ 000000000000]
src_kernel_win_0_val_3_2_lo      (load             ) [ 000000000000]
src_kernel_win_0_val_3_3_lo      (load             ) [ 000010001000]
src_kernel_win_0_val_3_3_1_s     (load             ) [ 000000000000]
tmp_382_0_cast                   (sext             ) [ 000000000000]
OP1_V_0_1                        (zext             ) [ 000000000000]
p_Val2_25_0_1                    (mul              ) [ 000000000000]
tmp_382_0_1_cast                 (sext             ) [ 000000000000]
p_Val2_28_0_1                    (add              ) [ 000000000000]
p_Val2_28_0_1_cast               (sext             ) [ 000000000000]
tmp_382_0_2_cast_cast            (sext             ) [ 000000000000]
OP1_V_1                          (zext             ) [ 000000000000]
p_Val2_25_1                      (mul              ) [ 000000000000]
tmp_382_1_cast_cast              (sext             ) [ 000000000000]
tmp                              (add              ) [ 000000000000]
tmp_cast                         (sext             ) [ 000000000000]
p_Val2_28_1                      (add              ) [ 000010001000]
OP1_V_1_2                        (zext             ) [ 000000000000]
p_Val2_25_1_2                    (mul              ) [ 000000000000]
tmp_382_1_2_cast_cast            (sext             ) [ 000000000000]
tmp_382_2_cast_cast              (sext             ) [ 000000000000]
OP1_V_2_1                        (zext             ) [ 000000000000]
p_Val2_25_2_1                    (mul              ) [ 000000000000]
tmp_382_2_1_cast_cast            (sext             ) [ 000000000000]
tmp3                             (add              ) [ 000000000000]
tmp3_cast                        (sext             ) [ 000000000000]
tmp2                             (add              ) [ 000010001000]
src_kernel_win_0_val_3_1_lo      (load             ) [ 000000000000]
src_kernel_win_0_val_3_2_lo_1    (load             ) [ 000000000000]
src_kernel_win_0_val_3_3_lo_1    (load             ) [ 000000000000]
empty                            (specregionend    ) [ 000000000000]
stg_281                          (store            ) [ 000000000000]
stg_282                          (store            ) [ 000000000000]
stg_283                          (store            ) [ 000000000000]
stg_284                          (store            ) [ 000000000000]
stg_285                          (br               ) [ 000111111111]
p_Val2_28_1_cast                 (sext             ) [ 000000000000]
OP1_V_1_1                        (zext             ) [ 000000000000]
p_Val2_25_1_1                    (mul              ) [ 000000000000]
tmp_382_1_1_cast                 (sext             ) [ 000000000000]
tmp1                             (add              ) [ 000000000000]
tmp2_cast                        (sext             ) [ 000000000000]
p_Val2_28_2_1                    (add              ) [ 000010000100]
p_Val2_28_2_1_cast               (sext             ) [ 000000000000]
OP1_V_2_2                        (zext             ) [ 000000000000]
p_Val2_25_2_2                    (mul              ) [ 000000000000]
tmp_382_2_2_cast                 (sext             ) [ 000000000000]
p_Val2_3                         (add              ) [ 000000000000]
signbit                          (bitselect        ) [ 000010000010]
p_Val2_1                         (partselect       ) [ 000000000000]
tmp_94                           (bitselect        ) [ 000000000000]
tmp_3_i_i                        (zext             ) [ 000000000000]
tmp_95                           (bitselect        ) [ 000000000000]
p_Val2_2                         (add              ) [ 000010000010]
tmp_96                           (bitselect        ) [ 000000000000]
tmp_7_i_i                        (xor              ) [ 000000000000]
carry                            (and              ) [ 000000000000]
tmp_73                           (partselect       ) [ 000000000000]
Range1_all_ones                  (icmp             ) [ 000000000000]
Range1_all_zeros                 (icmp             ) [ 000000000000]
deleted_zeros                    (select           ) [ 000000000000]
p_38_i_i_i                       (and              ) [ 000010000010]
p_39_demorgan_i_i_i              (or               ) [ 000010000010]
tmp_8_i_i                        (xor              ) [ 000000000000]
neg_src                          (and              ) [ 000000000000]
signbit_not                      (xor              ) [ 000000000000]
neg_src_not_i_i                  (or               ) [ 000000000000]
brmerge_i_i_not_i_i              (and              ) [ 000000000000]
p_39_demorgan_i_not_i_i          (xor              ) [ 000000000000]
brmerge_i_i                      (or               ) [ 000000000000]
p_mux_i_i                        (select           ) [ 000000000000]
p_i_i                            (select           ) [ 000000000000]
p_Val2_s_138                     (select           ) [ 000000000000]
stg_323                          (write            ) [ 000000000000]
stg_324                          (br               ) [ 000000000000]
empty_139                        (specregionend    ) [ 000000000000]
stg_326                          (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_kernel_val_0_V_0_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_kernel_val_0_V_1_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_kernel_val_0_V_2_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_kernel_val_1_V_0_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_kernel_val_1_V_1_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_kernel_val_1_V_2_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_kernel_val_2_V_0_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_kernel_val_2_V_1_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_kernel_val_2_V_2_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffer_MD_10_MC"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1817"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1818"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1842"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.5i8.i3"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i28.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="k_buf_0_val_5_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="k_buf_0_val_6_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_6/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="k_buf_0_val_7_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_7/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="k_buf_0_val_8_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_8/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="k_buf_0_val_9_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_9/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="src_kernel_win_0_val_2_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_2_1/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="src_kernel_win_0_val_2_2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_2_2/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="src_kernel_win_0_val_2_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_2_3/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="src_kernel_win_0_val_2_3_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_2_3_1/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="src_kernel_win_0_val_3_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_3_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="src_kernel_win_0_val_3_2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_3_2/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="src_kernel_win_0_val_3_3_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_3_3/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="src_kernel_win_0_val_3_3_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_3_3_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="src_kernel_win_0_val_4_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_4_1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="src_kernel_win_0_val_4_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_4_2/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="src_kernel_win_0_val_4_3_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_4_3/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="src_kernel_win_0_val_4_3_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_4_3_1/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="right_border_buf_0_val_0_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_0_1/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="right_border_buf_0_val_0_1_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_0_1_1/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="right_border_buf_0_val_4_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_4_1/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="right_border_buf_0_val_4_1_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_4_1_1/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="right_border_buf_0_val_3_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_3_1/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="right_border_buf_0_val_1_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_1_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="right_border_buf_0_val_1_1_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_1_1_1/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="right_border_buf_0_val_3_1_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_3_1_1/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="right_border_buf_0_val_2_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_2_1/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="right_border_buf_0_val_2_1_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_2_1_1/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_kernel_val_2_V_2_read_1_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_2_read_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_kernel_val_2_V_1_read_1_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_1_read_1/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_kernel_val_2_V_0_read_1_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_0_read_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_kernel_val_1_V_2_read_1_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_2_read_1/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_kernel_val_1_V_1_read_1_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_1_read_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_kernel_val_1_V_0_read_1_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_0_read_1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="p_kernel_val_0_V_2_read_1_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="0"/>
<pin id="305" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_2_read_1/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_kernel_val_0_V_1_read_1_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="0"/>
<pin id="311" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_1_read_1/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_kernel_val_0_V_0_read_1_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="0"/>
<pin id="317" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_0_read_1/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_98/6 tmp_92/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="stg_323_write_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="0" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="0"/>
<pin id="329" dir="0" index="2" bw="8" slack="0"/>
<pin id="330" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_323/10 "/>
</bind>
</comp>

<comp id="333" class="1004" name="k_buf_0_val_5_addr_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="32" slack="0"/>
<pin id="337" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_access_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="0"/>
<pin id="341" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="404" dir="0" index="3" bw="10" slack="1"/>
<pin id="405" dir="0" index="4" bw="8" slack="0"/>
<pin id="342" dir="1" index="2" bw="8" slack="0"/>
<pin id="406" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/5 stg_198/6 stg_207/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="k_buf_0_val_6_addr_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="32" slack="0"/>
<pin id="348" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_6_addr/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_access_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="10" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="400" dir="0" index="3" bw="10" slack="1"/>
<pin id="401" dir="0" index="4" bw="8" slack="0"/>
<pin id="353" dir="1" index="2" bw="8" slack="0"/>
<pin id="402" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_6_load/5 stg_196/6 stg_205/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="k_buf_0_val_7_addr_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="32" slack="0"/>
<pin id="359" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_7_addr/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="0"/>
<pin id="363" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="396" dir="0" index="3" bw="10" slack="1"/>
<pin id="397" dir="0" index="4" bw="8" slack="0"/>
<pin id="364" dir="1" index="2" bw="8" slack="0"/>
<pin id="398" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_7_load/5 stg_194/6 stg_204/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="k_buf_0_val_8_addr_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="32" slack="0"/>
<pin id="370" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_8_addr/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="392" dir="0" index="3" bw="10" slack="1"/>
<pin id="393" dir="0" index="4" bw="8" slack="0"/>
<pin id="375" dir="1" index="2" bw="8" slack="0"/>
<pin id="394" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_8_load/5 stg_193/6 stg_203/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="k_buf_0_val_9_addr_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="32" slack="0"/>
<pin id="381" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_9_addr/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_access_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="388" dir="0" index="3" bw="10" slack="1"/>
<pin id="389" dir="0" index="4" bw="8" slack="0"/>
<pin id="386" dir="1" index="2" bw="8" slack="0"/>
<pin id="390" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_9_load/5 stg_191/6 stg_202/6 "/>
</bind>
</comp>

<comp id="412" class="1005" name="tmp_s_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s (phireg) "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_s_phi_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="1" slack="1"/>
<pin id="420" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="423" class="1005" name="p_083_0_i_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="1"/>
<pin id="425" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_083_0_i (phireg) "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_083_0_i_phi_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="9" slack="0"/>
<pin id="431" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_083_0_i/3 "/>
</bind>
</comp>

<comp id="434" class="1005" name="p_098_0_i_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="1"/>
<pin id="436" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_098_0_i (phireg) "/>
</bind>
</comp>

<comp id="438" class="1004" name="p_098_0_i_phi_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="10" slack="0"/>
<pin id="442" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_098_0_i/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_45_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_45/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="OP2_V_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="1"/>
<pin id="453" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="OP2_V_0_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="1"/>
<pin id="456" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_0_1/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="OP2_V_0_2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="1"/>
<pin id="459" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_0_2/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="OP2_V_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="1"/>
<pin id="462" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="OP2_V_1_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="16" slack="1"/>
<pin id="465" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1_1/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="OP2_V_1_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="1"/>
<pin id="468" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1_2/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="OP2_V_2_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="1"/>
<pin id="471" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="OP2_V_2_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="1"/>
<pin id="474" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2_1/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="OP2_V_2_2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="1"/>
<pin id="477" dir="1" index="1" bw="24" slack="7"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2_2/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_85_cast_cast_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="9" slack="0"/>
<pin id="480" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_85_cast_cast/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="exitcond1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="9" slack="0"/>
<pin id="484" dir="0" index="1" bw="9" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="i_V_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="9" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_47_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="9" slack="0"/>
<pin id="496" dir="0" index="1" bw="9" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_47/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_291_not_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="9" slack="0"/>
<pin id="502" dir="0" index="1" bw="9" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_291_not/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_48_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="9" slack="0"/>
<pin id="508" dir="0" index="1" bw="9" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_48/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_49_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="9" slack="0"/>
<pin id="514" dir="0" index="1" bw="9" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_49/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_338_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="9" slack="0"/>
<pin id="520" dir="0" index="1" bw="9" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_338_1/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_338_4_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="9" slack="0"/>
<pin id="526" dir="0" index="1" bw="9" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_338_4/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_50_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="9" slack="0"/>
<pin id="532" dir="0" index="1" bw="9" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_50/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="p_assign_14_2_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="0"/>
<pin id="538" dir="0" index="1" bw="9" slack="0"/>
<pin id="539" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_14_2/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_65_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="10" slack="0"/>
<pin id="544" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_65/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_66_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="10" slack="0"/>
<pin id="549" dir="0" index="2" bw="5" slack="0"/>
<pin id="550" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_66/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_68_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="10" slack="0"/>
<pin id="557" dir="0" index="2" bw="5" slack="0"/>
<pin id="558" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_68/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_70_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="9" slack="0"/>
<pin id="564" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_70/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_51_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="0"/>
<pin id="568" dir="0" index="1" bw="3" slack="0"/>
<pin id="569" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_51/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_52_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="3" slack="0"/>
<pin id="575" dir="0" index="2" bw="3" slack="0"/>
<pin id="576" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_52/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="p_assign_14_3_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="3" slack="0"/>
<pin id="582" dir="0" index="1" bw="9" slack="0"/>
<pin id="583" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_14_3/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_81_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="10" slack="0"/>
<pin id="588" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_81/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_82_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="10" slack="0"/>
<pin id="593" dir="0" index="2" bw="5" slack="0"/>
<pin id="594" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_82/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_83_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="10" slack="0"/>
<pin id="601" dir="0" index="2" bw="5" slack="0"/>
<pin id="602" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_83/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_53_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="3" slack="0"/>
<pin id="608" dir="0" index="1" bw="3" slack="0"/>
<pin id="609" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_53/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_54_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="3" slack="0"/>
<pin id="615" dir="0" index="2" bw="3" slack="0"/>
<pin id="616" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_54/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="p_assign_14_4_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="4" slack="0"/>
<pin id="622" dir="0" index="1" bw="9" slack="0"/>
<pin id="623" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_14_4/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_84_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="10" slack="0"/>
<pin id="628" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_84/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_85_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="10" slack="0"/>
<pin id="633" dir="0" index="2" bw="5" slack="0"/>
<pin id="634" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_85/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_86_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="10" slack="0"/>
<pin id="641" dir="0" index="2" bw="5" slack="0"/>
<pin id="642" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_86/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_55_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="0"/>
<pin id="648" dir="0" index="1" bw="3" slack="0"/>
<pin id="649" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_55/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_56_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="3" slack="0"/>
<pin id="655" dir="0" index="2" bw="3" slack="0"/>
<pin id="656" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_56/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="y_2_2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="3" slack="0"/>
<pin id="663" dir="0" index="2" bw="3" slack="0"/>
<pin id="664" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_2_2/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="row_assign_13_2_t_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="3" slack="0"/>
<pin id="670" dir="0" index="1" bw="3" slack="0"/>
<pin id="671" dir="1" index="2" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_13_2_t/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="y_2_3_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="3" slack="0"/>
<pin id="677" dir="0" index="2" bw="3" slack="0"/>
<pin id="678" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_2_3/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="row_assign_13_3_t_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="3" slack="0"/>
<pin id="684" dir="0" index="1" bw="3" slack="0"/>
<pin id="685" dir="1" index="2" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_13_3_t/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="y_2_4_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="3" slack="0"/>
<pin id="691" dir="0" index="2" bw="3" slack="0"/>
<pin id="692" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_2_4/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="row_assign_13_4_t_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="3" slack="0"/>
<pin id="698" dir="0" index="1" bw="3" slack="0"/>
<pin id="699" dir="1" index="2" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_13_4_t/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_89_cast_cast_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="10" slack="0"/>
<pin id="704" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_89_cast_cast/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="exitcond_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="10" slack="0"/>
<pin id="708" dir="0" index="1" bw="10" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="712" class="1004" name="j_V_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="10" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_87_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="0"/>
<pin id="720" dir="0" index="1" bw="10" slack="0"/>
<pin id="721" dir="0" index="2" bw="3" slack="0"/>
<pin id="722" dir="0" index="3" bw="5" slack="0"/>
<pin id="723" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_87/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="icmp_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="0"/>
<pin id="730" dir="0" index="1" bw="8" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="734" class="1004" name="r_V_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="2" slack="0"/>
<pin id="736" dir="0" index="1" bw="10" slack="0"/>
<pin id="737" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="r_V_cast_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="11" slack="0"/>
<pin id="742" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_cast/4 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_88_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="11" slack="0"/>
<pin id="747" dir="0" index="2" bw="5" slack="0"/>
<pin id="748" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_88/4 "/>
</bind>
</comp>

<comp id="752" class="1004" name="rev_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_58_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="11" slack="0"/>
<pin id="760" dir="0" index="1" bw="11" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_58/4 "/>
</bind>
</comp>

<comp id="764" class="1004" name="or_cond_i_i_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/4 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_89_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="11" slack="0"/>
<pin id="773" dir="0" index="2" bw="5" slack="0"/>
<pin id="774" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_89/4 "/>
</bind>
</comp>

<comp id="778" class="1004" name="p_assign_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="10" slack="0"/>
<pin id="781" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign/4 "/>
</bind>
</comp>

<comp id="784" class="1004" name="p_p_i_i_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="11" slack="0"/>
<pin id="787" dir="0" index="2" bw="11" slack="0"/>
<pin id="788" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p_i_i/4 "/>
</bind>
</comp>

<comp id="792" class="1004" name="p_p_i_i_cast_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="11" slack="0"/>
<pin id="794" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p_i_i_cast/4 "/>
</bind>
</comp>

<comp id="796" class="1004" name="p_p_i_i_cast4_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="11" slack="0"/>
<pin id="798" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p_i_i_cast4/4 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_59_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="11" slack="0"/>
<pin id="802" dir="0" index="1" bw="11" slack="0"/>
<pin id="803" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_59/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="addconv_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="12" slack="0"/>
<pin id="808" dir="0" index="1" bw="11" slack="0"/>
<pin id="809" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="addconv/4 "/>
</bind>
</comp>

<comp id="812" class="1004" name="addconv_cast_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="12" slack="0"/>
<pin id="814" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="addconv_cast/4 "/>
</bind>
</comp>

<comp id="816" class="1004" name="sel_tmp_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="13" slack="0"/>
<pin id="819" dir="0" index="2" bw="13" slack="0"/>
<pin id="820" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/4 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_67_not_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_67_not/4 "/>
</bind>
</comp>

<comp id="830" class="1004" name="sel_tmp11_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="1" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp11/4 "/>
</bind>
</comp>

<comp id="836" class="1004" name="sel_tmp12_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp12/4 "/>
</bind>
</comp>

<comp id="842" class="1004" name="x_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="13" slack="0"/>
<pin id="845" dir="0" index="2" bw="13" slack="0"/>
<pin id="846" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="850" class="1004" name="tmp_90_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="13" slack="0"/>
<pin id="852" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_90/4 "/>
</bind>
</comp>

<comp id="854" class="1004" name="brmerge_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="1"/>
<pin id="856" dir="0" index="1" bw="1" slack="0"/>
<pin id="857" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/4 "/>
</bind>
</comp>

<comp id="859" class="1004" name="or_cond_i_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="1"/>
<pin id="861" dir="0" index="1" bw="1" slack="0"/>
<pin id="862" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/4 "/>
</bind>
</comp>

<comp id="864" class="1004" name="col_assign_cast7_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="13" slack="1"/>
<pin id="866" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="col_assign_cast7/5 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp_60_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="13" slack="0"/>
<pin id="869" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_60/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="right_border_buf_0_val_4_1_2_load_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="4"/>
<pin id="878" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_4_1_2/6 "/>
</bind>
</comp>

<comp id="879" class="1004" name="right_border_buf_0_val_3_1_2_load_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="4"/>
<pin id="881" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_3_1_2/6 "/>
</bind>
</comp>

<comp id="882" class="1004" name="right_border_buf_0_val_2_1_2_load_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="4"/>
<pin id="884" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_2_1_2/6 "/>
</bind>
</comp>

<comp id="885" class="1004" name="right_border_buf_0_val_0_1_s_load_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="8" slack="4"/>
<pin id="887" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_0_1_s/6 "/>
</bind>
</comp>

<comp id="888" class="1004" name="right_border_buf_0_val_0_1_1_136_load_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="4"/>
<pin id="890" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_0_1_1_136/6 "/>
</bind>
</comp>

<comp id="891" class="1004" name="right_border_buf_0_val_4_1_s_load_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="4"/>
<pin id="893" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_4_1_s/6 "/>
</bind>
</comp>

<comp id="894" class="1004" name="right_border_buf_0_val_3_1_s_load_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="4"/>
<pin id="896" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_3_1_s/6 "/>
</bind>
</comp>

<comp id="897" class="1004" name="right_border_buf_0_val_1_1_s_load_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="4"/>
<pin id="899" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_1_s/6 "/>
</bind>
</comp>

<comp id="900" class="1004" name="right_border_buf_0_val_1_1_1_137_load_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="4"/>
<pin id="902" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_1_1_137/6 "/>
</bind>
</comp>

<comp id="903" class="1004" name="right_border_buf_0_val_2_1_s_load_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="8" slack="4"/>
<pin id="905" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_2_1_s/6 "/>
</bind>
</comp>

<comp id="906" class="1004" name="col_assign_4_t_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="3" slack="2"/>
<pin id="908" dir="0" index="1" bw="3" slack="0"/>
<pin id="909" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="col_assign_4_t/6 "/>
</bind>
</comp>

<comp id="911" class="1004" name="tmp_61_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="8" slack="0"/>
<pin id="913" dir="0" index="1" bw="8" slack="0"/>
<pin id="914" dir="0" index="2" bw="8" slack="0"/>
<pin id="915" dir="0" index="3" bw="1" slack="0"/>
<pin id="916" dir="0" index="4" bw="1" slack="0"/>
<pin id="917" dir="0" index="5" bw="1" slack="0"/>
<pin id="918" dir="0" index="6" bw="3" slack="0"/>
<pin id="919" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_61/6 "/>
</bind>
</comp>

<comp id="927" class="1004" name="col_buf_0_val_0_0_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="2"/>
<pin id="929" dir="0" index="1" bw="8" slack="0"/>
<pin id="930" dir="0" index="2" bw="8" slack="0"/>
<pin id="931" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/6 "/>
</bind>
</comp>

<comp id="934" class="1004" name="tmp_62_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="8" slack="0"/>
<pin id="936" dir="0" index="1" bw="8" slack="0"/>
<pin id="937" dir="0" index="2" bw="8" slack="0"/>
<pin id="938" dir="0" index="3" bw="1" slack="0"/>
<pin id="939" dir="0" index="4" bw="1" slack="0"/>
<pin id="940" dir="0" index="5" bw="1" slack="0"/>
<pin id="941" dir="0" index="6" bw="3" slack="0"/>
<pin id="942" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_62/6 "/>
</bind>
</comp>

<comp id="950" class="1004" name="col_buf_0_val_1_0_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="2"/>
<pin id="952" dir="0" index="1" bw="8" slack="0"/>
<pin id="953" dir="0" index="2" bw="8" slack="0"/>
<pin id="954" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/6 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_63_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="0"/>
<pin id="959" dir="0" index="1" bw="8" slack="0"/>
<pin id="960" dir="0" index="2" bw="8" slack="0"/>
<pin id="961" dir="0" index="3" bw="1" slack="0"/>
<pin id="962" dir="0" index="4" bw="1" slack="0"/>
<pin id="963" dir="0" index="5" bw="1" slack="0"/>
<pin id="964" dir="0" index="6" bw="3" slack="0"/>
<pin id="965" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_63/6 "/>
</bind>
</comp>

<comp id="973" class="1004" name="col_buf_0_val_2_0_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="2"/>
<pin id="975" dir="0" index="1" bw="8" slack="0"/>
<pin id="976" dir="0" index="2" bw="8" slack="0"/>
<pin id="977" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/6 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp_64_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="0"/>
<pin id="982" dir="0" index="1" bw="8" slack="0"/>
<pin id="983" dir="0" index="2" bw="8" slack="0"/>
<pin id="984" dir="0" index="3" bw="1" slack="0"/>
<pin id="985" dir="0" index="4" bw="1" slack="0"/>
<pin id="986" dir="0" index="5" bw="1" slack="0"/>
<pin id="987" dir="0" index="6" bw="3" slack="0"/>
<pin id="988" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_64/6 "/>
</bind>
</comp>

<comp id="996" class="1004" name="col_buf_0_val_3_0_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="2"/>
<pin id="998" dir="0" index="1" bw="8" slack="0"/>
<pin id="999" dir="0" index="2" bw="8" slack="0"/>
<pin id="1000" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_3_0/6 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_67_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="8" slack="0"/>
<pin id="1005" dir="0" index="1" bw="8" slack="0"/>
<pin id="1006" dir="0" index="2" bw="8" slack="0"/>
<pin id="1007" dir="0" index="3" bw="1" slack="0"/>
<pin id="1008" dir="0" index="4" bw="1" slack="0"/>
<pin id="1009" dir="0" index="5" bw="1" slack="0"/>
<pin id="1010" dir="0" index="6" bw="3" slack="0"/>
<pin id="1011" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_67/6 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="col_buf_0_val_4_0_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="2"/>
<pin id="1021" dir="0" index="1" bw="8" slack="0"/>
<pin id="1022" dir="0" index="2" bw="8" slack="0"/>
<pin id="1023" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_4_0/6 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="right_border_buf_0_val_0_1_2_load_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="8" slack="4"/>
<pin id="1028" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_0_1_2/6 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="right_border_buf_0_val_1_1_2_load_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="8" slack="4"/>
<pin id="1031" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_1_2/6 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="stg_208_store_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="8" slack="0"/>
<pin id="1034" dir="0" index="1" bw="8" slack="4"/>
<pin id="1035" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_208/6 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="stg_209_store_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="8" slack="0"/>
<pin id="1039" dir="0" index="1" bw="8" slack="4"/>
<pin id="1040" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_209/6 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="stg_210_store_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="0"/>
<pin id="1044" dir="0" index="1" bw="8" slack="4"/>
<pin id="1045" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_210/6 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="stg_211_store_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="8" slack="0"/>
<pin id="1049" dir="0" index="1" bw="8" slack="4"/>
<pin id="1050" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_211/6 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="stg_212_store_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="8" slack="0"/>
<pin id="1054" dir="0" index="1" bw="8" slack="4"/>
<pin id="1055" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_212/6 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="stg_213_store_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="8" slack="0"/>
<pin id="1059" dir="0" index="1" bw="8" slack="4"/>
<pin id="1060" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_213/6 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="stg_214_store_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="8" slack="0"/>
<pin id="1064" dir="0" index="1" bw="8" slack="4"/>
<pin id="1065" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_214/6 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="stg_215_store_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="8" slack="0"/>
<pin id="1069" dir="0" index="1" bw="8" slack="4"/>
<pin id="1070" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_215/6 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="stg_216_store_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="8" slack="0"/>
<pin id="1074" dir="0" index="1" bw="8" slack="4"/>
<pin id="1075" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_216/6 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="stg_217_store_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="8" slack="0"/>
<pin id="1079" dir="0" index="1" bw="8" slack="4"/>
<pin id="1080" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_217/6 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="tmp_69_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="8" slack="0"/>
<pin id="1084" dir="0" index="1" bw="8" slack="0"/>
<pin id="1085" dir="0" index="2" bw="8" slack="0"/>
<pin id="1086" dir="0" index="3" bw="8" slack="0"/>
<pin id="1087" dir="0" index="4" bw="8" slack="0"/>
<pin id="1088" dir="0" index="5" bw="8" slack="0"/>
<pin id="1089" dir="0" index="6" bw="3" slack="3"/>
<pin id="1090" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_69/6 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="src_kernel_win_0_val_2_0_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="3"/>
<pin id="1099" dir="0" index="1" bw="8" slack="0"/>
<pin id="1100" dir="0" index="2" bw="8" slack="0"/>
<pin id="1101" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_val_2_0/6 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="tmp_71_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="8" slack="0"/>
<pin id="1106" dir="0" index="1" bw="8" slack="0"/>
<pin id="1107" dir="0" index="2" bw="8" slack="0"/>
<pin id="1108" dir="0" index="3" bw="8" slack="0"/>
<pin id="1109" dir="0" index="4" bw="8" slack="0"/>
<pin id="1110" dir="0" index="5" bw="8" slack="0"/>
<pin id="1111" dir="0" index="6" bw="3" slack="3"/>
<pin id="1112" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_71/6 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="src_kernel_win_0_val_3_0_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="3"/>
<pin id="1121" dir="0" index="1" bw="8" slack="0"/>
<pin id="1122" dir="0" index="2" bw="8" slack="0"/>
<pin id="1123" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_val_3_0/6 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="tmp_72_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="8" slack="0"/>
<pin id="1128" dir="0" index="1" bw="8" slack="0"/>
<pin id="1129" dir="0" index="2" bw="8" slack="0"/>
<pin id="1130" dir="0" index="3" bw="8" slack="0"/>
<pin id="1131" dir="0" index="4" bw="8" slack="0"/>
<pin id="1132" dir="0" index="5" bw="8" slack="0"/>
<pin id="1133" dir="0" index="6" bw="3" slack="3"/>
<pin id="1134" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_72/6 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="src_kernel_win_0_val_4_0_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="3"/>
<pin id="1143" dir="0" index="1" bw="8" slack="0"/>
<pin id="1144" dir="0" index="2" bw="8" slack="0"/>
<pin id="1145" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_val_4_0/6 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="src_kernel_win_0_val_2_2_lo_load_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="8" slack="4"/>
<pin id="1150" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_2_lo/6 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="src_kernel_win_0_val_2_3_lo_load_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="8" slack="4"/>
<pin id="1153" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_3_lo/6 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="src_kernel_win_0_val_2_3_1_s_load_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="8" slack="4"/>
<pin id="1156" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_3_1_s/6 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="src_kernel_win_0_val_4_2_lo_load_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="8" slack="4"/>
<pin id="1159" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_4_2_lo/6 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="src_kernel_win_0_val_4_3_lo_load_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="8" slack="4"/>
<pin id="1162" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_4_3_lo/6 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="src_kernel_win_0_val_4_3_1_s_load_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="8" slack="4"/>
<pin id="1165" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_4_3_1_s/6 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="OP1_V_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="8" slack="0"/>
<pin id="1168" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V/6 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="OP1_V_0_2_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="8" slack="0"/>
<pin id="1172" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_2/6 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="OP1_V_2_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="8" slack="0"/>
<pin id="1176" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2/6 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="src_kernel_win_0_val_2_1_lo_load_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="8" slack="4"/>
<pin id="1180" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_lo/6 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="src_kernel_win_0_val_2_2_lo_1_load_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="8" slack="4"/>
<pin id="1183" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_2_lo_1/6 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="src_kernel_win_0_val_2_3_lo_1_load_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="8" slack="4"/>
<pin id="1186" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_3_lo_1/6 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="src_kernel_win_0_val_4_1_lo_load_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="8" slack="4"/>
<pin id="1189" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_4_1_lo/6 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="src_kernel_win_0_val_4_2_lo_1_load_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="8" slack="4"/>
<pin id="1192" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_4_2_lo_1/6 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="src_kernel_win_0_val_4_3_lo_1_load_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="8" slack="4"/>
<pin id="1195" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_4_3_lo_1/6 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="stg_243_store_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="8" slack="0"/>
<pin id="1198" dir="0" index="1" bw="8" slack="4"/>
<pin id="1199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_243/6 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="stg_244_store_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="8" slack="0"/>
<pin id="1203" dir="0" index="1" bw="8" slack="4"/>
<pin id="1204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_244/6 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="stg_245_store_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="8" slack="0"/>
<pin id="1208" dir="0" index="1" bw="8" slack="4"/>
<pin id="1209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_245/6 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="stg_246_store_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="8" slack="0"/>
<pin id="1213" dir="0" index="1" bw="8" slack="4"/>
<pin id="1214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_246/6 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="stg_247_store_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="8" slack="0"/>
<pin id="1218" dir="0" index="1" bw="8" slack="4"/>
<pin id="1219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_247/6 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="stg_248_store_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="8" slack="0"/>
<pin id="1223" dir="0" index="1" bw="8" slack="4"/>
<pin id="1224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_248/6 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="stg_249_store_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="8" slack="0"/>
<pin id="1228" dir="0" index="1" bw="8" slack="4"/>
<pin id="1229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_249/6 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="stg_250_store_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="8" slack="0"/>
<pin id="1233" dir="0" index="1" bw="8" slack="4"/>
<pin id="1234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_250/6 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="src_kernel_win_0_val_3_2_lo_load_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="8" slack="5"/>
<pin id="1238" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_3_2_lo/7 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="src_kernel_win_0_val_3_3_lo_load_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="8" slack="5"/>
<pin id="1241" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_3_3_lo/7 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="src_kernel_win_0_val_3_3_1_s_load_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="8" slack="5"/>
<pin id="1244" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_3_3_1_s/7 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="tmp_382_0_cast_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="24" slack="1"/>
<pin id="1247" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_382_0_cast/7 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="OP1_V_0_1_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="8" slack="1"/>
<pin id="1250" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_1/7 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="p_Val2_28_0_1_cast_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="25" slack="0"/>
<pin id="1253" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_28_0_1_cast/7 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="tmp_382_0_2_cast_cast_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="24" slack="1"/>
<pin id="1256" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_382_0_2_cast_cast/7 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="OP1_V_1_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="8" slack="0"/>
<pin id="1259" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1/7 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="tmp_cast_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="25" slack="0"/>
<pin id="1263" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/7 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="p_Val2_28_1_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="25" slack="0"/>
<pin id="1266" dir="0" index="1" bw="25" slack="0"/>
<pin id="1267" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_28_1/7 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="OP1_V_1_2_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="8" slack="0"/>
<pin id="1272" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_2/7 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="tmp_382_2_cast_cast_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="24" slack="1"/>
<pin id="1276" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_382_2_cast_cast/7 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="OP1_V_2_1_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="8" slack="1"/>
<pin id="1279" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_1/7 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="tmp3_cast_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="25" slack="0"/>
<pin id="1282" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/7 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="src_kernel_win_0_val_3_1_lo_load_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="8" slack="5"/>
<pin id="1285" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_3_1_lo/7 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="src_kernel_win_0_val_3_2_lo_1_load_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="8" slack="5"/>
<pin id="1288" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_3_2_lo_1/7 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="src_kernel_win_0_val_3_3_lo_1_load_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="8" slack="5"/>
<pin id="1291" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_3_3_lo_1/7 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="stg_281_store_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="8" slack="0"/>
<pin id="1294" dir="0" index="1" bw="8" slack="5"/>
<pin id="1295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_281/7 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="stg_282_store_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="8" slack="0"/>
<pin id="1299" dir="0" index="1" bw="8" slack="5"/>
<pin id="1300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_282/7 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="stg_283_store_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="8" slack="0"/>
<pin id="1304" dir="0" index="1" bw="8" slack="5"/>
<pin id="1305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_283/7 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="stg_284_store_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="8" slack="1"/>
<pin id="1309" dir="0" index="1" bw="8" slack="5"/>
<pin id="1310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_284/7 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="p_Val2_28_1_cast_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="26" slack="1"/>
<pin id="1313" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_28_1_cast/8 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="OP1_V_1_1_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="8" slack="1"/>
<pin id="1316" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_1/8 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="tmp2_cast_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="26" slack="1"/>
<pin id="1319" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/8 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="p_Val2_28_2_1_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="26" slack="0"/>
<pin id="1322" dir="0" index="1" bw="27" slack="0"/>
<pin id="1323" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_28_2_1/8 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="p_Val2_28_2_1_cast_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="27" slack="1"/>
<pin id="1327" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_28_2_1_cast/9 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="OP1_V_2_2_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="8" slack="3"/>
<pin id="1330" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_2/9 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="signbit_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="1" slack="0"/>
<pin id="1333" dir="0" index="1" bw="28" slack="0"/>
<pin id="1334" dir="0" index="2" bw="6" slack="0"/>
<pin id="1335" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/9 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="p_Val2_1_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="8" slack="0"/>
<pin id="1340" dir="0" index="1" bw="28" slack="0"/>
<pin id="1341" dir="0" index="2" bw="5" slack="0"/>
<pin id="1342" dir="0" index="3" bw="6" slack="0"/>
<pin id="1343" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/9 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="tmp_94_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="1" slack="0"/>
<pin id="1349" dir="0" index="1" bw="28" slack="0"/>
<pin id="1350" dir="0" index="2" bw="5" slack="0"/>
<pin id="1351" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_94/9 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="tmp_3_i_i_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="1" slack="0"/>
<pin id="1356" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i_i/9 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="tmp_95_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="0"/>
<pin id="1360" dir="0" index="1" bw="28" slack="0"/>
<pin id="1361" dir="0" index="2" bw="6" slack="0"/>
<pin id="1362" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_95/9 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="p_Val2_2_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="8" slack="0"/>
<pin id="1367" dir="0" index="1" bw="1" slack="0"/>
<pin id="1368" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/9 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="tmp_96_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="1" slack="0"/>
<pin id="1373" dir="0" index="1" bw="8" slack="0"/>
<pin id="1374" dir="0" index="2" bw="4" slack="0"/>
<pin id="1375" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_96/9 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="tmp_7_i_i_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="1" slack="0"/>
<pin id="1381" dir="0" index="1" bw="1" slack="0"/>
<pin id="1382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_7_i_i/9 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="carry_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="1" slack="0"/>
<pin id="1387" dir="0" index="1" bw="1" slack="0"/>
<pin id="1388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/9 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="tmp_73_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="6" slack="0"/>
<pin id="1393" dir="0" index="1" bw="28" slack="0"/>
<pin id="1394" dir="0" index="2" bw="6" slack="0"/>
<pin id="1395" dir="0" index="3" bw="6" slack="0"/>
<pin id="1396" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_73/9 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="Range1_all_ones_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="6" slack="0"/>
<pin id="1402" dir="0" index="1" bw="6" slack="0"/>
<pin id="1403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/9 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="Range1_all_zeros_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="6" slack="0"/>
<pin id="1408" dir="0" index="1" bw="6" slack="0"/>
<pin id="1409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/9 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="deleted_zeros_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="1" slack="0"/>
<pin id="1414" dir="0" index="1" bw="1" slack="0"/>
<pin id="1415" dir="0" index="2" bw="1" slack="0"/>
<pin id="1416" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/9 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="p_38_i_i_i_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="1" slack="0"/>
<pin id="1422" dir="0" index="1" bw="1" slack="0"/>
<pin id="1423" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i_i/9 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="p_39_demorgan_i_i_i_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="1" slack="0"/>
<pin id="1428" dir="0" index="1" bw="1" slack="0"/>
<pin id="1429" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_39_demorgan_i_i_i/9 "/>
</bind>
</comp>

<comp id="1432" class="1004" name="tmp_8_i_i_fu_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="1" slack="1"/>
<pin id="1434" dir="0" index="1" bw="1" slack="0"/>
<pin id="1435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_8_i_i/10 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="neg_src_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="1" slack="1"/>
<pin id="1439" dir="0" index="1" bw="1" slack="0"/>
<pin id="1440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="neg_src/10 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="signbit_not_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="1" slack="1"/>
<pin id="1444" dir="0" index="1" bw="1" slack="0"/>
<pin id="1445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="signbit_not/10 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="neg_src_not_i_i_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="1" slack="1"/>
<pin id="1449" dir="0" index="1" bw="1" slack="0"/>
<pin id="1450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="neg_src_not_i_i/10 "/>
</bind>
</comp>

<comp id="1452" class="1004" name="brmerge_i_i_not_i_i_fu_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="1" slack="1"/>
<pin id="1454" dir="0" index="1" bw="1" slack="0"/>
<pin id="1455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge_i_i_not_i_i/10 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="p_39_demorgan_i_not_i_i_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="1" slack="1"/>
<pin id="1459" dir="0" index="1" bw="1" slack="0"/>
<pin id="1460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_39_demorgan_i_not_i_i/10 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="brmerge_i_i_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="1" slack="0"/>
<pin id="1464" dir="0" index="1" bw="1" slack="0"/>
<pin id="1465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i/10 "/>
</bind>
</comp>

<comp id="1468" class="1004" name="p_mux_i_i_fu_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="1" slack="0"/>
<pin id="1470" dir="0" index="1" bw="8" slack="1"/>
<pin id="1471" dir="0" index="2" bw="8" slack="0"/>
<pin id="1472" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux_i_i/10 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="p_i_i_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="1" slack="0"/>
<pin id="1477" dir="0" index="1" bw="8" slack="0"/>
<pin id="1478" dir="0" index="2" bw="8" slack="1"/>
<pin id="1479" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i_i/10 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="p_Val2_s_138_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="1" slack="0"/>
<pin id="1484" dir="0" index="1" bw="8" slack="0"/>
<pin id="1485" dir="0" index="2" bw="8" slack="0"/>
<pin id="1486" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_138/10 "/>
</bind>
</comp>

<comp id="1491" class="1007" name="p_Val2_25_0_2_fu_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="16" slack="4"/>
<pin id="1493" dir="0" index="1" bw="8" slack="0"/>
<pin id="1494" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_25_0_2/6 "/>
</bind>
</comp>

<comp id="1496" class="1007" name="grp_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="16" slack="5"/>
<pin id="1498" dir="0" index="1" bw="8" slack="0"/>
<pin id="1499" dir="0" index="2" bw="24" slack="0"/>
<pin id="1500" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_25_1/7 tmp_382_1_cast_cast/7 tmp/7 "/>
</bind>
</comp>

<comp id="1504" class="1007" name="p_Val2_25_2_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="16" slack="4"/>
<pin id="1506" dir="0" index="1" bw="8" slack="0"/>
<pin id="1507" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_25_2/6 "/>
</bind>
</comp>

<comp id="1509" class="1007" name="grp_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="16" slack="5"/>
<pin id="1511" dir="0" index="1" bw="8" slack="0"/>
<pin id="1512" dir="0" index="2" bw="25" slack="0"/>
<pin id="1513" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_25_1_2/7 tmp_382_1_2_cast_cast/7 tmp2/7 "/>
</bind>
</comp>

<comp id="1516" class="1007" name="grp_fu_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="16" slack="5"/>
<pin id="1518" dir="0" index="1" bw="8" slack="0"/>
<pin id="1519" dir="0" index="2" bw="24" slack="0"/>
<pin id="1520" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_25_0_1/7 tmp_382_0_1_cast/7 p_Val2_28_0_1/7 "/>
</bind>
</comp>

<comp id="1524" class="1007" name="grp_fu_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="16" slack="5"/>
<pin id="1526" dir="0" index="1" bw="8" slack="0"/>
<pin id="1527" dir="0" index="2" bw="24" slack="0"/>
<pin id="1528" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_25_2_1/7 tmp_382_2_1_cast_cast/7 tmp3/7 "/>
</bind>
</comp>

<comp id="1532" class="1007" name="p_Val2_s_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="16" slack="4"/>
<pin id="1534" dir="0" index="1" bw="8" slack="0"/>
<pin id="1535" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="1537" class="1007" name="grp_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="16" slack="7"/>
<pin id="1539" dir="0" index="1" bw="8" slack="0"/>
<pin id="1540" dir="0" index="2" bw="27" slack="0"/>
<pin id="1541" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_25_2_2/9 tmp_382_2_2_cast/9 p_Val2_3/9 "/>
</bind>
</comp>

<comp id="1549" class="1007" name="grp_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="16" slack="6"/>
<pin id="1551" dir="0" index="1" bw="8" slack="0"/>
<pin id="1552" dir="0" index="2" bw="26" slack="0"/>
<pin id="1553" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_25_1_1/8 tmp_382_1_1_cast/8 tmp1/8 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="p_kernel_val_2_V_2_read_1_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="16" slack="1"/>
<pin id="1559" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_2_V_2_read_1 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="p_kernel_val_2_V_1_read_1_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="16" slack="1"/>
<pin id="1564" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_2_V_1_read_1 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="p_kernel_val_2_V_0_read_1_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="16" slack="1"/>
<pin id="1569" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_2_V_0_read_1 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="p_kernel_val_1_V_2_read_1_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="16" slack="1"/>
<pin id="1574" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_1_V_2_read_1 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="p_kernel_val_1_V_1_read_1_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="16" slack="1"/>
<pin id="1579" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_1_V_1_read_1 "/>
</bind>
</comp>

<comp id="1582" class="1005" name="p_kernel_val_1_V_0_read_1_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="16" slack="1"/>
<pin id="1584" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_1_V_0_read_1 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="p_kernel_val_0_V_2_read_1_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="16" slack="1"/>
<pin id="1589" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_0_V_2_read_1 "/>
</bind>
</comp>

<comp id="1592" class="1005" name="p_kernel_val_0_V_1_read_1_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="16" slack="1"/>
<pin id="1594" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_0_V_1_read_1 "/>
</bind>
</comp>

<comp id="1597" class="1005" name="p_kernel_val_0_V_0_read_1_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="16" slack="1"/>
<pin id="1599" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_0_V_0_read_1 "/>
</bind>
</comp>

<comp id="1602" class="1005" name="tmp_45_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="1" slack="0"/>
<pin id="1604" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="1607" class="1005" name="src_kernel_win_0_val_2_1_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="8" slack="4"/>
<pin id="1609" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_1 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="src_kernel_win_0_val_2_2_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="8" slack="4"/>
<pin id="1615" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_2 "/>
</bind>
</comp>

<comp id="1620" class="1005" name="src_kernel_win_0_val_2_3_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="8" slack="4"/>
<pin id="1622" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_3 "/>
</bind>
</comp>

<comp id="1627" class="1005" name="src_kernel_win_0_val_2_3_1_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="8" slack="4"/>
<pin id="1629" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_3_1 "/>
</bind>
</comp>

<comp id="1633" class="1005" name="src_kernel_win_0_val_3_1_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="8" slack="5"/>
<pin id="1635" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_3_1 "/>
</bind>
</comp>

<comp id="1639" class="1005" name="src_kernel_win_0_val_3_2_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="8" slack="5"/>
<pin id="1641" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_3_2 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="src_kernel_win_0_val_3_3_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="8" slack="5"/>
<pin id="1648" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_3_3 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="src_kernel_win_0_val_3_3_1_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="8" slack="5"/>
<pin id="1655" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_3_3_1 "/>
</bind>
</comp>

<comp id="1659" class="1005" name="src_kernel_win_0_val_4_1_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="8" slack="4"/>
<pin id="1661" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_4_1 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="src_kernel_win_0_val_4_2_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="8" slack="4"/>
<pin id="1667" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_4_2 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="src_kernel_win_0_val_4_3_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="8" slack="4"/>
<pin id="1674" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_4_3 "/>
</bind>
</comp>

<comp id="1679" class="1005" name="src_kernel_win_0_val_4_3_1_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="8" slack="4"/>
<pin id="1681" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_4_3_1 "/>
</bind>
</comp>

<comp id="1685" class="1005" name="right_border_buf_0_val_0_1_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="8" slack="4"/>
<pin id="1687" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_0_1 "/>
</bind>
</comp>

<comp id="1692" class="1005" name="right_border_buf_0_val_0_1_1_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="8" slack="4"/>
<pin id="1694" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_0_1_1 "/>
</bind>
</comp>

<comp id="1698" class="1005" name="right_border_buf_0_val_4_1_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="8" slack="4"/>
<pin id="1700" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_4_1 "/>
</bind>
</comp>

<comp id="1704" class="1005" name="right_border_buf_0_val_4_1_1_reg_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="8" slack="4"/>
<pin id="1706" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_4_1_1 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="right_border_buf_0_val_3_1_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="8" slack="4"/>
<pin id="1712" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_3_1 "/>
</bind>
</comp>

<comp id="1716" class="1005" name="right_border_buf_0_val_1_1_reg_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="8" slack="4"/>
<pin id="1718" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_1_1 "/>
</bind>
</comp>

<comp id="1723" class="1005" name="right_border_buf_0_val_1_1_1_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="8" slack="4"/>
<pin id="1725" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_1_1_1 "/>
</bind>
</comp>

<comp id="1729" class="1005" name="right_border_buf_0_val_3_1_1_reg_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="8" slack="4"/>
<pin id="1731" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_3_1_1 "/>
</bind>
</comp>

<comp id="1735" class="1005" name="right_border_buf_0_val_2_1_reg_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="8" slack="4"/>
<pin id="1737" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_2_1 "/>
</bind>
</comp>

<comp id="1741" class="1005" name="right_border_buf_0_val_2_1_1_reg_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="8" slack="4"/>
<pin id="1743" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_2_1_1 "/>
</bind>
</comp>

<comp id="1747" class="1005" name="OP2_V_reg_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="24" slack="4"/>
<pin id="1749" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="OP2_V "/>
</bind>
</comp>

<comp id="1752" class="1005" name="OP2_V_0_1_reg_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="24" slack="5"/>
<pin id="1754" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_0_1 "/>
</bind>
</comp>

<comp id="1757" class="1005" name="OP2_V_0_2_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="24" slack="4"/>
<pin id="1759" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="OP2_V_0_2 "/>
</bind>
</comp>

<comp id="1762" class="1005" name="OP2_V_1_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="24" slack="5"/>
<pin id="1764" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_1 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="OP2_V_1_1_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="24" slack="6"/>
<pin id="1769" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opset="OP2_V_1_1 "/>
</bind>
</comp>

<comp id="1772" class="1005" name="OP2_V_1_2_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="24" slack="5"/>
<pin id="1774" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_1_2 "/>
</bind>
</comp>

<comp id="1777" class="1005" name="OP2_V_2_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="24" slack="4"/>
<pin id="1779" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="OP2_V_2 "/>
</bind>
</comp>

<comp id="1782" class="1005" name="OP2_V_2_1_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="24" slack="5"/>
<pin id="1784" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_2_1 "/>
</bind>
</comp>

<comp id="1787" class="1005" name="OP2_V_2_2_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="24" slack="7"/>
<pin id="1789" dir="1" index="1" bw="24" slack="7"/>
</pin_list>
<bind>
<opset="OP2_V_2_2 "/>
</bind>
</comp>

<comp id="1792" class="1005" name="exitcond1_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="1" slack="1"/>
<pin id="1794" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="1796" class="1005" name="i_V_reg_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="9" slack="0"/>
<pin id="1798" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1801" class="1005" name="tmp_47_reg_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="1" slack="1"/>
<pin id="1803" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="1805" class="1005" name="tmp_291_not_reg_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="1" slack="1"/>
<pin id="1807" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_291_not "/>
</bind>
</comp>

<comp id="1810" class="1005" name="tmp_48_reg_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="1" slack="1"/>
<pin id="1812" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="1815" class="1005" name="tmp_49_reg_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="1" slack="1"/>
<pin id="1817" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="1819" class="1005" name="tmp_338_1_reg_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="1" slack="1"/>
<pin id="1821" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_338_1 "/>
</bind>
</comp>

<comp id="1823" class="1005" name="tmp_338_4_reg_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="1" slack="1"/>
<pin id="1825" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_338_4 "/>
</bind>
</comp>

<comp id="1827" class="1005" name="tmp_50_reg_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="1" slack="3"/>
<pin id="1829" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="1834" class="1005" name="row_assign_13_2_t_reg_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="3" slack="3"/>
<pin id="1836" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_13_2_t "/>
</bind>
</comp>

<comp id="1839" class="1005" name="row_assign_13_3_t_reg_1839">
<pin_list>
<pin id="1840" dir="0" index="0" bw="3" slack="3"/>
<pin id="1841" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_13_3_t "/>
</bind>
</comp>

<comp id="1844" class="1005" name="row_assign_13_4_t_reg_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="3" slack="3"/>
<pin id="1846" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_13_4_t "/>
</bind>
</comp>

<comp id="1849" class="1005" name="exitcond_reg_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="1" slack="1"/>
<pin id="1851" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="1853" class="1005" name="j_V_reg_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="10" slack="0"/>
<pin id="1855" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1858" class="1005" name="or_cond_i_i_reg_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="1" slack="2"/>
<pin id="1860" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="1862" class="1005" name="x_reg_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="13" slack="1"/>
<pin id="1864" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1867" class="1005" name="tmp_90_reg_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="3" slack="2"/>
<pin id="1869" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

<comp id="1872" class="1005" name="brmerge_reg_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="1" slack="1"/>
<pin id="1874" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1881" class="1005" name="or_cond_i_reg_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="1" slack="2"/>
<pin id="1883" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="1885" class="1005" name="k_buf_0_val_5_addr_reg_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="10" slack="1"/>
<pin id="1887" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1891" class="1005" name="k_buf_0_val_6_addr_reg_1891">
<pin_list>
<pin id="1892" dir="0" index="0" bw="10" slack="1"/>
<pin id="1893" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_6_addr "/>
</bind>
</comp>

<comp id="1897" class="1005" name="k_buf_0_val_7_addr_reg_1897">
<pin_list>
<pin id="1898" dir="0" index="0" bw="10" slack="1"/>
<pin id="1899" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_7_addr "/>
</bind>
</comp>

<comp id="1903" class="1005" name="k_buf_0_val_8_addr_reg_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="10" slack="1"/>
<pin id="1905" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_8_addr "/>
</bind>
</comp>

<comp id="1909" class="1005" name="k_buf_0_val_9_addr_reg_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="10" slack="1"/>
<pin id="1911" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_9_addr "/>
</bind>
</comp>

<comp id="1915" class="1005" name="src_kernel_win_0_val_3_0_reg_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="8" slack="1"/>
<pin id="1917" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_3_0 "/>
</bind>
</comp>

<comp id="1920" class="1005" name="src_kernel_win_0_val_2_2_lo_reg_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="8" slack="3"/>
<pin id="1922" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_2_lo "/>
</bind>
</comp>

<comp id="1925" class="1005" name="src_kernel_win_0_val_2_3_lo_reg_1925">
<pin_list>
<pin id="1926" dir="0" index="0" bw="8" slack="1"/>
<pin id="1927" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_3_lo "/>
</bind>
</comp>

<comp id="1930" class="1005" name="src_kernel_win_0_val_4_3_lo_reg_1930">
<pin_list>
<pin id="1931" dir="0" index="0" bw="8" slack="1"/>
<pin id="1932" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_4_3_lo "/>
</bind>
</comp>

<comp id="1935" class="1005" name="p_Val2_s_reg_1935">
<pin_list>
<pin id="1936" dir="0" index="0" bw="24" slack="1"/>
<pin id="1937" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1940" class="1005" name="p_Val2_25_0_2_reg_1940">
<pin_list>
<pin id="1941" dir="0" index="0" bw="24" slack="1"/>
<pin id="1942" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_25_0_2 "/>
</bind>
</comp>

<comp id="1945" class="1005" name="p_Val2_25_2_reg_1945">
<pin_list>
<pin id="1946" dir="0" index="0" bw="24" slack="1"/>
<pin id="1947" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_25_2 "/>
</bind>
</comp>

<comp id="1950" class="1005" name="src_kernel_win_0_val_3_3_lo_reg_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="8" slack="1"/>
<pin id="1952" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_3_3_lo "/>
</bind>
</comp>

<comp id="1955" class="1005" name="p_Val2_28_1_reg_1955">
<pin_list>
<pin id="1956" dir="0" index="0" bw="26" slack="1"/>
<pin id="1957" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_28_1 "/>
</bind>
</comp>

<comp id="1960" class="1005" name="tmp2_reg_1960">
<pin_list>
<pin id="1961" dir="0" index="0" bw="26" slack="1"/>
<pin id="1962" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1965" class="1005" name="p_Val2_28_2_1_reg_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="27" slack="1"/>
<pin id="1967" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_28_2_1 "/>
</bind>
</comp>

<comp id="1970" class="1005" name="signbit_reg_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="1" slack="1"/>
<pin id="1972" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="1976" class="1005" name="p_Val2_2_reg_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="8" slack="1"/>
<pin id="1978" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1982" class="1005" name="p_38_i_i_i_reg_1982">
<pin_list>
<pin id="1983" dir="0" index="0" bw="1" slack="1"/>
<pin id="1984" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i_i "/>
</bind>
</comp>

<comp id="1988" class="1005" name="p_39_demorgan_i_i_i_reg_1988">
<pin_list>
<pin id="1989" dir="0" index="0" bw="1" slack="1"/>
<pin id="1990" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_39_demorgan_i_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="161"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="36" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="50" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="50" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="50" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="50" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="50" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="50" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="50" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="50" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="50" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="50" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="50" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="50" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="50" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="50" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="50" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="50" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="50" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="50" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="34" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="20" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="34" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="18" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="34" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="16" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="34" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="14" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="34" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="12" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="34" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="10" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="34" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="8" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="34" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="6" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="34" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="4" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="128" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="0" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="156" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="2" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="56" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="333" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="56" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="344" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="56" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="355" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="56" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="56" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="377" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="320" pin="2"/><net_sink comp="383" pin=4"/></net>

<net id="395"><net_src comp="320" pin="2"/><net_sink comp="372" pin=4"/></net>

<net id="399"><net_src comp="320" pin="2"/><net_sink comp="361" pin=4"/></net>

<net id="403"><net_src comp="320" pin="2"/><net_sink comp="350" pin=4"/></net>

<net id="407"><net_src comp="320" pin="2"/><net_sink comp="339" pin=4"/></net>

<net id="408"><net_src comp="372" pin="2"/><net_sink comp="383" pin=4"/></net>

<net id="409"><net_src comp="361" pin="2"/><net_sink comp="372" pin=4"/></net>

<net id="410"><net_src comp="350" pin="2"/><net_sink comp="361" pin=4"/></net>

<net id="411"><net_src comp="339" pin="2"/><net_sink comp="350" pin=4"/></net>

<net id="415"><net_src comp="38" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="426"><net_src comp="52" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="423" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="90" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="444"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="449"><net_src comp="416" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="40" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="481"><net_src comp="427" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="427" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="58" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="427" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="60" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="427" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="66" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="427" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="68" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="427" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="70" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="427" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="60" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="427" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="52" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="427" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="70" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="427" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="66" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="72" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="478" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="74" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="536" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="76" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="559"><net_src comp="74" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="536" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="76" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="565"><net_src comp="427" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="78" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="562" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="554" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="566" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="542" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="584"><net_src comp="80" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="478" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="595"><net_src comp="74" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="580" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="76" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="603"><net_src comp="74" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="580" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="76" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="610"><net_src comp="82" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="562" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="617"><net_src comp="598" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="606" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="586" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="624"><net_src comp="84" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="478" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="620" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="635"><net_src comp="74" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="620" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="76" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="643"><net_src comp="74" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="620" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="76" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="650"><net_src comp="86" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="562" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="657"><net_src comp="638" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="646" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="626" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="665"><net_src comp="546" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="572" pin="3"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="542" pin="1"/><net_sink comp="660" pin=2"/></net>

<net id="672"><net_src comp="660" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="88" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="679"><net_src comp="590" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="612" pin="3"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="586" pin="1"/><net_sink comp="674" pin=2"/></net>

<net id="686"><net_src comp="674" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="88" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="693"><net_src comp="630" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="652" pin="3"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="626" pin="1"/><net_sink comp="688" pin=2"/></net>

<net id="700"><net_src comp="688" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="88" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="705"><net_src comp="438" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="438" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="92" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="438" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="94" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="724"><net_src comp="96" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="438" pin="4"/><net_sink comp="718" pin=1"/></net>

<net id="726"><net_src comp="30" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="727"><net_src comp="76" pin="0"/><net_sink comp="718" pin=3"/></net>

<net id="732"><net_src comp="718" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="98" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="100" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="702" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="743"><net_src comp="734" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="749"><net_src comp="102" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="734" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="751"><net_src comp="104" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="756"><net_src comp="744" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="40" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="734" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="106" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="758" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="752" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="775"><net_src comp="102" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="734" pin="2"/><net_sink comp="770" pin=1"/></net>

<net id="777"><net_src comp="104" pin="0"/><net_sink comp="770" pin=2"/></net>

<net id="782"><net_src comp="108" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="702" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="789"><net_src comp="770" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="790"><net_src comp="778" pin="2"/><net_sink comp="784" pin=1"/></net>

<net id="791"><net_src comp="734" pin="2"/><net_sink comp="784" pin=2"/></net>

<net id="795"><net_src comp="784" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="784" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="804"><net_src comp="784" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="106" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="110" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="792" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="806" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="821"><net_src comp="764" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="740" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="823"><net_src comp="812" pin="1"/><net_sink comp="816" pin=2"/></net>

<net id="828"><net_src comp="758" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="40" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="744" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="824" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="800" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="830" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="847"><net_src comp="836" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="796" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="849"><net_src comp="816" pin="3"/><net_sink comp="842" pin=2"/></net>

<net id="853"><net_src comp="842" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="858"><net_src comp="758" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="863"><net_src comp="728" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="870"><net_src comp="864" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="873"><net_src comp="867" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="874"><net_src comp="867" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="875"><net_src comp="867" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="910"><net_src comp="88" pin="0"/><net_sink comp="906" pin=1"/></net>

<net id="920"><net_src comp="124" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="921"><net_src comp="885" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="922"><net_src comp="888" pin="1"/><net_sink comp="911" pin=2"/></net>

<net id="923"><net_src comp="126" pin="0"/><net_sink comp="911" pin=3"/></net>

<net id="924"><net_src comp="126" pin="0"/><net_sink comp="911" pin=4"/></net>

<net id="925"><net_src comp="126" pin="0"/><net_sink comp="911" pin=5"/></net>

<net id="926"><net_src comp="906" pin="2"/><net_sink comp="911" pin=6"/></net>

<net id="932"><net_src comp="339" pin="2"/><net_sink comp="927" pin=1"/></net>

<net id="933"><net_src comp="911" pin="7"/><net_sink comp="927" pin=2"/></net>

<net id="943"><net_src comp="124" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="944"><net_src comp="897" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="945"><net_src comp="900" pin="1"/><net_sink comp="934" pin=2"/></net>

<net id="946"><net_src comp="126" pin="0"/><net_sink comp="934" pin=3"/></net>

<net id="947"><net_src comp="126" pin="0"/><net_sink comp="934" pin=4"/></net>

<net id="948"><net_src comp="126" pin="0"/><net_sink comp="934" pin=5"/></net>

<net id="949"><net_src comp="906" pin="2"/><net_sink comp="934" pin=6"/></net>

<net id="955"><net_src comp="350" pin="2"/><net_sink comp="950" pin=1"/></net>

<net id="956"><net_src comp="934" pin="7"/><net_sink comp="950" pin=2"/></net>

<net id="966"><net_src comp="124" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="967"><net_src comp="882" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="968"><net_src comp="903" pin="1"/><net_sink comp="957" pin=2"/></net>

<net id="969"><net_src comp="126" pin="0"/><net_sink comp="957" pin=3"/></net>

<net id="970"><net_src comp="126" pin="0"/><net_sink comp="957" pin=4"/></net>

<net id="971"><net_src comp="126" pin="0"/><net_sink comp="957" pin=5"/></net>

<net id="972"><net_src comp="906" pin="2"/><net_sink comp="957" pin=6"/></net>

<net id="978"><net_src comp="361" pin="2"/><net_sink comp="973" pin=1"/></net>

<net id="979"><net_src comp="957" pin="7"/><net_sink comp="973" pin=2"/></net>

<net id="989"><net_src comp="124" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="990"><net_src comp="879" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="991"><net_src comp="894" pin="1"/><net_sink comp="980" pin=2"/></net>

<net id="992"><net_src comp="126" pin="0"/><net_sink comp="980" pin=3"/></net>

<net id="993"><net_src comp="126" pin="0"/><net_sink comp="980" pin=4"/></net>

<net id="994"><net_src comp="126" pin="0"/><net_sink comp="980" pin=5"/></net>

<net id="995"><net_src comp="906" pin="2"/><net_sink comp="980" pin=6"/></net>

<net id="1001"><net_src comp="372" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1002"><net_src comp="980" pin="7"/><net_sink comp="996" pin=2"/></net>

<net id="1012"><net_src comp="124" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1013"><net_src comp="876" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1014"><net_src comp="891" pin="1"/><net_sink comp="1003" pin=2"/></net>

<net id="1015"><net_src comp="126" pin="0"/><net_sink comp="1003" pin=3"/></net>

<net id="1016"><net_src comp="126" pin="0"/><net_sink comp="1003" pin=4"/></net>

<net id="1017"><net_src comp="126" pin="0"/><net_sink comp="1003" pin=5"/></net>

<net id="1018"><net_src comp="906" pin="2"/><net_sink comp="1003" pin=6"/></net>

<net id="1024"><net_src comp="383" pin="2"/><net_sink comp="1019" pin=1"/></net>

<net id="1025"><net_src comp="1003" pin="7"/><net_sink comp="1019" pin=2"/></net>

<net id="1036"><net_src comp="973" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1041"><net_src comp="882" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1046"><net_src comp="996" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1051"><net_src comp="1029" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1056"><net_src comp="950" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1061"><net_src comp="879" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1066"><net_src comp="1019" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1071"><net_src comp="876" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1076"><net_src comp="1026" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1081"><net_src comp="927" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1091"><net_src comp="124" pin="0"/><net_sink comp="1082" pin=0"/></net>

<net id="1092"><net_src comp="927" pin="3"/><net_sink comp="1082" pin=1"/></net>

<net id="1093"><net_src comp="950" pin="3"/><net_sink comp="1082" pin=2"/></net>

<net id="1094"><net_src comp="973" pin="3"/><net_sink comp="1082" pin=3"/></net>

<net id="1095"><net_src comp="996" pin="3"/><net_sink comp="1082" pin=4"/></net>

<net id="1096"><net_src comp="1019" pin="3"/><net_sink comp="1082" pin=5"/></net>

<net id="1102"><net_src comp="1082" pin="7"/><net_sink comp="1097" pin=1"/></net>

<net id="1103"><net_src comp="973" pin="3"/><net_sink comp="1097" pin=2"/></net>

<net id="1113"><net_src comp="124" pin="0"/><net_sink comp="1104" pin=0"/></net>

<net id="1114"><net_src comp="927" pin="3"/><net_sink comp="1104" pin=1"/></net>

<net id="1115"><net_src comp="950" pin="3"/><net_sink comp="1104" pin=2"/></net>

<net id="1116"><net_src comp="973" pin="3"/><net_sink comp="1104" pin=3"/></net>

<net id="1117"><net_src comp="996" pin="3"/><net_sink comp="1104" pin=4"/></net>

<net id="1118"><net_src comp="1019" pin="3"/><net_sink comp="1104" pin=5"/></net>

<net id="1124"><net_src comp="1104" pin="7"/><net_sink comp="1119" pin=1"/></net>

<net id="1125"><net_src comp="996" pin="3"/><net_sink comp="1119" pin=2"/></net>

<net id="1135"><net_src comp="124" pin="0"/><net_sink comp="1126" pin=0"/></net>

<net id="1136"><net_src comp="927" pin="3"/><net_sink comp="1126" pin=1"/></net>

<net id="1137"><net_src comp="950" pin="3"/><net_sink comp="1126" pin=2"/></net>

<net id="1138"><net_src comp="973" pin="3"/><net_sink comp="1126" pin=3"/></net>

<net id="1139"><net_src comp="996" pin="3"/><net_sink comp="1126" pin=4"/></net>

<net id="1140"><net_src comp="1019" pin="3"/><net_sink comp="1126" pin=5"/></net>

<net id="1146"><net_src comp="1126" pin="7"/><net_sink comp="1141" pin=1"/></net>

<net id="1147"><net_src comp="1019" pin="3"/><net_sink comp="1141" pin=2"/></net>

<net id="1169"><net_src comp="1163" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1173"><net_src comp="1157" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1177"><net_src comp="1154" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1200"><net_src comp="1193" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1205"><net_src comp="1190" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1210"><net_src comp="1187" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1215"><net_src comp="1141" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1220"><net_src comp="1184" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1225"><net_src comp="1181" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1230"><net_src comp="1178" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1235"><net_src comp="1097" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1260"><net_src comp="1242" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1268"><net_src comp="1261" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1269"><net_src comp="1251" pin="1"/><net_sink comp="1264" pin=1"/></net>

<net id="1273"><net_src comp="1236" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1296"><net_src comp="1289" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1301"><net_src comp="1286" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1306"><net_src comp="1283" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1324"><net_src comp="1317" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="1336"><net_src comp="130" pin="0"/><net_sink comp="1331" pin=0"/></net>

<net id="1337"><net_src comp="132" pin="0"/><net_sink comp="1331" pin=2"/></net>

<net id="1344"><net_src comp="134" pin="0"/><net_sink comp="1338" pin=0"/></net>

<net id="1345"><net_src comp="136" pin="0"/><net_sink comp="1338" pin=2"/></net>

<net id="1346"><net_src comp="138" pin="0"/><net_sink comp="1338" pin=3"/></net>

<net id="1352"><net_src comp="130" pin="0"/><net_sink comp="1347" pin=0"/></net>

<net id="1353"><net_src comp="140" pin="0"/><net_sink comp="1347" pin=2"/></net>

<net id="1357"><net_src comp="1347" pin="3"/><net_sink comp="1354" pin=0"/></net>

<net id="1363"><net_src comp="130" pin="0"/><net_sink comp="1358" pin=0"/></net>

<net id="1364"><net_src comp="138" pin="0"/><net_sink comp="1358" pin=2"/></net>

<net id="1369"><net_src comp="1338" pin="4"/><net_sink comp="1365" pin=0"/></net>

<net id="1370"><net_src comp="1354" pin="1"/><net_sink comp="1365" pin=1"/></net>

<net id="1376"><net_src comp="142" pin="0"/><net_sink comp="1371" pin=0"/></net>

<net id="1377"><net_src comp="1365" pin="2"/><net_sink comp="1371" pin=1"/></net>

<net id="1378"><net_src comp="144" pin="0"/><net_sink comp="1371" pin=2"/></net>

<net id="1383"><net_src comp="1371" pin="3"/><net_sink comp="1379" pin=0"/></net>

<net id="1384"><net_src comp="40" pin="0"/><net_sink comp="1379" pin=1"/></net>

<net id="1389"><net_src comp="1358" pin="3"/><net_sink comp="1385" pin=0"/></net>

<net id="1390"><net_src comp="1379" pin="2"/><net_sink comp="1385" pin=1"/></net>

<net id="1397"><net_src comp="146" pin="0"/><net_sink comp="1391" pin=0"/></net>

<net id="1398"><net_src comp="148" pin="0"/><net_sink comp="1391" pin=2"/></net>

<net id="1399"><net_src comp="132" pin="0"/><net_sink comp="1391" pin=3"/></net>

<net id="1404"><net_src comp="1391" pin="4"/><net_sink comp="1400" pin=0"/></net>

<net id="1405"><net_src comp="150" pin="0"/><net_sink comp="1400" pin=1"/></net>

<net id="1410"><net_src comp="1391" pin="4"/><net_sink comp="1406" pin=0"/></net>

<net id="1411"><net_src comp="152" pin="0"/><net_sink comp="1406" pin=1"/></net>

<net id="1417"><net_src comp="1385" pin="2"/><net_sink comp="1412" pin=0"/></net>

<net id="1418"><net_src comp="1400" pin="2"/><net_sink comp="1412" pin=1"/></net>

<net id="1419"><net_src comp="1406" pin="2"/><net_sink comp="1412" pin=2"/></net>

<net id="1424"><net_src comp="1385" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1425"><net_src comp="1400" pin="2"/><net_sink comp="1420" pin=1"/></net>

<net id="1430"><net_src comp="1412" pin="3"/><net_sink comp="1426" pin=0"/></net>

<net id="1431"><net_src comp="1331" pin="3"/><net_sink comp="1426" pin=1"/></net>

<net id="1436"><net_src comp="40" pin="0"/><net_sink comp="1432" pin=1"/></net>

<net id="1441"><net_src comp="1432" pin="2"/><net_sink comp="1437" pin=1"/></net>

<net id="1446"><net_src comp="40" pin="0"/><net_sink comp="1442" pin=1"/></net>

<net id="1451"><net_src comp="1442" pin="2"/><net_sink comp="1447" pin=1"/></net>

<net id="1456"><net_src comp="1447" pin="2"/><net_sink comp="1452" pin=1"/></net>

<net id="1461"><net_src comp="40" pin="0"/><net_sink comp="1457" pin=1"/></net>

<net id="1466"><net_src comp="1447" pin="2"/><net_sink comp="1462" pin=0"/></net>

<net id="1467"><net_src comp="1457" pin="2"/><net_sink comp="1462" pin=1"/></net>

<net id="1473"><net_src comp="1452" pin="2"/><net_sink comp="1468" pin=0"/></net>

<net id="1474"><net_src comp="154" pin="0"/><net_sink comp="1468" pin=2"/></net>

<net id="1480"><net_src comp="1437" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1481"><net_src comp="98" pin="0"/><net_sink comp="1475" pin=1"/></net>

<net id="1487"><net_src comp="1462" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1488"><net_src comp="1468" pin="3"/><net_sink comp="1482" pin=1"/></net>

<net id="1489"><net_src comp="1475" pin="3"/><net_sink comp="1482" pin=2"/></net>

<net id="1490"><net_src comp="1482" pin="3"/><net_sink comp="326" pin=2"/></net>

<net id="1495"><net_src comp="1170" pin="1"/><net_sink comp="1491" pin=1"/></net>

<net id="1501"><net_src comp="1257" pin="1"/><net_sink comp="1496" pin=1"/></net>

<net id="1502"><net_src comp="1254" pin="1"/><net_sink comp="1496" pin=2"/></net>

<net id="1503"><net_src comp="1496" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1508"><net_src comp="1174" pin="1"/><net_sink comp="1504" pin=1"/></net>

<net id="1514"><net_src comp="1270" pin="1"/><net_sink comp="1509" pin=1"/></net>

<net id="1515"><net_src comp="1280" pin="1"/><net_sink comp="1509" pin=2"/></net>

<net id="1521"><net_src comp="1248" pin="1"/><net_sink comp="1516" pin=1"/></net>

<net id="1522"><net_src comp="1245" pin="1"/><net_sink comp="1516" pin=2"/></net>

<net id="1523"><net_src comp="1516" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1529"><net_src comp="1277" pin="1"/><net_sink comp="1524" pin=1"/></net>

<net id="1530"><net_src comp="1274" pin="1"/><net_sink comp="1524" pin=2"/></net>

<net id="1531"><net_src comp="1524" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1536"><net_src comp="1166" pin="1"/><net_sink comp="1532" pin=1"/></net>

<net id="1542"><net_src comp="1328" pin="1"/><net_sink comp="1537" pin=1"/></net>

<net id="1543"><net_src comp="1325" pin="1"/><net_sink comp="1537" pin=2"/></net>

<net id="1544"><net_src comp="1537" pin="3"/><net_sink comp="1331" pin=1"/></net>

<net id="1545"><net_src comp="1537" pin="3"/><net_sink comp="1338" pin=1"/></net>

<net id="1546"><net_src comp="1537" pin="3"/><net_sink comp="1347" pin=1"/></net>

<net id="1547"><net_src comp="1537" pin="3"/><net_sink comp="1358" pin=1"/></net>

<net id="1548"><net_src comp="1537" pin="3"/><net_sink comp="1391" pin=1"/></net>

<net id="1554"><net_src comp="1314" pin="1"/><net_sink comp="1549" pin=1"/></net>

<net id="1555"><net_src comp="1311" pin="1"/><net_sink comp="1549" pin=2"/></net>

<net id="1556"><net_src comp="1549" pin="3"/><net_sink comp="1320" pin=1"/></net>

<net id="1560"><net_src comp="266" pin="2"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="1565"><net_src comp="272" pin="2"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1570"><net_src comp="278" pin="2"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="1575"><net_src comp="284" pin="2"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="1580"><net_src comp="290" pin="2"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="1585"><net_src comp="296" pin="2"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="1590"><net_src comp="302" pin="2"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1595"><net_src comp="308" pin="2"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="1600"><net_src comp="314" pin="2"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1605"><net_src comp="445" pin="2"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="1610"><net_src comp="178" pin="1"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1612"><net_src comp="1607" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="1616"><net_src comp="182" pin="1"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1618"><net_src comp="1613" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1619"><net_src comp="1613" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1623"><net_src comp="186" pin="1"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1625"><net_src comp="1620" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1626"><net_src comp="1620" pin="1"/><net_sink comp="1221" pin=1"/></net>

<net id="1630"><net_src comp="190" pin="1"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1632"><net_src comp="1627" pin="1"/><net_sink comp="1216" pin=1"/></net>

<net id="1636"><net_src comp="194" pin="1"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1638"><net_src comp="1633" pin="1"/><net_sink comp="1307" pin=1"/></net>

<net id="1642"><net_src comp="198" pin="1"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1644"><net_src comp="1639" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1645"><net_src comp="1639" pin="1"/><net_sink comp="1302" pin=1"/></net>

<net id="1649"><net_src comp="202" pin="1"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1651"><net_src comp="1646" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1652"><net_src comp="1646" pin="1"/><net_sink comp="1297" pin=1"/></net>

<net id="1656"><net_src comp="206" pin="1"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1658"><net_src comp="1653" pin="1"/><net_sink comp="1292" pin=1"/></net>

<net id="1662"><net_src comp="210" pin="1"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1664"><net_src comp="1659" pin="1"/><net_sink comp="1211" pin=1"/></net>

<net id="1668"><net_src comp="214" pin="1"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1670"><net_src comp="1665" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1671"><net_src comp="1665" pin="1"/><net_sink comp="1206" pin=1"/></net>

<net id="1675"><net_src comp="218" pin="1"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1677"><net_src comp="1672" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1678"><net_src comp="1672" pin="1"/><net_sink comp="1201" pin=1"/></net>

<net id="1682"><net_src comp="222" pin="1"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1684"><net_src comp="1679" pin="1"/><net_sink comp="1196" pin=1"/></net>

<net id="1688"><net_src comp="226" pin="1"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1690"><net_src comp="1685" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1691"><net_src comp="1685" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1695"><net_src comp="230" pin="1"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1697"><net_src comp="1692" pin="1"/><net_sink comp="1072" pin=1"/></net>

<net id="1701"><net_src comp="234" pin="1"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1703"><net_src comp="1698" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1707"><net_src comp="238" pin="1"/><net_sink comp="1704" pin=0"/></net>

<net id="1708"><net_src comp="1704" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1709"><net_src comp="1704" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1713"><net_src comp="242" pin="1"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1715"><net_src comp="1710" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="1719"><net_src comp="246" pin="1"/><net_sink comp="1716" pin=0"/></net>

<net id="1720"><net_src comp="1716" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1721"><net_src comp="1716" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1722"><net_src comp="1716" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1726"><net_src comp="250" pin="1"/><net_sink comp="1723" pin=0"/></net>

<net id="1727"><net_src comp="1723" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1728"><net_src comp="1723" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1732"><net_src comp="254" pin="1"/><net_sink comp="1729" pin=0"/></net>

<net id="1733"><net_src comp="1729" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1734"><net_src comp="1729" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1738"><net_src comp="258" pin="1"/><net_sink comp="1735" pin=0"/></net>

<net id="1739"><net_src comp="1735" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1740"><net_src comp="1735" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1744"><net_src comp="262" pin="1"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="1746"><net_src comp="1741" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1750"><net_src comp="451" pin="1"/><net_sink comp="1747" pin=0"/></net>

<net id="1751"><net_src comp="1747" pin="1"/><net_sink comp="1532" pin=0"/></net>

<net id="1755"><net_src comp="454" pin="1"/><net_sink comp="1752" pin=0"/></net>

<net id="1756"><net_src comp="1752" pin="1"/><net_sink comp="1516" pin=0"/></net>

<net id="1760"><net_src comp="457" pin="1"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="1765"><net_src comp="460" pin="1"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="1770"><net_src comp="463" pin="1"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="1549" pin=0"/></net>

<net id="1775"><net_src comp="466" pin="1"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="1780"><net_src comp="469" pin="1"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="1785"><net_src comp="472" pin="1"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="1524" pin=0"/></net>

<net id="1790"><net_src comp="475" pin="1"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1795"><net_src comp="482" pin="2"/><net_sink comp="1792" pin=0"/></net>

<net id="1799"><net_src comp="488" pin="2"/><net_sink comp="1796" pin=0"/></net>

<net id="1800"><net_src comp="1796" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="1804"><net_src comp="494" pin="2"/><net_sink comp="1801" pin=0"/></net>

<net id="1808"><net_src comp="500" pin="2"/><net_sink comp="1805" pin=0"/></net>

<net id="1809"><net_src comp="1805" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1813"><net_src comp="506" pin="2"/><net_sink comp="1810" pin=0"/></net>

<net id="1814"><net_src comp="1810" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1818"><net_src comp="512" pin="2"/><net_sink comp="1815" pin=0"/></net>

<net id="1822"><net_src comp="518" pin="2"/><net_sink comp="1819" pin=0"/></net>

<net id="1826"><net_src comp="524" pin="2"/><net_sink comp="1823" pin=0"/></net>

<net id="1830"><net_src comp="530" pin="2"/><net_sink comp="1827" pin=0"/></net>

<net id="1831"><net_src comp="1827" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1832"><net_src comp="1827" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1833"><net_src comp="1827" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1837"><net_src comp="668" pin="2"/><net_sink comp="1834" pin=0"/></net>

<net id="1838"><net_src comp="1834" pin="1"/><net_sink comp="1082" pin=6"/></net>

<net id="1842"><net_src comp="682" pin="2"/><net_sink comp="1839" pin=0"/></net>

<net id="1843"><net_src comp="1839" pin="1"/><net_sink comp="1104" pin=6"/></net>

<net id="1847"><net_src comp="696" pin="2"/><net_sink comp="1844" pin=0"/></net>

<net id="1848"><net_src comp="1844" pin="1"/><net_sink comp="1126" pin=6"/></net>

<net id="1852"><net_src comp="706" pin="2"/><net_sink comp="1849" pin=0"/></net>

<net id="1856"><net_src comp="712" pin="2"/><net_sink comp="1853" pin=0"/></net>

<net id="1857"><net_src comp="1853" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="1861"><net_src comp="764" pin="2"/><net_sink comp="1858" pin=0"/></net>

<net id="1865"><net_src comp="842" pin="3"/><net_sink comp="1862" pin=0"/></net>

<net id="1866"><net_src comp="1862" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1870"><net_src comp="850" pin="1"/><net_sink comp="1867" pin=0"/></net>

<net id="1871"><net_src comp="1867" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1875"><net_src comp="854" pin="2"/><net_sink comp="1872" pin=0"/></net>

<net id="1876"><net_src comp="1872" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1877"><net_src comp="1872" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1878"><net_src comp="1872" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1879"><net_src comp="1872" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1880"><net_src comp="1872" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1884"><net_src comp="859" pin="2"/><net_sink comp="1881" pin=0"/></net>

<net id="1888"><net_src comp="333" pin="3"/><net_sink comp="1885" pin=0"/></net>

<net id="1889"><net_src comp="1885" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="1890"><net_src comp="1885" pin="1"/><net_sink comp="339" pin=3"/></net>

<net id="1894"><net_src comp="344" pin="3"/><net_sink comp="1891" pin=0"/></net>

<net id="1895"><net_src comp="1891" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="1896"><net_src comp="1891" pin="1"/><net_sink comp="350" pin=3"/></net>

<net id="1900"><net_src comp="355" pin="3"/><net_sink comp="1897" pin=0"/></net>

<net id="1901"><net_src comp="1897" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="1902"><net_src comp="1897" pin="1"/><net_sink comp="361" pin=3"/></net>

<net id="1906"><net_src comp="366" pin="3"/><net_sink comp="1903" pin=0"/></net>

<net id="1907"><net_src comp="1903" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1908"><net_src comp="1903" pin="1"/><net_sink comp="372" pin=3"/></net>

<net id="1912"><net_src comp="377" pin="3"/><net_sink comp="1909" pin=0"/></net>

<net id="1913"><net_src comp="1909" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1914"><net_src comp="1909" pin="1"/><net_sink comp="383" pin=3"/></net>

<net id="1918"><net_src comp="1119" pin="3"/><net_sink comp="1915" pin=0"/></net>

<net id="1919"><net_src comp="1915" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1923"><net_src comp="1148" pin="1"/><net_sink comp="1920" pin=0"/></net>

<net id="1924"><net_src comp="1920" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1928"><net_src comp="1151" pin="1"/><net_sink comp="1925" pin=0"/></net>

<net id="1929"><net_src comp="1925" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1933"><net_src comp="1160" pin="1"/><net_sink comp="1930" pin=0"/></net>

<net id="1934"><net_src comp="1930" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1938"><net_src comp="1532" pin="2"/><net_sink comp="1935" pin=0"/></net>

<net id="1939"><net_src comp="1935" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1943"><net_src comp="1491" pin="2"/><net_sink comp="1940" pin=0"/></net>

<net id="1944"><net_src comp="1940" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1948"><net_src comp="1504" pin="2"/><net_sink comp="1945" pin=0"/></net>

<net id="1949"><net_src comp="1945" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1953"><net_src comp="1239" pin="1"/><net_sink comp="1950" pin=0"/></net>

<net id="1954"><net_src comp="1950" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1958"><net_src comp="1264" pin="2"/><net_sink comp="1955" pin=0"/></net>

<net id="1959"><net_src comp="1955" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1963"><net_src comp="1509" pin="3"/><net_sink comp="1960" pin=0"/></net>

<net id="1964"><net_src comp="1960" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1968"><net_src comp="1320" pin="2"/><net_sink comp="1965" pin=0"/></net>

<net id="1969"><net_src comp="1965" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1973"><net_src comp="1331" pin="3"/><net_sink comp="1970" pin=0"/></net>

<net id="1974"><net_src comp="1970" pin="1"/><net_sink comp="1437" pin=0"/></net>

<net id="1975"><net_src comp="1970" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1979"><net_src comp="1365" pin="2"/><net_sink comp="1976" pin=0"/></net>

<net id="1980"><net_src comp="1976" pin="1"/><net_sink comp="1468" pin=1"/></net>

<net id="1981"><net_src comp="1976" pin="1"/><net_sink comp="1475" pin=2"/></net>

<net id="1985"><net_src comp="1420" pin="2"/><net_sink comp="1982" pin=0"/></net>

<net id="1986"><net_src comp="1982" pin="1"/><net_sink comp="1432" pin=0"/></net>

<net id="1987"><net_src comp="1982" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1991"><net_src comp="1426" pin="2"/><net_sink comp="1988" pin=0"/></net>

<net id="1992"><net_src comp="1988" pin="1"/><net_sink comp="1452" pin=0"/></net>

<net id="1993"><net_src comp="1988" pin="1"/><net_sink comp="1457" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_src_data_stream_V | {}
	Port: p_dst_data_stream_V | {10 }
 - Input state : 
	Port: pynq_filters_Filter2D.1 : p_src_data_stream_V | {6 }
	Port: pynq_filters_Filter2D.1 : p_dst_data_stream_V | {}
	Port: pynq_filters_Filter2D.1 : p_kernel_val_0_V_0_read | {1 }
	Port: pynq_filters_Filter2D.1 : p_kernel_val_0_V_1_read | {1 }
	Port: pynq_filters_Filter2D.1 : p_kernel_val_0_V_2_read | {1 }
	Port: pynq_filters_Filter2D.1 : p_kernel_val_1_V_0_read | {1 }
	Port: pynq_filters_Filter2D.1 : p_kernel_val_1_V_1_read | {1 }
	Port: pynq_filters_Filter2D.1 : p_kernel_val_1_V_2_read | {1 }
	Port: pynq_filters_Filter2D.1 : p_kernel_val_2_V_0_read | {1 }
	Port: pynq_filters_Filter2D.1 : p_kernel_val_2_V_1_read | {1 }
	Port: pynq_filters_Filter2D.1 : p_kernel_val_2_V_2_read | {1 }
  - Chain level:
	State 1
	State 2
		tmp_45 : 1
		rend_i_i : 1
		stg_34 : 1
	State 3
		tmp_85_cast_cast : 1
		exitcond1 : 1
		i_V : 1
		stg_72 : 2
		tmp_47 : 1
		tmp_291_not : 1
		tmp_48 : 1
		tmp_49 : 1
		tmp_338_1 : 1
		tmp_338_4 : 1
		tmp_50 : 1
		p_assign_14_2 : 2
		tmp_65 : 3
		tmp_66 : 3
		tmp_68 : 3
		tmp_70 : 1
		tmp_51 : 2
		tmp_52 : 4
		p_assign_14_3 : 2
		tmp_81 : 3
		tmp_82 : 3
		tmp_83 : 3
		tmp_53 : 2
		tmp_54 : 4
		p_assign_14_4 : 2
		tmp_84 : 3
		tmp_85 : 3
		tmp_86 : 3
		tmp_55 : 2
		tmp_56 : 4
		y_2_2 : 5
		row_assign_13_2_t : 6
		y_2_3 : 5
		row_assign_13_3_t : 6
		y_2_4 : 5
		row_assign_13_4_t : 6
	State 4
		tmp_89_cast_cast : 1
		exitcond : 1
		j_V : 1
		stg_113 : 2
		tmp_87 : 1
		icmp : 2
		r_V : 2
		r_V_cast : 3
		tmp_88 : 3
		rev : 4
		tmp_58 : 3
		or_cond_i_i : 4
		tmp_89 : 3
		p_assign : 2
		p_p_i_i : 4
		p_p_i_i_cast : 5
		p_p_i_i_cast4 : 5
		tmp_59 : 5
		addconv : 6
		addconv_cast : 7
		sel_tmp : 8
		tmp_67_not : 4
		sel_tmp11 : 4
		sel_tmp12 : 6
		x : 9
		tmp_90 : 10
		brmerge : 4
		stg_137 : 4
		or_cond_i : 3
		stg_146 : 3
	State 5
		tmp_60 : 1
		k_buf_0_val_5_addr : 2
		k_buf_0_val_5_load : 3
		k_buf_0_val_6_addr : 2
		k_buf_0_val_6_load : 3
		k_buf_0_val_7_addr : 2
		k_buf_0_val_7_load : 3
		k_buf_0_val_8_addr : 2
		k_buf_0_val_8_load : 3
		k_buf_0_val_9_addr : 2
		k_buf_0_val_9_load : 3
	State 6
		col_buf_0_val_0_0 : 1
		col_buf_0_val_1_0 : 1
		col_buf_0_val_2_0 : 1
		col_buf_0_val_3_0 : 1
		col_buf_0_val_4_0 : 1
		stg_202 : 1
		stg_203 : 1
		stg_204 : 1
		stg_205 : 1
		stg_208 : 2
		stg_209 : 1
		stg_210 : 2
		stg_211 : 1
		stg_212 : 2
		stg_213 : 1
		stg_214 : 2
		stg_215 : 1
		stg_216 : 1
		stg_217 : 2
		tmp_69 : 2
		src_kernel_win_0_val_2_0 : 3
		tmp_71 : 2
		src_kernel_win_0_val_3_0 : 3
		tmp_72 : 2
		src_kernel_win_0_val_4_0 : 3
		OP1_V : 1
		p_Val2_s : 2
		OP1_V_0_2 : 1
		p_Val2_25_0_2 : 2
		OP1_V_2 : 1
		p_Val2_25_2 : 2
		stg_243 : 1
		stg_244 : 1
		stg_245 : 1
		stg_246 : 4
		stg_247 : 1
		stg_248 : 1
		stg_249 : 1
		stg_250 : 4
	State 7
		p_Val2_25_0_1 : 1
		tmp_382_0_1_cast : 2
		p_Val2_28_0_1 : 3
		p_Val2_28_0_1_cast : 4
		OP1_V_1 : 1
		p_Val2_25_1 : 2
		tmp_382_1_cast_cast : 3
		tmp : 4
		tmp_cast : 5
		p_Val2_28_1 : 6
		OP1_V_1_2 : 1
		p_Val2_25_1_2 : 2
		tmp_382_1_2_cast_cast : 3
		p_Val2_25_2_1 : 1
		tmp_382_2_1_cast_cast : 2
		tmp3 : 3
		tmp3_cast : 4
		tmp2 : 5
		stg_281 : 1
		stg_282 : 1
		stg_283 : 1
	State 8
		p_Val2_25_1_1 : 1
		tmp_382_1_1_cast : 2
		tmp1 : 3
		p_Val2_28_2_1 : 4
	State 9
		p_Val2_25_2_2 : 1
		tmp_382_2_2_cast : 2
		p_Val2_3 : 3
		signbit : 4
		p_Val2_1 : 4
		tmp_94 : 4
		tmp_3_i_i : 5
		tmp_95 : 4
		p_Val2_2 : 6
		tmp_96 : 7
		tmp_7_i_i : 8
		carry : 8
		tmp_73 : 4
		Range1_all_ones : 5
		Range1_all_zeros : 5
		deleted_zeros : 8
		p_38_i_i_i : 8
		p_39_demorgan_i_i_i : 9
	State 10
		p_Val2_s_138 : 1
		stg_323 : 2
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|          |             tmp_52_fu_572             |    0    |    0    |    3    |
|          |             tmp_54_fu_612             |    0    |    0    |    3    |
|          |             tmp_56_fu_652             |    0    |    0    |    3    |
|          |              y_2_2_fu_660             |    0    |    0    |    3    |
|          |              y_2_3_fu_674             |    0    |    0    |    3    |
|          |              y_2_4_fu_688             |    0    |    0    |    3    |
|          |             p_p_i_i_fu_784            |    0    |    0    |    11   |
|          |             sel_tmp_fu_816            |    0    |    0    |    13   |
|          |                x_fu_842               |    0    |    0    |    13   |
|          |        col_buf_0_val_0_0_fu_927       |    0    |    0    |    8    |
|  select  |        col_buf_0_val_1_0_fu_950       |    0    |    0    |    8    |
|          |        col_buf_0_val_2_0_fu_973       |    0    |    0    |    8    |
|          |        col_buf_0_val_3_0_fu_996       |    0    |    0    |    8    |
|          |       col_buf_0_val_4_0_fu_1019       |    0    |    0    |    8    |
|          |    src_kernel_win_0_val_2_0_fu_1097   |    0    |    0    |    8    |
|          |    src_kernel_win_0_val_3_0_fu_1119   |    0    |    0    |    8    |
|          |    src_kernel_win_0_val_4_0_fu_1141   |    0    |    0    |    8    |
|          |         deleted_zeros_fu_1412         |    0    |    0    |    1    |
|          |           p_mux_i_i_fu_1468           |    0    |    0    |    8    |
|          |             p_i_i_fu_1475             |    0    |    0    |    8    |
|          |          p_Val2_s_138_fu_1482         |    0    |    0    |    8    |
|----------|---------------------------------------|---------|---------|---------|
|          |               i_V_fu_488              |    0    |    0    |    9    |
|          |          p_assign_14_2_fu_536         |    0    |    0    |    9    |
|          |          p_assign_14_3_fu_580         |    0    |    0    |    9    |
|          |          p_assign_14_4_fu_620         |    0    |    0    |    9    |
|    add   |               j_V_fu_712              |    0    |    0    |    10   |
|          |               r_V_fu_734              |    0    |    0    |    10   |
|          |          p_Val2_28_1_fu_1264          |    0    |    0    |    25   |
|          |         p_Val2_28_2_1_fu_1320         |    0    |    0    |    27   |
|          |            p_Val2_2_fu_1365           |    0    |    0    |    8    |
|----------|---------------------------------------|---------|---------|---------|
|          |             tmp_61_fu_911             |    0    |    0    |    10   |
|          |             tmp_62_fu_934             |    0    |    0    |    10   |
|          |             tmp_63_fu_957             |    0    |    0    |    10   |
|    mux   |             tmp_64_fu_980             |    0    |    0    |    10   |
|          |             tmp_67_fu_1003            |    0    |    0    |    10   |
|          |             tmp_69_fu_1082            |    0    |    0    |    10   |
|          |             tmp_71_fu_1104            |    0    |    0    |    10   |
|          |             tmp_72_fu_1126            |    0    |    0    |    10   |
|----------|---------------------------------------|---------|---------|---------|
|          |            exitcond1_fu_482           |    0    |    0    |    3    |
|          |             tmp_47_fu_494             |    0    |    0    |    3    |
|          |           tmp_291_not_fu_500          |    0    |    0    |    3    |
|          |             tmp_48_fu_506             |    0    |    0    |    3    |
|          |             tmp_49_fu_512             |    0    |    0    |    3    |
|          |            tmp_338_1_fu_518           |    0    |    0    |    3    |
|   icmp   |            tmp_338_4_fu_524           |    0    |    0    |    3    |
|          |             tmp_50_fu_530             |    0    |    0    |    3    |
|          |            exitcond_fu_706            |    0    |    0    |    4    |
|          |              icmp_fu_728              |    0    |    0    |    3    |
|          |             tmp_58_fu_758             |    0    |    0    |    4    |
|          |             tmp_59_fu_800             |    0    |    0    |    4    |
|          |        Range1_all_ones_fu_1400        |    0    |    0    |    3    |
|          |        Range1_all_zeros_fu_1406       |    0    |    0    |    3    |
|----------|---------------------------------------|---------|---------|---------|
|          |             tmp_51_fu_566             |    0    |    0    |    3    |
|          |             tmp_53_fu_606             |    0    |    0    |    3    |
|    sub   |             tmp_55_fu_646             |    0    |    0    |    3    |
|          |            p_assign_fu_778            |    0    |    0    |    10   |
|          |             addconv_fu_806            |    0    |    0    |    12   |
|----------|---------------------------------------|---------|---------|---------|
|          |             tmp_45_fu_445             |    0    |    0    |    1    |
|          |        row_assign_13_2_t_fu_668       |    0    |    0    |    5    |
|          |        row_assign_13_3_t_fu_682       |    0    |    0    |    5    |
|          |        row_assign_13_4_t_fu_696       |    0    |    0    |    5    |
|          |               rev_fu_752              |    0    |    0    |    1    |
|    xor   |           tmp_67_not_fu_824           |    0    |    0    |    1    |
|          |         col_assign_4_t_fu_906         |    0    |    0    |    5    |
|          |           tmp_7_i_i_fu_1379           |    0    |    0    |    1    |
|          |           tmp_8_i_i_fu_1432           |    0    |    0    |    1    |
|          |          signbit_not_fu_1442          |    0    |    0    |    1    |
|          |    p_39_demorgan_i_not_i_i_fu_1457    |    0    |    0    |    1    |
|----------|---------------------------------------|---------|---------|---------|
|          |           or_cond_i_i_fu_764          |    0    |    0    |    1    |
|          |            sel_tmp12_fu_836           |    0    |    0    |    1    |
|          |            or_cond_i_fu_859           |    0    |    0    |    1    |
|    and   |             carry_fu_1385             |    0    |    0    |    1    |
|          |           p_38_i_i_i_fu_1420          |    0    |    0    |    1    |
|          |            neg_src_fu_1437            |    0    |    0    |    1    |
|          |      brmerge_i_i_not_i_i_fu_1452      |    0    |    0    |    1    |
|----------|---------------------------------------|---------|---------|---------|
|          |              grp_fu_1496              |    1    |    0    |    0    |
|          |              grp_fu_1509              |    1    |    0    |    0    |
|  muladd  |              grp_fu_1516              |    1    |    0    |    0    |
|          |              grp_fu_1524              |    1    |    0    |    0    |
|          |              grp_fu_1537              |    1    |    0    |    0    |
|          |              grp_fu_1549              |    1    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            sel_tmp11_fu_830           |    0    |    0    |    1    |
|          |             brmerge_fu_854            |    0    |    0    |    1    |
|    or    |      p_39_demorgan_i_i_i_fu_1426      |    0    |    0    |    1    |
|          |        neg_src_not_i_i_fu_1447        |    0    |    0    |    1    |
|          |          brmerge_i_i_fu_1462          |    0    |    0    |    1    |
|----------|---------------------------------------|---------|---------|---------|
|          |         p_Val2_25_0_2_fu_1491         |    1    |    0    |    0    |
|    mul   |          p_Val2_25_2_fu_1504          |    1    |    0    |    0    |
|          |            p_Val2_s_fu_1532           |    1    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          | p_kernel_val_2_V_2_read_1_read_fu_266 |    0    |    0    |    0    |
|          | p_kernel_val_2_V_1_read_1_read_fu_272 |    0    |    0    |    0    |
|          | p_kernel_val_2_V_0_read_1_read_fu_278 |    0    |    0    |    0    |
|          | p_kernel_val_1_V_2_read_1_read_fu_284 |    0    |    0    |    0    |
|   read   | p_kernel_val_1_V_1_read_1_read_fu_290 |    0    |    0    |    0    |
|          | p_kernel_val_1_V_0_read_1_read_fu_296 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_2_read_1_read_fu_302 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_1_read_1_read_fu_308 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_0_read_1_read_fu_314 |    0    |    0    |    0    |
|          |            grp_read_fu_320            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   write  |          stg_323_write_fu_326         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |              OP2_V_fu_451             |    0    |    0    |    0    |
|          |            OP2_V_0_1_fu_454           |    0    |    0    |    0    |
|          |            OP2_V_0_2_fu_457           |    0    |    0    |    0    |
|          |             OP2_V_1_fu_460            |    0    |    0    |    0    |
|          |            OP2_V_1_1_fu_463           |    0    |    0    |    0    |
|          |            OP2_V_1_2_fu_466           |    0    |    0    |    0    |
|          |             OP2_V_2_fu_469            |    0    |    0    |    0    |
|          |            OP2_V_2_1_fu_472           |    0    |    0    |    0    |
|          |            OP2_V_2_2_fu_475           |    0    |    0    |    0    |
|          |            r_V_cast_fu_740            |    0    |    0    |    0    |
|   sext   |          p_p_i_i_cast_fu_792          |    0    |    0    |    0    |
|          |          p_p_i_i_cast4_fu_796         |    0    |    0    |    0    |
|          |        col_assign_cast7_fu_864        |    0    |    0    |    0    |
|          |         tmp_382_0_cast_fu_1245        |    0    |    0    |    0    |
|          |       p_Val2_28_0_1_cast_fu_1251      |    0    |    0    |    0    |
|          |     tmp_382_0_2_cast_cast_fu_1254     |    0    |    0    |    0    |
|          |            tmp_cast_fu_1261           |    0    |    0    |    0    |
|          |      tmp_382_2_cast_cast_fu_1274      |    0    |    0    |    0    |
|          |           tmp3_cast_fu_1280           |    0    |    0    |    0    |
|          |        p_Val2_28_1_cast_fu_1311       |    0    |    0    |    0    |
|          |           tmp2_cast_fu_1317           |    0    |    0    |    0    |
|          |       p_Val2_28_2_1_cast_fu_1325      |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |        tmp_85_cast_cast_fu_478        |    0    |    0    |    0    |
|          |        tmp_89_cast_cast_fu_702        |    0    |    0    |    0    |
|          |          addconv_cast_fu_812          |    0    |    0    |    0    |
|          |             tmp_60_fu_867             |    0    |    0    |    0    |
|          |             OP1_V_fu_1166             |    0    |    0    |    0    |
|          |           OP1_V_0_2_fu_1170           |    0    |    0    |    0    |
|   zext   |            OP1_V_2_fu_1174            |    0    |    0    |    0    |
|          |           OP1_V_0_1_fu_1248           |    0    |    0    |    0    |
|          |            OP1_V_1_fu_1257            |    0    |    0    |    0    |
|          |           OP1_V_1_2_fu_1270           |    0    |    0    |    0    |
|          |           OP1_V_2_1_fu_1277           |    0    |    0    |    0    |
|          |           OP1_V_1_1_fu_1314           |    0    |    0    |    0    |
|          |           OP1_V_2_2_fu_1328           |    0    |    0    |    0    |
|          |           tmp_3_i_i_fu_1354           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |             tmp_65_fu_542             |    0    |    0    |    0    |
|          |             tmp_70_fu_562             |    0    |    0    |    0    |
|   trunc  |             tmp_81_fu_586             |    0    |    0    |    0    |
|          |             tmp_84_fu_626             |    0    |    0    |    0    |
|          |             tmp_90_fu_850             |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |             tmp_66_fu_546             |    0    |    0    |    0    |
|          |             tmp_68_fu_554             |    0    |    0    |    0    |
|          |             tmp_82_fu_590             |    0    |    0    |    0    |
|          |             tmp_83_fu_598             |    0    |    0    |    0    |
|          |             tmp_85_fu_630             |    0    |    0    |    0    |
| bitselect|             tmp_86_fu_638             |    0    |    0    |    0    |
|          |             tmp_88_fu_744             |    0    |    0    |    0    |
|          |             tmp_89_fu_770             |    0    |    0    |    0    |
|          |            signbit_fu_1331            |    0    |    0    |    0    |
|          |             tmp_94_fu_1347            |    0    |    0    |    0    |
|          |             tmp_95_fu_1358            |    0    |    0    |    0    |
|          |             tmp_96_fu_1371            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |             tmp_87_fu_718             |    0    |    0    |    0    |
|partselect|            p_Val2_1_fu_1338           |    0    |    0    |    0    |
|          |             tmp_73_fu_1391            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    9    |    0    |   455   |
|----------|---------------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_5|    1   |    0   |    0   |
|k_buf_0_val_6|    1   |    0   |    0   |
|k_buf_0_val_7|    1   |    0   |    0   |
|k_buf_0_val_8|    1   |    0   |    0   |
|k_buf_0_val_9|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    5   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|          OP2_V_0_1_reg_1752         |   24   |
|          OP2_V_0_2_reg_1757         |   24   |
|          OP2_V_1_1_reg_1767         |   24   |
|          OP2_V_1_2_reg_1772         |   24   |
|           OP2_V_1_reg_1762          |   24   |
|          OP2_V_2_1_reg_1782         |   24   |
|          OP2_V_2_2_reg_1787         |   24   |
|           OP2_V_2_reg_1777          |   24   |
|            OP2_V_reg_1747           |   24   |
|           brmerge_reg_1872          |    1   |
|          exitcond1_reg_1792         |    1   |
|          exitcond_reg_1849          |    1   |
|             i_V_reg_1796            |    9   |
|             j_V_reg_1853            |   10   |
|     k_buf_0_val_5_addr_reg_1885     |   10   |
|     k_buf_0_val_6_addr_reg_1891     |   10   |
|     k_buf_0_val_7_addr_reg_1897     |   10   |
|     k_buf_0_val_8_addr_reg_1903     |   10   |
|     k_buf_0_val_9_addr_reg_1909     |   10   |
|         or_cond_i_i_reg_1858        |    1   |
|          or_cond_i_reg_1881         |    1   |
|          p_083_0_i_reg_423          |    9   |
|          p_098_0_i_reg_434          |   10   |
|         p_38_i_i_i_reg_1982         |    1   |
|     p_39_demorgan_i_i_i_reg_1988    |    1   |
|        p_Val2_25_0_2_reg_1940       |   24   |
|         p_Val2_25_2_reg_1945        |   24   |
|         p_Val2_28_1_reg_1955        |   26   |
|        p_Val2_28_2_1_reg_1965       |   27   |
|          p_Val2_2_reg_1976          |    8   |
|          p_Val2_s_reg_1935          |   24   |
|  p_kernel_val_0_V_0_read_1_reg_1597 |   16   |
|  p_kernel_val_0_V_1_read_1_reg_1592 |   16   |
|  p_kernel_val_0_V_2_read_1_reg_1587 |   16   |
|  p_kernel_val_1_V_0_read_1_reg_1582 |   16   |
|  p_kernel_val_1_V_1_read_1_reg_1577 |   16   |
|  p_kernel_val_1_V_2_read_1_reg_1572 |   16   |
|  p_kernel_val_2_V_0_read_1_reg_1567 |   16   |
|  p_kernel_val_2_V_1_read_1_reg_1562 |   16   |
|  p_kernel_val_2_V_2_read_1_reg_1557 |   16   |
|right_border_buf_0_val_0_1_1_reg_1692|    8   |
| right_border_buf_0_val_0_1_reg_1685 |    8   |
|right_border_buf_0_val_1_1_1_reg_1723|    8   |
| right_border_buf_0_val_1_1_reg_1716 |    8   |
|right_border_buf_0_val_2_1_1_reg_1741|    8   |
| right_border_buf_0_val_2_1_reg_1735 |    8   |
|right_border_buf_0_val_3_1_1_reg_1729|    8   |
| right_border_buf_0_val_3_1_reg_1710 |    8   |
|right_border_buf_0_val_4_1_1_reg_1704|    8   |
| right_border_buf_0_val_4_1_reg_1698 |    8   |
|      row_assign_13_2_t_reg_1834     |    3   |
|      row_assign_13_3_t_reg_1839     |    3   |
|      row_assign_13_4_t_reg_1844     |    3   |
|           signbit_reg_1970          |    1   |
|  src_kernel_win_0_val_2_1_reg_1607  |    8   |
| src_kernel_win_0_val_2_2_lo_reg_1920|    8   |
|  src_kernel_win_0_val_2_2_reg_1613  |    8   |
| src_kernel_win_0_val_2_3_1_reg_1627 |    8   |
| src_kernel_win_0_val_2_3_lo_reg_1925|    8   |
|  src_kernel_win_0_val_2_3_reg_1620  |    8   |
|  src_kernel_win_0_val_3_0_reg_1915  |    8   |
|  src_kernel_win_0_val_3_1_reg_1633  |    8   |
|  src_kernel_win_0_val_3_2_reg_1639  |    8   |
| src_kernel_win_0_val_3_3_1_reg_1653 |    8   |
| src_kernel_win_0_val_3_3_lo_reg_1950|    8   |
|  src_kernel_win_0_val_3_3_reg_1646  |    8   |
|  src_kernel_win_0_val_4_1_reg_1659  |    8   |
|  src_kernel_win_0_val_4_2_reg_1665  |    8   |
| src_kernel_win_0_val_4_3_1_reg_1679 |    8   |
| src_kernel_win_0_val_4_3_lo_reg_1930|    8   |
|  src_kernel_win_0_val_4_3_reg_1672  |    8   |
|            tmp2_reg_1960            |   26   |
|         tmp_291_not_reg_1805        |    1   |
|          tmp_338_1_reg_1819         |    1   |
|          tmp_338_4_reg_1823         |    1   |
|           tmp_45_reg_1602           |    1   |
|           tmp_47_reg_1801           |    1   |
|           tmp_48_reg_1810           |    1   |
|           tmp_49_reg_1815           |    1   |
|           tmp_50_reg_1827           |    1   |
|           tmp_90_reg_1867           |    3   |
|            tmp_s_reg_412            |    1   |
|              x_reg_1862             |   13   |
+-------------------------------------+--------+
|                Total                |   865  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_339 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_350 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_350 |  p4  |   2  |   8  |   16   ||    8    |
| grp_access_fu_361 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_361 |  p4  |   2  |   8  |   16   ||    8    |
| grp_access_fu_372 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_372 |  p4  |   2  |   8  |   16   ||    8    |
| grp_access_fu_383 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_383 |  p4  |   2  |   8  |   16   ||    8    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   164  ||  14.139 ||    82   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |    -   |    0   |   455  |
|   Memory  |    5   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   14   |    -   |   82   |
|  Register |    -   |    -   |    -   |   865  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |    9   |   14   |   865  |   537  |
+-----------+--------+--------+--------+--------+--------+
