0.6
2018.3
Dec  7 2018
00:33:28
C:/sdup/lab/6/Lab6/Lab6.sim/sim_1/synth/timing/xsim/mul24_comb_tb_time_synth.v,1683281378,verilog,,,,glbl;mul24_comb,,,,,,,,
C:/sdup/lab/6/Lab6/Lab6.srcs/sim_1/new/mul12_tb.v,1683279874,systemVerilog,,,,mul12_tb,,,,,,,,
C:/sdup/lab/6/Lab6/Lab6.srcs/sim_1/new/mul24_comb_tb.sv,1683281041,systemVerilog,,,,mul24_comb_tb,,,,,,,,
