
Bai6_ADC_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000098fc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000030a0  08009a8c  08009a8c  0000aa8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cb2c  0800cb2c  0000e068  2**0
                  CONTENTS
  4 .ARM          00000008  0800cb2c  0800cb2c  0000db2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cb34  0800cb34  0000e068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cb34  0800cb34  0000db34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cb38  0800cb38  0000db38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0800cb3c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e068  2**0
                  CONTENTS
 10 .bss          000004bc  20000068  20000068  0000e068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000524  20000524  0000e068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a063  00000000  00000000  0000e098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000465e  00000000  00000000  000280fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016f8  00000000  00000000  0002c760  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011b6  00000000  00000000  0002de58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002681e  00000000  00000000  0002f00e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020db1  00000000  00000000  0005582c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000df8db  00000000  00000000  000765dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00155eb8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000634c  00000000  00000000  00155efc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  0015c248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009a74 	.word	0x08009a74

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08009a74 	.word	0x08009a74

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2f>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a14:	bf24      	itt	cs
 8000a16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a1e:	d90d      	bls.n	8000a3c <__aeabi_d2f+0x30>
 8000a20:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a2c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a34:	bf08      	it	eq
 8000a36:	f020 0001 	biceq.w	r0, r0, #1
 8000a3a:	4770      	bx	lr
 8000a3c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a40:	d121      	bne.n	8000a86 <__aeabi_d2f+0x7a>
 8000a42:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a46:	bfbc      	itt	lt
 8000a48:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a4c:	4770      	bxlt	lr
 8000a4e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a56:	f1c2 0218 	rsb	r2, r2, #24
 8000a5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a62:	fa20 f002 	lsr.w	r0, r0, r2
 8000a66:	bf18      	it	ne
 8000a68:	f040 0001 	orrne.w	r0, r0, #1
 8000a6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a78:	ea40 000c 	orr.w	r0, r0, ip
 8000a7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a84:	e7cc      	b.n	8000a20 <__aeabi_d2f+0x14>
 8000a86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a8a:	d107      	bne.n	8000a9c <__aeabi_d2f+0x90>
 8000a8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a90:	bf1e      	ittt	ne
 8000a92:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a96:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a9a:	4770      	bxne	lr
 8000a9c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000aa4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <__aeabi_uldivmod>:
 8000aac:	b953      	cbnz	r3, 8000ac4 <__aeabi_uldivmod+0x18>
 8000aae:	b94a      	cbnz	r2, 8000ac4 <__aeabi_uldivmod+0x18>
 8000ab0:	2900      	cmp	r1, #0
 8000ab2:	bf08      	it	eq
 8000ab4:	2800      	cmpeq	r0, #0
 8000ab6:	bf1c      	itt	ne
 8000ab8:	f04f 31ff 	movne.w	r1, #4294967295
 8000abc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ac0:	f000 b988 	b.w	8000dd4 <__aeabi_idiv0>
 8000ac4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000acc:	f000 f806 	bl	8000adc <__udivmoddi4>
 8000ad0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ad4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad8:	b004      	add	sp, #16
 8000ada:	4770      	bx	lr

08000adc <__udivmoddi4>:
 8000adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ae0:	9d08      	ldr	r5, [sp, #32]
 8000ae2:	468e      	mov	lr, r1
 8000ae4:	4604      	mov	r4, r0
 8000ae6:	4688      	mov	r8, r1
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d14a      	bne.n	8000b82 <__udivmoddi4+0xa6>
 8000aec:	428a      	cmp	r2, r1
 8000aee:	4617      	mov	r7, r2
 8000af0:	d962      	bls.n	8000bb8 <__udivmoddi4+0xdc>
 8000af2:	fab2 f682 	clz	r6, r2
 8000af6:	b14e      	cbz	r6, 8000b0c <__udivmoddi4+0x30>
 8000af8:	f1c6 0320 	rsb	r3, r6, #32
 8000afc:	fa01 f806 	lsl.w	r8, r1, r6
 8000b00:	fa20 f303 	lsr.w	r3, r0, r3
 8000b04:	40b7      	lsls	r7, r6
 8000b06:	ea43 0808 	orr.w	r8, r3, r8
 8000b0a:	40b4      	lsls	r4, r6
 8000b0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b10:	fa1f fc87 	uxth.w	ip, r7
 8000b14:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b18:	0c23      	lsrs	r3, r4, #16
 8000b1a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b1e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b22:	fb01 f20c 	mul.w	r2, r1, ip
 8000b26:	429a      	cmp	r2, r3
 8000b28:	d909      	bls.n	8000b3e <__udivmoddi4+0x62>
 8000b2a:	18fb      	adds	r3, r7, r3
 8000b2c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b30:	f080 80ea 	bcs.w	8000d08 <__udivmoddi4+0x22c>
 8000b34:	429a      	cmp	r2, r3
 8000b36:	f240 80e7 	bls.w	8000d08 <__udivmoddi4+0x22c>
 8000b3a:	3902      	subs	r1, #2
 8000b3c:	443b      	add	r3, r7
 8000b3e:	1a9a      	subs	r2, r3, r2
 8000b40:	b2a3      	uxth	r3, r4
 8000b42:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b46:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b4e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b52:	459c      	cmp	ip, r3
 8000b54:	d909      	bls.n	8000b6a <__udivmoddi4+0x8e>
 8000b56:	18fb      	adds	r3, r7, r3
 8000b58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b5c:	f080 80d6 	bcs.w	8000d0c <__udivmoddi4+0x230>
 8000b60:	459c      	cmp	ip, r3
 8000b62:	f240 80d3 	bls.w	8000d0c <__udivmoddi4+0x230>
 8000b66:	443b      	add	r3, r7
 8000b68:	3802      	subs	r0, #2
 8000b6a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b6e:	eba3 030c 	sub.w	r3, r3, ip
 8000b72:	2100      	movs	r1, #0
 8000b74:	b11d      	cbz	r5, 8000b7e <__udivmoddi4+0xa2>
 8000b76:	40f3      	lsrs	r3, r6
 8000b78:	2200      	movs	r2, #0
 8000b7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b82:	428b      	cmp	r3, r1
 8000b84:	d905      	bls.n	8000b92 <__udivmoddi4+0xb6>
 8000b86:	b10d      	cbz	r5, 8000b8c <__udivmoddi4+0xb0>
 8000b88:	e9c5 0100 	strd	r0, r1, [r5]
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	4608      	mov	r0, r1
 8000b90:	e7f5      	b.n	8000b7e <__udivmoddi4+0xa2>
 8000b92:	fab3 f183 	clz	r1, r3
 8000b96:	2900      	cmp	r1, #0
 8000b98:	d146      	bne.n	8000c28 <__udivmoddi4+0x14c>
 8000b9a:	4573      	cmp	r3, lr
 8000b9c:	d302      	bcc.n	8000ba4 <__udivmoddi4+0xc8>
 8000b9e:	4282      	cmp	r2, r0
 8000ba0:	f200 8105 	bhi.w	8000dae <__udivmoddi4+0x2d2>
 8000ba4:	1a84      	subs	r4, r0, r2
 8000ba6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000baa:	2001      	movs	r0, #1
 8000bac:	4690      	mov	r8, r2
 8000bae:	2d00      	cmp	r5, #0
 8000bb0:	d0e5      	beq.n	8000b7e <__udivmoddi4+0xa2>
 8000bb2:	e9c5 4800 	strd	r4, r8, [r5]
 8000bb6:	e7e2      	b.n	8000b7e <__udivmoddi4+0xa2>
 8000bb8:	2a00      	cmp	r2, #0
 8000bba:	f000 8090 	beq.w	8000cde <__udivmoddi4+0x202>
 8000bbe:	fab2 f682 	clz	r6, r2
 8000bc2:	2e00      	cmp	r6, #0
 8000bc4:	f040 80a4 	bne.w	8000d10 <__udivmoddi4+0x234>
 8000bc8:	1a8a      	subs	r2, r1, r2
 8000bca:	0c03      	lsrs	r3, r0, #16
 8000bcc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bd0:	b280      	uxth	r0, r0
 8000bd2:	b2bc      	uxth	r4, r7
 8000bd4:	2101      	movs	r1, #1
 8000bd6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000bda:	fb0e 221c 	mls	r2, lr, ip, r2
 8000bde:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000be2:	fb04 f20c 	mul.w	r2, r4, ip
 8000be6:	429a      	cmp	r2, r3
 8000be8:	d907      	bls.n	8000bfa <__udivmoddi4+0x11e>
 8000bea:	18fb      	adds	r3, r7, r3
 8000bec:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000bf0:	d202      	bcs.n	8000bf8 <__udivmoddi4+0x11c>
 8000bf2:	429a      	cmp	r2, r3
 8000bf4:	f200 80e0 	bhi.w	8000db8 <__udivmoddi4+0x2dc>
 8000bf8:	46c4      	mov	ip, r8
 8000bfa:	1a9b      	subs	r3, r3, r2
 8000bfc:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c00:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c04:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c08:	fb02 f404 	mul.w	r4, r2, r4
 8000c0c:	429c      	cmp	r4, r3
 8000c0e:	d907      	bls.n	8000c20 <__udivmoddi4+0x144>
 8000c10:	18fb      	adds	r3, r7, r3
 8000c12:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c16:	d202      	bcs.n	8000c1e <__udivmoddi4+0x142>
 8000c18:	429c      	cmp	r4, r3
 8000c1a:	f200 80ca 	bhi.w	8000db2 <__udivmoddi4+0x2d6>
 8000c1e:	4602      	mov	r2, r0
 8000c20:	1b1b      	subs	r3, r3, r4
 8000c22:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c26:	e7a5      	b.n	8000b74 <__udivmoddi4+0x98>
 8000c28:	f1c1 0620 	rsb	r6, r1, #32
 8000c2c:	408b      	lsls	r3, r1
 8000c2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000c32:	431f      	orrs	r7, r3
 8000c34:	fa0e f401 	lsl.w	r4, lr, r1
 8000c38:	fa20 f306 	lsr.w	r3, r0, r6
 8000c3c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c40:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c44:	4323      	orrs	r3, r4
 8000c46:	fa00 f801 	lsl.w	r8, r0, r1
 8000c4a:	fa1f fc87 	uxth.w	ip, r7
 8000c4e:	fbbe f0f9 	udiv	r0, lr, r9
 8000c52:	0c1c      	lsrs	r4, r3, #16
 8000c54:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c58:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c5c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c60:	45a6      	cmp	lr, r4
 8000c62:	fa02 f201 	lsl.w	r2, r2, r1
 8000c66:	d909      	bls.n	8000c7c <__udivmoddi4+0x1a0>
 8000c68:	193c      	adds	r4, r7, r4
 8000c6a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c6e:	f080 809c 	bcs.w	8000daa <__udivmoddi4+0x2ce>
 8000c72:	45a6      	cmp	lr, r4
 8000c74:	f240 8099 	bls.w	8000daa <__udivmoddi4+0x2ce>
 8000c78:	3802      	subs	r0, #2
 8000c7a:	443c      	add	r4, r7
 8000c7c:	eba4 040e 	sub.w	r4, r4, lr
 8000c80:	fa1f fe83 	uxth.w	lr, r3
 8000c84:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c88:	fb09 4413 	mls	r4, r9, r3, r4
 8000c8c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c90:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c94:	45a4      	cmp	ip, r4
 8000c96:	d908      	bls.n	8000caa <__udivmoddi4+0x1ce>
 8000c98:	193c      	adds	r4, r7, r4
 8000c9a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c9e:	f080 8082 	bcs.w	8000da6 <__udivmoddi4+0x2ca>
 8000ca2:	45a4      	cmp	ip, r4
 8000ca4:	d97f      	bls.n	8000da6 <__udivmoddi4+0x2ca>
 8000ca6:	3b02      	subs	r3, #2
 8000ca8:	443c      	add	r4, r7
 8000caa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cae:	eba4 040c 	sub.w	r4, r4, ip
 8000cb2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000cb6:	4564      	cmp	r4, ip
 8000cb8:	4673      	mov	r3, lr
 8000cba:	46e1      	mov	r9, ip
 8000cbc:	d362      	bcc.n	8000d84 <__udivmoddi4+0x2a8>
 8000cbe:	d05f      	beq.n	8000d80 <__udivmoddi4+0x2a4>
 8000cc0:	b15d      	cbz	r5, 8000cda <__udivmoddi4+0x1fe>
 8000cc2:	ebb8 0203 	subs.w	r2, r8, r3
 8000cc6:	eb64 0409 	sbc.w	r4, r4, r9
 8000cca:	fa04 f606 	lsl.w	r6, r4, r6
 8000cce:	fa22 f301 	lsr.w	r3, r2, r1
 8000cd2:	431e      	orrs	r6, r3
 8000cd4:	40cc      	lsrs	r4, r1
 8000cd6:	e9c5 6400 	strd	r6, r4, [r5]
 8000cda:	2100      	movs	r1, #0
 8000cdc:	e74f      	b.n	8000b7e <__udivmoddi4+0xa2>
 8000cde:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ce2:	0c01      	lsrs	r1, r0, #16
 8000ce4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ce8:	b280      	uxth	r0, r0
 8000cea:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000cee:	463b      	mov	r3, r7
 8000cf0:	4638      	mov	r0, r7
 8000cf2:	463c      	mov	r4, r7
 8000cf4:	46b8      	mov	r8, r7
 8000cf6:	46be      	mov	lr, r7
 8000cf8:	2620      	movs	r6, #32
 8000cfa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000cfe:	eba2 0208 	sub.w	r2, r2, r8
 8000d02:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d06:	e766      	b.n	8000bd6 <__udivmoddi4+0xfa>
 8000d08:	4601      	mov	r1, r0
 8000d0a:	e718      	b.n	8000b3e <__udivmoddi4+0x62>
 8000d0c:	4610      	mov	r0, r2
 8000d0e:	e72c      	b.n	8000b6a <__udivmoddi4+0x8e>
 8000d10:	f1c6 0220 	rsb	r2, r6, #32
 8000d14:	fa2e f302 	lsr.w	r3, lr, r2
 8000d18:	40b7      	lsls	r7, r6
 8000d1a:	40b1      	lsls	r1, r6
 8000d1c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d20:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d24:	430a      	orrs	r2, r1
 8000d26:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d2a:	b2bc      	uxth	r4, r7
 8000d2c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d30:	0c11      	lsrs	r1, r2, #16
 8000d32:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d36:	fb08 f904 	mul.w	r9, r8, r4
 8000d3a:	40b0      	lsls	r0, r6
 8000d3c:	4589      	cmp	r9, r1
 8000d3e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d42:	b280      	uxth	r0, r0
 8000d44:	d93e      	bls.n	8000dc4 <__udivmoddi4+0x2e8>
 8000d46:	1879      	adds	r1, r7, r1
 8000d48:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d4c:	d201      	bcs.n	8000d52 <__udivmoddi4+0x276>
 8000d4e:	4589      	cmp	r9, r1
 8000d50:	d81f      	bhi.n	8000d92 <__udivmoddi4+0x2b6>
 8000d52:	eba1 0109 	sub.w	r1, r1, r9
 8000d56:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d5a:	fb09 f804 	mul.w	r8, r9, r4
 8000d5e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d62:	b292      	uxth	r2, r2
 8000d64:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d68:	4542      	cmp	r2, r8
 8000d6a:	d229      	bcs.n	8000dc0 <__udivmoddi4+0x2e4>
 8000d6c:	18ba      	adds	r2, r7, r2
 8000d6e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d72:	d2c4      	bcs.n	8000cfe <__udivmoddi4+0x222>
 8000d74:	4542      	cmp	r2, r8
 8000d76:	d2c2      	bcs.n	8000cfe <__udivmoddi4+0x222>
 8000d78:	f1a9 0102 	sub.w	r1, r9, #2
 8000d7c:	443a      	add	r2, r7
 8000d7e:	e7be      	b.n	8000cfe <__udivmoddi4+0x222>
 8000d80:	45f0      	cmp	r8, lr
 8000d82:	d29d      	bcs.n	8000cc0 <__udivmoddi4+0x1e4>
 8000d84:	ebbe 0302 	subs.w	r3, lr, r2
 8000d88:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d8c:	3801      	subs	r0, #1
 8000d8e:	46e1      	mov	r9, ip
 8000d90:	e796      	b.n	8000cc0 <__udivmoddi4+0x1e4>
 8000d92:	eba7 0909 	sub.w	r9, r7, r9
 8000d96:	4449      	add	r1, r9
 8000d98:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d9c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000da0:	fb09 f804 	mul.w	r8, r9, r4
 8000da4:	e7db      	b.n	8000d5e <__udivmoddi4+0x282>
 8000da6:	4673      	mov	r3, lr
 8000da8:	e77f      	b.n	8000caa <__udivmoddi4+0x1ce>
 8000daa:	4650      	mov	r0, sl
 8000dac:	e766      	b.n	8000c7c <__udivmoddi4+0x1a0>
 8000dae:	4608      	mov	r0, r1
 8000db0:	e6fd      	b.n	8000bae <__udivmoddi4+0xd2>
 8000db2:	443b      	add	r3, r7
 8000db4:	3a02      	subs	r2, #2
 8000db6:	e733      	b.n	8000c20 <__udivmoddi4+0x144>
 8000db8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dbc:	443b      	add	r3, r7
 8000dbe:	e71c      	b.n	8000bfa <__udivmoddi4+0x11e>
 8000dc0:	4649      	mov	r1, r9
 8000dc2:	e79c      	b.n	8000cfe <__udivmoddi4+0x222>
 8000dc4:	eba1 0109 	sub.w	r1, r1, r9
 8000dc8:	46c4      	mov	ip, r8
 8000dca:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dce:	fb09 f804 	mul.w	r8, r9, r4
 8000dd2:	e7c4      	b.n	8000d5e <__udivmoddi4+0x282>

08000dd4 <__aeabi_idiv0>:
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop

08000dd8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b084      	sub	sp, #16
 8000ddc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000dde:	463b      	mov	r3, r7
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	605a      	str	r2, [r3, #4]
 8000de6:	609a      	str	r2, [r3, #8]
 8000de8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000dea:	4b3d      	ldr	r3, [pc, #244]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000dec:	4a3d      	ldr	r2, [pc, #244]	@ (8000ee4 <MX_ADC1_Init+0x10c>)
 8000dee:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000df0:	4b3b      	ldr	r3, [pc, #236]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000df6:	4b3a      	ldr	r3, [pc, #232]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000dfc:	4b38      	ldr	r3, [pc, #224]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000dfe:	2201      	movs	r2, #1
 8000e00:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000e02:	4b37      	ldr	r3, [pc, #220]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e08:	4b35      	ldr	r3, [pc, #212]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e10:	4b33      	ldr	r3, [pc, #204]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e16:	4b32      	ldr	r3, [pc, #200]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000e18:	4a33      	ldr	r2, [pc, #204]	@ (8000ee8 <MX_ADC1_Init+0x110>)
 8000e1a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e1c:	4b30      	ldr	r3, [pc, #192]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000e22:	4b2f      	ldr	r3, [pc, #188]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000e24:	2205      	movs	r2, #5
 8000e26:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000e28:	4b2d      	ldr	r3, [pc, #180]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e30:	4b2b      	ldr	r3, [pc, #172]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000e32:	2201      	movs	r2, #1
 8000e34:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e36:	482a      	ldr	r0, [pc, #168]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000e38:	f002 fac2 	bl	80033c0 <HAL_ADC_Init>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d001      	beq.n	8000e46 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000e42:	f001 fcbd 	bl	80027c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000e46:	2308      	movs	r3, #8
 8000e48:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e52:	463b      	mov	r3, r7
 8000e54:	4619      	mov	r1, r3
 8000e56:	4822      	ldr	r0, [pc, #136]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000e58:	f002 fc24 	bl	80036a4 <HAL_ADC_ConfigChannel>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000e62:	f001 fcad 	bl	80027c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000e66:	2309      	movs	r3, #9
 8000e68:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e6e:	463b      	mov	r3, r7
 8000e70:	4619      	mov	r1, r3
 8000e72:	481b      	ldr	r0, [pc, #108]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000e74:	f002 fc16 	bl	80036a4 <HAL_ADC_ConfigChannel>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000e7e:	f001 fc9f 	bl	80027c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000e82:	230a      	movs	r3, #10
 8000e84:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000e86:	2303      	movs	r3, #3
 8000e88:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	4814      	ldr	r0, [pc, #80]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000e90:	f002 fc08 	bl	80036a4 <HAL_ADC_ConfigChannel>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8000e9a:	f001 fc91 	bl	80027c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000e9e:	230b      	movs	r3, #11
 8000ea0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000ea2:	2304      	movs	r3, #4
 8000ea4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ea6:	463b      	mov	r3, r7
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	480d      	ldr	r0, [pc, #52]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000eac:	f002 fbfa 	bl	80036a4 <HAL_ADC_ConfigChannel>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000eb6:	f001 fc83 	bl	80027c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000eba:	230c      	movs	r3, #12
 8000ebc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000ebe:	2305      	movs	r3, #5
 8000ec0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ec2:	463b      	mov	r3, r7
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	4806      	ldr	r0, [pc, #24]	@ (8000ee0 <MX_ADC1_Init+0x108>)
 8000ec8:	f002 fbec 	bl	80036a4 <HAL_ADC_ConfigChannel>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000ed2:	f001 fc75 	bl	80027c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ed6:	bf00      	nop
 8000ed8:	3710      	adds	r7, #16
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	20000084 	.word	0x20000084
 8000ee4:	40012000 	.word	0x40012000
 8000ee8:	0f000001 	.word	0x0f000001

08000eec <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b08a      	sub	sp, #40	@ 0x28
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef4:	f107 0314 	add.w	r3, r7, #20
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	609a      	str	r2, [r3, #8]
 8000f00:	60da      	str	r2, [r3, #12]
 8000f02:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a3c      	ldr	r2, [pc, #240]	@ (8000ffc <HAL_ADC_MspInit+0x110>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d171      	bne.n	8000ff2 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f0e:	2300      	movs	r3, #0
 8000f10:	613b      	str	r3, [r7, #16]
 8000f12:	4b3b      	ldr	r3, [pc, #236]	@ (8001000 <HAL_ADC_MspInit+0x114>)
 8000f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f16:	4a3a      	ldr	r2, [pc, #232]	@ (8001000 <HAL_ADC_MspInit+0x114>)
 8000f18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f1e:	4b38      	ldr	r3, [pc, #224]	@ (8001000 <HAL_ADC_MspInit+0x114>)
 8000f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f26:	613b      	str	r3, [r7, #16]
 8000f28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	60fb      	str	r3, [r7, #12]
 8000f2e:	4b34      	ldr	r3, [pc, #208]	@ (8001000 <HAL_ADC_MspInit+0x114>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f32:	4a33      	ldr	r2, [pc, #204]	@ (8001000 <HAL_ADC_MspInit+0x114>)
 8000f34:	f043 0304 	orr.w	r3, r3, #4
 8000f38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f3a:	4b31      	ldr	r3, [pc, #196]	@ (8001000 <HAL_ADC_MspInit+0x114>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3e:	f003 0304 	and.w	r3, r3, #4
 8000f42:	60fb      	str	r3, [r7, #12]
 8000f44:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f46:	2300      	movs	r3, #0
 8000f48:	60bb      	str	r3, [r7, #8]
 8000f4a:	4b2d      	ldr	r3, [pc, #180]	@ (8001000 <HAL_ADC_MspInit+0x114>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4e:	4a2c      	ldr	r2, [pc, #176]	@ (8001000 <HAL_ADC_MspInit+0x114>)
 8000f50:	f043 0302 	orr.w	r3, r3, #2
 8000f54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f56:	4b2a      	ldr	r3, [pc, #168]	@ (8001000 <HAL_ADC_MspInit+0x114>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5a:	f003 0302 	and.w	r3, r3, #2
 8000f5e:	60bb      	str	r3, [r7, #8]
 8000f60:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000f62:	2307      	movs	r3, #7
 8000f64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f66:	2303      	movs	r3, #3
 8000f68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f6e:	f107 0314 	add.w	r3, r7, #20
 8000f72:	4619      	mov	r1, r3
 8000f74:	4823      	ldr	r0, [pc, #140]	@ (8001004 <HAL_ADC_MspInit+0x118>)
 8000f76:	f003 fb49 	bl	800460c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000f7a:	2303      	movs	r3, #3
 8000f7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f82:	2300      	movs	r3, #0
 8000f84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f86:	f107 0314 	add.w	r3, r7, #20
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	481e      	ldr	r0, [pc, #120]	@ (8001008 <HAL_ADC_MspInit+0x11c>)
 8000f8e:	f003 fb3d 	bl	800460c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000f92:	4b1e      	ldr	r3, [pc, #120]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000f94:	4a1e      	ldr	r2, [pc, #120]	@ (8001010 <HAL_ADC_MspInit+0x124>)
 8000f96:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000f98:	4b1c      	ldr	r3, [pc, #112]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f9e:	4b1b      	ldr	r3, [pc, #108]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fa4:	4b19      	ldr	r3, [pc, #100]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000faa:	4b18      	ldr	r3, [pc, #96]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000fac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000fb0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000fb2:	4b16      	ldr	r3, [pc, #88]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000fb4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000fb8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000fba:	4b14      	ldr	r3, [pc, #80]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000fbc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000fc0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000fc2:	4b12      	ldr	r3, [pc, #72]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000fc4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000fc8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000fca:	4b10      	ldr	r3, [pc, #64]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000fd0:	4b0e      	ldr	r3, [pc, #56]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000fd6:	480d      	ldr	r0, [pc, #52]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000fd8:	f002 ff16 	bl	8003e08 <HAL_DMA_Init>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8000fe2:	f001 fbed 	bl	80027c0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4a08      	ldr	r2, [pc, #32]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000fea:	639a      	str	r2, [r3, #56]	@ 0x38
 8000fec:	4a07      	ldr	r2, [pc, #28]	@ (800100c <HAL_ADC_MspInit+0x120>)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000ff2:	bf00      	nop
 8000ff4:	3728      	adds	r7, #40	@ 0x28
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	40012000 	.word	0x40012000
 8001000:	40023800 	.word	0x40023800
 8001004:	40020800 	.word	0x40020800
 8001008:	40020400 	.word	0x40020400
 800100c:	200000cc 	.word	0x200000cc
 8001010:	40026410 	.word	0x40026410

08001014 <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8001018:	2201      	movs	r2, #1
 800101a:	2108      	movs	r1, #8
 800101c:	4802      	ldr	r0, [pc, #8]	@ (8001028 <button_init+0x14>)
 800101e:	f003 fc91 	bl	8004944 <HAL_GPIO_WritePin>
}
 8001022:	bf00      	nop
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	40020c00 	.word	0x40020c00

0800102c <button_Scan>:

void button_Scan(){
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8001032:	2200      	movs	r2, #0
 8001034:	2108      	movs	r1, #8
 8001036:	482f      	ldr	r0, [pc, #188]	@ (80010f4 <button_Scan+0xc8>)
 8001038:	f003 fc84 	bl	8004944 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 800103c:	2201      	movs	r2, #1
 800103e:	2108      	movs	r1, #8
 8001040:	482c      	ldr	r0, [pc, #176]	@ (80010f4 <button_Scan+0xc8>)
 8001042:	f003 fc7f 	bl	8004944 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 8001046:	230a      	movs	r3, #10
 8001048:	2202      	movs	r2, #2
 800104a:	492b      	ldr	r1, [pc, #172]	@ (80010f8 <button_Scan+0xcc>)
 800104c:	482b      	ldr	r0, [pc, #172]	@ (80010fc <button_Scan+0xd0>)
 800104e:	f005 faca 	bl	80065e6 <HAL_SPI_Receive>
	  int button_index = 0;
 8001052:	2300      	movs	r3, #0
 8001054:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 8001056:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800105a:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 800105c:	2300      	movs	r3, #0
 800105e:	607b      	str	r3, [r7, #4]
 8001060:	e03f      	b.n	80010e2 <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2b00      	cmp	r3, #0
 8001066:	db06      	blt.n	8001076 <button_Scan+0x4a>
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2b03      	cmp	r3, #3
 800106c:	dc03      	bgt.n	8001076 <button_Scan+0x4a>
			  button_index = i + 4; // do theo schematic th spi gi ko ging nh button trn mch
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	3304      	adds	r3, #4
 8001072:	60fb      	str	r3, [r7, #12]
 8001074:	e018      	b.n	80010a8 <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){  //-> cn convert li cho n ng vi th t mnh mn
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2b03      	cmp	r3, #3
 800107a:	dd07      	ble.n	800108c <button_Scan+0x60>
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2b07      	cmp	r3, #7
 8001080:	dc04      	bgt.n	800108c <button_Scan+0x60>
			  button_index = 7 - i;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	f1c3 0307 	rsb	r3, r3, #7
 8001088:	60fb      	str	r3, [r7, #12]
 800108a:	e00d      	b.n	80010a8 <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2b07      	cmp	r3, #7
 8001090:	dd06      	ble.n	80010a0 <button_Scan+0x74>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2b0b      	cmp	r3, #11
 8001096:	dc03      	bgt.n	80010a0 <button_Scan+0x74>
			  button_index = i + 4;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	3304      	adds	r3, #4
 800109c:	60fb      	str	r3, [r7, #12]
 800109e:	e003      	b.n	80010a8 <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	f1c3 0317 	rsb	r3, r3, #23
 80010a6:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 80010a8:	4b13      	ldr	r3, [pc, #76]	@ (80010f8 <button_Scan+0xcc>)
 80010aa:	881a      	ldrh	r2, [r3, #0]
 80010ac:	897b      	ldrh	r3, [r7, #10]
 80010ae:	4013      	ands	r3, r2
 80010b0:	b29b      	uxth	r3, r3
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d005      	beq.n	80010c2 <button_Scan+0x96>
 80010b6:	4a12      	ldr	r2, [pc, #72]	@ (8001100 <button_Scan+0xd4>)
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	2100      	movs	r1, #0
 80010bc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80010c0:	e009      	b.n	80010d6 <button_Scan+0xaa>
		  else button_count[button_index]++;
 80010c2:	4a0f      	ldr	r2, [pc, #60]	@ (8001100 <button_Scan+0xd4>)
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010ca:	3301      	adds	r3, #1
 80010cc:	b299      	uxth	r1, r3
 80010ce:	4a0c      	ldr	r2, [pc, #48]	@ (8001100 <button_Scan+0xd4>)
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
//		  if(spi_button & mask) button_count[i] = 0;
//		  else button_count[i]++;
		  mask = mask >> 1;
 80010d6:	897b      	ldrh	r3, [r7, #10]
 80010d8:	085b      	lsrs	r3, r3, #1
 80010da:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	3301      	adds	r3, #1
 80010e0:	607b      	str	r3, [r7, #4]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	2b0f      	cmp	r3, #15
 80010e6:	ddbc      	ble.n	8001062 <button_Scan+0x36>
	  }
}
 80010e8:	bf00      	nop
 80010ea:	bf00      	nop
 80010ec:	3710      	adds	r7, #16
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	40020c00 	.word	0x40020c00
 80010f8:	2000014c 	.word	0x2000014c
 80010fc:	20000240 	.word	0x20000240
 8001100:	2000012c 	.word	0x2000012c

08001104 <buzzer_init>:

#include "buzzer.h"

uint8_t duty_cycle = 0;

void buzzer_init(){
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8001108:	2100      	movs	r1, #0
 800110a:	4802      	ldr	r0, [pc, #8]	@ (8001114 <buzzer_init+0x10>)
 800110c:	f005 ffac 	bl	8007068 <HAL_TIM_PWM_Start>
}
 8001110:	bf00      	nop
 8001112:	bd80      	pop	{r7, pc}
 8001114:	200002e4 	.word	0x200002e4

08001118 <buzzer_SetVolume>:

void buzzer_SetVolume(uint8_t _duty_cycle){
 8001118:	b480      	push	{r7}
 800111a:	b083      	sub	sp, #12
 800111c:	af00      	add	r7, sp, #0
 800111e:	4603      	mov	r3, r0
 8001120:	71fb      	strb	r3, [r7, #7]
	duty_cycle = _duty_cycle;
 8001122:	4a07      	ldr	r2, [pc, #28]	@ (8001140 <buzzer_SetVolume+0x28>)
 8001124:	79fb      	ldrb	r3, [r7, #7]
 8001126:	7013      	strb	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1,duty_cycle);
 8001128:	4b05      	ldr	r3, [pc, #20]	@ (8001140 <buzzer_SetVolume+0x28>)
 800112a:	781a      	ldrb	r2, [r3, #0]
 800112c:	4b05      	ldr	r3, [pc, #20]	@ (8001144 <buzzer_SetVolume+0x2c>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001132:	bf00      	nop
 8001134:	370c      	adds	r7, #12
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	2000014e 	.word	0x2000014e
 8001144:	200002e4 	.word	0x200002e4

08001148 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800114e:	2300      	movs	r3, #0
 8001150:	607b      	str	r3, [r7, #4]
 8001152:	4b0c      	ldr	r3, [pc, #48]	@ (8001184 <MX_DMA_Init+0x3c>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001156:	4a0b      	ldr	r2, [pc, #44]	@ (8001184 <MX_DMA_Init+0x3c>)
 8001158:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800115c:	6313      	str	r3, [r2, #48]	@ 0x30
 800115e:	4b09      	ldr	r3, [pc, #36]	@ (8001184 <MX_DMA_Init+0x3c>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001162:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001166:	607b      	str	r3, [r7, #4]
 8001168:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800116a:	2200      	movs	r2, #0
 800116c:	2100      	movs	r1, #0
 800116e:	2038      	movs	r0, #56	@ 0x38
 8001170:	f002 fe13 	bl	8003d9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001174:	2038      	movs	r0, #56	@ 0x38
 8001176:	f002 fe2c 	bl	8003dd2 <HAL_NVIC_EnableIRQ>

}
 800117a:	bf00      	nop
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	40023800 	.word	0x40023800

08001188 <ds3231_init>:
uint8_t ds3231_date;
uint8_t ds3231_day;
uint8_t ds3231_month;
uint8_t ds3231_year;

void ds3231_init(){
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
	ds3231_buffer[0] = DEC2BCD(30); //second
 800118c:	201e      	movs	r0, #30
 800118e:	f002 f831 	bl	80031f4 <DEC2BCD>
 8001192:	4603      	mov	r3, r0
 8001194:	461a      	mov	r2, r3
 8001196:	4b17      	ldr	r3, [pc, #92]	@ (80011f4 <ds3231_init+0x6c>)
 8001198:	701a      	strb	r2, [r3, #0]
	ds3231_buffer[1] = DEC2BCD(22); //minute
 800119a:	2016      	movs	r0, #22
 800119c:	f002 f82a 	bl	80031f4 <DEC2BCD>
 80011a0:	4603      	mov	r3, r0
 80011a2:	461a      	mov	r2, r3
 80011a4:	4b13      	ldr	r3, [pc, #76]	@ (80011f4 <ds3231_init+0x6c>)
 80011a6:	705a      	strb	r2, [r3, #1]
	ds3231_buffer[2] = DEC2BCD(21); //hour
 80011a8:	2015      	movs	r0, #21
 80011aa:	f002 f823 	bl	80031f4 <DEC2BCD>
 80011ae:	4603      	mov	r3, r0
 80011b0:	461a      	mov	r2, r3
 80011b2:	4b10      	ldr	r3, [pc, #64]	@ (80011f4 <ds3231_init+0x6c>)
 80011b4:	709a      	strb	r2, [r3, #2]
	ds3231_buffer[3] = DEC2BCD(6);  //day
 80011b6:	2006      	movs	r0, #6
 80011b8:	f002 f81c 	bl	80031f4 <DEC2BCD>
 80011bc:	4603      	mov	r3, r0
 80011be:	461a      	mov	r2, r3
 80011c0:	4b0c      	ldr	r3, [pc, #48]	@ (80011f4 <ds3231_init+0x6c>)
 80011c2:	70da      	strb	r2, [r3, #3]
	ds3231_buffer[4] = DEC2BCD(15); //date
 80011c4:	200f      	movs	r0, #15
 80011c6:	f002 f815 	bl	80031f4 <DEC2BCD>
 80011ca:	4603      	mov	r3, r0
 80011cc:	461a      	mov	r2, r3
 80011ce:	4b09      	ldr	r3, [pc, #36]	@ (80011f4 <ds3231_init+0x6c>)
 80011d0:	711a      	strb	r2, [r3, #4]
	ds3231_buffer[5] = DEC2BCD(9);  //month
 80011d2:	2009      	movs	r0, #9
 80011d4:	f002 f80e 	bl	80031f4 <DEC2BCD>
 80011d8:	4603      	mov	r3, r0
 80011da:	461a      	mov	r2, r3
 80011dc:	4b05      	ldr	r3, [pc, #20]	@ (80011f4 <ds3231_init+0x6c>)
 80011de:	715a      	strb	r2, [r3, #5]
	ds3231_buffer[6] = DEC2BCD(23); //year
 80011e0:	2017      	movs	r0, #23
 80011e2:	f002 f807 	bl	80031f4 <DEC2BCD>
 80011e6:	4603      	mov	r3, r0
 80011e8:	461a      	mov	r2, r3
 80011ea:	4b02      	ldr	r3, [pc, #8]	@ (80011f4 <ds3231_init+0x6c>)
 80011ec:	719a      	strb	r2, [r3, #6]
}
 80011ee:	bf00      	nop
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	20000150 	.word	0x20000150

080011f8 <ds3231_Write>:

void ds3231_Write(uint8_t address, uint8_t value){
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b088      	sub	sp, #32
 80011fc:	af04      	add	r7, sp, #16
 80011fe:	4603      	mov	r3, r0
 8001200:	460a      	mov	r2, r1
 8001202:	71fb      	strb	r3, [r7, #7]
 8001204:	4613      	mov	r3, r2
 8001206:	71bb      	strb	r3, [r7, #6]
	uint8_t temp = DEC2BCD(value);
 8001208:	79bb      	ldrb	r3, [r7, #6]
 800120a:	4618      	mov	r0, r3
 800120c:	f001 fff2 	bl	80031f4 <DEC2BCD>
 8001210:	4603      	mov	r3, r0
 8001212:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, address, I2C_MEMADD_SIZE_8BIT, &temp, 1,10);
 8001214:	79fb      	ldrb	r3, [r7, #7]
 8001216:	b29a      	uxth	r2, r3
 8001218:	230a      	movs	r3, #10
 800121a:	9302      	str	r3, [sp, #8]
 800121c:	2301      	movs	r3, #1
 800121e:	9301      	str	r3, [sp, #4]
 8001220:	f107 030f 	add.w	r3, r7, #15
 8001224:	9300      	str	r3, [sp, #0]
 8001226:	2301      	movs	r3, #1
 8001228:	21d0      	movs	r1, #208	@ 0xd0
 800122a:	4803      	ldr	r0, [pc, #12]	@ (8001238 <ds3231_Write+0x40>)
 800122c:	f003 fd02 	bl	8004c34 <HAL_I2C_Mem_Write>
}
 8001230:	bf00      	nop
 8001232:	3710      	adds	r7, #16
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	200001c8 	.word	0x200001c8

0800123c <ds3231_ReadTime>:

void ds3231_ReadTime(){
 800123c:	b580      	push	{r7, lr}
 800123e:	b084      	sub	sp, #16
 8001240:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, ds3231_buffer, 7, 10);
 8001242:	230a      	movs	r3, #10
 8001244:	9302      	str	r3, [sp, #8]
 8001246:	2307      	movs	r3, #7
 8001248:	9301      	str	r3, [sp, #4]
 800124a:	4b25      	ldr	r3, [pc, #148]	@ (80012e0 <ds3231_ReadTime+0xa4>)
 800124c:	9300      	str	r3, [sp, #0]
 800124e:	2301      	movs	r3, #1
 8001250:	2200      	movs	r2, #0
 8001252:	21d0      	movs	r1, #208	@ 0xd0
 8001254:	4823      	ldr	r0, [pc, #140]	@ (80012e4 <ds3231_ReadTime+0xa8>)
 8001256:	f003 fde7 	bl	8004e28 <HAL_I2C_Mem_Read>
	ds3231_sec = BCD2DEC(ds3231_buffer[0]);
 800125a:	4b21      	ldr	r3, [pc, #132]	@ (80012e0 <ds3231_ReadTime+0xa4>)
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	4618      	mov	r0, r3
 8001260:	f001 ffae 	bl	80031c0 <BCD2DEC>
 8001264:	4603      	mov	r3, r0
 8001266:	461a      	mov	r2, r3
 8001268:	4b1f      	ldr	r3, [pc, #124]	@ (80012e8 <ds3231_ReadTime+0xac>)
 800126a:	701a      	strb	r2, [r3, #0]
	ds3231_min = BCD2DEC(ds3231_buffer[1]);
 800126c:	4b1c      	ldr	r3, [pc, #112]	@ (80012e0 <ds3231_ReadTime+0xa4>)
 800126e:	785b      	ldrb	r3, [r3, #1]
 8001270:	4618      	mov	r0, r3
 8001272:	f001 ffa5 	bl	80031c0 <BCD2DEC>
 8001276:	4603      	mov	r3, r0
 8001278:	461a      	mov	r2, r3
 800127a:	4b1c      	ldr	r3, [pc, #112]	@ (80012ec <ds3231_ReadTime+0xb0>)
 800127c:	701a      	strb	r2, [r3, #0]
	ds3231_hours = BCD2DEC(ds3231_buffer[2]);
 800127e:	4b18      	ldr	r3, [pc, #96]	@ (80012e0 <ds3231_ReadTime+0xa4>)
 8001280:	789b      	ldrb	r3, [r3, #2]
 8001282:	4618      	mov	r0, r3
 8001284:	f001 ff9c 	bl	80031c0 <BCD2DEC>
 8001288:	4603      	mov	r3, r0
 800128a:	461a      	mov	r2, r3
 800128c:	4b18      	ldr	r3, [pc, #96]	@ (80012f0 <ds3231_ReadTime+0xb4>)
 800128e:	701a      	strb	r2, [r3, #0]
	ds3231_day = BCD2DEC(ds3231_buffer[3]);
 8001290:	4b13      	ldr	r3, [pc, #76]	@ (80012e0 <ds3231_ReadTime+0xa4>)
 8001292:	78db      	ldrb	r3, [r3, #3]
 8001294:	4618      	mov	r0, r3
 8001296:	f001 ff93 	bl	80031c0 <BCD2DEC>
 800129a:	4603      	mov	r3, r0
 800129c:	461a      	mov	r2, r3
 800129e:	4b15      	ldr	r3, [pc, #84]	@ (80012f4 <ds3231_ReadTime+0xb8>)
 80012a0:	701a      	strb	r2, [r3, #0]
	ds3231_date = BCD2DEC(ds3231_buffer[4]);
 80012a2:	4b0f      	ldr	r3, [pc, #60]	@ (80012e0 <ds3231_ReadTime+0xa4>)
 80012a4:	791b      	ldrb	r3, [r3, #4]
 80012a6:	4618      	mov	r0, r3
 80012a8:	f001 ff8a 	bl	80031c0 <BCD2DEC>
 80012ac:	4603      	mov	r3, r0
 80012ae:	461a      	mov	r2, r3
 80012b0:	4b11      	ldr	r3, [pc, #68]	@ (80012f8 <ds3231_ReadTime+0xbc>)
 80012b2:	701a      	strb	r2, [r3, #0]
	ds3231_month = BCD2DEC(ds3231_buffer[5]);
 80012b4:	4b0a      	ldr	r3, [pc, #40]	@ (80012e0 <ds3231_ReadTime+0xa4>)
 80012b6:	795b      	ldrb	r3, [r3, #5]
 80012b8:	4618      	mov	r0, r3
 80012ba:	f001 ff81 	bl	80031c0 <BCD2DEC>
 80012be:	4603      	mov	r3, r0
 80012c0:	461a      	mov	r2, r3
 80012c2:	4b0e      	ldr	r3, [pc, #56]	@ (80012fc <ds3231_ReadTime+0xc0>)
 80012c4:	701a      	strb	r2, [r3, #0]
	ds3231_year = BCD2DEC(ds3231_buffer[6]);
 80012c6:	4b06      	ldr	r3, [pc, #24]	@ (80012e0 <ds3231_ReadTime+0xa4>)
 80012c8:	799b      	ldrb	r3, [r3, #6]
 80012ca:	4618      	mov	r0, r3
 80012cc:	f001 ff78 	bl	80031c0 <BCD2DEC>
 80012d0:	4603      	mov	r3, r0
 80012d2:	461a      	mov	r2, r3
 80012d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001300 <ds3231_ReadTime+0xc4>)
 80012d6:	701a      	strb	r2, [r3, #0]
}
 80012d8:	bf00      	nop
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20000150 	.word	0x20000150
 80012e4:	200001c8 	.word	0x200001c8
 80012e8:	20000159 	.word	0x20000159
 80012ec:	20000158 	.word	0x20000158
 80012f0:	20000157 	.word	0x20000157
 80012f4:	2000015b 	.word	0x2000015b
 80012f8:	2000015a 	.word	0x2000015a
 80012fc:	2000015c 	.word	0x2000015c
 8001300:	2000015d 	.word	0x2000015d

08001304 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b08e      	sub	sp, #56	@ 0x38
 8001308:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800130a:	f107 031c 	add.w	r3, r7, #28
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	605a      	str	r2, [r3, #4]
 8001314:	609a      	str	r2, [r3, #8]
 8001316:	60da      	str	r2, [r3, #12]
 8001318:	611a      	str	r2, [r3, #16]
 800131a:	615a      	str	r2, [r3, #20]
 800131c:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 800131e:	463b      	mov	r3, r7
 8001320:	2200      	movs	r2, #0
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	605a      	str	r2, [r3, #4]
 8001326:	609a      	str	r2, [r3, #8]
 8001328:	60da      	str	r2, [r3, #12]
 800132a:	611a      	str	r2, [r3, #16]
 800132c:	615a      	str	r2, [r3, #20]
 800132e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001330:	4b2f      	ldr	r3, [pc, #188]	@ (80013f0 <MX_FSMC_Init+0xec>)
 8001332:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 8001336:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001338:	4b2d      	ldr	r3, [pc, #180]	@ (80013f0 <MX_FSMC_Init+0xec>)
 800133a:	4a2e      	ldr	r2, [pc, #184]	@ (80013f4 <MX_FSMC_Init+0xf0>)
 800133c:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 800133e:	4b2c      	ldr	r3, [pc, #176]	@ (80013f0 <MX_FSMC_Init+0xec>)
 8001340:	2200      	movs	r2, #0
 8001342:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001344:	4b2a      	ldr	r3, [pc, #168]	@ (80013f0 <MX_FSMC_Init+0xec>)
 8001346:	2200      	movs	r2, #0
 8001348:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800134a:	4b29      	ldr	r3, [pc, #164]	@ (80013f0 <MX_FSMC_Init+0xec>)
 800134c:	2200      	movs	r2, #0
 800134e:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001350:	4b27      	ldr	r3, [pc, #156]	@ (80013f0 <MX_FSMC_Init+0xec>)
 8001352:	2210      	movs	r2, #16
 8001354:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001356:	4b26      	ldr	r3, [pc, #152]	@ (80013f0 <MX_FSMC_Init+0xec>)
 8001358:	2200      	movs	r2, #0
 800135a:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 800135c:	4b24      	ldr	r3, [pc, #144]	@ (80013f0 <MX_FSMC_Init+0xec>)
 800135e:	2200      	movs	r2, #0
 8001360:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001362:	4b23      	ldr	r3, [pc, #140]	@ (80013f0 <MX_FSMC_Init+0xec>)
 8001364:	2200      	movs	r2, #0
 8001366:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001368:	4b21      	ldr	r3, [pc, #132]	@ (80013f0 <MX_FSMC_Init+0xec>)
 800136a:	2200      	movs	r2, #0
 800136c:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800136e:	4b20      	ldr	r3, [pc, #128]	@ (80013f0 <MX_FSMC_Init+0xec>)
 8001370:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001374:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001376:	4b1e      	ldr	r3, [pc, #120]	@ (80013f0 <MX_FSMC_Init+0xec>)
 8001378:	2200      	movs	r2, #0
 800137a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 800137c:	4b1c      	ldr	r3, [pc, #112]	@ (80013f0 <MX_FSMC_Init+0xec>)
 800137e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001382:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001384:	4b1a      	ldr	r3, [pc, #104]	@ (80013f0 <MX_FSMC_Init+0xec>)
 8001386:	2200      	movs	r2, #0
 8001388:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800138a:	4b19      	ldr	r3, [pc, #100]	@ (80013f0 <MX_FSMC_Init+0xec>)
 800138c:	2200      	movs	r2, #0
 800138e:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001390:	4b17      	ldr	r3, [pc, #92]	@ (80013f0 <MX_FSMC_Init+0xec>)
 8001392:	2200      	movs	r2, #0
 8001394:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8001396:	230f      	movs	r3, #15
 8001398:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800139a:	230f      	movs	r3, #15
 800139c:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 800139e:	233c      	movs	r3, #60	@ 0x3c
 80013a0:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 80013a2:	2300      	movs	r3, #0
 80013a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 80013a6:	2310      	movs	r3, #16
 80013a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 80013aa:	2311      	movs	r3, #17
 80013ac:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80013ae:	2300      	movs	r3, #0
 80013b0:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 80013b2:	2308      	movs	r3, #8
 80013b4:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 80013b6:	230f      	movs	r3, #15
 80013b8:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 80013ba:	2309      	movs	r3, #9
 80013bc:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 80013be:	2300      	movs	r3, #0
 80013c0:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 80013c2:	2310      	movs	r3, #16
 80013c4:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 80013c6:	2311      	movs	r3, #17
 80013c8:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 80013ca:	2300      	movs	r3, #0
 80013cc:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 80013ce:	463a      	mov	r2, r7
 80013d0:	f107 031c 	add.w	r3, r7, #28
 80013d4:	4619      	mov	r1, r3
 80013d6:	4806      	ldr	r0, [pc, #24]	@ (80013f0 <MX_FSMC_Init+0xec>)
 80013d8:	f005 fce8 	bl	8006dac <HAL_SRAM_Init>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 80013e2:	f001 f9ed 	bl	80027c0 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80013e6:	bf00      	nop
 80013e8:	3738      	adds	r7, #56	@ 0x38
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	20000160 	.word	0x20000160
 80013f4:	a0000104 	.word	0xa0000104

080013f8 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013fe:	1d3b      	adds	r3, r7, #4
 8001400:	2200      	movs	r2, #0
 8001402:	601a      	str	r2, [r3, #0]
 8001404:	605a      	str	r2, [r3, #4]
 8001406:	609a      	str	r2, [r3, #8]
 8001408:	60da      	str	r2, [r3, #12]
 800140a:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 800140c:	4b1c      	ldr	r3, [pc, #112]	@ (8001480 <HAL_FSMC_MspInit+0x88>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d131      	bne.n	8001478 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8001414:	4b1a      	ldr	r3, [pc, #104]	@ (8001480 <HAL_FSMC_MspInit+0x88>)
 8001416:	2201      	movs	r2, #1
 8001418:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800141a:	2300      	movs	r3, #0
 800141c:	603b      	str	r3, [r7, #0]
 800141e:	4b19      	ldr	r3, [pc, #100]	@ (8001484 <HAL_FSMC_MspInit+0x8c>)
 8001420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001422:	4a18      	ldr	r2, [pc, #96]	@ (8001484 <HAL_FSMC_MspInit+0x8c>)
 8001424:	f043 0301 	orr.w	r3, r3, #1
 8001428:	6393      	str	r3, [r2, #56]	@ 0x38
 800142a:	4b16      	ldr	r3, [pc, #88]	@ (8001484 <HAL_FSMC_MspInit+0x8c>)
 800142c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800142e:	f003 0301 	and.w	r3, r3, #1
 8001432:	603b      	str	r3, [r7, #0]
 8001434:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8001436:	f64f 7388 	movw	r3, #65416	@ 0xff88
 800143a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800143c:	2302      	movs	r3, #2
 800143e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001440:	2300      	movs	r3, #0
 8001442:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001444:	2303      	movs	r3, #3
 8001446:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001448:	230c      	movs	r3, #12
 800144a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800144c:	1d3b      	adds	r3, r7, #4
 800144e:	4619      	mov	r1, r3
 8001450:	480d      	ldr	r0, [pc, #52]	@ (8001488 <HAL_FSMC_MspInit+0x90>)
 8001452:	f003 f8db 	bl	800460c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001456:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 800145a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800145c:	2302      	movs	r3, #2
 800145e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001460:	2300      	movs	r3, #0
 8001462:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001464:	2303      	movs	r3, #3
 8001466:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001468:	230c      	movs	r3, #12
 800146a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800146c:	1d3b      	adds	r3, r7, #4
 800146e:	4619      	mov	r1, r3
 8001470:	4806      	ldr	r0, [pc, #24]	@ (800148c <HAL_FSMC_MspInit+0x94>)
 8001472:	f003 f8cb 	bl	800460c <HAL_GPIO_Init>
 8001476:	e000      	b.n	800147a <HAL_FSMC_MspInit+0x82>
    return;
 8001478:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800147a:	3718      	adds	r7, #24
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	200001b0 	.word	0x200001b0
 8001484:	40023800 	.word	0x40023800
 8001488:	40021000 	.word	0x40021000
 800148c:	40020c00 	.word	0x40020c00

08001490 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001498:	f7ff ffae 	bl	80013f8 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800149c:	bf00      	nop
 800149e:	3708      	adds	r7, #8
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}

080014a4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b08e      	sub	sp, #56	@ 0x38
 80014a8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	605a      	str	r2, [r3, #4]
 80014b4:	609a      	str	r2, [r3, #8]
 80014b6:	60da      	str	r2, [r3, #12]
 80014b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	623b      	str	r3, [r7, #32]
 80014be:	4b76      	ldr	r3, [pc, #472]	@ (8001698 <MX_GPIO_Init+0x1f4>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c2:	4a75      	ldr	r2, [pc, #468]	@ (8001698 <MX_GPIO_Init+0x1f4>)
 80014c4:	f043 0310 	orr.w	r3, r3, #16
 80014c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ca:	4b73      	ldr	r3, [pc, #460]	@ (8001698 <MX_GPIO_Init+0x1f4>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ce:	f003 0310 	and.w	r3, r3, #16
 80014d2:	623b      	str	r3, [r7, #32]
 80014d4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014d6:	2300      	movs	r3, #0
 80014d8:	61fb      	str	r3, [r7, #28]
 80014da:	4b6f      	ldr	r3, [pc, #444]	@ (8001698 <MX_GPIO_Init+0x1f4>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014de:	4a6e      	ldr	r2, [pc, #440]	@ (8001698 <MX_GPIO_Init+0x1f4>)
 80014e0:	f043 0304 	orr.w	r3, r3, #4
 80014e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014e6:	4b6c      	ldr	r3, [pc, #432]	@ (8001698 <MX_GPIO_Init+0x1f4>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ea:	f003 0304 	and.w	r3, r3, #4
 80014ee:	61fb      	str	r3, [r7, #28]
 80014f0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	61bb      	str	r3, [r7, #24]
 80014f6:	4b68      	ldr	r3, [pc, #416]	@ (8001698 <MX_GPIO_Init+0x1f4>)
 80014f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fa:	4a67      	ldr	r2, [pc, #412]	@ (8001698 <MX_GPIO_Init+0x1f4>)
 80014fc:	f043 0320 	orr.w	r3, r3, #32
 8001500:	6313      	str	r3, [r2, #48]	@ 0x30
 8001502:	4b65      	ldr	r3, [pc, #404]	@ (8001698 <MX_GPIO_Init+0x1f4>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001506:	f003 0320 	and.w	r3, r3, #32
 800150a:	61bb      	str	r3, [r7, #24]
 800150c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800150e:	2300      	movs	r3, #0
 8001510:	617b      	str	r3, [r7, #20]
 8001512:	4b61      	ldr	r3, [pc, #388]	@ (8001698 <MX_GPIO_Init+0x1f4>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001516:	4a60      	ldr	r2, [pc, #384]	@ (8001698 <MX_GPIO_Init+0x1f4>)
 8001518:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800151c:	6313      	str	r3, [r2, #48]	@ 0x30
 800151e:	4b5e      	ldr	r3, [pc, #376]	@ (8001698 <MX_GPIO_Init+0x1f4>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001522:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001526:	617b      	str	r3, [r7, #20]
 8001528:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800152a:	2300      	movs	r3, #0
 800152c:	613b      	str	r3, [r7, #16]
 800152e:	4b5a      	ldr	r3, [pc, #360]	@ (8001698 <MX_GPIO_Init+0x1f4>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001532:	4a59      	ldr	r2, [pc, #356]	@ (8001698 <MX_GPIO_Init+0x1f4>)
 8001534:	f043 0301 	orr.w	r3, r3, #1
 8001538:	6313      	str	r3, [r2, #48]	@ 0x30
 800153a:	4b57      	ldr	r3, [pc, #348]	@ (8001698 <MX_GPIO_Init+0x1f4>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153e:	f003 0301 	and.w	r3, r3, #1
 8001542:	613b      	str	r3, [r7, #16]
 8001544:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001546:	2300      	movs	r3, #0
 8001548:	60fb      	str	r3, [r7, #12]
 800154a:	4b53      	ldr	r3, [pc, #332]	@ (8001698 <MX_GPIO_Init+0x1f4>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154e:	4a52      	ldr	r2, [pc, #328]	@ (8001698 <MX_GPIO_Init+0x1f4>)
 8001550:	f043 0302 	orr.w	r3, r3, #2
 8001554:	6313      	str	r3, [r2, #48]	@ 0x30
 8001556:	4b50      	ldr	r3, [pc, #320]	@ (8001698 <MX_GPIO_Init+0x1f4>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155a:	f003 0302 	and.w	r3, r3, #2
 800155e:	60fb      	str	r3, [r7, #12]
 8001560:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001562:	2300      	movs	r3, #0
 8001564:	60bb      	str	r3, [r7, #8]
 8001566:	4b4c      	ldr	r3, [pc, #304]	@ (8001698 <MX_GPIO_Init+0x1f4>)
 8001568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156a:	4a4b      	ldr	r2, [pc, #300]	@ (8001698 <MX_GPIO_Init+0x1f4>)
 800156c:	f043 0308 	orr.w	r3, r3, #8
 8001570:	6313      	str	r3, [r2, #48]	@ 0x30
 8001572:	4b49      	ldr	r3, [pc, #292]	@ (8001698 <MX_GPIO_Init+0x1f4>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001576:	f003 0308 	and.w	r3, r3, #8
 800157a:	60bb      	str	r3, [r7, #8]
 800157c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800157e:	2300      	movs	r3, #0
 8001580:	607b      	str	r3, [r7, #4]
 8001582:	4b45      	ldr	r3, [pc, #276]	@ (8001698 <MX_GPIO_Init+0x1f4>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001586:	4a44      	ldr	r2, [pc, #272]	@ (8001698 <MX_GPIO_Init+0x1f4>)
 8001588:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800158c:	6313      	str	r3, [r2, #48]	@ 0x30
 800158e:	4b42      	ldr	r3, [pc, #264]	@ (8001698 <MX_GPIO_Init+0x1f4>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001592:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001596:	607b      	str	r3, [r7, #4]
 8001598:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 800159a:	2200      	movs	r2, #0
 800159c:	2170      	movs	r1, #112	@ 0x70
 800159e:	483f      	ldr	r0, [pc, #252]	@ (800169c <MX_GPIO_Init+0x1f8>)
 80015a0:	f003 f9d0 	bl	8004944 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 80015a4:	2200      	movs	r2, #0
 80015a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015aa:	483d      	ldr	r0, [pc, #244]	@ (80016a0 <MX_GPIO_Init+0x1fc>)
 80015ac:	f003 f9ca 	bl	8004944 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 80015b0:	2200      	movs	r2, #0
 80015b2:	2140      	movs	r1, #64	@ 0x40
 80015b4:	483b      	ldr	r0, [pc, #236]	@ (80016a4 <MX_GPIO_Init+0x200>)
 80015b6:	f003 f9c5 	bl	8004944 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 80015ba:	2200      	movs	r2, #0
 80015bc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015c0:	4839      	ldr	r0, [pc, #228]	@ (80016a8 <MX_GPIO_Init+0x204>)
 80015c2:	f003 f9bf 	bl	8004944 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 80015c6:	2200      	movs	r2, #0
 80015c8:	2108      	movs	r1, #8
 80015ca:	4838      	ldr	r0, [pc, #224]	@ (80016ac <MX_GPIO_Init+0x208>)
 80015cc:	f003 f9ba 	bl	8004944 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 80015d0:	2370      	movs	r3, #112	@ 0x70
 80015d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d4:	2301      	movs	r3, #1
 80015d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d8:	2300      	movs	r3, #0
 80015da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015dc:	2300      	movs	r3, #0
 80015de:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015e4:	4619      	mov	r1, r3
 80015e6:	482d      	ldr	r0, [pc, #180]	@ (800169c <MX_GPIO_Init+0x1f8>)
 80015e8:	f003 f810 	bl	800460c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 80015ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015f0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f2:	2301      	movs	r3, #1
 80015f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f6:	2300      	movs	r3, #0
 80015f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015fa:	2300      	movs	r3, #0
 80015fc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 80015fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001602:	4619      	mov	r1, r3
 8001604:	4826      	ldr	r0, [pc, #152]	@ (80016a0 <MX_GPIO_Init+0x1fc>)
 8001606:	f003 f801 	bl	800460c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 800160a:	23c0      	movs	r3, #192	@ 0xc0
 800160c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800160e:	2300      	movs	r3, #0
 8001610:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001612:	2300      	movs	r3, #0
 8001614:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001616:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800161a:	4619      	mov	r1, r3
 800161c:	4822      	ldr	r0, [pc, #136]	@ (80016a8 <MX_GPIO_Init+0x204>)
 800161e:	f002 fff5 	bl	800460c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 8001622:	2330      	movs	r3, #48	@ 0x30
 8001624:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001626:	2300      	movs	r3, #0
 8001628:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162a:	2300      	movs	r3, #0
 800162c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800162e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001632:	4619      	mov	r1, r3
 8001634:	481a      	ldr	r0, [pc, #104]	@ (80016a0 <MX_GPIO_Init+0x1fc>)
 8001636:	f002 ffe9 	bl	800460c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 800163a:	2340      	movs	r3, #64	@ 0x40
 800163c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800163e:	2301      	movs	r3, #1
 8001640:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001642:	2300      	movs	r3, #0
 8001644:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001646:	2300      	movs	r3, #0
 8001648:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 800164a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800164e:	4619      	mov	r1, r3
 8001650:	4814      	ldr	r0, [pc, #80]	@ (80016a4 <MX_GPIO_Init+0x200>)
 8001652:	f002 ffdb 	bl	800460c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8001656:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800165a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800165c:	2301      	movs	r3, #1
 800165e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001660:	2300      	movs	r3, #0
 8001662:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001664:	2300      	movs	r3, #0
 8001666:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8001668:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800166c:	4619      	mov	r1, r3
 800166e:	480e      	ldr	r0, [pc, #56]	@ (80016a8 <MX_GPIO_Init+0x204>)
 8001670:	f002 ffcc 	bl	800460c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8001674:	2308      	movs	r3, #8
 8001676:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001678:	2301      	movs	r3, #1
 800167a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167c:	2300      	movs	r3, #0
 800167e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001680:	2300      	movs	r3, #0
 8001682:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8001684:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001688:	4619      	mov	r1, r3
 800168a:	4808      	ldr	r0, [pc, #32]	@ (80016ac <MX_GPIO_Init+0x208>)
 800168c:	f002 ffbe 	bl	800460c <HAL_GPIO_Init>

}
 8001690:	bf00      	nop
 8001692:	3738      	adds	r7, #56	@ 0x38
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40023800 	.word	0x40023800
 800169c:	40021000 	.word	0x40021000
 80016a0:	40020800 	.word	0x40020800
 80016a4:	40021800 	.word	0x40021800
 80016a8:	40020000 	.word	0x40020000
 80016ac:	40020c00 	.word	0x40020c00

080016b0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016b4:	4b12      	ldr	r3, [pc, #72]	@ (8001700 <MX_I2C1_Init+0x50>)
 80016b6:	4a13      	ldr	r2, [pc, #76]	@ (8001704 <MX_I2C1_Init+0x54>)
 80016b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80016ba:	4b11      	ldr	r3, [pc, #68]	@ (8001700 <MX_I2C1_Init+0x50>)
 80016bc:	4a12      	ldr	r2, [pc, #72]	@ (8001708 <MX_I2C1_Init+0x58>)
 80016be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001700 <MX_I2C1_Init+0x50>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80016c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001700 <MX_I2C1_Init+0x50>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001700 <MX_I2C1_Init+0x50>)
 80016ce:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80016d2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001700 <MX_I2C1_Init+0x50>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016da:	4b09      	ldr	r3, [pc, #36]	@ (8001700 <MX_I2C1_Init+0x50>)
 80016dc:	2200      	movs	r2, #0
 80016de:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016e0:	4b07      	ldr	r3, [pc, #28]	@ (8001700 <MX_I2C1_Init+0x50>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016e6:	4b06      	ldr	r3, [pc, #24]	@ (8001700 <MX_I2C1_Init+0x50>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016ec:	4804      	ldr	r0, [pc, #16]	@ (8001700 <MX_I2C1_Init+0x50>)
 80016ee:	f003 f95d 	bl	80049ac <HAL_I2C_Init>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d001      	beq.n	80016fc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80016f8:	f001 f862 	bl	80027c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016fc:	bf00      	nop
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	200001c8 	.word	0x200001c8
 8001704:	40005400 	.word	0x40005400
 8001708:	000186a0 	.word	0x000186a0

0800170c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b08a      	sub	sp, #40	@ 0x28
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001714:	f107 0314 	add.w	r3, r7, #20
 8001718:	2200      	movs	r2, #0
 800171a:	601a      	str	r2, [r3, #0]
 800171c:	605a      	str	r2, [r3, #4]
 800171e:	609a      	str	r2, [r3, #8]
 8001720:	60da      	str	r2, [r3, #12]
 8001722:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a19      	ldr	r2, [pc, #100]	@ (8001790 <HAL_I2C_MspInit+0x84>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d12b      	bne.n	8001786 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800172e:	2300      	movs	r3, #0
 8001730:	613b      	str	r3, [r7, #16]
 8001732:	4b18      	ldr	r3, [pc, #96]	@ (8001794 <HAL_I2C_MspInit+0x88>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001736:	4a17      	ldr	r2, [pc, #92]	@ (8001794 <HAL_I2C_MspInit+0x88>)
 8001738:	f043 0302 	orr.w	r3, r3, #2
 800173c:	6313      	str	r3, [r2, #48]	@ 0x30
 800173e:	4b15      	ldr	r3, [pc, #84]	@ (8001794 <HAL_I2C_MspInit+0x88>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001742:	f003 0302 	and.w	r3, r3, #2
 8001746:	613b      	str	r3, [r7, #16]
 8001748:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800174a:	23c0      	movs	r3, #192	@ 0xc0
 800174c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800174e:	2312      	movs	r3, #18
 8001750:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001752:	2300      	movs	r3, #0
 8001754:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001756:	2303      	movs	r3, #3
 8001758:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800175a:	2304      	movs	r3, #4
 800175c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800175e:	f107 0314 	add.w	r3, r7, #20
 8001762:	4619      	mov	r1, r3
 8001764:	480c      	ldr	r0, [pc, #48]	@ (8001798 <HAL_I2C_MspInit+0x8c>)
 8001766:	f002 ff51 	bl	800460c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	60fb      	str	r3, [r7, #12]
 800176e:	4b09      	ldr	r3, [pc, #36]	@ (8001794 <HAL_I2C_MspInit+0x88>)
 8001770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001772:	4a08      	ldr	r2, [pc, #32]	@ (8001794 <HAL_I2C_MspInit+0x88>)
 8001774:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001778:	6413      	str	r3, [r2, #64]	@ 0x40
 800177a:	4b06      	ldr	r3, [pc, #24]	@ (8001794 <HAL_I2C_MspInit+0x88>)
 800177c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800177e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001782:	60fb      	str	r3, [r7, #12]
 8001784:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001786:	bf00      	nop
 8001788:	3728      	adds	r7, #40	@ 0x28
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	40005400 	.word	0x40005400
 8001794:	40023800 	.word	0x40023800
 8001798:	40020400 	.word	0x40020400

0800179c <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	4603      	mov	r3, r0
 80017a4:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 80017a6:	4a04      	ldr	r2, [pc, #16]	@ (80017b8 <LCD_WR_REG+0x1c>)
 80017a8:	88fb      	ldrh	r3, [r7, #6]
 80017aa:	8013      	strh	r3, [r2, #0]
}
 80017ac:	bf00      	nop
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr
 80017b8:	600ffffe 	.word	0x600ffffe

080017bc <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	4603      	mov	r3, r0
 80017c4:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 80017c6:	4a04      	ldr	r2, [pc, #16]	@ (80017d8 <LCD_WR_DATA+0x1c>)
 80017c8:	88fb      	ldrh	r3, [r7, #6]
 80017ca:	8053      	strh	r3, [r2, #2]
}
 80017cc:	bf00      	nop
 80017ce:	370c      	adds	r7, #12
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr
 80017d8:	600ffffe 	.word	0x600ffffe

080017dc <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 80017e2:	4b06      	ldr	r3, [pc, #24]	@ (80017fc <LCD_RD_DATA+0x20>)
 80017e4:	885b      	ldrh	r3, [r3, #2]
 80017e6:	b29b      	uxth	r3, r3
 80017e8:	80fb      	strh	r3, [r7, #6]
	return ram;
 80017ea:	88fb      	ldrh	r3, [r7, #6]
 80017ec:	b29b      	uxth	r3, r3
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	600ffffe 	.word	0x600ffffe

08001800 <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 8001800:	b590      	push	{r4, r7, lr}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	4604      	mov	r4, r0
 8001808:	4608      	mov	r0, r1
 800180a:	4611      	mov	r1, r2
 800180c:	461a      	mov	r2, r3
 800180e:	4623      	mov	r3, r4
 8001810:	80fb      	strh	r3, [r7, #6]
 8001812:	4603      	mov	r3, r0
 8001814:	80bb      	strh	r3, [r7, #4]
 8001816:	460b      	mov	r3, r1
 8001818:	807b      	strh	r3, [r7, #2]
 800181a:	4613      	mov	r3, r2
 800181c:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 800181e:	202a      	movs	r0, #42	@ 0x2a
 8001820:	f7ff ffbc 	bl	800179c <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 8001824:	88fb      	ldrh	r3, [r7, #6]
 8001826:	0a1b      	lsrs	r3, r3, #8
 8001828:	b29b      	uxth	r3, r3
 800182a:	4618      	mov	r0, r3
 800182c:	f7ff ffc6 	bl	80017bc <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 8001830:	88fb      	ldrh	r3, [r7, #6]
 8001832:	b2db      	uxtb	r3, r3
 8001834:	b29b      	uxth	r3, r3
 8001836:	4618      	mov	r0, r3
 8001838:	f7ff ffc0 	bl	80017bc <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 800183c:	887b      	ldrh	r3, [r7, #2]
 800183e:	0a1b      	lsrs	r3, r3, #8
 8001840:	b29b      	uxth	r3, r3
 8001842:	4618      	mov	r0, r3
 8001844:	f7ff ffba 	bl	80017bc <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8001848:	887b      	ldrh	r3, [r7, #2]
 800184a:	b2db      	uxtb	r3, r3
 800184c:	b29b      	uxth	r3, r3
 800184e:	4618      	mov	r0, r3
 8001850:	f7ff ffb4 	bl	80017bc <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8001854:	202b      	movs	r0, #43	@ 0x2b
 8001856:	f7ff ffa1 	bl	800179c <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 800185a:	88bb      	ldrh	r3, [r7, #4]
 800185c:	0a1b      	lsrs	r3, r3, #8
 800185e:	b29b      	uxth	r3, r3
 8001860:	4618      	mov	r0, r3
 8001862:	f7ff ffab 	bl	80017bc <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8001866:	88bb      	ldrh	r3, [r7, #4]
 8001868:	b2db      	uxtb	r3, r3
 800186a:	b29b      	uxth	r3, r3
 800186c:	4618      	mov	r0, r3
 800186e:	f7ff ffa5 	bl	80017bc <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 8001872:	883b      	ldrh	r3, [r7, #0]
 8001874:	0a1b      	lsrs	r3, r3, #8
 8001876:	b29b      	uxth	r3, r3
 8001878:	4618      	mov	r0, r3
 800187a:	f7ff ff9f 	bl	80017bc <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 800187e:	883b      	ldrh	r3, [r7, #0]
 8001880:	b2db      	uxtb	r3, r3
 8001882:	b29b      	uxth	r3, r3
 8001884:	4618      	mov	r0, r3
 8001886:	f7ff ff99 	bl	80017bc <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 800188a:	202c      	movs	r0, #44	@ 0x2c
 800188c:	f7ff ff86 	bl	800179c <LCD_WR_REG>
}
 8001890:	bf00      	nop
 8001892:	370c      	adds	r7, #12
 8001894:	46bd      	mov	sp, r7
 8001896:	bd90      	pop	{r4, r7, pc}

08001898 <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	4603      	mov	r3, r0
 80018a0:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 80018a2:	4b15      	ldr	r3, [pc, #84]	@ (80018f8 <lcd_Clear+0x60>)
 80018a4:	881b      	ldrh	r3, [r3, #0]
 80018a6:	3b01      	subs	r3, #1
 80018a8:	b29a      	uxth	r2, r3
 80018aa:	4b13      	ldr	r3, [pc, #76]	@ (80018f8 <lcd_Clear+0x60>)
 80018ac:	885b      	ldrh	r3, [r3, #2]
 80018ae:	3b01      	subs	r3, #1
 80018b0:	b29b      	uxth	r3, r3
 80018b2:	2100      	movs	r1, #0
 80018b4:	2000      	movs	r0, #0
 80018b6:	f7ff ffa3 	bl	8001800 <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 80018ba:	2300      	movs	r3, #0
 80018bc:	81fb      	strh	r3, [r7, #14]
 80018be:	e011      	b.n	80018e4 <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 80018c0:	2300      	movs	r3, #0
 80018c2:	81bb      	strh	r3, [r7, #12]
 80018c4:	e006      	b.n	80018d4 <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 80018c6:	88fb      	ldrh	r3, [r7, #6]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7ff ff77 	bl	80017bc <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 80018ce:	89bb      	ldrh	r3, [r7, #12]
 80018d0:	3301      	adds	r3, #1
 80018d2:	81bb      	strh	r3, [r7, #12]
 80018d4:	4b08      	ldr	r3, [pc, #32]	@ (80018f8 <lcd_Clear+0x60>)
 80018d6:	885b      	ldrh	r3, [r3, #2]
 80018d8:	89ba      	ldrh	r2, [r7, #12]
 80018da:	429a      	cmp	r2, r3
 80018dc:	d3f3      	bcc.n	80018c6 <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 80018de:	89fb      	ldrh	r3, [r7, #14]
 80018e0:	3301      	adds	r3, #1
 80018e2:	81fb      	strh	r3, [r7, #14]
 80018e4:	4b04      	ldr	r3, [pc, #16]	@ (80018f8 <lcd_Clear+0x60>)
 80018e6:	881b      	ldrh	r3, [r3, #0]
 80018e8:	89fa      	ldrh	r2, [r7, #14]
 80018ea:	429a      	cmp	r2, r3
 80018ec:	d3e8      	bcc.n	80018c0 <lcd_Clear+0x28>
		}
	}
}
 80018ee:	bf00      	nop
 80018f0:	bf00      	nop
 80018f2:	3710      	adds	r7, #16
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	2000021c 	.word	0x2000021c

080018fc <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	80fb      	strh	r3, [r7, #6]
 8001906:	460b      	mov	r3, r1
 8001908:	80bb      	strh	r3, [r7, #4]
 800190a:	4613      	mov	r3, r2
 800190c:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//
 800190e:	88bb      	ldrh	r3, [r7, #4]
 8001910:	88fa      	ldrh	r2, [r7, #6]
 8001912:	88b9      	ldrh	r1, [r7, #4]
 8001914:	88f8      	ldrh	r0, [r7, #6]
 8001916:	f7ff ff73 	bl	8001800 <lcd_AddressSet>
	LCD_WR_DATA(color);
 800191a:	887b      	ldrh	r3, [r7, #2]
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff ff4d 	bl	80017bc <LCD_WR_DATA>
}
 8001922:	bf00      	nop
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
	...

0800192c <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 800192c:	b590      	push	{r4, r7, lr}
 800192e:	b087      	sub	sp, #28
 8001930:	af00      	add	r7, sp, #0
 8001932:	4604      	mov	r4, r0
 8001934:	4608      	mov	r0, r1
 8001936:	4611      	mov	r1, r2
 8001938:	461a      	mov	r2, r3
 800193a:	4623      	mov	r3, r4
 800193c:	80fb      	strh	r3, [r7, #6]
 800193e:	4603      	mov	r3, r0
 8001940:	80bb      	strh	r3, [r7, #4]
 8001942:	460b      	mov	r3, r1
 8001944:	70fb      	strb	r3, [r7, #3]
 8001946:	4613      	mov	r3, r2
 8001948:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 800194a:	2300      	movs	r3, #0
 800194c:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 800194e:	88fb      	ldrh	r3, [r7, #6]
 8001950:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 8001952:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001956:	085b      	lsrs	r3, r3, #1
 8001958:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 800195a:	7bfb      	ldrb	r3, [r7, #15]
 800195c:	08db      	lsrs	r3, r3, #3
 800195e:	b2db      	uxtb	r3, r3
 8001960:	461a      	mov	r2, r3
 8001962:	7bfb      	ldrb	r3, [r7, #15]
 8001964:	f003 0307 	and.w	r3, r3, #7
 8001968:	b2db      	uxtb	r3, r3
 800196a:	2b00      	cmp	r3, #0
 800196c:	bf14      	ite	ne
 800196e:	2301      	movne	r3, #1
 8001970:	2300      	moveq	r3, #0
 8001972:	b2db      	uxtb	r3, r3
 8001974:	4413      	add	r3, r2
 8001976:	b29a      	uxth	r2, r3
 8001978:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800197c:	b29b      	uxth	r3, r3
 800197e:	fb12 f303 	smulbb	r3, r2, r3
 8001982:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 8001984:	78fb      	ldrb	r3, [r7, #3]
 8001986:	3b20      	subs	r3, #32
 8001988:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 800198a:	7bfb      	ldrb	r3, [r7, #15]
 800198c:	b29a      	uxth	r2, r3
 800198e:	88fb      	ldrh	r3, [r7, #6]
 8001990:	4413      	add	r3, r2
 8001992:	b29b      	uxth	r3, r3
 8001994:	3b01      	subs	r3, #1
 8001996:	b29c      	uxth	r4, r3
 8001998:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800199c:	b29a      	uxth	r2, r3
 800199e:	88bb      	ldrh	r3, [r7, #4]
 80019a0:	4413      	add	r3, r2
 80019a2:	b29b      	uxth	r3, r3
 80019a4:	3b01      	subs	r3, #1
 80019a6:	b29b      	uxth	r3, r3
 80019a8:	88b9      	ldrh	r1, [r7, #4]
 80019aa:	88f8      	ldrh	r0, [r7, #6]
 80019ac:	4622      	mov	r2, r4
 80019ae:	f7ff ff27 	bl	8001800 <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 80019b2:	2300      	movs	r3, #0
 80019b4:	827b      	strh	r3, [r7, #18]
 80019b6:	e07a      	b.n	8001aae <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 80019b8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80019bc:	2b0c      	cmp	r3, #12
 80019be:	d028      	beq.n	8001a12 <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 80019c0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80019c4:	2b10      	cmp	r3, #16
 80019c6:	d108      	bne.n	80019da <lcd_ShowChar+0xae>
 80019c8:	78fa      	ldrb	r2, [r7, #3]
 80019ca:	8a7b      	ldrh	r3, [r7, #18]
 80019cc:	493c      	ldr	r1, [pc, #240]	@ (8001ac0 <lcd_ShowChar+0x194>)
 80019ce:	0112      	lsls	r2, r2, #4
 80019d0:	440a      	add	r2, r1
 80019d2:	4413      	add	r3, r2
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	75fb      	strb	r3, [r7, #23]
 80019d8:	e01b      	b.n	8001a12 <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 80019da:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80019de:	2b18      	cmp	r3, #24
 80019e0:	d10b      	bne.n	80019fa <lcd_ShowChar+0xce>
 80019e2:	78fa      	ldrb	r2, [r7, #3]
 80019e4:	8a79      	ldrh	r1, [r7, #18]
 80019e6:	4837      	ldr	r0, [pc, #220]	@ (8001ac4 <lcd_ShowChar+0x198>)
 80019e8:	4613      	mov	r3, r2
 80019ea:	005b      	lsls	r3, r3, #1
 80019ec:	4413      	add	r3, r2
 80019ee:	011b      	lsls	r3, r3, #4
 80019f0:	4403      	add	r3, r0
 80019f2:	440b      	add	r3, r1
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	75fb      	strb	r3, [r7, #23]
 80019f8:	e00b      	b.n	8001a12 <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 80019fa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80019fe:	2b20      	cmp	r3, #32
 8001a00:	d15a      	bne.n	8001ab8 <lcd_ShowChar+0x18c>
 8001a02:	78fa      	ldrb	r2, [r7, #3]
 8001a04:	8a7b      	ldrh	r3, [r7, #18]
 8001a06:	4930      	ldr	r1, [pc, #192]	@ (8001ac8 <lcd_ShowChar+0x19c>)
 8001a08:	0192      	lsls	r2, r2, #6
 8001a0a:	440a      	add	r2, r1
 8001a0c:	4413      	add	r3, r2
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8001a12:	2300      	movs	r3, #0
 8001a14:	75bb      	strb	r3, [r7, #22]
 8001a16:	e044      	b.n	8001aa2 <lcd_ShowChar+0x176>
		{
			if(!mode)
 8001a18:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d120      	bne.n	8001a62 <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8001a20:	7dfa      	ldrb	r2, [r7, #23]
 8001a22:	7dbb      	ldrb	r3, [r7, #22]
 8001a24:	fa42 f303 	asr.w	r3, r2, r3
 8001a28:	f003 0301 	and.w	r3, r3, #1
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d004      	beq.n	8001a3a <lcd_ShowChar+0x10e>
 8001a30:	883b      	ldrh	r3, [r7, #0]
 8001a32:	4618      	mov	r0, r3
 8001a34:	f7ff fec2 	bl	80017bc <LCD_WR_DATA>
 8001a38:	e003      	b.n	8001a42 <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8001a3a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f7ff febd 	bl	80017bc <LCD_WR_DATA>
				m++;
 8001a42:	7d7b      	ldrb	r3, [r7, #21]
 8001a44:	3301      	adds	r3, #1
 8001a46:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8001a48:	7d7b      	ldrb	r3, [r7, #21]
 8001a4a:	7bfa      	ldrb	r2, [r7, #15]
 8001a4c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001a50:	fb01 f202 	mul.w	r2, r1, r2
 8001a54:	1a9b      	subs	r3, r3, r2
 8001a56:	b2db      	uxtb	r3, r3
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d11f      	bne.n	8001a9c <lcd_ShowChar+0x170>
				{
					m=0;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	757b      	strb	r3, [r7, #21]
					break;
 8001a60:	e022      	b.n	8001aa8 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8001a62:	7dfa      	ldrb	r2, [r7, #23]
 8001a64:	7dbb      	ldrb	r3, [r7, #22]
 8001a66:	fa42 f303 	asr.w	r3, r2, r3
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d005      	beq.n	8001a7e <lcd_ShowChar+0x152>
 8001a72:	883a      	ldrh	r2, [r7, #0]
 8001a74:	88b9      	ldrh	r1, [r7, #4]
 8001a76:	88fb      	ldrh	r3, [r7, #6]
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff ff3f 	bl	80018fc <lcd_DrawPoint>
				x++;
 8001a7e:	88fb      	ldrh	r3, [r7, #6]
 8001a80:	3301      	adds	r3, #1
 8001a82:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8001a84:	88fa      	ldrh	r2, [r7, #6]
 8001a86:	8a3b      	ldrh	r3, [r7, #16]
 8001a88:	1ad2      	subs	r2, r2, r3
 8001a8a:	7bfb      	ldrb	r3, [r7, #15]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d105      	bne.n	8001a9c <lcd_ShowChar+0x170>
				{
					x=x0;
 8001a90:	8a3b      	ldrh	r3, [r7, #16]
 8001a92:	80fb      	strh	r3, [r7, #6]
					y++;
 8001a94:	88bb      	ldrh	r3, [r7, #4]
 8001a96:	3301      	adds	r3, #1
 8001a98:	80bb      	strh	r3, [r7, #4]
					break;
 8001a9a:	e005      	b.n	8001aa8 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8001a9c:	7dbb      	ldrb	r3, [r7, #22]
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	75bb      	strb	r3, [r7, #22]
 8001aa2:	7dbb      	ldrb	r3, [r7, #22]
 8001aa4:	2b07      	cmp	r3, #7
 8001aa6:	d9b7      	bls.n	8001a18 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8001aa8:	8a7b      	ldrh	r3, [r7, #18]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	827b      	strh	r3, [r7, #18]
 8001aae:	8a7a      	ldrh	r2, [r7, #18]
 8001ab0:	89bb      	ldrh	r3, [r7, #12]
 8001ab2:	429a      	cmp	r2, r3
 8001ab4:	d380      	bcc.n	80019b8 <lcd_ShowChar+0x8c>
 8001ab6:	e000      	b.n	8001aba <lcd_ShowChar+0x18e>
		else return;
 8001ab8:	bf00      	nop
				}
			}
		}
	}
}
 8001aba:	371c      	adds	r7, #28
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd90      	pop	{r4, r7, pc}
 8001ac0:	08009b58 	.word	0x08009b58
 8001ac4:	0800a148 	.word	0x0800a148
 8001ac8:	0800b318 	.word	0x0800b318

08001acc <mypow>:

uint32_t mypow(uint8_t m,uint8_t n)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b085      	sub	sp, #20
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	460a      	mov	r2, r1
 8001ad6:	71fb      	strb	r3, [r7, #7]
 8001ad8:	4613      	mov	r3, r2
 8001ada:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 8001adc:	2301      	movs	r3, #1
 8001ade:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 8001ae0:	e004      	b.n	8001aec <mypow+0x20>
 8001ae2:	79fa      	ldrb	r2, [r7, #7]
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	fb02 f303 	mul.w	r3, r2, r3
 8001aea:	60fb      	str	r3, [r7, #12]
 8001aec:	79bb      	ldrb	r3, [r7, #6]
 8001aee:	1e5a      	subs	r2, r3, #1
 8001af0:	71ba      	strb	r2, [r7, #6]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d1f5      	bne.n	8001ae2 <mypow+0x16>
	return result;
 8001af6:	68fb      	ldr	r3, [r7, #12]
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	3714      	adds	r7, #20
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr

08001b04 <lcd_ShowIntNum>:

void lcd_ShowIntNum(uint16_t x,uint16_t y,uint16_t num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey) //len: ddooj daif cuar so
{
 8001b04:	b590      	push	{r4, r7, lr}
 8001b06:	b089      	sub	sp, #36	@ 0x24
 8001b08:	af04      	add	r7, sp, #16
 8001b0a:	4604      	mov	r4, r0
 8001b0c:	4608      	mov	r0, r1
 8001b0e:	4611      	mov	r1, r2
 8001b10:	461a      	mov	r2, r3
 8001b12:	4623      	mov	r3, r4
 8001b14:	80fb      	strh	r3, [r7, #6]
 8001b16:	4603      	mov	r3, r0
 8001b18:	80bb      	strh	r3, [r7, #4]
 8001b1a:	460b      	mov	r3, r1
 8001b1c:	807b      	strh	r3, [r7, #2]
 8001b1e:	4613      	mov	r3, r2
 8001b20:	707b      	strb	r3, [r7, #1]
	uint8_t t,temp;
	uint8_t enshow=0;
 8001b22:	2300      	movs	r3, #0
 8001b24:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex=sizey/2;
 8001b26:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001b2a:	085b      	lsrs	r3, r3, #1
 8001b2c:	737b      	strb	r3, [r7, #13]
	for(t=0;t<len;t++)
 8001b2e:	2300      	movs	r3, #0
 8001b30:	73fb      	strb	r3, [r7, #15]
 8001b32:	e059      	b.n	8001be8 <lcd_ShowIntNum+0xe4>
	{
		temp=(num/mypow(10,len-t-1))%10;
 8001b34:	887c      	ldrh	r4, [r7, #2]
 8001b36:	787a      	ldrb	r2, [r7, #1]
 8001b38:	7bfb      	ldrb	r3, [r7, #15]
 8001b3a:	1ad3      	subs	r3, r2, r3
 8001b3c:	b2db      	uxtb	r3, r3
 8001b3e:	3b01      	subs	r3, #1
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	4619      	mov	r1, r3
 8001b44:	200a      	movs	r0, #10
 8001b46:	f7ff ffc1 	bl	8001acc <mypow>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	fbb4 f1f3 	udiv	r1, r4, r3
 8001b50:	4b2a      	ldr	r3, [pc, #168]	@ (8001bfc <lcd_ShowIntNum+0xf8>)
 8001b52:	fba3 2301 	umull	r2, r3, r3, r1
 8001b56:	08da      	lsrs	r2, r3, #3
 8001b58:	4613      	mov	r3, r2
 8001b5a:	009b      	lsls	r3, r3, #2
 8001b5c:	4413      	add	r3, r2
 8001b5e:	005b      	lsls	r3, r3, #1
 8001b60:	1aca      	subs	r2, r1, r3
 8001b62:	4613      	mov	r3, r2
 8001b64:	733b      	strb	r3, [r7, #12]
		if(enshow==0&&t<(len-1))
 8001b66:	7bbb      	ldrb	r3, [r7, #14]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d121      	bne.n	8001bb0 <lcd_ShowIntNum+0xac>
 8001b6c:	7bfa      	ldrb	r2, [r7, #15]
 8001b6e:	787b      	ldrb	r3, [r7, #1]
 8001b70:	3b01      	subs	r3, #1
 8001b72:	429a      	cmp	r2, r3
 8001b74:	da1c      	bge.n	8001bb0 <lcd_ShowIntNum+0xac>
		{
			if(temp==0)
 8001b76:	7b3b      	ldrb	r3, [r7, #12]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d117      	bne.n	8001bac <lcd_ShowIntNum+0xa8>
			{
				lcd_ShowChar(x+t*sizex,y,' ',fc,bc,sizey,0);
 8001b7c:	7bfb      	ldrb	r3, [r7, #15]
 8001b7e:	b29a      	uxth	r2, r3
 8001b80:	7b7b      	ldrb	r3, [r7, #13]
 8001b82:	b29b      	uxth	r3, r3
 8001b84:	fb12 f303 	smulbb	r3, r2, r3
 8001b88:	b29a      	uxth	r2, r3
 8001b8a:	88fb      	ldrh	r3, [r7, #6]
 8001b8c:	4413      	add	r3, r2
 8001b8e:	b298      	uxth	r0, r3
 8001b90:	8c3a      	ldrh	r2, [r7, #32]
 8001b92:	88b9      	ldrh	r1, [r7, #4]
 8001b94:	2300      	movs	r3, #0
 8001b96:	9302      	str	r3, [sp, #8]
 8001b98:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001b9c:	9301      	str	r3, [sp, #4]
 8001b9e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001ba0:	9300      	str	r3, [sp, #0]
 8001ba2:	4613      	mov	r3, r2
 8001ba4:	2220      	movs	r2, #32
 8001ba6:	f7ff fec1 	bl	800192c <lcd_ShowChar>
				continue;
 8001baa:	e01a      	b.n	8001be2 <lcd_ShowIntNum+0xde>
			}else enshow=1;
 8001bac:	2301      	movs	r3, #1
 8001bae:	73bb      	strb	r3, [r7, #14]

		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 8001bb0:	7bfb      	ldrb	r3, [r7, #15]
 8001bb2:	b29a      	uxth	r2, r3
 8001bb4:	7b7b      	ldrb	r3, [r7, #13]
 8001bb6:	b29b      	uxth	r3, r3
 8001bb8:	fb12 f303 	smulbb	r3, r2, r3
 8001bbc:	b29a      	uxth	r2, r3
 8001bbe:	88fb      	ldrh	r3, [r7, #6]
 8001bc0:	4413      	add	r3, r2
 8001bc2:	b298      	uxth	r0, r3
 8001bc4:	7b3b      	ldrb	r3, [r7, #12]
 8001bc6:	3330      	adds	r3, #48	@ 0x30
 8001bc8:	b2da      	uxtb	r2, r3
 8001bca:	8c3c      	ldrh	r4, [r7, #32]
 8001bcc:	88b9      	ldrh	r1, [r7, #4]
 8001bce:	2300      	movs	r3, #0
 8001bd0:	9302      	str	r3, [sp, #8]
 8001bd2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001bd6:	9301      	str	r3, [sp, #4]
 8001bd8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001bda:	9300      	str	r3, [sp, #0]
 8001bdc:	4623      	mov	r3, r4
 8001bde:	f7ff fea5 	bl	800192c <lcd_ShowChar>
	for(t=0;t<len;t++)
 8001be2:	7bfb      	ldrb	r3, [r7, #15]
 8001be4:	3301      	adds	r3, #1
 8001be6:	73fb      	strb	r3, [r7, #15]
 8001be8:	7bfa      	ldrb	r2, [r7, #15]
 8001bea:	787b      	ldrb	r3, [r7, #1]
 8001bec:	429a      	cmp	r2, r3
 8001bee:	d3a1      	bcc.n	8001b34 <lcd_ShowIntNum+0x30>
	}
}
 8001bf0:	bf00      	nop
 8001bf2:	bf00      	nop
 8001bf4:	3714      	adds	r7, #20
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd90      	pop	{r4, r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	cccccccd 	.word	0xcccccccd

08001c00 <lcd_ShowFloatNum>:


void lcd_ShowFloatNum(uint16_t x,uint16_t y,float num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey)
{
 8001c00:	b590      	push	{r4, r7, lr}
 8001c02:	b08b      	sub	sp, #44	@ 0x2c
 8001c04:	af04      	add	r7, sp, #16
 8001c06:	4604      	mov	r4, r0
 8001c08:	4608      	mov	r0, r1
 8001c0a:	ed87 0a02 	vstr	s0, [r7, #8]
 8001c0e:	4611      	mov	r1, r2
 8001c10:	461a      	mov	r2, r3
 8001c12:	4623      	mov	r3, r4
 8001c14:	81fb      	strh	r3, [r7, #14]
 8001c16:	4603      	mov	r3, r0
 8001c18:	81bb      	strh	r3, [r7, #12]
 8001c1a:	460b      	mov	r3, r1
 8001c1c:	71fb      	strb	r3, [r7, #7]
 8001c1e:	4613      	mov	r3, r2
 8001c20:	80bb      	strh	r3, [r7, #4]
	uint8_t t,temp,sizex;
	uint16_t num1;
	sizex=sizey/2;
 8001c22:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001c26:	085b      	lsrs	r3, r3, #1
 8001c28:	75bb      	strb	r3, [r7, #22]
	num1=num*100;
 8001c2a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c2e:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8001d08 <lcd_ShowFloatNum+0x108>
 8001c32:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c3a:	ee17 3a90 	vmov	r3, s15
 8001c3e:	82bb      	strh	r3, [r7, #20]
	for(t=0;t<len;t++)
 8001c40:	2300      	movs	r3, #0
 8001c42:	75fb      	strb	r3, [r7, #23]
 8001c44:	e057      	b.n	8001cf6 <lcd_ShowFloatNum+0xf6>
	{
		temp=(num1/mypow(10,len-t-1))%10;
 8001c46:	8abc      	ldrh	r4, [r7, #20]
 8001c48:	79fa      	ldrb	r2, [r7, #7]
 8001c4a:	7dfb      	ldrb	r3, [r7, #23]
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	3b01      	subs	r3, #1
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	4619      	mov	r1, r3
 8001c56:	200a      	movs	r0, #10
 8001c58:	f7ff ff38 	bl	8001acc <mypow>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	fbb4 f1f3 	udiv	r1, r4, r3
 8001c62:	4b2a      	ldr	r3, [pc, #168]	@ (8001d0c <lcd_ShowFloatNum+0x10c>)
 8001c64:	fba3 2301 	umull	r2, r3, r3, r1
 8001c68:	08da      	lsrs	r2, r3, #3
 8001c6a:	4613      	mov	r3, r2
 8001c6c:	009b      	lsls	r3, r3, #2
 8001c6e:	4413      	add	r3, r2
 8001c70:	005b      	lsls	r3, r3, #1
 8001c72:	1aca      	subs	r2, r1, r3
 8001c74:	4613      	mov	r3, r2
 8001c76:	74fb      	strb	r3, [r7, #19]
		if(t==(len-2))
 8001c78:	7dfa      	ldrb	r2, [r7, #23]
 8001c7a:	79fb      	ldrb	r3, [r7, #7]
 8001c7c:	3b02      	subs	r3, #2
 8001c7e:	429a      	cmp	r2, r3
 8001c80:	d11d      	bne.n	8001cbe <lcd_ShowFloatNum+0xbe>
		{
			lcd_ShowChar(x+(len-2)*sizex,y,'.',fc,bc,sizey,0);
 8001c82:	79fb      	ldrb	r3, [r7, #7]
 8001c84:	3b02      	subs	r3, #2
 8001c86:	b29a      	uxth	r2, r3
 8001c88:	7dbb      	ldrb	r3, [r7, #22]
 8001c8a:	b29b      	uxth	r3, r3
 8001c8c:	fb12 f303 	smulbb	r3, r2, r3
 8001c90:	b29a      	uxth	r2, r3
 8001c92:	89fb      	ldrh	r3, [r7, #14]
 8001c94:	4413      	add	r3, r2
 8001c96:	b298      	uxth	r0, r3
 8001c98:	88ba      	ldrh	r2, [r7, #4]
 8001c9a:	89b9      	ldrh	r1, [r7, #12]
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	9302      	str	r3, [sp, #8]
 8001ca0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001ca4:	9301      	str	r3, [sp, #4]
 8001ca6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001ca8:	9300      	str	r3, [sp, #0]
 8001caa:	4613      	mov	r3, r2
 8001cac:	222e      	movs	r2, #46	@ 0x2e
 8001cae:	f7ff fe3d 	bl	800192c <lcd_ShowChar>
			t++;
 8001cb2:	7dfb      	ldrb	r3, [r7, #23]
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	75fb      	strb	r3, [r7, #23]
			len+=1;
 8001cb8:	79fb      	ldrb	r3, [r7, #7]
 8001cba:	3301      	adds	r3, #1
 8001cbc:	71fb      	strb	r3, [r7, #7]
		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 8001cbe:	7dfb      	ldrb	r3, [r7, #23]
 8001cc0:	b29a      	uxth	r2, r3
 8001cc2:	7dbb      	ldrb	r3, [r7, #22]
 8001cc4:	b29b      	uxth	r3, r3
 8001cc6:	fb12 f303 	smulbb	r3, r2, r3
 8001cca:	b29a      	uxth	r2, r3
 8001ccc:	89fb      	ldrh	r3, [r7, #14]
 8001cce:	4413      	add	r3, r2
 8001cd0:	b298      	uxth	r0, r3
 8001cd2:	7cfb      	ldrb	r3, [r7, #19]
 8001cd4:	3330      	adds	r3, #48	@ 0x30
 8001cd6:	b2da      	uxtb	r2, r3
 8001cd8:	88bc      	ldrh	r4, [r7, #4]
 8001cda:	89b9      	ldrh	r1, [r7, #12]
 8001cdc:	2300      	movs	r3, #0
 8001cde:	9302      	str	r3, [sp, #8]
 8001ce0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001ce4:	9301      	str	r3, [sp, #4]
 8001ce6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001ce8:	9300      	str	r3, [sp, #0]
 8001cea:	4623      	mov	r3, r4
 8001cec:	f7ff fe1e 	bl	800192c <lcd_ShowChar>
	for(t=0;t<len;t++)
 8001cf0:	7dfb      	ldrb	r3, [r7, #23]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	75fb      	strb	r3, [r7, #23]
 8001cf6:	7dfa      	ldrb	r2, [r7, #23]
 8001cf8:	79fb      	ldrb	r3, [r7, #7]
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	d3a3      	bcc.n	8001c46 <lcd_ShowFloatNum+0x46>
	}
}
 8001cfe:	bf00      	nop
 8001d00:	bf00      	nop
 8001d02:	371c      	adds	r7, #28
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd90      	pop	{r4, r7, pc}
 8001d08:	42c80000 	.word	0x42c80000
 8001d0c:	cccccccd 	.word	0xcccccccd

08001d10 <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	4603      	mov	r3, r0
 8001d18:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8001d1a:	79fb      	ldrb	r3, [r7, #7]
 8001d1c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d007      	beq.n	8001d36 <lcd_SetDir+0x26>
	{
		lcddev.width=320;
 8001d26:	4b0a      	ldr	r3, [pc, #40]	@ (8001d50 <lcd_SetDir+0x40>)
 8001d28:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001d2c:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8001d2e:	4b08      	ldr	r3, [pc, #32]	@ (8001d50 <lcd_SetDir+0x40>)
 8001d30:	22f0      	movs	r2, #240	@ 0xf0
 8001d32:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8001d34:	e006      	b.n	8001d44 <lcd_SetDir+0x34>
		lcddev.width=240;
 8001d36:	4b06      	ldr	r3, [pc, #24]	@ (8001d50 <lcd_SetDir+0x40>)
 8001d38:	22f0      	movs	r2, #240	@ 0xf0
 8001d3a:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8001d3c:	4b04      	ldr	r3, [pc, #16]	@ (8001d50 <lcd_SetDir+0x40>)
 8001d3e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001d42:	805a      	strh	r2, [r3, #2]
}
 8001d44:	bf00      	nop
 8001d46:	370c      	adds	r7, #12
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4e:	4770      	bx	lr
 8001d50:	2000021c 	.word	0x2000021c

08001d54 <lcd_init>:


void lcd_init(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001d58:	2200      	movs	r2, #0
 8001d5a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d5e:	48aa      	ldr	r0, [pc, #680]	@ (8002008 <lcd_init+0x2b4>)
 8001d60:	f002 fdf0 	bl	8004944 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001d64:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001d68:	f001 fb06 	bl	8003378 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d72:	48a5      	ldr	r0, [pc, #660]	@ (8002008 <lcd_init+0x2b4>)
 8001d74:	f002 fde6 	bl	8004944 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001d78:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001d7c:	f001 fafc 	bl	8003378 <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 8001d80:	2000      	movs	r0, #0
 8001d82:	f7ff ffc5 	bl	8001d10 <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8001d86:	20d3      	movs	r0, #211	@ 0xd3
 8001d88:	f7ff fd08 	bl	800179c <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 8001d8c:	f7ff fd26 	bl	80017dc <LCD_RD_DATA>
 8001d90:	4603      	mov	r3, r0
 8001d92:	461a      	mov	r2, r3
 8001d94:	4b9d      	ldr	r3, [pc, #628]	@ (800200c <lcd_init+0x2b8>)
 8001d96:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001d98:	f7ff fd20 	bl	80017dc <LCD_RD_DATA>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	461a      	mov	r2, r3
 8001da0:	4b9a      	ldr	r3, [pc, #616]	@ (800200c <lcd_init+0x2b8>)
 8001da2:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001da4:	f7ff fd1a 	bl	80017dc <LCD_RD_DATA>
 8001da8:	4603      	mov	r3, r0
 8001daa:	461a      	mov	r2, r3
 8001dac:	4b97      	ldr	r3, [pc, #604]	@ (800200c <lcd_init+0x2b8>)
 8001dae:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8001db0:	4b96      	ldr	r3, [pc, #600]	@ (800200c <lcd_init+0x2b8>)
 8001db2:	889b      	ldrh	r3, [r3, #4]
 8001db4:	021b      	lsls	r3, r3, #8
 8001db6:	b29a      	uxth	r2, r3
 8001db8:	4b94      	ldr	r3, [pc, #592]	@ (800200c <lcd_init+0x2b8>)
 8001dba:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 8001dbc:	f7ff fd0e 	bl	80017dc <LCD_RD_DATA>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	4b91      	ldr	r3, [pc, #580]	@ (800200c <lcd_init+0x2b8>)
 8001dc6:	889b      	ldrh	r3, [r3, #4]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	b29a      	uxth	r2, r3
 8001dcc:	4b8f      	ldr	r3, [pc, #572]	@ (800200c <lcd_init+0x2b8>)
 8001dce:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001dd0:	20cf      	movs	r0, #207	@ 0xcf
 8001dd2:	f7ff fce3 	bl	800179c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001dd6:	2000      	movs	r0, #0
 8001dd8:	f7ff fcf0 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001ddc:	20c1      	movs	r0, #193	@ 0xc1
 8001dde:	f7ff fced 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001de2:	2030      	movs	r0, #48	@ 0x30
 8001de4:	f7ff fcea 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001de8:	20ed      	movs	r0, #237	@ 0xed
 8001dea:	f7ff fcd7 	bl	800179c <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8001dee:	2064      	movs	r0, #100	@ 0x64
 8001df0:	f7ff fce4 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001df4:	2003      	movs	r0, #3
 8001df6:	f7ff fce1 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8001dfa:	2012      	movs	r0, #18
 8001dfc:	f7ff fcde 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001e00:	2081      	movs	r0, #129	@ 0x81
 8001e02:	f7ff fcdb 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001e06:	20e8      	movs	r0, #232	@ 0xe8
 8001e08:	f7ff fcc8 	bl	800179c <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001e0c:	2085      	movs	r0, #133	@ 0x85
 8001e0e:	f7ff fcd5 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001e12:	2010      	movs	r0, #16
 8001e14:	f7ff fcd2 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8001e18:	207a      	movs	r0, #122	@ 0x7a
 8001e1a:	f7ff fccf 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8001e1e:	20cb      	movs	r0, #203	@ 0xcb
 8001e20:	f7ff fcbc 	bl	800179c <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8001e24:	2039      	movs	r0, #57	@ 0x39
 8001e26:	f7ff fcc9 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8001e2a:	202c      	movs	r0, #44	@ 0x2c
 8001e2c:	f7ff fcc6 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e30:	2000      	movs	r0, #0
 8001e32:	f7ff fcc3 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8001e36:	2034      	movs	r0, #52	@ 0x34
 8001e38:	f7ff fcc0 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001e3c:	2002      	movs	r0, #2
 8001e3e:	f7ff fcbd 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8001e42:	20f7      	movs	r0, #247	@ 0xf7
 8001e44:	f7ff fcaa 	bl	800179c <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8001e48:	2020      	movs	r0, #32
 8001e4a:	f7ff fcb7 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8001e4e:	20ea      	movs	r0, #234	@ 0xea
 8001e50:	f7ff fca4 	bl	800179c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001e54:	2000      	movs	r0, #0
 8001e56:	f7ff fcb1 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001e5a:	2000      	movs	r0, #0
 8001e5c:	f7ff fcae 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001e60:	20c0      	movs	r0, #192	@ 0xc0
 8001e62:	f7ff fc9b 	bl	800179c <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8001e66:	201b      	movs	r0, #27
 8001e68:	f7ff fca8 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8001e6c:	20c1      	movs	r0, #193	@ 0xc1
 8001e6e:	f7ff fc95 	bl	800179c <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001e72:	2001      	movs	r0, #1
 8001e74:	f7ff fca2 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001e78:	20c5      	movs	r0, #197	@ 0xc5
 8001e7a:	f7ff fc8f 	bl	800179c <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8001e7e:	2030      	movs	r0, #48	@ 0x30
 8001e80:	f7ff fc9c 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001e84:	2030      	movs	r0, #48	@ 0x30
 8001e86:	f7ff fc99 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8001e8a:	20c7      	movs	r0, #199	@ 0xc7
 8001e8c:	f7ff fc86 	bl	800179c <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001e90:	20b7      	movs	r0, #183	@ 0xb7
 8001e92:	f7ff fc93 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8001e96:	2036      	movs	r0, #54	@ 0x36
 8001e98:	f7ff fc80 	bl	800179c <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 8001e9c:	2008      	movs	r0, #8
 8001e9e:	f7ff fc8d 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8001ea2:	203a      	movs	r0, #58	@ 0x3a
 8001ea4:	f7ff fc7a 	bl	800179c <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8001ea8:	2055      	movs	r0, #85	@ 0x55
 8001eaa:	f7ff fc87 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8001eae:	20b1      	movs	r0, #177	@ 0xb1
 8001eb0:	f7ff fc74 	bl	800179c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001eb4:	2000      	movs	r0, #0
 8001eb6:	f7ff fc81 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8001eba:	201a      	movs	r0, #26
 8001ebc:	f7ff fc7e 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001ec0:	20b6      	movs	r0, #182	@ 0xb6
 8001ec2:	f7ff fc6b 	bl	800179c <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8001ec6:	200a      	movs	r0, #10
 8001ec8:	f7ff fc78 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8001ecc:	20a2      	movs	r0, #162	@ 0xa2
 8001ece:	f7ff fc75 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001ed2:	20f2      	movs	r0, #242	@ 0xf2
 8001ed4:	f7ff fc62 	bl	800179c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001ed8:	2000      	movs	r0, #0
 8001eda:	f7ff fc6f 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8001ede:	2026      	movs	r0, #38	@ 0x26
 8001ee0:	f7ff fc5c 	bl	800179c <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001ee4:	2001      	movs	r0, #1
 8001ee6:	f7ff fc69 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8001eea:	20e0      	movs	r0, #224	@ 0xe0
 8001eec:	f7ff fc56 	bl	800179c <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001ef0:	200f      	movs	r0, #15
 8001ef2:	f7ff fc63 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8001ef6:	202a      	movs	r0, #42	@ 0x2a
 8001ef8:	f7ff fc60 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8001efc:	2028      	movs	r0, #40	@ 0x28
 8001efe:	f7ff fc5d 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001f02:	2008      	movs	r0, #8
 8001f04:	f7ff fc5a 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001f08:	200e      	movs	r0, #14
 8001f0a:	f7ff fc57 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001f0e:	2008      	movs	r0, #8
 8001f10:	f7ff fc54 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8001f14:	2054      	movs	r0, #84	@ 0x54
 8001f16:	f7ff fc51 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8001f1a:	20a9      	movs	r0, #169	@ 0xa9
 8001f1c:	f7ff fc4e 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8001f20:	2043      	movs	r0, #67	@ 0x43
 8001f22:	f7ff fc4b 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8001f26:	200a      	movs	r0, #10
 8001f28:	f7ff fc48 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001f2c:	200f      	movs	r0, #15
 8001f2e:	f7ff fc45 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001f32:	2000      	movs	r0, #0
 8001f34:	f7ff fc42 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001f38:	2000      	movs	r0, #0
 8001f3a:	f7ff fc3f 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001f3e:	2000      	movs	r0, #0
 8001f40:	f7ff fc3c 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001f44:	2000      	movs	r0, #0
 8001f46:	f7ff fc39 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8001f4a:	20e1      	movs	r0, #225	@ 0xe1
 8001f4c:	f7ff fc26 	bl	800179c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001f50:	2000      	movs	r0, #0
 8001f52:	f7ff fc33 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8001f56:	2015      	movs	r0, #21
 8001f58:	f7ff fc30 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8001f5c:	2017      	movs	r0, #23
 8001f5e:	f7ff fc2d 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001f62:	2007      	movs	r0, #7
 8001f64:	f7ff fc2a 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001f68:	2011      	movs	r0, #17
 8001f6a:	f7ff fc27 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8001f6e:	2006      	movs	r0, #6
 8001f70:	f7ff fc24 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001f74:	202b      	movs	r0, #43	@ 0x2b
 8001f76:	f7ff fc21 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8001f7a:	2056      	movs	r0, #86	@ 0x56
 8001f7c:	f7ff fc1e 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001f80:	203c      	movs	r0, #60	@ 0x3c
 8001f82:	f7ff fc1b 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8001f86:	2005      	movs	r0, #5
 8001f88:	f7ff fc18 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001f8c:	2010      	movs	r0, #16
 8001f8e:	f7ff fc15 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001f92:	200f      	movs	r0, #15
 8001f94:	f7ff fc12 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001f98:	203f      	movs	r0, #63	@ 0x3f
 8001f9a:	f7ff fc0f 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001f9e:	203f      	movs	r0, #63	@ 0x3f
 8001fa0:	f7ff fc0c 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001fa4:	200f      	movs	r0, #15
 8001fa6:	f7ff fc09 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8001faa:	202b      	movs	r0, #43	@ 0x2b
 8001fac:	f7ff fbf6 	bl	800179c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001fb0:	2000      	movs	r0, #0
 8001fb2:	f7ff fc03 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001fb6:	2000      	movs	r0, #0
 8001fb8:	f7ff fc00 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8001fbc:	2001      	movs	r0, #1
 8001fbe:	f7ff fbfd 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8001fc2:	203f      	movs	r0, #63	@ 0x3f
 8001fc4:	f7ff fbfa 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8001fc8:	202a      	movs	r0, #42	@ 0x2a
 8001fca:	f7ff fbe7 	bl	800179c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001fce:	2000      	movs	r0, #0
 8001fd0:	f7ff fbf4 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001fd4:	2000      	movs	r0, #0
 8001fd6:	f7ff fbf1 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001fda:	2000      	movs	r0, #0
 8001fdc:	f7ff fbee 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8001fe0:	20ef      	movs	r0, #239	@ 0xef
 8001fe2:	f7ff fbeb 	bl	80017bc <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8001fe6:	2011      	movs	r0, #17
 8001fe8:	f7ff fbd8 	bl	800179c <LCD_WR_REG>
	HAL_Delay(120);
 8001fec:	2078      	movs	r0, #120	@ 0x78
 8001fee:	f001 f9c3 	bl	8003378 <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 8001ff2:	2029      	movs	r0, #41	@ 0x29
 8001ff4:	f7ff fbd2 	bl	800179c <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ffe:	4804      	ldr	r0, [pc, #16]	@ (8002010 <lcd_init+0x2bc>)
 8002000:	f002 fca0 	bl	8004944 <HAL_GPIO_WritePin>
}
 8002004:	bf00      	nop
 8002006:	bd80      	pop	{r7, pc}
 8002008:	40020800 	.word	0x40020800
 800200c:	2000021c 	.word	0x2000021c
 8002010:	40020000 	.word	0x40020000

08002014 <lcd_ShowStr>:
		}
	}
}

void lcd_ShowStr(uint16_t x, uint16_t y,char *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 8002014:	b590      	push	{r4, r7, lr}
 8002016:	b08b      	sub	sp, #44	@ 0x2c
 8002018:	af04      	add	r7, sp, #16
 800201a:	60ba      	str	r2, [r7, #8]
 800201c:	461a      	mov	r2, r3
 800201e:	4603      	mov	r3, r0
 8002020:	81fb      	strh	r3, [r7, #14]
 8002022:	460b      	mov	r3, r1
 8002024:	81bb      	strh	r3, [r7, #12]
 8002026:	4613      	mov	r3, r2
 8002028:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 800202a:	89fb      	ldrh	r3, [r7, #14]
 800202c:	82bb      	strh	r3, [r7, #20]
    uint8_t bHz=0;
 800202e:	2300      	movs	r3, #0
 8002030:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 8002032:	e048      	b.n	80020c6 <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 8002034:	7dfb      	ldrb	r3, [r7, #23]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d145      	bne.n	80020c6 <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 800203a:	89fa      	ldrh	r2, [r7, #14]
 800203c:	4b26      	ldr	r3, [pc, #152]	@ (80020d8 <lcd_ShowStr+0xc4>)
 800203e:	881b      	ldrh	r3, [r3, #0]
 8002040:	4619      	mov	r1, r3
 8002042:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002046:	085b      	lsrs	r3, r3, #1
 8002048:	b2db      	uxtb	r3, r3
 800204a:	1acb      	subs	r3, r1, r3
 800204c:	429a      	cmp	r2, r3
 800204e:	dc3f      	bgt.n	80020d0 <lcd_ShowStr+0xbc>
 8002050:	89ba      	ldrh	r2, [r7, #12]
 8002052:	4b21      	ldr	r3, [pc, #132]	@ (80020d8 <lcd_ShowStr+0xc4>)
 8002054:	885b      	ldrh	r3, [r3, #2]
 8002056:	4619      	mov	r1, r3
 8002058:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800205c:	1acb      	subs	r3, r1, r3
 800205e:	429a      	cmp	r2, r3
 8002060:	dc36      	bgt.n	80020d0 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	2b80      	cmp	r3, #128	@ 0x80
 8002068:	d902      	bls.n	8002070 <lcd_ShowStr+0x5c>
 800206a:	2301      	movs	r3, #1
 800206c:	75fb      	strb	r3, [r7, #23]
 800206e:	e02a      	b.n	80020c6 <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	2b0d      	cmp	r3, #13
 8002076:	d10b      	bne.n	8002090 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 8002078:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800207c:	b29a      	uxth	r2, r3
 800207e:	89bb      	ldrh	r3, [r7, #12]
 8002080:	4413      	add	r3, r2
 8002082:	81bb      	strh	r3, [r7, #12]
					x=x0;
 8002084:	8abb      	ldrh	r3, [r7, #20]
 8002086:	81fb      	strh	r3, [r7, #14]
					str++;
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	3301      	adds	r3, #1
 800208c:	60bb      	str	r3, [r7, #8]
 800208e:	e017      	b.n	80020c0 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	781a      	ldrb	r2, [r3, #0]
 8002094:	88fc      	ldrh	r4, [r7, #6]
 8002096:	89b9      	ldrh	r1, [r7, #12]
 8002098:	89f8      	ldrh	r0, [r7, #14]
 800209a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800209e:	9302      	str	r3, [sp, #8]
 80020a0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80020a4:	9301      	str	r3, [sp, #4]
 80020a6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80020a8:	9300      	str	r3, [sp, #0]
 80020aa:	4623      	mov	r3, r4
 80020ac:	f7ff fc3e 	bl	800192c <lcd_ShowChar>
					x+=sizey/2;
 80020b0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80020b4:	085b      	lsrs	r3, r3, #1
 80020b6:	b2db      	uxtb	r3, r3
 80020b8:	461a      	mov	r2, r3
 80020ba:	89fb      	ldrh	r3, [r7, #14]
 80020bc:	4413      	add	r3, r2
 80020be:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	3301      	adds	r3, #1
 80020c4:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 80020c6:	68bb      	ldr	r3, [r7, #8]
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d1b2      	bne.n	8002034 <lcd_ShowStr+0x20>
 80020ce:	e000      	b.n	80020d2 <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 80020d0:	bf00      	nop
			}
		}
	}
}
 80020d2:	371c      	adds	r7, #28
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd90      	pop	{r4, r7, pc}
 80020d8:	2000021c 	.word	0x2000021c

080020dc <led7_Scan>:

void led7_init(){
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
}

void led7_Scan(){
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 80020e0:	4b3f      	ldr	r3, [pc, #252]	@ (80021e0 <led7_Scan+0x104>)
 80020e2:	881b      	ldrh	r3, [r3, #0]
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	b29a      	uxth	r2, r3
 80020e8:	4b3d      	ldr	r3, [pc, #244]	@ (80021e0 <led7_Scan+0x104>)
 80020ea:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 80020ec:	4b3d      	ldr	r3, [pc, #244]	@ (80021e4 <led7_Scan+0x108>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a3d      	ldr	r2, [pc, #244]	@ (80021e8 <led7_Scan+0x10c>)
 80020f2:	5cd3      	ldrb	r3, [r2, r3]
 80020f4:	b21b      	sxth	r3, r3
 80020f6:	021b      	lsls	r3, r3, #8
 80020f8:	b21a      	sxth	r2, r3
 80020fa:	4b39      	ldr	r3, [pc, #228]	@ (80021e0 <led7_Scan+0x104>)
 80020fc:	881b      	ldrh	r3, [r3, #0]
 80020fe:	b21b      	sxth	r3, r3
 8002100:	4313      	orrs	r3, r2
 8002102:	b21b      	sxth	r3, r3
 8002104:	b29a      	uxth	r2, r3
 8002106:	4b36      	ldr	r3, [pc, #216]	@ (80021e0 <led7_Scan+0x104>)
 8002108:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 800210a:	4b36      	ldr	r3, [pc, #216]	@ (80021e4 <led7_Scan+0x108>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	2b03      	cmp	r3, #3
 8002110:	d846      	bhi.n	80021a0 <led7_Scan+0xc4>
 8002112:	a201      	add	r2, pc, #4	@ (adr r2, 8002118 <led7_Scan+0x3c>)
 8002114:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002118:	08002129 	.word	0x08002129
 800211c:	08002147 	.word	0x08002147
 8002120:	08002165 	.word	0x08002165
 8002124:	08002183 	.word	0x08002183
	case 0:
		spi_buffer |= 0x00b0;
 8002128:	4b2d      	ldr	r3, [pc, #180]	@ (80021e0 <led7_Scan+0x104>)
 800212a:	881b      	ldrh	r3, [r3, #0]
 800212c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8002130:	b29a      	uxth	r2, r3
 8002132:	4b2b      	ldr	r3, [pc, #172]	@ (80021e0 <led7_Scan+0x104>)
 8002134:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 8002136:	4b2a      	ldr	r3, [pc, #168]	@ (80021e0 <led7_Scan+0x104>)
 8002138:	881b      	ldrh	r3, [r3, #0]
 800213a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800213e:	b29a      	uxth	r2, r3
 8002140:	4b27      	ldr	r3, [pc, #156]	@ (80021e0 <led7_Scan+0x104>)
 8002142:	801a      	strh	r2, [r3, #0]
		break;
 8002144:	e02d      	b.n	80021a2 <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 8002146:	4b26      	ldr	r3, [pc, #152]	@ (80021e0 <led7_Scan+0x104>)
 8002148:	881b      	ldrh	r3, [r3, #0]
 800214a:	f043 03d0 	orr.w	r3, r3, #208	@ 0xd0
 800214e:	b29a      	uxth	r2, r3
 8002150:	4b23      	ldr	r3, [pc, #140]	@ (80021e0 <led7_Scan+0x104>)
 8002152:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 8002154:	4b22      	ldr	r3, [pc, #136]	@ (80021e0 <led7_Scan+0x104>)
 8002156:	881b      	ldrh	r3, [r3, #0]
 8002158:	f023 0320 	bic.w	r3, r3, #32
 800215c:	b29a      	uxth	r2, r3
 800215e:	4b20      	ldr	r3, [pc, #128]	@ (80021e0 <led7_Scan+0x104>)
 8002160:	801a      	strh	r2, [r3, #0]
		break;
 8002162:	e01e      	b.n	80021a2 <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 8002164:	4b1e      	ldr	r3, [pc, #120]	@ (80021e0 <led7_Scan+0x104>)
 8002166:	881b      	ldrh	r3, [r3, #0]
 8002168:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 800216c:	b29a      	uxth	r2, r3
 800216e:	4b1c      	ldr	r3, [pc, #112]	@ (80021e0 <led7_Scan+0x104>)
 8002170:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 8002172:	4b1b      	ldr	r3, [pc, #108]	@ (80021e0 <led7_Scan+0x104>)
 8002174:	881b      	ldrh	r3, [r3, #0]
 8002176:	f023 0310 	bic.w	r3, r3, #16
 800217a:	b29a      	uxth	r2, r3
 800217c:	4b18      	ldr	r3, [pc, #96]	@ (80021e0 <led7_Scan+0x104>)
 800217e:	801a      	strh	r2, [r3, #0]
		break;
 8002180:	e00f      	b.n	80021a2 <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 8002182:	4b17      	ldr	r3, [pc, #92]	@ (80021e0 <led7_Scan+0x104>)
 8002184:	881b      	ldrh	r3, [r3, #0]
 8002186:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800218a:	b29a      	uxth	r2, r3
 800218c:	4b14      	ldr	r3, [pc, #80]	@ (80021e0 <led7_Scan+0x104>)
 800218e:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 8002190:	4b13      	ldr	r3, [pc, #76]	@ (80021e0 <led7_Scan+0x104>)
 8002192:	881b      	ldrh	r3, [r3, #0]
 8002194:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002198:	b29a      	uxth	r2, r3
 800219a:	4b11      	ldr	r3, [pc, #68]	@ (80021e0 <led7_Scan+0x104>)
 800219c:	801a      	strh	r2, [r3, #0]
		break;
 800219e:	e000      	b.n	80021a2 <led7_Scan+0xc6>
	default:
		break;
 80021a0:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 80021a2:	4b10      	ldr	r3, [pc, #64]	@ (80021e4 <led7_Scan+0x108>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	3301      	adds	r3, #1
 80021a8:	425a      	negs	r2, r3
 80021aa:	f003 0303 	and.w	r3, r3, #3
 80021ae:	f002 0203 	and.w	r2, r2, #3
 80021b2:	bf58      	it	pl
 80021b4:	4253      	negpl	r3, r2
 80021b6:	4a0b      	ldr	r2, [pc, #44]	@ (80021e4 <led7_Scan+0x108>)
 80021b8:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 80021ba:	2200      	movs	r2, #0
 80021bc:	2140      	movs	r1, #64	@ 0x40
 80021be:	480b      	ldr	r0, [pc, #44]	@ (80021ec <led7_Scan+0x110>)
 80021c0:	f002 fbc0 	bl	8004944 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 80021c4:	2301      	movs	r3, #1
 80021c6:	2202      	movs	r2, #2
 80021c8:	4905      	ldr	r1, [pc, #20]	@ (80021e0 <led7_Scan+0x104>)
 80021ca:	4809      	ldr	r0, [pc, #36]	@ (80021f0 <led7_Scan+0x114>)
 80021cc:	f004 f8cf 	bl	800636e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80021d0:	2201      	movs	r2, #1
 80021d2:	2140      	movs	r1, #64	@ 0x40
 80021d4:	4805      	ldr	r0, [pc, #20]	@ (80021ec <led7_Scan+0x110>)
 80021d6:	f002 fbb5 	bl	8004944 <HAL_GPIO_WritePin>
}
 80021da:	bf00      	nop
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	20000004 	.word	0x20000004
 80021e4:	20000224 	.word	0x20000224
 80021e8:	20000000 	.word	0x20000000
 80021ec:	40021800 	.word	0x40021800
 80021f0:	20000240 	.word	0x20000240

080021f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021f8:	f001 f84c 	bl	8003294 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021fc:	f000 f82c 	bl	8002258 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002200:	f7ff f950 	bl	80014a4 <MX_GPIO_Init>
  MX_DMA_Init();
 8002204:	f7fe ffa0 	bl	8001148 <MX_DMA_Init>
  MX_TIM2_Init();
 8002208:	f000 fe0a 	bl	8002e20 <MX_TIM2_Init>
  MX_SPI1_Init();
 800220c:	f000 fccc 	bl	8002ba8 <MX_SPI1_Init>
  MX_FSMC_Init();
 8002210:	f7ff f878 	bl	8001304 <MX_FSMC_Init>
  MX_I2C1_Init();
 8002214:	f7ff fa4c 	bl	80016b0 <MX_I2C1_Init>
  MX_TIM13_Init();
 8002218:	f000 fe4e 	bl	8002eb8 <MX_TIM13_Init>
  MX_ADC1_Init();
 800221c:	f7fe fddc 	bl	8000dd8 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8002220:	f000 ff54 	bl	80030cc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  system_init();
 8002224:	f000 f882 	bl	800232c <system_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
 lcd_Clear(BLACK);
 8002228:	2000      	movs	r0, #0
 800222a:	f7ff fb35 	bl	8001898 <lcd_Clear>
  while (1)
  {
	  while(!flag_timer2);
 800222e:	bf00      	nop
 8002230:	4b08      	ldr	r3, [pc, #32]	@ (8002254 <main+0x60>)
 8002232:	881b      	ldrh	r3, [r3, #0]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d0fb      	beq.n	8002230 <main+0x3c>
	  flag_timer2 = 0;
 8002238:	4b06      	ldr	r3, [pc, #24]	@ (8002254 <main+0x60>)
 800223a:	2200      	movs	r2, #0
 800223c:	801a      	strh	r2, [r3, #0]
	  button_Scan();
 800223e:	f7fe fef5 	bl	800102c <button_Scan>
	  test_LedDebug();
 8002242:	f000 f889 	bl	8002358 <test_LedDebug>
	  test_Adc();
 8002246:	f000 f8db 	bl	8002400 <test_Adc>
	  test_Buzzer();
 800224a:	f000 fa9d 	bl	8002788 <test_Buzzer>
	  checkingCondition();
 800224e:	f000 fa2b 	bl	80026a8 <checkingCondition>
	  while(!flag_timer2);
 8002252:	e7ec      	b.n	800222e <main+0x3a>
 8002254:	2000023a 	.word	0x2000023a

08002258 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b094      	sub	sp, #80	@ 0x50
 800225c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800225e:	f107 0320 	add.w	r3, r7, #32
 8002262:	2230      	movs	r2, #48	@ 0x30
 8002264:	2100      	movs	r1, #0
 8002266:	4618      	mov	r0, r3
 8002268:	f006 ff86 	bl	8009178 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800226c:	f107 030c 	add.w	r3, r7, #12
 8002270:	2200      	movs	r2, #0
 8002272:	601a      	str	r2, [r3, #0]
 8002274:	605a      	str	r2, [r3, #4]
 8002276:	609a      	str	r2, [r3, #8]
 8002278:	60da      	str	r2, [r3, #12]
 800227a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800227c:	2300      	movs	r3, #0
 800227e:	60bb      	str	r3, [r7, #8]
 8002280:	4b28      	ldr	r3, [pc, #160]	@ (8002324 <SystemClock_Config+0xcc>)
 8002282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002284:	4a27      	ldr	r2, [pc, #156]	@ (8002324 <SystemClock_Config+0xcc>)
 8002286:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800228a:	6413      	str	r3, [r2, #64]	@ 0x40
 800228c:	4b25      	ldr	r3, [pc, #148]	@ (8002324 <SystemClock_Config+0xcc>)
 800228e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002290:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002294:	60bb      	str	r3, [r7, #8]
 8002296:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002298:	2300      	movs	r3, #0
 800229a:	607b      	str	r3, [r7, #4]
 800229c:	4b22      	ldr	r3, [pc, #136]	@ (8002328 <SystemClock_Config+0xd0>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a21      	ldr	r2, [pc, #132]	@ (8002328 <SystemClock_Config+0xd0>)
 80022a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022a6:	6013      	str	r3, [r2, #0]
 80022a8:	4b1f      	ldr	r3, [pc, #124]	@ (8002328 <SystemClock_Config+0xd0>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022b0:	607b      	str	r3, [r7, #4]
 80022b2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80022b4:	2302      	movs	r3, #2
 80022b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022b8:	2301      	movs	r3, #1
 80022ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80022bc:	2310      	movs	r3, #16
 80022be:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022c0:	2302      	movs	r3, #2
 80022c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80022c4:	2300      	movs	r3, #0
 80022c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80022c8:	2308      	movs	r3, #8
 80022ca:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80022cc:	23a8      	movs	r3, #168	@ 0xa8
 80022ce:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80022d0:	2302      	movs	r3, #2
 80022d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80022d4:	2304      	movs	r3, #4
 80022d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022d8:	f107 0320 	add.w	r3, r7, #32
 80022dc:	4618      	mov	r0, r3
 80022de:	f003 fb25 	bl	800592c <HAL_RCC_OscConfig>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <SystemClock_Config+0x94>
  {
    Error_Handler();
 80022e8:	f000 fa6a 	bl	80027c0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022ec:	230f      	movs	r3, #15
 80022ee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022f0:	2302      	movs	r3, #2
 80022f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022f4:	2300      	movs	r3, #0
 80022f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80022f8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80022fc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80022fe:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002302:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002304:	f107 030c 	add.w	r3, r7, #12
 8002308:	2105      	movs	r1, #5
 800230a:	4618      	mov	r0, r3
 800230c:	f003 fd86 	bl	8005e1c <HAL_RCC_ClockConfig>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d001      	beq.n	800231a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002316:	f000 fa53 	bl	80027c0 <Error_Handler>
  }
}
 800231a:	bf00      	nop
 800231c:	3750      	adds	r7, #80	@ 0x50
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	40023800 	.word	0x40023800
 8002328:	40007000 	.word	0x40007000

0800232c <system_init>:

/* USER CODE BEGIN 4 */
void system_init(){
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
	  timer_init();
 8002330:	f000 fbea 	bl	8002b08 <timer_init>
	  button_init();
 8002334:	f7fe fe6e 	bl	8001014 <button_init>
	  lcd_init();
 8002338:	f7ff fd0c 	bl	8001d54 <lcd_init>
	  sensor_init();
 800233c:	f000 fa46 	bl	80027cc <sensor_init>
	  buzzer_init();
 8002340:	f7fe fee0 	bl	8001104 <buzzer_init>
	  init_RTC_timer();
 8002344:	f000 f9fe 	bl	8002744 <init_RTC_timer>
	  uart_init_rs232();
 8002348:	f000 fe7a 	bl	8003040 <uart_init_rs232>
	  setTimer2(50);
 800234c:	2032      	movs	r0, #50	@ 0x32
 800234e:	f000 fbe5 	bl	8002b1c <setTimer2>
}
 8002352:	bf00      	nop
 8002354:	bd80      	pop	{r7, pc}
	...

08002358 <test_LedDebug>:

uint8_t count_led_debug = 0;

void test_LedDebug(){
 8002358:	b580      	push	{r7, lr}
 800235a:	af00      	add	r7, sp, #0
	count_led_debug = (count_led_debug + 1)%20;
 800235c:	4b0d      	ldr	r3, [pc, #52]	@ (8002394 <test_LedDebug+0x3c>)
 800235e:	781b      	ldrb	r3, [r3, #0]
 8002360:	1c5a      	adds	r2, r3, #1
 8002362:	4b0d      	ldr	r3, [pc, #52]	@ (8002398 <test_LedDebug+0x40>)
 8002364:	fb83 1302 	smull	r1, r3, r3, r2
 8002368:	10d9      	asrs	r1, r3, #3
 800236a:	17d3      	asrs	r3, r2, #31
 800236c:	1ac9      	subs	r1, r1, r3
 800236e:	460b      	mov	r3, r1
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	440b      	add	r3, r1
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	1ad1      	subs	r1, r2, r3
 8002378:	b2ca      	uxtb	r2, r1
 800237a:	4b06      	ldr	r3, [pc, #24]	@ (8002394 <test_LedDebug+0x3c>)
 800237c:	701a      	strb	r2, [r3, #0]
	if(count_led_debug == 0){
 800237e:	4b05      	ldr	r3, [pc, #20]	@ (8002394 <test_LedDebug+0x3c>)
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d103      	bne.n	800238e <test_LedDebug+0x36>
		HAL_GPIO_TogglePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 8002386:	2110      	movs	r1, #16
 8002388:	4804      	ldr	r0, [pc, #16]	@ (800239c <test_LedDebug+0x44>)
 800238a:	f002 faf4 	bl	8004976 <HAL_GPIO_TogglePin>
	}
}
 800238e:	bf00      	nop
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	20000228 	.word	0x20000228
 8002398:	66666667 	.word	0x66666667
 800239c:	40021000 	.word	0x40021000

080023a0 <isButtonUp>:

uint8_t isButtonUp()
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
    if (button_count[3] == 1)
 80023a4:	4b05      	ldr	r3, [pc, #20]	@ (80023bc <isButtonUp+0x1c>)
 80023a6:	88db      	ldrh	r3, [r3, #6]
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d101      	bne.n	80023b0 <isButtonUp+0x10>
        return 1;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e000      	b.n	80023b2 <isButtonUp+0x12>
    else
        return 0;
 80023b0:	2300      	movs	r3, #0
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr
 80023bc:	2000012c 	.word	0x2000012c

080023c0 <isButtonDown>:

uint8_t isButtonDown()
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
    if (button_count[7] == 1)
 80023c4:	4b05      	ldr	r3, [pc, #20]	@ (80023dc <isButtonDown+0x1c>)
 80023c6:	89db      	ldrh	r3, [r3, #14]
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d101      	bne.n	80023d0 <isButtonDown+0x10>
        return 1;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e000      	b.n	80023d2 <isButtonDown+0x12>
    else
        return 0;
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr
 80023dc:	2000012c 	.word	0x2000012c

080023e0 <isButtonRight>:

uint8_t isButtonRight()
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0
    if (button_count[11] == 1)
 80023e4:	4b05      	ldr	r3, [pc, #20]	@ (80023fc <isButtonRight+0x1c>)
 80023e6:	8adb      	ldrh	r3, [r3, #22]
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d101      	bne.n	80023f0 <isButtonRight+0x10>
        return 1;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e000      	b.n	80023f2 <isButtonRight+0x12>
    else
        return 0;
 80023f0:	2300      	movs	r3, #0
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr
 80023fc:	2000012c 	.word	0x2000012c

08002400 <test_Adc>:

uint8_t count_adc = 0;
uint8_t condition_met = 0;
uint8_t buzzer_volume = 0;
uint8_t timer_buzzer = 0;
void test_Adc(){
 8002400:	b580      	push	{r7, lr}
 8002402:	b08a      	sub	sp, #40	@ 0x28
 8002404:	af04      	add	r7, sp, #16
	count_adc = (count_adc + 1)%20;
 8002406:	4b95      	ldr	r3, [pc, #596]	@ (800265c <test_Adc+0x25c>)
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	1c5a      	adds	r2, r3, #1
 800240c:	4b94      	ldr	r3, [pc, #592]	@ (8002660 <test_Adc+0x260>)
 800240e:	fb83 1302 	smull	r1, r3, r3, r2
 8002412:	10d9      	asrs	r1, r3, #3
 8002414:	17d3      	asrs	r3, r2, #31
 8002416:	1ac9      	subs	r1, r1, r3
 8002418:	460b      	mov	r3, r1
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	440b      	add	r3, r1
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	1ad1      	subs	r1, r2, r3
 8002422:	b2ca      	uxtb	r2, r1
 8002424:	4b8d      	ldr	r3, [pc, #564]	@ (800265c <test_Adc+0x25c>)
 8002426:	701a      	strb	r2, [r3, #0]
	if(count_adc == 0){
 8002428:	4b8c      	ldr	r3, [pc, #560]	@ (800265c <test_Adc+0x25c>)
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	2b00      	cmp	r3, #0
 800242e:	f040 8111 	bne.w	8002654 <test_Adc+0x254>
		if (sensor_Read() == 0){
 8002432:	f000 f9d9 	bl	80027e8 <sensor_Read>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	f000 810a 	beq.w	8002652 <test_Adc+0x252>
      return; // Error reading ADC
    }
		lcd_ShowStr(10, 100, "Voltage:", RED, BLACK, 16, 0);
 800243e:	2300      	movs	r3, #0
 8002440:	9302      	str	r3, [sp, #8]
 8002442:	2310      	movs	r3, #16
 8002444:	9301      	str	r3, [sp, #4]
 8002446:	2300      	movs	r3, #0
 8002448:	9300      	str	r3, [sp, #0]
 800244a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800244e:	4a85      	ldr	r2, [pc, #532]	@ (8002664 <test_Adc+0x264>)
 8002450:	2164      	movs	r1, #100	@ 0x64
 8002452:	200a      	movs	r0, #10
 8002454:	f7ff fdde 	bl	8002014 <lcd_ShowStr>
		lcd_ShowFloatNum(130, 100,sensor_GetVoltage(), 4, RED, BLACK, 16);
 8002458:	f000 fa16 	bl	8002888 <sensor_GetVoltage>
 800245c:	eef0 7a40 	vmov.f32	s15, s0
 8002460:	2310      	movs	r3, #16
 8002462:	9301      	str	r3, [sp, #4]
 8002464:	2300      	movs	r3, #0
 8002466:	9300      	str	r3, [sp, #0]
 8002468:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800246c:	2204      	movs	r2, #4
 800246e:	eeb0 0a67 	vmov.f32	s0, s15
 8002472:	2164      	movs	r1, #100	@ 0x64
 8002474:	2082      	movs	r0, #130	@ 0x82
 8002476:	f7ff fbc3 	bl	8001c00 <lcd_ShowFloatNum>
		lcd_ShowStr(10, 120, "Current:", RED, BLACK, 16, 0);
 800247a:	2300      	movs	r3, #0
 800247c:	9302      	str	r3, [sp, #8]
 800247e:	2310      	movs	r3, #16
 8002480:	9301      	str	r3, [sp, #4]
 8002482:	2300      	movs	r3, #0
 8002484:	9300      	str	r3, [sp, #0]
 8002486:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800248a:	4a77      	ldr	r2, [pc, #476]	@ (8002668 <test_Adc+0x268>)
 800248c:	2178      	movs	r1, #120	@ 0x78
 800248e:	200a      	movs	r0, #10
 8002490:	f7ff fdc0 	bl	8002014 <lcd_ShowStr>
		lcd_ShowFloatNum(130, 120,sensor_GetCurrent(), 4, RED, BLACK, 16);
 8002494:	f000 fa64 	bl	8002960 <sensor_GetCurrent>
 8002498:	eef0 7a40 	vmov.f32	s15, s0
 800249c:	2310      	movs	r3, #16
 800249e:	9301      	str	r3, [sp, #4]
 80024a0:	2300      	movs	r3, #0
 80024a2:	9300      	str	r3, [sp, #0]
 80024a4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80024a8:	2204      	movs	r2, #4
 80024aa:	eeb0 0a67 	vmov.f32	s0, s15
 80024ae:	2178      	movs	r1, #120	@ 0x78
 80024b0:	2082      	movs	r0, #130	@ 0x82
 80024b2:	f7ff fba5 	bl	8001c00 <lcd_ShowFloatNum>
		lcd_ShowStr(10, 140, "Light:", RED, BLACK, 16, 0);
 80024b6:	2300      	movs	r3, #0
 80024b8:	9302      	str	r3, [sp, #8]
 80024ba:	2310      	movs	r3, #16
 80024bc:	9301      	str	r3, [sp, #4]
 80024be:	2300      	movs	r3, #0
 80024c0:	9300      	str	r3, [sp, #0]
 80024c2:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80024c6:	4a69      	ldr	r2, [pc, #420]	@ (800266c <test_Adc+0x26c>)
 80024c8:	218c      	movs	r1, #140	@ 0x8c
 80024ca:	200a      	movs	r0, #10
 80024cc:	f7ff fda2 	bl	8002014 <lcd_ShowStr>
		lcd_ShowIntNum(130, 140, sensor_GetLight(), 4, RED, BLACK, 16);
 80024d0:	f000 f99e 	bl	8002810 <sensor_GetLight>
 80024d4:	4603      	mov	r3, r0
 80024d6:	461a      	mov	r2, r3
 80024d8:	2310      	movs	r3, #16
 80024da:	9302      	str	r3, [sp, #8]
 80024dc:	2300      	movs	r3, #0
 80024de:	9301      	str	r3, [sp, #4]
 80024e0:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80024e4:	9300      	str	r3, [sp, #0]
 80024e6:	2304      	movs	r3, #4
 80024e8:	218c      	movs	r1, #140	@ 0x8c
 80024ea:	2082      	movs	r0, #130	@ 0x82
 80024ec:	f7ff fb0a 	bl	8001b04 <lcd_ShowIntNum>
		lcd_ShowStr(10, 160, "Potentiometer:", RED, BLACK, 16, 0);
 80024f0:	2300      	movs	r3, #0
 80024f2:	9302      	str	r3, [sp, #8]
 80024f4:	2310      	movs	r3, #16
 80024f6:	9301      	str	r3, [sp, #4]
 80024f8:	2300      	movs	r3, #0
 80024fa:	9300      	str	r3, [sp, #0]
 80024fc:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002500:	4a5b      	ldr	r2, [pc, #364]	@ (8002670 <test_Adc+0x270>)
 8002502:	21a0      	movs	r1, #160	@ 0xa0
 8002504:	200a      	movs	r0, #10
 8002506:	f7ff fd85 	bl	8002014 <lcd_ShowStr>
		lcd_ShowIntNum(130, 160, sensor_GetPotentiometer(), 4, RED, BLACK, 16);
 800250a:	f000 f993 	bl	8002834 <sensor_GetPotentiometer>
 800250e:	4603      	mov	r3, r0
 8002510:	461a      	mov	r2, r3
 8002512:	2310      	movs	r3, #16
 8002514:	9302      	str	r3, [sp, #8]
 8002516:	2300      	movs	r3, #0
 8002518:	9301      	str	r3, [sp, #4]
 800251a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800251e:	9300      	str	r3, [sp, #0]
 8002520:	2304      	movs	r3, #4
 8002522:	21a0      	movs	r1, #160	@ 0xa0
 8002524:	2082      	movs	r0, #130	@ 0x82
 8002526:	f7ff faed 	bl	8001b04 <lcd_ShowIntNum>
    lcd_ShowStr(10, 180, "Potentiometer%:", RED, BLACK, 16, 0);
 800252a:	2300      	movs	r3, #0
 800252c:	9302      	str	r3, [sp, #8]
 800252e:	2310      	movs	r3, #16
 8002530:	9301      	str	r3, [sp, #4]
 8002532:	2300      	movs	r3, #0
 8002534:	9300      	str	r3, [sp, #0]
 8002536:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800253a:	4a4e      	ldr	r2, [pc, #312]	@ (8002674 <test_Adc+0x274>)
 800253c:	21b4      	movs	r1, #180	@ 0xb4
 800253e:	200a      	movs	r0, #10
 8002540:	f7ff fd68 	bl	8002014 <lcd_ShowStr>
		lcd_ShowIntNum(130, 180, glb_pct_Potentiometer, 4, RED, BLACK, 16);
 8002544:	4b4c      	ldr	r3, [pc, #304]	@ (8002678 <test_Adc+0x278>)
 8002546:	edd3 7a00 	vldr	s15, [r3]
 800254a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800254e:	ee17 3a90 	vmov	r3, s15
 8002552:	b29a      	uxth	r2, r3
 8002554:	2310      	movs	r3, #16
 8002556:	9302      	str	r3, [sp, #8]
 8002558:	2300      	movs	r3, #0
 800255a:	9301      	str	r3, [sp, #4]
 800255c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002560:	9300      	str	r3, [sp, #0]
 8002562:	2304      	movs	r3, #4
 8002564:	21b4      	movs	r1, #180	@ 0xb4
 8002566:	2082      	movs	r0, #130	@ 0x82
 8002568:	f7ff facc 	bl	8001b04 <lcd_ShowIntNum>
		lcd_ShowStr(10, 200, "Temperature:", RED, BLACK, 16, 0);
 800256c:	2300      	movs	r3, #0
 800256e:	9302      	str	r3, [sp, #8]
 8002570:	2310      	movs	r3, #16
 8002572:	9301      	str	r3, [sp, #4]
 8002574:	2300      	movs	r3, #0
 8002576:	9300      	str	r3, [sp, #0]
 8002578:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800257c:	4a3f      	ldr	r2, [pc, #252]	@ (800267c <test_Adc+0x27c>)
 800257e:	21c8      	movs	r1, #200	@ 0xc8
 8002580:	200a      	movs	r0, #10
 8002582:	f7ff fd47 	bl	8002014 <lcd_ShowStr>
		lcd_ShowFloatNum(130, 200,sensor_GetTemperature(), 4, RED, BLACK, 16);
 8002586:	f000 fa8d 	bl	8002aa4 <sensor_GetTemperature>
 800258a:	eef0 7a40 	vmov.f32	s15, s0
 800258e:	2310      	movs	r3, #16
 8002590:	9301      	str	r3, [sp, #4]
 8002592:	2300      	movs	r3, #0
 8002594:	9300      	str	r3, [sp, #0]
 8002596:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800259a:	2204      	movs	r2, #4
 800259c:	eeb0 0a67 	vmov.f32	s0, s15
 80025a0:	21c8      	movs	r1, #200	@ 0xc8
 80025a2:	2082      	movs	r0, #130	@ 0x82
 80025a4:	f7ff fb2c 	bl	8001c00 <lcd_ShowFloatNum>
    lcd_ShowStr(10, 220, "Time:", RED, BLACK, 16, 0);
 80025a8:	2300      	movs	r3, #0
 80025aa:	9302      	str	r3, [sp, #8]
 80025ac:	2310      	movs	r3, #16
 80025ae:	9301      	str	r3, [sp, #4]
 80025b0:	2300      	movs	r3, #0
 80025b2:	9300      	str	r3, [sp, #0]
 80025b4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80025b8:	4a31      	ldr	r2, [pc, #196]	@ (8002680 <test_Adc+0x280>)
 80025ba:	21dc      	movs	r1, #220	@ 0xdc
 80025bc:	200a      	movs	r0, #10
 80025be:	f7ff fd29 	bl	8002014 <lcd_ShowStr>
    ds3231_ReadTime();
 80025c2:	f7fe fe3b 	bl	800123c <ds3231_ReadTime>
    char time_str[9];
    sprintf(time_str, "%02d:%02d:%02d", ds3231_hours, ds3231_min, ds3231_sec);
 80025c6:	4b2f      	ldr	r3, [pc, #188]	@ (8002684 <test_Adc+0x284>)
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	461a      	mov	r2, r3
 80025cc:	4b2e      	ldr	r3, [pc, #184]	@ (8002688 <test_Adc+0x288>)
 80025ce:	781b      	ldrb	r3, [r3, #0]
 80025d0:	4619      	mov	r1, r3
 80025d2:	4b2e      	ldr	r3, [pc, #184]	@ (800268c <test_Adc+0x28c>)
 80025d4:	781b      	ldrb	r3, [r3, #0]
 80025d6:	f107 000c 	add.w	r0, r7, #12
 80025da:	9300      	str	r3, [sp, #0]
 80025dc:	460b      	mov	r3, r1
 80025de:	492c      	ldr	r1, [pc, #176]	@ (8002690 <test_Adc+0x290>)
 80025e0:	f006 fda8 	bl	8009134 <siprintf>
    lcd_ShowStr(130, 220, time_str, RED, BLACK, 16, 0);
 80025e4:	f107 020c 	add.w	r2, r7, #12
 80025e8:	2300      	movs	r3, #0
 80025ea:	9302      	str	r3, [sp, #8]
 80025ec:	2310      	movs	r3, #16
 80025ee:	9301      	str	r3, [sp, #4]
 80025f0:	2300      	movs	r3, #0
 80025f2:	9300      	str	r3, [sp, #0]
 80025f4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80025f8:	21dc      	movs	r1, #220	@ 0xdc
 80025fa:	2082      	movs	r0, #130	@ 0x82
 80025fc:	f7ff fd0a 	bl	8002014 <lcd_ShowStr>
    lcd_ShowStr(10, 240, "Date:", RED, BLACK, 16, 0);
 8002600:	2300      	movs	r3, #0
 8002602:	9302      	str	r3, [sp, #8]
 8002604:	2310      	movs	r3, #16
 8002606:	9301      	str	r3, [sp, #4]
 8002608:	2300      	movs	r3, #0
 800260a:	9300      	str	r3, [sp, #0]
 800260c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002610:	4a20      	ldr	r2, [pc, #128]	@ (8002694 <test_Adc+0x294>)
 8002612:	21f0      	movs	r1, #240	@ 0xf0
 8002614:	200a      	movs	r0, #10
 8002616:	f7ff fcfd 	bl	8002014 <lcd_ShowStr>
    char date_str[11];
    sprintf(date_str, "%02d/%02d/20%02d", ds3231_date, ds3231_month, ds3231_year);
 800261a:	4b1f      	ldr	r3, [pc, #124]	@ (8002698 <test_Adc+0x298>)
 800261c:	781b      	ldrb	r3, [r3, #0]
 800261e:	461a      	mov	r2, r3
 8002620:	4b1e      	ldr	r3, [pc, #120]	@ (800269c <test_Adc+0x29c>)
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	4619      	mov	r1, r3
 8002626:	4b1e      	ldr	r3, [pc, #120]	@ (80026a0 <test_Adc+0x2a0>)
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	4638      	mov	r0, r7
 800262c:	9300      	str	r3, [sp, #0]
 800262e:	460b      	mov	r3, r1
 8002630:	491c      	ldr	r1, [pc, #112]	@ (80026a4 <test_Adc+0x2a4>)
 8002632:	f006 fd7f 	bl	8009134 <siprintf>
    lcd_ShowStr(130, 240, date_str, RED, BLACK, 16, 0);
 8002636:	463a      	mov	r2, r7
 8002638:	2300      	movs	r3, #0
 800263a:	9302      	str	r3, [sp, #8]
 800263c:	2310      	movs	r3, #16
 800263e:	9301      	str	r3, [sp, #4]
 8002640:	2300      	movs	r3, #0
 8002642:	9300      	str	r3, [sp, #0]
 8002644:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002648:	21f0      	movs	r1, #240	@ 0xf0
 800264a:	2082      	movs	r0, #130	@ 0x82
 800264c:	f7ff fce2 	bl	8002014 <lcd_ShowStr>
 8002650:	e000      	b.n	8002654 <test_Adc+0x254>
      return; // Error reading ADC
 8002652:	bf00      	nop
//    } else {
//        lcd_ShowStr(130, 210, "NOT MET", RED, BLACK, 16, 0);
//    }
    // checkingCondition();
	}
}
 8002654:	3718      	adds	r7, #24
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	20000229 	.word	0x20000229
 8002660:	66666667 	.word	0x66666667
 8002664:	08009a8c 	.word	0x08009a8c
 8002668:	08009a98 	.word	0x08009a98
 800266c:	08009aa4 	.word	0x08009aa4
 8002670:	08009aac 	.word	0x08009aac
 8002674:	08009abc 	.word	0x08009abc
 8002678:	200001c4 	.word	0x200001c4
 800267c:	08009acc 	.word	0x08009acc
 8002680:	08009adc 	.word	0x08009adc
 8002684:	20000157 	.word	0x20000157
 8002688:	20000158 	.word	0x20000158
 800268c:	20000159 	.word	0x20000159
 8002690:	08009ae4 	.word	0x08009ae4
 8002694:	08009af4 	.word	0x08009af4
 8002698:	2000015a 	.word	0x2000015a
 800269c:	2000015c 	.word	0x2000015c
 80026a0:	2000015d 	.word	0x2000015d
 80026a4:	08009afc 	.word	0x08009afc

080026a8 <checkingCondition>:
char* err_msg = "Caution: Potentiometer percentage exceeded 70%\r\n";
void checkingCondition(){
 80026a8:	b580      	push	{r7, lr}
 80026aa:	af00      	add	r7, sp, #0
  if (glb_pct_Potentiometer >= 70){
 80026ac:	4b1f      	ldr	r3, [pc, #124]	@ (800272c <checkingCondition+0x84>)
 80026ae:	edd3 7a00 	vldr	s15, [r3]
 80026b2:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8002730 <checkingCondition+0x88>
 80026b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026be:	db03      	blt.n	80026c8 <checkingCondition+0x20>
      condition_met = 1;
 80026c0:	4b1c      	ldr	r3, [pc, #112]	@ (8002734 <checkingCondition+0x8c>)
 80026c2:	2201      	movs	r2, #1
 80026c4:	701a      	strb	r2, [r3, #0]
 80026c6:	e008      	b.n	80026da <checkingCondition+0x32>
  } else {
      condition_met = 0;
 80026c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002734 <checkingCondition+0x8c>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	701a      	strb	r2, [r3, #0]
      buzzer_SetVolume(0); // turn off buzzer
 80026ce:	2000      	movs	r0, #0
 80026d0:	f7fe fd22 	bl	8001118 <buzzer_SetVolume>
      timer_buzzer = 0;
 80026d4:	4b18      	ldr	r3, [pc, #96]	@ (8002738 <checkingCondition+0x90>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	701a      	strb	r2, [r3, #0]
  }
  if (condition_met){
 80026da:	4b16      	ldr	r3, [pc, #88]	@ (8002734 <checkingCondition+0x8c>)
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d021      	beq.n	8002726 <checkingCondition+0x7e>
      timer_buzzer++;
 80026e2:	4b15      	ldr	r3, [pc, #84]	@ (8002738 <checkingCondition+0x90>)
 80026e4:	781b      	ldrb	r3, [r3, #0]
 80026e6:	3301      	adds	r3, #1
 80026e8:	b2da      	uxtb	r2, r3
 80026ea:	4b13      	ldr	r3, [pc, #76]	@ (8002738 <checkingCondition+0x90>)
 80026ec:	701a      	strb	r2, [r3, #0]
      if (timer_buzzer >= 20){ // 1 second has passed
 80026ee:	4b12      	ldr	r3, [pc, #72]	@ (8002738 <checkingCondition+0x90>)
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	2b13      	cmp	r3, #19
 80026f4:	d917      	bls.n	8002726 <checkingCondition+0x7e>
          timer_buzzer = 0;
 80026f6:	4b10      	ldr	r3, [pc, #64]	@ (8002738 <checkingCondition+0x90>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	701a      	strb	r2, [r3, #0]
          if (buzzer_volume == 0){
 80026fc:	4b0f      	ldr	r3, [pc, #60]	@ (800273c <checkingCondition+0x94>)
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d103      	bne.n	800270c <checkingCondition+0x64>
              buzzer_volume = 50; // turn on buzzer
 8002704:	4b0d      	ldr	r3, [pc, #52]	@ (800273c <checkingCondition+0x94>)
 8002706:	2232      	movs	r2, #50	@ 0x32
 8002708:	701a      	strb	r2, [r3, #0]
 800270a:	e002      	b.n	8002712 <checkingCondition+0x6a>
          } else {
              buzzer_volume = 0; // turn off buzzer
 800270c:	4b0b      	ldr	r3, [pc, #44]	@ (800273c <checkingCondition+0x94>)
 800270e:	2200      	movs	r2, #0
 8002710:	701a      	strb	r2, [r3, #0]
          }
          buzzer_SetVolume(buzzer_volume);
 8002712:	4b0a      	ldr	r3, [pc, #40]	@ (800273c <checkingCondition+0x94>)
 8002714:	781b      	ldrb	r3, [r3, #0]
 8002716:	4618      	mov	r0, r3
 8002718:	f7fe fcfe 	bl	8001118 <buzzer_SetVolume>
          uart_Rs232SendString((uint8_t*)err_msg);
 800271c:	4b08      	ldr	r3, [pc, #32]	@ (8002740 <checkingCondition+0x98>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4618      	mov	r0, r3
 8002722:	f000 fc9b 	bl	800305c <uart_Rs232SendString>
      // Do something when condition is met
      // Write caution to UART
      // HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);

  }
}
 8002726:	bf00      	nop
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	200001c4 	.word	0x200001c4
 8002730:	428c0000 	.word	0x428c0000
 8002734:	2000022a 	.word	0x2000022a
 8002738:	2000022c 	.word	0x2000022c
 800273c:	2000022b 	.word	0x2000022b
 8002740:	20000008 	.word	0x20000008

08002744 <init_RTC_timer>:


void init_RTC_timer(){
 8002744:	b580      	push	{r7, lr}
 8002746:	af00      	add	r7, sp, #0
  ds3231_init();
 8002748:	f7fe fd1e 	bl	8001188 <ds3231_init>
  ds3231_Write(0x00, 0); // second
 800274c:	2100      	movs	r1, #0
 800274e:	2000      	movs	r0, #0
 8002750:	f7fe fd52 	bl	80011f8 <ds3231_Write>
  ds3231_Write(0x01, 50); // minute
 8002754:	2132      	movs	r1, #50	@ 0x32
 8002756:	2001      	movs	r0, #1
 8002758:	f7fe fd4e 	bl	80011f8 <ds3231_Write>
  ds3231_Write(0x02, 8); // hour
 800275c:	2108      	movs	r1, #8
 800275e:	2002      	movs	r0, #2
 8002760:	f7fe fd4a 	bl	80011f8 <ds3231_Write>
  ds3231_Write(0x03, 4); // day
 8002764:	2104      	movs	r1, #4
 8002766:	2003      	movs	r0, #3
 8002768:	f7fe fd46 	bl	80011f8 <ds3231_Write>
  ds3231_Write(0x04, 19); // date
 800276c:	2113      	movs	r1, #19
 800276e:	2004      	movs	r0, #4
 8002770:	f7fe fd42 	bl	80011f8 <ds3231_Write>
  ds3231_Write(0x05, 11); // month
 8002774:	210b      	movs	r1, #11
 8002776:	2005      	movs	r0, #5
 8002778:	f7fe fd3e 	bl	80011f8 <ds3231_Write>
  ds3231_Write(0x06, 25); // year
 800277c:	2119      	movs	r1, #25
 800277e:	2006      	movs	r0, #6
 8002780:	f7fe fd3a 	bl	80011f8 <ds3231_Write>
}
 8002784:	bf00      	nop
 8002786:	bd80      	pop	{r7, pc}

08002788 <test_Buzzer>:


void test_Buzzer(){
 8002788:	b580      	push	{r7, lr}
 800278a:	af00      	add	r7, sp, #0
	if(isButtonUp()){
 800278c:	f7ff fe08 	bl	80023a0 <isButtonUp>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d002      	beq.n	800279c <test_Buzzer+0x14>
		buzzer_SetVolume(50);
 8002796:	2032      	movs	r0, #50	@ 0x32
 8002798:	f7fe fcbe 	bl	8001118 <buzzer_SetVolume>
	}

	if(isButtonDown()){
 800279c:	f7ff fe10 	bl	80023c0 <isButtonDown>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d002      	beq.n	80027ac <test_Buzzer+0x24>
		buzzer_SetVolume(0);
 80027a6:	2000      	movs	r0, #0
 80027a8:	f7fe fcb6 	bl	8001118 <buzzer_SetVolume>
	}

	if(isButtonRight()){
 80027ac:	f7ff fe18 	bl	80023e0 <isButtonRight>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d002      	beq.n	80027bc <test_Buzzer+0x34>
		buzzer_SetVolume(25);
 80027b6:	2019      	movs	r0, #25
 80027b8:	f7fe fcae 	bl	8001118 <buzzer_SetVolume>
	}

}
 80027bc:	bf00      	nop
 80027be:	bd80      	pop	{r7, pc}

080027c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027c0:	b480      	push	{r7}
 80027c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027c4:	b672      	cpsid	i
}
 80027c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80027c8:	bf00      	nop
 80027ca:	e7fd      	b.n	80027c8 <Error_Handler+0x8>

080027cc <sensor_init>:



uint16_t adc_receive[5];

void sensor_init(){
 80027cc:	b580      	push	{r7, lr}
 80027ce:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint16_t*)adc_receive, 5);
 80027d0:	2205      	movs	r2, #5
 80027d2:	4903      	ldr	r1, [pc, #12]	@ (80027e0 <sensor_init+0x14>)
 80027d4:	4803      	ldr	r0, [pc, #12]	@ (80027e4 <sensor_init+0x18>)
 80027d6:	f000 fe37 	bl	8003448 <HAL_ADC_Start_DMA>
}
 80027da:	bf00      	nop
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	20000230 	.word	0x20000230
 80027e4:	20000084 	.word	0x20000084

080027e8 <sensor_Read>:

uint8_t sensor_Read(){
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_receive, 5) == HAL_OK)
 80027ec:	2205      	movs	r2, #5
 80027ee:	4906      	ldr	r1, [pc, #24]	@ (8002808 <sensor_Read+0x20>)
 80027f0:	4806      	ldr	r0, [pc, #24]	@ (800280c <sensor_Read+0x24>)
 80027f2:	f000 fe29 	bl	8003448 <HAL_ADC_Start_DMA>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d101      	bne.n	8002800 <sensor_Read+0x18>
		return 1;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e000      	b.n	8002802 <sensor_Read+0x1a>
	else return 0; //
 8002800:	2300      	movs	r3, #0
}
 8002802:	4618      	mov	r0, r3
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	20000230 	.word	0x20000230
 800280c:	20000084 	.word	0x20000084

08002810 <sensor_GetLight>:

uint16_t sensor_GetLight(){
 8002810:	b480      	push	{r7}
 8002812:	af00      	add	r7, sp, #0
	glb_Light = adc_receive[2];
 8002814:	4b05      	ldr	r3, [pc, #20]	@ (800282c <sensor_GetLight+0x1c>)
 8002816:	889a      	ldrh	r2, [r3, #4]
 8002818:	4b05      	ldr	r3, [pc, #20]	@ (8002830 <sensor_GetLight+0x20>)
 800281a:	801a      	strh	r2, [r3, #0]
	return adc_receive[2];
 800281c:	4b03      	ldr	r3, [pc, #12]	@ (800282c <sensor_GetLight+0x1c>)
 800281e:	889b      	ldrh	r3, [r3, #4]
}
 8002820:	4618      	mov	r0, r3
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	20000230 	.word	0x20000230
 8002830:	200001b4 	.word	0x200001b4

08002834 <sensor_GetPotentiometer>:

uint16_t sensor_GetPotentiometer(){
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0
	glb_Potentiometer = adc_receive[3];
 8002838:	4b0d      	ldr	r3, [pc, #52]	@ (8002870 <sensor_GetPotentiometer+0x3c>)
 800283a:	88da      	ldrh	r2, [r3, #6]
 800283c:	4b0d      	ldr	r3, [pc, #52]	@ (8002874 <sensor_GetPotentiometer+0x40>)
 800283e:	801a      	strh	r2, [r3, #0]
	glb_pct_Potentiometer = ((float)glb_Potentiometer/4095)*100;
 8002840:	4b0c      	ldr	r3, [pc, #48]	@ (8002874 <sensor_GetPotentiometer+0x40>)
 8002842:	881b      	ldrh	r3, [r3, #0]
 8002844:	ee07 3a90 	vmov	s15, r3
 8002848:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800284c:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8002878 <sensor_GetPotentiometer+0x44>
 8002850:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002854:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800287c <sensor_GetPotentiometer+0x48>
 8002858:	ee67 7a87 	vmul.f32	s15, s15, s14
 800285c:	4b08      	ldr	r3, [pc, #32]	@ (8002880 <sensor_GetPotentiometer+0x4c>)
 800285e:	edc3 7a00 	vstr	s15, [r3]
	return adc_receive[3];
 8002862:	4b03      	ldr	r3, [pc, #12]	@ (8002870 <sensor_GetPotentiometer+0x3c>)
 8002864:	88db      	ldrh	r3, [r3, #6]
}
 8002866:	4618      	mov	r0, r3
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr
 8002870:	20000230 	.word	0x20000230
 8002874:	200001b6 	.word	0x200001b6
 8002878:	457ff000 	.word	0x457ff000
 800287c:	42c80000 	.word	0x42c80000
 8002880:	200001c4 	.word	0x200001c4
 8002884:	00000000 	.word	0x00000000

08002888 <sensor_GetVoltage>:

float sensor_GetVoltage(){
 8002888:	b580      	push	{r7, lr}
 800288a:	af00      	add	r7, sp, #0
	glb_Voltage = ((float)adc_receive[0]*3.3*12)/(4095*1.565);
 800288c:	4b30      	ldr	r3, [pc, #192]	@ (8002950 <sensor_GetVoltage+0xc8>)
 800288e:	881b      	ldrh	r3, [r3, #0]
 8002890:	ee07 3a90 	vmov	s15, r3
 8002894:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002898:	ee17 0a90 	vmov	r0, s15
 800289c:	f7fd fe4c 	bl	8000538 <__aeabi_f2d>
 80028a0:	a327      	add	r3, pc, #156	@ (adr r3, 8002940 <sensor_GetVoltage+0xb8>)
 80028a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028a6:	f7fd fe9f 	bl	80005e8 <__aeabi_dmul>
 80028aa:	4602      	mov	r2, r0
 80028ac:	460b      	mov	r3, r1
 80028ae:	4610      	mov	r0, r2
 80028b0:	4619      	mov	r1, r3
 80028b2:	f04f 0200 	mov.w	r2, #0
 80028b6:	4b27      	ldr	r3, [pc, #156]	@ (8002954 <sensor_GetVoltage+0xcc>)
 80028b8:	f7fd fe96 	bl	80005e8 <__aeabi_dmul>
 80028bc:	4602      	mov	r2, r0
 80028be:	460b      	mov	r3, r1
 80028c0:	4610      	mov	r0, r2
 80028c2:	4619      	mov	r1, r3
 80028c4:	a320      	add	r3, pc, #128	@ (adr r3, 8002948 <sensor_GetVoltage+0xc0>)
 80028c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ca:	f7fd ffb7 	bl	800083c <__aeabi_ddiv>
 80028ce:	4602      	mov	r2, r0
 80028d0:	460b      	mov	r3, r1
 80028d2:	4610      	mov	r0, r2
 80028d4:	4619      	mov	r1, r3
 80028d6:	f7fe f899 	bl	8000a0c <__aeabi_d2f>
 80028da:	4603      	mov	r3, r0
 80028dc:	4a1e      	ldr	r2, [pc, #120]	@ (8002958 <sensor_GetVoltage+0xd0>)
 80028de:	6013      	str	r3, [r2, #0]
	return ((float)adc_receive[0]*3.3*12)/(4095*1.565);
 80028e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002950 <sensor_GetVoltage+0xc8>)
 80028e2:	881b      	ldrh	r3, [r3, #0]
 80028e4:	ee07 3a90 	vmov	s15, r3
 80028e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028ec:	ee17 0a90 	vmov	r0, s15
 80028f0:	f7fd fe22 	bl	8000538 <__aeabi_f2d>
 80028f4:	a312      	add	r3, pc, #72	@ (adr r3, 8002940 <sensor_GetVoltage+0xb8>)
 80028f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028fa:	f7fd fe75 	bl	80005e8 <__aeabi_dmul>
 80028fe:	4602      	mov	r2, r0
 8002900:	460b      	mov	r3, r1
 8002902:	4610      	mov	r0, r2
 8002904:	4619      	mov	r1, r3
 8002906:	f04f 0200 	mov.w	r2, #0
 800290a:	4b12      	ldr	r3, [pc, #72]	@ (8002954 <sensor_GetVoltage+0xcc>)
 800290c:	f7fd fe6c 	bl	80005e8 <__aeabi_dmul>
 8002910:	4602      	mov	r2, r0
 8002912:	460b      	mov	r3, r1
 8002914:	4610      	mov	r0, r2
 8002916:	4619      	mov	r1, r3
 8002918:	a30b      	add	r3, pc, #44	@ (adr r3, 8002948 <sensor_GetVoltage+0xc0>)
 800291a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800291e:	f7fd ff8d 	bl	800083c <__aeabi_ddiv>
 8002922:	4602      	mov	r2, r0
 8002924:	460b      	mov	r3, r1
 8002926:	4610      	mov	r0, r2
 8002928:	4619      	mov	r1, r3
 800292a:	f7fe f86f 	bl	8000a0c <__aeabi_d2f>
 800292e:	4603      	mov	r3, r0
 8002930:	ee07 3a90 	vmov	s15, r3
}
 8002934:	eeb0 0a67 	vmov.f32	s0, s15
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	f3af 8000 	nop.w
 8002940:	66666666 	.word	0x66666666
 8002944:	400a6666 	.word	0x400a6666
 8002948:	cccccccd 	.word	0xcccccccd
 800294c:	40b908ac 	.word	0x40b908ac
 8002950:	20000230 	.word	0x20000230
 8002954:	40280000 	.word	0x40280000
 8002958:	200001b8 	.word	0x200001b8
 800295c:	00000000 	.word	0x00000000

08002960 <sensor_GetCurrent>:

float sensor_GetCurrent(){
 8002960:	b580      	push	{r7, lr}
 8002962:	af00      	add	r7, sp, #0
	glb_Current = (((float)adc_receive[1]*3.3*1000)/(4095*0.647)-2.5)*5/2.5;
 8002964:	4b4a      	ldr	r3, [pc, #296]	@ (8002a90 <sensor_GetCurrent+0x130>)
 8002966:	885b      	ldrh	r3, [r3, #2]
 8002968:	ee07 3a90 	vmov	s15, r3
 800296c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002970:	ee17 0a90 	vmov	r0, s15
 8002974:	f7fd fde0 	bl	8000538 <__aeabi_f2d>
 8002978:	a341      	add	r3, pc, #260	@ (adr r3, 8002a80 <sensor_GetCurrent+0x120>)
 800297a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800297e:	f7fd fe33 	bl	80005e8 <__aeabi_dmul>
 8002982:	4602      	mov	r2, r0
 8002984:	460b      	mov	r3, r1
 8002986:	4610      	mov	r0, r2
 8002988:	4619      	mov	r1, r3
 800298a:	f04f 0200 	mov.w	r2, #0
 800298e:	4b41      	ldr	r3, [pc, #260]	@ (8002a94 <sensor_GetCurrent+0x134>)
 8002990:	f7fd fe2a 	bl	80005e8 <__aeabi_dmul>
 8002994:	4602      	mov	r2, r0
 8002996:	460b      	mov	r3, r1
 8002998:	4610      	mov	r0, r2
 800299a:	4619      	mov	r1, r3
 800299c:	a33a      	add	r3, pc, #232	@ (adr r3, 8002a88 <sensor_GetCurrent+0x128>)
 800299e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029a2:	f7fd ff4b 	bl	800083c <__aeabi_ddiv>
 80029a6:	4602      	mov	r2, r0
 80029a8:	460b      	mov	r3, r1
 80029aa:	4610      	mov	r0, r2
 80029ac:	4619      	mov	r1, r3
 80029ae:	f04f 0200 	mov.w	r2, #0
 80029b2:	4b39      	ldr	r3, [pc, #228]	@ (8002a98 <sensor_GetCurrent+0x138>)
 80029b4:	f7fd fc60 	bl	8000278 <__aeabi_dsub>
 80029b8:	4602      	mov	r2, r0
 80029ba:	460b      	mov	r3, r1
 80029bc:	4610      	mov	r0, r2
 80029be:	4619      	mov	r1, r3
 80029c0:	f04f 0200 	mov.w	r2, #0
 80029c4:	4b35      	ldr	r3, [pc, #212]	@ (8002a9c <sensor_GetCurrent+0x13c>)
 80029c6:	f7fd fe0f 	bl	80005e8 <__aeabi_dmul>
 80029ca:	4602      	mov	r2, r0
 80029cc:	460b      	mov	r3, r1
 80029ce:	4610      	mov	r0, r2
 80029d0:	4619      	mov	r1, r3
 80029d2:	f04f 0200 	mov.w	r2, #0
 80029d6:	4b30      	ldr	r3, [pc, #192]	@ (8002a98 <sensor_GetCurrent+0x138>)
 80029d8:	f7fd ff30 	bl	800083c <__aeabi_ddiv>
 80029dc:	4602      	mov	r2, r0
 80029de:	460b      	mov	r3, r1
 80029e0:	4610      	mov	r0, r2
 80029e2:	4619      	mov	r1, r3
 80029e4:	f7fe f812 	bl	8000a0c <__aeabi_d2f>
 80029e8:	4603      	mov	r3, r0
 80029ea:	4a2d      	ldr	r2, [pc, #180]	@ (8002aa0 <sensor_GetCurrent+0x140>)
 80029ec:	6013      	str	r3, [r2, #0]
	return (((float)adc_receive[1]*3.3*1000)/(4095*0.647)-2.5)*5/2.5;
 80029ee:	4b28      	ldr	r3, [pc, #160]	@ (8002a90 <sensor_GetCurrent+0x130>)
 80029f0:	885b      	ldrh	r3, [r3, #2]
 80029f2:	ee07 3a90 	vmov	s15, r3
 80029f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029fa:	ee17 0a90 	vmov	r0, s15
 80029fe:	f7fd fd9b 	bl	8000538 <__aeabi_f2d>
 8002a02:	a31f      	add	r3, pc, #124	@ (adr r3, 8002a80 <sensor_GetCurrent+0x120>)
 8002a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a08:	f7fd fdee 	bl	80005e8 <__aeabi_dmul>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	460b      	mov	r3, r1
 8002a10:	4610      	mov	r0, r2
 8002a12:	4619      	mov	r1, r3
 8002a14:	f04f 0200 	mov.w	r2, #0
 8002a18:	4b1e      	ldr	r3, [pc, #120]	@ (8002a94 <sensor_GetCurrent+0x134>)
 8002a1a:	f7fd fde5 	bl	80005e8 <__aeabi_dmul>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	460b      	mov	r3, r1
 8002a22:	4610      	mov	r0, r2
 8002a24:	4619      	mov	r1, r3
 8002a26:	a318      	add	r3, pc, #96	@ (adr r3, 8002a88 <sensor_GetCurrent+0x128>)
 8002a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a2c:	f7fd ff06 	bl	800083c <__aeabi_ddiv>
 8002a30:	4602      	mov	r2, r0
 8002a32:	460b      	mov	r3, r1
 8002a34:	4610      	mov	r0, r2
 8002a36:	4619      	mov	r1, r3
 8002a38:	f04f 0200 	mov.w	r2, #0
 8002a3c:	4b16      	ldr	r3, [pc, #88]	@ (8002a98 <sensor_GetCurrent+0x138>)
 8002a3e:	f7fd fc1b 	bl	8000278 <__aeabi_dsub>
 8002a42:	4602      	mov	r2, r0
 8002a44:	460b      	mov	r3, r1
 8002a46:	4610      	mov	r0, r2
 8002a48:	4619      	mov	r1, r3
 8002a4a:	f04f 0200 	mov.w	r2, #0
 8002a4e:	4b13      	ldr	r3, [pc, #76]	@ (8002a9c <sensor_GetCurrent+0x13c>)
 8002a50:	f7fd fdca 	bl	80005e8 <__aeabi_dmul>
 8002a54:	4602      	mov	r2, r0
 8002a56:	460b      	mov	r3, r1
 8002a58:	4610      	mov	r0, r2
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	f04f 0200 	mov.w	r2, #0
 8002a60:	4b0d      	ldr	r3, [pc, #52]	@ (8002a98 <sensor_GetCurrent+0x138>)
 8002a62:	f7fd feeb 	bl	800083c <__aeabi_ddiv>
 8002a66:	4602      	mov	r2, r0
 8002a68:	460b      	mov	r3, r1
 8002a6a:	4610      	mov	r0, r2
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	f7fd ffcd 	bl	8000a0c <__aeabi_d2f>
 8002a72:	4603      	mov	r3, r0
 8002a74:	ee07 3a90 	vmov	s15, r3
}
 8002a78:	eeb0 0a67 	vmov.f32	s0, s15
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	66666666 	.word	0x66666666
 8002a84:	400a6666 	.word	0x400a6666
 8002a88:	147ae148 	.word	0x147ae148
 8002a8c:	40a4b2ee 	.word	0x40a4b2ee
 8002a90:	20000230 	.word	0x20000230
 8002a94:	408f4000 	.word	0x408f4000
 8002a98:	40040000 	.word	0x40040000
 8002a9c:	40140000 	.word	0x40140000
 8002aa0:	200001bc 	.word	0x200001bc

08002aa4 <sensor_GetTemperature>:

float sensor_GetTemperature(){
 8002aa4:	b480      	push	{r7}
 8002aa6:	af00      	add	r7, sp, #0
	glb_Temperature = ((float)adc_receive[4]*330)/(4095);
 8002aa8:	4b13      	ldr	r3, [pc, #76]	@ (8002af8 <sensor_GetTemperature+0x54>)
 8002aaa:	891b      	ldrh	r3, [r3, #8]
 8002aac:	ee07 3a90 	vmov	s15, r3
 8002ab0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ab4:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8002afc <sensor_GetTemperature+0x58>
 8002ab8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002abc:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8002b00 <sensor_GetTemperature+0x5c>
 8002ac0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ac4:	4b0f      	ldr	r3, [pc, #60]	@ (8002b04 <sensor_GetTemperature+0x60>)
 8002ac6:	edc3 7a00 	vstr	s15, [r3]
	return ((float)adc_receive[4]*330)/(4095);
 8002aca:	4b0b      	ldr	r3, [pc, #44]	@ (8002af8 <sensor_GetTemperature+0x54>)
 8002acc:	891b      	ldrh	r3, [r3, #8]
 8002ace:	ee07 3a90 	vmov	s15, r3
 8002ad2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ad6:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8002afc <sensor_GetTemperature+0x58>
 8002ada:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ade:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8002b00 <sensor_GetTemperature+0x5c>
 8002ae2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002ae6:	eef0 7a66 	vmov.f32	s15, s13
}
 8002aea:	eeb0 0a67 	vmov.f32	s0, s15
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop
 8002af8:	20000230 	.word	0x20000230
 8002afc:	43a50000 	.word	0x43a50000
 8002b00:	457ff000 	.word	0x457ff000
 8002b04:	200001c0 	.word	0x200001c0

08002b08 <timer_init>:

uint16_t flag_timer2 = 0;
uint16_t timer2_counter = 0;
uint16_t timer2_MUL = 0;

void timer_init(){
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8002b0c:	4802      	ldr	r0, [pc, #8]	@ (8002b18 <timer_init+0x10>)
 8002b0e:	f004 f9e1 	bl	8006ed4 <HAL_TIM_Base_Start_IT>
}
 8002b12:	bf00      	nop
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	2000029c 	.word	0x2000029c

08002b1c <setTimer2>:

void setTimer2(uint16_t duration){
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	4603      	mov	r3, r0
 8002b24:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE_2;
 8002b26:	4a08      	ldr	r2, [pc, #32]	@ (8002b48 <setTimer2+0x2c>)
 8002b28:	88fb      	ldrh	r3, [r7, #6]
 8002b2a:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 8002b2c:	4b06      	ldr	r3, [pc, #24]	@ (8002b48 <setTimer2+0x2c>)
 8002b2e:	881a      	ldrh	r2, [r3, #0]
 8002b30:	4b06      	ldr	r3, [pc, #24]	@ (8002b4c <setTimer2+0x30>)
 8002b32:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 8002b34:	4b06      	ldr	r3, [pc, #24]	@ (8002b50 <setTimer2+0x34>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	801a      	strh	r2, [r3, #0]
}
 8002b3a:	bf00      	nop
 8002b3c:	370c      	adds	r7, #12
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop
 8002b48:	2000023e 	.word	0x2000023e
 8002b4c:	2000023c 	.word	0x2000023c
 8002b50:	2000023a 	.word	0x2000023a

08002b54 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b64:	d116      	bne.n	8002b94 <HAL_TIM_PeriodElapsedCallback+0x40>
		if(timer2_counter > 0){
 8002b66:	4b0d      	ldr	r3, [pc, #52]	@ (8002b9c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002b68:	881b      	ldrh	r3, [r3, #0]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d010      	beq.n	8002b90 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 8002b6e:	4b0b      	ldr	r3, [pc, #44]	@ (8002b9c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002b70:	881b      	ldrh	r3, [r3, #0]
 8002b72:	3b01      	subs	r3, #1
 8002b74:	b29a      	uxth	r2, r3
 8002b76:	4b09      	ldr	r3, [pc, #36]	@ (8002b9c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002b78:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0) {
 8002b7a:	4b08      	ldr	r3, [pc, #32]	@ (8002b9c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002b7c:	881b      	ldrh	r3, [r3, #0]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d106      	bne.n	8002b90 <HAL_TIM_PeriodElapsedCallback+0x3c>
				flag_timer2 = 1;
 8002b82:	4b07      	ldr	r3, [pc, #28]	@ (8002ba0 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002b84:	2201      	movs	r2, #1
 8002b86:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 8002b88:	4b06      	ldr	r3, [pc, #24]	@ (8002ba4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002b8a:	881a      	ldrh	r2, [r3, #0]
 8002b8c:	4b03      	ldr	r3, [pc, #12]	@ (8002b9c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002b8e:	801a      	strh	r2, [r3, #0]
			}
		}
		led7_Scan();
 8002b90:	f7ff faa4 	bl	80020dc <led7_Scan>
	}
}
 8002b94:	bf00      	nop
 8002b96:	3708      	adds	r7, #8
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	2000023c 	.word	0x2000023c
 8002ba0:	2000023a 	.word	0x2000023a
 8002ba4:	2000023e 	.word	0x2000023e

08002ba8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002bac:	4b17      	ldr	r3, [pc, #92]	@ (8002c0c <MX_SPI1_Init+0x64>)
 8002bae:	4a18      	ldr	r2, [pc, #96]	@ (8002c10 <MX_SPI1_Init+0x68>)
 8002bb0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002bb2:	4b16      	ldr	r3, [pc, #88]	@ (8002c0c <MX_SPI1_Init+0x64>)
 8002bb4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002bb8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002bba:	4b14      	ldr	r3, [pc, #80]	@ (8002c0c <MX_SPI1_Init+0x64>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002bc0:	4b12      	ldr	r3, [pc, #72]	@ (8002c0c <MX_SPI1_Init+0x64>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002bc6:	4b11      	ldr	r3, [pc, #68]	@ (8002c0c <MX_SPI1_Init+0x64>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002bcc:	4b0f      	ldr	r3, [pc, #60]	@ (8002c0c <MX_SPI1_Init+0x64>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002bd2:	4b0e      	ldr	r3, [pc, #56]	@ (8002c0c <MX_SPI1_Init+0x64>)
 8002bd4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bd8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002bda:	4b0c      	ldr	r3, [pc, #48]	@ (8002c0c <MX_SPI1_Init+0x64>)
 8002bdc:	2200      	movs	r2, #0
 8002bde:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002be0:	4b0a      	ldr	r3, [pc, #40]	@ (8002c0c <MX_SPI1_Init+0x64>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002be6:	4b09      	ldr	r3, [pc, #36]	@ (8002c0c <MX_SPI1_Init+0x64>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002bec:	4b07      	ldr	r3, [pc, #28]	@ (8002c0c <MX_SPI1_Init+0x64>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002bf2:	4b06      	ldr	r3, [pc, #24]	@ (8002c0c <MX_SPI1_Init+0x64>)
 8002bf4:	220a      	movs	r2, #10
 8002bf6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002bf8:	4804      	ldr	r0, [pc, #16]	@ (8002c0c <MX_SPI1_Init+0x64>)
 8002bfa:	f003 fb2f 	bl	800625c <HAL_SPI_Init>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d001      	beq.n	8002c08 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002c04:	f7ff fddc 	bl	80027c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002c08:	bf00      	nop
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	20000240 	.word	0x20000240
 8002c10:	40013000 	.word	0x40013000

08002c14 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b08a      	sub	sp, #40	@ 0x28
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c1c:	f107 0314 	add.w	r3, r7, #20
 8002c20:	2200      	movs	r2, #0
 8002c22:	601a      	str	r2, [r3, #0]
 8002c24:	605a      	str	r2, [r3, #4]
 8002c26:	609a      	str	r2, [r3, #8]
 8002c28:	60da      	str	r2, [r3, #12]
 8002c2a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a19      	ldr	r2, [pc, #100]	@ (8002c98 <HAL_SPI_MspInit+0x84>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d12b      	bne.n	8002c8e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002c36:	2300      	movs	r3, #0
 8002c38:	613b      	str	r3, [r7, #16]
 8002c3a:	4b18      	ldr	r3, [pc, #96]	@ (8002c9c <HAL_SPI_MspInit+0x88>)
 8002c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c3e:	4a17      	ldr	r2, [pc, #92]	@ (8002c9c <HAL_SPI_MspInit+0x88>)
 8002c40:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002c44:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c46:	4b15      	ldr	r3, [pc, #84]	@ (8002c9c <HAL_SPI_MspInit+0x88>)
 8002c48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c4a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c4e:	613b      	str	r3, [r7, #16]
 8002c50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c52:	2300      	movs	r3, #0
 8002c54:	60fb      	str	r3, [r7, #12]
 8002c56:	4b11      	ldr	r3, [pc, #68]	@ (8002c9c <HAL_SPI_MspInit+0x88>)
 8002c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c5a:	4a10      	ldr	r2, [pc, #64]	@ (8002c9c <HAL_SPI_MspInit+0x88>)
 8002c5c:	f043 0302 	orr.w	r3, r3, #2
 8002c60:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c62:	4b0e      	ldr	r3, [pc, #56]	@ (8002c9c <HAL_SPI_MspInit+0x88>)
 8002c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c66:	f003 0302 	and.w	r3, r3, #2
 8002c6a:	60fb      	str	r3, [r7, #12]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002c6e:	2338      	movs	r3, #56	@ 0x38
 8002c70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c72:	2302      	movs	r3, #2
 8002c74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c76:	2300      	movs	r3, #0
 8002c78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002c7e:	2305      	movs	r3, #5
 8002c80:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c82:	f107 0314 	add.w	r3, r7, #20
 8002c86:	4619      	mov	r1, r3
 8002c88:	4805      	ldr	r0, [pc, #20]	@ (8002ca0 <HAL_SPI_MspInit+0x8c>)
 8002c8a:	f001 fcbf 	bl	800460c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002c8e:	bf00      	nop
 8002c90:	3728      	adds	r7, #40	@ 0x28
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	40013000 	.word	0x40013000
 8002c9c:	40023800 	.word	0x40023800
 8002ca0:	40020400 	.word	0x40020400

08002ca4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002caa:	2300      	movs	r3, #0
 8002cac:	607b      	str	r3, [r7, #4]
 8002cae:	4b10      	ldr	r3, [pc, #64]	@ (8002cf0 <HAL_MspInit+0x4c>)
 8002cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cb2:	4a0f      	ldr	r2, [pc, #60]	@ (8002cf0 <HAL_MspInit+0x4c>)
 8002cb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cba:	4b0d      	ldr	r3, [pc, #52]	@ (8002cf0 <HAL_MspInit+0x4c>)
 8002cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cc2:	607b      	str	r3, [r7, #4]
 8002cc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	603b      	str	r3, [r7, #0]
 8002cca:	4b09      	ldr	r3, [pc, #36]	@ (8002cf0 <HAL_MspInit+0x4c>)
 8002ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cce:	4a08      	ldr	r2, [pc, #32]	@ (8002cf0 <HAL_MspInit+0x4c>)
 8002cd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cd6:	4b06      	ldr	r3, [pc, #24]	@ (8002cf0 <HAL_MspInit+0x4c>)
 8002cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cde:	603b      	str	r3, [r7, #0]
 8002ce0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ce2:	bf00      	nop
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	40023800 	.word	0x40023800

08002cf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002cf8:	bf00      	nop
 8002cfa:	e7fd      	b.n	8002cf8 <NMI_Handler+0x4>

08002cfc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d00:	bf00      	nop
 8002d02:	e7fd      	b.n	8002d00 <HardFault_Handler+0x4>

08002d04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d04:	b480      	push	{r7}
 8002d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d08:	bf00      	nop
 8002d0a:	e7fd      	b.n	8002d08 <MemManage_Handler+0x4>

08002d0c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d10:	bf00      	nop
 8002d12:	e7fd      	b.n	8002d10 <BusFault_Handler+0x4>

08002d14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d18:	bf00      	nop
 8002d1a:	e7fd      	b.n	8002d18 <UsageFault_Handler+0x4>

08002d1c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d20:	bf00      	nop
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr

08002d2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d2a:	b480      	push	{r7}
 8002d2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d2e:	bf00      	nop
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr

08002d38 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d3c:	bf00      	nop
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr

08002d46 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d46:	b580      	push	{r7, lr}
 8002d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d4a:	f000 faf5 	bl	8003338 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d4e:	bf00      	nop
 8002d50:	bd80      	pop	{r7, pc}
	...

08002d54 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002d58:	4802      	ldr	r0, [pc, #8]	@ (8002d64 <TIM2_IRQHandler+0x10>)
 8002d5a:	f004 fa4d 	bl	80071f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002d5e:	bf00      	nop
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	2000029c 	.word	0x2000029c

08002d68 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002d6c:	4802      	ldr	r0, [pc, #8]	@ (8002d78 <USART1_IRQHandler+0x10>)
 8002d6e:	f005 f9ad 	bl	80080cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002d72:	bf00      	nop
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	20000394 	.word	0x20000394

08002d7c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002d80:	4802      	ldr	r0, [pc, #8]	@ (8002d8c <DMA2_Stream0_IRQHandler+0x10>)
 8002d82:	f001 f9d9 	bl	8004138 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002d86:	bf00      	nop
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	200000cc 	.word	0x200000cc

08002d90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b086      	sub	sp, #24
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d98:	4a14      	ldr	r2, [pc, #80]	@ (8002dec <_sbrk+0x5c>)
 8002d9a:	4b15      	ldr	r3, [pc, #84]	@ (8002df0 <_sbrk+0x60>)
 8002d9c:	1ad3      	subs	r3, r2, r3
 8002d9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002da4:	4b13      	ldr	r3, [pc, #76]	@ (8002df4 <_sbrk+0x64>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d102      	bne.n	8002db2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002dac:	4b11      	ldr	r3, [pc, #68]	@ (8002df4 <_sbrk+0x64>)
 8002dae:	4a12      	ldr	r2, [pc, #72]	@ (8002df8 <_sbrk+0x68>)
 8002db0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002db2:	4b10      	ldr	r3, [pc, #64]	@ (8002df4 <_sbrk+0x64>)
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4413      	add	r3, r2
 8002dba:	693a      	ldr	r2, [r7, #16]
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d207      	bcs.n	8002dd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002dc0:	f006 f9e2 	bl	8009188 <__errno>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	220c      	movs	r2, #12
 8002dc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002dca:	f04f 33ff 	mov.w	r3, #4294967295
 8002dce:	e009      	b.n	8002de4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002dd0:	4b08      	ldr	r3, [pc, #32]	@ (8002df4 <_sbrk+0x64>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002dd6:	4b07      	ldr	r3, [pc, #28]	@ (8002df4 <_sbrk+0x64>)
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4413      	add	r3, r2
 8002dde:	4a05      	ldr	r2, [pc, #20]	@ (8002df4 <_sbrk+0x64>)
 8002de0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002de2:	68fb      	ldr	r3, [r7, #12]
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	3718      	adds	r7, #24
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	20020000 	.word	0x20020000
 8002df0:	00000400 	.word	0x00000400
 8002df4:	20000298 	.word	0x20000298
 8002df8:	20000528 	.word	0x20000528

08002dfc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e00:	4b06      	ldr	r3, [pc, #24]	@ (8002e1c <SystemInit+0x20>)
 8002e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e06:	4a05      	ldr	r2, [pc, #20]	@ (8002e1c <SystemInit+0x20>)
 8002e08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002e0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e10:	bf00      	nop
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	e000ed00 	.word	0xe000ed00

08002e20 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim13;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b086      	sub	sp, #24
 8002e24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e26:	f107 0308 	add.w	r3, r7, #8
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	601a      	str	r2, [r3, #0]
 8002e2e:	605a      	str	r2, [r3, #4]
 8002e30:	609a      	str	r2, [r3, #8]
 8002e32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e34:	463b      	mov	r3, r7
 8002e36:	2200      	movs	r2, #0
 8002e38:	601a      	str	r2, [r3, #0]
 8002e3a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002e3c:	4b1d      	ldr	r3, [pc, #116]	@ (8002eb4 <MX_TIM2_Init+0x94>)
 8002e3e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002e42:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8002e44:	4b1b      	ldr	r3, [pc, #108]	@ (8002eb4 <MX_TIM2_Init+0x94>)
 8002e46:	f240 3247 	movw	r2, #839	@ 0x347
 8002e4a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e4c:	4b19      	ldr	r3, [pc, #100]	@ (8002eb4 <MX_TIM2_Init+0x94>)
 8002e4e:	2200      	movs	r2, #0
 8002e50:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002e52:	4b18      	ldr	r3, [pc, #96]	@ (8002eb4 <MX_TIM2_Init+0x94>)
 8002e54:	2263      	movs	r2, #99	@ 0x63
 8002e56:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e58:	4b16      	ldr	r3, [pc, #88]	@ (8002eb4 <MX_TIM2_Init+0x94>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e5e:	4b15      	ldr	r3, [pc, #84]	@ (8002eb4 <MX_TIM2_Init+0x94>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002e64:	4813      	ldr	r0, [pc, #76]	@ (8002eb4 <MX_TIM2_Init+0x94>)
 8002e66:	f003 ffe5 	bl	8006e34 <HAL_TIM_Base_Init>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d001      	beq.n	8002e74 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002e70:	f7ff fca6 	bl	80027c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e78:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002e7a:	f107 0308 	add.w	r3, r7, #8
 8002e7e:	4619      	mov	r1, r3
 8002e80:	480c      	ldr	r0, [pc, #48]	@ (8002eb4 <MX_TIM2_Init+0x94>)
 8002e82:	f004 fb83 	bl	800758c <HAL_TIM_ConfigClockSource>
 8002e86:	4603      	mov	r3, r0
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d001      	beq.n	8002e90 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002e8c:	f7ff fc98 	bl	80027c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e90:	2300      	movs	r3, #0
 8002e92:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e94:	2300      	movs	r3, #0
 8002e96:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002e98:	463b      	mov	r3, r7
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	4805      	ldr	r0, [pc, #20]	@ (8002eb4 <MX_TIM2_Init+0x94>)
 8002e9e:	f004 ff75 	bl	8007d8c <HAL_TIMEx_MasterConfigSynchronization>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d001      	beq.n	8002eac <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002ea8:	f7ff fc8a 	bl	80027c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002eac:	bf00      	nop
 8002eae:	3718      	adds	r7, #24
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	2000029c 	.word	0x2000029c

08002eb8 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b088      	sub	sp, #32
 8002ebc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ebe:	1d3b      	adds	r3, r7, #4
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	601a      	str	r2, [r3, #0]
 8002ec4:	605a      	str	r2, [r3, #4]
 8002ec6:	609a      	str	r2, [r3, #8]
 8002ec8:	60da      	str	r2, [r3, #12]
 8002eca:	611a      	str	r2, [r3, #16]
 8002ecc:	615a      	str	r2, [r3, #20]
 8002ece:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8002ed0:	4b1e      	ldr	r3, [pc, #120]	@ (8002f4c <MX_TIM13_Init+0x94>)
 8002ed2:	4a1f      	ldr	r2, [pc, #124]	@ (8002f50 <MX_TIM13_Init+0x98>)
 8002ed4:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 840-1;
 8002ed6:	4b1d      	ldr	r3, [pc, #116]	@ (8002f4c <MX_TIM13_Init+0x94>)
 8002ed8:	f240 3247 	movw	r2, #839	@ 0x347
 8002edc:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ede:	4b1b      	ldr	r3, [pc, #108]	@ (8002f4c <MX_TIM13_Init+0x94>)
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100-1;
 8002ee4:	4b19      	ldr	r3, [pc, #100]	@ (8002f4c <MX_TIM13_Init+0x94>)
 8002ee6:	2263      	movs	r2, #99	@ 0x63
 8002ee8:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002eea:	4b18      	ldr	r3, [pc, #96]	@ (8002f4c <MX_TIM13_Init+0x94>)
 8002eec:	2200      	movs	r2, #0
 8002eee:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ef0:	4b16      	ldr	r3, [pc, #88]	@ (8002f4c <MX_TIM13_Init+0x94>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002ef6:	4815      	ldr	r0, [pc, #84]	@ (8002f4c <MX_TIM13_Init+0x94>)
 8002ef8:	f003 ff9c 	bl	8006e34 <HAL_TIM_Base_Init>
 8002efc:	4603      	mov	r3, r0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d001      	beq.n	8002f06 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8002f02:	f7ff fc5d 	bl	80027c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8002f06:	4811      	ldr	r0, [pc, #68]	@ (8002f4c <MX_TIM13_Init+0x94>)
 8002f08:	f004 f854 	bl	8006fb4 <HAL_TIM_PWM_Init>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d001      	beq.n	8002f16 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8002f12:	f7ff fc55 	bl	80027c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f16:	2360      	movs	r3, #96	@ 0x60
 8002f18:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f22:	2300      	movs	r3, #0
 8002f24:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002f26:	1d3b      	adds	r3, r7, #4
 8002f28:	2200      	movs	r2, #0
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	4807      	ldr	r0, [pc, #28]	@ (8002f4c <MX_TIM13_Init+0x94>)
 8002f2e:	f004 fa6b 	bl	8007408 <HAL_TIM_PWM_ConfigChannel>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d001      	beq.n	8002f3c <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8002f38:	f7ff fc42 	bl	80027c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8002f3c:	4803      	ldr	r0, [pc, #12]	@ (8002f4c <MX_TIM13_Init+0x94>)
 8002f3e:	f000 f845 	bl	8002fcc <HAL_TIM_MspPostInit>

}
 8002f42:	bf00      	nop
 8002f44:	3720      	adds	r7, #32
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	200002e4 	.word	0x200002e4
 8002f50:	40001c00 	.word	0x40001c00

08002f54 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f64:	d116      	bne.n	8002f94 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002f66:	2300      	movs	r3, #0
 8002f68:	60fb      	str	r3, [r7, #12]
 8002f6a:	4b16      	ldr	r3, [pc, #88]	@ (8002fc4 <HAL_TIM_Base_MspInit+0x70>)
 8002f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f6e:	4a15      	ldr	r2, [pc, #84]	@ (8002fc4 <HAL_TIM_Base_MspInit+0x70>)
 8002f70:	f043 0301 	orr.w	r3, r3, #1
 8002f74:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f76:	4b13      	ldr	r3, [pc, #76]	@ (8002fc4 <HAL_TIM_Base_MspInit+0x70>)
 8002f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f7a:	f003 0301 	and.w	r3, r3, #1
 8002f7e:	60fb      	str	r3, [r7, #12]
 8002f80:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002f82:	2200      	movs	r2, #0
 8002f84:	2100      	movs	r1, #0
 8002f86:	201c      	movs	r0, #28
 8002f88:	f000 ff07 	bl	8003d9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002f8c:	201c      	movs	r0, #28
 8002f8e:	f000 ff20 	bl	8003dd2 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM13_CLK_ENABLE();
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 8002f92:	e012      	b.n	8002fba <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM13)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a0b      	ldr	r2, [pc, #44]	@ (8002fc8 <HAL_TIM_Base_MspInit+0x74>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d10d      	bne.n	8002fba <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	60bb      	str	r3, [r7, #8]
 8002fa2:	4b08      	ldr	r3, [pc, #32]	@ (8002fc4 <HAL_TIM_Base_MspInit+0x70>)
 8002fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa6:	4a07      	ldr	r2, [pc, #28]	@ (8002fc4 <HAL_TIM_Base_MspInit+0x70>)
 8002fa8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002fac:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fae:	4b05      	ldr	r3, [pc, #20]	@ (8002fc4 <HAL_TIM_Base_MspInit+0x70>)
 8002fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fb6:	60bb      	str	r3, [r7, #8]
 8002fb8:	68bb      	ldr	r3, [r7, #8]
}
 8002fba:	bf00      	nop
 8002fbc:	3710      	adds	r7, #16
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	40023800 	.word	0x40023800
 8002fc8:	40001c00 	.word	0x40001c00

08002fcc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b088      	sub	sp, #32
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fd4:	f107 030c 	add.w	r3, r7, #12
 8002fd8:	2200      	movs	r2, #0
 8002fda:	601a      	str	r2, [r3, #0]
 8002fdc:	605a      	str	r2, [r3, #4]
 8002fde:	609a      	str	r2, [r3, #8]
 8002fe0:	60da      	str	r2, [r3, #12]
 8002fe2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM13)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a12      	ldr	r2, [pc, #72]	@ (8003034 <HAL_TIM_MspPostInit+0x68>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d11e      	bne.n	800302c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002fee:	2300      	movs	r3, #0
 8002ff0:	60bb      	str	r3, [r7, #8]
 8002ff2:	4b11      	ldr	r3, [pc, #68]	@ (8003038 <HAL_TIM_MspPostInit+0x6c>)
 8002ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ff6:	4a10      	ldr	r2, [pc, #64]	@ (8003038 <HAL_TIM_MspPostInit+0x6c>)
 8002ff8:	f043 0320 	orr.w	r3, r3, #32
 8002ffc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ffe:	4b0e      	ldr	r3, [pc, #56]	@ (8003038 <HAL_TIM_MspPostInit+0x6c>)
 8003000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003002:	f003 0320 	and.w	r3, r3, #32
 8003006:	60bb      	str	r3, [r7, #8]
 8003008:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800300a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800300e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003010:	2302      	movs	r3, #2
 8003012:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003014:	2300      	movs	r3, #0
 8003016:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003018:	2300      	movs	r3, #0
 800301a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 800301c:	2309      	movs	r3, #9
 800301e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003020:	f107 030c 	add.w	r3, r7, #12
 8003024:	4619      	mov	r1, r3
 8003026:	4805      	ldr	r0, [pc, #20]	@ (800303c <HAL_TIM_MspPostInit+0x70>)
 8003028:	f001 faf0 	bl	800460c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 800302c:	bf00      	nop
 800302e:	3720      	adds	r7, #32
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}
 8003034:	40001c00 	.word	0x40001c00
 8003038:	40023800 	.word	0x40023800
 800303c:	40021400 	.word	0x40021400

08003040 <uart_init_rs232>:
#include "uart.h"

uint8_t receive_buffer1 = 0;
uint8_t msg[100];

void uart_init_rs232(){
 8003040:	b580      	push	{r7, lr}
 8003042:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 8003044:	2201      	movs	r2, #1
 8003046:	4903      	ldr	r1, [pc, #12]	@ (8003054 <uart_init_rs232+0x14>)
 8003048:	4803      	ldr	r0, [pc, #12]	@ (8003058 <uart_init_rs232+0x18>)
 800304a:	f005 f80e 	bl	800806a <HAL_UART_Receive_IT>
}
 800304e:	bf00      	nop
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	2000032c 	.word	0x2000032c
 8003058:	20000394 	.word	0x20000394

0800305c <uart_Rs232SendString>:

void uart_Rs232SendString(uint8_t* str){
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (void*)msg, sprintf((void*)msg,"%s",str), 10);
 8003064:	687a      	ldr	r2, [r7, #4]
 8003066:	4907      	ldr	r1, [pc, #28]	@ (8003084 <uart_Rs232SendString+0x28>)
 8003068:	4807      	ldr	r0, [pc, #28]	@ (8003088 <uart_Rs232SendString+0x2c>)
 800306a:	f006 f863 	bl	8009134 <siprintf>
 800306e:	4603      	mov	r3, r0
 8003070:	b29a      	uxth	r2, r3
 8003072:	230a      	movs	r3, #10
 8003074:	4904      	ldr	r1, [pc, #16]	@ (8003088 <uart_Rs232SendString+0x2c>)
 8003076:	4805      	ldr	r0, [pc, #20]	@ (800308c <uart_Rs232SendString+0x30>)
 8003078:	f004 ff65 	bl	8007f46 <HAL_UART_Transmit>
}
 800307c:	bf00      	nop
 800307e:	3708      	adds	r7, #8
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}
 8003084:	08009b44 	.word	0x08009b44
 8003088:	20000330 	.word	0x20000330
 800308c:	20000394 	.word	0x20000394

08003090 <HAL_UART_RxCpltCallback>:
    uart_Rs232SendString(".");
    sprintf((void*)msg,"%ld",num%100);
    uart_Rs232SendString(msg);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a08      	ldr	r2, [pc, #32]	@ (80030c0 <HAL_UART_RxCpltCallback+0x30>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d10a      	bne.n	80030b8 <HAL_UART_RxCpltCallback+0x28>
		// rs232 isr
		// can be modified
		HAL_UART_Transmit(&huart1, &receive_buffer1, 1, 10);
 80030a2:	230a      	movs	r3, #10
 80030a4:	2201      	movs	r2, #1
 80030a6:	4907      	ldr	r1, [pc, #28]	@ (80030c4 <HAL_UART_RxCpltCallback+0x34>)
 80030a8:	4807      	ldr	r0, [pc, #28]	@ (80030c8 <HAL_UART_RxCpltCallback+0x38>)
 80030aa:	f004 ff4c 	bl	8007f46 <HAL_UART_Transmit>


		// turn on the receice interrupt
		HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 80030ae:	2201      	movs	r2, #1
 80030b0:	4904      	ldr	r1, [pc, #16]	@ (80030c4 <HAL_UART_RxCpltCallback+0x34>)
 80030b2:	4805      	ldr	r0, [pc, #20]	@ (80030c8 <HAL_UART_RxCpltCallback+0x38>)
 80030b4:	f004 ffd9 	bl	800806a <HAL_UART_Receive_IT>
	}
}
 80030b8:	bf00      	nop
 80030ba:	3708      	adds	r7, #8
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	40011000 	.word	0x40011000
 80030c4:	2000032c 	.word	0x2000032c
 80030c8:	20000394 	.word	0x20000394

080030cc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80030d0:	4b11      	ldr	r3, [pc, #68]	@ (8003118 <MX_USART1_UART_Init+0x4c>)
 80030d2:	4a12      	ldr	r2, [pc, #72]	@ (800311c <MX_USART1_UART_Init+0x50>)
 80030d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80030d6:	4b10      	ldr	r3, [pc, #64]	@ (8003118 <MX_USART1_UART_Init+0x4c>)
 80030d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80030dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80030de:	4b0e      	ldr	r3, [pc, #56]	@ (8003118 <MX_USART1_UART_Init+0x4c>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80030e4:	4b0c      	ldr	r3, [pc, #48]	@ (8003118 <MX_USART1_UART_Init+0x4c>)
 80030e6:	2200      	movs	r2, #0
 80030e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80030ea:	4b0b      	ldr	r3, [pc, #44]	@ (8003118 <MX_USART1_UART_Init+0x4c>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80030f0:	4b09      	ldr	r3, [pc, #36]	@ (8003118 <MX_USART1_UART_Init+0x4c>)
 80030f2:	220c      	movs	r2, #12
 80030f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030f6:	4b08      	ldr	r3, [pc, #32]	@ (8003118 <MX_USART1_UART_Init+0x4c>)
 80030f8:	2200      	movs	r2, #0
 80030fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80030fc:	4b06      	ldr	r3, [pc, #24]	@ (8003118 <MX_USART1_UART_Init+0x4c>)
 80030fe:	2200      	movs	r2, #0
 8003100:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003102:	4805      	ldr	r0, [pc, #20]	@ (8003118 <MX_USART1_UART_Init+0x4c>)
 8003104:	f004 fed2 	bl	8007eac <HAL_UART_Init>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	d001      	beq.n	8003112 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800310e:	f7ff fb57 	bl	80027c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003112:	bf00      	nop
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	20000394 	.word	0x20000394
 800311c:	40011000 	.word	0x40011000

08003120 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b08a      	sub	sp, #40	@ 0x28
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003128:	f107 0314 	add.w	r3, r7, #20
 800312c:	2200      	movs	r2, #0
 800312e:	601a      	str	r2, [r3, #0]
 8003130:	605a      	str	r2, [r3, #4]
 8003132:	609a      	str	r2, [r3, #8]
 8003134:	60da      	str	r2, [r3, #12]
 8003136:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a1d      	ldr	r2, [pc, #116]	@ (80031b4 <HAL_UART_MspInit+0x94>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d134      	bne.n	80031ac <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003142:	2300      	movs	r3, #0
 8003144:	613b      	str	r3, [r7, #16]
 8003146:	4b1c      	ldr	r3, [pc, #112]	@ (80031b8 <HAL_UART_MspInit+0x98>)
 8003148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800314a:	4a1b      	ldr	r2, [pc, #108]	@ (80031b8 <HAL_UART_MspInit+0x98>)
 800314c:	f043 0310 	orr.w	r3, r3, #16
 8003150:	6453      	str	r3, [r2, #68]	@ 0x44
 8003152:	4b19      	ldr	r3, [pc, #100]	@ (80031b8 <HAL_UART_MspInit+0x98>)
 8003154:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003156:	f003 0310 	and.w	r3, r3, #16
 800315a:	613b      	str	r3, [r7, #16]
 800315c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800315e:	2300      	movs	r3, #0
 8003160:	60fb      	str	r3, [r7, #12]
 8003162:	4b15      	ldr	r3, [pc, #84]	@ (80031b8 <HAL_UART_MspInit+0x98>)
 8003164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003166:	4a14      	ldr	r2, [pc, #80]	@ (80031b8 <HAL_UART_MspInit+0x98>)
 8003168:	f043 0301 	orr.w	r3, r3, #1
 800316c:	6313      	str	r3, [r2, #48]	@ 0x30
 800316e:	4b12      	ldr	r3, [pc, #72]	@ (80031b8 <HAL_UART_MspInit+0x98>)
 8003170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003172:	f003 0301 	and.w	r3, r3, #1
 8003176:	60fb      	str	r3, [r7, #12]
 8003178:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800317a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800317e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003180:	2302      	movs	r3, #2
 8003182:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003184:	2300      	movs	r3, #0
 8003186:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003188:	2303      	movs	r3, #3
 800318a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800318c:	2307      	movs	r3, #7
 800318e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003190:	f107 0314 	add.w	r3, r7, #20
 8003194:	4619      	mov	r1, r3
 8003196:	4809      	ldr	r0, [pc, #36]	@ (80031bc <HAL_UART_MspInit+0x9c>)
 8003198:	f001 fa38 	bl	800460c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800319c:	2200      	movs	r2, #0
 800319e:	2100      	movs	r1, #0
 80031a0:	2025      	movs	r0, #37	@ 0x25
 80031a2:	f000 fdfa 	bl	8003d9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80031a6:	2025      	movs	r0, #37	@ 0x25
 80031a8:	f000 fe13 	bl	8003dd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80031ac:	bf00      	nop
 80031ae:	3728      	adds	r7, #40	@ 0x28
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	40011000 	.word	0x40011000
 80031b8:	40023800 	.word	0x40023800
 80031bc:	40020000 	.word	0x40020000

080031c0 <BCD2DEC>:
 *  Created on: Sep 26, 2023
 *      Author: HaHuyen
 */
#include "utils.h"

uint8_t BCD2DEC(uint8_t data) {
 80031c0:	b480      	push	{r7}
 80031c2:	b083      	sub	sp, #12
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	4603      	mov	r3, r0
 80031c8:	71fb      	strb	r3, [r7, #7]
	return (data >> 4) * 10 + (data & 0x0f);
 80031ca:	79fb      	ldrb	r3, [r7, #7]
 80031cc:	091b      	lsrs	r3, r3, #4
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	461a      	mov	r2, r3
 80031d2:	0092      	lsls	r2, r2, #2
 80031d4:	4413      	add	r3, r2
 80031d6:	005b      	lsls	r3, r3, #1
 80031d8:	b2da      	uxtb	r2, r3
 80031da:	79fb      	ldrb	r3, [r7, #7]
 80031dc:	f003 030f 	and.w	r3, r3, #15
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	4413      	add	r3, r2
 80031e4:	b2db      	uxtb	r3, r3
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	370c      	adds	r7, #12
 80031ea:	46bd      	mov	sp, r7
 80031ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f0:	4770      	bx	lr
	...

080031f4 <DEC2BCD>:

uint8_t DEC2BCD(uint8_t data) {
 80031f4:	b480      	push	{r7}
 80031f6:	b083      	sub	sp, #12
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	4603      	mov	r3, r0
 80031fc:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 80031fe:	79fb      	ldrb	r3, [r7, #7]
 8003200:	4a0e      	ldr	r2, [pc, #56]	@ (800323c <DEC2BCD+0x48>)
 8003202:	fba2 2303 	umull	r2, r3, r2, r3
 8003206:	08db      	lsrs	r3, r3, #3
 8003208:	b2db      	uxtb	r3, r3
 800320a:	b25b      	sxtb	r3, r3
 800320c:	011b      	lsls	r3, r3, #4
 800320e:	b258      	sxtb	r0, r3
 8003210:	79fa      	ldrb	r2, [r7, #7]
 8003212:	4b0a      	ldr	r3, [pc, #40]	@ (800323c <DEC2BCD+0x48>)
 8003214:	fba3 1302 	umull	r1, r3, r3, r2
 8003218:	08d9      	lsrs	r1, r3, #3
 800321a:	460b      	mov	r3, r1
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	440b      	add	r3, r1
 8003220:	005b      	lsls	r3, r3, #1
 8003222:	1ad3      	subs	r3, r2, r3
 8003224:	b2db      	uxtb	r3, r3
 8003226:	b25b      	sxtb	r3, r3
 8003228:	4303      	orrs	r3, r0
 800322a:	b25b      	sxtb	r3, r3
 800322c:	b2db      	uxtb	r3, r3
}
 800322e:	4618      	mov	r0, r3
 8003230:	370c      	adds	r7, #12
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop
 800323c:	cccccccd 	.word	0xcccccccd

08003240 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003240:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003278 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003244:	480d      	ldr	r0, [pc, #52]	@ (800327c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003246:	490e      	ldr	r1, [pc, #56]	@ (8003280 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003248:	4a0e      	ldr	r2, [pc, #56]	@ (8003284 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800324a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800324c:	e002      	b.n	8003254 <LoopCopyDataInit>

0800324e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800324e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003250:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003252:	3304      	adds	r3, #4

08003254 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003254:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003256:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003258:	d3f9      	bcc.n	800324e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800325a:	4a0b      	ldr	r2, [pc, #44]	@ (8003288 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800325c:	4c0b      	ldr	r4, [pc, #44]	@ (800328c <LoopFillZerobss+0x26>)
  movs r3, #0
 800325e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003260:	e001      	b.n	8003266 <LoopFillZerobss>

08003262 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003262:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003264:	3204      	adds	r2, #4

08003266 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003266:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003268:	d3fb      	bcc.n	8003262 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800326a:	f7ff fdc7 	bl	8002dfc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800326e:	f005 ff91 	bl	8009194 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003272:	f7fe ffbf 	bl	80021f4 <main>
  bx  lr    
 8003276:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003278:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800327c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003280:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8003284:	0800cb3c 	.word	0x0800cb3c
  ldr r2, =_sbss
 8003288:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800328c:	20000524 	.word	0x20000524

08003290 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003290:	e7fe      	b.n	8003290 <ADC_IRQHandler>
	...

08003294 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003298:	4b0e      	ldr	r3, [pc, #56]	@ (80032d4 <HAL_Init+0x40>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a0d      	ldr	r2, [pc, #52]	@ (80032d4 <HAL_Init+0x40>)
 800329e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80032a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80032a4:	4b0b      	ldr	r3, [pc, #44]	@ (80032d4 <HAL_Init+0x40>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a0a      	ldr	r2, [pc, #40]	@ (80032d4 <HAL_Init+0x40>)
 80032aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80032ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032b0:	4b08      	ldr	r3, [pc, #32]	@ (80032d4 <HAL_Init+0x40>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a07      	ldr	r2, [pc, #28]	@ (80032d4 <HAL_Init+0x40>)
 80032b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032bc:	2003      	movs	r0, #3
 80032be:	f000 fd61 	bl	8003d84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032c2:	200f      	movs	r0, #15
 80032c4:	f000 f808 	bl	80032d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032c8:	f7ff fcec 	bl	8002ca4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032cc:	2300      	movs	r3, #0
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	bd80      	pop	{r7, pc}
 80032d2:	bf00      	nop
 80032d4:	40023c00 	.word	0x40023c00

080032d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b082      	sub	sp, #8
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032e0:	4b12      	ldr	r3, [pc, #72]	@ (800332c <HAL_InitTick+0x54>)
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	4b12      	ldr	r3, [pc, #72]	@ (8003330 <HAL_InitTick+0x58>)
 80032e6:	781b      	ldrb	r3, [r3, #0]
 80032e8:	4619      	mov	r1, r3
 80032ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80032ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80032f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80032f6:	4618      	mov	r0, r3
 80032f8:	f000 fd79 	bl	8003dee <HAL_SYSTICK_Config>
 80032fc:	4603      	mov	r3, r0
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d001      	beq.n	8003306 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e00e      	b.n	8003324 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2b0f      	cmp	r3, #15
 800330a:	d80a      	bhi.n	8003322 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800330c:	2200      	movs	r2, #0
 800330e:	6879      	ldr	r1, [r7, #4]
 8003310:	f04f 30ff 	mov.w	r0, #4294967295
 8003314:	f000 fd41 	bl	8003d9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003318:	4a06      	ldr	r2, [pc, #24]	@ (8003334 <HAL_InitTick+0x5c>)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800331e:	2300      	movs	r3, #0
 8003320:	e000      	b.n	8003324 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
}
 8003324:	4618      	mov	r0, r3
 8003326:	3708      	adds	r7, #8
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}
 800332c:	2000000c 	.word	0x2000000c
 8003330:	20000014 	.word	0x20000014
 8003334:	20000010 	.word	0x20000010

08003338 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003338:	b480      	push	{r7}
 800333a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800333c:	4b06      	ldr	r3, [pc, #24]	@ (8003358 <HAL_IncTick+0x20>)
 800333e:	781b      	ldrb	r3, [r3, #0]
 8003340:	461a      	mov	r2, r3
 8003342:	4b06      	ldr	r3, [pc, #24]	@ (800335c <HAL_IncTick+0x24>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4413      	add	r3, r2
 8003348:	4a04      	ldr	r2, [pc, #16]	@ (800335c <HAL_IncTick+0x24>)
 800334a:	6013      	str	r3, [r2, #0]
}
 800334c:	bf00      	nop
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop
 8003358:	20000014 	.word	0x20000014
 800335c:	200003d8 	.word	0x200003d8

08003360 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003360:	b480      	push	{r7}
 8003362:	af00      	add	r7, sp, #0
  return uwTick;
 8003364:	4b03      	ldr	r3, [pc, #12]	@ (8003374 <HAL_GetTick+0x14>)
 8003366:	681b      	ldr	r3, [r3, #0]
}
 8003368:	4618      	mov	r0, r3
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	200003d8 	.word	0x200003d8

08003378 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b084      	sub	sp, #16
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003380:	f7ff ffee 	bl	8003360 <HAL_GetTick>
 8003384:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003390:	d005      	beq.n	800339e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003392:	4b0a      	ldr	r3, [pc, #40]	@ (80033bc <HAL_Delay+0x44>)
 8003394:	781b      	ldrb	r3, [r3, #0]
 8003396:	461a      	mov	r2, r3
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	4413      	add	r3, r2
 800339c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800339e:	bf00      	nop
 80033a0:	f7ff ffde 	bl	8003360 <HAL_GetTick>
 80033a4:	4602      	mov	r2, r0
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	1ad3      	subs	r3, r2, r3
 80033aa:	68fa      	ldr	r2, [r7, #12]
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d8f7      	bhi.n	80033a0 <HAL_Delay+0x28>
  {
  }
}
 80033b0:	bf00      	nop
 80033b2:	bf00      	nop
 80033b4:	3710      	adds	r7, #16
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	bf00      	nop
 80033bc:	20000014 	.word	0x20000014

080033c0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b084      	sub	sp, #16
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033c8:	2300      	movs	r3, #0
 80033ca:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d101      	bne.n	80033d6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e033      	b.n	800343e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d109      	bne.n	80033f2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f7fd fd84 	bl	8000eec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2200      	movs	r2, #0
 80033e8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2200      	movs	r2, #0
 80033ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f6:	f003 0310 	and.w	r3, r3, #16
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d118      	bne.n	8003430 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003402:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003406:	f023 0302 	bic.w	r3, r3, #2
 800340a:	f043 0202 	orr.w	r2, r3, #2
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003412:	6878      	ldr	r0, [r7, #4]
 8003414:	f000 fa68 	bl	80038e8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2200      	movs	r2, #0
 800341c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003422:	f023 0303 	bic.w	r3, r3, #3
 8003426:	f043 0201 	orr.w	r2, r3, #1
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	641a      	str	r2, [r3, #64]	@ 0x40
 800342e:	e001      	b.n	8003434 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2200      	movs	r2, #0
 8003438:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800343c:	7bfb      	ldrb	r3, [r7, #15]
}
 800343e:	4618      	mov	r0, r3
 8003440:	3710      	adds	r7, #16
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
	...

08003448 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b086      	sub	sp, #24
 800344c:	af00      	add	r7, sp, #0
 800344e:	60f8      	str	r0, [r7, #12]
 8003450:	60b9      	str	r1, [r7, #8]
 8003452:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003454:	2300      	movs	r3, #0
 8003456:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800345e:	2b01      	cmp	r3, #1
 8003460:	d101      	bne.n	8003466 <HAL_ADC_Start_DMA+0x1e>
 8003462:	2302      	movs	r3, #2
 8003464:	e0e9      	b.n	800363a <HAL_ADC_Start_DMA+0x1f2>
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2201      	movs	r2, #1
 800346a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	f003 0301 	and.w	r3, r3, #1
 8003478:	2b01      	cmp	r3, #1
 800347a:	d018      	beq.n	80034ae <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	689a      	ldr	r2, [r3, #8]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f042 0201 	orr.w	r2, r2, #1
 800348a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800348c:	4b6d      	ldr	r3, [pc, #436]	@ (8003644 <HAL_ADC_Start_DMA+0x1fc>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a6d      	ldr	r2, [pc, #436]	@ (8003648 <HAL_ADC_Start_DMA+0x200>)
 8003492:	fba2 2303 	umull	r2, r3, r2, r3
 8003496:	0c9a      	lsrs	r2, r3, #18
 8003498:	4613      	mov	r3, r2
 800349a:	005b      	lsls	r3, r3, #1
 800349c:	4413      	add	r3, r2
 800349e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80034a0:	e002      	b.n	80034a8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	3b01      	subs	r3, #1
 80034a6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d1f9      	bne.n	80034a2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034bc:	d107      	bne.n	80034ce <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	689a      	ldr	r2, [r3, #8]
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80034cc:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	f003 0301 	and.w	r3, r3, #1
 80034d8:	2b01      	cmp	r3, #1
 80034da:	f040 80a1 	bne.w	8003620 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e2:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80034e6:	f023 0301 	bic.w	r3, r3, #1
 80034ea:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d007      	beq.n	8003510 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003504:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003508:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003514:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003518:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800351c:	d106      	bne.n	800352c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003522:	f023 0206 	bic.w	r2, r3, #6
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	645a      	str	r2, [r3, #68]	@ 0x44
 800352a:	e002      	b.n	8003532 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2200      	movs	r2, #0
 8003530:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2200      	movs	r2, #0
 8003536:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800353a:	4b44      	ldr	r3, [pc, #272]	@ (800364c <HAL_ADC_Start_DMA+0x204>)
 800353c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003542:	4a43      	ldr	r2, [pc, #268]	@ (8003650 <HAL_ADC_Start_DMA+0x208>)
 8003544:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800354a:	4a42      	ldr	r2, [pc, #264]	@ (8003654 <HAL_ADC_Start_DMA+0x20c>)
 800354c:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003552:	4a41      	ldr	r2, [pc, #260]	@ (8003658 <HAL_ADC_Start_DMA+0x210>)
 8003554:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800355e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	685a      	ldr	r2, [r3, #4]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800356e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	689a      	ldr	r2, [r3, #8]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800357e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	334c      	adds	r3, #76	@ 0x4c
 800358a:	4619      	mov	r1, r3
 800358c:	68ba      	ldr	r2, [r7, #8]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	f000 fce8 	bl	8003f64 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f003 031f 	and.w	r3, r3, #31
 800359c:	2b00      	cmp	r3, #0
 800359e:	d12a      	bne.n	80035f6 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a2d      	ldr	r2, [pc, #180]	@ (800365c <HAL_ADC_Start_DMA+0x214>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d015      	beq.n	80035d6 <HAL_ADC_Start_DMA+0x18e>
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a2c      	ldr	r2, [pc, #176]	@ (8003660 <HAL_ADC_Start_DMA+0x218>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d105      	bne.n	80035c0 <HAL_ADC_Start_DMA+0x178>
 80035b4:	4b25      	ldr	r3, [pc, #148]	@ (800364c <HAL_ADC_Start_DMA+0x204>)
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f003 031f 	and.w	r3, r3, #31
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d00a      	beq.n	80035d6 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a27      	ldr	r2, [pc, #156]	@ (8003664 <HAL_ADC_Start_DMA+0x21c>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d136      	bne.n	8003638 <HAL_ADC_Start_DMA+0x1f0>
 80035ca:	4b20      	ldr	r3, [pc, #128]	@ (800364c <HAL_ADC_Start_DMA+0x204>)
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f003 0310 	and.w	r3, r3, #16
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d130      	bne.n	8003638 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d129      	bne.n	8003638 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	689a      	ldr	r2, [r3, #8]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80035f2:	609a      	str	r2, [r3, #8]
 80035f4:	e020      	b.n	8003638 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a18      	ldr	r2, [pc, #96]	@ (800365c <HAL_ADC_Start_DMA+0x214>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d11b      	bne.n	8003638 <HAL_ADC_Start_DMA+0x1f0>
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800360a:	2b00      	cmp	r3, #0
 800360c:	d114      	bne.n	8003638 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	689a      	ldr	r2, [r3, #8]
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800361c:	609a      	str	r2, [r3, #8]
 800361e:	e00b      	b.n	8003638 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003624:	f043 0210 	orr.w	r2, r3, #16
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003630:	f043 0201 	orr.w	r2, r3, #1
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003638:	2300      	movs	r3, #0
}
 800363a:	4618      	mov	r0, r3
 800363c:	3718      	adds	r7, #24
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	2000000c 	.word	0x2000000c
 8003648:	431bde83 	.word	0x431bde83
 800364c:	40012300 	.word	0x40012300
 8003650:	08003ae1 	.word	0x08003ae1
 8003654:	08003b9b 	.word	0x08003b9b
 8003658:	08003bb7 	.word	0x08003bb7
 800365c:	40012000 	.word	0x40012000
 8003660:	40012100 	.word	0x40012100
 8003664:	40012200 	.word	0x40012200

08003668 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003668:	b480      	push	{r7}
 800366a:	b083      	sub	sp, #12
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003670:	bf00      	nop
 8003672:	370c      	adds	r7, #12
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr

0800367c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003684:	bf00      	nop
 8003686:	370c      	adds	r7, #12
 8003688:	46bd      	mov	sp, r7
 800368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368e:	4770      	bx	lr

08003690 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003690:	b480      	push	{r7}
 8003692:	b083      	sub	sp, #12
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003698:	bf00      	nop
 800369a:	370c      	adds	r7, #12
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b085      	sub	sp, #20
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80036ae:	2300      	movs	r3, #0
 80036b0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d101      	bne.n	80036c0 <HAL_ADC_ConfigChannel+0x1c>
 80036bc:	2302      	movs	r3, #2
 80036be:	e105      	b.n	80038cc <HAL_ADC_ConfigChannel+0x228>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2201      	movs	r2, #1
 80036c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2b09      	cmp	r3, #9
 80036ce:	d925      	bls.n	800371c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	68d9      	ldr	r1, [r3, #12]
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	b29b      	uxth	r3, r3
 80036dc:	461a      	mov	r2, r3
 80036de:	4613      	mov	r3, r2
 80036e0:	005b      	lsls	r3, r3, #1
 80036e2:	4413      	add	r3, r2
 80036e4:	3b1e      	subs	r3, #30
 80036e6:	2207      	movs	r2, #7
 80036e8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ec:	43da      	mvns	r2, r3
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	400a      	ands	r2, r1
 80036f4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	68d9      	ldr	r1, [r3, #12]
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	689a      	ldr	r2, [r3, #8]
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	b29b      	uxth	r3, r3
 8003706:	4618      	mov	r0, r3
 8003708:	4603      	mov	r3, r0
 800370a:	005b      	lsls	r3, r3, #1
 800370c:	4403      	add	r3, r0
 800370e:	3b1e      	subs	r3, #30
 8003710:	409a      	lsls	r2, r3
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	430a      	orrs	r2, r1
 8003718:	60da      	str	r2, [r3, #12]
 800371a:	e022      	b.n	8003762 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	6919      	ldr	r1, [r3, #16]
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	b29b      	uxth	r3, r3
 8003728:	461a      	mov	r2, r3
 800372a:	4613      	mov	r3, r2
 800372c:	005b      	lsls	r3, r3, #1
 800372e:	4413      	add	r3, r2
 8003730:	2207      	movs	r2, #7
 8003732:	fa02 f303 	lsl.w	r3, r2, r3
 8003736:	43da      	mvns	r2, r3
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	400a      	ands	r2, r1
 800373e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	6919      	ldr	r1, [r3, #16]
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	689a      	ldr	r2, [r3, #8]
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	b29b      	uxth	r3, r3
 8003750:	4618      	mov	r0, r3
 8003752:	4603      	mov	r3, r0
 8003754:	005b      	lsls	r3, r3, #1
 8003756:	4403      	add	r3, r0
 8003758:	409a      	lsls	r2, r3
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	430a      	orrs	r2, r1
 8003760:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	2b06      	cmp	r3, #6
 8003768:	d824      	bhi.n	80037b4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	685a      	ldr	r2, [r3, #4]
 8003774:	4613      	mov	r3, r2
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	4413      	add	r3, r2
 800377a:	3b05      	subs	r3, #5
 800377c:	221f      	movs	r2, #31
 800377e:	fa02 f303 	lsl.w	r3, r2, r3
 8003782:	43da      	mvns	r2, r3
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	400a      	ands	r2, r1
 800378a:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	b29b      	uxth	r3, r3
 8003798:	4618      	mov	r0, r3
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	685a      	ldr	r2, [r3, #4]
 800379e:	4613      	mov	r3, r2
 80037a0:	009b      	lsls	r3, r3, #2
 80037a2:	4413      	add	r3, r2
 80037a4:	3b05      	subs	r3, #5
 80037a6:	fa00 f203 	lsl.w	r2, r0, r3
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	430a      	orrs	r2, r1
 80037b0:	635a      	str	r2, [r3, #52]	@ 0x34
 80037b2:	e04c      	b.n	800384e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	2b0c      	cmp	r3, #12
 80037ba:	d824      	bhi.n	8003806 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	685a      	ldr	r2, [r3, #4]
 80037c6:	4613      	mov	r3, r2
 80037c8:	009b      	lsls	r3, r3, #2
 80037ca:	4413      	add	r3, r2
 80037cc:	3b23      	subs	r3, #35	@ 0x23
 80037ce:	221f      	movs	r2, #31
 80037d0:	fa02 f303 	lsl.w	r3, r2, r3
 80037d4:	43da      	mvns	r2, r3
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	400a      	ands	r2, r1
 80037dc:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	4618      	mov	r0, r3
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	685a      	ldr	r2, [r3, #4]
 80037f0:	4613      	mov	r3, r2
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	4413      	add	r3, r2
 80037f6:	3b23      	subs	r3, #35	@ 0x23
 80037f8:	fa00 f203 	lsl.w	r2, r0, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	430a      	orrs	r2, r1
 8003802:	631a      	str	r2, [r3, #48]	@ 0x30
 8003804:	e023      	b.n	800384e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	685a      	ldr	r2, [r3, #4]
 8003810:	4613      	mov	r3, r2
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	4413      	add	r3, r2
 8003816:	3b41      	subs	r3, #65	@ 0x41
 8003818:	221f      	movs	r2, #31
 800381a:	fa02 f303 	lsl.w	r3, r2, r3
 800381e:	43da      	mvns	r2, r3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	400a      	ands	r2, r1
 8003826:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	b29b      	uxth	r3, r3
 8003834:	4618      	mov	r0, r3
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	685a      	ldr	r2, [r3, #4]
 800383a:	4613      	mov	r3, r2
 800383c:	009b      	lsls	r3, r3, #2
 800383e:	4413      	add	r3, r2
 8003840:	3b41      	subs	r3, #65	@ 0x41
 8003842:	fa00 f203 	lsl.w	r2, r0, r3
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	430a      	orrs	r2, r1
 800384c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800384e:	4b22      	ldr	r3, [pc, #136]	@ (80038d8 <HAL_ADC_ConfigChannel+0x234>)
 8003850:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a21      	ldr	r2, [pc, #132]	@ (80038dc <HAL_ADC_ConfigChannel+0x238>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d109      	bne.n	8003870 <HAL_ADC_ConfigChannel+0x1cc>
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	2b12      	cmp	r3, #18
 8003862:	d105      	bne.n	8003870 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a19      	ldr	r2, [pc, #100]	@ (80038dc <HAL_ADC_ConfigChannel+0x238>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d123      	bne.n	80038c2 <HAL_ADC_ConfigChannel+0x21e>
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	2b10      	cmp	r3, #16
 8003880:	d003      	beq.n	800388a <HAL_ADC_ConfigChannel+0x1e6>
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	2b11      	cmp	r3, #17
 8003888:	d11b      	bne.n	80038c2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	2b10      	cmp	r3, #16
 800389c:	d111      	bne.n	80038c2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800389e:	4b10      	ldr	r3, [pc, #64]	@ (80038e0 <HAL_ADC_ConfigChannel+0x23c>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a10      	ldr	r2, [pc, #64]	@ (80038e4 <HAL_ADC_ConfigChannel+0x240>)
 80038a4:	fba2 2303 	umull	r2, r3, r2, r3
 80038a8:	0c9a      	lsrs	r2, r3, #18
 80038aa:	4613      	mov	r3, r2
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	4413      	add	r3, r2
 80038b0:	005b      	lsls	r3, r3, #1
 80038b2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80038b4:	e002      	b.n	80038bc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	3b01      	subs	r3, #1
 80038ba:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d1f9      	bne.n	80038b6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80038ca:	2300      	movs	r3, #0
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3714      	adds	r7, #20
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr
 80038d8:	40012300 	.word	0x40012300
 80038dc:	40012000 	.word	0x40012000
 80038e0:	2000000c 	.word	0x2000000c
 80038e4:	431bde83 	.word	0x431bde83

080038e8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b085      	sub	sp, #20
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80038f0:	4b79      	ldr	r3, [pc, #484]	@ (8003ad8 <ADC_Init+0x1f0>)
 80038f2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	685a      	ldr	r2, [r3, #4]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	431a      	orrs	r2, r3
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	685a      	ldr	r2, [r3, #4]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800391c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	6859      	ldr	r1, [r3, #4]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	691b      	ldr	r3, [r3, #16]
 8003928:	021a      	lsls	r2, r3, #8
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	430a      	orrs	r2, r1
 8003930:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	685a      	ldr	r2, [r3, #4]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003940:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	6859      	ldr	r1, [r3, #4]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	689a      	ldr	r2, [r3, #8]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	430a      	orrs	r2, r1
 8003952:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	689a      	ldr	r2, [r3, #8]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003962:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	6899      	ldr	r1, [r3, #8]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	68da      	ldr	r2, [r3, #12]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	430a      	orrs	r2, r1
 8003974:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800397a:	4a58      	ldr	r2, [pc, #352]	@ (8003adc <ADC_Init+0x1f4>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d022      	beq.n	80039c6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	689a      	ldr	r2, [r3, #8]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800398e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	6899      	ldr	r1, [r3, #8]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	430a      	orrs	r2, r1
 80039a0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	689a      	ldr	r2, [r3, #8]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80039b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	6899      	ldr	r1, [r3, #8]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	430a      	orrs	r2, r1
 80039c2:	609a      	str	r2, [r3, #8]
 80039c4:	e00f      	b.n	80039e6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	689a      	ldr	r2, [r3, #8]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80039d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	689a      	ldr	r2, [r3, #8]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80039e4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	689a      	ldr	r2, [r3, #8]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f022 0202 	bic.w	r2, r2, #2
 80039f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	6899      	ldr	r1, [r3, #8]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	7e1b      	ldrb	r3, [r3, #24]
 8003a00:	005a      	lsls	r2, r3, #1
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	430a      	orrs	r2, r1
 8003a08:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d01b      	beq.n	8003a4c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	685a      	ldr	r2, [r3, #4]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a22:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	685a      	ldr	r2, [r3, #4]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003a32:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	6859      	ldr	r1, [r3, #4]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a3e:	3b01      	subs	r3, #1
 8003a40:	035a      	lsls	r2, r3, #13
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	430a      	orrs	r2, r1
 8003a48:	605a      	str	r2, [r3, #4]
 8003a4a:	e007      	b.n	8003a5c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	685a      	ldr	r2, [r3, #4]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a5a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003a6a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	69db      	ldr	r3, [r3, #28]
 8003a76:	3b01      	subs	r3, #1
 8003a78:	051a      	lsls	r2, r3, #20
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	430a      	orrs	r2, r1
 8003a80:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	689a      	ldr	r2, [r3, #8]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003a90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	6899      	ldr	r1, [r3, #8]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003a9e:	025a      	lsls	r2, r3, #9
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	430a      	orrs	r2, r1
 8003aa6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	689a      	ldr	r2, [r3, #8]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ab6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	6899      	ldr	r1, [r3, #8]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	695b      	ldr	r3, [r3, #20]
 8003ac2:	029a      	lsls	r2, r3, #10
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	430a      	orrs	r2, r1
 8003aca:	609a      	str	r2, [r3, #8]
}
 8003acc:	bf00      	nop
 8003ace:	3714      	adds	r7, #20
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr
 8003ad8:	40012300 	.word	0x40012300
 8003adc:	0f000001 	.word	0x0f000001

08003ae0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b084      	sub	sp, #16
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aec:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d13c      	bne.n	8003b74 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003afe:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d12b      	bne.n	8003b6c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d127      	bne.n	8003b6c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b22:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d006      	beq.n	8003b38 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d119      	bne.n	8003b6c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	685a      	ldr	r2, [r3, #4]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f022 0220 	bic.w	r2, r2, #32
 8003b46:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b4c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b58:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d105      	bne.n	8003b6c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b64:	f043 0201 	orr.w	r2, r3, #1
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003b6c:	68f8      	ldr	r0, [r7, #12]
 8003b6e:	f7ff fd7b 	bl	8003668 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003b72:	e00e      	b.n	8003b92 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b78:	f003 0310 	and.w	r3, r3, #16
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d003      	beq.n	8003b88 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003b80:	68f8      	ldr	r0, [r7, #12]
 8003b82:	f7ff fd85 	bl	8003690 <HAL_ADC_ErrorCallback>
}
 8003b86:	e004      	b.n	8003b92 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	4798      	blx	r3
}
 8003b92:	bf00      	nop
 8003b94:	3710      	adds	r7, #16
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}

08003b9a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003b9a:	b580      	push	{r7, lr}
 8003b9c:	b084      	sub	sp, #16
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ba6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003ba8:	68f8      	ldr	r0, [r7, #12]
 8003baa:	f7ff fd67 	bl	800367c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003bae:	bf00      	nop
 8003bb0:	3710      	adds	r7, #16
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}

08003bb6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003bb6:	b580      	push	{r7, lr}
 8003bb8:	b084      	sub	sp, #16
 8003bba:	af00      	add	r7, sp, #0
 8003bbc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bc2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2240      	movs	r2, #64	@ 0x40
 8003bc8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bce:	f043 0204 	orr.w	r2, r3, #4
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	645a      	str	r2, [r3, #68]	@ 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003bd6:	68f8      	ldr	r0, [r7, #12]
 8003bd8:	f7ff fd5a 	bl	8003690 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003bdc:	bf00      	nop
 8003bde:	3710      	adds	r7, #16
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd80      	pop	{r7, pc}

08003be4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b085      	sub	sp, #20
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	f003 0307 	and.w	r3, r3, #7
 8003bf2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8003c28 <__NVIC_SetPriorityGrouping+0x44>)
 8003bf6:	68db      	ldr	r3, [r3, #12]
 8003bf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003bfa:	68ba      	ldr	r2, [r7, #8]
 8003bfc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003c00:	4013      	ands	r3, r2
 8003c02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c0c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003c10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c16:	4a04      	ldr	r2, [pc, #16]	@ (8003c28 <__NVIC_SetPriorityGrouping+0x44>)
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	60d3      	str	r3, [r2, #12]
}
 8003c1c:	bf00      	nop
 8003c1e:	3714      	adds	r7, #20
 8003c20:	46bd      	mov	sp, r7
 8003c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c26:	4770      	bx	lr
 8003c28:	e000ed00 	.word	0xe000ed00

08003c2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c30:	4b04      	ldr	r3, [pc, #16]	@ (8003c44 <__NVIC_GetPriorityGrouping+0x18>)
 8003c32:	68db      	ldr	r3, [r3, #12]
 8003c34:	0a1b      	lsrs	r3, r3, #8
 8003c36:	f003 0307 	and.w	r3, r3, #7
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr
 8003c44:	e000ed00 	.word	0xe000ed00

08003c48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b083      	sub	sp, #12
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	4603      	mov	r3, r0
 8003c50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	db0b      	blt.n	8003c72 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c5a:	79fb      	ldrb	r3, [r7, #7]
 8003c5c:	f003 021f 	and.w	r2, r3, #31
 8003c60:	4907      	ldr	r1, [pc, #28]	@ (8003c80 <__NVIC_EnableIRQ+0x38>)
 8003c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c66:	095b      	lsrs	r3, r3, #5
 8003c68:	2001      	movs	r0, #1
 8003c6a:	fa00 f202 	lsl.w	r2, r0, r2
 8003c6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003c72:	bf00      	nop
 8003c74:	370c      	adds	r7, #12
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr
 8003c7e:	bf00      	nop
 8003c80:	e000e100 	.word	0xe000e100

08003c84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b083      	sub	sp, #12
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	6039      	str	r1, [r7, #0]
 8003c8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	db0a      	blt.n	8003cae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	b2da      	uxtb	r2, r3
 8003c9c:	490c      	ldr	r1, [pc, #48]	@ (8003cd0 <__NVIC_SetPriority+0x4c>)
 8003c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ca2:	0112      	lsls	r2, r2, #4
 8003ca4:	b2d2      	uxtb	r2, r2
 8003ca6:	440b      	add	r3, r1
 8003ca8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003cac:	e00a      	b.n	8003cc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	b2da      	uxtb	r2, r3
 8003cb2:	4908      	ldr	r1, [pc, #32]	@ (8003cd4 <__NVIC_SetPriority+0x50>)
 8003cb4:	79fb      	ldrb	r3, [r7, #7]
 8003cb6:	f003 030f 	and.w	r3, r3, #15
 8003cba:	3b04      	subs	r3, #4
 8003cbc:	0112      	lsls	r2, r2, #4
 8003cbe:	b2d2      	uxtb	r2, r2
 8003cc0:	440b      	add	r3, r1
 8003cc2:	761a      	strb	r2, [r3, #24]
}
 8003cc4:	bf00      	nop
 8003cc6:	370c      	adds	r7, #12
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr
 8003cd0:	e000e100 	.word	0xe000e100
 8003cd4:	e000ed00 	.word	0xe000ed00

08003cd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b089      	sub	sp, #36	@ 0x24
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	60f8      	str	r0, [r7, #12]
 8003ce0:	60b9      	str	r1, [r7, #8]
 8003ce2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	f003 0307 	and.w	r3, r3, #7
 8003cea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	f1c3 0307 	rsb	r3, r3, #7
 8003cf2:	2b04      	cmp	r3, #4
 8003cf4:	bf28      	it	cs
 8003cf6:	2304      	movcs	r3, #4
 8003cf8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	3304      	adds	r3, #4
 8003cfe:	2b06      	cmp	r3, #6
 8003d00:	d902      	bls.n	8003d08 <NVIC_EncodePriority+0x30>
 8003d02:	69fb      	ldr	r3, [r7, #28]
 8003d04:	3b03      	subs	r3, #3
 8003d06:	e000      	b.n	8003d0a <NVIC_EncodePriority+0x32>
 8003d08:	2300      	movs	r3, #0
 8003d0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8003d10:	69bb      	ldr	r3, [r7, #24]
 8003d12:	fa02 f303 	lsl.w	r3, r2, r3
 8003d16:	43da      	mvns	r2, r3
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	401a      	ands	r2, r3
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d20:	f04f 31ff 	mov.w	r1, #4294967295
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	fa01 f303 	lsl.w	r3, r1, r3
 8003d2a:	43d9      	mvns	r1, r3
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d30:	4313      	orrs	r3, r2
         );
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3724      	adds	r7, #36	@ 0x24
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr
	...

08003d40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	3b01      	subs	r3, #1
 8003d4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d50:	d301      	bcc.n	8003d56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d52:	2301      	movs	r3, #1
 8003d54:	e00f      	b.n	8003d76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d56:	4a0a      	ldr	r2, [pc, #40]	@ (8003d80 <SysTick_Config+0x40>)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	3b01      	subs	r3, #1
 8003d5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d5e:	210f      	movs	r1, #15
 8003d60:	f04f 30ff 	mov.w	r0, #4294967295
 8003d64:	f7ff ff8e 	bl	8003c84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d68:	4b05      	ldr	r3, [pc, #20]	@ (8003d80 <SysTick_Config+0x40>)
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d6e:	4b04      	ldr	r3, [pc, #16]	@ (8003d80 <SysTick_Config+0x40>)
 8003d70:	2207      	movs	r2, #7
 8003d72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d74:	2300      	movs	r3, #0
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	3708      	adds	r7, #8
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}
 8003d7e:	bf00      	nop
 8003d80:	e000e010 	.word	0xe000e010

08003d84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b082      	sub	sp, #8
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d8c:	6878      	ldr	r0, [r7, #4]
 8003d8e:	f7ff ff29 	bl	8003be4 <__NVIC_SetPriorityGrouping>
}
 8003d92:	bf00      	nop
 8003d94:	3708      	adds	r7, #8
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}

08003d9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d9a:	b580      	push	{r7, lr}
 8003d9c:	b086      	sub	sp, #24
 8003d9e:	af00      	add	r7, sp, #0
 8003da0:	4603      	mov	r3, r0
 8003da2:	60b9      	str	r1, [r7, #8]
 8003da4:	607a      	str	r2, [r7, #4]
 8003da6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003da8:	2300      	movs	r3, #0
 8003daa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003dac:	f7ff ff3e 	bl	8003c2c <__NVIC_GetPriorityGrouping>
 8003db0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003db2:	687a      	ldr	r2, [r7, #4]
 8003db4:	68b9      	ldr	r1, [r7, #8]
 8003db6:	6978      	ldr	r0, [r7, #20]
 8003db8:	f7ff ff8e 	bl	8003cd8 <NVIC_EncodePriority>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003dc2:	4611      	mov	r1, r2
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f7ff ff5d 	bl	8003c84 <__NVIC_SetPriority>
}
 8003dca:	bf00      	nop
 8003dcc:	3718      	adds	r7, #24
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}

08003dd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dd2:	b580      	push	{r7, lr}
 8003dd4:	b082      	sub	sp, #8
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	4603      	mov	r3, r0
 8003dda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ddc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003de0:	4618      	mov	r0, r3
 8003de2:	f7ff ff31 	bl	8003c48 <__NVIC_EnableIRQ>
}
 8003de6:	bf00      	nop
 8003de8:	3708      	adds	r7, #8
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}

08003dee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003dee:	b580      	push	{r7, lr}
 8003df0:	b082      	sub	sp, #8
 8003df2:	af00      	add	r7, sp, #0
 8003df4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	f7ff ffa2 	bl	8003d40 <SysTick_Config>
 8003dfc:	4603      	mov	r3, r0
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	3708      	adds	r7, #8
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}
	...

08003e08 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b086      	sub	sp, #24
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003e10:	2300      	movs	r3, #0
 8003e12:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003e14:	f7ff faa4 	bl	8003360 <HAL_GetTick>
 8003e18:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d101      	bne.n	8003e24 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	e099      	b.n	8003f58 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2202      	movs	r2, #2
 8003e28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f022 0201 	bic.w	r2, r2, #1
 8003e42:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e44:	e00f      	b.n	8003e66 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e46:	f7ff fa8b 	bl	8003360 <HAL_GetTick>
 8003e4a:	4602      	mov	r2, r0
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	1ad3      	subs	r3, r2, r3
 8003e50:	2b05      	cmp	r3, #5
 8003e52:	d908      	bls.n	8003e66 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2220      	movs	r2, #32
 8003e58:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2203      	movs	r2, #3
 8003e5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e078      	b.n	8003f58 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0301 	and.w	r3, r3, #1
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d1e8      	bne.n	8003e46 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003e7c:	697a      	ldr	r2, [r7, #20]
 8003e7e:	4b38      	ldr	r3, [pc, #224]	@ (8003f60 <HAL_DMA_Init+0x158>)
 8003e80:	4013      	ands	r3, r2
 8003e82:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	685a      	ldr	r2, [r3, #4]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e92:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	691b      	ldr	r3, [r3, #16]
 8003e98:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	699b      	ldr	r3, [r3, #24]
 8003ea4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003eaa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6a1b      	ldr	r3, [r3, #32]
 8003eb0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003eb2:	697a      	ldr	r2, [r7, #20]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ebc:	2b04      	cmp	r3, #4
 8003ebe:	d107      	bne.n	8003ed0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	697a      	ldr	r2, [r7, #20]
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	697a      	ldr	r2, [r7, #20]
 8003ed6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	695b      	ldr	r3, [r3, #20]
 8003ede:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	f023 0307 	bic.w	r3, r3, #7
 8003ee6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eec:	697a      	ldr	r2, [r7, #20]
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef6:	2b04      	cmp	r3, #4
 8003ef8:	d117      	bne.n	8003f2a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003efe:	697a      	ldr	r2, [r7, #20]
 8003f00:	4313      	orrs	r3, r2
 8003f02:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d00e      	beq.n	8003f2a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f000 fb01 	bl	8004514 <DMA_CheckFifoParam>
 8003f12:	4603      	mov	r3, r0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d008      	beq.n	8003f2a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2240      	movs	r2, #64	@ 0x40
 8003f1c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2201      	movs	r2, #1
 8003f22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003f26:	2301      	movs	r3, #1
 8003f28:	e016      	b.n	8003f58 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	697a      	ldr	r2, [r7, #20]
 8003f30:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003f32:	6878      	ldr	r0, [r7, #4]
 8003f34:	f000 fab8 	bl	80044a8 <DMA_CalcBaseAndBitshift>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f40:	223f      	movs	r2, #63	@ 0x3f
 8003f42:	409a      	lsls	r2, r3
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2201      	movs	r2, #1
 8003f52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003f56:	2300      	movs	r3, #0
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3718      	adds	r7, #24
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	f010803f 	.word	0xf010803f

08003f64 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b086      	sub	sp, #24
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	60f8      	str	r0, [r7, #12]
 8003f6c:	60b9      	str	r1, [r7, #8]
 8003f6e:	607a      	str	r2, [r7, #4]
 8003f70:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f72:	2300      	movs	r3, #0
 8003f74:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f7a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d101      	bne.n	8003f8a <HAL_DMA_Start_IT+0x26>
 8003f86:	2302      	movs	r3, #2
 8003f88:	e040      	b.n	800400c <HAL_DMA_Start_IT+0xa8>
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2201      	movs	r2, #1
 8003f8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	d12f      	bne.n	8003ffe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2202      	movs	r2, #2
 8003fa2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	687a      	ldr	r2, [r7, #4]
 8003fb0:	68b9      	ldr	r1, [r7, #8]
 8003fb2:	68f8      	ldr	r0, [r7, #12]
 8003fb4:	f000 fa4a 	bl	800444c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fbc:	223f      	movs	r2, #63	@ 0x3f
 8003fbe:	409a      	lsls	r2, r3
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f042 0216 	orr.w	r2, r2, #22
 8003fd2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d007      	beq.n	8003fec <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f042 0208 	orr.w	r2, r2, #8
 8003fea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f042 0201 	orr.w	r2, r2, #1
 8003ffa:	601a      	str	r2, [r3, #0]
 8003ffc:	e005      	b.n	800400a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004006:	2302      	movs	r3, #2
 8004008:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800400a:	7dfb      	ldrb	r3, [r7, #23]
}
 800400c:	4618      	mov	r0, r3
 800400e:	3718      	adds	r7, #24
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}

08004014 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b084      	sub	sp, #16
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004020:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004022:	f7ff f99d 	bl	8003360 <HAL_GetTick>
 8004026:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800402e:	b2db      	uxtb	r3, r3
 8004030:	2b02      	cmp	r3, #2
 8004032:	d008      	beq.n	8004046 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2280      	movs	r2, #128	@ 0x80
 8004038:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2200      	movs	r2, #0
 800403e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e052      	b.n	80040ec <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f022 0216 	bic.w	r2, r2, #22
 8004054:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	695a      	ldr	r2, [r3, #20]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004064:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800406a:	2b00      	cmp	r3, #0
 800406c:	d103      	bne.n	8004076 <HAL_DMA_Abort+0x62>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004072:	2b00      	cmp	r3, #0
 8004074:	d007      	beq.n	8004086 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f022 0208 	bic.w	r2, r2, #8
 8004084:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f022 0201 	bic.w	r2, r2, #1
 8004094:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004096:	e013      	b.n	80040c0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004098:	f7ff f962 	bl	8003360 <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	2b05      	cmp	r3, #5
 80040a4:	d90c      	bls.n	80040c0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2220      	movs	r2, #32
 80040aa:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2203      	movs	r2, #3
 80040b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80040bc:	2303      	movs	r3, #3
 80040be:	e015      	b.n	80040ec <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0301 	and.w	r3, r3, #1
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d1e4      	bne.n	8004098 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040d2:	223f      	movs	r2, #63	@ 0x3f
 80040d4:	409a      	lsls	r2, r3
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2201      	movs	r2, #1
 80040de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80040ea:	2300      	movs	r3, #0
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3710      	adds	r7, #16
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}

080040f4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b083      	sub	sp, #12
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004102:	b2db      	uxtb	r3, r3
 8004104:	2b02      	cmp	r3, #2
 8004106:	d004      	beq.n	8004112 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2280      	movs	r2, #128	@ 0x80
 800410c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e00c      	b.n	800412c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2205      	movs	r2, #5
 8004116:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f022 0201 	bic.w	r2, r2, #1
 8004128:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800412a:	2300      	movs	r3, #0
}
 800412c:	4618      	mov	r0, r3
 800412e:	370c      	adds	r7, #12
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr

08004138 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b086      	sub	sp, #24
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004140:	2300      	movs	r3, #0
 8004142:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004144:	4b8e      	ldr	r3, [pc, #568]	@ (8004380 <HAL_DMA_IRQHandler+0x248>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a8e      	ldr	r2, [pc, #568]	@ (8004384 <HAL_DMA_IRQHandler+0x24c>)
 800414a:	fba2 2303 	umull	r2, r3, r2, r3
 800414e:	0a9b      	lsrs	r3, r3, #10
 8004150:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004156:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004162:	2208      	movs	r2, #8
 8004164:	409a      	lsls	r2, r3
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	4013      	ands	r3, r2
 800416a:	2b00      	cmp	r3, #0
 800416c:	d01a      	beq.n	80041a4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f003 0304 	and.w	r3, r3, #4
 8004178:	2b00      	cmp	r3, #0
 800417a:	d013      	beq.n	80041a4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f022 0204 	bic.w	r2, r2, #4
 800418a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004190:	2208      	movs	r2, #8
 8004192:	409a      	lsls	r2, r3
 8004194:	693b      	ldr	r3, [r7, #16]
 8004196:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800419c:	f043 0201 	orr.w	r2, r3, #1
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041a8:	2201      	movs	r2, #1
 80041aa:	409a      	lsls	r2, r3
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	4013      	ands	r3, r2
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d012      	beq.n	80041da <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	695b      	ldr	r3, [r3, #20]
 80041ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d00b      	beq.n	80041da <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041c6:	2201      	movs	r2, #1
 80041c8:	409a      	lsls	r2, r3
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041d2:	f043 0202 	orr.w	r2, r3, #2
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041de:	2204      	movs	r2, #4
 80041e0:	409a      	lsls	r2, r3
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	4013      	ands	r3, r2
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d012      	beq.n	8004210 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f003 0302 	and.w	r3, r3, #2
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d00b      	beq.n	8004210 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041fc:	2204      	movs	r2, #4
 80041fe:	409a      	lsls	r2, r3
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004208:	f043 0204 	orr.w	r2, r3, #4
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004214:	2210      	movs	r2, #16
 8004216:	409a      	lsls	r2, r3
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	4013      	ands	r3, r2
 800421c:	2b00      	cmp	r3, #0
 800421e:	d043      	beq.n	80042a8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f003 0308 	and.w	r3, r3, #8
 800422a:	2b00      	cmp	r3, #0
 800422c:	d03c      	beq.n	80042a8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004232:	2210      	movs	r2, #16
 8004234:	409a      	lsls	r2, r3
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004244:	2b00      	cmp	r3, #0
 8004246:	d018      	beq.n	800427a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004252:	2b00      	cmp	r3, #0
 8004254:	d108      	bne.n	8004268 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800425a:	2b00      	cmp	r3, #0
 800425c:	d024      	beq.n	80042a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004262:	6878      	ldr	r0, [r7, #4]
 8004264:	4798      	blx	r3
 8004266:	e01f      	b.n	80042a8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800426c:	2b00      	cmp	r3, #0
 800426e:	d01b      	beq.n	80042a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004274:	6878      	ldr	r0, [r7, #4]
 8004276:	4798      	blx	r3
 8004278:	e016      	b.n	80042a8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004284:	2b00      	cmp	r3, #0
 8004286:	d107      	bne.n	8004298 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f022 0208 	bic.w	r2, r2, #8
 8004296:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800429c:	2b00      	cmp	r3, #0
 800429e:	d003      	beq.n	80042a8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042ac:	2220      	movs	r2, #32
 80042ae:	409a      	lsls	r2, r3
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	4013      	ands	r3, r2
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	f000 808f 	beq.w	80043d8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 0310 	and.w	r3, r3, #16
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	f000 8087 	beq.w	80043d8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042ce:	2220      	movs	r2, #32
 80042d0:	409a      	lsls	r2, r3
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80042dc:	b2db      	uxtb	r3, r3
 80042de:	2b05      	cmp	r3, #5
 80042e0:	d136      	bne.n	8004350 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f022 0216 	bic.w	r2, r2, #22
 80042f0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	695a      	ldr	r2, [r3, #20]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004300:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004306:	2b00      	cmp	r3, #0
 8004308:	d103      	bne.n	8004312 <HAL_DMA_IRQHandler+0x1da>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800430e:	2b00      	cmp	r3, #0
 8004310:	d007      	beq.n	8004322 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f022 0208 	bic.w	r2, r2, #8
 8004320:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004326:	223f      	movs	r2, #63	@ 0x3f
 8004328:	409a      	lsls	r2, r3
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2201      	movs	r2, #1
 8004332:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004342:	2b00      	cmp	r3, #0
 8004344:	d07e      	beq.n	8004444 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	4798      	blx	r3
        }
        return;
 800434e:	e079      	b.n	8004444 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800435a:	2b00      	cmp	r3, #0
 800435c:	d01d      	beq.n	800439a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004368:	2b00      	cmp	r3, #0
 800436a:	d10d      	bne.n	8004388 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004370:	2b00      	cmp	r3, #0
 8004372:	d031      	beq.n	80043d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	4798      	blx	r3
 800437c:	e02c      	b.n	80043d8 <HAL_DMA_IRQHandler+0x2a0>
 800437e:	bf00      	nop
 8004380:	2000000c 	.word	0x2000000c
 8004384:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800438c:	2b00      	cmp	r3, #0
 800438e:	d023      	beq.n	80043d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	4798      	blx	r3
 8004398:	e01e      	b.n	80043d8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d10f      	bne.n	80043c8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f022 0210 	bic.w	r2, r2, #16
 80043b6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d003      	beq.n	80043d8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d032      	beq.n	8004446 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043e4:	f003 0301 	and.w	r3, r3, #1
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d022      	beq.n	8004432 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2205      	movs	r2, #5
 80043f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f022 0201 	bic.w	r2, r2, #1
 8004402:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	3301      	adds	r3, #1
 8004408:	60bb      	str	r3, [r7, #8]
 800440a:	697a      	ldr	r2, [r7, #20]
 800440c:	429a      	cmp	r2, r3
 800440e:	d307      	bcc.n	8004420 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 0301 	and.w	r3, r3, #1
 800441a:	2b00      	cmp	r3, #0
 800441c:	d1f2      	bne.n	8004404 <HAL_DMA_IRQHandler+0x2cc>
 800441e:	e000      	b.n	8004422 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004420:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2201      	movs	r2, #1
 8004426:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2200      	movs	r2, #0
 800442e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004436:	2b00      	cmp	r3, #0
 8004438:	d005      	beq.n	8004446 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800443e:	6878      	ldr	r0, [r7, #4]
 8004440:	4798      	blx	r3
 8004442:	e000      	b.n	8004446 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004444:	bf00      	nop
    }
  }
}
 8004446:	3718      	adds	r7, #24
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}

0800444c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800444c:	b480      	push	{r7}
 800444e:	b085      	sub	sp, #20
 8004450:	af00      	add	r7, sp, #0
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	60b9      	str	r1, [r7, #8]
 8004456:	607a      	str	r2, [r7, #4]
 8004458:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004468:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	683a      	ldr	r2, [r7, #0]
 8004470:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	2b40      	cmp	r3, #64	@ 0x40
 8004478:	d108      	bne.n	800448c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	68ba      	ldr	r2, [r7, #8]
 8004488:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800448a:	e007      	b.n	800449c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	68ba      	ldr	r2, [r7, #8]
 8004492:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	687a      	ldr	r2, [r7, #4]
 800449a:	60da      	str	r2, [r3, #12]
}
 800449c:	bf00      	nop
 800449e:	3714      	adds	r7, #20
 80044a0:	46bd      	mov	sp, r7
 80044a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a6:	4770      	bx	lr

080044a8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80044a8:	b480      	push	{r7}
 80044aa:	b085      	sub	sp, #20
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	b2db      	uxtb	r3, r3
 80044b6:	3b10      	subs	r3, #16
 80044b8:	4a14      	ldr	r2, [pc, #80]	@ (800450c <DMA_CalcBaseAndBitshift+0x64>)
 80044ba:	fba2 2303 	umull	r2, r3, r2, r3
 80044be:	091b      	lsrs	r3, r3, #4
 80044c0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80044c2:	4a13      	ldr	r2, [pc, #76]	@ (8004510 <DMA_CalcBaseAndBitshift+0x68>)
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	4413      	add	r3, r2
 80044c8:	781b      	ldrb	r3, [r3, #0]
 80044ca:	461a      	mov	r2, r3
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	2b03      	cmp	r3, #3
 80044d4:	d909      	bls.n	80044ea <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80044de:	f023 0303 	bic.w	r3, r3, #3
 80044e2:	1d1a      	adds	r2, r3, #4
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	659a      	str	r2, [r3, #88]	@ 0x58
 80044e8:	e007      	b.n	80044fa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80044f2:	f023 0303 	bic.w	r3, r3, #3
 80044f6:	687a      	ldr	r2, [r7, #4]
 80044f8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3714      	adds	r7, #20
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr
 800450a:	bf00      	nop
 800450c:	aaaaaaab 	.word	0xaaaaaaab
 8004510:	0800caf0 	.word	0x0800caf0

08004514 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004514:	b480      	push	{r7}
 8004516:	b085      	sub	sp, #20
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800451c:	2300      	movs	r3, #0
 800451e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004524:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	699b      	ldr	r3, [r3, #24]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d11f      	bne.n	800456e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	2b03      	cmp	r3, #3
 8004532:	d856      	bhi.n	80045e2 <DMA_CheckFifoParam+0xce>
 8004534:	a201      	add	r2, pc, #4	@ (adr r2, 800453c <DMA_CheckFifoParam+0x28>)
 8004536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800453a:	bf00      	nop
 800453c:	0800454d 	.word	0x0800454d
 8004540:	0800455f 	.word	0x0800455f
 8004544:	0800454d 	.word	0x0800454d
 8004548:	080045e3 	.word	0x080045e3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004550:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004554:	2b00      	cmp	r3, #0
 8004556:	d046      	beq.n	80045e6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800455c:	e043      	b.n	80045e6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004562:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004566:	d140      	bne.n	80045ea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800456c:	e03d      	b.n	80045ea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	699b      	ldr	r3, [r3, #24]
 8004572:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004576:	d121      	bne.n	80045bc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	2b03      	cmp	r3, #3
 800457c:	d837      	bhi.n	80045ee <DMA_CheckFifoParam+0xda>
 800457e:	a201      	add	r2, pc, #4	@ (adr r2, 8004584 <DMA_CheckFifoParam+0x70>)
 8004580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004584:	08004595 	.word	0x08004595
 8004588:	0800459b 	.word	0x0800459b
 800458c:	08004595 	.word	0x08004595
 8004590:	080045ad 	.word	0x080045ad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	73fb      	strb	r3, [r7, #15]
      break;
 8004598:	e030      	b.n	80045fc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800459e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d025      	beq.n	80045f2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045aa:	e022      	b.n	80045f2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045b0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80045b4:	d11f      	bne.n	80045f6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80045ba:	e01c      	b.n	80045f6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	2b02      	cmp	r3, #2
 80045c0:	d903      	bls.n	80045ca <DMA_CheckFifoParam+0xb6>
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	2b03      	cmp	r3, #3
 80045c6:	d003      	beq.n	80045d0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80045c8:	e018      	b.n	80045fc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	73fb      	strb	r3, [r7, #15]
      break;
 80045ce:	e015      	b.n	80045fc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d00e      	beq.n	80045fa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	73fb      	strb	r3, [r7, #15]
      break;
 80045e0:	e00b      	b.n	80045fa <DMA_CheckFifoParam+0xe6>
      break;
 80045e2:	bf00      	nop
 80045e4:	e00a      	b.n	80045fc <DMA_CheckFifoParam+0xe8>
      break;
 80045e6:	bf00      	nop
 80045e8:	e008      	b.n	80045fc <DMA_CheckFifoParam+0xe8>
      break;
 80045ea:	bf00      	nop
 80045ec:	e006      	b.n	80045fc <DMA_CheckFifoParam+0xe8>
      break;
 80045ee:	bf00      	nop
 80045f0:	e004      	b.n	80045fc <DMA_CheckFifoParam+0xe8>
      break;
 80045f2:	bf00      	nop
 80045f4:	e002      	b.n	80045fc <DMA_CheckFifoParam+0xe8>
      break;   
 80045f6:	bf00      	nop
 80045f8:	e000      	b.n	80045fc <DMA_CheckFifoParam+0xe8>
      break;
 80045fa:	bf00      	nop
    }
  } 
  
  return status; 
 80045fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80045fe:	4618      	mov	r0, r3
 8004600:	3714      	adds	r7, #20
 8004602:	46bd      	mov	sp, r7
 8004604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004608:	4770      	bx	lr
 800460a:	bf00      	nop

0800460c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800460c:	b480      	push	{r7}
 800460e:	b089      	sub	sp, #36	@ 0x24
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
 8004614:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004616:	2300      	movs	r3, #0
 8004618:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800461a:	2300      	movs	r3, #0
 800461c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800461e:	2300      	movs	r3, #0
 8004620:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004622:	2300      	movs	r3, #0
 8004624:	61fb      	str	r3, [r7, #28]
 8004626:	e16b      	b.n	8004900 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004628:	2201      	movs	r2, #1
 800462a:	69fb      	ldr	r3, [r7, #28]
 800462c:	fa02 f303 	lsl.w	r3, r2, r3
 8004630:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	697a      	ldr	r2, [r7, #20]
 8004638:	4013      	ands	r3, r2
 800463a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800463c:	693a      	ldr	r2, [r7, #16]
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	429a      	cmp	r2, r3
 8004642:	f040 815a 	bne.w	80048fa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	f003 0303 	and.w	r3, r3, #3
 800464e:	2b01      	cmp	r3, #1
 8004650:	d005      	beq.n	800465e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800465a:	2b02      	cmp	r3, #2
 800465c:	d130      	bne.n	80046c0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004664:	69fb      	ldr	r3, [r7, #28]
 8004666:	005b      	lsls	r3, r3, #1
 8004668:	2203      	movs	r2, #3
 800466a:	fa02 f303 	lsl.w	r3, r2, r3
 800466e:	43db      	mvns	r3, r3
 8004670:	69ba      	ldr	r2, [r7, #24]
 8004672:	4013      	ands	r3, r2
 8004674:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	68da      	ldr	r2, [r3, #12]
 800467a:	69fb      	ldr	r3, [r7, #28]
 800467c:	005b      	lsls	r3, r3, #1
 800467e:	fa02 f303 	lsl.w	r3, r2, r3
 8004682:	69ba      	ldr	r2, [r7, #24]
 8004684:	4313      	orrs	r3, r2
 8004686:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	69ba      	ldr	r2, [r7, #24]
 800468c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004694:	2201      	movs	r2, #1
 8004696:	69fb      	ldr	r3, [r7, #28]
 8004698:	fa02 f303 	lsl.w	r3, r2, r3
 800469c:	43db      	mvns	r3, r3
 800469e:	69ba      	ldr	r2, [r7, #24]
 80046a0:	4013      	ands	r3, r2
 80046a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	091b      	lsrs	r3, r3, #4
 80046aa:	f003 0201 	and.w	r2, r3, #1
 80046ae:	69fb      	ldr	r3, [r7, #28]
 80046b0:	fa02 f303 	lsl.w	r3, r2, r3
 80046b4:	69ba      	ldr	r2, [r7, #24]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	69ba      	ldr	r2, [r7, #24]
 80046be:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	f003 0303 	and.w	r3, r3, #3
 80046c8:	2b03      	cmp	r3, #3
 80046ca:	d017      	beq.n	80046fc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	68db      	ldr	r3, [r3, #12]
 80046d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80046d2:	69fb      	ldr	r3, [r7, #28]
 80046d4:	005b      	lsls	r3, r3, #1
 80046d6:	2203      	movs	r2, #3
 80046d8:	fa02 f303 	lsl.w	r3, r2, r3
 80046dc:	43db      	mvns	r3, r3
 80046de:	69ba      	ldr	r2, [r7, #24]
 80046e0:	4013      	ands	r3, r2
 80046e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	689a      	ldr	r2, [r3, #8]
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	005b      	lsls	r3, r3, #1
 80046ec:	fa02 f303 	lsl.w	r3, r2, r3
 80046f0:	69ba      	ldr	r2, [r7, #24]
 80046f2:	4313      	orrs	r3, r2
 80046f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	69ba      	ldr	r2, [r7, #24]
 80046fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	f003 0303 	and.w	r3, r3, #3
 8004704:	2b02      	cmp	r3, #2
 8004706:	d123      	bne.n	8004750 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004708:	69fb      	ldr	r3, [r7, #28]
 800470a:	08da      	lsrs	r2, r3, #3
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	3208      	adds	r2, #8
 8004710:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004714:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	f003 0307 	and.w	r3, r3, #7
 800471c:	009b      	lsls	r3, r3, #2
 800471e:	220f      	movs	r2, #15
 8004720:	fa02 f303 	lsl.w	r3, r2, r3
 8004724:	43db      	mvns	r3, r3
 8004726:	69ba      	ldr	r2, [r7, #24]
 8004728:	4013      	ands	r3, r2
 800472a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	691a      	ldr	r2, [r3, #16]
 8004730:	69fb      	ldr	r3, [r7, #28]
 8004732:	f003 0307 	and.w	r3, r3, #7
 8004736:	009b      	lsls	r3, r3, #2
 8004738:	fa02 f303 	lsl.w	r3, r2, r3
 800473c:	69ba      	ldr	r2, [r7, #24]
 800473e:	4313      	orrs	r3, r2
 8004740:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004742:	69fb      	ldr	r3, [r7, #28]
 8004744:	08da      	lsrs	r2, r3, #3
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	3208      	adds	r2, #8
 800474a:	69b9      	ldr	r1, [r7, #24]
 800474c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004756:	69fb      	ldr	r3, [r7, #28]
 8004758:	005b      	lsls	r3, r3, #1
 800475a:	2203      	movs	r2, #3
 800475c:	fa02 f303 	lsl.w	r3, r2, r3
 8004760:	43db      	mvns	r3, r3
 8004762:	69ba      	ldr	r2, [r7, #24]
 8004764:	4013      	ands	r3, r2
 8004766:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	f003 0203 	and.w	r2, r3, #3
 8004770:	69fb      	ldr	r3, [r7, #28]
 8004772:	005b      	lsls	r3, r3, #1
 8004774:	fa02 f303 	lsl.w	r3, r2, r3
 8004778:	69ba      	ldr	r2, [r7, #24]
 800477a:	4313      	orrs	r3, r2
 800477c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	69ba      	ldr	r2, [r7, #24]
 8004782:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800478c:	2b00      	cmp	r3, #0
 800478e:	f000 80b4 	beq.w	80048fa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004792:	2300      	movs	r3, #0
 8004794:	60fb      	str	r3, [r7, #12]
 8004796:	4b60      	ldr	r3, [pc, #384]	@ (8004918 <HAL_GPIO_Init+0x30c>)
 8004798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800479a:	4a5f      	ldr	r2, [pc, #380]	@ (8004918 <HAL_GPIO_Init+0x30c>)
 800479c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80047a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80047a2:	4b5d      	ldr	r3, [pc, #372]	@ (8004918 <HAL_GPIO_Init+0x30c>)
 80047a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047aa:	60fb      	str	r3, [r7, #12]
 80047ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80047ae:	4a5b      	ldr	r2, [pc, #364]	@ (800491c <HAL_GPIO_Init+0x310>)
 80047b0:	69fb      	ldr	r3, [r7, #28]
 80047b2:	089b      	lsrs	r3, r3, #2
 80047b4:	3302      	adds	r3, #2
 80047b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80047bc:	69fb      	ldr	r3, [r7, #28]
 80047be:	f003 0303 	and.w	r3, r3, #3
 80047c2:	009b      	lsls	r3, r3, #2
 80047c4:	220f      	movs	r2, #15
 80047c6:	fa02 f303 	lsl.w	r3, r2, r3
 80047ca:	43db      	mvns	r3, r3
 80047cc:	69ba      	ldr	r2, [r7, #24]
 80047ce:	4013      	ands	r3, r2
 80047d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	4a52      	ldr	r2, [pc, #328]	@ (8004920 <HAL_GPIO_Init+0x314>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d02b      	beq.n	8004832 <HAL_GPIO_Init+0x226>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4a51      	ldr	r2, [pc, #324]	@ (8004924 <HAL_GPIO_Init+0x318>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d025      	beq.n	800482e <HAL_GPIO_Init+0x222>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	4a50      	ldr	r2, [pc, #320]	@ (8004928 <HAL_GPIO_Init+0x31c>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d01f      	beq.n	800482a <HAL_GPIO_Init+0x21e>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4a4f      	ldr	r2, [pc, #316]	@ (800492c <HAL_GPIO_Init+0x320>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d019      	beq.n	8004826 <HAL_GPIO_Init+0x21a>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	4a4e      	ldr	r2, [pc, #312]	@ (8004930 <HAL_GPIO_Init+0x324>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d013      	beq.n	8004822 <HAL_GPIO_Init+0x216>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	4a4d      	ldr	r2, [pc, #308]	@ (8004934 <HAL_GPIO_Init+0x328>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d00d      	beq.n	800481e <HAL_GPIO_Init+0x212>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4a4c      	ldr	r2, [pc, #304]	@ (8004938 <HAL_GPIO_Init+0x32c>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d007      	beq.n	800481a <HAL_GPIO_Init+0x20e>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	4a4b      	ldr	r2, [pc, #300]	@ (800493c <HAL_GPIO_Init+0x330>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d101      	bne.n	8004816 <HAL_GPIO_Init+0x20a>
 8004812:	2307      	movs	r3, #7
 8004814:	e00e      	b.n	8004834 <HAL_GPIO_Init+0x228>
 8004816:	2308      	movs	r3, #8
 8004818:	e00c      	b.n	8004834 <HAL_GPIO_Init+0x228>
 800481a:	2306      	movs	r3, #6
 800481c:	e00a      	b.n	8004834 <HAL_GPIO_Init+0x228>
 800481e:	2305      	movs	r3, #5
 8004820:	e008      	b.n	8004834 <HAL_GPIO_Init+0x228>
 8004822:	2304      	movs	r3, #4
 8004824:	e006      	b.n	8004834 <HAL_GPIO_Init+0x228>
 8004826:	2303      	movs	r3, #3
 8004828:	e004      	b.n	8004834 <HAL_GPIO_Init+0x228>
 800482a:	2302      	movs	r3, #2
 800482c:	e002      	b.n	8004834 <HAL_GPIO_Init+0x228>
 800482e:	2301      	movs	r3, #1
 8004830:	e000      	b.n	8004834 <HAL_GPIO_Init+0x228>
 8004832:	2300      	movs	r3, #0
 8004834:	69fa      	ldr	r2, [r7, #28]
 8004836:	f002 0203 	and.w	r2, r2, #3
 800483a:	0092      	lsls	r2, r2, #2
 800483c:	4093      	lsls	r3, r2
 800483e:	69ba      	ldr	r2, [r7, #24]
 8004840:	4313      	orrs	r3, r2
 8004842:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004844:	4935      	ldr	r1, [pc, #212]	@ (800491c <HAL_GPIO_Init+0x310>)
 8004846:	69fb      	ldr	r3, [r7, #28]
 8004848:	089b      	lsrs	r3, r3, #2
 800484a:	3302      	adds	r3, #2
 800484c:	69ba      	ldr	r2, [r7, #24]
 800484e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004852:	4b3b      	ldr	r3, [pc, #236]	@ (8004940 <HAL_GPIO_Init+0x334>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	43db      	mvns	r3, r3
 800485c:	69ba      	ldr	r2, [r7, #24]
 800485e:	4013      	ands	r3, r2
 8004860:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800486a:	2b00      	cmp	r3, #0
 800486c:	d003      	beq.n	8004876 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800486e:	69ba      	ldr	r2, [r7, #24]
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	4313      	orrs	r3, r2
 8004874:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004876:	4a32      	ldr	r2, [pc, #200]	@ (8004940 <HAL_GPIO_Init+0x334>)
 8004878:	69bb      	ldr	r3, [r7, #24]
 800487a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800487c:	4b30      	ldr	r3, [pc, #192]	@ (8004940 <HAL_GPIO_Init+0x334>)
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	43db      	mvns	r3, r3
 8004886:	69ba      	ldr	r2, [r7, #24]
 8004888:	4013      	ands	r3, r2
 800488a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004894:	2b00      	cmp	r3, #0
 8004896:	d003      	beq.n	80048a0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004898:	69ba      	ldr	r2, [r7, #24]
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	4313      	orrs	r3, r2
 800489e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80048a0:	4a27      	ldr	r2, [pc, #156]	@ (8004940 <HAL_GPIO_Init+0x334>)
 80048a2:	69bb      	ldr	r3, [r7, #24]
 80048a4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80048a6:	4b26      	ldr	r3, [pc, #152]	@ (8004940 <HAL_GPIO_Init+0x334>)
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	43db      	mvns	r3, r3
 80048b0:	69ba      	ldr	r2, [r7, #24]
 80048b2:	4013      	ands	r3, r2
 80048b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d003      	beq.n	80048ca <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80048c2:	69ba      	ldr	r2, [r7, #24]
 80048c4:	693b      	ldr	r3, [r7, #16]
 80048c6:	4313      	orrs	r3, r2
 80048c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80048ca:	4a1d      	ldr	r2, [pc, #116]	@ (8004940 <HAL_GPIO_Init+0x334>)
 80048cc:	69bb      	ldr	r3, [r7, #24]
 80048ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80048d0:	4b1b      	ldr	r3, [pc, #108]	@ (8004940 <HAL_GPIO_Init+0x334>)
 80048d2:	68db      	ldr	r3, [r3, #12]
 80048d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	43db      	mvns	r3, r3
 80048da:	69ba      	ldr	r2, [r7, #24]
 80048dc:	4013      	ands	r3, r2
 80048de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d003      	beq.n	80048f4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80048ec:	69ba      	ldr	r2, [r7, #24]
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80048f4:	4a12      	ldr	r2, [pc, #72]	@ (8004940 <HAL_GPIO_Init+0x334>)
 80048f6:	69bb      	ldr	r3, [r7, #24]
 80048f8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80048fa:	69fb      	ldr	r3, [r7, #28]
 80048fc:	3301      	adds	r3, #1
 80048fe:	61fb      	str	r3, [r7, #28]
 8004900:	69fb      	ldr	r3, [r7, #28]
 8004902:	2b0f      	cmp	r3, #15
 8004904:	f67f ae90 	bls.w	8004628 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004908:	bf00      	nop
 800490a:	bf00      	nop
 800490c:	3724      	adds	r7, #36	@ 0x24
 800490e:	46bd      	mov	sp, r7
 8004910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004914:	4770      	bx	lr
 8004916:	bf00      	nop
 8004918:	40023800 	.word	0x40023800
 800491c:	40013800 	.word	0x40013800
 8004920:	40020000 	.word	0x40020000
 8004924:	40020400 	.word	0x40020400
 8004928:	40020800 	.word	0x40020800
 800492c:	40020c00 	.word	0x40020c00
 8004930:	40021000 	.word	0x40021000
 8004934:	40021400 	.word	0x40021400
 8004938:	40021800 	.word	0x40021800
 800493c:	40021c00 	.word	0x40021c00
 8004940:	40013c00 	.word	0x40013c00

08004944 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004944:	b480      	push	{r7}
 8004946:	b083      	sub	sp, #12
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	460b      	mov	r3, r1
 800494e:	807b      	strh	r3, [r7, #2]
 8004950:	4613      	mov	r3, r2
 8004952:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004954:	787b      	ldrb	r3, [r7, #1]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d003      	beq.n	8004962 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800495a:	887a      	ldrh	r2, [r7, #2]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004960:	e003      	b.n	800496a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004962:	887b      	ldrh	r3, [r7, #2]
 8004964:	041a      	lsls	r2, r3, #16
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	619a      	str	r2, [r3, #24]
}
 800496a:	bf00      	nop
 800496c:	370c      	adds	r7, #12
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr

08004976 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004976:	b480      	push	{r7}
 8004978:	b085      	sub	sp, #20
 800497a:	af00      	add	r7, sp, #0
 800497c:	6078      	str	r0, [r7, #4]
 800497e:	460b      	mov	r3, r1
 8004980:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	695b      	ldr	r3, [r3, #20]
 8004986:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004988:	887a      	ldrh	r2, [r7, #2]
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	4013      	ands	r3, r2
 800498e:	041a      	lsls	r2, r3, #16
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	43d9      	mvns	r1, r3
 8004994:	887b      	ldrh	r3, [r7, #2]
 8004996:	400b      	ands	r3, r1
 8004998:	431a      	orrs	r2, r3
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	619a      	str	r2, [r3, #24]
}
 800499e:	bf00      	nop
 80049a0:	3714      	adds	r7, #20
 80049a2:	46bd      	mov	sp, r7
 80049a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a8:	4770      	bx	lr
	...

080049ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b084      	sub	sp, #16
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d101      	bne.n	80049be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e12b      	b.n	8004c16 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d106      	bne.n	80049d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2200      	movs	r2, #0
 80049ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f7fc fe9a 	bl	800170c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2224      	movs	r2, #36	@ 0x24
 80049dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f022 0201 	bic.w	r2, r2, #1
 80049ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80049fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004a0e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004a10:	f001 fbfc 	bl	800620c <HAL_RCC_GetPCLK1Freq>
 8004a14:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	4a81      	ldr	r2, [pc, #516]	@ (8004c20 <HAL_I2C_Init+0x274>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d807      	bhi.n	8004a30 <HAL_I2C_Init+0x84>
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	4a80      	ldr	r2, [pc, #512]	@ (8004c24 <HAL_I2C_Init+0x278>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	bf94      	ite	ls
 8004a28:	2301      	movls	r3, #1
 8004a2a:	2300      	movhi	r3, #0
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	e006      	b.n	8004a3e <HAL_I2C_Init+0x92>
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	4a7d      	ldr	r2, [pc, #500]	@ (8004c28 <HAL_I2C_Init+0x27c>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	bf94      	ite	ls
 8004a38:	2301      	movls	r3, #1
 8004a3a:	2300      	movhi	r3, #0
 8004a3c:	b2db      	uxtb	r3, r3
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d001      	beq.n	8004a46 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e0e7      	b.n	8004c16 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	4a78      	ldr	r2, [pc, #480]	@ (8004c2c <HAL_I2C_Init+0x280>)
 8004a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a4e:	0c9b      	lsrs	r3, r3, #18
 8004a50:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	68ba      	ldr	r2, [r7, #8]
 8004a62:	430a      	orrs	r2, r1
 8004a64:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	6a1b      	ldr	r3, [r3, #32]
 8004a6c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	4a6a      	ldr	r2, [pc, #424]	@ (8004c20 <HAL_I2C_Init+0x274>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d802      	bhi.n	8004a80 <HAL_I2C_Init+0xd4>
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	3301      	adds	r3, #1
 8004a7e:	e009      	b.n	8004a94 <HAL_I2C_Init+0xe8>
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004a86:	fb02 f303 	mul.w	r3, r2, r3
 8004a8a:	4a69      	ldr	r2, [pc, #420]	@ (8004c30 <HAL_I2C_Init+0x284>)
 8004a8c:	fba2 2303 	umull	r2, r3, r2, r3
 8004a90:	099b      	lsrs	r3, r3, #6
 8004a92:	3301      	adds	r3, #1
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	6812      	ldr	r2, [r2, #0]
 8004a98:	430b      	orrs	r3, r1
 8004a9a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	69db      	ldr	r3, [r3, #28]
 8004aa2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004aa6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	495c      	ldr	r1, [pc, #368]	@ (8004c20 <HAL_I2C_Init+0x274>)
 8004ab0:	428b      	cmp	r3, r1
 8004ab2:	d819      	bhi.n	8004ae8 <HAL_I2C_Init+0x13c>
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	1e59      	subs	r1, r3, #1
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	005b      	lsls	r3, r3, #1
 8004abe:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ac2:	1c59      	adds	r1, r3, #1
 8004ac4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004ac8:	400b      	ands	r3, r1
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00a      	beq.n	8004ae4 <HAL_I2C_Init+0x138>
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	1e59      	subs	r1, r3, #1
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	005b      	lsls	r3, r3, #1
 8004ad8:	fbb1 f3f3 	udiv	r3, r1, r3
 8004adc:	3301      	adds	r3, #1
 8004ade:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ae2:	e051      	b.n	8004b88 <HAL_I2C_Init+0x1dc>
 8004ae4:	2304      	movs	r3, #4
 8004ae6:	e04f      	b.n	8004b88 <HAL_I2C_Init+0x1dc>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d111      	bne.n	8004b14 <HAL_I2C_Init+0x168>
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	1e58      	subs	r0, r3, #1
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6859      	ldr	r1, [r3, #4]
 8004af8:	460b      	mov	r3, r1
 8004afa:	005b      	lsls	r3, r3, #1
 8004afc:	440b      	add	r3, r1
 8004afe:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b02:	3301      	adds	r3, #1
 8004b04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	bf0c      	ite	eq
 8004b0c:	2301      	moveq	r3, #1
 8004b0e:	2300      	movne	r3, #0
 8004b10:	b2db      	uxtb	r3, r3
 8004b12:	e012      	b.n	8004b3a <HAL_I2C_Init+0x18e>
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	1e58      	subs	r0, r3, #1
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6859      	ldr	r1, [r3, #4]
 8004b1c:	460b      	mov	r3, r1
 8004b1e:	009b      	lsls	r3, r3, #2
 8004b20:	440b      	add	r3, r1
 8004b22:	0099      	lsls	r1, r3, #2
 8004b24:	440b      	add	r3, r1
 8004b26:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b2a:	3301      	adds	r3, #1
 8004b2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	bf0c      	ite	eq
 8004b34:	2301      	moveq	r3, #1
 8004b36:	2300      	movne	r3, #0
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d001      	beq.n	8004b42 <HAL_I2C_Init+0x196>
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e022      	b.n	8004b88 <HAL_I2C_Init+0x1dc>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	689b      	ldr	r3, [r3, #8]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d10e      	bne.n	8004b68 <HAL_I2C_Init+0x1bc>
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	1e58      	subs	r0, r3, #1
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6859      	ldr	r1, [r3, #4]
 8004b52:	460b      	mov	r3, r1
 8004b54:	005b      	lsls	r3, r3, #1
 8004b56:	440b      	add	r3, r1
 8004b58:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b5c:	3301      	adds	r3, #1
 8004b5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b66:	e00f      	b.n	8004b88 <HAL_I2C_Init+0x1dc>
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	1e58      	subs	r0, r3, #1
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6859      	ldr	r1, [r3, #4]
 8004b70:	460b      	mov	r3, r1
 8004b72:	009b      	lsls	r3, r3, #2
 8004b74:	440b      	add	r3, r1
 8004b76:	0099      	lsls	r1, r3, #2
 8004b78:	440b      	add	r3, r1
 8004b7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b7e:	3301      	adds	r3, #1
 8004b80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b84:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004b88:	6879      	ldr	r1, [r7, #4]
 8004b8a:	6809      	ldr	r1, [r1, #0]
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	69da      	ldr	r2, [r3, #28]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6a1b      	ldr	r3, [r3, #32]
 8004ba2:	431a      	orrs	r2, r3
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	430a      	orrs	r2, r1
 8004baa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004bb6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004bba:	687a      	ldr	r2, [r7, #4]
 8004bbc:	6911      	ldr	r1, [r2, #16]
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	68d2      	ldr	r2, [r2, #12]
 8004bc2:	4311      	orrs	r1, r2
 8004bc4:	687a      	ldr	r2, [r7, #4]
 8004bc6:	6812      	ldr	r2, [r2, #0]
 8004bc8:	430b      	orrs	r3, r1
 8004bca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	68db      	ldr	r3, [r3, #12]
 8004bd2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	695a      	ldr	r2, [r3, #20]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	699b      	ldr	r3, [r3, #24]
 8004bde:	431a      	orrs	r2, r3
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	430a      	orrs	r2, r1
 8004be6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f042 0201 	orr.w	r2, r2, #1
 8004bf6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2220      	movs	r2, #32
 8004c02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004c14:	2300      	movs	r3, #0
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3710      	adds	r7, #16
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	000186a0 	.word	0x000186a0
 8004c24:	001e847f 	.word	0x001e847f
 8004c28:	003d08ff 	.word	0x003d08ff
 8004c2c:	431bde83 	.word	0x431bde83
 8004c30:	10624dd3 	.word	0x10624dd3

08004c34 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b088      	sub	sp, #32
 8004c38:	af02      	add	r7, sp, #8
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	4608      	mov	r0, r1
 8004c3e:	4611      	mov	r1, r2
 8004c40:	461a      	mov	r2, r3
 8004c42:	4603      	mov	r3, r0
 8004c44:	817b      	strh	r3, [r7, #10]
 8004c46:	460b      	mov	r3, r1
 8004c48:	813b      	strh	r3, [r7, #8]
 8004c4a:	4613      	mov	r3, r2
 8004c4c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004c4e:	f7fe fb87 	bl	8003360 <HAL_GetTick>
 8004c52:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c5a:	b2db      	uxtb	r3, r3
 8004c5c:	2b20      	cmp	r3, #32
 8004c5e:	f040 80d9 	bne.w	8004e14 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	9300      	str	r3, [sp, #0]
 8004c66:	2319      	movs	r3, #25
 8004c68:	2201      	movs	r2, #1
 8004c6a:	496d      	ldr	r1, [pc, #436]	@ (8004e20 <HAL_I2C_Mem_Write+0x1ec>)
 8004c6c:	68f8      	ldr	r0, [r7, #12]
 8004c6e:	f000 fc7f 	bl	8005570 <I2C_WaitOnFlagUntilTimeout>
 8004c72:	4603      	mov	r3, r0
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d001      	beq.n	8004c7c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004c78:	2302      	movs	r3, #2
 8004c7a:	e0cc      	b.n	8004e16 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d101      	bne.n	8004c8a <HAL_I2C_Mem_Write+0x56>
 8004c86:	2302      	movs	r3, #2
 8004c88:	e0c5      	b.n	8004e16 <HAL_I2C_Mem_Write+0x1e2>
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f003 0301 	and.w	r3, r3, #1
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d007      	beq.n	8004cb0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f042 0201 	orr.w	r2, r2, #1
 8004cae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	681a      	ldr	r2, [r3, #0]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004cbe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2221      	movs	r2, #33	@ 0x21
 8004cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2240      	movs	r2, #64	@ 0x40
 8004ccc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	6a3a      	ldr	r2, [r7, #32]
 8004cda:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004ce0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ce6:	b29a      	uxth	r2, r3
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	4a4d      	ldr	r2, [pc, #308]	@ (8004e24 <HAL_I2C_Mem_Write+0x1f0>)
 8004cf0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004cf2:	88f8      	ldrh	r0, [r7, #6]
 8004cf4:	893a      	ldrh	r2, [r7, #8]
 8004cf6:	8979      	ldrh	r1, [r7, #10]
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	9301      	str	r3, [sp, #4]
 8004cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cfe:	9300      	str	r3, [sp, #0]
 8004d00:	4603      	mov	r3, r0
 8004d02:	68f8      	ldr	r0, [r7, #12]
 8004d04:	f000 fab6 	bl	8005274 <I2C_RequestMemoryWrite>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d052      	beq.n	8004db4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e081      	b.n	8004e16 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d12:	697a      	ldr	r2, [r7, #20]
 8004d14:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004d16:	68f8      	ldr	r0, [r7, #12]
 8004d18:	f000 fd00 	bl	800571c <I2C_WaitOnTXEFlagUntilTimeout>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d00d      	beq.n	8004d3e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d26:	2b04      	cmp	r3, #4
 8004d28:	d107      	bne.n	8004d3a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	681a      	ldr	r2, [r3, #0]
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d38:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e06b      	b.n	8004e16 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d42:	781a      	ldrb	r2, [r3, #0]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d4e:	1c5a      	adds	r2, r3, #1
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d58:	3b01      	subs	r3, #1
 8004d5a:	b29a      	uxth	r2, r3
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d64:	b29b      	uxth	r3, r3
 8004d66:	3b01      	subs	r3, #1
 8004d68:	b29a      	uxth	r2, r3
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	695b      	ldr	r3, [r3, #20]
 8004d74:	f003 0304 	and.w	r3, r3, #4
 8004d78:	2b04      	cmp	r3, #4
 8004d7a:	d11b      	bne.n	8004db4 <HAL_I2C_Mem_Write+0x180>
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d017      	beq.n	8004db4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d88:	781a      	ldrb	r2, [r3, #0]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d94:	1c5a      	adds	r2, r3, #1
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d9e:	3b01      	subs	r3, #1
 8004da0:	b29a      	uxth	r2, r3
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004daa:	b29b      	uxth	r3, r3
 8004dac:	3b01      	subs	r3, #1
 8004dae:	b29a      	uxth	r2, r3
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d1aa      	bne.n	8004d12 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004dbc:	697a      	ldr	r2, [r7, #20]
 8004dbe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004dc0:	68f8      	ldr	r0, [r7, #12]
 8004dc2:	f000 fcec 	bl	800579e <I2C_WaitOnBTFFlagUntilTimeout>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d00d      	beq.n	8004de8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dd0:	2b04      	cmp	r3, #4
 8004dd2:	d107      	bne.n	8004de4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004de2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004de4:	2301      	movs	r3, #1
 8004de6:	e016      	b.n	8004e16 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004df6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2220      	movs	r2, #32
 8004dfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2200      	movs	r2, #0
 8004e04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004e10:	2300      	movs	r3, #0
 8004e12:	e000      	b.n	8004e16 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004e14:	2302      	movs	r3, #2
  }
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3718      	adds	r7, #24
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	00100002 	.word	0x00100002
 8004e24:	ffff0000 	.word	0xffff0000

08004e28 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b08c      	sub	sp, #48	@ 0x30
 8004e2c:	af02      	add	r7, sp, #8
 8004e2e:	60f8      	str	r0, [r7, #12]
 8004e30:	4608      	mov	r0, r1
 8004e32:	4611      	mov	r1, r2
 8004e34:	461a      	mov	r2, r3
 8004e36:	4603      	mov	r3, r0
 8004e38:	817b      	strh	r3, [r7, #10]
 8004e3a:	460b      	mov	r3, r1
 8004e3c:	813b      	strh	r3, [r7, #8]
 8004e3e:	4613      	mov	r3, r2
 8004e40:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004e42:	f7fe fa8d 	bl	8003360 <HAL_GetTick>
 8004e46:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e4e:	b2db      	uxtb	r3, r3
 8004e50:	2b20      	cmp	r3, #32
 8004e52:	f040 8208 	bne.w	8005266 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e58:	9300      	str	r3, [sp, #0]
 8004e5a:	2319      	movs	r3, #25
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	497b      	ldr	r1, [pc, #492]	@ (800504c <HAL_I2C_Mem_Read+0x224>)
 8004e60:	68f8      	ldr	r0, [r7, #12]
 8004e62:	f000 fb85 	bl	8005570 <I2C_WaitOnFlagUntilTimeout>
 8004e66:	4603      	mov	r3, r0
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d001      	beq.n	8004e70 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004e6c:	2302      	movs	r3, #2
 8004e6e:	e1fb      	b.n	8005268 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e76:	2b01      	cmp	r3, #1
 8004e78:	d101      	bne.n	8004e7e <HAL_I2C_Mem_Read+0x56>
 8004e7a:	2302      	movs	r3, #2
 8004e7c:	e1f4      	b.n	8005268 <HAL_I2C_Mem_Read+0x440>
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2201      	movs	r2, #1
 8004e82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 0301 	and.w	r3, r3, #1
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d007      	beq.n	8004ea4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f042 0201 	orr.w	r2, r2, #1
 8004ea2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004eb2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2222      	movs	r2, #34	@ 0x22
 8004eb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2240      	movs	r2, #64	@ 0x40
 8004ec0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ece:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004ed4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eda:	b29a      	uxth	r2, r3
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	4a5b      	ldr	r2, [pc, #364]	@ (8005050 <HAL_I2C_Mem_Read+0x228>)
 8004ee4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ee6:	88f8      	ldrh	r0, [r7, #6]
 8004ee8:	893a      	ldrh	r2, [r7, #8]
 8004eea:	8979      	ldrh	r1, [r7, #10]
 8004eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eee:	9301      	str	r3, [sp, #4]
 8004ef0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ef2:	9300      	str	r3, [sp, #0]
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	68f8      	ldr	r0, [r7, #12]
 8004ef8:	f000 fa52 	bl	80053a0 <I2C_RequestMemoryRead>
 8004efc:	4603      	mov	r3, r0
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d001      	beq.n	8004f06 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e1b0      	b.n	8005268 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d113      	bne.n	8004f36 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f0e:	2300      	movs	r3, #0
 8004f10:	623b      	str	r3, [r7, #32]
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	695b      	ldr	r3, [r3, #20]
 8004f18:	623b      	str	r3, [r7, #32]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	699b      	ldr	r3, [r3, #24]
 8004f20:	623b      	str	r3, [r7, #32]
 8004f22:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f32:	601a      	str	r2, [r3, #0]
 8004f34:	e184      	b.n	8005240 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f3a:	2b01      	cmp	r3, #1
 8004f3c:	d11b      	bne.n	8004f76 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f4c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f4e:	2300      	movs	r3, #0
 8004f50:	61fb      	str	r3, [r7, #28]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	695b      	ldr	r3, [r3, #20]
 8004f58:	61fb      	str	r3, [r7, #28]
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	699b      	ldr	r3, [r3, #24]
 8004f60:	61fb      	str	r3, [r7, #28]
 8004f62:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f72:	601a      	str	r2, [r3, #0]
 8004f74:	e164      	b.n	8005240 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f7a:	2b02      	cmp	r3, #2
 8004f7c:	d11b      	bne.n	8004fb6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f8c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f9c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	61bb      	str	r3, [r7, #24]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	695b      	ldr	r3, [r3, #20]
 8004fa8:	61bb      	str	r3, [r7, #24]
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	699b      	ldr	r3, [r3, #24]
 8004fb0:	61bb      	str	r3, [r7, #24]
 8004fb2:	69bb      	ldr	r3, [r7, #24]
 8004fb4:	e144      	b.n	8005240 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	617b      	str	r3, [r7, #20]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	695b      	ldr	r3, [r3, #20]
 8004fc0:	617b      	str	r3, [r7, #20]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	699b      	ldr	r3, [r3, #24]
 8004fc8:	617b      	str	r3, [r7, #20]
 8004fca:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004fcc:	e138      	b.n	8005240 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fd2:	2b03      	cmp	r3, #3
 8004fd4:	f200 80f1 	bhi.w	80051ba <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fdc:	2b01      	cmp	r3, #1
 8004fde:	d123      	bne.n	8005028 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fe0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fe2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004fe4:	68f8      	ldr	r0, [r7, #12]
 8004fe6:	f000 fc1b 	bl	8005820 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004fea:	4603      	mov	r3, r0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d001      	beq.n	8004ff4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	e139      	b.n	8005268 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	691a      	ldr	r2, [r3, #16]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ffe:	b2d2      	uxtb	r2, r2
 8005000:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005006:	1c5a      	adds	r2, r3, #1
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005010:	3b01      	subs	r3, #1
 8005012:	b29a      	uxth	r2, r3
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800501c:	b29b      	uxth	r3, r3
 800501e:	3b01      	subs	r3, #1
 8005020:	b29a      	uxth	r2, r3
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005026:	e10b      	b.n	8005240 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800502c:	2b02      	cmp	r3, #2
 800502e:	d14e      	bne.n	80050ce <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005032:	9300      	str	r3, [sp, #0]
 8005034:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005036:	2200      	movs	r2, #0
 8005038:	4906      	ldr	r1, [pc, #24]	@ (8005054 <HAL_I2C_Mem_Read+0x22c>)
 800503a:	68f8      	ldr	r0, [r7, #12]
 800503c:	f000 fa98 	bl	8005570 <I2C_WaitOnFlagUntilTimeout>
 8005040:	4603      	mov	r3, r0
 8005042:	2b00      	cmp	r3, #0
 8005044:	d008      	beq.n	8005058 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005046:	2301      	movs	r3, #1
 8005048:	e10e      	b.n	8005268 <HAL_I2C_Mem_Read+0x440>
 800504a:	bf00      	nop
 800504c:	00100002 	.word	0x00100002
 8005050:	ffff0000 	.word	0xffff0000
 8005054:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005066:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	691a      	ldr	r2, [r3, #16]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005072:	b2d2      	uxtb	r2, r2
 8005074:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800507a:	1c5a      	adds	r2, r3, #1
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005084:	3b01      	subs	r3, #1
 8005086:	b29a      	uxth	r2, r3
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005090:	b29b      	uxth	r3, r3
 8005092:	3b01      	subs	r3, #1
 8005094:	b29a      	uxth	r2, r3
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	691a      	ldr	r2, [r3, #16]
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a4:	b2d2      	uxtb	r2, r2
 80050a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ac:	1c5a      	adds	r2, r3, #1
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050b6:	3b01      	subs	r3, #1
 80050b8:	b29a      	uxth	r2, r3
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	3b01      	subs	r3, #1
 80050c6:	b29a      	uxth	r2, r3
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80050cc:	e0b8      	b.n	8005240 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80050ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d0:	9300      	str	r3, [sp, #0]
 80050d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050d4:	2200      	movs	r2, #0
 80050d6:	4966      	ldr	r1, [pc, #408]	@ (8005270 <HAL_I2C_Mem_Read+0x448>)
 80050d8:	68f8      	ldr	r0, [r7, #12]
 80050da:	f000 fa49 	bl	8005570 <I2C_WaitOnFlagUntilTimeout>
 80050de:	4603      	mov	r3, r0
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d001      	beq.n	80050e8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e0bf      	b.n	8005268 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	691a      	ldr	r2, [r3, #16]
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005102:	b2d2      	uxtb	r2, r2
 8005104:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800510a:	1c5a      	adds	r2, r3, #1
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005114:	3b01      	subs	r3, #1
 8005116:	b29a      	uxth	r2, r3
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005120:	b29b      	uxth	r3, r3
 8005122:	3b01      	subs	r3, #1
 8005124:	b29a      	uxth	r2, r3
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800512a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800512c:	9300      	str	r3, [sp, #0]
 800512e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005130:	2200      	movs	r2, #0
 8005132:	494f      	ldr	r1, [pc, #316]	@ (8005270 <HAL_I2C_Mem_Read+0x448>)
 8005134:	68f8      	ldr	r0, [r7, #12]
 8005136:	f000 fa1b 	bl	8005570 <I2C_WaitOnFlagUntilTimeout>
 800513a:	4603      	mov	r3, r0
 800513c:	2b00      	cmp	r3, #0
 800513e:	d001      	beq.n	8005144 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	e091      	b.n	8005268 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	681a      	ldr	r2, [r3, #0]
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005152:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	691a      	ldr	r2, [r3, #16]
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800515e:	b2d2      	uxtb	r2, r2
 8005160:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005166:	1c5a      	adds	r2, r3, #1
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005170:	3b01      	subs	r3, #1
 8005172:	b29a      	uxth	r2, r3
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800517c:	b29b      	uxth	r3, r3
 800517e:	3b01      	subs	r3, #1
 8005180:	b29a      	uxth	r2, r3
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	691a      	ldr	r2, [r3, #16]
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005190:	b2d2      	uxtb	r2, r2
 8005192:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005198:	1c5a      	adds	r2, r3, #1
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051a2:	3b01      	subs	r3, #1
 80051a4:	b29a      	uxth	r2, r3
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051ae:	b29b      	uxth	r3, r3
 80051b0:	3b01      	subs	r3, #1
 80051b2:	b29a      	uxth	r2, r3
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80051b8:	e042      	b.n	8005240 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051bc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80051be:	68f8      	ldr	r0, [r7, #12]
 80051c0:	f000 fb2e 	bl	8005820 <I2C_WaitOnRXNEFlagUntilTimeout>
 80051c4:	4603      	mov	r3, r0
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d001      	beq.n	80051ce <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	e04c      	b.n	8005268 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	691a      	ldr	r2, [r3, #16]
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d8:	b2d2      	uxtb	r2, r2
 80051da:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051e0:	1c5a      	adds	r2, r3, #1
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051ea:	3b01      	subs	r3, #1
 80051ec:	b29a      	uxth	r2, r3
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051f6:	b29b      	uxth	r3, r3
 80051f8:	3b01      	subs	r3, #1
 80051fa:	b29a      	uxth	r2, r3
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	695b      	ldr	r3, [r3, #20]
 8005206:	f003 0304 	and.w	r3, r3, #4
 800520a:	2b04      	cmp	r3, #4
 800520c:	d118      	bne.n	8005240 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	691a      	ldr	r2, [r3, #16]
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005218:	b2d2      	uxtb	r2, r2
 800521a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005220:	1c5a      	adds	r2, r3, #1
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800522a:	3b01      	subs	r3, #1
 800522c:	b29a      	uxth	r2, r3
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005236:	b29b      	uxth	r3, r3
 8005238:	3b01      	subs	r3, #1
 800523a:	b29a      	uxth	r2, r3
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005244:	2b00      	cmp	r3, #0
 8005246:	f47f aec2 	bne.w	8004fce <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2220      	movs	r2, #32
 800524e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2200      	movs	r2, #0
 8005256:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	2200      	movs	r2, #0
 800525e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005262:	2300      	movs	r3, #0
 8005264:	e000      	b.n	8005268 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005266:	2302      	movs	r3, #2
  }
}
 8005268:	4618      	mov	r0, r3
 800526a:	3728      	adds	r7, #40	@ 0x28
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}
 8005270:	00010004 	.word	0x00010004

08005274 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b088      	sub	sp, #32
 8005278:	af02      	add	r7, sp, #8
 800527a:	60f8      	str	r0, [r7, #12]
 800527c:	4608      	mov	r0, r1
 800527e:	4611      	mov	r1, r2
 8005280:	461a      	mov	r2, r3
 8005282:	4603      	mov	r3, r0
 8005284:	817b      	strh	r3, [r7, #10]
 8005286:	460b      	mov	r3, r1
 8005288:	813b      	strh	r3, [r7, #8]
 800528a:	4613      	mov	r3, r2
 800528c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800529c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800529e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a0:	9300      	str	r3, [sp, #0]
 80052a2:	6a3b      	ldr	r3, [r7, #32]
 80052a4:	2200      	movs	r2, #0
 80052a6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80052aa:	68f8      	ldr	r0, [r7, #12]
 80052ac:	f000 f960 	bl	8005570 <I2C_WaitOnFlagUntilTimeout>
 80052b0:	4603      	mov	r3, r0
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d00d      	beq.n	80052d2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052c4:	d103      	bne.n	80052ce <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80052cc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80052ce:	2303      	movs	r3, #3
 80052d0:	e05f      	b.n	8005392 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80052d2:	897b      	ldrh	r3, [r7, #10]
 80052d4:	b2db      	uxtb	r3, r3
 80052d6:	461a      	mov	r2, r3
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80052e0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80052e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e4:	6a3a      	ldr	r2, [r7, #32]
 80052e6:	492d      	ldr	r1, [pc, #180]	@ (800539c <I2C_RequestMemoryWrite+0x128>)
 80052e8:	68f8      	ldr	r0, [r7, #12]
 80052ea:	f000 f998 	bl	800561e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052ee:	4603      	mov	r3, r0
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d001      	beq.n	80052f8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e04c      	b.n	8005392 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052f8:	2300      	movs	r3, #0
 80052fa:	617b      	str	r3, [r7, #20]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	695b      	ldr	r3, [r3, #20]
 8005302:	617b      	str	r3, [r7, #20]
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	699b      	ldr	r3, [r3, #24]
 800530a:	617b      	str	r3, [r7, #20]
 800530c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800530e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005310:	6a39      	ldr	r1, [r7, #32]
 8005312:	68f8      	ldr	r0, [r7, #12]
 8005314:	f000 fa02 	bl	800571c <I2C_WaitOnTXEFlagUntilTimeout>
 8005318:	4603      	mov	r3, r0
 800531a:	2b00      	cmp	r3, #0
 800531c:	d00d      	beq.n	800533a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005322:	2b04      	cmp	r3, #4
 8005324:	d107      	bne.n	8005336 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	681a      	ldr	r2, [r3, #0]
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005334:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	e02b      	b.n	8005392 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800533a:	88fb      	ldrh	r3, [r7, #6]
 800533c:	2b01      	cmp	r3, #1
 800533e:	d105      	bne.n	800534c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005340:	893b      	ldrh	r3, [r7, #8]
 8005342:	b2da      	uxtb	r2, r3
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	611a      	str	r2, [r3, #16]
 800534a:	e021      	b.n	8005390 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800534c:	893b      	ldrh	r3, [r7, #8]
 800534e:	0a1b      	lsrs	r3, r3, #8
 8005350:	b29b      	uxth	r3, r3
 8005352:	b2da      	uxtb	r2, r3
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800535a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800535c:	6a39      	ldr	r1, [r7, #32]
 800535e:	68f8      	ldr	r0, [r7, #12]
 8005360:	f000 f9dc 	bl	800571c <I2C_WaitOnTXEFlagUntilTimeout>
 8005364:	4603      	mov	r3, r0
 8005366:	2b00      	cmp	r3, #0
 8005368:	d00d      	beq.n	8005386 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800536e:	2b04      	cmp	r3, #4
 8005370:	d107      	bne.n	8005382 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005380:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	e005      	b.n	8005392 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005386:	893b      	ldrh	r3, [r7, #8]
 8005388:	b2da      	uxtb	r2, r3
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005390:	2300      	movs	r3, #0
}
 8005392:	4618      	mov	r0, r3
 8005394:	3718      	adds	r7, #24
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}
 800539a:	bf00      	nop
 800539c:	00010002 	.word	0x00010002

080053a0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b088      	sub	sp, #32
 80053a4:	af02      	add	r7, sp, #8
 80053a6:	60f8      	str	r0, [r7, #12]
 80053a8:	4608      	mov	r0, r1
 80053aa:	4611      	mov	r1, r2
 80053ac:	461a      	mov	r2, r3
 80053ae:	4603      	mov	r3, r0
 80053b0:	817b      	strh	r3, [r7, #10]
 80053b2:	460b      	mov	r3, r1
 80053b4:	813b      	strh	r3, [r7, #8]
 80053b6:	4613      	mov	r3, r2
 80053b8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80053c8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80053d8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80053da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053dc:	9300      	str	r3, [sp, #0]
 80053de:	6a3b      	ldr	r3, [r7, #32]
 80053e0:	2200      	movs	r2, #0
 80053e2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80053e6:	68f8      	ldr	r0, [r7, #12]
 80053e8:	f000 f8c2 	bl	8005570 <I2C_WaitOnFlagUntilTimeout>
 80053ec:	4603      	mov	r3, r0
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d00d      	beq.n	800540e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005400:	d103      	bne.n	800540a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005408:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800540a:	2303      	movs	r3, #3
 800540c:	e0aa      	b.n	8005564 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800540e:	897b      	ldrh	r3, [r7, #10]
 8005410:	b2db      	uxtb	r3, r3
 8005412:	461a      	mov	r2, r3
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800541c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800541e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005420:	6a3a      	ldr	r2, [r7, #32]
 8005422:	4952      	ldr	r1, [pc, #328]	@ (800556c <I2C_RequestMemoryRead+0x1cc>)
 8005424:	68f8      	ldr	r0, [r7, #12]
 8005426:	f000 f8fa 	bl	800561e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800542a:	4603      	mov	r3, r0
 800542c:	2b00      	cmp	r3, #0
 800542e:	d001      	beq.n	8005434 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005430:	2301      	movs	r3, #1
 8005432:	e097      	b.n	8005564 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005434:	2300      	movs	r3, #0
 8005436:	617b      	str	r3, [r7, #20]
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	695b      	ldr	r3, [r3, #20]
 800543e:	617b      	str	r3, [r7, #20]
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	699b      	ldr	r3, [r3, #24]
 8005446:	617b      	str	r3, [r7, #20]
 8005448:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800544a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800544c:	6a39      	ldr	r1, [r7, #32]
 800544e:	68f8      	ldr	r0, [r7, #12]
 8005450:	f000 f964 	bl	800571c <I2C_WaitOnTXEFlagUntilTimeout>
 8005454:	4603      	mov	r3, r0
 8005456:	2b00      	cmp	r3, #0
 8005458:	d00d      	beq.n	8005476 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800545e:	2b04      	cmp	r3, #4
 8005460:	d107      	bne.n	8005472 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	681a      	ldr	r2, [r3, #0]
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005470:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e076      	b.n	8005564 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005476:	88fb      	ldrh	r3, [r7, #6]
 8005478:	2b01      	cmp	r3, #1
 800547a:	d105      	bne.n	8005488 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800547c:	893b      	ldrh	r3, [r7, #8]
 800547e:	b2da      	uxtb	r2, r3
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	611a      	str	r2, [r3, #16]
 8005486:	e021      	b.n	80054cc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005488:	893b      	ldrh	r3, [r7, #8]
 800548a:	0a1b      	lsrs	r3, r3, #8
 800548c:	b29b      	uxth	r3, r3
 800548e:	b2da      	uxtb	r2, r3
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005496:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005498:	6a39      	ldr	r1, [r7, #32]
 800549a:	68f8      	ldr	r0, [r7, #12]
 800549c:	f000 f93e 	bl	800571c <I2C_WaitOnTXEFlagUntilTimeout>
 80054a0:	4603      	mov	r3, r0
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d00d      	beq.n	80054c2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054aa:	2b04      	cmp	r3, #4
 80054ac:	d107      	bne.n	80054be <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054bc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	e050      	b.n	8005564 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80054c2:	893b      	ldrh	r3, [r7, #8]
 80054c4:	b2da      	uxtb	r2, r3
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80054cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054ce:	6a39      	ldr	r1, [r7, #32]
 80054d0:	68f8      	ldr	r0, [r7, #12]
 80054d2:	f000 f923 	bl	800571c <I2C_WaitOnTXEFlagUntilTimeout>
 80054d6:	4603      	mov	r3, r0
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d00d      	beq.n	80054f8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054e0:	2b04      	cmp	r3, #4
 80054e2:	d107      	bne.n	80054f4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	681a      	ldr	r2, [r3, #0]
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054f2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	e035      	b.n	8005564 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	681a      	ldr	r2, [r3, #0]
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005506:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800550a:	9300      	str	r3, [sp, #0]
 800550c:	6a3b      	ldr	r3, [r7, #32]
 800550e:	2200      	movs	r2, #0
 8005510:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005514:	68f8      	ldr	r0, [r7, #12]
 8005516:	f000 f82b 	bl	8005570 <I2C_WaitOnFlagUntilTimeout>
 800551a:	4603      	mov	r3, r0
 800551c:	2b00      	cmp	r3, #0
 800551e:	d00d      	beq.n	800553c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800552a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800552e:	d103      	bne.n	8005538 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005536:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005538:	2303      	movs	r3, #3
 800553a:	e013      	b.n	8005564 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800553c:	897b      	ldrh	r3, [r7, #10]
 800553e:	b2db      	uxtb	r3, r3
 8005540:	f043 0301 	orr.w	r3, r3, #1
 8005544:	b2da      	uxtb	r2, r3
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800554c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800554e:	6a3a      	ldr	r2, [r7, #32]
 8005550:	4906      	ldr	r1, [pc, #24]	@ (800556c <I2C_RequestMemoryRead+0x1cc>)
 8005552:	68f8      	ldr	r0, [r7, #12]
 8005554:	f000 f863 	bl	800561e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005558:	4603      	mov	r3, r0
 800555a:	2b00      	cmp	r3, #0
 800555c:	d001      	beq.n	8005562 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800555e:	2301      	movs	r3, #1
 8005560:	e000      	b.n	8005564 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005562:	2300      	movs	r3, #0
}
 8005564:	4618      	mov	r0, r3
 8005566:	3718      	adds	r7, #24
 8005568:	46bd      	mov	sp, r7
 800556a:	bd80      	pop	{r7, pc}
 800556c:	00010002 	.word	0x00010002

08005570 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b084      	sub	sp, #16
 8005574:	af00      	add	r7, sp, #0
 8005576:	60f8      	str	r0, [r7, #12]
 8005578:	60b9      	str	r1, [r7, #8]
 800557a:	603b      	str	r3, [r7, #0]
 800557c:	4613      	mov	r3, r2
 800557e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005580:	e025      	b.n	80055ce <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005588:	d021      	beq.n	80055ce <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800558a:	f7fd fee9 	bl	8003360 <HAL_GetTick>
 800558e:	4602      	mov	r2, r0
 8005590:	69bb      	ldr	r3, [r7, #24]
 8005592:	1ad3      	subs	r3, r2, r3
 8005594:	683a      	ldr	r2, [r7, #0]
 8005596:	429a      	cmp	r2, r3
 8005598:	d302      	bcc.n	80055a0 <I2C_WaitOnFlagUntilTimeout+0x30>
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d116      	bne.n	80055ce <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2200      	movs	r2, #0
 80055a4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2220      	movs	r2, #32
 80055aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2200      	movs	r2, #0
 80055b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ba:	f043 0220 	orr.w	r2, r3, #32
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2200      	movs	r2, #0
 80055c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
 80055cc:	e023      	b.n	8005616 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	0c1b      	lsrs	r3, r3, #16
 80055d2:	b2db      	uxtb	r3, r3
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d10d      	bne.n	80055f4 <I2C_WaitOnFlagUntilTimeout+0x84>
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	695b      	ldr	r3, [r3, #20]
 80055de:	43da      	mvns	r2, r3
 80055e0:	68bb      	ldr	r3, [r7, #8]
 80055e2:	4013      	ands	r3, r2
 80055e4:	b29b      	uxth	r3, r3
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	bf0c      	ite	eq
 80055ea:	2301      	moveq	r3, #1
 80055ec:	2300      	movne	r3, #0
 80055ee:	b2db      	uxtb	r3, r3
 80055f0:	461a      	mov	r2, r3
 80055f2:	e00c      	b.n	800560e <I2C_WaitOnFlagUntilTimeout+0x9e>
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	699b      	ldr	r3, [r3, #24]
 80055fa:	43da      	mvns	r2, r3
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	4013      	ands	r3, r2
 8005600:	b29b      	uxth	r3, r3
 8005602:	2b00      	cmp	r3, #0
 8005604:	bf0c      	ite	eq
 8005606:	2301      	moveq	r3, #1
 8005608:	2300      	movne	r3, #0
 800560a:	b2db      	uxtb	r3, r3
 800560c:	461a      	mov	r2, r3
 800560e:	79fb      	ldrb	r3, [r7, #7]
 8005610:	429a      	cmp	r2, r3
 8005612:	d0b6      	beq.n	8005582 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005614:	2300      	movs	r3, #0
}
 8005616:	4618      	mov	r0, r3
 8005618:	3710      	adds	r7, #16
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}

0800561e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800561e:	b580      	push	{r7, lr}
 8005620:	b084      	sub	sp, #16
 8005622:	af00      	add	r7, sp, #0
 8005624:	60f8      	str	r0, [r7, #12]
 8005626:	60b9      	str	r1, [r7, #8]
 8005628:	607a      	str	r2, [r7, #4]
 800562a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800562c:	e051      	b.n	80056d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	695b      	ldr	r3, [r3, #20]
 8005634:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005638:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800563c:	d123      	bne.n	8005686 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	681a      	ldr	r2, [r3, #0]
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800564c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005656:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2200      	movs	r2, #0
 800565c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	2220      	movs	r2, #32
 8005662:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2200      	movs	r2, #0
 800566a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005672:	f043 0204 	orr.w	r2, r3, #4
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2200      	movs	r2, #0
 800567e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	e046      	b.n	8005714 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800568c:	d021      	beq.n	80056d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800568e:	f7fd fe67 	bl	8003360 <HAL_GetTick>
 8005692:	4602      	mov	r2, r0
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	1ad3      	subs	r3, r2, r3
 8005698:	687a      	ldr	r2, [r7, #4]
 800569a:	429a      	cmp	r2, r3
 800569c:	d302      	bcc.n	80056a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d116      	bne.n	80056d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2200      	movs	r2, #0
 80056a8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2220      	movs	r2, #32
 80056ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2200      	movs	r2, #0
 80056b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056be:	f043 0220 	orr.w	r2, r3, #32
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2200      	movs	r2, #0
 80056ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80056ce:	2301      	movs	r3, #1
 80056d0:	e020      	b.n	8005714 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	0c1b      	lsrs	r3, r3, #16
 80056d6:	b2db      	uxtb	r3, r3
 80056d8:	2b01      	cmp	r3, #1
 80056da:	d10c      	bne.n	80056f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	695b      	ldr	r3, [r3, #20]
 80056e2:	43da      	mvns	r2, r3
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	4013      	ands	r3, r2
 80056e8:	b29b      	uxth	r3, r3
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	bf14      	ite	ne
 80056ee:	2301      	movne	r3, #1
 80056f0:	2300      	moveq	r3, #0
 80056f2:	b2db      	uxtb	r3, r3
 80056f4:	e00b      	b.n	800570e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	699b      	ldr	r3, [r3, #24]
 80056fc:	43da      	mvns	r2, r3
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	4013      	ands	r3, r2
 8005702:	b29b      	uxth	r3, r3
 8005704:	2b00      	cmp	r3, #0
 8005706:	bf14      	ite	ne
 8005708:	2301      	movne	r3, #1
 800570a:	2300      	moveq	r3, #0
 800570c:	b2db      	uxtb	r3, r3
 800570e:	2b00      	cmp	r3, #0
 8005710:	d18d      	bne.n	800562e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005712:	2300      	movs	r3, #0
}
 8005714:	4618      	mov	r0, r3
 8005716:	3710      	adds	r7, #16
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}

0800571c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b084      	sub	sp, #16
 8005720:	af00      	add	r7, sp, #0
 8005722:	60f8      	str	r0, [r7, #12]
 8005724:	60b9      	str	r1, [r7, #8]
 8005726:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005728:	e02d      	b.n	8005786 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800572a:	68f8      	ldr	r0, [r7, #12]
 800572c:	f000 f8ce 	bl	80058cc <I2C_IsAcknowledgeFailed>
 8005730:	4603      	mov	r3, r0
 8005732:	2b00      	cmp	r3, #0
 8005734:	d001      	beq.n	800573a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005736:	2301      	movs	r3, #1
 8005738:	e02d      	b.n	8005796 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005740:	d021      	beq.n	8005786 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005742:	f7fd fe0d 	bl	8003360 <HAL_GetTick>
 8005746:	4602      	mov	r2, r0
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	1ad3      	subs	r3, r2, r3
 800574c:	68ba      	ldr	r2, [r7, #8]
 800574e:	429a      	cmp	r2, r3
 8005750:	d302      	bcc.n	8005758 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d116      	bne.n	8005786 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	2200      	movs	r2, #0
 800575c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	2220      	movs	r2, #32
 8005762:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2200      	movs	r2, #0
 800576a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005772:	f043 0220 	orr.w	r2, r3, #32
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2200      	movs	r2, #0
 800577e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	e007      	b.n	8005796 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	695b      	ldr	r3, [r3, #20]
 800578c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005790:	2b80      	cmp	r3, #128	@ 0x80
 8005792:	d1ca      	bne.n	800572a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005794:	2300      	movs	r3, #0
}
 8005796:	4618      	mov	r0, r3
 8005798:	3710      	adds	r7, #16
 800579a:	46bd      	mov	sp, r7
 800579c:	bd80      	pop	{r7, pc}

0800579e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800579e:	b580      	push	{r7, lr}
 80057a0:	b084      	sub	sp, #16
 80057a2:	af00      	add	r7, sp, #0
 80057a4:	60f8      	str	r0, [r7, #12]
 80057a6:	60b9      	str	r1, [r7, #8]
 80057a8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80057aa:	e02d      	b.n	8005808 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80057ac:	68f8      	ldr	r0, [r7, #12]
 80057ae:	f000 f88d 	bl	80058cc <I2C_IsAcknowledgeFailed>
 80057b2:	4603      	mov	r3, r0
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d001      	beq.n	80057bc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80057b8:	2301      	movs	r3, #1
 80057ba:	e02d      	b.n	8005818 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057c2:	d021      	beq.n	8005808 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057c4:	f7fd fdcc 	bl	8003360 <HAL_GetTick>
 80057c8:	4602      	mov	r2, r0
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	1ad3      	subs	r3, r2, r3
 80057ce:	68ba      	ldr	r2, [r7, #8]
 80057d0:	429a      	cmp	r2, r3
 80057d2:	d302      	bcc.n	80057da <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d116      	bne.n	8005808 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2200      	movs	r2, #0
 80057de:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	2220      	movs	r2, #32
 80057e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2200      	movs	r2, #0
 80057ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057f4:	f043 0220 	orr.w	r2, r3, #32
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2200      	movs	r2, #0
 8005800:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005804:	2301      	movs	r3, #1
 8005806:	e007      	b.n	8005818 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	695b      	ldr	r3, [r3, #20]
 800580e:	f003 0304 	and.w	r3, r3, #4
 8005812:	2b04      	cmp	r3, #4
 8005814:	d1ca      	bne.n	80057ac <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005816:	2300      	movs	r3, #0
}
 8005818:	4618      	mov	r0, r3
 800581a:	3710      	adds	r7, #16
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}

08005820 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b084      	sub	sp, #16
 8005824:	af00      	add	r7, sp, #0
 8005826:	60f8      	str	r0, [r7, #12]
 8005828:	60b9      	str	r1, [r7, #8]
 800582a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800582c:	e042      	b.n	80058b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	695b      	ldr	r3, [r3, #20]
 8005834:	f003 0310 	and.w	r3, r3, #16
 8005838:	2b10      	cmp	r3, #16
 800583a:	d119      	bne.n	8005870 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f06f 0210 	mvn.w	r2, #16
 8005844:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2200      	movs	r2, #0
 800584a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2220      	movs	r2, #32
 8005850:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	2200      	movs	r2, #0
 8005858:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2200      	movs	r2, #0
 8005868:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800586c:	2301      	movs	r3, #1
 800586e:	e029      	b.n	80058c4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005870:	f7fd fd76 	bl	8003360 <HAL_GetTick>
 8005874:	4602      	mov	r2, r0
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	1ad3      	subs	r3, r2, r3
 800587a:	68ba      	ldr	r2, [r7, #8]
 800587c:	429a      	cmp	r2, r3
 800587e:	d302      	bcc.n	8005886 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d116      	bne.n	80058b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2200      	movs	r2, #0
 800588a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2220      	movs	r2, #32
 8005890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2200      	movs	r2, #0
 8005898:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058a0:	f043 0220 	orr.w	r2, r3, #32
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	2200      	movs	r2, #0
 80058ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80058b0:	2301      	movs	r3, #1
 80058b2:	e007      	b.n	80058c4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	695b      	ldr	r3, [r3, #20]
 80058ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058be:	2b40      	cmp	r3, #64	@ 0x40
 80058c0:	d1b5      	bne.n	800582e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80058c2:	2300      	movs	r3, #0
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	3710      	adds	r7, #16
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}

080058cc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b083      	sub	sp, #12
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	695b      	ldr	r3, [r3, #20]
 80058da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058e2:	d11b      	bne.n	800591c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80058ec:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2200      	movs	r2, #0
 80058f2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2220      	movs	r2, #32
 80058f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2200      	movs	r2, #0
 8005900:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005908:	f043 0204 	orr.w	r2, r3, #4
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	e000      	b.n	800591e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800591c:	2300      	movs	r3, #0
}
 800591e:	4618      	mov	r0, r3
 8005920:	370c      	adds	r7, #12
 8005922:	46bd      	mov	sp, r7
 8005924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005928:	4770      	bx	lr
	...

0800592c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b086      	sub	sp, #24
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d101      	bne.n	800593e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e267      	b.n	8005e0e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f003 0301 	and.w	r3, r3, #1
 8005946:	2b00      	cmp	r3, #0
 8005948:	d075      	beq.n	8005a36 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800594a:	4b88      	ldr	r3, [pc, #544]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	f003 030c 	and.w	r3, r3, #12
 8005952:	2b04      	cmp	r3, #4
 8005954:	d00c      	beq.n	8005970 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005956:	4b85      	ldr	r3, [pc, #532]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800595e:	2b08      	cmp	r3, #8
 8005960:	d112      	bne.n	8005988 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005962:	4b82      	ldr	r3, [pc, #520]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800596a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800596e:	d10b      	bne.n	8005988 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005970:	4b7e      	ldr	r3, [pc, #504]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005978:	2b00      	cmp	r3, #0
 800597a:	d05b      	beq.n	8005a34 <HAL_RCC_OscConfig+0x108>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d157      	bne.n	8005a34 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005984:	2301      	movs	r3, #1
 8005986:	e242      	b.n	8005e0e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005990:	d106      	bne.n	80059a0 <HAL_RCC_OscConfig+0x74>
 8005992:	4b76      	ldr	r3, [pc, #472]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a75      	ldr	r2, [pc, #468]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 8005998:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800599c:	6013      	str	r3, [r2, #0]
 800599e:	e01d      	b.n	80059dc <HAL_RCC_OscConfig+0xb0>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80059a8:	d10c      	bne.n	80059c4 <HAL_RCC_OscConfig+0x98>
 80059aa:	4b70      	ldr	r3, [pc, #448]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a6f      	ldr	r2, [pc, #444]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 80059b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80059b4:	6013      	str	r3, [r2, #0]
 80059b6:	4b6d      	ldr	r3, [pc, #436]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a6c      	ldr	r2, [pc, #432]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 80059bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80059c0:	6013      	str	r3, [r2, #0]
 80059c2:	e00b      	b.n	80059dc <HAL_RCC_OscConfig+0xb0>
 80059c4:	4b69      	ldr	r3, [pc, #420]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4a68      	ldr	r2, [pc, #416]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 80059ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059ce:	6013      	str	r3, [r2, #0]
 80059d0:	4b66      	ldr	r3, [pc, #408]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a65      	ldr	r2, [pc, #404]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 80059d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80059da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d013      	beq.n	8005a0c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059e4:	f7fd fcbc 	bl	8003360 <HAL_GetTick>
 80059e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059ea:	e008      	b.n	80059fe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80059ec:	f7fd fcb8 	bl	8003360 <HAL_GetTick>
 80059f0:	4602      	mov	r2, r0
 80059f2:	693b      	ldr	r3, [r7, #16]
 80059f4:	1ad3      	subs	r3, r2, r3
 80059f6:	2b64      	cmp	r3, #100	@ 0x64
 80059f8:	d901      	bls.n	80059fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80059fa:	2303      	movs	r3, #3
 80059fc:	e207      	b.n	8005e0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059fe:	4b5b      	ldr	r3, [pc, #364]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d0f0      	beq.n	80059ec <HAL_RCC_OscConfig+0xc0>
 8005a0a:	e014      	b.n	8005a36 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a0c:	f7fd fca8 	bl	8003360 <HAL_GetTick>
 8005a10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a12:	e008      	b.n	8005a26 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005a14:	f7fd fca4 	bl	8003360 <HAL_GetTick>
 8005a18:	4602      	mov	r2, r0
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	1ad3      	subs	r3, r2, r3
 8005a1e:	2b64      	cmp	r3, #100	@ 0x64
 8005a20:	d901      	bls.n	8005a26 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005a22:	2303      	movs	r3, #3
 8005a24:	e1f3      	b.n	8005e0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a26:	4b51      	ldr	r3, [pc, #324]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d1f0      	bne.n	8005a14 <HAL_RCC_OscConfig+0xe8>
 8005a32:	e000      	b.n	8005a36 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f003 0302 	and.w	r3, r3, #2
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d063      	beq.n	8005b0a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005a42:	4b4a      	ldr	r3, [pc, #296]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	f003 030c 	and.w	r3, r3, #12
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d00b      	beq.n	8005a66 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a4e:	4b47      	ldr	r3, [pc, #284]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005a56:	2b08      	cmp	r3, #8
 8005a58:	d11c      	bne.n	8005a94 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a5a:	4b44      	ldr	r3, [pc, #272]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 8005a5c:	685b      	ldr	r3, [r3, #4]
 8005a5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d116      	bne.n	8005a94 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a66:	4b41      	ldr	r3, [pc, #260]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f003 0302 	and.w	r3, r3, #2
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d005      	beq.n	8005a7e <HAL_RCC_OscConfig+0x152>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	68db      	ldr	r3, [r3, #12]
 8005a76:	2b01      	cmp	r3, #1
 8005a78:	d001      	beq.n	8005a7e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	e1c7      	b.n	8005e0e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a7e:	4b3b      	ldr	r3, [pc, #236]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	691b      	ldr	r3, [r3, #16]
 8005a8a:	00db      	lsls	r3, r3, #3
 8005a8c:	4937      	ldr	r1, [pc, #220]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a92:	e03a      	b.n	8005b0a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	68db      	ldr	r3, [r3, #12]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d020      	beq.n	8005ade <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a9c:	4b34      	ldr	r3, [pc, #208]	@ (8005b70 <HAL_RCC_OscConfig+0x244>)
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aa2:	f7fd fc5d 	bl	8003360 <HAL_GetTick>
 8005aa6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005aa8:	e008      	b.n	8005abc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005aaa:	f7fd fc59 	bl	8003360 <HAL_GetTick>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	1ad3      	subs	r3, r2, r3
 8005ab4:	2b02      	cmp	r3, #2
 8005ab6:	d901      	bls.n	8005abc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005ab8:	2303      	movs	r3, #3
 8005aba:	e1a8      	b.n	8005e0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005abc:	4b2b      	ldr	r3, [pc, #172]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f003 0302 	and.w	r3, r3, #2
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d0f0      	beq.n	8005aaa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ac8:	4b28      	ldr	r3, [pc, #160]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	691b      	ldr	r3, [r3, #16]
 8005ad4:	00db      	lsls	r3, r3, #3
 8005ad6:	4925      	ldr	r1, [pc, #148]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	600b      	str	r3, [r1, #0]
 8005adc:	e015      	b.n	8005b0a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ade:	4b24      	ldr	r3, [pc, #144]	@ (8005b70 <HAL_RCC_OscConfig+0x244>)
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ae4:	f7fd fc3c 	bl	8003360 <HAL_GetTick>
 8005ae8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005aea:	e008      	b.n	8005afe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005aec:	f7fd fc38 	bl	8003360 <HAL_GetTick>
 8005af0:	4602      	mov	r2, r0
 8005af2:	693b      	ldr	r3, [r7, #16]
 8005af4:	1ad3      	subs	r3, r2, r3
 8005af6:	2b02      	cmp	r3, #2
 8005af8:	d901      	bls.n	8005afe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005afa:	2303      	movs	r3, #3
 8005afc:	e187      	b.n	8005e0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005afe:	4b1b      	ldr	r3, [pc, #108]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f003 0302 	and.w	r3, r3, #2
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d1f0      	bne.n	8005aec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f003 0308 	and.w	r3, r3, #8
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d036      	beq.n	8005b84 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	695b      	ldr	r3, [r3, #20]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d016      	beq.n	8005b4c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b1e:	4b15      	ldr	r3, [pc, #84]	@ (8005b74 <HAL_RCC_OscConfig+0x248>)
 8005b20:	2201      	movs	r2, #1
 8005b22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b24:	f7fd fc1c 	bl	8003360 <HAL_GetTick>
 8005b28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b2a:	e008      	b.n	8005b3e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005b2c:	f7fd fc18 	bl	8003360 <HAL_GetTick>
 8005b30:	4602      	mov	r2, r0
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	1ad3      	subs	r3, r2, r3
 8005b36:	2b02      	cmp	r3, #2
 8005b38:	d901      	bls.n	8005b3e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005b3a:	2303      	movs	r3, #3
 8005b3c:	e167      	b.n	8005e0e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b3e:	4b0b      	ldr	r3, [pc, #44]	@ (8005b6c <HAL_RCC_OscConfig+0x240>)
 8005b40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b42:	f003 0302 	and.w	r3, r3, #2
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d0f0      	beq.n	8005b2c <HAL_RCC_OscConfig+0x200>
 8005b4a:	e01b      	b.n	8005b84 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b4c:	4b09      	ldr	r3, [pc, #36]	@ (8005b74 <HAL_RCC_OscConfig+0x248>)
 8005b4e:	2200      	movs	r2, #0
 8005b50:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b52:	f7fd fc05 	bl	8003360 <HAL_GetTick>
 8005b56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b58:	e00e      	b.n	8005b78 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005b5a:	f7fd fc01 	bl	8003360 <HAL_GetTick>
 8005b5e:	4602      	mov	r2, r0
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	1ad3      	subs	r3, r2, r3
 8005b64:	2b02      	cmp	r3, #2
 8005b66:	d907      	bls.n	8005b78 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005b68:	2303      	movs	r3, #3
 8005b6a:	e150      	b.n	8005e0e <HAL_RCC_OscConfig+0x4e2>
 8005b6c:	40023800 	.word	0x40023800
 8005b70:	42470000 	.word	0x42470000
 8005b74:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b78:	4b88      	ldr	r3, [pc, #544]	@ (8005d9c <HAL_RCC_OscConfig+0x470>)
 8005b7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b7c:	f003 0302 	and.w	r3, r3, #2
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d1ea      	bne.n	8005b5a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f003 0304 	and.w	r3, r3, #4
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	f000 8097 	beq.w	8005cc0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b92:	2300      	movs	r3, #0
 8005b94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b96:	4b81      	ldr	r3, [pc, #516]	@ (8005d9c <HAL_RCC_OscConfig+0x470>)
 8005b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d10f      	bne.n	8005bc2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	60bb      	str	r3, [r7, #8]
 8005ba6:	4b7d      	ldr	r3, [pc, #500]	@ (8005d9c <HAL_RCC_OscConfig+0x470>)
 8005ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005baa:	4a7c      	ldr	r2, [pc, #496]	@ (8005d9c <HAL_RCC_OscConfig+0x470>)
 8005bac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005bb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8005bb2:	4b7a      	ldr	r3, [pc, #488]	@ (8005d9c <HAL_RCC_OscConfig+0x470>)
 8005bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bba:	60bb      	str	r3, [r7, #8]
 8005bbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bc2:	4b77      	ldr	r3, [pc, #476]	@ (8005da0 <HAL_RCC_OscConfig+0x474>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d118      	bne.n	8005c00 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005bce:	4b74      	ldr	r3, [pc, #464]	@ (8005da0 <HAL_RCC_OscConfig+0x474>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a73      	ldr	r2, [pc, #460]	@ (8005da0 <HAL_RCC_OscConfig+0x474>)
 8005bd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005bda:	f7fd fbc1 	bl	8003360 <HAL_GetTick>
 8005bde:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005be0:	e008      	b.n	8005bf4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005be2:	f7fd fbbd 	bl	8003360 <HAL_GetTick>
 8005be6:	4602      	mov	r2, r0
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	1ad3      	subs	r3, r2, r3
 8005bec:	2b02      	cmp	r3, #2
 8005bee:	d901      	bls.n	8005bf4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005bf0:	2303      	movs	r3, #3
 8005bf2:	e10c      	b.n	8005e0e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bf4:	4b6a      	ldr	r3, [pc, #424]	@ (8005da0 <HAL_RCC_OscConfig+0x474>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d0f0      	beq.n	8005be2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	2b01      	cmp	r3, #1
 8005c06:	d106      	bne.n	8005c16 <HAL_RCC_OscConfig+0x2ea>
 8005c08:	4b64      	ldr	r3, [pc, #400]	@ (8005d9c <HAL_RCC_OscConfig+0x470>)
 8005c0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c0c:	4a63      	ldr	r2, [pc, #396]	@ (8005d9c <HAL_RCC_OscConfig+0x470>)
 8005c0e:	f043 0301 	orr.w	r3, r3, #1
 8005c12:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c14:	e01c      	b.n	8005c50 <HAL_RCC_OscConfig+0x324>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	2b05      	cmp	r3, #5
 8005c1c:	d10c      	bne.n	8005c38 <HAL_RCC_OscConfig+0x30c>
 8005c1e:	4b5f      	ldr	r3, [pc, #380]	@ (8005d9c <HAL_RCC_OscConfig+0x470>)
 8005c20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c22:	4a5e      	ldr	r2, [pc, #376]	@ (8005d9c <HAL_RCC_OscConfig+0x470>)
 8005c24:	f043 0304 	orr.w	r3, r3, #4
 8005c28:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c2a:	4b5c      	ldr	r3, [pc, #368]	@ (8005d9c <HAL_RCC_OscConfig+0x470>)
 8005c2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c2e:	4a5b      	ldr	r2, [pc, #364]	@ (8005d9c <HAL_RCC_OscConfig+0x470>)
 8005c30:	f043 0301 	orr.w	r3, r3, #1
 8005c34:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c36:	e00b      	b.n	8005c50 <HAL_RCC_OscConfig+0x324>
 8005c38:	4b58      	ldr	r3, [pc, #352]	@ (8005d9c <HAL_RCC_OscConfig+0x470>)
 8005c3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c3c:	4a57      	ldr	r2, [pc, #348]	@ (8005d9c <HAL_RCC_OscConfig+0x470>)
 8005c3e:	f023 0301 	bic.w	r3, r3, #1
 8005c42:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c44:	4b55      	ldr	r3, [pc, #340]	@ (8005d9c <HAL_RCC_OscConfig+0x470>)
 8005c46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c48:	4a54      	ldr	r2, [pc, #336]	@ (8005d9c <HAL_RCC_OscConfig+0x470>)
 8005c4a:	f023 0304 	bic.w	r3, r3, #4
 8005c4e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d015      	beq.n	8005c84 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c58:	f7fd fb82 	bl	8003360 <HAL_GetTick>
 8005c5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c5e:	e00a      	b.n	8005c76 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c60:	f7fd fb7e 	bl	8003360 <HAL_GetTick>
 8005c64:	4602      	mov	r2, r0
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	1ad3      	subs	r3, r2, r3
 8005c6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d901      	bls.n	8005c76 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005c72:	2303      	movs	r3, #3
 8005c74:	e0cb      	b.n	8005e0e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c76:	4b49      	ldr	r3, [pc, #292]	@ (8005d9c <HAL_RCC_OscConfig+0x470>)
 8005c78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c7a:	f003 0302 	and.w	r3, r3, #2
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d0ee      	beq.n	8005c60 <HAL_RCC_OscConfig+0x334>
 8005c82:	e014      	b.n	8005cae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c84:	f7fd fb6c 	bl	8003360 <HAL_GetTick>
 8005c88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c8a:	e00a      	b.n	8005ca2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c8c:	f7fd fb68 	bl	8003360 <HAL_GetTick>
 8005c90:	4602      	mov	r2, r0
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	1ad3      	subs	r3, r2, r3
 8005c96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d901      	bls.n	8005ca2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005c9e:	2303      	movs	r3, #3
 8005ca0:	e0b5      	b.n	8005e0e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ca2:	4b3e      	ldr	r3, [pc, #248]	@ (8005d9c <HAL_RCC_OscConfig+0x470>)
 8005ca4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ca6:	f003 0302 	and.w	r3, r3, #2
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d1ee      	bne.n	8005c8c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005cae:	7dfb      	ldrb	r3, [r7, #23]
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d105      	bne.n	8005cc0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005cb4:	4b39      	ldr	r3, [pc, #228]	@ (8005d9c <HAL_RCC_OscConfig+0x470>)
 8005cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cb8:	4a38      	ldr	r2, [pc, #224]	@ (8005d9c <HAL_RCC_OscConfig+0x470>)
 8005cba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005cbe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	699b      	ldr	r3, [r3, #24]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	f000 80a1 	beq.w	8005e0c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005cca:	4b34      	ldr	r3, [pc, #208]	@ (8005d9c <HAL_RCC_OscConfig+0x470>)
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	f003 030c 	and.w	r3, r3, #12
 8005cd2:	2b08      	cmp	r3, #8
 8005cd4:	d05c      	beq.n	8005d90 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	699b      	ldr	r3, [r3, #24]
 8005cda:	2b02      	cmp	r3, #2
 8005cdc:	d141      	bne.n	8005d62 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cde:	4b31      	ldr	r3, [pc, #196]	@ (8005da4 <HAL_RCC_OscConfig+0x478>)
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ce4:	f7fd fb3c 	bl	8003360 <HAL_GetTick>
 8005ce8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cea:	e008      	b.n	8005cfe <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005cec:	f7fd fb38 	bl	8003360 <HAL_GetTick>
 8005cf0:	4602      	mov	r2, r0
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	1ad3      	subs	r3, r2, r3
 8005cf6:	2b02      	cmp	r3, #2
 8005cf8:	d901      	bls.n	8005cfe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005cfa:	2303      	movs	r3, #3
 8005cfc:	e087      	b.n	8005e0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cfe:	4b27      	ldr	r3, [pc, #156]	@ (8005d9c <HAL_RCC_OscConfig+0x470>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d1f0      	bne.n	8005cec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	69da      	ldr	r2, [r3, #28]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6a1b      	ldr	r3, [r3, #32]
 8005d12:	431a      	orrs	r2, r3
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d18:	019b      	lsls	r3, r3, #6
 8005d1a:	431a      	orrs	r2, r3
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d20:	085b      	lsrs	r3, r3, #1
 8005d22:	3b01      	subs	r3, #1
 8005d24:	041b      	lsls	r3, r3, #16
 8005d26:	431a      	orrs	r2, r3
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d2c:	061b      	lsls	r3, r3, #24
 8005d2e:	491b      	ldr	r1, [pc, #108]	@ (8005d9c <HAL_RCC_OscConfig+0x470>)
 8005d30:	4313      	orrs	r3, r2
 8005d32:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005d34:	4b1b      	ldr	r3, [pc, #108]	@ (8005da4 <HAL_RCC_OscConfig+0x478>)
 8005d36:	2201      	movs	r2, #1
 8005d38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d3a:	f7fd fb11 	bl	8003360 <HAL_GetTick>
 8005d3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d40:	e008      	b.n	8005d54 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d42:	f7fd fb0d 	bl	8003360 <HAL_GetTick>
 8005d46:	4602      	mov	r2, r0
 8005d48:	693b      	ldr	r3, [r7, #16]
 8005d4a:	1ad3      	subs	r3, r2, r3
 8005d4c:	2b02      	cmp	r3, #2
 8005d4e:	d901      	bls.n	8005d54 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005d50:	2303      	movs	r3, #3
 8005d52:	e05c      	b.n	8005e0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d54:	4b11      	ldr	r3, [pc, #68]	@ (8005d9c <HAL_RCC_OscConfig+0x470>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d0f0      	beq.n	8005d42 <HAL_RCC_OscConfig+0x416>
 8005d60:	e054      	b.n	8005e0c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d62:	4b10      	ldr	r3, [pc, #64]	@ (8005da4 <HAL_RCC_OscConfig+0x478>)
 8005d64:	2200      	movs	r2, #0
 8005d66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d68:	f7fd fafa 	bl	8003360 <HAL_GetTick>
 8005d6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d6e:	e008      	b.n	8005d82 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d70:	f7fd faf6 	bl	8003360 <HAL_GetTick>
 8005d74:	4602      	mov	r2, r0
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	2b02      	cmp	r3, #2
 8005d7c:	d901      	bls.n	8005d82 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005d7e:	2303      	movs	r3, #3
 8005d80:	e045      	b.n	8005e0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d82:	4b06      	ldr	r3, [pc, #24]	@ (8005d9c <HAL_RCC_OscConfig+0x470>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d1f0      	bne.n	8005d70 <HAL_RCC_OscConfig+0x444>
 8005d8e:	e03d      	b.n	8005e0c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	699b      	ldr	r3, [r3, #24]
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d107      	bne.n	8005da8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	e038      	b.n	8005e0e <HAL_RCC_OscConfig+0x4e2>
 8005d9c:	40023800 	.word	0x40023800
 8005da0:	40007000 	.word	0x40007000
 8005da4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005da8:	4b1b      	ldr	r3, [pc, #108]	@ (8005e18 <HAL_RCC_OscConfig+0x4ec>)
 8005daa:	685b      	ldr	r3, [r3, #4]
 8005dac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	699b      	ldr	r3, [r3, #24]
 8005db2:	2b01      	cmp	r3, #1
 8005db4:	d028      	beq.n	8005e08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005dc0:	429a      	cmp	r2, r3
 8005dc2:	d121      	bne.n	8005e08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005dce:	429a      	cmp	r2, r3
 8005dd0:	d11a      	bne.n	8005e08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005dd2:	68fa      	ldr	r2, [r7, #12]
 8005dd4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005dd8:	4013      	ands	r3, r2
 8005dda:	687a      	ldr	r2, [r7, #4]
 8005ddc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005dde:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d111      	bne.n	8005e08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dee:	085b      	lsrs	r3, r3, #1
 8005df0:	3b01      	subs	r3, #1
 8005df2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005df4:	429a      	cmp	r2, r3
 8005df6:	d107      	bne.n	8005e08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e02:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e04:	429a      	cmp	r2, r3
 8005e06:	d001      	beq.n	8005e0c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	e000      	b.n	8005e0e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005e0c:	2300      	movs	r3, #0
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3718      	adds	r7, #24
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}
 8005e16:	bf00      	nop
 8005e18:	40023800 	.word	0x40023800

08005e1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b084      	sub	sp, #16
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
 8005e24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d101      	bne.n	8005e30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	e0cc      	b.n	8005fca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005e30:	4b68      	ldr	r3, [pc, #416]	@ (8005fd4 <HAL_RCC_ClockConfig+0x1b8>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f003 0307 	and.w	r3, r3, #7
 8005e38:	683a      	ldr	r2, [r7, #0]
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	d90c      	bls.n	8005e58 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e3e:	4b65      	ldr	r3, [pc, #404]	@ (8005fd4 <HAL_RCC_ClockConfig+0x1b8>)
 8005e40:	683a      	ldr	r2, [r7, #0]
 8005e42:	b2d2      	uxtb	r2, r2
 8005e44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e46:	4b63      	ldr	r3, [pc, #396]	@ (8005fd4 <HAL_RCC_ClockConfig+0x1b8>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f003 0307 	and.w	r3, r3, #7
 8005e4e:	683a      	ldr	r2, [r7, #0]
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d001      	beq.n	8005e58 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005e54:	2301      	movs	r3, #1
 8005e56:	e0b8      	b.n	8005fca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f003 0302 	and.w	r3, r3, #2
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d020      	beq.n	8005ea6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f003 0304 	and.w	r3, r3, #4
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d005      	beq.n	8005e7c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005e70:	4b59      	ldr	r3, [pc, #356]	@ (8005fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	4a58      	ldr	r2, [pc, #352]	@ (8005fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8005e76:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005e7a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f003 0308 	and.w	r3, r3, #8
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d005      	beq.n	8005e94 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005e88:	4b53      	ldr	r3, [pc, #332]	@ (8005fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8005e8a:	689b      	ldr	r3, [r3, #8]
 8005e8c:	4a52      	ldr	r2, [pc, #328]	@ (8005fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8005e8e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005e92:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e94:	4b50      	ldr	r3, [pc, #320]	@ (8005fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8005e96:	689b      	ldr	r3, [r3, #8]
 8005e98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	494d      	ldr	r1, [pc, #308]	@ (8005fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f003 0301 	and.w	r3, r3, #1
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d044      	beq.n	8005f3c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	2b01      	cmp	r3, #1
 8005eb8:	d107      	bne.n	8005eca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005eba:	4b47      	ldr	r3, [pc, #284]	@ (8005fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d119      	bne.n	8005efa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	e07f      	b.n	8005fca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	2b02      	cmp	r3, #2
 8005ed0:	d003      	beq.n	8005eda <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ed6:	2b03      	cmp	r3, #3
 8005ed8:	d107      	bne.n	8005eea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005eda:	4b3f      	ldr	r3, [pc, #252]	@ (8005fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d109      	bne.n	8005efa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e06f      	b.n	8005fca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005eea:	4b3b      	ldr	r3, [pc, #236]	@ (8005fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f003 0302 	and.w	r3, r3, #2
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d101      	bne.n	8005efa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	e067      	b.n	8005fca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005efa:	4b37      	ldr	r3, [pc, #220]	@ (8005fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	f023 0203 	bic.w	r2, r3, #3
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	4934      	ldr	r1, [pc, #208]	@ (8005fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f0c:	f7fd fa28 	bl	8003360 <HAL_GetTick>
 8005f10:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f12:	e00a      	b.n	8005f2a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f14:	f7fd fa24 	bl	8003360 <HAL_GetTick>
 8005f18:	4602      	mov	r2, r0
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	1ad3      	subs	r3, r2, r3
 8005f1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d901      	bls.n	8005f2a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005f26:	2303      	movs	r3, #3
 8005f28:	e04f      	b.n	8005fca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f2a:	4b2b      	ldr	r3, [pc, #172]	@ (8005fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f2c:	689b      	ldr	r3, [r3, #8]
 8005f2e:	f003 020c 	and.w	r2, r3, #12
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	009b      	lsls	r3, r3, #2
 8005f38:	429a      	cmp	r2, r3
 8005f3a:	d1eb      	bne.n	8005f14 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005f3c:	4b25      	ldr	r3, [pc, #148]	@ (8005fd4 <HAL_RCC_ClockConfig+0x1b8>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f003 0307 	and.w	r3, r3, #7
 8005f44:	683a      	ldr	r2, [r7, #0]
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d20c      	bcs.n	8005f64 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f4a:	4b22      	ldr	r3, [pc, #136]	@ (8005fd4 <HAL_RCC_ClockConfig+0x1b8>)
 8005f4c:	683a      	ldr	r2, [r7, #0]
 8005f4e:	b2d2      	uxtb	r2, r2
 8005f50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f52:	4b20      	ldr	r3, [pc, #128]	@ (8005fd4 <HAL_RCC_ClockConfig+0x1b8>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f003 0307 	and.w	r3, r3, #7
 8005f5a:	683a      	ldr	r2, [r7, #0]
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	d001      	beq.n	8005f64 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005f60:	2301      	movs	r3, #1
 8005f62:	e032      	b.n	8005fca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f003 0304 	and.w	r3, r3, #4
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d008      	beq.n	8005f82 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005f70:	4b19      	ldr	r3, [pc, #100]	@ (8005fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f72:	689b      	ldr	r3, [r3, #8]
 8005f74:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	68db      	ldr	r3, [r3, #12]
 8005f7c:	4916      	ldr	r1, [pc, #88]	@ (8005fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f003 0308 	and.w	r3, r3, #8
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d009      	beq.n	8005fa2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005f8e:	4b12      	ldr	r3, [pc, #72]	@ (8005fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	691b      	ldr	r3, [r3, #16]
 8005f9a:	00db      	lsls	r3, r3, #3
 8005f9c:	490e      	ldr	r1, [pc, #56]	@ (8005fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005fa2:	f000 f821 	bl	8005fe8 <HAL_RCC_GetSysClockFreq>
 8005fa6:	4602      	mov	r2, r0
 8005fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8005fd8 <HAL_RCC_ClockConfig+0x1bc>)
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	091b      	lsrs	r3, r3, #4
 8005fae:	f003 030f 	and.w	r3, r3, #15
 8005fb2:	490a      	ldr	r1, [pc, #40]	@ (8005fdc <HAL_RCC_ClockConfig+0x1c0>)
 8005fb4:	5ccb      	ldrb	r3, [r1, r3]
 8005fb6:	fa22 f303 	lsr.w	r3, r2, r3
 8005fba:	4a09      	ldr	r2, [pc, #36]	@ (8005fe0 <HAL_RCC_ClockConfig+0x1c4>)
 8005fbc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005fbe:	4b09      	ldr	r3, [pc, #36]	@ (8005fe4 <HAL_RCC_ClockConfig+0x1c8>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f7fd f988 	bl	80032d8 <HAL_InitTick>

  return HAL_OK;
 8005fc8:	2300      	movs	r3, #0
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3710      	adds	r7, #16
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd80      	pop	{r7, pc}
 8005fd2:	bf00      	nop
 8005fd4:	40023c00 	.word	0x40023c00
 8005fd8:	40023800 	.word	0x40023800
 8005fdc:	0800cad8 	.word	0x0800cad8
 8005fe0:	2000000c 	.word	0x2000000c
 8005fe4:	20000010 	.word	0x20000010

08005fe8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005fe8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fec:	b094      	sub	sp, #80	@ 0x50
 8005fee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006000:	4b79      	ldr	r3, [pc, #484]	@ (80061e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	f003 030c 	and.w	r3, r3, #12
 8006008:	2b08      	cmp	r3, #8
 800600a:	d00d      	beq.n	8006028 <HAL_RCC_GetSysClockFreq+0x40>
 800600c:	2b08      	cmp	r3, #8
 800600e:	f200 80e1 	bhi.w	80061d4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006012:	2b00      	cmp	r3, #0
 8006014:	d002      	beq.n	800601c <HAL_RCC_GetSysClockFreq+0x34>
 8006016:	2b04      	cmp	r3, #4
 8006018:	d003      	beq.n	8006022 <HAL_RCC_GetSysClockFreq+0x3a>
 800601a:	e0db      	b.n	80061d4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800601c:	4b73      	ldr	r3, [pc, #460]	@ (80061ec <HAL_RCC_GetSysClockFreq+0x204>)
 800601e:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8006020:	e0db      	b.n	80061da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006022:	4b73      	ldr	r3, [pc, #460]	@ (80061f0 <HAL_RCC_GetSysClockFreq+0x208>)
 8006024:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006026:	e0d8      	b.n	80061da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006028:	4b6f      	ldr	r3, [pc, #444]	@ (80061e8 <HAL_RCC_GetSysClockFreq+0x200>)
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006030:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006032:	4b6d      	ldr	r3, [pc, #436]	@ (80061e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800603a:	2b00      	cmp	r3, #0
 800603c:	d063      	beq.n	8006106 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800603e:	4b6a      	ldr	r3, [pc, #424]	@ (80061e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	099b      	lsrs	r3, r3, #6
 8006044:	2200      	movs	r2, #0
 8006046:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006048:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800604a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800604c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006050:	633b      	str	r3, [r7, #48]	@ 0x30
 8006052:	2300      	movs	r3, #0
 8006054:	637b      	str	r3, [r7, #52]	@ 0x34
 8006056:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800605a:	4622      	mov	r2, r4
 800605c:	462b      	mov	r3, r5
 800605e:	f04f 0000 	mov.w	r0, #0
 8006062:	f04f 0100 	mov.w	r1, #0
 8006066:	0159      	lsls	r1, r3, #5
 8006068:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800606c:	0150      	lsls	r0, r2, #5
 800606e:	4602      	mov	r2, r0
 8006070:	460b      	mov	r3, r1
 8006072:	4621      	mov	r1, r4
 8006074:	1a51      	subs	r1, r2, r1
 8006076:	6139      	str	r1, [r7, #16]
 8006078:	4629      	mov	r1, r5
 800607a:	eb63 0301 	sbc.w	r3, r3, r1
 800607e:	617b      	str	r3, [r7, #20]
 8006080:	f04f 0200 	mov.w	r2, #0
 8006084:	f04f 0300 	mov.w	r3, #0
 8006088:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800608c:	4659      	mov	r1, fp
 800608e:	018b      	lsls	r3, r1, #6
 8006090:	4651      	mov	r1, sl
 8006092:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006096:	4651      	mov	r1, sl
 8006098:	018a      	lsls	r2, r1, #6
 800609a:	4651      	mov	r1, sl
 800609c:	ebb2 0801 	subs.w	r8, r2, r1
 80060a0:	4659      	mov	r1, fp
 80060a2:	eb63 0901 	sbc.w	r9, r3, r1
 80060a6:	f04f 0200 	mov.w	r2, #0
 80060aa:	f04f 0300 	mov.w	r3, #0
 80060ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80060b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80060b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80060ba:	4690      	mov	r8, r2
 80060bc:	4699      	mov	r9, r3
 80060be:	4623      	mov	r3, r4
 80060c0:	eb18 0303 	adds.w	r3, r8, r3
 80060c4:	60bb      	str	r3, [r7, #8]
 80060c6:	462b      	mov	r3, r5
 80060c8:	eb49 0303 	adc.w	r3, r9, r3
 80060cc:	60fb      	str	r3, [r7, #12]
 80060ce:	f04f 0200 	mov.w	r2, #0
 80060d2:	f04f 0300 	mov.w	r3, #0
 80060d6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80060da:	4629      	mov	r1, r5
 80060dc:	024b      	lsls	r3, r1, #9
 80060de:	4621      	mov	r1, r4
 80060e0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80060e4:	4621      	mov	r1, r4
 80060e6:	024a      	lsls	r2, r1, #9
 80060e8:	4610      	mov	r0, r2
 80060ea:	4619      	mov	r1, r3
 80060ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060ee:	2200      	movs	r2, #0
 80060f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80060f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80060f4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80060f8:	f7fa fcd8 	bl	8000aac <__aeabi_uldivmod>
 80060fc:	4602      	mov	r2, r0
 80060fe:	460b      	mov	r3, r1
 8006100:	4613      	mov	r3, r2
 8006102:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006104:	e058      	b.n	80061b8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006106:	4b38      	ldr	r3, [pc, #224]	@ (80061e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	099b      	lsrs	r3, r3, #6
 800610c:	2200      	movs	r2, #0
 800610e:	4618      	mov	r0, r3
 8006110:	4611      	mov	r1, r2
 8006112:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006116:	623b      	str	r3, [r7, #32]
 8006118:	2300      	movs	r3, #0
 800611a:	627b      	str	r3, [r7, #36]	@ 0x24
 800611c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006120:	4642      	mov	r2, r8
 8006122:	464b      	mov	r3, r9
 8006124:	f04f 0000 	mov.w	r0, #0
 8006128:	f04f 0100 	mov.w	r1, #0
 800612c:	0159      	lsls	r1, r3, #5
 800612e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006132:	0150      	lsls	r0, r2, #5
 8006134:	4602      	mov	r2, r0
 8006136:	460b      	mov	r3, r1
 8006138:	4641      	mov	r1, r8
 800613a:	ebb2 0a01 	subs.w	sl, r2, r1
 800613e:	4649      	mov	r1, r9
 8006140:	eb63 0b01 	sbc.w	fp, r3, r1
 8006144:	f04f 0200 	mov.w	r2, #0
 8006148:	f04f 0300 	mov.w	r3, #0
 800614c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006150:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006154:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006158:	ebb2 040a 	subs.w	r4, r2, sl
 800615c:	eb63 050b 	sbc.w	r5, r3, fp
 8006160:	f04f 0200 	mov.w	r2, #0
 8006164:	f04f 0300 	mov.w	r3, #0
 8006168:	00eb      	lsls	r3, r5, #3
 800616a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800616e:	00e2      	lsls	r2, r4, #3
 8006170:	4614      	mov	r4, r2
 8006172:	461d      	mov	r5, r3
 8006174:	4643      	mov	r3, r8
 8006176:	18e3      	adds	r3, r4, r3
 8006178:	603b      	str	r3, [r7, #0]
 800617a:	464b      	mov	r3, r9
 800617c:	eb45 0303 	adc.w	r3, r5, r3
 8006180:	607b      	str	r3, [r7, #4]
 8006182:	f04f 0200 	mov.w	r2, #0
 8006186:	f04f 0300 	mov.w	r3, #0
 800618a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800618e:	4629      	mov	r1, r5
 8006190:	028b      	lsls	r3, r1, #10
 8006192:	4621      	mov	r1, r4
 8006194:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006198:	4621      	mov	r1, r4
 800619a:	028a      	lsls	r2, r1, #10
 800619c:	4610      	mov	r0, r2
 800619e:	4619      	mov	r1, r3
 80061a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80061a2:	2200      	movs	r2, #0
 80061a4:	61bb      	str	r3, [r7, #24]
 80061a6:	61fa      	str	r2, [r7, #28]
 80061a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80061ac:	f7fa fc7e 	bl	8000aac <__aeabi_uldivmod>
 80061b0:	4602      	mov	r2, r0
 80061b2:	460b      	mov	r3, r1
 80061b4:	4613      	mov	r3, r2
 80061b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80061b8:	4b0b      	ldr	r3, [pc, #44]	@ (80061e8 <HAL_RCC_GetSysClockFreq+0x200>)
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	0c1b      	lsrs	r3, r3, #16
 80061be:	f003 0303 	and.w	r3, r3, #3
 80061c2:	3301      	adds	r3, #1
 80061c4:	005b      	lsls	r3, r3, #1
 80061c6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80061c8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80061ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80061d0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80061d2:	e002      	b.n	80061da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80061d4:	4b05      	ldr	r3, [pc, #20]	@ (80061ec <HAL_RCC_GetSysClockFreq+0x204>)
 80061d6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80061d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80061da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80061dc:	4618      	mov	r0, r3
 80061de:	3750      	adds	r7, #80	@ 0x50
 80061e0:	46bd      	mov	sp, r7
 80061e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061e6:	bf00      	nop
 80061e8:	40023800 	.word	0x40023800
 80061ec:	00f42400 	.word	0x00f42400
 80061f0:	007a1200 	.word	0x007a1200

080061f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80061f4:	b480      	push	{r7}
 80061f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80061f8:	4b03      	ldr	r3, [pc, #12]	@ (8006208 <HAL_RCC_GetHCLKFreq+0x14>)
 80061fa:	681b      	ldr	r3, [r3, #0]
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	46bd      	mov	sp, r7
 8006200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006204:	4770      	bx	lr
 8006206:	bf00      	nop
 8006208:	2000000c 	.word	0x2000000c

0800620c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006210:	f7ff fff0 	bl	80061f4 <HAL_RCC_GetHCLKFreq>
 8006214:	4602      	mov	r2, r0
 8006216:	4b05      	ldr	r3, [pc, #20]	@ (800622c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	0a9b      	lsrs	r3, r3, #10
 800621c:	f003 0307 	and.w	r3, r3, #7
 8006220:	4903      	ldr	r1, [pc, #12]	@ (8006230 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006222:	5ccb      	ldrb	r3, [r1, r3]
 8006224:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006228:	4618      	mov	r0, r3
 800622a:	bd80      	pop	{r7, pc}
 800622c:	40023800 	.word	0x40023800
 8006230:	0800cae8 	.word	0x0800cae8

08006234 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006238:	f7ff ffdc 	bl	80061f4 <HAL_RCC_GetHCLKFreq>
 800623c:	4602      	mov	r2, r0
 800623e:	4b05      	ldr	r3, [pc, #20]	@ (8006254 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	0b5b      	lsrs	r3, r3, #13
 8006244:	f003 0307 	and.w	r3, r3, #7
 8006248:	4903      	ldr	r1, [pc, #12]	@ (8006258 <HAL_RCC_GetPCLK2Freq+0x24>)
 800624a:	5ccb      	ldrb	r3, [r1, r3]
 800624c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006250:	4618      	mov	r0, r3
 8006252:	bd80      	pop	{r7, pc}
 8006254:	40023800 	.word	0x40023800
 8006258:	0800cae8 	.word	0x0800cae8

0800625c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b082      	sub	sp, #8
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d101      	bne.n	800626e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800626a:	2301      	movs	r3, #1
 800626c:	e07b      	b.n	8006366 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006272:	2b00      	cmp	r3, #0
 8006274:	d108      	bne.n	8006288 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800627e:	d009      	beq.n	8006294 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2200      	movs	r2, #0
 8006284:	61da      	str	r2, [r3, #28]
 8006286:	e005      	b.n	8006294 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2200      	movs	r2, #0
 800628c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80062a0:	b2db      	uxtb	r3, r3
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d106      	bne.n	80062b4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2200      	movs	r2, #0
 80062aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f7fc fcb0 	bl	8002c14 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2202      	movs	r2, #2
 80062b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	681a      	ldr	r2, [r3, #0]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80062ca:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	685b      	ldr	r3, [r3, #4]
 80062d0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80062dc:	431a      	orrs	r2, r3
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	68db      	ldr	r3, [r3, #12]
 80062e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80062e6:	431a      	orrs	r2, r3
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	691b      	ldr	r3, [r3, #16]
 80062ec:	f003 0302 	and.w	r3, r3, #2
 80062f0:	431a      	orrs	r2, r3
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	695b      	ldr	r3, [r3, #20]
 80062f6:	f003 0301 	and.w	r3, r3, #1
 80062fa:	431a      	orrs	r2, r3
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	699b      	ldr	r3, [r3, #24]
 8006300:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006304:	431a      	orrs	r2, r3
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	69db      	ldr	r3, [r3, #28]
 800630a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800630e:	431a      	orrs	r2, r3
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6a1b      	ldr	r3, [r3, #32]
 8006314:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006318:	ea42 0103 	orr.w	r1, r2, r3
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006320:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	430a      	orrs	r2, r1
 800632a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	699b      	ldr	r3, [r3, #24]
 8006330:	0c1b      	lsrs	r3, r3, #16
 8006332:	f003 0104 	and.w	r1, r3, #4
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800633a:	f003 0210 	and.w	r2, r3, #16
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	430a      	orrs	r2, r1
 8006344:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	69da      	ldr	r2, [r3, #28]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006354:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2200      	movs	r2, #0
 800635a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2201      	movs	r2, #1
 8006360:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006364:	2300      	movs	r3, #0
}
 8006366:	4618      	mov	r0, r3
 8006368:	3708      	adds	r7, #8
 800636a:	46bd      	mov	sp, r7
 800636c:	bd80      	pop	{r7, pc}

0800636e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800636e:	b580      	push	{r7, lr}
 8006370:	b088      	sub	sp, #32
 8006372:	af00      	add	r7, sp, #0
 8006374:	60f8      	str	r0, [r7, #12]
 8006376:	60b9      	str	r1, [r7, #8]
 8006378:	603b      	str	r3, [r7, #0]
 800637a:	4613      	mov	r3, r2
 800637c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800637e:	2300      	movs	r3, #0
 8006380:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006388:	2b01      	cmp	r3, #1
 800638a:	d101      	bne.n	8006390 <HAL_SPI_Transmit+0x22>
 800638c:	2302      	movs	r3, #2
 800638e:	e126      	b.n	80065de <HAL_SPI_Transmit+0x270>
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2201      	movs	r2, #1
 8006394:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006398:	f7fc ffe2 	bl	8003360 <HAL_GetTick>
 800639c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800639e:	88fb      	ldrh	r3, [r7, #6]
 80063a0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80063a8:	b2db      	uxtb	r3, r3
 80063aa:	2b01      	cmp	r3, #1
 80063ac:	d002      	beq.n	80063b4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80063ae:	2302      	movs	r3, #2
 80063b0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80063b2:	e10b      	b.n	80065cc <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d002      	beq.n	80063c0 <HAL_SPI_Transmit+0x52>
 80063ba:	88fb      	ldrh	r3, [r7, #6]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d102      	bne.n	80063c6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80063c0:	2301      	movs	r3, #1
 80063c2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80063c4:	e102      	b.n	80065cc <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2203      	movs	r2, #3
 80063ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2200      	movs	r2, #0
 80063d2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	68ba      	ldr	r2, [r7, #8]
 80063d8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	88fa      	ldrh	r2, [r7, #6]
 80063de:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	88fa      	ldrh	r2, [r7, #6]
 80063e4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2200      	movs	r2, #0
 80063ea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2200      	movs	r2, #0
 80063f0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	2200      	movs	r2, #0
 80063f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2200      	movs	r2, #0
 80063fc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2200      	movs	r2, #0
 8006402:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	689b      	ldr	r3, [r3, #8]
 8006408:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800640c:	d10f      	bne.n	800642e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800641c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	681a      	ldr	r2, [r3, #0]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800642c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006438:	2b40      	cmp	r3, #64	@ 0x40
 800643a:	d007      	beq.n	800644c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	681a      	ldr	r2, [r3, #0]
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800644a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	68db      	ldr	r3, [r3, #12]
 8006450:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006454:	d14b      	bne.n	80064ee <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	685b      	ldr	r3, [r3, #4]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d002      	beq.n	8006464 <HAL_SPI_Transmit+0xf6>
 800645e:	8afb      	ldrh	r3, [r7, #22]
 8006460:	2b01      	cmp	r3, #1
 8006462:	d13e      	bne.n	80064e2 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006468:	881a      	ldrh	r2, [r3, #0]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006474:	1c9a      	adds	r2, r3, #2
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800647e:	b29b      	uxth	r3, r3
 8006480:	3b01      	subs	r3, #1
 8006482:	b29a      	uxth	r2, r3
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006488:	e02b      	b.n	80064e2 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	689b      	ldr	r3, [r3, #8]
 8006490:	f003 0302 	and.w	r3, r3, #2
 8006494:	2b02      	cmp	r3, #2
 8006496:	d112      	bne.n	80064be <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800649c:	881a      	ldrh	r2, [r3, #0]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064a8:	1c9a      	adds	r2, r3, #2
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80064b2:	b29b      	uxth	r3, r3
 80064b4:	3b01      	subs	r3, #1
 80064b6:	b29a      	uxth	r2, r3
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	86da      	strh	r2, [r3, #54]	@ 0x36
 80064bc:	e011      	b.n	80064e2 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064be:	f7fc ff4f 	bl	8003360 <HAL_GetTick>
 80064c2:	4602      	mov	r2, r0
 80064c4:	69bb      	ldr	r3, [r7, #24]
 80064c6:	1ad3      	subs	r3, r2, r3
 80064c8:	683a      	ldr	r2, [r7, #0]
 80064ca:	429a      	cmp	r2, r3
 80064cc:	d803      	bhi.n	80064d6 <HAL_SPI_Transmit+0x168>
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064d4:	d102      	bne.n	80064dc <HAL_SPI_Transmit+0x16e>
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d102      	bne.n	80064e2 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80064dc:	2303      	movs	r3, #3
 80064de:	77fb      	strb	r3, [r7, #31]
          goto error;
 80064e0:	e074      	b.n	80065cc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80064e6:	b29b      	uxth	r3, r3
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d1ce      	bne.n	800648a <HAL_SPI_Transmit+0x11c>
 80064ec:	e04c      	b.n	8006588 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d002      	beq.n	80064fc <HAL_SPI_Transmit+0x18e>
 80064f6:	8afb      	ldrh	r3, [r7, #22]
 80064f8:	2b01      	cmp	r3, #1
 80064fa:	d140      	bne.n	800657e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	330c      	adds	r3, #12
 8006506:	7812      	ldrb	r2, [r2, #0]
 8006508:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800650e:	1c5a      	adds	r2, r3, #1
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006518:	b29b      	uxth	r3, r3
 800651a:	3b01      	subs	r3, #1
 800651c:	b29a      	uxth	r2, r3
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006522:	e02c      	b.n	800657e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	f003 0302 	and.w	r3, r3, #2
 800652e:	2b02      	cmp	r3, #2
 8006530:	d113      	bne.n	800655a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	330c      	adds	r3, #12
 800653c:	7812      	ldrb	r2, [r2, #0]
 800653e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006544:	1c5a      	adds	r2, r3, #1
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800654e:	b29b      	uxth	r3, r3
 8006550:	3b01      	subs	r3, #1
 8006552:	b29a      	uxth	r2, r3
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006558:	e011      	b.n	800657e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800655a:	f7fc ff01 	bl	8003360 <HAL_GetTick>
 800655e:	4602      	mov	r2, r0
 8006560:	69bb      	ldr	r3, [r7, #24]
 8006562:	1ad3      	subs	r3, r2, r3
 8006564:	683a      	ldr	r2, [r7, #0]
 8006566:	429a      	cmp	r2, r3
 8006568:	d803      	bhi.n	8006572 <HAL_SPI_Transmit+0x204>
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006570:	d102      	bne.n	8006578 <HAL_SPI_Transmit+0x20a>
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d102      	bne.n	800657e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006578:	2303      	movs	r3, #3
 800657a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800657c:	e026      	b.n	80065cc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006582:	b29b      	uxth	r3, r3
 8006584:	2b00      	cmp	r3, #0
 8006586:	d1cd      	bne.n	8006524 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006588:	69ba      	ldr	r2, [r7, #24]
 800658a:	6839      	ldr	r1, [r7, #0]
 800658c:	68f8      	ldr	r0, [r7, #12]
 800658e:	f000 fbcb 	bl	8006d28 <SPI_EndRxTxTransaction>
 8006592:	4603      	mov	r3, r0
 8006594:	2b00      	cmp	r3, #0
 8006596:	d002      	beq.n	800659e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2220      	movs	r2, #32
 800659c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	689b      	ldr	r3, [r3, #8]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d10a      	bne.n	80065bc <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80065a6:	2300      	movs	r3, #0
 80065a8:	613b      	str	r3, [r7, #16]
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	68db      	ldr	r3, [r3, #12]
 80065b0:	613b      	str	r3, [r7, #16]
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	613b      	str	r3, [r7, #16]
 80065ba:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d002      	beq.n	80065ca <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80065c4:	2301      	movs	r3, #1
 80065c6:	77fb      	strb	r3, [r7, #31]
 80065c8:	e000      	b.n	80065cc <HAL_SPI_Transmit+0x25e>
  }

error:
 80065ca:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2201      	movs	r2, #1
 80065d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2200      	movs	r2, #0
 80065d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80065dc:	7ffb      	ldrb	r3, [r7, #31]
}
 80065de:	4618      	mov	r0, r3
 80065e0:	3720      	adds	r7, #32
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}

080065e6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065e6:	b580      	push	{r7, lr}
 80065e8:	b088      	sub	sp, #32
 80065ea:	af02      	add	r7, sp, #8
 80065ec:	60f8      	str	r0, [r7, #12]
 80065ee:	60b9      	str	r1, [r7, #8]
 80065f0:	603b      	str	r3, [r7, #0]
 80065f2:	4613      	mov	r3, r2
 80065f4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80065f6:	2300      	movs	r3, #0
 80065f8:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006602:	d112      	bne.n	800662a <HAL_SPI_Receive+0x44>
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	689b      	ldr	r3, [r3, #8]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d10e      	bne.n	800662a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2204      	movs	r2, #4
 8006610:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006614:	88fa      	ldrh	r2, [r7, #6]
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	9300      	str	r3, [sp, #0]
 800661a:	4613      	mov	r3, r2
 800661c:	68ba      	ldr	r2, [r7, #8]
 800661e:	68b9      	ldr	r1, [r7, #8]
 8006620:	68f8      	ldr	r0, [r7, #12]
 8006622:	f000 f8f1 	bl	8006808 <HAL_SPI_TransmitReceive>
 8006626:	4603      	mov	r3, r0
 8006628:	e0ea      	b.n	8006800 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006630:	2b01      	cmp	r3, #1
 8006632:	d101      	bne.n	8006638 <HAL_SPI_Receive+0x52>
 8006634:	2302      	movs	r3, #2
 8006636:	e0e3      	b.n	8006800 <HAL_SPI_Receive+0x21a>
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2201      	movs	r2, #1
 800663c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006640:	f7fc fe8e 	bl	8003360 <HAL_GetTick>
 8006644:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800664c:	b2db      	uxtb	r3, r3
 800664e:	2b01      	cmp	r3, #1
 8006650:	d002      	beq.n	8006658 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006652:	2302      	movs	r3, #2
 8006654:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006656:	e0ca      	b.n	80067ee <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8006658:	68bb      	ldr	r3, [r7, #8]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d002      	beq.n	8006664 <HAL_SPI_Receive+0x7e>
 800665e:	88fb      	ldrh	r3, [r7, #6]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d102      	bne.n	800666a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006664:	2301      	movs	r3, #1
 8006666:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006668:	e0c1      	b.n	80067ee <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	2204      	movs	r2, #4
 800666e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	2200      	movs	r2, #0
 8006676:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	68ba      	ldr	r2, [r7, #8]
 800667c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	88fa      	ldrh	r2, [r7, #6]
 8006682:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	88fa      	ldrh	r2, [r7, #6]
 8006688:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	2200      	movs	r2, #0
 800668e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	2200      	movs	r2, #0
 8006694:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	2200      	movs	r2, #0
 800669a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2200      	movs	r2, #0
 80066a0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2200      	movs	r2, #0
 80066a6:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	689b      	ldr	r3, [r3, #8]
 80066ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066b0:	d10f      	bne.n	80066d2 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	681a      	ldr	r2, [r3, #0]
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80066c0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	681a      	ldr	r2, [r3, #0]
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80066d0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066dc:	2b40      	cmp	r3, #64	@ 0x40
 80066de:	d007      	beq.n	80066f0 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	681a      	ldr	r2, [r3, #0]
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80066ee:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	68db      	ldr	r3, [r3, #12]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d162      	bne.n	80067be <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80066f8:	e02e      	b.n	8006758 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	689b      	ldr	r3, [r3, #8]
 8006700:	f003 0301 	and.w	r3, r3, #1
 8006704:	2b01      	cmp	r3, #1
 8006706:	d115      	bne.n	8006734 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f103 020c 	add.w	r2, r3, #12
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006714:	7812      	ldrb	r2, [r2, #0]
 8006716:	b2d2      	uxtb	r2, r2
 8006718:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800671e:	1c5a      	adds	r2, r3, #1
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006728:	b29b      	uxth	r3, r3
 800672a:	3b01      	subs	r3, #1
 800672c:	b29a      	uxth	r2, r3
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006732:	e011      	b.n	8006758 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006734:	f7fc fe14 	bl	8003360 <HAL_GetTick>
 8006738:	4602      	mov	r2, r0
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	1ad3      	subs	r3, r2, r3
 800673e:	683a      	ldr	r2, [r7, #0]
 8006740:	429a      	cmp	r2, r3
 8006742:	d803      	bhi.n	800674c <HAL_SPI_Receive+0x166>
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800674a:	d102      	bne.n	8006752 <HAL_SPI_Receive+0x16c>
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d102      	bne.n	8006758 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8006752:	2303      	movs	r3, #3
 8006754:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006756:	e04a      	b.n	80067ee <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800675c:	b29b      	uxth	r3, r3
 800675e:	2b00      	cmp	r3, #0
 8006760:	d1cb      	bne.n	80066fa <HAL_SPI_Receive+0x114>
 8006762:	e031      	b.n	80067c8 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	689b      	ldr	r3, [r3, #8]
 800676a:	f003 0301 	and.w	r3, r3, #1
 800676e:	2b01      	cmp	r3, #1
 8006770:	d113      	bne.n	800679a <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	68da      	ldr	r2, [r3, #12]
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800677c:	b292      	uxth	r2, r2
 800677e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006784:	1c9a      	adds	r2, r3, #2
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800678e:	b29b      	uxth	r3, r3
 8006790:	3b01      	subs	r3, #1
 8006792:	b29a      	uxth	r2, r3
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006798:	e011      	b.n	80067be <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800679a:	f7fc fde1 	bl	8003360 <HAL_GetTick>
 800679e:	4602      	mov	r2, r0
 80067a0:	693b      	ldr	r3, [r7, #16]
 80067a2:	1ad3      	subs	r3, r2, r3
 80067a4:	683a      	ldr	r2, [r7, #0]
 80067a6:	429a      	cmp	r2, r3
 80067a8:	d803      	bhi.n	80067b2 <HAL_SPI_Receive+0x1cc>
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067b0:	d102      	bne.n	80067b8 <HAL_SPI_Receive+0x1d2>
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d102      	bne.n	80067be <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80067b8:	2303      	movs	r3, #3
 80067ba:	75fb      	strb	r3, [r7, #23]
          goto error;
 80067bc:	e017      	b.n	80067ee <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067c2:	b29b      	uxth	r3, r3
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d1cd      	bne.n	8006764 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80067c8:	693a      	ldr	r2, [r7, #16]
 80067ca:	6839      	ldr	r1, [r7, #0]
 80067cc:	68f8      	ldr	r0, [r7, #12]
 80067ce:	f000 fa45 	bl	8006c5c <SPI_EndRxTransaction>
 80067d2:	4603      	mov	r3, r0
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d002      	beq.n	80067de <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2220      	movs	r2, #32
 80067dc:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d002      	beq.n	80067ec <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80067e6:	2301      	movs	r3, #1
 80067e8:	75fb      	strb	r3, [r7, #23]
 80067ea:	e000      	b.n	80067ee <HAL_SPI_Receive+0x208>
  }

error :
 80067ec:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2201      	movs	r2, #1
 80067f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	2200      	movs	r2, #0
 80067fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80067fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8006800:	4618      	mov	r0, r3
 8006802:	3718      	adds	r7, #24
 8006804:	46bd      	mov	sp, r7
 8006806:	bd80      	pop	{r7, pc}

08006808 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b08c      	sub	sp, #48	@ 0x30
 800680c:	af00      	add	r7, sp, #0
 800680e:	60f8      	str	r0, [r7, #12]
 8006810:	60b9      	str	r1, [r7, #8]
 8006812:	607a      	str	r2, [r7, #4]
 8006814:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006816:	2301      	movs	r3, #1
 8006818:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800681a:	2300      	movs	r3, #0
 800681c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006826:	2b01      	cmp	r3, #1
 8006828:	d101      	bne.n	800682e <HAL_SPI_TransmitReceive+0x26>
 800682a:	2302      	movs	r3, #2
 800682c:	e18a      	b.n	8006b44 <HAL_SPI_TransmitReceive+0x33c>
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	2201      	movs	r2, #1
 8006832:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006836:	f7fc fd93 	bl	8003360 <HAL_GetTick>
 800683a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006842:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	685b      	ldr	r3, [r3, #4]
 800684a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800684c:	887b      	ldrh	r3, [r7, #2]
 800684e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006850:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006854:	2b01      	cmp	r3, #1
 8006856:	d00f      	beq.n	8006878 <HAL_SPI_TransmitReceive+0x70>
 8006858:	69fb      	ldr	r3, [r7, #28]
 800685a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800685e:	d107      	bne.n	8006870 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	689b      	ldr	r3, [r3, #8]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d103      	bne.n	8006870 <HAL_SPI_TransmitReceive+0x68>
 8006868:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800686c:	2b04      	cmp	r3, #4
 800686e:	d003      	beq.n	8006878 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006870:	2302      	movs	r3, #2
 8006872:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8006876:	e15b      	b.n	8006b30 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d005      	beq.n	800688a <HAL_SPI_TransmitReceive+0x82>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d002      	beq.n	800688a <HAL_SPI_TransmitReceive+0x82>
 8006884:	887b      	ldrh	r3, [r7, #2]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d103      	bne.n	8006892 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800688a:	2301      	movs	r3, #1
 800688c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8006890:	e14e      	b.n	8006b30 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006898:	b2db      	uxtb	r3, r3
 800689a:	2b04      	cmp	r3, #4
 800689c:	d003      	beq.n	80068a6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2205      	movs	r2, #5
 80068a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2200      	movs	r2, #0
 80068aa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	687a      	ldr	r2, [r7, #4]
 80068b0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	887a      	ldrh	r2, [r7, #2]
 80068b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	887a      	ldrh	r2, [r7, #2]
 80068bc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	68ba      	ldr	r2, [r7, #8]
 80068c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	887a      	ldrh	r2, [r7, #2]
 80068c8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	887a      	ldrh	r2, [r7, #2]
 80068ce:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	2200      	movs	r2, #0
 80068d4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2200      	movs	r2, #0
 80068da:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068e6:	2b40      	cmp	r3, #64	@ 0x40
 80068e8:	d007      	beq.n	80068fa <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	681a      	ldr	r2, [r3, #0]
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80068f8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	68db      	ldr	r3, [r3, #12]
 80068fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006902:	d178      	bne.n	80069f6 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	685b      	ldr	r3, [r3, #4]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d002      	beq.n	8006912 <HAL_SPI_TransmitReceive+0x10a>
 800690c:	8b7b      	ldrh	r3, [r7, #26]
 800690e:	2b01      	cmp	r3, #1
 8006910:	d166      	bne.n	80069e0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006916:	881a      	ldrh	r2, [r3, #0]
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006922:	1c9a      	adds	r2, r3, #2
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800692c:	b29b      	uxth	r3, r3
 800692e:	3b01      	subs	r3, #1
 8006930:	b29a      	uxth	r2, r3
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006936:	e053      	b.n	80069e0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	689b      	ldr	r3, [r3, #8]
 800693e:	f003 0302 	and.w	r3, r3, #2
 8006942:	2b02      	cmp	r3, #2
 8006944:	d11b      	bne.n	800697e <HAL_SPI_TransmitReceive+0x176>
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800694a:	b29b      	uxth	r3, r3
 800694c:	2b00      	cmp	r3, #0
 800694e:	d016      	beq.n	800697e <HAL_SPI_TransmitReceive+0x176>
 8006950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006952:	2b01      	cmp	r3, #1
 8006954:	d113      	bne.n	800697e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800695a:	881a      	ldrh	r2, [r3, #0]
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006966:	1c9a      	adds	r2, r3, #2
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006970:	b29b      	uxth	r3, r3
 8006972:	3b01      	subs	r3, #1
 8006974:	b29a      	uxth	r2, r3
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800697a:	2300      	movs	r3, #0
 800697c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	689b      	ldr	r3, [r3, #8]
 8006984:	f003 0301 	and.w	r3, r3, #1
 8006988:	2b01      	cmp	r3, #1
 800698a:	d119      	bne.n	80069c0 <HAL_SPI_TransmitReceive+0x1b8>
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006990:	b29b      	uxth	r3, r3
 8006992:	2b00      	cmp	r3, #0
 8006994:	d014      	beq.n	80069c0 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	68da      	ldr	r2, [r3, #12]
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069a0:	b292      	uxth	r2, r2
 80069a2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069a8:	1c9a      	adds	r2, r3, #2
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069b2:	b29b      	uxth	r3, r3
 80069b4:	3b01      	subs	r3, #1
 80069b6:	b29a      	uxth	r2, r3
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80069bc:	2301      	movs	r3, #1
 80069be:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80069c0:	f7fc fcce 	bl	8003360 <HAL_GetTick>
 80069c4:	4602      	mov	r2, r0
 80069c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c8:	1ad3      	subs	r3, r2, r3
 80069ca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80069cc:	429a      	cmp	r2, r3
 80069ce:	d807      	bhi.n	80069e0 <HAL_SPI_TransmitReceive+0x1d8>
 80069d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069d6:	d003      	beq.n	80069e0 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80069d8:	2303      	movs	r3, #3
 80069da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 80069de:	e0a7      	b.n	8006b30 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80069e4:	b29b      	uxth	r3, r3
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d1a6      	bne.n	8006938 <HAL_SPI_TransmitReceive+0x130>
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069ee:	b29b      	uxth	r3, r3
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d1a1      	bne.n	8006938 <HAL_SPI_TransmitReceive+0x130>
 80069f4:	e07c      	b.n	8006af0 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	685b      	ldr	r3, [r3, #4]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d002      	beq.n	8006a04 <HAL_SPI_TransmitReceive+0x1fc>
 80069fe:	8b7b      	ldrh	r3, [r7, #26]
 8006a00:	2b01      	cmp	r3, #1
 8006a02:	d16b      	bne.n	8006adc <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	330c      	adds	r3, #12
 8006a0e:	7812      	ldrb	r2, [r2, #0]
 8006a10:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a16:	1c5a      	adds	r2, r3, #1
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a20:	b29b      	uxth	r3, r3
 8006a22:	3b01      	subs	r3, #1
 8006a24:	b29a      	uxth	r2, r3
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a2a:	e057      	b.n	8006adc <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	f003 0302 	and.w	r3, r3, #2
 8006a36:	2b02      	cmp	r3, #2
 8006a38:	d11c      	bne.n	8006a74 <HAL_SPI_TransmitReceive+0x26c>
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a3e:	b29b      	uxth	r3, r3
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d017      	beq.n	8006a74 <HAL_SPI_TransmitReceive+0x26c>
 8006a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a46:	2b01      	cmp	r3, #1
 8006a48:	d114      	bne.n	8006a74 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	330c      	adds	r3, #12
 8006a54:	7812      	ldrb	r2, [r2, #0]
 8006a56:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a5c:	1c5a      	adds	r2, r3, #1
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a66:	b29b      	uxth	r3, r3
 8006a68:	3b01      	subs	r3, #1
 8006a6a:	b29a      	uxth	r2, r3
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006a70:	2300      	movs	r3, #0
 8006a72:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	689b      	ldr	r3, [r3, #8]
 8006a7a:	f003 0301 	and.w	r3, r3, #1
 8006a7e:	2b01      	cmp	r3, #1
 8006a80:	d119      	bne.n	8006ab6 <HAL_SPI_TransmitReceive+0x2ae>
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a86:	b29b      	uxth	r3, r3
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d014      	beq.n	8006ab6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	68da      	ldr	r2, [r3, #12]
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a96:	b2d2      	uxtb	r2, r2
 8006a98:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a9e:	1c5a      	adds	r2, r3, #1
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006aa8:	b29b      	uxth	r3, r3
 8006aaa:	3b01      	subs	r3, #1
 8006aac:	b29a      	uxth	r2, r3
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006ab6:	f7fc fc53 	bl	8003360 <HAL_GetTick>
 8006aba:	4602      	mov	r2, r0
 8006abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006abe:	1ad3      	subs	r3, r2, r3
 8006ac0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d803      	bhi.n	8006ace <HAL_SPI_TransmitReceive+0x2c6>
 8006ac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006acc:	d102      	bne.n	8006ad4 <HAL_SPI_TransmitReceive+0x2cc>
 8006ace:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d103      	bne.n	8006adc <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006ad4:	2303      	movs	r3, #3
 8006ad6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 8006ada:	e029      	b.n	8006b30 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ae0:	b29b      	uxth	r3, r3
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d1a2      	bne.n	8006a2c <HAL_SPI_TransmitReceive+0x224>
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006aea:	b29b      	uxth	r3, r3
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d19d      	bne.n	8006a2c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006af0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006af2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006af4:	68f8      	ldr	r0, [r7, #12]
 8006af6:	f000 f917 	bl	8006d28 <SPI_EndRxTxTransaction>
 8006afa:	4603      	mov	r3, r0
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d006      	beq.n	8006b0e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006b00:	2301      	movs	r3, #1
 8006b02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	2220      	movs	r2, #32
 8006b0a:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8006b0c:	e010      	b.n	8006b30 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	689b      	ldr	r3, [r3, #8]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d10b      	bne.n	8006b2e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006b16:	2300      	movs	r3, #0
 8006b18:	617b      	str	r3, [r7, #20]
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	68db      	ldr	r3, [r3, #12]
 8006b20:	617b      	str	r3, [r7, #20]
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	689b      	ldr	r3, [r3, #8]
 8006b28:	617b      	str	r3, [r7, #20]
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	e000      	b.n	8006b30 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006b2e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	2201      	movs	r2, #1
 8006b34:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8006b40:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	3730      	adds	r7, #48	@ 0x30
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bd80      	pop	{r7, pc}

08006b4c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b088      	sub	sp, #32
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	60f8      	str	r0, [r7, #12]
 8006b54:	60b9      	str	r1, [r7, #8]
 8006b56:	603b      	str	r3, [r7, #0]
 8006b58:	4613      	mov	r3, r2
 8006b5a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006b5c:	f7fc fc00 	bl	8003360 <HAL_GetTick>
 8006b60:	4602      	mov	r2, r0
 8006b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b64:	1a9b      	subs	r3, r3, r2
 8006b66:	683a      	ldr	r2, [r7, #0]
 8006b68:	4413      	add	r3, r2
 8006b6a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006b6c:	f7fc fbf8 	bl	8003360 <HAL_GetTick>
 8006b70:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006b72:	4b39      	ldr	r3, [pc, #228]	@ (8006c58 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	015b      	lsls	r3, r3, #5
 8006b78:	0d1b      	lsrs	r3, r3, #20
 8006b7a:	69fa      	ldr	r2, [r7, #28]
 8006b7c:	fb02 f303 	mul.w	r3, r2, r3
 8006b80:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b82:	e054      	b.n	8006c2e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b8a:	d050      	beq.n	8006c2e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006b8c:	f7fc fbe8 	bl	8003360 <HAL_GetTick>
 8006b90:	4602      	mov	r2, r0
 8006b92:	69bb      	ldr	r3, [r7, #24]
 8006b94:	1ad3      	subs	r3, r2, r3
 8006b96:	69fa      	ldr	r2, [r7, #28]
 8006b98:	429a      	cmp	r2, r3
 8006b9a:	d902      	bls.n	8006ba2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006b9c:	69fb      	ldr	r3, [r7, #28]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d13d      	bne.n	8006c1e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	685a      	ldr	r2, [r3, #4]
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006bb0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	685b      	ldr	r3, [r3, #4]
 8006bb6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006bba:	d111      	bne.n	8006be0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	689b      	ldr	r3, [r3, #8]
 8006bc0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006bc4:	d004      	beq.n	8006bd0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	689b      	ldr	r3, [r3, #8]
 8006bca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006bce:	d107      	bne.n	8006be0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	681a      	ldr	r2, [r3, #0]
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006bde:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006be4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006be8:	d10f      	bne.n	8006c0a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	681a      	ldr	r2, [r3, #0]
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006bf8:	601a      	str	r2, [r3, #0]
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	681a      	ldr	r2, [r3, #0]
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006c08:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	2201      	movs	r2, #1
 8006c0e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	2200      	movs	r2, #0
 8006c16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006c1a:	2303      	movs	r3, #3
 8006c1c:	e017      	b.n	8006c4e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006c1e:	697b      	ldr	r3, [r7, #20]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d101      	bne.n	8006c28 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006c24:	2300      	movs	r3, #0
 8006c26:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006c28:	697b      	ldr	r3, [r7, #20]
 8006c2a:	3b01      	subs	r3, #1
 8006c2c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	689a      	ldr	r2, [r3, #8]
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	4013      	ands	r3, r2
 8006c38:	68ba      	ldr	r2, [r7, #8]
 8006c3a:	429a      	cmp	r2, r3
 8006c3c:	bf0c      	ite	eq
 8006c3e:	2301      	moveq	r3, #1
 8006c40:	2300      	movne	r3, #0
 8006c42:	b2db      	uxtb	r3, r3
 8006c44:	461a      	mov	r2, r3
 8006c46:	79fb      	ldrb	r3, [r7, #7]
 8006c48:	429a      	cmp	r2, r3
 8006c4a:	d19b      	bne.n	8006b84 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006c4c:	2300      	movs	r3, #0
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3720      	adds	r7, #32
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}
 8006c56:	bf00      	nop
 8006c58:	2000000c 	.word	0x2000000c

08006c5c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b086      	sub	sp, #24
 8006c60:	af02      	add	r7, sp, #8
 8006c62:	60f8      	str	r0, [r7, #12]
 8006c64:	60b9      	str	r1, [r7, #8]
 8006c66:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	685b      	ldr	r3, [r3, #4]
 8006c6c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c70:	d111      	bne.n	8006c96 <SPI_EndRxTransaction+0x3a>
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	689b      	ldr	r3, [r3, #8]
 8006c76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c7a:	d004      	beq.n	8006c86 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	689b      	ldr	r3, [r3, #8]
 8006c80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c84:	d107      	bne.n	8006c96 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	681a      	ldr	r2, [r3, #0]
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c94:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	685b      	ldr	r3, [r3, #4]
 8006c9a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c9e:	d12a      	bne.n	8006cf6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	689b      	ldr	r3, [r3, #8]
 8006ca4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ca8:	d012      	beq.n	8006cd0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	9300      	str	r3, [sp, #0]
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	2180      	movs	r1, #128	@ 0x80
 8006cb4:	68f8      	ldr	r0, [r7, #12]
 8006cb6:	f7ff ff49 	bl	8006b4c <SPI_WaitFlagStateUntilTimeout>
 8006cba:	4603      	mov	r3, r0
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d02d      	beq.n	8006d1c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cc4:	f043 0220 	orr.w	r2, r3, #32
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006ccc:	2303      	movs	r3, #3
 8006cce:	e026      	b.n	8006d1e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	9300      	str	r3, [sp, #0]
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	2101      	movs	r1, #1
 8006cda:	68f8      	ldr	r0, [r7, #12]
 8006cdc:	f7ff ff36 	bl	8006b4c <SPI_WaitFlagStateUntilTimeout>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d01a      	beq.n	8006d1c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cea:	f043 0220 	orr.w	r2, r3, #32
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006cf2:	2303      	movs	r3, #3
 8006cf4:	e013      	b.n	8006d1e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	9300      	str	r3, [sp, #0]
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	2101      	movs	r1, #1
 8006d00:	68f8      	ldr	r0, [r7, #12]
 8006d02:	f7ff ff23 	bl	8006b4c <SPI_WaitFlagStateUntilTimeout>
 8006d06:	4603      	mov	r3, r0
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d007      	beq.n	8006d1c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d10:	f043 0220 	orr.w	r2, r3, #32
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006d18:	2303      	movs	r3, #3
 8006d1a:	e000      	b.n	8006d1e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006d1c:	2300      	movs	r3, #0
}
 8006d1e:	4618      	mov	r0, r3
 8006d20:	3710      	adds	r7, #16
 8006d22:	46bd      	mov	sp, r7
 8006d24:	bd80      	pop	{r7, pc}
	...

08006d28 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b088      	sub	sp, #32
 8006d2c:	af02      	add	r7, sp, #8
 8006d2e:	60f8      	str	r0, [r7, #12]
 8006d30:	60b9      	str	r1, [r7, #8]
 8006d32:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006d34:	4b1b      	ldr	r3, [pc, #108]	@ (8006da4 <SPI_EndRxTxTransaction+0x7c>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a1b      	ldr	r2, [pc, #108]	@ (8006da8 <SPI_EndRxTxTransaction+0x80>)
 8006d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8006d3e:	0d5b      	lsrs	r3, r3, #21
 8006d40:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006d44:	fb02 f303 	mul.w	r3, r2, r3
 8006d48:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006d52:	d112      	bne.n	8006d7a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	9300      	str	r3, [sp, #0]
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	2180      	movs	r1, #128	@ 0x80
 8006d5e:	68f8      	ldr	r0, [r7, #12]
 8006d60:	f7ff fef4 	bl	8006b4c <SPI_WaitFlagStateUntilTimeout>
 8006d64:	4603      	mov	r3, r0
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d016      	beq.n	8006d98 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d6e:	f043 0220 	orr.w	r2, r3, #32
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006d76:	2303      	movs	r3, #3
 8006d78:	e00f      	b.n	8006d9a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d00a      	beq.n	8006d96 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	3b01      	subs	r3, #1
 8006d84:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	689b      	ldr	r3, [r3, #8]
 8006d8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d90:	2b80      	cmp	r3, #128	@ 0x80
 8006d92:	d0f2      	beq.n	8006d7a <SPI_EndRxTxTransaction+0x52>
 8006d94:	e000      	b.n	8006d98 <SPI_EndRxTxTransaction+0x70>
        break;
 8006d96:	bf00      	nop
  }

  return HAL_OK;
 8006d98:	2300      	movs	r3, #0
}
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	3718      	adds	r7, #24
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bd80      	pop	{r7, pc}
 8006da2:	bf00      	nop
 8006da4:	2000000c 	.word	0x2000000c
 8006da8:	165e9f81 	.word	0x165e9f81

08006dac <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b084      	sub	sp, #16
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	60f8      	str	r0, [r7, #12]
 8006db4:	60b9      	str	r1, [r7, #8]
 8006db6:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d101      	bne.n	8006dc2 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e034      	b.n	8006e2c <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8006dc8:	b2db      	uxtb	r3, r3
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d106      	bne.n	8006ddc <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8006dd6:	68f8      	ldr	r0, [r7, #12]
 8006dd8:	f7fa fb5a 	bl	8001490 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681a      	ldr	r2, [r3, #0]
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	3308      	adds	r3, #8
 8006de4:	4619      	mov	r1, r3
 8006de6:	4610      	mov	r0, r2
 8006de8:	f002 f8d4 	bl	8008f94 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	6818      	ldr	r0, [r3, #0]
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	689b      	ldr	r3, [r3, #8]
 8006df4:	461a      	mov	r2, r3
 8006df6:	68b9      	ldr	r1, [r7, #8]
 8006df8:	f002 f91e 	bl	8009038 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	6858      	ldr	r0, [r3, #4]
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	689a      	ldr	r2, [r3, #8]
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e08:	6879      	ldr	r1, [r7, #4]
 8006e0a:	f002 f953 	bl	80090b4 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	68fa      	ldr	r2, [r7, #12]
 8006e14:	6892      	ldr	r2, [r2, #8]
 8006e16:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	68fa      	ldr	r2, [r7, #12]
 8006e20:	6892      	ldr	r2, [r2, #8]
 8006e22:	f041 0101 	orr.w	r1, r1, #1
 8006e26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8006e2a:	2300      	movs	r3, #0
}
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	3710      	adds	r7, #16
 8006e30:	46bd      	mov	sp, r7
 8006e32:	bd80      	pop	{r7, pc}

08006e34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b082      	sub	sp, #8
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d101      	bne.n	8006e46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	e041      	b.n	8006eca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e4c:	b2db      	uxtb	r3, r3
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d106      	bne.n	8006e60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2200      	movs	r2, #0
 8006e56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f7fc f87a 	bl	8002f54 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2202      	movs	r2, #2
 8006e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681a      	ldr	r2, [r3, #0]
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	3304      	adds	r3, #4
 8006e70:	4619      	mov	r1, r3
 8006e72:	4610      	mov	r0, r2
 8006e74:	f000 fc7a 	bl	800776c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2201      	movs	r2, #1
 8006e84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2201      	movs	r2, #1
 8006e94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2201      	movs	r2, #1
 8006eac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2201      	movs	r2, #1
 8006ebc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2201      	movs	r2, #1
 8006ec4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ec8:	2300      	movs	r3, #0
}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	3708      	adds	r7, #8
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}
	...

08006ed4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b085      	sub	sp, #20
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ee2:	b2db      	uxtb	r3, r3
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d001      	beq.n	8006eec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006ee8:	2301      	movs	r3, #1
 8006eea:	e04e      	b.n	8006f8a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2202      	movs	r2, #2
 8006ef0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	68da      	ldr	r2, [r3, #12]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f042 0201 	orr.w	r2, r2, #1
 8006f02:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a23      	ldr	r2, [pc, #140]	@ (8006f98 <HAL_TIM_Base_Start_IT+0xc4>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d022      	beq.n	8006f54 <HAL_TIM_Base_Start_IT+0x80>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f16:	d01d      	beq.n	8006f54 <HAL_TIM_Base_Start_IT+0x80>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a1f      	ldr	r2, [pc, #124]	@ (8006f9c <HAL_TIM_Base_Start_IT+0xc8>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d018      	beq.n	8006f54 <HAL_TIM_Base_Start_IT+0x80>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a1e      	ldr	r2, [pc, #120]	@ (8006fa0 <HAL_TIM_Base_Start_IT+0xcc>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d013      	beq.n	8006f54 <HAL_TIM_Base_Start_IT+0x80>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a1c      	ldr	r2, [pc, #112]	@ (8006fa4 <HAL_TIM_Base_Start_IT+0xd0>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d00e      	beq.n	8006f54 <HAL_TIM_Base_Start_IT+0x80>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4a1b      	ldr	r2, [pc, #108]	@ (8006fa8 <HAL_TIM_Base_Start_IT+0xd4>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d009      	beq.n	8006f54 <HAL_TIM_Base_Start_IT+0x80>
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	4a19      	ldr	r2, [pc, #100]	@ (8006fac <HAL_TIM_Base_Start_IT+0xd8>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d004      	beq.n	8006f54 <HAL_TIM_Base_Start_IT+0x80>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	4a18      	ldr	r2, [pc, #96]	@ (8006fb0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d111      	bne.n	8006f78 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	f003 0307 	and.w	r3, r3, #7
 8006f5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	2b06      	cmp	r3, #6
 8006f64:	d010      	beq.n	8006f88 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	681a      	ldr	r2, [r3, #0]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f042 0201 	orr.w	r2, r2, #1
 8006f74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f76:	e007      	b.n	8006f88 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	681a      	ldr	r2, [r3, #0]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f042 0201 	orr.w	r2, r2, #1
 8006f86:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f88:	2300      	movs	r3, #0
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3714      	adds	r7, #20
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f94:	4770      	bx	lr
 8006f96:	bf00      	nop
 8006f98:	40010000 	.word	0x40010000
 8006f9c:	40000400 	.word	0x40000400
 8006fa0:	40000800 	.word	0x40000800
 8006fa4:	40000c00 	.word	0x40000c00
 8006fa8:	40010400 	.word	0x40010400
 8006fac:	40014000 	.word	0x40014000
 8006fb0:	40001800 	.word	0x40001800

08006fb4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b082      	sub	sp, #8
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d101      	bne.n	8006fc6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	e041      	b.n	800704a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006fcc:	b2db      	uxtb	r3, r3
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d106      	bne.n	8006fe0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f000 f839 	bl	8007052 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2202      	movs	r2, #2
 8006fe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681a      	ldr	r2, [r3, #0]
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	3304      	adds	r3, #4
 8006ff0:	4619      	mov	r1, r3
 8006ff2:	4610      	mov	r0, r2
 8006ff4:	f000 fbba 	bl	800776c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2201      	movs	r2, #1
 8007004:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2201      	movs	r2, #1
 800700c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2201      	movs	r2, #1
 8007014:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2201      	movs	r2, #1
 800701c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2201      	movs	r2, #1
 8007024:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2201      	movs	r2, #1
 800702c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2201      	movs	r2, #1
 8007034:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2201      	movs	r2, #1
 800703c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2201      	movs	r2, #1
 8007044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007048:	2300      	movs	r3, #0
}
 800704a:	4618      	mov	r0, r3
 800704c:	3708      	adds	r7, #8
 800704e:	46bd      	mov	sp, r7
 8007050:	bd80      	pop	{r7, pc}

08007052 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007052:	b480      	push	{r7}
 8007054:	b083      	sub	sp, #12
 8007056:	af00      	add	r7, sp, #0
 8007058:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800705a:	bf00      	nop
 800705c:	370c      	adds	r7, #12
 800705e:	46bd      	mov	sp, r7
 8007060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007064:	4770      	bx	lr
	...

08007068 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b084      	sub	sp, #16
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
 8007070:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d109      	bne.n	800708c <HAL_TIM_PWM_Start+0x24>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800707e:	b2db      	uxtb	r3, r3
 8007080:	2b01      	cmp	r3, #1
 8007082:	bf14      	ite	ne
 8007084:	2301      	movne	r3, #1
 8007086:	2300      	moveq	r3, #0
 8007088:	b2db      	uxtb	r3, r3
 800708a:	e022      	b.n	80070d2 <HAL_TIM_PWM_Start+0x6a>
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	2b04      	cmp	r3, #4
 8007090:	d109      	bne.n	80070a6 <HAL_TIM_PWM_Start+0x3e>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007098:	b2db      	uxtb	r3, r3
 800709a:	2b01      	cmp	r3, #1
 800709c:	bf14      	ite	ne
 800709e:	2301      	movne	r3, #1
 80070a0:	2300      	moveq	r3, #0
 80070a2:	b2db      	uxtb	r3, r3
 80070a4:	e015      	b.n	80070d2 <HAL_TIM_PWM_Start+0x6a>
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	2b08      	cmp	r3, #8
 80070aa:	d109      	bne.n	80070c0 <HAL_TIM_PWM_Start+0x58>
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80070b2:	b2db      	uxtb	r3, r3
 80070b4:	2b01      	cmp	r3, #1
 80070b6:	bf14      	ite	ne
 80070b8:	2301      	movne	r3, #1
 80070ba:	2300      	moveq	r3, #0
 80070bc:	b2db      	uxtb	r3, r3
 80070be:	e008      	b.n	80070d2 <HAL_TIM_PWM_Start+0x6a>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80070c6:	b2db      	uxtb	r3, r3
 80070c8:	2b01      	cmp	r3, #1
 80070ca:	bf14      	ite	ne
 80070cc:	2301      	movne	r3, #1
 80070ce:	2300      	moveq	r3, #0
 80070d0:	b2db      	uxtb	r3, r3
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d001      	beq.n	80070da <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80070d6:	2301      	movs	r3, #1
 80070d8:	e07c      	b.n	80071d4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d104      	bne.n	80070ea <HAL_TIM_PWM_Start+0x82>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2202      	movs	r2, #2
 80070e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80070e8:	e013      	b.n	8007112 <HAL_TIM_PWM_Start+0xaa>
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	2b04      	cmp	r3, #4
 80070ee:	d104      	bne.n	80070fa <HAL_TIM_PWM_Start+0x92>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2202      	movs	r2, #2
 80070f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80070f8:	e00b      	b.n	8007112 <HAL_TIM_PWM_Start+0xaa>
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	2b08      	cmp	r3, #8
 80070fe:	d104      	bne.n	800710a <HAL_TIM_PWM_Start+0xa2>
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2202      	movs	r2, #2
 8007104:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007108:	e003      	b.n	8007112 <HAL_TIM_PWM_Start+0xaa>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2202      	movs	r2, #2
 800710e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	2201      	movs	r2, #1
 8007118:	6839      	ldr	r1, [r7, #0]
 800711a:	4618      	mov	r0, r3
 800711c:	f000 fe10 	bl	8007d40 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a2d      	ldr	r2, [pc, #180]	@ (80071dc <HAL_TIM_PWM_Start+0x174>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d004      	beq.n	8007134 <HAL_TIM_PWM_Start+0xcc>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4a2c      	ldr	r2, [pc, #176]	@ (80071e0 <HAL_TIM_PWM_Start+0x178>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d101      	bne.n	8007138 <HAL_TIM_PWM_Start+0xd0>
 8007134:	2301      	movs	r3, #1
 8007136:	e000      	b.n	800713a <HAL_TIM_PWM_Start+0xd2>
 8007138:	2300      	movs	r3, #0
 800713a:	2b00      	cmp	r3, #0
 800713c:	d007      	beq.n	800714e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800714c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4a22      	ldr	r2, [pc, #136]	@ (80071dc <HAL_TIM_PWM_Start+0x174>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d022      	beq.n	800719e <HAL_TIM_PWM_Start+0x136>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007160:	d01d      	beq.n	800719e <HAL_TIM_PWM_Start+0x136>
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	4a1f      	ldr	r2, [pc, #124]	@ (80071e4 <HAL_TIM_PWM_Start+0x17c>)
 8007168:	4293      	cmp	r3, r2
 800716a:	d018      	beq.n	800719e <HAL_TIM_PWM_Start+0x136>
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4a1d      	ldr	r2, [pc, #116]	@ (80071e8 <HAL_TIM_PWM_Start+0x180>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d013      	beq.n	800719e <HAL_TIM_PWM_Start+0x136>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	4a1c      	ldr	r2, [pc, #112]	@ (80071ec <HAL_TIM_PWM_Start+0x184>)
 800717c:	4293      	cmp	r3, r2
 800717e:	d00e      	beq.n	800719e <HAL_TIM_PWM_Start+0x136>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4a16      	ldr	r2, [pc, #88]	@ (80071e0 <HAL_TIM_PWM_Start+0x178>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d009      	beq.n	800719e <HAL_TIM_PWM_Start+0x136>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	4a18      	ldr	r2, [pc, #96]	@ (80071f0 <HAL_TIM_PWM_Start+0x188>)
 8007190:	4293      	cmp	r3, r2
 8007192:	d004      	beq.n	800719e <HAL_TIM_PWM_Start+0x136>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a16      	ldr	r2, [pc, #88]	@ (80071f4 <HAL_TIM_PWM_Start+0x18c>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d111      	bne.n	80071c2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	689b      	ldr	r3, [r3, #8]
 80071a4:	f003 0307 	and.w	r3, r3, #7
 80071a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	2b06      	cmp	r3, #6
 80071ae:	d010      	beq.n	80071d2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	681a      	ldr	r2, [r3, #0]
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f042 0201 	orr.w	r2, r2, #1
 80071be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071c0:	e007      	b.n	80071d2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	681a      	ldr	r2, [r3, #0]
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f042 0201 	orr.w	r2, r2, #1
 80071d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80071d2:	2300      	movs	r3, #0
}
 80071d4:	4618      	mov	r0, r3
 80071d6:	3710      	adds	r7, #16
 80071d8:	46bd      	mov	sp, r7
 80071da:	bd80      	pop	{r7, pc}
 80071dc:	40010000 	.word	0x40010000
 80071e0:	40010400 	.word	0x40010400
 80071e4:	40000400 	.word	0x40000400
 80071e8:	40000800 	.word	0x40000800
 80071ec:	40000c00 	.word	0x40000c00
 80071f0:	40014000 	.word	0x40014000
 80071f4:	40001800 	.word	0x40001800

080071f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b082      	sub	sp, #8
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	691b      	ldr	r3, [r3, #16]
 8007206:	f003 0302 	and.w	r3, r3, #2
 800720a:	2b02      	cmp	r3, #2
 800720c:	d122      	bne.n	8007254 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	68db      	ldr	r3, [r3, #12]
 8007214:	f003 0302 	and.w	r3, r3, #2
 8007218:	2b02      	cmp	r3, #2
 800721a:	d11b      	bne.n	8007254 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f06f 0202 	mvn.w	r2, #2
 8007224:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2201      	movs	r2, #1
 800722a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	699b      	ldr	r3, [r3, #24]
 8007232:	f003 0303 	and.w	r3, r3, #3
 8007236:	2b00      	cmp	r3, #0
 8007238:	d003      	beq.n	8007242 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800723a:	6878      	ldr	r0, [r7, #4]
 800723c:	f000 fa77 	bl	800772e <HAL_TIM_IC_CaptureCallback>
 8007240:	e005      	b.n	800724e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007242:	6878      	ldr	r0, [r7, #4]
 8007244:	f000 fa69 	bl	800771a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007248:	6878      	ldr	r0, [r7, #4]
 800724a:	f000 fa7a 	bl	8007742 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2200      	movs	r2, #0
 8007252:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	691b      	ldr	r3, [r3, #16]
 800725a:	f003 0304 	and.w	r3, r3, #4
 800725e:	2b04      	cmp	r3, #4
 8007260:	d122      	bne.n	80072a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	68db      	ldr	r3, [r3, #12]
 8007268:	f003 0304 	and.w	r3, r3, #4
 800726c:	2b04      	cmp	r3, #4
 800726e:	d11b      	bne.n	80072a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f06f 0204 	mvn.w	r2, #4
 8007278:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2202      	movs	r2, #2
 800727e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	699b      	ldr	r3, [r3, #24]
 8007286:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800728a:	2b00      	cmp	r3, #0
 800728c:	d003      	beq.n	8007296 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800728e:	6878      	ldr	r0, [r7, #4]
 8007290:	f000 fa4d 	bl	800772e <HAL_TIM_IC_CaptureCallback>
 8007294:	e005      	b.n	80072a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007296:	6878      	ldr	r0, [r7, #4]
 8007298:	f000 fa3f 	bl	800771a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800729c:	6878      	ldr	r0, [r7, #4]
 800729e:	f000 fa50 	bl	8007742 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2200      	movs	r2, #0
 80072a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	691b      	ldr	r3, [r3, #16]
 80072ae:	f003 0308 	and.w	r3, r3, #8
 80072b2:	2b08      	cmp	r3, #8
 80072b4:	d122      	bne.n	80072fc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	68db      	ldr	r3, [r3, #12]
 80072bc:	f003 0308 	and.w	r3, r3, #8
 80072c0:	2b08      	cmp	r3, #8
 80072c2:	d11b      	bne.n	80072fc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f06f 0208 	mvn.w	r2, #8
 80072cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2204      	movs	r2, #4
 80072d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	69db      	ldr	r3, [r3, #28]
 80072da:	f003 0303 	and.w	r3, r3, #3
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d003      	beq.n	80072ea <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072e2:	6878      	ldr	r0, [r7, #4]
 80072e4:	f000 fa23 	bl	800772e <HAL_TIM_IC_CaptureCallback>
 80072e8:	e005      	b.n	80072f6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072ea:	6878      	ldr	r0, [r7, #4]
 80072ec:	f000 fa15 	bl	800771a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	f000 fa26 	bl	8007742 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2200      	movs	r2, #0
 80072fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	691b      	ldr	r3, [r3, #16]
 8007302:	f003 0310 	and.w	r3, r3, #16
 8007306:	2b10      	cmp	r3, #16
 8007308:	d122      	bne.n	8007350 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	68db      	ldr	r3, [r3, #12]
 8007310:	f003 0310 	and.w	r3, r3, #16
 8007314:	2b10      	cmp	r3, #16
 8007316:	d11b      	bne.n	8007350 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f06f 0210 	mvn.w	r2, #16
 8007320:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2208      	movs	r2, #8
 8007326:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	69db      	ldr	r3, [r3, #28]
 800732e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007332:	2b00      	cmp	r3, #0
 8007334:	d003      	beq.n	800733e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f000 f9f9 	bl	800772e <HAL_TIM_IC_CaptureCallback>
 800733c:	e005      	b.n	800734a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f000 f9eb 	bl	800771a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007344:	6878      	ldr	r0, [r7, #4]
 8007346:	f000 f9fc 	bl	8007742 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2200      	movs	r2, #0
 800734e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	691b      	ldr	r3, [r3, #16]
 8007356:	f003 0301 	and.w	r3, r3, #1
 800735a:	2b01      	cmp	r3, #1
 800735c:	d10e      	bne.n	800737c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	68db      	ldr	r3, [r3, #12]
 8007364:	f003 0301 	and.w	r3, r3, #1
 8007368:	2b01      	cmp	r3, #1
 800736a:	d107      	bne.n	800737c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f06f 0201 	mvn.w	r2, #1
 8007374:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f7fb fbec 	bl	8002b54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	691b      	ldr	r3, [r3, #16]
 8007382:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007386:	2b80      	cmp	r3, #128	@ 0x80
 8007388:	d10e      	bne.n	80073a8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	68db      	ldr	r3, [r3, #12]
 8007390:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007394:	2b80      	cmp	r3, #128	@ 0x80
 8007396:	d107      	bne.n	80073a8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80073a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f000 fd78 	bl	8007e98 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	691b      	ldr	r3, [r3, #16]
 80073ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073b2:	2b40      	cmp	r3, #64	@ 0x40
 80073b4:	d10e      	bne.n	80073d4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	68db      	ldr	r3, [r3, #12]
 80073bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073c0:	2b40      	cmp	r3, #64	@ 0x40
 80073c2:	d107      	bne.n	80073d4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80073cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f000 f9c1 	bl	8007756 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	691b      	ldr	r3, [r3, #16]
 80073da:	f003 0320 	and.w	r3, r3, #32
 80073de:	2b20      	cmp	r3, #32
 80073e0:	d10e      	bne.n	8007400 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	68db      	ldr	r3, [r3, #12]
 80073e8:	f003 0320 	and.w	r3, r3, #32
 80073ec:	2b20      	cmp	r3, #32
 80073ee:	d107      	bne.n	8007400 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f06f 0220 	mvn.w	r2, #32
 80073f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f000 fd42 	bl	8007e84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007400:	bf00      	nop
 8007402:	3708      	adds	r7, #8
 8007404:	46bd      	mov	sp, r7
 8007406:	bd80      	pop	{r7, pc}

08007408 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	b086      	sub	sp, #24
 800740c:	af00      	add	r7, sp, #0
 800740e:	60f8      	str	r0, [r7, #12]
 8007410:	60b9      	str	r1, [r7, #8]
 8007412:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007414:	2300      	movs	r3, #0
 8007416:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800741e:	2b01      	cmp	r3, #1
 8007420:	d101      	bne.n	8007426 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007422:	2302      	movs	r3, #2
 8007424:	e0ae      	b.n	8007584 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2201      	movs	r2, #1
 800742a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2b0c      	cmp	r3, #12
 8007432:	f200 809f 	bhi.w	8007574 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007436:	a201      	add	r2, pc, #4	@ (adr r2, 800743c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800743c:	08007471 	.word	0x08007471
 8007440:	08007575 	.word	0x08007575
 8007444:	08007575 	.word	0x08007575
 8007448:	08007575 	.word	0x08007575
 800744c:	080074b1 	.word	0x080074b1
 8007450:	08007575 	.word	0x08007575
 8007454:	08007575 	.word	0x08007575
 8007458:	08007575 	.word	0x08007575
 800745c:	080074f3 	.word	0x080074f3
 8007460:	08007575 	.word	0x08007575
 8007464:	08007575 	.word	0x08007575
 8007468:	08007575 	.word	0x08007575
 800746c:	08007533 	.word	0x08007533
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	68b9      	ldr	r1, [r7, #8]
 8007476:	4618      	mov	r0, r3
 8007478:	f000 fa18 	bl	80078ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	699a      	ldr	r2, [r3, #24]
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f042 0208 	orr.w	r2, r2, #8
 800748a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	699a      	ldr	r2, [r3, #24]
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f022 0204 	bic.w	r2, r2, #4
 800749a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	6999      	ldr	r1, [r3, #24]
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	691a      	ldr	r2, [r3, #16]
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	430a      	orrs	r2, r1
 80074ac:	619a      	str	r2, [r3, #24]
      break;
 80074ae:	e064      	b.n	800757a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	68b9      	ldr	r1, [r7, #8]
 80074b6:	4618      	mov	r0, r3
 80074b8:	f000 fa68 	bl	800798c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	699a      	ldr	r2, [r3, #24]
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80074ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	699a      	ldr	r2, [r3, #24]
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80074da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	6999      	ldr	r1, [r3, #24]
 80074e2:	68bb      	ldr	r3, [r7, #8]
 80074e4:	691b      	ldr	r3, [r3, #16]
 80074e6:	021a      	lsls	r2, r3, #8
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	430a      	orrs	r2, r1
 80074ee:	619a      	str	r2, [r3, #24]
      break;
 80074f0:	e043      	b.n	800757a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	68b9      	ldr	r1, [r7, #8]
 80074f8:	4618      	mov	r0, r3
 80074fa:	f000 fabd 	bl	8007a78 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	69da      	ldr	r2, [r3, #28]
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f042 0208 	orr.w	r2, r2, #8
 800750c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	69da      	ldr	r2, [r3, #28]
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f022 0204 	bic.w	r2, r2, #4
 800751c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	69d9      	ldr	r1, [r3, #28]
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	691a      	ldr	r2, [r3, #16]
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	430a      	orrs	r2, r1
 800752e:	61da      	str	r2, [r3, #28]
      break;
 8007530:	e023      	b.n	800757a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	68b9      	ldr	r1, [r7, #8]
 8007538:	4618      	mov	r0, r3
 800753a:	f000 fb11 	bl	8007b60 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	69da      	ldr	r2, [r3, #28]
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800754c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	69da      	ldr	r2, [r3, #28]
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800755c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	69d9      	ldr	r1, [r3, #28]
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	691b      	ldr	r3, [r3, #16]
 8007568:	021a      	lsls	r2, r3, #8
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	430a      	orrs	r2, r1
 8007570:	61da      	str	r2, [r3, #28]
      break;
 8007572:	e002      	b.n	800757a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007574:	2301      	movs	r3, #1
 8007576:	75fb      	strb	r3, [r7, #23]
      break;
 8007578:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2200      	movs	r2, #0
 800757e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007582:	7dfb      	ldrb	r3, [r7, #23]
}
 8007584:	4618      	mov	r0, r3
 8007586:	3718      	adds	r7, #24
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}

0800758c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b084      	sub	sp, #16
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
 8007594:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007596:	2300      	movs	r3, #0
 8007598:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80075a0:	2b01      	cmp	r3, #1
 80075a2:	d101      	bne.n	80075a8 <HAL_TIM_ConfigClockSource+0x1c>
 80075a4:	2302      	movs	r3, #2
 80075a6:	e0b4      	b.n	8007712 <HAL_TIM_ConfigClockSource+0x186>
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2201      	movs	r2, #1
 80075ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2202      	movs	r2, #2
 80075b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	689b      	ldr	r3, [r3, #8]
 80075be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80075c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80075ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	68ba      	ldr	r2, [r7, #8]
 80075d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075e0:	d03e      	beq.n	8007660 <HAL_TIM_ConfigClockSource+0xd4>
 80075e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075e6:	f200 8087 	bhi.w	80076f8 <HAL_TIM_ConfigClockSource+0x16c>
 80075ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075ee:	f000 8086 	beq.w	80076fe <HAL_TIM_ConfigClockSource+0x172>
 80075f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075f6:	d87f      	bhi.n	80076f8 <HAL_TIM_ConfigClockSource+0x16c>
 80075f8:	2b70      	cmp	r3, #112	@ 0x70
 80075fa:	d01a      	beq.n	8007632 <HAL_TIM_ConfigClockSource+0xa6>
 80075fc:	2b70      	cmp	r3, #112	@ 0x70
 80075fe:	d87b      	bhi.n	80076f8 <HAL_TIM_ConfigClockSource+0x16c>
 8007600:	2b60      	cmp	r3, #96	@ 0x60
 8007602:	d050      	beq.n	80076a6 <HAL_TIM_ConfigClockSource+0x11a>
 8007604:	2b60      	cmp	r3, #96	@ 0x60
 8007606:	d877      	bhi.n	80076f8 <HAL_TIM_ConfigClockSource+0x16c>
 8007608:	2b50      	cmp	r3, #80	@ 0x50
 800760a:	d03c      	beq.n	8007686 <HAL_TIM_ConfigClockSource+0xfa>
 800760c:	2b50      	cmp	r3, #80	@ 0x50
 800760e:	d873      	bhi.n	80076f8 <HAL_TIM_ConfigClockSource+0x16c>
 8007610:	2b40      	cmp	r3, #64	@ 0x40
 8007612:	d058      	beq.n	80076c6 <HAL_TIM_ConfigClockSource+0x13a>
 8007614:	2b40      	cmp	r3, #64	@ 0x40
 8007616:	d86f      	bhi.n	80076f8 <HAL_TIM_ConfigClockSource+0x16c>
 8007618:	2b30      	cmp	r3, #48	@ 0x30
 800761a:	d064      	beq.n	80076e6 <HAL_TIM_ConfigClockSource+0x15a>
 800761c:	2b30      	cmp	r3, #48	@ 0x30
 800761e:	d86b      	bhi.n	80076f8 <HAL_TIM_ConfigClockSource+0x16c>
 8007620:	2b20      	cmp	r3, #32
 8007622:	d060      	beq.n	80076e6 <HAL_TIM_ConfigClockSource+0x15a>
 8007624:	2b20      	cmp	r3, #32
 8007626:	d867      	bhi.n	80076f8 <HAL_TIM_ConfigClockSource+0x16c>
 8007628:	2b00      	cmp	r3, #0
 800762a:	d05c      	beq.n	80076e6 <HAL_TIM_ConfigClockSource+0x15a>
 800762c:	2b10      	cmp	r3, #16
 800762e:	d05a      	beq.n	80076e6 <HAL_TIM_ConfigClockSource+0x15a>
 8007630:	e062      	b.n	80076f8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6818      	ldr	r0, [r3, #0]
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	6899      	ldr	r1, [r3, #8]
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	685a      	ldr	r2, [r3, #4]
 800763e:	683b      	ldr	r3, [r7, #0]
 8007640:	68db      	ldr	r3, [r3, #12]
 8007642:	f000 fb5d 	bl	8007d00 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	689b      	ldr	r3, [r3, #8]
 800764c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007654:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	68ba      	ldr	r2, [r7, #8]
 800765c:	609a      	str	r2, [r3, #8]
      break;
 800765e:	e04f      	b.n	8007700 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6818      	ldr	r0, [r3, #0]
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	6899      	ldr	r1, [r3, #8]
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	685a      	ldr	r2, [r3, #4]
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	68db      	ldr	r3, [r3, #12]
 8007670:	f000 fb46 	bl	8007d00 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	689a      	ldr	r2, [r3, #8]
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007682:	609a      	str	r2, [r3, #8]
      break;
 8007684:	e03c      	b.n	8007700 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6818      	ldr	r0, [r3, #0]
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	6859      	ldr	r1, [r3, #4]
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	68db      	ldr	r3, [r3, #12]
 8007692:	461a      	mov	r2, r3
 8007694:	f000 faba 	bl	8007c0c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	2150      	movs	r1, #80	@ 0x50
 800769e:	4618      	mov	r0, r3
 80076a0:	f000 fb13 	bl	8007cca <TIM_ITRx_SetConfig>
      break;
 80076a4:	e02c      	b.n	8007700 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6818      	ldr	r0, [r3, #0]
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	6859      	ldr	r1, [r3, #4]
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	68db      	ldr	r3, [r3, #12]
 80076b2:	461a      	mov	r2, r3
 80076b4:	f000 fad9 	bl	8007c6a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	2160      	movs	r1, #96	@ 0x60
 80076be:	4618      	mov	r0, r3
 80076c0:	f000 fb03 	bl	8007cca <TIM_ITRx_SetConfig>
      break;
 80076c4:	e01c      	b.n	8007700 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6818      	ldr	r0, [r3, #0]
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	6859      	ldr	r1, [r3, #4]
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	68db      	ldr	r3, [r3, #12]
 80076d2:	461a      	mov	r2, r3
 80076d4:	f000 fa9a 	bl	8007c0c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	2140      	movs	r1, #64	@ 0x40
 80076de:	4618      	mov	r0, r3
 80076e0:	f000 faf3 	bl	8007cca <TIM_ITRx_SetConfig>
      break;
 80076e4:	e00c      	b.n	8007700 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681a      	ldr	r2, [r3, #0]
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4619      	mov	r1, r3
 80076f0:	4610      	mov	r0, r2
 80076f2:	f000 faea 	bl	8007cca <TIM_ITRx_SetConfig>
      break;
 80076f6:	e003      	b.n	8007700 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80076f8:	2301      	movs	r3, #1
 80076fa:	73fb      	strb	r3, [r7, #15]
      break;
 80076fc:	e000      	b.n	8007700 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80076fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2201      	movs	r2, #1
 8007704:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2200      	movs	r2, #0
 800770c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007710:	7bfb      	ldrb	r3, [r7, #15]
}
 8007712:	4618      	mov	r0, r3
 8007714:	3710      	adds	r7, #16
 8007716:	46bd      	mov	sp, r7
 8007718:	bd80      	pop	{r7, pc}

0800771a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800771a:	b480      	push	{r7}
 800771c:	b083      	sub	sp, #12
 800771e:	af00      	add	r7, sp, #0
 8007720:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007722:	bf00      	nop
 8007724:	370c      	adds	r7, #12
 8007726:	46bd      	mov	sp, r7
 8007728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772c:	4770      	bx	lr

0800772e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800772e:	b480      	push	{r7}
 8007730:	b083      	sub	sp, #12
 8007732:	af00      	add	r7, sp, #0
 8007734:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007736:	bf00      	nop
 8007738:	370c      	adds	r7, #12
 800773a:	46bd      	mov	sp, r7
 800773c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007740:	4770      	bx	lr

08007742 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007742:	b480      	push	{r7}
 8007744:	b083      	sub	sp, #12
 8007746:	af00      	add	r7, sp, #0
 8007748:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800774a:	bf00      	nop
 800774c:	370c      	adds	r7, #12
 800774e:	46bd      	mov	sp, r7
 8007750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007754:	4770      	bx	lr

08007756 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007756:	b480      	push	{r7}
 8007758:	b083      	sub	sp, #12
 800775a:	af00      	add	r7, sp, #0
 800775c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800775e:	bf00      	nop
 8007760:	370c      	adds	r7, #12
 8007762:	46bd      	mov	sp, r7
 8007764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007768:	4770      	bx	lr
	...

0800776c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800776c:	b480      	push	{r7}
 800776e:	b085      	sub	sp, #20
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
 8007774:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	4a40      	ldr	r2, [pc, #256]	@ (8007880 <TIM_Base_SetConfig+0x114>)
 8007780:	4293      	cmp	r3, r2
 8007782:	d013      	beq.n	80077ac <TIM_Base_SetConfig+0x40>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800778a:	d00f      	beq.n	80077ac <TIM_Base_SetConfig+0x40>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	4a3d      	ldr	r2, [pc, #244]	@ (8007884 <TIM_Base_SetConfig+0x118>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d00b      	beq.n	80077ac <TIM_Base_SetConfig+0x40>
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	4a3c      	ldr	r2, [pc, #240]	@ (8007888 <TIM_Base_SetConfig+0x11c>)
 8007798:	4293      	cmp	r3, r2
 800779a:	d007      	beq.n	80077ac <TIM_Base_SetConfig+0x40>
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	4a3b      	ldr	r2, [pc, #236]	@ (800788c <TIM_Base_SetConfig+0x120>)
 80077a0:	4293      	cmp	r3, r2
 80077a2:	d003      	beq.n	80077ac <TIM_Base_SetConfig+0x40>
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	4a3a      	ldr	r2, [pc, #232]	@ (8007890 <TIM_Base_SetConfig+0x124>)
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d108      	bne.n	80077be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	685b      	ldr	r3, [r3, #4]
 80077b8:	68fa      	ldr	r2, [r7, #12]
 80077ba:	4313      	orrs	r3, r2
 80077bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	4a2f      	ldr	r2, [pc, #188]	@ (8007880 <TIM_Base_SetConfig+0x114>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d02b      	beq.n	800781e <TIM_Base_SetConfig+0xb2>
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077cc:	d027      	beq.n	800781e <TIM_Base_SetConfig+0xb2>
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	4a2c      	ldr	r2, [pc, #176]	@ (8007884 <TIM_Base_SetConfig+0x118>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d023      	beq.n	800781e <TIM_Base_SetConfig+0xb2>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	4a2b      	ldr	r2, [pc, #172]	@ (8007888 <TIM_Base_SetConfig+0x11c>)
 80077da:	4293      	cmp	r3, r2
 80077dc:	d01f      	beq.n	800781e <TIM_Base_SetConfig+0xb2>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	4a2a      	ldr	r2, [pc, #168]	@ (800788c <TIM_Base_SetConfig+0x120>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d01b      	beq.n	800781e <TIM_Base_SetConfig+0xb2>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	4a29      	ldr	r2, [pc, #164]	@ (8007890 <TIM_Base_SetConfig+0x124>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d017      	beq.n	800781e <TIM_Base_SetConfig+0xb2>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	4a28      	ldr	r2, [pc, #160]	@ (8007894 <TIM_Base_SetConfig+0x128>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d013      	beq.n	800781e <TIM_Base_SetConfig+0xb2>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	4a27      	ldr	r2, [pc, #156]	@ (8007898 <TIM_Base_SetConfig+0x12c>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d00f      	beq.n	800781e <TIM_Base_SetConfig+0xb2>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	4a26      	ldr	r2, [pc, #152]	@ (800789c <TIM_Base_SetConfig+0x130>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d00b      	beq.n	800781e <TIM_Base_SetConfig+0xb2>
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	4a25      	ldr	r2, [pc, #148]	@ (80078a0 <TIM_Base_SetConfig+0x134>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d007      	beq.n	800781e <TIM_Base_SetConfig+0xb2>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	4a24      	ldr	r2, [pc, #144]	@ (80078a4 <TIM_Base_SetConfig+0x138>)
 8007812:	4293      	cmp	r3, r2
 8007814:	d003      	beq.n	800781e <TIM_Base_SetConfig+0xb2>
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	4a23      	ldr	r2, [pc, #140]	@ (80078a8 <TIM_Base_SetConfig+0x13c>)
 800781a:	4293      	cmp	r3, r2
 800781c:	d108      	bne.n	8007830 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007824:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	68db      	ldr	r3, [r3, #12]
 800782a:	68fa      	ldr	r2, [r7, #12]
 800782c:	4313      	orrs	r3, r2
 800782e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	695b      	ldr	r3, [r3, #20]
 800783a:	4313      	orrs	r3, r2
 800783c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	68fa      	ldr	r2, [r7, #12]
 8007842:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	689a      	ldr	r2, [r3, #8]
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	681a      	ldr	r2, [r3, #0]
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	4a0a      	ldr	r2, [pc, #40]	@ (8007880 <TIM_Base_SetConfig+0x114>)
 8007858:	4293      	cmp	r3, r2
 800785a:	d003      	beq.n	8007864 <TIM_Base_SetConfig+0xf8>
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	4a0c      	ldr	r2, [pc, #48]	@ (8007890 <TIM_Base_SetConfig+0x124>)
 8007860:	4293      	cmp	r3, r2
 8007862:	d103      	bne.n	800786c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	691a      	ldr	r2, [r3, #16]
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2201      	movs	r2, #1
 8007870:	615a      	str	r2, [r3, #20]
}
 8007872:	bf00      	nop
 8007874:	3714      	adds	r7, #20
 8007876:	46bd      	mov	sp, r7
 8007878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787c:	4770      	bx	lr
 800787e:	bf00      	nop
 8007880:	40010000 	.word	0x40010000
 8007884:	40000400 	.word	0x40000400
 8007888:	40000800 	.word	0x40000800
 800788c:	40000c00 	.word	0x40000c00
 8007890:	40010400 	.word	0x40010400
 8007894:	40014000 	.word	0x40014000
 8007898:	40014400 	.word	0x40014400
 800789c:	40014800 	.word	0x40014800
 80078a0:	40001800 	.word	0x40001800
 80078a4:	40001c00 	.word	0x40001c00
 80078a8:	40002000 	.word	0x40002000

080078ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80078ac:	b480      	push	{r7}
 80078ae:	b087      	sub	sp, #28
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
 80078b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6a1b      	ldr	r3, [r3, #32]
 80078ba:	f023 0201 	bic.w	r2, r3, #1
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6a1b      	ldr	r3, [r3, #32]
 80078c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	699b      	ldr	r3, [r3, #24]
 80078d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	f023 0303 	bic.w	r3, r3, #3
 80078e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	68fa      	ldr	r2, [r7, #12]
 80078ea:	4313      	orrs	r3, r2
 80078ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	f023 0302 	bic.w	r3, r3, #2
 80078f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	689b      	ldr	r3, [r3, #8]
 80078fa:	697a      	ldr	r2, [r7, #20]
 80078fc:	4313      	orrs	r3, r2
 80078fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	4a20      	ldr	r2, [pc, #128]	@ (8007984 <TIM_OC1_SetConfig+0xd8>)
 8007904:	4293      	cmp	r3, r2
 8007906:	d003      	beq.n	8007910 <TIM_OC1_SetConfig+0x64>
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	4a1f      	ldr	r2, [pc, #124]	@ (8007988 <TIM_OC1_SetConfig+0xdc>)
 800790c:	4293      	cmp	r3, r2
 800790e:	d10c      	bne.n	800792a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	f023 0308 	bic.w	r3, r3, #8
 8007916:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	68db      	ldr	r3, [r3, #12]
 800791c:	697a      	ldr	r2, [r7, #20]
 800791e:	4313      	orrs	r3, r2
 8007920:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	f023 0304 	bic.w	r3, r3, #4
 8007928:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	4a15      	ldr	r2, [pc, #84]	@ (8007984 <TIM_OC1_SetConfig+0xd8>)
 800792e:	4293      	cmp	r3, r2
 8007930:	d003      	beq.n	800793a <TIM_OC1_SetConfig+0x8e>
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	4a14      	ldr	r2, [pc, #80]	@ (8007988 <TIM_OC1_SetConfig+0xdc>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d111      	bne.n	800795e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800793a:	693b      	ldr	r3, [r7, #16]
 800793c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007940:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007942:	693b      	ldr	r3, [r7, #16]
 8007944:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007948:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	695b      	ldr	r3, [r3, #20]
 800794e:	693a      	ldr	r2, [r7, #16]
 8007950:	4313      	orrs	r3, r2
 8007952:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	699b      	ldr	r3, [r3, #24]
 8007958:	693a      	ldr	r2, [r7, #16]
 800795a:	4313      	orrs	r3, r2
 800795c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	693a      	ldr	r2, [r7, #16]
 8007962:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	68fa      	ldr	r2, [r7, #12]
 8007968:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	685a      	ldr	r2, [r3, #4]
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	697a      	ldr	r2, [r7, #20]
 8007976:	621a      	str	r2, [r3, #32]
}
 8007978:	bf00      	nop
 800797a:	371c      	adds	r7, #28
 800797c:	46bd      	mov	sp, r7
 800797e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007982:	4770      	bx	lr
 8007984:	40010000 	.word	0x40010000
 8007988:	40010400 	.word	0x40010400

0800798c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800798c:	b480      	push	{r7}
 800798e:	b087      	sub	sp, #28
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
 8007994:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6a1b      	ldr	r3, [r3, #32]
 800799a:	f023 0210 	bic.w	r2, r3, #16
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6a1b      	ldr	r3, [r3, #32]
 80079a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	685b      	ldr	r3, [r3, #4]
 80079ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	699b      	ldr	r3, [r3, #24]
 80079b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80079ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80079c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	021b      	lsls	r3, r3, #8
 80079ca:	68fa      	ldr	r2, [r7, #12]
 80079cc:	4313      	orrs	r3, r2
 80079ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80079d0:	697b      	ldr	r3, [r7, #20]
 80079d2:	f023 0320 	bic.w	r3, r3, #32
 80079d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	689b      	ldr	r3, [r3, #8]
 80079dc:	011b      	lsls	r3, r3, #4
 80079de:	697a      	ldr	r2, [r7, #20]
 80079e0:	4313      	orrs	r3, r2
 80079e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	4a22      	ldr	r2, [pc, #136]	@ (8007a70 <TIM_OC2_SetConfig+0xe4>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d003      	beq.n	80079f4 <TIM_OC2_SetConfig+0x68>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	4a21      	ldr	r2, [pc, #132]	@ (8007a74 <TIM_OC2_SetConfig+0xe8>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d10d      	bne.n	8007a10 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80079f4:	697b      	ldr	r3, [r7, #20]
 80079f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80079fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	68db      	ldr	r3, [r3, #12]
 8007a00:	011b      	lsls	r3, r3, #4
 8007a02:	697a      	ldr	r2, [r7, #20]
 8007a04:	4313      	orrs	r3, r2
 8007a06:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007a08:	697b      	ldr	r3, [r7, #20]
 8007a0a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a0e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	4a17      	ldr	r2, [pc, #92]	@ (8007a70 <TIM_OC2_SetConfig+0xe4>)
 8007a14:	4293      	cmp	r3, r2
 8007a16:	d003      	beq.n	8007a20 <TIM_OC2_SetConfig+0x94>
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	4a16      	ldr	r2, [pc, #88]	@ (8007a74 <TIM_OC2_SetConfig+0xe8>)
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	d113      	bne.n	8007a48 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007a20:	693b      	ldr	r3, [r7, #16]
 8007a22:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007a26:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007a28:	693b      	ldr	r3, [r7, #16]
 8007a2a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007a2e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	695b      	ldr	r3, [r3, #20]
 8007a34:	009b      	lsls	r3, r3, #2
 8007a36:	693a      	ldr	r2, [r7, #16]
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	699b      	ldr	r3, [r3, #24]
 8007a40:	009b      	lsls	r3, r3, #2
 8007a42:	693a      	ldr	r2, [r7, #16]
 8007a44:	4313      	orrs	r3, r2
 8007a46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	693a      	ldr	r2, [r7, #16]
 8007a4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	68fa      	ldr	r2, [r7, #12]
 8007a52:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	685a      	ldr	r2, [r3, #4]
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	697a      	ldr	r2, [r7, #20]
 8007a60:	621a      	str	r2, [r3, #32]
}
 8007a62:	bf00      	nop
 8007a64:	371c      	adds	r7, #28
 8007a66:	46bd      	mov	sp, r7
 8007a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6c:	4770      	bx	lr
 8007a6e:	bf00      	nop
 8007a70:	40010000 	.word	0x40010000
 8007a74:	40010400 	.word	0x40010400

08007a78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b087      	sub	sp, #28
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
 8007a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6a1b      	ldr	r3, [r3, #32]
 8007a86:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6a1b      	ldr	r3, [r3, #32]
 8007a92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	685b      	ldr	r3, [r3, #4]
 8007a98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	69db      	ldr	r3, [r3, #28]
 8007a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007aa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	f023 0303 	bic.w	r3, r3, #3
 8007aae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	68fa      	ldr	r2, [r7, #12]
 8007ab6:	4313      	orrs	r3, r2
 8007ab8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007aba:	697b      	ldr	r3, [r7, #20]
 8007abc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007ac0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	689b      	ldr	r3, [r3, #8]
 8007ac6:	021b      	lsls	r3, r3, #8
 8007ac8:	697a      	ldr	r2, [r7, #20]
 8007aca:	4313      	orrs	r3, r2
 8007acc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	4a21      	ldr	r2, [pc, #132]	@ (8007b58 <TIM_OC3_SetConfig+0xe0>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d003      	beq.n	8007ade <TIM_OC3_SetConfig+0x66>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	4a20      	ldr	r2, [pc, #128]	@ (8007b5c <TIM_OC3_SetConfig+0xe4>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d10d      	bne.n	8007afa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007ade:	697b      	ldr	r3, [r7, #20]
 8007ae0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007ae4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	68db      	ldr	r3, [r3, #12]
 8007aea:	021b      	lsls	r3, r3, #8
 8007aec:	697a      	ldr	r2, [r7, #20]
 8007aee:	4313      	orrs	r3, r2
 8007af0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007af8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	4a16      	ldr	r2, [pc, #88]	@ (8007b58 <TIM_OC3_SetConfig+0xe0>)
 8007afe:	4293      	cmp	r3, r2
 8007b00:	d003      	beq.n	8007b0a <TIM_OC3_SetConfig+0x92>
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	4a15      	ldr	r2, [pc, #84]	@ (8007b5c <TIM_OC3_SetConfig+0xe4>)
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d113      	bne.n	8007b32 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007b0a:	693b      	ldr	r3, [r7, #16]
 8007b0c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007b12:	693b      	ldr	r3, [r7, #16]
 8007b14:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007b18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	695b      	ldr	r3, [r3, #20]
 8007b1e:	011b      	lsls	r3, r3, #4
 8007b20:	693a      	ldr	r2, [r7, #16]
 8007b22:	4313      	orrs	r3, r2
 8007b24:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	699b      	ldr	r3, [r3, #24]
 8007b2a:	011b      	lsls	r3, r3, #4
 8007b2c:	693a      	ldr	r2, [r7, #16]
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	693a      	ldr	r2, [r7, #16]
 8007b36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	68fa      	ldr	r2, [r7, #12]
 8007b3c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	685a      	ldr	r2, [r3, #4]
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	697a      	ldr	r2, [r7, #20]
 8007b4a:	621a      	str	r2, [r3, #32]
}
 8007b4c:	bf00      	nop
 8007b4e:	371c      	adds	r7, #28
 8007b50:	46bd      	mov	sp, r7
 8007b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b56:	4770      	bx	lr
 8007b58:	40010000 	.word	0x40010000
 8007b5c:	40010400 	.word	0x40010400

08007b60 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b60:	b480      	push	{r7}
 8007b62:	b087      	sub	sp, #28
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
 8007b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6a1b      	ldr	r3, [r3, #32]
 8007b6e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6a1b      	ldr	r3, [r3, #32]
 8007b7a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	685b      	ldr	r3, [r3, #4]
 8007b80:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	69db      	ldr	r3, [r3, #28]
 8007b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	021b      	lsls	r3, r3, #8
 8007b9e:	68fa      	ldr	r2, [r7, #12]
 8007ba0:	4313      	orrs	r3, r2
 8007ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007ba4:	693b      	ldr	r3, [r7, #16]
 8007ba6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007baa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	689b      	ldr	r3, [r3, #8]
 8007bb0:	031b      	lsls	r3, r3, #12
 8007bb2:	693a      	ldr	r2, [r7, #16]
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	4a12      	ldr	r2, [pc, #72]	@ (8007c04 <TIM_OC4_SetConfig+0xa4>)
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d003      	beq.n	8007bc8 <TIM_OC4_SetConfig+0x68>
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	4a11      	ldr	r2, [pc, #68]	@ (8007c08 <TIM_OC4_SetConfig+0xa8>)
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d109      	bne.n	8007bdc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007bc8:	697b      	ldr	r3, [r7, #20]
 8007bca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007bce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	695b      	ldr	r3, [r3, #20]
 8007bd4:	019b      	lsls	r3, r3, #6
 8007bd6:	697a      	ldr	r2, [r7, #20]
 8007bd8:	4313      	orrs	r3, r2
 8007bda:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	697a      	ldr	r2, [r7, #20]
 8007be0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	68fa      	ldr	r2, [r7, #12]
 8007be6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	685a      	ldr	r2, [r3, #4]
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	693a      	ldr	r2, [r7, #16]
 8007bf4:	621a      	str	r2, [r3, #32]
}
 8007bf6:	bf00      	nop
 8007bf8:	371c      	adds	r7, #28
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c00:	4770      	bx	lr
 8007c02:	bf00      	nop
 8007c04:	40010000 	.word	0x40010000
 8007c08:	40010400 	.word	0x40010400

08007c0c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c0c:	b480      	push	{r7}
 8007c0e:	b087      	sub	sp, #28
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	60f8      	str	r0, [r7, #12]
 8007c14:	60b9      	str	r1, [r7, #8]
 8007c16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	6a1b      	ldr	r3, [r3, #32]
 8007c1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	6a1b      	ldr	r3, [r3, #32]
 8007c22:	f023 0201 	bic.w	r2, r3, #1
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	699b      	ldr	r3, [r3, #24]
 8007c2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007c30:	693b      	ldr	r3, [r7, #16]
 8007c32:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007c36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	011b      	lsls	r3, r3, #4
 8007c3c:	693a      	ldr	r2, [r7, #16]
 8007c3e:	4313      	orrs	r3, r2
 8007c40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	f023 030a 	bic.w	r3, r3, #10
 8007c48:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007c4a:	697a      	ldr	r2, [r7, #20]
 8007c4c:	68bb      	ldr	r3, [r7, #8]
 8007c4e:	4313      	orrs	r3, r2
 8007c50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	693a      	ldr	r2, [r7, #16]
 8007c56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	697a      	ldr	r2, [r7, #20]
 8007c5c:	621a      	str	r2, [r3, #32]
}
 8007c5e:	bf00      	nop
 8007c60:	371c      	adds	r7, #28
 8007c62:	46bd      	mov	sp, r7
 8007c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c68:	4770      	bx	lr

08007c6a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c6a:	b480      	push	{r7}
 8007c6c:	b087      	sub	sp, #28
 8007c6e:	af00      	add	r7, sp, #0
 8007c70:	60f8      	str	r0, [r7, #12]
 8007c72:	60b9      	str	r1, [r7, #8]
 8007c74:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	6a1b      	ldr	r3, [r3, #32]
 8007c7a:	f023 0210 	bic.w	r2, r3, #16
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	699b      	ldr	r3, [r3, #24]
 8007c86:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	6a1b      	ldr	r3, [r3, #32]
 8007c8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007c94:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	031b      	lsls	r3, r3, #12
 8007c9a:	697a      	ldr	r2, [r7, #20]
 8007c9c:	4313      	orrs	r3, r2
 8007c9e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007ca0:	693b      	ldr	r3, [r7, #16]
 8007ca2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007ca6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	011b      	lsls	r3, r3, #4
 8007cac:	693a      	ldr	r2, [r7, #16]
 8007cae:	4313      	orrs	r3, r2
 8007cb0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	697a      	ldr	r2, [r7, #20]
 8007cb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	693a      	ldr	r2, [r7, #16]
 8007cbc:	621a      	str	r2, [r3, #32]
}
 8007cbe:	bf00      	nop
 8007cc0:	371c      	adds	r7, #28
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc8:	4770      	bx	lr

08007cca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007cca:	b480      	push	{r7}
 8007ccc:	b085      	sub	sp, #20
 8007cce:	af00      	add	r7, sp, #0
 8007cd0:	6078      	str	r0, [r7, #4]
 8007cd2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	689b      	ldr	r3, [r3, #8]
 8007cd8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ce0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007ce2:	683a      	ldr	r2, [r7, #0]
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	f043 0307 	orr.w	r3, r3, #7
 8007cec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	68fa      	ldr	r2, [r7, #12]
 8007cf2:	609a      	str	r2, [r3, #8]
}
 8007cf4:	bf00      	nop
 8007cf6:	3714      	adds	r7, #20
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfe:	4770      	bx	lr

08007d00 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007d00:	b480      	push	{r7}
 8007d02:	b087      	sub	sp, #28
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	60f8      	str	r0, [r7, #12]
 8007d08:	60b9      	str	r1, [r7, #8]
 8007d0a:	607a      	str	r2, [r7, #4]
 8007d0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	689b      	ldr	r3, [r3, #8]
 8007d12:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d14:	697b      	ldr	r3, [r7, #20]
 8007d16:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007d1a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	021a      	lsls	r2, r3, #8
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	431a      	orrs	r2, r3
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	4313      	orrs	r3, r2
 8007d28:	697a      	ldr	r2, [r7, #20]
 8007d2a:	4313      	orrs	r3, r2
 8007d2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	697a      	ldr	r2, [r7, #20]
 8007d32:	609a      	str	r2, [r3, #8]
}
 8007d34:	bf00      	nop
 8007d36:	371c      	adds	r7, #28
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3e:	4770      	bx	lr

08007d40 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007d40:	b480      	push	{r7}
 8007d42:	b087      	sub	sp, #28
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	60f8      	str	r0, [r7, #12]
 8007d48:	60b9      	str	r1, [r7, #8]
 8007d4a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	f003 031f 	and.w	r3, r3, #31
 8007d52:	2201      	movs	r2, #1
 8007d54:	fa02 f303 	lsl.w	r3, r2, r3
 8007d58:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	6a1a      	ldr	r2, [r3, #32]
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	43db      	mvns	r3, r3
 8007d62:	401a      	ands	r2, r3
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	6a1a      	ldr	r2, [r3, #32]
 8007d6c:	68bb      	ldr	r3, [r7, #8]
 8007d6e:	f003 031f 	and.w	r3, r3, #31
 8007d72:	6879      	ldr	r1, [r7, #4]
 8007d74:	fa01 f303 	lsl.w	r3, r1, r3
 8007d78:	431a      	orrs	r2, r3
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	621a      	str	r2, [r3, #32]
}
 8007d7e:	bf00      	nop
 8007d80:	371c      	adds	r7, #28
 8007d82:	46bd      	mov	sp, r7
 8007d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d88:	4770      	bx	lr
	...

08007d8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b085      	sub	sp, #20
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
 8007d94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d9c:	2b01      	cmp	r3, #1
 8007d9e:	d101      	bne.n	8007da4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007da0:	2302      	movs	r3, #2
 8007da2:	e05a      	b.n	8007e5a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2201      	movs	r2, #1
 8007da8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2202      	movs	r2, #2
 8007db0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	685b      	ldr	r3, [r3, #4]
 8007dba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	689b      	ldr	r3, [r3, #8]
 8007dc2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	68fa      	ldr	r2, [r7, #12]
 8007dd2:	4313      	orrs	r3, r2
 8007dd4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	68fa      	ldr	r2, [r7, #12]
 8007ddc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4a21      	ldr	r2, [pc, #132]	@ (8007e68 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d022      	beq.n	8007e2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007df0:	d01d      	beq.n	8007e2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	4a1d      	ldr	r2, [pc, #116]	@ (8007e6c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007df8:	4293      	cmp	r3, r2
 8007dfa:	d018      	beq.n	8007e2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	4a1b      	ldr	r2, [pc, #108]	@ (8007e70 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d013      	beq.n	8007e2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	4a1a      	ldr	r2, [pc, #104]	@ (8007e74 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d00e      	beq.n	8007e2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	4a18      	ldr	r2, [pc, #96]	@ (8007e78 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d009      	beq.n	8007e2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	4a17      	ldr	r2, [pc, #92]	@ (8007e7c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007e20:	4293      	cmp	r3, r2
 8007e22:	d004      	beq.n	8007e2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	4a15      	ldr	r2, [pc, #84]	@ (8007e80 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d10c      	bne.n	8007e48 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007e2e:	68bb      	ldr	r3, [r7, #8]
 8007e30:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007e34:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	685b      	ldr	r3, [r3, #4]
 8007e3a:	68ba      	ldr	r2, [r7, #8]
 8007e3c:	4313      	orrs	r3, r2
 8007e3e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	68ba      	ldr	r2, [r7, #8]
 8007e46:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2201      	movs	r2, #1
 8007e4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2200      	movs	r2, #0
 8007e54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007e58:	2300      	movs	r3, #0
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	3714      	adds	r7, #20
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e64:	4770      	bx	lr
 8007e66:	bf00      	nop
 8007e68:	40010000 	.word	0x40010000
 8007e6c:	40000400 	.word	0x40000400
 8007e70:	40000800 	.word	0x40000800
 8007e74:	40000c00 	.word	0x40000c00
 8007e78:	40010400 	.word	0x40010400
 8007e7c:	40014000 	.word	0x40014000
 8007e80:	40001800 	.word	0x40001800

08007e84 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b083      	sub	sp, #12
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007e8c:	bf00      	nop
 8007e8e:	370c      	adds	r7, #12
 8007e90:	46bd      	mov	sp, r7
 8007e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e96:	4770      	bx	lr

08007e98 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007e98:	b480      	push	{r7}
 8007e9a:	b083      	sub	sp, #12
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007ea0:	bf00      	nop
 8007ea2:	370c      	adds	r7, #12
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eaa:	4770      	bx	lr

08007eac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b082      	sub	sp, #8
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d101      	bne.n	8007ebe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007eba:	2301      	movs	r3, #1
 8007ebc:	e03f      	b.n	8007f3e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ec4:	b2db      	uxtb	r3, r3
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d106      	bne.n	8007ed8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2200      	movs	r2, #0
 8007ece:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f7fb f924 	bl	8003120 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2224      	movs	r2, #36	@ 0x24
 8007edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	68da      	ldr	r2, [r3, #12]
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007eee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007ef0:	6878      	ldr	r0, [r7, #4]
 8007ef2:	f000 fddb 	bl	8008aac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	691a      	ldr	r2, [r3, #16]
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007f04:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	695a      	ldr	r2, [r3, #20]
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007f14:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	68da      	ldr	r2, [r3, #12]
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007f24:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2220      	movs	r2, #32
 8007f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2220      	movs	r2, #32
 8007f38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007f3c:	2300      	movs	r3, #0
}
 8007f3e:	4618      	mov	r0, r3
 8007f40:	3708      	adds	r7, #8
 8007f42:	46bd      	mov	sp, r7
 8007f44:	bd80      	pop	{r7, pc}

08007f46 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f46:	b580      	push	{r7, lr}
 8007f48:	b08a      	sub	sp, #40	@ 0x28
 8007f4a:	af02      	add	r7, sp, #8
 8007f4c:	60f8      	str	r0, [r7, #12]
 8007f4e:	60b9      	str	r1, [r7, #8]
 8007f50:	603b      	str	r3, [r7, #0]
 8007f52:	4613      	mov	r3, r2
 8007f54:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007f56:	2300      	movs	r3, #0
 8007f58:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f60:	b2db      	uxtb	r3, r3
 8007f62:	2b20      	cmp	r3, #32
 8007f64:	d17c      	bne.n	8008060 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d002      	beq.n	8007f72 <HAL_UART_Transmit+0x2c>
 8007f6c:	88fb      	ldrh	r3, [r7, #6]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d101      	bne.n	8007f76 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007f72:	2301      	movs	r3, #1
 8007f74:	e075      	b.n	8008062 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f7c:	2b01      	cmp	r3, #1
 8007f7e:	d101      	bne.n	8007f84 <HAL_UART_Transmit+0x3e>
 8007f80:	2302      	movs	r3, #2
 8007f82:	e06e      	b.n	8008062 <HAL_UART_Transmit+0x11c>
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	2201      	movs	r2, #1
 8007f88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	2221      	movs	r2, #33	@ 0x21
 8007f96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007f9a:	f7fb f9e1 	bl	8003360 <HAL_GetTick>
 8007f9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	88fa      	ldrh	r2, [r7, #6]
 8007fa4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	88fa      	ldrh	r2, [r7, #6]
 8007faa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	689b      	ldr	r3, [r3, #8]
 8007fb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fb4:	d108      	bne.n	8007fc8 <HAL_UART_Transmit+0x82>
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	691b      	ldr	r3, [r3, #16]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d104      	bne.n	8007fc8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	61bb      	str	r3, [r7, #24]
 8007fc6:	e003      	b.n	8007fd0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007fcc:	2300      	movs	r3, #0
 8007fce:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8007fd8:	e02a      	b.n	8008030 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	9300      	str	r3, [sp, #0]
 8007fde:	697b      	ldr	r3, [r7, #20]
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	2180      	movs	r1, #128	@ 0x80
 8007fe4:	68f8      	ldr	r0, [r7, #12]
 8007fe6:	f000 fb1f 	bl	8008628 <UART_WaitOnFlagUntilTimeout>
 8007fea:	4603      	mov	r3, r0
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d001      	beq.n	8007ff4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007ff0:	2303      	movs	r3, #3
 8007ff2:	e036      	b.n	8008062 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007ff4:	69fb      	ldr	r3, [r7, #28]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d10b      	bne.n	8008012 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007ffa:	69bb      	ldr	r3, [r7, #24]
 8007ffc:	881b      	ldrh	r3, [r3, #0]
 8007ffe:	461a      	mov	r2, r3
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008008:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800800a:	69bb      	ldr	r3, [r7, #24]
 800800c:	3302      	adds	r3, #2
 800800e:	61bb      	str	r3, [r7, #24]
 8008010:	e007      	b.n	8008022 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008012:	69fb      	ldr	r3, [r7, #28]
 8008014:	781a      	ldrb	r2, [r3, #0]
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800801c:	69fb      	ldr	r3, [r7, #28]
 800801e:	3301      	adds	r3, #1
 8008020:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008026:	b29b      	uxth	r3, r3
 8008028:	3b01      	subs	r3, #1
 800802a:	b29a      	uxth	r2, r3
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008034:	b29b      	uxth	r3, r3
 8008036:	2b00      	cmp	r3, #0
 8008038:	d1cf      	bne.n	8007fda <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	9300      	str	r3, [sp, #0]
 800803e:	697b      	ldr	r3, [r7, #20]
 8008040:	2200      	movs	r2, #0
 8008042:	2140      	movs	r1, #64	@ 0x40
 8008044:	68f8      	ldr	r0, [r7, #12]
 8008046:	f000 faef 	bl	8008628 <UART_WaitOnFlagUntilTimeout>
 800804a:	4603      	mov	r3, r0
 800804c:	2b00      	cmp	r3, #0
 800804e:	d001      	beq.n	8008054 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008050:	2303      	movs	r3, #3
 8008052:	e006      	b.n	8008062 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	2220      	movs	r2, #32
 8008058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800805c:	2300      	movs	r3, #0
 800805e:	e000      	b.n	8008062 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008060:	2302      	movs	r3, #2
  }
}
 8008062:	4618      	mov	r0, r3
 8008064:	3720      	adds	r7, #32
 8008066:	46bd      	mov	sp, r7
 8008068:	bd80      	pop	{r7, pc}

0800806a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800806a:	b580      	push	{r7, lr}
 800806c:	b084      	sub	sp, #16
 800806e:	af00      	add	r7, sp, #0
 8008070:	60f8      	str	r0, [r7, #12]
 8008072:	60b9      	str	r1, [r7, #8]
 8008074:	4613      	mov	r3, r2
 8008076:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800807e:	b2db      	uxtb	r3, r3
 8008080:	2b20      	cmp	r3, #32
 8008082:	d11d      	bne.n	80080c0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008084:	68bb      	ldr	r3, [r7, #8]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d002      	beq.n	8008090 <HAL_UART_Receive_IT+0x26>
 800808a:	88fb      	ldrh	r3, [r7, #6]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d101      	bne.n	8008094 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008090:	2301      	movs	r3, #1
 8008092:	e016      	b.n	80080c2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800809a:	2b01      	cmp	r3, #1
 800809c:	d101      	bne.n	80080a2 <HAL_UART_Receive_IT+0x38>
 800809e:	2302      	movs	r3, #2
 80080a0:	e00f      	b.n	80080c2 <HAL_UART_Receive_IT+0x58>
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	2201      	movs	r2, #1
 80080a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	2200      	movs	r2, #0
 80080ae:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80080b0:	88fb      	ldrh	r3, [r7, #6]
 80080b2:	461a      	mov	r2, r3
 80080b4:	68b9      	ldr	r1, [r7, #8]
 80080b6:	68f8      	ldr	r0, [r7, #12]
 80080b8:	f000 fb24 	bl	8008704 <UART_Start_Receive_IT>
 80080bc:	4603      	mov	r3, r0
 80080be:	e000      	b.n	80080c2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80080c0:	2302      	movs	r3, #2
  }
}
 80080c2:	4618      	mov	r0, r3
 80080c4:	3710      	adds	r7, #16
 80080c6:	46bd      	mov	sp, r7
 80080c8:	bd80      	pop	{r7, pc}
	...

080080cc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b0ba      	sub	sp, #232	@ 0xe8
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	68db      	ldr	r3, [r3, #12]
 80080e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	695b      	ldr	r3, [r3, #20]
 80080ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80080f2:	2300      	movs	r3, #0
 80080f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80080f8:	2300      	movs	r3, #0
 80080fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80080fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008102:	f003 030f 	and.w	r3, r3, #15
 8008106:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800810a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800810e:	2b00      	cmp	r3, #0
 8008110:	d10f      	bne.n	8008132 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008112:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008116:	f003 0320 	and.w	r3, r3, #32
 800811a:	2b00      	cmp	r3, #0
 800811c:	d009      	beq.n	8008132 <HAL_UART_IRQHandler+0x66>
 800811e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008122:	f003 0320 	and.w	r3, r3, #32
 8008126:	2b00      	cmp	r3, #0
 8008128:	d003      	beq.n	8008132 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800812a:	6878      	ldr	r0, [r7, #4]
 800812c:	f000 fc03 	bl	8008936 <UART_Receive_IT>
      return;
 8008130:	e256      	b.n	80085e0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008132:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008136:	2b00      	cmp	r3, #0
 8008138:	f000 80de 	beq.w	80082f8 <HAL_UART_IRQHandler+0x22c>
 800813c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008140:	f003 0301 	and.w	r3, r3, #1
 8008144:	2b00      	cmp	r3, #0
 8008146:	d106      	bne.n	8008156 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008148:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800814c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008150:	2b00      	cmp	r3, #0
 8008152:	f000 80d1 	beq.w	80082f8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008156:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800815a:	f003 0301 	and.w	r3, r3, #1
 800815e:	2b00      	cmp	r3, #0
 8008160:	d00b      	beq.n	800817a <HAL_UART_IRQHandler+0xae>
 8008162:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008166:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800816a:	2b00      	cmp	r3, #0
 800816c:	d005      	beq.n	800817a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008172:	f043 0201 	orr.w	r2, r3, #1
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800817a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800817e:	f003 0304 	and.w	r3, r3, #4
 8008182:	2b00      	cmp	r3, #0
 8008184:	d00b      	beq.n	800819e <HAL_UART_IRQHandler+0xd2>
 8008186:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800818a:	f003 0301 	and.w	r3, r3, #1
 800818e:	2b00      	cmp	r3, #0
 8008190:	d005      	beq.n	800819e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008196:	f043 0202 	orr.w	r2, r3, #2
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800819e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081a2:	f003 0302 	and.w	r3, r3, #2
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d00b      	beq.n	80081c2 <HAL_UART_IRQHandler+0xf6>
 80081aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80081ae:	f003 0301 	and.w	r3, r3, #1
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d005      	beq.n	80081c2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081ba:	f043 0204 	orr.w	r2, r3, #4
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80081c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081c6:	f003 0308 	and.w	r3, r3, #8
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d011      	beq.n	80081f2 <HAL_UART_IRQHandler+0x126>
 80081ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081d2:	f003 0320 	and.w	r3, r3, #32
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d105      	bne.n	80081e6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80081da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80081de:	f003 0301 	and.w	r3, r3, #1
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d005      	beq.n	80081f2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081ea:	f043 0208 	orr.w	r2, r3, #8
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	f000 81ed 	beq.w	80085d6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80081fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008200:	f003 0320 	and.w	r3, r3, #32
 8008204:	2b00      	cmp	r3, #0
 8008206:	d008      	beq.n	800821a <HAL_UART_IRQHandler+0x14e>
 8008208:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800820c:	f003 0320 	and.w	r3, r3, #32
 8008210:	2b00      	cmp	r3, #0
 8008212:	d002      	beq.n	800821a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f000 fb8e 	bl	8008936 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	695b      	ldr	r3, [r3, #20]
 8008220:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008224:	2b40      	cmp	r3, #64	@ 0x40
 8008226:	bf0c      	ite	eq
 8008228:	2301      	moveq	r3, #1
 800822a:	2300      	movne	r3, #0
 800822c:	b2db      	uxtb	r3, r3
 800822e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008236:	f003 0308 	and.w	r3, r3, #8
 800823a:	2b00      	cmp	r3, #0
 800823c:	d103      	bne.n	8008246 <HAL_UART_IRQHandler+0x17a>
 800823e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008242:	2b00      	cmp	r3, #0
 8008244:	d04f      	beq.n	80082e6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008246:	6878      	ldr	r0, [r7, #4]
 8008248:	f000 fa96 	bl	8008778 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	695b      	ldr	r3, [r3, #20]
 8008252:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008256:	2b40      	cmp	r3, #64	@ 0x40
 8008258:	d141      	bne.n	80082de <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	3314      	adds	r3, #20
 8008260:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008264:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008268:	e853 3f00 	ldrex	r3, [r3]
 800826c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008270:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008274:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008278:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	3314      	adds	r3, #20
 8008282:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008286:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800828a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800828e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008292:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008296:	e841 2300 	strex	r3, r2, [r1]
 800829a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800829e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d1d9      	bne.n	800825a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d013      	beq.n	80082d6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082b2:	4a7d      	ldr	r2, [pc, #500]	@ (80084a8 <HAL_UART_IRQHandler+0x3dc>)
 80082b4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082ba:	4618      	mov	r0, r3
 80082bc:	f7fb ff1a 	bl	80040f4 <HAL_DMA_Abort_IT>
 80082c0:	4603      	mov	r3, r0
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d016      	beq.n	80082f4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082cc:	687a      	ldr	r2, [r7, #4]
 80082ce:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80082d0:	4610      	mov	r0, r2
 80082d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082d4:	e00e      	b.n	80082f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f000 f990 	bl	80085fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082dc:	e00a      	b.n	80082f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f000 f98c 	bl	80085fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082e4:	e006      	b.n	80082f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80082e6:	6878      	ldr	r0, [r7, #4]
 80082e8:	f000 f988 	bl	80085fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2200      	movs	r2, #0
 80082f0:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 80082f2:	e170      	b.n	80085d6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082f4:	bf00      	nop
    return;
 80082f6:	e16e      	b.n	80085d6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082fc:	2b01      	cmp	r3, #1
 80082fe:	f040 814a 	bne.w	8008596 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008302:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008306:	f003 0310 	and.w	r3, r3, #16
 800830a:	2b00      	cmp	r3, #0
 800830c:	f000 8143 	beq.w	8008596 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008310:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008314:	f003 0310 	and.w	r3, r3, #16
 8008318:	2b00      	cmp	r3, #0
 800831a:	f000 813c 	beq.w	8008596 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800831e:	2300      	movs	r3, #0
 8008320:	60bb      	str	r3, [r7, #8]
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	60bb      	str	r3, [r7, #8]
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	685b      	ldr	r3, [r3, #4]
 8008330:	60bb      	str	r3, [r7, #8]
 8008332:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	695b      	ldr	r3, [r3, #20]
 800833a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800833e:	2b40      	cmp	r3, #64	@ 0x40
 8008340:	f040 80b4 	bne.w	80084ac <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	685b      	ldr	r3, [r3, #4]
 800834c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008350:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008354:	2b00      	cmp	r3, #0
 8008356:	f000 8140 	beq.w	80085da <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800835e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008362:	429a      	cmp	r2, r3
 8008364:	f080 8139 	bcs.w	80085da <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800836e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008374:	69db      	ldr	r3, [r3, #28]
 8008376:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800837a:	f000 8088 	beq.w	800848e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	330c      	adds	r3, #12
 8008384:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008388:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800838c:	e853 3f00 	ldrex	r3, [r3]
 8008390:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008394:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008398:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800839c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	330c      	adds	r3, #12
 80083a6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80083aa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80083ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80083b6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80083ba:	e841 2300 	strex	r3, r2, [r1]
 80083be:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80083c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d1d9      	bne.n	800837e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	3314      	adds	r3, #20
 80083d0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80083d4:	e853 3f00 	ldrex	r3, [r3]
 80083d8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80083da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80083dc:	f023 0301 	bic.w	r3, r3, #1
 80083e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	3314      	adds	r3, #20
 80083ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80083ee:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80083f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083f4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80083f6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80083fa:	e841 2300 	strex	r3, r2, [r1]
 80083fe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008400:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008402:	2b00      	cmp	r3, #0
 8008404:	d1e1      	bne.n	80083ca <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	3314      	adds	r3, #20
 800840c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800840e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008410:	e853 3f00 	ldrex	r3, [r3]
 8008414:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008416:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008418:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800841c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	3314      	adds	r3, #20
 8008426:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800842a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800842c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800842e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008430:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008432:	e841 2300 	strex	r3, r2, [r1]
 8008436:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008438:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800843a:	2b00      	cmp	r3, #0
 800843c:	d1e3      	bne.n	8008406 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2220      	movs	r2, #32
 8008442:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2200      	movs	r2, #0
 800844a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	330c      	adds	r3, #12
 8008452:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008454:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008456:	e853 3f00 	ldrex	r3, [r3]
 800845a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800845c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800845e:	f023 0310 	bic.w	r3, r3, #16
 8008462:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	330c      	adds	r3, #12
 800846c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008470:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008472:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008474:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008476:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008478:	e841 2300 	strex	r3, r2, [r1]
 800847c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800847e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008480:	2b00      	cmp	r3, #0
 8008482:	d1e3      	bne.n	800844c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008488:	4618      	mov	r0, r3
 800848a:	f7fb fdc3 	bl	8004014 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008496:	b29b      	uxth	r3, r3
 8008498:	1ad3      	subs	r3, r2, r3
 800849a:	b29b      	uxth	r3, r3
 800849c:	4619      	mov	r1, r3
 800849e:	6878      	ldr	r0, [r7, #4]
 80084a0:	f000 f8b6 	bl	8008610 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80084a4:	e099      	b.n	80085da <HAL_UART_IRQHandler+0x50e>
 80084a6:	bf00      	nop
 80084a8:	0800883f 	.word	0x0800883f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80084b4:	b29b      	uxth	r3, r3
 80084b6:	1ad3      	subs	r3, r2, r3
 80084b8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80084c0:	b29b      	uxth	r3, r3
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	f000 808b 	beq.w	80085de <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80084c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	f000 8086 	beq.w	80085de <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	330c      	adds	r3, #12
 80084d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084dc:	e853 3f00 	ldrex	r3, [r3]
 80084e0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80084e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80084e8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	330c      	adds	r3, #12
 80084f2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80084f6:	647a      	str	r2, [r7, #68]	@ 0x44
 80084f8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084fa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80084fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80084fe:	e841 2300 	strex	r3, r2, [r1]
 8008502:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008504:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008506:	2b00      	cmp	r3, #0
 8008508:	d1e3      	bne.n	80084d2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	3314      	adds	r3, #20
 8008510:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008514:	e853 3f00 	ldrex	r3, [r3]
 8008518:	623b      	str	r3, [r7, #32]
   return(result);
 800851a:	6a3b      	ldr	r3, [r7, #32]
 800851c:	f023 0301 	bic.w	r3, r3, #1
 8008520:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	3314      	adds	r3, #20
 800852a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800852e:	633a      	str	r2, [r7, #48]	@ 0x30
 8008530:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008532:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008534:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008536:	e841 2300 	strex	r3, r2, [r1]
 800853a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800853c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800853e:	2b00      	cmp	r3, #0
 8008540:	d1e3      	bne.n	800850a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2220      	movs	r2, #32
 8008546:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	2200      	movs	r2, #0
 800854e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	330c      	adds	r3, #12
 8008556:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	e853 3f00 	ldrex	r3, [r3]
 800855e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	f023 0310 	bic.w	r3, r3, #16
 8008566:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	330c      	adds	r3, #12
 8008570:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008574:	61fa      	str	r2, [r7, #28]
 8008576:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008578:	69b9      	ldr	r1, [r7, #24]
 800857a:	69fa      	ldr	r2, [r7, #28]
 800857c:	e841 2300 	strex	r3, r2, [r1]
 8008580:	617b      	str	r3, [r7, #20]
   return(result);
 8008582:	697b      	ldr	r3, [r7, #20]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d1e3      	bne.n	8008550 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008588:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800858c:	4619      	mov	r1, r3
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	f000 f83e 	bl	8008610 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008594:	e023      	b.n	80085de <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008596:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800859a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d009      	beq.n	80085b6 <HAL_UART_IRQHandler+0x4ea>
 80085a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d003      	beq.n	80085b6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f000 f959 	bl	8008866 <UART_Transmit_IT>
    return;
 80085b4:	e014      	b.n	80085e0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80085b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d00e      	beq.n	80085e0 <HAL_UART_IRQHandler+0x514>
 80085c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d008      	beq.n	80085e0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80085ce:	6878      	ldr	r0, [r7, #4]
 80085d0:	f000 f999 	bl	8008906 <UART_EndTransmit_IT>
    return;
 80085d4:	e004      	b.n	80085e0 <HAL_UART_IRQHandler+0x514>
    return;
 80085d6:	bf00      	nop
 80085d8:	e002      	b.n	80085e0 <HAL_UART_IRQHandler+0x514>
      return;
 80085da:	bf00      	nop
 80085dc:	e000      	b.n	80085e0 <HAL_UART_IRQHandler+0x514>
      return;
 80085de:	bf00      	nop
  }
}
 80085e0:	37e8      	adds	r7, #232	@ 0xe8
 80085e2:	46bd      	mov	sp, r7
 80085e4:	bd80      	pop	{r7, pc}
 80085e6:	bf00      	nop

080085e8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80085e8:	b480      	push	{r7}
 80085ea:	b083      	sub	sp, #12
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80085f0:	bf00      	nop
 80085f2:	370c      	adds	r7, #12
 80085f4:	46bd      	mov	sp, r7
 80085f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fa:	4770      	bx	lr

080085fc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80085fc:	b480      	push	{r7}
 80085fe:	b083      	sub	sp, #12
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008604:	bf00      	nop
 8008606:	370c      	adds	r7, #12
 8008608:	46bd      	mov	sp, r7
 800860a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860e:	4770      	bx	lr

08008610 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008610:	b480      	push	{r7}
 8008612:	b083      	sub	sp, #12
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
 8008618:	460b      	mov	r3, r1
 800861a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800861c:	bf00      	nop
 800861e:	370c      	adds	r7, #12
 8008620:	46bd      	mov	sp, r7
 8008622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008626:	4770      	bx	lr

08008628 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b090      	sub	sp, #64	@ 0x40
 800862c:	af00      	add	r7, sp, #0
 800862e:	60f8      	str	r0, [r7, #12]
 8008630:	60b9      	str	r1, [r7, #8]
 8008632:	603b      	str	r3, [r7, #0]
 8008634:	4613      	mov	r3, r2
 8008636:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008638:	e050      	b.n	80086dc <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800863a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800863c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008640:	d04c      	beq.n	80086dc <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008642:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008644:	2b00      	cmp	r3, #0
 8008646:	d007      	beq.n	8008658 <UART_WaitOnFlagUntilTimeout+0x30>
 8008648:	f7fa fe8a 	bl	8003360 <HAL_GetTick>
 800864c:	4602      	mov	r2, r0
 800864e:	683b      	ldr	r3, [r7, #0]
 8008650:	1ad3      	subs	r3, r2, r3
 8008652:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008654:	429a      	cmp	r2, r3
 8008656:	d241      	bcs.n	80086dc <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	330c      	adds	r3, #12
 800865e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008662:	e853 3f00 	ldrex	r3, [r3]
 8008666:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800866a:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800866e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	330c      	adds	r3, #12
 8008676:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008678:	637a      	str	r2, [r7, #52]	@ 0x34
 800867a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800867c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800867e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008680:	e841 2300 	strex	r3, r2, [r1]
 8008684:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008688:	2b00      	cmp	r3, #0
 800868a:	d1e5      	bne.n	8008658 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	3314      	adds	r3, #20
 8008692:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008694:	697b      	ldr	r3, [r7, #20]
 8008696:	e853 3f00 	ldrex	r3, [r3]
 800869a:	613b      	str	r3, [r7, #16]
   return(result);
 800869c:	693b      	ldr	r3, [r7, #16]
 800869e:	f023 0301 	bic.w	r3, r3, #1
 80086a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	3314      	adds	r3, #20
 80086aa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80086ac:	623a      	str	r2, [r7, #32]
 80086ae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086b0:	69f9      	ldr	r1, [r7, #28]
 80086b2:	6a3a      	ldr	r2, [r7, #32]
 80086b4:	e841 2300 	strex	r3, r2, [r1]
 80086b8:	61bb      	str	r3, [r7, #24]
   return(result);
 80086ba:	69bb      	ldr	r3, [r7, #24]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d1e5      	bne.n	800868c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	2220      	movs	r2, #32
 80086c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	2220      	movs	r2, #32
 80086cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	2200      	movs	r2, #0
 80086d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 80086d8:	2303      	movs	r3, #3
 80086da:	e00f      	b.n	80086fc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	681a      	ldr	r2, [r3, #0]
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	4013      	ands	r3, r2
 80086e6:	68ba      	ldr	r2, [r7, #8]
 80086e8:	429a      	cmp	r2, r3
 80086ea:	bf0c      	ite	eq
 80086ec:	2301      	moveq	r3, #1
 80086ee:	2300      	movne	r3, #0
 80086f0:	b2db      	uxtb	r3, r3
 80086f2:	461a      	mov	r2, r3
 80086f4:	79fb      	ldrb	r3, [r7, #7]
 80086f6:	429a      	cmp	r2, r3
 80086f8:	d09f      	beq.n	800863a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80086fa:	2300      	movs	r3, #0
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	3740      	adds	r7, #64	@ 0x40
 8008700:	46bd      	mov	sp, r7
 8008702:	bd80      	pop	{r7, pc}

08008704 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008704:	b480      	push	{r7}
 8008706:	b085      	sub	sp, #20
 8008708:	af00      	add	r7, sp, #0
 800870a:	60f8      	str	r0, [r7, #12]
 800870c:	60b9      	str	r1, [r7, #8]
 800870e:	4613      	mov	r3, r2
 8008710:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	68ba      	ldr	r2, [r7, #8]
 8008716:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	88fa      	ldrh	r2, [r7, #6]
 800871c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	88fa      	ldrh	r2, [r7, #6]
 8008722:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	2200      	movs	r2, #0
 8008728:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	2222      	movs	r2, #34	@ 0x22
 800872e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	2200      	movs	r2, #0
 8008736:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	68da      	ldr	r2, [r3, #12]
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008748:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	695a      	ldr	r2, [r3, #20]
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f042 0201 	orr.w	r2, r2, #1
 8008758:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	68da      	ldr	r2, [r3, #12]
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f042 0220 	orr.w	r2, r2, #32
 8008768:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800876a:	2300      	movs	r3, #0
}
 800876c:	4618      	mov	r0, r3
 800876e:	3714      	adds	r7, #20
 8008770:	46bd      	mov	sp, r7
 8008772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008776:	4770      	bx	lr

08008778 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008778:	b480      	push	{r7}
 800877a:	b095      	sub	sp, #84	@ 0x54
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	330c      	adds	r3, #12
 8008786:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008788:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800878a:	e853 3f00 	ldrex	r3, [r3]
 800878e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008792:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008796:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	330c      	adds	r3, #12
 800879e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80087a0:	643a      	str	r2, [r7, #64]	@ 0x40
 80087a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80087a6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80087a8:	e841 2300 	strex	r3, r2, [r1]
 80087ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80087ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d1e5      	bne.n	8008780 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	3314      	adds	r3, #20
 80087ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087bc:	6a3b      	ldr	r3, [r7, #32]
 80087be:	e853 3f00 	ldrex	r3, [r3]
 80087c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80087c4:	69fb      	ldr	r3, [r7, #28]
 80087c6:	f023 0301 	bic.w	r3, r3, #1
 80087ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	3314      	adds	r3, #20
 80087d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80087d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80087d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80087da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80087dc:	e841 2300 	strex	r3, r2, [r1]
 80087e0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80087e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d1e5      	bne.n	80087b4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087ec:	2b01      	cmp	r3, #1
 80087ee:	d119      	bne.n	8008824 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	330c      	adds	r3, #12
 80087f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	e853 3f00 	ldrex	r3, [r3]
 80087fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	f023 0310 	bic.w	r3, r3, #16
 8008806:	647b      	str	r3, [r7, #68]	@ 0x44
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	330c      	adds	r3, #12
 800880e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008810:	61ba      	str	r2, [r7, #24]
 8008812:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008814:	6979      	ldr	r1, [r7, #20]
 8008816:	69ba      	ldr	r2, [r7, #24]
 8008818:	e841 2300 	strex	r3, r2, [r1]
 800881c:	613b      	str	r3, [r7, #16]
   return(result);
 800881e:	693b      	ldr	r3, [r7, #16]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d1e5      	bne.n	80087f0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2220      	movs	r2, #32
 8008828:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2200      	movs	r2, #0
 8008830:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008832:	bf00      	nop
 8008834:	3754      	adds	r7, #84	@ 0x54
 8008836:	46bd      	mov	sp, r7
 8008838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883c:	4770      	bx	lr

0800883e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800883e:	b580      	push	{r7, lr}
 8008840:	b084      	sub	sp, #16
 8008842:	af00      	add	r7, sp, #0
 8008844:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800884a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	2200      	movs	r2, #0
 8008850:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	2200      	movs	r2, #0
 8008856:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008858:	68f8      	ldr	r0, [r7, #12]
 800885a:	f7ff fecf 	bl	80085fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800885e:	bf00      	nop
 8008860:	3710      	adds	r7, #16
 8008862:	46bd      	mov	sp, r7
 8008864:	bd80      	pop	{r7, pc}

08008866 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008866:	b480      	push	{r7}
 8008868:	b085      	sub	sp, #20
 800886a:	af00      	add	r7, sp, #0
 800886c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008874:	b2db      	uxtb	r3, r3
 8008876:	2b21      	cmp	r3, #33	@ 0x21
 8008878:	d13e      	bne.n	80088f8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	689b      	ldr	r3, [r3, #8]
 800887e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008882:	d114      	bne.n	80088ae <UART_Transmit_IT+0x48>
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	691b      	ldr	r3, [r3, #16]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d110      	bne.n	80088ae <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	6a1b      	ldr	r3, [r3, #32]
 8008890:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	881b      	ldrh	r3, [r3, #0]
 8008896:	461a      	mov	r2, r3
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80088a0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6a1b      	ldr	r3, [r3, #32]
 80088a6:	1c9a      	adds	r2, r3, #2
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	621a      	str	r2, [r3, #32]
 80088ac:	e008      	b.n	80088c0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6a1b      	ldr	r3, [r3, #32]
 80088b2:	1c59      	adds	r1, r3, #1
 80088b4:	687a      	ldr	r2, [r7, #4]
 80088b6:	6211      	str	r1, [r2, #32]
 80088b8:	781a      	ldrb	r2, [r3, #0]
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80088c4:	b29b      	uxth	r3, r3
 80088c6:	3b01      	subs	r3, #1
 80088c8:	b29b      	uxth	r3, r3
 80088ca:	687a      	ldr	r2, [r7, #4]
 80088cc:	4619      	mov	r1, r3
 80088ce:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d10f      	bne.n	80088f4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	68da      	ldr	r2, [r3, #12]
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80088e2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	68da      	ldr	r2, [r3, #12]
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80088f2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80088f4:	2300      	movs	r3, #0
 80088f6:	e000      	b.n	80088fa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80088f8:	2302      	movs	r3, #2
  }
}
 80088fa:	4618      	mov	r0, r3
 80088fc:	3714      	adds	r7, #20
 80088fe:	46bd      	mov	sp, r7
 8008900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008904:	4770      	bx	lr

08008906 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008906:	b580      	push	{r7, lr}
 8008908:	b082      	sub	sp, #8
 800890a:	af00      	add	r7, sp, #0
 800890c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	68da      	ldr	r2, [r3, #12]
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800891c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	2220      	movs	r2, #32
 8008922:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f7ff fe5e 	bl	80085e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800892c:	2300      	movs	r3, #0
}
 800892e:	4618      	mov	r0, r3
 8008930:	3708      	adds	r7, #8
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}

08008936 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008936:	b580      	push	{r7, lr}
 8008938:	b08c      	sub	sp, #48	@ 0x30
 800893a:	af00      	add	r7, sp, #0
 800893c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008944:	b2db      	uxtb	r3, r3
 8008946:	2b22      	cmp	r3, #34	@ 0x22
 8008948:	f040 80ab 	bne.w	8008aa2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	689b      	ldr	r3, [r3, #8]
 8008950:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008954:	d117      	bne.n	8008986 <UART_Receive_IT+0x50>
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	691b      	ldr	r3, [r3, #16]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d113      	bne.n	8008986 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800895e:	2300      	movs	r3, #0
 8008960:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008966:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	685b      	ldr	r3, [r3, #4]
 800896e:	b29b      	uxth	r3, r3
 8008970:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008974:	b29a      	uxth	r2, r3
 8008976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008978:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800897e:	1c9a      	adds	r2, r3, #2
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	629a      	str	r2, [r3, #40]	@ 0x28
 8008984:	e026      	b.n	80089d4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800898a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800898c:	2300      	movs	r3, #0
 800898e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	689b      	ldr	r3, [r3, #8]
 8008994:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008998:	d007      	beq.n	80089aa <UART_Receive_IT+0x74>
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	689b      	ldr	r3, [r3, #8]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d10a      	bne.n	80089b8 <UART_Receive_IT+0x82>
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	691b      	ldr	r3, [r3, #16]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d106      	bne.n	80089b8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	685b      	ldr	r3, [r3, #4]
 80089b0:	b2da      	uxtb	r2, r3
 80089b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089b4:	701a      	strb	r2, [r3, #0]
 80089b6:	e008      	b.n	80089ca <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	685b      	ldr	r3, [r3, #4]
 80089be:	b2db      	uxtb	r3, r3
 80089c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80089c4:	b2da      	uxtb	r2, r3
 80089c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089c8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089ce:	1c5a      	adds	r2, r3, #1
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80089d8:	b29b      	uxth	r3, r3
 80089da:	3b01      	subs	r3, #1
 80089dc:	b29b      	uxth	r3, r3
 80089de:	687a      	ldr	r2, [r7, #4]
 80089e0:	4619      	mov	r1, r3
 80089e2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d15a      	bne.n	8008a9e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	68da      	ldr	r2, [r3, #12]
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f022 0220 	bic.w	r2, r2, #32
 80089f6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	68da      	ldr	r2, [r3, #12]
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008a06:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	695a      	ldr	r2, [r3, #20]
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f022 0201 	bic.w	r2, r2, #1
 8008a16:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2220      	movs	r2, #32
 8008a1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a24:	2b01      	cmp	r3, #1
 8008a26:	d135      	bne.n	8008a94 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2200      	movs	r2, #0
 8008a2c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	330c      	adds	r3, #12
 8008a34:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a36:	697b      	ldr	r3, [r7, #20]
 8008a38:	e853 3f00 	ldrex	r3, [r3]
 8008a3c:	613b      	str	r3, [r7, #16]
   return(result);
 8008a3e:	693b      	ldr	r3, [r7, #16]
 8008a40:	f023 0310 	bic.w	r3, r3, #16
 8008a44:	627b      	str	r3, [r7, #36]	@ 0x24
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	330c      	adds	r3, #12
 8008a4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a4e:	623a      	str	r2, [r7, #32]
 8008a50:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a52:	69f9      	ldr	r1, [r7, #28]
 8008a54:	6a3a      	ldr	r2, [r7, #32]
 8008a56:	e841 2300 	strex	r3, r2, [r1]
 8008a5a:	61bb      	str	r3, [r7, #24]
   return(result);
 8008a5c:	69bb      	ldr	r3, [r7, #24]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d1e5      	bne.n	8008a2e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f003 0310 	and.w	r3, r3, #16
 8008a6c:	2b10      	cmp	r3, #16
 8008a6e:	d10a      	bne.n	8008a86 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008a70:	2300      	movs	r3, #0
 8008a72:	60fb      	str	r3, [r7, #12]
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	60fb      	str	r3, [r7, #12]
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	685b      	ldr	r3, [r3, #4]
 8008a82:	60fb      	str	r3, [r7, #12]
 8008a84:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008a8a:	4619      	mov	r1, r3
 8008a8c:	6878      	ldr	r0, [r7, #4]
 8008a8e:	f7ff fdbf 	bl	8008610 <HAL_UARTEx_RxEventCallback>
 8008a92:	e002      	b.n	8008a9a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008a94:	6878      	ldr	r0, [r7, #4]
 8008a96:	f7fa fafb 	bl	8003090 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	e002      	b.n	8008aa4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	e000      	b.n	8008aa4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008aa2:	2302      	movs	r3, #2
  }
}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	3730      	adds	r7, #48	@ 0x30
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bd80      	pop	{r7, pc}

08008aac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008aac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008ab0:	b0c0      	sub	sp, #256	@ 0x100
 8008ab2:	af00      	add	r7, sp, #0
 8008ab4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	691b      	ldr	r3, [r3, #16]
 8008ac0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ac8:	68d9      	ldr	r1, [r3, #12]
 8008aca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ace:	681a      	ldr	r2, [r3, #0]
 8008ad0:	ea40 0301 	orr.w	r3, r0, r1
 8008ad4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008ad6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ada:	689a      	ldr	r2, [r3, #8]
 8008adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ae0:	691b      	ldr	r3, [r3, #16]
 8008ae2:	431a      	orrs	r2, r3
 8008ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ae8:	695b      	ldr	r3, [r3, #20]
 8008aea:	431a      	orrs	r2, r3
 8008aec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008af0:	69db      	ldr	r3, [r3, #28]
 8008af2:	4313      	orrs	r3, r2
 8008af4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	68db      	ldr	r3, [r3, #12]
 8008b00:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008b04:	f021 010c 	bic.w	r1, r1, #12
 8008b08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b0c:	681a      	ldr	r2, [r3, #0]
 8008b0e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008b12:	430b      	orrs	r3, r1
 8008b14:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008b16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	695b      	ldr	r3, [r3, #20]
 8008b1e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008b22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b26:	6999      	ldr	r1, [r3, #24]
 8008b28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b2c:	681a      	ldr	r2, [r3, #0]
 8008b2e:	ea40 0301 	orr.w	r3, r0, r1
 8008b32:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008b34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b38:	681a      	ldr	r2, [r3, #0]
 8008b3a:	4b8f      	ldr	r3, [pc, #572]	@ (8008d78 <UART_SetConfig+0x2cc>)
 8008b3c:	429a      	cmp	r2, r3
 8008b3e:	d005      	beq.n	8008b4c <UART_SetConfig+0xa0>
 8008b40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b44:	681a      	ldr	r2, [r3, #0]
 8008b46:	4b8d      	ldr	r3, [pc, #564]	@ (8008d7c <UART_SetConfig+0x2d0>)
 8008b48:	429a      	cmp	r2, r3
 8008b4a:	d104      	bne.n	8008b56 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008b4c:	f7fd fb72 	bl	8006234 <HAL_RCC_GetPCLK2Freq>
 8008b50:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008b54:	e003      	b.n	8008b5e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008b56:	f7fd fb59 	bl	800620c <HAL_RCC_GetPCLK1Freq>
 8008b5a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008b5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b62:	69db      	ldr	r3, [r3, #28]
 8008b64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008b68:	f040 810c 	bne.w	8008d84 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008b6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b70:	2200      	movs	r2, #0
 8008b72:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008b76:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008b7a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008b7e:	4622      	mov	r2, r4
 8008b80:	462b      	mov	r3, r5
 8008b82:	1891      	adds	r1, r2, r2
 8008b84:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008b86:	415b      	adcs	r3, r3
 8008b88:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b8a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008b8e:	4621      	mov	r1, r4
 8008b90:	eb12 0801 	adds.w	r8, r2, r1
 8008b94:	4629      	mov	r1, r5
 8008b96:	eb43 0901 	adc.w	r9, r3, r1
 8008b9a:	f04f 0200 	mov.w	r2, #0
 8008b9e:	f04f 0300 	mov.w	r3, #0
 8008ba2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008ba6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008baa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008bae:	4690      	mov	r8, r2
 8008bb0:	4699      	mov	r9, r3
 8008bb2:	4623      	mov	r3, r4
 8008bb4:	eb18 0303 	adds.w	r3, r8, r3
 8008bb8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008bbc:	462b      	mov	r3, r5
 8008bbe:	eb49 0303 	adc.w	r3, r9, r3
 8008bc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008bc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bca:	685b      	ldr	r3, [r3, #4]
 8008bcc:	2200      	movs	r2, #0
 8008bce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008bd2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008bd6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008bda:	460b      	mov	r3, r1
 8008bdc:	18db      	adds	r3, r3, r3
 8008bde:	653b      	str	r3, [r7, #80]	@ 0x50
 8008be0:	4613      	mov	r3, r2
 8008be2:	eb42 0303 	adc.w	r3, r2, r3
 8008be6:	657b      	str	r3, [r7, #84]	@ 0x54
 8008be8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008bec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008bf0:	f7f7 ff5c 	bl	8000aac <__aeabi_uldivmod>
 8008bf4:	4602      	mov	r2, r0
 8008bf6:	460b      	mov	r3, r1
 8008bf8:	4b61      	ldr	r3, [pc, #388]	@ (8008d80 <UART_SetConfig+0x2d4>)
 8008bfa:	fba3 2302 	umull	r2, r3, r3, r2
 8008bfe:	095b      	lsrs	r3, r3, #5
 8008c00:	011c      	lsls	r4, r3, #4
 8008c02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c06:	2200      	movs	r2, #0
 8008c08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008c0c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008c10:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008c14:	4642      	mov	r2, r8
 8008c16:	464b      	mov	r3, r9
 8008c18:	1891      	adds	r1, r2, r2
 8008c1a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008c1c:	415b      	adcs	r3, r3
 8008c1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c20:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008c24:	4641      	mov	r1, r8
 8008c26:	eb12 0a01 	adds.w	sl, r2, r1
 8008c2a:	4649      	mov	r1, r9
 8008c2c:	eb43 0b01 	adc.w	fp, r3, r1
 8008c30:	f04f 0200 	mov.w	r2, #0
 8008c34:	f04f 0300 	mov.w	r3, #0
 8008c38:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008c3c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008c40:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008c44:	4692      	mov	sl, r2
 8008c46:	469b      	mov	fp, r3
 8008c48:	4643      	mov	r3, r8
 8008c4a:	eb1a 0303 	adds.w	r3, sl, r3
 8008c4e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008c52:	464b      	mov	r3, r9
 8008c54:	eb4b 0303 	adc.w	r3, fp, r3
 8008c58:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c60:	685b      	ldr	r3, [r3, #4]
 8008c62:	2200      	movs	r2, #0
 8008c64:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008c68:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008c6c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008c70:	460b      	mov	r3, r1
 8008c72:	18db      	adds	r3, r3, r3
 8008c74:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c76:	4613      	mov	r3, r2
 8008c78:	eb42 0303 	adc.w	r3, r2, r3
 8008c7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c7e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008c82:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008c86:	f7f7 ff11 	bl	8000aac <__aeabi_uldivmod>
 8008c8a:	4602      	mov	r2, r0
 8008c8c:	460b      	mov	r3, r1
 8008c8e:	4611      	mov	r1, r2
 8008c90:	4b3b      	ldr	r3, [pc, #236]	@ (8008d80 <UART_SetConfig+0x2d4>)
 8008c92:	fba3 2301 	umull	r2, r3, r3, r1
 8008c96:	095b      	lsrs	r3, r3, #5
 8008c98:	2264      	movs	r2, #100	@ 0x64
 8008c9a:	fb02 f303 	mul.w	r3, r2, r3
 8008c9e:	1acb      	subs	r3, r1, r3
 8008ca0:	00db      	lsls	r3, r3, #3
 8008ca2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008ca6:	4b36      	ldr	r3, [pc, #216]	@ (8008d80 <UART_SetConfig+0x2d4>)
 8008ca8:	fba3 2302 	umull	r2, r3, r3, r2
 8008cac:	095b      	lsrs	r3, r3, #5
 8008cae:	005b      	lsls	r3, r3, #1
 8008cb0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008cb4:	441c      	add	r4, r3
 8008cb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008cba:	2200      	movs	r2, #0
 8008cbc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008cc0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008cc4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008cc8:	4642      	mov	r2, r8
 8008cca:	464b      	mov	r3, r9
 8008ccc:	1891      	adds	r1, r2, r2
 8008cce:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008cd0:	415b      	adcs	r3, r3
 8008cd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008cd4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008cd8:	4641      	mov	r1, r8
 8008cda:	1851      	adds	r1, r2, r1
 8008cdc:	6339      	str	r1, [r7, #48]	@ 0x30
 8008cde:	4649      	mov	r1, r9
 8008ce0:	414b      	adcs	r3, r1
 8008ce2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ce4:	f04f 0200 	mov.w	r2, #0
 8008ce8:	f04f 0300 	mov.w	r3, #0
 8008cec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008cf0:	4659      	mov	r1, fp
 8008cf2:	00cb      	lsls	r3, r1, #3
 8008cf4:	4651      	mov	r1, sl
 8008cf6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008cfa:	4651      	mov	r1, sl
 8008cfc:	00ca      	lsls	r2, r1, #3
 8008cfe:	4610      	mov	r0, r2
 8008d00:	4619      	mov	r1, r3
 8008d02:	4603      	mov	r3, r0
 8008d04:	4642      	mov	r2, r8
 8008d06:	189b      	adds	r3, r3, r2
 8008d08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008d0c:	464b      	mov	r3, r9
 8008d0e:	460a      	mov	r2, r1
 8008d10:	eb42 0303 	adc.w	r3, r2, r3
 8008d14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d1c:	685b      	ldr	r3, [r3, #4]
 8008d1e:	2200      	movs	r2, #0
 8008d20:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008d24:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008d28:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008d2c:	460b      	mov	r3, r1
 8008d2e:	18db      	adds	r3, r3, r3
 8008d30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008d32:	4613      	mov	r3, r2
 8008d34:	eb42 0303 	adc.w	r3, r2, r3
 8008d38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008d3a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008d3e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008d42:	f7f7 feb3 	bl	8000aac <__aeabi_uldivmod>
 8008d46:	4602      	mov	r2, r0
 8008d48:	460b      	mov	r3, r1
 8008d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8008d80 <UART_SetConfig+0x2d4>)
 8008d4c:	fba3 1302 	umull	r1, r3, r3, r2
 8008d50:	095b      	lsrs	r3, r3, #5
 8008d52:	2164      	movs	r1, #100	@ 0x64
 8008d54:	fb01 f303 	mul.w	r3, r1, r3
 8008d58:	1ad3      	subs	r3, r2, r3
 8008d5a:	00db      	lsls	r3, r3, #3
 8008d5c:	3332      	adds	r3, #50	@ 0x32
 8008d5e:	4a08      	ldr	r2, [pc, #32]	@ (8008d80 <UART_SetConfig+0x2d4>)
 8008d60:	fba2 2303 	umull	r2, r3, r2, r3
 8008d64:	095b      	lsrs	r3, r3, #5
 8008d66:	f003 0207 	and.w	r2, r3, #7
 8008d6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	4422      	add	r2, r4
 8008d72:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008d74:	e106      	b.n	8008f84 <UART_SetConfig+0x4d8>
 8008d76:	bf00      	nop
 8008d78:	40011000 	.word	0x40011000
 8008d7c:	40011400 	.word	0x40011400
 8008d80:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008d84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d88:	2200      	movs	r2, #0
 8008d8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008d8e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008d92:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008d96:	4642      	mov	r2, r8
 8008d98:	464b      	mov	r3, r9
 8008d9a:	1891      	adds	r1, r2, r2
 8008d9c:	6239      	str	r1, [r7, #32]
 8008d9e:	415b      	adcs	r3, r3
 8008da0:	627b      	str	r3, [r7, #36]	@ 0x24
 8008da2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008da6:	4641      	mov	r1, r8
 8008da8:	1854      	adds	r4, r2, r1
 8008daa:	4649      	mov	r1, r9
 8008dac:	eb43 0501 	adc.w	r5, r3, r1
 8008db0:	f04f 0200 	mov.w	r2, #0
 8008db4:	f04f 0300 	mov.w	r3, #0
 8008db8:	00eb      	lsls	r3, r5, #3
 8008dba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008dbe:	00e2      	lsls	r2, r4, #3
 8008dc0:	4614      	mov	r4, r2
 8008dc2:	461d      	mov	r5, r3
 8008dc4:	4643      	mov	r3, r8
 8008dc6:	18e3      	adds	r3, r4, r3
 8008dc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008dcc:	464b      	mov	r3, r9
 8008dce:	eb45 0303 	adc.w	r3, r5, r3
 8008dd2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008dd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008dda:	685b      	ldr	r3, [r3, #4]
 8008ddc:	2200      	movs	r2, #0
 8008dde:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008de2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008de6:	f04f 0200 	mov.w	r2, #0
 8008dea:	f04f 0300 	mov.w	r3, #0
 8008dee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008df2:	4629      	mov	r1, r5
 8008df4:	008b      	lsls	r3, r1, #2
 8008df6:	4621      	mov	r1, r4
 8008df8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008dfc:	4621      	mov	r1, r4
 8008dfe:	008a      	lsls	r2, r1, #2
 8008e00:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008e04:	f7f7 fe52 	bl	8000aac <__aeabi_uldivmod>
 8008e08:	4602      	mov	r2, r0
 8008e0a:	460b      	mov	r3, r1
 8008e0c:	4b60      	ldr	r3, [pc, #384]	@ (8008f90 <UART_SetConfig+0x4e4>)
 8008e0e:	fba3 2302 	umull	r2, r3, r3, r2
 8008e12:	095b      	lsrs	r3, r3, #5
 8008e14:	011c      	lsls	r4, r3, #4
 8008e16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008e20:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008e24:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008e28:	4642      	mov	r2, r8
 8008e2a:	464b      	mov	r3, r9
 8008e2c:	1891      	adds	r1, r2, r2
 8008e2e:	61b9      	str	r1, [r7, #24]
 8008e30:	415b      	adcs	r3, r3
 8008e32:	61fb      	str	r3, [r7, #28]
 8008e34:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008e38:	4641      	mov	r1, r8
 8008e3a:	1851      	adds	r1, r2, r1
 8008e3c:	6139      	str	r1, [r7, #16]
 8008e3e:	4649      	mov	r1, r9
 8008e40:	414b      	adcs	r3, r1
 8008e42:	617b      	str	r3, [r7, #20]
 8008e44:	f04f 0200 	mov.w	r2, #0
 8008e48:	f04f 0300 	mov.w	r3, #0
 8008e4c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008e50:	4659      	mov	r1, fp
 8008e52:	00cb      	lsls	r3, r1, #3
 8008e54:	4651      	mov	r1, sl
 8008e56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008e5a:	4651      	mov	r1, sl
 8008e5c:	00ca      	lsls	r2, r1, #3
 8008e5e:	4610      	mov	r0, r2
 8008e60:	4619      	mov	r1, r3
 8008e62:	4603      	mov	r3, r0
 8008e64:	4642      	mov	r2, r8
 8008e66:	189b      	adds	r3, r3, r2
 8008e68:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008e6c:	464b      	mov	r3, r9
 8008e6e:	460a      	mov	r2, r1
 8008e70:	eb42 0303 	adc.w	r3, r2, r3
 8008e74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e7c:	685b      	ldr	r3, [r3, #4]
 8008e7e:	2200      	movs	r2, #0
 8008e80:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008e82:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008e84:	f04f 0200 	mov.w	r2, #0
 8008e88:	f04f 0300 	mov.w	r3, #0
 8008e8c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008e90:	4649      	mov	r1, r9
 8008e92:	008b      	lsls	r3, r1, #2
 8008e94:	4641      	mov	r1, r8
 8008e96:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008e9a:	4641      	mov	r1, r8
 8008e9c:	008a      	lsls	r2, r1, #2
 8008e9e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008ea2:	f7f7 fe03 	bl	8000aac <__aeabi_uldivmod>
 8008ea6:	4602      	mov	r2, r0
 8008ea8:	460b      	mov	r3, r1
 8008eaa:	4611      	mov	r1, r2
 8008eac:	4b38      	ldr	r3, [pc, #224]	@ (8008f90 <UART_SetConfig+0x4e4>)
 8008eae:	fba3 2301 	umull	r2, r3, r3, r1
 8008eb2:	095b      	lsrs	r3, r3, #5
 8008eb4:	2264      	movs	r2, #100	@ 0x64
 8008eb6:	fb02 f303 	mul.w	r3, r2, r3
 8008eba:	1acb      	subs	r3, r1, r3
 8008ebc:	011b      	lsls	r3, r3, #4
 8008ebe:	3332      	adds	r3, #50	@ 0x32
 8008ec0:	4a33      	ldr	r2, [pc, #204]	@ (8008f90 <UART_SetConfig+0x4e4>)
 8008ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8008ec6:	095b      	lsrs	r3, r3, #5
 8008ec8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008ecc:	441c      	add	r4, r3
 8008ece:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	673b      	str	r3, [r7, #112]	@ 0x70
 8008ed6:	677a      	str	r2, [r7, #116]	@ 0x74
 8008ed8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008edc:	4642      	mov	r2, r8
 8008ede:	464b      	mov	r3, r9
 8008ee0:	1891      	adds	r1, r2, r2
 8008ee2:	60b9      	str	r1, [r7, #8]
 8008ee4:	415b      	adcs	r3, r3
 8008ee6:	60fb      	str	r3, [r7, #12]
 8008ee8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008eec:	4641      	mov	r1, r8
 8008eee:	1851      	adds	r1, r2, r1
 8008ef0:	6039      	str	r1, [r7, #0]
 8008ef2:	4649      	mov	r1, r9
 8008ef4:	414b      	adcs	r3, r1
 8008ef6:	607b      	str	r3, [r7, #4]
 8008ef8:	f04f 0200 	mov.w	r2, #0
 8008efc:	f04f 0300 	mov.w	r3, #0
 8008f00:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008f04:	4659      	mov	r1, fp
 8008f06:	00cb      	lsls	r3, r1, #3
 8008f08:	4651      	mov	r1, sl
 8008f0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008f0e:	4651      	mov	r1, sl
 8008f10:	00ca      	lsls	r2, r1, #3
 8008f12:	4610      	mov	r0, r2
 8008f14:	4619      	mov	r1, r3
 8008f16:	4603      	mov	r3, r0
 8008f18:	4642      	mov	r2, r8
 8008f1a:	189b      	adds	r3, r3, r2
 8008f1c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008f1e:	464b      	mov	r3, r9
 8008f20:	460a      	mov	r2, r1
 8008f22:	eb42 0303 	adc.w	r3, r2, r3
 8008f26:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f2c:	685b      	ldr	r3, [r3, #4]
 8008f2e:	2200      	movs	r2, #0
 8008f30:	663b      	str	r3, [r7, #96]	@ 0x60
 8008f32:	667a      	str	r2, [r7, #100]	@ 0x64
 8008f34:	f04f 0200 	mov.w	r2, #0
 8008f38:	f04f 0300 	mov.w	r3, #0
 8008f3c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008f40:	4649      	mov	r1, r9
 8008f42:	008b      	lsls	r3, r1, #2
 8008f44:	4641      	mov	r1, r8
 8008f46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008f4a:	4641      	mov	r1, r8
 8008f4c:	008a      	lsls	r2, r1, #2
 8008f4e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008f52:	f7f7 fdab 	bl	8000aac <__aeabi_uldivmod>
 8008f56:	4602      	mov	r2, r0
 8008f58:	460b      	mov	r3, r1
 8008f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8008f90 <UART_SetConfig+0x4e4>)
 8008f5c:	fba3 1302 	umull	r1, r3, r3, r2
 8008f60:	095b      	lsrs	r3, r3, #5
 8008f62:	2164      	movs	r1, #100	@ 0x64
 8008f64:	fb01 f303 	mul.w	r3, r1, r3
 8008f68:	1ad3      	subs	r3, r2, r3
 8008f6a:	011b      	lsls	r3, r3, #4
 8008f6c:	3332      	adds	r3, #50	@ 0x32
 8008f6e:	4a08      	ldr	r2, [pc, #32]	@ (8008f90 <UART_SetConfig+0x4e4>)
 8008f70:	fba2 2303 	umull	r2, r3, r2, r3
 8008f74:	095b      	lsrs	r3, r3, #5
 8008f76:	f003 020f 	and.w	r2, r3, #15
 8008f7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	4422      	add	r2, r4
 8008f82:	609a      	str	r2, [r3, #8]
}
 8008f84:	bf00      	nop
 8008f86:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008f90:	51eb851f 	.word	0x51eb851f

08008f94 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8008f94:	b480      	push	{r7}
 8008f96:	b085      	sub	sp, #20
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
 8008f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8008fa2:	683b      	ldr	r3, [r7, #0]
 8008fa4:	681a      	ldr	r2, [r3, #0]
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fac:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8008fae:	68fa      	ldr	r2, [r7, #12]
 8008fb0:	4b20      	ldr	r3, [pc, #128]	@ (8009034 <FSMC_NORSRAM_Init+0xa0>)
 8008fb2:	4013      	ands	r3, r2
 8008fb4:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8008fbe:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8008fc0:	683b      	ldr	r3, [r7, #0]
 8008fc2:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8008fc4:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8008fc6:	683b      	ldr	r3, [r7, #0]
 8008fc8:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8008fca:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8008fd0:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8008fd6:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8008fd8:	683b      	ldr	r3, [r7, #0]
 8008fda:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8008fdc:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8008fe2:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                     Init->WriteOperation       |\
 8008fe8:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                     Init->WaitSignal           |\
 8008fee:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8008ff0:	683b      	ldr	r3, [r7, #0]
 8008ff2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                     Init->ExtendedMode         |\
 8008ff4:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8008ff6:	683b      	ldr	r3, [r7, #0]
 8008ff8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                     Init->AsynchronousWait     |\
 8008ffa:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                     Init->PageSize             |\
 8009000:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8009002:	68fa      	ldr	r2, [r7, #12]
 8009004:	4313      	orrs	r3, r2
 8009006:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	689b      	ldr	r3, [r3, #8]
 800900c:	2b08      	cmp	r3, #8
 800900e:	d103      	bne.n	8009018 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009016:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	681a      	ldr	r2, [r3, #0]
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	68f9      	ldr	r1, [r7, #12]
 8009020:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8009024:	2300      	movs	r3, #0
}
 8009026:	4618      	mov	r0, r3
 8009028:	3714      	adds	r7, #20
 800902a:	46bd      	mov	sp, r7
 800902c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009030:	4770      	bx	lr
 8009032:	bf00      	nop
 8009034:	fff00080 	.word	0xfff00080

08009038 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009038:	b480      	push	{r7}
 800903a:	b087      	sub	sp, #28
 800903c:	af00      	add	r7, sp, #0
 800903e:	60f8      	str	r0, [r7, #12]
 8009040:	60b9      	str	r1, [r7, #8]
 8009042:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8009044:	2300      	movs	r3, #0
 8009046:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	1c5a      	adds	r2, r3, #1
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009052:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8009054:	697b      	ldr	r3, [r7, #20]
 8009056:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800905a:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800905c:	68bb      	ldr	r3, [r7, #8]
 800905e:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8009060:	68bb      	ldr	r3, [r7, #8]
 8009062:	685b      	ldr	r3, [r3, #4]
 8009064:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009066:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	689b      	ldr	r3, [r3, #8]
 800906c:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800906e:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	68db      	ldr	r3, [r3, #12]
 8009074:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8009076:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8009078:	68bb      	ldr	r3, [r7, #8]
 800907a:	691b      	ldr	r3, [r3, #16]
 800907c:	3b01      	subs	r3, #1
 800907e:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8009080:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8009082:	68bb      	ldr	r3, [r7, #8]
 8009084:	695b      	ldr	r3, [r3, #20]
 8009086:	3b02      	subs	r3, #2
 8009088:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800908a:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 800908c:	68bb      	ldr	r3, [r7, #8]
 800908e:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009090:	4313      	orrs	r3, r2
 8009092:	697a      	ldr	r2, [r7, #20]
 8009094:	4313      	orrs	r3, r2
 8009096:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	1c5a      	adds	r2, r3, #1
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	6979      	ldr	r1, [r7, #20]
 80090a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80090a4:	2300      	movs	r3, #0
}
 80090a6:	4618      	mov	r0, r3
 80090a8:	371c      	adds	r7, #28
 80090aa:	46bd      	mov	sp, r7
 80090ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b0:	4770      	bx	lr
	...

080090b4 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 80090b4:	b480      	push	{r7}
 80090b6:	b087      	sub	sp, #28
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	60f8      	str	r0, [r7, #12]
 80090bc:	60b9      	str	r1, [r7, #8]
 80090be:	607a      	str	r2, [r7, #4]
 80090c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 80090c2:	2300      	movs	r3, #0
 80090c4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80090cc:	d122      	bne.n	8009114 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	687a      	ldr	r2, [r7, #4]
 80090d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090d6:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 80090d8:	697a      	ldr	r2, [r7, #20]
 80090da:	4b15      	ldr	r3, [pc, #84]	@ (8009130 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 80090dc:	4013      	ands	r3, r2
 80090de:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80090e0:	68bb      	ldr	r3, [r7, #8]
 80090e2:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 80090e4:	68bb      	ldr	r3, [r7, #8]
 80090e6:	685b      	ldr	r3, [r3, #4]
 80090e8:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80090ea:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 80090ec:	68bb      	ldr	r3, [r7, #8]
 80090ee:	689b      	ldr	r3, [r3, #8]
 80090f0:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 80090f2:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	68db      	ldr	r3, [r3, #12]
 80090f8:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 80090fa:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 80090fc:	68bb      	ldr	r3, [r7, #8]
 80090fe:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8009100:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8009102:	697a      	ldr	r2, [r7, #20]
 8009104:	4313      	orrs	r3, r2
 8009106:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	687a      	ldr	r2, [r7, #4]
 800910c:	6979      	ldr	r1, [r7, #20]
 800910e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009112:	e005      	b.n	8009120 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	687a      	ldr	r2, [r7, #4]
 8009118:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 800911c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8009120:	2300      	movs	r3, #0
}
 8009122:	4618      	mov	r0, r3
 8009124:	371c      	adds	r7, #28
 8009126:	46bd      	mov	sp, r7
 8009128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912c:	4770      	bx	lr
 800912e:	bf00      	nop
 8009130:	cff00000 	.word	0xcff00000

08009134 <siprintf>:
 8009134:	b40e      	push	{r1, r2, r3}
 8009136:	b510      	push	{r4, lr}
 8009138:	b09d      	sub	sp, #116	@ 0x74
 800913a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800913c:	9002      	str	r0, [sp, #8]
 800913e:	9006      	str	r0, [sp, #24]
 8009140:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009144:	480a      	ldr	r0, [pc, #40]	@ (8009170 <siprintf+0x3c>)
 8009146:	9107      	str	r1, [sp, #28]
 8009148:	9104      	str	r1, [sp, #16]
 800914a:	490a      	ldr	r1, [pc, #40]	@ (8009174 <siprintf+0x40>)
 800914c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009150:	9105      	str	r1, [sp, #20]
 8009152:	2400      	movs	r4, #0
 8009154:	a902      	add	r1, sp, #8
 8009156:	6800      	ldr	r0, [r0, #0]
 8009158:	9301      	str	r3, [sp, #4]
 800915a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800915c:	f000 f994 	bl	8009488 <_svfiprintf_r>
 8009160:	9b02      	ldr	r3, [sp, #8]
 8009162:	701c      	strb	r4, [r3, #0]
 8009164:	b01d      	add	sp, #116	@ 0x74
 8009166:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800916a:	b003      	add	sp, #12
 800916c:	4770      	bx	lr
 800916e:	bf00      	nop
 8009170:	20000018 	.word	0x20000018
 8009174:	ffff0208 	.word	0xffff0208

08009178 <memset>:
 8009178:	4402      	add	r2, r0
 800917a:	4603      	mov	r3, r0
 800917c:	4293      	cmp	r3, r2
 800917e:	d100      	bne.n	8009182 <memset+0xa>
 8009180:	4770      	bx	lr
 8009182:	f803 1b01 	strb.w	r1, [r3], #1
 8009186:	e7f9      	b.n	800917c <memset+0x4>

08009188 <__errno>:
 8009188:	4b01      	ldr	r3, [pc, #4]	@ (8009190 <__errno+0x8>)
 800918a:	6818      	ldr	r0, [r3, #0]
 800918c:	4770      	bx	lr
 800918e:	bf00      	nop
 8009190:	20000018 	.word	0x20000018

08009194 <__libc_init_array>:
 8009194:	b570      	push	{r4, r5, r6, lr}
 8009196:	4d0d      	ldr	r5, [pc, #52]	@ (80091cc <__libc_init_array+0x38>)
 8009198:	4c0d      	ldr	r4, [pc, #52]	@ (80091d0 <__libc_init_array+0x3c>)
 800919a:	1b64      	subs	r4, r4, r5
 800919c:	10a4      	asrs	r4, r4, #2
 800919e:	2600      	movs	r6, #0
 80091a0:	42a6      	cmp	r6, r4
 80091a2:	d109      	bne.n	80091b8 <__libc_init_array+0x24>
 80091a4:	4d0b      	ldr	r5, [pc, #44]	@ (80091d4 <__libc_init_array+0x40>)
 80091a6:	4c0c      	ldr	r4, [pc, #48]	@ (80091d8 <__libc_init_array+0x44>)
 80091a8:	f000 fc64 	bl	8009a74 <_init>
 80091ac:	1b64      	subs	r4, r4, r5
 80091ae:	10a4      	asrs	r4, r4, #2
 80091b0:	2600      	movs	r6, #0
 80091b2:	42a6      	cmp	r6, r4
 80091b4:	d105      	bne.n	80091c2 <__libc_init_array+0x2e>
 80091b6:	bd70      	pop	{r4, r5, r6, pc}
 80091b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80091bc:	4798      	blx	r3
 80091be:	3601      	adds	r6, #1
 80091c0:	e7ee      	b.n	80091a0 <__libc_init_array+0xc>
 80091c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80091c6:	4798      	blx	r3
 80091c8:	3601      	adds	r6, #1
 80091ca:	e7f2      	b.n	80091b2 <__libc_init_array+0x1e>
 80091cc:	0800cb34 	.word	0x0800cb34
 80091d0:	0800cb34 	.word	0x0800cb34
 80091d4:	0800cb34 	.word	0x0800cb34
 80091d8:	0800cb38 	.word	0x0800cb38

080091dc <__retarget_lock_acquire_recursive>:
 80091dc:	4770      	bx	lr

080091de <__retarget_lock_release_recursive>:
 80091de:	4770      	bx	lr

080091e0 <_free_r>:
 80091e0:	b538      	push	{r3, r4, r5, lr}
 80091e2:	4605      	mov	r5, r0
 80091e4:	2900      	cmp	r1, #0
 80091e6:	d041      	beq.n	800926c <_free_r+0x8c>
 80091e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091ec:	1f0c      	subs	r4, r1, #4
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	bfb8      	it	lt
 80091f2:	18e4      	addlt	r4, r4, r3
 80091f4:	f000 f8e0 	bl	80093b8 <__malloc_lock>
 80091f8:	4a1d      	ldr	r2, [pc, #116]	@ (8009270 <_free_r+0x90>)
 80091fa:	6813      	ldr	r3, [r2, #0]
 80091fc:	b933      	cbnz	r3, 800920c <_free_r+0x2c>
 80091fe:	6063      	str	r3, [r4, #4]
 8009200:	6014      	str	r4, [r2, #0]
 8009202:	4628      	mov	r0, r5
 8009204:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009208:	f000 b8dc 	b.w	80093c4 <__malloc_unlock>
 800920c:	42a3      	cmp	r3, r4
 800920e:	d908      	bls.n	8009222 <_free_r+0x42>
 8009210:	6820      	ldr	r0, [r4, #0]
 8009212:	1821      	adds	r1, r4, r0
 8009214:	428b      	cmp	r3, r1
 8009216:	bf01      	itttt	eq
 8009218:	6819      	ldreq	r1, [r3, #0]
 800921a:	685b      	ldreq	r3, [r3, #4]
 800921c:	1809      	addeq	r1, r1, r0
 800921e:	6021      	streq	r1, [r4, #0]
 8009220:	e7ed      	b.n	80091fe <_free_r+0x1e>
 8009222:	461a      	mov	r2, r3
 8009224:	685b      	ldr	r3, [r3, #4]
 8009226:	b10b      	cbz	r3, 800922c <_free_r+0x4c>
 8009228:	42a3      	cmp	r3, r4
 800922a:	d9fa      	bls.n	8009222 <_free_r+0x42>
 800922c:	6811      	ldr	r1, [r2, #0]
 800922e:	1850      	adds	r0, r2, r1
 8009230:	42a0      	cmp	r0, r4
 8009232:	d10b      	bne.n	800924c <_free_r+0x6c>
 8009234:	6820      	ldr	r0, [r4, #0]
 8009236:	4401      	add	r1, r0
 8009238:	1850      	adds	r0, r2, r1
 800923a:	4283      	cmp	r3, r0
 800923c:	6011      	str	r1, [r2, #0]
 800923e:	d1e0      	bne.n	8009202 <_free_r+0x22>
 8009240:	6818      	ldr	r0, [r3, #0]
 8009242:	685b      	ldr	r3, [r3, #4]
 8009244:	6053      	str	r3, [r2, #4]
 8009246:	4408      	add	r0, r1
 8009248:	6010      	str	r0, [r2, #0]
 800924a:	e7da      	b.n	8009202 <_free_r+0x22>
 800924c:	d902      	bls.n	8009254 <_free_r+0x74>
 800924e:	230c      	movs	r3, #12
 8009250:	602b      	str	r3, [r5, #0]
 8009252:	e7d6      	b.n	8009202 <_free_r+0x22>
 8009254:	6820      	ldr	r0, [r4, #0]
 8009256:	1821      	adds	r1, r4, r0
 8009258:	428b      	cmp	r3, r1
 800925a:	bf04      	itt	eq
 800925c:	6819      	ldreq	r1, [r3, #0]
 800925e:	685b      	ldreq	r3, [r3, #4]
 8009260:	6063      	str	r3, [r4, #4]
 8009262:	bf04      	itt	eq
 8009264:	1809      	addeq	r1, r1, r0
 8009266:	6021      	streq	r1, [r4, #0]
 8009268:	6054      	str	r4, [r2, #4]
 800926a:	e7ca      	b.n	8009202 <_free_r+0x22>
 800926c:	bd38      	pop	{r3, r4, r5, pc}
 800926e:	bf00      	nop
 8009270:	20000520 	.word	0x20000520

08009274 <sbrk_aligned>:
 8009274:	b570      	push	{r4, r5, r6, lr}
 8009276:	4e0f      	ldr	r6, [pc, #60]	@ (80092b4 <sbrk_aligned+0x40>)
 8009278:	460c      	mov	r4, r1
 800927a:	6831      	ldr	r1, [r6, #0]
 800927c:	4605      	mov	r5, r0
 800927e:	b911      	cbnz	r1, 8009286 <sbrk_aligned+0x12>
 8009280:	f000 fba4 	bl	80099cc <_sbrk_r>
 8009284:	6030      	str	r0, [r6, #0]
 8009286:	4621      	mov	r1, r4
 8009288:	4628      	mov	r0, r5
 800928a:	f000 fb9f 	bl	80099cc <_sbrk_r>
 800928e:	1c43      	adds	r3, r0, #1
 8009290:	d103      	bne.n	800929a <sbrk_aligned+0x26>
 8009292:	f04f 34ff 	mov.w	r4, #4294967295
 8009296:	4620      	mov	r0, r4
 8009298:	bd70      	pop	{r4, r5, r6, pc}
 800929a:	1cc4      	adds	r4, r0, #3
 800929c:	f024 0403 	bic.w	r4, r4, #3
 80092a0:	42a0      	cmp	r0, r4
 80092a2:	d0f8      	beq.n	8009296 <sbrk_aligned+0x22>
 80092a4:	1a21      	subs	r1, r4, r0
 80092a6:	4628      	mov	r0, r5
 80092a8:	f000 fb90 	bl	80099cc <_sbrk_r>
 80092ac:	3001      	adds	r0, #1
 80092ae:	d1f2      	bne.n	8009296 <sbrk_aligned+0x22>
 80092b0:	e7ef      	b.n	8009292 <sbrk_aligned+0x1e>
 80092b2:	bf00      	nop
 80092b4:	2000051c 	.word	0x2000051c

080092b8 <_malloc_r>:
 80092b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092bc:	1ccd      	adds	r5, r1, #3
 80092be:	f025 0503 	bic.w	r5, r5, #3
 80092c2:	3508      	adds	r5, #8
 80092c4:	2d0c      	cmp	r5, #12
 80092c6:	bf38      	it	cc
 80092c8:	250c      	movcc	r5, #12
 80092ca:	2d00      	cmp	r5, #0
 80092cc:	4606      	mov	r6, r0
 80092ce:	db01      	blt.n	80092d4 <_malloc_r+0x1c>
 80092d0:	42a9      	cmp	r1, r5
 80092d2:	d904      	bls.n	80092de <_malloc_r+0x26>
 80092d4:	230c      	movs	r3, #12
 80092d6:	6033      	str	r3, [r6, #0]
 80092d8:	2000      	movs	r0, #0
 80092da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80093b4 <_malloc_r+0xfc>
 80092e2:	f000 f869 	bl	80093b8 <__malloc_lock>
 80092e6:	f8d8 3000 	ldr.w	r3, [r8]
 80092ea:	461c      	mov	r4, r3
 80092ec:	bb44      	cbnz	r4, 8009340 <_malloc_r+0x88>
 80092ee:	4629      	mov	r1, r5
 80092f0:	4630      	mov	r0, r6
 80092f2:	f7ff ffbf 	bl	8009274 <sbrk_aligned>
 80092f6:	1c43      	adds	r3, r0, #1
 80092f8:	4604      	mov	r4, r0
 80092fa:	d158      	bne.n	80093ae <_malloc_r+0xf6>
 80092fc:	f8d8 4000 	ldr.w	r4, [r8]
 8009300:	4627      	mov	r7, r4
 8009302:	2f00      	cmp	r7, #0
 8009304:	d143      	bne.n	800938e <_malloc_r+0xd6>
 8009306:	2c00      	cmp	r4, #0
 8009308:	d04b      	beq.n	80093a2 <_malloc_r+0xea>
 800930a:	6823      	ldr	r3, [r4, #0]
 800930c:	4639      	mov	r1, r7
 800930e:	4630      	mov	r0, r6
 8009310:	eb04 0903 	add.w	r9, r4, r3
 8009314:	f000 fb5a 	bl	80099cc <_sbrk_r>
 8009318:	4581      	cmp	r9, r0
 800931a:	d142      	bne.n	80093a2 <_malloc_r+0xea>
 800931c:	6821      	ldr	r1, [r4, #0]
 800931e:	1a6d      	subs	r5, r5, r1
 8009320:	4629      	mov	r1, r5
 8009322:	4630      	mov	r0, r6
 8009324:	f7ff ffa6 	bl	8009274 <sbrk_aligned>
 8009328:	3001      	adds	r0, #1
 800932a:	d03a      	beq.n	80093a2 <_malloc_r+0xea>
 800932c:	6823      	ldr	r3, [r4, #0]
 800932e:	442b      	add	r3, r5
 8009330:	6023      	str	r3, [r4, #0]
 8009332:	f8d8 3000 	ldr.w	r3, [r8]
 8009336:	685a      	ldr	r2, [r3, #4]
 8009338:	bb62      	cbnz	r2, 8009394 <_malloc_r+0xdc>
 800933a:	f8c8 7000 	str.w	r7, [r8]
 800933e:	e00f      	b.n	8009360 <_malloc_r+0xa8>
 8009340:	6822      	ldr	r2, [r4, #0]
 8009342:	1b52      	subs	r2, r2, r5
 8009344:	d420      	bmi.n	8009388 <_malloc_r+0xd0>
 8009346:	2a0b      	cmp	r2, #11
 8009348:	d917      	bls.n	800937a <_malloc_r+0xc2>
 800934a:	1961      	adds	r1, r4, r5
 800934c:	42a3      	cmp	r3, r4
 800934e:	6025      	str	r5, [r4, #0]
 8009350:	bf18      	it	ne
 8009352:	6059      	strne	r1, [r3, #4]
 8009354:	6863      	ldr	r3, [r4, #4]
 8009356:	bf08      	it	eq
 8009358:	f8c8 1000 	streq.w	r1, [r8]
 800935c:	5162      	str	r2, [r4, r5]
 800935e:	604b      	str	r3, [r1, #4]
 8009360:	4630      	mov	r0, r6
 8009362:	f000 f82f 	bl	80093c4 <__malloc_unlock>
 8009366:	f104 000b 	add.w	r0, r4, #11
 800936a:	1d23      	adds	r3, r4, #4
 800936c:	f020 0007 	bic.w	r0, r0, #7
 8009370:	1ac2      	subs	r2, r0, r3
 8009372:	bf1c      	itt	ne
 8009374:	1a1b      	subne	r3, r3, r0
 8009376:	50a3      	strne	r3, [r4, r2]
 8009378:	e7af      	b.n	80092da <_malloc_r+0x22>
 800937a:	6862      	ldr	r2, [r4, #4]
 800937c:	42a3      	cmp	r3, r4
 800937e:	bf0c      	ite	eq
 8009380:	f8c8 2000 	streq.w	r2, [r8]
 8009384:	605a      	strne	r2, [r3, #4]
 8009386:	e7eb      	b.n	8009360 <_malloc_r+0xa8>
 8009388:	4623      	mov	r3, r4
 800938a:	6864      	ldr	r4, [r4, #4]
 800938c:	e7ae      	b.n	80092ec <_malloc_r+0x34>
 800938e:	463c      	mov	r4, r7
 8009390:	687f      	ldr	r7, [r7, #4]
 8009392:	e7b6      	b.n	8009302 <_malloc_r+0x4a>
 8009394:	461a      	mov	r2, r3
 8009396:	685b      	ldr	r3, [r3, #4]
 8009398:	42a3      	cmp	r3, r4
 800939a:	d1fb      	bne.n	8009394 <_malloc_r+0xdc>
 800939c:	2300      	movs	r3, #0
 800939e:	6053      	str	r3, [r2, #4]
 80093a0:	e7de      	b.n	8009360 <_malloc_r+0xa8>
 80093a2:	230c      	movs	r3, #12
 80093a4:	6033      	str	r3, [r6, #0]
 80093a6:	4630      	mov	r0, r6
 80093a8:	f000 f80c 	bl	80093c4 <__malloc_unlock>
 80093ac:	e794      	b.n	80092d8 <_malloc_r+0x20>
 80093ae:	6005      	str	r5, [r0, #0]
 80093b0:	e7d6      	b.n	8009360 <_malloc_r+0xa8>
 80093b2:	bf00      	nop
 80093b4:	20000520 	.word	0x20000520

080093b8 <__malloc_lock>:
 80093b8:	4801      	ldr	r0, [pc, #4]	@ (80093c0 <__malloc_lock+0x8>)
 80093ba:	f7ff bf0f 	b.w	80091dc <__retarget_lock_acquire_recursive>
 80093be:	bf00      	nop
 80093c0:	20000518 	.word	0x20000518

080093c4 <__malloc_unlock>:
 80093c4:	4801      	ldr	r0, [pc, #4]	@ (80093cc <__malloc_unlock+0x8>)
 80093c6:	f7ff bf0a 	b.w	80091de <__retarget_lock_release_recursive>
 80093ca:	bf00      	nop
 80093cc:	20000518 	.word	0x20000518

080093d0 <__ssputs_r>:
 80093d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093d4:	688e      	ldr	r6, [r1, #8]
 80093d6:	461f      	mov	r7, r3
 80093d8:	42be      	cmp	r6, r7
 80093da:	680b      	ldr	r3, [r1, #0]
 80093dc:	4682      	mov	sl, r0
 80093de:	460c      	mov	r4, r1
 80093e0:	4690      	mov	r8, r2
 80093e2:	d82d      	bhi.n	8009440 <__ssputs_r+0x70>
 80093e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80093e8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80093ec:	d026      	beq.n	800943c <__ssputs_r+0x6c>
 80093ee:	6965      	ldr	r5, [r4, #20]
 80093f0:	6909      	ldr	r1, [r1, #16]
 80093f2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80093f6:	eba3 0901 	sub.w	r9, r3, r1
 80093fa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80093fe:	1c7b      	adds	r3, r7, #1
 8009400:	444b      	add	r3, r9
 8009402:	106d      	asrs	r5, r5, #1
 8009404:	429d      	cmp	r5, r3
 8009406:	bf38      	it	cc
 8009408:	461d      	movcc	r5, r3
 800940a:	0553      	lsls	r3, r2, #21
 800940c:	d527      	bpl.n	800945e <__ssputs_r+0x8e>
 800940e:	4629      	mov	r1, r5
 8009410:	f7ff ff52 	bl	80092b8 <_malloc_r>
 8009414:	4606      	mov	r6, r0
 8009416:	b360      	cbz	r0, 8009472 <__ssputs_r+0xa2>
 8009418:	6921      	ldr	r1, [r4, #16]
 800941a:	464a      	mov	r2, r9
 800941c:	f000 fae6 	bl	80099ec <memcpy>
 8009420:	89a3      	ldrh	r3, [r4, #12]
 8009422:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009426:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800942a:	81a3      	strh	r3, [r4, #12]
 800942c:	6126      	str	r6, [r4, #16]
 800942e:	6165      	str	r5, [r4, #20]
 8009430:	444e      	add	r6, r9
 8009432:	eba5 0509 	sub.w	r5, r5, r9
 8009436:	6026      	str	r6, [r4, #0]
 8009438:	60a5      	str	r5, [r4, #8]
 800943a:	463e      	mov	r6, r7
 800943c:	42be      	cmp	r6, r7
 800943e:	d900      	bls.n	8009442 <__ssputs_r+0x72>
 8009440:	463e      	mov	r6, r7
 8009442:	6820      	ldr	r0, [r4, #0]
 8009444:	4632      	mov	r2, r6
 8009446:	4641      	mov	r1, r8
 8009448:	f000 faa6 	bl	8009998 <memmove>
 800944c:	68a3      	ldr	r3, [r4, #8]
 800944e:	1b9b      	subs	r3, r3, r6
 8009450:	60a3      	str	r3, [r4, #8]
 8009452:	6823      	ldr	r3, [r4, #0]
 8009454:	4433      	add	r3, r6
 8009456:	6023      	str	r3, [r4, #0]
 8009458:	2000      	movs	r0, #0
 800945a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800945e:	462a      	mov	r2, r5
 8009460:	f000 fad2 	bl	8009a08 <_realloc_r>
 8009464:	4606      	mov	r6, r0
 8009466:	2800      	cmp	r0, #0
 8009468:	d1e0      	bne.n	800942c <__ssputs_r+0x5c>
 800946a:	6921      	ldr	r1, [r4, #16]
 800946c:	4650      	mov	r0, sl
 800946e:	f7ff feb7 	bl	80091e0 <_free_r>
 8009472:	230c      	movs	r3, #12
 8009474:	f8ca 3000 	str.w	r3, [sl]
 8009478:	89a3      	ldrh	r3, [r4, #12]
 800947a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800947e:	81a3      	strh	r3, [r4, #12]
 8009480:	f04f 30ff 	mov.w	r0, #4294967295
 8009484:	e7e9      	b.n	800945a <__ssputs_r+0x8a>
	...

08009488 <_svfiprintf_r>:
 8009488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800948c:	4698      	mov	r8, r3
 800948e:	898b      	ldrh	r3, [r1, #12]
 8009490:	061b      	lsls	r3, r3, #24
 8009492:	b09d      	sub	sp, #116	@ 0x74
 8009494:	4607      	mov	r7, r0
 8009496:	460d      	mov	r5, r1
 8009498:	4614      	mov	r4, r2
 800949a:	d510      	bpl.n	80094be <_svfiprintf_r+0x36>
 800949c:	690b      	ldr	r3, [r1, #16]
 800949e:	b973      	cbnz	r3, 80094be <_svfiprintf_r+0x36>
 80094a0:	2140      	movs	r1, #64	@ 0x40
 80094a2:	f7ff ff09 	bl	80092b8 <_malloc_r>
 80094a6:	6028      	str	r0, [r5, #0]
 80094a8:	6128      	str	r0, [r5, #16]
 80094aa:	b930      	cbnz	r0, 80094ba <_svfiprintf_r+0x32>
 80094ac:	230c      	movs	r3, #12
 80094ae:	603b      	str	r3, [r7, #0]
 80094b0:	f04f 30ff 	mov.w	r0, #4294967295
 80094b4:	b01d      	add	sp, #116	@ 0x74
 80094b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094ba:	2340      	movs	r3, #64	@ 0x40
 80094bc:	616b      	str	r3, [r5, #20]
 80094be:	2300      	movs	r3, #0
 80094c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80094c2:	2320      	movs	r3, #32
 80094c4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80094c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80094cc:	2330      	movs	r3, #48	@ 0x30
 80094ce:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800966c <_svfiprintf_r+0x1e4>
 80094d2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80094d6:	f04f 0901 	mov.w	r9, #1
 80094da:	4623      	mov	r3, r4
 80094dc:	469a      	mov	sl, r3
 80094de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80094e2:	b10a      	cbz	r2, 80094e8 <_svfiprintf_r+0x60>
 80094e4:	2a25      	cmp	r2, #37	@ 0x25
 80094e6:	d1f9      	bne.n	80094dc <_svfiprintf_r+0x54>
 80094e8:	ebba 0b04 	subs.w	fp, sl, r4
 80094ec:	d00b      	beq.n	8009506 <_svfiprintf_r+0x7e>
 80094ee:	465b      	mov	r3, fp
 80094f0:	4622      	mov	r2, r4
 80094f2:	4629      	mov	r1, r5
 80094f4:	4638      	mov	r0, r7
 80094f6:	f7ff ff6b 	bl	80093d0 <__ssputs_r>
 80094fa:	3001      	adds	r0, #1
 80094fc:	f000 80a7 	beq.w	800964e <_svfiprintf_r+0x1c6>
 8009500:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009502:	445a      	add	r2, fp
 8009504:	9209      	str	r2, [sp, #36]	@ 0x24
 8009506:	f89a 3000 	ldrb.w	r3, [sl]
 800950a:	2b00      	cmp	r3, #0
 800950c:	f000 809f 	beq.w	800964e <_svfiprintf_r+0x1c6>
 8009510:	2300      	movs	r3, #0
 8009512:	f04f 32ff 	mov.w	r2, #4294967295
 8009516:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800951a:	f10a 0a01 	add.w	sl, sl, #1
 800951e:	9304      	str	r3, [sp, #16]
 8009520:	9307      	str	r3, [sp, #28]
 8009522:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009526:	931a      	str	r3, [sp, #104]	@ 0x68
 8009528:	4654      	mov	r4, sl
 800952a:	2205      	movs	r2, #5
 800952c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009530:	484e      	ldr	r0, [pc, #312]	@ (800966c <_svfiprintf_r+0x1e4>)
 8009532:	f7f6 fe4d 	bl	80001d0 <memchr>
 8009536:	9a04      	ldr	r2, [sp, #16]
 8009538:	b9d8      	cbnz	r0, 8009572 <_svfiprintf_r+0xea>
 800953a:	06d0      	lsls	r0, r2, #27
 800953c:	bf44      	itt	mi
 800953e:	2320      	movmi	r3, #32
 8009540:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009544:	0711      	lsls	r1, r2, #28
 8009546:	bf44      	itt	mi
 8009548:	232b      	movmi	r3, #43	@ 0x2b
 800954a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800954e:	f89a 3000 	ldrb.w	r3, [sl]
 8009552:	2b2a      	cmp	r3, #42	@ 0x2a
 8009554:	d015      	beq.n	8009582 <_svfiprintf_r+0xfa>
 8009556:	9a07      	ldr	r2, [sp, #28]
 8009558:	4654      	mov	r4, sl
 800955a:	2000      	movs	r0, #0
 800955c:	f04f 0c0a 	mov.w	ip, #10
 8009560:	4621      	mov	r1, r4
 8009562:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009566:	3b30      	subs	r3, #48	@ 0x30
 8009568:	2b09      	cmp	r3, #9
 800956a:	d94b      	bls.n	8009604 <_svfiprintf_r+0x17c>
 800956c:	b1b0      	cbz	r0, 800959c <_svfiprintf_r+0x114>
 800956e:	9207      	str	r2, [sp, #28]
 8009570:	e014      	b.n	800959c <_svfiprintf_r+0x114>
 8009572:	eba0 0308 	sub.w	r3, r0, r8
 8009576:	fa09 f303 	lsl.w	r3, r9, r3
 800957a:	4313      	orrs	r3, r2
 800957c:	9304      	str	r3, [sp, #16]
 800957e:	46a2      	mov	sl, r4
 8009580:	e7d2      	b.n	8009528 <_svfiprintf_r+0xa0>
 8009582:	9b03      	ldr	r3, [sp, #12]
 8009584:	1d19      	adds	r1, r3, #4
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	9103      	str	r1, [sp, #12]
 800958a:	2b00      	cmp	r3, #0
 800958c:	bfbb      	ittet	lt
 800958e:	425b      	neglt	r3, r3
 8009590:	f042 0202 	orrlt.w	r2, r2, #2
 8009594:	9307      	strge	r3, [sp, #28]
 8009596:	9307      	strlt	r3, [sp, #28]
 8009598:	bfb8      	it	lt
 800959a:	9204      	strlt	r2, [sp, #16]
 800959c:	7823      	ldrb	r3, [r4, #0]
 800959e:	2b2e      	cmp	r3, #46	@ 0x2e
 80095a0:	d10a      	bne.n	80095b8 <_svfiprintf_r+0x130>
 80095a2:	7863      	ldrb	r3, [r4, #1]
 80095a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80095a6:	d132      	bne.n	800960e <_svfiprintf_r+0x186>
 80095a8:	9b03      	ldr	r3, [sp, #12]
 80095aa:	1d1a      	adds	r2, r3, #4
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	9203      	str	r2, [sp, #12]
 80095b0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80095b4:	3402      	adds	r4, #2
 80095b6:	9305      	str	r3, [sp, #20]
 80095b8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800967c <_svfiprintf_r+0x1f4>
 80095bc:	7821      	ldrb	r1, [r4, #0]
 80095be:	2203      	movs	r2, #3
 80095c0:	4650      	mov	r0, sl
 80095c2:	f7f6 fe05 	bl	80001d0 <memchr>
 80095c6:	b138      	cbz	r0, 80095d8 <_svfiprintf_r+0x150>
 80095c8:	9b04      	ldr	r3, [sp, #16]
 80095ca:	eba0 000a 	sub.w	r0, r0, sl
 80095ce:	2240      	movs	r2, #64	@ 0x40
 80095d0:	4082      	lsls	r2, r0
 80095d2:	4313      	orrs	r3, r2
 80095d4:	3401      	adds	r4, #1
 80095d6:	9304      	str	r3, [sp, #16]
 80095d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095dc:	4824      	ldr	r0, [pc, #144]	@ (8009670 <_svfiprintf_r+0x1e8>)
 80095de:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80095e2:	2206      	movs	r2, #6
 80095e4:	f7f6 fdf4 	bl	80001d0 <memchr>
 80095e8:	2800      	cmp	r0, #0
 80095ea:	d036      	beq.n	800965a <_svfiprintf_r+0x1d2>
 80095ec:	4b21      	ldr	r3, [pc, #132]	@ (8009674 <_svfiprintf_r+0x1ec>)
 80095ee:	bb1b      	cbnz	r3, 8009638 <_svfiprintf_r+0x1b0>
 80095f0:	9b03      	ldr	r3, [sp, #12]
 80095f2:	3307      	adds	r3, #7
 80095f4:	f023 0307 	bic.w	r3, r3, #7
 80095f8:	3308      	adds	r3, #8
 80095fa:	9303      	str	r3, [sp, #12]
 80095fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095fe:	4433      	add	r3, r6
 8009600:	9309      	str	r3, [sp, #36]	@ 0x24
 8009602:	e76a      	b.n	80094da <_svfiprintf_r+0x52>
 8009604:	fb0c 3202 	mla	r2, ip, r2, r3
 8009608:	460c      	mov	r4, r1
 800960a:	2001      	movs	r0, #1
 800960c:	e7a8      	b.n	8009560 <_svfiprintf_r+0xd8>
 800960e:	2300      	movs	r3, #0
 8009610:	3401      	adds	r4, #1
 8009612:	9305      	str	r3, [sp, #20]
 8009614:	4619      	mov	r1, r3
 8009616:	f04f 0c0a 	mov.w	ip, #10
 800961a:	4620      	mov	r0, r4
 800961c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009620:	3a30      	subs	r2, #48	@ 0x30
 8009622:	2a09      	cmp	r2, #9
 8009624:	d903      	bls.n	800962e <_svfiprintf_r+0x1a6>
 8009626:	2b00      	cmp	r3, #0
 8009628:	d0c6      	beq.n	80095b8 <_svfiprintf_r+0x130>
 800962a:	9105      	str	r1, [sp, #20]
 800962c:	e7c4      	b.n	80095b8 <_svfiprintf_r+0x130>
 800962e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009632:	4604      	mov	r4, r0
 8009634:	2301      	movs	r3, #1
 8009636:	e7f0      	b.n	800961a <_svfiprintf_r+0x192>
 8009638:	ab03      	add	r3, sp, #12
 800963a:	9300      	str	r3, [sp, #0]
 800963c:	462a      	mov	r2, r5
 800963e:	4b0e      	ldr	r3, [pc, #56]	@ (8009678 <_svfiprintf_r+0x1f0>)
 8009640:	a904      	add	r1, sp, #16
 8009642:	4638      	mov	r0, r7
 8009644:	f3af 8000 	nop.w
 8009648:	1c42      	adds	r2, r0, #1
 800964a:	4606      	mov	r6, r0
 800964c:	d1d6      	bne.n	80095fc <_svfiprintf_r+0x174>
 800964e:	89ab      	ldrh	r3, [r5, #12]
 8009650:	065b      	lsls	r3, r3, #25
 8009652:	f53f af2d 	bmi.w	80094b0 <_svfiprintf_r+0x28>
 8009656:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009658:	e72c      	b.n	80094b4 <_svfiprintf_r+0x2c>
 800965a:	ab03      	add	r3, sp, #12
 800965c:	9300      	str	r3, [sp, #0]
 800965e:	462a      	mov	r2, r5
 8009660:	4b05      	ldr	r3, [pc, #20]	@ (8009678 <_svfiprintf_r+0x1f0>)
 8009662:	a904      	add	r1, sp, #16
 8009664:	4638      	mov	r0, r7
 8009666:	f000 f879 	bl	800975c <_printf_i>
 800966a:	e7ed      	b.n	8009648 <_svfiprintf_r+0x1c0>
 800966c:	0800caf8 	.word	0x0800caf8
 8009670:	0800cb02 	.word	0x0800cb02
 8009674:	00000000 	.word	0x00000000
 8009678:	080093d1 	.word	0x080093d1
 800967c:	0800cafe 	.word	0x0800cafe

08009680 <_printf_common>:
 8009680:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009684:	4616      	mov	r6, r2
 8009686:	4698      	mov	r8, r3
 8009688:	688a      	ldr	r2, [r1, #8]
 800968a:	690b      	ldr	r3, [r1, #16]
 800968c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009690:	4293      	cmp	r3, r2
 8009692:	bfb8      	it	lt
 8009694:	4613      	movlt	r3, r2
 8009696:	6033      	str	r3, [r6, #0]
 8009698:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800969c:	4607      	mov	r7, r0
 800969e:	460c      	mov	r4, r1
 80096a0:	b10a      	cbz	r2, 80096a6 <_printf_common+0x26>
 80096a2:	3301      	adds	r3, #1
 80096a4:	6033      	str	r3, [r6, #0]
 80096a6:	6823      	ldr	r3, [r4, #0]
 80096a8:	0699      	lsls	r1, r3, #26
 80096aa:	bf42      	ittt	mi
 80096ac:	6833      	ldrmi	r3, [r6, #0]
 80096ae:	3302      	addmi	r3, #2
 80096b0:	6033      	strmi	r3, [r6, #0]
 80096b2:	6825      	ldr	r5, [r4, #0]
 80096b4:	f015 0506 	ands.w	r5, r5, #6
 80096b8:	d106      	bne.n	80096c8 <_printf_common+0x48>
 80096ba:	f104 0a19 	add.w	sl, r4, #25
 80096be:	68e3      	ldr	r3, [r4, #12]
 80096c0:	6832      	ldr	r2, [r6, #0]
 80096c2:	1a9b      	subs	r3, r3, r2
 80096c4:	42ab      	cmp	r3, r5
 80096c6:	dc26      	bgt.n	8009716 <_printf_common+0x96>
 80096c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80096cc:	6822      	ldr	r2, [r4, #0]
 80096ce:	3b00      	subs	r3, #0
 80096d0:	bf18      	it	ne
 80096d2:	2301      	movne	r3, #1
 80096d4:	0692      	lsls	r2, r2, #26
 80096d6:	d42b      	bmi.n	8009730 <_printf_common+0xb0>
 80096d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80096dc:	4641      	mov	r1, r8
 80096de:	4638      	mov	r0, r7
 80096e0:	47c8      	blx	r9
 80096e2:	3001      	adds	r0, #1
 80096e4:	d01e      	beq.n	8009724 <_printf_common+0xa4>
 80096e6:	6823      	ldr	r3, [r4, #0]
 80096e8:	6922      	ldr	r2, [r4, #16]
 80096ea:	f003 0306 	and.w	r3, r3, #6
 80096ee:	2b04      	cmp	r3, #4
 80096f0:	bf02      	ittt	eq
 80096f2:	68e5      	ldreq	r5, [r4, #12]
 80096f4:	6833      	ldreq	r3, [r6, #0]
 80096f6:	1aed      	subeq	r5, r5, r3
 80096f8:	68a3      	ldr	r3, [r4, #8]
 80096fa:	bf0c      	ite	eq
 80096fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009700:	2500      	movne	r5, #0
 8009702:	4293      	cmp	r3, r2
 8009704:	bfc4      	itt	gt
 8009706:	1a9b      	subgt	r3, r3, r2
 8009708:	18ed      	addgt	r5, r5, r3
 800970a:	2600      	movs	r6, #0
 800970c:	341a      	adds	r4, #26
 800970e:	42b5      	cmp	r5, r6
 8009710:	d11a      	bne.n	8009748 <_printf_common+0xc8>
 8009712:	2000      	movs	r0, #0
 8009714:	e008      	b.n	8009728 <_printf_common+0xa8>
 8009716:	2301      	movs	r3, #1
 8009718:	4652      	mov	r2, sl
 800971a:	4641      	mov	r1, r8
 800971c:	4638      	mov	r0, r7
 800971e:	47c8      	blx	r9
 8009720:	3001      	adds	r0, #1
 8009722:	d103      	bne.n	800972c <_printf_common+0xac>
 8009724:	f04f 30ff 	mov.w	r0, #4294967295
 8009728:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800972c:	3501      	adds	r5, #1
 800972e:	e7c6      	b.n	80096be <_printf_common+0x3e>
 8009730:	18e1      	adds	r1, r4, r3
 8009732:	1c5a      	adds	r2, r3, #1
 8009734:	2030      	movs	r0, #48	@ 0x30
 8009736:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800973a:	4422      	add	r2, r4
 800973c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009740:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009744:	3302      	adds	r3, #2
 8009746:	e7c7      	b.n	80096d8 <_printf_common+0x58>
 8009748:	2301      	movs	r3, #1
 800974a:	4622      	mov	r2, r4
 800974c:	4641      	mov	r1, r8
 800974e:	4638      	mov	r0, r7
 8009750:	47c8      	blx	r9
 8009752:	3001      	adds	r0, #1
 8009754:	d0e6      	beq.n	8009724 <_printf_common+0xa4>
 8009756:	3601      	adds	r6, #1
 8009758:	e7d9      	b.n	800970e <_printf_common+0x8e>
	...

0800975c <_printf_i>:
 800975c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009760:	7e0f      	ldrb	r7, [r1, #24]
 8009762:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009764:	2f78      	cmp	r7, #120	@ 0x78
 8009766:	4691      	mov	r9, r2
 8009768:	4680      	mov	r8, r0
 800976a:	460c      	mov	r4, r1
 800976c:	469a      	mov	sl, r3
 800976e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009772:	d807      	bhi.n	8009784 <_printf_i+0x28>
 8009774:	2f62      	cmp	r7, #98	@ 0x62
 8009776:	d80a      	bhi.n	800978e <_printf_i+0x32>
 8009778:	2f00      	cmp	r7, #0
 800977a:	f000 80d1 	beq.w	8009920 <_printf_i+0x1c4>
 800977e:	2f58      	cmp	r7, #88	@ 0x58
 8009780:	f000 80b8 	beq.w	80098f4 <_printf_i+0x198>
 8009784:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009788:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800978c:	e03a      	b.n	8009804 <_printf_i+0xa8>
 800978e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009792:	2b15      	cmp	r3, #21
 8009794:	d8f6      	bhi.n	8009784 <_printf_i+0x28>
 8009796:	a101      	add	r1, pc, #4	@ (adr r1, 800979c <_printf_i+0x40>)
 8009798:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800979c:	080097f5 	.word	0x080097f5
 80097a0:	08009809 	.word	0x08009809
 80097a4:	08009785 	.word	0x08009785
 80097a8:	08009785 	.word	0x08009785
 80097ac:	08009785 	.word	0x08009785
 80097b0:	08009785 	.word	0x08009785
 80097b4:	08009809 	.word	0x08009809
 80097b8:	08009785 	.word	0x08009785
 80097bc:	08009785 	.word	0x08009785
 80097c0:	08009785 	.word	0x08009785
 80097c4:	08009785 	.word	0x08009785
 80097c8:	08009907 	.word	0x08009907
 80097cc:	08009833 	.word	0x08009833
 80097d0:	080098c1 	.word	0x080098c1
 80097d4:	08009785 	.word	0x08009785
 80097d8:	08009785 	.word	0x08009785
 80097dc:	08009929 	.word	0x08009929
 80097e0:	08009785 	.word	0x08009785
 80097e4:	08009833 	.word	0x08009833
 80097e8:	08009785 	.word	0x08009785
 80097ec:	08009785 	.word	0x08009785
 80097f0:	080098c9 	.word	0x080098c9
 80097f4:	6833      	ldr	r3, [r6, #0]
 80097f6:	1d1a      	adds	r2, r3, #4
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	6032      	str	r2, [r6, #0]
 80097fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009800:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009804:	2301      	movs	r3, #1
 8009806:	e09c      	b.n	8009942 <_printf_i+0x1e6>
 8009808:	6833      	ldr	r3, [r6, #0]
 800980a:	6820      	ldr	r0, [r4, #0]
 800980c:	1d19      	adds	r1, r3, #4
 800980e:	6031      	str	r1, [r6, #0]
 8009810:	0606      	lsls	r6, r0, #24
 8009812:	d501      	bpl.n	8009818 <_printf_i+0xbc>
 8009814:	681d      	ldr	r5, [r3, #0]
 8009816:	e003      	b.n	8009820 <_printf_i+0xc4>
 8009818:	0645      	lsls	r5, r0, #25
 800981a:	d5fb      	bpl.n	8009814 <_printf_i+0xb8>
 800981c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009820:	2d00      	cmp	r5, #0
 8009822:	da03      	bge.n	800982c <_printf_i+0xd0>
 8009824:	232d      	movs	r3, #45	@ 0x2d
 8009826:	426d      	negs	r5, r5
 8009828:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800982c:	4858      	ldr	r0, [pc, #352]	@ (8009990 <_printf_i+0x234>)
 800982e:	230a      	movs	r3, #10
 8009830:	e011      	b.n	8009856 <_printf_i+0xfa>
 8009832:	6821      	ldr	r1, [r4, #0]
 8009834:	6833      	ldr	r3, [r6, #0]
 8009836:	0608      	lsls	r0, r1, #24
 8009838:	f853 5b04 	ldr.w	r5, [r3], #4
 800983c:	d402      	bmi.n	8009844 <_printf_i+0xe8>
 800983e:	0649      	lsls	r1, r1, #25
 8009840:	bf48      	it	mi
 8009842:	b2ad      	uxthmi	r5, r5
 8009844:	2f6f      	cmp	r7, #111	@ 0x6f
 8009846:	4852      	ldr	r0, [pc, #328]	@ (8009990 <_printf_i+0x234>)
 8009848:	6033      	str	r3, [r6, #0]
 800984a:	bf14      	ite	ne
 800984c:	230a      	movne	r3, #10
 800984e:	2308      	moveq	r3, #8
 8009850:	2100      	movs	r1, #0
 8009852:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009856:	6866      	ldr	r6, [r4, #4]
 8009858:	60a6      	str	r6, [r4, #8]
 800985a:	2e00      	cmp	r6, #0
 800985c:	db05      	blt.n	800986a <_printf_i+0x10e>
 800985e:	6821      	ldr	r1, [r4, #0]
 8009860:	432e      	orrs	r6, r5
 8009862:	f021 0104 	bic.w	r1, r1, #4
 8009866:	6021      	str	r1, [r4, #0]
 8009868:	d04b      	beq.n	8009902 <_printf_i+0x1a6>
 800986a:	4616      	mov	r6, r2
 800986c:	fbb5 f1f3 	udiv	r1, r5, r3
 8009870:	fb03 5711 	mls	r7, r3, r1, r5
 8009874:	5dc7      	ldrb	r7, [r0, r7]
 8009876:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800987a:	462f      	mov	r7, r5
 800987c:	42bb      	cmp	r3, r7
 800987e:	460d      	mov	r5, r1
 8009880:	d9f4      	bls.n	800986c <_printf_i+0x110>
 8009882:	2b08      	cmp	r3, #8
 8009884:	d10b      	bne.n	800989e <_printf_i+0x142>
 8009886:	6823      	ldr	r3, [r4, #0]
 8009888:	07df      	lsls	r7, r3, #31
 800988a:	d508      	bpl.n	800989e <_printf_i+0x142>
 800988c:	6923      	ldr	r3, [r4, #16]
 800988e:	6861      	ldr	r1, [r4, #4]
 8009890:	4299      	cmp	r1, r3
 8009892:	bfde      	ittt	le
 8009894:	2330      	movle	r3, #48	@ 0x30
 8009896:	f806 3c01 	strble.w	r3, [r6, #-1]
 800989a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800989e:	1b92      	subs	r2, r2, r6
 80098a0:	6122      	str	r2, [r4, #16]
 80098a2:	f8cd a000 	str.w	sl, [sp]
 80098a6:	464b      	mov	r3, r9
 80098a8:	aa03      	add	r2, sp, #12
 80098aa:	4621      	mov	r1, r4
 80098ac:	4640      	mov	r0, r8
 80098ae:	f7ff fee7 	bl	8009680 <_printf_common>
 80098b2:	3001      	adds	r0, #1
 80098b4:	d14a      	bne.n	800994c <_printf_i+0x1f0>
 80098b6:	f04f 30ff 	mov.w	r0, #4294967295
 80098ba:	b004      	add	sp, #16
 80098bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098c0:	6823      	ldr	r3, [r4, #0]
 80098c2:	f043 0320 	orr.w	r3, r3, #32
 80098c6:	6023      	str	r3, [r4, #0]
 80098c8:	4832      	ldr	r0, [pc, #200]	@ (8009994 <_printf_i+0x238>)
 80098ca:	2778      	movs	r7, #120	@ 0x78
 80098cc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80098d0:	6823      	ldr	r3, [r4, #0]
 80098d2:	6831      	ldr	r1, [r6, #0]
 80098d4:	061f      	lsls	r7, r3, #24
 80098d6:	f851 5b04 	ldr.w	r5, [r1], #4
 80098da:	d402      	bmi.n	80098e2 <_printf_i+0x186>
 80098dc:	065f      	lsls	r7, r3, #25
 80098de:	bf48      	it	mi
 80098e0:	b2ad      	uxthmi	r5, r5
 80098e2:	6031      	str	r1, [r6, #0]
 80098e4:	07d9      	lsls	r1, r3, #31
 80098e6:	bf44      	itt	mi
 80098e8:	f043 0320 	orrmi.w	r3, r3, #32
 80098ec:	6023      	strmi	r3, [r4, #0]
 80098ee:	b11d      	cbz	r5, 80098f8 <_printf_i+0x19c>
 80098f0:	2310      	movs	r3, #16
 80098f2:	e7ad      	b.n	8009850 <_printf_i+0xf4>
 80098f4:	4826      	ldr	r0, [pc, #152]	@ (8009990 <_printf_i+0x234>)
 80098f6:	e7e9      	b.n	80098cc <_printf_i+0x170>
 80098f8:	6823      	ldr	r3, [r4, #0]
 80098fa:	f023 0320 	bic.w	r3, r3, #32
 80098fe:	6023      	str	r3, [r4, #0]
 8009900:	e7f6      	b.n	80098f0 <_printf_i+0x194>
 8009902:	4616      	mov	r6, r2
 8009904:	e7bd      	b.n	8009882 <_printf_i+0x126>
 8009906:	6833      	ldr	r3, [r6, #0]
 8009908:	6825      	ldr	r5, [r4, #0]
 800990a:	6961      	ldr	r1, [r4, #20]
 800990c:	1d18      	adds	r0, r3, #4
 800990e:	6030      	str	r0, [r6, #0]
 8009910:	062e      	lsls	r6, r5, #24
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	d501      	bpl.n	800991a <_printf_i+0x1be>
 8009916:	6019      	str	r1, [r3, #0]
 8009918:	e002      	b.n	8009920 <_printf_i+0x1c4>
 800991a:	0668      	lsls	r0, r5, #25
 800991c:	d5fb      	bpl.n	8009916 <_printf_i+0x1ba>
 800991e:	8019      	strh	r1, [r3, #0]
 8009920:	2300      	movs	r3, #0
 8009922:	6123      	str	r3, [r4, #16]
 8009924:	4616      	mov	r6, r2
 8009926:	e7bc      	b.n	80098a2 <_printf_i+0x146>
 8009928:	6833      	ldr	r3, [r6, #0]
 800992a:	1d1a      	adds	r2, r3, #4
 800992c:	6032      	str	r2, [r6, #0]
 800992e:	681e      	ldr	r6, [r3, #0]
 8009930:	6862      	ldr	r2, [r4, #4]
 8009932:	2100      	movs	r1, #0
 8009934:	4630      	mov	r0, r6
 8009936:	f7f6 fc4b 	bl	80001d0 <memchr>
 800993a:	b108      	cbz	r0, 8009940 <_printf_i+0x1e4>
 800993c:	1b80      	subs	r0, r0, r6
 800993e:	6060      	str	r0, [r4, #4]
 8009940:	6863      	ldr	r3, [r4, #4]
 8009942:	6123      	str	r3, [r4, #16]
 8009944:	2300      	movs	r3, #0
 8009946:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800994a:	e7aa      	b.n	80098a2 <_printf_i+0x146>
 800994c:	6923      	ldr	r3, [r4, #16]
 800994e:	4632      	mov	r2, r6
 8009950:	4649      	mov	r1, r9
 8009952:	4640      	mov	r0, r8
 8009954:	47d0      	blx	sl
 8009956:	3001      	adds	r0, #1
 8009958:	d0ad      	beq.n	80098b6 <_printf_i+0x15a>
 800995a:	6823      	ldr	r3, [r4, #0]
 800995c:	079b      	lsls	r3, r3, #30
 800995e:	d413      	bmi.n	8009988 <_printf_i+0x22c>
 8009960:	68e0      	ldr	r0, [r4, #12]
 8009962:	9b03      	ldr	r3, [sp, #12]
 8009964:	4298      	cmp	r0, r3
 8009966:	bfb8      	it	lt
 8009968:	4618      	movlt	r0, r3
 800996a:	e7a6      	b.n	80098ba <_printf_i+0x15e>
 800996c:	2301      	movs	r3, #1
 800996e:	4632      	mov	r2, r6
 8009970:	4649      	mov	r1, r9
 8009972:	4640      	mov	r0, r8
 8009974:	47d0      	blx	sl
 8009976:	3001      	adds	r0, #1
 8009978:	d09d      	beq.n	80098b6 <_printf_i+0x15a>
 800997a:	3501      	adds	r5, #1
 800997c:	68e3      	ldr	r3, [r4, #12]
 800997e:	9903      	ldr	r1, [sp, #12]
 8009980:	1a5b      	subs	r3, r3, r1
 8009982:	42ab      	cmp	r3, r5
 8009984:	dcf2      	bgt.n	800996c <_printf_i+0x210>
 8009986:	e7eb      	b.n	8009960 <_printf_i+0x204>
 8009988:	2500      	movs	r5, #0
 800998a:	f104 0619 	add.w	r6, r4, #25
 800998e:	e7f5      	b.n	800997c <_printf_i+0x220>
 8009990:	0800cb09 	.word	0x0800cb09
 8009994:	0800cb1a 	.word	0x0800cb1a

08009998 <memmove>:
 8009998:	4288      	cmp	r0, r1
 800999a:	b510      	push	{r4, lr}
 800999c:	eb01 0402 	add.w	r4, r1, r2
 80099a0:	d902      	bls.n	80099a8 <memmove+0x10>
 80099a2:	4284      	cmp	r4, r0
 80099a4:	4623      	mov	r3, r4
 80099a6:	d807      	bhi.n	80099b8 <memmove+0x20>
 80099a8:	1e43      	subs	r3, r0, #1
 80099aa:	42a1      	cmp	r1, r4
 80099ac:	d008      	beq.n	80099c0 <memmove+0x28>
 80099ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80099b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80099b6:	e7f8      	b.n	80099aa <memmove+0x12>
 80099b8:	4402      	add	r2, r0
 80099ba:	4601      	mov	r1, r0
 80099bc:	428a      	cmp	r2, r1
 80099be:	d100      	bne.n	80099c2 <memmove+0x2a>
 80099c0:	bd10      	pop	{r4, pc}
 80099c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80099c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80099ca:	e7f7      	b.n	80099bc <memmove+0x24>

080099cc <_sbrk_r>:
 80099cc:	b538      	push	{r3, r4, r5, lr}
 80099ce:	4d06      	ldr	r5, [pc, #24]	@ (80099e8 <_sbrk_r+0x1c>)
 80099d0:	2300      	movs	r3, #0
 80099d2:	4604      	mov	r4, r0
 80099d4:	4608      	mov	r0, r1
 80099d6:	602b      	str	r3, [r5, #0]
 80099d8:	f7f9 f9da 	bl	8002d90 <_sbrk>
 80099dc:	1c43      	adds	r3, r0, #1
 80099de:	d102      	bne.n	80099e6 <_sbrk_r+0x1a>
 80099e0:	682b      	ldr	r3, [r5, #0]
 80099e2:	b103      	cbz	r3, 80099e6 <_sbrk_r+0x1a>
 80099e4:	6023      	str	r3, [r4, #0]
 80099e6:	bd38      	pop	{r3, r4, r5, pc}
 80099e8:	20000514 	.word	0x20000514

080099ec <memcpy>:
 80099ec:	440a      	add	r2, r1
 80099ee:	4291      	cmp	r1, r2
 80099f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80099f4:	d100      	bne.n	80099f8 <memcpy+0xc>
 80099f6:	4770      	bx	lr
 80099f8:	b510      	push	{r4, lr}
 80099fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80099fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009a02:	4291      	cmp	r1, r2
 8009a04:	d1f9      	bne.n	80099fa <memcpy+0xe>
 8009a06:	bd10      	pop	{r4, pc}

08009a08 <_realloc_r>:
 8009a08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a0c:	4607      	mov	r7, r0
 8009a0e:	4614      	mov	r4, r2
 8009a10:	460d      	mov	r5, r1
 8009a12:	b921      	cbnz	r1, 8009a1e <_realloc_r+0x16>
 8009a14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a18:	4611      	mov	r1, r2
 8009a1a:	f7ff bc4d 	b.w	80092b8 <_malloc_r>
 8009a1e:	b92a      	cbnz	r2, 8009a2c <_realloc_r+0x24>
 8009a20:	f7ff fbde 	bl	80091e0 <_free_r>
 8009a24:	4625      	mov	r5, r4
 8009a26:	4628      	mov	r0, r5
 8009a28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a2c:	f000 f81a 	bl	8009a64 <_malloc_usable_size_r>
 8009a30:	4284      	cmp	r4, r0
 8009a32:	4606      	mov	r6, r0
 8009a34:	d802      	bhi.n	8009a3c <_realloc_r+0x34>
 8009a36:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009a3a:	d8f4      	bhi.n	8009a26 <_realloc_r+0x1e>
 8009a3c:	4621      	mov	r1, r4
 8009a3e:	4638      	mov	r0, r7
 8009a40:	f7ff fc3a 	bl	80092b8 <_malloc_r>
 8009a44:	4680      	mov	r8, r0
 8009a46:	b908      	cbnz	r0, 8009a4c <_realloc_r+0x44>
 8009a48:	4645      	mov	r5, r8
 8009a4a:	e7ec      	b.n	8009a26 <_realloc_r+0x1e>
 8009a4c:	42b4      	cmp	r4, r6
 8009a4e:	4622      	mov	r2, r4
 8009a50:	4629      	mov	r1, r5
 8009a52:	bf28      	it	cs
 8009a54:	4632      	movcs	r2, r6
 8009a56:	f7ff ffc9 	bl	80099ec <memcpy>
 8009a5a:	4629      	mov	r1, r5
 8009a5c:	4638      	mov	r0, r7
 8009a5e:	f7ff fbbf 	bl	80091e0 <_free_r>
 8009a62:	e7f1      	b.n	8009a48 <_realloc_r+0x40>

08009a64 <_malloc_usable_size_r>:
 8009a64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a68:	1f18      	subs	r0, r3, #4
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	bfbc      	itt	lt
 8009a6e:	580b      	ldrlt	r3, [r1, r0]
 8009a70:	18c0      	addlt	r0, r0, r3
 8009a72:	4770      	bx	lr

08009a74 <_init>:
 8009a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a76:	bf00      	nop
 8009a78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a7a:	bc08      	pop	{r3}
 8009a7c:	469e      	mov	lr, r3
 8009a7e:	4770      	bx	lr

08009a80 <_fini>:
 8009a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a82:	bf00      	nop
 8009a84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a86:	bc08      	pop	{r3}
 8009a88:	469e      	mov	lr, r3
 8009a8a:	4770      	bx	lr
