
LAZZERSONIC_GUN.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000887  2**0
                  ALLOC, LOAD, DATA
  1 .text         000000c8  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000012d  00800100  00800100  00000887  2**0
                  ALLOC
  3 .comment      0000002f  00000000  00000000  00000887  2**0
                  CONTENTS, READONLY
  4 .stack.descriptors.hdr 00000038  00000000  00000000  000008b6  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 000001d8  00000000  00000000  000008ee  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000028da  00000000  00000000  00000ac6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000d29  00000000  00000000  000033a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000d2b  00000000  00000000  000040c9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000047c  00000000  00000000  00004df4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000002d5  00000000  00000000  00005270  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000cab  00000000  00000000  00005545  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001a8  00000000  00000000  000061f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .text         00000004  000007c4  000007c4  00000878  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 14 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00006398  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .text.adc_pin_enable 0000001a  00000708  00000708  000007bc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.adc_pin_disable 0000001c  000006ec  000006ec  000007a0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.adc_pin_select 00000012  0000077c  0000077c  00000830  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.ADC_Init 00000012  0000078e  0000078e  00000842  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.ADC_Read 0000002a  0000063e  0000063e  000006f2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.adc_convrt_a_1 00000134  000000c8  000000c8  0000017c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.__vector_2 000000d6  000001fc  000001fc  000002b0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .text.interr_1_Init 00000028  00000668  00000668  0000071c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text.Ultros_Init 00000044  0000053a  0000053a  000005ee  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.Init_time 00000014  00000768  00000768  0000081c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.main    0000008a  000002d2  000002d2  00000386  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .text.Port_Init_lcd 0000000c  000007a0  000007a0  00000854  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .text.SPI_Init 00000006  000007be  000007be  00000872  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text.SPI_SS_Enable 00000008  000007b6  000007b6  0000086a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text.SPI_Tranciver 0000000a  000007ac  000007ac  00000860  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 30 .text.Display_Reset 00000020  00000690  00000690  00000744  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 31 .text.Display_Clear_pcd8544 0000003e  000005c2  000005c2  00000676  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 32 .text.Display_Init_pcd8544 00000056  00000494  00000494  00000548  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 33 .text.__vector_16 00000050  000004ea  000004ea  0000059e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 34 .text.pwm_pin_enable 00000066  000003cc  000003cc  00000480  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 35 .text.Init_pwm 0000001a  00000722  00000722  000007d6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 36 .text.Set_pwm_value 0000003e  00000600  00000600  000006b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 37 .text.__vector_18 00000070  0000035c  0000035c  00000410  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 38 .text.__vector_20 0000001e  000006b0  000006b0  00000764  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 39 .text.uart_init 00000062  00000432  00000432  000004e6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 40 .bss.rx_write_pos.1966 00000002  008002ad  008002ad  00000887  2**0
                  ALLOC
 41 .data.uart_tx_busy 00000001  008002b1  000007d2  00000886  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 42 .bss.rx_count 00000002  008002af  008002af  00000887  2**0
                  ALLOC
 43 .bss.rx_buffer 00000080  0080022d  0080022d  00000887  2**0
                  ALLOC
 44 .text.libgcc.div 00000044  0000057e  0000057e  00000632  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 45 .text.libgcc.mul 0000001e  000006ce  000006ce  00000782  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 46 .text.libgcc.mul 00000016  0000073c  0000073c  000007f0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 47 .text.__dummy_fini 00000002  000007cc  000007cc  00000880  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 48 .text.__dummy_funcs_on_exit 00000002  000007ce  000007ce  00000882  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 49 .text.__dummy_simulator_exit 00000002  000007d0  000007d0  00000884  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 50 .text.exit    00000016  00000752  00000752  00000806  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 51 .text._Exit   00000004  000007c8  000007c8  0000087c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 3a 00 	jmp	0x74	; 0x74 <__ctors_end>
   4:	0c 94 e2 03 	jmp	0x7c4	; 0x7c4 <__bad_interrupt>
   8:	0c 94 fe 00 	jmp	0x1fc	; 0x1fc <__vector_2>
   c:	0c 94 e2 03 	jmp	0x7c4	; 0x7c4 <__bad_interrupt>
  10:	0c 94 e2 03 	jmp	0x7c4	; 0x7c4 <__bad_interrupt>
  14:	0c 94 e2 03 	jmp	0x7c4	; 0x7c4 <__bad_interrupt>
  18:	0c 94 e2 03 	jmp	0x7c4	; 0x7c4 <__bad_interrupt>
  1c:	0c 94 e2 03 	jmp	0x7c4	; 0x7c4 <__bad_interrupt>
  20:	0c 94 e2 03 	jmp	0x7c4	; 0x7c4 <__bad_interrupt>
  24:	0c 94 e2 03 	jmp	0x7c4	; 0x7c4 <__bad_interrupt>
  28:	0c 94 e2 03 	jmp	0x7c4	; 0x7c4 <__bad_interrupt>
  2c:	0c 94 e2 03 	jmp	0x7c4	; 0x7c4 <__bad_interrupt>
  30:	0c 94 e2 03 	jmp	0x7c4	; 0x7c4 <__bad_interrupt>
  34:	0c 94 e2 03 	jmp	0x7c4	; 0x7c4 <__bad_interrupt>
  38:	0c 94 e2 03 	jmp	0x7c4	; 0x7c4 <__bad_interrupt>
  3c:	0c 94 e2 03 	jmp	0x7c4	; 0x7c4 <__bad_interrupt>
  40:	0c 94 75 02 	jmp	0x4ea	; 0x4ea <__vector_16>
  44:	0c 94 e2 03 	jmp	0x7c4	; 0x7c4 <__bad_interrupt>
  48:	0c 94 ae 01 	jmp	0x35c	; 0x35c <__vector_18>
  4c:	0c 94 e2 03 	jmp	0x7c4	; 0x7c4 <__bad_interrupt>
  50:	0c 94 58 03 	jmp	0x6b0	; 0x6b0 <__vector_20>
  54:	0c 94 e2 03 	jmp	0x7c4	; 0x7c4 <__bad_interrupt>
  58:	0c 94 e2 03 	jmp	0x7c4	; 0x7c4 <__bad_interrupt>
  5c:	0c 94 e2 03 	jmp	0x7c4	; 0x7c4 <__bad_interrupt>
  60:	0c 94 e2 03 	jmp	0x7c4	; 0x7c4 <__bad_interrupt>
  64:	0c 94 e2 03 	jmp	0x7c4	; 0x7c4 <__bad_interrupt>

00000068 <.dinit>:
  68:	01 00       	.word	0x0001	; ????
  6a:	02 b1       	in	r16, 0x02	; 2
  6c:	80 02       	muls	r24, r16
  6e:	b1 02       	muls	r27, r17
  70:	b2 00       	.word	0x00b2	; ????
  72:	07 d2       	rcall	.+1038   	; 0x482 <uart_init+0x50>

00000074 <__ctors_end>:
  74:	11 24       	eor	r1, r1
  76:	1f be       	out	0x3f, r1	; 63
  78:	cf ef       	ldi	r28, 0xFF	; 255
  7a:	d8 e0       	ldi	r29, 0x08	; 8
  7c:	de bf       	out	0x3e, r29	; 62
  7e:	cd bf       	out	0x3d, r28	; 61

00000080 <__do_copy_data>:
  80:	e8 e6       	ldi	r30, 0x68	; 104
  82:	f0 e0       	ldi	r31, 0x00	; 0
  84:	40 e0       	ldi	r20, 0x00	; 0
  86:	17 c0       	rjmp	.+46     	; 0xb6 <__do_clear_bss+0x8>
  88:	b5 91       	lpm	r27, Z+
  8a:	a5 91       	lpm	r26, Z+
  8c:	35 91       	lpm	r19, Z+
  8e:	25 91       	lpm	r18, Z+
  90:	05 91       	lpm	r16, Z+
  92:	07 fd       	sbrc	r16, 7
  94:	0c c0       	rjmp	.+24     	; 0xae <__do_clear_bss>
  96:	95 91       	lpm	r25, Z+
  98:	85 91       	lpm	r24, Z+
  9a:	ef 01       	movw	r28, r30
  9c:	f9 2f       	mov	r31, r25
  9e:	e8 2f       	mov	r30, r24
  a0:	05 90       	lpm	r0, Z+
  a2:	0d 92       	st	X+, r0
  a4:	a2 17       	cp	r26, r18
  a6:	b3 07       	cpc	r27, r19
  a8:	d9 f7       	brne	.-10     	; 0xa0 <__do_copy_data+0x20>
  aa:	fe 01       	movw	r30, r28
  ac:	04 c0       	rjmp	.+8      	; 0xb6 <__do_clear_bss+0x8>

000000ae <__do_clear_bss>:
  ae:	1d 92       	st	X+, r1
  b0:	a2 17       	cp	r26, r18
  b2:	b3 07       	cpc	r27, r19
  b4:	e1 f7       	brne	.-8      	; 0xae <__do_clear_bss>
  b6:	e4 37       	cpi	r30, 0x74	; 116
  b8:	f4 07       	cpc	r31, r20
  ba:	31 f7       	brne	.-52     	; 0x88 <__do_copy_data+0x8>
  bc:	0e 94 69 01 	call	0x2d2	; 0x2d2 <main>
  c0:	0c 94 a9 03 	jmp	0x752	; 0x752 <exit>

000000c4 <_exit>:
  c4:	f8 94       	cli

000000c6 <__stop_program>:
  c6:	ff cf       	rjmp	.-2      	; 0xc6 <__stop_program>

Disassembly of section .text:

000007c4 <__bad_interrupt>:
 7c4:	0c 94 00 00 	jmp	0	; 0x0 <__TEXT_REGION_ORIGIN__>

Disassembly of section .text.adc_pin_enable:

00000708 <adc_pin_enable>:
uint16_t a_1[6];
volatile uint32_t averall[6];
short adc_convert_done;

void adc_pin_enable(uint8_t pin){
	DIDR0 |= 1 << pin;
 708:	ee e7       	ldi	r30, 0x7E	; 126
 70a:	f0 e0       	ldi	r31, 0x00	; 0
 70c:	90 81       	ld	r25, Z
 70e:	21 e0       	ldi	r18, 0x01	; 1
 710:	30 e0       	ldi	r19, 0x00	; 0
 712:	02 c0       	rjmp	.+4      	; 0x718 <adc_pin_enable+0x10>
 714:	22 0f       	add	r18, r18
 716:	33 1f       	adc	r19, r19
 718:	8a 95       	dec	r24
 71a:	e2 f7       	brpl	.-8      	; 0x714 <adc_pin_enable+0xc>
 71c:	29 2b       	or	r18, r25
 71e:	20 83       	st	Z, r18
 720:	08 95       	ret

Disassembly of section .text.adc_pin_disable:

000006ec <adc_pin_disable>:
}

void adc_pin_disable(uint8_t pin){
	DIDR0 &= ~(1 << pin);
 6ec:	ee e7       	ldi	r30, 0x7E	; 126
 6ee:	f0 e0       	ldi	r31, 0x00	; 0
 6f0:	90 81       	ld	r25, Z
 6f2:	21 e0       	ldi	r18, 0x01	; 1
 6f4:	30 e0       	ldi	r19, 0x00	; 0
 6f6:	02 c0       	rjmp	.+4      	; 0x6fc <adc_pin_disable+0x10>
 6f8:	22 0f       	add	r18, r18
 6fa:	33 1f       	adc	r19, r19
 6fc:	8a 95       	dec	r24
 6fe:	e2 f7       	brpl	.-8      	; 0x6f8 <adc_pin_disable+0xc>
 700:	20 95       	com	r18
 702:	29 23       	and	r18, r25
 704:	20 83       	st	Z, r18
 706:	08 95       	ret

Disassembly of section .text.adc_pin_select:

0000077c <adc_pin_select>:
}

void adc_pin_select(uint8_t souce)
{
	ADMUX &= 0xF0;
 77c:	ec e7       	ldi	r30, 0x7C	; 124
 77e:	f0 e0       	ldi	r31, 0x00	; 0
 780:	90 81       	ld	r25, Z
 782:	90 7f       	andi	r25, 0xF0	; 240
 784:	90 83       	st	Z, r25
	ADMUX |= souce;
 786:	90 81       	ld	r25, Z
 788:	89 2b       	or	r24, r25
 78a:	80 83       	st	Z, r24
 78c:	08 95       	ret

Disassembly of section .text.ADC_Init:

0000078e <ADC_Init>:
}
void ADC_Init()										/* ADC Initialization function */
{
	ADCSRA |= 1<<ADEN | 1<<ADPS2 | 1<<ADPS1 ;  // AVCC with external capacitor at AREF pin,  64 prescaler
 78e:	ea e7       	ldi	r30, 0x7A	; 122
 790:	f0 e0       	ldi	r31, 0x00	; 0
 792:	80 81       	ld	r24, Z
 794:	86 68       	ori	r24, 0x86	; 134
 796:	80 83       	st	Z, r24
	ADMUX = (1 << REFS0);
 798:	80 e4       	ldi	r24, 0x40	; 64
 79a:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7f807c>
 79e:	08 95       	ret

Disassembly of section .text.ADC_Read:

0000063e <ADC_Read>:
}

uint16_t ADC_Read(char channel)							/* ADC Read function */
{
	ADMUX = (ADMUX & 0xF0) | (channel & 0x07);		/* set input channel to read */
 63e:	ec e7       	ldi	r30, 0x7C	; 124
 640:	f0 e0       	ldi	r31, 0x00	; 0
 642:	90 81       	ld	r25, Z
 644:	90 7f       	andi	r25, 0xF0	; 240
 646:	87 70       	andi	r24, 0x07	; 7
 648:	89 2b       	or	r24, r25
 64a:	80 83       	st	Z, r24
	ADCSRA |= (1<<ADSC);							/* Start ADC conversion */
 64c:	ea e7       	ldi	r30, 0x7A	; 122
 64e:	f0 e0       	ldi	r31, 0x00	; 0
 650:	80 81       	ld	r24, Z
 652:	80 64       	ori	r24, 0x40	; 64
 654:	80 83       	st	Z, r24
	while(ADCSRA & (0x1 <<ADSC));				//// Wait until conversion is  completed
 656:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
 65a:	86 fd       	sbrc	r24, 6
 65c:	fc cf       	rjmp	.-8      	; 0x656 <ADC_Read+0x18>
	return ADCW;									/* Return ADC word */
 65e:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7f8078>
 662:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
	
}
 666:	08 95       	ret

Disassembly of section .text.adc_convrt_a_1:

000000c8 <adc_convrt_a_1>:

void adc_convrt_a_1 (uint8_t a){
  c8:	4f 92       	push	r4
  ca:	5f 92       	push	r5
  cc:	6f 92       	push	r6
  ce:	7f 92       	push	r7
  d0:	bf 92       	push	r11
  d2:	cf 92       	push	r12
  d4:	df 92       	push	r13
  d6:	ef 92       	push	r14
  d8:	ff 92       	push	r15
  da:	0f 93       	push	r16
  dc:	1f 93       	push	r17
  de:	cf 93       	push	r28
  e0:	df 93       	push	r29
  e2:	b8 2e       	mov	r11, r24
	
	adc_pin_enable(a);
  e4:	0e 94 84 03 	call	0x708	; 0x708 <adc_pin_enable>
	adc_pin_select(a);
  e8:	8b 2d       	mov	r24, r11
  ea:	0e 94 be 03 	call	0x77c	; 0x77c <adc_pin_select>
	averall[a] = (70*averall[a] + 30*((500000*ADC_Read(a))>>10));
  ee:	0b 2d       	mov	r16, r11
  f0:	10 e0       	ldi	r17, 0x00	; 0
  f2:	e8 01       	movw	r28, r16
  f4:	cc 0f       	add	r28, r28
  f6:	dd 1f       	adc	r29, r29
  f8:	cc 0f       	add	r28, r28
  fa:	dd 1f       	adc	r29, r29
  fc:	c2 5f       	subi	r28, 0xF2	; 242
  fe:	de 4f       	sbci	r29, 0xFE	; 254
 100:	28 81       	ld	r18, Y
 102:	39 81       	ldd	r19, Y+1	; 0x01
 104:	4a 81       	ldd	r20, Y+2	; 0x02
 106:	5b 81       	ldd	r21, Y+3	; 0x03
 108:	a6 e4       	ldi	r26, 0x46	; 70
 10a:	b0 e0       	ldi	r27, 0x00	; 0
 10c:	0e 94 9e 03 	call	0x73c	; 0x73c <__muluhisi3>
 110:	6b 01       	movw	r12, r22
 112:	7c 01       	movw	r14, r24
 114:	8b 2d       	mov	r24, r11
 116:	0e 94 1f 03 	call	0x63e	; 0x63e <ADC_Read>
 11a:	dc 01       	movw	r26, r24
 11c:	20 e2       	ldi	r18, 0x20	; 32
 11e:	31 ea       	ldi	r19, 0xA1	; 161
 120:	47 e0       	ldi	r20, 0x07	; 7
 122:	50 e0       	ldi	r21, 0x00	; 0
 124:	0e 94 9e 03 	call	0x73c	; 0x73c <__muluhisi3>
 128:	dc 01       	movw	r26, r24
 12a:	cb 01       	movw	r24, r22
 12c:	07 2e       	mov	r0, r23
 12e:	7a e0       	ldi	r23, 0x0A	; 10
 130:	b5 95       	asr	r27
 132:	a7 95       	ror	r26
 134:	97 95       	ror	r25
 136:	87 95       	ror	r24
 138:	7a 95       	dec	r23
 13a:	d1 f7       	brne	.-12     	; 0x130 <adc_convrt_a_1+0x68>
 13c:	70 2d       	mov	r23, r0
 13e:	2c 01       	movw	r4, r24
 140:	3d 01       	movw	r6, r26
 142:	44 0c       	add	r4, r4
 144:	55 1c       	adc	r5, r5
 146:	66 1c       	adc	r6, r6
 148:	77 1c       	adc	r7, r7
 14a:	84 0d       	add	r24, r4
 14c:	95 1d       	adc	r25, r5
 14e:	a6 1d       	adc	r26, r6
 150:	b7 1d       	adc	r27, r7
 152:	2c 01       	movw	r4, r24
 154:	3d 01       	movw	r6, r26
 156:	44 0c       	add	r4, r4
 158:	55 1c       	adc	r5, r5
 15a:	66 1c       	adc	r6, r6
 15c:	77 1c       	adc	r7, r7
 15e:	44 0c       	add	r4, r4
 160:	55 1c       	adc	r5, r5
 162:	66 1c       	adc	r6, r6
 164:	77 1c       	adc	r7, r7
 166:	84 0d       	add	r24, r4
 168:	95 1d       	adc	r25, r5
 16a:	a6 1d       	adc	r26, r6
 16c:	b7 1d       	adc	r27, r7
 16e:	2c 01       	movw	r4, r24
 170:	3d 01       	movw	r6, r26
 172:	44 0c       	add	r4, r4
 174:	55 1c       	adc	r5, r5
 176:	66 1c       	adc	r6, r6
 178:	77 1c       	adc	r7, r7
 17a:	c4 0c       	add	r12, r4
 17c:	d5 1c       	adc	r13, r5
 17e:	e6 1c       	adc	r14, r6
 180:	f7 1c       	adc	r15, r7
 182:	c8 82       	st	Y, r12
 184:	d9 82       	std	Y+1, r13	; 0x01
 186:	ea 82       	std	Y+2, r14	; 0x02
 188:	fb 82       	std	Y+3, r15	; 0x03
	averall[a]/=100;
 18a:	68 81       	ld	r22, Y
 18c:	79 81       	ldd	r23, Y+1	; 0x01
 18e:	8a 81       	ldd	r24, Y+2	; 0x02
 190:	9b 81       	ldd	r25, Y+3	; 0x03
 192:	24 e6       	ldi	r18, 0x64	; 100
 194:	30 e0       	ldi	r19, 0x00	; 0
 196:	40 e0       	ldi	r20, 0x00	; 0
 198:	50 e0       	ldi	r21, 0x00	; 0
 19a:	0e 94 bf 02 	call	0x57e	; 0x57e <__udivmodsi4>
 19e:	28 83       	st	Y, r18
 1a0:	39 83       	std	Y+1, r19	; 0x01
 1a2:	4a 83       	std	Y+2, r20	; 0x02
 1a4:	5b 83       	std	Y+3, r21	; 0x03
	a_1[a] = averall[a]/1000;
 1a6:	68 81       	ld	r22, Y
 1a8:	79 81       	ldd	r23, Y+1	; 0x01
 1aa:	8a 81       	ldd	r24, Y+2	; 0x02
 1ac:	9b 81       	ldd	r25, Y+3	; 0x03
 1ae:	28 ee       	ldi	r18, 0xE8	; 232
 1b0:	33 e0       	ldi	r19, 0x03	; 3
 1b2:	40 e0       	ldi	r20, 0x00	; 0
 1b4:	50 e0       	ldi	r21, 0x00	; 0
 1b6:	0e 94 bf 02 	call	0x57e	; 0x57e <__udivmodsi4>
 1ba:	00 0f       	add	r16, r16
 1bc:	11 1f       	adc	r17, r17
 1be:	f8 01       	movw	r30, r16
 1c0:	ee 5f       	subi	r30, 0xFE	; 254
 1c2:	fe 4f       	sbci	r31, 0xFE	; 254
 1c4:	31 83       	std	Z+1, r19	; 0x01
 1c6:	20 83       	st	Z, r18
	adc_pin_disable(a);
 1c8:	8b 2d       	mov	r24, r11
 1ca:	0e 94 76 03 	call	0x6ec	; 0x6ec <adc_pin_disable>
	if (a==1)//A1 done
 1ce:	81 e0       	ldi	r24, 0x01	; 1
 1d0:	b8 12       	cpse	r11, r24
 1d2:	06 c0       	rjmp	.+12     	; 0x1e0 <adc_convrt_a_1+0x118>
	adc_convert_done=1;
 1d4:	81 e0       	ldi	r24, 0x01	; 1
 1d6:	90 e0       	ldi	r25, 0x00	; 0
 1d8:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 1dc:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
}
 1e0:	df 91       	pop	r29
 1e2:	cf 91       	pop	r28
 1e4:	1f 91       	pop	r17
 1e6:	0f 91       	pop	r16
 1e8:	ff 90       	pop	r15
 1ea:	ef 90       	pop	r14
 1ec:	df 90       	pop	r13
 1ee:	cf 90       	pop	r12
 1f0:	bf 90       	pop	r11
 1f2:	7f 90       	pop	r7
 1f4:	6f 90       	pop	r6
 1f6:	5f 90       	pop	r5
 1f8:	4f 90       	pop	r4
 1fa:	08 95       	ret

Disassembly of section .text.__vector_2:

000001fc <__vector_2>:
	U_S |= _TRIG;
	_delay_us(10);
	U_S &= ~_TRIG;
	TCNT1=0x0;
	start_time =TCNT1;
	allow_trig_send=0x00;
 1fc:	1f 92       	push	r1
 1fe:	0f 92       	push	r0
 200:	0f b6       	in	r0, 0x3f	; 63
 202:	0f 92       	push	r0
 204:	11 24       	eor	r1, r1
 206:	2f 93       	push	r18
 208:	3f 93       	push	r19
 20a:	8f 93       	push	r24
 20c:	9f 93       	push	r25
 20e:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f8084>
 212:	90 91 85 00 	lds	r25, 0x0085	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f8085>
 216:	90 93 f9 01 	sts	0x01F9, r25	; 0x8001f9 <finish_time+0x1>
 21a:	80 93 f8 01 	sts	0x01F8, r24	; 0x8001f8 <finish_time>
 21e:	20 91 50 01 	lds	r18, 0x0150	; 0x800150 <start_time>
 222:	30 91 51 01 	lds	r19, 0x0151	; 0x800151 <start_time+0x1>
 226:	80 91 f8 01 	lds	r24, 0x01F8	; 0x8001f8 <finish_time>
 22a:	90 91 f9 01 	lds	r25, 0x01F9	; 0x8001f9 <finish_time+0x1>
 22e:	82 17       	cp	r24, r18
 230:	93 07       	cpc	r25, r19
 232:	50 f5       	brcc	.+84     	; 0x288 <__vector_2+0x8c>
 234:	80 91 81 00 	lds	r24, 0x0081	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
 238:	86 ff       	sbrs	r24, 6
 23a:	15 c0       	rjmp	.+42     	; 0x266 <__vector_2+0x6a>
 23c:	80 91 f8 01 	lds	r24, 0x01F8	; 0x8001f8 <finish_time>
 240:	90 91 f9 01 	lds	r25, 0x01F9	; 0x8001f9 <finish_time+0x1>
 244:	20 91 50 01 	lds	r18, 0x0150	; 0x800150 <start_time>
 248:	30 91 51 01 	lds	r19, 0x0151	; 0x800151 <start_time+0x1>
 24c:	82 1b       	sub	r24, r18
 24e:	93 0b       	sbc	r25, r19
 250:	20 91 2a 01 	lds	r18, 0x012A	; 0x80012a <max_time>
 254:	30 91 2b 01 	lds	r19, 0x012B	; 0x80012b <max_time+0x1>
 258:	82 0f       	add	r24, r18
 25a:	93 1f       	adc	r25, r19
 25c:	90 93 2f 01 	sts	0x012F, r25	; 0x80012f <travel_time+0x1>
 260:	80 93 2e 01 	sts	0x012E, r24	; 0x80012e <travel_time>
 264:	1f c0       	rjmp	.+62     	; 0x2a4 <__vector_2+0xa8>
 266:	80 91 50 01 	lds	r24, 0x0150	; 0x800150 <start_time>
 26a:	90 91 51 01 	lds	r25, 0x0151	; 0x800151 <start_time+0x1>
 26e:	20 91 f8 01 	lds	r18, 0x01F8	; 0x8001f8 <finish_time>
 272:	30 91 f9 01 	lds	r19, 0x01F9	; 0x8001f9 <finish_time+0x1>
 276:	82 1b       	sub	r24, r18
 278:	93 0b       	sbc	r25, r19
 27a:	80 95       	com	r24
 27c:	90 95       	com	r25
 27e:	90 93 2f 01 	sts	0x012F, r25	; 0x80012f <travel_time+0x1>
 282:	80 93 2e 01 	sts	0x012E, r24	; 0x80012e <travel_time>
 286:	0e c0       	rjmp	.+28     	; 0x2a4 <__vector_2+0xa8>
 288:	80 91 f8 01 	lds	r24, 0x01F8	; 0x8001f8 <finish_time>
 28c:	90 91 f9 01 	lds	r25, 0x01F9	; 0x8001f9 <finish_time+0x1>
 290:	20 91 50 01 	lds	r18, 0x0150	; 0x800150 <start_time>
 294:	30 91 51 01 	lds	r19, 0x0151	; 0x800151 <start_time+0x1>
 298:	82 1b       	sub	r24, r18
 29a:	93 0b       	sbc	r25, r19
 29c:	90 93 2f 01 	sts	0x012F, r25	; 0x80012f <travel_time+0x1>
 2a0:	80 93 2e 01 	sts	0x012E, r24	; 0x80012e <travel_time>
 2a4:	80 91 fa 01 	lds	r24, 0x01FA	; 0x8001fa <sect_sg>
 2a8:	90 91 fb 01 	lds	r25, 0x01FB	; 0x8001fb <sect_sg+0x1>
 2ac:	90 93 2d 01 	sts	0x012D, r25	; 0x80012d <sect_mm+0x1>
 2b0:	80 93 2c 01 	sts	0x012C, r24	; 0x80012c <sect_mm>
 2b4:	81 e0       	ldi	r24, 0x01	; 1
 2b6:	90 e0       	ldi	r25, 0x00	; 0
 2b8:	90 93 f3 01 	sts	0x01F3, r25	; 0x8001f3 <allow_trig_send+0x1>
 2bc:	80 93 f2 01 	sts	0x01F2, r24	; 0x8001f2 <allow_trig_send>
 2c0:	9f 91       	pop	r25
 2c2:	8f 91       	pop	r24
 2c4:	3f 91       	pop	r19
 2c6:	2f 91       	pop	r18
 2c8:	0f 90       	pop	r0
 2ca:	0f be       	out	0x3f, r0	; 63
 2cc:	0f 90       	pop	r0
 2ce:	1f 90       	pop	r1
 2d0:	18 95       	reti

Disassembly of section .text.interr_1_Init:

00000668 <interr_1_Init>:
 668:	82 e0       	ldi	r24, 0x02	; 2
 66a:	8d bb       	out	0x1d, r24	; 29
 66c:	e9 e6       	ldi	r30, 0x69	; 105
 66e:	f0 e0       	ldi	r31, 0x00	; 0
 670:	80 81       	ld	r24, Z
 672:	88 60       	ori	r24, 0x08	; 8
 674:	80 83       	st	Z, r24
 676:	80 91 87 00 	lds	r24, 0x0087	; 0x800087 <__TEXT_REGION_LENGTH__+0x7f8087>
 67a:	90 e0       	ldi	r25, 0x00	; 0
 67c:	98 2f       	mov	r25, r24
 67e:	88 27       	eor	r24, r24
 680:	20 91 86 00 	lds	r18, 0x0086	; 0x800086 <__TEXT_REGION_LENGTH__+0x7f8086>
 684:	82 2b       	or	r24, r18
 686:	90 93 2b 01 	sts	0x012B, r25	; 0x80012b <max_time+0x1>
 68a:	80 93 2a 01 	sts	0x012A, r24	; 0x80012a <max_time>
 68e:	08 95       	ret

Disassembly of section .text.Ultros_Init:

0000053a <Ultros_Init>:
 53a:	8a b1       	in	r24, 0x0a	; 10
 53c:	80 61       	ori	r24, 0x10	; 16
 53e:	8a b9       	out	0x0a, r24	; 10
 540:	8a b1       	in	r24, 0x0a	; 10
 542:	87 7f       	andi	r24, 0xF7	; 247
 544:	8a b9       	out	0x0a, r24	; 10
 546:	8b b1       	in	r24, 0x0b	; 11
 548:	8f 7e       	andi	r24, 0xEF	; 239
 54a:	8b b9       	out	0x0b, r24	; 11
 54c:	8b b1       	in	r24, 0x0b	; 11
 54e:	87 7f       	andi	r24, 0xF7	; 247
 550:	8b b9       	out	0x0b, r24	; 11
 552:	10 92 26 02 	sts	0x0226, r1	; 0x800226 <sample>
 556:	0e 94 34 03 	call	0x668	; 0x668 <interr_1_Init>
 55a:	81 e0       	ldi	r24, 0x01	; 1
 55c:	90 e0       	ldi	r25, 0x00	; 0
 55e:	90 93 f3 01 	sts	0x01F3, r25	; 0x8001f3 <allow_trig_send+0x1>
 562:	80 93 f2 01 	sts	0x01F2, r24	; 0x8001f2 <allow_trig_send>
 566:	10 92 fd 01 	sts	0x01FD, r1	; 0x8001fd <allow_echo_read+0x1>
 56a:	10 92 fc 01 	sts	0x01FC, r1	; 0x8001fc <allow_echo_read>
 56e:	40 e0       	ldi	r20, 0x00	; 0
 570:	60 e8       	ldi	r22, 0x80	; 128
 572:	75 e2       	ldi	r23, 0x25	; 37
 574:	80 e0       	ldi	r24, 0x00	; 0
 576:	90 e0       	ldi	r25, 0x00	; 0
 578:	0e 94 19 02 	call	0x432	; 0x432 <uart_init>
 57c:	08 95       	ret

Disassembly of section .text.Init_time:

00000768 <Init_time>:
}
void Init_time()
{
	//define timer thing set
	TCCR1A= 0x00;
 768:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
	TCCR1B |= prescallar;
 76c:	e1 e8       	ldi	r30, 0x81	; 129
 76e:	f0 e0       	ldi	r31, 0x00	; 0
 770:	80 81       	ld	r24, Z
 772:	82 60       	ori	r24, 0x02	; 2
 774:	80 83       	st	Z, r24
	TCCR1C=0x00;
 776:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__TEXT_REGION_LENGTH__+0x7f8082>
 77a:	08 95       	ret

Disassembly of section .text.main:

000002d2 <main>:



int main(void)
{
	Init_time();
 2d2:	0e 94 b4 03 	call	0x768	; 0x768 <Init_time>
	Ultros_Init();
 2d6:	0e 94 9d 02 	call	0x53a	; 0x53a <Ultros_Init>
	
	//Clear_time();
	ADC_Init();	
 2da:	0e 94 c7 03 	call	0x78e	; 0x78e <ADC_Init>
	adc_pin_enable(0);
 2de:	80 e0       	ldi	r24, 0x00	; 0
 2e0:	0e 94 84 03 	call	0x708	; 0x708 <adc_pin_enable>
	adc_pin_enable(1);
 2e4:	81 e0       	ldi	r24, 0x01	; 1
 2e6:	0e 94 84 03 	call	0x708	; 0x708 <adc_pin_enable>
	
	Init_pwm();
 2ea:	0e 94 91 03 	call	0x722	; 0x722 <Init_pwm>
	pwm_pin_enable('D',5);
 2ee:	65 e0       	ldi	r22, 0x05	; 5
 2f0:	70 e0       	ldi	r23, 0x00	; 0
 2f2:	84 e4       	ldi	r24, 0x44	; 68
 2f4:	0e 94 e6 01 	call	0x3cc	; 0x3cc <pwm_pin_enable>
	pwm_pin_enable('D',6);
 2f8:	66 e0       	ldi	r22, 0x06	; 6
 2fa:	70 e0       	ldi	r23, 0x00	; 0
 2fc:	84 e4       	ldi	r24, 0x44	; 68
 2fe:	0e 94 e6 01 	call	0x3cc	; 0x3cc <pwm_pin_enable>
	
	Port_Init_lcd();
 302:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <Port_Init_lcd>
	SPI_Init();
 306:	0e 94 df 03 	call	0x7be	; 0x7be <SPI_Init>
	SPI_SS_Enable();
 30a:	0e 94 db 03 	call	0x7b6	; 0x7b6 <SPI_SS_Enable>
	Display_Init_pcd8544();
 30e:	0e 94 4a 02 	call	0x494	; 0x494 <Display_Init_pcd8544>
	
	sei();
 312:	78 94       	sei
	
	while(1)
	{
		
		if (adc_convert_done)
 314:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 318:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 31c:	89 2b       	or	r24, r25
 31e:	c1 f0       	breq	.+48     	; 0x350 <main+0x7e>
		{
			Set_pwm_value(5,a_1[0]);
 320:	c2 e0       	ldi	r28, 0x02	; 2
 322:	d1 e0       	ldi	r29, 0x01	; 1
 324:	68 81       	ld	r22, Y
 326:	79 81       	ldd	r23, Y+1	; 0x01
 328:	85 e0       	ldi	r24, 0x05	; 5
 32a:	90 e0       	ldi	r25, 0x00	; 0
 32c:	0e 94 00 03 	call	0x600	; 0x600 <Set_pwm_value>
			Set_pwm_value(6,a_1[1]);
 330:	6a 81       	ldd	r22, Y+2	; 0x02
 332:	7b 81       	ldd	r23, Y+3	; 0x03
 334:	86 e0       	ldi	r24, 0x06	; 6
 336:	90 e0       	ldi	r25, 0x00	; 0
 338:	0e 94 00 03 	call	0x600	; 0x600 <Set_pwm_value>
			sect_sg=0;
 33c:	10 92 fb 01 	sts	0x01FB, r1	; 0x8001fb <sect_sg+0x1>
 340:	10 92 fa 01 	sts	0x01FA, r1	; 0x8001fa <sect_sg>
 344:	e7 cf       	rjmp	.-50     	; 0x314 <main+0x42>
		}
		else
		{
			for (short aaa = 0 ; aaa<2 ; aaa++)
			{
				adc_convrt_a_1(aaa);
 346:	8c 2f       	mov	r24, r28
 348:	0e 94 64 00 	call	0xc8	; 0xc8 <__data_load_end>
			Set_pwm_value(6,a_1[1]);
			sect_sg=0;
		}
		else
		{
			for (short aaa = 0 ; aaa<2 ; aaa++)
 34c:	21 96       	adiw	r28, 0x01	; 1
 34e:	02 c0       	rjmp	.+4      	; 0x354 <main+0x82>
 350:	c0 e0       	ldi	r28, 0x00	; 0
 352:	d0 e0       	ldi	r29, 0x00	; 0
 354:	c2 30       	cpi	r28, 0x02	; 2
 356:	d1 05       	cpc	r29, r1
 358:	b4 f3       	brlt	.-20     	; 0x346 <main+0x74>
 35a:	dc cf       	rjmp	.-72     	; 0x314 <main+0x42>

Disassembly of section .text.Port_Init_lcd:

000007a0 <Port_Init_lcd>:
}
void SPI_SS_Enable(){
	PORTB &=~(1<<SS);
}
void SPI_SS_Disable(){
	PORTB |= (1<<SS);
 7a0:	8f e2       	ldi	r24, 0x2F	; 47
 7a2:	84 b9       	out	0x04, r24	; 4
 7a4:	85 b1       	in	r24, 0x05	; 5
 7a6:	85 60       	ori	r24, 0x05	; 5
 7a8:	85 b9       	out	0x05, r24	; 5
 7aa:	08 95       	ret

Disassembly of section .text.SPI_Init:

000007be <SPI_Init>:
void Port_Init_lcd(){
	DDRB =0b101111;
	PORTB |=(1<<RST) | (1<<SS);	
}
void SPI_Init(){
	SPCR = (1<< SPE)|(1<<MSTR)|(0<<SPR0);//ENABLE SPI , SET AS MASTER , SET PRESCALLER AS fosc/4 IN SPI CONTROL CENTER
 7be:	80 e5       	ldi	r24, 0x50	; 80
 7c0:	8c bd       	out	0x2c, r24	; 44
 7c2:	08 95       	ret

Disassembly of section .text.SPI_SS_Enable:

000007b6 <SPI_SS_Enable>:
}
void SPI_SS_Enable(){
	PORTB &=~(1<<SS);
 7b6:	85 b1       	in	r24, 0x05	; 5
 7b8:	8b 7f       	andi	r24, 0xFB	; 251
 7ba:	85 b9       	out	0x05, r24	; 5
 7bc:	08 95       	ret

Disassembly of section .text.SPI_Tranciver:

000007ac <SPI_Tranciver>:
}
void SPI_SS_Disable(){
	PORTB |= (1<<SS);
}
void SPI_Tranciver(int data){
	SPDR = data;
 7ac:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));
 7ae:	0d b4       	in	r0, 0x2d	; 45
 7b0:	07 fe       	sbrs	r0, 7
 7b2:	fd cf       	rjmp	.-6      	; 0x7ae <SPI_Tranciver+0x2>
}
 7b4:	08 95       	ret

Disassembly of section .text.Display_Reset:

00000690 <Display_Reset>:
}
void SPI_SS_Enable(){
	PORTB &=~(1<<SS);
}
void SPI_SS_Disable(){
	PORTB |= (1<<SS);
 690:	85 b1       	in	r24, 0x05	; 5
 692:	8e 7f       	andi	r24, 0xFE	; 254
 694:	85 b9       	out	0x05, r24	; 5
 696:	2f ef       	ldi	r18, 0xFF	; 255
 698:	81 ee       	ldi	r24, 0xE1	; 225
 69a:	94 e0       	ldi	r25, 0x04	; 4
 69c:	21 50       	subi	r18, 0x01	; 1
 69e:	80 40       	sbci	r24, 0x00	; 0
 6a0:	90 40       	sbci	r25, 0x00	; 0
 6a2:	e1 f7       	brne	.-8      	; 0x69c <Display_Reset+0xc>
 6a4:	00 c0       	rjmp	.+0      	; 0x6a6 <Display_Reset+0x16>
 6a6:	00 00       	nop
 6a8:	85 b1       	in	r24, 0x05	; 5
 6aa:	81 60       	ori	r24, 0x01	; 1
 6ac:	85 b9       	out	0x05, r24	; 5
 6ae:	08 95       	ret

Disassembly of section .text.Display_Clear_pcd8544:

000005c2 <Display_Clear_pcd8544>:
 5c2:	cf 93       	push	r28
 5c4:	df 93       	push	r29
 5c6:	85 b1       	in	r24, 0x05	; 5
 5c8:	82 60       	ori	r24, 0x02	; 2
 5ca:	85 b9       	out	0x05, r24	; 5
 5cc:	8a e6       	ldi	r24, 0x6A	; 106
 5ce:	8a 95       	dec	r24
 5d0:	f1 f7       	brne	.-4      	; 0x5ce <Display_Clear_pcd8544+0xc>
 5d2:	00 c0       	rjmp	.+0      	; 0x5d4 <Display_Clear_pcd8544+0x12>
 5d4:	c0 e0       	ldi	r28, 0x00	; 0
 5d6:	d0 e0       	ldi	r29, 0x00	; 0
 5d8:	05 c0       	rjmp	.+10     	; 0x5e4 <Display_Clear_pcd8544+0x22>
 5da:	80 e0       	ldi	r24, 0x00	; 0
 5dc:	90 e0       	ldi	r25, 0x00	; 0
 5de:	0e 94 d6 03 	call	0x7ac	; 0x7ac <SPI_Tranciver>
 5e2:	21 96       	adiw	r28, 0x01	; 1
 5e4:	c8 3f       	cpi	r28, 0xF8	; 248
 5e6:	81 e0       	ldi	r24, 0x01	; 1
 5e8:	d8 07       	cpc	r29, r24
 5ea:	bc f3       	brlt	.-18     	; 0x5da <Display_Clear_pcd8544+0x18>
 5ec:	8a e6       	ldi	r24, 0x6A	; 106
 5ee:	8a 95       	dec	r24
 5f0:	f1 f7       	brne	.-4      	; 0x5ee <Display_Clear_pcd8544+0x2c>
 5f2:	00 c0       	rjmp	.+0      	; 0x5f4 <Display_Clear_pcd8544+0x32>
 5f4:	85 b1       	in	r24, 0x05	; 5
 5f6:	8d 7f       	andi	r24, 0xFD	; 253
 5f8:	85 b9       	out	0x05, r24	; 5
 5fa:	df 91       	pop	r29
 5fc:	cf 91       	pop	r28
 5fe:	08 95       	ret

Disassembly of section .text.Display_Init_pcd8544:

00000494 <Display_Init_pcd8544>:
 494:	0e 94 48 03 	call	0x690	; 0x690 <Display_Reset>
 498:	85 b1       	in	r24, 0x05	; 5
 49a:	8d 7f       	andi	r24, 0xFD	; 253
 49c:	85 b9       	out	0x05, r24	; 5
 49e:	8a e6       	ldi	r24, 0x6A	; 106
 4a0:	8a 95       	dec	r24
 4a2:	f1 f7       	brne	.-4      	; 0x4a0 <Display_Init_pcd8544+0xc>
 4a4:	00 c0       	rjmp	.+0      	; 0x4a6 <Display_Init_pcd8544+0x12>
 4a6:	81 e2       	ldi	r24, 0x21	; 33
 4a8:	90 e0       	ldi	r25, 0x00	; 0
 4aa:	0e 94 d6 03 	call	0x7ac	; 0x7ac <SPI_Tranciver>
 4ae:	80 ec       	ldi	r24, 0xC0	; 192
 4b0:	90 e0       	ldi	r25, 0x00	; 0
 4b2:	0e 94 d6 03 	call	0x7ac	; 0x7ac <SPI_Tranciver>
 4b6:	87 e0       	ldi	r24, 0x07	; 7
 4b8:	90 e0       	ldi	r25, 0x00	; 0
 4ba:	0e 94 d6 03 	call	0x7ac	; 0x7ac <SPI_Tranciver>
 4be:	83 e1       	ldi	r24, 0x13	; 19
 4c0:	90 e0       	ldi	r25, 0x00	; 0
 4c2:	0e 94 d6 03 	call	0x7ac	; 0x7ac <SPI_Tranciver>
 4c6:	80 e2       	ldi	r24, 0x20	; 32
 4c8:	90 e0       	ldi	r25, 0x00	; 0
 4ca:	0e 94 d6 03 	call	0x7ac	; 0x7ac <SPI_Tranciver>
 4ce:	8c e0       	ldi	r24, 0x0C	; 12
 4d0:	90 e0       	ldi	r25, 0x00	; 0
 4d2:	0e 94 d6 03 	call	0x7ac	; 0x7ac <SPI_Tranciver>
 4d6:	85 b1       	in	r24, 0x05	; 5
 4d8:	82 60       	ori	r24, 0x02	; 2
 4da:	85 b9       	out	0x05, r24	; 5
 4dc:	8a e6       	ldi	r24, 0x6A	; 106
 4de:	8a 95       	dec	r24
 4e0:	f1 f7       	brne	.-4      	; 0x4de <Display_Init_pcd8544+0x4a>
 4e2:	00 c0       	rjmp	.+0      	; 0x4e4 <Display_Init_pcd8544+0x50>
 4e4:	0e 94 e1 02 	call	0x5c2	; 0x5c2 <Display_Clear_pcd8544>
 4e8:	08 95       	ret

Disassembly of section .text.__vector_16:

000004ea <__vector_16>:

uint8_t timr0_width;
volatile uint8_t timr0_ovf;
uint16_t OCR0[2]; 

ISR(TIMER0_OVF_vect){
 4ea:	1f 92       	push	r1
 4ec:	0f 92       	push	r0
 4ee:	0f b6       	in	r0, 0x3f	; 63
 4f0:	0f 92       	push	r0
 4f2:	11 24       	eor	r1, r1
 4f4:	8f 93       	push	r24
 4f6:	ef 93       	push	r30
 4f8:	ff 93       	push	r31
	TCNT0=0xFF-timr0_width;
 4fa:	80 91 28 02 	lds	r24, 0x0228	; 0x800228 <timr0_width>
 4fe:	80 95       	com	r24
 500:	86 bd       	out	0x26, r24	; 38
	if (timr0_ovf ==5)
 502:	80 91 27 02 	lds	r24, 0x0227	; 0x800227 <timr0_ovf>
 506:	85 30       	cpi	r24, 0x05	; 5
 508:	49 f4       	brne	.+18     	; 0x51c <__vector_16+0x32>
	{
		timr0_ovf=0;
 50a:	10 92 27 02 	sts	0x0227, r1	; 0x800227 <timr0_ovf>
		OCR0A = OCR0[0];
 50e:	e9 e2       	ldi	r30, 0x29	; 41
 510:	f2 e0       	ldi	r31, 0x02	; 2
 512:	80 81       	ld	r24, Z
 514:	87 bd       	out	0x27, r24	; 39
		OCR0B = OCR0[1];
 516:	82 81       	ldd	r24, Z+2	; 0x02
 518:	88 bd       	out	0x28, r24	; 40
 51a:	07 c0       	rjmp	.+14     	; 0x52a <__vector_16+0x40>
	}
	
	else
	{
		OCR0A = 0;
 51c:	17 bc       	out	0x27, r1	; 39
		OCR0B = 0;
 51e:	18 bc       	out	0x28, r1	; 40
		timr0_ovf++;
 520:	80 91 27 02 	lds	r24, 0x0227	; 0x800227 <timr0_ovf>
 524:	8f 5f       	subi	r24, 0xFF	; 255
 526:	80 93 27 02 	sts	0x0227, r24	; 0x800227 <timr0_ovf>
	}
}
 52a:	ff 91       	pop	r31
 52c:	ef 91       	pop	r30
 52e:	8f 91       	pop	r24
 530:	0f 90       	pop	r0
 532:	0f be       	out	0x3f, r0	; 63
 534:	0f 90       	pop	r0
 536:	1f 90       	pop	r1
 538:	18 95       	reti

Disassembly of section .text.pwm_pin_enable:

000003cc <pwm_pin_enable>:

void pwm_pin_enable( unsigned char port , short pin){
	switch(port){
 3cc:	84 34       	cpi	r24, 0x44	; 68
 3ce:	99 f0       	breq	.+38     	; 0x3f6 <pwm_pin_enable+0x2a>
 3d0:	18 f4       	brcc	.+6      	; 0x3d8 <pwm_pin_enable+0xc>
 3d2:	82 34       	cpi	r24, 0x42	; 66
 3d4:	31 f0       	breq	.+12     	; 0x3e2 <pwm_pin_enable+0x16>
 3d6:	08 95       	ret
 3d8:	82 36       	cpi	r24, 0x62	; 98
 3da:	b9 f0       	breq	.+46     	; 0x40a <__EEPROM_REGION_LENGTH__+0xa>
 3dc:	84 36       	cpi	r24, 0x64	; 100
 3de:	f9 f0       	breq	.+62     	; 0x41e <__EEPROM_REGION_LENGTH__+0x1e>
 3e0:	08 95       	ret
		case 'B': DDRB= 1<<pin;PORTB= 1<<pin;break;
 3e2:	81 e0       	ldi	r24, 0x01	; 1
 3e4:	90 e0       	ldi	r25, 0x00	; 0
 3e6:	02 c0       	rjmp	.+4      	; 0x3ec <pwm_pin_enable+0x20>
 3e8:	88 0f       	add	r24, r24
 3ea:	99 1f       	adc	r25, r25
 3ec:	6a 95       	dec	r22
 3ee:	e2 f7       	brpl	.-8      	; 0x3e8 <pwm_pin_enable+0x1c>
 3f0:	84 b9       	out	0x04, r24	; 4
 3f2:	85 b9       	out	0x05, r24	; 5
 3f4:	08 95       	ret
		case 'D': DDRD= 1<<pin;PORTD= 1<<pin;break;
 3f6:	81 e0       	ldi	r24, 0x01	; 1
 3f8:	90 e0       	ldi	r25, 0x00	; 0
 3fa:	02 c0       	rjmp	.+4      	; 0x400 <__EEPROM_REGION_LENGTH__>
 3fc:	88 0f       	add	r24, r24
 3fe:	99 1f       	adc	r25, r25
 400:	6a 95       	dec	r22
 402:	e2 f7       	brpl	.-8      	; 0x3fc <pwm_pin_enable+0x30>
 404:	8a b9       	out	0x0a, r24	; 10
 406:	8b b9       	out	0x0b, r24	; 11
 408:	08 95       	ret
		case 'b': DDRB= 1<<pin;PORTB= 1<<pin;break;
 40a:	81 e0       	ldi	r24, 0x01	; 1
 40c:	90 e0       	ldi	r25, 0x00	; 0
 40e:	02 c0       	rjmp	.+4      	; 0x414 <__EEPROM_REGION_LENGTH__+0x14>
 410:	88 0f       	add	r24, r24
 412:	99 1f       	adc	r25, r25
 414:	6a 95       	dec	r22
 416:	e2 f7       	brpl	.-8      	; 0x410 <__EEPROM_REGION_LENGTH__+0x10>
 418:	84 b9       	out	0x04, r24	; 4
 41a:	85 b9       	out	0x05, r24	; 5
 41c:	08 95       	ret
		case 'd': DDRD= 1<<pin;PORTD= 1<<pin;break;
 41e:	81 e0       	ldi	r24, 0x01	; 1
 420:	90 e0       	ldi	r25, 0x00	; 0
 422:	02 c0       	rjmp	.+4      	; 0x428 <__EEPROM_REGION_LENGTH__+0x28>
 424:	88 0f       	add	r24, r24
 426:	99 1f       	adc	r25, r25
 428:	6a 95       	dec	r22
 42a:	e2 f7       	brpl	.-8      	; 0x424 <__EEPROM_REGION_LENGTH__+0x24>
 42c:	8a b9       	out	0x0a, r24	; 10
 42e:	8b b9       	out	0x0b, r24	; 11
 430:	08 95       	ret

Disassembly of section .text.Init_pwm:

00000722 <Init_pwm>:
	}
}

void Init_pwm(){////elden geçmesi lazým
	timr0_ovf = 0;
 722:	10 92 27 02 	sts	0x0227, r1	; 0x800227 <timr0_ovf>
	timr0_width=250;//5 overflov döngüsü 20ms yapýyor
 726:	8a ef       	ldi	r24, 0xFA	; 250
 728:	80 93 28 02 	sts	0x0228, r24	; 0x800228 <timr0_width>
	
	TCCR0A = (2<< COM0A0)|(2<< COM0B0) | (3<<WGM00);	/* Set Fast PWM, TOP in ICR1, Clear OC1A on compare match, clk/prescaler64 */
 72c:	83 ea       	ldi	r24, 0xA3	; 163
 72e:	84 bd       	out	0x24, r24	; 36
	TCCR0B = (prescaller<<CS00);
 730:	84 e0       	ldi	r24, 0x04	; 4
 732:	85 bd       	out	0x25, r24	; 37
	TIMSK0 = (1<<TOIE0);
 734:	81 e0       	ldi	r24, 0x01	; 1
 736:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__TEXT_REGION_LENGTH__+0x7f806e>
 73a:	08 95       	ret

Disassembly of section .text.Set_pwm_value:

00000600 <Set_pwm_value>:
}

void Set_pwm_value(short pin,uint16_t new_value){
	if (new_value)
 600:	61 15       	cp	r22, r1
 602:	71 05       	cpc	r23, r1
 604:	d9 f0       	breq	.+54     	; 0x63c <Set_pwm_value+0x3c>
	{
		switch(pin){
 606:	85 30       	cpi	r24, 0x05	; 5
 608:	91 05       	cpc	r25, r1
 60a:	19 f0       	breq	.+6      	; 0x612 <Set_pwm_value+0x12>
 60c:	06 97       	sbiw	r24, 0x06	; 6
 60e:	61 f0       	breq	.+24     	; 0x628 <Set_pwm_value+0x28>
 610:	08 95       	ret
			case 5:OCR0[0] = 62+ (int)(new_value/4);break;
 612:	76 95       	lsr	r23
 614:	67 95       	ror	r22
 616:	76 95       	lsr	r23
 618:	67 95       	ror	r22
 61a:	62 5c       	subi	r22, 0xC2	; 194
 61c:	7f 4f       	sbci	r23, 0xFF	; 255
 61e:	70 93 2a 02 	sts	0x022A, r23	; 0x80022a <OCR0+0x1>
 622:	60 93 29 02 	sts	0x0229, r22	; 0x800229 <OCR0>
 626:	08 95       	ret
			case 6:OCR0[1] = 62+ (int)(new_value/4);break;
 628:	76 95       	lsr	r23
 62a:	67 95       	ror	r22
 62c:	76 95       	lsr	r23
 62e:	67 95       	ror	r22
 630:	62 5c       	subi	r22, 0xC2	; 194
 632:	7f 4f       	sbci	r23, 0xFF	; 255
 634:	70 93 2c 02 	sts	0x022C, r23	; 0x80022c <OCR0+0x3>
 638:	60 93 2b 02 	sts	0x022B, r22	; 0x80022b <OCR0+0x2>
 63c:	08 95       	ret

Disassembly of section .text.__vector_18:

0000035c <__vector_18>:

volatile static uint8_t rx_buffer[RX_BUFFER_SIZE] = {0};
volatile static uint16_t rx_count = 0;
volatile static uint8_t uart_tx_busy = 1;

ISR(USART_RX_vect){
 35c:	1f 92       	push	r1
 35e:	0f 92       	push	r0
 360:	0f b6       	in	r0, 0x3f	; 63
 362:	0f 92       	push	r0
 364:	11 24       	eor	r1, r1
 366:	8f 93       	push	r24
 368:	9f 93       	push	r25
 36a:	ef 93       	push	r30
 36c:	ff 93       	push	r31
	
	volatile static uint16_t rx_write_pos = 0;
	
	rx_buffer[rx_write_pos] = UDR0;
 36e:	e0 91 ad 02 	lds	r30, 0x02AD	; 0x8002ad <rx_write_pos.1966>
 372:	f0 91 ae 02 	lds	r31, 0x02AE	; 0x8002ae <rx_write_pos.1966+0x1>
 376:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
 37a:	e3 5d       	subi	r30, 0xD3	; 211
 37c:	fd 4f       	sbci	r31, 0xFD	; 253
 37e:	80 83       	st	Z, r24
	rx_count++;
 380:	80 91 af 02 	lds	r24, 0x02AF	; 0x8002af <rx_count>
 384:	90 91 b0 02 	lds	r25, 0x02B0	; 0x8002b0 <rx_count+0x1>
 388:	01 96       	adiw	r24, 0x01	; 1
 38a:	90 93 b0 02 	sts	0x02B0, r25	; 0x8002b0 <rx_count+0x1>
 38e:	80 93 af 02 	sts	0x02AF, r24	; 0x8002af <rx_count>
	rx_write_pos++;
 392:	80 91 ad 02 	lds	r24, 0x02AD	; 0x8002ad <rx_write_pos.1966>
 396:	90 91 ae 02 	lds	r25, 0x02AE	; 0x8002ae <rx_write_pos.1966+0x1>
 39a:	01 96       	adiw	r24, 0x01	; 1
 39c:	90 93 ae 02 	sts	0x02AE, r25	; 0x8002ae <rx_write_pos.1966+0x1>
 3a0:	80 93 ad 02 	sts	0x02AD, r24	; 0x8002ad <rx_write_pos.1966>
	if(rx_write_pos >= RX_BUFFER_SIZE){
 3a4:	80 91 ad 02 	lds	r24, 0x02AD	; 0x8002ad <rx_write_pos.1966>
 3a8:	90 91 ae 02 	lds	r25, 0x02AE	; 0x8002ae <rx_write_pos.1966+0x1>
 3ac:	80 38       	cpi	r24, 0x80	; 128
 3ae:	91 05       	cpc	r25, r1
 3b0:	20 f0       	brcs	.+8      	; 0x3ba <__vector_18+0x5e>
		rx_write_pos = 0;
 3b2:	10 92 ae 02 	sts	0x02AE, r1	; 0x8002ae <rx_write_pos.1966+0x1>
 3b6:	10 92 ad 02 	sts	0x02AD, r1	; 0x8002ad <rx_write_pos.1966>
	}
	
}
 3ba:	ff 91       	pop	r31
 3bc:	ef 91       	pop	r30
 3be:	9f 91       	pop	r25
 3c0:	8f 91       	pop	r24
 3c2:	0f 90       	pop	r0
 3c4:	0f be       	out	0x3f, r0	; 63
 3c6:	0f 90       	pop	r0
 3c8:	1f 90       	pop	r1
 3ca:	18 95       	reti

Disassembly of section .text.__vector_20:

000006b0 <__vector_20>:


ISR(USART_TX_vect){
 6b0:	1f 92       	push	r1
 6b2:	0f 92       	push	r0
 6b4:	0f b6       	in	r0, 0x3f	; 63
 6b6:	0f 92       	push	r0
 6b8:	11 24       	eor	r1, r1
 6ba:	8f 93       	push	r24
	uart_tx_busy = 1;
 6bc:	81 e0       	ldi	r24, 0x01	; 1
 6be:	80 93 b1 02 	sts	0x02B1, r24	; 0x8002b1 <uart_tx_busy>
}
 6c2:	8f 91       	pop	r24
 6c4:	0f 90       	pop	r0
 6c6:	0f be       	out	0x3f, r0	; 63
 6c8:	0f 90       	pop	r0
 6ca:	1f 90       	pop	r1
 6cc:	18 95       	reti

Disassembly of section .text.uart_init:

00000432 <uart_init>:

void uart_init(uint32_t baud,uint8_t high_speed){
	
	uint8_t speed = 16;
	
	if(high_speed != 0){
 432:	44 23       	and	r20, r20
 434:	39 f0       	breq	.+14     	; 0x444 <uart_init+0x12>
		speed = 8;
		UCSR0A |= 1 << U2X0;
 436:	e0 ec       	ldi	r30, 0xC0	; 192
 438:	f0 e0       	ldi	r31, 0x00	; 0
 43a:	20 81       	ld	r18, Z
 43c:	22 60       	ori	r18, 0x02	; 2
 43e:	20 83       	st	Z, r18
void uart_init(uint32_t baud,uint8_t high_speed){
	
	uint8_t speed = 16;
	
	if(high_speed != 0){
		speed = 8;
 440:	a8 e0       	ldi	r26, 0x08	; 8
 442:	01 c0       	rjmp	.+2      	; 0x446 <uart_init+0x14>
}


void uart_init(uint32_t baud,uint8_t high_speed){
	
	uint8_t speed = 16;
 444:	a0 e1       	ldi	r26, 0x10	; 16
	if(high_speed != 0){
		speed = 8;
		UCSR0A |= 1 << U2X0;
	}
	
	baud = (F_CPU/(speed*baud)) - 1;
 446:	b0 e0       	ldi	r27, 0x00	; 0
 448:	9b 01       	movw	r18, r22
 44a:	ac 01       	movw	r20, r24
 44c:	0e 94 9e 03 	call	0x73c	; 0x73c <__muluhisi3>
 450:	9b 01       	movw	r18, r22
 452:	ac 01       	movw	r20, r24
 454:	60 e0       	ldi	r22, 0x00	; 0
 456:	74 e2       	ldi	r23, 0x24	; 36
 458:	84 ef       	ldi	r24, 0xF4	; 244
 45a:	90 e0       	ldi	r25, 0x00	; 0
 45c:	0e 94 bf 02 	call	0x57e	; 0x57e <__udivmodsi4>
 460:	ba 01       	movw	r22, r20
 462:	a9 01       	movw	r20, r18
 464:	41 50       	subi	r20, 0x01	; 1
 466:	51 09       	sbc	r21, r1
 468:	61 09       	sbc	r22, r1
 46a:	71 09       	sbc	r23, r1
	
	UBRR0H = (baud & 0x0F00) >> 8;
 46c:	db 01       	movw	r26, r22
 46e:	ca 01       	movw	r24, r20
 470:	88 27       	eor	r24, r24
 472:	9f 70       	andi	r25, 0x0F	; 15
 474:	aa 27       	eor	r26, r26
 476:	bb 27       	eor	r27, r27
 478:	89 2f       	mov	r24, r25
 47a:	9a 2f       	mov	r25, r26
 47c:	ab 2f       	mov	r26, r27
 47e:	bb 27       	eor	r27, r27
 480:	80 93 c5 00 	sts	0x00C5, r24	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
	UBRR0L = (baud & 0x00FF);
 484:	40 93 c4 00 	sts	0x00C4, r20	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
	
	UCSR0B |= (1 << TXEN0) | (1 << RXEN0) | (1 << TXCIE0) | (1 << RXCIE0);
 488:	e1 ec       	ldi	r30, 0xC1	; 193
 48a:	f0 e0       	ldi	r31, 0x00	; 0
 48c:	80 81       	ld	r24, Z
 48e:	88 6d       	ori	r24, 0xD8	; 216
 490:	80 83       	st	Z, r24
 492:	08 95       	ret

Disassembly of section .text.libgcc.div:

0000057e <__udivmodsi4>:
 57e:	a1 e2       	ldi	r26, 0x21	; 33
 580:	1a 2e       	mov	r1, r26
 582:	aa 1b       	sub	r26, r26
 584:	bb 1b       	sub	r27, r27
 586:	fd 01       	movw	r30, r26
 588:	0d c0       	rjmp	.+26     	; 0x5a4 <__udivmodsi4_ep>

0000058a <__udivmodsi4_loop>:
 58a:	aa 1f       	adc	r26, r26
 58c:	bb 1f       	adc	r27, r27
 58e:	ee 1f       	adc	r30, r30
 590:	ff 1f       	adc	r31, r31
 592:	a2 17       	cp	r26, r18
 594:	b3 07       	cpc	r27, r19
 596:	e4 07       	cpc	r30, r20
 598:	f5 07       	cpc	r31, r21
 59a:	20 f0       	brcs	.+8      	; 0x5a4 <__udivmodsi4_ep>
 59c:	a2 1b       	sub	r26, r18
 59e:	b3 0b       	sbc	r27, r19
 5a0:	e4 0b       	sbc	r30, r20
 5a2:	f5 0b       	sbc	r31, r21

000005a4 <__udivmodsi4_ep>:
 5a4:	66 1f       	adc	r22, r22
 5a6:	77 1f       	adc	r23, r23
 5a8:	88 1f       	adc	r24, r24
 5aa:	99 1f       	adc	r25, r25
 5ac:	1a 94       	dec	r1
 5ae:	69 f7       	brne	.-38     	; 0x58a <__udivmodsi4_loop>
 5b0:	60 95       	com	r22
 5b2:	70 95       	com	r23
 5b4:	80 95       	com	r24
 5b6:	90 95       	com	r25
 5b8:	9b 01       	movw	r18, r22
 5ba:	ac 01       	movw	r20, r24
 5bc:	bd 01       	movw	r22, r26
 5be:	cf 01       	movw	r24, r30
 5c0:	08 95       	ret

Disassembly of section .text.libgcc.mul:

000006ce <__umulhisi3>:
 6ce:	a2 9f       	mul	r26, r18
 6d0:	b0 01       	movw	r22, r0
 6d2:	b3 9f       	mul	r27, r19
 6d4:	c0 01       	movw	r24, r0
 6d6:	a3 9f       	mul	r26, r19
 6d8:	70 0d       	add	r23, r0
 6da:	81 1d       	adc	r24, r1
 6dc:	11 24       	eor	r1, r1
 6de:	91 1d       	adc	r25, r1
 6e0:	b2 9f       	mul	r27, r18
 6e2:	70 0d       	add	r23, r0
 6e4:	81 1d       	adc	r24, r1
 6e6:	11 24       	eor	r1, r1
 6e8:	91 1d       	adc	r25, r1
 6ea:	08 95       	ret

Disassembly of section .text.libgcc.mul:

0000073c <__muluhisi3>:
 73c:	0e 94 67 03 	call	0x6ce	; 0x6ce <__umulhisi3>
 740:	a5 9f       	mul	r26, r21
 742:	90 0d       	add	r25, r0
 744:	b4 9f       	mul	r27, r20
 746:	90 0d       	add	r25, r0
 748:	a4 9f       	mul	r26, r20
 74a:	80 0d       	add	r24, r0
 74c:	91 1d       	adc	r25, r1
 74e:	11 24       	eor	r1, r1
 750:	08 95       	ret

Disassembly of section .text.__dummy_fini:

000007cc <_fini>:
 7cc:	08 95       	ret

Disassembly of section .text.__dummy_funcs_on_exit:

000007ce <__funcs_on_exit>:
 7ce:	08 95       	ret

Disassembly of section .text.__dummy_simulator_exit:

000007d0 <__simulator_exit>:
 7d0:	08 95       	ret

Disassembly of section .text.exit:

00000752 <exit>:
 752:	ec 01       	movw	r28, r24
 754:	0e 94 e7 03 	call	0x7ce	; 0x7ce <__funcs_on_exit>
 758:	0e 94 e6 03 	call	0x7cc	; 0x7cc <_fini>
 75c:	ce 01       	movw	r24, r28
 75e:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <__simulator_exit>
 762:	ce 01       	movw	r24, r28
 764:	0e 94 e4 03 	call	0x7c8	; 0x7c8 <_Exit>

Disassembly of section .text._Exit:

000007c8 <_Exit>:
 7c8:	0e 94 62 00 	call	0xc4	; 0xc4 <_exit>
