
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Thu Mar 20 15:38:42 2025
Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/core.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell core
<CMD> set init_lef_file {/home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ./subckt/sram_w16.lef}
<CMD> create_library_set -name WC_LIB -timing "$worst_timing_lib ./subckt/sram_w16_WC.lib"
<CMD> create_library_set -name BC_LIB -timing "$best_timing_lib ./subckt/sram_w16_BC.lib"
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.

Loading LEF file ./subckt/sram_w16.lef ...
**WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[127]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[126]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[125]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[124]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[123]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[122]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[121]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[120]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[119]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[118]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[117]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[116]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[115]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[114]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[113]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[112]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[111]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[110]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[109]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'Q[127]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[126]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[125]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[124]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[123]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[122]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[121]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[120]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[119]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[118]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[117]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[116]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[115]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[114]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[113]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[112]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[111]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[110]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[109]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[108]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Thu Mar 20 15:38:59 2025
viaInitial ends at Thu Mar 20 15:38:59 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/subckt/sram_w16_WC.lib' ...
Read 1 cells in library 'sram_w16' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/subckt/sram_w16_BC.lib' ...
Read 1 cells in library 'sram_w16' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.20min, fe_real=0.33min, fe_mem=472.2M) ***
*** Begin netlist parsing (mem=472.2M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 812 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/core.v'
**WARN: (IMPVL-209):	In Verilog file './netlist/core.v', check line 60831 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-361):	Number of nets (160) more than bus (D) pin number (128).  The extra upper nets will be ignored.
**WARN: (IMPVL-209):	In Verilog file './netlist/core.v', check line 60831 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-361):	Number of nets (160) more than bus (Q) pin number (128).  The extra upper nets will be ignored.

*** Memory Usage v#1 (Current mem = 498.738M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=498.7M) ***
Set top cell to core.
Hooked 1624 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell core ...
*** Netlist is unique.
** info: there are 1869 modules.
** info: there are 37489 stdCell insts.
** info: there are 3 macros.

*** Memory Usage v#1 (Current mem = 576.250M, initial mem = 149.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/core.sdc' ...
Current (total cpu=0:00:13.6, real=0:00:21.0, peak res=329.8M, current mem=698.0M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[23]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[22]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[21]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[20]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[19]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[18]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[17]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[16]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[15]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[14]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[13]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[12]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[11]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[10]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[9]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[8]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[7]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[6]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[5]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[4]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

Message <TCLCMD-979> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this. (File ./constraints/core.sdc, Line 9).

INFO (CTE): Reading of timing constraints file ./constraints/core.sdc completed, with 1 Warnings and 20 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=345.1M, current mem=715.2M)
Current (total cpu=0:00:13.6, real=0:00:21.0, peak res=345.1M, current mem=715.2M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200          136  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          128  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-209            2  In Verilog file '%s', check line %d near...
WARNING   IMPVL-159         1624  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPVL-361            2  Number of nets (%d) more than bus (%s) p...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1902 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -s 1200 1200 10 10 50 10
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1152.92 CPU=0:00:06.2 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:07.4  real=0:00:08.0  mem= 1152.9M) ***
*** Done Building Timing Graph (cpu=0:00:08.4 real=0:00:09.0 totSessionCpu=0:00:24.5 mem=1152.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -36.967 | -36.967 | -0.756  |
|           TNS (ns):|-10529.7 |-10443.3 |-492.697 |
|    Violating Paths:|  4307   |  4283   |  2775   |
|          All Paths:|  8335   |  8131   |  5097   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 11.99 sec
Total Real time: 12.0 sec
Total Memory Usage: 1042.777344 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
37492 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
37492 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M2 bottom M2 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1042.8M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -nets {VDD VSS} -layer M7 -direction horizontal -width 2 -spacing 6 -number_of_sets 35 -start_from left -start 20 -stop 1180

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 70 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.1,real: 0:00:00.0, mem: 1042.8M) ***
<CMD> setObjFPlanBox Instance kmem_instance 182.2255 849.485 404.0255 1071.085
<CMD> setObjFPlanBox Instance qmem_instance 744.5255 858.2385 966.3255 1079.8385
<CMD> setObjFPlanBox Instance psum_mem_instance 606.478 112.148 828.278 333.748
<CMD> addHaloToBlock {3 3 3 3} qmem_instance
<CMD> addHaloToBlock {3 3 3 3} kmem_instance
<CMD> addHaloToBlock {3 3 3 3} psum_mem_instance
<CMD> addRing -type block_rings -nets {VSS VDD} -around each_block -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -width {top 1 bottom 1 left 1 right 1} -layer {top M1 bottom M1 left M2 right M2}

Ring generation is complete; vias are now being generated.
The power planner created 24 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1042.8M) ***
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst qmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst qmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst kmem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst kmem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst psum_mem_instance -verbose -override
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst psum_mem_instance -verbose -override
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> sroute
*** Begin SPECIAL ROUTE on Thu Mar 20 15:39:18 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip
SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1928.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 847 macros, 75 used
Read in 77 components
  74 core components: 74 unplaced, 0 placed, 0 fixed
  3 block/ring components: 0 unplaced, 3 placed, 0 fixed
Read in 358 logical pins
Read in 4 blockages
Read in 358 nets
Read in 2 special nets, 2 routed
Read in 154 terminals
Begin power routing ...
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (831.800, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (831.800, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (831.800, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (602.400, 108.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 846.835), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (178.200, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (407.600, 1073.635), it will not be connected.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 6
  Number of Stripe ports routed: 0
  Number of Core ports routed: 2094
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 1048
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 1947.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 117 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Thu Mar 20 15:39:19 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Thu Mar 20 15:39:19 2025

sroute post-processing starts at Thu Mar 20 15:39:19 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Thu Mar 20 15:39:19 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 17.57 megs
sroute: Total Peak Memory used = 1060.34 megs
<CMD> fit
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 2.0 -pin {clk reset {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Successfully spread [149] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1079.3M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 1.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1079.3M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 3.0 -pin {fifo_ext_rd {sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [49] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1079.3M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell core ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
core        |     0 |    358 |    358 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |    358 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1079.3M).
<CMD> legalizePin

Start pin legalization for the partition [core]:
Summary report for top level: [core] 
	Total Pads                         : 0
	Total Pins                         : 358
	Legally Assigned Pins              : 358
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
End pin legalization for the partition [core].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1079.3M).
<CMD> fit
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> setLayerPreference allM8Cont -isVisible 1
<CMD> setLayerPreference allM9Cont -isVisible 1
<CMD> setLayerPreference allM10Cont -isVisible 1
<CMD> setLayerPreference allM11Cont -isVisible 1
<CMD> setLayerPreference allM12Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> setLayerPreference allM8Cont -isVisible 1
<CMD> setLayerPreference allM9Cont -isVisible 1
<CMD> setLayerPreference allM10Cont -isVisible 1
<CMD> setLayerPreference allM11Cont -isVisible 1
<CMD> setLayerPreference allM12Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> setLayerPreference allM8Cont -isVisible 1
<CMD> setLayerPreference allM9Cont -isVisible 1
<CMD> setLayerPreference allM10Cont -isVisible 1
<CMD> setLayerPreference allM11Cont -isVisible 1
<CMD> setLayerPreference allM12Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 1
<CMD> setLayerPreference allM8Cont -isVisible 1
<CMD> setLayerPreference allM9Cont -isVisible 1
<CMD> setLayerPreference allM10Cont -isVisible 1
<CMD> setLayerPreference allM11Cont -isVisible 1
<CMD> setLayerPreference allM12Cont -isVisible 1
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 3.0 -pin {clk reset {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Successfully spread [149] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1080.3M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 3.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1080.3M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 3.0 -pin {fifo_ext_rd {sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [49] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1080.3M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell core ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
core        |     0 |    358 |    358 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |    358 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1080.3M).
<CMD> legalizePin

Start pin legalization for the partition [core]:
Summary report for top level: [core] 
	Total Pads                         : 0
	Total Pins                         : 358
	Legally Assigned Pins              : 358
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
End pin legalization for the partition [core].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1080.3M).
<CMD> fit
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 3.0 -pin {clk reset {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Successfully spread [149] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1080.3M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 3.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1080.3M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 3.0 -pin {fifo_ext_rd {sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [49] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1080.3M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell core ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
core        |     0 |    358 |    209 |     149 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |    209 |     149 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1083.3M).
<CMD> legalizePin

Start pin legalization for the partition [core]:
**WARN: (IMPPTN-562):	Pin [clk] is [FIXED] at location ( 407.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[127]] is [FIXED] at location ( 851.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[126]] is [FIXED] at location ( 848.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[125]] is [FIXED] at location ( 845.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[124]] is [FIXED] at location ( 842.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[123]] is [FIXED] at location ( 839.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[122]] is [FIXED] at location ( 836.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[121]] is [FIXED] at location ( 833.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[120]] is [FIXED] at location ( 830.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[119]] is [FIXED] at location ( 827.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[118]] is [FIXED] at location ( 824.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[117]] is [FIXED] at location ( 821.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[116]] is [FIXED] at location ( 818.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[115]] is [FIXED] at location ( 815.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[114]] is [FIXED] at location ( 812.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[113]] is [FIXED] at location ( 809.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[112]] is [FIXED] at location ( 806.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[111]] is [FIXED] at location ( 803.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[110]] is [FIXED] at location ( 800.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[109]] is [FIXED] at location ( 797.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[108]] is [FIXED] at location ( 794.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[107]] is [FIXED] at location ( 791.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[106]] is [FIXED] at location ( 788.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[105]] is [FIXED] at location ( 785.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[104]] is [FIXED] at location ( 782.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[103]] is [FIXED] at location ( 779.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[102]] is [FIXED] at location ( 776.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[101]] is [FIXED] at location ( 773.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[100]] is [FIXED] at location ( 770.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[99]] is [FIXED] at location ( 767.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[98]] is [FIXED] at location ( 764.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[97]] is [FIXED] at location ( 761.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[96]] is [FIXED] at location ( 758.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[95]] is [FIXED] at location ( 755.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[94]] is [FIXED] at location ( 752.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[93]] is [FIXED] at location ( 749.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[92]] is [FIXED] at location ( 746.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[91]] is [FIXED] at location ( 743.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[90]] is [FIXED] at location ( 740.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[89]] is [FIXED] at location ( 737.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[88]] is [FIXED] at location ( 734.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[87]] is [FIXED] at location ( 731.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[86]] is [FIXED] at location ( 728.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[85]] is [FIXED] at location ( 725.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[84]] is [FIXED] at location ( 722.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[83]] is [FIXED] at location ( 719.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[82]] is [FIXED] at location ( 716.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[81]] is [FIXED] at location ( 713.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[80]] is [FIXED] at location ( 710.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[79]] is [FIXED] at location ( 707.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[78]] is [FIXED] at location ( 704.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[77]] is [FIXED] at location ( 701.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[76]] is [FIXED] at location ( 698.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[75]] is [FIXED] at location ( 695.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[74]] is [FIXED] at location ( 692.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[73]] is [FIXED] at location ( 689.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[72]] is [FIXED] at location ( 686.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[71]] is [FIXED] at location ( 683.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[70]] is [FIXED] at location ( 680.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[69]] is [FIXED] at location ( 677.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[68]] is [FIXED] at location ( 674.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[67]] is [FIXED] at location ( 671.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[66]] is [FIXED] at location ( 668.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[65]] is [FIXED] at location ( 665.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[64]] is [FIXED] at location ( 662.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[63]] is [FIXED] at location ( 659.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[62]] is [FIXED] at location ( 656.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[61]] is [FIXED] at location ( 653.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[60]] is [FIXED] at location ( 650.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[59]] is [FIXED] at location ( 647.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[58]] is [FIXED] at location ( 644.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[57]] is [FIXED] at location ( 641.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[56]] is [FIXED] at location ( 638.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[55]] is [FIXED] at location ( 635.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[54]] is [FIXED] at location ( 632.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[53]] is [FIXED] at location ( 629.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[52]] is [FIXED] at location ( 626.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[51]] is [FIXED] at location ( 623.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[50]] is [FIXED] at location ( 620.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[49]] is [FIXED] at location ( 617.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[48]] is [FIXED] at location ( 614.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[47]] is [FIXED] at location ( 611.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[46]] is [FIXED] at location ( 608.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[45]] is [FIXED] at location ( 605.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[44]] is [FIXED] at location ( 602.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[43]] is [FIXED] at location ( 599.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[42]] is [FIXED] at location ( 596.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[41]] is [FIXED] at location ( 593.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[40]] is [FIXED] at location ( 590.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[39]] is [FIXED] at location ( 587.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[38]] is [FIXED] at location ( 584.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[37]] is [FIXED] at location ( 581.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[36]] is [FIXED] at location ( 578.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[35]] is [FIXED] at location ( 575.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[34]] is [FIXED] at location ( 572.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[33]] is [FIXED] at location ( 569.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[32]] is [FIXED] at location ( 566.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[31]] is [FIXED] at location ( 563.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[30]] is [FIXED] at location ( 560.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[29]] is [FIXED] at location ( 557.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[28]] is [FIXED] at location ( 554.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[27]] is [FIXED] at location ( 551.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[26]] is [FIXED] at location ( 548.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[25]] is [FIXED] at location ( 545.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[24]] is [FIXED] at location ( 542.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[23]] is [FIXED] at location ( 539.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[22]] is [FIXED] at location ( 536.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[21]] is [FIXED] at location ( 533.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[20]] is [FIXED] at location ( 530.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[19]] is [FIXED] at location ( 527.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[18]] is [FIXED] at location ( 524.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[17]] is [FIXED] at location ( 521.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[16]] is [FIXED] at location ( 518.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[15]] is [FIXED] at location ( 515.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[14]] is [FIXED] at location ( 512.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[13]] is [FIXED] at location ( 509.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[12]] is [FIXED] at location ( 506.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[11]] is [FIXED] at location ( 503.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[10]] is [FIXED] at location ( 500.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[9]] is [FIXED] at location ( 497.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[8]] is [FIXED] at location ( 494.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[7]] is [FIXED] at location ( 491.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[6]] is [FIXED] at location ( 488.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[5]] is [FIXED] at location ( 485.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[4]] is [FIXED] at location ( 482.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[3]] is [FIXED] at location ( 479.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[2]] is [FIXED] at location ( 476.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[1]] is [FIXED] at location ( 473.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [mem_in[0]] is [FIXED] at location ( 470.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[18]] is [FIXED] at location ( 467.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[17]] is [FIXED] at location ( 464.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[16]] is [FIXED] at location ( 461.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[15]] is [FIXED] at location ( 458.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[14]] is [FIXED] at location ( 455.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[13]] is [FIXED] at location ( 452.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[12]] is [FIXED] at location ( 449.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[11]] is [FIXED] at location ( 446.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[10]] is [FIXED] at location ( 443.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[9]] is [FIXED] at location ( 440.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[8]] is [FIXED] at location ( 437.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[7]] is [FIXED] at location ( 434.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[6]] is [FIXED] at location ( 431.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[5]] is [FIXED] at location ( 428.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[4]] is [FIXED] at location ( 425.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[3]] is [FIXED] at location ( 422.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[2]] is [FIXED] at location ( 419.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[1]] is [FIXED] at location ( 416.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [inst[0]] is [FIXED] at location ( 413.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [reset] is [FIXED] at location ( 410.900, 1220.000 3 ) is NOT ON ALLOWED PIN LAYER.
Summary report for top level: [core] 
	Total Pads                         : 0
	Total Pins                         : 358
	Legally Assigned Pins              : 209
	Illegally Assigned Pins            : 149
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
149 pin(s) of the Partition core could not be legalized.
End pin legalization for the partition [core].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1083.3M).
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 3.0 -pin {clk reset {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]}}
Successfully spread [149] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1083.3M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 3.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1083.3M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 3.0 -pin {fifo_ext_rd {sum_in[0]} {sum_in[1]} {sum_in[2]} {sum_in[3]} {sum_in[4]} {sum_in[5]} {sum_in[6]} {sum_in[7]} {sum_in[8]} {sum_in[9]} {sum_in[10]} {sum_in[11]} {sum_in[12]} {sum_in[13]} {sum_in[14]} {sum_in[15]} {sum_in[16]} {sum_in[17]} {sum_in[18]} {sum_in[19]} {sum_in[20]} {sum_in[21]} {sum_in[22]} {sum_in[23]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [49] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1083.3M).
<CMD> checkPinAssignment
**WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Checking pins of top cell core ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
core        |     0 |    358 |    358 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    358 |    358 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1085.5M).
<CMD> legalizePin

Start pin legalization for the partition [core]:
Summary report for top level: [core] 
	Total Pads                         : 0
	Total Pins                         : 358
	Legally Assigned Pins              : 358
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
End pin legalization for the partition [core].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1085.5M).
<CMD> fit
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1086.5M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan True -placeIOpins false
<CMD> setOptMode -effort medium -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct false -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort medium -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct false -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.11652 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1231.02 CPU=0:00:06.0 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.5  real=0:00:07.0  mem= 1231.0M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:10.6) (Real : 0:00:10.0) (mem : 1231.0M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 68 instances (buffers/inverters) removed
*       :      2 instances of type 'INVD2' removed
*       :     12 instances of type 'INVD1' removed
*       :      7 instances of type 'INVD0' removed
*       :      5 instances of type 'CKND2' removed
*       :      1 instance  of type 'CKBD3' removed
*       :     31 instances of type 'CKBD2' removed
*       :      9 instances of type 'BUFFD1' removed
*       :      1 instance  of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:00.8) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Some Marcos are marked as preplaced.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=37426 (0 fixed + 37426 movable) #block=3 (0 floating + 3 preplaced)
#ioInst=0 #net=43143 #term=156706 #term/net=3.63, #fixedIo=0, #floatIo=0, #fixedPin=302, #floatPin=0
stdCell: 37426 single + 0 double + 0 multi
Total standard cell length = 86.8720 (mm), area = 0.1564 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.123.
Density for the design = 0.123.
       = stdcell_area 434360 sites (156370 um^2) / alloc_area 3531060 sites (1271182 um^2).
Pin Density = 0.03922.
            = total # of pins 156706 / total area 3996000.
=== lastAutoLevel = 11 
End delay calculation. (MEM=1231.02 CPU=0:00:06.2 REAL=0:00:06.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.836e+05 (1.65e+05 3.18e+05)
              Est.  stn bbox = 5.229e+05 (1.72e+05 3.51e+05)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 1298.0M
Iteration  2: Total net bbox = 4.836e+05 (1.65e+05 3.18e+05)
              Est.  stn bbox = 5.229e+05 (1.72e+05 3.51e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1298.0M
Iteration  3: Total net bbox = 4.678e+05 (1.58e+05 3.10e+05)
              Est.  stn bbox = 5.727e+05 (1.87e+05 3.86e+05)
              cpu = 0:00:02.4 real = 0:00:02.0 mem = 1305.9M
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
End delay calculation. (MEM=1458.46 CPU=0:00:06.1 REAL=0:00:06.0)
Iteration  4: Total net bbox = 4.163e+05 (1.36e+05 2.80e+05)
              Est.  stn bbox = 4.944e+05 (1.57e+05 3.38e+05)
              cpu = 0:00:41.1 real = 0:00:41.0 mem = 1656.1M
Iteration  5: Total net bbox = 4.163e+05 (1.36e+05 2.80e+05)
              Est.  stn bbox = 4.944e+05 (1.57e+05 3.38e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1656.1M
Iteration  6: Total net bbox = 7.554e+05 (3.91e+05 3.64e+05)
              Est.  stn bbox = 9.214e+05 (4.73e+05 4.49e+05)
              cpu = 0:00:43.8 real = 0:00:44.0 mem = 1659.5M
Iteration  7: Total net bbox = 9.502e+05 (4.91e+05 4.59e+05)
              Est.  stn bbox = 1.117e+06 (5.73e+05 5.44e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1659.5M
Iteration  8: Total net bbox = 9.502e+05 (4.91e+05 4.59e+05)
              Est.  stn bbox = 1.117e+06 (5.73e+05 5.44e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1659.5M
Iteration  9: Total net bbox = 1.228e+06 (6.67e+05 5.61e+05)
              Est.  stn bbox = 1.406e+06 (7.57e+05 6.49e+05)
              cpu = 0:01:15 real = 0:01:15 mem = 1659.5M
Iteration 10: Total net bbox = 1.228e+06 (6.67e+05 5.61e+05)
              Est.  stn bbox = 1.406e+06 (7.57e+05 6.49e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1659.5M
Iteration 11: Total net bbox = 1.215e+06 (6.56e+05 5.60e+05)
              Est.  stn bbox = 1.393e+06 (7.42e+05 6.50e+05)
              cpu = 0:00:54.7 real = 0:00:55.0 mem = 1659.5M
Iteration 12: Total net bbox = 1.215e+06 (6.56e+05 5.60e+05)
              Est.  stn bbox = 1.393e+06 (7.42e+05 6.50e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1659.5M
Iteration 13: Total net bbox = 1.254e+06 (6.74e+05 5.81e+05)
              Est.  stn bbox = 1.446e+06 (7.67e+05 6.80e+05)
              cpu = 0:01:11 real = 0:01:11 mem = 1725.7M
Iteration 14: Total net bbox = 1.254e+06 (6.74e+05 5.81e+05)
              Est.  stn bbox = 1.446e+06 (7.67e+05 6.80e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1725.7M
Iteration 15: Total net bbox = 1.269e+06 (6.78e+05 5.91e+05)
              Est.  stn bbox = 1.463e+06 (7.71e+05 6.92e+05)
              cpu = 0:00:56.2 real = 0:00:56.0 mem = 1725.7M
Iteration 16: Total net bbox = 1.269e+06 (6.78e+05 5.91e+05)
              Est.  stn bbox = 1.463e+06 (7.71e+05 6.92e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1725.7M
Iteration 17: Total net bbox = 1.257e+06 (6.64e+05 5.93e+05)
              Est.  stn bbox = 1.449e+06 (7.56e+05 6.93e+05)
              cpu = 0:01:12 real = 0:01:13 mem = 1741.7M
Iteration 18: Total net bbox = 1.257e+06 (6.64e+05 5.93e+05)
              Est.  stn bbox = 1.449e+06 (7.56e+05 6.93e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1741.7M
Iteration 19: Total net bbox = 1.257e+06 (6.64e+05 5.93e+05)
              Est.  stn bbox = 1.449e+06 (7.56e+05 6.93e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1741.7M
Finished Global Placement (cpu=0:07:00, real=0:07:01, mem=1741.7M)
Info: 98 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:25:34 mem=1301.7M) ***
Total net bbox length = 1.257e+06 (6.639e+05 5.930e+05) (ext = 1.484e+05)
Move report: Detail placement moves 37426 insts, mean move: 1.14 um, max move: 39.87 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1009): (617.51, 923.84) --> (578.20, 924.40)
	Runtime: CPU: 0:00:08.0 REAL: 0:00:08.0 MEM: 1301.7MB
Summary Report:
Instances move: 37426 (out of 37426 movable)
Mean displacement: 1.14 um
Max displacement: 39.87 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1009) (617.51, 923.841) -> (578.2, 924.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 1.219e+06 (6.240e+05 5.951e+05) (ext = 1.484e+05)
Runtime: CPU: 0:00:08.1 REAL: 0:00:08.0 MEM: 1301.7MB
*** Finished refinePlace (0:25:42 mem=1301.7M) ***
*** Finished Initial Placement (cpu=0:07:18, real=0:07:19, mem=1301.7M) ***
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3361 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=43143  numIgnoredNets=0
[NR-eagl] There are 99 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 43143 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 43143 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.10% H + 0.00% V. EstWL: 1.347719e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.08% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.10% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 155615
[NR-eagl] Layer2(M2)(V) length: 3.376807e+05um, number of vias: 222669
[NR-eagl] Layer3(M3)(H) length: 4.335159e+05um, number of vias: 15802
[NR-eagl] Layer4(M4)(V) length: 2.252907e+05um, number of vias: 6328
[NR-eagl] Layer5(M5)(H) length: 2.444541e+05um, number of vias: 1994
[NR-eagl] Layer6(M6)(V) length: 9.889972e+04um, number of vias: 289
[NR-eagl] Layer7(M7)(H) length: 2.346180e+04um, number of vias: 307
[NR-eagl] Layer8(M8)(V) length: 5.568074e+03um, number of vias: 0
[NR-eagl] Total length: 1.368871e+06um, number of vias: 403004
[NR-eagl] End Peak syMemory usage = 1327.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 2.59 seconds
**placeDesign ... cpu = 0: 7:33, real = 0: 7:33, mem = 1320.2M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1330.2M, totSessionCpu=0:25:47 **
*** Change effort level medium to high ***
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1330.2M)
Extraction called for design 'core' of instances=37429 and nets=43512 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1330.164M)
** Profile ** Start :  cpu=0:00:00.0, mem=1330.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=1330.2M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1437.96 CPU=0:00:07.2 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.0  real=0:00:09.0  mem= 1438.0M) ***
*** Done Building Timing Graph (cpu=0:00:09.9 real=0:00:10.0 totSessionCpu=0:25:58 mem=1438.0M)
** Profile ** Overall slacks :  cpu=0:00:10.0, mem=1438.0M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1438.0M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -69.230 |
|           TNS (ns):|-23013.7 |
|    Violating Paths:|  6869   |
|          All Paths:|  8335   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1313 (1313)    |   -0.495   |   1409 (1409)    |
|   max_tran     |   1424 (20773)   |   -8.426   |   1424 (20773)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 12.203%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1438.0M
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1380.7M, totSessionCpu=0:25:59 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1380.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1380.7M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 37429

Instance distribution across the VT partitions:

 LVT : inst = 55 (0.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 55 (0.1%)

 HVT : inst = 37370 (99.8%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 37370 (99.8%)

Reporting took 0 sec
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Info: 99 clock nets excluded from IPO operation.
Design State:
    #signal nets       :  43199
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1089.16MB/1089.16MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1089.28MB/1089.28MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1089.32MB/1089.32MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-20 17:11:33 (2025-Mar-21 00:11:33 GMT)
2025-Mar-20 17:11:33 (2025-Mar-21 00:11:33 GMT): 10%
2025-Mar-20 17:11:33 (2025-Mar-21 00:11:33 GMT): 20%
2025-Mar-20 17:11:33 (2025-Mar-21 00:11:33 GMT): 30%
2025-Mar-20 17:11:33 (2025-Mar-21 00:11:33 GMT): 40%
2025-Mar-20 17:11:33 (2025-Mar-21 00:11:33 GMT): 50%
2025-Mar-20 17:11:33 (2025-Mar-21 00:11:33 GMT): 60%
2025-Mar-20 17:11:33 (2025-Mar-21 00:11:33 GMT): 70%
2025-Mar-20 17:11:33 (2025-Mar-21 00:11:33 GMT): 80%
2025-Mar-20 17:11:33 (2025-Mar-21 00:11:33 GMT): 90%

Finished Levelizing
2025-Mar-20 17:11:33 (2025-Mar-21 00:11:33 GMT)

Starting Activity Propagation
2025-Mar-20 17:11:33 (2025-Mar-21 00:11:33 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-20 17:11:33 (2025-Mar-21 00:11:33 GMT): 10%
2025-Mar-20 17:11:34 (2025-Mar-21 00:11:34 GMT): 20%

Finished Activity Propagation
2025-Mar-20 17:11:34 (2025-Mar-21 00:11:34 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1092.02MB/1092.02MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-20 17:11:34 (2025-Mar-21 00:11:34 GMT)
 ... Calculating leakage power
2025-Mar-20 17:11:35 (2025-Mar-21 00:11:35 GMT): 10%
2025-Mar-20 17:11:35 (2025-Mar-21 00:11:35 GMT): 20%
2025-Mar-20 17:11:35 (2025-Mar-21 00:11:35 GMT): 30%
2025-Mar-20 17:11:35 (2025-Mar-21 00:11:35 GMT): 40%

Finished Calculating power
2025-Mar-20 17:11:35 (2025-Mar-21 00:11:35 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1092.18MB/1092.18MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1092.18MB/1092.18MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total)=1092.21MB/1092.21MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-20 17:11:35 (2025-Mar-21 00:11:35 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  3 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance qmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance kmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance psum_mem_instance (sram_w16) has no static power. 



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         1.18343146
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3081       26.01
Macro                                  0           0
IO                               7.6e-07   6.416e-05
Combinational                     0.8742        73.8
Clock (Combinational)           0.001127     0.09515
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                              1.183         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      1.183         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                             0.001127     0.09524
-----------------------------------------------------------------------------------------
Total                           0.001127     0.09524
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1904 (CMPE42D1): 	  0.000245
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1904 (CMPE42D1): 	  0.000245
* 		Total Cap: 	3.28857e-10 F
* 		Total instances in design: 37429
* 		Total instances in design with no power:     3
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 1.18343 mW
Cell usage statistics:  
Library tcbn65gpluswc , 37426 cells ( 100.000000%) , 1.18343 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1092.73MB/1092.73MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -69.330 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 1.181 mW
Resizable instances =  37327 (99.7%), leakage = 1.180 mW (99.9%)
Leakage power distribution among resizable instances:
 Total LVT =     53 ( 0.1%), lkg = 0.002 mW ( 0.2%)
   -ve slk =     53 ( 0.1%), lkg = 0.002 mW ( 0.2%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  37274 (99.6%), lkg = 1.179 mW (99.8%)
   -ve slk =  37024 (98.9%), lkg = 1.175 mW (99.5%)

OptMgr: Begin forced downsizing
OptMgr: 110 instances resized in force mode
OptMgr: Updating timing
OptMgr: Design WNS: -69.967 ns
OptMgr: 43 (39%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -69.967 ns

Design leakage power (state independent) = 1.181 mW
Resizable instances =  37327 (99.7%), leakage = 1.180 mW (99.9%)
Leakage power distribution among resizable instances:
 Total LVT =     26 ( 0.1%), lkg = 0.001 mW ( 0.1%)
   -ve slk =     26 ( 0.1%), lkg = 0.001 mW ( 0.1%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  37301 (99.7%), lkg = 1.179 mW (99.8%)
   -ve slk =  37051 (99.0%), lkg = 1.175 mW (99.5%)


Summary: cell sizing

 67 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0         67         67

   27 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
    6 instances changed cell type from        INVD1   to      CKND0
    1 instances changed cell type from        INVD1   to      INVD0
   29 instances changed cell type from       NR2XD0   to      NR2D0
    4 instances changed cell type from       OA21D1   to     OA21D0
  checkSum: 67



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1113.45MB/1113.45MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1113.45MB/1113.45MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1113.45MB/1113.45MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-20 17:11:41 (2025-Mar-21 00:11:41 GMT)
2025-Mar-20 17:11:41 (2025-Mar-21 00:11:41 GMT): 10%
2025-Mar-20 17:11:41 (2025-Mar-21 00:11:41 GMT): 20%
2025-Mar-20 17:11:41 (2025-Mar-21 00:11:41 GMT): 30%
2025-Mar-20 17:11:41 (2025-Mar-21 00:11:41 GMT): 40%
2025-Mar-20 17:11:41 (2025-Mar-21 00:11:41 GMT): 50%
2025-Mar-20 17:11:41 (2025-Mar-21 00:11:41 GMT): 60%
2025-Mar-20 17:11:41 (2025-Mar-21 00:11:41 GMT): 70%
2025-Mar-20 17:11:41 (2025-Mar-21 00:11:41 GMT): 80%
2025-Mar-20 17:11:41 (2025-Mar-21 00:11:41 GMT): 90%

Finished Levelizing
2025-Mar-20 17:11:41 (2025-Mar-21 00:11:41 GMT)

Starting Activity Propagation
2025-Mar-20 17:11:41 (2025-Mar-21 00:11:41 GMT)
2025-Mar-20 17:11:42 (2025-Mar-21 00:11:42 GMT): 10%
2025-Mar-20 17:11:42 (2025-Mar-21 00:11:42 GMT): 20%

Finished Activity Propagation
2025-Mar-20 17:11:43 (2025-Mar-21 00:11:43 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1114.20MB/1114.20MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-20 17:11:43 (2025-Mar-21 00:11:43 GMT)
 ... Calculating leakage power
2025-Mar-20 17:11:43 (2025-Mar-21 00:11:43 GMT): 10%
2025-Mar-20 17:11:43 (2025-Mar-21 00:11:43 GMT): 20%
2025-Mar-20 17:11:43 (2025-Mar-21 00:11:43 GMT): 30%
2025-Mar-20 17:11:43 (2025-Mar-21 00:11:43 GMT): 40%

Finished Calculating power
2025-Mar-20 17:11:43 (2025-Mar-21 00:11:43 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1114.20MB/1114.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1114.20MB/1114.20MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1114.20MB/1114.20MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-20 17:11:43 (2025-Mar-21 00:11:43 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  3 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance qmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance kmem_instance (sram_w16) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance psum_mem_instance (sram_w16) has no static power. 



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         1.18279822
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3081       26.02
Macro                                  0           0
IO                               7.6e-07   6.419e-05
Combinational                     0.8736       73.79
Clock (Combinational)           0.001127      0.0952
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                              1.183         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      1.183         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                             0.001127     0.09529
-----------------------------------------------------------------------------------------
Total                           0.001127     0.09529
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1904 (CMPE42D1): 	  0.000245
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1904 (CMPE42D1): 	  0.000245
* 		Total Cap: 	3.28815e-10 F
* 		Total instances in design: 37429
* 		Total instances in design with no power:     3
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 1.1828 mW
Cell usage statistics:  
Library tcbn65gpluswc , 37426 cells ( 100.000000%) , 1.1828 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1116.25MB/1116.25MB)

OptMgr: Leakage power optimization took: 12 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Info: 99 clock nets excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1562.1M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1562.1M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.1 (mem :1562.1M)

Removed instances... 
	-Remove inst sfp_instance/U8866 (MUX3D0) 
	-Remove inst sfp_instance/U8865 (INVD0) 
	-Remove inst sfp_instance/U8864 (MUX3D0) 
	-Remove inst sfp_instance/U8863 (CKND2D0) 
	-Remove inst sfp_instance/U8862 (MUX3D0) 
	-Remove inst sfp_instance/U8861 (NR2D0) 
	-Remove inst sfp_instance/U8860 (MUX3D0) 
	-Remove inst sfp_instance/U8859 (CKND2D0) 
	-Remove inst sfp_instance/U8858 (INVD0) 
	-Remove inst sfp_instance/U8857 (IOA21D0) 
	-Remove inst sfp_instance/U8856 (OAI211D0) 
	-Remove inst sfp_instance/U8855 (AO21D0) 
	-Remove inst sfp_instance/U8854 (IOA21D0) 
	-Remove inst sfp_instance/U8853 (OAI211D0) 
	-Remove inst sfp_instance/U8852 (AO21D0) 
	-Remove inst sfp_instance/U8851 (AOI211D0) 
	-Remove inst sfp_instance/U8850 (IOA21D0) 
	-Remove inst sfp_instance/U8849 (OAI211D0) 
	-Remove inst sfp_instance/U8848 (AO21D0) 
	-Remove inst sfp_instance/U8847 (AOI211D0) 
	-Remove inst sfp_instance/U8846 (IOA21D0) 
	-Remove inst sfp_instance/U8845 (OAI211D0) 
	-Remove inst sfp_instance/U8844 (AO21D0) 
	-Remove inst sfp_instance/U8843 (AOI211D0) 
	-Remove inst sfp_instance/U8842 (IOA21D0) 
	-Remove inst sfp_instance/U8841 (OAI211D0) 
	-Remove inst sfp_instance/U8840 (AO21D0) 
	-Remove inst sfp_instance/U8839 (AOI211D0) 
	-Remove inst sfp_instance/U8838 (IOA21D0) 
	-Remove inst sfp_instance/U8837 (OAI211D0) 
	-Remove inst sfp_instance/U8836 (AO21D0) 
	-Remove inst sfp_instance/U8835 (AOI211D0) 
	-Remove inst sfp_instance/U8834 (IOA21D0) 
	-Remove inst sfp_instance/U8833 (OAI211D0) 
	-Remove inst sfp_instance/U8832 (AO21D0) 
	-Remove inst sfp_instance/U8831 (AOI211D0) 
	-Remove inst sfp_instance/U8830 (IOA21D0) 
	-Remove inst sfp_instance/U8829 (OAI211D0) 
	-Remove inst sfp_instance/U8828 (AO21D0) 
	-Remove inst sfp_instance/U8827 (AOI211D0) 
	-Remove inst sfp_instance/U8826 (NR2D0) 
	-Remove inst sfp_instance/U8825 (OAI21D0) 
	-Remove inst sfp_instance/U8824 (CKND2D0) 
	-Remove inst sfp_instance/U8823 (MUX2ND0) 
	-Remove inst sfp_instance/U8822 (NR2D0) 
	-Remove inst sfp_instance/U8821 (MUX2ND0) 
	-Remove inst sfp_instance/U8820 (CKND2D0) 
	-Remove inst sfp_instance/U8819 (MUX2ND0) 
	-Remove inst sfp_instance/U8818 (NR2D0) 
	-Remove inst sfp_instance/U8817 (MUX2ND0) 
	-Remove inst sfp_instance/U8816 (CKND2D0) 
	-Remove inst sfp_instance/U8815 (MUX2ND0) 
	-Remove inst sfp_instance/U8814 (NR2D0) 
	-Remove inst sfp_instance/U8813 (MUX2ND0) 
	-Remove inst sfp_instance/U8812 (MUX2ND0) 
	-Remove inst sfp_instance/U8811 (NR2D0) 
	-Remove inst sfp_instance/U8810 (MUX2ND0) 
	-Remove inst sfp_instance/U8809 (CKND2D0) 
	-Remove inst sfp_instance/U8808 (MUX2ND0) 
	-Remove inst sfp_instance/U8807 (NR2D0) 
	-Remove inst sfp_instance/U8806 (MUX2ND0) 
	-Remove inst sfp_instance/U8805 (CKND2D0) 
	-Remove inst sfp_instance/U8804 (MUX2ND0) 
	-Remove inst sfp_instance/U8803 (NR2D0) 
	-Remove inst sfp_instance/U8802 (MUX2ND0) 
	-Remove inst sfp_instance/U8801 (CKND2D0) 
	-Remove inst sfp_instance/U8800 (MUX2ND0) 
	-Remove inst sfp_instance/U8799 (MUX2ND0) 
	-Remove inst sfp_instance/U8798 (CKND2D0) 
	-Remove inst sfp_instance/U8797 (NR2D0) 
	-Remove inst sfp_instance/U8796 (ND3D0) 
	-Remove inst sfp_instance/U8795 (NR2D0) 
	-Remove inst sfp_instance/U8794 (CKND2D0) 
	-Remove inst sfp_instance/U8793 (AOI211D0) 
	-Remove inst sfp_instance/U8792 (MOAI22D0) 
	-Remove inst sfp_instance/U8791 (MAOI222D0) 
	-Remove inst sfp_instance/U8790 (MAOI222D0) 
	-Remove inst sfp_instance/U8789 (MAOI222D0) 
	-Remove inst sfp_instance/U8788 (MAOI222D0) 
	-Remove inst sfp_instance/U8787 (MAOI222D0) 
	-Remove inst sfp_instance/U8786 (MAOI222D0) 
	-Remove inst sfp_instance/U8785 (MAOI222D0) 
	-Remove inst sfp_instance/U8784 (MAOI222D0) 
	-Remove inst sfp_instance/U8783 (MAOI222D0) 
	-Remove inst sfp_instance/U8782 (MAOI222D0) 
	-Remove inst sfp_instance/U8781 (MAOI222D0) 
	-Remove inst sfp_instance/U8780 (MAOI222D0) 
	-Remove inst sfp_instance/U8779 (MAOI222D0) 
	-Remove inst sfp_instance/U8778 (MAOI222D0) 
	-Remove inst sfp_instance/U8777 (MAOI222D0) 
	-Remove inst sfp_instance/U8776 (INVD0) 
	-Remove inst sfp_instance/U8775 (IND2D0) 
	-Remove inst sfp_instance/U8774 (CKXOR2D0) 
	-Remove inst sfp_instance/U8773 (ND3D0) 
	-Remove inst sfp_instance/U8772 (IND2D0) 
	-Remove inst sfp_instance/U8771 (XNR2D0) 
	-Remove inst sfp_instance/U8770 (ND3D0) 
	-Remove inst sfp_instance/U8769 (CKND2D0) 
	-Remove inst sfp_instance/U8768 (CKND2D0) 
	-Remove inst sfp_instance/U8767 (XNR2D0) 
	-Remove inst sfp_instance/U8766 (ND3D0) 
	-Remove inst sfp_instance/U8765 (OR2D0) 
	-Remove inst sfp_instance/U8764 (CKND2D0) 
	-Remove inst sfp_instance/U8763 (XNR2D0) 
	-Remove inst sfp_instance/U8762 (ND3D0) 
	-Remove inst sfp_instance/U8761 (CKND2D0) 
	-Remove inst sfp_instance/U8760 (OR2D0) 
	-Remove inst sfp_instance/U8759 (XNR2D0) 
	-Remove inst sfp_instance/U8758 (OR2D0) 
	-Remove inst sfp_instance/U8757 (XNR2D0) 
	-Remove inst sfp_instance/U8756 (ND3D0) 
	-Remove inst sfp_instance/U8755 (OR2D0) 
	-Remove inst sfp_instance/U8754 (CKND2D0) 
	-Remove inst sfp_instance/U8753 (XNR2D0) 
	-Remove inst sfp_instance/U8752 (ND3D0) 
	-Remove inst sfp_instance/U8751 (OR2D0) 
	-Remove inst sfp_instance/U8750 (XNR2D0) 
	-Remove inst sfp_instance/U8749 (ND3D0) 
	-Remove inst sfp_instance/U8748 (OR2D0) 
	-Remove inst sfp_instance/U8747 (CKND2D0) 
	-Remove inst sfp_instance/U8746 (XNR2D0) 
	-Remove inst sfp_instance/U8745 (ND3D0) 
	-Remove inst sfp_instance/U8744 (OR2D0) 
	-Remove inst sfp_instance/U8743 (CKND2D0) 
	-Remove inst sfp_instance/U8742 (XNR2D0) 
	-Remove inst sfp_instance/U8741 (ND3D0) 
	-Remove inst sfp_instance/U8740 (OR2D0) 
	-Remove inst sfp_instance/U8739 (CKND2D0) 
	-Remove inst sfp_instance/U8738 (CKXOR2D0) 
	-Remove inst sfp_instance/U8737 (ND3D0) 
	-Remove inst sfp_instance/U8736 (CKND2D0) 
	-Remove inst sfp_instance/U8735 (CKND2D0) 
	-Remove inst sfp_instance/U8734 (CKXOR2D0) 
	-Remove inst sfp_instance/U8733 (ND3D0) 
	-Remove inst sfp_instance/U8732 (CKND2D0) 
	-Remove inst sfp_instance/U8731 (OR2D0) 
	-Remove inst sfp_instance/U8730 (XNR2D0) 
	-Remove inst sfp_instance/U8729 (ND3D0) 
	-Remove inst sfp_instance/U8728 (CKND2D0) 
	-Remove inst sfp_instance/U8727 (CKND2D0) 
	-Remove inst sfp_instance/U8726 (XNR2D0) 
	-Remove inst sfp_instance/U8725 (ND3D0) 
	-Remove inst sfp_instance/U8724 (OR2D0) 
	-Remove inst sfp_instance/U8723 (CKND2D0) 
	-Remove inst sfp_instance/U8722 (NR2D0) 
	-Remove inst sfp_instance/U8721 (AOI22D0) 
	-Remove inst sfp_instance/U8720 (AOI21D0) 
	-Remove inst sfp_instance/U8719 (CKXOR2D0) 
	-Remove inst sfp_instance/U8718 (ND3D0) 
	-Remove inst sfp_instance/U8717 (OR2D0) 
	-Remove inst sfp_instance/U8716 (CKND2D0) 
	-Remove inst sfp_instance/U8715 (AOI21D0) 
	-Remove inst sfp_instance/U8714 (INVD0) 
	-Remove inst sfp_instance/U8713 (NR2D0) 
	-Remove inst sfp_instance/U8712 (IAO21D0) 
	-Remove inst sfp_instance/U8711 (OAI21D0) 
	-Remove inst sfp_instance/U8710 (CKND2D0) 
	-Remove inst sfp_instance/U8709 (MUX2ND0) 
	-Remove inst sfp_instance/U8708 (CKND2D0) 
	-Remove inst sfp_instance/U8707 (IND2D0) 
	-Remove inst sfp_instance/U8706 (NR2D0) 
	-Remove inst sfp_instance/U8705 (CKND2D0) 
	-Remove inst sfp_instance/U8704 (MAOI222D0) 
	-Remove inst sfp_instance/U8703 (MAOI222D0) 
	-Remove inst sfp_instance/U8702 (XNR2D0) 
	-Remove inst sfp_instance/U8701 (NR3D0) 
	-Remove inst sfp_instance/U8700 (INR2D0) 
	-Remove inst sfp_instance/U8699 (NR2D0) 
	-Remove inst sfp_instance/U8698 (MAOI222D0) 
	-Remove inst sfp_instance/U8697 (INVD0) 
	-Remove inst sfp_instance/U8696 (MAOI222D0) 
	-Remove inst sfp_instance/U8695 (MAOI222D0) 
	-Remove inst sfp_instance/U8694 (INVD0) 
	-Remove inst sfp_instance/U8693 (MAOI222D0) 
	-Remove inst sfp_instance/U8692 (XNR2D0) 
	-Remove inst sfp_instance/U8691 (NR3D0) 
	-Remove inst sfp_instance/U8690 (INR2D0) 
	-Remove inst sfp_instance/U8689 (NR2D0) 
	-Remove inst sfp_instance/U8688 (MAOI222D0) 
	-Remove inst sfp_instance/U8687 (XNR2D0) 
	-Remove inst sfp_instance/U8686 (NR3D0) 
	-Remove inst sfp_instance/U8685 (INR2D0) 
	-Remove inst sfp_instance/U8684 (NR2D0) 
	-Remove inst sfp_instance/U8683 (MAOI222D0) 
	-Remove inst sfp_instance/U8682 (XNR2D0) 
	-Remove inst sfp_instance/U8681 (NR3D0) 
	-Remove inst sfp_instance/U8680 (INR2D0) 
	-Remove inst sfp_instance/U8679 (NR2D0) 
	-Remove inst sfp_instance/U8678 (MAOI222D0) 
	-Remove inst sfp_instance/U8677 (XNR2D0) 
	-Remove inst sfp_instance/U8676 (NR3D0) 
	-Remove inst sfp_instance/U8675 (INR2D0) 
	-Remove inst sfp_instance/U8674 (NR2D0) 
	-Remove inst sfp_instance/U8673 (MAOI222D0) 
	-Remove inst sfp_instance/U8672 (XNR2D0) 
	-Remove inst sfp_instance/U8671 (NR3D0) 
	-Remove inst sfp_instance/U8670 (NR2D0) 
	-Remove inst sfp_instance/U8669 (NR2D0) 
	-Remove inst sfp_instance/U8668 (MAOI222D0) 
	-Remove inst sfp_instance/U8667 (MAOI222D0) 
	-Remove inst sfp_instance/U8666 (MAOI222D0) 
	-Remove inst sfp_instance/U8665 (XNR2D0) 
	-Remove inst sfp_instance/U8664 (NR3D0) 
	-Remove inst sfp_instance/U8663 (INR2D0) 
	-Remove inst sfp_instance/U8662 (NR2D0) 
	-Remove inst sfp_instance/U8661 (MAOI222D0) 
	-Remove inst sfp_instance/U8660 (XNR2D0) 
	-Remove inst sfp_instance/U8659 (NR3D0) 
	-Remove inst sfp_instance/U8658 (NR2D0) 
	-Remove inst sfp_instance/U8657 (INR2D0) 
	-Remove inst sfp_instance/U8656 (INVD0) 
	-Remove inst sfp_instance/U8655 (MAOI222D0) 
	-Remove inst sfp_instance/U8654 (OAI31D0) 
	-Remove inst sfp_instance/U8653 (OAI21D0) 
	-Remove inst sfp_instance/U8652 (CKXOR2D0) 
	-Remove inst sfp_instance/U8651 (NR3D0) 
	-Remove inst sfp_instance/U8650 (NR2D0) 
	-Remove inst sfp_instance/U8649 (CKXOR2D0) 
	-Remove inst sfp_instance/U8648 (NR3D0) 
	-Remove inst sfp_instance/U8647 (NR2D0) 
	-Remove inst sfp_instance/U8646 (INR2D0) 
	-Remove inst sfp_instance/U8645 (CKXOR2D0) 
	-Remove inst sfp_instance/U8644 (NR3D0) 
	-Remove inst sfp_instance/U8643 (NR2D0) 
	-Remove inst sfp_instance/U8642 (INR2D0) 
	-Remove inst sfp_instance/U8641 (CKXOR2D0) 
	-Remove inst sfp_instance/U8640 (NR3D0) 
	-Remove inst sfp_instance/U8639 (NR2D0) 
	-Remove inst sfp_instance/U8638 (INR2D0) 
	-Remove inst sfp_instance/U8637 (XNR2D0) 
	-Remove inst sfp_instance/U8636 (NR3D0) 
	-Remove inst sfp_instance/U8635 (NR2D0) 
	-Remove inst sfp_instance/U8634 (INR2D0) 
	-Remove inst sfp_instance/U8633 (XNR2D0) 
	-Remove inst sfp_instance/U8632 (NR3D0) 
	-Remove inst sfp_instance/U8631 (NR2D0) 
	-Remove inst sfp_instance/U8630 (INR2D0) 
	-Remove inst sfp_instance/U8629 (XNR2D0) 
	-Remove inst sfp_instance/U8628 (NR3D0) 
	-Remove inst sfp_instance/U8627 (INR2D0) 
	-Remove inst sfp_instance/U8626 (NR2D0) 
	-Remove inst sfp_instance/U8625 (INVD0) 
	-Remove inst sfp_instance/U8624 (CKND2D0) 
	-Remove inst sfp_instance/U8623 (MAOI222D0) 
	-Remove inst sfp_instance/U8622 (XNR2D0) 
	-Remove inst sfp_instance/U8621 (CKND2D0) 
	-Remove inst sfp_instance/U8620 (OR2D0) 
	-Remove inst sfp_instance/U8619 (MAOI222D0) 
	-Remove inst sfp_instance/U8618 (MAOI222D0) 
	-Remove inst sfp_instance/U8617 (XNR2D0) 
	-Remove inst sfp_instance/U8616 (ND3D0) 
	-Remove inst sfp_instance/U8615 (CKND2D0) 
	-Remove inst sfp_instance/U8614 (CKND2D0) 
	-Remove inst sfp_instance/U8613 (MAOI222D0) 
	-Remove inst sfp_instance/U8612 (MAOI222D0) 
	-Remove inst sfp_instance/U8611 (XNR2D0) 
	-Remove inst sfp_instance/U8610 (CKND2D0) 
	-Remove inst sfp_instance/U8609 (OR2D0) 
	-Remove inst sfp_instance/U8608 (MAOI222D0) 
	-Remove inst sfp_instance/U8607 (XNR2D0) 
	-Remove inst sfp_instance/U8606 (ND3D0) 
	-Remove inst sfp_instance/U8605 (CKND2D0) 
	-Remove inst sfp_instance/U8604 (OR2D0) 
	-Remove inst sfp_instance/U8603 (MAOI222D0) 
	-Remove inst sfp_instance/U8602 (XNR2D0) 
	-Remove inst sfp_instance/U8601 (ND3D0) 
	-Remove inst sfp_instance/U8600 (CKND2D0) 
	-Remove inst sfp_instance/U8599 (CKND2D0) 
	-Remove inst sfp_instance/U8598 (MAOI222D0) 
	-Remove inst sfp_instance/U8597 (MAOI222D0) 
	-Remove inst sfp_instance/U8596 (MAOI222D0) 
	-Remove inst sfp_instance/U8595 (MAOI222D0) 
	-Remove inst sfp_instance/U8594 (CKXOR2D0) 
	-Remove inst sfp_instance/U8593 (ND3D0) 
	-Remove inst sfp_instance/U8592 (OR2D0) 
	-Remove inst sfp_instance/U8591 (CKND2D0) 
	-Remove inst sfp_instance/U8590 (MAOI222D0) 
	-Remove inst sfp_instance/U8589 (INVD0) 
	-Remove inst sfp_instance/U8588 (MAOI222D0) 
	-Remove inst sfp_instance/U8587 (XNR2D0) 
	-Remove inst sfp_instance/U8586 (ND3D0) 
	-Remove inst sfp_instance/U8585 (CKND2D0) 
	-Remove inst sfp_instance/U8584 (OR2D0) 
	-Remove inst sfp_instance/U8583 (MAOI222D0) 
	-Remove inst sfp_instance/U8582 (XNR2D0) 
	-Remove inst sfp_instance/U8581 (ND3D0) 
	-Remove inst sfp_instance/U8580 (CKND2D0) 
	-Remove inst sfp_instance/U8579 (OR2D0) 
	-Remove inst sfp_instance/U8578 (INVD0) 
	-Remove inst sfp_instance/U8577 (MAOI222D0) 
	-Remove inst sfp_instance/U8576 (CKXOR2D0) 
	-Remove inst sfp_instance/U8575 (ND3D0) 
	-Remove inst sfp_instance/U8574 (CKND2D0) 
	-Remove inst sfp_instance/U8573 (OAI21D0) 
	-Remove inst sfp_instance/U8572 (MAOI222D0) 
	-Remove inst sfp_instance/U8571 (INVD0) 
	-Remove inst sfp_instance/U8570 (MUX2ND0) 
	-Remove inst sfp_instance/U8569 (CKND2D0) 
	-Remove inst sfp_instance/U8568 (INVD0) 
	-Remove inst sfp_instance/U8567 (CKXOR2D0) 
	-Remove inst sfp_instance/U8566 (ND3D0) 
	-Remove inst sfp_instance/U8565 (OR2D0) 
	-Remove inst sfp_instance/U8564 (CKND2D0) 
	-Remove inst sfp_instance/U8563 (CKXOR2D0) 
	-Remove inst sfp_instance/U8562 (ND3D0) 
	-Remove inst sfp_instance/U8561 (OR2D0) 
	-Remove inst sfp_instance/U8560 (CKND2D0) 
	-Remove inst sfp_instance/U8559 (CKXOR2D0) 
	-Remove inst sfp_instance/U8558 (ND3D0) 
	-Remove inst sfp_instance/U8557 (CKND2D0) 
	-Remove inst sfp_instance/U8556 (OR2D0) 
	-Remove inst sfp_instance/U8555 (CKXOR2D0) 
	-Remove inst sfp_instance/U8554 (ND3D0) 
	-Remove inst sfp_instance/U8553 (OR2D0) 
	-Remove inst sfp_instance/U8552 (CKND2D0) 
	-Remove inst sfp_instance/U8551 (CKXOR2D0) 
	-Remove inst sfp_instance/U8550 (ND3D0) 
	-Remove inst sfp_instance/U8549 (CKND2D0) 
	-Remove inst sfp_instance/U8548 (CKND2D0) 
	-Remove inst sfp_instance/U8547 (XNR2D0) 
	-Remove inst sfp_instance/U8546 (ND3D0) 
	-Remove inst sfp_instance/U8545 (OR2D0) 
	-Remove inst sfp_instance/U8544 (CKND2D0) 
	-Remove inst sfp_instance/U8543 (AO21D0) 
	-Remove inst sfp_instance/U8542 (CKND2D0) 
	-Remove inst sfp_instance/U8541 (OR2D0) 
	-Remove inst sfp_instance/U8540 (MAOI222D0) 
	-Remove inst sfp_instance/U8539 (OAI21D0) 
	-Remove inst sfp_instance/U8538 (INVD0) 
	-Remove inst sfp_instance/U8537 (MAOI222D0) 
	-Remove inst sfp_instance/U8536 (MAOI222D0) 
	-Remove inst sfp_instance/U8535 (CKXOR2D0) 
	-Remove inst sfp_instance/U8534 (NR3D0) 
	-Remove inst sfp_instance/U8533 (NR2D0) 
	-Remove inst sfp_instance/U8532 (NR2D0) 
	-Remove inst sfp_instance/U8531 (MAOI222D0) 
	-Remove inst sfp_instance/U8530 (INVD0) 
	-Remove inst sfp_instance/U8529 (MAOI222D0) 
	-Remove inst sfp_instance/U8528 (XNR2D0) 
	-Remove inst sfp_instance/U8527 (NR3D0) 
	-Remove inst sfp_instance/U8526 (NR2D0) 
	-Remove inst sfp_instance/U8525 (NR2D0) 
	-Remove inst sfp_instance/U8524 (MAOI222D0) 
	-Remove inst sfp_instance/U8523 (MAOI222D0) 
	-Remove inst sfp_instance/U8522 (XNR2D0) 
	-Remove inst sfp_instance/U8521 (NR3D0) 
	-Remove inst sfp_instance/U8520 (NR2D0) 
	-Remove inst sfp_instance/U8519 (INR2D0) 
	-Remove inst sfp_instance/U8518 (MAOI222D0) 
	-Remove inst sfp_instance/U8517 (INVD0) 
	-Remove inst sfp_instance/U8516 (MAOI222D0) 
	-Remove inst sfp_instance/U8515 (XNR2D0) 
	-Remove inst sfp_instance/U8514 (NR3D0) 
	-Remove inst sfp_instance/U8513 (NR2D0) 
	-Remove inst sfp_instance/U8512 (INR2D0) 
	-Remove inst sfp_instance/U8511 (MAOI222D0) 
	-Remove inst sfp_instance/U8510 (XNR2D0) 
	-Remove inst sfp_instance/U8509 (NR3D0) 
	-Remove inst sfp_instance/U8508 (INR2D0) 
	-Remove inst sfp_instance/U8507 (NR2D0) 
	-Remove inst sfp_instance/U8506 (MAOI222D0) 
	-Remove inst sfp_instance/U8505 (XNR2D0) 
	-Remove inst sfp_instance/U8504 (NR3D0) 
	-Remove inst sfp_instance/U8503 (INR2D0) 
	-Remove inst sfp_instance/U8502 (MAOI222D0) 
	-Remove inst sfp_instance/U8501 (XNR2D0) 
	-Remove inst sfp_instance/U8500 (NR3D0) 
	-Remove inst sfp_instance/U8499 (INR2D0) 
	-Remove inst sfp_instance/U8498 (NR2D0) 
	-Remove inst sfp_instance/U8497 (MAOI222D0) 
	-Remove inst sfp_instance/U8496 (XNR2D0) 
	-Remove inst sfp_instance/U8495 (NR3D0) 
	-Remove inst sfp_instance/U8494 (NR2D0) 
	-Remove inst sfp_instance/U8493 (MAOI222D0) 
	-Remove inst sfp_instance/U8492 (MAOI222D0) 
	-Remove inst sfp_instance/U8491 (XNR2D0) 
	-Remove inst sfp_instance/U8490 (AOI211D0) 
	-Remove inst sfp_instance/U8489 (NR2D0) 
	-Remove inst sfp_instance/U8488 (MAOI222D0) 
	-Remove inst sfp_instance/U8487 (OAI21D0) 
	-Remove inst sfp_instance/U8486 (NR2D0) 
	-Remove inst sfp_instance/U8485 (CKXOR2D0) 
	-Remove inst sfp_instance/U8484 (NR3D0) 
	-Remove inst sfp_instance/U8483 (NR2D0) 
	-Remove inst sfp_instance/U8482 (NR2D0) 
	-Remove inst sfp_instance/U8481 (XNR2D0) 
	-Remove inst sfp_instance/U8480 (NR3D0) 
	-Remove inst sfp_instance/U8479 (NR2D0) 
	-Remove inst sfp_instance/U8478 (NR2D0) 
	-Remove inst sfp_instance/U8477 (XNR2D0) 
	-Remove inst sfp_instance/U8476 (NR3D0) 
	-Remove inst sfp_instance/U8475 (INR2D0) 
	-Remove inst sfp_instance/U8474 (NR2D0) 
	-Remove inst sfp_instance/U8473 (XNR2D0) 
	-Remove inst sfp_instance/U8472 (NR3D0) 
	-Remove inst sfp_instance/U8471 (NR2D0) 
	-Remove inst sfp_instance/U8470 (NR2D0) 
	-Remove inst sfp_instance/U8469 (CKXOR2D0) 
	-Remove inst sfp_instance/U8468 (NR3D0) 
	-Remove inst sfp_instance/U8467 (INR2D0) 
	-Remove inst sfp_instance/U8466 (MUX2ND0) 
	-Remove inst sfp_instance/U8465 (OAI21D0) 
	-Remove inst sfp_instance/U8464 (NR2D0) 
	-Remove inst sfp_instance/U8463 (MAOI222D0) 
	-Remove inst sfp_instance/U8462 (CKXOR2D0) 
	-Remove inst sfp_instance/U8461 (NR3D0) 
	-Remove inst sfp_instance/U8460 (INR2D0) 
	-Remove inst sfp_instance/U8459 (NR2D0) 
	-Remove inst sfp_instance/U8458 (MAOI222D0) 
	-Remove inst sfp_instance/U8457 (CKXOR2D0) 
	-Remove inst sfp_instance/U8456 (NR3D0) 
	-Remove inst sfp_instance/U8455 (NR2D0) 
	-Remove inst sfp_instance/U8454 (INR2D0) 
	-Remove inst sfp_instance/U8453 (INVD0) 
	-Remove inst sfp_instance/U8452 (MAOI222D0) 
	-Remove inst sfp_instance/U8451 (XNR2D0) 
	-Remove inst sfp_instance/U8450 (NR3D0) 
	-Remove inst sfp_instance/U8449 (INR2D0) 
	-Remove inst sfp_instance/U8448 (INVD0) 
	-Remove inst sfp_instance/U8447 (MAOI222D0) 
	-Remove inst sfp_instance/U8446 (CKXOR2D0) 
	-Remove inst sfp_instance/U8445 (NR3D0) 
	-Remove inst sfp_instance/U8444 (NR2D0) 
	-Remove inst sfp_instance/U8443 (INVD0) 
	-Remove inst sfp_instance/U8442 (MAOI222D0) 
	-Remove inst sfp_instance/U8441 (MAOI222D0) 
	-Remove inst sfp_instance/U8440 (CKXOR2D0) 
	-Remove inst sfp_instance/U8439 (NR3D0) 
	-Remove inst sfp_instance/U8438 (NR2D0) 
	-Remove inst sfp_instance/U8437 (INR2D0) 
	-Remove inst sfp_instance/U8436 (MAOI222D0) 
	-Remove inst sfp_instance/U8435 (CKXOR2D0) 
	-Remove inst sfp_instance/U8434 (NR3D0) 
	-Remove inst sfp_instance/U8433 (NR2D0) 
	-Remove inst sfp_instance/U8432 (NR2D0) 
	-Remove inst sfp_instance/U8431 (INVD0) 
	-Remove inst sfp_instance/U8430 (MAOI222D0) 
	-Remove inst sfp_instance/U8429 (CKXOR2D0) 
	-Remove inst sfp_instance/U8428 (NR3D0) 
	-Remove inst sfp_instance/U8427 (NR2D0) 
	-Remove inst sfp_instance/U8426 (INR2D0) 
	-Remove inst sfp_instance/U8425 (MAOI222D0) 
	-Remove inst sfp_instance/U8424 (CKXOR2D0) 
	-Remove inst sfp_instance/U8423 (NR3D0) 
	-Remove inst sfp_instance/U8422 (NR2D0) 
	-Remove inst sfp_instance/U8421 (INR2D0) 
	-Remove inst sfp_instance/U8420 (MAOI222D0) 
	-Remove inst sfp_instance/U8419 (CKXOR2D0) 
	-Remove inst sfp_instance/U8418 (NR3D0) 
	-Remove inst sfp_instance/U8417 (INR2D0) 
	-Remove inst sfp_instance/U8416 (NR2D0) 
	-Remove inst sfp_instance/U8415 (MAOI222D0) 
	-Remove inst sfp_instance/U8414 (CKXOR2D0) 
	-Remove inst sfp_instance/U8413 (NR3D0) 
	-Remove inst sfp_instance/U8412 (INR2D0) 
	-Remove inst sfp_instance/U8411 (NR2D0) 
	-Remove inst sfp_instance/U8410 (MAOI222D0) 
	-Remove inst sfp_instance/U8409 (CKXOR2D0) 
	-Remove inst sfp_instance/U8408 (NR3D0) 
	-Remove inst sfp_instance/U8407 (NR2D0) 
	-Remove inst sfp_instance/U8406 (NR2D0) 
	-Remove inst sfp_instance/U8405 (INVD0) 
	-Remove inst sfp_instance/U8404 (MAOI222D0) 
	-Remove inst sfp_instance/U8403 (INVD0) 
	-Remove inst sfp_instance/U8402 (MAOI222D0) 
	-Remove inst sfp_instance/U8401 (AOI22D0) 
	-Remove inst sfp_instance/U8400 (INVD0) 
	-Remove inst sfp_instance/U8399 (NR2D0) 
	-Remove inst sfp_instance/U8398 (CKXOR2D0) 
	-Remove inst sfp_instance/U8397 (AOI211D0) 
	-Remove inst sfp_instance/U8396 (NR2D0) 
	-Remove inst sfp_instance/U8395 (CKXOR2D0) 
	-Remove inst sfp_instance/U8394 (NR3D0) 
	-Remove inst sfp_instance/U8393 (IOA21D0) 
	-Remove inst sfp_instance/U8392 (NR2D0) 
	-Remove inst sfp_instance/U8391 (CKAN2D0) 
	-Remove inst sfp_instance/U8390 (OAI21D0) 
	-Remove inst sfp_instance/U8389 (IND2D0) 
	-Remove inst sfp_instance/U8388 (AOI21D0) 
	-Remove inst sfp_instance/U8387 (MAOI222D0) 
	-Remove inst sfp_instance/U8386 (MAOI222D0) 
	-Remove inst sfp_instance/U8385 (XNR2D0) 
	-Remove inst sfp_instance/U8384 (ND3D0) 
	-Remove inst sfp_instance/U8383 (OR2D0) 
	-Remove inst sfp_instance/U8382 (CKND2D0) 
	-Remove inst sfp_instance/U8381 (MAOI222D0) 
	-Remove inst sfp_instance/U8380 (MAOI222D0) 
	-Remove inst sfp_instance/U8379 (XNR2D0) 
	-Remove inst sfp_instance/U8378 (ND3D0) 
	-Remove inst sfp_instance/U8377 (OR2D0) 
	-Remove inst sfp_instance/U8376 (CKND2D0) 
	-Remove inst sfp_instance/U8375 (INVD0) 
	-Remove inst sfp_instance/U8374 (MAOI222D0) 
	-Remove inst sfp_instance/U8373 (MAOI222D0) 
	-Remove inst sfp_instance/U8372 (MAOI222D0) 
	-Remove inst sfp_instance/U8371 (INVD0) 
	-Remove inst sfp_instance/U8370 (MAOI222D0) 
	-Remove inst sfp_instance/U8369 (XNR2D0) 
	-Remove inst sfp_instance/U8368 (ND3D0) 
	-Remove inst sfp_instance/U8367 (CKND2D0) 
	-Remove inst sfp_instance/U8366 (OR2D0) 
	-Remove inst sfp_instance/U8365 (MAOI222D0) 
	-Remove inst sfp_instance/U8364 (XNR2D0) 
	-Remove inst sfp_instance/U8363 (ND3D0) 
	-Remove inst sfp_instance/U8362 (OR2D0) 
	-Remove inst sfp_instance/U8361 (CKND2D0) 
	-Remove inst sfp_instance/U8360 (MAOI222D0) 
	-Remove inst sfp_instance/U8359 (XNR2D0) 
	-Remove inst sfp_instance/U8358 (OR2D0) 
	-Remove inst sfp_instance/U8357 (CKND2D0) 
	-Remove inst sfp_instance/U8356 (MAOI222D0) 
	-Remove inst sfp_instance/U8355 (XNR2D0) 
	-Remove inst sfp_instance/U8354 (ND3D0) 
	-Remove inst sfp_instance/U8353 (OR2D0) 
	-Remove inst sfp_instance/U8352 (CKND2D0) 
	-Remove inst sfp_instance/U8351 (MAOI222D0) 
	-Remove inst sfp_instance/U8350 (XNR2D0) 
	-Remove inst sfp_instance/U8349 (ND3D0) 
	-Remove inst sfp_instance/U8348 (CKND2D0) 
	-Remove inst sfp_instance/U8347 (OAI21D0) 
	-Remove inst sfp_instance/U8346 (INVD0) 
	-Remove inst sfp_instance/U8345 (MAOI222D0) 
	-Remove inst sfp_instance/U8344 (NR2D0) 
	-Remove inst sfp_instance/U8343 (OA31D0) 
	-Remove inst sfp_instance/U8342 (OAI21D0) 
	-Remove inst sfp_instance/U8341 (INVD0) 
	-Remove inst sfp_instance/U8340 (CKXOR2D0) 
	-Remove inst sfp_instance/U8339 (ND3D0) 
	-Remove inst sfp_instance/U8338 (OR2D0) 
	-Remove inst sfp_instance/U8337 (CKND2D0) 
	-Remove inst sfp_instance/U8336 (CKXOR2D0) 
	-Remove inst sfp_instance/U8335 (OR2D0) 
	-Remove inst sfp_instance/U8334 (CKND2D0) 
	-Remove inst sfp_instance/U8333 (CKXOR2D0) 
	-Remove inst sfp_instance/U8332 (ND3D0) 
	-Remove inst sfp_instance/U8331 (OR2D0) 
	-Remove inst sfp_instance/U8330 (CKND2D0) 
	-Remove inst sfp_instance/U8329 (XNR2D0) 
	-Remove inst sfp_instance/U8328 (ND3D0) 
	-Remove inst sfp_instance/U8327 (OR2D0) 
	-Remove inst sfp_instance/U8326 (CKND2D0) 
	-Remove inst sfp_instance/U8325 (XNR2D0) 
	-Remove inst sfp_instance/U8324 (ND3D0) 
	-Remove inst sfp_instance/U8323 (OR2D0) 
	-Remove inst sfp_instance/U8322 (IAO21D0) 
	-Remove inst sfp_instance/U8321 (IOA21D0) 
	-Remove inst sfp_instance/U8320 (NR2D0) 
	-Remove inst sfp_instance/U8319 (MAOI222D0) 
	-Remove inst sfp_instance/U8318 (CKXOR2D0) 
	-Remove inst sfp_instance/U8317 (ND3D0) 
	-Remove inst sfp_instance/U8316 (OR2D0) 
	-Remove inst sfp_instance/U8315 (CKND2D0) 
	-Remove inst sfp_instance/U8314 (AOI21D0) 
	-Remove inst sfp_instance/U8313 (CKND2D0) 
	-Remove inst sfp_instance/U8312 (MAOI222D0) 
	-Remove inst sfp_instance/U8311 (CKXOR2D0) 
	-Remove inst sfp_instance/U8310 (ND3D0) 
	-Remove inst sfp_instance/U8309 (CKND2D0) 
	-Remove inst sfp_instance/U8308 (MAOI222D0) 
	-Remove inst sfp_instance/U8307 (XNR2D0) 
	-Remove inst sfp_instance/U8306 (ND3D0) 
	-Remove inst sfp_instance/U8305 (OR2D0) 
	-Remove inst sfp_instance/U8304 (CKND2D0) 
	-Remove inst sfp_instance/U8303 (MAOI222D0) 
	-Remove inst sfp_instance/U8302 (XNR2D0) 
	-Remove inst sfp_instance/U8301 (ND3D0) 
	-Remove inst sfp_instance/U8300 (CKND2D0) 
	-Remove inst sfp_instance/U8299 (OR2D0) 
	-Remove inst sfp_instance/U8298 (MAOI222D0) 
	-Remove inst sfp_instance/U8297 (XNR2D0) 
	-Remove inst sfp_instance/U8296 (ND3D0) 
	-Remove inst sfp_instance/U8295 (CKND2D0) 
	-Remove inst sfp_instance/U8294 (OR2D0) 
	-Remove inst sfp_instance/U8293 (MAOI222D0) 
	-Remove inst sfp_instance/U8292 (XNR2D0) 
	-Remove inst sfp_instance/U8291 (ND3D0) 
	-Remove inst sfp_instance/U8290 (CKND2D0) 
	-Remove inst sfp_instance/U8289 (OR2D0) 
	-Remove inst sfp_instance/U8288 (MAOI222D0) 
	-Remove inst sfp_instance/U8287 (MAOI222D0) 
	-Remove inst sfp_instance/U8286 (XNR2D0) 
	-Remove inst sfp_instance/U8285 (ND3D0) 
	-Remove inst sfp_instance/U8284 (CKND2D0) 
	-Remove inst sfp_instance/U8283 (OR2D0) 
	-Remove inst sfp_instance/U8282 (MAOI222D0) 
	-Remove inst sfp_instance/U8281 (XNR2D0) 
	-Remove inst sfp_instance/U8280 (ND3D0) 
	-Remove inst sfp_instance/U8279 (CKND2D0) 
	-Remove inst sfp_instance/U8278 (OR2D0) 
	-Remove inst sfp_instance/U8277 (MAOI222D0) 
	-Remove inst sfp_instance/U8276 (XNR2D0) 
	-Remove inst sfp_instance/U8275 (ND3D0) 
	-Remove inst sfp_instance/U8274 (CKND2D0) 
	-Remove inst sfp_instance/U8273 (CKND2D0) 
	-Remove inst sfp_instance/U8272 (MAOI222D0) 
	-Remove inst sfp_instance/U8271 (CKXOR2D0) 
	-Remove inst sfp_instance/U8270 (ND3D0) 
	-Remove inst sfp_instance/U8269 (CKND2D0) 
	-Remove inst sfp_instance/U8268 (OAI21D0) 
	-Remove inst sfp_instance/U8267 (MAOI222D0) 
	-Remove inst sfp_instance/U8266 (MUX2ND0) 
	-Remove inst sfp_instance/U8265 (CKND2D0) 
	-Remove inst sfp_instance/U8264 (INVD0) 
	-Remove inst sfp_instance/U8263 (NR2D0) 
	-Remove inst sfp_instance/U8262 (XNR2D0) 
	-Remove inst sfp_instance/U8261 (AOI21D0) 
	-Remove inst sfp_instance/U8260 (OAI21D0) 
	-Remove inst sfp_instance/U8259 (CKND2D0) 
	-Remove inst sfp_instance/U8258 (MAOI222D0) 
	-Remove inst sfp_instance/U8257 (OAI21D0) 
	-Remove inst sfp_instance/U8256 (NR2D0) 
	-Remove inst sfp_instance/U8255 (MAOI222D0) 
	-Remove inst sfp_instance/U8254 (INVD0) 
	-Remove inst sfp_instance/U8253 (MAOI222D0) 
	-Remove inst sfp_instance/U8252 (CKXOR2D0) 
	-Remove inst sfp_instance/U8251 (ND3D0) 
	-Remove inst sfp_instance/U8250 (OR2D0) 
	-Remove inst sfp_instance/U8249 (CKND2D0) 
	-Remove inst sfp_instance/U8248 (MAOI222D0) 
	-Remove inst sfp_instance/U8247 (CKXOR2D0) 
	-Remove inst sfp_instance/U8246 (ND3D0) 
	-Remove inst sfp_instance/U8245 (OR2D0) 
	-Remove inst sfp_instance/U8244 (CKND2D0) 
	-Remove inst sfp_instance/U8243 (MAOI222D0) 
	-Remove inst sfp_instance/U8242 (CKXOR2D0) 
	-Remove inst sfp_instance/U8241 (ND3D0) 
	-Remove inst sfp_instance/U8240 (CKND2D0) 
	-Remove inst sfp_instance/U8239 (OR2D0) 
	-Remove inst sfp_instance/U8238 (MAOI222D0) 
	-Remove inst sfp_instance/U8237 (CKXOR2D0) 
	-Remove inst sfp_instance/U8236 (ND3D0) 
	-Remove inst sfp_instance/U8235 (CKND2D0) 
	-Remove inst sfp_instance/U8234 (OR2D0) 
	-Remove inst sfp_instance/U8233 (MAOI222D0) 
	-Remove inst sfp_instance/U8232 (CKXOR2D0) 
	-Remove inst sfp_instance/U8231 (ND3D0) 
	-Remove inst sfp_instance/U8230 (CKND2D0) 
	-Remove inst sfp_instance/U8229 (OR2D0) 
	-Remove inst sfp_instance/U8228 (XNR2D0) 
	-Remove inst sfp_instance/U8227 (ND3D0) 
	-Remove inst sfp_instance/U8226 (OR2D0) 
	-Remove inst sfp_instance/U8225 (CKND2D0) 
	-Remove inst sfp_instance/U8224 (OAI21D0) 
	-Remove inst sfp_instance/U8223 (IND2D0) 
	-Remove inst sfp_instance/U8222 (MAOI222D0) 
	-Remove inst sfp_instance/U8221 (CKXOR2D0) 
	-Remove inst sfp_instance/U8220 (ND3D0) 
	-Remove inst sfp_instance/U8219 (CKND2D0) 
	-Remove inst sfp_instance/U8218 (OR2D0) 
	-Remove inst sfp_instance/U8217 (MAOI222D0) 
	-Remove inst sfp_instance/U8216 (CKXOR2D0) 
	-Remove inst sfp_instance/U8215 (CKND2D0) 
	-Remove inst sfp_instance/U8214 (CKND2D0) 
	-Remove inst sfp_instance/U8213 (MAOI222D0) 
	-Remove inst sfp_instance/U8212 (INVD0) 
	-Remove inst sfp_instance/U8211 (MAOI222D0) 
	-Remove inst sfp_instance/U8210 (AOI22D0) 
	-Remove inst sfp_instance/U8209 (CKND2D0) 
	-Remove inst sfp_instance/U8208 (NR2D0) 
	-Remove inst sfp_instance/U8207 (CKXOR2D0) 
	-Remove inst sfp_instance/U8206 (IAO21D0) 
	-Remove inst sfp_instance/U8205 (IOA21D0) 
	-Remove inst sfp_instance/U8204 (NR2D0) 
	-Remove inst sfp_instance/U8203 (MAOI222D0) 
	-Remove inst sfp_instance/U8202 (MAOI222D0) 
	-Remove inst sfp_instance/U8201 (CKXOR2D0) 
	-Remove inst sfp_instance/U8200 (ND3D0) 
	-Remove inst sfp_instance/U8199 (CKND2D0) 
	-Remove inst sfp_instance/U8198 (OR2D0) 
	-Remove inst sfp_instance/U8197 (MAOI222D0) 
	-Remove inst sfp_instance/U8196 (MAOI222D0) 
	-Remove inst sfp_instance/U8195 (CKXOR2D0) 
	-Remove inst sfp_instance/U8194 (ND3D0) 
	-Remove inst sfp_instance/U8193 (CKND2D0) 
	-Remove inst sfp_instance/U8192 (OR2D0) 
	-Remove inst sfp_instance/U8191 (MAOI222D0) 
	-Remove inst sfp_instance/U8190 (CKXOR2D0) 
	-Remove inst sfp_instance/U8189 (ND3D0) 
	-Remove inst sfp_instance/U8188 (CKND2D0) 
	-Remove inst sfp_instance/U8187 (CKND2D0) 
	-Remove inst sfp_instance/U8186 (MAOI222D0) 
	-Remove inst sfp_instance/U8185 (XNR2D0) 
	-Remove inst sfp_instance/U8184 (ND3D0) 
	-Remove inst sfp_instance/U8183 (CKND2D0) 
	-Remove inst sfp_instance/U8182 (CKND2D0) 
	-Remove inst sfp_instance/U8181 (MAOI222D0) 
	-Remove inst sfp_instance/U8180 (CKXOR2D0) 
	-Remove inst sfp_instance/U8179 (ND3D0) 
	-Remove inst sfp_instance/U8178 (CKND2D0) 
	-Remove inst sfp_instance/U8177 (OR2D0) 
	-Remove inst sfp_instance/U8176 (MAOI222D0) 
	-Remove inst sfp_instance/U8175 (CKXOR2D0) 
	-Remove inst sfp_instance/U8174 (ND3D0) 
	-Remove inst sfp_instance/U8173 (CKND2D0) 
	-Remove inst sfp_instance/U8172 (CKND2D0) 
	-Remove inst sfp_instance/U8171 (MAOI222D0) 
	-Remove inst sfp_instance/U8170 (XNR2D0) 
	-Remove inst sfp_instance/U8169 (ND3D0) 
	-Remove inst sfp_instance/U8168 (OAI21D0) 
	-Remove inst sfp_instance/U8167 (CKND2D0) 
	-Remove inst sfp_instance/U8166 (INVD0) 
	-Remove inst sfp_instance/U8165 (MAOI222D0) 
	-Remove inst sfp_instance/U8164 (CKXOR2D0) 
	-Remove inst sfp_instance/U8163 (ND3D0) 
	-Remove inst sfp_instance/U8162 (CKND2D0) 
	-Remove inst sfp_instance/U8161 (OR2D0) 
	-Remove inst sfp_instance/U8160 (AOI21D0) 
	-Remove inst sfp_instance/U8159 (CKND2D0) 
	-Remove inst sfp_instance/U8158 (AOI21D0) 
	-Remove inst sfp_instance/U8157 (INVD0) 
	-Remove inst sfp_instance/U8156 (NR2D0) 
	-Remove inst sfp_instance/U8155 (NR2D0) 
	-Remove inst sfp_instance/U8154 (MUX2ND0) 
	-Remove inst sfp_instance/U8153 (OAI21D0) 
	-Remove inst sfp_instance/U8152 (MAOI222D0) 
	-Remove inst sfp_instance/U8151 (OAI21D0) 
	-Remove inst sfp_instance/U8150 (INVD0) 
	-Remove inst sfp_instance/U8149 (NR2D0) 
	-Remove inst sfp_instance/U8148 (INVD0) 
	-Remove inst sfp_instance/U8147 (MAOI222D0) 
	-Remove inst sfp_instance/U8146 (CKXOR2D0) 
	-Remove inst sfp_instance/U8145 (ND3D0) 
	-Remove inst sfp_instance/U8144 (CKND2D0) 
	-Remove inst sfp_instance/U8143 (CKND2D0) 
	-Remove inst sfp_instance/U8142 (MAOI222D0) 
	-Remove inst sfp_instance/U8141 (XNR2D0) 
	-Remove inst sfp_instance/U8140 (ND3D0) 
	-Remove inst sfp_instance/U8139 (CKND2D0) 
	-Remove inst sfp_instance/U8138 (CKND2D0) 
	-Remove inst sfp_instance/U8137 (MAOI222D0) 
	-Remove inst sfp_instance/U8136 (CKXOR2D0) 
	-Remove inst sfp_instance/U8135 (ND3D0) 
	-Remove inst sfp_instance/U8134 (OR2D0) 
	-Remove inst sfp_instance/U8133 (CKND2D0) 
	-Remove inst sfp_instance/U8132 (MAOI222D0) 
	-Remove inst sfp_instance/U8131 (CKXOR2D0) 
	-Remove inst sfp_instance/U8130 (ND3D0) 
	-Remove inst sfp_instance/U8129 (CKND2D0) 
	-Remove inst sfp_instance/U8128 (OR2D0) 
	-Remove inst sfp_instance/U8127 (MAOI222D0) 
	-Remove inst sfp_instance/U8126 (XNR2D0) 
	-Remove inst sfp_instance/U8125 (CKND2D0) 
	-Remove inst sfp_instance/U8124 (OR2D0) 
	-Remove inst sfp_instance/U8123 (INVD0) 
	-Remove inst sfp_instance/U8122 (MAOI222D0) 
	-Remove inst sfp_instance/U8121 (CKXOR2D0) 
	-Remove inst sfp_instance/U8120 (ND3D0) 
	-Remove inst sfp_instance/U8119 (CKND2D0) 
	-Remove inst sfp_instance/U8118 (CKND2D0) 
	-Remove inst sfp_instance/U8117 (MAOI222D0) 
	-Remove inst sfp_instance/U8116 (XNR2D0) 
	-Remove inst sfp_instance/U8115 (OAI211D0) 
	-Remove inst sfp_instance/U8114 (CKND2D0) 
	-Remove inst sfp_instance/U8113 (INVD0) 
	-Remove inst sfp_instance/U8112 (MAOI222D0) 
	-Remove inst sfp_instance/U8111 (AOI22D0) 
	-Remove inst sfp_instance/U8110 (CKND2D0) 
	-Remove inst sfp_instance/U8109 (IAO21D0) 
	-Remove inst sfp_instance/U8108 (NR2D0) 
	-Remove inst sfp_instance/U8107 (OAI21D0) 
	-Remove inst sfp_instance/U8106 (AOI21D0) 
	-Remove inst sfp_instance/U8105 (INVD0) 
	-Remove inst sfp_instance/U8104 (NR2D0) 
	-Remove inst sfp_instance/U8103 (IOA21D0) 
	-Remove inst sfp_instance/U8102 (MAOI222D0) 
	-Remove inst sfp_instance/U8101 (AOI21D0) 
	-Remove inst sfp_instance/U8100 (IND2D0) 
	-Remove inst sfp_instance/U8099 (INVD0) 
	-Remove inst sfp_instance/U8098 (MAOI222D0) 
	-Remove inst sfp_instance/U8097 (INVD0) 
	-Remove inst sfp_instance/U8096 (MAOI222D0) 
	-Remove inst sfp_instance/U8095 (CKXOR2D0) 
	-Remove inst sfp_instance/U8094 (ND3D0) 
	-Remove inst sfp_instance/U8093 (CKND2D0) 
	-Remove inst sfp_instance/U8092 (OR2D0) 
	-Remove inst sfp_instance/U8091 (INVD0) 
	-Remove inst sfp_instance/U8090 (MAOI222D0) 
	-Remove inst sfp_instance/U8089 (MAOI222D0) 
	-Remove inst sfp_instance/U8088 (XNR2D0) 
	-Remove inst sfp_instance/U8087 (ND3D0) 
	-Remove inst sfp_instance/U8086 (CKND2D0) 
	-Remove inst sfp_instance/U8085 (CKND2D0) 
	-Remove inst sfp_instance/U8084 (MAOI222D0) 
	-Remove inst sfp_instance/U8083 (CKXOR2D0) 
	-Remove inst sfp_instance/U8082 (ND3D0) 
	-Remove inst sfp_instance/U8081 (CKND2D0) 
	-Remove inst sfp_instance/U8080 (CKND2D0) 
	-Remove inst sfp_instance/U8079 (MAOI222D0) 
	-Remove inst sfp_instance/U8078 (XNR2D0) 
	-Remove inst sfp_instance/U8077 (CKND2D0) 
	-Remove inst sfp_instance/U8076 (OAI21D0) 
	-Remove inst sfp_instance/U8075 (INVD0) 
	-Remove inst sfp_instance/U8074 (MAOI222D0) 
	-Remove inst sfp_instance/U8073 (NR2D0) 
	-Remove inst sfp_instance/U8072 (MUX2ND0) 
	-Remove inst sfp_instance/U8071 (CKND2D0) 
	-Remove inst sfp_instance/U8070 (INVD0) 
	-Remove inst sfp_instance/U8069 (XNR2D0) 
	-Remove inst sfp_instance/U8068 (ND3D0) 
	-Remove inst sfp_instance/U8067 (OR2D0) 
	-Remove inst sfp_instance/U8066 (CKND2D0) 
	-Remove inst sfp_instance/U8065 (XNR2D0) 
	-Remove inst sfp_instance/U8064 (ND3D0) 
	-Remove inst sfp_instance/U8063 (OR2D0) 
	-Remove inst sfp_instance/U8062 (AOI21D0) 
	-Remove inst sfp_instance/U8061 (OAI21D0) 
	-Remove inst sfp_instance/U8060 (CKND2D0) 
	-Remove inst sfp_instance/U8059 (MAOI222D0) 
	-Remove inst sfp_instance/U8058 (OAI21D0) 
	-Remove inst sfp_instance/U8057 (INR2D0) 
	-Remove inst sfp_instance/U8056 (MAOI222D0) 
	-Remove inst sfp_instance/U8055 (XNR2D0) 
	-Remove inst sfp_instance/U8054 (NR3D0) 
	-Remove inst sfp_instance/U8053 (NR2D0) 
	-Remove inst sfp_instance/U8052 (NR2D0) 
	-Remove inst sfp_instance/U8051 (OAI21D0) 
	-Remove inst sfp_instance/U8050 (INVD0) 
	-Remove inst sfp_instance/U8049 (CKND2D0) 
	-Remove inst sfp_instance/U8048 (MAOI222D0) 
	-Remove inst sfp_instance/U8047 (CKXOR2D0) 
	-Remove inst sfp_instance/U8046 (NR3D0) 
	-Remove inst sfp_instance/U8045 (NR2D0) 
	-Remove inst sfp_instance/U8044 (NR2D0) 
	-Remove inst sfp_instance/U8043 (MAOI222D0) 
	-Remove inst sfp_instance/U8042 (XNR2D0) 
	-Remove inst sfp_instance/U8041 (NR3D0) 
	-Remove inst sfp_instance/U8040 (NR2D0) 
	-Remove inst sfp_instance/U8039 (NR2D0) 
	-Remove inst sfp_instance/U8038 (MAOI222D0) 
	-Remove inst sfp_instance/U8037 (CKXOR2D0) 
	-Remove inst sfp_instance/U8036 (NR3D0) 
	-Remove inst sfp_instance/U8035 (NR2D0) 
	-Remove inst sfp_instance/U8034 (NR2D0) 
	-Remove inst sfp_instance/U8033 (INVD0) 
	-Remove inst sfp_instance/U8032 (MAOI222D0) 
	-Remove inst sfp_instance/U8031 (XNR2D0) 
	-Remove inst sfp_instance/U8030 (IND3D0) 
	-Remove inst sfp_instance/U8029 (CKND2D0) 
	-Remove inst sfp_instance/U8028 (OAI21D0) 
	-Remove inst sfp_instance/U8027 (INVD0) 
	-Remove inst sfp_instance/U8026 (MAOI222D0) 
	-Remove inst sfp_instance/U8025 (MUX2ND0) 
	-Remove inst sfp_instance/U8024 (NR2D0) 
	-Remove inst sfp_instance/U8023 (OAI21D0) 
	-Remove inst sfp_instance/U8022 (AOI21D0) 
	-Remove inst sfp_instance/U8021 (NR2D0) 
	-Remove inst sfp_instance/U8020 (MAOI222D0) 
	-Remove inst sfp_instance/U8019 (MAOI222D0) 
	-Remove inst sfp_instance/U8018 (XNR2D0) 
	-Remove inst sfp_instance/U8017 (ND3D0) 
	-Remove inst sfp_instance/U8016 (CKND2D0) 
	-Remove inst sfp_instance/U8015 (OR2D0) 
	-Remove inst sfp_instance/U8014 (INVD0) 
	-Remove inst sfp_instance/U8013 (MAOI222D0) 
	-Remove inst sfp_instance/U8012 (CKXOR2D0) 
	-Remove inst sfp_instance/U8011 (ND3D0) 
	-Remove inst sfp_instance/U8010 (OR2D0) 
	-Remove inst sfp_instance/U8009 (CKND2D0) 
	-Remove inst sfp_instance/U8008 (INVD0) 
	-Remove inst sfp_instance/U8007 (MAOI222D0) 
	-Remove inst sfp_instance/U8006 (XNR2D0) 
	-Remove inst sfp_instance/U8005 (ND3D0) 
	-Remove inst sfp_instance/U8004 (CKND2D0) 
	-Remove inst sfp_instance/U8003 (CKND2D0) 
	-Remove inst sfp_instance/U8002 (INVD0) 
	-Remove inst sfp_instance/U8001 (MAOI222D0) 
	-Remove inst sfp_instance/U8000 (INVD0) 
	-Remove inst sfp_instance/U7999 (MAOI222D0) 
	-Remove inst sfp_instance/U7998 (AOI22D0) 
	-Remove inst sfp_instance/U7997 (CKND2D0) 
	-Remove inst sfp_instance/U7996 (NR2D0) 
	-Remove inst sfp_instance/U7995 (CKXOR2D0) 
	-Remove inst sfp_instance/U7994 (AOI211D0) 
	-Remove inst sfp_instance/U7993 (INVD0) 
	-Remove inst sfp_instance/U7992 (NR2D0) 
	-Remove inst sfp_instance/U7991 (AOI21D0) 
	-Remove inst sfp_instance/U7990 (CKND2D0) 
	-Remove inst sfp_instance/U7989 (AOI21D0) 
	-Remove inst sfp_instance/U7988 (AOI21D0) 
	-Remove inst sfp_instance/U7987 (OAI21D0) 
	-Remove inst sfp_instance/U7986 (CKND2D0) 
	-Remove inst sfp_instance/U7985 (INVD0) 
	-Remove inst sfp_instance/U7984 (OAI21D0) 
	-Remove inst sfp_instance/U7983 (MAOI222D0) 
	-Remove inst sfp_instance/U7982 (INVD0) 
	-Remove inst sfp_instance/U7981 (MAOI222D0) 
	-Remove inst sfp_instance/U7980 (CKXOR2D0) 
	-Remove inst sfp_instance/U7979 (NR3D0) 
	-Remove inst sfp_instance/U7978 (INR2D0) 
	-Remove inst sfp_instance/U7977 (NR2D0) 
	-Remove inst sfp_instance/U7976 (MAOI222D0) 
	-Remove inst sfp_instance/U7975 (MAOI222D0) 
	-Remove inst sfp_instance/U7974 (CKXOR2D0) 
	-Remove inst sfp_instance/U7973 (NR3D0) 
	-Remove inst sfp_instance/U7972 (NR2D0) 
	-Remove inst sfp_instance/U7971 (NR3D0) 
	-Remove inst sfp_instance/U7970 (INVD0) 
	-Remove inst sfp_instance/U7969 (MAOI222D0) 
	-Remove inst sfp_instance/U7968 (NR2D0) 
	-Remove inst sfp_instance/U7967 (OA31D0) 
	-Remove inst sfp_instance/U7966 (OAI21D0) 
	-Remove inst sfp_instance/U7965 (CKXOR2D0) 
	-Remove inst sfp_instance/U7964 (NR3D0) 
	-Remove inst sfp_instance/U7963 (NR2D0) 
	-Remove inst sfp_instance/U7962 (INVD0) 
	-Remove inst sfp_instance/U7961 (INR2D0) 
	-Remove inst sfp_instance/U7960 (AO21D0) 
	-Remove inst sfp_instance/U7959 (CKND2D0) 
	-Remove inst sfp_instance/U7958 (IAO21D0) 
	-Remove inst sfp_instance/U7957 (OAI21D0) 
	-Remove inst sfp_instance/U7956 (INVD0) 
	-Remove inst sfp_instance/U7955 (MAOI222D0) 
	-Remove inst sfp_instance/U7954 (AO21D0) 
	-Remove inst sfp_instance/U7953 (IND2D0) 
	-Remove inst sfp_instance/U7952 (INVD0) 
	-Remove inst sfp_instance/U7951 (MAOI222D0) 
	-Remove inst sfp_instance/U7950 (MAOI222D0) 
	-Remove inst sfp_instance/U7949 (CKXOR2D0) 
	-Remove inst sfp_instance/U7948 (ND3D0) 
	-Remove inst sfp_instance/U7947 (CKND2D0) 
	-Remove inst sfp_instance/U7946 (OAI21D0) 
	-Remove inst sfp_instance/U7945 (MAOI222D0) 
	-Remove inst sfp_instance/U7944 (NR2D0) 
	-Remove inst sfp_instance/U7943 (MUX2ND0) 
	-Remove inst sfp_instance/U7942 (CKND2D0) 
	-Remove inst sfp_instance/U7941 (INVD0) 
	-Remove inst sfp_instance/U7940 (CKXOR2D0) 
	-Remove inst sfp_instance/U7939 (ND3D0) 
	-Remove inst sfp_instance/U7938 (CKND2D0) 
	-Remove inst sfp_instance/U7937 (AOI21D0) 
	-Remove inst sfp_instance/U7936 (OR2D0) 
	-Remove inst sfp_instance/U7935 (AOI21D0) 
	-Remove inst sfp_instance/U7934 (AO211D0) 
	-Remove inst sfp_instance/U7933 (NR2D0) 
	-Remove inst sfp_instance/U7932 (CKND2D0) 
	-Remove inst sfp_instance/U7931 (INVD0) 
	-Remove inst sfp_instance/U7930 (MAOI222D0) 
	-Remove inst sfp_instance/U7929 (OAI21D0) 
	-Remove inst sfp_instance/U7928 (INR2D0) 
	-Remove inst sfp_instance/U7927 (MAOI222D0) 
	-Remove inst sfp_instance/U7926 (MAOI222D0) 
	-Remove inst sfp_instance/U7925 (MUX2ND0) 
	-Remove inst sfp_instance/U7924 (NR2D0) 
	-Remove inst sfp_instance/U7923 (INVD0) 
	-Remove inst sfp_instance/U7922 (XNR2D0) 
	-Remove inst sfp_instance/U7921 (NR3D0) 
	-Remove inst sfp_instance/U7920 (CKND2D0) 
	-Remove inst sfp_instance/U7919 (MAOI222D0) 
	-Remove inst sfp_instance/U7918 (AO21D0) 
	-Remove inst sfp_instance/U7917 (INVD0) 
	-Remove inst sfp_instance/U7916 (MAOI222D0) 
	-Remove inst sfp_instance/U7915 (AOI21D0) 
	-Remove inst sfp_instance/U7914 (MAOI222D0) 
	-Remove inst sfp_instance/U7913 (NR2D0) 
	-Remove inst sfp_instance/U7912 (NR3D0) 
	-Remove inst sfp_instance/U7911 (MUX2ND0) 
	-Remove inst sfp_instance/U7910 (CKND2D0) 
	-Remove inst sfp_instance/U7909 (AOI21D0) 
	-Remove inst sfp_instance/U7908 (OAI21D0) 
	-Remove inst sfp_instance/U7907 (CKND2D0) 
	-Remove inst sfp_instance/U7906 (MAOI222D0) 
	-Remove inst sfp_instance/U7905 (OAI21D0) 
	-Remove inst sfp_instance/U7904 (NR2D0) 
	-Remove inst sfp_instance/U7903 (OAI211D0) 
	-Remove inst sfp_instance/U7902 (MOAI22D0) 
	-Remove inst sfp_instance/U7901 (CKND2D0) 
	-Remove inst sfp_instance/U7900 (INVD0) 
	-Remove inst sfp_instance/U7899 (INVD0) 
	-Remove inst sfp_instance/U7898 (NR2D0) 
	-Remove inst sfp_instance/U7897 (INVD0) 
	-Remove inst sfp_instance/U7896 (AO21D0) 
	-Remove inst sfp_instance/U7895 (AOI211D0) 
	-Remove inst sfp_instance/U7894 (NR2D0) 
	-Remove inst sfp_instance/U7893 (AOI21D0) 
	-Remove inst sfp_instance/U7892 (INR2D0) 
	-Remove inst sfp_instance/U7891 (AO21D0) 
	-Remove inst sfp_instance/U7890 (AOI211D0) 
	-Remove inst sfp_instance/U7889 (NR2D0) 
	-Remove inst sfp_instance/U7888 (MUX2ND0) 
	-Remove inst sfp_instance/U7887 (IOA21D0) 
	-Remove inst sfp_instance/U7886 (MUX2ND0) 
	-Remove inst sfp_instance/U7885 (AO21D0) 
	-Remove inst sfp_instance/U7884 (AOI211D0) 
	-Remove inst sfp_instance/U7883 (NR2D0) 
	-Remove inst sfp_instance/U7882 (MUX2ND0) 
	-Remove inst sfp_instance/U7881 (IOA21D0) 
	-Remove inst sfp_instance/U7880 (OAI211D0) 
	-Remove inst sfp_instance/U7879 (CKND2D0) 
	-Remove inst sfp_instance/U7878 (MUX2ND0) 
	-Remove inst sfp_instance/U7877 (AO21D0) 
	-Remove inst sfp_instance/U7876 (AOI211D0) 
	-Remove inst sfp_instance/U7875 (NR2D0) 
	-Remove inst sfp_instance/U7874 (MUX2ND0) 
	-Remove inst sfp_instance/U7873 (IOA21D0) 
	-Remove inst sfp_instance/U7872 (OAI211D0) 
	-Remove inst sfp_instance/U7871 (CKND2D0) 
	-Remove inst sfp_instance/U7870 (MUX2ND0) 
	-Remove inst sfp_instance/U7869 (AO21D0) 
	-Remove inst sfp_instance/U7868 (AOI211D0) 
	-Remove inst sfp_instance/U7867 (NR2D0) 
	-Remove inst sfp_instance/U7866 (MUX2ND0) 
	-Remove inst sfp_instance/U7865 (IOA21D0) 
	-Remove inst sfp_instance/U7864 (OAI211D0) 
	-Remove inst sfp_instance/U7863 (CKND2D0) 
	-Remove inst sfp_instance/U7862 (MUX2ND0) 
	-Remove inst sfp_instance/U7861 (AO21D0) 
	-Remove inst sfp_instance/U7860 (AOI211D0) 
	-Remove inst sfp_instance/U7859 (NR2D0) 
	-Remove inst sfp_instance/U7858 (MUX2ND0) 
	-Remove inst sfp_instance/U7857 (IOA21D0) 
	-Remove inst sfp_instance/U7856 (OAI211D0) 
	-Remove inst sfp_instance/U7855 (MUX2ND0) 
	-Remove inst sfp_instance/U7854 (AO21D0) 
	-Remove inst sfp_instance/U7853 (AOI211D0) 
	-Remove inst sfp_instance/U7852 (NR2D0) 
	-Remove inst sfp_instance/U7851 (MUX2ND0) 
	-Remove inst sfp_instance/U402 (OAI211D0) 
	-Remove inst sfp_instance/U399 (AOI211D0) 
	-Remove inst sfp_instance/U398 (NR2D0) 
	-Remove inst sfp_instance/U379 (CKND2D0) 
	-Remove inst sfp_instance/U378 (CKND2D0) 
	-Remove inst sfp_instance/U375 (CKND2D0) 
	-Remove inst sfp_instance/U374 (NR2D0) 
	-Remove inst sfp_instance/U373 (INVD0) 
	-Remove inst sfp_instance/U355 (AOI21D0) 
	-Remove inst sfp_instance/U354 (AOI21D0) 
	-Remove inst sfp_instance/U303 (OAI21D0) 
	-Remove inst sfp_instance/U302 (CKND2D0) 
	-Remove inst sfp_instance/U301 (AOI21D0) 
	-Remove inst sfp_instance/U300 (ND3D0) 
	-Remove inst sfp_instance/U264 (CKAN2D0) 
	-Remove inst sfp_instance/U263 (INVD0) 
	-Remove inst sfp_instance/U262 (NR2D0) 
	-Remove inst sfp_instance/U250 (INVD0) 
	-Remove inst sfp_instance/U249 (CKND2D0) 
	-Remove inst sfp_instance/U236 (NR2D0) 
	-Remove inst sfp_instance/U235 (INVD0) 
	-Remove inst sfp_instance/U234 (INVD0) 
	-Remove inst sfp_instance/U220 (NR2D0) 
	-Remove inst sfp_instance/U219 (NR2D0) 
	-Remove inst sfp_instance/U218 (ND3D0) 
	-Remove inst sfp_instance/U202 (CKND2D0) 
	-Remove inst sfp_instance/U184 (NR2D0) 
	-Remove inst sfp_instance/U168 (INVD0) 
	-Remove inst sfp_instance/U157 (ND3D0) 
	-Remove inst sfp_instance/U144 (ND3D0) 
	-Remove inst sfp_instance/U143 (CKND2D0) 
	-Remove inst sfp_instance/U129 (ND3D0) 
	-Remove inst sfp_instance/U128 (CKND2D0) 
	-Remove inst sfp_instance/U127 (ND3D0) 
	-Remove inst sfp_instance/U111 (NR2D0) 
	-Remove inst sfp_instance/U110 (CKND2D0) 
	-Remove inst sfp_instance/U93 (ND3D0) 
	-Remove inst sfp_instance/U92 (ND3D0) 
	-Remove inst sfp_instance/U91 (ND3D0) 
	-Remove inst sfp_instance/U81 (AOI211D0) 
	-Remove inst sfp_instance/U80 (NR2D0) 
	-Remove inst sfp_instance/U79 (NR2D0) 
	-Remove inst sfp_instance/U62 (CKND2D0) 
	-Remove inst sfp_instance/U61 (OA31D0) 
	-Remove inst sfp_instance/U60 (OAI31D0) 
	-Remove inst sfp_instance/U45 (CKND2D0) 
	-Remove inst sfp_instance/U44 (CKND2D0) 
	-Remove inst sfp_instance/U43 (OAI21D0) 
	-Remove inst sfp_instance/U33 (NR2D0) 
	-Remove inst sfp_instance/U32 (CKND2D0) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_0_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_1_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_2_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_3_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_4_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_5_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_6_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_7_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_8_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_9_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_10_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_11_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_12_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_13_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_14_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_15_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_16_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_17_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_18_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign7_reg_19_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_8_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_9_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_10_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_11_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_12_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_13_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_14_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_15_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_16_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_17_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_18_ (DFQD1) 
	-Remove inst sfp_instance/sfp_out_sign6_reg_19_ (DFQD1) 

Replaced instances... 

Removed 1098 instances
	CPU for removing db instances : 0:00:00.1 (mem :1562.1M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1562.1M)
CPU of: netlist preparation :0:00:00.2 (mem :1562.1M)

Mark undriven nets with IPOIgnored run...
**WARN: (IMPOPT-7098):	WARNING: out[159] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[158] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[157] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[156] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[155] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[154] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[153] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[152] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[151] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[150] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[149] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[148] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[147] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[146] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[145] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[144] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[143] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[142] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[141] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[140] is an undriven net with 1 fanouts.
**WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1562.1M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 19 out of 36328 instances
     #inst not ok to resize: 99
     #inst with no smaller cells: 36118
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Info: 99 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -72.014  TNS Slack -24308.001 Density 11.99
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    11.99%|        -| -72.014|-24308.001|   0:00:00.0| 1643.9M|
|    11.99%|        0| -72.014|-24308.000|   0:00:02.0| 1643.9M|
|    11.99%|        0| -72.014|-24308.000|   0:00:01.0| 1643.9M|
|    11.99%|        0| -72.014|-24308.000|   0:00:01.0| 1643.9M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -72.014  TNS Slack -24308.001 Density 11.99
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.6) (real = 0:00:06.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1489.84M, totSessionCpu=0:26:25).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Begin: GigaOpt high fanout net optimization
Info: 99 clock nets excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    11.99%|        -| -72.014|-24308.001|   0:00:00.0| 1623.4M|
|    11.99%|        -| -72.014|-24308.001|   0:00:00.0| 1623.4M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1623.4M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 99 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  2187   | 23541   |  2113   |   2113  |     0   |     0   |     0   |     0   | -72.01 |          0|          0|          0|  11.99  |            |           |
|    40   |   753   |    22   |     22  |     0   |     0   |     0   |     0   | -50.71 |        655|          0|       1937|  12.17  |   0:00:26.0|    1668.6M|
|     2   |     7   |     1   |      1  |     0   |     0   |     0   |     0   | -50.43 |         15|          0|         31|  12.17  |   0:00:01.0|    1668.6M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:27.8 real=0:00:28.0 mem=1668.6M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:16, real = 0:01:15, mem = 1517.7M, totSessionCpu=0:27:03 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 99 clock nets excluded from IPO operation.
*info: 99 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -50.425  TNS Slack -14050.442 
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS    | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -50.425|-14050.442|    12.17%|   0:00:00.0| 1655.3M|   WC_VIEW|  default| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -49.300|-12602.551|    12.34%|   0:00:43.0| 1770.7M|   WC_VIEW|  default| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -45.729|-11734.315|    12.43%|   0:00:23.0| 1789.8M|   WC_VIEW|  default| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -45.729|-11734.315|    12.43%|   0:00:04.0| 1789.8M|   WC_VIEW|  default| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -36.772| -9531.442|    12.82%|   0:01:39.0| 1789.8M|   WC_VIEW|  default| sfp_instance/sfp_out_sign5_reg_18_/D               |
| -36.853| -9534.899|    12.91%|   0:00:35.0| 1767.6M|   WC_VIEW|  default| sfp_instance/sfp_out_sign3_reg_18_/D               |
| -35.502| -9329.022|    12.96%|   0:00:15.0| 1805.7M|   WC_VIEW|  default| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -35.502| -9329.022|    12.96%|   0:00:04.0| 1805.7M|   WC_VIEW|  default| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -34.733| -8983.213|    13.14%|   0:00:45.0| 1805.7M|   WC_VIEW|  default| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -35.190| -9032.394|    13.18%|   0:00:28.0| 1843.9M|   WC_VIEW|  default| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -34.549| -8955.498|    13.20%|   0:00:12.0| 1843.9M|   WC_VIEW|  default| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -34.549| -8955.498|    13.20%|   0:00:04.0| 1843.9M|   WC_VIEW|  default| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -32.886| -8707.962|    13.31%|   0:00:24.0| 1843.9M|   WC_VIEW|  default| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -33.257| -8737.370|    13.32%|   0:00:22.0| 1857.1M|   WC_VIEW|  default| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -32.742| -8661.139|    13.34%|   0:00:10.0| 1849.4M|   WC_VIEW|  default| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -32.742| -8661.139|    13.34%|   0:00:04.0| 1849.4M|   WC_VIEW|  default| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -33.224| -8679.732|    13.38%|   0:00:15.0| 1849.4M|   WC_VIEW|  default| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -33.227| -8678.369|    13.38%|   0:00:13.0| 1849.4M|   WC_VIEW|  default| sfp_instance/sfp_out_sign0_reg_19_/D               |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:06:40 real=0:06:40 mem=1849.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:06:40 real=0:06:40 mem=1849.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 14 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -33.227  TNS Slack -8678.369 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -33.227
*** Check timing (0:00:00.1)
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Info: 99 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -33.227  TNS Slack -8678.369 Density 13.38
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    13.38%|        -| -33.227|-8678.369|   0:00:00.0| 1733.1M|
|    13.38%|       19| -33.227|-8662.203|   0:00:07.0| 1734.9M|
|    13.38%|        3| -33.227|-8662.203|   0:00:00.0| 1734.9M|
|    13.38%|        1| -33.227|-8662.203|   0:00:00.0| 1734.9M|
|    13.38%|        8| -33.227|-8662.122|   0:00:01.0| 1734.9M|
|    13.37%|      129| -33.224|-8662.187|   0:00:03.0| 1734.9M|
|    13.17%|     3667| -33.076|-8671.290|   0:00:20.0| 1734.9M|
|    13.17%|       91| -33.076|-8671.000|   0:00:02.0| 1734.9M|
|    13.17%|        6| -33.076|-8671.001|   0:00:00.0| 1734.9M|
|    13.17%|        1| -33.076|-8671.001|   0:00:00.0| 1734.9M|
|    13.17%|        0| -33.076|-8671.001|   0:00:00.0| 1734.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -33.076  TNS Slack -8671.001 Density 13.17
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:34.9) (real = 0:00:35.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:35, real=0:00:36, mem=1586.04M, totSessionCpu=0:34:28).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1586.0 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3361 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=44773  numIgnoredNets=5
[NR-eagl] There are 99 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 44768 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 44768 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.08% H + 0.00% V. EstWL: 1.346686e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.05% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.08% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1677.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.95 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.17, normalized total congestion hotspot area = 0.17 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (643.60 298.00 730.00 384.40)
*** Starting refinePlace (0:34:32 mem=1675.2M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 38884 insts, mean move: 6.49 um, max move: 220.00 um
	Max move on inst (sfp_instance/FE_OFC6097_sum_this_core_15_): (828.60, 467.20) --> (678.80, 397.00)
	Runtime: CPU: 0:02:13 REAL: 0:02:14 MEM: 1991.3MB
Move report: Detail placement moves 8891 insts, mean move: 1.71 um, max move: 43.40 um
	Max move on inst (FE_OFC471_qmem_out_34_): (623.80, 1075.60) --> (580.40, 1075.60)
	Runtime: CPU: 0:00:05.7 REAL: 0:00:05.0 MEM: 1991.3MB
Summary Report:
Instances move: 38884 (out of 39056 movable)
Mean displacement: 6.56 um
Max displacement: 219.80 um (Instance: sfp_instance/FE_OFC6097_sum_this_core_15_) (828.6, 467.2) -> (679, 397)
	Length: 9 sites, height: 1 rows, site name: core, cell type: BUFFD4
Runtime: CPU: 0:02:19 REAL: 0:02:19 MEM: 1991.3MB
*** Finished refinePlace (0:36:51 mem=1991.3M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3361 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=44773  numIgnoredNets=0
[NR-eagl] There are 99 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 44773 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 44773 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.07% H + 0.00% V. EstWL: 1.359310e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.05% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.07% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.69, normalized total congestion hotspot area = 0.69 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Start repairing congestion with level 3.
Iteration 11: Total net bbox = 1.116e+06 (5.82e+05 5.34e+05)
              Est.  stn bbox = 1.276e+06 (6.62e+05 6.14e+05)
              cpu = 0:00:03.4 real = 0:00:04.0 mem = 1991.3M
Iteration 12: Total net bbox = 1.131e+06 (5.87e+05 5.43e+05)
              Est.  stn bbox = 1.292e+06 (6.68e+05 6.24e+05)
              cpu = 0:00:05.8 real = 0:00:06.0 mem = 1991.3M
Iteration 13: Total net bbox = 1.132e+06 (5.88e+05 5.44e+05)
              Est.  stn bbox = 1.293e+06 (6.69e+05 6.24e+05)
              cpu = 0:00:10.5 real = 0:00:10.0 mem = 1991.3M
*** Starting refinePlace (0:37:16 mem=1991.3M) ***
Total net bbox length = 1.281e+06 (6.788e+05 6.019e+05) (ext = 1.327e+05)
Move report: Detail placement moves 39056 insts, mean move: 0.67 um, max move: 47.91 um
	Max move on inst (FE_OFC4414_array_out_8_): (609.07, 1014.79) --> (656.60, 1014.40)
	Runtime: CPU: 0:00:05.6 REAL: 0:00:05.0 MEM: 1991.3MB
Summary Report:
Instances move: 39056 (out of 39056 movable)
Mean displacement: 0.67 um
Max displacement: 47.91 um (Instance: FE_OFC4414_array_out_8_) (609.071, 1014.79) -> (656.6, 1014.4)
	Length: 22 sites, height: 1 rows, site name: core, cell type: BUFFD12
Total net bbox length = 1.242e+06 (6.368e+05 6.055e+05) (ext = 1.328e+05)
Runtime: CPU: 0:00:05.7 REAL: 0:00:06.0 MEM: 1991.3MB
*** Finished refinePlace (0:37:22 mem=1991.3M) ***
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3361 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=44773  numIgnoredNets=0
[NR-eagl] There are 99 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 44773 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 44773 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.07% H + 0.00% V. EstWL: 1.359398e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.06% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.69, normalized total congestion hotspot area = 0.69 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 157278
[NR-eagl] Layer2(M2)(V) length: 3.483046e+05um, number of vias: 222403
[NR-eagl] Layer3(M3)(H) length: 4.407711e+05um, number of vias: 16056
[NR-eagl] Layer4(M4)(V) length: 2.218048e+05um, number of vias: 6577
[NR-eagl] Layer5(M5)(H) length: 2.455091e+05um, number of vias: 2074
[NR-eagl] Layer6(M6)(V) length: 9.661441e+04um, number of vias: 335
[NR-eagl] Layer7(M7)(H) length: 2.079200e+04um, number of vias: 394
[NR-eagl] Layer8(M8)(V) length: 6.734760e+03um, number of vias: 0
[NR-eagl] Total length: 1.380531e+06um, number of vias: 405117
End of congRepair (cpu=0:00:33.5, real=0:00:33.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1581.4M)
Extraction called for design 'core' of instances=39059 and nets=46240 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1581.449M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:11:40, real = 0:11:39, mem = 1581.4M, totSessionCpu=0:37:27 **
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1678.77 CPU=0:00:07.6 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:09.6  real=0:00:10.0  mem= 1678.8M) ***
*** Timing NOT met, worst failing slack is -33.202
*** Check timing (0:00:10.6)
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Begin: GigaOpt Optimization in TNS mode
Info: 99 clock nets excluded from IPO operation.
*info: 99 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -33.202 TNS Slack -8750.611 Density 13.17
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -33.202|  -33.202|-8748.619|-8750.611|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -33.124|  -33.124|-8747.073|-8749.065|    13.17%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -33.027|  -33.027|-8745.124|-8747.115|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -32.917|  -32.917|-8742.934|-8744.925|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -32.839|  -32.839|-8739.365|-8741.357|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -32.811|  -32.811|-8737.680|-8739.671|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -32.772|  -32.772|-8735.930|-8737.921|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -32.724|  -32.724|-8730.956|-8732.948|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -32.668|  -32.668|-8729.477|-8731.468|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -32.609|  -32.609|-8726.059|-8728.050|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -32.582|  -32.582|-8725.284|-8727.276|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -32.549|  -32.549|-8722.250|-8724.242|    13.17%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -32.519|  -32.519|-8720.597|-8722.588|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -32.466|  -32.466|-8717.438|-8719.430|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -32.414|  -32.414|-8714.227|-8716.218|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -32.390|  -32.390|-8712.466|-8714.458|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -32.361|  -32.361|-8710.664|-8712.656|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -32.326|  -32.326|-8708.988|-8710.979|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -32.300|  -32.300|-8707.300|-8709.292|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -32.277|  -32.277|-8705.824|-8707.815|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -32.241|  -32.241|-8704.164|-8706.156|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -32.194|  -32.194|-8701.200|-8703.191|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -32.172|  -32.172|-8699.580|-8701.572|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -32.148|  -32.148|-8698.000|-8699.992|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -32.113|  -32.113|-8694.770|-8696.762|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -32.082|  -32.082|-8691.768|-8693.760|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -32.047|  -32.047|-8690.264|-8692.256|    13.17%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -32.019|  -32.019|-8687.136|-8689.128|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -31.992|  -31.992|-8683.474|-8685.466|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -31.969|  -31.969|-8680.936|-8682.927|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -31.937|  -31.937|-8677.598|-8679.589|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -31.906|  -31.906|-8672.435|-8674.427|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -31.869|  -31.869|-8667.637|-8669.628|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -31.842|  -31.842|-8664.771|-8666.763|    13.17%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -31.825|  -31.825|-8664.620|-8666.611|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -31.799|  -31.799|-8660.737|-8662.729|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -31.774|  -31.774|-8655.787|-8657.779|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -31.744|  -31.744|-8653.758|-8655.749|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -31.720|  -31.720|-8650.703|-8652.695|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -31.694|  -31.694|-8646.481|-8648.473|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -31.669|  -31.669|-8644.230|-8646.222|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -31.637|  -31.637|-8640.683|-8642.674|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -31.609|  -31.609|-8635.463|-8637.455|    13.17%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
| -31.579|  -31.579|-8632.610|-8634.603|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -31.554|  -31.554|-8629.757|-8631.748|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -31.529|  -31.529|-8625.396|-8627.388|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -31.507|  -31.507|-8624.019|-8626.010|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -31.478|  -31.478|-8620.002|-8621.994|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -31.442|  -31.442|-8615.265|-8617.256|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -31.416|  -31.416|-8612.513|-8614.504|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -31.393|  -31.393|-8606.960|-8608.952|    13.17%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -31.370|  -31.370|-8606.380|-8608.371|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -31.338|  -31.338|-8602.789|-8604.781|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
| -31.321|  -31.321|-8598.446|-8600.438|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
| -31.298|  -31.298|-8596.627|-8598.619|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -31.275|  -31.275|-8595.439|-8597.431|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -31.245|  -31.245|-8590.136|-8592.127|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
| -31.212|  -31.212|-8585.942|-8587.934|    13.17%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -31.184|  -31.184|-8582.536|-8584.528|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -31.154|  -31.154|-8578.234|-8580.226|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -31.130|  -31.130|-8576.791|-8578.782|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -31.108|  -31.108|-8571.114|-8573.105|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -31.082|  -31.082|-8569.371|-8571.362|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -31.058|  -31.058|-8567.721|-8569.712|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -31.033|  -31.033|-8563.040|-8565.032|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -30.999|  -30.999|-8559.721|-8561.713|    13.17%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -30.962|  -30.962|-8555.181|-8557.173|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -30.938|  -30.938|-8550.696|-8552.688|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -30.896|  -30.896|-8547.314|-8549.306|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -30.864|  -30.864|-8540.669|-8542.660|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -30.840|  -30.840|-8539.276|-8541.269|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.813|  -30.813|-8537.094|-8539.086|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -30.789|  -30.789|-8531.599|-8533.591|    13.17%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.771|  -30.771|-8529.328|-8531.319|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -30.746|  -30.746|-8526.824|-8528.816|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -30.717|  -30.717|-8524.215|-8526.206|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -30.708|  -30.708|-8522.065|-8524.057|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -30.675|  -30.675|-8518.217|-8520.209|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -30.653|  -30.653|-8515.294|-8517.285|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -30.631|  -30.631|-8512.853|-8514.845|    13.17%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.615|  -30.615|-8509.454|-8511.445|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -30.590|  -30.590|-8508.338|-8510.330|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -30.564|  -30.564|-8504.444|-8506.436|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -30.539|  -30.539|-8502.047|-8504.039|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -30.513|  -30.513|-8497.304|-8499.295|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
| -30.486|  -30.486|-8494.732|-8496.724|    13.17%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -30.462|  -30.462|-8491.375|-8493.367|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
| -30.437|  -30.437|-8488.461|-8490.453|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.411|  -30.411|-8484.789|-8486.780|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -30.381|  -30.381|-8481.745|-8483.737|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -30.360|  -30.360|-8478.012|-8480.003|    13.17%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -30.335|  -30.335|-8475.924|-8477.915|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.315|  -30.315|-8472.897|-8474.890|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.300|  -30.300|-8470.277|-8472.269|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -30.274|  -30.274|-8468.270|-8470.262|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -30.256|  -30.256|-8464.985|-8466.978|    13.17%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -30.243|  -30.243|-8462.781|-8464.772|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -30.225|  -30.225|-8462.447|-8464.438|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -30.205|  -30.205|-8458.092|-8460.083|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -30.187|  -30.187|-8456.553|-8458.545|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -30.171|  -30.171|-8455.479|-8457.471|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -30.155|  -30.155|-8452.261|-8454.252|    13.17%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -30.136|  -30.136|-8451.024|-8453.016|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -30.115|  -30.115|-8447.544|-8449.535|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.097|  -30.097|-8444.765|-8446.756|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -30.084|  -30.084|-8444.198|-8446.190|    13.17%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
| -30.067|  -30.067|-8441.564|-8443.556|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -30.047|  -30.047|-8439.714|-8441.706|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -30.030|  -30.030|-8436.274|-8438.266|    13.17%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.015|  -30.015|-8434.441|-8436.433|    13.18%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -30.002|  -30.002|-8433.349|-8435.341|    13.18%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.984|  -29.984|-8430.781|-8432.772|    13.18%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.972|  -29.972|-8428.377|-8430.369|    13.18%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.951|  -29.951|-8428.030|-8430.021|    13.18%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -29.938|  -29.938|-8428.063|-8430.055|    13.18%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -29.922|  -29.922|-8426.321|-8428.312|    13.18%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.915|  -29.915|-8423.961|-8425.953|    13.18%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.895|  -29.895|-8423.245|-8425.236|    13.18%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.872|  -29.872|-8420.782|-8422.773|    13.18%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
| -29.856|  -29.856|-8419.592|-8421.584|    13.18%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.849|  -29.849|-8417.304|-8419.295|    13.18%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.834|  -29.834|-8416.786|-8418.777|    13.18%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.815|  -29.815|-8415.348|-8417.340|    13.18%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.799|  -29.799|-8413.866|-8415.857|    13.18%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.778|  -29.778|-8411.028|-8413.020|    13.18%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -29.767|  -29.767|-8408.738|-8410.729|    13.18%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.748|  -29.748|-8407.312|-8409.304|    13.18%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -29.737|  -29.737|-8405.753|-8407.745|    13.18%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -29.723|  -29.723|-8404.595|-8406.586|    13.18%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -29.710|  -29.710|-8403.132|-8405.123|    13.18%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -29.692|  -29.692|-8401.360|-8403.353|    13.19%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -29.674|  -29.674|-8399.620|-8401.611|    13.19%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -29.658|  -29.658|-8397.558|-8399.550|    13.19%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -29.644|  -29.644|-8396.909|-8398.901|    13.19%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -29.639|  -29.639|-8395.636|-8397.627|    13.19%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -29.625|  -29.625|-8394.200|-8396.191|    13.19%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -29.611|  -29.611|-8394.750|-8396.741|    13.19%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -29.601|  -29.601|-8393.913|-8395.905|    13.19%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.591|  -29.591|-8392.746|-8394.738|    13.19%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.578|  -29.578|-8391.419|-8393.411|    13.19%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.571|  -29.571|-8391.058|-8393.050|    13.19%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.563|  -29.563|-8390.450|-8392.442|    13.19%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.554|  -29.554|-8390.613|-8392.605|    13.19%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.551|  -29.551|-8391.242|-8393.233|    13.19%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.547|  -29.547|-8390.955|-8392.946|    13.19%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.532|  -29.532|-8390.288|-8392.279|    13.19%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.529|  -29.529|-8389.623|-8391.615|    13.19%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.526|  -29.526|-8388.596|-8390.587|    13.19%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.523|  -29.523|-8388.539|-8390.531|    13.19%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.524|  -29.524|-8388.231|-8390.223|    13.20%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.500|  -29.500|-8387.735|-8389.727|    13.20%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -29.496|  -29.496|-8385.739|-8387.731|    13.20%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -29.487|  -29.487|-8385.514|-8387.505|    13.20%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.487|  -29.487|-8383.892|-8385.883|    13.20%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.487|  -29.487|-8383.749|-8385.741|    13.20%|   0:00:01.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.479|  -29.479|-8383.489|-8385.480|    13.20%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.463|  -29.463|-8382.470|-8384.461|    13.20%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.450|  -29.450|-8381.350|-8383.342|    13.20%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.443|  -29.443|-8379.420|-8381.411|    13.20%|   0:00:01.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.432|  -29.432|-8379.438|-8381.431|    13.20%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.423|  -29.423|-8379.809|-8381.801|    13.20%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.417|  -29.417|-8378.978|-8380.969|    13.20%|   0:00:01.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.410|  -29.410|-8377.811|-8379.803|    13.20%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.401|  -29.401|-8377.036|-8379.027|    13.20%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.392|  -29.392|-8375.931|-8377.923|    13.20%|   0:00:01.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.378|  -29.378|-8374.877|-8376.868|    13.20%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.360|  -29.360|-8373.349|-8375.341|    13.21%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.353|  -29.353|-8371.972|-8373.964|    13.21%|   0:00:01.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.356|  -29.356|-8370.989|-8372.980|    13.21%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.352|  -29.352|-8370.764|-8372.755|    13.21%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.352|  -29.352|-8370.650|-8372.643|    13.21%|   0:00:01.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.341|  -29.341|-8369.911|-8371.902|    13.21%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.335|  -29.335|-8367.906|-8369.898|    13.21%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.327|  -29.327|-8367.659|-8369.650|    13.21%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.322|  -29.322|-8367.073|-8369.065|    13.21%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.322|  -29.322|-8367.061|-8369.052|    13.21%|   0:00:01.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.301|  -29.301|-8366.620|-8368.612|    13.21%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -29.296|  -29.296|-8365.365|-8367.356|    13.21%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -29.290|  -29.290|-8362.134|-8364.125|    13.21%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -29.288|  -29.288|-8361.514|-8363.505|    13.21%|   0:00:01.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.288|  -29.288|-8361.339|-8363.331|    13.21%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.276|  -29.276|-8360.405|-8362.396|    13.21%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -29.276|  -29.276|-8359.604|-8361.595|    13.21%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -29.265|  -29.265|-8359.188|-8361.179|    13.21%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -29.265|  -29.265|-8358.480|-8360.473|    13.21%|   0:00:01.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -29.259|  -29.259|-8358.319|-8360.311|    13.21%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.259|  -29.259|-8357.555|-8359.547|    13.21%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.257|  -29.257|-8357.411|-8359.403|    13.22%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -29.257|  -29.257|-8357.399|-8359.391|    13.22%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -29.257|  -29.257|-8357.398|-8359.391|    13.22%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -29.248|  -29.248|-8357.211|-8359.202|    13.22%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.248|  -29.248|-8356.740|-8358.731|    13.22%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.247|  -29.247|-8356.373|-8358.364|    13.22%|   0:00:01.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -29.240|  -29.240|-8355.946|-8357.938|    13.22%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -29.230|  -29.230|-8354.861|-8356.853|    13.22%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -29.221|  -29.221|-8353.716|-8355.708|    13.22%|   0:00:01.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.203|  -29.203|-8352.130|-8354.121|    13.22%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -29.193|  -29.193|-8351.172|-8353.163|    13.22%|   0:00:01.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.184|  -29.184|-8350.422|-8352.413|    13.22%|   0:00:00.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.172|  -29.172|-8348.227|-8350.218|    13.22%|   0:00:01.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.153|  -29.153|-8349.177|-8351.169|    13.22%|   0:00:02.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.138|  -29.138|-8347.168|-8349.160|    13.22%|   0:00:01.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -29.125|  -29.125|-8344.980|-8346.972|    13.22%|   0:00:01.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
| -29.123|  -29.123|-8342.426|-8344.418|    13.22%|   0:00:00.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.123|  -29.123|-8342.007|-8343.998|    13.23%|   0:00:00.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.115|  -29.115|-8341.858|-8343.851|    13.23%|   0:00:01.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.105|  -29.105|-8341.280|-8343.271|    13.23%|   0:00:00.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.098|  -29.098|-8340.019|-8342.011|    13.23%|   0:00:00.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.099|  -29.099|-8339.933|-8341.925|    13.23%|   0:00:01.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.096|  -29.096|-8339.831|-8341.822|    13.23%|   0:00:00.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.093|  -29.093|-8339.560|-8341.551|    13.23%|   0:00:00.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.074|  -29.074|-8339.188|-8341.180|    13.23%|   0:00:00.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.074|  -29.074|-8338.179|-8340.171|    13.23%|   0:00:01.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.060|  -29.060|-8337.616|-8339.607|    13.23%|   0:00:00.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.057|  -29.057|-8335.915|-8337.906|    13.23%|   0:00:01.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.056|  -29.056|-8335.575|-8337.566|    13.23%|   0:00:01.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.054|  -29.054|-8335.513|-8337.504|    13.23%|   0:00:00.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.050|  -29.050|-8335.429|-8337.420|    13.23%|   0:00:00.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.047|  -29.047|-8335.134|-8337.126|    13.23%|   0:00:00.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.047|  -29.047|-8334.906|-8336.897|    13.23%|   0:00:01.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.037|  -29.037|-8334.707|-8336.698|    13.24%|   0:00:00.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.037|  -29.037|-8333.855|-8335.848|    13.24%|   0:00:00.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.037|  -29.037|-8333.710|-8335.701|    13.24%|   0:00:00.0| 1775.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.022|  -29.022|-8333.388|-8335.379|    13.24%|   0:00:01.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.022|  -29.022|-8332.606|-8334.598|    13.24%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -29.020|  -29.020|-8332.320|-8334.312|    13.24%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.020|  -29.020|-8332.177|-8334.168|    13.24%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.008|  -29.008|-8331.860|-8333.852|    13.24%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.997|  -28.997|-8331.453|-8333.445|    13.24%|   0:00:01.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.997|  -28.997|-8330.242|-8332.233|    13.24%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.996|  -28.996|-8329.219|-8331.210|    13.24%|   0:00:01.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.983|  -28.983|-8328.799|-8330.791|    13.24%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.976|  -28.976|-8327.606|-8329.599|    13.24%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.959|  -28.959|-8326.717|-8328.709|    13.24%|   0:00:01.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.949|  -28.949|-8325.735|-8327.727|    13.25%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.944|  -28.944|-8323.033|-8325.025|    13.25%|   0:00:01.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.944|  -28.944|-8322.838|-8324.829|    13.25%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.935|  -28.935|-8322.445|-8324.438|    13.25%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.908|  -28.908|-8319.504|-8321.496|    13.25%|   0:00:01.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -28.898|  -28.898|-8318.144|-8320.136|    13.25%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.898|  -28.898|-8316.826|-8318.817|    13.25%|   0:00:01.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.898|  -28.898|-8316.648|-8318.640|    13.25%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.898|  -28.898|-8316.488|-8318.480|    13.25%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.898|  -28.898|-8315.892|-8317.883|    13.25%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.897|  -28.897|-8313.849|-8315.841|    13.25%|   0:00:01.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_18_/D               |
| -28.897|  -28.897|-8313.033|-8315.024|    13.25%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_18_/D               |
| -28.897|  -28.897|-8312.023|-8314.015|    13.25%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_16_/D               |
| -28.897|  -28.897|-8311.643|-8313.635|    13.25%|   0:00:01.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_16_/D               |
| -28.897|  -28.897|-8310.321|-8312.313|    13.25%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
| -28.897|  -28.897|-8309.930|-8311.921|    13.25%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
| -28.897|  -28.897|-8307.605|-8309.598|    13.25%|   0:00:01.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -28.897|  -28.897|-8305.896|-8307.887|    13.25%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_10_/D               |
| -28.897|  -28.897|-8305.312|-8307.303|    13.25%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
| -28.897|  -28.897|-8305.278|-8307.271|    13.25%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
| -28.897|  -28.897|-8305.273|-8307.266|    13.25%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
| -28.897|  -28.897|-8304.101|-8306.092|    13.25%|   0:00:01.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
| -28.897|  -28.897|-8304.052|-8306.044|    13.26%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
| -28.897|  -28.897|-8303.828|-8305.819|    13.26%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
| -28.897|  -28.897|-8303.426|-8305.418|    13.26%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
| -28.897|  -28.897|-8302.670|-8304.661|    13.26%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
| -28.897|  -28.897|-8302.210|-8304.202|    13.26%|   0:00:01.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
| -28.897|  -28.897|-8301.884|-8303.876|    13.26%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
| -28.897|  -28.897|-8299.298|-8301.289|    13.26%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
| -28.897|  -28.897|-8299.293|-8301.285|    13.26%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
| -28.897|  -28.897|-8298.344|-8300.335|    13.26%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
| -28.897|  -28.897|-8298.338|-8300.330|    13.26%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
| -28.897|  -28.897|-8297.276|-8299.268|    13.26%|   0:00:01.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -28.897|  -28.897|-8297.077|-8299.068|    13.26%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -28.897|  -28.897|-8296.932|-8298.923|    13.26%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -28.897|  -28.897|-8296.928|-8298.919|    13.26%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -28.897|  -28.897|-8295.422|-8297.413|    13.26%|   0:00:01.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
| -28.897|  -28.897|-8295.319|-8297.311|    13.26%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
| -28.897|  -28.897|-8294.459|-8296.450|    13.26%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_11_/D               |
| -28.897|  -28.897|-8293.901|-8295.894|    13.26%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_11_/D               |
| -28.897|  -28.897|-8293.528|-8295.521|    13.26%|   0:00:01.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_11_/D               |
| -28.897|  -28.897|-8293.065|-8295.058|    13.26%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_11_/D               |
| -28.897|  -28.897|-8292.551|-8294.543|    13.26%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_9_/D                |
| -28.897|  -28.897|-8291.462|-8293.454|    13.26%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_10_/D               |
| -28.897|  -28.897|-8291.105|-8293.097|    13.26%|   0:00:01.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_8_/D                |
| -28.897|  -28.897|-8290.888|-8292.879|    13.26%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_8_/D                |
| -28.897|  -28.897|-8289.891|-8291.883|    13.26%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_16_/D               |
| -28.897|  -28.897|-8288.922|-8290.913|    13.26%|   0:00:01.0| 1795.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
| -28.897|  -28.897|-8288.777|-8290.770|    13.26%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_9_/D                |
| -28.897|  -28.897|-8288.608|-8290.601|    13.26%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_9_/D                |
| -28.897|  -28.897|-8288.605|-8290.597|    13.26%|   0:00:00.0| 1756.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
| -28.897|  -28.897|-8288.159|-8290.151|    13.27%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_9_/D                |
| -28.897|  -28.897|-8287.840|-8289.832|    13.27%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_9_/D                |
| -28.897|  -28.897|-8287.340|-8289.331|    13.27%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_6_/D                |
| -28.897|  -28.897|-8287.135|-8289.126|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_6_/D                |
| -28.897|  -28.897|-8286.315|-8288.308|    13.27%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
| -28.897|  -28.897|-8285.783|-8287.774|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
| -28.897|  -28.897|-8285.521|-8287.512|    13.27%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
| -28.897|  -28.897|-8285.497|-8287.488|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
| -28.897|  -28.897|-8285.471|-8287.462|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
| -28.897|  -28.897|-8285.411|-8287.403|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
| -28.897|  -28.897|-8285.013|-8287.004|    13.27%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
| -28.897|  -28.897|-8284.396|-8286.387|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
| -28.897|  -28.897|-8284.390|-8286.382|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
| -28.897|  -28.897|-8283.519|-8285.510|    13.27%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_5_/D                |
| -28.897|  -28.897|-8283.289|-8285.281|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_5_/D                |
| -28.897|  -28.897|-8283.079|-8285.071|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_5_/D                |
| -28.897|  -28.897|-8283.074|-8285.065|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_5_/D                |
| -28.897|  -28.897|-8282.402|-8284.394|    13.27%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_5_/D                |
| -28.897|  -28.897|-8281.871|-8283.862|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_5_/D                |
| -28.897|  -28.897|-8281.866|-8283.858|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_12_/D               |
| -28.897|  -28.897|-8281.861|-8283.853|    13.27%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_12_/D               |
| -28.897|  -28.897|-8281.098|-8283.090|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_3_/D                |
| -28.897|  -28.897|-8280.672|-8282.664|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_3_/D                |
| -28.897|  -28.897|-8280.656|-8282.648|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_3_/D                |
| -28.897|  -28.897|-8280.028|-8282.020|    13.27%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_3_/D                |
| -28.897|  -28.897|-8279.975|-8281.967|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_17_/D               |
| -28.897|  -28.897|-8279.528|-8281.521|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_17_/D               |
| -28.897|  -28.897|-8279.327|-8281.318|    13.27%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_17_/D               |
| -28.897|  -28.897|-8278.766|-8280.757|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
| -28.897|  -28.897|-8278.395|-8280.387|    13.27%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
| -28.897|  -28.897|-8278.087|-8280.078|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_11_/D               |
| -28.897|  -28.897|-8277.549|-8279.540|    13.27%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_11_/D               |
| -28.897|  -28.897|-8277.499|-8279.491|    13.27%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -28.897|  -28.897|-8277.305|-8279.296|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -28.897|  -28.897|-8277.300|-8279.291|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -28.897|  -28.897|-8277.071|-8279.063|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_0_/D                |
| -28.898|  -28.898|-8276.906|-8278.897|    13.27%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_0_/D                |
| -28.898|  -28.898|-8276.496|-8278.488|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
| -28.898|  -28.898|-8276.402|-8278.394|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
| -28.898|  -28.898|-8276.321|-8278.313|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_9_/D                |
| -28.898|  -28.898|-8276.195|-8278.188|    13.27%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_9_/D                |
| -28.898|  -28.898|-8276.126|-8278.117|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_9_/D                |
| -28.898|  -28.898|-8276.062|-8278.053|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_9_/D                |
| -28.898|  -28.898|-8275.621|-8277.612|    13.27%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_13_/D               |
| -28.898|  -28.898|-8273.635|-8275.626|    13.28%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_13_/D               |
| -28.898|  -28.898|-8273.614|-8275.606|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_6_/D                |
| -28.898|  -28.898|-8273.486|-8275.479|    13.28%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_6_/D                |
| -28.898|  -28.898|-8273.481|-8275.473|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_6_/D                |
| -28.898|  -28.898|-8273.448|-8275.440|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_6_/D                |
| -28.898|  -28.898|-8273.256|-8275.247|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
| -28.898|  -28.898|-8273.210|-8275.202|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_1_/D                |
| -28.898|  -28.898|-8273.093|-8275.084|    13.28%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_4_/D                |
| -28.898|  -28.898|-8273.001|-8274.992|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_4_/D                |
| -28.898|  -28.898|-8272.661|-8274.653|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
| -28.898|  -28.898|-8272.655|-8274.646|    13.28%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
| -28.898|  -28.898|-8272.573|-8274.564|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_5_/D                |
| -28.898|  -28.898|-8272.567|-8274.559|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_5_/D                |
| -28.898|  -28.898|-8272.482|-8274.474|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
| -28.898|  -28.898|-8272.141|-8274.132|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
| -28.898|  -28.898|-8271.993|-8273.985|    13.28%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
| -28.898|  -28.898|-8271.872|-8273.863|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
| -28.898|  -28.898|-8271.744|-8273.736|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_12_/D               |
| -28.898|  -28.898|-8271.503|-8273.494|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_13_/D               |
| -28.898|  -28.898|-8271.492|-8273.483|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
| -28.898|  -28.898|-8271.370|-8273.361|    13.28%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_13_/D               |
| -28.898|  -28.898|-8271.288|-8273.279|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_13_/D               |
| -28.898|  -28.898|-8271.278|-8273.270|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_13_/D               |
| -28.898|  -28.898|-8271.193|-8273.185|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_2_/D                |
| -28.898|  -28.898|-8271.089|-8273.080|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_2_/D                |
| -28.898|  -28.898|-8271.015|-8273.007|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_11_/D               |
| -28.898|  -28.898|-8270.863|-8272.855|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_11_/D               |
| -28.898|  -28.898|-8270.841|-8272.832|    13.28%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
| -28.898|  -28.898|-8270.835|-8272.827|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
| -28.898|  -28.898|-8270.830|-8272.821|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
| -28.898|  -28.898|-8270.748|-8272.739|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_17_/D               |
| -28.898|  -28.898|-8270.465|-8272.456|    13.28%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_9_/D                |
| -28.898|  -28.898|-8270.411|-8272.402|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_9_/D                |
| -28.898|  -28.898|-8270.317|-8272.309|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_9_/D                |
| -28.898|  -28.898|-8270.313|-8272.306|    13.28%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_17_/D               |
| -28.898|  -28.898|-8270.252|-8272.243|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_17_/D               |
| -28.898|  -28.898|-8270.176|-8272.168|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_9_/D                |
| -28.898|  -28.898|-8270.131|-8272.122|    13.28%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_9_/D                |
| -28.898|  -28.898|-8270.051|-8272.042|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_9_/D                |
| -28.898|  -28.898|-8269.907|-8271.899|    13.29%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_1_/D                |
| -28.898|  -28.898|-8269.876|-8271.868|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_1_/D                |
| -28.898|  -28.898|-8269.845|-8271.836|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_1_/D                |
| -28.898|  -28.898|-8269.842|-8271.833|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_1_/D                |
| -28.898|  -28.898|-8269.788|-8271.779|    13.29%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_7_/D                |
| -28.898|  -28.898|-8269.782|-8271.774|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_7_/D                |
| -28.898|  -28.898|-8269.752|-8271.744|    13.29%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
| -28.898|  -28.898|-8269.746|-8271.737|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
| -28.898|  -28.898|-8269.726|-8271.717|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
| -28.898|  -28.898|-8269.719|-8271.711|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
| -28.898|  -28.898|-8269.714|-8271.705|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_5_/D                |
| -28.898|  -28.898|-8269.621|-8271.612|    13.29%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
| -28.898|  -28.898|-8269.608|-8271.601|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
| -28.898|  -28.898|-8269.604|-8271.595|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
| -28.898|  -28.898|-8269.572|-8271.564|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_11_/D               |
| -28.898|  -28.898|-8269.558|-8271.549|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_9_/D                |
| -28.898|  -28.898|-8269.552|-8271.543|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_9_/D                |
| -28.898|  -28.898|-8269.547|-8271.538|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_9_/D                |
| -28.898|  -28.898|-8269.506|-8271.497|    13.29%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_9_/D                |
| -28.898|  -28.898|-8269.483|-8271.475|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -28.898|  -28.898|-8269.454|-8271.446|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_7_/D                |
| -28.898|  -28.898|-8269.448|-8271.439|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_6_/D                |
| -28.898|  -28.898|-8269.443|-8271.435|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_6_/D                |
| -28.898|  -28.898|-8269.418|-8271.410|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_1_/D                |
| -28.898|  -28.898|-8269.412|-8271.403|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_4_/D                |
| -28.898|  -28.898|-8269.389|-8271.381|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_5_/D                |
| -28.898|  -28.898|-8269.384|-8271.376|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_5_/D                |
| -28.898|  -28.898|-8269.379|-8271.370|    13.29%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_3_/D                |
| -28.898|  -28.898|-8269.340|-8271.331|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_0_/D                |
| -28.898|  -28.898|-8269.288|-8271.279|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
| -28.898|  -28.898|-8269.269|-8271.261|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_1_/D                |
| -28.898|  -28.898|-8258.953|-8260.945|    13.29%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_18_/D  |
| -28.898|  -28.898|-8244.299|-8246.290|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-8220.266|-8222.258|    13.29%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-8207.475|-8209.466|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-8202.928|-8204.920|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -28.898|  -28.898|-8195.447|-8197.438|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-8189.903|-8191.895|    13.29%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-8173.231|-8175.223|    13.29%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-8164.828|-8166.820|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-8150.546|-8152.538|    13.29%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-8137.896|-8139.888|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_18_/D   |
| -28.898|  -28.898|-8112.667|-8114.658|    13.29%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_18_/D   |
| -28.898|  -28.898|-8096.567|-8098.559|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-8092.467|-8094.458|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-8073.958|-8075.950|    13.29%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-8068.312|-8070.304|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-8060.401|-8062.393|    13.29%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
| -28.898|  -28.898|-8045.850|-8047.841|    13.29%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
| -28.898|  -28.898|-8029.444|-8031.436|    13.29%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_18_/D   |
| -28.898|  -28.898|-8015.876|-8017.868|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_18_/D   |
| -28.898|  -28.898|-8000.517|-8002.509|    13.29%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_18_/D  |
| -28.898|  -28.898|-7994.018|-7996.009|    13.29%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_18_/D   |
| -28.898|  -28.898|-7987.434|-7989.425|    13.29%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_18_/D   |
| -28.898|  -28.898|-7980.306|-7982.297|    13.30%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_18_/D   |
| -28.898|  -28.898|-7967.620|-7969.612|    13.30%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_18_/D   |
| -28.898|  -28.898|-7965.239|-7967.230|    13.30%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
| -28.898|  -28.898|-7957.094|-7959.085|    13.30%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
| -28.898|  -28.898|-7945.640|-7947.632|    13.30%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
| -28.898|  -28.898|-7941.168|-7943.160|    13.30%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-7937.389|-7939.380|    13.30%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D   |
| -28.898|  -28.898|-7927.296|-7929.288|    13.30%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D   |
| -28.898|  -28.898|-7921.221|-7923.213|    13.30%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D   |
| -28.898|  -28.898|-7913.417|-7915.409|    13.30%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D   |
| -28.898|  -28.898|-7907.674|-7909.666|    13.30%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D   |
| -28.898|  -28.898|-7899.215|-7901.207|    13.30%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D   |
| -28.898|  -28.898|-7895.149|-7897.140|    13.30%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-7888.349|-7890.340|    13.30%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-7884.631|-7886.623|    13.31%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-7877.817|-7879.809|    13.31%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_18_/D  |
| -28.898|  -28.898|-7871.348|-7873.339|    13.31%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_18_/D  |
| -28.898|  -28.898|-7862.108|-7864.100|    13.31%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-7854.835|-7856.827|    13.31%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D   |
| -28.898|  -28.898|-7849.968|-7851.960|    13.31%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-7843.360|-7845.351|    13.31%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-7835.341|-7837.333|    13.31%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_18_/D   |
| -28.898|  -28.898|-7829.369|-7831.360|    13.31%|   0:00:02.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-7821.334|-7823.326|    13.32%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-7812.498|-7814.489|    13.32%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-7802.264|-7804.255|    13.32%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-7801.479|-7803.471|    13.32%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-7796.604|-7798.596|    13.32%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
| -28.898|  -28.898|-7792.902|-7794.894|    13.32%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
| -28.898|  -28.898|-7785.926|-7787.918|    13.32%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
| -28.898|  -28.898|-7778.844|-7780.836|    13.33%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
| -28.898|  -28.898|-7773.115|-7775.106|    13.33%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/D   |
| -28.898|  -28.898|-7769.436|-7771.427|    13.33%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
| -28.898|  -28.898|-7765.562|-7767.553|    13.33%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
| -28.898|  -28.898|-7761.813|-7763.805|    13.33%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_18_/D  |
| -28.898|  -28.898|-7756.020|-7758.011|    13.33%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
| -28.898|  -28.898|-7751.765|-7753.757|    13.33%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
| -28.898|  -28.898|-7743.654|-7745.646|    13.33%|   0:00:02.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
| -28.898|  -28.898|-7737.484|-7739.475|    13.34%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
| -28.898|  -28.898|-7736.326|-7738.318|    13.34%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
| -28.898|  -28.898|-7732.970|-7734.961|    13.34%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
| -28.898|  -28.898|-7732.941|-7734.933|    13.34%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
| -28.898|  -28.898|-7728.818|-7730.809|    13.34%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
| -28.898|  -28.898|-7728.787|-7730.779|    13.34%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
| -28.898|  -28.898|-7726.440|-7728.431|    13.34%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
| -28.898|  -28.898|-7725.032|-7727.023|    13.34%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
| -28.898|  -28.898|-7717.333|-7719.324|    13.35%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-7716.706|-7718.697|    13.35%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -28.898|  -28.898|-7716.607|-7718.598|    13.35%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -28.898|  -28.898|-7716.346|-7718.338|    13.35%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -28.898|  -28.898|-7716.328|-7718.319|    13.35%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -28.898|  -28.898|-7712.786|-7714.777|    13.35%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-7712.070|-7714.062|    13.35%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-7709.903|-7711.895|    13.35%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-7708.577|-7710.568|    13.35%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-7707.862|-7709.854|    13.35%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-7707.851|-7709.843|    13.35%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
| -28.898|  -28.898|-7704.673|-7706.665|    13.35%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_18_/D   |
| -28.898|  -28.898|-7700.228|-7702.219|    13.35%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
| -28.898|  -28.898|-7696.915|-7698.906|    13.36%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_18_/D   |
| -28.898|  -28.898|-7693.288|-7695.279|    13.36%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
| -28.898|  -28.898|-7690.582|-7692.573|    13.36%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_18_/D   |
| -28.898|  -28.898|-7688.359|-7690.351|    13.36%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
| -28.898|  -28.898|-7686.030|-7688.022|    13.36%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
| -28.898|  -28.898|-7684.035|-7686.027|    13.36%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
| -28.898|  -28.898|-7682.439|-7684.431|    13.36%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
| -28.898|  -28.898|-7681.268|-7683.260|    13.36%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/D   |
| -28.898|  -28.898|-7677.280|-7679.271|    13.36%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_19_/D   |
| -28.898|  -28.898|-7673.996|-7675.987|    13.37%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_20_/D                       |
| -28.898|  -28.898|-7673.070|-7675.062|    13.37%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_20_/D                       |
| -28.898|  -28.898|-7670.060|-7672.052|    13.37%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_20_/D                       |
| -28.898|  -28.898|-7669.772|-7671.764|    13.37%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_20_/D                       |
| -28.898|  -28.898|-7667.879|-7669.870|    13.37%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_20_/D                       |
| -28.898|  -28.898|-7665.924|-7667.915|    13.37%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_20_/D                       |
| -28.898|  -28.898|-7663.794|-7665.786|    13.37%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_19_/D  |
| -28.898|  -28.898|-7662.526|-7664.517|    13.37%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_19_/D  |
| -28.898|  -28.898|-7662.011|-7664.002|    13.37%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_19_/D  |
| -28.898|  -28.898|-7661.278|-7663.270|    13.37%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_19_/D  |
| -28.898|  -28.898|-7659.365|-7661.356|    13.37%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_19_/D  |
| -28.898|  -28.898|-7658.072|-7660.064|    13.38%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_19_/D  |
| -28.898|  -28.898|-7657.064|-7659.056|    13.38%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_19_/D  |
| -28.898|  -28.898|-7656.854|-7658.846|    13.38%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_19_/D  |
| -28.898|  -28.898|-7654.288|-7656.280|    13.38%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -28.898|  -28.898|-7651.709|-7653.700|    13.38%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -28.898|  -28.898|-7651.108|-7653.100|    13.38%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -28.898|  -28.898|-7649.172|-7651.164|    13.38%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_18_/D   |
| -28.898|  -28.898|-7645.470|-7647.462|    13.38%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -28.898|  -28.898|-7640.513|-7642.504|    13.38%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -28.898|  -28.898|-7634.804|-7636.795|    13.38%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -28.898|  -28.898|-7629.432|-7631.423|    13.39%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -28.898|  -28.898|-7623.835|-7625.827|    13.39%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -28.898|  -28.898|-7621.906|-7623.897|    13.39%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -28.898|  -28.898|-7620.263|-7622.254|    13.39%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -28.898|  -28.898|-7619.540|-7621.531|    13.39%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -28.898|  -28.898|-7619.062|-7621.054|    13.39%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -28.898|  -28.898|-7618.871|-7620.862|    13.39%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -28.898|  -28.898|-7618.799|-7620.791|    13.39%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -28.898|  -28.898|-7614.957|-7616.948|    13.40%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -28.898|  -28.898|-7612.389|-7614.380|    13.40%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_19_/D   |
| -28.898|  -28.898|-7609.870|-7611.861|    13.40%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_18_/D   |
| -28.898|  -28.898|-7608.393|-7610.385|    13.40%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_18_/D   |
| -28.898|  -28.898|-7607.515|-7609.506|    13.40%|   0:00:01.0| 1797.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -28.898|  -28.898|-7607.515|-7609.506|    13.40%|   0:00:00.0| 1797.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:52 real=0:02:53 mem=1797.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:52 real=0:02:53 mem=1797.0M) ***
** GigaOpt Optimizer WNS Slack -28.898 TNS Slack -7609.506 Density 13.40
** GigaOpt Optimizer WNS Slack -28.898 TNS Slack -7609.506 Density 13.40
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:02:53 real=0:02:53 mem=1797.0M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1621.3 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3361 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=45156  numIgnoredNets=3
[NR-eagl] There are 99 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 45153 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 45153 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.07% H + 0.00% V. EstWL: 1.368423e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.06% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1681.3 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.75 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.69, normalized total congestion hotspot area = 0.69 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (643.60 298.00 758.80 384.40)
*** Starting refinePlace (0:40:42 mem=1681.3M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 38579 insts, mean move: 3.43 um, max move: 52.00 um
	Max move on inst (sfp_instance/FE_OCPC6862_sum_this_core_23_): (770.80, 436.60) --> (736.80, 418.60)
	Runtime: CPU: 0:01:35 REAL: 0:01:35 MEM: 2004.4MB
Move report: Detail placement moves 8798 insts, mean move: 1.62 um, max move: 39.80 um
	Max move on inst (FE_OFC2187_array_out_84_): (572.80, 659.80) --> (612.60, 659.80)
	Runtime: CPU: 0:00:05.7 REAL: 0:00:06.0 MEM: 2004.4MB
Summary Report:
Instances move: 38630 (out of 39439 movable)
Mean displacement: 3.51 um
Max displacement: 52.00 um (Instance: sfp_instance/FE_OCPC6862_sum_this_core_23_) (770.8, 436.6) -> (736.8, 418.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Runtime: CPU: 0:01:41 REAL: 0:01:41 MEM: 2004.4MB
*** Finished refinePlace (0:42:23 mem=2004.4M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3361 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=45156  numIgnoredNets=0
[NR-eagl] There are 99 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 45156 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 45156 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.07% H + 0.00% V. EstWL: 1.377200e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.07% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 158044
[NR-eagl] Layer2(M2)(V) length: 3.551257e+05um, number of vias: 224829
[NR-eagl] Layer3(M3)(H) length: 4.482751e+05um, number of vias: 16168
[NR-eagl] Layer4(M4)(V) length: 2.248361e+05um, number of vias: 6600
[NR-eagl] Layer5(M5)(H) length: 2.478267e+05um, number of vias: 2117
[NR-eagl] Layer6(M6)(V) length: 9.543557e+04um, number of vias: 329
[NR-eagl] Layer7(M7)(H) length: 2.019000e+04um, number of vias: 359
[NR-eagl] Layer8(M8)(V) length: 6.633885e+03um, number of vias: 0
[NR-eagl] Total length: 1.398323e+06um, number of vias: 408446
End of congRepair (cpu=0:00:03.1, real=0:00:03.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1592.3M)
Extraction called for design 'core' of instances=39442 and nets=46623 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1592.293M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:16:41, real = 0:16:40, mem = 1585.1M, totSessionCpu=0:42:28 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1671.13 CPU=0:00:07.5 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.7  real=0:00:09.0  mem= 1671.1M) ***
*** Timing NOT met, worst failing slack is -29.052
*** Check timing (0:00:00.1)
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Begin: GigaOpt Optimization in WNS mode
Info: 99 clock nets excluded from IPO operation.
*info: 99 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -29.052 TNS Slack -7706.821 Density 13.40
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -29.052|  -29.052|-7702.182|-7706.821|    13.40%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.032|  -29.032|-7701.916|-7706.554|    13.40%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -29.009|  -29.009|-7701.458|-7706.096|    13.40%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.982|  -28.982|-7700.375|-7705.014|    13.40%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -28.974|  -28.974|-7697.917|-7702.556|    13.40%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.961|  -28.961|-7697.272|-7701.911|    13.41%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.948|  -28.948|-7696.986|-7701.625|    13.41%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.932|  -28.932|-7696.417|-7701.055|    13.41%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.916|  -28.916|-7697.041|-7701.679|    13.41%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.907|  -28.907|-7697.752|-7702.390|    13.41%|   0:00:01.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -28.897|  -28.897|-7696.580|-7701.218|    13.41%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.882|  -28.882|-7696.268|-7700.906|    13.41%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.875|  -28.875|-7696.033|-7700.671|    13.41%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.857|  -28.857|-7695.789|-7700.427|    13.41%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.850|  -28.850|-7695.533|-7700.171|    13.41%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -28.838|  -28.838|-7694.901|-7699.539|    13.41%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.830|  -28.830|-7694.857|-7699.496|    13.41%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.844|  -28.844|-7694.730|-7699.368|    13.41%|   0:00:01.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.827|  -28.827|-7694.386|-7699.024|    13.41%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.821|  -28.821|-7694.432|-7699.070|    13.41%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.826|  -28.826|-7694.158|-7698.796|    13.41%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.812|  -28.812|-7694.190|-7698.829|    13.41%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -28.797|  -28.797|-7693.481|-7698.120|    13.41%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.785|  -28.785|-7693.191|-7697.830|    13.41%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -28.775|  -28.775|-7692.520|-7697.158|    13.41%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.763|  -28.763|-7692.378|-7697.016|    13.41%|   0:00:01.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -28.757|  -28.757|-7692.077|-7696.715|    13.41%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.757|  -28.757|-7692.082|-7696.720|    13.41%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.762|  -28.762|-7692.025|-7696.663|    13.41%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.749|  -28.749|-7691.940|-7696.579|    13.41%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.739|  -28.739|-7691.450|-7696.088|    13.42%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -28.728|  -28.728|-7691.080|-7695.718|    13.42%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.724|  -28.724|-7690.944|-7695.583|    13.42%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.717|  -28.717|-7689.920|-7694.558|    13.42%|   0:00:01.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.713|  -28.713|-7688.987|-7693.625|    13.42%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.702|  -28.702|-7688.759|-7693.398|    13.42%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.694|  -28.694|-7688.299|-7692.938|    13.42%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.692|  -28.692|-7688.260|-7692.898|    13.42%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.680|  -28.680|-7687.833|-7692.471|    13.42%|   0:00:01.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -28.679|  -28.679|-7687.220|-7691.858|    13.42%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.671|  -28.671|-7686.801|-7691.440|    13.42%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -28.663|  -28.663|-7685.171|-7689.810|    13.42%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.655|  -28.655|-7684.799|-7689.438|    13.42%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.647|  -28.647|-7683.404|-7688.042|    13.42%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.633|  -28.633|-7682.708|-7687.347|    13.42%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.624|  -28.624|-7681.603|-7686.241|    13.42%|   0:00:00.0| 1766.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.608|  -28.608|-7681.266|-7685.905|    13.42%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -28.597|  -28.597|-7679.084|-7683.723|    13.42%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.588|  -28.588|-7678.686|-7683.325|    13.42%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.580|  -28.580|-7677.848|-7682.486|    13.42%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -28.567|  -28.567|-7676.392|-7681.030|    13.42%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.551|  -28.551|-7675.396|-7680.034|    13.43%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.541|  -28.541|-7674.920|-7679.558|    13.43%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.533|  -28.533|-7674.377|-7679.016|    13.43%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -28.521|  -28.521|-7672.438|-7677.077|    13.43%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.504|  -28.504|-7672.030|-7676.668|    13.43%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.487|  -28.487|-7671.280|-7675.918|    13.43%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -28.469|  -28.469|-7669.701|-7674.339|    13.43%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.455|  -28.455|-7669.289|-7673.927|    13.43%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -28.456|  -28.456|-7668.147|-7672.785|    13.43%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -28.444|  -28.444|-7667.978|-7672.616|    13.43%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.432|  -28.432|-7667.332|-7671.970|    13.43%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.422|  -28.422|-7667.104|-7671.742|    13.43%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.414|  -28.414|-7666.526|-7671.165|    13.44%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.406|  -28.406|-7666.687|-7671.325|    13.44%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.396|  -28.396|-7666.305|-7670.944|    13.44%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -28.380|  -28.380|-7665.234|-7669.873|    13.44%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.371|  -28.371|-7663.977|-7668.615|    13.44%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.363|  -28.363|-7663.996|-7668.634|    13.44%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.355|  -28.355|-7663.414|-7668.052|    13.44%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.347|  -28.347|-7662.905|-7667.543|    13.44%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.340|  -28.340|-7661.893|-7666.531|    13.44%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.333|  -28.333|-7661.381|-7666.020|    13.44%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.326|  -28.326|-7661.025|-7665.664|    13.44%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.320|  -28.320|-7660.494|-7665.133|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.314|  -28.314|-7660.627|-7665.266|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.307|  -28.307|-7660.309|-7664.948|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.314|  -28.314|-7659.089|-7663.727|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.300|  -28.300|-7658.537|-7663.175|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.303|  -28.303|-7658.319|-7662.958|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.297|  -28.297|-7658.120|-7662.758|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.299|  -28.299|-7658.089|-7662.728|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.292|  -28.292|-7657.890|-7662.528|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.287|  -28.287|-7657.792|-7662.431|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.284|  -28.284|-7657.705|-7662.343|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.283|  -28.283|-7658.158|-7662.796|    13.45%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.285|  -28.285|-7658.032|-7662.670|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.278|  -28.278|-7657.862|-7662.500|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.270|  -28.270|-7657.776|-7662.415|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.263|  -28.263|-7655.938|-7660.576|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.261|  -28.261|-7655.822|-7660.460|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.259|  -28.259|-7655.769|-7660.407|    13.45%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.266|  -28.266|-7654.368|-7659.006|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.258|  -28.258|-7654.163|-7658.801|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.254|  -28.254|-7654.075|-7658.713|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.260|  -28.260|-7653.902|-7658.541|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.251|  -28.251|-7653.697|-7658.335|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.244|  -28.244|-7653.559|-7658.198|    13.45%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.244|  -28.244|-7653.588|-7658.227|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.244|  -28.244|-7653.383|-7658.021|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.236|  -28.236|-7653.189|-7657.828|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.233|  -28.233|-7653.102|-7657.740|    13.45%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.232|  -28.232|-7652.780|-7657.418|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.228|  -28.228|-7652.753|-7657.392|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.228|  -28.228|-7652.587|-7657.225|    13.45%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.219|  -28.219|-7652.302|-7656.940|    13.46%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.212|  -28.212|-7651.587|-7656.225|    13.46%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.204|  -28.204|-7650.970|-7655.608|    13.46%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -28.196|  -28.196|-7649.943|-7654.582|    13.46%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.189|  -28.189|-7649.472|-7654.110|    13.46%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.181|  -28.181|-7649.213|-7653.851|    13.46%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.183|  -28.183|-7648.492|-7653.131|    13.46%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.170|  -28.170|-7648.317|-7652.956|    13.46%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.162|  -28.162|-7646.735|-7651.374|    13.46%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -28.155|  -28.155|-7646.109|-7650.747|    13.46%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.148|  -28.148|-7645.664|-7650.302|    13.46%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.139|  -28.139|-7643.703|-7648.341|    13.46%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -28.130|  -28.130|-7642.908|-7647.546|    13.46%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -28.124|  -28.124|-7642.058|-7646.696|    13.46%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.123|  -28.123|-7641.739|-7646.377|    13.46%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.114|  -28.114|-7642.352|-7646.991|    13.47%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -28.106|  -28.106|-7641.539|-7646.177|    13.47%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.099|  -28.099|-7638.724|-7643.363|    13.47%|   0:00:03.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.100|  -28.100|-7638.340|-7642.979|    13.47%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.088|  -28.088|-7638.092|-7642.730|    13.47%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.088|  -28.088|-7636.835|-7641.474|    13.47%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.083|  -28.083|-7637.862|-7642.500|    13.47%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.080|  -28.080|-7637.719|-7642.357|    13.47%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.080|  -28.080|-7637.268|-7641.906|    13.47%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.075|  -28.075|-7637.171|-7641.809|    13.47%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.066|  -28.066|-7637.011|-7641.650|    13.47%|   0:00:02.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.057|  -28.057|-7636.833|-7641.472|    13.47%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.064|  -28.064|-7636.323|-7640.961|    13.47%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.061|  -28.061|-7636.263|-7640.901|    13.47%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.057|  -28.057|-7636.081|-7640.719|    13.47%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.056|  -28.056|-7635.975|-7640.613|    13.47%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.048|  -28.048|-7635.828|-7640.466|    13.47%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.044|  -28.044|-7635.541|-7640.179|    13.47%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.048|  -28.048|-7635.144|-7639.782|    13.48%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.047|  -28.047|-7634.863|-7639.502|    13.48%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.037|  -28.037|-7634.671|-7639.310|    13.48%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.040|  -28.040|-7634.439|-7639.078|    13.48%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.037|  -28.037|-7634.288|-7638.926|    13.48%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.031|  -28.031|-7633.988|-7638.626|    13.48%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.033|  -28.033|-7633.510|-7638.148|    13.48%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.030|  -28.030|-7633.334|-7637.973|    13.48%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.028|  -28.028|-7633.301|-7637.939|    13.48%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.025|  -28.025|-7633.936|-7638.575|    13.48%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.025|  -28.025|-7633.928|-7638.566|    13.48%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.024|  -28.024|-7633.912|-7638.550|    13.48%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.024|  -28.024|-7633.742|-7638.380|    13.48%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.017|  -28.017|-7633.618|-7638.256|    13.48%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.020|  -28.020|-7632.680|-7637.319|    13.48%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.018|  -28.018|-7632.550|-7637.188|    13.48%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.012|  -28.012|-7632.417|-7637.055|    13.48%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.012|  -28.012|-7632.374|-7637.013|    13.48%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.010|  -28.010|-7632.214|-7636.853|    13.48%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.010|  -28.010|-7631.833|-7636.471|    13.48%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -28.005|  -28.005|-7631.617|-7636.255|    13.48%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.008|  -28.008|-7631.393|-7636.031|    13.48%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.006|  -28.006|-7631.363|-7636.001|    13.48%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -28.003|  -28.003|-7631.175|-7635.813|    13.48%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.999|  -27.999|-7631.039|-7635.677|    13.48%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.999|  -27.999|-7630.504|-7635.143|    13.48%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.995|  -27.995|-7630.191|-7634.830|    13.48%|   0:00:01.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.986|  -27.986|-7630.111|-7634.749|    13.48%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.988|  -27.988|-7629.006|-7633.645|    13.48%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.985|  -27.985|-7628.784|-7633.422|    13.48%|   0:00:01.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.982|  -27.982|-7628.722|-7633.360|    13.48%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.978|  -27.978|-7628.600|-7633.238|    13.48%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.974|  -27.974|-7627.595|-7632.233|    13.48%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.968|  -27.968|-7627.435|-7632.073|    13.48%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.967|  -27.967|-7625.628|-7630.267|    13.48%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.955|  -27.955|-7625.117|-7629.755|    13.48%|   0:00:01.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.954|  -27.954|-7624.911|-7629.550|    13.48%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.949|  -27.949|-7624.500|-7629.138|    13.48%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.945|  -27.945|-7623.985|-7628.624|    13.48%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.943|  -27.943|-7623.761|-7628.399|    13.49%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.935|  -27.935|-7622.312|-7626.950|    13.49%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
| -27.927|  -27.927|-7621.504|-7626.143|    13.49%|   0:00:01.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.918|  -27.918|-7620.806|-7625.445|    13.49%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
| -27.906|  -27.906|-7619.513|-7624.151|    13.49%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.899|  -27.899|-7618.199|-7622.837|    13.49%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
| -27.891|  -27.891|-7617.525|-7622.163|    13.49%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.888|  -27.888|-7616.691|-7621.330|    13.49%|   0:00:01.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.887|  -27.887|-7615.887|-7620.525|    13.50%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.886|  -27.886|-7615.612|-7620.251|    13.50%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.885|  -27.885|-7615.591|-7620.229|    13.50%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.882|  -27.882|-7615.543|-7620.182|    13.50%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.881|  -27.881|-7615.213|-7619.852|    13.50%|   0:00:01.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.876|  -27.876|-7614.958|-7619.596|    13.50%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.867|  -27.867|-7614.527|-7619.166|    13.50%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -27.863|  -27.863|-7613.599|-7618.237|    13.50%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.855|  -27.855|-7613.011|-7617.649|    13.50%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.845|  -27.845|-7611.538|-7616.176|    13.50%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
| -27.844|  -27.844|-7610.832|-7615.470|    13.50%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.836|  -27.836|-7609.847|-7614.486|    13.50%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_19_/D               |
| -27.826|  -27.826|-7609.237|-7613.875|    13.50%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
| -27.819|  -27.819|-7608.652|-7613.291|    13.50%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
| -27.815|  -27.815|-7607.130|-7611.769|    13.50%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.806|  -27.806|-7606.597|-7611.235|    13.50%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.797|  -27.797|-7605.002|-7609.641|    13.51%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
| -27.795|  -27.795|-7604.732|-7609.371|    13.51%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.792|  -27.792|-7604.362|-7609.000|    13.51%|   0:00:01.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.791|  -27.791|-7604.108|-7608.747|    13.51%|   0:00:01.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.781|  -27.781|-7603.996|-7608.634|    13.51%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.777|  -27.777|-7603.261|-7607.899|    13.51%|   0:00:01.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.779|  -27.779|-7602.420|-7607.058|    13.51%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.781|  -27.781|-7602.403|-7607.042|    13.51%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.774|  -27.774|-7602.407|-7607.045|    13.51%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.771|  -27.771|-7602.018|-7606.656|    13.51%|   0:00:01.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.766|  -27.766|-7602.097|-7606.735|    13.51%|   0:00:01.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.764|  -27.764|-7601.972|-7606.610|    13.51%|   0:00:01.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.762|  -27.762|-7601.601|-7606.239|    13.51%|   0:00:06.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.758|  -27.758|-7601.371|-7606.009|    13.51%|   0:00:01.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.760|  -27.760|-7600.843|-7605.482|    13.51%|   0:00:05.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.759|  -27.759|-7600.725|-7605.363|    13.51%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.756|  -27.756|-7600.730|-7605.369|    13.51%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.751|  -27.751|-7600.305|-7604.943|    13.51%|   0:00:02.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.748|  -27.748|-7599.668|-7604.307|    13.51%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.743|  -27.743|-7599.549|-7604.188|    13.51%|   0:00:02.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.743|  -27.743|-7599.342|-7603.980|    13.51%|   0:00:01.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.742|  -27.742|-7599.303|-7603.941|    13.51%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.739|  -27.739|-7599.167|-7603.805|    13.51%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.742|  -27.742|-7598.920|-7603.559|    13.52%|   0:00:02.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.739|  -27.739|-7598.872|-7603.510|    13.52%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.737|  -27.737|-7598.762|-7603.400|    13.51%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.737|  -27.737|-7598.604|-7603.243|    13.52%|   0:00:01.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.734|  -27.734|-7598.461|-7603.100|    13.52%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.734|  -27.734|-7598.422|-7603.061|    13.52%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.730|  -27.730|-7598.340|-7602.979|    13.52%|   0:00:01.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.730|  -27.730|-7598.157|-7602.795|    13.52%|   0:00:01.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.730|  -27.730|-7598.174|-7602.812|    13.52%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.730|  -27.730|-7598.173|-7602.812|    13.52%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.730|  -27.730|-7598.122|-7602.760|    13.52%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.730|  -27.730|-7598.122|-7602.760|    13.52%|   0:00:01.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:25 real=0:01:25 mem=1789.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.087|  -27.730| -22.970|-7602.760|    13.52%|   0:00:00.0| 1789.4M|   WC_VIEW|  default| sfp_instance/sfp_out_sign0_reg_7_/D                |
|  -0.062|  -27.730| -17.874|-7600.589|    13.52%|   0:00:00.0| 1789.4M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q11_reg_9_/D   |
|  -0.049|  -27.730| -14.526|-7599.972|    13.53%|   0:00:00.0| 1789.4M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q11_reg_9_/D   |
|  -0.040|  -27.730|  -8.368|-7599.377|    13.53%|   0:00:01.0| 1789.4M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.032|  -27.730|  -4.813|-7598.357|    13.53%|   0:00:00.0| 1789.4M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q1_reg_3_/D    |
|  -0.024|  -27.730|  -2.859|-7598.104|    13.53%|   0:00:01.0| 1789.4M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q0_reg_7_/D    |
|  -0.015|  -27.730|  -1.550|-7598.107|    13.53%|   0:00:00.0| 1789.4M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/cnt_q_r |
|        |         |        |         |          |            |        |          |         | eg_2_/D                                            |
|  -0.016|  -27.730|  -0.517|-7597.759|    13.53%|   0:00:01.0| 1789.4M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q15_reg_10_/E  |
|  -0.008|  -27.730|  -0.233|-7597.474|    13.53%|   0:00:00.0| 1789.4M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.009|  -27.730|  -0.067|-7597.129|    13.53%|   0:00:00.0| 1789.4M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
|  -0.001|  -27.730|  -0.003|-7597.127|    13.53%|   0:00:01.0| 1789.4M|   WC_VIEW|  default| sum_out[5]                                         |
|   0.005|  -27.730|   0.000|-7595.991|    13.53%|   0:00:01.0| 1789.4M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q9_reg_7_/D    |
|   0.013|  -27.730|   0.000|-7595.974|    13.53%|   0:00:00.0| 1789.4M|   WC_VIEW|  default| sum_out[22]                                        |
|   0.020|  -27.730|   0.000|-7595.975|    13.53%|   0:00:00.0| 1789.4M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q0_reg_4_/D    |
|   0.020|  -27.730|   0.000|-7595.974|    13.53%|   0:00:00.0| 1789.4M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q0_reg_4_/D    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.7 real=0:00:05.0 mem=1789.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:31 real=0:01:30 mem=1789.4M) ***
** GigaOpt Optimizer WNS Slack -27.730 TNS Slack -7595.974 Density 13.53
*** Starting refinePlace (0:44:18 mem=1821.4M) ***
Total net bbox length = 1.262e+06 (6.476e+05 6.149e+05) (ext = 1.327e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1821.4MB
Move report: Detail placement moves 2039 insts, mean move: 0.63 um, max move: 4.60 um
	Max move on inst (sfp_instance/U6858): (776.40, 346.60) --> (773.60, 344.80)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1821.4MB
Summary Report:
Instances move: 2039 (out of 40019 movable)
Mean displacement: 0.63 um
Max displacement: 4.60 um (Instance: sfp_instance/U6858) (776.4, 346.6) -> (773.6, 344.8)
	Length: 22 sites, height: 1 rows, site name: core, cell type: NR2D8
Total net bbox length = 1.263e+06 (6.481e+05 6.151e+05) (ext = 1.327e+05)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1821.4MB
*** Finished refinePlace (0:44:19 mem=1821.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1821.4M)


Density : 0.1353
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:02.6 real=0:00:03.0 mem=1821.4M) ***
** GigaOpt Optimizer WNS Slack -27.730 TNS Slack -7595.974 Density 13.53
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.730|  -27.730|-7595.974|-7595.974|    13.53%|   0:00:01.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.725|  -27.725|-7594.288|-7594.288|    13.53%|   0:00:02.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.724|  -27.724|-7593.869|-7593.869|    13.53%|   0:00:00.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.720|  -27.720|-7593.968|-7593.968|    13.53%|   0:00:00.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.773|  -27.773|-7592.991|-7592.991|    13.53%|   0:00:00.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.741|  -27.741|-7592.349|-7592.349|    13.53%|   0:00:00.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.731|  -27.731|-7591.418|-7591.418|    13.53%|   0:00:01.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.724|  -27.724|-7591.106|-7591.106|    13.53%|   0:00:00.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.715|  -27.715|-7591.283|-7591.283|    13.54%|   0:00:01.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.711|  -27.711|-7591.839|-7591.839|    13.54%|   0:00:01.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.705|  -27.705|-7591.386|-7591.386|    13.54%|   0:00:02.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.711|  -27.711|-7591.237|-7591.237|    13.54%|   0:00:03.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.702|  -27.702|-7591.029|-7591.029|    13.54%|   0:00:00.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.702|  -27.702|-7590.676|-7590.676|    13.54%|   0:00:02.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.697|  -27.697|-7590.655|-7590.655|    13.54%|   0:00:00.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.695|  -27.695|-7588.808|-7588.808|    13.54%|   0:00:03.0| 1783.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.688|  -27.688|-7588.649|-7588.649|    13.54%|   0:00:00.0| 1783.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.684|  -27.684|-7588.270|-7588.270|    13.54%|   0:00:01.0| 1783.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.681|  -27.681|-7587.766|-7587.766|    13.54%|   0:00:12.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.681|  -27.681|-7587.565|-7587.565|    13.54%|   0:00:00.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.681|  -27.681|-7587.517|-7587.517|    13.54%|   0:00:00.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.678|  -27.678|-7587.476|-7587.476|    13.54%|   0:00:01.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.678|  -27.678|-7587.429|-7587.429|    13.54%|   0:00:00.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.677|  -27.677|-7587.413|-7587.413|    13.54%|   0:00:00.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.676|  -27.676|-7587.430|-7587.430|    13.54%|   0:00:00.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.676|  -27.676|-7586.968|-7586.968|    13.54%|   0:00:01.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.676|  -27.676|-7586.864|-7586.864|    13.54%|   0:00:00.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.676|  -27.676|-7586.864|-7586.864|    13.55%|   0:00:00.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:30.5 real=0:00:31.0 mem=1821.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:30.5 real=0:00:31.0 mem=1821.4M) ***
** GigaOpt Optimizer WNS Slack -27.676 TNS Slack -7586.864 Density 13.55
*** Starting refinePlace (0:44:51 mem=1821.4M) ***
Total net bbox length = 1.264e+06 (6.483e+05 6.153e+05) (ext = 1.327e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1821.4MB
Move report: Detail placement moves 421 insts, mean move: 0.52 um, max move: 3.00 um
	Max move on inst (sfp_instance/FE_OFC3619_n1536): (637.40, 350.20) --> (636.20, 348.40)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1821.4MB
Summary Report:
Instances move: 421 (out of 40059 movable)
Mean displacement: 0.52 um
Max displacement: 3.00 um (Instance: sfp_instance/FE_OFC3619_n1536) (637.4, 350.2) -> (636.2, 348.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
Total net bbox length = 1.264e+06 (6.484e+05 6.153e+05) (ext = 1.327e+05)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1821.4MB
*** Finished refinePlace (0:44:53 mem=1821.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1821.4M)


Density : 0.1355
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:02.6 real=0:00:03.0 mem=1821.4M) ***
** GigaOpt Optimizer WNS Slack -27.676 TNS Slack -7586.864 Density 13.55
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.676|  -27.676|-7586.864|-7586.864|    13.55%|   0:00:00.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.664|  -27.664|-7585.380|-7585.380|    13.55%|   0:00:14.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.663|  -27.663|-7585.124|-7585.124|    13.55%|   0:00:01.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.660|  -27.660|-7585.008|-7585.008|    13.55%|   0:00:00.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.660|  -27.660|-7585.141|-7585.141|    13.55%|   0:00:06.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.659|  -27.659|-7585.125|-7585.125|    13.55%|   0:00:00.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.659|  -27.659|-7585.136|-7585.136|    13.55%|   0:00:01.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:22.0 real=0:00:22.0 mem=1802.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:22.1 real=0:00:22.0 mem=1802.3M) ***
** GigaOpt Optimizer WNS Slack -27.659 TNS Slack -7585.136 Density 13.55
*** Starting refinePlace (0:45:17 mem=1802.3M) ***
Total net bbox length = 1.265e+06 (6.485e+05 6.161e+05) (ext = 1.327e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1802.3MB
Move report: Detail placement moves 212 insts, mean move: 0.50 um, max move: 3.20 um
	Max move on inst (sfp_instance/FE_OCPC7499_n6620): (788.60, 343.00) --> (790.00, 344.80)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1802.3MB
Summary Report:
Instances move: 212 (out of 40061 movable)
Mean displacement: 0.50 um
Max displacement: 3.20 um (Instance: sfp_instance/FE_OCPC7499_n6620) (788.6, 343) -> (790, 344.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
Total net bbox length = 1.265e+06 (6.485e+05 6.161e+05) (ext = 1.327e+05)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1802.3MB
*** Finished refinePlace (0:45:18 mem=1802.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1802.3M)


Density : 0.1355
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:02.6 real=0:00:02.0 mem=1802.3M) ***
** GigaOpt Optimizer WNS Slack -27.659 TNS Slack -7585.136 Density 13.55
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.659|  -27.659|-7585.136|-7585.136|    13.55%|   0:00:00.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.655|  -27.655|-7584.838|-7584.838|    13.55%|   0:00:18.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.655|  -27.655|-7584.730|-7584.730|    13.55%|   0:00:01.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.655|  -27.655|-7584.730|-7584.730|    13.55%|   0:00:00.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:19.4 real=0:00:19.0 mem=1821.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:19.4 real=0:00:19.0 mem=1821.4M) ***
** GigaOpt Optimizer WNS Slack -27.655 TNS Slack -7584.730 Density 13.55
*** Starting refinePlace (0:45:39 mem=1821.4M) ***
Total net bbox length = 1.265e+06 (6.485e+05 6.161e+05) (ext = 1.327e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1821.4MB
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1821.4MB
Summary Report:
Instances move: 0 (out of 40063 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.265e+06 (6.485e+05 6.161e+05) (ext = 1.327e+05)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1821.4MB
*** Finished refinePlace (0:45:40 mem=1821.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1821.4M)


Density : 0.1355
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=1821.4M) ***
** GigaOpt Optimizer WNS Slack -27.655 TNS Slack -7584.730 Density 13.55
Optimizer WNS Pass 4
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.655|  -27.655|-7584.730|-7584.730|    13.55%|   0:00:00.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.643|  -27.643|-7583.533|-7583.533|    13.55%|   0:00:03.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -27.635|  -27.635|-7583.337|-7583.337|    13.55%|   0:00:01.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -27.630|  -27.630|-7583.055|-7583.055|    13.55%|   0:00:07.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.631|  -27.631|-7582.938|-7582.938|    13.55%|   0:00:06.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.626|  -27.626|-7582.792|-7582.792|    13.55%|   0:00:01.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.627|  -27.627|-7582.434|-7582.434|    13.55%|   0:00:01.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.627|  -27.627|-7582.201|-7582.201|    13.55%|   0:00:02.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.618|  -27.618|-7582.062|-7582.062|    13.55%|   0:00:00.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.618|  -27.618|-7581.361|-7581.361|    13.56%|   0:00:03.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.621|  -27.621|-7581.227|-7581.227|    13.56%|   0:00:00.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.615|  -27.615|-7580.994|-7580.994|    13.56%|   0:00:00.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.615|  -27.615|-7581.051|-7581.051|    13.56%|   0:00:00.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.613|  -27.613|-7580.784|-7580.784|    13.56%|   0:00:01.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.613|  -27.613|-7580.746|-7580.746|    13.56%|   0:00:00.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.605|  -27.605|-7580.602|-7580.602|    13.56%|   0:00:02.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.604|  -27.604|-7579.947|-7579.947|    13.56%|   0:00:01.0| 1783.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.604|  -27.604|-7579.785|-7579.785|    13.56%|   0:00:00.0| 1783.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.601|  -27.601|-7579.667|-7579.667|    13.56%|   0:00:01.0| 1783.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.601|  -27.601|-7579.604|-7579.604|    13.56%|   0:00:01.0| 1783.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.593|  -27.593|-7579.465|-7579.465|    13.56%|   0:00:00.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.593|  -27.593|-7579.080|-7579.080|    13.56%|   0:00:01.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.592|  -27.592|-7579.013|-7579.013|    13.56%|   0:00:10.0| 1840.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.592|  -27.592|-7578.852|-7578.852|    13.56%|   0:00:00.0| 1840.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.591|  -27.591|-7578.801|-7578.801|    13.56%|   0:00:04.0| 1840.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.589|  -27.589|-7578.693|-7578.693|    13.56%|   0:00:01.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.589|  -27.589|-7578.647|-7578.647|    13.56%|   0:00:00.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.590|  -27.590|-7577.950|-7577.950|    13.56%|   0:00:01.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
Analyzing useful skew in preCTS mode ...
| -27.590|  -27.590|-7577.954|-7577.954|    13.57%|   0:00:04.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:50.4 real=0:00:51.0 mem=1802.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:50.5 real=0:00:51.0 mem=1802.3M) ***
** GigaOpt Optimizer WNS Slack -27.590 TNS Slack -7577.954 Density 13.57
*** Starting refinePlace (0:46:32 mem=1802.3M) ***
Total net bbox length = 1.265e+06 (6.488e+05 6.164e+05) (ext = 1.327e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1802.3MB
Move report: Detail placement moves 583 insts, mean move: 0.60 um, max move: 3.40 um
	Max move on inst (sfp_instance/fifo_inst_int/U141): (845.80, 512.20) --> (847.40, 514.00)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1802.3MB
Summary Report:
Instances move: 583 (out of 40127 movable)
Mean displacement: 0.60 um
Max displacement: 3.40 um (Instance: sfp_instance/fifo_inst_int/U141) (845.8, 512.2) -> (847.4, 514)
	Length: 8 sites, height: 1 rows, site name: core, cell type: OA22D0
Total net bbox length = 1.265e+06 (6.489e+05 6.165e+05) (ext = 1.327e+05)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1802.3MB
*** Finished refinePlace (0:46:33 mem=1802.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1802.3M)


Density : 0.1357
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:02.6 real=0:00:02.0 mem=1802.3M) ***
** GigaOpt Optimizer WNS Slack -27.590 TNS Slack -7577.954 Density 13.57
Optimizer WNS Pass 5
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.590|  -27.590|-7577.954|-7577.954|    13.57%|   0:00:00.0| 1802.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.586|  -27.586|-7577.598|-7577.598|    13.57%|   0:00:21.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
Analyzing useful skew in preCTS mode ...
| -27.587|  -27.587|-7577.602|-7577.602|    13.57%|   0:00:02.0| 1821.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:23.3 real=0:00:23.0 mem=1821.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:23.3 real=0:00:23.0 mem=1821.4M) ***
** GigaOpt Optimizer WNS Slack -27.587 TNS Slack -7577.602 Density 13.57
*** Starting refinePlace (0:46:58 mem=1821.4M) ***
Total net bbox length = 1.266e+06 (6.491e+05 6.168e+05) (ext = 1.327e+05)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1821.4MB
Move report: Detail placement moves 137 insts, mean move: 0.44 um, max move: 2.20 um
	Max move on inst (sfp_instance/fifo_inst_int/fifo_mux_16_1a/FE_OCPC8137_n232): (849.60, 505.00) --> (850.00, 506.80)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1821.4MB
Summary Report:
Instances move: 137 (out of 40136 movable)
Mean displacement: 0.44 um
Max displacement: 2.20 um (Instance: sfp_instance/fifo_inst_int/fifo_mux_16_1a/FE_OCPC8137_n232) (849.6, 505) -> (850, 506.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 1.266e+06 (6.491e+05 6.168e+05) (ext = 1.327e+05)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1821.4MB
*** Finished refinePlace (0:47:00 mem=1821.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1821.4M)


Density : 0.1357
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:02.8 real=0:00:03.0 mem=1821.4M) ***
** GigaOpt Optimizer WNS Slack -27.587 TNS Slack -7577.602 Density 13.57
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 29 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:04:15 real=0:04:15 mem=1821.4M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -27.587
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Begin: GigaOpt Optimization in TNS mode
Info: 99 clock nets excluded from IPO operation.
*info: 99 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.587 TNS Slack -7577.602 Density 13.57
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.587|  -27.587|-7577.602|-7577.602|    13.57%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.586|  -27.586|-7576.618|-7576.618|    13.57%|   0:00:10.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.580|  -27.580|-7576.354|-7576.354|    13.57%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.581|  -27.581|-7575.910|-7575.910|    13.57%|   0:00:20.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.581|  -27.581|-7575.349|-7575.349|    13.57%|   0:00:16.0| 1808.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.582|  -27.582|-7574.583|-7574.583|    13.57%|   0:00:00.0| 1808.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.582|  -27.582|-7574.504|-7574.504|    13.57%|   0:00:00.0| 1808.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.582|  -27.582|-7573.951|-7573.951|    13.57%|   0:00:02.0| 1808.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.582|  -27.582|-7573.736|-7573.736|    13.57%|   0:00:04.0| 1808.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.582|  -27.582|-7573.475|-7573.475|    13.57%|   0:00:00.0| 1808.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -27.582|  -27.582|-7573.439|-7573.439|    13.58%|   0:00:02.0| 1808.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_18_/D               |
| -27.582|  -27.582|-7573.397|-7573.397|    13.58%|   0:00:00.0| 1808.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_18_/D               |
| -27.582|  -27.582|-7573.389|-7573.389|    13.58%|   0:00:00.0| 1808.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_18_/D               |
| -27.582|  -27.582|-7572.289|-7572.289|    13.58%|   0:00:04.0| 1808.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_16_/D               |
| -27.582|  -27.582|-7572.274|-7572.274|    13.58%|   0:00:00.0| 1808.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_16_/D               |
| -27.583|  -27.583|-7571.701|-7571.701|    13.58%|   0:00:00.0| 1808.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_16_/D               |
| -27.583|  -27.583|-7571.650|-7571.650|    13.58%|   0:00:01.0| 1808.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_16_/D               |
| -27.583|  -27.583|-7570.601|-7570.601|    13.58%|   0:00:00.0| 1808.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_16_/D               |
| -27.584|  -27.584|-7570.103|-7570.103|    13.58%|   0:00:01.0| 1808.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_16_/D               |
| -27.584|  -27.584|-7570.007|-7570.007|    13.58%|   0:00:00.0| 1808.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
| -27.584|  -27.584|-7569.878|-7569.878|    13.58%|   0:00:00.0| 1808.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_16_/D               |
| -27.584|  -27.584|-7569.864|-7569.864|    13.58%|   0:00:00.0| 1808.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_16_/D               |
| -27.584|  -27.584|-7569.860|-7569.860|    13.58%|   0:00:00.0| 1808.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_16_/D               |
| -27.585|  -27.585|-7569.538|-7569.538|    13.58%|   0:00:03.0| 1808.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
| -27.585|  -27.585|-7569.467|-7569.467|    13.58%|   0:00:03.0| 1808.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_17_/D               |
| -27.585|  -27.585|-7569.269|-7569.269|    13.58%|   0:00:01.0| 1808.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -27.585|  -27.585|-7569.023|-7569.023|    13.58%|   0:00:02.0| 1808.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
| -27.585|  -27.585|-7568.951|-7568.951|    13.58%|   0:00:00.0| 1808.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_17_/D               |
| -27.585|  -27.585|-7568.800|-7568.800|    13.58%|   0:00:01.0| 1808.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
| -27.585|  -27.585|-7568.706|-7568.706|    13.58%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
| -27.585|  -27.585|-7568.702|-7568.702|    13.58%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
| -27.585|  -27.585|-7568.520|-7568.520|    13.58%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
| -27.585|  -27.585|-7568.198|-7568.198|    13.58%|   0:00:01.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
| -27.585|  -27.585|-7568.138|-7568.138|    13.58%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
| -27.585|  -27.585|-7568.004|-7568.004|    13.59%|   0:00:01.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
| -27.586|  -27.586|-7567.816|-7567.816|    13.59%|   0:00:01.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
| -27.586|  -27.586|-7567.593|-7567.593|    13.59%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
| -27.586|  -27.586|-7567.483|-7567.483|    13.59%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
| -27.587|  -27.587|-7567.453|-7567.453|    13.59%|   0:00:01.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
| -27.588|  -27.588|-7567.058|-7567.058|    13.59%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
| -27.588|  -27.588|-7566.932|-7566.932|    13.59%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
| -27.589|  -27.589|-7566.772|-7566.772|    13.59%|   0:00:01.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
| -27.589|  -27.589|-7566.608|-7566.608|    13.59%|   0:00:01.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_15_/D               |
| -27.589|  -27.589|-7566.240|-7566.240|    13.59%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
| -27.589|  -27.589|-7566.166|-7566.166|    13.59%|   0:00:01.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
| -27.589|  -27.589|-7566.136|-7566.136|    13.59%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
| -27.589|  -27.589|-7566.124|-7566.124|    13.59%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
| -27.589|  -27.589|-7566.117|-7566.117|    13.59%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
| -27.589|  -27.589|-7565.817|-7565.817|    13.59%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -27.590|  -27.590|-7565.639|-7565.639|    13.59%|   0:00:01.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -27.590|  -27.590|-7565.571|-7565.571|    13.59%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -27.590|  -27.590|-7565.561|-7565.561|    13.59%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
| -27.590|  -27.590|-7565.470|-7565.470|    13.59%|   0:00:01.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
| -27.590|  -27.590|-7565.457|-7565.457|    13.60%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
| -27.590|  -27.590|-7565.422|-7565.422|    13.60%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -27.590|  -27.590|-7565.390|-7565.390|    13.60%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -27.590|  -27.590|-7565.377|-7565.377|    13.60%|   0:00:01.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
| -27.590|  -27.590|-7565.373|-7565.373|    13.60%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_18_/D               |
| -27.590|  -27.590|-7565.173|-7565.173|    13.60%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -27.590|  -27.590|-7565.143|-7565.143|    13.60%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -27.590|  -27.590|-7565.132|-7565.132|    13.60%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_12_/D               |
| -27.590|  -27.590|-7565.059|-7565.059|    13.60%|   0:00:01.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_12_/D               |
| -27.590|  -27.590|-7565.044|-7565.044|    13.60%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_12_/D               |
| -27.590|  -27.590|-7564.974|-7564.974|    13.60%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_10_/D               |
| -27.590|  -27.590|-7564.907|-7564.907|    13.60%|   0:00:01.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_10_/D               |
| -27.590|  -27.590|-7564.885|-7564.885|    13.60%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
| -27.590|  -27.590|-7564.635|-7564.635|    13.60%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
| -27.590|  -27.590|-7564.254|-7564.254|    13.60%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
| -27.590|  -27.590|-7563.919|-7563.919|    13.60%|   0:00:01.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
| -27.591|  -27.591|-7563.811|-7563.811|    13.60%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
| -27.591|  -27.591|-7563.643|-7563.643|    13.60%|   0:00:01.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_10_/D               |
| -27.591|  -27.591|-7563.503|-7563.503|    13.60%|   0:00:01.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_10_/D               |
| -27.591|  -27.591|-7563.497|-7563.497|    13.60%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_10_/D               |
| -27.591|  -27.591|-7563.202|-7563.202|    13.60%|   0:00:01.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_10_/D               |
| -27.591|  -27.591|-7563.196|-7563.196|    13.60%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_10_/D               |
| -27.591|  -27.591|-7562.754|-7562.754|    13.60%|   0:00:01.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_10_/D               |
| -27.592|  -27.592|-7562.488|-7562.488|    13.60%|   0:00:01.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_10_/D               |
| -27.592|  -27.592|-7562.351|-7562.351|    13.60%|   0:00:01.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_10_/D               |
| -27.592|  -27.592|-7562.324|-7562.324|    13.60%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_10_/D               |
| -27.593|  -27.593|-7561.904|-7561.904|    13.60%|   0:00:01.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_6_/D                |
| -27.593|  -27.593|-7561.741|-7561.741|    13.60%|   0:00:04.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_8_/D                |
| -27.593|  -27.593|-7561.716|-7561.716|    13.60%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_8_/D                |
| -27.593|  -27.593|-7561.642|-7561.642|    13.60%|   0:00:01.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_8_/D                |
| -27.593|  -27.593|-7561.425|-7561.425|    13.61%|   0:00:01.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_8_/D                |
| -27.593|  -27.593|-7561.325|-7561.325|    13.61%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_8_/D                |
| -27.593|  -27.593|-7561.111|-7561.111|    13.61%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_8_/D                |
| -27.593|  -27.593|-7561.036|-7561.036|    13.61%|   0:00:01.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_6_/D                |
| -27.594|  -27.594|-7560.325|-7560.325|    13.61%|   0:00:01.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
| -27.594|  -27.594|-7560.320|-7560.320|    13.61%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_8_/D                |
| -27.594|  -27.594|-7559.239|-7559.239|    13.61%|   0:00:01.0| 1753.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
| -27.594|  -27.594|-7559.227|-7559.227|    13.61%|   0:00:00.0| 1753.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
| -27.594|  -27.594|-7558.699|-7558.699|    13.61%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_6_/D                |
| -27.594|  -27.594|-7557.899|-7557.899|    13.61%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_6_/D                |
| -27.594|  -27.594|-7557.877|-7557.877|    13.61%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_6_/D                |
| -27.594|  -27.594|-7557.368|-7557.368|    13.61%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_6_/D                |
| -27.594|  -27.594|-7556.968|-7556.968|    13.61%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_6_/D                |
| -27.594|  -27.594|-7556.721|-7556.721|    13.61%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_6_/D                |
| -27.594|  -27.594|-7556.715|-7556.715|    13.61%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
| -27.594|  -27.594|-7556.346|-7556.346|    13.61%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_6_/D                |
| -27.594|  -27.594|-7556.262|-7556.262|    13.61%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_6_/D                |
| -27.594|  -27.594|-7556.256|-7556.256|    13.61%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_4_/D                |
| -27.594|  -27.594|-7556.249|-7556.249|    13.61%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
| -27.594|  -27.594|-7556.242|-7556.242|    13.61%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
| -27.594|  -27.594|-7555.682|-7555.682|    13.61%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_4_/D                |
| -27.594|  -27.594|-7555.426|-7555.426|    13.61%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_4_/D                |
| -27.594|  -27.594|-7555.423|-7555.423|    13.61%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_4_/D                |
| -27.594|  -27.594|-7555.417|-7555.417|    13.61%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_4_/D                |
| -27.594|  -27.594|-7555.080|-7555.080|    13.61%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_5_/D                |
| -27.594|  -27.594|-7555.021|-7555.021|    13.61%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_5_/D                |
| -27.594|  -27.594|-7555.013|-7555.013|    13.62%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_5_/D                |
| -27.594|  -27.594|-7554.769|-7554.769|    13.62%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
| -27.594|  -27.594|-7554.448|-7554.448|    13.62%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_5_/D                |
| -27.594|  -27.594|-7554.152|-7554.152|    13.62%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_5_/D                |
| -27.594|  -27.594|-7554.141|-7554.141|    13.62%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_5_/D                |
| -27.595|  -27.595|-7553.806|-7553.806|    13.62%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
| -27.595|  -27.595|-7553.746|-7553.746|    13.62%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
| -27.595|  -27.595|-7553.242|-7553.242|    13.62%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_3_/D                |
| -27.595|  -27.595|-7553.215|-7553.215|    13.62%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_13_/D               |
| -27.595|  -27.595|-7553.204|-7553.204|    13.62%|   0:00:07.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
| -27.595|  -27.595|-7552.923|-7552.923|    13.62%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
| -27.595|  -27.595|-7552.908|-7552.908|    13.62%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_3_/D                |
| -27.595|  -27.595|-7552.441|-7552.441|    13.62%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
| -27.595|  -27.595|-7552.432|-7552.432|    13.62%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
| -27.595|  -27.595|-7552.258|-7552.258|    13.62%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
| -27.595|  -27.595|-7552.243|-7552.243|    13.62%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
| -27.595|  -27.595|-7551.737|-7551.737|    13.62%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_0_/D                |
| -27.595|  -27.595|-7551.338|-7551.338|    13.62%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_0_/D                |
| -27.595|  -27.595|-7551.323|-7551.323|    13.62%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_0_/D                |
| -27.595|  -27.595|-7550.812|-7550.812|    13.62%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_12_/D               |
| -27.595|  -27.595|-7550.547|-7550.547|    13.62%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -27.595|  -27.595|-7550.218|-7550.218|    13.62%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
| -27.595|  -27.595|-7550.136|-7550.136|    13.62%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_12_/D               |
| -27.595|  -27.595|-7549.940|-7549.940|    13.62%|   0:00:02.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -27.595|  -27.595|-7549.918|-7549.918|    13.62%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -27.595|  -27.595|-7549.911|-7549.911|    13.62%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -27.595|  -27.595|-7549.608|-7549.608|    13.62%|   0:00:01.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_3_/D                |
| -27.595|  -27.595|-7549.604|-7549.604|    13.62%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_3_/D                |
| -27.595|  -27.595|-7549.597|-7549.597|    13.62%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_3_/D                |
| -27.595|  -27.595|-7549.284|-7549.284|    13.62%|   0:00:01.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_6_/D                |
| -27.595|  -27.595|-7549.266|-7549.266|    13.62%|   0:00:01.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_13_/D               |
| -27.595|  -27.595|-7549.058|-7549.058|    13.62%|   0:00:03.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_7_/D                |
| -27.595|  -27.595|-7548.898|-7548.898|    13.62%|   0:00:01.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_6_/D                |
| -27.595|  -27.595|-7548.764|-7548.764|    13.62%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_6_/D                |
| -27.595|  -27.595|-7548.753|-7548.753|    13.62%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_6_/D                |
| -27.595|  -27.595|-7548.713|-7548.713|    13.62%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
| -27.595|  -27.595|-7548.405|-7548.405|    13.62%|   0:00:02.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_1_/D                |
| -27.595|  -27.595|-7548.151|-7548.151|    13.62%|   0:00:02.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
| -27.595|  -27.595|-7547.938|-7547.938|    13.62%|   0:00:00.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
| -27.595|  -27.595|-7547.817|-7547.817|    13.62%|   0:00:01.0| 1789.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
| -27.595|  -27.595|-7547.812|-7547.812|    13.62%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_8_/D                |
| -27.595|  -27.595|-7547.740|-7547.740|    13.62%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
| -27.595|  -27.595|-7547.710|-7547.710|    13.62%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
| -27.595|  -27.595|-7547.693|-7547.693|    13.62%|   0:00:02.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
| -27.595|  -27.595|-7547.532|-7547.532|    13.62%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_5_/D                |
| -27.595|  -27.595|-7547.417|-7547.417|    13.62%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_5_/D                |
| -27.595|  -27.595|-7547.233|-7547.233|    13.62%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_6_/D                |
| -27.595|  -27.595|-7547.092|-7547.092|    13.62%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
| -27.595|  -27.595|-7546.937|-7546.937|    13.62%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
| -27.595|  -27.595|-7546.892|-7546.892|    13.62%|   0:00:02.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
| -27.595|  -27.595|-7546.476|-7546.476|    13.62%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
| -27.595|  -27.595|-7546.467|-7546.467|    13.62%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
| -27.595|  -27.595|-7546.346|-7546.346|    13.62%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
| -27.595|  -27.595|-7546.324|-7546.324|    13.62%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_6_/D                |
| -27.595|  -27.595|-7546.298|-7546.298|    13.62%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
| -27.595|  -27.595|-7546.107|-7546.107|    13.62%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_6_/D                |
| -27.595|  -27.595|-7546.036|-7546.036|    13.62%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_6_/D                |
| -27.595|  -27.595|-7546.016|-7546.016|    13.62%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_6_/D                |
| -27.595|  -27.595|-7545.707|-7545.707|    13.62%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
| -27.595|  -27.595|-7545.567|-7545.567|    13.62%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
| -27.595|  -27.595|-7545.320|-7545.320|    13.62%|   0:00:04.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_11_/D               |
| -27.595|  -27.595|-7545.083|-7545.083|    13.62%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
| -27.595|  -27.595|-7545.073|-7545.073|    13.62%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
| -27.595|  -27.595|-7544.882|-7544.882|    13.62%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
| -27.595|  -27.595|-7544.721|-7544.721|    13.62%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
| -27.595|  -27.595|-7544.683|-7544.683|    13.62%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
| -27.595|  -27.595|-7544.537|-7544.537|    13.62%|   0:00:02.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
| -27.595|  -27.595|-7544.351|-7544.351|    13.62%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
| -27.595|  -27.595|-7544.267|-7544.267|    13.62%|   0:00:01.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_8_/D                |
| -27.595|  -27.595|-7544.259|-7544.259|    13.62%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_8_/D                |
| -27.595|  -27.595|-7544.243|-7544.243|    13.62%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_8_/D                |
| -27.595|  -27.595|-7544.081|-7544.081|    13.62%|   0:00:01.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_9_/D                |
| -27.595|  -27.595|-7544.046|-7544.046|    13.62%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7543.844|-7543.844|    13.62%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_9_/D                |
| -27.595|  -27.595|-7543.838|-7543.838|    13.62%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_9_/D                |
| -27.595|  -27.595|-7543.750|-7543.750|    13.62%|   0:00:01.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
| -27.595|  -27.595|-7543.667|-7543.667|    13.62%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
| -27.595|  -27.595|-7543.638|-7543.638|    13.62%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7543.433|-7543.433|    13.62%|   0:00:01.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_6_/D                |
| -27.595|  -27.595|-7543.317|-7543.317|    13.62%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
| -27.595|  -27.595|-7543.184|-7543.184|    13.62%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
| -27.595|  -27.595|-7543.124|-7543.124|    13.62%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7543.085|-7543.085|    13.62%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7543.024|-7543.024|    13.62%|   0:00:01.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_4_/D                |
| -27.595|  -27.595|-7542.999|-7542.999|    13.62%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_4_/D                |
| -27.595|  -27.595|-7542.926|-7542.926|    13.62%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_4_/D                |
| -27.595|  -27.595|-7542.797|-7542.797|    13.63%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_4_/D                |
| -27.595|  -27.595|-7542.578|-7542.578|    13.63%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_5_/D                |
| -27.595|  -27.595|-7542.495|-7542.495|    13.63%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_5_/D                |
| -27.595|  -27.595|-7542.348|-7542.348|    13.63%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_3_/D                |
| -27.595|  -27.595|-7542.168|-7542.168|    13.63%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_3_/D                |
| -27.595|  -27.595|-7542.093|-7542.093|    13.63%|   0:00:01.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_3_/D                |
| -27.595|  -27.595|-7541.979|-7541.979|    13.63%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_0_/D                |
| -27.595|  -27.595|-7541.920|-7541.920|    13.63%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_0_/D                |
| -27.595|  -27.595|-7541.903|-7541.903|    13.63%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_0_/D                |
| -27.595|  -27.595|-7541.810|-7541.810|    13.63%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_0_/D                |
| -27.595|  -27.595|-7541.713|-7541.713|    13.63%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_0_/D                |
| -27.595|  -27.595|-7541.599|-7541.599|    13.63%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_0_/D                |
| -27.595|  -27.595|-7541.525|-7541.525|    13.63%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_0_/D                |
| -27.595|  -27.595|-7541.490|-7541.490|    13.63%|   0:00:01.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7541.451|-7541.451|    13.63%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
| -27.595|  -27.595|-7541.393|-7541.393|    13.63%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
| -27.595|  -27.595|-7541.251|-7541.251|    13.63%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
| -27.595|  -27.595|-7541.129|-7541.129|    13.63%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_1_/D                |
| -27.595|  -27.595|-7541.097|-7541.097|    13.63%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_1_/D                |
| -27.595|  -27.595|-7541.019|-7541.019|    13.63%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_1_/D                |
| -27.595|  -27.595|-7540.824|-7540.824|    13.63%|   0:00:01.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7540.791|-7540.791|    13.63%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7540.768|-7540.768|    13.63%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7540.694|-7540.694|    13.63%|   0:00:00.0| 1791.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7540.685|-7540.685|    13.63%|   0:00:00.0| 1753.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7540.581|-7540.581|    13.63%|   0:00:00.0| 1753.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7540.483|-7540.483|    13.63%|   0:00:00.0| 1753.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7540.362|-7540.362|    13.63%|   0:00:00.0| 1753.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7540.338|-7540.338|    13.63%|   0:00:00.0| 1753.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7540.310|-7540.310|    13.63%|   0:00:00.0| 1753.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7540.247|-7540.247|    13.63%|   0:00:00.0| 1753.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7540.188|-7540.188|    13.63%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7540.099|-7540.099|    13.63%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7540.061|-7540.061|    13.63%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7539.992|-7539.992|    13.63%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7539.900|-7539.900|    13.63%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7539.804|-7539.804|    13.63%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7539.772|-7539.772|    13.63%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7539.706|-7539.706|    13.63%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7539.639|-7539.639|    13.63%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7539.626|-7539.626|    13.63%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7539.575|-7539.575|    13.63%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7539.530|-7539.530|    13.63%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7539.496|-7539.496|    13.63%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7539.465|-7539.465|    13.63%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7539.330|-7539.330|    13.63%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7539.284|-7539.284|    13.64%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7539.266|-7539.266|    13.64%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7539.214|-7539.214|    13.64%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7539.177|-7539.177|    13.64%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7539.087|-7539.087|    13.64%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
| -27.595|  -27.595|-7538.998|-7538.998|    13.64%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
| -27.595|  -27.595|-7538.969|-7538.969|    13.64%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7538.941|-7538.941|    13.64%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7538.907|-7538.907|    13.64%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7538.857|-7538.857|    13.64%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7538.818|-7538.818|    13.64%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -27.595|  -27.595|-7539.182|-7539.182|    13.64%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
| -27.595|  -27.595|-7538.978|-7538.978|    13.64%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
| -27.595|  -27.595|-7538.906|-7538.906|    13.64%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
| -27.595|  -27.595|-7538.805|-7538.805|    13.64%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
| -27.595|  -27.595|-7538.767|-7538.767|    13.64%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_5_/D                |
| -27.595|  -27.595|-7538.668|-7538.668|    13.64%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_3_/D                |
| -27.595|  -27.595|-7538.659|-7538.659|    13.64%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_3_/D                |
| -27.595|  -27.595|-7538.648|-7538.648|    13.64%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_3_/D                |
| -27.595|  -27.595|-7538.630|-7538.630|    13.64%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -27.595|  -27.595|-7538.625|-7538.625|    13.64%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -27.595|  -27.595|-7538.622|-7538.622|    13.64%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -27.595|  -27.595|-7538.618|-7538.618|    13.64%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_1_/D                |
| -27.595|  -27.595|-7538.290|-7538.290|    13.64%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.595|  -27.595|-7538.027|-7538.027|    13.64%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.595|  -27.595|-7536.085|-7536.085|    13.64%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.595|  -27.595|-7524.292|-7524.292|    13.64%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.595|  -27.595|-7521.480|-7521.480|    13.64%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.595|  -27.595|-7516.640|-7516.640|    13.64%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
| -27.595|  -27.595|-7512.446|-7512.446|    13.64%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
| -27.595|  -27.595|-7509.301|-7509.301|    13.64%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
| -27.595|  -27.595|-7502.964|-7502.964|    13.64%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
| -27.595|  -27.595|-7499.083|-7499.083|    13.64%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
| -27.595|  -27.595|-7495.859|-7495.859|    13.64%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
| -27.595|  -27.595|-7495.180|-7495.180|    13.64%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
| -27.595|  -27.595|-7488.540|-7488.540|    13.65%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
| -27.595|  -27.595|-7483.359|-7483.359|    13.65%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_18_/D  |
| -27.595|  -27.595|-7472.985|-7472.985|    13.65%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_18_/D  |
| -27.595|  -27.595|-7465.309|-7465.309|    13.65%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_18_/D  |
| -27.595|  -27.595|-7459.978|-7459.978|    13.65%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_19_/D   |
| -27.595|  -27.595|-7453.495|-7453.495|    13.65%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_18_/D  |
| -27.595|  -27.595|-7445.189|-7445.189|    13.65%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.595|  -27.595|-7440.284|-7440.284|    13.65%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_19_/D   |
| -27.595|  -27.595|-7436.726|-7436.726|    13.65%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.595|  -27.595|-7429.006|-7429.006|    13.66%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.595|  -27.595|-7421.558|-7421.558|    13.66%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.595|  -27.595|-7415.410|-7415.410|    13.66%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.595|  -27.595|-7413.887|-7413.887|    13.66%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.595|  -27.595|-7406.236|-7406.236|    13.67%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.595|  -27.595|-7401.691|-7401.691|    13.67%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.595|  -27.595|-7397.665|-7397.665|    13.67%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.595|  -27.595|-7393.333|-7393.333|    13.67%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.595|  -27.595|-7387.202|-7387.202|    13.68%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.595|  -27.595|-7379.308|-7379.308|    13.68%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.595|  -27.595|-7374.867|-7374.867|    13.69%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.596|  -27.596|-7369.860|-7369.860|    13.69%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.596|  -27.596|-7369.139|-7369.139|    13.69%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_18_/D  |
| -27.596|  -27.596|-7366.148|-7366.148|    13.69%|   0:00:03.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.596|  -27.596|-7361.589|-7361.589|    13.70%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.596|  -27.596|-7360.524|-7360.524|    13.70%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.596|  -27.596|-7360.378|-7360.378|    13.70%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.596|  -27.596|-7360.169|-7360.169|    13.70%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.596|  -27.596|-7359.808|-7359.808|    13.70%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.596|  -27.596|-7355.745|-7355.745|    13.70%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.596|  -27.596|-7352.979|-7352.979|    13.71%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.596|  -27.596|-7352.240|-7352.240|    13.71%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_18_/D  |
| -27.596|  -27.596|-7350.806|-7350.806|    13.71%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.596|  -27.596|-7349.024|-7349.024|    13.71%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_18_/D  |
| -27.596|  -27.596|-7343.485|-7343.485|    13.71%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.596|  -27.596|-7340.701|-7340.701|    13.71%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_18_/D  |
| -27.596|  -27.596|-7338.758|-7338.758|    13.71%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_18_/D  |
| -27.596|  -27.596|-7336.370|-7336.370|    13.71%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_18_/D  |
| -27.596|  -27.596|-7333.754|-7333.754|    13.72%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_18_/D  |
| -27.596|  -27.596|-7331.212|-7331.212|    13.72%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_18_/D  |
| -27.596|  -27.596|-7330.542|-7330.542|    13.72%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_18_/D  |
| -27.596|  -27.596|-7326.824|-7326.824|    13.72%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.596|  -27.596|-7319.097|-7319.097|    13.73%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.596|  -27.596|-7317.201|-7317.201|    13.73%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.596|  -27.596|-7315.821|-7315.821|    13.73%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.596|  -27.596|-7312.939|-7312.939|    13.73%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_18_/D  |
| -27.596|  -27.596|-7311.362|-7311.362|    13.73%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.596|  -27.596|-7310.109|-7310.109|    13.73%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.596|  -27.596|-7309.050|-7309.050|    13.73%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.596|  -27.596|-7305.768|-7305.768|    13.74%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.596|  -27.596|-7305.018|-7305.018|    13.74%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.596|  -27.596|-7303.090|-7303.090|    13.74%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_19_/D   |
| -27.596|  -27.596|-7300.252|-7300.252|    13.74%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_18_/D  |
| -27.596|  -27.596|-7297.167|-7297.167|    13.74%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -27.596|  -27.596|-7294.673|-7294.673|    13.74%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_18_/D  |
| -27.596|  -27.596|-7291.826|-7291.826|    13.74%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_18_/D  |
| -27.596|  -27.596|-7289.723|-7289.723|    13.74%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_18_/D  |
| -27.596|  -27.596|-7284.352|-7284.352|    13.75%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.596|  -27.596|-7280.480|-7280.480|    13.76%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.596|  -27.596|-7279.661|-7279.661|    13.76%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.596|  -27.596|-7276.233|-7276.233|    13.76%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.596|  -27.596|-7276.117|-7276.117|    13.76%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.596|  -27.596|-7275.045|-7275.045|    13.76%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.596|  -27.596|-7274.818|-7274.818|    13.76%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.596|  -27.596|-7274.669|-7274.669|    13.76%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.596|  -27.596|-7272.343|-7272.343|    13.77%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_18_/D  |
| -27.596|  -27.596|-7267.844|-7267.844|    13.77%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.596|  -27.596|-7260.614|-7260.614|    13.78%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.596|  -27.596|-7260.054|-7260.054|    13.78%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.596|  -27.596|-7257.266|-7257.266|    13.78%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.596|  -27.596|-7256.960|-7256.960|    13.78%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.596|  -27.596|-7255.058|-7255.058|    13.78%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.596|  -27.596|-7254.919|-7254.919|    13.78%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.596|  -27.596|-7251.171|-7251.171|    13.79%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_18_/D  |
| -27.596|  -27.596|-7248.108|-7248.108|    13.79%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_18_/D  |
| -27.596|  -27.596|-7245.480|-7245.480|    13.79%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_18_/D  |
| -27.596|  -27.596|-7243.901|-7243.901|    13.79%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_18_/D  |
| -27.596|  -27.596|-7242.369|-7242.369|    13.79%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_18_/D  |
| -27.596|  -27.596|-7240.508|-7240.508|    13.80%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.596|  -27.596|-7233.999|-7233.999|    13.80%|   0:00:03.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
| -27.596|  -27.596|-7232.766|-7232.766|    13.80%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_19_/D   |
| -27.596|  -27.596|-7232.393|-7232.393|    13.80%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_18_/D  |
| -27.596|  -27.596|-7231.494|-7231.494|    13.80%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_19_/D   |
| -27.596|  -27.596|-7230.979|-7230.979|    13.81%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.596|  -27.596|-7229.308|-7229.308|    13.81%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.596|  -27.596|-7229.219|-7229.219|    13.81%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.596|  -27.596|-7226.566|-7226.566|    13.81%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.596|  -27.596|-7225.475|-7225.475|    13.81%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.596|  -27.596|-7225.296|-7225.296|    13.81%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.596|  -27.596|-7224.843|-7224.843|    13.81%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.596|  -27.596|-7224.425|-7224.425|    13.82%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_22_/D                       |
| -27.596|  -27.596|-7221.719|-7221.719|    13.82%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
| -27.596|  -27.596|-7221.484|-7221.484|    13.82%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
| -27.596|  -27.596|-7221.215|-7221.215|    13.82%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
| -27.596|  -27.596|-7216.641|-7216.641|    13.82%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
| -27.596|  -27.596|-7215.007|-7215.007|    13.82%|   0:00:02.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
| -27.596|  -27.596|-7214.851|-7214.851|    13.82%|   0:00:00.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
| -27.596|  -27.596|-7211.850|-7211.850|    13.83%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_18_/D   |
| -27.596|  -27.596|-7210.235|-7210.235|    13.83%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
| -27.596|  -27.596|-7208.893|-7208.893|    13.83%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_19_/D   |
| -27.596|  -27.596|-7208.150|-7208.150|    13.83%|   0:00:01.0| 1772.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
| -27.596|  -27.596|-7207.101|-7207.101|    13.83%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
| -27.596|  -27.596|-7207.042|-7207.042|    13.84%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
| -27.596|  -27.596|-7204.712|-7204.712|    13.84%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
| -27.596|  -27.596|-7203.763|-7203.763|    13.84%|   0:00:02.0| 1770.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_19_/D   |
| -27.596|  -27.596|-7201.456|-7201.456|    13.84%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
| -27.596|  -27.596|-7200.259|-7200.259|    13.84%|   0:00:02.0| 1770.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
| -27.596|  -27.596|-7198.565|-7198.565|    13.85%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
| -27.596|  -27.596|-7197.026|-7197.026|    13.85%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
| -27.596|  -27.596|-7196.360|-7196.360|    13.85%|   0:00:00.0| 1770.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
| -27.596|  -27.596|-7195.576|-7195.576|    13.85%|   0:00:02.0| 1770.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
| -27.596|  -27.596|-7192.459|-7192.459|    13.85%|   0:00:01.0| 1770.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
| -27.596|  -27.596|-7190.537|-7190.537|    13.86%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
| -27.596|  -27.596|-7189.211|-7189.211|    13.86%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
| -27.596|  -27.596|-7187.870|-7187.870|    13.86%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
| -27.596|  -27.596|-7184.209|-7184.209|    13.86%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_19_/D  |
| -27.596|  -27.596|-7182.579|-7182.579|    13.87%|   0:00:03.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
| -27.596|  -27.596|-7182.500|-7182.500|    13.87%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_19_/D  |
| -27.596|  -27.596|-7177.751|-7177.751|    13.88%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_19_/D  |
| -27.596|  -27.596|-7177.688|-7177.688|    13.88%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
| -27.596|  -27.596|-7175.823|-7175.823|    13.88%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
| -27.596|  -27.596|-7175.423|-7175.423|    13.88%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
| -27.596|  -27.596|-7174.801|-7174.801|    13.89%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_19_/D  |
| -27.596|  -27.596|-7173.125|-7173.125|    13.89%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
| -27.596|  -27.596|-7171.767|-7171.767|    13.89%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
| -27.596|  -27.596|-7168.824|-7168.824|    13.89%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_18_/D   |
| -27.596|  -27.596|-7166.131|-7166.131|    13.90%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_18_/D   |
| -27.596|  -27.596|-7163.987|-7163.987|    13.90%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_18_/D   |
| -27.596|  -27.596|-7160.615|-7160.615|    13.90%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_/D   |
| -27.596|  -27.596|-7157.838|-7157.838|    13.91%|   0:00:03.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
| -27.596|  -27.596|-7156.272|-7156.272|    13.91%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
| -27.596|  -27.596|-7155.828|-7155.828|    13.91%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
| -27.596|  -27.596|-7153.721|-7153.721|    13.92%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_19_/D  |
| -27.596|  -27.596|-7153.017|-7153.017|    13.92%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_19_/D  |
| -27.596|  -27.596|-7152.892|-7152.892|    13.92%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_19_/D  |
| -27.596|  -27.596|-7152.132|-7152.132|    13.92%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_19_/D  |
| -27.596|  -27.596|-7151.648|-7151.648|    13.92%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_19_/D  |
| -27.596|  -27.596|-7151.553|-7151.553|    13.92%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_19_/D  |
| -27.596|  -27.596|-7150.605|-7150.605|    13.93%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
| -27.596|  -27.596|-7150.165|-7150.165|    13.93%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_18_/D   |
| -27.596|  -27.596|-7150.103|-7150.103|    13.93%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_18_/D   |
| -27.596|  -27.596|-7149.912|-7149.912|    13.93%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_18_/D   |
| -27.596|  -27.596|-7147.857|-7147.857|    13.93%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_18_/D   |
| -27.596|  -27.596|-7147.458|-7147.458|    13.93%|   0:00:03.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_18_/D   |
| -27.596|  -27.596|-7146.925|-7146.925|    13.93%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_18_/D   |
| -27.596|  -27.596|-7146.294|-7146.294|    13.93%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_18_/D   |
| -27.596|  -27.596|-7145.332|-7145.332|    13.93%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
| -27.596|  -27.596|-7144.838|-7144.838|    13.94%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
| -27.596|  -27.596|-7144.533|-7144.533|    13.94%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
| -27.596|  -27.596|-7143.502|-7143.502|    13.94%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_18_/D   |
| -27.596|  -27.596|-7142.886|-7142.886|    13.94%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_18_/D   |
| -27.596|  -27.596|-7142.427|-7142.427|    13.94%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_18_/D   |
| -27.596|  -27.596|-7141.073|-7141.073|    13.94%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
| -27.596|  -27.596|-7140.774|-7140.774|    13.95%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
| -27.596|  -27.596|-7140.058|-7140.058|    13.95%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_18_/D   |
| -27.596|  -27.596|-7138.835|-7138.835|    13.95%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_18_/D   |
| -27.596|  -27.596|-7138.738|-7138.738|    13.95%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_18_/D   |
| -27.596|  -27.596|-7138.296|-7138.296|    13.95%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_18_/D   |
| -27.596|  -27.596|-7138.050|-7138.050|    13.95%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_18_/D   |
| -27.596|  -27.596|-7136.943|-7136.943|    13.95%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_18_/D   |
| -27.596|  -27.596|-7136.525|-7136.525|    13.95%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
| -27.596|  -27.596|-7136.318|-7136.318|    13.96%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
| -27.596|  -27.596|-7135.297|-7135.297|    13.96%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
| -27.596|  -27.596|-7134.857|-7134.857|    13.96%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
| -27.596|  -27.596|-7134.184|-7134.184|    13.96%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
| -27.596|  -27.596|-7133.752|-7133.752|    13.97%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
| -27.596|  -27.596|-7133.668|-7133.668|    13.97%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
| -27.596|  -27.596|-7132.939|-7132.939|    13.97%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
| -27.596|  -27.596|-7132.788|-7132.788|    13.97%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
| -27.596|  -27.596|-7132.764|-7132.764|    13.97%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
| -27.596|  -27.596|-7132.741|-7132.741|    13.97%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_19_/D   |
| -27.596|  -27.596|-7132.721|-7132.721|    13.97%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_19_/D  |
| -27.596|  -27.596|-7131.610|-7131.610|    13.97%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_19_/D  |
| -27.596|  -27.596|-7131.498|-7131.498|    13.98%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_19_/D  |
| -27.596|  -27.596|-7131.217|-7131.217|    13.98%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_19_/D  |
| -27.596|  -27.596|-7131.025|-7131.025|    13.98%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_19_/D                       |
| -27.596|  -27.596|-7130.927|-7130.927|    13.98%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
| -27.596|  -27.596|-7130.516|-7130.516|    13.98%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_19_/D                       |
| -27.596|  -27.596|-7130.450|-7130.450|    13.98%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_19_/D                       |
| -27.596|  -27.596|-7130.430|-7130.430|    13.98%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_19_/D                       |
| -27.596|  -27.596|-7129.166|-7129.166|    13.98%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7126.938|-7126.938|    13.98%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7126.160|-7126.160|    13.98%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7125.968|-7125.968|    13.98%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7125.761|-7125.761|    13.98%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7125.341|-7125.341|    13.98%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7124.506|-7124.506|    13.98%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7124.435|-7124.435|    13.99%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7123.550|-7123.550|    13.99%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7123.221|-7123.221|    13.99%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7122.606|-7122.606|    13.99%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7122.113|-7122.113|    13.99%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7121.715|-7121.715|    13.99%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7121.575|-7121.575|    13.99%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7120.749|-7120.749|    13.99%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7119.797|-7119.797|    14.00%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7119.199|-7119.199|    14.00%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7119.033|-7119.033|    14.00%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7117.384|-7117.384|    14.00%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7115.029|-7115.029|    14.00%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7114.480|-7114.480|    14.00%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7113.924|-7113.924|    14.00%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7113.385|-7113.385|    14.01%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7112.863|-7112.863|    14.01%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7112.090|-7112.090|    14.01%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7110.263|-7110.263|    14.01%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7109.815|-7109.815|    14.01%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7108.924|-7108.924|    14.01%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7108.736|-7108.736|    14.02%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7107.268|-7107.268|    14.02%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_17_/D  |
| -27.596|  -27.596|-7104.401|-7104.401|    14.02%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7104.376|-7104.376|    14.02%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7104.091|-7104.091|    14.02%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7103.652|-7103.652|    14.02%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
| -27.596|  -27.596|-7101.120|-7101.120|    14.03%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7100.896|-7100.896|    14.03%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
| -27.596|  -27.596|-7099.938|-7099.938|    14.03%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7099.810|-7099.810|    14.03%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_17_/D  |
| -27.596|  -27.596|-7097.693|-7097.693|    14.03%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_18_/D                       |
| -27.596|  -27.596|-7097.100|-7097.100|    14.04%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_18_/D                       |
| -27.596|  -27.596|-7095.972|-7095.972|    14.04%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_18_/D                       |
| -27.596|  -27.596|-7095.586|-7095.586|    14.04%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_18_/D                       |
| -27.596|  -27.596|-7094.558|-7094.558|    14.04%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_18_/D                       |
| -27.596|  -27.596|-7094.417|-7094.417|    14.05%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_18_/D                       |
| -27.596|  -27.596|-7093.902|-7093.902|    14.05%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_17_/D   |
| -27.596|  -27.596|-7093.828|-7093.828|    14.05%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_17_/D   |
| -27.596|  -27.596|-7093.116|-7093.116|    14.05%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_17_/D   |
| -27.596|  -27.596|-7092.718|-7092.718|    14.05%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_17_/D   |
| -27.596|  -27.596|-7091.367|-7091.367|    14.05%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_17_/D   |
| -27.596|  -27.596|-7090.792|-7090.792|    14.05%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_17_/D   |
| -27.596|  -27.596|-7090.518|-7090.518|    14.05%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_17_/D   |
| -27.596|  -27.596|-7090.481|-7090.481|    14.05%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_17_/D   |
| -27.596|  -27.596|-7090.072|-7090.072|    14.05%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_16_/D  |
| -27.596|  -27.596|-7089.942|-7089.942|    14.05%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_17_/D                       |
| -27.596|  -27.596|-7089.358|-7089.358|    14.05%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
| -27.596|  -27.596|-7088.989|-7088.989|    14.05%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_17_/D                       |
| -27.596|  -27.596|-7088.920|-7088.920|    14.05%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_17_/D                       |
| -27.596|  -27.596|-7088.759|-7088.759|    14.05%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_17_/D                       |
| -27.596|  -27.596|-7088.455|-7088.455|    14.05%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_16_/D   |
| -27.596|  -27.596|-7088.396|-7088.396|    14.05%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_16_/D   |
| -27.596|  -27.596|-7088.222|-7088.222|    14.05%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_16_/D   |
| -27.596|  -27.596|-7087.929|-7087.929|    14.05%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_16_/D  |
| -27.596|  -27.596|-7087.748|-7087.748|    14.06%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_16_/D   |
| -27.596|  -27.596|-7087.609|-7087.609|    14.06%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_16_/D  |
| -27.596|  -27.596|-7086.880|-7086.880|    14.06%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_16_/D   |
| -27.596|  -27.596|-7085.618|-7085.618|    14.06%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_16_/D   |
| -27.596|  -27.596|-7084.622|-7084.622|    14.06%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_16_/D   |
| -27.596|  -27.596|-7083.906|-7083.906|    14.06%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_16_/D  |
| -27.596|  -27.596|-7083.902|-7083.902|    14.06%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_16_/D  |
| -27.596|  -27.596|-7083.620|-7083.620|    14.06%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_16_/D  |
| -27.596|  -27.596|-7083.262|-7083.262|    14.06%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_16_/D  |
| -27.596|  -27.596|-7083.090|-7083.090|    14.06%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_16_/D  |
| -27.596|  -27.596|-7083.044|-7083.044|    14.06%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_16_/D  |
| -27.596|  -27.596|-7082.788|-7082.788|    14.06%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_16_/D   |
| -27.596|  -27.596|-7082.718|-7082.718|    14.06%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_16_/D   |
| -27.596|  -27.596|-7082.668|-7082.668|    14.06%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_16_/D   |
| -27.596|  -27.596|-7082.006|-7082.006|    14.06%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
| -27.596|  -27.596|-7081.531|-7081.531|    14.06%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_15_/D  |
| -27.596|  -27.596|-7081.488|-7081.488|    14.06%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_15_/D  |
| -27.596|  -27.596|-7081.313|-7081.313|    14.06%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
| -27.596|  -27.596|-7081.141|-7081.141|    14.06%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
| -27.596|  -27.596|-7080.967|-7080.967|    14.06%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_/D   |
| -27.596|  -27.596|-7080.656|-7080.656|    14.06%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/D  |
| -27.596|  -27.596|-7080.127|-7080.127|    14.06%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_15_/D  |
| -27.596|  -27.596|-7079.734|-7079.734|    14.07%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_15_/D  |
| -27.596|  -27.596|-7079.207|-7079.207|    14.07%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_15_/D  |
| -27.596|  -27.596|-7079.009|-7079.009|    14.07%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/D  |
| -27.596|  -27.596|-7078.575|-7078.575|    14.07%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_15_/D  |
| -27.596|  -27.596|-7078.124|-7078.124|    14.07%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_15_/D  |
| -27.596|  -27.596|-7077.775|-7077.775|    14.07%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_15_/D  |
| -27.596|  -27.596|-7077.644|-7077.644|    14.07%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_15_/D  |
| -27.596|  -27.596|-7077.597|-7077.597|    14.07%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_15_/D  |
| -27.596|  -27.596|-7077.230|-7077.230|    14.07%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_15_/D  |
| -27.596|  -27.596|-7076.656|-7076.656|    14.07%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_15_/D  |
| -27.596|  -27.596|-7076.405|-7076.405|    14.07%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_15_/D  |
| -27.596|  -27.596|-7076.259|-7076.259|    14.07%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_15_/D  |
| -27.596|  -27.596|-7076.206|-7076.206|    14.07%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_15_/D  |
| -27.596|  -27.596|-7076.082|-7076.082|    14.07%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_15_/D  |
| -27.596|  -27.596|-7076.051|-7076.051|    14.07%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_15_/D  |
| -27.596|  -27.596|-7075.587|-7075.587|    14.07%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_14_/D   |
| -27.596|  -27.596|-7074.865|-7074.865|    14.07%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_14_/D   |
| -27.596|  -27.596|-7074.457|-7074.457|    14.07%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_14_/D   |
| -27.596|  -27.596|-7074.385|-7074.385|    14.07%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_14_/D   |
| -27.596|  -27.596|-7074.171|-7074.171|    14.07%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
| -27.596|  -27.596|-7073.878|-7073.878|    14.07%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_14_/D   |
| -27.596|  -27.596|-7073.788|-7073.788|    14.07%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_14_/D  |
| -27.596|  -27.596|-7073.407|-7073.407|    14.07%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_14_/D  |
| -27.596|  -27.596|-7073.193|-7073.193|    14.07%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_14_/D  |
| -27.596|  -27.596|-7073.032|-7073.032|    14.07%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_14_/D  |
| -27.596|  -27.596|-7072.871|-7072.871|    14.07%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_14_/D   |
| -27.596|  -27.596|-7072.446|-7072.446|    14.07%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_14_/D   |
| -27.596|  -27.596|-7071.059|-7071.059|    14.07%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_14_/D   |
| -27.596|  -27.596|-7070.177|-7070.177|    14.07%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_14_/D  |
| -27.596|  -27.596|-7069.062|-7069.062|    14.08%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
| -27.596|  -27.596|-7068.723|-7068.723|    14.08%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
| -27.596|  -27.596|-7068.639|-7068.639|    14.08%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
| -27.596|  -27.596|-7068.522|-7068.522|    14.08%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
| -27.596|  -27.596|-7068.478|-7068.478|    14.08%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
| -27.596|  -27.596|-7068.473|-7068.473|    14.08%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
| -27.596|  -27.596|-7067.798|-7067.798|    14.08%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
| -27.596|  -27.596|-7067.362|-7067.362|    14.08%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_13_/D   |
| -27.596|  -27.596|-7066.982|-7066.982|    14.08%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
| -27.596|  -27.596|-7066.919|-7066.919|    14.08%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
| -27.596|  -27.596|-7066.750|-7066.750|    14.08%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
| -27.596|  -27.596|-7066.648|-7066.648|    14.08%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
| -27.596|  -27.596|-7066.627|-7066.627|    14.08%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_13_/D  |
| -27.596|  -27.596|-7066.445|-7066.445|    14.08%|   0:00:02.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_13_/D   |
| -27.596|  -27.596|-7066.316|-7066.316|    14.08%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_13_/D   |
| -27.596|  -27.596|-7065.820|-7065.820|    14.08%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
| -27.596|  -27.596|-7065.722|-7065.722|    14.08%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
| -27.596|  -27.596|-7065.540|-7065.540|    14.08%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
| -27.596|  -27.596|-7064.983|-7064.983|    14.08%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
| -27.596|  -27.596|-7064.451|-7064.451|    14.08%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
| -27.596|  -27.596|-7064.004|-7064.004|    14.08%|   0:00:01.0| 1751.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
| -27.596|  -27.596|-7064.004|-7064.004|    14.08%|   0:00:00.0| 1751.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:40 real=0:07:42 mem=1751.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.003|  -27.596|  -0.003|-7064.004|    14.08%|   0:00:00.0| 1751.2M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q1_reg_10_/D   |
|   0.015|  -27.596|   0.000|-7063.979|    14.09%|   0:00:01.0| 1770.3M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q1_reg_9_/D    |
|   0.015|  -27.596|   0.000|-7063.979|    14.09%|   0:00:00.0| 1770.3M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q1_reg_9_/D    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1770.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:41 real=0:07:43 mem=1770.3M) ***
** GigaOpt Optimizer WNS Slack -27.596 TNS Slack -7063.979 Density 14.09
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -27.596  TNS Slack -7063.979 Density 14.09
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    14.09%|        -| -27.596|-7063.979|   0:00:00.0| 1770.3M|
|    14.05%|      194| -27.595|-7065.615|   0:00:06.0| 1770.3M|
|    14.01%|      961| -27.593|-7068.351|   0:00:10.0| 1770.3M|
|    14.01%|        6| -27.593|-7068.348|   0:00:00.0| 1770.3M|
|    14.01%|        0| -27.593|-7068.348|   0:00:00.0| 1770.3M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -27.593  TNS Slack -7068.348 Density 14.01
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 174 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:16.3) (real = 0:00:16.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:16, real=0:00:16, mem=1751.21M, totSessionCpu=0:55:04).
*** Starting refinePlace (0:55:04 mem=1767.2M) ***
Total net bbox length = 1.277e+06 (6.558e+05 6.207e+05) (ext = 1.327e+05)
Move report: Timing Driven Placement moves 925 insts, mean move: 3.44 um, max move: 14.60 um
	Max move on inst (sfp_instance/FE_OCPC8175_n6630): (792.20, 339.40) --> (805.00, 337.60)
	Runtime: CPU: 0:00:06.8 REAL: 0:00:07.0 MEM: 1876.9MB
Move report: Detail placement moves 7516 insts, mean move: 1.17 um, max move: 11.20 um
	Max move on inst (ofifo_inst/col_idx_4__fifo_instance/FE_OFC4909_n52): (665.40, 622.00) --> (676.60, 622.00)
	Runtime: CPU: 0:00:04.4 REAL: 0:00:04.0 MEM: 1796.9MB
Summary Report:
Instances move: 8070 (out of 40379 movable)
Mean displacement: 1.43 um
Max displacement: 14.60 um (Instance: sfp_instance/FE_OCPC8175_n6630) (792.2, 339.4) -> (805, 337.6)
	Length: 7 sites, height: 1 rows, site name: core, cell type: INVD4
Total net bbox length = 1.270e+06 (6.491e+05 6.210e+05) (ext = 1.326e+05)
Runtime: CPU: 0:00:11.3 REAL: 0:00:11.0 MEM: 1796.9MB
*** Finished refinePlace (0:55:15 mem=1796.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1796.9M)


Density : 0.1401
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:12.3 real=0:00:12.0 mem=1796.9M) ***
** GigaOpt Optimizer WNS Slack -27.593 TNS Slack -7068.368 Density 14.01
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 174 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:08:11 real=0:08:11 mem=1796.9M) ***

End: GigaOpt Optimization in TNS mode
Info: 99 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -27.593  TNS Slack -7068.368 Density 14.01
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    14.01%|        -| -27.593|-7068.368|   0:00:00.0| 1774.2M|
|    14.01%|        1| -27.593|-7068.368|   0:00:01.0| 1774.2M|
|    14.00%|      106| -27.593|-7068.358|   0:00:01.0| 1774.2M|
|    14.00%|        2| -27.593|-7068.358|   0:00:01.0| 1774.2M|
|    14.00%|        0| -27.593|-7068.358|   0:00:00.0| 1774.2M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -27.593  TNS Slack -7068.358 Density 14.00
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 174 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:04.0) **
*** Starting refinePlace (0:55:20 mem=1774.2M) ***
Total net bbox length = 1.270e+06 (6.491e+05 6.210e+05) (ext = 1.326e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1774.2MB
Summary Report:
Instances move: 0 (out of 40378 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.270e+06 (6.491e+05 6.210e+05) (ext = 1.326e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1774.2MB
*** Finished refinePlace (0:55:21 mem=1774.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1774.2M)


Density : 0.1400
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1774.2M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1625.39M, totSessionCpu=0:55:21).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3361 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=46095  numIgnoredNets=0
[NR-eagl] There are 99 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 46095 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 174 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.006000e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 45921 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.06% H + 0.00% V. EstWL: 1.358203e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.05% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.07% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 160199
[NR-eagl] Layer2(M2)(V) length: 3.509248e+05um, number of vias: 225677
[NR-eagl] Layer3(M3)(H) length: 4.442170e+05um, number of vias: 17668
[NR-eagl] Layer4(M4)(V) length: 2.243864e+05um, number of vias: 7636
[NR-eagl] Layer5(M5)(H) length: 2.451050e+05um, number of vias: 3049
[NR-eagl] Layer6(M6)(V) length: 8.677393e+04um, number of vias: 1421
[NR-eagl] Layer7(M7)(H) length: 2.917070e+04um, number of vias: 1738
[NR-eagl] Layer8(M8)(V) length: 2.827203e+04um, number of vias: 0
[NR-eagl] Total length: 1.408850e+06um, number of vias: 417388
[NR-eagl] End Peak syMemory usage = 1604.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 3.27 seconds
Extraction called for design 'core' of instances=40381 and nets=47562 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1596.824M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.17, normalized total congestion hotspot area = 0.17 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (643.60 298.00 730.00 384.40)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1687.92 CPU=0:00:07.5 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.8  real=0:00:09.0  mem= 1687.9M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 99 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    28   |   209   |    23   |     23  |     0   |     0   |     0   |     0   | -27.76 |          0|          0|          0|  14.00  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -27.76 |         28|          0|         21|  14.01  |   0:00:01.0|    1783.3M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -27.76 |          0|          0|          0|  14.01  |   0:00:00.0|    1783.3M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 131 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=1783.3M) ***

*** Starting refinePlace (0:55:45 mem=1815.3M) ***
Total net bbox length = 1.270e+06 (6.491e+05 6.211e+05) (ext = 1.314e+05)
Move report: Detail placement moves 15 insts, mean move: 1.41 um, max move: 3.00 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFC9072_DP_OP_78J5_122_5511_n2191): (653.00, 847.00) --> (656.00, 847.00)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1815.3MB
Summary Report:
Instances move: 15 (out of 40406 movable)
Mean displacement: 1.41 um
Max displacement: 3.00 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFC9072_DP_OP_78J5_122_5511_n2191) (653, 847) -> (656, 847)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 1.270e+06 (6.491e+05 6.211e+05) (ext = 1.314e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1815.3MB
*** Finished refinePlace (0:55:45 mem=1815.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1815.3M)


Density : 0.1401
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1815.3M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -27.593 -> -27.762 (bump = 0.169)
Begin: GigaOpt postEco optimization
Info: 99 clock nets excluded from IPO operation.
*info: 99 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.762 TNS Slack -7113.495 Density 14.01
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.762|  -27.762|-7113.386|-7113.495|    14.01%|   0:00:00.0| 1798.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.725|  -27.725|-7112.632|-7112.741|    14.01%|   0:00:01.0| 1798.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.719|  -27.719|-7112.495|-7112.604|    14.01%|   0:00:00.0| 1798.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.707|  -27.707|-7112.350|-7112.458|    14.01%|   0:00:00.0| 1798.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.686|  -27.686|-7111.446|-7111.554|    14.01%|   0:00:01.0| 1798.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.678|  -27.678|-7111.270|-7111.378|    14.01%|   0:00:01.0| 1798.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.676|  -27.676|-7110.947|-7111.056|    14.01%|   0:00:00.0| 1798.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.670|  -27.670|-7110.852|-7110.960|    14.01%|   0:00:00.0| 1798.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.658|  -27.658|-7110.588|-7110.697|    14.01%|   0:00:01.0| 1798.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
| -27.648|  -27.648|-7110.049|-7110.157|    14.01%|   0:00:00.0| 1798.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
| -27.641|  -27.641|-7109.396|-7109.504|    14.01%|   0:00:00.0| 1798.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.629|  -27.629|-7108.533|-7108.641|    14.01%|   0:00:01.0| 1798.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
| -27.615|  -27.615|-7108.426|-7108.535|    14.01%|   0:00:00.0| 1779.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.605|  -27.605|-7107.365|-7107.474|    14.01%|   0:00:01.0| 1779.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.601|  -27.601|-7107.226|-7107.334|    14.01%|   0:00:08.0| 1798.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.601|  -27.601|-7107.224|-7107.333|    14.01%|   0:00:01.0| 1798.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.597|  -27.597|-7107.016|-7107.125|    14.01%|   0:00:00.0| 1798.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.598|  -27.598|-7107.265|-7107.373|    14.01%|   0:00:00.0| 1779.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:15.8 real=0:00:15.0 mem=1779.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.012|  -27.598|  -0.290|-7107.373|    14.01%|   0:00:00.0| 1779.5M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q11_reg_10_/D  |
|   0.000|  -27.598|   0.000|-7107.267|    14.01%|   0:00:01.0| 1779.5M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=1779.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:16.5 real=0:00:16.0 mem=1779.5M) ***
** GigaOpt Optimizer WNS Slack -27.598 TNS Slack -7107.267 Density 14.01
*** Starting refinePlace (0:56:07 mem=1779.5M) ***
Total net bbox length = 1.270e+06 (6.492e+05 6.212e+05) (ext = 1.317e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1779.5MB
Summary Report:
Instances move: 0 (out of 40475 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.270e+06 (6.492e+05 6.212e+05) (ext = 1.317e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1779.5MB
*** Finished refinePlace (0:56:07 mem=1779.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1779.5M)


Density : 0.1401
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1779.5M) ***
** GigaOpt Optimizer WNS Slack -27.598 TNS Slack -7107.267 Density 14.01
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 135 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:18.5 real=0:00:18.0 mem=1779.5M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -27.593 -> -27.597 (bump = 0.004)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 0.039%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1745.2M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 99 clock nets excluded from IPO operation.
*info: 99 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -27.598 TNS Slack -7107.267 Density 14.01
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.598|  -27.598|-7107.267|-7107.267|    14.01%|   0:00:00.0| 1779.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.597|  -27.597|-7107.267|-7107.267|    14.01%|   0:00:01.0| 1779.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_13_/D               |
| -27.597|  -27.597|-7107.267|-7107.267|    14.01%|   0:00:01.0| 1779.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
| -27.597|  -27.597|-7107.267|-7107.267|    14.01%|   0:00:00.0| 1779.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
| -27.597|  -27.597|-7107.267|-7107.267|    14.01%|   0:00:00.0| 1779.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_0_/D                |
| -27.597|  -27.597|-7107.267|-7107.267|    14.01%|   0:00:00.0| 1779.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
| -27.597|  -27.597|-7107.028|-7107.028|    14.01%|   0:00:01.0| 1779.5M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
| -27.597|  -27.597|-7107.028|-7107.028|    14.01%|   0:00:04.0| 1779.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_18_/D   |
| -27.597|  -27.597|-7107.028|-7107.028|    14.01%|   0:00:01.0| 1779.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_16_/D  |
| -27.597|  -27.597|-7107.028|-7107.028|    14.01%|   0:00:01.0| 1779.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_14_/D  |
| -27.597|  -27.597|-7107.028|-7107.028|    14.01%|   0:00:01.0| 1779.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_13_/D   |
| -27.597|  -27.597|-7107.028|-7107.028|    14.01%|   0:00:01.0| 1779.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_10_/D   |
| -27.597|  -27.597|-7107.028|-7107.028|    14.01%|   0:00:01.0| 1779.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
| -27.597|  -27.597|-7107.028|-7107.028|    14.01%|   0:00:01.0| 1779.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_7_/D    |
| -27.597|  -27.597|-7107.028|-7107.028|    14.01%|   0:00:00.0| 1779.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_6_/D   |
| -27.597|  -27.597|-7107.028|-7107.028|    14.01%|   0:00:01.0| 1779.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_4_/D   |
| -27.597|  -27.597|-7106.472|-7106.472|    14.01%|   0:00:00.0| 1779.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_3_/D    |
| -27.597|  -27.597|-7106.463|-7106.463|    14.01%|   0:00:00.0| 1779.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_3_/D    |
| -27.597|  -27.597|-7106.294|-7106.294|    14.01%|   0:00:00.0| 1779.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_3_/D    |
| -27.597|  -27.597|-7106.294|-7106.294|    14.01%|   0:00:00.0| 1779.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_2_/D    |
| -27.597|  -27.597|-7106.294|-7106.294|    14.01%|   0:00:00.0| 1779.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_1_/D    |
| -27.597|  -27.597|-7106.294|-7106.294|    14.01%|   0:00:01.0| 1779.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.597|  -27.597|-7106.294|-7106.294|    14.01%|   0:00:00.0| 1779.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_0_/D    |
| -27.597|  -27.597|-7103.947|-7103.947|    14.01%|   0:00:00.0| 1779.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |         |         |          |            |        |          |         | eg_104_/E                                          |
| -27.597|  -27.597|-7103.937|-7103.937|    14.01%|   0:00:00.0| 1779.5M|   WC_VIEW|  reg2reg| sfp_instance/fifo_inst_ext/q3_reg_10_/D            |
| -27.598|  -27.598|-7103.937|-7103.937|    14.01%|   0:00:00.0| 1779.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.5 real=0:00:15.0 mem=1779.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.5 real=0:00:15.0 mem=1779.5M) ***
** GigaOpt Optimizer WNS Slack -27.598 TNS Slack -7103.937 Density 14.01
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 135 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:15.0 real=0:00:15.0 mem=1779.5M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:30:41, real = 0:30:39, mem = 1625.7M, totSessionCpu=0:56:28 **
** Profile ** Start :  cpu=0:00:00.0, mem=1625.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=1625.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1633.7M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1633.7M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.598 | -27.598 |  0.004  |
|           TNS (ns):| -7103.9 | -7103.9 |  0.000  |
|    Violating Paths:|  3093   |  3093   |    0    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     96 (96)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.014%
Routing Overflow: 0.07% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1633.7M
Info: 99 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1302.50MB/1302.50MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1302.50MB/1302.50MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1302.50MB/1302.50MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-20 17:42:01 (2025-Mar-21 00:42:01 GMT)
2025-Mar-20 17:42:01 (2025-Mar-21 00:42:01 GMT): 10%
2025-Mar-20 17:42:01 (2025-Mar-21 00:42:01 GMT): 20%
2025-Mar-20 17:42:01 (2025-Mar-21 00:42:01 GMT): 30%
2025-Mar-20 17:42:02 (2025-Mar-21 00:42:02 GMT): 40%
2025-Mar-20 17:42:02 (2025-Mar-21 00:42:02 GMT): 50%
2025-Mar-20 17:42:02 (2025-Mar-21 00:42:02 GMT): 60%
2025-Mar-20 17:42:02 (2025-Mar-21 00:42:02 GMT): 70%
2025-Mar-20 17:42:02 (2025-Mar-21 00:42:02 GMT): 80%
2025-Mar-20 17:42:02 (2025-Mar-21 00:42:02 GMT): 90%

Finished Levelizing
2025-Mar-20 17:42:02 (2025-Mar-21 00:42:02 GMT)

Starting Activity Propagation
2025-Mar-20 17:42:02 (2025-Mar-21 00:42:02 GMT)
2025-Mar-20 17:42:02 (2025-Mar-21 00:42:02 GMT): 10%
2025-Mar-20 17:42:03 (2025-Mar-21 00:42:03 GMT): 20%

Finished Activity Propagation
2025-Mar-20 17:42:04 (2025-Mar-21 00:42:04 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1304.05MB/1304.05MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-20 17:42:04 (2025-Mar-21 00:42:04 GMT)
 ... Calculating switching power
2025-Mar-20 17:42:04 (2025-Mar-21 00:42:04 GMT): 10%
2025-Mar-20 17:42:04 (2025-Mar-21 00:42:04 GMT): 20%
2025-Mar-20 17:42:04 (2025-Mar-21 00:42:04 GMT): 30%
2025-Mar-20 17:42:04 (2025-Mar-21 00:42:04 GMT): 40%
2025-Mar-20 17:42:04 (2025-Mar-21 00:42:04 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-20 17:42:06 (2025-Mar-21 00:42:06 GMT): 60%
2025-Mar-20 17:42:09 (2025-Mar-21 00:42:09 GMT): 70%
2025-Mar-20 17:42:12 (2025-Mar-21 00:42:12 GMT): 80%
2025-Mar-20 17:42:13 (2025-Mar-21 00:42:13 GMT): 90%

Finished Calculating power
2025-Mar-20 17:42:13 (2025-Mar-21 00:42:13 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1304.14MB/1304.14MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1304.14MB/1304.14MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1304.14MB/1304.14MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-20 17:42:13 (2025-Mar-21 00:42:13 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      110.91904653 	   64.6729%
Total Switching Power:      58.87019030 	   34.3251%
Total Leakage Power:         1.71855875 	    1.0020%
Total Power:               171.50779501
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         49.06       3.747      0.3295       53.14       30.98
Macro                                  0       1.336           0       1.336       0.779
IO                                     0           0     7.6e-07     7.6e-07   4.431e-07
Combinational                      61.61       53.79       1.388       116.8       68.09
Clock (Combinational)             0.2456           0    0.001127      0.2468      0.1439
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              110.9       58.87       1.719       171.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      110.9       58.87       1.719       171.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.2456           0    0.001127      0.2468      0.1439
-----------------------------------------------------------------------------------------
Total                             0.2456           0    0.001127      0.2468      0.1439
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:             qmem_instance (sram_w16): 	    0.4718
* 		Highest Leakage Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1994 (CMPE42D2): 	 0.0002643
* 		Total Cap: 	3.77035e-10 F
* 		Total instances in design: 40478
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1304.40MB/1304.40MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -27.598  TNS Slack -7103.937 Density 14.01
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    14.01%|        -| -27.598|-7103.937|   0:00:00.0| 1782.5M|
|    14.01%|        0| -27.597|-7103.937|   0:00:04.0| 1782.5M|
|    14.01%|       18| -27.597|-7103.931|   0:00:35.0| 1782.5M|
|    14.01%|        1| -27.597|-7103.931|   0:00:04.0| 1782.5M|
|    14.01%|        1| -27.597|-7103.931|   0:00:00.0| 1782.5M|
|    14.00%|     1718| -27.596|-7101.344|   0:00:13.0| 1782.5M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -27.596  TNS Slack -7101.344 Density 14.00
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 135 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:58.3) (real = 0:00:59.0) **
Executing incremental physical updates
*** Starting refinePlace (0:57:42 mem=1748.1M) ***
Total net bbox length = 1.270e+06 (6.493e+05 6.212e+05) (ext = 1.317e+05)
Move report: Detail placement moves 25 insts, mean move: 1.35 um, max move: 3.40 um
	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPC8956_q_temp_837_): (618.80, 573.40) --> (620.40, 575.20)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1748.1MB
Summary Report:
Instances move: 25 (out of 40473 movable)
Mean displacement: 1.35 um
Max displacement: 3.40 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPC8956_q_temp_837_) (618.8, 573.4) -> (620.4, 575.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 1.270e+06 (6.493e+05 6.212e+05) (ext = 1.317e+05)
Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1748.1MB
*** Finished refinePlace (0:57:43 mem=1748.1M) ***
Checking setup slack degradation ...
Info: 99 clock nets excluded from IPO operation.
Info: 99 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.596|  -27.596|-7101.344|-7101.344|    14.00%|   0:00:00.0| 1782.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1782.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1782.5M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 135 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1363.79MB/1363.79MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1363.79MB/1363.79MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1363.79MB/1363.79MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-20 17:43:21 (2025-Mar-21 00:43:21 GMT)
2025-Mar-20 17:43:22 (2025-Mar-21 00:43:22 GMT): 10%
2025-Mar-20 17:43:22 (2025-Mar-21 00:43:22 GMT): 20%
2025-Mar-20 17:43:22 (2025-Mar-21 00:43:22 GMT): 30%
2025-Mar-20 17:43:22 (2025-Mar-21 00:43:22 GMT): 40%
2025-Mar-20 17:43:22 (2025-Mar-21 00:43:22 GMT): 50%
2025-Mar-20 17:43:22 (2025-Mar-21 00:43:22 GMT): 60%
2025-Mar-20 17:43:22 (2025-Mar-21 00:43:22 GMT): 70%
2025-Mar-20 17:43:22 (2025-Mar-21 00:43:22 GMT): 80%
2025-Mar-20 17:43:22 (2025-Mar-21 00:43:22 GMT): 90%

Finished Levelizing
2025-Mar-20 17:43:22 (2025-Mar-21 00:43:22 GMT)

Starting Activity Propagation
2025-Mar-20 17:43:22 (2025-Mar-21 00:43:22 GMT)
2025-Mar-20 17:43:23 (2025-Mar-21 00:43:23 GMT): 10%
2025-Mar-20 17:43:23 (2025-Mar-21 00:43:23 GMT): 20%

Finished Activity Propagation
2025-Mar-20 17:43:24 (2025-Mar-21 00:43:24 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1363.79MB/1363.79MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-20 17:43:24 (2025-Mar-21 00:43:24 GMT)
 ... Calculating switching power
2025-Mar-20 17:43:24 (2025-Mar-21 00:43:24 GMT): 10%
2025-Mar-20 17:43:24 (2025-Mar-21 00:43:24 GMT): 20%
2025-Mar-20 17:43:24 (2025-Mar-21 00:43:24 GMT): 30%
2025-Mar-20 17:43:24 (2025-Mar-21 00:43:24 GMT): 40%
2025-Mar-20 17:43:24 (2025-Mar-21 00:43:24 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-20 17:43:26 (2025-Mar-21 00:43:26 GMT): 60%
2025-Mar-20 17:43:29 (2025-Mar-21 00:43:29 GMT): 70%
2025-Mar-20 17:43:32 (2025-Mar-21 00:43:32 GMT): 80%
2025-Mar-20 17:43:33 (2025-Mar-21 00:43:33 GMT): 90%

Finished Calculating power
2025-Mar-20 17:43:34 (2025-Mar-21 00:43:34 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1363.79MB/1363.79MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1363.79MB/1363.79MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1363.79MB/1363.79MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-20 17:43:34 (2025-Mar-21 00:43:34 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      110.75553034 	   64.6646%
Total Switching Power:      58.81256242 	   34.3377%
Total Leakage Power:         1.70892426 	    0.9978%
Total Power:               171.27701646
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         49.07       3.737      0.3295       53.13       31.02
Macro                                  0       1.334           0       1.334      0.7791
IO                                     0           0     7.6e-07     7.6e-07   4.437e-07
Combinational                      61.44       53.74       1.378       116.6       68.05
Clock (Combinational)             0.2456           0    0.001127      0.2468      0.1441
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              110.8       58.81       1.709       171.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      110.8       58.81       1.709       171.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.2456           0    0.001127      0.2468      0.1441
-----------------------------------------------------------------------------------------
Total                             0.2456           0    0.001127      0.2468      0.1441
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:             qmem_instance (sram_w16): 	    0.4714
* 		Highest Leakage Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1994 (CMPE42D2): 	 0.0002643
* 		Total Cap: 	3.76517e-10 F
* 		Total instances in design: 40476
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1363.79MB/1363.79MB)

*** Finished Leakage Power Optimization (cpu=0:01:19, real=0:01:19, mem=1627.96M, totSessionCpu=0:58:03).
Extraction called for design 'core' of instances=40476 and nets=47657 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1601.113M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1689.36 CPU=0:00:07.9 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:10.2  real=0:00:10.0  mem= 1689.4M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1313.69MB/1313.69MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1313.70MB/1313.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1313.70MB/1313.70MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-20 17:43:47 (2025-Mar-21 00:43:47 GMT)
2025-Mar-20 17:43:48 (2025-Mar-21 00:43:48 GMT): 10%
2025-Mar-20 17:43:48 (2025-Mar-21 00:43:48 GMT): 20%

Finished Activity Propagation
2025-Mar-20 17:43:49 (2025-Mar-21 00:43:49 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1314.57MB/1314.57MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-20 17:43:49 (2025-Mar-21 00:43:49 GMT)
 ... Calculating switching power
2025-Mar-20 17:43:49 (2025-Mar-21 00:43:49 GMT): 10%
2025-Mar-20 17:43:49 (2025-Mar-21 00:43:49 GMT): 20%
2025-Mar-20 17:43:49 (2025-Mar-21 00:43:49 GMT): 30%
2025-Mar-20 17:43:50 (2025-Mar-21 00:43:50 GMT): 40%
2025-Mar-20 17:43:50 (2025-Mar-21 00:43:50 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-20 17:43:52 (2025-Mar-21 00:43:52 GMT): 60%
2025-Mar-20 17:43:55 (2025-Mar-21 00:43:55 GMT): 70%
2025-Mar-20 17:43:57 (2025-Mar-21 00:43:57 GMT): 80%
2025-Mar-20 17:43:58 (2025-Mar-21 00:43:58 GMT): 90%

Finished Calculating power
2025-Mar-20 17:43:59 (2025-Mar-21 00:43:59 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1314.57MB/1314.57MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1314.57MB/1314.57MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1314.57MB/1314.57MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-20 17:43:59 (2025-Mar-21 00:43:59 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      110.75553515 	   64.6646%
Total Switching Power:      58.81256242 	   34.3377%
Total Leakage Power:         1.70892426 	    0.9978%
Total Power:               171.27702126
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         49.07       3.737      0.3295       53.13       31.02
Macro                                  0       1.334           0       1.334      0.7791
IO                                     0           0     7.6e-07     7.6e-07   4.437e-07
Combinational                      61.44       53.74       1.378       116.6       68.05
Clock (Combinational)             0.2456           0    0.001127      0.2468      0.1441
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              110.8       58.81       1.709       171.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      110.8       58.81       1.709       171.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.2456           0    0.001127      0.2468      0.1441
-----------------------------------------------------------------------------------------
Total                             0.2456           0    0.001127      0.2468      0.1441
-----------------------------------------------------------------------------------------
Total leakage power = 1.70892 mW
Cell usage statistics:  
Library tcbn65gpluswc , 40473 cells ( 100.000000%) , 1.70892 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1314.98MB/1314.98MB)


Output file is ./timingReports/core_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:32:41, real = 0:32:40, mem = 1625.9M, totSessionCpu=0:58:28 **
** Profile ** Start :  cpu=0:00:00.0, mem=1625.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=1625.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1636.0M
** Profile ** Total reports :  cpu=0:00:02.5, mem=1627.9M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1627.9M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -27.594 | -27.594 |  0.003  |
|           TNS (ns):| -7101.0 | -7101.0 |  0.000  |
|    Violating Paths:|  3057   |  3057   |    0    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     96 (96)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.003%
Routing Overflow: 0.07% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1627.9M
**optDesign ... cpu = 0:32:45, real = 0:32:44, mem = 1625.9M, totSessionCpu=0:58:32 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:40:20, real = 0:40:21, mem = 1555.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-7098         32  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 42 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 87648 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 3748 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 6679 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 9823 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 29431 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 137329 filler insts added - prefix FILLER (CPU: 0:00:01.8).
For 137329 new insts, 137329 new pwr-pin connections were made to global net 'VDD'.
137329 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 177805 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.7 real=0:00:01.0 mem=1589.4M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat.tmp/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/fullchip.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 5585 sinks and 0 clock gates.
    Found 3 implicit ignore or stop or exclude pins - run report_ccopt_clock_trees -list_special_pins for more details.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1592.6M, init mem=1592.6M)
*info: Placed = 177805         (Fixed = 3)
*info: Unplaced = 0           
Placement Density:99.57%(1275893/1281377)
Finished checkPlace (cpu: total=0:00:00.8, vio checks=0:00:00.4; mem=1592.6M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 1357642.260um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5585
    Delay constrained sinks:     5582
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3361 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=46190  numIgnoredNets=0
[NR-eagl] There are 99 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 46190 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 135 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.876760e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 46055 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.06% H + 0.00% V. EstWL: 1.359720e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.05% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.07% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 160389
[NR-eagl] Layer2(M2)(V) length: 3.519523e+05um, number of vias: 225977
[NR-eagl] Layer3(M3)(H) length: 4.430181e+05um, number of vias: 17588
[NR-eagl] Layer4(M4)(V) length: 2.272655e+05um, number of vias: 7538
[NR-eagl] Layer5(M5)(H) length: 2.478683e+05um, number of vias: 2896
[NR-eagl] Layer6(M6)(V) length: 8.534319e+04um, number of vias: 1281
[NR-eagl] Layer7(M7)(H) length: 2.809450e+04um, number of vias: 1604
[NR-eagl] Layer8(M8)(V) length: 2.580363e+04um, number of vias: 0
[NR-eagl] Total length: 1.409345e+06um, number of vias: 417273
[NR-eagl] End Peak syMemory usage = 1618.0 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 3.19 seconds
setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 1357642.260um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5585
    Delay constrained sinks:     5582
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
        Channel graph considering 3 blockages
        Fully blocked area 0 square microns
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=115, i=0, cg=0, l=0, total=115
      cell areas     : b=1159.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1159.200um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:59:53 mem=1684.0M) ***
Total net bbox length = 1.265e+06 (6.445e+05 6.204e+05) (ext = 1.314e+05)
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.265e+06 (6.445e+05 6.204e+05) (ext = 1.314e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1684.0MB
*** Finished refinePlace (0:59:54 mem=1684.0M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [1,1.895)               1
      [1.895,2.79)            0
      [2.79,3.685)            6
      [3.685,4.58)            1
      [4.58,5.475)            1
      [5.475,6.37)            4
      [6.37,7.265)            3
      [7.265,8.16)            6
      [8.16,9.055)            0
      [9.055,9.95)            2
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      -----------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired               Achieved              Node
                       location              location              
      -----------------------------------------------------------------------------------------------------------------------------------------------------------------
          9.95         (717.893,835.482)     (717.308,826.117)     ccl clock buffer, uid:A1b0de (a lib_cell CKBD16) at (714.800,825.400), in power domain auto-default
          9.25         (1037.507,552.518)    (1036.892,543.883)    ccl clock buffer, uid:A1b073 (a lib_cell CKBD16) at (1033.800,542.800), in power domain auto-default
          7.8          (554.707,811.717)     (558.908,808.117)     ccl clock buffer, uid:A1af1f (a lib_cell CKBD16) at (556.400,807.400), in power domain auto-default
          7.6          (848.692,515.082)     (841.092,515.082)     ccl clock buffer, uid:A1b076 (a lib_cell CKBD16) at (838.000,514.000), in power domain auto-default
          7.6          (1037.507,552.518)    (1045.108,552.518)    ccl clock buffer, uid:A1b069 (a lib_cell CKBD16) at (1042.600,551.800), in power domain auto-default
          7.6          (1037.507,552.518)    (1029.908,552.518)    ccl clock buffer, uid:A1b06c (a lib_cell CKBD16) at (1027.400,551.800), in power domain auto-default
          7.6          (848.692,515.082)     (848.293,507.882)     ccl clock buffer, uid:A1b074 (a lib_cell CKBD16) at (845.200,506.800), in power domain auto-default
          7.4          (1047.493,551.082)    (1047.693,543.883)    ccl clock buffer, uid:A1b06d (a lib_cell CKBD16) at (1044.600,542.800), in power domain auto-default
          7.2          (651.508,707.317)     (651.508,714.518)     ccl clock buffer, uid:A1b189 (a lib_cell CKBD16) at (649.000,713.800), in power domain auto-default
          7.2          (848.692,515.082)     (848.692,522.283)     ccl clock buffer, uid:A1b071 (a lib_cell CKBD16) at (845.600,521.200), in power domain auto-default
      -----------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=115, i=0, cg=0, l=0, total=115
      cell areas     : b=1159.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1159.200um^2
      gate capacitance : top=0.000pF, trunk=0.621pF, leaf=5.017pF, total=5.638pF
      wire capacitance : top=0.000pF, trunk=0.955pF, leaf=4.724pF, total=5.679pF
      wire lengths   : top=0.000um, trunk=6314.157um, leaf=25708.417um, total=32022.574um
      sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Clustering':
      Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.106),trunk(0.086),top(nil), margined worst slew is leaf(0.106),trunk(0.086),top(nil)
      skew_group clk/CON: insertion delay [min=0.344, max=0.433, avg=0.385, sd=0.018], skew [0.089 vs 0.057*, 83.5% {0.353, 0.381, 0.410}] (wid=0.065 ws=0.029) (gid=0.381 gs=0.077)
    Clock network insertion delays are now [0.344ns, 0.433ns] average 0.385ns std.dev 0.018ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=177822 and nets=51728 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1618.809M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=115, i=0, cg=0, l=0, total=115
  Rebuilding timing graph   cell areas     : b=1159.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1159.200um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.621pF, leaf=5.017pF, total=5.638pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.962pF, leaf=4.768pF, total=5.730pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=6314.157um, leaf=25708.417um, total=32022.574um
  Rebuilding timing graph   sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
  Rebuilding timing graph Clock DAG net violations After congestion update:
  Rebuilding timing graph   Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.106),trunk(0.086),top(nil), margined worst slew is leaf(0.106),trunk(0.086),top(nil)
    skew_group clk/CON: insertion delay [min=0.344, max=0.434, avg=0.386, sd=0.019], skew [0.090 vs 0.057*, 83.2% {0.353, 0.382, 0.410}] (wid=0.066 ws=0.029) (gid=0.383 gs=0.079)
  Clock network insertion delays are now [0.344ns, 0.434ns] average 0.386ns std.dev 0.019ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=115, i=0, cg=0, l=0, total=115
      cell areas     : b=1159.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1159.200um^2
      gate capacitance : top=0.000pF, trunk=0.621pF, leaf=5.017pF, total=5.638pF
      wire capacitance : top=0.000pF, trunk=0.963pF, leaf=4.763pF, total=5.727pF
      wire lengths   : top=0.000um, trunk=6317.314um, leaf=25682.920um, total=32000.234um
      sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.086),top(nil), margined worst slew is leaf(0.099),trunk(0.086),top(nil)
      skew_group clk/CON: insertion delay [min=0.344, max=0.434, avg=0.386, sd=0.019], skew [0.090 vs 0.057*, 83.4% {0.353, 0.382, 0.410}] (wid=0.066 ws=0.029) (gid=0.383 gs=0.079)
    Clock network insertion delays are now [0.344ns, 0.434ns] average 0.386ns std.dev 0.019ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=115, i=0, cg=0, l=0, total=115
      cell areas     : b=1159.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1159.200um^2
      gate capacitance : top=0.000pF, trunk=0.621pF, leaf=5.017pF, total=5.638pF
      wire capacitance : top=0.000pF, trunk=0.963pF, leaf=4.763pF, total=5.727pF
      wire lengths   : top=0.000um, trunk=6317.314um, leaf=25682.920um, total=32000.234um
      sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.086),top(nil), margined worst slew is leaf(0.099),trunk(0.086),top(nil)
      skew_group clk/CON: insertion delay [min=0.344, max=0.434, avg=0.386, sd=0.019], skew [0.090 vs 0.057*, 83.4% {0.353, 0.382, 0.410}] (wid=0.066 ws=0.029) (gid=0.383 gs=0.079)
    Clock network insertion delays are now [0.344ns, 0.434ns] average 0.386ns std.dev 0.019ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=114, i=0, cg=0, l=0, total=114
      cell areas     : b=1149.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1149.120um^2
      gate capacitance : top=0.000pF, trunk=0.616pF, leaf=5.017pF, total=5.633pF
      wire capacitance : top=0.000pF, trunk=0.958pF, leaf=4.764pF, total=5.723pF
      wire lengths   : top=0.000um, trunk=6287.174um, leaf=25688.320um, total=31975.494um
      sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.086),top(nil), margined worst slew is leaf(0.099),trunk(0.086),top(nil)
      skew_group clk/CON: insertion delay [min=0.296, max=0.387, avg=0.338, sd=0.019], skew [0.091 vs 0.057*, 83.4% {0.305, 0.333, 0.362}] (wid=0.069 ws=0.030) (gid=0.332 gs=0.079)
    Clock network insertion delays are now [0.296ns, 0.387ns] average 0.338ns std.dev 0.019ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=114, i=0, cg=0, l=0, total=114
      cell areas     : b=1149.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1149.120um^2
      gate capacitance : top=0.000pF, trunk=0.616pF, leaf=5.017pF, total=5.633pF
      wire capacitance : top=0.000pF, trunk=0.958pF, leaf=4.764pF, total=5.723pF
      wire lengths   : top=0.000um, trunk=6287.174um, leaf=25688.320um, total=31975.494um
      sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.086),top(nil), margined worst slew is leaf(0.099),trunk(0.086),top(nil)
      skew_group clk/CON: insertion delay [min=0.296, max=0.387, avg=0.338, sd=0.019], skew [0.091 vs 0.057*, 83.4% {0.305, 0.333, 0.362}] (wid=0.069 ws=0.030) (gid=0.332 gs=0.079)
    Clock network insertion delays are now [0.296ns, 0.387ns] average 0.338ns std.dev 0.019ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=114, i=0, cg=0, l=0, total=114
      cell areas     : b=1149.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1149.120um^2
      gate capacitance : top=0.000pF, trunk=0.616pF, leaf=5.017pF, total=5.633pF
      wire capacitance : top=0.000pF, trunk=0.958pF, leaf=4.764pF, total=5.723pF
      wire lengths   : top=0.000um, trunk=6287.174um, leaf=25688.320um, total=31975.494um
      sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.086),top(nil), margined worst slew is leaf(0.099),trunk(0.086),top(nil)
      skew_group clk/CON: insertion delay [min=0.296, max=0.387, avg=0.338, sd=0.019], skew [0.091 vs 0.057*, 83.4% {0.305, 0.333, 0.362}] (wid=0.069 ws=0.030) (gid=0.332 gs=0.079)
    Clock network insertion delays are now [0.296ns, 0.387ns] average 0.338ns std.dev 0.019ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=112, i=0, cg=0, l=0, total=112
      cell areas     : b=1128.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1128.960um^2
      gate capacitance : top=0.000pF, trunk=0.605pF, leaf=5.017pF, total=5.622pF
      wire capacitance : top=0.000pF, trunk=0.949pF, leaf=4.762pF, total=5.711pF
      wire lengths   : top=0.000um, trunk=6180.900um, leaf=25675.595um, total=31856.495um
      sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.099),trunk(0.093),top(nil), margined worst slew is leaf(0.099),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.296, max=0.367, avg=0.334, sd=0.014], skew [0.071 vs 0.057*, 94.1% {0.305, 0.333, 0.362}] (wid=0.077 ws=0.038) (gid=0.308 gs=0.066)
    Clock network insertion delays are now [0.296ns, 0.367ns] average 0.334ns std.dev 0.014ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=112, i=0, cg=0, l=0, total=112
      cell areas     : b=1128.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1128.960um^2
      gate capacitance : top=0.000pF, trunk=0.605pF, leaf=5.017pF, total=5.622pF
      wire capacitance : top=0.000pF, trunk=0.949pF, leaf=4.762pF, total=5.711pF
      wire lengths   : top=0.000um, trunk=6180.900um, leaf=25675.595um, total=31856.495um
      sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.093),top(nil), margined worst slew is leaf(0.099),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.296, max=0.367, avg=0.334, sd=0.014], skew [0.071 vs 0.057*, 94.1% {0.305, 0.333, 0.362}] (wid=0.077 ws=0.038) (gid=0.308 gs=0.066)
    Clock network insertion delays are now [0.296ns, 0.367ns] average 0.334ns std.dev 0.014ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 438 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=112, i=0, cg=0, l=0, total=112
      cell areas     : b=1128.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1128.960um^2
      gate capacitance : top=0.000pF, trunk=0.605pF, leaf=5.017pF, total=5.622pF
      wire capacitance : top=0.000pF, trunk=0.949pF, leaf=4.761pF, total=5.710pF
      wire lengths   : top=0.000um, trunk=6167.577um, leaf=25665.712um, total=31833.290um
      sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.093),top(nil), margined worst slew is leaf(0.099),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.294, max=0.359, avg=0.332, sd=0.013], skew [0.064 vs 0.057*, 98.9% {0.303, 0.332, 0.359}] (wid=0.080 ws=0.044) (gid=0.305 gs=0.065)
    Clock network insertion delays are now [0.294ns, 0.359ns] average 0.332ns std.dev 0.013ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=112, i=0, cg=0, l=0, total=112
      cell areas     : b=848.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=848.160um^2
      gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.015pF, total=5.475pF
      wire capacitance : top=0.000pF, trunk=0.944pF, leaf=4.767pF, total=5.711pF
      wire lengths   : top=0.000um, trunk=6136.040um, leaf=25698.860um, total=31834.900um
      sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.092),top(nil), margined worst slew is leaf(0.104),trunk(0.092),top(nil)
      skew_group clk/CON: insertion delay [min=0.320, max=0.364, avg=0.345, sd=0.008], skew [0.044 vs 0.057, 100% {0.320, 0.346, 0.364}] (wid=0.074 ws=0.038) (gid=0.316 gs=0.049)
    Clock network insertion delays are now [0.320ns, 0.364ns] average 0.345ns std.dev 0.008ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=112, i=0, cg=0, l=0, total=112
      cell areas     : b=848.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=848.160um^2
      gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.015pF, total=5.475pF
      wire capacitance : top=0.000pF, trunk=0.944pF, leaf=4.767pF, total=5.711pF
      wire lengths   : top=0.000um, trunk=6136.040um, leaf=25698.860um, total=31834.900um
      sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.092),top(nil), margined worst slew is leaf(0.104),trunk(0.092),top(nil)
      skew_group clk/CON: insertion delay [min=0.320, max=0.364, avg=0.345, sd=0.008], skew [0.044 vs 0.057, 100% {0.320, 0.346, 0.364}] (wid=0.074 ws=0.038) (gid=0.316 gs=0.049)
    Clock network insertion delays are now [0.320ns, 0.364ns] average 0.345ns std.dev 0.008ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=112, i=0, cg=0, l=0, total=112
          cell areas     : b=848.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=848.160um^2
          gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.015pF, total=5.475pF
          wire capacitance : top=0.000pF, trunk=0.944pF, leaf=4.767pF, total=5.711pF
          wire lengths   : top=0.000um, trunk=6136.040um, leaf=25698.860um, total=31834.900um
          sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=112, i=0, cg=0, l=0, total=112
      cell areas     : b=848.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=848.160um^2
      gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.015pF, total=5.475pF
      wire capacitance : top=0.000pF, trunk=0.944pF, leaf=4.767pF, total=5.711pF
      wire lengths   : top=0.000um, trunk=6136.040um, leaf=25698.860um, total=31834.900um
      sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.092),top(nil), margined worst slew is leaf(0.104),trunk(0.092),top(nil)
    Clock network insertion delays are now [0.320ns, 0.364ns] average 0.345ns std.dev 0.008ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=112, i=0, cg=0, l=0, total=112
    cell areas     : b=848.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=848.160um^2
    gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.015pF, total=5.475pF
    wire capacitance : top=0.000pF, trunk=0.944pF, leaf=4.767pF, total=5.711pF
    wire lengths   : top=0.000um, trunk=6136.040um, leaf=25698.860um, total=31834.900um
    sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.092),top(nil), margined worst slew is leaf(0.104),trunk(0.092),top(nil)
    skew_group clk/CON: insertion delay [min=0.320, max=0.364, avg=0.345, sd=0.008], skew [0.044 vs 0.057, 100% {0.320, 0.346, 0.364}] (wid=0.074 ws=0.038) (gid=0.316 gs=0.049)
  Clock network insertion delays are now [0.320ns, 0.364ns] average 0.345ns std.dev 0.008ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=112, i=0, cg=0, l=0, total=112
      cell areas     : b=848.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=848.160um^2
      gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.015pF, total=5.475pF
      wire capacitance : top=0.000pF, trunk=0.944pF, leaf=4.767pF, total=5.711pF
      wire lengths   : top=0.000um, trunk=6136.040um, leaf=25698.860um, total=31834.900um
      sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.092),top(nil), margined worst slew is leaf(0.104),trunk(0.092),top(nil)
      skew_group clk/CON: insertion delay [min=0.320, max=0.364, avg=0.345, sd=0.008], skew [0.044 vs 0.057, 100% {0.320, 0.346, 0.364}] (wid=0.074 ws=0.038) (gid=0.316 gs=0.049)
    Clock network insertion delays are now [0.320ns, 0.364ns] average 0.345ns std.dev 0.008ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=112, i=0, cg=0, l=0, total=112
          cell areas     : b=848.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=848.160um^2
          gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.015pF, total=5.475pF
          wire capacitance : top=0.000pF, trunk=0.944pF, leaf=4.767pF, total=5.711pF
          wire lengths   : top=0.000um, trunk=6136.040um, leaf=25698.860um, total=31834.900um
          sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=112, i=0, cg=0, l=0, total=112
      cell areas     : b=848.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=848.160um^2
      gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.015pF, total=5.475pF
      wire capacitance : top=0.000pF, trunk=0.944pF, leaf=4.767pF, total=5.711pF
      wire lengths   : top=0.000um, trunk=6136.040um, leaf=25698.860um, total=31834.900um
      sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.092),top(nil), margined worst slew is leaf(0.104),trunk(0.092),top(nil)
      skew_group clk/CON: insertion delay [min=0.320, max=0.364, avg=0.345, sd=0.008], skew [0.044 vs 0.057, 100% {0.320, 0.346, 0.364}] (wid=0.074 ws=0.038) (gid=0.316 gs=0.049)
    Clock network insertion delays are now [0.320ns, 0.364ns] average 0.345ns std.dev 0.008ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=112, i=0, cg=0, l=0, total=112
      cell areas     : b=848.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=848.160um^2
      gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.015pF, total=5.475pF
      wire capacitance : top=0.000pF, trunk=0.944pF, leaf=4.767pF, total=5.711pF
      wire lengths   : top=0.000um, trunk=6136.040um, leaf=25698.860um, total=31834.900um
      sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.092),top(nil), margined worst slew is leaf(0.104),trunk(0.092),top(nil)
      skew_group clk/CON: insertion delay [min=0.320, max=0.364, avg=0.345, sd=0.008], skew [0.044 vs 0.057, 100% {0.320, 0.346, 0.364}] (wid=0.074 ws=0.038) (gid=0.316 gs=0.049)
    Clock network insertion delays are now [0.320ns, 0.364ns] average 0.345ns std.dev 0.008ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=112, i=0, cg=0, l=0, total=112
      cell areas     : b=848.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=848.160um^2
      gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.015pF, total=5.475pF
      wire capacitance : top=0.000pF, trunk=0.944pF, leaf=4.767pF, total=5.711pF
      wire lengths   : top=0.000um, trunk=6136.040um, leaf=25698.860um, total=31834.900um
      sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.092),top(nil), margined worst slew is leaf(0.104),trunk(0.092),top(nil)
      skew_group clk/CON: insertion delay [min=0.320, max=0.364, avg=0.345, sd=0.008], skew [0.044 vs 0.057, 100% {0.320, 0.346, 0.364}] (wid=0.074 ws=0.038) (gid=0.316 gs=0.049)
    Clock network insertion delays are now [0.320ns, 0.364ns] average 0.345ns std.dev 0.008ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=177819 and nets=51726 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1618.812M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=112, i=0, cg=0, l=0, total=112
  Rebuilding timing graph   cell areas     : b=848.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=848.160um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.015pF, total=5.475pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.945pF, leaf=4.767pF, total=5.712pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=6136.040um, leaf=25698.860um, total=31834.900um
  Rebuilding timing graph   sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.092),top(nil), margined worst slew is leaf(0.104),trunk(0.092),top(nil)
    skew_group clk/CON: insertion delay [min=0.320, max=0.364, avg=0.345, sd=0.008], skew [0.045 vs 0.057, 100% {0.320, 0.346, 0.364}] (wid=0.074 ws=0.038) (gid=0.316 gs=0.049)
  Clock network insertion delays are now [0.320ns, 0.364ns] average 0.345ns std.dev 0.008ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=112, i=0, cg=0, l=0, total=112
      cell areas     : b=848.160um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=848.160um^2
      gate capacitance : top=0.000pF, trunk=0.460pF, leaf=5.015pF, total=5.475pF
      wire capacitance : top=0.000pF, trunk=0.945pF, leaf=4.767pF, total=5.712pF
      wire lengths   : top=0.000um, trunk=6136.040um, leaf=25698.860um, total=31834.900um
      sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.092),top(nil), margined worst slew is leaf(0.104),trunk(0.092),top(nil)
      skew_group clk/CON: insertion delay [min=0.320, max=0.364, avg=0.345, sd=0.008], skew [0.045 vs 0.057, 100% {0.320, 0.346, 0.364}] (wid=0.074 ws=0.038) (gid=0.316 gs=0.049)
    Clock network insertion delays are now [0.320ns, 0.364ns] average 0.345ns std.dev 0.008ns
BalancingStep Improving clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 3643.86 -> 3645}
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=5.475pF fall=5.457pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=5.467pF fall=5.449pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=112, i=0, cg=0, l=0, total=112
      cell areas     : b=834.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=834.480um^2
      gate capacitance : top=0.000pF, trunk=0.452pF, leaf=5.015pF, total=5.467pF
      wire capacitance : top=0.000pF, trunk=0.945pF, leaf=4.767pF, total=5.712pF
      wire lengths   : top=0.000um, trunk=6136.007um, leaf=25698.705um, total=31834.713um
      sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.092),top(nil), margined worst slew is leaf(0.104),trunk(0.092),top(nil)
      skew_group clk/CON: insertion delay [min=0.346, max=0.376, avg=0.364, sd=0.006], skew [0.030 vs 0.057, 100% {0.346, 0.364, 0.376}] (wid=0.073 ws=0.038) (gid=0.331 gs=0.044)
    Clock network insertion delays are now [0.346ns, 0.376ns] average 0.364ns std.dev 0.006ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 3643.86 -> 3758}
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=112, i=0, cg=0, l=0, total=112
      cell areas     : b=834.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=834.480um^2
      gate capacitance : top=0.000pF, trunk=0.452pF, leaf=5.015pF, total=5.467pF
      wire capacitance : top=0.000pF, trunk=0.942pF, leaf=4.767pF, total=5.709pF
      wire lengths   : top=0.000um, trunk=6136.007um, leaf=25698.705um, total=31834.713um
      sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.092),top(nil), margined worst slew is leaf(0.104),trunk(0.092),top(nil)
      skew_group clk/CON: insertion delay [min=0.343, max=0.373, avg=0.361, sd=0.006], skew [0.030 vs 0.057, 100% {0.343, 0.361, 0.373}] (wid=0.072 ws=0.038) (gid=0.329 gs=0.043)
    Clock network insertion delays are now [0.343ns, 0.373ns] average 0.361ns std.dev 0.006ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=112, i=0, cg=0, l=0, total=112
      cell areas     : b=834.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=834.480um^2
      gate capacitance : top=0.000pF, trunk=0.452pF, leaf=5.015pF, total=5.467pF
      wire capacitance : top=0.000pF, trunk=0.942pF, leaf=4.767pF, total=5.709pF
      wire lengths   : top=0.000um, trunk=6136.007um, leaf=25698.705um, total=31834.713um
      sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.092),top(nil), margined worst slew is leaf(0.104),trunk(0.092),top(nil)
      skew_group clk/CON: insertion delay [min=0.343, max=0.373, avg=0.361, sd=0.006], skew [0.030 vs 0.057, 100% {0.343, 0.361, 0.373}] (wid=0.072 ws=0.038) (gid=0.329 gs=0.043)
    Clock network insertion delays are now [0.343ns, 0.373ns] average 0.361ns std.dev 0.006ns
BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 3643.86 -> 3732}
  Improving insertion delay done.
  Total capacitance is (rise=11.176pF fall=11.158pF), of which (rise=5.709pF fall=5.709pF) is wire, and (rise=5.467pF fall=5.449pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (1:00:14 mem=1684.0M) ***
Total net bbox length = 1.265e+06 (6.445e+05 6.204e+05) (ext = 1.314e+05)
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.265e+06 (6.445e+05 6.204e+05) (ext = 1.314e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1684.0MB
*** Finished refinePlace (1:00:14 mem=1684.0M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (1:00:14 mem=1684.0M) ***
Total net bbox length = 1.265e+06 (6.445e+05 6.204e+05) (ext = 1.314e+05)
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.265e+06 (6.445e+05 6.204e+05) (ext = 1.314e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1684.0MB
*** Finished refinePlace (1:00:14 mem=1684.0M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:       113 (unrouted=113, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 46091 (unrouted=0, trialRouted=46091, noStatus=0, routed=0, fixed=0)
(Not counting 5522 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=177819 and nets=51726 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1685.586M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 113 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 113 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Mar 20 17:49:26 2025
#
#WARNING (NRDB-728) PIN Q[0] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[1] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[2] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[3] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[4] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[5] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[6] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[7] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[8] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[9] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[10] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[11] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[12] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[13] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[14] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[15] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[16] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[17] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[18] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[19] in CELL_VIEW sram_w16 does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 51724 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac86 mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2018. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac86 FILLER_71039. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac86 mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1888. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac88 ofifo_inst/col_idx_6__fifo_instance/U168. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac88 FILLER_59325. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac88 ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1a/U11. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac88 ofifo_inst/col_idx_6__fifo_instance/U190. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac88 FILLER_59326. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac8b ofifo_inst/col_idx_6__fifo_instance/U189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac8b FILLER_60998. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac8b FILLER_61000. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac8b FILLER_60999. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac8c FILLER_44955. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac8c mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1593. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac8c mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1435. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac8d mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U877. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac8d FILLER_44425. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac8d FILLER_44424. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac8d FILLER_44427. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A1ac8d FILLER_44426. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 242 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:28, elapsed time = 00:00:28, memory = 1387.32 (MB), peak = 1729.21 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Thu Mar 20 17:49:57 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Mar 20 17:49:58 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5496         603      170940    93.03%
#  Metal 2        V        5594         706      170940    11.76%
#  Metal 3        H        5512         587      170940     9.63%
#  Metal 4        V        5811         489      170940     9.63%
#  Metal 5        H        6099           0      170940     0.02%
#  Metal 6        V        6300           0      170940     0.07%
#  Metal 7        H        1233         290      170940     7.70%
#  Metal 8        V        1573           0      170940     0.00%
#  --------------------------------------------------------------
#  Total                  37620       7.18%  1367520    16.48%
#
#  113 nets (0.22%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1401.57 (MB), peak = 1729.21 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1566.79 (MB), peak = 1729.21 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1566.92 (MB), peak = 1729.21 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 5522 (skipped).
#Total number of selected nets for routing = 113.
#Total number of unselected nets (but routable) for routing = 46091 (skipped).
#Total number of nets in the design = 51726.
#
#46091 skipped nets do not have any wires.
#113 routable nets have only global wires.
#113 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                113               0  
#------------------------------------------------
#        Total                113               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                113                131           45960  
#-------------------------------------------------------------------
#        Total                113                131           45960  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 113
#Total wire length = 31581 um.
#Total half perimeter of net bounding box = 15342 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 9 um.
#Total wire length on LAYER M3 = 18393 um.
#Total wire length on LAYER M4 = 12955 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 225 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14476
#Up-Via Summary (total 14476):
#           
#-----------------------
#  Metal 1         5806
#  Metal 2         5088
#  Metal 3         3578
#  Metal 4            2
#  Metal 5            2
#-----------------------
#                 14476 
#
#Total number of involved priority nets 113
#Maximum src to sink distance for priority net 571.2
#Average of max src_to_sink distance for priority net 122.0
#Average of ave src_to_sink distance for priority net 75.4
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1567.18 (MB), peak = 1729.21 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1400.90 (MB), peak = 1729.21 (MB)
#Start Track Assignment.
#Done with 3863 horizontal wires in 4 hboxes and 2669 vertical wires in 4 hboxes.
#Done with 28 horizontal wires in 4 hboxes and 24 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 113
#Total wire length = 34519 um.
#Total half perimeter of net bounding box = 15342 um.
#Total wire length on LAYER M1 = 3080 um.
#Total wire length on LAYER M2 = 10 um.
#Total wire length on LAYER M3 = 18220 um.
#Total wire length on LAYER M4 = 12985 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 225 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14476
#Up-Via Summary (total 14476):
#           
#-----------------------
#  Metal 1         5806
#  Metal 2         5088
#  Metal 3         3578
#  Metal 4            2
#  Metal 5            2
#-----------------------
#                 14476 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1418.57 (MB), peak = 1729.21 (MB)
#
#Cpu time = 00:00:35
#Elapsed time = 00:00:35
#Increased memory = 62.33 (MB)
#Total memory = 1418.61 (MB)
#Peak memory = 1729.21 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1443.93 (MB), peak = 1729.21 (MB)
#    completing 20% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1444.16 (MB), peak = 1729.21 (MB)
#    completing 30% with 0 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1444.18 (MB), peak = 1729.21 (MB)
#    completing 40% with 0 violations
#    cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1444.29 (MB), peak = 1729.21 (MB)
#    completing 50% with 0 violations
#    cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1444.30 (MB), peak = 1729.21 (MB)
#    completing 60% with 0 violations
#    cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1434.58 (MB), peak = 1729.21 (MB)
#    completing 70% with 0 violations
#    cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1430.36 (MB), peak = 1729.21 (MB)
#    completing 80% with 16 violations
#    cpu time = 00:00:42, elapsed time = 00:00:42, memory = 1430.21 (MB), peak = 1729.21 (MB)
#    completing 90% with 16 violations
#    cpu time = 00:00:47, elapsed time = 00:00:47, memory = 1435.00 (MB), peak = 1729.21 (MB)
#    completing 100% with 16 violations
#    cpu time = 00:00:48, elapsed time = 00:00:48, memory = 1435.41 (MB), peak = 1729.21 (MB)
# ECO: 4.5% of the total area was rechecked for DRC, and 13.6% required routing.
#    number of violations = 16
#
#    By Layer and Type :
#	         MetSpc      Mar   Totals
#	M1            0        0        0
#	M2           15        1       16
#	Totals       15        1       16
#cpu time = 00:00:48, elapsed time = 00:00:48, memory = 1435.50 (MB), peak = 1729.21 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1422.79 (MB), peak = 1729.21 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 113
#Total wire length = 32678 um.
#Total half perimeter of net bounding box = 15342 um.
#Total wire length on LAYER M1 = 32 um.
#Total wire length on LAYER M2 = 1495 um.
#Total wire length on LAYER M3 = 16942 um.
#Total wire length on LAYER M4 = 13986 um.
#Total wire length on LAYER M5 = 1 um.
#Total wire length on LAYER M6 = 222 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 16434
#Total number of multi-cut vias = 105 (  0.6%)
#Total number of single cut vias = 16329 ( 99.4%)
#Up-Via Summary (total 16434):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5682 ( 98.2%)       105 (  1.8%)       5787
#  Metal 2        5522 (100.0%)         0 (  0.0%)       5522
#  Metal 3        5121 (100.0%)         0 (  0.0%)       5121
#  Metal 4           2 (100.0%)         0 (  0.0%)          2
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                16329 ( 99.4%)       105 (  0.6%)      16434 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:50
#Elapsed time = 00:00:50
#Increased memory = -6.09 (MB)
#Total memory = 1412.52 (MB)
#Peak memory = 1729.21 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:50
#Elapsed time = 00:00:50
#Increased memory = -6.09 (MB)
#Total memory = 1412.52 (MB)
#Peak memory = 1729.21 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:28
#Elapsed time = 00:01:27
#Increased memory = 58.70 (MB)
#Total memory = 1355.44 (MB)
#Peak memory = 1729.21 (MB)
#Number of warnings = 71
#Total number of warnings = 71
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 20 17:50:54 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 113 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000     100.000          80
       100.000     200.000          21
       200.000     300.000           5
       300.000     400.000           2
       400.000     500.000           2
       500.000     600.000           3
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          10
        0.000     10.000          41
       10.000     20.000          22
       20.000     30.000          20
       30.000     40.000          14
       40.000     50.000           4
       50.000     60.000           1
       60.000     70.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net sfp_instance/fifo_inst_ext/CTS_29 (71 terminals)
    Guided length:  max path =    42.850um, total =   268.130um
    Routed length:  max path =    70.600um, total =   300.940um
    Deviation:      max path =    64.761%,  total =    12.237%

    Net CTS_129 (68 terminals)
    Guided length:  max path =    69.858um, total =   263.020um
    Routed length:  max path =   106.000um, total =   309.400um
    Deviation:      max path =    51.737%,  total =    17.634%

    Net ofifo_inst/col_idx_7__fifo_instance/CTS_11 (87 terminals)
    Guided length:  max path =    77.805um, total =   399.692um
    Routed length:  max path =   115.600um, total =   441.620um
    Deviation:      max path =    48.577%,  total =    10.490%

    Net sfp_instance/fifo_inst_int/CTS_17 (58 terminals)
    Guided length:  max path =    66.388um, total =   255.700um
    Routed length:  max path =    98.600um, total =   288.040um
    Deviation:      max path =    48.522%,  total =    12.648%

    Net mac_array_instance/col_idx_5__mac_col_inst/CTS_10 (50 terminals)
    Guided length:  max path =    68.020um, total =   188.935um
    Routed length:  max path =    98.800um, total =   226.460um
    Deviation:      max path =    45.251%,  total =    19.861%

    Net ofifo_inst/CTS_38 (73 terminals)
    Guided length:  max path =    86.980um, total =   297.603um
    Routed length:  max path =   122.400um, total =   362.600um
    Deviation:      max path =    40.722%,  total =    21.840%

    Net CTS_152 (76 terminals)
    Guided length:  max path =    82.000um, total =   289.843um
    Routed length:  max path =   114.600um, total =   325.620um
    Deviation:      max path =    39.756%,  total =    12.344%

    Net sfp_instance/fifo_inst_ext/CTS_25 (89 terminals)
    Guided length:  max path =    89.468um, total =   407.623um
    Routed length:  max path =   125.000um, total =   456.060um
    Deviation:      max path =    39.716%,  total =    11.883%

    Net sfp_instance/fifo_inst_int/CTS_19 (53 terminals)
    Guided length:  max path =    87.588um, total =   227.255um
    Routed length:  max path =   121.600um, total =   243.280um
    Deviation:      max path =    38.833%,  total =     7.052%

    Net CTS_136 (75 terminals)
    Guided length:  max path =    69.567um, total =   312.858um
    Routed length:  max path =    96.400um, total =   345.460um
    Deviation:      max path =    38.570%,  total =    10.421%

Set FIXED routing status on 113 net(s)
Set FIXED placed status on 112 instance(s)
Net route status summary:
  Clock:       113 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=113)
  Non-clock: 46091 (unrouted=46091, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 5522 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3361 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 113  numPreroutedWires = 17296
[NR-eagl] Read numTotalNets=46204  numIgnoredNets=113
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 46091 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 131 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.875320e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 45960 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.06% H + 0.00% V. EstWL: 1.317046e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.05% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.07% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 3.220000e+01um, number of vias: 160398
[NR-eagl] Layer2(M2)(V) length: 3.348806e+05um, number of vias: 220666
[NR-eagl] Layer3(M3)(H) length: 4.295082e+05um, number of vias: 22908
[NR-eagl] Layer4(M4)(V) length: 2.306645e+05um, number of vias: 8130
[NR-eagl] Layer5(M5)(H) length: 2.547247e+05um, number of vias: 3031
[NR-eagl] Layer6(M6)(V) length: 9.225434e+04um, number of vias: 1293
[NR-eagl] Layer7(M7)(H) length: 2.871480e+04um, number of vias: 1627
[NR-eagl] Layer8(M8)(V) length: 2.720624e+04um, number of vias: 0
[NR-eagl] Total length: 1.397986e+06um, number of vias: 418053
End of congRepair (cpu=0:00:03.3, real=0:00:03.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=177819 and nets=51726 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1686.949M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.071        0.071      0.998       0.005        0.005      0.981      1.099         0.876
    S->S Wire Len.       um        254.983      256.591      1.006     188.497      189.970      1.000      1.008         0.992
    S->S Wire Res.       Ohm       287.660      289.855      1.008     206.910      209.799      1.000      1.014         0.986
    S->S Wire Res./um    Ohm         1.103        1.101      0.998       0.252        0.250      0.999      0.993         1.006
    Total Wire Len.      um        412.030      414.450      1.006     191.958      192.392      1.000      1.002         0.998
    Trans. Time          ns          0.062        0.061      0.987       0.021        0.020      0.994      0.960         1.030
    Wire Cap.            fF         60.127       59.764      0.994      26.332       25.834      0.996      0.977         1.016
    Wire Cap./um         fF          0.130        0.128      0.990       0.054        0.054      0.996      0.990         1.002
    Wire Delay           ns          0.013        0.012      0.989       0.010        0.010      1.000      0.990         1.010
    Wire Skew            ns          0.007        0.007      1.000       0.008        0.008      1.000      0.997         1.003
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.082        0.082      1.003       0.005        0.005      0.999      0.980         1.018
    S->S Wire Len.       um         77.838       79.261      1.018      63.708       64.153      1.000      1.007         0.993
    S->S Wire Res.       Ohm        95.687       96.960      1.013      71.055       72.103      0.999      1.014         0.985
    S->S Wire Res./um    Ohm         1.494        1.450      0.971       0.509        0.463      0.955      0.868         1.051
    Total Wire Len.      um        283.977      287.080      1.011     110.432      111.459      0.999      1.009         0.990
    Trans. Time          ns          0.076        0.077      1.005       0.013        0.013      0.999      0.983         1.016
    Wire Cap.            fF         46.115       46.515      1.009      18.539       18.318      0.999      0.987         1.011
    Wire Cap./um         fF          0.162        0.162      1.001       0.006        0.005      0.949      0.713         1.263
    Wire Delay           ns          0.004        0.004      1.036       0.003        0.003      0.998      1.025         0.972
    Wire Skew            ns          0.005        0.005      1.023       0.003        0.003      0.999      1.020         0.978
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.092        0.091      0.989      0.007         0.007      0.987      0.971         1.003
    S->S Wire Len.       um         47.052       56.087      1.192     24.769        28.680      0.919      1.064         0.793
    S->S Wire Res.       Ohm        73.975       80.544      1.089     34.274        37.710      0.896      0.986         0.815
    S->S Wire Res./um    Ohm         1.666        1.498      0.899      0.372         0.264      0.860      0.609         1.215
    Total Wire Len.      um        267.695      275.951      1.031     97.554        99.268      0.996      1.013         0.979
    Trans. Time          ns          0.091        0.091      0.999      0.007         0.007      0.983      1.008         0.958
    Wire Cap.            fF         49.657       48.498      0.977     17.801        17.294      0.996      0.967         1.025
    Wire Cap./um         fF          0.186        0.176      0.946      0.013         0.010      0.963      0.730         1.271
    Wire Delay           ns          0.004        0.005      1.285      0.003         0.003      0.862      1.029         0.722
    Wire Skew            ns          0.000        0.000      1.013      0.002         0.002      1.000      1.013         0.987
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    -----------------------------------------------------
    Route Sink Pin                         Difference (%)
    -----------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A1b172/I        7.692
    CTS_ccl_BUF_CLOCK_NODE_UID_A1b170/I        5.263
    CTS_ccl_BUF_CLOCK_NODE_UID_A1b189/I        3.000
    CTS_ccl_BUF_CLOCK_NODE_UID_A1b194/I        2.273
    CTS_ccl_BUF_CLOCK_NODE_UID_A1b171/I        2.174
    -----------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       0.200um       1.787         0.272         0.487
    M2                              0.000um       2.400um       1.599         0.282         0.451
    M3                           1200.322um    1208.200um       1.599         0.282         0.451
    M4                           2095.915um    1882.200um       1.599         0.282         0.451
    M5                              0.000um       0.400um       1.599         0.282         0.450
    M6                              0.000um     222.200um       1.599         0.277         0.442
    Preferred Layer Adherence     100.000%       93.208%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    ------------------------------------------------------------------------------------------------
    Route Sink Pin                                                                    Difference (%)
    ------------------------------------------------------------------------------------------------
    sfp_instance/fifo_inst_int/CTS_ccl_BUF_CLOCK_NODE_UID_A1b074/I                       -100.000
    sfp_instance/fifo_inst_int/CTS_ccl_BUF_CLOCK_NODE_UID_A1b068/I                        -87.500
    mac_array_instance/col_idx_4__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A1af2e/I        -50.000
    mac_array_instance/col_idx_5__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A1af2b/I        -37.500
    sfp_instance/fifo_inst_ext/CTS_ccl_BUF_CLOCK_NODE_UID_A1b069/I                         33.333
    ------------------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       0.600um       1.787         0.272         0.487
    M2                              0.000um      14.200um       1.599         0.282         0.451
    M3                           1369.275um    1395.400um       1.599         0.282         0.451
    M4                           1470.495um    1460.600um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.484%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    ------------------------------------------------------------------------------
    Route Sink Pin                                                  Difference (%)
    ------------------------------------------------------------------------------
    mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP       -480.000
    ofifo_inst/col_idx_0__fifo_instance/q14_reg_2_/CP                  -366.667
    sfp_instance/fifo_inst_int/q15_reg_22_/CP                          -314.286
    ofifo_inst/col_idx_0__fifo_instance/q10_reg_0_/CP                  -300.000
    ofifo_inst/col_idx_0__fifo_instance/q13_reg_0_/CP                  -276.471
    ------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um       31.400um       1.787         0.272         0.487
    M2                               0.000um     1478.265um       1.599         0.282         0.451
    M3                           12557.127um    14338.800um       1.599         0.282         0.451
    M4                           13141.577um    10642.825um       1.599         0.282         0.451
    Preferred Layer Adherence      100.000%        94.301%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Leaf Routes)
    ============================================
    
    Net: CTS_142:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      76            22.200um         76
    M3                   153.480um      76           184.000um         74
    M4                   128.660um     108            98.600um         59
    -------------------------------------------------------------------------
    Totals               281.000um     260           304.000um        209
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.103ns       0.106ns         -             -
    S->WS Wire Len.      127.543um     151.400um         -             -
    S->WS Wire Res.      186.840Ohm    209.061Ohm        -             -
    Wire Cap.             56.367fF      56.284fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_4_/CP.
    Post-route worst sink:
    ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_4_/CP.
    -------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A1ac9a.
    Driver fanout: 75.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047      18          0%        -         1          1%          -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       8          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    5546         98%       ER       109         87%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      61          1%        -         8          6%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      28          0%        -         8          6%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    5393        100%       ER       127        100%        ER         -          -         -
    M2-M3    VIA23_1cut_V        1.500    0.030    0.046       1          0%        -        -           -           -        -          -         -
    M2-M3    VIA23_1stack_S      1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    4960        100%       ER       160        100%        ER         -          -         -
    M3-M4    VIA34_1stack_E      1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
    M4-M5    VIA45_1cut          1.500    0.030    0.046      -          -          -         2        100%        ER         -          -         -
    M5-M6    VIA56_1cut          1.500    0.028    0.043      -          -          -         2        100%        ER         -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=112, i=0, cg=0, l=0, total=112
      cell areas     : b=834.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=834.480um^2
      gate capacitance : top=0.000pF, trunk=0.452pF, leaf=5.015pF, total=5.467pF
      wire capacitance : top=0.000pF, trunk=0.943pF, leaf=4.656pF, total=5.599pF
      wire lengths   : top=0.000um, trunk=6186.400um, leaf=26491.290um, total=32677.690um
      sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after routing clock trees:
      Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.106),trunk(0.093),top(nil), margined worst slew is leaf(0.106),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.343, max=0.375, avg=0.362, sd=0.006], skew [0.032 vs 0.057, 100% {0.343, 0.362, 0.375}] (wid=0.071 ws=0.038) (gid=0.330 gs=0.045)
    Clock network insertion delays are now [0.343ns, 0.375ns] average 0.362ns std.dev 0.006ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1825.74 CPU=0:00:07.7 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:09.8  real=0:00:10.0  mem= 1825.7M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=112, i=0, cg=0, l=0, total=112
      Rebuilding timing graph   cell areas     : b=834.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=834.480um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.452pF, leaf=5.015pF, total=5.467pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.943pF, leaf=4.656pF, total=5.599pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=6186.400um, leaf=26491.290um, total=32677.690um
      Rebuilding timing graph   sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=112, i=0, cg=0, l=0, total=112
        cell areas     : b=834.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=834.480um^2
        gate capacitance : top=0.000pF, trunk=0.452pF, leaf=5.015pF, total=5.467pF
        wire capacitance : top=0.000pF, trunk=0.943pF, leaf=4.656pF, total=5.599pF
        wire lengths   : top=0.000um, trunk=6186.400um, leaf=26491.290um, total=32677.690um
        sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
      Clock DAG net violations PostConditioning initial state:
        Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 113, tested: 113, violation detected: 1, cannot run: 0, attempted: 1, failed: 0, sized: 1
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            1          1
        ------------------------------
        Total           1          1
        ------------------------------
        
        Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 2.160um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=112, i=0, cg=0, l=0, total=112
          cell areas     : b=836.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=836.640um^2
          gate capacitance : top=0.000pF, trunk=0.453pF, leaf=5.015pF, total=5.468pF
          wire capacitance : top=0.000pF, trunk=0.943pF, leaf=4.656pF, total=5.599pF
          wire lengths   : top=0.000um, trunk=6186.400um, leaf=26491.290um, total=32677.690um
          sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.105),trunk(0.093),top(nil), margined worst slew is leaf(0.105),trunk(0.093),top(nil)
          skew_group clk/CON: insertion delay [min=0.343, max=0.375, avg=0.361, sd=0.006], skew [0.032 vs 0.057, 100% {0.343, 0.361, 0.375}] (wid=0.071 ws=0.038) (gid=0.330 gs=0.045)
        Clock network insertion delays are now [0.343ns, 0.375ns] average 0.361ns std.dev 0.006ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (1:02:05 mem=1694.4M) ***
Total net bbox length = 1.265e+06 (6.445e+05 6.204e+05) (ext = 1.314e+05)
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.265e+06 (6.445e+05 6.204e+05) (ext = 1.314e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1695.7MB
*** Finished refinePlace (1:02:05 mem=1695.7M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (1:02:06 mem=1695.7M) ***
Total net bbox length = 1.265e+06 (6.445e+05 6.204e+05) (ext = 1.314e+05)
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.265e+06 (6.445e+05 6.204e+05) (ext = 1.314e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1699.8MB
*** Finished refinePlace (1:02:06 mem=1699.8M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 2 insts, 4 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=177819 and nets=51726 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 1694.355M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=112, i=0, cg=0, l=0, total=112
      Rebuilding timing graph   cell areas     : b=836.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=836.640um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.453pF, leaf=5.015pF, total=5.468pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.943pF, leaf=4.656pF, total=5.599pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=6186.400um, leaf=26491.290um, total=32677.690um
      Rebuilding timing graph   sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:       113 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=113)
  Non-clock: 46091 (unrouted=0, trialRouted=46091, noStatus=0, routed=0, fixed=0)
(Not counting 5522 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=112, i=0, cg=0, l=0, total=112
      cell areas     : b=836.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=836.640um^2
      gate capacitance : top=0.000pF, trunk=0.453pF, leaf=5.015pF, total=5.468pF
      wire capacitance : top=0.000pF, trunk=0.943pF, leaf=4.656pF, total=5.599pF
      wire lengths   : top=0.000um, trunk=6186.400um, leaf=26491.290um, total=32677.690um
      sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.093),top(nil), margined worst slew is leaf(0.105),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.343, max=0.375, avg=0.361, sd=0.006], skew [0.032 vs 0.057, 100% {0.343, 0.361, 0.375}] (wid=0.071 ws=0.038) (gid=0.330 gs=0.045)
    Clock network insertion delays are now [0.343ns, 0.375ns] average 0.361ns std.dev 0.006ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         112     836.640
  Inverters         0       0.000
  Clock Gates       0       0.000
  Clock Logic       0       0.000
  All             112     836.640
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      6186.400
  Leaf      26491.290
  Total     32677.690
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    0.453    0.943     1.397
  Leaf     5.015    4.656     9.671
  Total    5.468    5.599    11.067
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  5585     5.006     0.001       0.001      0.001    0.039
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.093               0.105
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.343     0.375     0.032       0.057         0.038           0.016           0.361        0.006     100% {0.343, 0.361, 0.375}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.343ns, 0.375ns] average 0.361ns std.dev 0.006ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=112, i=0, cg=0, l=0, total=112
  cell areas     : b=836.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=836.640um^2
  gate capacitance : top=0.000pF, trunk=0.453pF, leaf=5.015pF, total=5.468pF
  wire capacitance : top=0.000pF, trunk=0.943pF, leaf=4.656pF, total=5.599pF
  wire lengths   : top=0.000um, trunk=6186.400um, leaf=26491.290um, total=32677.690um
  sink capacitance : count=5585, total=5.006pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.039pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.105),trunk(0.093),top(nil), margined worst slew is leaf(0.105),trunk(0.093),top(nil)
  skew_group clk/CON: insertion delay [min=0.343, max=0.375, avg=0.361, sd=0.006], skew [0.032 vs 0.057, 100% {0.343, 0.361, 0.375}] (wid=0.071 ws=0.038) (gid=0.330 gs=0.045)
Clock network insertion delays are now [0.343ns, 0.375ns] average 0.361ns std.dev 0.006ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1685.6M, totSessionCpu=1:02:14 **
*** Change effort level medium to high ***
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1685.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=1685.6M
** Profile ** Other data :  cpu=0:00:00.4, mem=1685.6M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1763.79 CPU=0:00:07.6 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:08.2  real=0:00:09.0  mem= 1763.8M) ***
*** Done Building Timing Graph (cpu=0:00:09.2 real=0:00:09.0 totSessionCpu=1:02:24 mem=1763.8M)
** Profile ** Overall slacks :  cpu=0:00:09.3, mem=1763.8M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1763.8M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -27.650 |
|           TNS (ns):| -7112.5 |
|    Violating Paths:|  3034   |
|          All Paths:|  8303   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.057%
       (99.626% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1763.8M
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1700.4M, totSessionCpu=1:02:25 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 40490

Instance distribution across the VT partitions:

 LVT : inst = 13512 (33.4%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13512 (33.4%)

 HVT : inst = 26974 (66.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 26974 (66.6%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1700.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1700.4M) ***
*** Starting optimizing excluded clock nets MEM= 1700.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1700.4M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -27.649
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Begin: GigaOpt Optimization in TNS mode
Info: 113 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
*info: 109 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
*info: 113 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -27.649 TNS Slack -7112.467 Density 99.63
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.649|  -27.649|-7103.561|-7112.467|    99.63%|   0:00:00.0| 1922.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.650|  -27.650|-7103.429|-7112.335|    99.63%|   0:00:05.0| 1971.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
| -27.650|  -27.650|-7103.373|-7112.279|    99.63%|   0:00:00.0| 1971.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
| -27.651|  -27.651|-7103.304|-7112.211|    99.63%|   0:00:00.0| 1971.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -27.651|  -27.651|-7103.297|-7112.204|    99.63%|   0:00:00.0| 1971.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
| -27.651|  -27.651|-7103.282|-7112.188|    99.63%|   0:00:01.0| 1971.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_11_/D               |
| -27.651|  -27.651|-7103.261|-7112.168|    99.63%|   0:00:00.0| 1971.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_11_/D               |
| -27.651|  -27.651|-7102.978|-7111.884|    99.62%|   0:00:00.0| 1971.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_12_/D               |
| -27.652|  -27.652|-7102.928|-7111.834|    99.62%|   0:00:02.0| 1971.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
| -27.652|  -27.652|-7102.878|-7111.784|    99.62%|   0:00:00.0| 1971.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_11_/D               |
| -27.652|  -27.652|-7102.871|-7111.777|    99.62%|   0:00:01.0| 1971.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_6_/D                |
| -27.652|  -27.652|-7102.867|-7111.774|    99.62%|   0:00:00.0| 1971.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_14_/D               |
| -27.652|  -27.652|-7102.876|-7111.782|    99.62%|   0:00:00.0| 1971.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_5_/D                |
| -27.652|  -27.652|-7102.849|-7111.755|    99.62%|   0:00:01.0| 1971.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_0_/D                |
| -27.652|  -27.652|-7102.840|-7111.746|    99.62%|   0:00:00.0| 1971.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_2_/D                |
| -27.652|  -27.652|-7102.837|-7111.744|    99.62%|   0:00:00.0| 1971.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_11_/D               |
| -27.652|  -27.652|-7102.808|-7111.715|    99.62%|   0:00:01.0| 1971.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_11_/D               |
| -27.653|  -27.653|-7102.808|-7111.715|    99.62%|   0:00:01.0| 1990.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_5_/D                |
| -27.653|  -27.653|-7102.801|-7111.708|    99.62%|   0:00:01.0| 1990.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_0_/D                |
| -27.653|  -27.653|-7102.801|-7111.708|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_5_/D                |
| -27.653|  -27.653|-7102.810|-7111.716|    99.62%|   0:00:02.0| 1990.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_7_/D                |
| -27.653|  -27.653|-7102.699|-7111.605|    99.62%|   0:00:01.0| 1990.5M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_19_/D                       |
| -27.653|  -27.653|-7102.526|-7111.433|    99.62%|   0:00:01.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_18_/D   |
| -27.653|  -27.653|-7102.526|-7111.433|    99.62%|   0:00:04.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_18_/D  |
| -27.653|  -27.653|-7102.526|-7111.433|    99.62%|   0:00:03.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_/D   |
| -27.653|  -27.653|-7102.526|-7111.433|    99.62%|   0:00:01.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
| -27.653|  -27.653|-7102.526|-7111.433|    99.62%|   0:00:02.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
| -27.653|  -27.653|-7102.526|-7111.433|    99.62%|   0:00:02.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_12_/D  |
| -27.653|  -27.653|-7102.526|-7111.433|    99.62%|   0:00:02.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_10_/D  |
| -27.653|  -27.653|-7102.526|-7111.433|    99.62%|   0:00:02.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_9_/D   |
| -27.653|  -27.653|-7102.526|-7111.433|    99.62%|   0:00:01.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_7_/D    |
| -27.653|  -27.653|-7102.523|-7111.430|    99.62%|   0:00:01.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_7_/D    |
| -27.653|  -27.653|-7102.523|-7111.430|    99.62%|   0:00:02.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_5_/D    |
| -27.653|  -27.653|-7102.432|-7111.338|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
| -27.653|  -27.653|-7102.432|-7111.338|    99.62%|   0:00:01.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_5_/D   |
| -27.653|  -27.653|-7102.410|-7111.316|    99.62%|   0:00:01.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_4_/D    |
| -27.653|  -27.653|-7102.131|-7111.038|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_1_/D                        |
| -27.653|  -27.653|-7102.067|-7110.974|    99.62%|   0:00:01.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
| -27.653|  -27.653|-7101.990|-7110.896|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q15_reg_3_/D   |
| -27.653|  -27.653|-7101.975|-7110.881|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
| -27.653|  -27.653|-7101.975|-7110.881|    99.62%|   0:00:01.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D    |
| -27.653|  -27.653|-7101.975|-7110.881|    99.62%|   0:00:01.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_1_/D    |
| -27.653|  -27.653|-7101.779|-7110.685|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_4_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.653|  -27.653|-7101.190|-7110.096|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.653|  -27.653|-7100.764|-7109.670|    99.62%|   0:00:01.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.653|  -27.653|-7100.152|-7109.059|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.653|  -27.653|-7100.122|-7109.029|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.653|  -27.653|-7100.107|-7109.014|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.653|  -27.653|-7099.737|-7108.644|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.653|  -27.653|-7099.732|-7108.639|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.653|  -27.653|-7099.718|-7108.624|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.653|  -27.653|-7099.707|-7108.613|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.653|  -27.653|-7099.347|-7108.253|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_4_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.653|  -27.653|-7099.302|-7108.208|    99.62%|   0:00:01.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_4_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.653|  -27.653|-7099.274|-7108.181|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_4_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.653|  -27.653|-7098.933|-7107.839|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.653|  -27.653|-7098.886|-7107.792|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.653|  -27.653|-7098.854|-7107.761|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_0_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.653|  -27.653|-7098.495|-7107.401|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.653|  -27.653|-7098.470|-7107.376|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.653|  -27.653|-7098.395|-7107.302|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.653|  -27.653|-7098.149|-7107.056|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_0_/D    |
| -27.653|  -27.653|-7097.664|-7106.571|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_0_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.653|  -27.653|-7097.623|-7106.530|    99.62%|   0:00:01.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_4_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.653|  -27.653|-7097.593|-7106.499|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_3_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.653|  -27.653|-7097.544|-7106.451|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_0_/D   |
| -27.653|  -27.653|-7097.517|-7106.423|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q15_reg_0_/D   |
| -27.653|  -27.653|-7096.848|-7105.754|    99.62%|   0:00:01.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.653|  -27.653|-7094.883|-7103.789|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.653|  -27.653|-7094.864|-7103.771|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -27.653|  -27.653|-7094.863|-7103.770|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |         |         |          |            |        |          |         | eg_46_/E                                           |
| -27.653|  -27.653|-7094.863|-7103.769|    99.62%|   0:00:00.0| 1990.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:46.2 real=0:00:46.0 mem=1990.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:46.3 real=0:00:46.0 mem=1990.5M) ***
** GigaOpt Optimizer WNS Slack -27.653 TNS Slack -7103.769 Density 99.62
*** Starting refinePlace (1:03:26 mem=2006.5M) ***
Total net bbox length = 1.265e+06 (6.445e+05 6.204e+05) (ext = 1.314e+05)
Density distribution unevenness ratio = 0.334%
Density distribution unevenness ratio = 1.308%
Move report: Timing Driven Placement moves 132782 insts, mean move: 3.04 um, max move: 72.80 um
	Max move on inst (sfp_instance/U852_dup): (700.40, 535.60) --> (697.80, 605.80)
	Runtime: CPU: 0:00:20.9 REAL: 0:00:21.0 MEM: 2178.4MB
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.196e+06 (6.381e+05 5.577e+05) (ext = 1.311e+05)
Runtime: CPU: 0:00:21.0 REAL: 0:00:21.0 MEM: 2178.4MB
*** Finished refinePlace (1:03:47 mem=2178.4M) ***
Finished re-routing un-routed nets (0:00:00.3 2178.4M)


Density : 0.9962
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:30.2 real=0:00:30.0 mem=2178.4M) ***
** GigaOpt Optimizer WNS Slack -27.717 TNS Slack -7169.217 Density 99.62
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.717|  -27.717|-7160.311|-7169.217|    99.62%|   0:00:00.0| 2178.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.663|  -27.663|-7159.235|-7168.142|    99.62%|   0:00:00.0| 2178.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.659|  -27.659|-7159.149|-7168.056|    99.62%|   0:00:05.0| 2178.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.659|  -27.659|-7159.149|-7168.056|    99.62%|   0:00:01.0| 2178.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.7 real=0:00:06.0 mem=2178.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.8 real=0:00:06.0 mem=2178.4M) ***
** GigaOpt Optimizer WNS Slack -27.659 TNS Slack -7168.056 Density 99.62
*** Starting refinePlace (1:04:03 mem=2178.4M) ***
Total net bbox length = 1.199e+06 (6.381e+05 5.609e+05) (ext = 1.312e+05)
**ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.199e+06 (6.381e+05 5.609e+05) (ext = 1.312e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2178.4MB
*** Finished refinePlace (1:04:03 mem=2178.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2178.4M)


Density : 0.9962
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=2178.4M) ***
** GigaOpt Optimizer WNS Slack -27.658 TNS Slack -7168.046 Density 99.62
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 113 constrained nets 
Layer 7 has 131 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:30 real=0:01:30 mem=2178.4M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Begin: GigaOpt Optimization in WNS mode
Info: 113 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
*info: 109 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
*info: 113 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -27.658 TNS Slack -7168.046 Density 99.62
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.658|  -27.658|-7159.139|-7168.046|    99.62%|   0:00:00.0| 1939.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.644|  -27.644|-7158.816|-7167.722|    99.62%|   0:00:11.0| 1998.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
| -27.639|  -27.639|-7158.688|-7167.595|    99.62%|   0:00:04.0| 1998.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:07.9 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:10.3  real=0:00:11.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.053 } { 0 } { 8099 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 29 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.442|  -27.442|-7086.364|-7097.051|    99.62%|   0:00:22.0| 2020.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.440|  -27.440|-7086.380|-7097.067|    99.62%|   0:00:00.0| 2020.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_18_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 42 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.050|  -27.050|-6990.833|-7004.158|    99.62%|   0:00:12.0| 2022.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.043|  -27.043|-6990.712|-7004.037|    99.62%|   0:00:01.0| 2022.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.037|  -27.037|-6990.588|-7003.913|    99.62%|   0:00:01.0| 2022.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
| -27.034|  -27.034|-6990.158|-7003.483|    99.62%|   0:00:02.0| 2022.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.027|  -27.027|-6990.151|-7003.476|    99.62%|   0:00:01.0| 2022.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.028|  -27.028|-6990.151|-7003.476|    99.62%|   0:00:01.0| 2022.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
| -27.028|  -27.028|-6990.151|-7003.475|    99.62%|   0:00:00.0| 2022.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:54.5 real=0:00:55.0 mem=2022.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.573|  -27.028| -13.325|-7003.475|    99.62%|   0:00:00.0| 2022.6M|   WC_VIEW|  default| sum_out[2]                                         |
|  -0.559|  -27.028| -12.972|-7003.123|    99.62%|   0:00:03.0| 2022.6M|   WC_VIEW|  default| sum_out[7]                                         |
|  -0.555|  -27.028| -12.960|-7003.110|    99.62%|   0:00:00.0| 2022.6M|   WC_VIEW|  default| sum_out[22]                                        |
|  -0.550|  -27.028| -12.947|-7003.098|    99.62%|   0:00:01.0| 2022.6M|   WC_VIEW|  default| sum_out[5]                                         |
|  -0.549|  -27.028| -12.934|-7003.084|    99.62%|   0:00:01.0| 2022.6M|   WC_VIEW|  default| sum_out[15]                                        |
|  -0.549|  -27.028| -12.929|-7003.079|    99.62%|   0:00:01.0| 2022.6M|   WC_VIEW|  default| sum_out[15]                                        |
|  -0.549|  -27.028| -12.928|-7003.079|    99.62%|   0:00:00.0| 2022.6M|   WC_VIEW|  default| sum_out[15]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.0 real=0:00:06.0 mem=2022.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:01 real=0:01:01 mem=2022.6M) ***
** GigaOpt Optimizer WNS Slack -27.028 TNS Slack -7003.079 Density 99.62
*** Starting refinePlace (1:05:13 mem=2038.6M) ***
Total net bbox length = 1.202e+06 (6.394e+05 5.622e+05) (ext = 1.312e+05)
Density distribution unevenness ratio = 1.297%
Density distribution unevenness ratio = 1.867%
Move report: Timing Driven Placement moves 145224 insts, mean move: 2.70 um, max move: 149.00 um
	Max move on inst (sfp_instance/U852_dup): (705.60, 535.60) --> (697.00, 676.00)
	Runtime: CPU: 0:00:23.2 REAL: 0:00:23.0 MEM: 2237.2MB
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.154e+06 (6.131e+05 5.410e+05) (ext = 1.312e+05)
Runtime: CPU: 0:00:23.3 REAL: 0:00:23.0 MEM: 2237.2MB
*** Finished refinePlace (1:05:36 mem=2237.2M) ***
Finished re-routing un-routed nets (0:00:00.5 2237.2M)


Density : 0.9966
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:32.8 real=0:00:33.0 mem=2237.2M) ***
** GigaOpt Optimizer WNS Slack -27.070 TNS Slack -7007.451 Density 99.66
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -27.070|  -27.070|-6994.562|-7007.451|    99.66%|   0:00:00.0| 2237.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 40 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.904|  -26.904|-6882.243|-6895.132|    99.66%|   0:00:15.0| 2021.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_1_/D                |
| -26.891|  -26.891|-6882.177|-6895.066|    99.66%|   0:00:01.0| 2021.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.881|  -26.881|-6882.065|-6894.954|    99.66%|   0:00:00.0| 2021.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.881|  -26.881|-6881.358|-6894.247|    99.66%|   0:00:00.0| 2021.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 47 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.676|  -26.676|-6836.983|-6854.739|    99.66%|   0:00:04.0| 2030.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.676|  -26.676|-6836.983|-6854.739|    99.66%|   0:00:00.0| 2030.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.3 real=0:00:20.0 mem=2030.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.750|  -26.676| -17.756|-6854.739|    99.66%|   0:00:01.0| 2030.0M|   WC_VIEW|  default| sum_out[11]                                        |
|  -0.750|  -26.676| -17.741|-6854.724|    99.66%|   0:00:04.0| 2049.0M|   WC_VIEW|  default| sum_out[11]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.5 real=0:00:05.0 mem=2049.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:24.9 real=0:00:25.0 mem=2049.0M) ***
** GigaOpt Optimizer WNS Slack -26.676 TNS Slack -6854.724 Density 99.66
*** Starting refinePlace (1:06:12 mem=2049.0M) ***
Total net bbox length = 1.160e+06 (6.145e+05 5.451e+05) (ext = 1.312e+05)
Density distribution unevenness ratio = 1.854%
Density distribution unevenness ratio = 1.869%
Move report: Timing Driven Placement moves 105531 insts, mean move: 0.64 um, max move: 23.40 um
	Max move on inst (sfp_instance/U852_dup): (697.00, 676.00) --> (697.00, 699.40)
	Runtime: CPU: 0:00:17.2 REAL: 0:00:17.0 MEM: 2251.9MB
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.151e+06 (6.115e+05 5.398e+05) (ext = 1.312e+05)
Runtime: CPU: 0:00:17.3 REAL: 0:00:18.0 MEM: 2251.9MB
*** Finished refinePlace (1:06:29 mem=2251.9M) ***
Finished re-routing un-routed nets (0:00:00.1 2251.9M)


Density : 0.9970
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:20.5 real=0:00:20.0 mem=2251.9M) ***
** GigaOpt Optimizer WNS Slack -26.704 TNS Slack -6855.314 Density 99.70
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.704|  -26.704|-6837.577|-6855.314|    99.70%|   0:00:00.0| 2251.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.644|  -26.644|-6836.923|-6854.661|    99.70%|   0:00:00.0| 2251.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.635|  -26.635|-6836.962|-6854.700|    99.70%|   0:00:01.0| 2251.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.619|  -26.619|-6836.531|-6854.269|    99.70%|   0:00:00.0| 2251.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.611|  -26.611|-6836.367|-6854.105|    99.70%|   0:00:02.0| 2251.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.601|  -26.601|-6836.171|-6853.909|    99.70%|   0:00:06.0| 2251.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.596|  -26.596|-6836.088|-6853.826|    99.70%|   0:00:01.0| 2251.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.596|  -26.596|-6835.144|-6852.882|    99.70%|   0:00:01.0| 2251.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.596|  -26.596|-6835.144|-6852.882|    99.70%|   0:00:00.0| 2251.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.7 real=0:00:11.0 mem=2251.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.750|  -26.596| -17.738|-6852.882|    99.70%|   0:00:01.0| 2251.9M|   WC_VIEW|  default| sum_out[11]                                        |
|  -0.750|  -26.596| -17.738|-6852.882|    99.70%|   0:00:04.0| 2251.9M|   WC_VIEW|  default| sum_out[11]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.1 real=0:00:05.0 mem=2251.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:15.9 real=0:00:16.0 mem=2251.9M) ***
** GigaOpt Optimizer WNS Slack -26.596 TNS Slack -6852.882 Density 99.70
*** Starting refinePlace (1:06:50 mem=2251.9M) ***
Total net bbox length = 1.154e+06 (6.115e+05 5.430e+05) (ext = 1.312e+05)
Density distribution unevenness ratio = 1.869%
Density distribution unevenness ratio = 1.891%
Move report: Timing Driven Placement moves 98433 insts, mean move: 0.53 um, max move: 22.00 um
	Max move on inst (sfp_instance/U852_dup): (697.00, 699.40) --> (696.60, 721.00)
	Runtime: CPU: 0:00:17.2 REAL: 0:00:17.0 MEM: 2260.1MB
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.148e+06 (6.093e+05 5.387e+05) (ext = 1.312e+05)
Runtime: CPU: 0:00:17.3 REAL: 0:00:17.0 MEM: 2260.1MB
*** Finished refinePlace (1:07:07 mem=2260.1M) ***
Finished re-routing un-routed nets (0:00:00.1 2260.1M)


Density : 0.9970
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:20.0 real=0:00:19.0 mem=2260.1M) ***
** GigaOpt Optimizer WNS Slack -26.597 TNS Slack -6852.868 Density 99.70
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.597|  -26.597|-6835.127|-6852.868|    99.70%|   0:00:00.0| 2260.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.597|  -26.597|-6835.127|-6852.868|    99.70%|   0:00:11.0| 2260.1M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.7 real=0:00:11.0 mem=2260.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.750|  -26.597| -17.741|-6852.868|    99.70%|   0:00:00.0| 2260.1M|   WC_VIEW|  default| sum_out[11]                                        |
|  -0.750|  -26.597| -17.741|-6852.868|    99.70%|   0:00:04.0| 2260.1M|   WC_VIEW|  default| sum_out[11]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.1 real=0:00:04.0 mem=2260.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:15.0 real=0:00:15.0 mem=2260.1M) ***
** GigaOpt Optimizer WNS Slack -26.597 TNS Slack -6852.868 Density 99.70
*** Starting refinePlace (1:07:26 mem=2260.1M) ***
Total net bbox length = 1.151e+06 (6.093e+05 5.418e+05) (ext = 1.312e+05)
Density distribution unevenness ratio = 1.891%
Density distribution unevenness ratio = 1.894%
Move report: Timing Driven Placement moves 95130 insts, mean move: 0.49 um, max move: 23.80 um
	Max move on inst (sfp_instance/U852_dup): (696.60, 721.00) --> (696.20, 744.40)
	Runtime: CPU: 0:00:17.2 REAL: 0:00:17.0 MEM: 2260.1MB
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.146e+06 (6.077e+05 5.379e+05) (ext = 1.312e+05)
Runtime: CPU: 0:00:17.3 REAL: 0:00:17.0 MEM: 2260.1MB
*** Finished refinePlace (1:07:43 mem=2260.1M) ***
Finished re-routing un-routed nets (0:00:00.1 2260.1M)


Density : 0.9970
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:19.8 real=0:00:19.0 mem=2260.1M) ***
** GigaOpt Optimizer WNS Slack -26.585 TNS Slack -6846.763 Density 99.70
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 271 constrained nets 
Layer 7 has 143 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:03:36 real=0:03:35 mem=2260.1M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Begin: GigaOpt Optimization in TNS mode
Info: 113 nets with fixed/cover wires excluded.
Info: 267 clock nets excluded from IPO operation.
*info: 267 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
*info: 113 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -26.585 TNS Slack -6846.763 Density 99.70
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.585|  -26.585|-6829.022|-6846.763|    99.70%|   0:00:01.0| 2011.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.585|  -26.585|-6828.704|-6846.445|    99.70%|   0:00:07.0| 2030.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.585|  -26.585|-6828.680|-6846.421|    99.70%|   0:00:02.0| 2030.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_1_/D                |
| -26.585|  -26.585|-6827.839|-6845.580|    99.70%|   0:00:07.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
| -26.585|  -26.585|-6827.541|-6845.282|    99.70%|   0:00:02.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
| -26.585|  -26.585|-6827.163|-6844.904|    99.70%|   0:00:01.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_2_/D                |
| -26.585|  -26.585|-6826.477|-6844.218|    99.70%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_1_/D                |
| -26.585|  -26.585|-6826.460|-6844.201|    99.70%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_1_/D                |
| -26.585|  -26.585|-6826.176|-6843.917|    99.70%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_0_/D                |
| -26.585|  -26.585|-6825.984|-6843.725|    99.70%|   0:00:01.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
| -26.585|  -26.585|-6825.884|-6843.625|    99.70%|   0:00:07.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_3_/D                |
| -26.585|  -26.585|-6824.824|-6842.565|    99.70%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
| -26.585|  -26.585|-6824.268|-6842.009|    99.70%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
| -26.585|  -26.585|-6823.275|-6841.017|    99.70%|   0:00:01.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
| -26.585|  -26.585|-6822.717|-6840.458|    99.70%|   0:00:09.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
| -26.585|  -26.585|-6822.335|-6840.076|    99.70%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
| -26.585|  -26.585|-6821.833|-6839.575|    99.70%|   0:00:01.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
| -26.585|  -26.585|-6821.810|-6839.551|    99.70%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -26.585|  -26.585|-6821.806|-6839.547|    99.70%|   0:00:09.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_1_/D                |
| -26.585|  -26.585|-6821.797|-6839.538|    99.70%|   0:00:09.0| 2030.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_19_/D               |
| -26.585|  -26.585|-6821.799|-6839.540|    99.70%|   0:00:02.0| 2030.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_18_/D               |
| -26.585|  -26.585|-6821.356|-6839.097|    99.70%|   0:00:00.0| 2030.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_17_/D               |
| -26.585|  -26.585|-6821.205|-6838.946|    99.70%|   0:00:03.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_17_/D               |
| -26.585|  -26.585|-6821.189|-6838.931|    99.70%|   0:00:03.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_16_/D               |
| -26.585|  -26.585|-6821.151|-6838.893|    99.70%|   0:00:03.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_18_/D               |
| -26.585|  -26.585|-6821.141|-6838.882|    99.70%|   0:00:01.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_13_/D               |
| -26.585|  -26.585|-6821.057|-6838.798|    99.70%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_17_/D               |
| -26.585|  -26.585|-6821.045|-6838.786|    99.70%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_10_/D               |
| -26.585|  -26.585|-6821.019|-6838.760|    99.69%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_10_/D               |
| -26.585|  -26.585|-6821.007|-6838.749|    99.69%|   0:00:01.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_15_/D               |
| -26.585|  -26.585|-6820.994|-6838.735|    99.69%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_11_/D               |
| -26.585|  -26.585|-6820.979|-6838.720|    99.69%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_11_/D               |
| -26.585|  -26.585|-6820.979|-6838.720|    99.69%|   0:00:01.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
| -26.585|  -26.585|-6820.914|-6838.655|    99.69%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_10_/D               |
| -26.585|  -26.585|-6820.883|-6838.624|    99.69%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_8_/D                |
| -26.585|  -26.585|-6820.869|-6838.610|    99.69%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_11_/D               |
| -26.585|  -26.585|-6820.832|-6838.573|    99.69%|   0:00:02.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_12_/D               |
| -26.585|  -26.585|-6820.778|-6838.520|    99.69%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
| -26.585|  -26.585|-6820.761|-6838.502|    99.69%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_9_/D                |
| -26.585|  -26.585|-6820.745|-6838.486|    99.69%|   0:00:01.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_11_/D               |
| -26.585|  -26.585|-6820.692|-6838.433|    99.69%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_9_/D                |
| -26.585|  -26.585|-6820.668|-6838.410|    99.69%|   0:00:01.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_5_/D                |
| -26.585|  -26.585|-6820.661|-6838.402|    99.69%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_4_/D                |
| -26.585|  -26.585|-6820.630|-6838.371|    99.69%|   0:00:01.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_5_/D                |
| -26.585|  -26.585|-6820.608|-6838.349|    99.69%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
| -26.585|  -26.585|-6820.597|-6838.338|    99.69%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
| -26.585|  -26.585|-6820.584|-6838.326|    99.69%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_3_/D                |
| -26.585|  -26.585|-6820.566|-6838.308|    99.69%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_8_/D                |
| -26.586|  -26.586|-6820.556|-6838.297|    99.69%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_9_/D                |
| -26.586|  -26.586|-6820.542|-6838.284|    99.69%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_0_/D                |
| -26.586|  -26.586|-6820.523|-6838.265|    99.69%|   0:00:01.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_0_/D                |
| -26.586|  -26.586|-6820.509|-6838.250|    99.69%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_6_/D                |
| -26.586|  -26.586|-6820.480|-6838.221|    99.69%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_6_/D                |
| -26.586|  -26.586|-6820.464|-6838.206|    99.69%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_4_/D                |
| -26.586|  -26.586|-6820.454|-6838.195|    99.69%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_5_/D                |
| -26.586|  -26.586|-6820.427|-6838.168|    99.69%|   0:00:01.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_3_/D                |
| -26.586|  -26.586|-6820.424|-6838.165|    99.69%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -26.586|  -26.586|-6820.415|-6838.156|    99.69%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_4_/D                |
| -26.586|  -26.586|-6820.403|-6838.145|    99.69%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_3_/D                |
| -26.586|  -26.586|-6815.777|-6833.518|    99.69%|   0:00:01.0| 2049.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_19_/D  |
| -26.586|  -26.586|-6813.873|-6831.614|    99.69%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_19_/D  |
| -26.586|  -26.586|-6806.617|-6824.358|    99.69%|   0:00:02.0| 2049.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -26.586|  -26.586|-6801.889|-6819.630|    99.69%|   0:00:01.0| 2049.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_19_/D   |
| -26.586|  -26.586|-6798.769|-6816.510|    99.69%|   0:00:01.0| 2049.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_19_/D  |
| -26.586|  -26.586|-6796.634|-6814.375|    99.69%|   0:00:01.0| 2049.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_18_/D   |
| -26.586|  -26.586|-6793.691|-6811.433|    99.69%|   0:00:02.0| 2049.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_18_/D   |
| -26.586|  -26.586|-6790.802|-6808.543|    99.69%|   0:00:02.0| 2049.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_18_/D  |
| -26.586|  -26.586|-6790.306|-6808.047|    99.69%|   0:00:00.0| 2049.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_18_/D  |
| -26.586|  -26.586|-6789.130|-6806.872|    99.69%|   0:00:01.0| 2049.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -26.586|  -26.586|-6789.034|-6806.775|    99.69%|   0:00:01.0| 2049.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_19_/D  |
| -26.586|  -26.586|-6789.014|-6806.755|    99.69%|   0:00:02.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_17_/D  |
| -26.586|  -26.586|-6789.014|-6806.755|    99.69%|   0:00:03.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
| -26.586|  -26.586|-6788.871|-6806.612|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_16_/D   |
| -26.586|  -26.586|-6788.244|-6805.985|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_18_/D   |
| -26.586|  -26.586|-6788.244|-6805.985|    99.69%|   0:00:03.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_15_/D  |
| -26.586|  -26.586|-6788.244|-6805.985|    99.69%|   0:00:03.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_13_/D   |
| -26.586|  -26.586|-6788.244|-6805.985|    99.69%|   0:00:03.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_12_/D  |
| -26.586|  -26.586|-6788.227|-6805.968|    99.69%|   0:00:03.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_10_/D  |
| -26.586|  -26.586|-6787.337|-6805.078|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_11_/D   |
| -26.586|  -26.586|-6787.337|-6805.078|    99.69%|   0:00:04.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_9_/D    |
| -26.586|  -26.586|-6787.337|-6805.078|    99.69%|   0:00:04.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_7_/D    |
| -26.586|  -26.586|-6787.160|-6804.901|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_7_/D   |
| -26.586|  -26.586|-6787.149|-6804.891|    99.69%|   0:00:02.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_8_/D   |
| -26.586|  -26.586|-6785.673|-6803.414|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_7_/D    |
| -26.586|  -26.586|-6785.429|-6803.170|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_7_/D    |
| -26.586|  -26.586|-6784.479|-6802.220|    99.69%|   0:00:03.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_7_/D   |
| -26.586|  -26.586|-6783.871|-6801.612|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_5_/D    |
| -26.586|  -26.586|-6783.698|-6801.439|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_5_/D    |
| -26.586|  -26.586|-6783.693|-6801.435|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_4_/D   |
| -26.586|  -26.586|-6782.513|-6800.254|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_6_/D    |
| -26.586|  -26.586|-6782.262|-6800.003|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_4_/D   |
| -26.586|  -26.586|-6781.824|-6799.565|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q14_reg_4_/D   |
| -26.586|  -26.586|-6781.616|-6799.357|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_6_/D    |
| -26.586|  -26.586|-6781.527|-6799.268|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_3_/D    |
| -26.586|  -26.586|-6780.378|-6798.119|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
| -26.586|  -26.586|-6780.366|-6798.107|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_3_/D   |
| -26.586|  -26.586|-6780.286|-6798.027|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_4_/D   |
| -26.586|  -26.586|-6779.969|-6797.710|    99.69%|   0:00:02.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D    |
| -26.586|  -26.586|-6779.862|-6797.603|    99.69%|   0:00:02.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_2_/D    |
| -26.586|  -26.586|-6779.797|-6797.538|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_2_/D    |
| -26.586|  -26.586|-6779.785|-6797.526|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
| -26.586|  -26.586|-6779.265|-6797.006|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_4_/D    |
| -26.586|  -26.586|-6779.220|-6796.961|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_4_/D    |
| -26.586|  -26.586|-6779.161|-6796.902|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_4_/D    |
| -26.586|  -26.586|-6778.838|-6796.579|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_3_/D   |
| -26.586|  -26.586|-6778.805|-6796.546|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q15_reg_3_/D   |
| -26.586|  -26.586|-6778.082|-6795.823|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_1_/D    |
| -26.586|  -26.586|-6777.848|-6795.589|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D    |
| -26.586|  -26.586|-6777.437|-6795.178|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_2_/D    |
| -26.586|  -26.586|-6777.422|-6795.164|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_2_/D    |
| -26.586|  -26.586|-6777.190|-6794.931|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_1_/D   |
| -26.586|  -26.586|-6777.027|-6794.768|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_1_/D   |
| -26.586|  -26.586|-6776.849|-6794.590|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
| -26.586|  -26.586|-6776.315|-6794.056|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
| -26.586|  -26.586|-6776.142|-6793.883|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_1_/D    |
| -26.586|  -26.586|-6775.887|-6793.628|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_1_/D    |
| -26.586|  -26.586|-6775.875|-6793.616|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_1_/D    |
| -26.586|  -26.586|-6775.618|-6793.359|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_0_/D   |
| -26.586|  -26.586|-6775.604|-6793.346|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_0_/D   |
| -26.586|  -26.586|-6775.165|-6792.906|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_1_/D   |
| -26.586|  -26.586|-6775.134|-6792.875|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_4_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.586|  -26.586|-6775.095|-6792.836|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_4_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.586|  -26.586|-6774.999|-6792.740|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.586|  -26.586|-6774.517|-6792.258|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_4_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.586|  -26.586|-6774.493|-6792.234|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_4_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.586|  -26.586|-6774.440|-6792.181|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_4_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.586|  -26.586|-6774.414|-6792.155|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_1_/D    |
| -26.586|  -26.586|-6774.387|-6792.128|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_1_/D    |
| -26.586|  -26.586|-6773.206|-6790.947|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.586|  -26.586|-6773.188|-6790.929|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_1_/D    |
| -26.586|  -26.586|-6773.170|-6790.912|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_3_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.586|  -26.586|-6773.079|-6790.820|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_4_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.586|  -26.586|-6772.609|-6790.350|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.586|  -26.586|-6772.601|-6790.342|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.586|  -26.586|-6772.568|-6790.310|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_3_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.586|  -26.586|-6772.559|-6790.300|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_0_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.586|  -26.586|-6772.428|-6790.169|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_3_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.586|  -26.586|-6772.345|-6790.086|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_3_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.586|  -26.586|-6772.319|-6790.060|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_3_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.586|  -26.586|-6772.142|-6789.883|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_1_/D    |
| -26.586|  -26.586|-6772.093|-6789.834|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_0_/D    |
| -26.586|  -26.586|-6772.067|-6789.809|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.586|  -26.586|-6771.075|-6788.816|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.586|  -26.586|-6770.760|-6788.501|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.586|  -26.586|-6770.715|-6788.457|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_4_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.586|  -26.586|-6770.509|-6788.250|    99.69%|   0:00:02.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_0_/D   |
| -26.586|  -26.586|-6769.480|-6787.221|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_0_/D    |
| -26.586|  -26.586|-6767.722|-6785.463|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.586|  -26.586|-6767.637|-6785.378|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.586|  -26.586|-6766.149|-6783.891|    99.69%|   0:00:00.0| 2068.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |         |         |          |            |        |          |         | _reg_126_/D                                        |
| -26.586|  -26.586|-6765.322|-6783.063|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |         |         |          |            |        |          |         | _reg_122_/D                                        |
| -26.586|  -26.586|-6765.291|-6783.032|    99.69%|   0:00:01.0| 2068.8M|   WC_VIEW|  reg2reg| sfp_instance/fifo_inst_ext/q6_reg_23_/D            |
| -26.586|  -26.586|-6765.312|-6783.054|    99.69%|   0:00:02.0| 2068.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:36 real=0:02:37 mem=2068.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:36 real=0:02:37 mem=2068.8M) ***
** GigaOpt Optimizer WNS Slack -26.586 TNS Slack -6783.054 Density 99.69
*** Starting refinePlace (1:10:29 mem=2084.8M) ***
Total net bbox length = 1.149e+06 (6.078e+05 5.410e+05) (ext = 1.312e+05)
Density distribution unevenness ratio = 1.896%
Density distribution unevenness ratio = 1.901%
Move report: Timing Driven Placement moves 91862 insts, mean move: 0.44 um, max move: 19.80 um
	Max move on inst (sfp_instance/U852_dup): (696.20, 744.40) --> (696.20, 764.20)
	Runtime: CPU: 0:00:17.1 REAL: 0:00:17.0 MEM: 2257.0MB
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.144e+06 (6.066e+05 5.373e+05) (ext = 1.312e+05)
Runtime: CPU: 0:00:17.2 REAL: 0:00:17.0 MEM: 2257.0MB
*** Finished refinePlace (1:10:46 mem=2257.0M) ***
Finished re-routing un-routed nets (0:00:00.0 2257.0M)


Density : 0.9969
Max route overflow : 0.0007


*** Finish Physical Update (cpu=0:00:19.5 real=0:00:19.0 mem=2257.0M) ***
** GigaOpt Optimizer WNS Slack -26.581 TNS Slack -6784.375 Density 99.69
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 271 constrained nets 
Layer 7 has 182 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:57 real=0:02:58 mem=2257.0M) ***

End: GigaOpt Optimization in TNS mode
Info: 113 nets with fixed/cover wires excluded.
Info: 267 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=3361 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 113  numPreroutedWires = 17300
[NR-eagl] Read numTotalNets=46337  numIgnoredNets=113
[NR-eagl] There are 157 clock nets ( 157 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 157 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 46048 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 182 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 2.971800e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 157 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.431000e+03um
[NR-eagl] 
[NR-eagl] Layer group 3: route 45866 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.18% H + 0.00% V. EstWL: 1.175909e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.12% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.19% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 3.220000e+01um, number of vias: 160664
[NR-eagl] Layer2(M2)(V) length: 2.207552e+05um, number of vias: 201357
[NR-eagl] Layer3(M3)(H) length: 3.600286e+05um, number of vias: 36204
[NR-eagl] Layer4(M4)(V) length: 2.234059e+05um, number of vias: 14230
[NR-eagl] Layer5(M5)(H) length: 2.648956e+05um, number of vias: 5510
[NR-eagl] Layer6(M6)(V) length: 1.267296e+05um, number of vias: 2624
[NR-eagl] Layer7(M7)(H) length: 3.916380e+04um, number of vias: 2864
[NR-eagl] Layer8(M8)(V) length: 2.933146e+04um, number of vias: 0
[NR-eagl] Total length: 1.264342e+06um, number of vias: 423453
[NR-eagl] End Peak syMemory usage = 1865.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 3.56 seconds
Extraction called for design 'core' of instances=177952 and nets=47804 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1856.887M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 5.03, normalized total congestion hotspot area = 10.23 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (470.80 1018.00 672.40 1133.20)
HotSpot [2] box (643.60 298.00 758.80 384.40)
HotSpot [3] box (355.60 1018.00 442.00 1104.40)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1947.98 CPU=0:00:08.4 REAL=0:00:09.0)
*** CDM Built up (cpu=0:00:11.0  real=0:00:11.0  mem= 1948.0M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 113 nets with fixed/cover wires excluded.
Info: 267 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    11   |    15   |    30   |     30  |     0   |     0   |     0   |     0   | -26.39 |          0|          0|          0|  99.69  |            |           |
|     8   |    11   |    30   |     30  |     0   |     0   |     0   |     0   | -26.39 |          0|          0|          4|  99.69  |   0:00:00.0|    2024.3M|
|     8   |    11   |    30   |     30  |     0   |     0   |     0   |     0   | -26.39 |          0|          0|          0|  99.69  |   0:00:00.0|    2024.3M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 271 constrained nets 
Layer 7 has 125 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2024.3M) ***

*** Starting refinePlace (1:11:15 mem=2056.3M) ***
Total net bbox length = 1.147e+06 (6.066e+05 5.405e+05) (ext = 1.312e+05)
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.147e+06 (6.066e+05 5.405e+05) (ext = 1.312e+05)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2056.3MB
*** Finished refinePlace (1:11:15 mem=2056.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2056.3M)


Density : 0.9969
Max route overflow : 0.0019


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=2056.3M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -26.581 -> -26.385 (bump = -0.196)
Begin: GigaOpt postEco optimization
Info: 113 nets with fixed/cover wires excluded.
Info: 267 clock nets excluded from IPO operation.
*info: 267 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
*info: 113 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -26.385 TNS Slack -6780.308 Density 99.69
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.385|  -26.385|-6762.765|-6780.308|    99.69%|   0:00:00.0| 2039.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.360|  -26.360|-6762.323|-6779.866|    99.69%|   0:00:05.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.363|  -26.363|-6762.163|-6779.705|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.360|  -26.360|-6762.323|-6779.866|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.360|  -26.360|-6762.323|-6779.866|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.5 real=0:00:05.0 mem=2058.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.751|  -26.360| -17.542|-6779.866|    99.69%|   0:00:01.0| 2058.7M|   WC_VIEW|  default| sum_out[22]                                        |
|  -0.750|  -26.360| -17.506|-6779.829|    99.69%|   0:00:01.0| 2058.7M|   WC_VIEW|  default| sum_out[22]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=2058.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.2 real=0:00:07.0 mem=2058.7M) ***
** GigaOpt Optimizer WNS Slack -26.360 TNS Slack -6779.829 Density 99.69
*** Starting refinePlace (1:11:29 mem=2058.7M) ***
Total net bbox length = 1.147e+06 (6.066e+05 5.405e+05) (ext = 1.312e+05)
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.147e+06 (6.066e+05 5.405e+05) (ext = 1.312e+05)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2058.7MB
*** Finished refinePlace (1:11:29 mem=2058.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2058.7M)


Density : 0.9969
Max route overflow : 0.0019


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=2058.7M) ***
** GigaOpt Optimizer WNS Slack -26.360 TNS Slack -6779.829 Density 99.69
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 271 constrained nets 
Layer 7 has 125 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:09.8 real=0:00:10.0 mem=2058.7M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -26.581 -> -26.360 (bump = -0.221)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -6784.275 -> -6779.729
Begin: GigaOpt TNS recovery
Info: 113 nets with fixed/cover wires excluded.
Info: 267 clock nets excluded from IPO operation.
*info: 267 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
*info: 113 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -26.360 TNS Slack -6779.829 Density 99.69
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.360|  -26.360|-6762.323|-6779.829|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.348|  -26.348|-6761.915|-6779.420|    99.69%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.348|  -26.348|-6761.557|-6779.062|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
| -26.348|  -26.348|-6761.370|-6778.875|    99.69%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_0_/D                |
| -26.348|  -26.348|-6760.354|-6777.859|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_0_/D                |
| -26.348|  -26.348|-6760.056|-6777.562|    99.69%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_4_/D                |
| -26.348|  -26.348|-6759.824|-6777.330|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
| -26.348|  -26.348|-6759.633|-6777.139|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
| -26.348|  -26.348|-6759.304|-6776.810|    99.69%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
| -26.348|  -26.348|-6759.212|-6776.718|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
| -26.348|  -26.348|-6758.847|-6776.353|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
| -26.348|  -26.348|-6758.623|-6776.129|    99.69%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
| -26.348|  -26.348|-6758.617|-6776.123|    99.69%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -26.348|  -26.348|-6758.614|-6776.120|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_15_/D               |
| -26.348|  -26.348|-6758.561|-6776.066|    99.69%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -26.348|  -26.348|-6758.540|-6776.045|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
| -26.348|  -26.348|-6758.507|-6776.013|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_12_/D               |
| -26.348|  -26.348|-6758.468|-6775.974|    99.69%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
| -26.348|  -26.348|-6758.463|-6775.969|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
| -26.348|  -26.348|-6758.456|-6775.962|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_15_/D               |
| -26.348|  -26.348|-6758.436|-6775.941|    99.69%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_10_/D               |
| -26.348|  -26.348|-6758.423|-6775.929|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_6_/D                |
| -26.348|  -26.348|-6758.412|-6775.917|    99.69%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
| -26.348|  -26.348|-6758.404|-6775.910|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_3_/D                |
| -26.348|  -26.348|-6758.404|-6775.910|    99.69%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
| -26.348|  -26.348|-6758.402|-6775.907|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_5_/D                |
| -26.348|  -26.348|-6756.101|-6773.606|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_19_/D  |
| -26.348|  -26.348|-6755.509|-6773.015|    99.69%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_19_/D  |
| -26.348|  -26.348|-6755.237|-6772.743|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_19_/D  |
| -26.348|  -26.348|-6755.201|-6772.707|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -26.348|  -26.348|-6753.846|-6771.352|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -26.348|  -26.348|-6750.428|-6767.934|    99.69%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -26.348|  -26.348|-6749.132|-6766.638|    99.69%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -26.348|  -26.348|-6749.098|-6766.603|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -26.348|  -26.348|-6747.436|-6764.942|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_19_/D   |
| -26.348|  -26.348|-6747.075|-6764.581|    99.69%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
| -26.348|  -26.348|-6746.954|-6764.460|    99.69%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
| -26.348|  -26.348|-6746.936|-6764.442|    99.69%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_19_/D   |
| -26.348|  -26.348|-6746.817|-6764.323|    99.69%|   0:00:02.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_18_/D   |
| -26.348|  -26.348|-6746.781|-6764.287|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_19_/D   |
| -26.348|  -26.348|-6746.714|-6764.220|    99.69%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
| -26.348|  -26.348|-6746.699|-6764.205|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
| -26.348|  -26.348|-6746.625|-6764.131|    99.69%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_17_/D   |
| -26.348|  -26.348|-6746.608|-6764.114|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_17_/D   |
| -26.348|  -26.348|-6746.538|-6764.043|    99.69%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_14_/D  |
| -26.348|  -26.348|-6746.518|-6764.024|    99.69%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_18_/D   |
| -26.348|  -26.348|-6746.499|-6764.005|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_17_/D   |
| -26.348|  -26.348|-6746.448|-6763.954|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_17_/D  |
| -26.348|  -26.348|-6746.429|-6763.935|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_17_/D   |
| -26.348|  -26.348|-6746.394|-6763.899|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_16_/D   |
| -26.348|  -26.348|-6746.376|-6763.882|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_16_/D   |
| -26.348|  -26.348|-6746.320|-6763.826|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_13_/D  |
| -26.348|  -26.348|-6746.299|-6763.805|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_16_/D  |
| -26.348|  -26.348|-6746.243|-6763.749|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_16_/D   |
| -26.348|  -26.348|-6746.091|-6763.597|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_15_/D  |
| -26.348|  -26.348|-6746.034|-6763.540|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_/D   |
| -26.348|  -26.348|-6746.019|-6763.524|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_15_/D   |
| -26.348|  -26.348|-6745.943|-6763.449|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_12_/D  |
| -26.348|  -26.348|-6745.907|-6763.413|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_14_/D   |
| -26.348|  -26.348|-6745.889|-6763.395|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_17_/D  |
| -26.348|  -26.348|-6745.869|-6763.375|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_16_/D  |
| -26.348|  -26.348|-6745.793|-6763.299|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_11_/D  |
| -26.348|  -26.348|-6745.737|-6763.243|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
| -26.348|  -26.348|-6745.665|-6763.171|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_13_/D  |
| -26.348|  -26.348|-6745.595|-6763.101|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_13_/D   |
| -26.348|  -26.348|-6745.562|-6763.067|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_13_/D   |
| -26.348|  -26.348|-6745.542|-6763.048|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_13_/D   |
| -26.348|  -26.348|-6745.430|-6762.936|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_13_/D   |
| -26.348|  -26.348|-6745.411|-6762.917|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_13_/D  |
| -26.348|  -26.348|-6745.291|-6762.796|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_10_/D   |
| -26.348|  -26.348|-6745.252|-6762.758|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_13_/D   |
| -26.348|  -26.348|-6745.217|-6762.723|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q14_reg_12_/D  |
| -26.348|  -26.348|-6745.178|-6762.684|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
| -26.348|  -26.348|-6745.159|-6762.665|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
| -26.348|  -26.348|-6745.109|-6762.615|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_15_/D  |
| -26.348|  -26.348|-6745.074|-6762.580|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_12_/D  |
| -26.348|  -26.348|-6744.917|-6762.422|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_11_/D   |
| -26.348|  -26.348|-6744.864|-6762.370|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_12_/D  |
| -26.348|  -26.348|-6744.828|-6762.333|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_13_/D  |
| -26.348|  -26.348|-6744.635|-6762.141|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_11_/D  |
| -26.348|  -26.348|-6744.618|-6762.124|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q15_reg_8_/D   |
| -26.348|  -26.348|-6744.583|-6762.089|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_14_/D  |
| -26.348|  -26.348|-6744.563|-6762.069|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_14_/D  |
| -26.348|  -26.348|-6744.548|-6762.054|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_10_/D   |
| -26.348|  -26.348|-6744.404|-6761.910|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_11_/D  |
| -26.348|  -26.348|-6744.319|-6761.824|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_10_/D   |
| -26.348|  -26.348|-6744.304|-6761.810|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_10_/D   |
| -26.348|  -26.348|-6743.211|-6760.717|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
| -26.348|  -26.348|-6743.125|-6760.631|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_10_/D  |
| -26.348|  -26.348|-6743.094|-6760.600|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_10_/D   |
| -26.348|  -26.348|-6742.664|-6760.170|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_11_/D   |
| -26.348|  -26.348|-6742.628|-6760.134|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_11_/D   |
| -26.348|  -26.348|-6742.144|-6759.650|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_11_/D                       |
| -26.348|  -26.348|-6742.052|-6759.558|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_9_/D   |
| -26.348|  -26.348|-6741.979|-6759.485|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_10_/D   |
| -26.348|  -26.348|-6741.898|-6759.404|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_9_/D   |
| -26.348|  -26.348|-6741.862|-6759.368|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_9_/D    |
| -26.348|  -26.348|-6741.776|-6759.282|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
| -26.348|  -26.348|-6741.311|-6758.816|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
| -26.348|  -26.348|-6741.183|-6758.688|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_9_/D    |
| -26.348|  -26.348|-6741.161|-6758.666|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_8_/D    |
| -26.348|  -26.348|-6741.074|-6758.580|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_9_/D    |
| -26.348|  -26.348|-6740.793|-6758.299|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
| -26.348|  -26.348|-6740.698|-6758.204|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_8_/D    |
| -26.348|  -26.348|-6740.609|-6758.115|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_8_/D    |
| -26.348|  -26.348|-6740.508|-6758.014|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
| -26.348|  -26.348|-6740.327|-6757.833|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_8_/D    |
| -26.348|  -26.348|-6740.275|-6757.781|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_7_/D    |
| -26.348|  -26.348|-6740.199|-6757.705|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
| -26.348|  -26.348|-6740.187|-6757.692|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
| -26.348|  -26.348|-6739.982|-6757.488|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_10_/D   |
| -26.348|  -26.348|-6739.878|-6757.384|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_8_/D    |
| -26.348|  -26.348|-6739.686|-6757.191|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_7_/D    |
| -26.348|  -26.348|-6739.596|-6757.102|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_8_/D   |
| -26.348|  -26.348|-6739.560|-6757.066|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_7_/D    |
| -26.348|  -26.348|-6739.506|-6757.012|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_6_/D   |
| -26.348|  -26.348|-6739.487|-6756.993|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_6_/D    |
| -26.348|  -26.348|-6739.418|-6756.924|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
| -26.348|  -26.348|-6739.327|-6756.833|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_6_/D    |
| -26.348|  -26.348|-6739.249|-6756.754|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_5_/D    |
| -26.348|  -26.348|-6738.843|-6756.349|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_6_/D    |
| -26.348|  -26.348|-6738.639|-6756.145|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_6_/D    |
| -26.348|  -26.348|-6738.620|-6756.125|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_6_/D    |
| -26.348|  -26.348|-6738.570|-6756.075|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_5_/D    |
| -26.348|  -26.348|-6738.475|-6755.981|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q13_reg_5_/D   |
| -26.348|  -26.348|-6738.178|-6755.683|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_6_/D    |
| -26.348|  -26.348|-6738.020|-6755.526|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
| -26.348|  -26.348|-6737.944|-6755.450|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_5_/D    |
| -26.348|  -26.348|-6737.819|-6755.325|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_5_/D   |
| -26.348|  -26.348|-6737.171|-6754.676|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
| -26.348|  -26.348|-6737.151|-6754.657|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
| -26.348|  -26.348|-6736.999|-6754.504|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_5_/D    |
| -26.348|  -26.348|-6736.984|-6754.490|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_2_/D    |
| -26.348|  -26.348|-6736.963|-6754.468|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_4_/D    |
| -26.348|  -26.348|-6736.909|-6754.415|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_4_/D    |
| -26.348|  -26.348|-6736.803|-6754.309|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_5_/D    |
| -26.348|  -26.348|-6736.756|-6754.262|    99.70%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
| -26.348|  -26.348|-6736.734|-6754.240|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
| -26.348|  -26.348|-6736.712|-6754.218|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_4_/D    |
| -26.348|  -26.348|-6736.693|-6754.199|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
| -26.348|  -26.348|-6734.708|-6752.214|    99.70%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_4_/D    |
| -26.348|  -26.348|-6733.337|-6750.843|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_4_/D    |
| -26.348|  -26.348|-6732.833|-6750.338|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
| -26.348|  -26.348|-6732.615|-6750.121|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
| -26.348|  -26.348|-6731.585|-6749.091|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_3_/D    |
| -26.348|  -26.348|-6731.562|-6749.068|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_3_/D    |
| -26.348|  -26.348|-6731.435|-6748.940|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_3_/D   |
| -26.348|  -26.348|-6731.241|-6748.747|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_3_/D   |
| -26.348|  -26.348|-6731.045|-6748.550|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_3_/D   |
| -26.348|  -26.348|-6730.585|-6748.091|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
| -26.348|  -26.348|-6730.580|-6748.086|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
| -26.348|  -26.348|-6730.175|-6747.681|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q15_reg_3_/D   |
| -26.348|  -26.348|-6729.359|-6746.865|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_5_/D    |
| -26.348|  -26.348|-6729.323|-6746.829|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_5_/D    |
| -26.348|  -26.348|-6728.200|-6745.706|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_3_/D   |
| -26.348|  -26.348|-6728.104|-6745.610|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_1_/D   |
| -26.348|  -26.348|-6728.051|-6745.557|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_3_/D    |
| -26.348|  -26.348|-6727.882|-6745.388|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_3_/D    |
| -26.348|  -26.348|-6727.864|-6745.370|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_3_/D    |
| -26.348|  -26.348|-6727.807|-6745.313|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_2_/D   |
| -26.348|  -26.348|-6727.796|-6745.302|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_4_/D    |
| -26.348|  -26.348|-6727.778|-6745.284|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_2_/D    |
| -26.348|  -26.348|-6727.759|-6745.264|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_2_/D   |
| -26.348|  -26.348|-6726.722|-6744.228|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_/D    |
| -26.348|  -26.348|-6726.704|-6744.210|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_/D    |
| -26.348|  -26.348|-6726.668|-6744.174|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
| -26.348|  -26.348|-6726.285|-6743.791|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
| -26.348|  -26.348|-6726.239|-6743.745|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_1_/D    |
| -26.348|  -26.348|-6726.125|-6743.631|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_1_/D   |
| -26.348|  -26.348|-6724.731|-6742.237|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_1_/D    |
| -26.348|  -26.348|-6724.420|-6741.926|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_2_/D    |
| -26.348|  -26.348|-6724.250|-6741.755|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_2_/D    |
| -26.348|  -26.348|-6723.821|-6741.326|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_1_/D    |
| -26.348|  -26.348|-6723.646|-6741.151|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_1_/D    |
| -26.348|  -26.348|-6723.593|-6741.099|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_1_/D    |
| -26.348|  -26.348|-6723.377|-6740.883|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_1_/D   |
| -26.348|  -26.348|-6723.062|-6740.568|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q14_reg_1_/D   |
| -26.348|  -26.348|-6722.568|-6740.074|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
| -26.348|  -26.348|-6722.166|-6739.671|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_1_/D    |
| -26.348|  -26.348|-6721.127|-6738.633|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_0_/D    |
| -26.348|  -26.348|-6719.696|-6737.202|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_0_/D   |
| -26.348|  -26.348|-6718.656|-6736.162|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.348|  -26.348|-6717.606|-6735.112|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_1_/D    |
| -26.348|  -26.348|-6717.079|-6734.584|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |         |         |          |            |        |          |         | eg_127_/E                                          |
| -26.348|  -26.348|-6716.271|-6733.777|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.348|  -26.348|-6716.244|-6733.750|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.348|  -26.348|-6716.183|-6733.688|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_4_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.348|  -26.348|-6715.405|-6732.911|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_0_/D    |
| -26.348|  -26.348|-6714.919|-6732.424|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_0_/D    |
| -26.348|  -26.348|-6714.591|-6732.096|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_0_/D    |
| -26.348|  -26.348|-6714.582|-6732.087|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_0_/D    |
| -26.348|  -26.348|-6714.511|-6732.017|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.348|  -26.348|-6714.334|-6731.840|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.348|  -26.348|-6713.948|-6731.454|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.348|  -26.348|-6713.932|-6731.438|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.348|  -26.348|-6713.163|-6730.668|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_4_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.348|  -26.348|-6712.785|-6730.291|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.348|  -26.348|-6712.727|-6730.233|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_0_/D    |
| -26.348|  -26.348|-6712.727|-6730.233|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:14 real=0:01:14 mem=2058.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.750|  -26.348| -17.506|-6730.233|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  default| sum_out[22]                                        |
|  -0.750|  -26.348| -17.144|-6729.871|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  default| sum_out[5]                                         |
|  -0.751|  -26.348| -17.080|-6729.807|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  default| sum_out[5]                                         |
|  -0.751|  -26.348| -17.061|-6729.788|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  default| sum_out[5]                                         |
|  -0.751|  -26.348| -17.053|-6729.780|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  default| sum_out[4]                                         |
|  -0.751|  -26.348| -17.038|-6729.766|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  default| sum_out[4]                                         |
|  -0.751|  -26.348| -17.031|-6729.758|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  default| sum_out[4]                                         |
|  -0.751|  -26.348| -17.023|-6729.750|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  default| sum_out[6]                                         |
|  -0.751|  -26.348| -17.018|-6729.745|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  default| sum_out[6]                                         |
|  -0.751|  -26.348| -17.014|-6729.741|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  default| sum_out[7]                                         |
|  -0.751|  -26.348| -17.008|-6729.735|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  default| sum_out[7]                                         |
|  -0.751|  -26.348| -17.008|-6729.735|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  default| sum_out[22]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:02.0 mem=2058.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:16 real=0:01:16 mem=2058.7M) ***
** GigaOpt Optimizer WNS Slack -26.348 TNS Slack -6729.735 Density 99.71
*** Starting refinePlace (1:12:53 mem=2058.7M) ***
Total net bbox length = 1.148e+06 (6.071e+05 5.413e+05) (ext = 1.312e+05)
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.148e+06 (6.071e+05 5.413e+05) (ext = 1.312e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2058.7MB
*** Finished refinePlace (1:12:53 mem=2058.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2058.7M)


Density : 0.9971
Max route overflow : 0.0019


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=2058.7M) ***
** GigaOpt Optimizer WNS Slack -26.348 TNS Slack -6729.735 Density 99.71
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 271 constrained nets 
Layer 7 has 125 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:19 real=0:01:19 mem=2058.7M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.104%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 113 nets with fixed/cover wires excluded.
Info: 267 clock nets excluded from IPO operation.
*info: 267 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
*info: 113 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -26.348 TNS Slack -6729.735 Density 99.71
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.348|  -26.348|-6712.727|-6729.735|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.348|  -26.348|-6712.727|-6729.735|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
| -26.348|  -26.348|-6712.727|-6729.735|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_16_/D               |
| -26.348|  -26.348|-6712.727|-6729.735|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
| -26.348|  -26.348|-6712.727|-6729.735|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_10_/D               |
| -26.348|  -26.348|-6712.727|-6729.735|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_4_/D                |
| -26.348|  -26.348|-6712.727|-6729.735|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
| -26.348|  -26.348|-6712.727|-6729.735|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_19_/D   |
| -26.348|  -26.348|-6712.727|-6729.735|    99.71%|   0:00:03.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_17_/D   |
| -26.348|  -26.348|-6712.727|-6729.735|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_16_/D   |
| -26.348|  -26.348|-6712.727|-6729.735|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_16_/D  |
| -26.348|  -26.348|-6712.727|-6729.735|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_10_/D   |
| -26.348|  -26.348|-6712.727|-6729.735|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_14_/D  |
| -26.348|  -26.348|-6712.727|-6729.735|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_10_/D   |
| -26.348|  -26.348|-6712.727|-6729.735|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_8_/D    |
| -26.348|  -26.348|-6712.727|-6729.735|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_6_/D    |
| -26.348|  -26.348|-6712.727|-6729.735|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_5_/D    |
| -26.348|  -26.348|-6712.727|-6729.735|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
| -26.348|  -26.348|-6712.727|-6729.735|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_3_/D    |
| -26.348|  -26.348|-6712.727|-6729.735|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
| -26.348|  -26.348|-6712.727|-6729.735|    99.71%|   0:00:01.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q14_reg_1_/D   |
| -26.348|  -26.348|-6712.727|-6729.735|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |         |         |          |            |        |          |         | eg_127_/E                                          |
| -26.348|  -26.348|-6712.727|-6729.735|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -26.348|  -26.348|-6712.727|-6729.735|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.1 real=0:00:13.0 mem=2058.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.751|  -26.348| -17.008|-6729.735|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  default| sum_out[22]                                        |
|  -0.751|  -26.348| -17.008|-6729.735|    99.71%|   0:00:00.0| 2058.7M|   WC_VIEW|  default| sum_out[22]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2058.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:13.4 real=0:00:13.0 mem=2058.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 271 constrained nets 
Layer 7 has 125 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:14.2 real=0:00:14.0 mem=2058.7M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:10:59, real = 0:10:57, mem = 1883.7M, totSessionCpu=1:13:13 **
** Profile ** Start :  cpu=0:00:00.0, mem=1883.7M
** Profile ** Other data :  cpu=0:00:00.4, mem=1883.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1891.7M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1883.7M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.348 | -26.348 | -0.751  |
|           TNS (ns):| -6729.7 | -6712.7 | -17.008 |
|    Violating Paths:|  2750   |  2726   |   24    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.146%
       (99.714% with Fillers)
Routing Overflow: 0.19% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1883.7M
Info: 113 nets with fixed/cover wires excluded.
Info: 267 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1575.27MB/1575.27MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1575.27MB/1575.27MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1575.27MB/1575.27MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-20 18:02:22 (2025-Mar-21 01:02:22 GMT)
2025-Mar-20 18:02:23 (2025-Mar-21 01:02:23 GMT): 10%
2025-Mar-20 18:02:23 (2025-Mar-21 01:02:23 GMT): 20%
2025-Mar-20 18:02:23 (2025-Mar-21 01:02:23 GMT): 30%
2025-Mar-20 18:02:23 (2025-Mar-21 01:02:23 GMT): 40%
2025-Mar-20 18:02:23 (2025-Mar-21 01:02:23 GMT): 50%
2025-Mar-20 18:02:23 (2025-Mar-21 01:02:23 GMT): 60%
2025-Mar-20 18:02:23 (2025-Mar-21 01:02:23 GMT): 70%
2025-Mar-20 18:02:23 (2025-Mar-21 01:02:23 GMT): 80%
2025-Mar-20 18:02:23 (2025-Mar-21 01:02:23 GMT): 90%

Finished Levelizing
2025-Mar-20 18:02:23 (2025-Mar-21 01:02:23 GMT)

Starting Activity Propagation
2025-Mar-20 18:02:23 (2025-Mar-21 01:02:23 GMT)
2025-Mar-20 18:02:24 (2025-Mar-21 01:02:24 GMT): 10%
2025-Mar-20 18:02:24 (2025-Mar-21 01:02:24 GMT): 20%

Finished Activity Propagation
2025-Mar-20 18:02:25 (2025-Mar-21 01:02:25 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1580.84MB/1580.84MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-20 18:02:25 (2025-Mar-21 01:02:25 GMT)
 ... Calculating switching power
2025-Mar-20 18:02:25 (2025-Mar-21 01:02:25 GMT): 10%
2025-Mar-20 18:02:25 (2025-Mar-21 01:02:25 GMT): 20%
2025-Mar-20 18:02:25 (2025-Mar-21 01:02:25 GMT): 30%
2025-Mar-20 18:02:25 (2025-Mar-21 01:02:25 GMT): 40%
2025-Mar-20 18:02:26 (2025-Mar-21 01:02:26 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-20 18:02:28 (2025-Mar-21 01:02:28 GMT): 60%
2025-Mar-20 18:02:30 (2025-Mar-21 01:02:30 GMT): 70%
2025-Mar-20 18:02:33 (2025-Mar-21 01:02:33 GMT): 80%
2025-Mar-20 18:02:34 (2025-Mar-21 01:02:34 GMT): 90%

Finished Calculating power
2025-Mar-20 18:02:35 (2025-Mar-21 01:02:35 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1580.84MB/1580.84MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1580.84MB/1580.84MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total)=1580.84MB/1580.84MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-20 18:02:35 (2025-Mar-21 01:02:35 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      115.53126205 	   60.8832%
Total Switching Power:      65.14195230 	   34.3288%
Total Leakage Power:         9.08571909 	    4.7880%
Total Power:               189.75893327
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         48.32       3.626      0.3308       52.28       27.55
Macro                                  0       1.385       7.326       8.711        4.59
IO                                     0           0     7.6e-07     7.6e-07   4.005e-07
Combinational                      61.57       50.91        1.39       113.9       60.01
Clock (Combinational)              5.635       9.225     0.03851        14.9       7.851
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              115.5       65.14       9.086       189.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      115.5       65.14       9.086       189.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.635       9.225     0.03851        14.9       7.851
-----------------------------------------------------------------------------------------
Total                              5.635       9.225     0.03851        14.9       7.851
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:             qmem_instance (sram_w16): 	    0.4865
* 		Highest Leakage Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1994 (CMPE42D2): 	 0.0002643
* 		Total Cap: 	3.65973e-10 F
* 		Total instances in design: 177941
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 137329
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1595.27MB/1595.27MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -26.348  TNS Slack -6729.735 Density 99.71
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    99.71%|        -| -26.348|-6729.735|   0:00:00.0| 2069.3M|
|    99.71%|        0| -26.348|-6729.735|   0:00:04.0| 2075.3M|
|    99.71%|        0| -26.348|-6729.735|   0:00:29.0| 2079.3M|
|    99.71%|        2| -26.348|-6729.735|   0:00:04.0| 2083.1M|
|    99.69%|      977| -26.339|-6727.401|   0:00:15.0| 2090.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -26.339  TNS Slack -6727.401 Density 99.69
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 271 constrained nets 
Layer 7 has 125 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:53.7) (real = 0:00:54.0) **
Executing incremental physical updates
*** Starting refinePlace (1:14:25 mem=2056.4M) ***
Total net bbox length = 1.149e+06 (6.072e+05 5.414e+05) (ext = 1.312e+05)
Density distribution unevenness ratio = 1.898%
Density distribution unevenness ratio = 1.866%
Move report: Timing Driven Placement moves 70098 insts, mean move: 0.36 um, max move: 11.20 um
	Max move on inst (ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/U5): (799.00, 598.60) --> (795.00, 591.40)
	Runtime: CPU: 0:00:15.1 REAL: 0:00:15.0 MEM: 2155.1MB
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.145e+06 (6.068e+05 5.383e+05) (ext = 1.312e+05)
Runtime: CPU: 0:00:15.2 REAL: 0:00:15.0 MEM: 2155.1MB
*** Finished refinePlace (1:14:40 mem=2155.1M) ***
Checking setup slack degradation ...
Info: 113 nets with fixed/cover wires excluded.
Info: 267 clock nets excluded from IPO operation.
Info: 113 nets with fixed/cover wires excluded.
Info: 267 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.339|  -26.339|-6727.401|-6727.401|    99.69%|   0:00:00.0| 2189.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2189.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:00.0 mem=2189.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 271 constrained nets 
Layer 7 has 125 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1854.39MB/1854.39MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1854.39MB/1854.39MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1854.39MB/1854.39MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-20 18:03:55 (2025-Mar-21 01:03:55 GMT)
2025-Mar-20 18:03:55 (2025-Mar-21 01:03:55 GMT): 10%
2025-Mar-20 18:03:55 (2025-Mar-21 01:03:55 GMT): 20%
2025-Mar-20 18:03:55 (2025-Mar-21 01:03:55 GMT): 30%
2025-Mar-20 18:03:55 (2025-Mar-21 01:03:55 GMT): 40%
2025-Mar-20 18:03:55 (2025-Mar-21 01:03:55 GMT): 50%
2025-Mar-20 18:03:55 (2025-Mar-21 01:03:55 GMT): 60%
2025-Mar-20 18:03:55 (2025-Mar-21 01:03:55 GMT): 70%
2025-Mar-20 18:03:55 (2025-Mar-21 01:03:55 GMT): 80%
2025-Mar-20 18:03:55 (2025-Mar-21 01:03:55 GMT): 90%

Finished Levelizing
2025-Mar-20 18:03:55 (2025-Mar-21 01:03:55 GMT)

Starting Activity Propagation
2025-Mar-20 18:03:55 (2025-Mar-21 01:03:55 GMT)
2025-Mar-20 18:03:56 (2025-Mar-21 01:03:56 GMT): 10%
2025-Mar-20 18:03:56 (2025-Mar-21 01:03:56 GMT): 20%

Finished Activity Propagation
2025-Mar-20 18:03:57 (2025-Mar-21 01:03:57 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1854.39MB/1854.39MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-20 18:03:57 (2025-Mar-21 01:03:57 GMT)
 ... Calculating switching power
2025-Mar-20 18:03:58 (2025-Mar-21 01:03:58 GMT): 10%
2025-Mar-20 18:03:58 (2025-Mar-21 01:03:58 GMT): 20%
2025-Mar-20 18:03:58 (2025-Mar-21 01:03:58 GMT): 30%
2025-Mar-20 18:03:58 (2025-Mar-21 01:03:58 GMT): 40%
2025-Mar-20 18:03:58 (2025-Mar-21 01:03:58 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-20 18:04:00 (2025-Mar-21 01:04:00 GMT): 60%
2025-Mar-20 18:04:03 (2025-Mar-21 01:04:03 GMT): 70%
2025-Mar-20 18:04:06 (2025-Mar-21 01:04:06 GMT): 80%
2025-Mar-20 18:04:06 (2025-Mar-21 01:04:06 GMT): 90%

Finished Calculating power
2025-Mar-20 18:04:07 (2025-Mar-21 01:04:07 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1854.39MB/1854.39MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1854.39MB/1854.39MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total)=1854.39MB/1854.39MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-20 18:04:07 (2025-Mar-21 01:04:07 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      115.36648547 	   60.8753%
Total Switching Power:      65.06995890 	   34.3354%
Total Leakage Power:         9.07628629 	    4.7893%
Total Power:               189.51273051
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         48.33        3.62      0.3308       52.28       27.59
Macro                                  0       1.384       7.326       8.711       4.596
IO                                     0           0     7.6e-07     7.6e-07    4.01e-07
Combinational                       61.4       50.84       1.381       113.6       59.96
Clock (Combinational)              5.635       9.225     0.03851        14.9       7.862
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              115.4       65.07       9.076       189.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      115.4       65.07       9.076       189.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.635       9.225     0.03851        14.9       7.862
-----------------------------------------------------------------------------------------
Total                              5.635       9.225     0.03851        14.9       7.862
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:             qmem_instance (sram_w16): 	    0.4865
* 		Highest Leakage Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1994 (CMPE42D2): 	 0.0002643
* 		Total Cap: 	3.65363e-10 F
* 		Total instances in design: 177939
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 137329
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1854.39MB/1854.39MB)

*** Finished Leakage Power Optimization (cpu=0:01:31, real=0:01:31, mem=1933.71M, totSessionCpu=1:15:02).
Extraction called for design 'core' of instances=177939 and nets=47791 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1906.871M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1997.15 CPU=0:00:07.7 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:10.1  real=0:00:10.0  mem= 1997.1M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1626.59MB/1626.59MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1626.60MB/1626.60MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1626.60MB/1626.60MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-20 18:04:22 (2025-Mar-21 01:04:22 GMT)
2025-Mar-20 18:04:22 (2025-Mar-21 01:04:22 GMT): 10%
2025-Mar-20 18:04:23 (2025-Mar-21 01:04:23 GMT): 20%

Finished Activity Propagation
2025-Mar-20 18:04:24 (2025-Mar-21 01:04:24 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1627.18MB/1627.18MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-20 18:04:24 (2025-Mar-21 01:04:24 GMT)
 ... Calculating switching power
2025-Mar-20 18:04:24 (2025-Mar-21 01:04:24 GMT): 10%
2025-Mar-20 18:04:24 (2025-Mar-21 01:04:24 GMT): 20%
2025-Mar-20 18:04:24 (2025-Mar-21 01:04:24 GMT): 30%
2025-Mar-20 18:04:24 (2025-Mar-21 01:04:24 GMT): 40%
2025-Mar-20 18:04:24 (2025-Mar-21 01:04:24 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-20 18:04:26 (2025-Mar-21 01:04:26 GMT): 60%
2025-Mar-20 18:04:29 (2025-Mar-21 01:04:29 GMT): 70%
2025-Mar-20 18:04:32 (2025-Mar-21 01:04:32 GMT): 80%
2025-Mar-20 18:04:33 (2025-Mar-21 01:04:33 GMT): 90%

Finished Calculating power
2025-Mar-20 18:04:33 (2025-Mar-21 01:04:33 GMT)
Ended Power Computation: (cpu=0:00:09, real=0:00:09, mem(process/total)=1627.18MB/1627.18MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1627.18MB/1627.18MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1627.18MB/1627.18MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-20 18:04:33 (2025-Mar-21 01:04:33 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      115.36635846 	   60.8753%
Total Switching Power:      65.06995890 	   34.3354%
Total Leakage Power:         9.07628629 	    4.7893%
Total Power:               189.51260351
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         48.33        3.62      0.3308       52.28       27.59
Macro                                  0       1.384       7.326       8.711       4.596
IO                                     0           0     7.6e-07     7.6e-07    4.01e-07
Combinational                       61.4       50.84       1.381       113.6       59.96
Clock (Combinational)              5.635       9.225     0.03851        14.9       7.862
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              115.4       65.07       9.076       189.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      115.4       65.07       9.076       189.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.635       9.225     0.03851        14.9       7.862
-----------------------------------------------------------------------------------------
Total                              5.635       9.225     0.03851        14.9       7.862
-----------------------------------------------------------------------------------------
Total leakage power = 9.07629 mW
Cell usage statistics:  
Library tcbn65gpluswc , 177936 cells ( 100.000000%) , 9.07629 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1640.10MB/1640.10MB)


Output file is ./timingReports/core_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:13:14, real = 0:13:13, mem = 1933.7M, totSessionCpu=1:15:29 **
** Profile ** Start :  cpu=0:00:00.0, mem=1933.7M
** Profile ** Other data :  cpu=0:00:00.4, mem=1933.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1943.7M
** Profile ** Total reports :  cpu=0:00:02.7, mem=1935.7M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1935.7M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.338 | -26.338 | -0.751  |
|           TNS (ns):| -6728.2 | -6711.2 | -17.015 |
|    Violating Paths:|  2750   |  2726   |   24    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.117%
       (99.686% with Fillers)
Routing Overflow: 0.19% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1935.7M
**optDesign ... cpu = 0:13:19, real = 0:13:17, mem = 1933.7M, totSessionCpu=1:15:33 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
ERROR     IMPSP-2002          16  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 21 warning(s), 16 error(s)

**ccopt_design ... cpu = 0:16:00, real = 0:15:57, mem = 1861.7M, totSessionCpu=1:15:33 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1867.7M, totSessionCpu=1:15:35 **
*** Change effort level medium to high ***
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1867.7M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 397, Num usable cells 660
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 397, Num usable cells 660
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:15:36 mem=1867.7M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:08.1 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:08.8  real=0:00:09.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:09.9 real=0:00:10.0 totSessionCpu=0:00:24.2 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:12.3 real=0:00:12.0 totSessionCpu=0:00:24.3 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [72626 node(s), 110188 edge(s), 1 view(s)] (fixHold) cpu=0:00:15.3 real=0:00:15.0 totSessionCpu=0:00:27.3 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:17.2 real=0:00:17.0 totSessionCpu=1:15:54 mem=1867.7M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1867.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1875.7M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1875.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=1875.7M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1875.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.338 | -26.338 | -0.751  |
|           TNS (ns):| -6728.2 | -6711.2 | -17.015 |
|    Violating Paths:|  2750   |  2726   |   24    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.778  | -0.778  |  0.000  |
|           TNS (ns):| -78.360 | -78.360 |  0.000  |
|    Violating Paths:|   252   |   252   |    0    |
|          All Paths:|  8099   |  8099   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.117%
       (99.686% with Fillers)
Routing Overflow: 0.19% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 1879.7M, totSessionCpu=1:15:59 **
*info: Run optDesign holdfix with 1 thread.
Info: 113 nets with fixed/cover wires excluded.
Info: 267 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:24.0 real=0:00:24.0 totSessionCpu=1:16:00 mem=2109.5M density=99.686% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.7783
      TNS :     -78.3598
      #VP :          252
  Density :      99.686%
------------------------------------------------------------------------------------------
 cpu=0:00:25.0 real=0:00:25.0 totSessionCpu=1:16:01 mem=2109.5M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.7783
      TNS :     -78.3598
      #VP :          252
  Density :      99.686%
------------------------------------------------------------------------------------------
 cpu=0:00:25.4 real=0:00:25.0 totSessionCpu=1:16:02 mem=2109.5M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:25.7 real=0:00:26.0 totSessionCpu=1:16:02 mem=2109.5M density=99.686% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 13890 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:25.9 real=0:00:26.0 totSessionCpu=1:16:02 mem=2109.5M density=99.686%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:27, real = 0:00:28, mem = 1935.1M, totSessionCpu=1:16:03 **
** Profile ** Start :  cpu=0:00:00.0, mem=1935.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=1935.2M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:08.0 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:08.6  real=0:00:09.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:09.8 real=0:00:10.0 totSessionCpu=0:00:39.1 mem=0.0M)
** Profile ** Overall slacks :  cpu=-1:0-5:0-3.-5, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.5, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:12.3, mem=1943.2M
** Profile ** Total reports :  cpu=0:00:02.8, mem=1933.2M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1933.2M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.338 | -26.338 | -0.751  |
|           TNS (ns):| -6728.2 | -6711.2 | -17.015 |
|    Violating Paths:|  2750   |  2726   |   24    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.778  | -0.778  |  0.000  |
|           TNS (ns):| -78.360 | -78.360 |  0.000  |
|    Violating Paths:|   252   |   252   |    0    |
|          All Paths:|  8099   |  8099   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.117%
       (99.686% with Fillers)
Routing Overflow: 0.19% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1933.2M
**optDesign ... cpu = 0:00:44, real = 0:00:45, mem = 1931.1M, totSessionCpu=1:16:19 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:02.0 mem=1931.2M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat.tmp/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1511.51 (MB), peak = 1863.87 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1879.3M, init mem=1879.3M)
Overlapping with other instance:	78480
Orientation Violation:	89049
*info: Placed = 177939         (Fixed = 115)
*info: Unplaced = 0           
Placement Density:99.69%(1277352/1281377)
Finished checkPlace (cpu: total=0:00:01.9, vio checks=0:00:00.7; mem=1879.3M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (113) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1879.3M) ***
#Start route 271 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Mar 20 18:06:04 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_3__fifo_instance/q5_reg_0_ connects to NET ofifo_inst/CTS_43 at location ( 748.700 714.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_3__fifo_instance/q13_reg_1_ connects to NET ofifo_inst/CTS_43 at location ( 748.100 713.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_3__fifo_instance/q13_reg_5_ connects to NET ofifo_inst/CTS_43 at location ( 743.300 713.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_ connects to NET ofifo_inst/CTS_43 at location ( 778.500 757.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_2__fifo_instance/q13_reg_19_ connects to NET ofifo_inst/CTS_43 at location ( 777.300 761.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_ connects to NET ofifo_inst/CTS_43 at location ( 776.100 754.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_ connects to NET ofifo_inst/CTS_43 at location ( 774.500 757.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_2__fifo_instance/q5_reg_17_ connects to NET ofifo_inst/CTS_43 at location ( 764.700 754.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_2__fifo_instance/q4_reg_17_ connects to NET ofifo_inst/CTS_43 at location ( 763.700 752.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_ connects to NET ofifo_inst/CTS_43 at location ( 763.700 749.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_2__fifo_instance/q5_reg_14_ connects to NET ofifo_inst/CTS_43 at location ( 765.100 746.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_2__fifo_instance/q5_reg_15_ connects to NET ofifo_inst/CTS_43 at location ( 765.100 745.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_2__fifo_instance/q0_reg_15_ connects to NET ofifo_inst/CTS_43 at location ( 760.300 745.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_2__fifo_instance/q0_reg_17_ connects to NET ofifo_inst/CTS_43 at location ( 758.700 747.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_ connects to NET ofifo_inst/CTS_43 at location ( 758.300 741.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_2__fifo_instance/q0_reg_13_ connects to NET ofifo_inst/CTS_43 at location ( 758.100 738.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_ connects to NET ofifo_inst/CTS_43 at location ( 763.700 743.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_2__fifo_instance/q4_reg_13_ connects to NET ofifo_inst/CTS_43 at location ( 765.300 738.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_2__fifo_instance/q5_reg_13_ connects to NET ofifo_inst/CTS_43 at location ( 764.700 742.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_2__fifo_instance/q5_reg_16_ connects to NET ofifo_inst/CTS_43 at location ( 763.100 759.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET ofifo_inst/CTS_43 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_153 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_152 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_151 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_150 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_47 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_46 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_45 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_148 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_146 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_145 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/CTS_24 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/CTS_23 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/CTS_22 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47789 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_1 mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U824. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_2 FILLER_122973. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_2 FILLER_123204. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_2 FILLER_59601. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_2 FILLER_59600. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_2 FILLER_59293. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_3 FILLER_84240. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_4 FILLER_117854. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_4 FILLER_117855. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_10 mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC3343_q_temp_725_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_10 mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U641. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_10 mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U637. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_11 mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U824. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_11 mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1409. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_12 mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1881. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_2 FE_USKC9180_CTS_127. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_3 FILLER_100200. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_4 ofifo_inst/col_idx_3__fifo_instance/q8_reg_14_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_6 sfp_instance/fifo_inst_int/U140. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_7 mac_array_instance/col_idx_7__mac_col_inst/FE_OCPC8844_q_temp_933_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 54560 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1587.61 (MB), peak = 1863.87 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 628.275 502.110 ) on M1 for NET CTS_122. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 628.075 505.710 ) on M1 for NET CTS_122. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 642.675 482.310 ) on M1 for NET CTS_122. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 643.675 478.710 ) on M1 for NET CTS_122. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 637.675 484.110 ) on M1 for NET CTS_122. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 632.075 484.110 ) on M1 for NET CTS_122. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 628.275 500.310 ) on M1 for NET CTS_122. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 642.475 480.510 ) on M1 for NET CTS_122. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 638.075 482.310 ) on M1 for NET CTS_122. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 631.875 480.510 ) on M1 for NET CTS_122. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 628.875 493.110 ) on M1 for NET CTS_122. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 641.675 485.910 ) on M1 for NET CTS_122. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 629.075 487.710 ) on M1 for NET CTS_122. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 628.675 494.910 ) on M1 for NET CTS_122. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 629.075 489.510 ) on M1 for NET CTS_122. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 632.875 502.110 ) on M1 for NET CTS_122. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 636.675 485.910 ) on M1 for NET CTS_122. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 628.675 498.510 ) on M1 for NET CTS_122. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 632.275 485.910 ) on M1 for NET CTS_122. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 580.120 486.090 ) on M1 for NET CTS_122. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There are 3 dangling wires/vias in the fully routed NET CTS_138. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#99 routed nets are extracted.
#    97 (0.20%) extracted nets are partially routed.
#14 routed nets are imported.
#158 (0.33%) nets are without wires.
#47520 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 47791.
#
#Number of eco nets is 97
#
#Start data preparation...
#
#Data preparation is done on Thu Mar 20 18:06:13 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Mar 20 18:06:15 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5496         603      170940    92.56%
#  Metal 2        V        5594         706      170940    11.76%
#  Metal 3        H        5512         587      170940     9.63%
#  Metal 4        V        5811         489      170940     9.63%
#  Metal 5        H        6099           0      170940     0.02%
#  Metal 6        V        6300           0      170940     0.07%
#  Metal 7        H        1233         290      170940     7.70%
#  Metal 8        V        1573           0      170940     0.00%
#  --------------------------------------------------------------
#  Total                  37620       7.18%  1367520    16.42%
#
#  271 nets (0.57%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1607.90 (MB), peak = 1863.87 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1611.82 (MB), peak = 1863.87 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1612.11 (MB), peak = 1863.87 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1627.05 (MB), peak = 1863.87 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1614.80 (MB), peak = 1863.87 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1467 (skipped).
#Total number of nets with skipped attribute = 46053 (skipped).
#Total number of routable nets = 271.
#Total number of nets in the design = 47791.
#
#250 routable nets have only global wires.
#21 routable nets have only detail routed wires.
#46053 skipped nets have only detail routed wires.
#250 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#21 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                250               0  
#------------------------------------------------
#        Total                250               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                271                146           45907  
#-------------------------------------------------------------------
#        Total                271                146           45907  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 271
#Total wire length = 42111 um.
#Total half perimeter of net bounding box = 16577 um.
#Total wire length on LAYER M1 = 4 um.
#Total wire length on LAYER M2 = 641 um.
#Total wire length on LAYER M3 = 23486 um.
#Total wire length on LAYER M4 = 17625 um.
#Total wire length on LAYER M5 = 133 um.
#Total wire length on LAYER M6 = 222 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 16676
#Total number of multi-cut vias = 80 (  0.5%)
#Total number of single cut vias = 16596 ( 99.5%)
#Up-Via Summary (total 16676):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5968 ( 98.7%)        80 (  1.3%)       6048
#  Metal 2        5198 (100.0%)         0 (  0.0%)       5198
#  Metal 3        5340 (100.0%)         0 (  0.0%)       5340
#  Metal 4          88 (100.0%)         0 (  0.0%)         88
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                16596 ( 99.5%)        80 (  0.5%)      16676 
#
#Total number of involved priority nets 250
#Maximum src to sink distance for priority net 568.7
#Average of max src_to_sink distance for priority net 49.7
#Average of ave src_to_sink distance for priority net 30.9
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1617.88 (MB), peak = 1863.87 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1603.59 (MB), peak = 1863.87 (MB)
#Start Track Assignment.
#Done with 2081 horizontal wires in 4 hboxes and 1054 vertical wires in 4 hboxes.
#Done with 12 horizontal wires in 4 hboxes and 9 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 271
#Total wire length = 43564 um.
#Total half perimeter of net bounding box = 16577 um.
#Total wire length on LAYER M1 = 1492 um.
#Total wire length on LAYER M2 = 640 um.
#Total wire length on LAYER M3 = 23337 um.
#Total wire length on LAYER M4 = 17720 um.
#Total wire length on LAYER M5 = 154 um.
#Total wire length on LAYER M6 = 222 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 16387
#Total number of multi-cut vias = 80 (  0.5%)
#Total number of single cut vias = 16307 ( 99.5%)
#Up-Via Summary (total 16387):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5839 ( 98.6%)        80 (  1.4%)       5919
#  Metal 2        5067 (100.0%)         0 (  0.0%)       5067
#  Metal 3        5314 (100.0%)         0 (  0.0%)       5314
#  Metal 4          85 (100.0%)         0 (  0.0%)         85
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                16307 ( 99.5%)        80 (  0.5%)      16387 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1621.43 (MB), peak = 1863.87 (MB)
#
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 44.98 (MB)
#Total memory = 1621.43 (MB)
#Peak memory = 1863.87 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 1 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1665.56 (MB), peak = 1863.87 (MB)
#    completing 20% with 1 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1665.72 (MB), peak = 1863.87 (MB)
#    completing 30% with 4 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1652.27 (MB), peak = 1863.87 (MB)
#    completing 40% with 9 violations
#    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1656.14 (MB), peak = 1863.87 (MB)
#    completing 50% with 15 violations
#    cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1653.81 (MB), peak = 1863.87 (MB)
#    completing 60% with 18 violations
#    cpu time = 00:00:35, elapsed time = 00:00:35, memory = 1655.52 (MB), peak = 1863.87 (MB)
#    completing 70% with 21 violations
#    cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1647.36 (MB), peak = 1863.87 (MB)
#    completing 80% with 21 violations
#    cpu time = 00:00:48, elapsed time = 00:00:48, memory = 1653.50 (MB), peak = 1863.87 (MB)
#    completing 90% with 24 violations
#    cpu time = 00:00:53, elapsed time = 00:00:53, memory = 1650.02 (MB), peak = 1863.87 (MB)
#    completing 100% with 24 violations
#    cpu time = 00:00:54, elapsed time = 00:00:54, memory = 1650.21 (MB), peak = 1863.87 (MB)
# ECO: 2.1% of the total area was rechecked for DRC, and 12.2% required routing.
#    number of violations = 24
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort   MinCut   Totals
#	M1            1       17        1        1        2       22
#	M2            1        1        0        0        0        2
#	Totals        2       18        1        1        2       24
#2010 out of 177939 instances need to be verified(marked ipoed).
#7.4% of the total area is being checked for drcs
#7.4% of the total area was checked
#    number of violations = 32
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort   MinCut   Totals
#	M1            7       19        1        1        2       30
#	M2            1        1        0        0        0        2
#	Totals        8       20        1        1        2       32
#cpu time = 00:01:00, elapsed time = 00:01:00, memory = 1646.60 (MB), peak = 1863.87 (MB)
#start 1st optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinCut   Totals
#	M1            2        0        1        1        4
#	M2            0        0        0        0        0
#	M3            0        1        0        0        1
#	Totals        2        1        1        1        5
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1629.79 (MB), peak = 1863.87 (MB)
#start 2nd optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   MinCut   Totals
#	M1            1        1        2
#	Totals        1        1        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1632.64 (MB), peak = 1863.87 (MB)
#start 3rd optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	         MinCut   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1633.77 (MB), peak = 1863.87 (MB)
#start 4th optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   MinCut   Totals
#	M1            1        1        2
#	Totals        1        1        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1633.82 (MB), peak = 1863.87 (MB)
#start 5th optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   MinCut   Totals
#	M1            2        1        3
#	Totals        2        1        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1633.82 (MB), peak = 1863.87 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 271
#Total wire length = 36510 um.
#Total half perimeter of net bounding box = 16577 um.
#Total wire length on LAYER M1 = 128 um.
#Total wire length on LAYER M2 = 6429 um.
#Total wire length on LAYER M3 = 17758 um.
#Total wire length on LAYER M4 = 11972 um.
#Total wire length on LAYER M5 = 1 um.
#Total wire length on LAYER M6 = 222 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13454
#Total number of multi-cut vias = 243 (  1.8%)
#Total number of single cut vias = 13211 ( 98.2%)
#Up-Via Summary (total 13454):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5879 ( 96.0%)       243 (  4.0%)       6122
#  Metal 2        4516 (100.0%)         0 (  0.0%)       4516
#  Metal 3        2812 (100.0%)         0 (  0.0%)       2812
#  Metal 4           2 (100.0%)         0 (  0.0%)          2
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                13211 ( 98.2%)       243 (  1.8%)      13454 
#
#Total number of DRC violations = 3
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 3
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:01:02
#Elapsed time = 00:01:02
#Increased memory = -13.23 (MB)
#Total memory = 1608.20 (MB)
#Peak memory = 1863.87 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:02
#Elapsed time = 00:01:02
#Increased memory = -13.23 (MB)
#Total memory = 1608.20 (MB)
#Peak memory = 1863.87 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:19
#Elapsed time = 00:01:19
#Increased memory = -49.78 (MB)
#Total memory = 1534.45 (MB)
#Peak memory = 1863.87 (MB)
#Number of warnings = 86
#Total number of warnings = 159
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 20 18:07:23 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Mar 20 18:07:23 2025
#
#Generating timing data, please wait...
#46324 total nets, 271 already routed, 271 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1957.99 CPU=0:00:08.0 REAL=0:00:08.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1539.54 (MB), peak = 1863.87 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_11652.tif.gz ...
#Read in timing information for 358 ports, 40610 instances from timing file .timing_file_11652.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 47789 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2110) Found 54560 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#146/46324 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1541.40 (MB), peak = 1863.87 (MB)
#Merging special wires...
#Number of eco nets is 1412
#
#Start data preparation...
#
#Data preparation is done on Thu Mar 20 18:07:48 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Mar 20 18:07:49 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5496         603      170940    92.56%
#  Metal 2        V        5594         706      170940    11.76%
#  Metal 3        H        5512         587      170940     9.63%
#  Metal 4        V        5811         489      170940     9.63%
#  Metal 5        H        6099           0      170940     0.02%
#  Metal 6        V        6300           0      170940     0.07%
#  Metal 7        H        1233         290      170940     7.70%
#  Metal 8        V        1573           0      170940     0.00%
#  --------------------------------------------------------------
#  Total                  37620       7.18%  1367520    16.42%
#
#  271 nets (0.57%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1561.90 (MB), peak = 1863.87 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1566.42 (MB), peak = 1863.87 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1580.41 (MB), peak = 1863.87 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1592.00 (MB), peak = 1863.87 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1612.49 (MB), peak = 1863.87 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1467 (skipped).
#Total number of routable nets = 46324.
#Total number of nets in the design = 47791.
#
#45427 routable nets have only global wires.
#897 routable nets have only detail routed wires.
#146 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#271 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                146           45281  
#------------------------------------------------
#        Total                146           45281  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                271                146           45907  
#-------------------------------------------------------------------
#        Total                271                146           45907  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-7)        (8-10)       (11-14)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1     31(0.17%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.17%)
#   Metal 2    799(0.52%)    247(0.16%)    102(0.07%)     16(0.01%)   (0.76%)
#   Metal 3    146(0.09%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.09%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    976(0.08%)    247(0.02%)    102(0.01%)     16(0.00%)   (0.12%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 14
#  Overflow after GR: 0.04% H + 0.18% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 271
#Total wire length = 1245187 um.
#Total half perimeter of net bounding box = 1199288 um.
#Total wire length on LAYER M1 = 293 um.
#Total wire length on LAYER M2 = 252549 um.
#Total wire length on LAYER M3 = 359053 um.
#Total wire length on LAYER M4 = 241968 um.
#Total wire length on LAYER M5 = 251677 um.
#Total wire length on LAYER M6 = 95497 um.
#Total wire length on LAYER M7 = 26205 um.
#Total wire length on LAYER M8 = 17944 um.
#Total number of vias = 302535
#Total number of multi-cut vias = 243 (  0.1%)
#Total number of single cut vias = 302292 ( 99.9%)
#Up-Via Summary (total 302535):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      152775 ( 99.8%)       243 (  0.2%)     153018
#  Metal 2       99543 (100.0%)         0 (  0.0%)      99543
#  Metal 3       29389 (100.0%)         0 (  0.0%)      29389
#  Metal 4       12974 (100.0%)         0 (  0.0%)      12974
#  Metal 5        4055 (100.0%)         0 (  0.0%)       4055
#  Metal 6        2202 (100.0%)         0 (  0.0%)       2202
#  Metal 7        1354 (100.0%)         0 (  0.0%)       1354
#-----------------------------------------------------------
#               302292 ( 99.9%)       243 (  0.1%)     302535 
#
#Max overcon = 14 tracks.
#Total overcon = 0.12%.
#Worst layer Gcell overcon rate = 0.09%.
#cpu time = 00:00:34, elapsed time = 00:00:34, memory = 1612.56 (MB), peak = 1863.87 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1573.88 (MB), peak = 1863.87 (MB)
#Start Track Assignment.
#Done with 60003 horizontal wires in 4 hboxes and 61216 vertical wires in 4 hboxes.
#Done with 12287 horizontal wires in 4 hboxes and 10877 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 271
#Total wire length = 1284907 um.
#Total half perimeter of net bounding box = 1199288 um.
#Total wire length on LAYER M1 = 30321 um.
#Total wire length on LAYER M2 = 250189 um.
#Total wire length on LAYER M3 = 368127 um.
#Total wire length on LAYER M4 = 242548 um.
#Total wire length on LAYER M5 = 253480 um.
#Total wire length on LAYER M6 = 95833 um.
#Total wire length on LAYER M7 = 26348 um.
#Total wire length on LAYER M8 = 18062 um.
#Total number of vias = 302535
#Total number of multi-cut vias = 243 (  0.1%)
#Total number of single cut vias = 302292 ( 99.9%)
#Up-Via Summary (total 302535):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      152775 ( 99.8%)       243 (  0.2%)     153018
#  Metal 2       99543 (100.0%)         0 (  0.0%)      99543
#  Metal 3       29389 (100.0%)         0 (  0.0%)      29389
#  Metal 4       12974 (100.0%)         0 (  0.0%)      12974
#  Metal 5        4055 (100.0%)         0 (  0.0%)       4055
#  Metal 6        2202 (100.0%)         0 (  0.0%)       2202
#  Metal 7        1354 (100.0%)         0 (  0.0%)       1354
#-----------------------------------------------------------
#               302292 ( 99.9%)       243 (  0.1%)     302535 
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1602.52 (MB), peak = 1863.87 (MB)
#
#Cpu time = 00:00:48
#Elapsed time = 00:00:48
#Increased memory = 69.52 (MB)
#Total memory = 1602.52 (MB)
#Peak memory = 1863.87 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 57 violations
#    cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1639.15 (MB), peak = 1863.87 (MB)
#    completing 20% with 57 violations
#    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1639.18 (MB), peak = 1863.87 (MB)
#    completing 30% with 649 violations
#    cpu time = 00:00:27, elapsed time = 00:00:27, memory = 1640.97 (MB), peak = 1863.87 (MB)
#    completing 40% with 7414 violations
#    cpu time = 00:02:27, elapsed time = 00:02:27, memory = 1647.75 (MB), peak = 1863.87 (MB)
#    completing 50% with 14431 violations
#    cpu time = 00:04:39, elapsed time = 00:04:39, memory = 1652.27 (MB), peak = 1863.87 (MB)
#    completing 60% with 18395 violations
#    cpu time = 00:05:58, elapsed time = 00:05:58, memory = 1657.29 (MB), peak = 1863.87 (MB)
#    completing 70% with 22756 violations
#    cpu time = 00:07:20, elapsed time = 00:07:20, memory = 1663.41 (MB), peak = 1863.87 (MB)
#    completing 80% with 26589 violations
#    cpu time = 00:08:28, elapsed time = 00:08:28, memory = 1663.45 (MB), peak = 1863.87 (MB)
#    completing 90% with 30060 violations
#    cpu time = 00:09:34, elapsed time = 00:09:34, memory = 1669.29 (MB), peak = 1863.87 (MB)
#    completing 100% with 30391 violations
#    cpu time = 00:09:44, elapsed time = 00:09:44, memory = 1658.88 (MB), peak = 1863.87 (MB)
#    number of violations = 30391
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1          781      173     2546    11499     1809      854      472    18134
#	M2         4987     3971     2995        0        2        0      274    12229
#	M3            4        3       11        0        0        0        0       18
#	M4            0        0        7        0        0        0        3       10
#	Totals     5772     4147     5559    11499     1811      854      749    30391
#cpu time = 00:09:44, elapsed time = 00:09:44, memory = 1658.88 (MB), peak = 1863.87 (MB)
#start 1st optimization iteration ...
#    completing 10% with 29560 violations
#    cpu time = 00:07:29, elapsed time = 00:07:29, memory = 1952.74 (MB), peak = 2031.54 (MB)
#    completing 20% with 28798 violations
#    cpu time = 00:12:59, elapsed time = 00:12:59, memory = 1988.49 (MB), peak = 2031.54 (MB)
#    completing 30% with 28056 violations
#    cpu time = 00:18:16, elapsed time = 00:18:16, memory = 2009.48 (MB), peak = 2031.54 (MB)
#    completing 40% with 27134 violations
#    cpu time = 00:24:26, elapsed time = 00:24:26, memory = 2289.30 (MB), peak = 2289.31 (MB)
#    completing 50% with 26406 violations
#    cpu time = 00:29:47, elapsed time = 00:29:47, memory = 2264.87 (MB), peak = 2289.31 (MB)
#    completing 60% with 25919 violations
#    cpu time = 00:33:53, elapsed time = 00:33:53, memory = 2230.32 (MB), peak = 2289.31 (MB)
#    completing 70% with 25178 violations
#    cpu time = 00:38:39, elapsed time = 00:38:38, memory = 2226.70 (MB), peak = 2289.31 (MB)
#    completing 80% with 24263 violations
#    cpu time = 00:43:25, elapsed time = 00:43:25, memory = 2198.06 (MB), peak = 2289.31 (MB)
#    completing 90% with 23717 violations
#    cpu time = 00:47:31, elapsed time = 00:47:30, memory = 1933.09 (MB), peak = 2289.31 (MB)
#    completing 100% with 23281 violations
#    cpu time = 00:49:58, elapsed time = 00:49:58, memory = 1902.29 (MB), peak = 2289.31 (MB)
#    number of violations = 23281
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1938      361     6834     3338      765      718      364    14318
#	M2         2806     3691     1485       38       55        4      576     8655
#	M3           70       39      131        9        4        0       45      298
#	M4            0        0       10        0        0        0        0       10
#	Totals     4814     4091     8460     3385      824      722      985    23281
#cpu time = 00:49:59, elapsed time = 00:49:58, memory = 1902.29 (MB), peak = 2289.31 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 271
#Total wire length = 1291649 um.
#Total half perimeter of net bounding box = 1199288 um.
#Total wire length on LAYER M1 = 2873 um.
#Total wire length on LAYER M2 = 262809 um.
#Total wire length on LAYER M3 = 380737 um.
#Total wire length on LAYER M4 = 263315 um.
#Total wire length on LAYER M5 = 243973 um.
#Total wire length on LAYER M6 = 97702 um.
#Total wire length on LAYER M7 = 23902 um.
#Total wire length on LAYER M8 = 16338 um.
#Total number of vias = 364482
#Total number of multi-cut vias = 3038 (  0.8%)
#Total number of single cut vias = 361444 ( 99.2%)
#Up-Via Summary (total 364482):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      157760 ( 98.6%)      2182 (  1.4%)     159942
#  Metal 2      145773 (100.0%)         0 (  0.0%)     145773
#  Metal 3       41198 (100.0%)         0 (  0.0%)      41198
#  Metal 4       12167 (100.0%)         0 (  0.0%)      12167
#  Metal 5        2608 ( 75.3%)       856 ( 24.7%)       3464
#  Metal 6        1286 (100.0%)         0 (  0.0%)       1286
#  Metal 7         652 (100.0%)         0 (  0.0%)        652
#-----------------------------------------------------------
#               361444 ( 99.2%)      3038 (  0.8%)     364482 
#
#Total number of DRC violations = 23281
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 14318
#Total number of violations on LAYER M2 = 8655
#Total number of violations on LAYER M3 = 298
#Total number of violations on LAYER M4 = 10
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:59:44
#Elapsed time = 00:59:44
#Increased memory = 27.25 (MB)
#Total memory = 1629.77 (MB)
#Peak memory = 2289.31 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Mar 20 19:08:19 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1631.50 (MB), peak = 2289.31 (MB)
#
#Start Post Route Wire Spread.
#Done with 14231 horizontal wires in 7 hboxes and 11354 vertical wires in 7 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 271
#Total wire length = 1302044 um.
#Total half perimeter of net bounding box = 1199288 um.
#Total wire length on LAYER M1 = 2875 um.
#Total wire length on LAYER M2 = 264304 um.
#Total wire length on LAYER M3 = 384331 um.
#Total wire length on LAYER M4 = 266383 um.
#Total wire length on LAYER M5 = 245720 um.
#Total wire length on LAYER M6 = 97836 um.
#Total wire length on LAYER M7 = 24194 um.
#Total wire length on LAYER M8 = 16402 um.
#Total number of vias = 364482
#Total number of multi-cut vias = 3038 (  0.8%)
#Total number of single cut vias = 361444 ( 99.2%)
#Up-Via Summary (total 364482):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      157760 ( 98.6%)      2182 (  1.4%)     159942
#  Metal 2      145773 (100.0%)         0 (  0.0%)     145773
#  Metal 3       41198 (100.0%)         0 (  0.0%)      41198
#  Metal 4       12167 (100.0%)         0 (  0.0%)      12167
#  Metal 5        2608 ( 75.3%)       856 ( 24.7%)       3464
#  Metal 6        1286 (100.0%)         0 (  0.0%)       1286
#  Metal 7         652 (100.0%)         0 (  0.0%)        652
#-----------------------------------------------------------
#               361444 ( 99.2%)      3038 (  0.8%)     364482 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1698.88 (MB), peak = 2289.31 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 271
#Total wire length = 1302044 um.
#Total half perimeter of net bounding box = 1199288 um.
#Total wire length on LAYER M1 = 2875 um.
#Total wire length on LAYER M2 = 264304 um.
#Total wire length on LAYER M3 = 384331 um.
#Total wire length on LAYER M4 = 266383 um.
#Total wire length on LAYER M5 = 245720 um.
#Total wire length on LAYER M6 = 97836 um.
#Total wire length on LAYER M7 = 24194 um.
#Total wire length on LAYER M8 = 16402 um.
#Total number of vias = 364482
#Total number of multi-cut vias = 3038 (  0.8%)
#Total number of single cut vias = 361444 ( 99.2%)
#Up-Via Summary (total 364482):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      157760 ( 98.6%)      2182 (  1.4%)     159942
#  Metal 2      145773 (100.0%)         0 (  0.0%)     145773
#  Metal 3       41198 (100.0%)         0 (  0.0%)      41198
#  Metal 4       12167 (100.0%)         0 (  0.0%)      12167
#  Metal 5        2608 ( 75.3%)       856 ( 24.7%)       3464
#  Metal 6        1286 (100.0%)         0 (  0.0%)       1286
#  Metal 7         652 (100.0%)         0 (  0.0%)        652
#-----------------------------------------------------------
#               361444 ( 99.2%)      3038 (  0.8%)     364482 
#
#
#Start DRC checking..
#    number of violations = 23700
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1977      366     6887     3390      781      747      401    14549
#	M2         2849     3762     1549       37       55        4      580     8836
#	M3           68       38      141        9        4        0       46      306
#	M4            0        0        9        0        0        0        0        9
#	Totals     4894     4166     8586     3436      840      751     1027    23700
#cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1769.81 (MB), peak = 2289.31 (MB)
#CELL_VIEW core,init has 23700 DRC violations
#Total number of DRC violations = 23700
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 1
#Total number of violations on LAYER M1 = 14549
#Total number of violations on LAYER M2 = 8836
#Total number of violations on LAYER M3 = 306
#Total number of violations on LAYER M4 = 9
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
# Wire spreading introduces 419 DRCs
#
#Start Post Route via swapping..
#    number of violations = 23721
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1977      366     6887     3390      787      747      401    14555
#	M2         2849     3774     1552       37       55        4      580     8851
#	M3           68       38      141        9        4        0       46      306
#	M4            0        0        9        0        0        0        0        9
#	Totals     4894     4178     8589     3436      846      751     1027    23721
#cpu time = 00:00:54, elapsed time = 00:00:54, memory = 1643.55 (MB), peak = 2289.31 (MB)
#    number of violations = 23293
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         1939      354     6818     3358      765      727      393    14354
#	M2         2819     3644     1520       37       54        5      554     8633
#	M3           66       37      135        9        4        0       46      297
#	M4            0        0        9        0        0        0        0        9
#	Totals     4824     4035     8482     3404      823      732      993    23293
#cpu time = 00:02:48, elapsed time = 00:02:48, memory = 1646.62 (MB), peak = 2289.31 (MB)
#CELL_VIEW core,init has 23293 DRC violations
#Total number of DRC violations = 23293
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 7
#Total number of violations on LAYER M1 = 14354
#Total number of violations on LAYER M2 = 8633
#Total number of violations on LAYER M3 = 297
#Total number of violations on LAYER M4 = 9
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 271
#Total wire length = 1302044 um.
#Total half perimeter of net bounding box = 1199288 um.
#Total wire length on LAYER M1 = 2875 um.
#Total wire length on LAYER M2 = 264304 um.
#Total wire length on LAYER M3 = 384331 um.
#Total wire length on LAYER M4 = 266383 um.
#Total wire length on LAYER M5 = 245720 um.
#Total wire length on LAYER M6 = 97836 um.
#Total wire length on LAYER M7 = 24194 um.
#Total wire length on LAYER M8 = 16402 um.
#Total number of vias = 364482
#Total number of multi-cut vias = 207911 ( 57.0%)
#Total number of single cut vias = 156571 ( 43.0%)
#Up-Via Summary (total 364482):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      131792 ( 82.4%)     28150 ( 17.6%)     159942
#  Metal 2       21663 ( 14.9%)    124110 ( 85.1%)     145773
#  Metal 3        2711 (  6.6%)     38487 ( 93.4%)      41198
#  Metal 4         359 (  3.0%)     11808 ( 97.0%)      12167
#  Metal 5           5 (  0.1%)      3459 ( 99.9%)       3464
#  Metal 6          27 (  2.1%)      1259 ( 97.9%)       1286
#  Metal 7          14 (  2.1%)       638 ( 97.9%)        652
#-----------------------------------------------------------
#               156571 ( 43.0%)    207911 ( 57.0%)     364482 
#
#detailRoute Statistics:
#Cpu time = 01:03:22
#Elapsed time = 01:03:21
#Increased memory = 42.37 (MB)
#Total memory = 1644.89 (MB)
#Peak memory = 2289.31 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 01:04:35
#Elapsed time = 01:04:36
#Increased memory = 14.23 (MB)
#Total memory = 1548.69 (MB)
#Peak memory = 2289.31 (MB)
#Number of warnings = 1
#Total number of warnings = 160
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 20 19:11:59 2025
#
#routeDesign: cpu time = 01:05:56, elapsed time = 01:05:57, memory = 1489.11 (MB), peak = 2289.31 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=177939 and nets=47791 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_11652_ieng6-ece-03.ucsd.edu_jmsin_l0I9Mw/core_11652_meYGME.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2035.6M)
Extracted 10.0004% (CPU Time= 0:00:01.6  MEM= 2103.9M)
Extracted 20.0004% (CPU Time= 0:00:02.0  MEM= 2103.9M)
Extracted 30.0003% (CPU Time= 0:00:02.4  MEM= 2103.9M)
Extracted 40.0003% (CPU Time= 0:00:02.8  MEM= 2103.9M)
Extracted 50.0003% (CPU Time= 0:00:03.1  MEM= 2103.9M)
Extracted 60.0003% (CPU Time= 0:00:03.6  MEM= 2107.9M)
Extracted 70.0003% (CPU Time= 0:00:04.3  MEM= 2107.9M)
Extracted 80.0002% (CPU Time= 0:00:05.0  MEM= 2107.9M)
Extracted 90.0002% (CPU Time= 0:00:06.2  MEM= 2107.9M)
Extracted 100% (CPU Time= 0:00:07.9  MEM= 2107.9M)
Number of Extracted Resistors     : 941312
Number of Extracted Ground Cap.   : 912365
Number of Extracted Coupling Cap. : 1608768
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2091.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.3  Real Time: 0:00:09.0  MEM: 2091.902M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2061.5M, totSessionCpu=2:22:39 **
#Created 848 library cell signatures
#Created 47791 NETS and 0 SPECIALNETS signatures
#Created 177940 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1572.79 (MB), peak = 2289.31 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1572.90 (MB), peak = 2289.31 (MB)
Begin checking placement ... (start mem=2061.5M, init mem=2061.5M)
Overlapping with other instance:	78385
Orientation Violation:	89049
Placement Blockage Violation:	619
*info: Placed = 177939         (Fixed = 115)
*info: Unplaced = 0           
Placement Density:99.69%(1277352/1281377)
Finished checkPlace (cpu: total=0:00:01.9, vio checks=0:00:00.6; mem=2061.5M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
*** Change effort level medium to high ***
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 40610

Instance distribution across the VT partitions:

 LVT : inst = 13771 (33.9%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13771 (33.9%)

 HVT : inst = 26835 (66.1%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 26835 (66.1%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=177939 and nets=47791 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_11652_ieng6-ece-03.ucsd.edu_jmsin_l0I9Mw/core_11652_meYGME.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2053.5M)
Extracted 10.0004% (CPU Time= 0:00:01.7  MEM= 2129.8M)
Extracted 20.0004% (CPU Time= 0:00:02.0  MEM= 2129.8M)
Extracted 30.0003% (CPU Time= 0:00:02.4  MEM= 2129.8M)
Extracted 40.0003% (CPU Time= 0:00:02.8  MEM= 2129.8M)
Extracted 50.0003% (CPU Time= 0:00:03.2  MEM= 2129.8M)
Extracted 60.0003% (CPU Time= 0:00:03.7  MEM= 2133.8M)
Extracted 70.0003% (CPU Time= 0:00:04.4  MEM= 2133.8M)
Extracted 80.0002% (CPU Time= 0:00:05.0  MEM= 2133.8M)
Extracted 90.0002% (CPU Time= 0:00:06.3  MEM= 2133.8M)
Extracted 100% (CPU Time= 0:00:08.0  MEM= 2133.8M)
Number of Extracted Resistors     : 941312
Number of Extracted Ground Cap.   : 912365
Number of Extracted Coupling Cap. : 1608768
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2113.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.4  Real Time: 0:00:09.0  MEM: 2113.816M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:08.6 REAL=0:00:09.0)
*** CDM Built up (cpu=0:00:09.3  real=0:00:10.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:10.8 real=0:00:11.0 totSessionCpu=0:00:51.7 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:12.7 real=0:00:13.0 totSessionCpu=0:00:51.7 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 47791,  97.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2185.86 CPU=0:00:20.0 REAL=0:00:20.0)
Save waveform /tmp/innovus_temp_11652_ieng6-ece-03.ucsd.edu_jmsin_l0I9Mw/.AAE_BmRFPJ/.AAE_11652/waveform.data...
*** CDM Built up (cpu=0:00:21.5  real=0:00:21.0  mem= 2185.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
AAE_INFO-618: Total number of nets in the design is 47791,  26.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2161.9 CPU=0:00:20.1 REAL=0:00:20.0)
*** CDM Built up (cpu=0:00:20.3  real=0:00:20.0  mem= 2161.9M) ***
*** Done Building Timing Graph (cpu=0:00:45.8 real=0:00:46.0 totSessionCpu=2:23:53 mem=2161.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=2161.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=2161.9M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2161.9M
** Profile ** DRVs :  cpu=0:00:00.4, mem=2161.9M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.453 | -26.453 | -0.722  |
|           TNS (ns):| -6805.3 | -6788.9 | -16.395 |
|    Violating Paths:|  2794   |  2770   |   24    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.117%
       (99.686% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:15, real = 0:01:15, mem = 2075.5M, totSessionCpu=2:23:54 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
**INFO: Start fixing DRV (Mem = 2142.32M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 267 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     5   |     5   | -26.45 |          0|          0|          0|  99.69  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -26.45 |          5|          0|          0|  99.69  |   0:00:01.0|    2380.8M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -26.45 |          0|          0|          0|  99.69  |   0:00:00.0|    2380.8M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 271 constrained nets 
Layer 7 has 125 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=2380.8M) ***

*** Starting refinePlace (2:24:04 mem=2434.9M) ***
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2434.9MB
*** Finished refinePlace (2:24:04 mem=2434.9M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:25, real = 0:01:25, mem = 2254.1M, totSessionCpu=2:24:04 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 2254.14M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2254.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=2254.1M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2264.2M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2264.2M

------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.12min mem=2254.1M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -26.453 | -26.453 | -0.722  |
|           TNS (ns):| -6805.3 | -6788.9 | -16.395 |
|    Violating Paths:|  2794   |  2770   |   24    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.118%
       (99.687% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2264.2M
**optDesign ... cpu = 0:01:26, real = 0:01:26, mem = 2254.1M, totSessionCpu=2:24:05 **
*** Timing NOT met, worst failing slack is -26.453
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Begin: GigaOpt Optimization in WNS mode
Info: 267 clock nets excluded from IPO operation.
*info: 267 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -26.453 TNS Slack -6805.253 Density 99.69
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -26.453|  -26.453|-6788.858|-6805.253|    99.69%|   0:00:00.0| 2327.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
| -26.346|  -26.346|-6787.813|-6804.209|    99.69%|   0:00:03.0| 2358.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -26.336|  -26.336|-6787.387|-6803.783|    99.69%|   0:00:00.0| 2342.7M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_3_/D                |
| -26.330|  -26.330|-6786.725|-6803.121|    99.69%|   0:00:04.0| 2361.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_3_/D                |
| -26.325|  -26.325|-6787.633|-6804.028|    99.69%|   0:00:00.0| 2361.8M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_3_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 57 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.645|  -25.645|-6774.188|-6790.583|    99.69%|   0:00:08.0| 2369.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -25.633|  -25.633|-6774.090|-6790.486|    99.69%|   0:00:00.0| 2369.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -25.615|  -25.615|-6773.946|-6790.341|    99.69%|   0:00:01.0| 2369.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -25.610|  -25.610|-6774.954|-6791.349|    99.69%|   0:00:00.0| 2369.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -25.603|  -25.603|-6774.866|-6791.261|    99.69%|   0:00:00.0| 2369.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -25.605|  -25.605|-6774.174|-6790.570|    99.69%|   0:00:03.0| 2369.6M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 99 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.399|  -25.399|-6662.807|-6679.202|    99.69%|   0:00:08.0| 2380.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -25.369|  -25.369|-6662.269|-6678.665|    99.69%|   0:00:00.0| 2380.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -25.365|  -25.365|-6662.542|-6678.938|    99.69%|   0:00:00.0| 2380.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -25.360|  -25.360|-6662.617|-6679.013|    99.69%|   0:00:00.0| 2380.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -25.356|  -25.356|-6662.588|-6678.983|    99.69%|   0:00:00.0| 2380.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -25.341|  -25.341|-6662.468|-6678.864|    99.69%|   0:00:00.0| 2380.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -25.336|  -25.336|-6662.958|-6679.353|    99.69%|   0:00:03.0| 2399.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -25.337|  -25.337|-6662.973|-6679.368|    99.69%|   0:00:01.0| 2380.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:31.1 real=0:00:31.0 mem=2380.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.722|  -25.337| -16.395|-6679.368|    99.69%|   0:00:00.0| 2380.3M|   WC_VIEW|  default| sum_out[2]                                         |
|  -0.709|  -25.337| -16.407|-6679.380|    99.69%|   0:00:02.0| 2399.4M|   WC_VIEW|  default| sum_out[12]                                        |
|  -0.709|  -25.337| -16.363|-6679.336|    99.69%|   0:00:01.0| 2399.4M|   WC_VIEW|  default| sum_out[12]                                        |
|  -0.709|  -25.337| -16.354|-6679.327|    99.69%|   0:00:00.0| 2399.4M|   WC_VIEW|  default| sum_out[12]                                        |
|  -0.709|  -25.337| -16.354|-6679.327|    99.69%|   0:00:00.0| 2399.4M|   WC_VIEW|  default| sum_out[12]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:03.0 mem=2399.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:34.3 real=0:00:34.0 mem=2399.4M) ***
** GigaOpt Optimizer WNS Slack -25.337 TNS Slack -6679.327 Density 99.69
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 73 Nets
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.337|  -25.337|-6662.990|-6679.342|    99.69%|   0:00:01.0| 2399.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -25.327|  -25.327|-6663.605|-6679.956|    99.69%|   0:00:05.0| 2399.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.3 real=0:00:06.0 mem=2399.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.709|  -25.327| -16.352|-6679.956|    99.69%|   0:00:00.0| 2399.4M|   WC_VIEW|  default| sum_out[12]                                        |
|  -0.709|  -25.327| -16.352|-6679.956|    99.69%|   0:00:01.0| 2399.4M|   WC_VIEW|  default| sum_out[12]                                        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=2399.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.4 real=0:00:07.0 mem=2399.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 427 constrained nets 
Layer 7 has 131 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:42.0 real=0:00:42.0 mem=2399.4M) ***
*** Starting refinePlace (2:24:54 mem=2380.3M) ***
**ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2380.3MB
*** Finished refinePlace (2:24:54 mem=2380.3M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Begin: GigaOpt Optimization in TNS mode
Info: 423 clock nets excluded from IPO operation.
*info: 423 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -25.327 TNS Slack -6679.956 Density 99.73
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.327|  -25.327|-6663.605|-6679.956|    99.73%|   0:00:00.0| 2376.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -25.327|  -25.327|-6662.938|-6679.290|    99.73%|   0:00:02.0| 2376.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_2_/D                |
| -25.327|  -25.327|-6662.216|-6678.567|    99.73%|   0:00:00.0| 2376.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_1_/D                |
| -25.327|  -25.327|-6662.008|-6678.359|    99.73%|   0:00:00.0| 2376.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_1_/D                |
| -25.327|  -25.327|-6661.416|-6677.768|    99.73%|   0:00:01.0| 2376.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -25.328|  -25.328|-6659.401|-6675.753|    99.73%|   0:00:00.0| 2376.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -25.328|  -25.328|-6659.040|-6675.392|    99.73%|   0:00:01.0| 2395.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -25.328|  -25.328|-6658.877|-6675.229|    99.73%|   0:00:00.0| 2395.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -25.328|  -25.328|-6657.964|-6674.316|    99.73%|   0:00:00.0| 2395.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_19_/D               |
| -25.328|  -25.328|-6657.858|-6674.210|    99.73%|   0:00:01.0| 2376.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_4_/D                |
| -25.328|  -25.328|-6657.458|-6673.811|    99.73%|   0:00:00.0| 2376.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_19_/D               |
| -25.328|  -25.328|-6657.458|-6673.811|    99.73%|   0:00:02.0| 2376.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
| -25.328|  -25.328|-6657.439|-6673.791|    99.73%|   0:00:00.0| 2395.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
| -25.328|  -25.328|-6657.419|-6673.771|    99.73%|   0:00:00.0| 2395.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_14_/D               |
| -25.328|  -25.328|-6657.419|-6673.771|    99.73%|   0:00:01.0| 2395.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
| -25.328|  -25.328|-6657.419|-6673.771|    99.73%|   0:00:00.0| 2395.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_12_/D               |
| -25.328|  -25.328|-6657.400|-6673.752|    99.73%|   0:00:00.0| 2395.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_6_/D                |
| -25.328|  -25.328|-6657.379|-6673.731|    99.73%|   0:00:01.0| 2395.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_7_/D                |
| -25.328|  -25.328|-6657.379|-6673.731|    99.73%|   0:00:00.0| 2395.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
| -25.328|  -25.328|-6657.379|-6673.731|    99.73%|   0:00:00.0| 2395.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_0_/D                |
| -25.328|  -25.328|-6657.379|-6673.731|    99.73%|   0:00:01.0| 2395.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_3_/D                |
| -25.328|  -25.328|-6657.248|-6673.600|    99.73%|   0:00:00.0| 2395.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -25.329|  -25.329|-6657.161|-6673.513|    99.73%|   0:00:00.0| 2395.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_6_/D                |
| -25.329|  -25.329|-6656.702|-6673.054|    99.73%|   0:00:00.0| 2395.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_19_/D  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 18 and inserted 119 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.329|  -25.329|-6438.587|-6454.939|    99.73%|   0:00:17.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_19_/D  |
| -25.329|  -25.329|-6431.902|-6448.254|    99.73%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_18_/D   |
| -25.329|  -25.329|-6426.860|-6443.211|    99.73%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_18_/D   |
| -25.329|  -25.329|-6421.791|-6438.143|    99.73%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -25.329|  -25.329|-6417.124|-6433.476|    99.73%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_18_/D   |
| -25.329|  -25.329|-6408.842|-6425.194|    99.73%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_18_/D   |
| -25.329|  -25.329|-6403.711|-6420.063|    99.73%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_18_/D   |
| -25.329|  -25.329|-6396.704|-6413.056|    99.73%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_18_/D   |
| -25.329|  -25.329|-6394.742|-6411.094|    99.73%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_18_/D   |
| -25.329|  -25.329|-6394.289|-6410.640|    99.73%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_18_/D   |
| -25.329|  -25.329|-6393.907|-6410.258|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_18_/D   |
| -25.329|  -25.329|-6392.174|-6408.526|    99.74%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_18_/D   |
| -25.329|  -25.329|-6390.767|-6407.118|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_19_/D   |
| -25.329|  -25.329|-6388.086|-6404.438|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_19_/D   |
| -25.329|  -25.329|-6387.436|-6403.788|    99.74%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_18_/D   |
| -25.329|  -25.329|-6387.020|-6403.372|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_18_/D   |
| -25.329|  -25.329|-6386.725|-6403.077|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_18_/D   |
| -25.329|  -25.329|-6386.725|-6403.077|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
| -25.329|  -25.329|-6384.938|-6401.290|    99.74%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_18_/D  |
| -25.329|  -25.329|-6382.999|-6399.350|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_18_/D  |
| -25.329|  -25.329|-6382.390|-6398.742|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_18_/D  |
| -25.329|  -25.329|-6382.380|-6398.731|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_18_/D  |
| -25.329|  -25.329|-6382.340|-6398.692|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_18_/D  |
| -25.329|  -25.329|-6382.324|-6398.675|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_19_/D   |
| -25.329|  -25.329|-6382.288|-6398.640|    99.74%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_17_/D   |
| -25.329|  -25.329|-6382.267|-6398.618|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_17_/D   |
| -25.329|  -25.329|-6382.247|-6398.599|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_18_/D   |
| -25.329|  -25.329|-6382.207|-6398.559|    99.74%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_15_/D  |
| -25.329|  -25.329|-6382.167|-6398.518|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_19_/D  |
| -25.329|  -25.329|-6382.147|-6398.499|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_11_/D  |
| -25.329|  -25.329|-6382.112|-6398.463|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
| -25.329|  -25.329|-6382.074|-6398.425|    99.74%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_13_/D   |
| -25.329|  -25.329|-6382.054|-6398.406|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_14_/D   |
| -25.329|  -25.329|-6382.010|-6398.362|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_15_/D  |
| -25.329|  -25.329|-6381.958|-6398.310|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_16_/D   |
| -25.329|  -25.329|-6381.939|-6398.291|    99.74%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
| -25.329|  -25.329|-6381.919|-6398.271|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_12_/D   |
| -25.329|  -25.329|-6381.919|-6398.271|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_9_/D    |
| -25.329|  -25.329|-6381.862|-6398.214|    99.74%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_10_/D   |
| -25.329|  -25.329|-6381.259|-6397.610|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_10_/D   |
| -25.329|  -25.329|-6381.259|-6397.610|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_8_/D    |
| -25.329|  -25.329|-6380.917|-6397.269|    99.74%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_14_/D  |
| -25.329|  -25.329|-6380.866|-6397.218|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_10_/D  |
| -25.329|  -25.329|-6380.354|-6396.706|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_10_/D  |
| -25.329|  -25.329|-6379.858|-6396.210|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_9_/D    |
| -25.329|  -25.329|-6379.824|-6396.176|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_11_/D   |
| -25.329|  -25.329|-6378.761|-6395.113|    99.74%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_13_/D   |
| -25.329|  -25.329|-6377.828|-6394.180|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_9_/D    |
| -25.329|  -25.329|-6377.472|-6393.824|    99.74%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_9_/D    |
| -25.329|  -25.329|-6377.359|-6393.711|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_9_/D    |
| -25.329|  -25.329|-6377.307|-6393.659|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_9_/D   |
| -25.329|  -25.329|-6377.212|-6393.564|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_8_/D    |
| -25.329|  -25.329|-6376.386|-6392.738|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_8_/D    |
| -25.329|  -25.329|-6375.851|-6392.203|    99.74%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_8_/D    |
| -25.329|  -25.329|-6375.589|-6391.940|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_8_/D    |
| -25.329|  -25.329|-6375.289|-6391.641|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_/D   |
| -25.329|  -25.329|-6375.273|-6391.625|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_9_/D    |
| -25.329|  -25.329|-6375.120|-6391.472|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_10_/D   |
| -25.329|  -25.329|-6375.080|-6391.432|    99.74%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q14_reg_9_/D   |
| -25.329|  -25.329|-6375.038|-6391.390|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
| -25.329|  -25.329|-6374.953|-6391.305|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_7_/D   |
| -25.329|  -25.329|-6374.929|-6391.281|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_10_/D   |
| -25.329|  -25.329|-6374.187|-6390.538|    99.74%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_9_/D   |
| -25.329|  -25.329|-6374.054|-6390.406|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_8_/D    |
| -25.329|  -25.329|-6374.036|-6390.387|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_8_/D    |
| -25.329|  -25.329|-6373.973|-6390.325|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_6_/D    |
| -25.329|  -25.329|-6373.865|-6390.217|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_9_/D    |
| -25.329|  -25.329|-6372.935|-6389.287|    99.74%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_7_/D    |
| -25.329|  -25.329|-6372.903|-6389.254|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_7_/D    |
| -25.329|  -25.329|-6372.875|-6389.227|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
| -25.329|  -25.329|-6372.860|-6389.212|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_9_/D   |
| -25.329|  -25.329|-6372.595|-6388.946|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_5_/D   |
| -25.329|  -25.329|-6372.443|-6388.794|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_8_/D   |
| -25.329|  -25.329|-6372.360|-6388.711|    99.74%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_8_/D   |
| -25.329|  -25.329|-6372.276|-6388.628|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
| -25.329|  -25.329|-6372.165|-6388.517|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_8_/D   |
| -25.329|  -25.329|-6372.014|-6388.366|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_4_/D   |
| -25.329|  -25.329|-6371.904|-6388.256|    99.74%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_6_/D   |
| -25.329|  -25.329|-6371.872|-6388.224|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_7_/D    |
| -25.329|  -25.329|-6371.850|-6388.201|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_7_/D    |
| -25.329|  -25.329|-6371.681|-6388.033|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
| -25.329|  -25.329|-6371.657|-6388.009|    99.74%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_4_/D   |
| -25.329|  -25.329|-6371.657|-6388.009|    99.74%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_5_/D    |
| -25.329|  -25.329|-6370.581|-6386.933|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_5_/D   |
| -25.329|  -25.329|-6368.130|-6384.482|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_5_/D   |
| -25.329|  -25.329|-6364.442|-6380.794|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_6_/D    |
| -25.329|  -25.329|-6363.294|-6379.646|    99.75%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_4_/D    |
| -25.329|  -25.329|-6362.681|-6379.033|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_4_/D    |
| -25.329|  -25.329|-6362.604|-6378.957|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_3_/D    |
| -25.329|  -25.329|-6362.221|-6378.573|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_8_/D   |
| -25.329|  -25.329|-6362.155|-6378.507|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_8_/D   |
| -25.329|  -25.329|-6361.881|-6378.233|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_4_/D    |
| -25.329|  -25.329|-6361.492|-6377.843|    99.75%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_4_/D    |
| -25.329|  -25.329|-6361.346|-6377.697|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_3_/D    |
| -25.329|  -25.329|-6361.261|-6377.613|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_3_/D    |
| -25.329|  -25.329|-6361.227|-6377.578|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_2_/D    |
| -25.329|  -25.329|-6361.275|-6377.626|    99.75%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
| -25.329|  -25.329|-6361.188|-6377.540|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_2_/D    |
| -25.329|  -25.329|-6361.168|-6377.521|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_4_/D    |
| -25.329|  -25.329|-6361.127|-6377.479|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_4_/D    |
| -25.329|  -25.329|-6361.111|-6377.462|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_6_/D    |
| -25.329|  -25.329|-6361.111|-6377.462|    99.75%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_3_/D   |
| -25.329|  -25.329|-6361.021|-6377.374|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_2_/D    |
| -25.329|  -25.329|-6361.004|-6377.356|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_2_/D    |
| -25.329|  -25.329|-6360.667|-6377.019|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_5_/D    |
| -25.329|  -25.329|-6360.121|-6376.473|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D    |
| -25.329|  -25.329|-6360.084|-6376.436|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D    |
| -25.329|  -25.329|-6359.974|-6376.326|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_/D    |
| -25.329|  -25.329|-6359.950|-6376.302|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D    |
| -25.329|  -25.329|-6359.782|-6376.134|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_3_/D    |
| -25.329|  -25.329|-6359.680|-6376.032|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_3_/D    |
| -25.329|  -25.329|-6359.491|-6375.843|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_/D    |
| -25.329|  -25.329|-6358.844|-6375.196|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_2_/D   |
| -25.329|  -25.329|-6358.723|-6375.074|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_1_/D   |
| -25.329|  -25.329|-6358.609|-6374.961|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_1_/D   |
| -25.329|  -25.329|-6358.499|-6374.851|    99.75%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
| -25.329|  -25.329|-6358.435|-6374.787|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D    |
| -25.329|  -25.329|-6357.944|-6374.296|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_1_/D   |
| -25.329|  -25.329|-6357.906|-6374.258|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_1_/D   |
| -25.329|  -25.329|-6357.888|-6374.240|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_1_/D    |
| -25.329|  -25.329|-6357.878|-6374.230|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_1_/D    |
| -25.329|  -25.329|-6357.859|-6374.211|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_3_/D    |
| -25.329|  -25.329|-6357.527|-6373.879|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -25.329|  -25.329|-6356.925|-6373.276|    99.75%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -25.329|  -25.329|-6356.607|-6372.959|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -25.329|  -25.329|-6356.107|-6372.458|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_3_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -25.329|  -25.329|-6356.090|-6372.442|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -25.329|  -25.329|-6355.848|-6372.200|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |         |         |          |            |        |          |         | eg_82_/E                                           |
| -25.329|  -25.329|-6355.793|-6372.146|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -25.329|  -25.329|-6355.510|-6371.861|    99.75%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -25.329|  -25.329|-6355.390|-6371.741|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -25.329|  -25.329|-6354.792|-6371.144|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_0_/D    |
| -25.329|  -25.329|-6354.263|-6370.615|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_0_/D    |
| -25.329|  -25.329|-6354.225|-6370.577|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_0_/D    |
| -25.329|  -25.329|-6354.225|-6370.577|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:57.0 real=0:00:57.0 mem=2421.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.709|  -25.329| -16.352|-6370.577|    99.75%|   0:00:01.0| 2421.4M|   WC_VIEW|  default| sum_out[12]                                        |
|  -0.710|  -25.329| -16.316|-6370.541|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  default| sum_out[8]                                         |
|  -0.710|  -25.329| -16.306|-6370.531|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  default| sum_out[8]                                         |
|  -0.710|  -25.329| -16.305|-6370.531|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  default| sum_out[20]                                        |
|  -0.710|  -25.329| -16.305|-6370.531|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  default| sum_out[2]                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=2421.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:58.3 real=0:00:59.0 mem=2421.4M) ***
** GigaOpt Optimizer WNS Slack -25.329 TNS Slack -6370.531 Density 99.75
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 288 Nets
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.329|  -25.329|-6355.503|-6371.808|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -25.329|  -25.329|-6354.673|-6370.979|    99.76%|   0:00:02.0| 2440.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_17_/D               |
| -25.329|  -25.329|-6354.812|-6371.117|    99.75%|   0:00:03.0| 2440.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_15_/D               |
| -25.329|  -25.329|-6354.812|-6371.117|    99.75%|   0:00:01.0| 2440.5M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_8_/D                |
| -25.329|  -25.329|-6354.812|-6371.117|    99.75%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
| -25.329|  -25.329|-6354.812|-6371.117|    99.75%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_0_/D                |
| -25.329|  -25.329|-6354.812|-6371.117|    99.75%|   0:00:01.0| 2440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_19_/D   |
| -25.329|  -25.329|-6354.760|-6371.065|    99.75%|   0:00:01.0| 2440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_18_/D   |
| -25.329|  -25.329|-6354.043|-6370.349|    99.76%|   0:00:01.0| 2440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
| -25.329|  -25.329|-6354.043|-6370.349|    99.76%|   0:00:01.0| 2440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_18_/D   |
| -25.329|  -25.329|-6353.509|-6369.814|    99.76%|   0:00:00.0| 2440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_19_/D   |
| -25.329|  -25.329|-6353.509|-6369.814|    99.76%|   0:00:00.0| 2440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_15_/D   |
| -25.329|  -25.329|-6353.509|-6369.814|    99.76%|   0:00:01.0| 2440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
| -25.329|  -25.329|-6353.509|-6369.814|    99.76%|   0:00:00.0| 2440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_16_/D   |
| -25.329|  -25.329|-6353.504|-6369.810|    99.76%|   0:00:01.0| 2440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_10_/D   |
| -25.329|  -25.329|-6354.410|-6370.715|    99.76%|   0:00:00.0| 2440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_10_/D  |
| -25.329|  -25.329|-6354.391|-6370.696|    99.76%|   0:00:00.0| 2440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_10_/D  |
| -25.329|  -25.329|-6354.347|-6370.653|    99.76%|   0:00:01.0| 2440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_11_/D  |
| -25.329|  -25.329|-6354.315|-6370.621|    99.76%|   0:00:00.0| 2440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_6_/D    |
| -25.329|  -25.329|-6354.279|-6370.584|    99.76%|   0:00:00.0| 2440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_10_/D  |
| -25.329|  -25.329|-6354.279|-6370.584|    99.76%|   0:00:01.0| 2440.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_12_/D  |
| -25.329|  -25.329|-6354.372|-6370.677|    99.76%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_7_/D   |
| -25.329|  -25.329|-6354.181|-6370.486|    99.76%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_7_/D    |
| -25.329|  -25.329|-6354.175|-6370.480|    99.76%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_7_/D    |
| -25.329|  -25.329|-6354.271|-6370.576|    99.76%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_11_/D   |
| -25.329|  -25.329|-6354.255|-6370.561|    99.76%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_4_/D   |
| -25.329|  -25.329|-6354.233|-6370.539|    99.76%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_7_/D    |
| -25.329|  -25.329|-6354.233|-6370.539|    99.76%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D    |
| -25.329|  -25.329|-6354.195|-6370.500|    99.76%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_5_/D   |
| -25.329|  -25.329|-6354.195|-6370.500|    99.76%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_2_/D    |
| -25.329|  -25.329|-6354.195|-6370.500|    99.76%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_3_/D   |
| -25.329|  -25.329|-6354.008|-6370.313|    99.76%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_3_/D    |
| -25.329|  -25.329|-6353.904|-6370.209|    99.76%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_2_/D   |
| -25.329|  -25.329|-6353.904|-6370.209|    99.76%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q15_reg_1_/D   |
| -25.329|  -25.329|-6353.914|-6370.219|    99.76%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_2_/D    |
| -25.329|  -25.329|-6353.842|-6370.147|    99.76%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_1_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -25.329|  -25.329|-6353.784|-6370.089|    99.76%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_3_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -25.329|  -25.329|-6353.780|-6370.085|    99.76%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_3_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -25.329|  -25.329|-6353.780|-6370.085|    99.76%|   0:00:01.0| 2421.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_0_/D   |
| -25.329|  -25.329|-6353.780|-6370.085|    99.76%|   0:00:00.0| 2421.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:22.2 real=0:00:22.0 mem=2421.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.710|  -25.329| -16.305|-6370.085|    99.76%|   0:00:00.0| 2421.4M|   WC_VIEW|  default| sum_out[2]                                         |
|  -0.710|  -25.329| -16.305|-6370.085|    99.76%|   0:00:01.0| 2421.4M|   WC_VIEW|  default| sum_out[2]                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=2421.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:23.2 real=0:00:23.0 mem=2421.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 546 constrained nets 
Layer 7 has 132 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:23 real=0:01:24 mem=2421.4M) ***
*** Starting refinePlace (2:26:25 mem=2402.3M) ***
**ERROR: (IMPSP-2002):	Density too high (99.8%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2402.3MB
*** Finished refinePlace (2:26:25 mem=2402.3M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=2285.8M
** Profile ** Other data :  cpu=0:00:00.3, mem=2285.8M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2293.8M
** Profile ** DRVs :  cpu=0:00:00.8, mem=2293.8M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -25.329 | -25.329 | -0.710  |
|           TNS (ns):| -6370.1 | -6353.8 | -16.305 |
|    Violating Paths:|  2705   |  2681   |   24    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.223%
       (99.791% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2293.8M
Info: 542 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1939.24MB/1939.24MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1939.24MB/1939.24MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1939.24MB/1939.24MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-20 19:16:03 (2025-Mar-21 02:16:03 GMT)
2025-Mar-20 19:16:04 (2025-Mar-21 02:16:04 GMT): 10%
2025-Mar-20 19:16:04 (2025-Mar-21 02:16:04 GMT): 20%
2025-Mar-20 19:16:04 (2025-Mar-21 02:16:04 GMT): 30%
2025-Mar-20 19:16:04 (2025-Mar-21 02:16:04 GMT): 40%
2025-Mar-20 19:16:04 (2025-Mar-21 02:16:04 GMT): 50%
2025-Mar-20 19:16:04 (2025-Mar-21 02:16:04 GMT): 60%
2025-Mar-20 19:16:04 (2025-Mar-21 02:16:04 GMT): 70%
2025-Mar-20 19:16:04 (2025-Mar-21 02:16:04 GMT): 80%
2025-Mar-20 19:16:04 (2025-Mar-21 02:16:04 GMT): 90%

Finished Levelizing
2025-Mar-20 19:16:04 (2025-Mar-21 02:16:04 GMT)

Starting Activity Propagation
2025-Mar-20 19:16:04 (2025-Mar-21 02:16:04 GMT)
2025-Mar-20 19:16:05 (2025-Mar-21 02:16:05 GMT): 10%
2025-Mar-20 19:16:05 (2025-Mar-21 02:16:05 GMT): 20%

Finished Activity Propagation
2025-Mar-20 19:16:06 (2025-Mar-21 02:16:06 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1939.97MB/1939.97MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-20 19:16:06 (2025-Mar-21 02:16:06 GMT)
 ... Calculating switching power
2025-Mar-20 19:16:06 (2025-Mar-21 02:16:06 GMT): 10%
2025-Mar-20 19:16:06 (2025-Mar-21 02:16:06 GMT): 20%
2025-Mar-20 19:16:07 (2025-Mar-21 02:16:07 GMT): 30%
2025-Mar-20 19:16:07 (2025-Mar-21 02:16:07 GMT): 40%
2025-Mar-20 19:16:07 (2025-Mar-21 02:16:07 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-20 19:16:08 (2025-Mar-21 02:16:08 GMT): 60%
2025-Mar-20 19:16:11 (2025-Mar-21 02:16:11 GMT): 70%
2025-Mar-20 19:16:13 (2025-Mar-21 02:16:13 GMT): 80%
2025-Mar-20 19:16:14 (2025-Mar-21 02:16:14 GMT): 90%

Finished Calculating power
2025-Mar-20 19:16:15 (2025-Mar-21 02:16:15 GMT)
Ended Power Computation: (cpu=0:00:08, real=0:00:08, mem(process/total)=1940.32MB/1940.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1940.32MB/1940.32MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1940.32MB/1940.32MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-20 19:16:15 (2025-Mar-21 02:16:15 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      117.80598226 	   62.0186%
Total Switching Power:      63.04311900 	   33.1889%
Total Leakage Power:         9.10342718 	    4.7925%
Total Power:               189.95252822
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         48.35        3.55      0.3317       52.24        27.5
Macro                                  0       1.173       7.326       8.499       4.474
IO                                     0           0     7.6e-07     7.6e-07   4.001e-07
Combinational                       61.5       47.93       1.389       110.8       58.34
Clock (Combinational)               7.95       10.39      0.0569        18.4       9.687
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              117.8       63.04       9.103         190         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      117.8       63.04       9.103         190         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                 7.95       10.39      0.0569        18.4       9.687
-----------------------------------------------------------------------------------------
Total                               7.95       10.39      0.0569        18.4       9.687
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:             qmem_instance (sram_w16): 	    0.4116
* 		Highest Leakage Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1994 (CMPE42D2): 	 0.0002643
* 		Total Cap: 	3.46618e-10 F
* 		Total instances in design: 178373
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 137329
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1947.79MB/1947.79MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -25.329  TNS Slack -6370.085 Density 99.79
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    99.79%|        -| -25.329|-6370.085|   0:00:00.0| 2566.6M|
|    99.79%|      396| -25.318|-6367.536|   0:00:21.0| 2566.6M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -25.318  TNS Slack -6367.536 Density 99.79
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 546 constrained nets 
Layer 7 has 132 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:23.2) (real = 0:00:24.0) **
*** Starting refinePlace (2:27:05 mem=2522.7M) ***
**ERROR: (IMPSP-2002):	Density too high (99.8%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2522.7MB
*** Finished refinePlace (2:27:05 mem=2522.7M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Running setup recovery post routing.
**optDesign ... cpu = 0:04:26, real = 0:04:27, mem = 2286.1M, totSessionCpu=2:27:06 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=2286.05M, totSessionCpu=2:27:06 .
**optDesign ... cpu = 0:04:27, real = 0:04:27, mem = 2286.1M, totSessionCpu=2:27:06 **

Info: 542 clock nets excluded from IPO operation.
Info: 542 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.318|  -25.318|-6367.536|-6367.536|    99.79%|   0:00:00.0| 2436.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2436.9M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2436.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 546 constrained nets 
Layer 7 has 132 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2037.89MB/2037.89MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2037.89MB/2037.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2037.89MB/2037.89MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-20 19:16:48 (2025-Mar-21 02:16:48 GMT)
2025-Mar-20 19:16:48 (2025-Mar-21 02:16:48 GMT): 10%
2025-Mar-20 19:16:48 (2025-Mar-21 02:16:48 GMT): 20%
2025-Mar-20 19:16:48 (2025-Mar-21 02:16:48 GMT): 30%
2025-Mar-20 19:16:48 (2025-Mar-21 02:16:48 GMT): 40%
2025-Mar-20 19:16:48 (2025-Mar-21 02:16:48 GMT): 50%
2025-Mar-20 19:16:48 (2025-Mar-21 02:16:48 GMT): 60%
2025-Mar-20 19:16:48 (2025-Mar-21 02:16:48 GMT): 70%
2025-Mar-20 19:16:48 (2025-Mar-21 02:16:48 GMT): 80%
2025-Mar-20 19:16:48 (2025-Mar-21 02:16:48 GMT): 90%

Finished Levelizing
2025-Mar-20 19:16:48 (2025-Mar-21 02:16:48 GMT)

Starting Activity Propagation
2025-Mar-20 19:16:48 (2025-Mar-21 02:16:48 GMT)
2025-Mar-20 19:16:49 (2025-Mar-21 02:16:49 GMT): 10%
2025-Mar-20 19:16:49 (2025-Mar-21 02:16:49 GMT): 20%

Finished Activity Propagation
2025-Mar-20 19:16:50 (2025-Mar-21 02:16:50 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=2037.89MB/2037.89MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-20 19:16:50 (2025-Mar-21 02:16:50 GMT)
 ... Calculating switching power
2025-Mar-20 19:16:50 (2025-Mar-21 02:16:50 GMT): 10%
2025-Mar-20 19:16:51 (2025-Mar-21 02:16:51 GMT): 20%
2025-Mar-20 19:16:51 (2025-Mar-21 02:16:51 GMT): 30%
2025-Mar-20 19:16:51 (2025-Mar-21 02:16:51 GMT): 40%
2025-Mar-20 19:16:51 (2025-Mar-21 02:16:51 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-20 19:16:52 (2025-Mar-21 02:16:52 GMT): 60%
2025-Mar-20 19:16:55 (2025-Mar-21 02:16:55 GMT): 70%
2025-Mar-20 19:16:58 (2025-Mar-21 02:16:58 GMT): 80%
2025-Mar-20 19:16:58 (2025-Mar-21 02:16:58 GMT): 90%

Finished Calculating power
2025-Mar-20 19:16:59 (2025-Mar-21 02:16:59 GMT)
Ended Power Computation: (cpu=0:00:08, real=0:00:08, mem(process/total)=2037.89MB/2037.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2037.89MB/2037.89MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=2037.89MB/2037.89MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-20 19:16:59 (2025-Mar-21 02:16:59 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      117.73031252 	   62.0168%
Total Switching Power:      63.00449911 	   33.1889%
Total Leakage Power:         9.10132716 	    4.7943%
Total Power:               189.83613861
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         48.36       3.548      0.3317       52.24       27.52
Macro                                  0       1.173       7.326       8.499       4.477
IO                                     0           0     7.6e-07     7.6e-07   4.003e-07
Combinational                      61.42       47.89       1.386       110.7       58.31
Clock (Combinational)               7.95       10.39      0.0569        18.4       9.693
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              117.7          63       9.101       189.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      117.7          63       9.101       189.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                 7.95       10.39      0.0569        18.4       9.693
-----------------------------------------------------------------------------------------
Total                               7.95       10.39      0.0569        18.4       9.693
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:             qmem_instance (sram_w16): 	    0.4116
* 		Highest Leakage Power: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1994 (CMPE42D2): 	 0.0002643
* 		Total Cap: 	3.464e-10 F
* 		Total instances in design: 178373
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 137329
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=2038.92MB/2038.92MB)

*** Finished Leakage Power Optimization (cpu=0:00:44, real=0:00:44, mem=2286.05M, totSessionCpu=2:27:26).
**ERROR: (IMPOPT-310):	Design density (99.79%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 397, Num usable cells 660
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 397, Num usable cells 660
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:27:26 mem=2286.1M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 48225,  97.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:18.8 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_11652_ieng6-ece-03.ucsd.edu_jmsin_l0I9Mw/.AAE_BmRFPJ/.AAE_11652/waveform.data...
*** CDM Built up (cpu=0:00:20.4  real=0:00:20.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 48225,  1.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.1 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:25.2 real=0:00:25.0 totSessionCpu=0:01:19 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:27.4 real=0:00:28.0 totSessionCpu=0:01:19 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=0.0M
Done building hold timer [76390 node(s), 101409 edge(s), 1 view(s)] (fixHold) cpu=0:00:30.2 real=0:00:30.0 totSessionCpu=0:01:22 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_11652_ieng6-ece-03.ucsd.edu_jmsin_l0I9Mw/coe_eosdata_m8z18c/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:29.1 real=0:00:31.0 totSessionCpu=2:27:56 mem=2286.1M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2286.1M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2294.1M
Loading timing data from /tmp/innovus_temp_11652_ieng6-ece-03.ucsd.edu_jmsin_l0I9Mw/coe_eosdata_m8z18c/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=2294.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=2294.1M
** Profile ** DRVs :  cpu=0:00:00.4, mem=2294.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -25.318 | -25.318 | -0.710  |
|           TNS (ns):| -6367.5 | -6351.2 | -16.297 |
|    Violating Paths:|  2705   |  2681   |   24    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.178  | -1.178  |  0.000  |
|           TNS (ns):|-141.075 |-141.075 |  0.000  |
|    Violating Paths:|   371   |   371   |    0    |
|          All Paths:|  8099   |  8099   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.216%
       (99.785% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:05:20, real = 0:05:21, mem = 2302.1M, totSessionCpu=2:27:59 **
*info: Run optDesign holdfix with 1 thread.
Info: 542 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:34.0 real=0:00:36.0 totSessionCpu=2:28:00 mem=2435.6M density=99.785% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.1777
      TNS :    -141.0749
      #VP :          371
  Density :      99.785%
------------------------------------------------------------------------------------------
 cpu=0:00:35.3 real=0:00:37.0 totSessionCpu=2:28:02 mem=2435.6M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.1777
      TNS :    -141.0749
      #VP :          371
  Density :      99.785%
------------------------------------------------------------------------------------------
 cpu=0:00:35.7 real=0:00:37.0 totSessionCpu=2:28:02 mem=2435.6M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:36.0 real=0:00:38.0 totSessionCpu=2:28:02 mem=2435.6M density=99.785% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 14753 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:36.2 real=0:00:38.0 totSessionCpu=2:28:03 mem=2435.6M density=99.785%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : -25.318 ns
Total 8 nets layer assigned (1.7).
GigaOpt: setting up router preferences
        design wns: -25.3180
        slack threshold: -23.8980
GigaOpt: 44 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1430 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -25.318 ns
Total 0 nets layer assigned (0.5).
GigaOpt: setting up router preferences
        design wns: -25.3180
        slack threshold: -23.8980
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1430 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2403.7M
** Profile ** Other data :  cpu=0:00:00.4, mem=2403.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2403.7M
** Profile ** DRVs :  cpu=0:00:00.8, mem=2403.7M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -25.318 | -25.318 | -0.710  |
|           TNS (ns):| -6367.5 | -6351.2 | -16.297 |
|    Violating Paths:|  2705   |  2681   |   24    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.216%
       (99.785% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2403.7M
**optDesign ... cpu = 0:05:29, real = 0:05:30, mem = 2230.0M, totSessionCpu=2:28:08 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Mar 20 19:17:43 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_7__fifo_instance/FE_USKC9187_CTS_12 connects to NET ofifo_inst/col_idx_7__fifo_instance/FE_USKN9187_CTS_12 at location ( 508.900 413.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_7__fifo_instance/FE_USKN9187_CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/FE_USKC9277_CTS_44 connects to NET ofifo_inst/CTS_44 at location ( 709.500 756.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/FE_USKC9277_CTS_44 connects to NET ofifo_inst/CTS_44 at location ( 711.100 755.880 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/CTS_44 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_ connects to NET CTS_153 at location ( 638.500 849.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_115_ connects to NET CTS_153 at location ( 620.900 793.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_ connects to NET CTS_153 at location ( 615.300 802.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_ connects to NET CTS_153 at location ( 617.700 828.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_ connects to NET CTS_153 at location ( 617.100 813.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_153 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_10 at location ( 590.300 721.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_ connects to NET mac_array_instance/col_idx_1__mac_col_inst/CTS_24 at location ( 608.700 1101.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/CTS_24 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_ connects to NET mac_array_instance/col_idx_1__mac_col_inst/CTS_21 at location ( 533.500 1085.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/CTS_21 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_97_ connects to NET mac_array_instance/col_idx_1__mac_col_inst/CTS_20 at location ( 671.100 1103.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/CTS_20 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_64_ connects to NET mac_array_instance/CTS_42 at location ( 632.100 1008.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/CTS_42 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_88_ connects to NET CTS_142 at location ( 489.300 468.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_142 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_7__fifo_instance/FE_USKC9188_CTS_10 connects to NET ofifo_inst/col_idx_7__fifo_instance/CTS_10 at location ( 501.500 357.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_7__fifo_instance/FE_USKC9188_CTS_10 connects to NET ofifo_inst/col_idx_7__fifo_instance/CTS_10 at location ( 502.100 356.280 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_7__fifo_instance/CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_ connects to NET CTS_132 at location ( 614.700 713.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_132 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_4__fifo_instance/FE_USKC9229_CTS_4 connects to NET ofifo_inst/col_idx_4__fifo_instance/CTS_4 at location ( 666.100 642.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_4__fifo_instance/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_119_ connects to NET mac_array_instance/col_idx_3__mac_col_inst/CTS_11 at location ( 636.900 905.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_7 connects to NET CTS_127 at location ( 648.300 527.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_127 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_OCPN9154_n2556 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_OCPN9142_n2539 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OCPN9064_array_out_92_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OCPN9030_array_out_114_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OCPN9029_array_out_94_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OCPN9028_array_out_134_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 48223 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_1 mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U824. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_2 FILLER_122973. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_2 FILLER_123204. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_2 FILLER_59601. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_2 FILLER_59600. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_2 FILLER_59293. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_3 FILLER_84240. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_4 FILLER_117854. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_4 FILLER_117855. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_10 mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC3343_q_temp_725_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_10 mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U641. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_10 mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U637. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_11 mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U824. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_11 mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1409. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_12 mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1881. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_2 FE_USKC9180_CTS_127. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_3 FILLER_100200. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_4 ofifo_inst/col_idx_3__fifo_instance/q8_reg_14_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_6 sfp_instance/fifo_inst_int/U140. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L3_7 mac_array_instance/col_idx_7__mac_col_inst/FE_OCPC8844_q_temp_933_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 54405 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#1430/46758 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1817.27 (MB), peak = 2289.31 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 648.450 527.195 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 657.120 828.100 ) on M1 for NET CTS_131. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 613.920 712.910 ) on M1 for NET CTS_132. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 685.720 685.890 ) on M1 for NET CTS_133. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 685.920 676.900 ) on M1 for NET CTS_133. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 489.195 468.200 ) on M1 for NET CTS_142. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 667.075 972.290 ) on M1 for NET CTS_145. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 663.835 990.100 ) on M1 for NET CTS_145. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 716.220 1002.715 ) on M1 for NET CTS_146. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 616.320 813.710 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 620.395 793.800 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 614.595 803.000 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 617.520 828.110 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 638.475 849.890 ) on M1 for NET CTS_153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 734.380 756.400 ) on M1 for NET CTS_154. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 649.600 747.100 ) on M1 for NET CTS_154. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 715.530 937.900 ) on M1 for NET FE_OCPN7234_array_out_18_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 734.330 937.900 ) on M1 for NET FE_OCPN7234_array_out_18_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 697.245 775.900 ) on M1 for NET FE_OCPN7683_fifo_out_3_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A3 at ( 696.695 775.900 ) on M1 for NET FE_OCPN7785_fifo_out_0_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#2359 routed nets are extracted.
#    1436 (2.98%) extracted nets are partially routed.
#44116 routed nets are imported.
#283 (0.59%) nets are without wires.
#1467 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 48225.
#
#Selecting nets for post-route si or timing fixing.
#  10 nets with si or timing constraints have been selected for re-routing.
#  10 nets with si or timing constraints already have preferred extra spacing attribute.
#  Routing of 10 nets with si or timing constraints have been deleted. These nets will be re-routed.
#Number of eco nets is 1426
#
#Start data preparation...
#
#Data preparation is done on Thu Mar 20 19:17:51 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Mar 20 19:17:53 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        5496         603      170940    92.59%
#  Metal 2        V        5594         706      170940    11.76%
#  Metal 3        H        5512         587      170940     9.63%
#  Metal 4        V        5811         489      170940     9.63%
#  Metal 5        H        6099           0      170940     0.02%
#  Metal 6        V        6300           0      170940     0.07%
#  Metal 7        H        1233         290      170940     7.70%
#  Metal 8        V        1573           0      170940     0.00%
#  --------------------------------------------------------------
#  Total                  37620       7.18%  1367520    16.42%
#
#  608 nets (1.26%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1839.30 (MB), peak = 2289.31 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1843.47 (MB), peak = 2289.31 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1843.61 (MB), peak = 2289.31 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1860.11 (MB), peak = 2289.31 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1848.61 (MB), peak = 2289.31 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1467 (skipped).
#Total number of routable nets = 46758.
#Total number of nets in the design = 48225.
#
#1714 routable nets have only global wires.
#45044 routable nets have only detail routed wires.
#433 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#325 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                404                 29            1281  
#-------------------------------------------------------------------
#        Total                404                 29            1281  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                608                150           46000  
#-------------------------------------------------------------------
#        Total                608                150           46000  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     76(0.05%)     28(0.02%)      1(0.00%)      1(0.00%)   (0.07%)
#   Metal 3     14(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     90(0.01%)     28(0.00%)      1(0.00%)      1(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.00% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 608
#Total wire length = 1308814 um.
#Total half perimeter of net bounding box = 1206798 um.
#Total wire length on LAYER M1 = 2855 um.
#Total wire length on LAYER M2 = 264934 um.
#Total wire length on LAYER M3 = 388130 um.
#Total wire length on LAYER M4 = 267951 um.
#Total wire length on LAYER M5 = 245197 um.
#Total wire length on LAYER M6 = 97948 um.
#Total wire length on LAYER M7 = 24317 um.
#Total wire length on LAYER M8 = 17481 um.
#Total number of vias = 366609
#Total number of multi-cut vias = 207172 ( 56.5%)
#Total number of single cut vias = 159437 ( 43.5%)
#Up-Via Summary (total 366609):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      132554 ( 82.6%)     27959 ( 17.4%)     160513
#  Metal 2       22730 ( 15.5%)    123705 ( 84.5%)     146435
#  Metal 3        3473 (  8.3%)     38387 ( 91.7%)      41860
#  Metal 4         465 (  3.8%)     11779 ( 96.2%)      12244
#  Metal 5          69 (  2.0%)      3449 ( 98.0%)       3518
#  Metal 6          81 (  6.1%)      1257 ( 93.9%)       1338
#  Metal 7          65 (  9.3%)       636 ( 90.7%)        701
#-----------------------------------------------------------
#               159437 ( 43.5%)    207172 ( 56.5%)     366609 
#
#Total number of involved priority nets 382
#Maximum src to sink distance for priority net 165.7
#Average of max src_to_sink distance for priority net 25.1
#Average of ave src_to_sink distance for priority net 21.7
#Max overcon = 4 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.01%.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1851.88 (MB), peak = 2289.31 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1834.60 (MB), peak = 2289.31 (MB)
#Start Track Assignment.
#Done with 680 horizontal wires in 4 hboxes and 711 vertical wires in 4 hboxes.
#Done with 77 horizontal wires in 4 hboxes and 62 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 608
#Total wire length = 1309374 um.
#Total half perimeter of net bounding box = 1206798 um.
#Total wire length on LAYER M1 = 3106 um.
#Total wire length on LAYER M2 = 264962 um.
#Total wire length on LAYER M3 = 388336 um.
#Total wire length on LAYER M4 = 267991 um.
#Total wire length on LAYER M5 = 245201 um.
#Total wire length on LAYER M6 = 97952 um.
#Total wire length on LAYER M7 = 24338 um.
#Total wire length on LAYER M8 = 17489 um.
#Total number of vias = 366535
#Total number of multi-cut vias = 207172 ( 56.5%)
#Total number of single cut vias = 159363 ( 43.5%)
#Up-Via Summary (total 366535):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      132531 ( 82.6%)     27959 ( 17.4%)     160490
#  Metal 2       22713 ( 15.5%)    123705 ( 84.5%)     146418
#  Metal 3        3465 (  8.3%)     38387 ( 91.7%)      41852
#  Metal 4         457 (  3.7%)     11779 ( 96.3%)      12236
#  Metal 5          62 (  1.8%)      3449 ( 98.2%)       3511
#  Metal 6          74 (  5.6%)      1257 ( 94.4%)       1331
#  Metal 7          61 (  8.8%)       636 ( 91.2%)        697
#-----------------------------------------------------------
#               159363 ( 43.5%)    207172 ( 56.5%)     366535 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1936.30 (MB), peak = 2289.31 (MB)
#
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 127.88 (MB)
#Total memory = 1936.30 (MB)
#Peak memory = 2289.31 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 22942 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1913.20 (MB), peak = 2289.31 (MB)
#    completing 20% with 22942 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1912.52 (MB), peak = 2289.31 (MB)
#    completing 30% with 22999 violations
#    cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1919.34 (MB), peak = 2289.31 (MB)
#    completing 40% with 23107 violations
#    cpu time = 00:00:32, elapsed time = 00:00:32, memory = 1923.78 (MB), peak = 2289.31 (MB)
#    completing 50% with 23122 violations
#    cpu time = 00:01:02, elapsed time = 00:01:02, memory = 1926.30 (MB), peak = 2289.31 (MB)
#    completing 60% with 23185 violations
#    cpu time = 00:01:18, elapsed time = 00:01:18, memory = 1921.73 (MB), peak = 2289.31 (MB)
#    completing 70% with 23229 violations
#    cpu time = 00:01:36, elapsed time = 00:01:36, memory = 1926.00 (MB), peak = 2289.31 (MB)
#    completing 80% with 23241 violations
#    cpu time = 00:01:50, elapsed time = 00:01:50, memory = 1927.69 (MB), peak = 2289.31 (MB)
#    completing 90% with 23272 violations
#    cpu time = 00:02:01, elapsed time = 00:02:01, memory = 1926.76 (MB), peak = 2289.31 (MB)
#    completing 100% with 23259 violations
#    cpu time = 00:02:03, elapsed time = 00:02:03, memory = 1923.96 (MB), peak = 2289.31 (MB)
# ECO: 10.4% of the total area was rechecked for DRC, and 9.4% required routing.
#    number of violations = 23259
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2068      371     6795     3450      717      717      335    14453
#	M2         2856     3584     1495       35       48        4      502     8524
#	M3           56       34      123        9        4        0       44      270
#	M4            0        0       11        0        0        0        0       11
#	M5            0        0        0        0        0        0        0        0
#	M6            0        0        0        0        0        0        1        1
#	Totals     4980     3989     8424     3494      769      721      882    23259
#1139 out of 178373 instances need to be verified(marked ipoed).
#6.1% of the total area is being checked for drcs
#6.1% of the total area was checked
#    number of violations = 24257
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2247      391     7044     3557      719      746      376    15080
#	M2         2976     3781     1520       36       48        5      519     8885
#	M3           62       38      121        9        4        0       46      280
#	M4            0        0       11        0        0        0        0       11
#	M5            0        0        0        0        0        0        0        0
#	M6            0        0        0        0        0        0        1        1
#	Totals     5285     4210     8696     3602      771      751      942    24257
#cpu time = 00:02:23, elapsed time = 00:02:23, memory = 1925.48 (MB), peak = 2289.31 (MB)
#start 1st optimization iteration ...
#    completing 10% with 24330 violations
#    cpu time = 00:01:56, elapsed time = 00:01:56, memory = 1978.43 (MB), peak = 2289.31 (MB)
#    completing 20% with 24225 violations
#    cpu time = 00:04:22, elapsed time = 00:04:22, memory = 1992.31 (MB), peak = 2289.31 (MB)
#    completing 30% with 24147 violations
#    cpu time = 00:06:12, elapsed time = 00:06:12, memory = 2032.52 (MB), peak = 2289.31 (MB)
#    completing 40% with 24083 violations
#    cpu time = 00:09:04, elapsed time = 00:09:05, memory = 2041.78 (MB), peak = 2289.31 (MB)
#    completing 50% with 24022 violations
#    cpu time = 00:14:52, elapsed time = 00:14:52, memory = 2243.41 (MB), peak = 2289.31 (MB)
#    completing 60% with 24083 violations
#    cpu time = 00:22:23, elapsed time = 00:22:24, memory = 2253.64 (MB), peak = 2289.31 (MB)
#    completing 70% with 24146 violations
#    cpu time = 00:29:45, elapsed time = 00:29:46, memory = 2232.04 (MB), peak = 2289.31 (MB)
#    completing 80% with 24266 violations
#    cpu time = 00:35:45, elapsed time = 00:35:46, memory = 2234.04 (MB), peak = 2289.31 (MB)
#    completing 90% with 24259 violations
#    cpu time = 00:40:51, elapsed time = 00:40:52, memory = 2215.29 (MB), peak = 2289.31 (MB)
#    completing 100% with 24284 violations
#    cpu time = 00:45:52, elapsed time = 00:45:53, memory = 2202.34 (MB), peak = 2296.13 (MB)
#    number of violations = 24284
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2518      655     8032     3026      677      666      363    15937
#	M2         2643     3311     1333       40       63        7      564     7961
#	M3           73       43      151        3        4        0       89      363
#	M4            3        3        6        0        0        0        7       19
#	M5            0        0        3        0        0        0        0        3
#	M6            0        0        0        0        0        1        0        1
#	Totals     5237     4012     9525     3069      744      674     1023    24284
#    number of process antenna violations = 8
#cpu time = 00:45:52, elapsed time = 00:45:54, memory = 2202.47 (MB), peak = 2296.13 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 608
#Total wire length = 1304029 um.
#Total half perimeter of net bounding box = 1206798 um.
#Total wire length on LAYER M1 = 2746 um.
#Total wire length on LAYER M2 = 256639 um.
#Total wire length on LAYER M3 = 383230 um.
#Total wire length on LAYER M4 = 271211 um.
#Total wire length on LAYER M5 = 248909 um.
#Total wire length on LAYER M6 = 98850 um.
#Total wire length on LAYER M7 = 24602 um.
#Total wire length on LAYER M8 = 17842 um.
#Total number of vias = 385196
#Total number of multi-cut vias = 181058 ( 47.0%)
#Total number of single cut vias = 204138 ( 53.0%)
#Up-Via Summary (total 385196):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140635 ( 87.0%)     20984 ( 13.0%)     161619
#  Metal 2       40019 ( 26.6%)    110239 ( 73.4%)     150258
#  Metal 3       17310 ( 34.3%)     33209 ( 65.7%)      50519
#  Metal 4        5041 ( 31.2%)     11136 ( 68.8%)      16177
#  Metal 5         780 ( 17.9%)      3568 ( 82.1%)       4348
#  Metal 6         151 ( 10.2%)      1326 ( 89.8%)       1477
#  Metal 7         202 ( 25.3%)       596 ( 74.7%)        798
#-----------------------------------------------------------
#               204138 ( 53.0%)    181058 ( 47.0%)     385196 
#
#Total number of DRC violations = 24284
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 15937
#Total number of violations on LAYER M2 = 7961
#Total number of violations on LAYER M3 = 363
#Total number of violations on LAYER M4 = 19
#Total number of violations on LAYER M5 = 3
#Total number of violations on LAYER M6 = 1
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:48:17
#Elapsed time = 00:48:18
#Increased memory = -67.83 (MB)
#Total memory = 1868.47 (MB)
#Peak memory = 2296.13 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Mar 20 20:06:22 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1870.21 (MB), peak = 2296.13 (MB)
#
#Start Post Route Wire Spread.
#Done with 5352 horizontal wires in 7 hboxes and 5560 vertical wires in 7 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 608
#Total wire length = 1307752 um.
#Total half perimeter of net bounding box = 1206798 um.
#Total wire length on LAYER M1 = 2746 um.
#Total wire length on LAYER M2 = 257132 um.
#Total wire length on LAYER M3 = 384339 um.
#Total wire length on LAYER M4 = 272526 um.
#Total wire length on LAYER M5 = 249526 um.
#Total wire length on LAYER M6 = 98958 um.
#Total wire length on LAYER M7 = 24656 um.
#Total wire length on LAYER M8 = 17868 um.
#Total number of vias = 385196
#Total number of multi-cut vias = 181058 ( 47.0%)
#Total number of single cut vias = 204138 ( 53.0%)
#Up-Via Summary (total 385196):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140635 ( 87.0%)     20984 ( 13.0%)     161619
#  Metal 2       40019 ( 26.6%)    110239 ( 73.4%)     150258
#  Metal 3       17310 ( 34.3%)     33209 ( 65.7%)      50519
#  Metal 4        5041 ( 31.2%)     11136 ( 68.8%)      16177
#  Metal 5         780 ( 17.9%)      3568 ( 82.1%)       4348
#  Metal 6         151 ( 10.2%)      1326 ( 89.8%)       1477
#  Metal 7         202 ( 25.3%)       596 ( 74.7%)        798
#-----------------------------------------------------------
#               204138 ( 53.0%)    181058 ( 47.0%)     385196 
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1947.09 (MB), peak = 2296.13 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 608
#Total wire length = 1307752 um.
#Total half perimeter of net bounding box = 1206798 um.
#Total wire length on LAYER M1 = 2746 um.
#Total wire length on LAYER M2 = 257132 um.
#Total wire length on LAYER M3 = 384339 um.
#Total wire length on LAYER M4 = 272526 um.
#Total wire length on LAYER M5 = 249526 um.
#Total wire length on LAYER M6 = 98958 um.
#Total wire length on LAYER M7 = 24656 um.
#Total wire length on LAYER M8 = 17868 um.
#Total number of vias = 385196
#Total number of multi-cut vias = 181058 ( 47.0%)
#Total number of single cut vias = 204138 ( 53.0%)
#Up-Via Summary (total 385196):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140635 ( 87.0%)     20984 ( 13.0%)     161619
#  Metal 2       40019 ( 26.6%)    110239 ( 73.4%)     150258
#  Metal 3       17310 ( 34.3%)     33209 ( 65.7%)      50519
#  Metal 4        5041 ( 31.2%)     11136 ( 68.8%)      16177
#  Metal 5         780 ( 17.9%)      3568 ( 82.1%)       4348
#  Metal 6         151 ( 10.2%)      1326 ( 89.8%)       1477
#  Metal 7         202 ( 25.3%)       596 ( 74.7%)        798
#-----------------------------------------------------------
#               204138 ( 53.0%)    181058 ( 47.0%)     385196 
#
#
#Start Post Route via swapping..
#14.40% of area are rerouted by ECO routing.
#    number of violations = 25732
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2607      669     8207     3199      687      771      392    16532
#	M2         2912     3793     1382       46       65        9      575     8782
#	M3           82       56      157        3        4        0       91      393
#	M4            4        3        6        0        0        0        7       20
#	M5            0        0        3        0        0        0        0        3
#	M6            0        0        0        0        0        2        0        2
#	Totals     5605     4521     9755     3248      756      782     1065    25732
#cpu time = 00:00:45, elapsed time = 00:00:45, memory = 1872.48 (MB), peak = 2296.13 (MB)
#    number of violations = 24349
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1         2545      649     8098     3021      679      674      384    16050
#	M2         2637     3266     1340       40       63        7      562     7915
#	M3           73       41      154        3        4        0       85      360
#	M4            3        3        6        0        0        0        7       19
#	M5            0        0        3        0        0        0        0        3
#	M6            0        0        0        0        0        2        0        2
#	Totals     5258     3959     9601     3064      746      683     1038    24349
#cpu time = 00:02:48, elapsed time = 00:02:48, memory = 1877.73 (MB), peak = 2296.13 (MB)
#CELL_VIEW core,init has 24349 DRC violations
#Total number of DRC violations = 24349
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 13
#Total number of violations on LAYER M1 = 16050
#Total number of violations on LAYER M2 = 7915
#Total number of violations on LAYER M3 = 360
#Total number of violations on LAYER M4 = 19
#Total number of violations on LAYER M5 = 3
#Total number of violations on LAYER M6 = 2
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 608
#Total wire length = 1307752 um.
#Total half perimeter of net bounding box = 1206798 um.
#Total wire length on LAYER M1 = 2746 um.
#Total wire length on LAYER M2 = 257132 um.
#Total wire length on LAYER M3 = 384339 um.
#Total wire length on LAYER M4 = 272526 um.
#Total wire length on LAYER M5 = 249526 um.
#Total wire length on LAYER M6 = 98958 um.
#Total wire length on LAYER M7 = 24656 um.
#Total wire length on LAYER M8 = 17868 um.
#Total number of vias = 385196
#Total number of multi-cut vias = 234103 ( 60.8%)
#Total number of single cut vias = 151093 ( 39.2%)
#Up-Via Summary (total 385196):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      131284 ( 81.2%)     30335 ( 18.8%)     161619
#  Metal 2       15751 ( 10.5%)    134507 ( 89.5%)     150258
#  Metal 3        3239 (  6.4%)     47280 ( 93.6%)      50519
#  Metal 4         730 (  4.5%)     15447 ( 95.5%)      16177
#  Metal 5          19 (  0.4%)      4329 ( 99.6%)       4348
#  Metal 6          38 (  2.6%)      1439 ( 97.4%)       1477
#  Metal 7          32 (  4.0%)       766 ( 96.0%)        798
#-----------------------------------------------------------
#               151093 ( 39.2%)    234103 ( 60.8%)     385196 
#
#detailRoute Statistics:
#Cpu time = 00:51:17
#Elapsed time = 00:51:18
#Increased memory = -60.30 (MB)
#Total memory = 1876.00 (MB)
#Peak memory = 2296.13 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:51:40
#Elapsed time = 00:51:42
#Increased memory = -95.36 (MB)
#Total memory = 1790.77 (MB)
#Peak memory = 2296.13 (MB)
#Number of warnings = 85
#Total number of warnings = 246
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 20 20:09:25 2025
#
**optDesign ... cpu = 0:57:09, real = 0:57:12, mem = 2217.2M, totSessionCpu=3:19:48 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=178373 and nets=48225 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_11652_ieng6-ece-03.ucsd.edu_jmsin_l0I9Mw/core_11652_meYGME.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2217.2M)
Extracted 10.0003% (CPU Time= 0:00:01.7  MEM= 2285.5M)
Extracted 20.0003% (CPU Time= 0:00:02.1  MEM= 2285.5M)
Extracted 30.0003% (CPU Time= 0:00:02.5  MEM= 2285.5M)
Extracted 40.0002% (CPU Time= 0:00:03.0  MEM= 2285.5M)
Extracted 50.0004% (CPU Time= 0:00:03.3  MEM= 2285.5M)
Extracted 60.0003% (CPU Time= 0:00:03.9  MEM= 2289.5M)
Extracted 70.0003% (CPU Time= 0:00:04.6  MEM= 2289.5M)
Extracted 80.0003% (CPU Time= 0:00:05.1  MEM= 2289.5M)
Extracted 90.0002% (CPU Time= 0:00:06.6  MEM= 2289.5M)
Extracted 100% (CPU Time= 0:00:08.4  MEM= 2289.5M)
Number of Extracted Resistors     : 999394
Number of Extracted Ground Cap.   : 963860
Number of Extracted Coupling Cap. : 1683300
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2277.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.9  Real Time: 0:00:10.0  MEM: 2277.480M)
**optDesign ... cpu = 0:57:19, real = 0:57:22, mem = 2217.1M, totSessionCpu=3:19:58 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 48225,  97.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2312.52 CPU=0:00:19.7 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_11652_ieng6-ece-03.ucsd.edu_jmsin_l0I9Mw/.AAE_BmRFPJ/.AAE_11652/waveform.data...
*** CDM Built up (cpu=0:00:23.1  real=0:00:23.0  mem= 2312.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 48225,  25.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2288.57 CPU=0:00:20.5 REAL=0:00:21.0)
*** CDM Built up (cpu=0:00:20.7  real=0:00:21.0  mem= 2288.6M) ***
*** Done Building Timing Graph (cpu=0:00:48.6 real=0:00:49.0 totSessionCpu=3:20:46 mem=2288.6M)
**optDesign ... cpu = 0:58:07, real = 0:58:11, mem = 2219.7M, totSessionCpu=3:20:46 **
*** Timing NOT met, worst failing slack is -25.396
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 542 clock nets excluded from IPO operation.
*info: 542 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -25.396 TNS Slack -6397.373 Density 99.79
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
| -25.396|  -25.396|-6381.037|-6397.373|    99.79%|   0:00:00.0| 2466.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
| -25.396|  -25.396|-6381.037|-6397.374|    99.79%|   0:00:00.0| 2466.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_16_/D               |
| -25.396|  -25.396|-6381.037|-6397.374|    99.79%|   0:00:01.0| 2466.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_11_/D               |
| -25.396|  -25.396|-6381.037|-6397.374|    99.79%|   0:00:00.0| 2466.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_4_/D                |
| -25.396|  -25.396|-6381.037|-6397.374|    99.79%|   0:00:00.0| 2466.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_5_/D                |
| -25.396|  -25.396|-6381.037|-6397.374|    99.79%|   0:00:01.0| 2466.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_19_/D  |
| -25.396|  -25.396|-6381.037|-6397.374|    99.79%|   0:00:01.0| 2466.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_17_/D   |
| -25.396|  -25.396|-6381.037|-6397.374|    99.79%|   0:00:00.0| 2466.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
| -25.396|  -25.396|-6381.037|-6397.374|    99.79%|   0:00:00.0| 2466.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_14_/D   |
| -25.396|  -25.396|-6381.037|-6397.374|    99.79%|   0:00:01.0| 2466.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_12_/D   |
| -25.396|  -25.396|-6381.037|-6397.374|    99.79%|   0:00:00.0| 2466.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_11_/D   |
| -25.396|  -25.396|-6381.037|-6397.374|    99.79%|   0:00:00.0| 2466.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_16_/D   |
| -25.396|  -25.396|-6381.037|-6397.374|    99.79%|   0:00:00.0| 2466.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q15_reg_9_/D   |
| -25.396|  -25.396|-6381.037|-6397.374|    99.79%|   0:00:00.0| 2466.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_6_/D   |
| -25.396|  -25.396|-6381.037|-6397.374|    99.79%|   0:00:01.0| 2466.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_6_/D    |
| -25.396|  -25.396|-6381.037|-6397.374|    99.79%|   0:00:00.0| 2466.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_5_/D   |
| -25.396|  -25.396|-6381.037|-6397.374|    99.79%|   0:00:00.0| 2466.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
| -25.396|  -25.396|-6381.037|-6397.374|    99.79%|   0:00:00.0| 2466.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_3_/D   |
| -25.396|  -25.396|-6381.037|-6397.374|    99.79%|   0:00:00.0| 2466.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_3_/D    |
| -25.396|  -25.396|-6381.037|-6397.374|    99.79%|   0:00:00.0| 2466.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_3_/D    |
| -25.396|  -25.396|-6381.037|-6397.374|    99.79%|   0:00:00.0| 2466.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_2_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
| -25.396|  -25.396|-6381.037|-6397.373|    99.79%|   0:00:00.0| 2466.3M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_2_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.7 real=0:00:05.0 mem=2466.3M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:06.1 real=0:00:06.0 mem=2466.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 546 constrained nets 
Layer 7 has 140 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:07.0 real=0:00:07.0 mem=2466.3M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:58:20, real = 0:58:23, mem = 2315.3M, totSessionCpu=3:20:59 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=2315.29M, totSessionCpu=3:21:00 .
**optDesign ... cpu = 0:58:21, real = 0:58:24, mem = 2315.3M, totSessionCpu=3:21:00 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:58:23, real = 0:58:26, mem = 2315.3M, totSessionCpu=3:21:02 **
** Profile ** Start :  cpu=0:00:00.0, mem=2372.5M
** Profile ** Other data :  cpu=0:00:00.4, mem=2372.5M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 48225,  97.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:18.9 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_11652_ieng6-ece-03.ucsd.edu_jmsin_l0I9Mw/.AAE_BmRFPJ/.AAE_11652/waveform.data...
*** CDM Built up (cpu=0:00:20.5  real=0:00:20.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 48225,  1.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.2  real=0:00:02.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:25.6 real=0:00:25.0 totSessionCpu=0:01:49 mem=0.0M)
** Profile ** Overall slacks :  cpu=-3:0-9:0-3.0, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.6, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:28.5, mem=2372.5M
** Profile ** Total reports :  cpu=0:00:02.9, mem=2317.3M
** Profile ** DRVs :  cpu=0:00:00.8, mem=2317.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -25.396 | -25.396 | -0.718  |
|           TNS (ns):| -6397.4 | -6381.0 | -16.336 |
|    Violating Paths:|  2714   |  2690   |   24    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.170  | -1.170  |  0.000  |
|           TNS (ns):|-139.785 |-139.785 |  0.000  |
|    Violating Paths:|   370   |   370   |    0    |
|          All Paths:|  8099   |  8099   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.216%
       (99.785% with Fillers)
Total number of glitch violations: 1
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2317.3M
**optDesign ... cpu = 0:58:55, real = 0:59:00, mem = 2315.3M, totSessionCpu=3:21:34 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat.tmp/core.v.gz" ...
Saving AAE Data ...
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 219572 markers are saved ...
... 23886 geometry drc markers are saved ...
... 13 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.0 real=0:00:02.0 mem=2315.3M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

