--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml i8051_top.twx i8051_top.ncd -o i8051_top.twr i8051_top.pcf
-ucf i8051_top.ucf

Design file:              i8051_top.ncd
Physical constraint file: i8051_top.pcf
Device,package,speed:     xc3s400a,ft256,-4 (PRODUCTION 1.42 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ale         |    8.523(R)|clk_BUFGP         |   0.000|
p0_out<0>   |    8.361(R)|clk_BUFGP         |   0.000|
p0_out<1>   |    8.185(R)|clk_BUFGP         |   0.000|
p0_out<2>   |    7.834(R)|clk_BUFGP         |   0.000|
p0_out<3>   |    8.387(R)|clk_BUFGP         |   0.000|
p0_out<4>   |    7.499(R)|clk_BUFGP         |   0.000|
p0_out<5>   |    7.920(R)|clk_BUFGP         |   0.000|
p0_out<6>   |    8.100(R)|clk_BUFGP         |   0.000|
p0_out<7>   |    8.057(R)|clk_BUFGP         |   0.000|
p1_out<0>   |    7.271(R)|clk_BUFGP         |   0.000|
p1_out<1>   |    7.223(R)|clk_BUFGP         |   0.000|
p1_out<2>   |    7.432(R)|clk_BUFGP         |   0.000|
p1_out<3>   |    7.430(R)|clk_BUFGP         |   0.000|
p1_out<4>   |    6.902(R)|clk_BUFGP         |   0.000|
p1_out<5>   |    7.299(R)|clk_BUFGP         |   0.000|
p1_out<6>   |    7.931(R)|clk_BUFGP         |   0.000|
p1_out<7>   |    7.773(R)|clk_BUFGP         |   0.000|
p2_out<0>   |    7.936(R)|clk_BUFGP         |   0.000|
p2_out<1>   |    8.059(R)|clk_BUFGP         |   0.000|
p2_out<2>   |    7.269(R)|clk_BUFGP         |   0.000|
p2_out<3>   |    7.032(R)|clk_BUFGP         |   0.000|
p2_out<4>   |    7.025(R)|clk_BUFGP         |   0.000|
p2_out<5>   |    7.030(R)|clk_BUFGP         |   0.000|
p2_out<6>   |    7.803(R)|clk_BUFGP         |   0.000|
p2_out<7>   |    7.801(R)|clk_BUFGP         |   0.000|
p3_out<0>   |    7.480(R)|clk_BUFGP         |   0.000|
p3_out<1>   |    7.505(R)|clk_BUFGP         |   0.000|
p3_out<2>   |    7.840(R)|clk_BUFGP         |   0.000|
p3_out<3>   |    7.747(R)|clk_BUFGP         |   0.000|
p3_out<4>   |    6.938(R)|clk_BUFGP         |   0.000|
p3_out<5>   |    6.940(R)|clk_BUFGP         |   0.000|
p3_out<6>   |    7.186(R)|clk_BUFGP         |   0.000|
p3_out<7>   |    7.547(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.583|         |         |         |
rst            |   12.017|   16.135|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   10.495|         |
rst            |         |         |    5.947|    5.947|
---------------+---------+---------+---------+---------+


Analysis completed Wed Nov 14 20:52:11 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 230 MB



