// Seed: 1408250972
module module_0 (
    output tri id_0,
    input uwire id_1,
    output supply0 id_2,
    input wor id_3,
    input supply1 id_4
    , id_18,
    input supply1 id_5,
    output wor id_6,
    input wor id_7,
    output tri1 id_8
    , id_19,
    output tri0 id_9,
    input tri1 id_10,
    input wire id_11,
    input tri0 id_12,
    input supply0 id_13,
    input wor id_14,
    output supply0 id_15,
    output supply0 id_16
);
  wire id_20;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input wire id_2,
    input wand id_3
);
  wire id_5;
  ;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_1,
      id_0,
      id_1,
      id_1,
      id_2,
      id_2,
      id_3,
      id_0,
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.id_11 = 0;
endmodule
