--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml exampleVerilog.twx exampleVerilog.ncd -o
exampleVerilog.twr exampleVerilog.pcf

Design file:              exampleVerilog.ncd
Physical constraint file: exampleVerilog.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_P2P = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP "FFS" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 7008 paths analyzed, 928 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.019ns.
--------------------------------------------------------------------------------

Paths for end point Val3_2 (SLICE_X33Y14.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val3_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.976ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.464 - 0.472)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y32.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X22Y28.A5      net (fanout=7)        1.092   processor/bank
    SLICE_X22Y28.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y29.D3      net (fanout=2)        0.852   processor/sy<1>
    SLICE_X24Y29.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X33Y14.A3      net (fanout=17)       1.899   port_id<1>
    SLICE_X33Y14.A       Tilo                  0.259   Val3<3>
                                                       _n0085_inv1
    SLICE_X33Y14.CE      net (fanout=1)        0.718   _n0085_inv
    SLICE_X33Y14.CLK     Tceck                 0.340   Val3<3>
                                                       Val3_2
    -------------------------------------------------  ---------------------------
    Total                                      5.976ns (1.415ns logic, 4.561ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val3_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.591ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.464 - 0.472)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y32.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X22Y28.C5      net (fanout=7)        1.051   processor/bank
    SLICE_X22Y28.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X24Y29.C3      net (fanout=2)        0.561   processor/sy<2>
    SLICE_X24Y29.CMUX    Tilo                  0.251   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X33Y14.A6      net (fanout=12)       1.742   port_id<2>
    SLICE_X33Y14.A       Tilo                  0.259   Val3<3>
                                                       _n0085_inv1
    SLICE_X33Y14.CE      net (fanout=1)        0.718   _n0085_inv
    SLICE_X33Y14.CLK     Tceck                 0.340   Val3<3>
                                                       Val3_2
    -------------------------------------------------  ---------------------------
    Total                                      5.591ns (1.519ns logic, 4.072ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val3_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.540ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.464 - 0.472)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y32.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X22Y28.A5      net (fanout=7)        1.092   processor/bank
    SLICE_X22Y28.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X24Y29.D4      net (fanout=2)        0.611   processor/sy<0>
    SLICE_X24Y29.DMUX    Tilo                  0.251   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X33Y14.A5      net (fanout=17)       1.600   port_id<0>
    SLICE_X33Y14.A       Tilo                  0.259   Val3<3>
                                                       _n0085_inv1
    SLICE_X33Y14.CE      net (fanout=1)        0.718   _n0085_inv
    SLICE_X33Y14.CLK     Tceck                 0.340   Val3<3>
                                                       Val3_2
    -------------------------------------------------  ---------------------------
    Total                                      5.540ns (1.519ns logic, 4.021ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point Val3_1 (SLICE_X33Y14.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val3_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.960ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.464 - 0.472)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y32.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X22Y28.A5      net (fanout=7)        1.092   processor/bank
    SLICE_X22Y28.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y29.D3      net (fanout=2)        0.852   processor/sy<1>
    SLICE_X24Y29.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X33Y14.A3      net (fanout=17)       1.899   port_id<1>
    SLICE_X33Y14.A       Tilo                  0.259   Val3<3>
                                                       _n0085_inv1
    SLICE_X33Y14.CE      net (fanout=1)        0.718   _n0085_inv
    SLICE_X33Y14.CLK     Tceck                 0.324   Val3<3>
                                                       Val3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.960ns (1.399ns logic, 4.561ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val3_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.575ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.464 - 0.472)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y32.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X22Y28.C5      net (fanout=7)        1.051   processor/bank
    SLICE_X22Y28.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X24Y29.C3      net (fanout=2)        0.561   processor/sy<2>
    SLICE_X24Y29.CMUX    Tilo                  0.251   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X33Y14.A6      net (fanout=12)       1.742   port_id<2>
    SLICE_X33Y14.A       Tilo                  0.259   Val3<3>
                                                       _n0085_inv1
    SLICE_X33Y14.CE      net (fanout=1)        0.718   _n0085_inv
    SLICE_X33Y14.CLK     Tceck                 0.324   Val3<3>
                                                       Val3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.575ns (1.503ns logic, 4.072ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val3_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.524ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.464 - 0.472)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y32.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X22Y28.A5      net (fanout=7)        1.092   processor/bank
    SLICE_X22Y28.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X24Y29.D4      net (fanout=2)        0.611   processor/sy<0>
    SLICE_X24Y29.DMUX    Tilo                  0.251   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X33Y14.A5      net (fanout=17)       1.600   port_id<0>
    SLICE_X33Y14.A       Tilo                  0.259   Val3<3>
                                                       _n0085_inv1
    SLICE_X33Y14.CE      net (fanout=1)        0.718   _n0085_inv
    SLICE_X33Y14.CLK     Tceck                 0.324   Val3<3>
                                                       Val3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.524ns (1.503ns logic, 4.021ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point Val3_3 (SLICE_X33Y14.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val3_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.952ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.464 - 0.472)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y32.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X22Y28.A5      net (fanout=7)        1.092   processor/bank
    SLICE_X22Y28.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y29.D3      net (fanout=2)        0.852   processor/sy<1>
    SLICE_X24Y29.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X33Y14.A3      net (fanout=17)       1.899   port_id<1>
    SLICE_X33Y14.A       Tilo                  0.259   Val3<3>
                                                       _n0085_inv1
    SLICE_X33Y14.CE      net (fanout=1)        0.718   _n0085_inv
    SLICE_X33Y14.CLK     Tceck                 0.316   Val3<3>
                                                       Val3_3
    -------------------------------------------------  ---------------------------
    Total                                      5.952ns (1.391ns logic, 4.561ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val3_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.567ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.464 - 0.472)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y32.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X22Y28.C5      net (fanout=7)        1.051   processor/bank
    SLICE_X22Y28.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X24Y29.C3      net (fanout=2)        0.561   processor/sy<2>
    SLICE_X24Y29.CMUX    Tilo                  0.251   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X33Y14.A6      net (fanout=12)       1.742   port_id<2>
    SLICE_X33Y14.A       Tilo                  0.259   Val3<3>
                                                       _n0085_inv1
    SLICE_X33Y14.CE      net (fanout=1)        0.718   _n0085_inv
    SLICE_X33Y14.CLK     Tceck                 0.316   Val3<3>
                                                       Val3_3
    -------------------------------------------------  ---------------------------
    Total                                      5.567ns (1.495ns logic, 4.072ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val3_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.516ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.464 - 0.472)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y32.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X22Y28.A5      net (fanout=7)        1.092   processor/bank
    SLICE_X22Y28.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X24Y29.D4      net (fanout=2)        0.611   processor/sy<0>
    SLICE_X24Y29.DMUX    Tilo                  0.251   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X33Y14.A5      net (fanout=17)       1.600   port_id<0>
    SLICE_X33Y14.A       Tilo                  0.259   Val3<3>
                                                       _n0085_inv1
    SLICE_X33Y14.CE      net (fanout=1)        0.718   _n0085_inv
    SLICE_X33Y14.CLK     Tceck                 0.316   Val3<3>
                                                       Val3_3
    -------------------------------------------------  ---------------------------
    Total                                      5.516ns (1.495ns logic, 4.021ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_P2P = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP "FFS" 10 ns;
--------------------------------------------------------------------------------

Paths for end point processor/zero_flag_flop (SLICE_X26Y29.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/flag_enable_flop (FF)
  Destination:          processor/zero_flag_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.255ns (Levels of Logic = 0)
  Positive Clock Path Skew: -0.004ns (0.098 - 0.102)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/flag_enable_flop to processor/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y29.DMUX    Tshcko                0.244   processor/KCPSM6_STROBES
                                                       processor/flag_enable_flop
    SLICE_X26Y29.CE      net (fanout=1)        0.119   processor/flag_enable
    SLICE_X26Y29.CLK     Tckce       (-Th)     0.108   processor/KCPSM6_FLAGS
                                                       processor/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.255ns (0.136ns logic, 0.119ns route)
                                                       (53.3% logic, 46.7% route)
--------------------------------------------------------------------------------

Paths for end point processor/carry_flag_flop (SLICE_X26Y29.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/flag_enable_flop (FF)
  Destination:          processor/carry_flag_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Positive Clock Path Skew: -0.004ns (0.098 - 0.102)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/flag_enable_flop to processor/carry_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y29.DMUX    Tshcko                0.244   processor/KCPSM6_STROBES
                                                       processor/flag_enable_flop
    SLICE_X26Y29.CE      net (fanout=1)        0.119   processor/flag_enable
    SLICE_X26Y29.CLK     Tckce       (-Th)     0.092   processor/KCPSM6_FLAGS
                                                       processor/carry_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.152ns logic, 0.119ns route)
                                                       (56.1% logic, 43.9% route)
--------------------------------------------------------------------------------

Paths for end point processor/flag_enable_flop (SLICE_X29Y29.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/active_interrupt_flop (FF)
  Destination:          processor/flag_enable_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.283ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.002ns (0.043 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/active_interrupt_flop to processor/flag_enable_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y29.DMUX    Tshcko                0.238   processor/KCPSM6_CONTROL
                                                       processor/active_interrupt_flop
    SLICE_X29Y29.SR      net (fanout=5)        0.183   processor/active_interrupt
    SLICE_X29Y29.CLK     Tcksr       (-Th)     0.138   processor/KCPSM6_STROBES
                                                       processor/flag_enable_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.283ns (0.100ns logic, 0.183ns route)
                                                       (35.3% logic, 64.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6837 paths analyzed, 789 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.401ns.
--------------------------------------------------------------------------------

Paths for end point Val3_2 (SLICE_X33Y14.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val3_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.347ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.464 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to Val3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA6    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X22Y28.A3      net (fanout=7)        2.021   instruction<6>
    SLICE_X22Y28.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y29.D3      net (fanout=2)        0.852   processor/sy<1>
    SLICE_X24Y29.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X33Y14.A3      net (fanout=17)       1.899   port_id<1>
    SLICE_X33Y14.A       Tilo                  0.259   Val3<3>
                                                       _n0085_inv1
    SLICE_X33Y14.CE      net (fanout=1)        0.718   _n0085_inv
    SLICE_X33Y14.CLK     Tceck                 0.340   Val3<3>
                                                       Val3_2
    -------------------------------------------------  ---------------------------
    Total                                      8.347ns (2.857ns logic, 5.490ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val3_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.288ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.464 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to Val3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA5    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X22Y28.A2      net (fanout=7)        1.962   instruction<5>
    SLICE_X22Y28.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y29.D3      net (fanout=2)        0.852   processor/sy<1>
    SLICE_X24Y29.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X33Y14.A3      net (fanout=17)       1.899   port_id<1>
    SLICE_X33Y14.A       Tilo                  0.259   Val3<3>
                                                       _n0085_inv1
    SLICE_X33Y14.CE      net (fanout=1)        0.718   _n0085_inv
    SLICE_X33Y14.CLK     Tceck                 0.340   Val3<3>
                                                       Val3_2
    -------------------------------------------------  ---------------------------
    Total                                      8.288ns (2.857ns logic, 5.431ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val3_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.146ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.464 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to Val3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA7    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X22Y28.A4      net (fanout=9)        1.820   instruction<7>
    SLICE_X22Y28.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y29.D3      net (fanout=2)        0.852   processor/sy<1>
    SLICE_X24Y29.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X33Y14.A3      net (fanout=17)       1.899   port_id<1>
    SLICE_X33Y14.A       Tilo                  0.259   Val3<3>
                                                       _n0085_inv1
    SLICE_X33Y14.CE      net (fanout=1)        0.718   _n0085_inv
    SLICE_X33Y14.CLK     Tceck                 0.340   Val3<3>
                                                       Val3_2
    -------------------------------------------------  ---------------------------
    Total                                      8.146ns (2.857ns logic, 5.289ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point Val3_1 (SLICE_X33Y14.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val3_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.331ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.464 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to Val3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA6    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X22Y28.A3      net (fanout=7)        2.021   instruction<6>
    SLICE_X22Y28.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y29.D3      net (fanout=2)        0.852   processor/sy<1>
    SLICE_X24Y29.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X33Y14.A3      net (fanout=17)       1.899   port_id<1>
    SLICE_X33Y14.A       Tilo                  0.259   Val3<3>
                                                       _n0085_inv1
    SLICE_X33Y14.CE      net (fanout=1)        0.718   _n0085_inv
    SLICE_X33Y14.CLK     Tceck                 0.324   Val3<3>
                                                       Val3_1
    -------------------------------------------------  ---------------------------
    Total                                      8.331ns (2.841ns logic, 5.490ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val3_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.272ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.464 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to Val3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA5    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X22Y28.A2      net (fanout=7)        1.962   instruction<5>
    SLICE_X22Y28.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y29.D3      net (fanout=2)        0.852   processor/sy<1>
    SLICE_X24Y29.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X33Y14.A3      net (fanout=17)       1.899   port_id<1>
    SLICE_X33Y14.A       Tilo                  0.259   Val3<3>
                                                       _n0085_inv1
    SLICE_X33Y14.CE      net (fanout=1)        0.718   _n0085_inv
    SLICE_X33Y14.CLK     Tceck                 0.324   Val3<3>
                                                       Val3_1
    -------------------------------------------------  ---------------------------
    Total                                      8.272ns (2.841ns logic, 5.431ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val3_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.130ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.464 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to Val3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA7    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X22Y28.A4      net (fanout=9)        1.820   instruction<7>
    SLICE_X22Y28.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y29.D3      net (fanout=2)        0.852   processor/sy<1>
    SLICE_X24Y29.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X33Y14.A3      net (fanout=17)       1.899   port_id<1>
    SLICE_X33Y14.A       Tilo                  0.259   Val3<3>
                                                       _n0085_inv1
    SLICE_X33Y14.CE      net (fanout=1)        0.718   _n0085_inv
    SLICE_X33Y14.CLK     Tceck                 0.324   Val3<3>
                                                       Val3_1
    -------------------------------------------------  ---------------------------
    Total                                      8.130ns (2.841ns logic, 5.289ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point Val3_3 (SLICE_X33Y14.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val3_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.323ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.464 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to Val3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA6    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X22Y28.A3      net (fanout=7)        2.021   instruction<6>
    SLICE_X22Y28.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y29.D3      net (fanout=2)        0.852   processor/sy<1>
    SLICE_X24Y29.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X33Y14.A3      net (fanout=17)       1.899   port_id<1>
    SLICE_X33Y14.A       Tilo                  0.259   Val3<3>
                                                       _n0085_inv1
    SLICE_X33Y14.CE      net (fanout=1)        0.718   _n0085_inv
    SLICE_X33Y14.CLK     Tceck                 0.316   Val3<3>
                                                       Val3_3
    -------------------------------------------------  ---------------------------
    Total                                      8.323ns (2.833ns logic, 5.490ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val3_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.264ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.464 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to Val3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA5    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X22Y28.A2      net (fanout=7)        1.962   instruction<5>
    SLICE_X22Y28.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y29.D3      net (fanout=2)        0.852   processor/sy<1>
    SLICE_X24Y29.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X33Y14.A3      net (fanout=17)       1.899   port_id<1>
    SLICE_X33Y14.A       Tilo                  0.259   Val3<3>
                                                       _n0085_inv1
    SLICE_X33Y14.CE      net (fanout=1)        0.718   _n0085_inv
    SLICE_X33Y14.CLK     Tceck                 0.316   Val3<3>
                                                       Val3_3
    -------------------------------------------------  ---------------------------
    Total                                      8.264ns (2.833ns logic, 5.431ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val3_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.122ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.464 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to Val3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA7    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X22Y28.A4      net (fanout=9)        1.820   instruction<7>
    SLICE_X22Y28.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y29.D3      net (fanout=2)        0.852   processor/sy<1>
    SLICE_X24Y29.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X33Y14.A3      net (fanout=17)       1.899   port_id<1>
    SLICE_X33Y14.A       Tilo                  0.259   Val3<3>
                                                       _n0085_inv1
    SLICE_X33Y14.CE      net (fanout=1)        0.718   _n0085_inv
    SLICE_X33Y14.CLK     Tceck                 0.316   Val3<3>
                                                       Val3_3
    -------------------------------------------------  ---------------------------
    Total                                      8.122ns (2.833ns logic, 5.289ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point processor/stack_ram_high_RAMC (SLICE_X30Y34.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/address_loop[8].pc_flop (FF)
  Destination:          processor/stack_ram_high_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.042 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/address_loop[8].pc_flop to processor/stack_ram_high_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y33.AQ      Tcko                  0.234   processor/KCPSM6_PC2
                                                       processor/address_loop[8].pc_flop
    SLICE_X30Y34.CX      net (fanout=3)        0.229   address<8>
    SLICE_X30Y34.CLK     Tdh         (-Th)     0.098   processor/KCPSM6_STACK_RAM1
                                                       processor/stack_ram_high_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.365ns (0.136ns logic, 0.229ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point processor/stack_ram_low_RAMA (SLICE_X26Y31.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/stack_loop[0].lsb_stack.pointer_flop (FF)
  Destination:          processor/stack_ram_low_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.100 - 0.104)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/stack_loop[0].lsb_stack.pointer_flop to processor/stack_ram_low_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.AQ      Tcko                  0.200   processor/KCPSM6_STACK0
                                                       processor/stack_loop[0].lsb_stack.pointer_flop
    SLICE_X26Y31.D1      net (fanout=9)        0.493   processor/stack_pointer<0>
    SLICE_X26Y31.CLK     Tah         (-Th)     0.293   processor/KCPSM6_STACK_RAM0
                                                       processor/stack_ram_low_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (-0.093ns logic, 0.493ns route)
                                                       (-23.3% logic, 123.3% route)

--------------------------------------------------------------------------------

Paths for end point processor/stack_ram_low_RAMA_D1 (SLICE_X26Y31.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/stack_loop[0].lsb_stack.pointer_flop (FF)
  Destination:          processor/stack_ram_low_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.100 - 0.104)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/stack_loop[0].lsb_stack.pointer_flop to processor/stack_ram_low_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y31.AQ      Tcko                  0.200   processor/KCPSM6_STACK0
                                                       processor/stack_loop[0].lsb_stack.pointer_flop
    SLICE_X26Y31.D1      net (fanout=9)        0.493   processor/stack_pointer<0>
    SLICE_X26Y31.CLK     Tah         (-Th)     0.293   processor/KCPSM6_STACK_RAM0
                                                       processor/stack_ram_low_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (-0.093ns logic, 0.493ns route)
                                                       (-23.3% logic, 123.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: simple/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: simple/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: processor/KCPSM6_REG0/CLK
  Logical resource: processor/lower_reg_banks_RAMA/CLK
  Location pin: SLICE_X22Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.401|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 13845 paths, 0 nets, and 937 connections

Design statistics:
   Minimum period:   8.401ns{1}   (Maximum frequency: 119.033MHz)
   Maximum path delay from/to any node:   6.019ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 17 01:20:50 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 244 MB



