{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 13:05:33 2021 " "Info: Processing started: Tue Mar 09 13:05:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sw_pc_ar -c sw_pc_ar " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sw_pc_ar -c sw_pc_ar" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_cdu " "Info: Assuming node \"Clk_cdu\" is an undefined clock" {  } { { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/sw_pc_ar/sw_pc_ar.vhd" 6 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_cdu" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk_cdu register lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] register lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 69.44 MHz 14.4 ns Internal " "Info: Clock \"Clk_cdu\" has Internal fmax of 69.44 MHz between source register \"lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" and destination register \"lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" (period= 14.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.800 ns + Longest register register " "Info: + Longest register to register delay is 10.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 1 REG LC1_A13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A13; Fanout = 4; REG Node = 'lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 4.500 ns bus_Reg\[0\]~10 2 COMB LC2_A15 2 " "Info: 2: + IC(2.200 ns) + CELL(2.300 ns) = 4.500 ns; Loc. = LC2_A15; Fanout = 2; COMB Node = 'bus_Reg\[0\]~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] bus_Reg[0]~10 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/sw_pc_ar/sw_pc_ar.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 6.900 ns bus_Reg\[0\]~18 3 COMB LC8_A15 2 " "Info: 3: + IC(0.600 ns) + CELL(1.800 ns) = 6.900 ns; Loc. = LC8_A15; Fanout = 2; COMB Node = 'bus_Reg\[0\]~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { bus_Reg[0]~10 bus_Reg[0]~18 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/sw_pc_ar/sw_pc_ar.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.700 ns) 10.800 ns lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 4 REG LC1_A13 4 " "Info: 4: + IC(2.200 ns) + CELL(1.700 ns) = 10.800 ns; Loc. = LC1_A13; Fanout = 4; REG Node = 'lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { bus_Reg[0]~18 lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.800 ns ( 53.70 % ) " "Info: Total cell delay = 5.800 ns ( 53.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.000 ns ( 46.30 % ) " "Info: Total interconnect delay = 5.000 ns ( 46.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] bus_Reg[0]~10 bus_Reg[0]~18 lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} bus_Reg[0]~10 {} bus_Reg[0]~18 {} lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 2.200ns 0.600ns 2.200ns } { 0.000ns 2.300ns 1.800ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_cdu destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_cdu\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns Clk_cdu 1 CLK PIN_55 16 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 16; CLK Node = 'Clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_cdu } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/sw_pc_ar/sw_pc_ar.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 2 REG LC1_A13 4 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC1_A13; Fanout = 4; REG Node = 'lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Clk_cdu lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { Clk_cdu lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { Clk_cdu {} Clk_cdu~out {} lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_cdu source 5.300 ns - Longest register " "Info: - Longest clock path from clock \"Clk_cdu\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns Clk_cdu 1 CLK PIN_55 16 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 16; CLK Node = 'Clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_cdu } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/sw_pc_ar/sw_pc_ar.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 2 REG LC1_A13 4 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC1_A13; Fanout = 4; REG Node = 'lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Clk_cdu lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { Clk_cdu lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { Clk_cdu {} Clk_cdu~out {} lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { Clk_cdu lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { Clk_cdu {} Clk_cdu~out {} lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { Clk_cdu {} Clk_cdu~out {} lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] bus_Reg[0]~10 bus_Reg[0]~18 lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} bus_Reg[0]~10 {} bus_Reg[0]~18 {} lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 2.200ns 0.600ns 2.200ns } { 0.000ns 2.300ns 1.800ns 1.700ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { Clk_cdu lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { Clk_cdu {} Clk_cdu~out {} lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { Clk_cdu {} Clk_cdu~out {} lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] d\[5\] Clk_cdu 11.600 ns register " "Info: tsu for register \"lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]\" (data pin = \"d\[5\]\", clock pin = \"Clk_cdu\") is 11.600 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.400 ns + Longest pin register " "Info: + Longest pin to register delay is 14.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[5\] 1 PIN PIN_102 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_102; Fanout = 1; PIN Node = 'd\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[5] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/sw_pc_ar/sw_pc_ar.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns d\[5\]~10 2 COMB IOC_102 1 " "Info: 2: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = IOC_102; Fanout = 1; COMB Node = 'd\[5\]~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { d[5] d[5]~10 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/sw_pc_ar/sw_pc_ar.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.800 ns) 8.100 ns bus_Reg\[5\]~15 3 COMB LC7_A16 2 " "Info: 3: + IC(2.800 ns) + CELL(1.800 ns) = 8.100 ns; Loc. = LC7_A16; Fanout = 2; COMB Node = 'bus_Reg\[5\]~15'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { d[5]~10 bus_Reg[5]~15 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/sw_pc_ar/sw_pc_ar.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 10.500 ns bus_Reg\[5\]~23 4 COMB LC4_A16 2 " "Info: 4: + IC(0.600 ns) + CELL(1.800 ns) = 10.500 ns; Loc. = LC4_A16; Fanout = 2; COMB Node = 'bus_Reg\[5\]~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { bus_Reg[5]~15 bus_Reg[5]~23 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/sw_pc_ar/sw_pc_ar.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.700 ns) 14.400 ns lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] 5 REG LC6_A13 4 " "Info: 5: + IC(2.200 ns) + CELL(1.700 ns) = 14.400 ns; Loc. = LC6_A13; Fanout = 4; REG Node = 'lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { bus_Reg[5]~23 lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.800 ns ( 61.11 % ) " "Info: Total cell delay = 8.800 ns ( 61.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.600 ns ( 38.89 % ) " "Info: Total interconnect delay = 5.600 ns ( 38.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "14.400 ns" { d[5] d[5]~10 bus_Reg[5]~15 bus_Reg[5]~23 lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "14.400 ns" { d[5] {} d[5]~10 {} bus_Reg[5]~15 {} bus_Reg[5]~23 {} lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] {} } { 0.000ns 0.000ns 2.800ns 0.600ns 2.200ns } { 0.000ns 3.500ns 1.800ns 1.800ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_cdu destination 5.300 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk_cdu\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns Clk_cdu 1 CLK PIN_55 16 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 16; CLK Node = 'Clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_cdu } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/sw_pc_ar/sw_pc_ar.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] 2 REG LC6_A13 4 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC6_A13; Fanout = 4; REG Node = 'lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Clk_cdu lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { Clk_cdu lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { Clk_cdu {} Clk_cdu~out {} lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "14.400 ns" { d[5] d[5]~10 bus_Reg[5]~15 bus_Reg[5]~23 lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "14.400 ns" { d[5] {} d[5]~10 {} bus_Reg[5]~15 {} bus_Reg[5]~23 {} lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] {} } { 0.000ns 0.000ns 2.800ns 0.600ns 2.200ns } { 0.000ns 3.500ns 1.800ns 1.800ns 1.700ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { Clk_cdu lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { Clk_cdu {} Clk_cdu~out {} lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_cdu d\[5\] lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] 20.800 ns register " "Info: tco from clock \"Clk_cdu\" to destination pin \"d\[5\]\" through register \"lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]\" is 20.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_cdu source 5.300 ns + Longest register " "Info: + Longest clock path from clock \"Clk_cdu\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns Clk_cdu 1 CLK PIN_55 16 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 16; CLK Node = 'Clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_cdu } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/sw_pc_ar/sw_pc_ar.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] 2 REG LC6_A13 4 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC6_A13; Fanout = 4; REG Node = 'lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Clk_cdu lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { Clk_cdu lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { Clk_cdu {} Clk_cdu~out {} lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.400 ns + Longest register pin " "Info: + Longest register to pin delay is 14.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] 1 REG LC6_A13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_A13; Fanout = 4; REG Node = 'lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 4.500 ns bus_Reg\[5\]~15 2 COMB LC7_A16 2 " "Info: 2: + IC(2.200 ns) + CELL(2.300 ns) = 4.500 ns; Loc. = LC7_A16; Fanout = 2; COMB Node = 'bus_Reg\[5\]~15'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] bus_Reg[5]~15 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/sw_pc_ar/sw_pc_ar.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 6.900 ns bus_Reg\[5\]~23 3 COMB LC4_A16 2 " "Info: 3: + IC(0.600 ns) + CELL(1.800 ns) = 6.900 ns; Loc. = LC4_A16; Fanout = 2; COMB Node = 'bus_Reg\[5\]~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { bus_Reg[5]~15 bus_Reg[5]~23 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/sw_pc_ar/sw_pc_ar.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(5.100 ns) 14.400 ns d\[5\] 4 PIN PIN_102 0 " "Info: 4: + IC(2.400 ns) + CELL(5.100 ns) = 14.400 ns; Loc. = PIN_102; Fanout = 0; PIN Node = 'd\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { bus_Reg[5]~23 d[5] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/sw_pc_ar/sw_pc_ar.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.200 ns ( 63.89 % ) " "Info: Total cell delay = 9.200 ns ( 63.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.200 ns ( 36.11 % ) " "Info: Total interconnect delay = 5.200 ns ( 36.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "14.400 ns" { lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] bus_Reg[5]~15 bus_Reg[5]~23 d[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "14.400 ns" { lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] {} bus_Reg[5]~15 {} bus_Reg[5]~23 {} d[5] {} } { 0.000ns 2.200ns 0.600ns 2.400ns } { 0.000ns 2.300ns 1.800ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { Clk_cdu lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { Clk_cdu {} Clk_cdu~out {} lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "14.400 ns" { lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] bus_Reg[5]~15 bus_Reg[5]~23 d[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "14.400 ns" { lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] {} bus_Reg[5]~15 {} bus_Reg[5]~23 {} d[5] {} } { 0.000ns 2.200ns 0.600ns 2.400ns } { 0.000ns 2.300ns 1.800ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "d\[5\] d\[5\] 18.000 ns Longest " "Info: Longest tpd from source pin \"d\[5\]\" to destination pin \"d\[5\]\" is 18.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[5\] 1 PIN PIN_102 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_102; Fanout = 1; PIN Node = 'd\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[5] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/sw_pc_ar/sw_pc_ar.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns d\[5\]~10 2 COMB IOC_102 1 " "Info: 2: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = IOC_102; Fanout = 1; COMB Node = 'd\[5\]~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { d[5] d[5]~10 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/sw_pc_ar/sw_pc_ar.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.800 ns) 8.100 ns bus_Reg\[5\]~15 3 COMB LC7_A16 2 " "Info: 3: + IC(2.800 ns) + CELL(1.800 ns) = 8.100 ns; Loc. = LC7_A16; Fanout = 2; COMB Node = 'bus_Reg\[5\]~15'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { d[5]~10 bus_Reg[5]~15 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/sw_pc_ar/sw_pc_ar.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 10.500 ns bus_Reg\[5\]~23 4 COMB LC4_A16 2 " "Info: 4: + IC(0.600 ns) + CELL(1.800 ns) = 10.500 ns; Loc. = LC4_A16; Fanout = 2; COMB Node = 'bus_Reg\[5\]~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { bus_Reg[5]~15 bus_Reg[5]~23 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/sw_pc_ar/sw_pc_ar.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(5.100 ns) 18.000 ns d\[5\] 5 PIN PIN_102 0 " "Info: 5: + IC(2.400 ns) + CELL(5.100 ns) = 18.000 ns; Loc. = PIN_102; Fanout = 0; PIN Node = 'd\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { bus_Reg[5]~23 d[5] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/sw_pc_ar/sw_pc_ar.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.200 ns ( 67.78 % ) " "Info: Total cell delay = 12.200 ns ( 67.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.800 ns ( 32.22 % ) " "Info: Total interconnect delay = 5.800 ns ( 32.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { d[5] d[5]~10 bus_Reg[5]~15 bus_Reg[5]~23 d[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { d[5] {} d[5]~10 {} bus_Reg[5]~15 {} bus_Reg[5]~23 {} d[5] {} } { 0.000ns 0.000ns 2.800ns 0.600ns 2.400ns } { 0.000ns 3.500ns 1.800ns 1.800ns 5.100ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ar\[7\] ldar Clk_cdu 1.000 ns register " "Info: th for register \"ar\[7\]\" (data pin = \"ldar\", clock pin = \"Clk_cdu\") is 1.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_cdu destination 5.300 ns + Longest register " "Info: + Longest clock path from clock \"Clk_cdu\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns Clk_cdu 1 CLK PIN_55 16 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 16; CLK Node = 'Clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_cdu } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/sw_pc_ar/sw_pc_ar.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns ar\[7\] 2 REG LC5_A21 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC5_A21; Fanout = 1; REG Node = 'ar\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Clk_cdu ar[7] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/sw_pc_ar/sw_pc_ar.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { Clk_cdu ar[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { Clk_cdu {} Clk_cdu~out {} ar[7] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/sw_pc_ar/sw_pc_ar.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns ldar 1 PIN PIN_56 8 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_56; Fanout = 8; PIN Node = 'ldar'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ldar } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/sw_pc_ar/sw_pc_ar.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.200 ns) 5.900 ns ar\[7\] 2 REG LC5_A21 1 " "Info: 2: + IC(1.900 ns) + CELL(1.200 ns) = 5.900 ns; Loc. = LC5_A21; Fanout = 1; REG Node = 'ar\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { ldar ar[7] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/sw_pc_ar/sw_pc_ar.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 67.80 % ) " "Info: Total cell delay = 4.000 ns ( 67.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.900 ns ( 32.20 % ) " "Info: Total interconnect delay = 1.900 ns ( 32.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { ldar ar[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.900 ns" { ldar {} ldar~out {} ar[7] {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 2.800ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { Clk_cdu ar[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { Clk_cdu {} Clk_cdu~out {} ar[7] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { ldar ar[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.900 ns" { ldar {} ldar~out {} ar[7] {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 2.800ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 13:05:33 2021 " "Info: Processing ended: Tue Mar 09 13:05:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
