INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aajos/Documents/GitHub/Lab06/system_verilog_code/sseg1_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1_test
