
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Apr  8 17:49:27 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/utils_1/imports/synth_1/CPU.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/utils_1/imports/synth_1/CPU.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top CPU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1

*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Apr  8 17:50:29 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/utils_1/imports/synth_1/CPU.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/utils_1/imports/synth_1/CPU.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top CPU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4556
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 991.684 ; gain = 466.910
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/CPU.v:281]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/seven_segment_controller.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/seven_segment_controller.v:25]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/seven_segment_controller.v:2]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/program_counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (0#1) [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/program_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/instruction_memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (0#1) [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/instruction_memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/control_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (0#1) [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/control_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/register_file.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/register_file.v:5]
INFO: [Synth 8-6157] synthesizing module 'sign_extend' [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/sign_extend.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend' (0#1) [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/sign_extend.v:4]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/ALU.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/ALU.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/ALU.v:4]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/data_memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/data_memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux_2to1' [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/mux_2to1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux_2to1' (0#1) [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/mux_2to1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (0#1) [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/CPU.v:281]
WARNING: [Synth 8-7137] Register registers_reg[0] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/register_file.v:19]
WARNING: [Synth 8-7137] Register registers_reg[1] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/register_file.v:19]
WARNING: [Synth 8-7137] Register registers_reg[2] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/register_file.v:19]
WARNING: [Synth 8-7137] Register registers_reg[3] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/register_file.v:19]
WARNING: [Synth 8-7137] Register registers_reg[4] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/register_file.v:19]
WARNING: [Synth 8-7137] Register registers_reg[5] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/register_file.v:19]
WARNING: [Synth 8-7137] Register registers_reg[6] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/register_file.v:19]
WARNING: [Synth 8-7137] Register registers_reg[7] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/register_file.v:19]
WARNING: [Synth 8-7137] Register registers_reg[8] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/register_file.v:19]
WARNING: [Synth 8-7137] Register registers_reg[9] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/register_file.v:19]
WARNING: [Synth 8-7137] Register registers_reg[10] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/register_file.v:19]
WARNING: [Synth 8-7137] Register registers_reg[11] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/register_file.v:19]
WARNING: [Synth 8-7137] Register registers_reg[12] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/register_file.v:19]
WARNING: [Synth 8-7137] Register registers_reg[13] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/register_file.v:19]
WARNING: [Synth 8-7137] Register registers_reg[14] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/register_file.v:19]
WARNING: [Synth 8-7137] Register registers_reg[15] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/register_file.v:19]
WARNING: [Synth 8-7129] Port inc in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[11] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[6] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[5] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[4] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module seven_segment_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module seven_segment_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port value[15] in module seven_segment_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port value[14] in module seven_segment_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port value[13] in module seven_segment_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port value[12] in module seven_segment_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port value[11] in module seven_segment_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port value[10] in module seven_segment_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port value[9] in module seven_segment_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port value[8] in module seven_segment_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port value[7] in module seven_segment_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port value[6] in module seven_segment_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port value[5] in module seven_segment_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port value[4] in module seven_segment_controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1462.914 ; gain = 938.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1462.914 ; gain = 938.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1462.914 ; gain = 938.141
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.468 . Memory (MB): peak = 1462.914 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/constrs_1/new/CPU_16.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/constrs_1/new/CPU_16.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/constrs_1/new/CPU_16.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/constrs_1/new/CPU_16.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/constrs_1/new/CPU_16.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1510.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1510.969 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1510.969 ; gain = 986.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1510.969 ; gain = 986.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1510.969 ; gain = 986.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1510.969 ; gain = 986.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1510.969 ; gain = 986.195
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'jmp_reg' [C:/Users/AJOY/Desktop/CA_490_Team_47/CA_490_Team_47.srcs/sources_1/new/control_unit.v:19]
