Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Sun Apr 29 16:46:04 2018
| Host             : prabhat-Lenovo-ideapad-510-15IKB running 64-bit Ubuntu 16.04.4 LTS
| Command          : report_power -file buss_power_routed.rpt -pb buss_power_summary_routed.pb -rpx buss_power_routed.rpx
| Design           : buss
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.118 |
| Dynamic (W)              | 0.046 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.4  |
| Junction Temperature (C) | 25.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |        3 |       --- |             --- |
| Slice Logic    |     0.014 |     2615 |       --- |             --- |
|   LUT as Logic |     0.014 |     1529 |     20800 |            7.35 |
|   CARRY4       |    <0.001 |       78 |      8150 |            0.96 |
|   F7/F8 Muxes  |    <0.001 |      135 |     32600 |            0.41 |
|   Register     |    <0.001 |      709 |     41600 |            1.70 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       35 |       --- |             --- |
| Signals        |     0.021 |     2469 |       --- |             --- |
| Block RAM      |    <0.001 |      0.5 |        50 |            1.00 |
| DSPs           |     0.003 |        3 |        90 |            3.33 |
| I/O            |     0.006 |       45 |       106 |           42.45 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.118 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.050 |       0.040 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| buss                 |     0.046 |
|   master             |     0.039 |
|     Ctrl             |     0.025 |
|       Acontrol       |     0.001 |
|       Bcontrol       |    <0.001 |
|       Decode         |    <0.001 |
|         inscd_reg[1] |    <0.001 |
|       MC             |     0.006 |
|       States         |     0.017 |
|     DP               |     0.015 |
|       A_write        |    <0.001 |
|       Asrc1_mux      |    <0.001 |
|       Asrc2_mux      |     0.002 |
|       E_write        |    <0.001 |
|       F_write        |    <0.001 |
|       IR_write       |     0.001 |
|       M2r_mux        |     0.003 |
|       MEM            |    <0.001 |
|       Mult           |     0.004 |
|       PC_write       |    <0.001 |
|       Reg            |     0.003 |
|       Rsrc2_mux      |    <0.001 |
|       Ssrc1_mux      |    <0.001 |
|   memory             |    <0.001 |
|     MEM_slave        |    <0.001 |
|   memory_state       |    <0.001 |
|   multi              |    <0.001 |
|   outp               |    <0.001 |
|   ssdd               |    <0.001 |
|     clk_div          |    <0.001 |
|   swit               |    <0.001 |
+----------------------+-----------+


