{"vcs1":{"timestamp_begin":1712995326.372637094, "rt":1.27, "ut":0.32, "st":0.20}}
{"vcselab":{"timestamp_begin":1712995327.709606828, "rt":0.74, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1712995328.511954506, "rt":0.36, "ut":0.13, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1712995325.851644265}
{"VCS_COMP_START_TIME": 1712995325.851644265}
{"VCS_COMP_END_TIME": 1712995330.105976781}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329836}}
{"stitch_vcselab": {"peak_mem": 215184}}
