// Seed: 765082537
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input wor id_2,
    output wand id_3,
    input supply1 id_4,
    output wand id_5,
    output wire id_6,
    input wand id_7,
    input tri id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    output wand id_12,
    output supply1 void id_13,
    output supply0 id_14,
    input wor id_15,
    output wire id_16
);
  wire id_18;
  wire id_19;
  always $display(id_4);
  wire id_20;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    output logic id_3,
    input logic id_4,
    input wand id_5,
    input tri id_6
);
  always id_3 <= id_4;
  module_0(
      id_6,
      id_5,
      id_6,
      id_0,
      id_5,
      id_0,
      id_0,
      id_1,
      id_2,
      id_5,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_6,
      id_0
  );
endmodule
