# Analog-to-Digital Converter with PWM Integration (MAX10 ADC + Qsys)

This project integrates the MAX10 Analog-to-Digital Converter (ADC) IP block with a previously designed PWM system using Qsys and Quartus Prime 16.1. It demonstrates system-level design techniques on the Terasic DE10-Lite FPGA architecture using HDL modules, Qsys IP integration, Avalon bus protocols, and mixed-language components (VHDL + Verilog).

>  *This project was compiled, placed, and routed successfully using Quartus Prime, but not deployed on physical hardware due to lack of DE10-Lite board access. Design behavior was verified through synthesis reports, RTL Viewer, and Qsys configuration.*

---

## ðŸ“Œ Overview

- Utilizes the **MAX10 ADC IP** to digitize analog signals.
- Integrates **PWM**, **debounce switches**, and **PLL**-generated clocks.
- Built using **Qsys Platform Designer**:
  - Modular ADC core with channel sequencer
  - ALTPLL for 10 MHz ADC clock generation
  - JTAG to Avalon Master Bridge for live debugging
  - Avalon-MM Pipeline Bridge for interconnect

---

## ðŸ”Œ Inputs and Outputs

| Signal Name        | Direction | Description                              |
|--------------------|-----------|------------------------------------------|
| `SW[2:0]`          | Input     | PWM duty cycle selector (3 switches)     |
| `ADC_IN_CH1`       | Input     | Analog voltage input via Arduino header  |
| `ADC_CLK_10`       | Input     | 10 MHz clock generated by PLL            |
| `ARDUINO_RESET_N`  | Input     | Active-low system reset                  |
| `HEX0â€“HEX5`        | Output    | 7-segment display outputs                |
| `LED`              | Output    | PWM signal output to onboard LED         |

---


## ðŸ“ Design Files

| File                          | Description                                         |
|-------------------------------|-----------------------------------------------------|
| `ADC_connect.vhd`             | Interfaces ADC subsystem to main system            |
| `adc_led7.vhd`                | Connects ADC output to 7-segment logic             |
| `adc_sequencer.vhd`           | Manages ADC channel configuration                  |
| `SEG7_LUT.v` / `SEG7_LUT_6.v` | Drives 7-segment displays from binary input        |
| `debouncer.v`                 | Debounces user input switches                      |
| `pwm_gen.v`                   | PWM signal generator                               |
| `pwm_led_top.bdf`             | Top-level schematic                                |
| `ADC.qsys` / `ADC.qip`        | Qsys system + IP configuration                     |
| `ADC_PLL.qip`                 | 10 MHz clock generation for ADC                    |
| `config.png`                  | screenshot of configuration                        |
| `README.md`                   | This documentation                                 |

---

## âœ… Skills Demonstrated

- ðŸ§© SoC-style modular design using **Qsys IP Catalog**
- ðŸ”§ Clock domain management using **ALTPLL**
- ðŸ’» Mixed-language design: Verilog (PWM, display) + VHDL (ADC glue logic)
- ðŸ§  Hierarchical design using schematic + HDL blocks
- ðŸ“ Proper signal exporting, bus assignment, and Avalon-MM interconnect

---

>  **This project shows end-to-end understanding of analog-digital integration in FPGA systems**, without requiring hardware. Successfully managing IP configuration, interconnects, and clock generation in Quartus Prime with Qsys is a valuable skill for embedded/FPGA positions.
