module rom_1_7_128_83(address, q );

input [6 : 0] address;
wire [6 : 0] address;
output q;
wire q;

mux_128u_7u mux0 (.a({ 125'b0, 2'b11, 1'b0 }), .b({ address[6], address[5], address[4], address[3], address[2], address[1], address[0] }), .d(q));

endmodule

