*design* DebussyLib (btIdent 3.3v9)
Command arguments:
    +define+verilog
    -2001
    -f vf
        ../src/top/mem_controller_tb.v
        ../src/top/mem_controller.v
        ../src/primitives/ram.v
        ../src/primitives/ram_flag.v
        ../src/column_parallel.v
        ../src/column_serial.v
        ../src/parallel.v
        ../src/sparsity.v
        ../src/serial.v

Highest level modules:
mem_controller_tb
column_serial
parallel
sparsity
serial

Total	0 error(s),   0 warning(s)
