INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Erik/Desktop/NeuralNetworkHardwareAccelerator/FPGA/FPGA.srcs/sources_1/new/sys_defs.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Erik/Desktop/NeuralNetworkHardwareAccelerator/FPGA/FPGA.srcs/sources_1/ip/biases_fc1_blk_mem_gen_1/sim/biases_fc1_blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biases_fc1_blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Erik/Desktop/NeuralNetworkHardwareAccelerator/FPGA/FPGA.srcs/sources_1/ip/fc1_weights_bram_7/sim/fc1_weights_bram_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc1_weights_bram_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Erik/Desktop/NeuralNetworkHardwareAccelerator/FPGA/FPGA.srcs/sources_1/ip/fc1_weights_bram_6/sim/fc1_weights_bram_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc1_weights_bram_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Erik/Desktop/NeuralNetworkHardwareAccelerator/FPGA/FPGA.srcs/sources_1/ip/fc1_weights_bram_5/sim/fc1_weights_bram_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc1_weights_bram_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Erik/Desktop/NeuralNetworkHardwareAccelerator/FPGA/FPGA.srcs/sources_1/ip/fc1_weights_bram_4/sim/fc1_weights_bram_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc1_weights_bram_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Erik/Desktop/NeuralNetworkHardwareAccelerator/FPGA/FPGA.srcs/sources_1/ip/fc1_weights_bram_3/sim/fc1_weights_bram_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc1_weights_bram_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Erik/Desktop/NeuralNetworkHardwareAccelerator/FPGA/FPGA.srcs/sources_1/ip/fc1_weights_bram_2/sim/fc1_weights_bram_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc1_weights_bram_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Erik/Desktop/NeuralNetworkHardwareAccelerator/FPGA/FPGA.srcs/sources_1/ip/fc1_weights_bram_1/sim/fc1_weights_bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc1_weights_bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Erik/Desktop/NeuralNetworkHardwareAccelerator/FPGA/FPGA.srcs/sources_1/ip/fc1_weights_bram_0/sim/fc1_weights_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc1_weights_bram_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Erik/Desktop/NeuralNetworkHardwareAccelerator/FPGA/FPGA.srcs/sources_1/new/sys_defs.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Erik/Desktop/NeuralNetworkHardwareAccelerator/FPGA/FPGA.srcs/sources_1/new/fc1_kernel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc1_kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Erik/Desktop/NeuralNetworkHardwareAccelerator/FPGA/FPGA.srcs/sources_1/new/fc1_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc1_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Erik/Desktop/NeuralNetworkHardwareAccelerator/FPGA/FPGA.srcs/sources_1/new/fc1_scheduler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc1_scheduler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Erik/Desktop/NeuralNetworkHardwareAccelerator/FPGA/FPGA.srcs/sources_1/new/fc1_weight_bram_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc1_weight_bram_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Erik/Desktop/NeuralNetworkHardwareAccelerator/FPGA/FPGA.srcs/sim_1/new/fc1_layer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc1_layer_tb
