<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32_CMSIS: C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_fsmc.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32_CMSIS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f10x__fsmc_8c_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f10x_fsmc.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f10x__fsmc_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f10x__fsmc_8h.html">stm32f10x_fsmc.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f10x__rcc_8h.html">stm32f10x_rcc.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* --------------------- FSMC registers bit mask ---------------------------- */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/* FSMC BCRx Mask */</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___defines.html#ga3c427afcf32b17fb72be67fd4638e6d5">   49</a></span>&#160;<span class="preprocessor">#define BCR_MBKEN_Set                       ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___defines.html#gaa63b72d32a32c53a057ee0a45bed0d3b">   50</a></span>&#160;<span class="preprocessor">#define BCR_MBKEN_Reset                     ((uint32_t)0x000FFFFE)</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___defines.html#ga38da33a73789b2c932962d75dfc1341f">   51</a></span>&#160;<span class="preprocessor">#define BCR_FACCEN_Set                      ((uint32_t)0x00000040)</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/* FSMC PCRx Mask */</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___defines.html#gade871050f882b7f48582084b0e95f67c">   54</a></span>&#160;<span class="preprocessor">#define PCR_PBKEN_Set                       ((uint32_t)0x00000004)</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___defines.html#gac6d0ddc3888a0554b032f0f484cfe332">   55</a></span>&#160;<span class="preprocessor">#define PCR_PBKEN_Reset                     ((uint32_t)0x000FFFFB)</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___defines.html#ga8a0d7950936e3869b449d421e03a19ac">   56</a></span>&#160;<span class="preprocessor">#define PCR_ECCEN_Set                       ((uint32_t)0x00000040)</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___defines.html#gaca1a5c5cd46c8a32dab58c3eb3b865fa">   57</a></span>&#160;<span class="preprocessor">#define PCR_ECCEN_Reset                     ((uint32_t)0x000FFFBF)</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___defines.html#gaf3992efb285ab994c41463af5107c501">   58</a></span>&#160;<span class="preprocessor">#define PCR_MemoryType_NAND                 ((uint32_t)0x00000008)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___functions.html#gaab3e6648e8a584e73785361ac960eded">  102</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___private___functions.html#gaab3e6648e8a584e73785361ac960eded">FSMC_NORSRAMDeInit</a>(uint32_t FSMC_Bank)</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;{</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="comment">/* Check the parameter */</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___exported___constants.html#ga3e3bed3dd83d38e63f11ac4cbcb87304">IS_FSMC_NORSRAM_BANK</a>(FSMC_Bank));</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  </div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="comment">/* FSMC_Bank1_NORSRAM1 */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group___f_s_m_c___n_o_r_s_r_a_m___bank.html#ga514a05828041fa1a13d464c9e4a0a4a9">FSMC_Bank1_NORSRAM1</a>)</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  {</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_Bank] = 0x000030DB;    </div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  }</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="comment">/* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  {   </div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_Bank] = 0x000030D2; </div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  }</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</a>-&gt;BWTR[FSMC_Bank] = 0x0FFFFFFF;  </div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;}</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___functions.html#gafb749503293474a68555961bd8f120e1">  129</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___private___functions.html#gafb749503293474a68555961bd8f120e1">FSMC_NANDDeInit</a>(uint32_t FSMC_Bank)</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;{</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">/* Check the parameter */</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___exported___constants.html#ga725bada099197f15f49dc0c5be00e19b">IS_FSMC_NAND_BANK</a>(FSMC_Bank));</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  </div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  {</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="comment">/* Set the FSMC_Bank2 registers to their reset values */</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <a class="code" href="group___peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PCR2 = 0x00000018;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <a class="code" href="group___peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;SR2 = 0x00000040;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="group___peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PMEM2 = 0xFCFCFCFC;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="group___peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PATT2 = 0xFCFCFCFC;  </div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  }</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="comment">/* FSMC_Bank3_NAND */</span>  </div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  {</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="comment">/* Set the FSMC_Bank3 registers to their reset values */</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PCR3 = 0x00000018;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;SR3 = 0x00000040;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PMEM3 = 0xFCFCFCFC;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PATT3 = 0xFCFCFCFC; </div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  }  </div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;}</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___functions.html#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd">  158</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___private___functions.html#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd">FSMC_PCCARDDeInit</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;{</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="comment">/* Set the FSMC_Bank4 registers to their reset values */</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PCR4 = 0x00000018; </div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;SR4 = 0x00000000; </div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PMEM4 = 0xFCFCFCFC;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PATT4 = 0xFCFCFCFC;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PIO4 = 0xFCFCFCFC;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;}</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___functions.html#ga9c27816e8b17394c9ee1ce9298917b4a">  176</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___private___functions.html#ga9c27816e8b17394c9ee1ce9298917b4a">FSMC_NORSRAMInit</a>(<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a>* FSMC_NORSRAMInitStruct)</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;{ </div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___exported___constants.html#ga3e3bed3dd83d38e63f11ac4cbcb87304">IS_FSMC_NORSRAM_BANK</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7fcd864461cf0d1cf83b62fa2b4d3f86">FSMC_Bank</a>));</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___data___address___bus___multiplexing.html#ga546fcab8c1b751b4a959ba2ce5b35d79">IS_FSMC_MUX</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af4ff95085d3bb39e34c2f88ca3140ce5">FSMC_DataAddressMux</a>));</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___memory___type.html#ga255cd500e141f4ac024cf5f896921233">IS_FSMC_MEMORY</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a979ad605c6a63923e060576ee01e888d">FSMC_MemoryType</a>));</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___data___width.html#ga003d52b62f5950fb041f73f15ce20171">IS_FSMC_MEMORY_WIDTH</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a1791c771ff86f5dc5422040409517e9d">FSMC_MemoryDataWidth</a>));</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___burst___access___mode.html#gaf8736659c5064c3c03753d7874401e71">IS_FSMC_BURSTMODE</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aec0bfff5c934c251c21450a50f5bdb79">FSMC_BurstAccessMode</a>));</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___asynchronous_wait.html#ga52d579de825316ee058baf11bfb749d6">IS_FSMC_ASYNWAIT</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac350cc34377fe3d5f882a6801bab1ac9">FSMC_AsynchronousWait</a>));</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___wait___signal___polarity.html#gabc5321807d5184fe5cdb7848e1be7bc6">IS_FSMC_WAIT_POLARITY</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a5d4d76594fc201943b51095e3ef34791">FSMC_WaitSignalPolarity</a>));</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___wrap___mode.html#ga0751d74b7fb1e17f6cedea091e8ebfc8">IS_FSMC_WRAP_MODE</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7e201c17bf7c5f6cc69fb6de29c8b024">FSMC_WrapMode</a>));</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___wait___timing.html#ga3edb40c756afa8bb78550b7e22ded093">IS_FSMC_WAIT_SIGNAL_ACTIVE</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a71c6e7cc8e7e1a8fd0562960ffd23e88">FSMC_WaitSignalActive</a>));</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___write___operation.html#ga87fc20d11761caa66c3e7d77a3a7d3e3">IS_FSMC_WRITE_OPERATION</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a596793d1735c4e38c87e3bf91d986370">FSMC_WriteOperation</a>));</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___wait___signal.html#gae617db4f15c82850d4f5c927f9a7db3e">IS_FSMC_WAITE_SIGNAL</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aedbc7df3ff61cc93a910a64dc53c932b">FSMC_WaitSignal</a>));</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___extended___mode.html#ga79849ea07bf2a8f09989a6babd9e66e2">IS_FSMC_EXTENDED_MODE</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af33d0076b5bfea3a66e388ed7f3eb3f3">FSMC_ExtendedMode</a>));</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___write___burst.html#gab7b03a33fab765827832abbf07d01a10">IS_FSMC_WRITE_BURST</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#adac3756711f2d76e56a8cbcb7a03843d">FSMC_WriteBurst</a>));  </div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___address___setup___time.html#ga8b77d090338011abc1be7f4a420e2d8f">IS_FSMC_ADDRESS_SETUP_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a2ba90f4ec16bc38a2c4fa29c593b713b">FSMC_AddressSetupTime</a>));</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___address___hold___time.html#gae7d031a5b95ad00acf67e9bc95064998">IS_FSMC_ADDRESS_HOLD_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a917b227ccb0a765791897ce3647ab26b">FSMC_AddressHoldTime</a>));</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___data___setup___time.html#ga3d923de775489e844913b29e77e8cca7">IS_FSMC_DATASETUP_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aaa0a9178766adeed424d5c4eb728d1b1">FSMC_DataSetupTime</a>));</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___bus___turn__around___duration.html#ga9ec626f30679a18af91bf48c52d9260d">IS_FSMC_TURNAROUND_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a3d98d57618e46ec6aa5d876dcc047d32">FSMC_BusTurnAroundDuration</a>));</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___c_l_k___division.html#ga9e5321b02ea049fd076ba705acd06b5f">IS_FSMC_CLK_DIV</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a251b439331b82eecea58aa3f8882ea15">FSMC_CLKDivision</a>));</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___data___latency.html#ga1ab8659a9631d8bb4f57d8be8580155c">IS_FSMC_DATA_LATENCY</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abc33886615fc3627448aa2dba11cfc77">FSMC_DataLatency</a>));</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___access___mode.html#ga1844335f297ea30e9d7fae09ce562092">IS_FSMC_ACCESS_MODE</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a261d043a19cecf77e6859403be204efc">FSMC_AccessMode</a>)); </div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  </div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="comment">/* Bank1 NOR/SRAM control register configuration */</span> </div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7fcd864461cf0d1cf83b62fa2b4d3f86">FSMC_Bank</a>] = </div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;            (uint32_t)FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af4ff95085d3bb39e34c2f88ca3140ce5">FSMC_DataAddressMux</a> |</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a979ad605c6a63923e060576ee01e888d">FSMC_MemoryType</a> |</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a1791c771ff86f5dc5422040409517e9d">FSMC_MemoryDataWidth</a> |</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aec0bfff5c934c251c21450a50f5bdb79">FSMC_BurstAccessMode</a> |</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac350cc34377fe3d5f882a6801bab1ac9">FSMC_AsynchronousWait</a> |</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a5d4d76594fc201943b51095e3ef34791">FSMC_WaitSignalPolarity</a> |</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7e201c17bf7c5f6cc69fb6de29c8b024">FSMC_WrapMode</a> |</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a71c6e7cc8e7e1a8fd0562960ffd23e88">FSMC_WaitSignalActive</a> |</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a596793d1735c4e38c87e3bf91d986370">FSMC_WriteOperation</a> |</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aedbc7df3ff61cc93a910a64dc53c932b">FSMC_WaitSignal</a> |</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af33d0076b5bfea3a66e388ed7f3eb3f3">FSMC_ExtendedMode</a> |</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#adac3756711f2d76e56a8cbcb7a03843d">FSMC_WriteBurst</a>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">if</span>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a979ad605c6a63923e060576ee01e888d">FSMC_MemoryType</a> == <a class="code" href="group___f_s_m_c___memory___type.html#ga8b9390abe7c281947c550bf4365649e5">FSMC_MemoryType_NOR</a>)</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  {</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7fcd864461cf0d1cf83b62fa2b4d3f86">FSMC_Bank</a>] |= (uint32_t)<a class="code" href="group___f_s_m_c___private___defines.html#ga38da33a73789b2c932962d75dfc1341f">BCR_FACCEN_Set</a>;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  }</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  </div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="comment">/* Bank1 NOR/SRAM timing register configuration */</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7fcd864461cf0d1cf83b62fa2b4d3f86">FSMC_Bank</a>+1] = </div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;            (uint32_t)FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a2ba90f4ec16bc38a2c4fa29c593b713b">FSMC_AddressSetupTime</a> |</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;            (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a917b227ccb0a765791897ce3647ab26b">FSMC_AddressHoldTime</a> &lt;&lt; 4) |</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;            (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aaa0a9178766adeed424d5c4eb728d1b1">FSMC_DataSetupTime</a> &lt;&lt; 8) |</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;            (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a3d98d57618e46ec6aa5d876dcc047d32">FSMC_BusTurnAroundDuration</a> &lt;&lt; 16) |</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;            (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a251b439331b82eecea58aa3f8882ea15">FSMC_CLKDivision</a> &lt;&lt; 20) |</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;            (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abc33886615fc3627448aa2dba11cfc77">FSMC_DataLatency</a> &lt;&lt; 24) |</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;             FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a261d043a19cecf77e6859403be204efc">FSMC_AccessMode</a>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;            </div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    </div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="comment">/* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="keywordflow">if</span>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af33d0076b5bfea3a66e388ed7f3eb3f3">FSMC_ExtendedMode</a> == <a class="code" href="group___f_s_m_c___extended___mode.html#gaef9ff4c81a52fdb0471d2c4422271d2a">FSMC_ExtendedMode_Enable</a>)</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  {</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___address___setup___time.html#ga8b77d090338011abc1be7f4a420e2d8f">IS_FSMC_ADDRESS_SETUP_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a2ba90f4ec16bc38a2c4fa29c593b713b">FSMC_AddressSetupTime</a>));</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___address___hold___time.html#gae7d031a5b95ad00acf67e9bc95064998">IS_FSMC_ADDRESS_HOLD_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a917b227ccb0a765791897ce3647ab26b">FSMC_AddressHoldTime</a>));</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___data___setup___time.html#ga3d923de775489e844913b29e77e8cca7">IS_FSMC_DATASETUP_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aaa0a9178766adeed424d5c4eb728d1b1">FSMC_DataSetupTime</a>));</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___c_l_k___division.html#ga9e5321b02ea049fd076ba705acd06b5f">IS_FSMC_CLK_DIV</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a251b439331b82eecea58aa3f8882ea15">FSMC_CLKDivision</a>));</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___data___latency.html#ga1ab8659a9631d8bb4f57d8be8580155c">IS_FSMC_DATA_LATENCY</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abc33886615fc3627448aa2dba11cfc77">FSMC_DataLatency</a>));</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___access___mode.html#ga1844335f297ea30e9d7fae09ce562092">IS_FSMC_ACCESS_MODE</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a261d043a19cecf77e6859403be204efc">FSMC_AccessMode</a>));</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</a>-&gt;BWTR[FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7fcd864461cf0d1cf83b62fa2b4d3f86">FSMC_Bank</a>] = </div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;              (uint32_t)FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a2ba90f4ec16bc38a2c4fa29c593b713b">FSMC_AddressSetupTime</a> |</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;              (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a917b227ccb0a765791897ce3647ab26b">FSMC_AddressHoldTime</a> &lt;&lt; 4 )|</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;              (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aaa0a9178766adeed424d5c4eb728d1b1">FSMC_DataSetupTime</a> &lt;&lt; 8) |</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;              (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a251b439331b82eecea58aa3f8882ea15">FSMC_CLKDivision</a> &lt;&lt; 20) |</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;              (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abc33886615fc3627448aa2dba11cfc77">FSMC_DataLatency</a> &lt;&lt; 24) |</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;               FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a261d043a19cecf77e6859403be204efc">FSMC_AccessMode</a>;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  }</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  {</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</a>-&gt;BWTR[FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7fcd864461cf0d1cf83b62fa2b4d3f86">FSMC_Bank</a>] = 0x0FFFFFFF;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  }</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;}</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___functions.html#ga9f81ccc4e126c11f1eb33077b1a68e6f">  262</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___private___functions.html#ga9f81ccc4e126c11f1eb33077b1a68e6f">FSMC_NANDInit</a>(<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a>* FSMC_NANDInitStruct)</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;{</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  uint32_t tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; </div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    </div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>( <a class="code" href="group___f_s_m_c___exported___constants.html#ga725bada099197f15f49dc0c5be00e19b">IS_FSMC_NAND_BANK</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a60d3ead2188e1dbdf06810e952b3ce0f">FSMC_Bank</a>));</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>( <a class="code" href="group___f_s_m_c___wait__feature.html#ga07c2585b517df2c7afbe3ba16c22f236">IS_FSMC_WAIT_FEATURE</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab350e15014c4a9f4b2c2f2848f11eeca">FSMC_Waitfeature</a>));</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>( <a class="code" href="group___f_s_m_c___data___width.html#ga003d52b62f5950fb041f73f15ce20171">IS_FSMC_MEMORY_WIDTH</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab4a4f56aab3150d8fb02aaf092db0235">FSMC_MemoryDataWidth</a>));</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>( <a class="code" href="group___f_s_m_c___e_c_c.html#gaf1a7cb45edd8707bf4ea8aac96799c77">IS_FSMC_ECC_STATE</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a58d0510c0ce0ae3d1e3863bf8f571377">FSMC_ECC</a>));</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>( <a class="code" href="group___f_s_m_c___e_c_c___page___size.html#ga58fefa0d55875775a88f54ad7498178f">IS_FSMC_ECCPAGE_SIZE</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ed6a25710ba724a7a8f90af60130cf6">FSMC_ECCPageSize</a>));</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>( <a class="code" href="group___f_s_m_c___t_c_l_r___setup___time.html#ga324848d0d9c0d2aad7ab70873b4a15e9">IS_FSMC_TCLR_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a633c7be46a1d281916b9f2e34fa3d36a">FSMC_TCLRSetupTime</a>));</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>( <a class="code" href="group___f_s_m_c___t_a_r___setup___time.html#ga5b9e0f64c44ab68afca90cd28dedd8e3">IS_FSMC_TAR_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a014c1b8977b454ac15654d93dbb7dff9">FSMC_TARSetupTime</a>));</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___setup___time.html#ga4f2fbb8f6ec492cc241a49c468e0d98d">IS_FSMC_SETUP_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a>));</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___wait___setup___time.html#ga5c0efc48afb916ceff32868940f81613">IS_FSMC_WAIT_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a>));</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___hold___setup___time.html#gab2abc8eb967495f2a2bafec8162d6385">IS_FSMC_HOLD_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a>));</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___hi_z___setup___time.html#gaeb6295e8cc1a524f060c5e780f868033">IS_FSMC_HIZ_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a>));</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___setup___time.html#ga4f2fbb8f6ec492cc241a49c468e0d98d">IS_FSMC_SETUP_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a>));</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___wait___setup___time.html#ga5c0efc48afb916ceff32868940f81613">IS_FSMC_WAIT_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a>));</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___hold___setup___time.html#gab2abc8eb967495f2a2bafec8162d6385">IS_FSMC_HOLD_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a>));</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___hi_z___setup___time.html#gaeb6295e8cc1a524f060c5e780f868033">IS_FSMC_HIZ_TIME</a>(FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a>));</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  </div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="comment">/* Set the tmppcr value according to FSMC_NANDInitStruct parameters */</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  tmppcr = (uint32_t)FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab350e15014c4a9f4b2c2f2848f11eeca">FSMC_Waitfeature</a> |</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;            <a class="code" href="group___f_s_m_c___private___defines.html#gaf3992efb285ab994c41463af5107c501">PCR_MemoryType_NAND</a> |</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;            FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab4a4f56aab3150d8fb02aaf092db0235">FSMC_MemoryDataWidth</a> |</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;            FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a58d0510c0ce0ae3d1e3863bf8f571377">FSMC_ECC</a> |</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;            FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ed6a25710ba724a7a8f90af60130cf6">FSMC_ECCPageSize</a> |</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;            (FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a633c7be46a1d281916b9f2e34fa3d36a">FSMC_TCLRSetupTime</a> &lt;&lt; 9 )|</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;            (FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a014c1b8977b454ac15654d93dbb7dff9">FSMC_TARSetupTime</a> &lt;&lt; 13);</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;            </div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="comment">/* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  tmppmem = (uint32_t)FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a> |</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;            (FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a> &lt;&lt; 8) |</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;            (FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a> &lt;&lt; 16)|</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;            (FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a> &lt;&lt; 24); </div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;            </div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="comment">/* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  tmppatt = (uint32_t)FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a> |</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;            (FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a> &lt;&lt; 8) |</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;            (FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a> &lt;&lt; 16)|</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;            (FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a> &lt;&lt; 24);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  </div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="keywordflow">if</span>(FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a60d3ead2188e1dbdf06810e952b3ce0f">FSMC_Bank</a> == <a class="code" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  {</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="comment">/* FSMC_Bank2_NAND registers configuration */</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <a class="code" href="group___peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PCR2 = tmppcr;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <a class="code" href="group___peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PMEM2 = tmppmem;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <a class="code" href="group___peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PATT2 = tmppatt;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  }</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  {</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <span class="comment">/* FSMC_Bank3_NAND registers configuration */</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PCR3 = tmppcr;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PMEM3 = tmppmem;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PATT3 = tmppatt;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  }</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;}</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___functions.html#gacee1351363e7700a296faa1734a910aa">  328</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___private___functions.html#gacee1351363e7700a296faa1734a910aa">FSMC_PCCARDInit</a>(<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a>* FSMC_PCCARDInitStruct)</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;{</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___wait__feature.html#ga07c2585b517df2c7afbe3ba16c22f236">IS_FSMC_WAIT_FEATURE</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a3ffd8c627ffe3ac90dfbfe93a8b97c26">FSMC_Waitfeature</a>));</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___t_c_l_r___setup___time.html#ga324848d0d9c0d2aad7ab70873b4a15e9">IS_FSMC_TCLR_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a15db9675791f6f9c7fd82fe1084ff694">FSMC_TCLRSetupTime</a>));</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___t_a_r___setup___time.html#ga5b9e0f64c44ab68afca90cd28dedd8e3">IS_FSMC_TAR_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#ac83f977e01623595e0aa8dd0b1eb3fcc">FSMC_TARSetupTime</a>));</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160; </div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___setup___time.html#ga4f2fbb8f6ec492cc241a49c468e0d98d">IS_FSMC_SETUP_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a>));</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___wait___setup___time.html#ga5c0efc48afb916ceff32868940f81613">IS_FSMC_WAIT_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a>));</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___hold___setup___time.html#gab2abc8eb967495f2a2bafec8162d6385">IS_FSMC_HOLD_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a>));</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___hi_z___setup___time.html#gaeb6295e8cc1a524f060c5e780f868033">IS_FSMC_HIZ_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a>));</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  </div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___setup___time.html#ga4f2fbb8f6ec492cc241a49c468e0d98d">IS_FSMC_SETUP_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a>));</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___wait___setup___time.html#ga5c0efc48afb916ceff32868940f81613">IS_FSMC_WAIT_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a>));</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___hold___setup___time.html#gab2abc8eb967495f2a2bafec8162d6385">IS_FSMC_HOLD_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a>));</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___hi_z___setup___time.html#gaeb6295e8cc1a524f060c5e780f868033">IS_FSMC_HIZ_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a>));</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___setup___time.html#ga4f2fbb8f6ec492cc241a49c468e0d98d">IS_FSMC_SETUP_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a>));</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___wait___setup___time.html#ga5c0efc48afb916ceff32868940f81613">IS_FSMC_WAIT_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a>));</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___hold___setup___time.html#gab2abc8eb967495f2a2bafec8162d6385">IS_FSMC_HOLD_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a>));</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___hi_z___setup___time.html#gaeb6295e8cc1a524f060c5e780f868033">IS_FSMC_HIZ_TIME</a>(FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a>));</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  </div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="comment">/* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PCR4 = (uint32_t)FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a3ffd8c627ffe3ac90dfbfe93a8b97c26">FSMC_Waitfeature</a> |</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                     <a class="code" href="group___f_s_m_c___data___width.html#ga65d85c3072e6790ae760ca2248e46df6">FSMC_MemoryDataWidth_16b</a> |  </div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                     (FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a15db9675791f6f9c7fd82fe1084ff694">FSMC_TCLRSetupTime</a> &lt;&lt; 9) |</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                     (FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#ac83f977e01623595e0aa8dd0b1eb3fcc">FSMC_TARSetupTime</a> &lt;&lt; 13);</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;            </div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="comment">/* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PMEM4 = (uint32_t)FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a> |</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                      (FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a> &lt;&lt; 8) |</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                      (FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a> &lt;&lt; 16)|</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                      (FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a> &lt;&lt; 24); </div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;            </div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="comment">/* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PATT4 = (uint32_t)FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a> |</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                      (FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a> &lt;&lt; 8) |</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                      (FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a> &lt;&lt; 16)|</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                      (FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a> &lt;&lt; 24);    </div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;            </div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="comment">/* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <a class="code" href="group___peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PIO4 = (uint32_t)FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a> |</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                     (FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a> &lt;&lt; 8) |</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;                     (FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a> &lt;&lt; 16)|</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                     (FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a> &lt;&lt; 24);             </div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;}</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___functions.html#gaf33e6dfc34f62d16a0cb416de9e83d28">  380</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___private___functions.html#gaf33e6dfc34f62d16a0cb416de9e83d28">FSMC_NORSRAMStructInit</a>(<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a>* FSMC_NORSRAMInitStruct)</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;{  </div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="comment">/* Reset NOR/SRAM Init structure parameters values */</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7fcd864461cf0d1cf83b62fa2b4d3f86">FSMC_Bank</a> = <a class="code" href="group___f_s_m_c___n_o_r_s_r_a_m___bank.html#ga514a05828041fa1a13d464c9e4a0a4a9">FSMC_Bank1_NORSRAM1</a>;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af4ff95085d3bb39e34c2f88ca3140ce5">FSMC_DataAddressMux</a> = <a class="code" href="group___f_s_m_c___data___address___bus___multiplexing.html#ga1dd4d12e63aaf29dbb8ae4b613f2aa15">FSMC_DataAddressMux_Enable</a>;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a979ad605c6a63923e060576ee01e888d">FSMC_MemoryType</a> = <a class="code" href="group___f_s_m_c___memory___type.html#ga8a24e8da42e67dcf6fb2f43659aa49cf">FSMC_MemoryType_SRAM</a>;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a1791c771ff86f5dc5422040409517e9d">FSMC_MemoryDataWidth</a> = <a class="code" href="group___f_s_m_c___data___width.html#ga5753e089830f19af70a724766e3c329f">FSMC_MemoryDataWidth_8b</a>;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aec0bfff5c934c251c21450a50f5bdb79">FSMC_BurstAccessMode</a> = <a class="code" href="group___f_s_m_c___burst___access___mode.html#ga26fc544945415e350563a9b00684850c">FSMC_BurstAccessMode_Disable</a>;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac350cc34377fe3d5f882a6801bab1ac9">FSMC_AsynchronousWait</a> = <a class="code" href="group___f_s_m_c___asynchronous_wait.html#ga36c0dad6fe6c0e01632d3312c8f4c4cb">FSMC_AsynchronousWait_Disable</a>;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a5d4d76594fc201943b51095e3ef34791">FSMC_WaitSignalPolarity</a> = <a class="code" href="group___f_s_m_c___wait___signal___polarity.html#ga7dc72fdfc6225e5daa9b8efee8dff49f">FSMC_WaitSignalPolarity_Low</a>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7e201c17bf7c5f6cc69fb6de29c8b024">FSMC_WrapMode</a> = <a class="code" href="group___f_s_m_c___wrap___mode.html#ga6041f0d3055ea3811a5a19560092f266">FSMC_WrapMode_Disable</a>;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a71c6e7cc8e7e1a8fd0562960ffd23e88">FSMC_WaitSignalActive</a> = <a class="code" href="group___f_s_m_c___wait___timing.html#ga62c6855a7cc65b20024085f09cdc65e8">FSMC_WaitSignalActive_BeforeWaitState</a>;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a596793d1735c4e38c87e3bf91d986370">FSMC_WriteOperation</a> = <a class="code" href="group___f_s_m_c___write___operation.html#ga2478beb6dd8861b34a16b8a57a795e56">FSMC_WriteOperation_Enable</a>;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aedbc7df3ff61cc93a910a64dc53c932b">FSMC_WaitSignal</a> = <a class="code" href="group___f_s_m_c___wait___signal.html#gaf809e339f1cdc9d0a815fd98712e9ee3">FSMC_WaitSignal_Enable</a>;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af33d0076b5bfea3a66e388ed7f3eb3f3">FSMC_ExtendedMode</a> = <a class="code" href="group___f_s_m_c___extended___mode.html#ga5a1f1acdc44328158f59012748980dd3">FSMC_ExtendedMode_Disable</a>;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#adac3756711f2d76e56a8cbcb7a03843d">FSMC_WriteBurst</a> = <a class="code" href="group___f_s_m_c___write___burst.html#ga65a49ecd05b3a128e8908c6a625adae7">FSMC_WriteBurst_Disable</a>;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a2ba90f4ec16bc38a2c4fa29c593b713b">FSMC_AddressSetupTime</a> = 0xF;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a917b227ccb0a765791897ce3647ab26b">FSMC_AddressHoldTime</a> = 0xF;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aaa0a9178766adeed424d5c4eb728d1b1">FSMC_DataSetupTime</a> = 0xFF;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a3d98d57618e46ec6aa5d876dcc047d32">FSMC_BusTurnAroundDuration</a> = 0xF;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a251b439331b82eecea58aa3f8882ea15">FSMC_CLKDivision</a> = 0xF;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abc33886615fc3627448aa2dba11cfc77">FSMC_DataLatency</a> = 0xF;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a261d043a19cecf77e6859403be204efc">FSMC_AccessMode</a> = <a class="code" href="group___f_s_m_c___access___mode.html#gae0f299b51c12257311694c4a8f5c00c3">FSMC_AccessMode_A</a>; </div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a2ba90f4ec16bc38a2c4fa29c593b713b">FSMC_AddressSetupTime</a> = 0xF;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a917b227ccb0a765791897ce3647ab26b">FSMC_AddressHoldTime</a> = 0xF;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aaa0a9178766adeed424d5c4eb728d1b1">FSMC_DataSetupTime</a> = 0xFF;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a3d98d57618e46ec6aa5d876dcc047d32">FSMC_BusTurnAroundDuration</a> = 0xF;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a251b439331b82eecea58aa3f8882ea15">FSMC_CLKDivision</a> = 0xF;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abc33886615fc3627448aa2dba11cfc77">FSMC_DataLatency</a> = 0xF;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a261d043a19cecf77e6859403be204efc">FSMC_AccessMode</a> = <a class="code" href="group___f_s_m_c___access___mode.html#gae0f299b51c12257311694c4a8f5c00c3">FSMC_AccessMode_A</a>;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;}</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___functions.html#ga8283ad94ad8e83d49d5b77d1c7e17862">  418</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___private___functions.html#ga8283ad94ad8e83d49d5b77d1c7e17862">FSMC_NANDStructInit</a>(<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a>* FSMC_NANDInitStruct)</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;{ </div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="comment">/* Reset NAND Init structure parameters values */</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a60d3ead2188e1dbdf06810e952b3ce0f">FSMC_Bank</a> = <a class="code" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab350e15014c4a9f4b2c2f2848f11eeca">FSMC_Waitfeature</a> = <a class="code" href="group___f_s_m_c___wait__feature.html#ga8a31f05576e66546fbbcdb06ff67da7d">FSMC_Waitfeature_Disable</a>;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab4a4f56aab3150d8fb02aaf092db0235">FSMC_MemoryDataWidth</a> = <a class="code" href="group___f_s_m_c___data___width.html#ga5753e089830f19af70a724766e3c329f">FSMC_MemoryDataWidth_8b</a>;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a58d0510c0ce0ae3d1e3863bf8f571377">FSMC_ECC</a> = <a class="code" href="group___f_s_m_c___e_c_c.html#ga9a3264c0718f5023fd106abea7ef806d">FSMC_ECC_Disable</a>;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ed6a25710ba724a7a8f90af60130cf6">FSMC_ECCPageSize</a> = <a class="code" href="group___f_s_m_c___e_c_c___page___size.html#gaaa1661267b44e6728fa64aca79de54b3">FSMC_ECCPageSize_256Bytes</a>;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a633c7be46a1d281916b9f2e34fa3d36a">FSMC_TCLRSetupTime</a> = 0x0;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a014c1b8977b454ac15654d93dbb7dff9">FSMC_TARSetupTime</a> = 0x0;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a> = 0xFC;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a> = 0xFC;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a> = 0xFC;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a> = 0xFC;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a> = 0xFC;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a> = 0xFC;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a> = 0xFC;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  FSMC_NANDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a> = 0xFC;     </div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;}</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___functions.html#ga7a64ba0e0545b3f1913c9d1d28c05e62">  444</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___private___functions.html#ga7a64ba0e0545b3f1913c9d1d28c05e62">FSMC_PCCARDStructInit</a>(<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a>* FSMC_PCCARDInitStruct)</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;{</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="comment">/* Reset PCCARD Init structure parameters values */</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a3ffd8c627ffe3ac90dfbfe93a8b97c26">FSMC_Waitfeature</a> = <a class="code" href="group___f_s_m_c___wait__feature.html#ga8a31f05576e66546fbbcdb06ff67da7d">FSMC_Waitfeature_Disable</a>;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a15db9675791f6f9c7fd82fe1084ff694">FSMC_TCLRSetupTime</a> = 0x0;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#ac83f977e01623595e0aa8dd0b1eb3fcc">FSMC_TARSetupTime</a> = 0x0;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a> = 0xFC;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a> = 0xFC;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a> = 0xFC;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_CommonSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a> = 0xFC;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a> = 0xFC;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a> = 0xFC;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a> = 0xFC;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a> = 0xFC; </div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a> = 0xFC;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a> = 0xFC;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a> = 0xFC;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  FSMC_PCCARDInitStruct-&gt;<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_IOSpaceTimingStruct</a>-&gt;<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a> = 0xFC;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;}</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___functions.html#gaf943f0f2680168d3a95a3c2c9f3eca2a">  475</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___private___functions.html#gaf943f0f2680168d3a95a3c2c9f3eca2a">FSMC_NORSRAMCmd</a>(uint32_t FSMC_Bank, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;{</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___exported___constants.html#ga3e3bed3dd83d38e63f11ac4cbcb87304">IS_FSMC_NORSRAM_BANK</a>(FSMC_Bank));</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  </div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  {</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="comment">/* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_Bank] |= <a class="code" href="group___f_s_m_c___private___defines.html#ga3c427afcf32b17fb72be67fd4638e6d5">BCR_MBKEN_Set</a>;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  }</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  {</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="comment">/* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_Bank] &amp;= <a class="code" href="group___f_s_m_c___private___defines.html#gaa63b72d32a32c53a057ee0a45bed0d3b">BCR_MBKEN_Reset</a>;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  }</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;}</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___functions.html#ga33ec7c39ea4d42e92c72c6e517d8235c">  501</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___private___functions.html#ga33ec7c39ea4d42e92c72c6e517d8235c">FSMC_NANDCmd</a>(uint32_t FSMC_Bank, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;{</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___exported___constants.html#ga725bada099197f15f49dc0c5be00e19b">IS_FSMC_NAND_BANK</a>(FSMC_Bank));</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  </div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  {</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    <span class="comment">/* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    {</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;      <a class="code" href="group___peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PCR2 |= <a class="code" href="group___f_s_m_c___private___defines.html#gade871050f882b7f48582084b0e95f67c">PCR_PBKEN_Set</a>;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    }</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    {</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;      <a class="code" href="group___peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PCR3 |= <a class="code" href="group___f_s_m_c___private___defines.html#gade871050f882b7f48582084b0e95f67c">PCR_PBKEN_Set</a>;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    }</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  }</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  {</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <span class="comment">/* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    {</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;      <a class="code" href="group___peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PCR2 &amp;= <a class="code" href="group___f_s_m_c___private___defines.html#gac6d0ddc3888a0554b032f0f484cfe332">PCR_PBKEN_Reset</a>;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    }</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    {</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;      <a class="code" href="group___peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PCR3 &amp;= <a class="code" href="group___f_s_m_c___private___defines.html#gac6d0ddc3888a0554b032f0f484cfe332">PCR_PBKEN_Reset</a>;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    }</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  }</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;}</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___functions.html#ga2d410151ceb3428c6a1bf374a0472cde">  538</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___private___functions.html#ga2d410151ceb3428c6a1bf374a0472cde">FSMC_PCCARDCmd</a>(<a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;{</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  </div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  {</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    <span class="comment">/* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PCR4 |= <a class="code" href="group___f_s_m_c___private___defines.html#gade871050f882b7f48582084b0e95f67c">PCR_PBKEN_Set</a>;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  }</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  {</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <span class="comment">/* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;PCR4 &amp;= <a class="code" href="group___f_s_m_c___private___defines.html#gac6d0ddc3888a0554b032f0f484cfe332">PCR_PBKEN_Reset</a>;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  }</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;}</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___functions.html#ga5800301fc39bbe998a18ebd9ff191cdc">  564</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___private___functions.html#ga5800301fc39bbe998a18ebd9ff191cdc">FSMC_NANDECCCmd</a>(uint32_t FSMC_Bank, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;{</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___exported___constants.html#ga725bada099197f15f49dc0c5be00e19b">IS_FSMC_NAND_BANK</a>(FSMC_Bank));</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  </div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  {</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="comment">/* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    {</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;      <a class="code" href="group___peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PCR2 |= <a class="code" href="group___f_s_m_c___private___defines.html#ga8a0d7950936e3869b449d421e03a19ac">PCR_ECCEN_Set</a>;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    }</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    {</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;      <a class="code" href="group___peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PCR3 |= <a class="code" href="group___f_s_m_c___private___defines.html#ga8a0d7950936e3869b449d421e03a19ac">PCR_ECCEN_Set</a>;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    }</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  }</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  {</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <span class="comment">/* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    {</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;      <a class="code" href="group___peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;PCR2 &amp;= <a class="code" href="group___f_s_m_c___private___defines.html#gaca1a5c5cd46c8a32dab58c3eb3b865fa">PCR_ECCEN_Reset</a>;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    }</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    {</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;      <a class="code" href="group___peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;PCR3 &amp;= <a class="code" href="group___f_s_m_c___private___defines.html#gaca1a5c5cd46c8a32dab58c3eb3b865fa">PCR_ECCEN_Reset</a>;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    }</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  }</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;}</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___functions.html#gaad6d4f5b5a41684ce053fea55bdb98d8">  603</a></span>&#160;uint32_t <a class="code" href="group___f_s_m_c___private___functions.html#gaad6d4f5b5a41684ce053fea55bdb98d8">FSMC_GetECC</a>(uint32_t FSMC_Bank)</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;{</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  uint32_t eccval = 0x00000000;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  </div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  {</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="comment">/* Get the ECCR2 register value */</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    eccval = <a class="code" href="group___peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;ECCR2;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  }</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  {</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="comment">/* Get the ECCR3 register value */</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    eccval = <a class="code" href="group___peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;ECCR3;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  }</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="comment">/* Return the error correction code value */</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <span class="keywordflow">return</span>(eccval);</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;}</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___functions.html#ga217027ae3cd213b9076b6a1be197064c">  637</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___private___functions.html#ga217027ae3cd213b9076b6a1be197064c">FSMC_ITConfig</a>(uint32_t FSMC_Bank, uint32_t FSMC_IT, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;{</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___exported___constants.html#gaca216ea0c184b78f23df15296a10bac0">IS_FSMC_IT_BANK</a>(FSMC_Bank));</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___interrupt__sources.html#ga40a38f097a75f27a700e626905fa9a38">IS_FSMC_IT</a>(FSMC_IT));    </div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  </div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  {</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    <span class="comment">/* Enable the selected FSMC_Bank2 interrupts */</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    {</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;      <a class="code" href="group___peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;SR2 |= FSMC_IT;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    }</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="comment">/* Enable the selected FSMC_Bank3 interrupts */</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FSMC_Bank == <a class="code" href="group___f_s_m_c___n_a_n_d___bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a>)</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    {</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;      <a class="code" href="group___peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;SR3 |= FSMC_IT;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    }</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    <span class="comment">/* Enable the selected FSMC_Bank4 interrupts */</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    {</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;      <a class="code" href="group___peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;SR4 |= FSMC_IT;    </div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    }</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  }</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  {</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <span class="comment">/* Disable the selected FSMC_Bank2 interrupts */</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    {</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;      </div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;      <a class="code" href="group___peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;SR2 &amp;= (uint32_t)~FSMC_IT;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    }</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <span class="comment">/* Disable the selected FSMC_Bank3 interrupts */</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FSMC_Bank == <a class="code" href="group___f_s_m_c___n_a_n_d___bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a>)</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    {</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;      <a class="code" href="group___peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;SR3 &amp;= (uint32_t)~FSMC_IT;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    }</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <span class="comment">/* Disable the selected FSMC_Bank4 interrupts */</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    {</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;      <a class="code" href="group___peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;SR4 &amp;= (uint32_t)~FSMC_IT;    </div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    }</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  }</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;}</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___functions.html#gae00355115b078f483f0771057bb849c4">  697</a></span>&#160;<a class="code" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> <a class="code" href="group___f_s_m_c___private___functions.html#gae00355115b078f483f0771057bb849c4">FSMC_GetFlagStatus</a>(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;{</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <a class="code" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  uint32_t tmpsr = 0x00000000;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  </div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___exported___constants.html#ga884e28a365a738ad8a3199ee279a1f77">IS_FSMC_GETFLAG_BANK</a>(FSMC_Bank));</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___flags.html#gab8674160ef7884f939e07041bbf5b18b">IS_FSMC_GET_FLAG</a>(FSMC_FLAG));</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  </div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  {</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    tmpsr = <a class="code" href="group___peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;SR2;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  }  </div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group___f_s_m_c___n_a_n_d___bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a>)</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  {</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    tmpsr = <a class="code" href="group___peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;SR3;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  }</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  <span class="comment">/* FSMC_Bank4_PCCARD*/</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  {</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    tmpsr = <a class="code" href="group___peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;SR4;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  } </div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  </div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <span class="comment">/* Get the flag status */</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  <span class="keywordflow">if</span> ((tmpsr &amp; FSMC_FLAG) != (uint16_t)<a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a> )</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  {</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  }</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  {</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  }</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <span class="comment">/* Return the flag status */</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="keywordflow">return</span> bitstatus;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;}</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___functions.html#ga697618f2de0ad9a8a82461ddbebd5264">  747</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___private___functions.html#ga697618f2de0ad9a8a82461ddbebd5264">FSMC_ClearFlag</a>(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;{</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160; <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___exported___constants.html#ga884e28a365a738ad8a3199ee279a1f77">IS_FSMC_GETFLAG_BANK</a>(FSMC_Bank));</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___flags.html#ga1114bf56b54e726831b38fc8c5daa14e">IS_FSMC_CLEAR_FLAG</a>(FSMC_FLAG)) ;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    </div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  {</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    <a class="code" href="group___peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;SR2 &amp;= ~FSMC_FLAG; </div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  }  </div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group___f_s_m_c___n_a_n_d___bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a>)</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  {</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;SR3 &amp;= ~FSMC_FLAG;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  }</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <span class="comment">/* FSMC_Bank4_PCCARD*/</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  {</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;SR4 &amp;= ~FSMC_FLAG;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  }</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;}</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___functions.html#ga7fce9ca889d33cd8b8b7413875dd4d73">  782</a></span>&#160;<a class="code" href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> <a class="code" href="group___f_s_m_c___private___functions.html#ga7fce9ca889d33cd8b8b7413875dd4d73">FSMC_GetITStatus</a>(uint32_t FSMC_Bank, uint32_t FSMC_IT)</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;{</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <a class="code" href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  uint32_t tmpsr = 0x0, itstatus = 0x0, itenable = 0x0; </div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  </div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___exported___constants.html#gaca216ea0c184b78f23df15296a10bac0">IS_FSMC_IT_BANK</a>(FSMC_Bank));</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___interrupt__sources.html#gae2a57d0b15e025212489ec1421ff245d">IS_FSMC_GET_IT</a>(FSMC_IT));</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  </div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  {</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    tmpsr = <a class="code" href="group___peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;SR2;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  }  </div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group___f_s_m_c___n_a_n_d___bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a>)</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  {</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    tmpsr = <a class="code" href="group___peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;SR3;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  }</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  <span class="comment">/* FSMC_Bank4_PCCARD*/</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  {</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    tmpsr = <a class="code" href="group___peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;SR4;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  } </div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  </div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  itstatus = tmpsr &amp; FSMC_IT;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  </div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  itenable = tmpsr &amp; (FSMC_IT &gt;&gt; 3);</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  <span class="keywordflow">if</span> ((itstatus != (uint32_t)<a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)  &amp;&amp; (itenable != (uint32_t)RESET))</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  {</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  }</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  {</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  }</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <span class="keywordflow">return</span> bitstatus; </div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;}</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;</div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group___f_s_m_c___private___functions.html#gad9387e7674b8a376256a3378649e004e">  833</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___private___functions.html#gad9387e7674b8a376256a3378649e004e">FSMC_ClearITPendingBit</a>(uint32_t FSMC_Bank, uint32_t FSMC_IT)</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;{</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___exported___constants.html#gaca216ea0c184b78f23df15296a10bac0">IS_FSMC_IT_BANK</a>(FSMC_Bank));</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <a class="code" href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___f_s_m_c___interrupt__sources.html#ga40a38f097a75f27a700e626905fa9a38">IS_FSMC_IT</a>(FSMC_IT));</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    </div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a>)</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  {</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    <a class="code" href="group___peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a>-&gt;SR2 &amp;= ~(FSMC_IT &gt;&gt; 3); </div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  }  </div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group___f_s_m_c___n_a_n_d___bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a>)</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  {</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a>-&gt;SR3 &amp;= ~(FSMC_IT &gt;&gt; 3);</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  }</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  <span class="comment">/* FSMC_Bank4_PCCARD*/</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  {</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>-&gt;SR4 &amp;= ~(FSMC_IT &gt;&gt; 3);</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  }</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;}</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment">/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___f_s_m_c___setup___time_html_ga4f2fbb8f6ec492cc241a49c468e0d98d"><div class="ttname"><a href="group___f_s_m_c___setup___time.html#ga4f2fbb8f6ec492cc241a49c468e0d98d">IS_FSMC_SETUP_TIME</a></div><div class="ttdeci">#define IS_FSMC_SETUP_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00606">stm32f10x_fsmc.h:606</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_aaa0a9178766adeed424d5c4eb728d1b1"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aaa0a9178766adeed424d5c4eb728d1b1">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataSetupTime</a></div><div class="ttdeci">uint32_t FSMC_DataSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00062">stm32f10x_fsmc.h:62</a></div></div>
<div class="ttc" id="group___f_s_m_c___wait___signal___polarity_html_ga7dc72fdfc6225e5daa9b8efee8dff49f"><div class="ttname"><a href="group___f_s_m_c___wait___signal___polarity.html#ga7dc72fdfc6225e5daa9b8efee8dff49f">FSMC_WaitSignalPolarity_Low</a></div><div class="ttdeci">#define FSMC_WaitSignalPolarity_Low</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00363">stm32f10x_fsmc.h:363</a></div></div>
<div class="ttc" id="group___f_s_m_c___t_c_l_r___setup___time_html_ga324848d0d9c0d2aad7ab70873b4a15e9"><div class="ttname"><a href="group___f_s_m_c___t_c_l_r___setup___time.html#ga324848d0d9c0d2aad7ab70873b4a15e9">IS_FSMC_TCLR_TIME</a></div><div class="ttdeci">#define IS_FSMC_TCLR_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00586">stm32f10x_fsmc.h:586</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_aedbc7df3ff61cc93a910a64dc53c932b"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aedbc7df3ff61cc93a910a64dc53c932b">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignal</a></div><div class="ttdeci">uint32_t FSMC_WaitSignal</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00132">stm32f10x_fsmc.h:132</a></div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_a15db9675791f6f9c7fd82fe1084ff694"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a15db9675791f6f9c7fd82fe1084ff694">FSMC_PCCARDInitTypeDef::FSMC_TCLRSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00222">stm32f10x_fsmc.h:222</a></div></div>
<div class="ttc" id="group___f_s_m_c___asynchronous_wait_html_ga36c0dad6fe6c0e01632d3312c8f4c4cb"><div class="ttname"><a href="group___f_s_m_c___asynchronous_wait.html#ga36c0dad6fe6c0e01632d3312c8f4c4cb">FSMC_AsynchronousWait_Disable</a></div><div class="ttdeci">#define FSMC_AsynchronousWait_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00350">stm32f10x_fsmc.h:350</a></div></div>
<div class="ttc" id="group___f_s_m_c___memory___type_html_ga255cd500e141f4ac024cf5f896921233"><div class="ttname"><a href="group___f_s_m_c___memory___type.html#ga255cd500e141f4ac024cf5f896921233">IS_FSMC_MEMORY</a></div><div class="ttdeci">#define IS_FSMC_MEMORY(MEMORY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00314">stm32f10x_fsmc.h:314</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___defines_html_ga3c427afcf32b17fb72be67fd4638e6d5"><div class="ttname"><a href="group___f_s_m_c___private___defines.html#ga3c427afcf32b17fb72be67fd4638e6d5">BCR_MBKEN_Set</a></div><div class="ttdeci">#define BCR_MBKEN_Set</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00049">stm32f10x_fsmc.c:49</a></div></div>
<div class="ttc" id="group___f_s_m_c___wait___signal___polarity_html_gabc5321807d5184fe5cdb7848e1be7bc6"><div class="ttname"><a href="group___f_s_m_c___wait___signal___polarity.html#gabc5321807d5184fe5cdb7848e1be7bc6">IS_FSMC_WAIT_POLARITY</a></div><div class="ttdeci">#define IS_FSMC_WAIT_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00365">stm32f10x_fsmc.h:365</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_ga33ec7c39ea4d42e92c72c6e517d8235c"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#ga33ec7c39ea4d42e92c72c6e517d8235c">FSMC_NANDCmd</a></div><div class="ttdeci">void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified NAND Memory Bank. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00501">stm32f10x_fsmc.c:501</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a2ba90f4ec16bc38a2c4fa29c593b713b"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a2ba90f4ec16bc38a2c4fa29c593b713b">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressSetupTime</a></div><div class="ttdeci">uint32_t FSMC_AddressSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00052">stm32f10x_fsmc.h:52</a></div></div>
<div class="ttc" id="group___f_s_m_c___extended___mode_html_ga5a1f1acdc44328158f59012748980dd3"><div class="ttname"><a href="group___f_s_m_c___extended___mode.html#ga5a1f1acdc44328158f59012748980dd3">FSMC_ExtendedMode_Disable</a></div><div class="ttdeci">#define FSMC_ExtendedMode_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00427">stm32f10x_fsmc.h:427</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_ga8283ad94ad8e83d49d5b77d1c7e17862"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#ga8283ad94ad8e83d49d5b77d1c7e17862">FSMC_NANDStructInit</a></div><div class="ttdeci">void FSMC_NANDStructInit(FSMC_NANDInitTypeDef *FSMC_NANDInitStruct)</div><div class="ttdoc">Fills each FSMC_NANDInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00418">stm32f10x_fsmc.c:418</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_ac62cf7426a933ce6aa6efc3a8e82dac1"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_NORSRAMInitTypeDef::FSMC_WriteTimingStruct</a></div><div class="ttdeci">FSMC_NORSRAMTimingInitTypeDef * FSMC_WriteTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00144">stm32f10x_fsmc.h:144</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a3d98d57618e46ec6aa5d876dcc047d32"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a3d98d57618e46ec6aa5d876dcc047d32">FSMC_NORSRAMTimingInitTypeDef::FSMC_BusTurnAroundDuration</a></div><div class="ttdeci">uint32_t FSMC_BusTurnAroundDuration</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00067">stm32f10x_fsmc.h:67</a></div></div>
<div class="ttc" id="group___exported__types_html_gaacbd7ed539db0aacd973a0f6eca34074"><div class="ttname"><a href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="group___f_s_m_c___memory___type_html_ga8a24e8da42e67dcf6fb2f43659aa49cf"><div class="ttname"><a href="group___f_s_m_c___memory___type.html#ga8a24e8da42e67dcf6fb2f43659aa49cf">FSMC_MemoryType_SRAM</a></div><div class="ttdeci">#define FSMC_MemoryType_SRAM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00311">stm32f10x_fsmc.h:311</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_ga5800301fc39bbe998a18ebd9ff191cdc"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#ga5800301fc39bbe998a18ebd9ff191cdc">FSMC_NANDECCCmd</a></div><div class="ttdeci">void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the FSMC NAND ECC feature. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00564">stm32f10x_fsmc.c:564</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_ab4a4f56aab3150d8fb02aaf092db0235"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab4a4f56aab3150d8fb02aaf092db0235">FSMC_NANDInitTypeDef::FSMC_MemoryDataWidth</a></div><div class="ttdeci">uint32_t FSMC_MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00191">stm32f10x_fsmc.h:191</a></div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_abd9b9e8d7623829a40e5255b0949a3a1"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_PCCARDInitTypeDef::FSMC_IOSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_IOSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00235">stm32f10x_fsmc.h:235</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_adac3756711f2d76e56a8cbcb7a03843d"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#adac3756711f2d76e56a8cbcb7a03843d">FSMC_NORSRAMInitTypeDef::FSMC_WriteBurst</a></div><div class="ttdeci">uint32_t FSMC_WriteBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00139">stm32f10x_fsmc.h:139</a></div></div>
<div class="ttc" id="group___f_s_m_c___c_l_k___division_html_ga9e5321b02ea049fd076ba705acd06b5f"><div class="ttname"><a href="group___f_s_m_c___c_l_k___division.html#ga9e5321b02ea049fd076ba705acd06b5f">IS_FSMC_CLK_DIV</a></div><div class="ttdeci">#define IS_FSMC_CLK_DIV(DIV)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00493">stm32f10x_fsmc.h:493</a></div></div>
<div class="ttc" id="group___f_s_m_c___wait___signal_html_gae617db4f15c82850d4f5c927f9a7db3e"><div class="ttname"><a href="group___f_s_m_c___wait___signal.html#gae617db4f15c82850d4f5c927f9a7db3e">IS_FSMC_WAITE_SIGNAL</a></div><div class="ttdeci">#define IS_FSMC_WAITE_SIGNAL(SIGNAL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00417">stm32f10x_fsmc.h:417</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_gaf943f0f2680168d3a95a3c2c9f3eca2a"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#gaf943f0f2680168d3a95a3c2c9f3eca2a">FSMC_NORSRAMCmd</a></div><div class="ttdeci">void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified NOR/SRAM Memory Bank. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00475">stm32f10x_fsmc.c:475</a></div></div>
<div class="ttc" id="group___exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00519">stm32f10x.h:519</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___defines_html_gade871050f882b7f48582084b0e95f67c"><div class="ttname"><a href="group___f_s_m_c___private___defines.html#gade871050f882b7f48582084b0e95f67c">PCR_PBKEN_Set</a></div><div class="ttdeci">#define PCR_PBKEN_Set</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00054">stm32f10x_fsmc.c:54</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a></div><div class="ttdoc">FSMC NAND Init structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00183">stm32f10x_fsmc.h:183</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a7ed6a25710ba724a7a8f90af60130cf6"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ed6a25710ba724a7a8f90af60130cf6">FSMC_NANDInitTypeDef::FSMC_ECCPageSize</a></div><div class="ttdeci">uint32_t FSMC_ECCPageSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00197">stm32f10x_fsmc.h:197</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___defines_html_ga38da33a73789b2c932962d75dfc1341f"><div class="ttname"><a href="group___f_s_m_c___private___defines.html#ga38da33a73789b2c932962d75dfc1341f">BCR_FACCEN_Set</a></div><div class="ttdeci">#define BCR_FACCEN_Set</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00051">stm32f10x_fsmc.c:51</a></div></div>
<div class="ttc" id="group___f_s_m_c___t_a_r___setup___time_html_ga5b9e0f64c44ab68afca90cd28dedd8e3"><div class="ttname"><a href="group___f_s_m_c___t_a_r___setup___time.html#ga5b9e0f64c44ab68afca90cd28dedd8e3">IS_FSMC_TAR_TIME</a></div><div class="ttdeci">#define IS_FSMC_TAR_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00596">stm32f10x_fsmc.h:596</a></div></div>
<div class="ttc" id="group___f_s_m_c___write___burst_html_ga65a49ecd05b3a128e8908c6a625adae7"><div class="ttname"><a href="group___f_s_m_c___write___burst.html#ga65a49ecd05b3a128e8908c6a625adae7">FSMC_WriteBurst_Disable</a></div><div class="ttdeci">#define FSMC_WriteBurst_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00441">stm32f10x_fsmc.h:441</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a7e201c17bf7c5f6cc69fb6de29c8b024"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7e201c17bf7c5f6cc69fb6de29c8b024">FSMC_NORSRAMInitTypeDef::FSMC_WrapMode</a></div><div class="ttdeci">uint32_t FSMC_WrapMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00120">stm32f10x_fsmc.h:120</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a7fcd864461cf0d1cf83b62fa2b4d3f86"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7fcd864461cf0d1cf83b62fa2b4d3f86">FSMC_NORSRAMInitTypeDef::FSMC_Bank</a></div><div class="ttdeci">uint32_t FSMC_Bank</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00094">stm32f10x_fsmc.h:94</a></div></div>
<div class="ttc" id="group___f_s_m_c___wait__feature_html_ga07c2585b517df2c7afbe3ba16c22f236"><div class="ttname"><a href="group___f_s_m_c___wait__feature.html#ga07c2585b517df2c7afbe3ba16c22f236">IS_FSMC_WAIT_FEATURE</a></div><div class="ttdeci">#define IS_FSMC_WAIT_FEATURE(FEATURE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00540">stm32f10x_fsmc.h:540</a></div></div>
<div class="ttc" id="group___f_s_m_c___wait___timing_html_ga62c6855a7cc65b20024085f09cdc65e8"><div class="ttname"><a href="group___f_s_m_c___wait___timing.html#ga62c6855a7cc65b20024085f09cdc65e8">FSMC_WaitSignalActive_BeforeWaitState</a></div><div class="ttdeci">#define FSMC_WaitSignalActive_BeforeWaitState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00389">stm32f10x_fsmc.h:389</a></div></div>
<div class="ttc" id="group___f_s_m_c___access___mode_html_gae0f299b51c12257311694c4a8f5c00c3"><div class="ttname"><a href="group___f_s_m_c___access___mode.html#gae0f299b51c12257311694c4a8f5c00c3">FSMC_AccessMode_A</a></div><div class="ttdeci">#define FSMC_AccessMode_A</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00513">stm32f10x_fsmc.h:513</a></div></div>
<div class="ttc" id="group___f_s_m_c___extended___mode_html_ga79849ea07bf2a8f09989a6babd9e66e2"><div class="ttname"><a href="group___f_s_m_c___extended___mode.html#ga79849ea07bf2a8f09989a6babd9e66e2">IS_FSMC_EXTENDED_MODE</a></div><div class="ttdeci">#define IS_FSMC_EXTENDED_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00430">stm32f10x_fsmc.h:430</a></div></div>
<div class="ttc" id="group___f_s_m_c___bus___turn__around___duration_html_ga9ec626f30679a18af91bf48c52d9260d"><div class="ttname"><a href="group___f_s_m_c___bus___turn__around___duration.html#ga9ec626f30679a18af91bf48c52d9260d">IS_FSMC_TURNAROUND_TIME</a></div><div class="ttdeci">#define IS_FSMC_TURNAROUND_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00483">stm32f10x_fsmc.h:483</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_ga7fce9ca889d33cd8b8b7413875dd4d73"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#ga7fce9ca889d33cd8b8b7413875dd4d73">FSMC_GetITStatus</a></div><div class="ttdeci">ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT)</div><div class="ttdoc">Checks whether the specified FSMC interrupt has occurred or not. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00782">stm32f10x_fsmc.c:782</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_gabb3dfb5e88694aa2983ecabd33a55e0a"><div class="ttname"><a href="group___peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a">FSMC_Bank2</a></div><div class="ttdeci">#define FSMC_Bank2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01450">stm32f10x.h:1450</a></div></div>
<div class="ttc" id="group___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00519">stm32f10x.h:519</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_gafb749503293474a68555961bd8f120e1"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#gafb749503293474a68555961bd8f120e1">FSMC_NANDDeInit</a></div><div class="ttdeci">void FSMC_NANDDeInit(uint32_t FSMC_Bank)</div><div class="ttdoc">Deinitializes the FSMC NAND Banks registers to their default reset values. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00129">stm32f10x_fsmc.c:129</a></div></div>
<div class="ttc" id="group___f_s_m_c___hold___setup___time_html_gab2abc8eb967495f2a2bafec8162d6385"><div class="ttname"><a href="group___f_s_m_c___hold___setup___time.html#gab2abc8eb967495f2a2bafec8162d6385">IS_FSMC_HOLD_TIME</a></div><div class="ttdeci">#define IS_FSMC_HOLD_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00626">stm32f10x_fsmc.h:626</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a261d043a19cecf77e6859403be204efc"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a261d043a19cecf77e6859403be204efc">FSMC_NORSRAMTimingInitTypeDef::FSMC_AccessMode</a></div><div class="ttdeci">uint32_t FSMC_AccessMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00084">stm32f10x_fsmc.h:84</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_abc33886615fc3627448aa2dba11cfc77"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abc33886615fc3627448aa2dba11cfc77">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataLatency</a></div><div class="ttdeci">uint32_t FSMC_DataLatency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00076">stm32f10x_fsmc.h:76</a></div></div>
<div class="ttc" id="group___exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00521">stm32f10x.h:521</a></div></div>
<div class="ttc" id="group___f_s_m_c___wait__feature_html_ga8a31f05576e66546fbbcdb06ff67da7d"><div class="ttname"><a href="group___f_s_m_c___wait__feature.html#ga8a31f05576e66546fbbcdb06ff67da7d">FSMC_Waitfeature_Disable</a></div><div class="ttdeci">#define FSMC_Waitfeature_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00538">stm32f10x_fsmc.h:538</a></div></div>
<div class="ttc" id="group___f_s_m_c___write___burst_html_gab7b03a33fab765827832abbf07d01a10"><div class="ttname"><a href="group___f_s_m_c___write___burst.html#gab7b03a33fab765827832abbf07d01a10">IS_FSMC_WRITE_BURST</a></div><div class="ttdeci">#define IS_FSMC_WRITE_BURST(BURST)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00443">stm32f10x_fsmc.h:443</a></div></div>
<div class="ttc" id="group___f_s_m_c___address___hold___time_html_gae7d031a5b95ad00acf67e9bc95064998"><div class="ttname"><a href="group___f_s_m_c___address___hold___time.html#gae7d031a5b95ad00acf67e9bc95064998">IS_FSMC_ADDRESS_HOLD_TIME</a></div><div class="ttdeci">#define IS_FSMC_ADDRESS_HOLD_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00463">stm32f10x_fsmc.h:463</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_ga9f81ccc4e126c11f1eb33077b1a68e6f"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#ga9f81ccc4e126c11f1eb33077b1a68e6f">FSMC_NANDInit</a></div><div class="ttdeci">void FSMC_NANDInit(FSMC_NANDInitTypeDef *FSMC_NANDInitStruct)</div><div class="ttdoc">Initializes the FSMC NAND Banks according to the specified parameters in the FSMC_NANDInitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00262">stm32f10x_fsmc.c:262</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a></div><div class="ttdoc">FSMC NOR/SRAM Init structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00092">stm32f10x_fsmc.h:92</a></div></div>
<div class="ttc" id="group___f_s_m_c___exported___constants_html_ga884e28a365a738ad8a3199ee279a1f77"><div class="ttname"><a href="group___f_s_m_c___exported___constants.html#ga884e28a365a738ad8a3199ee279a1f77">IS_FSMC_GETFLAG_BANK</a></div><div class="ttdeci">#define IS_FSMC_GETFLAG_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00282">stm32f10x_fsmc.h:282</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_a31632aeb49269a29a39e3b191590b6dc"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_SetupTime</a></div><div class="ttdeci">uint32_t FSMC_SetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00153">stm32f10x_fsmc.h:153</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_ac350cc34377fe3d5f882a6801bab1ac9"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac350cc34377fe3d5f882a6801bab1ac9">FSMC_NORSRAMInitTypeDef::FSMC_AsynchronousWait</a></div><div class="ttdeci">uint32_t FSMC_AsynchronousWait</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00112">stm32f10x_fsmc.h:112</a></div></div>
<div class="ttc" id="group___f_s_m_c___flags_html_ga1114bf56b54e726831b38fc8c5daa14e"><div class="ttname"><a href="group___f_s_m_c___flags.html#ga1114bf56b54e726831b38fc8c5daa14e">IS_FSMC_CLEAR_FLAG</a></div><div class="ttdeci">#define IS_FSMC_CLEAR_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00670">stm32f10x_fsmc.h:670</a></div></div>
<div class="ttc" id="group___f_s_m_c___n_a_n_d___bank_html_gaf72def0732c026b0245d721ee371c85b"><div class="ttname"><a href="group___f_s_m_c___n_a_n_d___bank.html#gaf72def0732c026b0245d721ee371c85b">FSMC_Bank3_NAND</a></div><div class="ttdeci">#define FSMC_Bank3_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00261">stm32f10x_fsmc.h:261</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___defines_html_ga8a0d7950936e3869b449d421e03a19ac"><div class="ttname"><a href="group___f_s_m_c___private___defines.html#ga8a0d7950936e3869b449d421e03a19ac">PCR_ECCEN_Set</a></div><div class="ttdeci">#define PCR_ECCEN_Set</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00056">stm32f10x_fsmc.c:56</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a33f8e281b9ff3187906309d005b4159e"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_NORSRAMInitTypeDef::FSMC_ReadWriteTimingStruct</a></div><div class="ttdeci">FSMC_NORSRAMTimingInitTypeDef * FSMC_ReadWriteTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00142">stm32f10x_fsmc.h:142</a></div></div>
<div class="ttc" id="group___f_s_m_c___wait___signal_html_gaf809e339f1cdc9d0a815fd98712e9ee3"><div class="ttname"><a href="group___f_s_m_c___wait___signal.html#gaf809e339f1cdc9d0a815fd98712e9ee3">FSMC_WaitSignal_Enable</a></div><div class="ttdeci">#define FSMC_WaitSignal_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00416">stm32f10x_fsmc.h:416</a></div></div>
<div class="ttc" id="group___f_s_m_c___burst___access___mode_html_gaf8736659c5064c3c03753d7874401e71"><div class="ttname"><a href="group___f_s_m_c___burst___access___mode.html#gaf8736659c5064c3c03753d7874401e71">IS_FSMC_BURSTMODE</a></div><div class="ttdeci">#define IS_FSMC_BURSTMODE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00341">stm32f10x_fsmc.h:341</a></div></div>
<div class="ttc" id="group___exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00519">stm32f10x.h:519</a></div></div>
<div class="ttc" id="group___f_s_m_c___wrap___mode_html_ga6041f0d3055ea3811a5a19560092f266"><div class="ttname"><a href="group___f_s_m_c___wrap___mode.html#ga6041f0d3055ea3811a5a19560092f266">FSMC_WrapMode_Disable</a></div><div class="ttdeci">#define FSMC_WrapMode_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00376">stm32f10x_fsmc.h:376</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_aec0bfff5c934c251c21450a50f5bdb79"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aec0bfff5c934c251c21450a50f5bdb79">FSMC_NORSRAMInitTypeDef::FSMC_BurstAccessMode</a></div><div class="ttdeci">uint32_t FSMC_BurstAccessMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00108">stm32f10x_fsmc.h:108</a></div></div>
<div class="ttc" id="group___f_s_m_c___wrap___mode_html_ga0751d74b7fb1e17f6cedea091e8ebfc8"><div class="ttname"><a href="group___f_s_m_c___wrap___mode.html#ga0751d74b7fb1e17f6cedea091e8ebfc8">IS_FSMC_WRAP_MODE</a></div><div class="ttdeci">#define IS_FSMC_WRAP_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00378">stm32f10x_fsmc.h:378</a></div></div>
<div class="ttc" id="group___f_s_m_c___data___width_html_ga65d85c3072e6790ae760ca2248e46df6"><div class="ttname"><a href="group___f_s_m_c___data___width.html#ga65d85c3072e6790ae760ca2248e46df6">FSMC_MemoryDataWidth_16b</a></div><div class="ttdeci">#define FSMC_MemoryDataWidth_16b</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00327">stm32f10x_fsmc.h:327</a></div></div>
<div class="ttc" id="group___f_s_m_c___data___address___bus___multiplexing_html_ga546fcab8c1b751b4a959ba2ce5b35d79"><div class="ttname"><a href="group___f_s_m_c___data___address___bus___multiplexing.html#ga546fcab8c1b751b4a959ba2ce5b35d79">IS_FSMC_MUX</a></div><div class="ttdeci">#define IS_FSMC_MUX(MUX)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00300">stm32f10x_fsmc.h:300</a></div></div>
<div class="ttc" id="group___f_s_m_c___n_o_r_s_r_a_m___bank_html_ga514a05828041fa1a13d464c9e4a0a4a9"><div class="ttname"><a href="group___f_s_m_c___n_o_r_s_r_a_m___bank.html#ga514a05828041fa1a13d464c9e4a0a4a9">FSMC_Bank1_NORSRAM1</a></div><div class="ttdeci">#define FSMC_Bank1_NORSRAM1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00249">stm32f10x_fsmc.h:249</a></div></div>
<div class="ttc" id="group___f_s_m_c___n_a_n_d___bank_html_ga294e7134aa329a09e56b61eec9882a27"><div class="ttname"><a href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">FSMC_Bank2_NAND</a></div><div class="ttdeci">#define FSMC_Bank2_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00260">stm32f10x_fsmc.h:260</a></div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a></div><div class="ttdoc">FSMC PCCARD Init structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00217">stm32f10x_fsmc.h:217</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_ga9c27816e8b17394c9ee1ce9298917b4a"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#ga9c27816e8b17394c9ee1ce9298917b4a">FSMC_NORSRAMInit</a></div><div class="ttdeci">void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef *FSMC_NORSRAMInitStruct)</div><div class="ttdoc">Initializes the FSMC NOR/SRAM Banks according to the specified parameters in the FSMC_NORSRAMInitStru...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00176">stm32f10x_fsmc.c:176</a></div></div>
<div class="ttc" id="group___f_s_m_c___e_c_c_html_ga9a3264c0718f5023fd106abea7ef806d"><div class="ttname"><a href="group___f_s_m_c___e_c_c.html#ga9a3264c0718f5023fd106abea7ef806d">FSMC_ECC_Disable</a></div><div class="ttdeci">#define FSMC_ECC_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00552">stm32f10x_fsmc.h:552</a></div></div>
<div class="ttc" id="group___f_s_m_c___wait___timing_html_ga3edb40c756afa8bb78550b7e22ded093"><div class="ttname"><a href="group___f_s_m_c___wait___timing.html#ga3edb40c756afa8bb78550b7e22ded093">IS_FSMC_WAIT_SIGNAL_ACTIVE</a></div><div class="ttdeci">#define IS_FSMC_WAIT_SIGNAL_ACTIVE(ACTIVE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00391">stm32f10x_fsmc.h:391</a></div></div>
<div class="ttc" id="group___f_s_m_c___data___width_html_ga003d52b62f5950fb041f73f15ce20171"><div class="ttname"><a href="group___f_s_m_c___data___width.html#ga003d52b62f5950fb041f73f15ce20171">IS_FSMC_MEMORY_WIDTH</a></div><div class="ttdeci">#define IS_FSMC_MEMORY_WIDTH(WIDTH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00328">stm32f10x_fsmc.h:328</a></div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_ac83f977e01623595e0aa8dd0b1eb3fcc"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#ac83f977e01623595e0aa8dd0b1eb3fcc">FSMC_PCCARDInitTypeDef::FSMC_TARSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TARSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00226">stm32f10x_fsmc.h:226</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a251b439331b82eecea58aa3f8882ea15"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a251b439331b82eecea58aa3f8882ea15">FSMC_NORSRAMTimingInitTypeDef::FSMC_CLKDivision</a></div><div class="ttdeci">uint32_t FSMC_CLKDivision</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00072">stm32f10x_fsmc.h:72</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_ga2f53ccf3a4f3c80a5a56fb47ccd47ccd"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd">FSMC_PCCARDDeInit</a></div><div class="ttdeci">void FSMC_PCCARDDeInit(void)</div><div class="ttdoc">Deinitializes the FSMC PCCARD Bank registers to their default reset values. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00158">stm32f10x_fsmc.c:158</a></div></div>
<div class="ttc" id="group___f_s_m_c___wait___setup___time_html_ga5c0efc48afb916ceff32868940f81613"><div class="ttname"><a href="group___f_s_m_c___wait___setup___time.html#ga5c0efc48afb916ceff32868940f81613">IS_FSMC_WAIT_TIME</a></div><div class="ttdeci">#define IS_FSMC_WAIT_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00616">stm32f10x_fsmc.h:616</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_a8a2a2a9e71dbf276fddad2bb32c0d256"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HiZSetupTime</a></div><div class="ttdeci">uint32_t FSMC_HiZSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00172">stm32f10x_fsmc.h:172</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_ga217027ae3cd213b9076b6a1be197064c"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#ga217027ae3cd213b9076b6a1be197064c">FSMC_ITConfig</a></div><div class="ttdeci">void FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified FSMC interrupts. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00637">stm32f10x_fsmc.c:637</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_ga697618f2de0ad9a8a82461ddbebd5264"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#ga697618f2de0ad9a8a82461ddbebd5264">FSMC_ClearFlag</a></div><div class="ttdeci">void FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</div><div class="ttdoc">Clears the FSMC&amp;#39;s pending flags. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00747">stm32f10x_fsmc.c:747</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a917b227ccb0a765791897ce3647ab26b"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a917b227ccb0a765791897ce3647ab26b">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressHoldTime</a></div><div class="ttdeci">uint32_t FSMC_AddressHoldTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00057">stm32f10x_fsmc.h:57</a></div></div>
<div class="ttc" id="group___f_s_m_c___data___width_html_ga5753e089830f19af70a724766e3c329f"><div class="ttname"><a href="group___f_s_m_c___data___width.html#ga5753e089830f19af70a724766e3c329f">FSMC_MemoryDataWidth_8b</a></div><div class="ttdeci">#define FSMC_MemoryDataWidth_8b</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00326">stm32f10x_fsmc.h:326</a></div></div>
<div class="ttc" id="group___f_s_m_c___memory___type_html_ga8b9390abe7c281947c550bf4365649e5"><div class="ttname"><a href="group___f_s_m_c___memory___type.html#ga8b9390abe7c281947c550bf4365649e5">FSMC_MemoryType_NOR</a></div><div class="ttdeci">#define FSMC_MemoryType_NOR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00313">stm32f10x_fsmc.h:313</a></div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_a87cb99ebe9b5ed570c6467abc9c2ef6d"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_PCCARDInitTypeDef::FSMC_CommonSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_CommonSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00231">stm32f10x_fsmc.h:231</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a633c7be46a1d281916b9f2e34fa3d36a"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a633c7be46a1d281916b9f2e34fa3d36a">FSMC_NANDInitTypeDef::FSMC_TCLRSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00200">stm32f10x_fsmc.h:200</a></div></div>
<div class="ttc" id="stm32f10x__rcc_8h_html"><div class="ttname"><a href="stm32f10x__rcc_8h.html">stm32f10x_rcc.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the RCC firmware library. </div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a014c1b8977b454ac15654d93dbb7dff9"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a014c1b8977b454ac15654d93dbb7dff9">FSMC_NANDInitTypeDef::FSMC_TARSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TARSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00204">stm32f10x_fsmc.h:204</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a58d0510c0ce0ae3d1e3863bf8f571377"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a58d0510c0ce0ae3d1e3863bf8f571377">FSMC_NANDInitTypeDef::FSMC_ECC</a></div><div class="ttdeci">uint32_t FSMC_ECC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00194">stm32f10x_fsmc.h:194</a></div></div>
<div class="ttc" id="group___f_s_m_c___address___setup___time_html_ga8b77d090338011abc1be7f4a420e2d8f"><div class="ttname"><a href="group___f_s_m_c___address___setup___time.html#ga8b77d090338011abc1be7f4a420e2d8f">IS_FSMC_ADDRESS_SETUP_TIME</a></div><div class="ttdeci">#define IS_FSMC_ADDRESS_SETUP_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00453">stm32f10x_fsmc.h:453</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_gae00355115b078f483f0771057bb849c4"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#gae00355115b078f483f0771057bb849c4">FSMC_GetFlagStatus</a></div><div class="ttdeci">FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</div><div class="ttdoc">Checks whether the specified FSMC flag is set or not. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00697">stm32f10x_fsmc.c:697</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a596793d1735c4e38c87e3bf91d986370"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a596793d1735c4e38c87e3bf91d986370">FSMC_NORSRAMInitTypeDef::FSMC_WriteOperation</a></div><div class="ttdeci">uint32_t FSMC_WriteOperation</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00129">stm32f10x_fsmc.h:129</a></div></div>
<div class="ttc" id="stm32f10x__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__conf_8h_source.html#l00072">stm32f10x_conf.h:72</a></div></div>
<div class="ttc" id="group___f_s_m_c___e_c_c_html_gaf1a7cb45edd8707bf4ea8aac96799c77"><div class="ttname"><a href="group___f_s_m_c___e_c_c.html#gaf1a7cb45edd8707bf4ea8aac96799c77">IS_FSMC_ECC_STATE</a></div><div class="ttdeci">#define IS_FSMC_ECC_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00554">stm32f10x_fsmc.h:554</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a71c6e7cc8e7e1a8fd0562960ffd23e88"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a71c6e7cc8e7e1a8fd0562960ffd23e88">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalActive</a></div><div class="ttdeci">uint32_t FSMC_WaitSignalActive</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00124">stm32f10x_fsmc.h:124</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_ab350e15014c4a9f4b2c2f2848f11eeca"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab350e15014c4a9f4b2c2f2848f11eeca">FSMC_NANDInitTypeDef::FSMC_Waitfeature</a></div><div class="ttdeci">uint32_t FSMC_Waitfeature</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00188">stm32f10x_fsmc.h:188</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_ga7a64ba0e0545b3f1913c9d1d28c05e62"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#ga7a64ba0e0545b3f1913c9d1d28c05e62">FSMC_PCCARDStructInit</a></div><div class="ttdeci">void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef *FSMC_PCCARDInitStruct)</div><div class="ttdoc">Fills each FSMC_PCCARDInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00444">stm32f10x_fsmc.c:444</a></div></div>
<div class="ttc" id="group___f_s_m_c___data___setup___time_html_ga3d923de775489e844913b29e77e8cca7"><div class="ttname"><a href="group___f_s_m_c___data___setup___time.html#ga3d923de775489e844913b29e77e8cca7">IS_FSMC_DATASETUP_TIME</a></div><div class="ttdeci">#define IS_FSMC_DATASETUP_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00473">stm32f10x_fsmc.h:473</a></div></div>
<div class="ttc" id="group___f_s_m_c___exported___constants_html_ga3e3bed3dd83d38e63f11ac4cbcb87304"><div class="ttname"><a href="group___f_s_m_c___exported___constants.html#ga3e3bed3dd83d38e63f11ac4cbcb87304">IS_FSMC_NORSRAM_BANK</a></div><div class="ttdeci">#define IS_FSMC_NORSRAM_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00274">stm32f10x_fsmc.h:274</a></div></div>
<div class="ttc" id="group___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00521">stm32f10x.h:521</a></div></div>
<div class="ttc" id="group___exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00522">stm32f10x.h:522</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_a99a7d54ed2674faa5a4e0f2669812855"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_WaitSetupTime</a></div><div class="ttdeci">uint32_t FSMC_WaitSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00159">stm32f10x_fsmc.h:159</a></div></div>
<div class="ttc" id="group___f_s_m_c___asynchronous_wait_html_ga52d579de825316ee058baf11bfb749d6"><div class="ttname"><a href="group___f_s_m_c___asynchronous_wait.html#ga52d579de825316ee058baf11bfb749d6">IS_FSMC_ASYNWAIT</a></div><div class="ttdeci">#define IS_FSMC_ASYNWAIT(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00352">stm32f10x_fsmc.h:352</a></div></div>
<div class="ttc" id="group___f_s_m_c___interrupt__sources_html_gae2a57d0b15e025212489ec1421ff245d"><div class="ttname"><a href="group___f_s_m_c___interrupt__sources.html#gae2a57d0b15e025212489ec1421ff245d">IS_FSMC_GET_IT</a></div><div class="ttdeci">#define IS_FSMC_GET_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00650">stm32f10x_fsmc.h:650</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_ae2b53c2cfd55ff277f453613dcf7c8b2"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HoldSetupTime</a></div><div class="ttdeci">uint32_t FSMC_HoldSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00165">stm32f10x_fsmc.h:165</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_gacee1351363e7700a296faa1734a910aa"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#gacee1351363e7700a296faa1734a910aa">FSMC_PCCARDInit</a></div><div class="ttdeci">void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef *FSMC_PCCARDInitStruct)</div><div class="ttdoc">Initializes the FSMC PCCARD Bank according to the specified parameters in the FSMC_PCCARDInitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00328">stm32f10x_fsmc.c:328</a></div></div>
<div class="ttc" id="group___f_s_m_c___data___address___bus___multiplexing_html_ga1dd4d12e63aaf29dbb8ae4b613f2aa15"><div class="ttname"><a href="group___f_s_m_c___data___address___bus___multiplexing.html#ga1dd4d12e63aaf29dbb8ae4b613f2aa15">FSMC_DataAddressMux_Enable</a></div><div class="ttdeci">#define FSMC_DataAddressMux_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00299">stm32f10x_fsmc.h:299</a></div></div>
<div class="ttc" id="group___f_s_m_c___exported___constants_html_ga725bada099197f15f49dc0c5be00e19b"><div class="ttname"><a href="group___f_s_m_c___exported___constants.html#ga725bada099197f15f49dc0c5be00e19b">IS_FSMC_NAND_BANK</a></div><div class="ttdeci">#define IS_FSMC_NAND_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00279">stm32f10x_fsmc.h:279</a></div></div>
<div class="ttc" id="group___f_s_m_c___burst___access___mode_html_ga26fc544945415e350563a9b00684850c"><div class="ttname"><a href="group___f_s_m_c___burst___access___mode.html#ga26fc544945415e350563a9b00684850c">FSMC_BurstAccessMode_Disable</a></div><div class="ttdeci">#define FSMC_BurstAccessMode_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00339">stm32f10x_fsmc.h:339</a></div></div>
<div class="ttc" id="group___f_s_m_c___data___latency_html_ga1ab8659a9631d8bb4f57d8be8580155c"><div class="ttname"><a href="group___f_s_m_c___data___latency.html#ga1ab8659a9631d8bb4f57d8be8580155c">IS_FSMC_DATA_LATENCY</a></div><div class="ttdeci">#define IS_FSMC_DATA_LATENCY(LATENCY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00503">stm32f10x_fsmc.h:503</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_af33d0076b5bfea3a66e388ed7f3eb3f3"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af33d0076b5bfea3a66e388ed7f3eb3f3">FSMC_NORSRAMInitTypeDef::FSMC_ExtendedMode</a></div><div class="ttdeci">uint32_t FSMC_ExtendedMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00136">stm32f10x_fsmc.h:136</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga2a759bad07fe730c99f9e1490e646220"><div class="ttname"><a href="group___peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a></div><div class="ttdeci">#define FSMC_Bank1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01448">stm32f10x.h:1448</a></div></div>
<div class="ttc" id="group___f_s_m_c___write___operation_html_ga2478beb6dd8861b34a16b8a57a795e56"><div class="ttname"><a href="group___f_s_m_c___write___operation.html#ga2478beb6dd8861b34a16b8a57a795e56">FSMC_WriteOperation_Enable</a></div><div class="ttdeci">#define FSMC_WriteOperation_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00403">stm32f10x_fsmc.h:403</a></div></div>
<div class="ttc" id="group___f_s_m_c___flags_html_gab8674160ef7884f939e07041bbf5b18b"><div class="ttname"><a href="group___f_s_m_c___flags.html#gab8674160ef7884f939e07041bbf5b18b">IS_FSMC_GET_FLAG</a></div><div class="ttdeci">#define IS_FSMC_GET_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00665">stm32f10x_fsmc.h:665</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a2a33bd855240dba37e507f223dbca062"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_NANDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_AttributeSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00210">stm32f10x_fsmc.h:210</a></div></div>
<div class="ttc" id="group___f_s_m_c___write___operation_html_ga87fc20d11761caa66c3e7d77a3a7d3e3"><div class="ttname"><a href="group___f_s_m_c___write___operation.html#ga87fc20d11761caa66c3e7d77a3a7d3e3">IS_FSMC_WRITE_OPERATION</a></div><div class="ttdeci">#define IS_FSMC_WRITE_OPERATION(OPERATION)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00404">stm32f10x_fsmc.h:404</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___defines_html_gaf3992efb285ab994c41463af5107c501"><div class="ttname"><a href="group___f_s_m_c___private___defines.html#gaf3992efb285ab994c41463af5107c501">PCR_MemoryType_NAND</a></div><div class="ttdeci">#define PCR_MemoryType_NAND</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00058">stm32f10x_fsmc.c:58</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_gaad6d4f5b5a41684ce053fea55bdb98d8"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#gaad6d4f5b5a41684ce053fea55bdb98d8">FSMC_GetECC</a></div><div class="ttdeci">uint32_t FSMC_GetECC(uint32_t FSMC_Bank)</div><div class="ttdoc">Returns the error correction code register value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00603">stm32f10x_fsmc.c:603</a></div></div>
<div class="ttc" id="group___f_s_m_c___hi_z___setup___time_html_gaeb6295e8cc1a524f060c5e780f868033"><div class="ttname"><a href="group___f_s_m_c___hi_z___setup___time.html#gaeb6295e8cc1a524f060c5e780f868033">IS_FSMC_HIZ_TIME</a></div><div class="ttdeci">#define IS_FSMC_HIZ_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00636">stm32f10x_fsmc.h:636</a></div></div>
<div class="ttc" id="group___f_s_m_c___e_c_c___page___size_html_ga58fefa0d55875775a88f54ad7498178f"><div class="ttname"><a href="group___f_s_m_c___e_c_c___page___size.html#ga58fefa0d55875775a88f54ad7498178f">IS_FSMC_ECCPAGE_SIZE</a></div><div class="ttdeci">#define IS_FSMC_ECCPAGE_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00571">stm32f10x_fsmc.h:571</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a979ad605c6a63923e060576ee01e888d"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a979ad605c6a63923e060576ee01e888d">FSMC_NORSRAMInitTypeDef::FSMC_MemoryType</a></div><div class="ttdeci">uint32_t FSMC_MemoryType</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00101">stm32f10x_fsmc.h:101</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga5aa00e4ac522693c6a21bc23ef5a96df"><div class="ttname"><a href="group___peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a></div><div class="ttdeci">#define FSMC_Bank4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01452">stm32f10x.h:1452</a></div></div>
<div class="ttc" id="group___f_s_m_c___access___mode_html_ga1844335f297ea30e9d7fae09ce562092"><div class="ttname"><a href="group___f_s_m_c___access___mode.html#ga1844335f297ea30e9d7fae09ce562092">IS_FSMC_ACCESS_MODE</a></div><div class="ttdeci">#define IS_FSMC_ACCESS_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00517">stm32f10x_fsmc.h:517</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a5d4d76594fc201943b51095e3ef34791"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a5d4d76594fc201943b51095e3ef34791">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalPolarity</a></div><div class="ttdeci">uint32_t FSMC_WaitSignalPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00116">stm32f10x_fsmc.h:116</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___defines_html_gaca1a5c5cd46c8a32dab58c3eb3b865fa"><div class="ttname"><a href="group___f_s_m_c___private___defines.html#gaca1a5c5cd46c8a32dab58c3eb3b865fa">PCR_ECCEN_Reset</a></div><div class="ttdeci">#define PCR_ECCEN_Reset</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00057">stm32f10x_fsmc.c:57</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a60d3ead2188e1dbdf06810e952b3ce0f"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a60d3ead2188e1dbdf06810e952b3ce0f">FSMC_NANDInitTypeDef::FSMC_Bank</a></div><div class="ttdeci">uint32_t FSMC_Bank</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00185">stm32f10x_fsmc.h:185</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_af4ff95085d3bb39e34c2f88ca3140ce5"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af4ff95085d3bb39e34c2f88ca3140ce5">FSMC_NORSRAMInitTypeDef::FSMC_DataAddressMux</a></div><div class="ttdeci">uint32_t FSMC_DataAddressMux</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00097">stm32f10x_fsmc.h:97</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a7ab117a15e780c02fcad5d844e71c425"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_NANDInitTypeDef::FSMC_CommonSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_CommonSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00208">stm32f10x_fsmc.h:208</a></div></div>
<div class="ttc" id="stm32f10x__fsmc_8h_html"><div class="ttname"><a href="stm32f10x__fsmc_8h.html">stm32f10x_fsmc.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the FSMC firmware library. </div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_ga2d410151ceb3428c6a1bf374a0472cde"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#ga2d410151ceb3428c6a1bf374a0472cde">FSMC_PCCARDCmd</a></div><div class="ttdeci">void FSMC_PCCARDCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the PCCARD Memory Bank. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00538">stm32f10x_fsmc.c:538</a></div></div>
<div class="ttc" id="group___f_s_m_c___exported___constants_html_gaca216ea0c184b78f23df15296a10bac0"><div class="ttname"><a href="group___f_s_m_c___exported___constants.html#gaca216ea0c184b78f23df15296a10bac0">IS_FSMC_IT_BANK</a></div><div class="ttdeci">#define IS_FSMC_IT_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00286">stm32f10x_fsmc.h:286</a></div></div>
<div class="ttc" id="group___f_s_m_c___interrupt__sources_html_ga40a38f097a75f27a700e626905fa9a38"><div class="ttname"><a href="group___f_s_m_c___interrupt__sources.html#ga40a38f097a75f27a700e626905fa9a38">IS_FSMC_IT</a></div><div class="ttdeci">#define IS_FSMC_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00649">stm32f10x_fsmc.h:649</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga422986101f42a8811ae89ac69deb2759"><div class="ttname"><a href="group___peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</a></div><div class="ttdeci">#define FSMC_Bank1E</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01449">stm32f10x.h:1449</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___defines_html_gaa63b72d32a32c53a057ee0a45bed0d3b"><div class="ttname"><a href="group___f_s_m_c___private___defines.html#gaa63b72d32a32c53a057ee0a45bed0d3b">BCR_MBKEN_Reset</a></div><div class="ttdeci">#define BCR_MBKEN_Reset</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00050">stm32f10x_fsmc.c:50</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a1791c771ff86f5dc5422040409517e9d"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a1791c771ff86f5dc5422040409517e9d">FSMC_NORSRAMInitTypeDef::FSMC_MemoryDataWidth</a></div><div class="ttdeci">uint32_t FSMC_MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00105">stm32f10x_fsmc.h:105</a></div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_aee510f2e6e6ef18e7f5eedfed702f697"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_PCCARDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_AttributeSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00233">stm32f10x_fsmc.h:233</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_gaab3e6648e8a584e73785361ac960eded"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#gaab3e6648e8a584e73785361ac960eded">FSMC_NORSRAMDeInit</a></div><div class="ttdeci">void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)</div><div class="ttdoc">Deinitializes the FSMC NOR/SRAM Banks registers to their default reset values. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00102">stm32f10x_fsmc.c:102</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga411eedc00b5b2b22b494004d4f41b736"><div class="ttname"><a href="group___peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736">FSMC_Bank3</a></div><div class="ttdeci">#define FSMC_Bank3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l01451">stm32f10x.h:1451</a></div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_a3ffd8c627ffe3ac90dfbfe93a8b97c26"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a3ffd8c627ffe3ac90dfbfe93a8b97c26">FSMC_PCCARDInitTypeDef::FSMC_Waitfeature</a></div><div class="ttdeci">uint32_t FSMC_Waitfeature</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00219">stm32f10x_fsmc.h:219</a></div></div>
<div class="ttc" id="group___f_s_m_c___e_c_c___page___size_html_gaaa1661267b44e6728fa64aca79de54b3"><div class="ttname"><a href="group___f_s_m_c___e_c_c___page___size.html#gaaa1661267b44e6728fa64aca79de54b3">FSMC_ECCPageSize_256Bytes</a></div><div class="ttdeci">#define FSMC_ECCPageSize_256Bytes</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00565">stm32f10x_fsmc.h:565</a></div></div>
<div class="ttc" id="group___f_s_m_c___extended___mode_html_gaef9ff4c81a52fdb0471d2c4422271d2a"><div class="ttname"><a href="group___f_s_m_c___extended___mode.html#gaef9ff4c81a52fdb0471d2c4422271d2a">FSMC_ExtendedMode_Enable</a></div><div class="ttdeci">#define FSMC_ExtendedMode_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00428">stm32f10x_fsmc.h:428</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_gad9387e7674b8a376256a3378649e004e"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#gad9387e7674b8a376256a3378649e004e">FSMC_ClearITPendingBit</a></div><div class="ttdeci">void FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT)</div><div class="ttdoc">Clears the FSMC&amp;#39;s interrupt pending bits. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00833">stm32f10x_fsmc.c:833</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___functions_html_gaf33e6dfc34f62d16a0cb416de9e83d28"><div class="ttname"><a href="group___f_s_m_c___private___functions.html#gaf33e6dfc34f62d16a0cb416de9e83d28">FSMC_NORSRAMStructInit</a></div><div class="ttdeci">void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef *FSMC_NORSRAMInitStruct)</div><div class="ttdoc">Fills each FSMC_NORSRAMInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00380">stm32f10x_fsmc.c:380</a></div></div>
<div class="ttc" id="group___f_s_m_c___private___defines_html_gac6d0ddc3888a0554b032f0f484cfe332"><div class="ttname"><a href="group___f_s_m_c___private___defines.html#gac6d0ddc3888a0554b032f0f484cfe332">PCR_PBKEN_Reset</a></div><div class="ttdeci">#define PCR_PBKEN_Reset</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00055">stm32f10x_fsmc.c:55</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d8b772108138bf796aaa3f7fe4e09294.html">sorc</a></li><li class="navelem"><a class="el" href="dir_d4c0d2a84ec81c12611b75e86cdf4784.html">system</a></li><li class="navelem"><a class="el" href="dir_c833da712e948f6a355b239225ed313c.html">src</a></li><li class="navelem"><a class="el" href="dir_5a697d396fb5f8837a397ab68dab737b.html">stm32f1-stdperiph</a></li><li class="navelem"><a class="el" href="stm32f10x__fsmc_8c.html">stm32f10x_fsmc.c</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
