$date
	Sat Oct 31 03:04:39 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! Y [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 1 # enable $end
$scope module U1 $end
$var wire 4 $ A [3:0] $end
$var wire 1 # enable $end
$var wire 4 % Y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz %
b0 $
0#
b0 "
bz !
$end
#2
b0 !
b0 %
1#
#3
b1 !
b1 %
b1 "
b1 $
#4
b1010 !
b1010 %
b1010 "
b1010 $
#5
b1011 !
b1011 %
b1011 "
b1011 $
#6
b100 !
b100 %
b100 "
b100 $
#7
b101 !
b101 %
b101 "
b101 $
#8
b1110 !
b1110 %
b1110 "
b1110 $
#9
b1111 !
b1111 %
b1111 "
b1111 $
#10
b1000 !
b1000 %
b1000 "
b1000 $
#11
b1001 !
b1001 %
b1001 "
b1001 $
#12
b10 !
b10 %
b10 "
b10 $
#13
b11 !
b11 %
b11 "
b11 $
#14
b1100 !
b1100 %
b1100 "
b1100 $
#15
b1101 !
b1101 %
b1101 "
b1101 $
#16
b110 !
b110 %
b110 "
b110 $
#17
b111 !
b111 %
b111 "
b111 $
#20
