#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x129e06300 .scope module, "Sync_mem_beh" "Sync_mem_beh" 2 66;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "we";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 16 "addr";
    .port_info 3 /INPUT 8 "wrData";
    .port_info 4 /OUTPUT 8 "rdData";
P_0x129e06470 .param/l "DEPTH" 0 2 66, +C4<00000000000000000000000000010000>;
P_0x129e064b0 .param/l "NDEPTH" 1 2 75, +C4<000000000000000000000000000000010000000000000000>;
P_0x129e064f0 .param/l "WIDTH" 0 2 66, +C4<00000000000000000000000000001000>;
v0x129e07610_0 .net *"_ivl_1", 0 0, L_0x129e1bc10;  1 drivers
v0x129e17630_0 .net *"_ivl_2", 7 0, L_0x129e1bcb0;  1 drivers
v0x129e176d0_0 .net *"_ivl_4", 17 0, L_0x129e1bd50;  1 drivers
L_0x120050010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x129e17780_0 .net *"_ivl_7", 1 0, L_0x120050010;  1 drivers
L_0x120050058 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x129e17830_0 .net/2u *"_ivl_8", 7 0, L_0x120050058;  1 drivers
o0x120018100 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x129e17920_0 .net "addr", 15 0, o0x120018100;  0 drivers
o0x120018130 .functor BUFZ 1, C4<z>; HiZ drive
v0x129e179d0_0 .net "clk", 0 0, o0x120018130;  0 drivers
v0x129e17a70 .array "local_mem", 65535 0, 7 0;
v0x129e17b10_0 .net "rdData", 7 0, L_0x129e1be90;  1 drivers
o0x120018190 .functor BUFZ 1, C4<z>; HiZ drive
v0x129e17c20_0 .net "we", 0 0, o0x120018190;  0 drivers
o0x1200181c0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x129e17cc0_0 .net "wrData", 7 0, o0x1200181c0;  0 drivers
E_0x129e065c0 .event posedge, v0x129e179d0_0;
L_0x129e1bc10 .reduce/nor o0x120018190;
L_0x129e1bcb0 .array/port v0x129e17a70, L_0x129e1bd50;
L_0x129e1bd50 .concat [ 16 2 0 0], o0x120018100, L_0x120050010;
L_0x129e1be90 .functor MUXZ 8, L_0x120050058, L_0x129e1bcb0, L_0x129e1bc10, C4<>;
S_0x129e07320 .scope module, "mem_tb" "mem_tb" 3 1;
 .timescale 0 0;
P_0x129e07490 .param/l "DEPTH" 1 3 4, +C4<00000000000000000000000000000100>;
P_0x129e074d0 .param/l "NDEPTH" 1 3 5, +C4<000000000000000000000000000000010000>;
P_0x129e07510 .param/l "WIDTH" 1 3 3, +C4<00000000000000000000000000001000>;
v0x129e1b540_0 .var "addr", 3 0;
v0x129e1b5d0_0 .var "clk", 0 0;
v0x129e1b6e0_0 .var "i", 31 0;
v0x129e1b770_0 .net "rdData_Async", 7 0, L_0x129e1c300;  1 drivers
v0x129e1b800_0 .net "rdData_sync", 7 0, L_0x129e1c730;  1 drivers
v0x129e1b8d0_0 .var "rst", 0 0;
v0x129e1b9e0_0 .var/i "seed", 31 0;
v0x129e1ba70_0 .var "we", 0 0;
v0x129e1bb00_0 .var "wrData", 7 0;
S_0x129e17df0 .scope task, "front_sweep_Write" "front_sweep_Write" 3 53, 3 53 0, S_0x129e07320;
 .timescale 0 0;
TD_mem_tb.front_sweep_Write ;
T_0.0 ;
    %load/vec4 v0x129e1b6e0_0;
    %pad/u 36;
    %cmpi/u 16, 0, 36;
    %jmp/0xz T_0.1, 5;
    %vpi_func 3 55 "$urandom" 32, v0x129e1b9e0_0 {0 0 0};
    %pad/u 8;
    %store/vec4 v0x129e1bb00_0, 0, 8;
    %load/vec4 v0x129e1b6e0_0;
    %pad/u 4;
    %store/vec4 v0x129e1b540_0, 0, 4;
    %vpi_call 3 57 "$display", "i=%0d, wrdata = %0d", v0x129e1b6e0_0, v0x129e1bb00_0 {0 0 0};
    %load/vec4 v0x129e1b6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x129e1b6e0_0, 0, 32;
    %delay 5, 0;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x129e17fb0 .scope module, "my_ASYNC_mem1" "aSync_mem" 3 17, 2 1 0, S_0x129e07320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "we";
    .port_info 1 /INPUT 4 "addr";
    .port_info 2 /INPUT 8 "wrData";
    .port_info 3 /OUTPUT 8 "rdData";
P_0x129e18170 .param/l "DEPTH" 0 2 1, +C4<00000000000000000000000000000100>;
P_0x129e181b0 .param/l "NDEPTH" 1 2 9, +C4<000000000000000000000000000000010000>;
P_0x129e181f0 .param/l "WIDTH" 0 2 1, +C4<00000000000000000000000000001000>;
L_0x129e1c010 .functor NOT 1, v0x129e1ba70_0, C4<0>, C4<0>, C4<0>;
v0x129e18480_0 .net *"_ivl_0", 0 0, L_0x129e1c010;  1 drivers
v0x129e18530_0 .net *"_ivl_2", 7 0, L_0x129e1c100;  1 drivers
v0x129e185d0_0 .net *"_ivl_4", 5 0, L_0x129e1c1a0;  1 drivers
L_0x1200500a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x129e18660_0 .net *"_ivl_7", 1 0, L_0x1200500a0;  1 drivers
L_0x1200500e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x129e186f0_0 .net/2u *"_ivl_8", 7 0, L_0x1200500e8;  1 drivers
v0x129e187c0_0 .net "addr", 3 0, v0x129e1b540_0;  1 drivers
v0x129e18870 .array "local_mem", 15 0, 7 0;
v0x129e18910_0 .net "rdData", 7 0, L_0x129e1c300;  alias, 1 drivers
v0x129e189c0_0 .net "we", 0 0, v0x129e1ba70_0;  1 drivers
v0x129e18ad0_0 .net "wrData", 7 0, v0x129e1bb00_0;  1 drivers
E_0x129e18440 .event anyedge, v0x129e189c0_0, v0x129e18ad0_0, v0x129e187c0_0;
L_0x129e1c100 .array/port v0x129e18870, L_0x129e1c1a0;
L_0x129e1c1a0 .concat [ 4 2 0 0], v0x129e1b540_0, L_0x1200500a0;
L_0x129e1c300 .functor MUXZ 8, L_0x1200500e8, L_0x129e1c100, L_0x129e1c010, C4<>;
S_0x129e18bd0 .scope module, "my_SYNC_mem1" "Sync_mem_struct" 3 24, 2 38 0, S_0x129e07320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "we";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 4 "addr";
    .port_info 4 /INPUT 8 "wrData";
    .port_info 5 /OUTPUT 8 "rdData";
P_0x129e18d90 .param/l "DEPTH" 0 2 39, +C4<00000000000000000000000000000100>;
P_0x129e18dd0 .param/l "WIDTH" 0 2 39, +C4<00000000000000000000000000001000>;
v0x129e1adc0_0 .net "addr", 3 0, v0x129e1b540_0;  alias, 1 drivers
v0x129e1aeb0_0 .net "clk", 0 0, v0x129e1b5d0_0;  1 drivers
v0x129e1af40_0 .net "rdData", 7 0, L_0x129e1c730;  alias, 1 drivers
v0x129e1aff0_0 .net "rst", 0 0, v0x129e1b8d0_0;  1 drivers
v0x129e1b080_0 .net "we", 0 0, v0x129e1ba70_0;  alias, 1 drivers
v0x129e1b190_0 .net "wire_addr", 3 0, v0x129e1a000_0;  1 drivers
v0x129e1b260_0 .net "wire_we", 0 0, v0x129e1a5f0_0;  1 drivers
v0x129e1b330_0 .net "wire_wrData", 7 0, v0x129e1abd0_0;  1 drivers
v0x129e1b400_0 .net "wrData", 7 0, v0x129e1bb00_0;  alias, 1 drivers
S_0x129e18fd0 .scope module, "mem1" "aSync_mem" 2 58, 2 1 0, S_0x129e18bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "we";
    .port_info 1 /INPUT 4 "addr";
    .port_info 2 /INPUT 8 "wrData";
    .port_info 3 /OUTPUT 8 "rdData";
P_0x129e19190 .param/l "DEPTH" 0 2 1, +C4<00000000000000000000000000000100>;
P_0x129e191d0 .param/l "NDEPTH" 1 2 9, +C4<000000000000000000000000000000010000>;
P_0x129e19210 .param/l "WIDTH" 0 2 1, +C4<00000000000000000000000000001000>;
L_0x129e1c4c0 .functor NOT 1, v0x129e1a5f0_0, C4<0>, C4<0>, C4<0>;
v0x129e19470_0 .net *"_ivl_0", 0 0, L_0x129e1c4c0;  1 drivers
v0x129e19530_0 .net *"_ivl_2", 7 0, L_0x129e1c530;  1 drivers
v0x129e195d0_0 .net *"_ivl_4", 5 0, L_0x129e1c5d0;  1 drivers
L_0x120050130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x129e19660_0 .net *"_ivl_7", 1 0, L_0x120050130;  1 drivers
L_0x120050178 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x129e196f0_0 .net/2u *"_ivl_8", 7 0, L_0x120050178;  1 drivers
v0x129e197c0_0 .net "addr", 3 0, v0x129e1a000_0;  alias, 1 drivers
v0x129e19870 .array "local_mem", 15 0, 7 0;
v0x129e19910_0 .net "rdData", 7 0, L_0x129e1c730;  alias, 1 drivers
v0x129e199c0_0 .net "we", 0 0, v0x129e1a5f0_0;  alias, 1 drivers
v0x129e19ad0_0 .net "wrData", 7 0, v0x129e1abd0_0;  alias, 1 drivers
E_0x129e19430 .event anyedge, v0x129e199c0_0, v0x129e19ad0_0, v0x129e197c0_0;
L_0x129e1c530 .array/port v0x129e19870, L_0x129e1c5d0;
L_0x129e1c5d0 .concat [ 4 2 0 0], v0x129e1a000_0, L_0x120050130;
L_0x129e1c730 .functor MUXZ 8, L_0x120050178, L_0x129e1c530, L_0x129e1c4c0, C4<>;
S_0x129e19bd0 .scope module, "my_addr1" "my_reg" 2 54, 2 22 0, S_0x129e18bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "D";
    .port_info 3 /OUTPUT 4 "Q";
P_0x129e19d90 .param/l "WIDTH" 0 2 22, +C4<00000000000000000000000000000100>;
v0x129e19f30_0 .net "D", 3 0, v0x129e1b540_0;  alias, 1 drivers
v0x129e1a000_0 .var "Q", 3 0;
v0x129e1a090_0 .net "clk", 0 0, v0x129e1b5d0_0;  alias, 1 drivers
v0x129e1a120_0 .net "rst", 0 0, v0x129e1b8d0_0;  alias, 1 drivers
E_0x129e19ef0/0 .event negedge, v0x129e1a120_0;
E_0x129e19ef0/1 .event posedge, v0x129e1a090_0;
E_0x129e19ef0 .event/or E_0x129e19ef0/0, E_0x129e19ef0/1;
S_0x129e1a1d0 .scope module, "my_addr2" "my_reg" 2 56, 2 22 0, S_0x129e18bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
P_0x129e1a390 .param/l "WIDTH" 0 2 22, +C4<00000000000000000000000000000001>;
v0x129e1a530_0 .net "D", 0 0, v0x129e1ba70_0;  alias, 1 drivers
v0x129e1a5f0_0 .var "Q", 0 0;
v0x129e1a680_0 .net "clk", 0 0, v0x129e1b5d0_0;  alias, 1 drivers
v0x129e1a710_0 .net "rst", 0 0, v0x129e1b8d0_0;  alias, 1 drivers
S_0x129e1a7c0 .scope module, "my_wrData" "my_reg" 2 55, 2 22 0, S_0x129e18bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
P_0x129e1a980 .param/l "WIDTH" 0 2 22, +C4<00000000000000000000000000001000>;
v0x129e1ab00_0 .net "D", 7 0, v0x129e1bb00_0;  alias, 1 drivers
v0x129e1abd0_0 .var "Q", 7 0;
v0x129e1ac60_0 .net "clk", 0 0, v0x129e1b5d0_0;  alias, 1 drivers
v0x129e1acf0_0 .net "rst", 0 0, v0x129e1b8d0_0;  alias, 1 drivers
    .scope S_0x129e06300;
T_1 ;
    %wait E_0x129e065c0;
    %load/vec4 v0x129e17c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x129e17cc0_0;
    %load/vec4 v0x129e17920_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x129e17a70, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x129e17fb0;
T_2 ;
    %wait E_0x129e18440;
    %load/vec4 v0x129e189c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x129e18ad0_0;
    %load/vec4 v0x129e187c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x129e18870, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x129e19bd0;
T_3 ;
    %wait E_0x129e19ef0;
    %load/vec4 v0x129e1a120_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x129e1a000_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x129e19f30_0;
    %assign/vec4 v0x129e1a000_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x129e1a7c0;
T_4 ;
    %wait E_0x129e19ef0;
    %load/vec4 v0x129e1acf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x129e1abd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x129e1ab00_0;
    %assign/vec4 v0x129e1abd0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x129e1a1d0;
T_5 ;
    %wait E_0x129e19ef0;
    %load/vec4 v0x129e1a710_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x129e1a5f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x129e1a530_0;
    %assign/vec4 v0x129e1a5f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x129e18fd0;
T_6 ;
    %wait E_0x129e19430;
    %load/vec4 v0x129e199c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x129e19ad0_0;
    %load/vec4 v0x129e197c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x129e19870, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x129e07320;
T_7 ;
    %vpi_call 3 37 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x129e07320 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129e1b5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129e1b8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129e1ba70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x129e1b540_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x129e1bb00_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x129e1b8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x129e1ba70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x129e1b6e0_0, 0, 32;
    %fork TD_mem_tb.front_sweep_Write, S_0x129e17df0;
    %join;
    %vpi_call 3 45 "$display", "Width param: %0d", P_0x129e07510 {0 0 0};
    %vpi_call 3 46 "$display", "DEPTH param: %0d", P_0x129e07490 {0 0 0};
    %vpi_call 3 47 "$display", "NDEPTH param: %0d", P_0x129e074d0 {0 0 0};
    %delay 5, 0;
    %vpi_call 3 49 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x129e07320;
T_8 ;
    %delay 5, 0;
    %load/vec4 v0x129e1b5d0_0;
    %inv;
    %store/vec4 v0x129e1b5d0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "memory_modules.v";
    "mem_tb.v";
