==================== SIMULATION PARAMETERS ======================
01. Trace Prefix:                      app2
02. Set Index Bits:                    6
03. Associativity:                     2
04. Block Bits:                        5
05. Block Size (Bytes):                32
06. Number of Sets:                    64
07. Cache Size (KB per core):          4 KB
08. MESI Protocol:                     Enabled
09. Write Policy:                      Write-back, Write-allocate
10. Replacement Policy:                LRU
11. Bus:                               Central snooping bus

==================== SIMULATION STATISTICS =====================
******** Program execution completed ******** in 62605285cycles ********
============ Simulation results (Cache 0) ============
01. number of instructions:            3270032
02. number of reads:                   2380720
03. number of writes:                  889412
04. number of execution cycles:        20372444
05. number of idle cycles:             16681716
06. number of cache misses:            184167
07. cache miss rate:                   5.63%
08. number of cache evictions:         26138
09. number of write backs:             26228
10. number of invalidations:           128
11. data traffic in bytes:             7163840
============ Simulation results (Cache 1) ============
01. number of instructions:            3287167
02. number of reads:                   2388005
03. number of writes:                  899247
04. number of execution cycles:        20355657
05. number of idle cycles:             24511148
06. number of cache misses:            183972
07. cache miss rate:                   5.60%
08. number of cache evictions:         27455
09. number of write backs:             27553
10. number of invalidations:           85
11. data traffic in bytes:             7385120
============ Simulation results (Cache 2) ============
01. number of instructions:            117693
02. number of reads:                   74523
03. number of writes:                  43175
04. number of execution cycles:        863723
05. number of idle cycles:             31326751
06. number of cache misses:            8254
07. cache miss rate:                   7.01%
08. number of cache evictions:         2807
09. number of write backs:             2820
10. number of invalidations:           5
11. data traffic in bytes:             736512
============ Simulation results (Cache 3) ============
01. number of instructions:            3324918
02. number of reads:                   2416052
03. number of writes:                  908867
04. number of execution cycles:        20689548
05. number of idle cycles:             42100562
06. number of cache misses:            184825
07. cache miss rate:                   5.56%
08. number of cache evictions:         25712
09. number of write backs:             25727
10. number of invalidations:           1
11. data traffic in bytes:             6771104
==================== BUS STATISTICS =============================
01. number of transactions:            643765
02. data traffic in bytes:             20593472
