git clone --depth 1 --no-tags https://github.com/rtldesignlabs/spi.git f:/verilog_sva_gh_scraper/data/full_repos/294509718
git clone --depth 1 --no-tags https://github.com/Beikerone/FPGA_game.git f:/verilog_sva_gh_scraper/data/full_repos/282583555
git clone --depth 1 --no-tags https://github.com/garlapatirahul/agent_sva.git f:/verilog_sva_gh_scraper/data/full_repos/280742604
git clone --depth 1 --no-tags https://github.com/systemverilogstudio/training.git f:/verilog_sva_gh_scraper/data/full_repos/290564938
git clone --depth 1 --no-tags https://github.com/dreaqdp/PA-MIRI.git f:/verilog_sva_gh_scraper/data/full_repos/307697016
git clone --depth 1 --no-tags https://github.com/calvinwiebe/metrics-public-integration.git f:/verilog_sva_gh_scraper/data/full_repos/302166649
git clone --depth 1 --no-tags https://github.com/akshatmathur16/AHB.git f:/verilog_sva_gh_scraper/data/full_repos/310901476
git clone --depth 1 --no-tags https://github.com/sthornington/matrix8x8.git f:/verilog_sva_gh_scraper/data/full_repos/311855073
git clone --depth 1 --no-tags https://github.com/merledu/Murtajiz_core_sv.git f:/verilog_sva_gh_scraper/data/full_repos/309413484
git clone --depth 1 --no-tags https://github.com/aflores614/Verilog_ECE_526.git f:/verilog_sva_gh_scraper/data/full_repos/307184178
git clone --depth 1 --no-tags https://github.com/Artem1199/ECE540-finalproject.git f:/verilog_sva_gh_scraper/data/full_repos/311596453
git clone --depth 1 --no-tags https://github.com/lucasbrant/processador_i2o2.git f:/verilog_sva_gh_scraper/data/full_repos/308159933
git clone --depth 1 --no-tags https://github.com/openhwgroup/cv32e40x.git f:/verilog_sva_gh_scraper/data/full_repos/341497701
git clone --depth 1 --no-tags https://github.com/srg320/Saturn_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/334423872
git clone --depth 1 --no-tags https://github.com/openhwgroup/cv32e40s.git f:/verilog_sva_gh_scraper/data/full_repos/341502497
git clone --depth 1 --no-tags https://github.com/Xilinx/open-nic-shell.git f:/verilog_sva_gh_scraper/data/full_repos/343549926
git clone --depth 1 --no-tags https://github.com/pulp-platform/hero.git f:/verilog_sva_gh_scraper/data/full_repos/323345486
git clone --depth 1 --no-tags https://github.com/waviousllc/wav-lpddr-hw.git f:/verilog_sva_gh_scraper/data/full_repos/348144172
git clone --depth 1 --no-tags https://github.com/kumarrishav14/AXI.git f:/verilog_sva_gh_scraper/data/full_repos/325205132
git clone --depth 1 --no-tags https://github.com/daglem/reDIP-SID.git f:/verilog_sva_gh_scraper/data/full_repos/328488852
git clone --depth 1 --no-tags https://github.com/tishi43/h265_decoder.git f:/verilog_sva_gh_scraper/data/full_repos/349324053
git clone --depth 1 --no-tags https://github.com/openhwgroup/core-v-xif.git f:/verilog_sva_gh_scraper/data/full_repos/344473829
git clone --depth 1 --no-tags https://github.com/mikeroyal/Verilog-SystemVerilog-Guide.git f:/verilog_sva_gh_scraper/data/full_repos/321790120
git clone --depth 1 --no-tags https://github.com/Travissss/ahb2apb-bridge.git f:/verilog_sva_gh_scraper/data/full_repos/324789266
git clone --depth 1 --no-tags https://github.com/oprecomp/DDR4_controller.git f:/verilog_sva_gh_scraper/data/full_repos/321978574
git clone --depth 1 --no-tags https://github.com/zhouchuanrui/JSONinSV.git f:/verilog_sva_gh_scraper/data/full_repos/331020928
git clone --depth 1 --no-tags https://github.com/WukLab/FPGA-OS.git f:/verilog_sva_gh_scraper/data/full_repos/331515582
git clone --depth 1 --no-tags https://github.com/AI-Vector-Accelerator/ava-core.git f:/verilog_sva_gh_scraper/data/full_repos/330707102
git clone --depth 1 --no-tags https://github.com/amichai-bd/riscv-multi-core-lotr.git f:/verilog_sva_gh_scraper/data/full_repos/349827513
git clone --depth 1 --no-tags https://github.com/ic-lab-duth/DRIM-S.git f:/verilog_sva_gh_scraper/data/full_repos/345948930
git clone --depth 1 --no-tags https://github.com/georgeyhere/FPGA-Video-Processing.git f:/verilog_sva_gh_scraper/data/full_repos/321791796
git clone --depth 1 --no-tags https://github.com/svenka3/ivl_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/316245269
git clone --depth 1 --no-tags https://github.com/intel/pfr-wilson-city.git f:/verilog_sva_gh_scraper/data/full_repos/332886620
git clone --depth 1 --no-tags https://github.com/bensampson5/libsv.git f:/verilog_sva_gh_scraper/data/full_repos/324010177
git clone --depth 1 --no-tags https://github.com/Efinix-Inc/evsoc.git f:/verilog_sva_gh_scraper/data/full_repos/319491543
git clone --depth 1 --no-tags https://github.com/dh73/A_Formal_Tale_Chapter_I_AMBA.git f:/verilog_sva_gh_scraper/data/full_repos/313506846
git clone --depth 1 --no-tags https://github.com/ic-lab-duth/DRIM.git f:/verilog_sva_gh_scraper/data/full_repos/345558394
git clone --depth 1 --no-tags https://github.com/pulp-platform/rbe.git f:/verilog_sva_gh_scraper/data/full_repos/335705659
git clone --depth 1 --no-tags https://github.com/srg320/Saturn.git f:/verilog_sva_gh_scraper/data/full_repos/318447904
git clone --depth 1 --no-tags https://github.com/holdenQWER/systemverilog_design_pattern.git f:/verilog_sva_gh_scraper/data/full_repos/336689173
git clone --depth 1 --no-tags https://github.com/Xilinx/vck190-base-trd.git f:/verilog_sva_gh_scraper/data/full_repos/317765454
git clone --depth 1 --no-tags https://github.com/asadalam/FINN_MatrixVector_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/344472298
git clone --depth 1 --no-tags https://github.com/ChienKaiMa/HDR-Imaging-with-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/319385553
git clone --depth 1 --no-tags https://github.com/luunguyen97/DPU-TRD-ZCU104.git f:/verilog_sva_gh_scraper/data/full_repos/323296473
git clone --depth 1 --no-tags https://github.com/iammituraj/FIFOs.git f:/verilog_sva_gh_scraper/data/full_repos/348785473
git clone --depth 1 --no-tags https://github.com/srg320/SH.git f:/verilog_sva_gh_scraper/data/full_repos/318445251
git clone --depth 1 --no-tags https://github.com/Harshil1995/I2C_UVM_APB.git f:/verilog_sva_gh_scraper/data/full_repos/319785203
git clone --depth 1 --no-tags https://github.com/semify-eda/go.debug.git f:/verilog_sva_gh_scraper/data/full_repos/341675169
git clone --depth 1 --no-tags https://github.com/oshears/SNN-FPGA-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/331760330
git clone --depth 1 --no-tags https://github.com/jmcneal/config_policy_pattern.git f:/verilog_sva_gh_scraper/data/full_repos/321156564
git clone --depth 1 --no-tags https://github.com/risc-v-cpu/ez-risc-v-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/349675616
git clone --depth 1 --no-tags https://github.com/kumarrishav14/SRAM_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/316937495
git clone --depth 1 --no-tags https://github.com/TaoHeyi/ECE385-Tank-World-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/321119196
git clone --depth 1 --no-tags https://github.com/Infineon/adsbenchmark.git f:/verilog_sva_gh_scraper/data/full_repos/341541533
git clone --depth 1 --no-tags https://github.com/merledu/azadi.git f:/verilog_sva_gh_scraper/data/full_repos/316928201
git clone --depth 1 --no-tags https://github.com/pulp-platform/redundancy_cells.git f:/verilog_sva_gh_scraper/data/full_repos/325590869
git clone --depth 1 --no-tags https://github.com/CPEN-391-TEAM-7/RNN_Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/341020101
git clone --depth 1 --no-tags https://github.com/Menci/pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/320444767
git clone --depth 1 --no-tags https://github.com/grant4001/CORDIC-UART-Artix-7.git f:/verilog_sva_gh_scraper/data/full_repos/347256359
git clone --depth 1 --no-tags https://github.com/VimfulDang/APB-SPI-Controller-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/323479446
git clone --depth 1 --no-tags https://github.com/NamiLiy/Helios_scalable_QEC.git f:/verilog_sva_gh_scraper/data/full_repos/345437897
git clone --depth 1 --no-tags https://github.com/Travissss/100BT1_DV.git f:/verilog_sva_gh_scraper/data/full_repos/338776209
git clone --depth 1 --no-tags https://github.com/nbdd0121/muntjac-soc.git f:/verilog_sva_gh_scraper/data/full_repos/334562225
git clone --depth 1 --no-tags https://github.com/nbdd0121/sdhci.git f:/verilog_sva_gh_scraper/data/full_repos/331864061
git clone --depth 1 --no-tags https://github.com/SamarSarda/AMBA-APB-I2C-Project.git f:/verilog_sva_gh_scraper/data/full_repos/341951023
git clone --depth 1 --no-tags https://github.com/Danny1379/RISC_V_MultiCycle_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/339021605
git clone --depth 1 --no-tags https://github.com/gotti/shrv32.git f:/verilog_sva_gh_scraper/data/full_repos/318982813
git clone --depth 1 --no-tags https://github.com/gchinna/ahb_pkg.git f:/verilog_sva_gh_scraper/data/full_repos/316774712
git clone --depth 1 --no-tags https://github.com/takah29/arm-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/340643435
git clone --depth 1 --no-tags https://github.com/pulp-platform/udma_hyper.git f:/verilog_sva_gh_scraper/data/full_repos/344082520
git clone --depth 1 --no-tags https://github.com/fadialzammar/FPGAmeBoy.git f:/verilog_sva_gh_scraper/data/full_repos/327785136
git clone --depth 1 --no-tags https://github.com/debugevent90901/FPGA-based-3D-graphics-renderer.git f:/verilog_sva_gh_scraper/data/full_repos/320757780
git clone --depth 1 --no-tags https://github.com/mehaltalukder/UART_UVM_Project.git f:/verilog_sva_gh_scraper/data/full_repos/313122835
git clone --depth 1 --no-tags https://github.com/AFEI1100/easyUVM-master.git f:/verilog_sva_gh_scraper/data/full_repos/317438142
git clone --depth 1 --no-tags https://github.com/teekamkhandelwal/memory_verification_using_system_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/315512848
git clone --depth 1 --no-tags https://github.com/letitbe0201/NOC-Switch.git f:/verilog_sva_gh_scraper/data/full_repos/315075471
git clone --depth 1 --no-tags https://github.com/IAIK/coco-ibex.git f:/verilog_sva_gh_scraper/data/full_repos/313850861
git clone --depth 1 --no-tags https://github.com/jieltan/project-v-open.git f:/verilog_sva_gh_scraper/data/full_repos/317381693
git clone --depth 1 --no-tags https://github.com/taneroksuz/wolv-z0.git f:/verilog_sva_gh_scraper/data/full_repos/329968686
git clone --depth 1 --no-tags https://github.com/dramforever/riscarlet.git f:/verilog_sva_gh_scraper/data/full_repos/325735441
git clone --depth 1 --no-tags https://github.com/egorman44/1G-PCS-VIP.git f:/verilog_sva_gh_scraper/data/full_repos/313554553
git clone --depth 1 --no-tags https://github.com/Cra2yPierr0t/stm32_acc.git f:/verilog_sva_gh_scraper/data/full_repos/317767121
git clone --depth 1 --no-tags https://github.com/taneroksuz/aes.git f:/verilog_sva_gh_scraper/data/full_repos/344553142
git clone --depth 1 --no-tags https://github.com/kumarrishav14/ALU_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/319960271
git clone --depth 1 --no-tags https://github.com/2bitsin/FPGAme.git f:/verilog_sva_gh_scraper/data/full_repos/325437287
git clone --depth 1 --no-tags https://github.com/1009qjm/Block-matrix-multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/350609125
git clone --depth 1 --no-tags https://github.com/VSHEV92/AXIS_to_UART.git f:/verilog_sva_gh_scraper/data/full_repos/324309261
git clone --depth 1 --no-tags https://github.com/analogdevicesinc/testbenches.git f:/verilog_sva_gh_scraper/data/full_repos/321361021
git clone --depth 1 --no-tags https://github.com/WasabiFan/apio-upduino-template.git f:/verilog_sva_gh_scraper/data/full_repos/336722463
git clone --depth 1 --no-tags https://github.com/ShashankVM/generic_systemverilog_designs_library.git f:/verilog_sva_gh_scraper/data/full_repos/338828597
git clone --depth 1 --no-tags https://github.com/taneroksuz/sha.git f:/verilog_sva_gh_scraper/data/full_repos/352350761
git clone --depth 1 --no-tags https://github.com/vnegnev/marga.git f:/verilog_sva_gh_scraper/data/full_repos/319072116
git clone --depth 1 --no-tags https://github.com/saipra99/AHB_APB_Assertions.git f:/verilog_sva_gh_scraper/data/full_repos/349731399
git clone --depth 1 --no-tags https://github.com/endereyewxy/NaiveMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/323207347
git clone --depth 1 --no-tags https://github.com/susansun1999/eecs570_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/343613548
git clone --depth 1 --no-tags https://github.com/Hong-Ming/FPGA-Oscilloscope.git f:/verilog_sva_gh_scraper/data/full_repos/313718317
git clone --depth 1 --no-tags https://github.com/techav-homebrew/SE-Exp30.git f:/verilog_sva_gh_scraper/data/full_repos/349909233
git clone --depth 1 --no-tags https://github.com/samarth2317/verification_i2c_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/313543105
git clone --depth 1 --no-tags https://github.com/4caster/de0-nano-matlab-to-axi.git f:/verilog_sva_gh_scraper/data/full_repos/314356554
git clone --depth 1 --no-tags https://github.com/punzik/sugar-lissajous.git f:/verilog_sva_gh_scraper/data/full_repos/343143731
