INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'fifo_cms_to_gtx' already exists in the project.
   Output products for this core may be overwritten.
Resolving generics for 'fifo_cms_to_gtx'...
WARNING:sim - A core named 'fifo_cms_to_gtx' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'fifo_cms_to_gtx'...
Delivering associated files for 'fifo_cms_to_gtx'...
Delivering EJava files for 'fifo_cms_to_gtx'...
Generating implementation netlist for 'fifo_cms_to_gtx'...
INFO:sim - Pre-processing HDL files for 'fifo_cms_to_gtx'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'fifo_cms_to_gtx'
Running ngcbuild...
Writing VEO instantiation template for 'fifo_cms_to_gtx'...
Writing Verilog behavioral simulation model for 'fifo_cms_to_gtx'...
WARNING:sim - Overwriting existing file
   /home/hvuser/cernbox/projects/ise/alct/alct_LX150T_672/tmp/_cg/fifo_cms_to_gt
   x/doc/fifo_generator_v9_3_vinfo.html with file from view xilinx_documentation
Delivered 3 files into directory
/home/hvuser/cernbox/projects/ise/alct/alct_LX150T_672/tmp/_cg/fifo_cms_to_gtx
Delivered 1 file into directory
/home/hvuser/cernbox/projects/ise/alct/alct_LX150T_672/tmp/_cg/fifo_cms_to_gtx
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'fifo_cms_to_gtx'...
Generating metadata file...
Regenerating ISE project file for 'fifo_cms_to_gtx'...
Generating ISE project...
XCO file found: fifo_cms_to_gtx.xco
XMDF file found: fifo_cms_to_gtx_xmdf.tcl
Adding
/home/hvuser/cernbox/projects/ise/alct/alct_LX150T_672/tmp/_cg/fifo_cms_to_gtx.a
sy -view all -origin_type imported
Adding
/home/hvuser/cernbox/projects/ise/alct/alct_LX150T_672/tmp/_cg/fifo_cms_to_gtx.n
gc -view all -origin_type created
Checking file
"/home/hvuser/cernbox/projects/ise/alct/alct_LX150T_672/tmp/_cg/fifo_cms_to_gtx.
ngc" for project device match ...
File
"/home/hvuser/cernbox/projects/ise/alct/alct_LX150T_672/tmp/_cg/fifo_cms_to_gtx.
ngc" device information matches project device.
Adding
/home/hvuser/cernbox/projects/ise/alct/alct_LX150T_672/tmp/_cg/fifo_cms_to_gtx.s
ym -view all -origin_type imported
Adding
/home/hvuser/cernbox/projects/ise/alct/alct_LX150T_672/tmp/_cg/fifo_cms_to_gtx.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/hvuser/cernbox/projects/ise/alct/alct_LX150T_672/tmp/_cg/fifo_cms_to_g
   tx.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/hvuser/cernbox/projects/ise/alct/alct_LX150T_672/tmp/_cg/fifo_cms_to_gtx.v
eo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fifo_cms_to_gtx"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'fifo_cms_to_gtx'.
