INFO: [VRFC 10-2263] Analyzing Verilog file "/home/stud2021/1kolanko/JOS/JOS_old_V/JOS_old_V.gen/sources_1/ip/axi_uartlite_0_1/axi_uartlite_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_uartlite_0
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_address_decoder
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_axi_lite_ipif
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_axi_uartlite
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_baudrate
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_cdc_sync
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_cntr_incr_decr_addn_f
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_cntr_incr_decr_addn_f_2
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_dynshreg_f
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_dynshreg_f_3
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_pselect_f
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_pselect_f__parameterized1
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_slave_attachment
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_srl_fifo_f
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_srl_fifo_f_0
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_srl_fifo_rbu_f
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_srl_fifo_rbu_f_1
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_uartlite_core
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_uartlite_rx
INFO: [VRFC 10-311] analyzing module axi_uartlite_0_uartlite_tx
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/stud2021/1kolanko/JOS/OLEDmy/src/Delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/stud2021/1kolanko/JOS/OLEDmy/src/SpiCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpiCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/stud2021/1kolanko/JOS/OLEDmy/src/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/stud2021/1kolanko/JOS/OLEDmy/src/OledInit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OledInit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/stud2021/1kolanko/JOS/JOS_old_V/JOS_old_V.srcs/sources_1/new/axi_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/stud2021/1kolanko/JOS/OLEDmy/src/fsm_oper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_oper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/stud2021/1kolanko/JOS/JOS_old_V/JOS_old_V.srcs/sources_1/new/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/stud2021/1kolanko/JOS/JOS_old_V/JOS_old_V.srcs/sources_1/new/top_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/stud2021/1kolanko/JOS/OLEDmy/src/update_page.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module update_page
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/stud2021/1kolanko/JOS/OLEDmy/src/oled_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/stud2021/1kolanko/JOS/JOS_old_V/JOS_old_V.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/home/stud2021/1kolanko/JOS/JOS_old_V/JOS_old_V.sim/sim_1/behav/xsim/glbl.v:6]
