module mux2_1(A, B, S, Y);
input A, B, S;
output Y;
wire sbar;
assign sbar= ~S;
pmos p1(Y, A, sbar);
nmos n1(Y, A, S);
pmos p2(Y, B, S);
nmos n2(Y, B, sbar);
endmodule