--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml riconoscitore_stringa_generico.twx
riconoscitore_stringa_generico.ncd -o riconoscitore_stringa_generico.twr
riconoscitore_stringa_generico.pcf -ucf BasysRevEGeneral.ucf

Design file:              riconoscitore_stringa_generico.ncd
Physical constraint file: riconoscitore_stringa_generico.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data<0>     |    2.798(R)|   -0.516(R)|clk_BUFGP         |   0.000|
data<1>     |    2.745(R)|   -0.474(R)|clk_BUFGP         |   0.000|
data<2>     |    2.570(R)|   -0.334(R)|clk_BUFGP         |   0.000|
data<3>     |    2.849(R)|   -0.558(R)|clk_BUFGP         |   0.000|
data<4>     |    2.764(R)|   -0.489(R)|clk_BUFGP         |   0.000|
data<5>     |    2.951(R)|   -0.639(R)|clk_BUFGP         |   0.000|
data<6>     |    3.167(R)|   -0.812(R)|clk_BUFGP         |   0.000|
data<7>     |    3.101(R)|   -0.759(R)|clk_BUFGP         |   0.000|
start       |    3.217(R)|    0.369(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
bad         |    9.752(R)|clk_BUFGP         |   0.000|
correct     |    8.657(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.290|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
data<0>        |bad            |    7.723|
data<1>        |bad            |    7.670|
data<2>        |bad            |    7.495|
data<3>        |bad            |    7.774|
data<4>        |bad            |    7.689|
data<5>        |bad            |    7.876|
data<6>        |bad            |    8.092|
data<7>        |bad            |    8.026|
---------------+---------------+---------+


Analysis completed Mon Jan 15 18:40:42 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 332 MB



