digraph "CFG for '_Z18transpose_smem_padPiS_ii' function" {
	label="CFG for '_Z18transpose_smem_padPiS_ii' function";

	Node0x4fb42b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %6, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %15 = getelementptr i8, i8 addrspace(4)* %5, i64 6\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 2, !range !4, !invariant.load !5\l  %18 = zext i16 %17 to i32\l  %19 = mul i32 %14, %18\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %21 = add i32 %19, %20\l  %22 = mul nuw nsw i32 %20, %10\l  %23 = add nuw nsw i32 %22, %12\l  %24 = freeze i32 %23\l  %25 = freeze i32 %18\l  %26 = udiv i32 %24, %25\l  %27 = mul i32 %26, %25\l  %28 = sub i32 %24, %27\l  %29 = icmp slt i32 %13, %2\l  %30 = icmp slt i32 %21, %3\l  %31 = select i1 %29, i1 %30, i1 false\l  br i1 %31, label %32, label %47\l|{<s0>T|<s1>F}}"];
	Node0x4fb42b0:s0 -> Node0x4fb8100;
	Node0x4fb42b0:s1 -> Node0x4fb8190;
	Node0x4fb8100 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%32:\l32:                                               \l  %33 = add i32 %11, %26\l  %34 = mul nsw i32 %33, %3\l  %35 = add i32 %19, %28\l  %36 = add nsw i32 %35, %34\l  %37 = mul nsw i32 %21, %2\l  %38 = add nsw i32 %37, %13\l  %39 = sext i32 %38 to i64\l  %40 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %39\l  %41 = load i32, i32 addrspace(1)* %40, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %42 = getelementptr inbounds [32 x [33 x i32]], [32 x [33 x i32]]\l... addrspace(3)* @_ZZ18transpose_smem_padPiS_iiE4tile, i32 0, i32 %20, i32 %12\l  store i32 %41, i32 addrspace(3)* %42, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %43 = getelementptr inbounds [32 x [33 x i32]], [32 x [33 x i32]]\l... addrspace(3)* @_ZZ18transpose_smem_padPiS_iiE4tile, i32 0, i32 %28, i32 %26\l  %44 = load i32, i32 addrspace(3)* %43, align 4, !tbaa !7\l  %45 = sext i32 %36 to i64\l  %46 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %45\l  store i32 %44, i32 addrspace(1)* %46, align 4, !tbaa !7\l  br label %47\l}"];
	Node0x4fb8100 -> Node0x4fb8190;
	Node0x4fb8190 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%47:\l47:                                               \l  ret void\l}"];
}
