##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_Encoder_24Mhz
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for SPIM_IntClock
		4.4::Critical Path Report for UART_PCB_LOG_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_Encoder_24Mhz:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_PCB_LOG_IntClock:R)
		5.3::Critical Path Report for (Clock_Encoder_24Mhz:R vs. Clock_Encoder_24Mhz:R)
		5.4::Critical Path Report for (SPIM_IntClock:R vs. SPIM_IntClock:R)
		5.5::Critical Path Report for (UART_PCB_LOG_IntClock:R vs. UART_PCB_LOG_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: Clock_Encoder_24Mhz          | Frequency: 34.30 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK                    | Frequency: 76.61 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                        | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 48.00 MHz  | 
Clock: PWM_CLK                      | N/A                   | Target: 24.00 MHz  | 
Clock: PWM_CLK(fixed-function)      | N/A                   | Target: 24.00 MHz  | 
Clock: SPIM_IntClock                | Frequency: 47.23 MHz  | Target: 2.00 MHz   | 
Clock: UART_PCB_LOG_IntClock        | Frequency: 57.29 MHz  | Target: 0.92 MHz   | 
Clock: timer_clock                  | N/A                   | Target: 24.00 MHz  | 
Clock: timer_clock(fixed-function)  | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_Encoder_24Mhz    Clock_Encoder_24Mhz    41666.7          12511       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_Encoder_24Mhz    20833.3          11639       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              UART_PCB_LOG_IntClock  20833.3          7781        N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_IntClock          SPIM_IntClock          500000           478826      N/A              N/A         N/A              N/A         N/A              N/A         
UART_PCB_LOG_IntClock  UART_PCB_LOG_IntClock  1.08333e+006     1065879     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name               Setup to Clk  Clock Name:Phase       
----------------------  ------------  ---------------------  
Pin_Encoder_T_A(0)_PAD  15386         Clock_Encoder_24Mhz:R  
Pin_Encoder_T_B(0)_PAD  14753         Clock_Encoder_24Mhz:R  
Pin_OptDec_X_A(0)_PAD   18718         Clock_Encoder_24Mhz:R  
Pin_OptDec_X_B(0)_PAD   16696         Clock_Encoder_24Mhz:R  
Pin_OptDec_Y_A(0)_PAD   15892         Clock_Encoder_24Mhz:R  
Pin_OptDec_Y_B(0)_PAD   18605         Clock_Encoder_24Mhz:R  
Pin_OptDec_Z_A(0)_PAD   14976         Clock_Encoder_24Mhz:R  
Pin_OptDec_Z_B(0)_PAD   15811         Clock_Encoder_24Mhz:R  
Pin_SDO(0)_PAD          21680         SPIM_IntClock:R        


                       3.2::Clock to Out
                       -----------------

Port Name                Clock to Out  Clock Name:Phase           
-----------------------  ------------  -------------------------  
Pin_BC_LED(0)_PAD        20696         PWM_CLK(fixed-function):R  
Pin_Buzzer(0)_PAD        21278         PWM_CLK(fixed-function):R  
Pin_CondenserLED(0)_PAD  20156         PWM_CLK(fixed-function):R  
Pin_SCK(0)_PAD           24945         SPIM_IntClock:R            
Pin_SDI(0)_PAD           26038         SPIM_IntClock:R            
UART_TX(0)_PAD           28111         UART_PCB_LOG_IntClock:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_Encoder_24Mhz
*************************************************
Clock: Clock_Encoder_24Mhz
Frequency: 34.30 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 12511p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -4230
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24926
-------------------------------------   ----- 
End-of-path arrival time (ps)           24926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q                                    macrocell64     1250   1250  12511  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/main_0                macrocell2      8695   9945  12511  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  13295  12511  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   6501  19796  12511  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  24926  12511  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  24926  12511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 76.61 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7781p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9583
-------------------------------------   ---- 
End-of-path arrival time (ps)           9583
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                             synccell         1020   1020   7781  RISE       1
\UART_PCB_LOG:BUART:rx_postpoll\/main_2         macrocell32      2911   3931   7781  RISE       1
\UART_PCB_LOG:BUART:rx_postpoll\/q              macrocell32      3350   7281   7781  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2302   9583   7781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SPIM_IntClock
*******************************************
Clock: SPIM_IntClock
Frequency: 47.23 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 478826p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -8480
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             491520

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12694
-------------------------------------   ----- 
End-of-path arrival time (ps)           12694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q            macrocell98     1250   1250  478826  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell7  11444  12694  478826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_PCB_LOG_IntClock
***************************************************
Clock: UART_PCB_LOG_IntClock
Frequency: 57.29 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065879p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -5360
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12094
-------------------------------------   ----- 
End-of-path arrival time (ps)           12094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q            macrocell111   1250   1250  1065879  RISE       1
\UART_PCB_LOG:BUART:rx_counter_load\/main_1  macrocell31    5176   6426  1065879  RISE       1
\UART_PCB_LOG:BUART:rx_counter_load\/q       macrocell31    3350   9776  1065879  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/load   count7cell     2318  12094  1065879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_Encoder_24Mhz:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_T_Z_Select:Sync:ctrl_reg\/control_0
Path End       : \QuadDec_TZ:bQuadDec:quad_A_delayed_0\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 11639p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_Encoder_24Mhz:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5684
-------------------------------------   ---- 
End-of-path arrival time (ps)           5684
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Encoder_T_Z_Select:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Encoder_T_Z_Select:Sync:ctrl_reg\/control_0   controlcell4   2050   2050  11639  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/main_1  macrocell36    3634   5684  11639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_PCB_LOG_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7781p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9583
-------------------------------------   ---- 
End-of-path arrival time (ps)           9583
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                             synccell         1020   1020   7781  RISE       1
\UART_PCB_LOG:BUART:rx_postpoll\/main_2         macrocell32      2911   3931   7781  RISE       1
\UART_PCB_LOG:BUART:rx_postpoll\/q              macrocell32      3350   7281   7781  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2302   9583   7781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1


5.3::Critical Path Report for (Clock_Encoder_24Mhz:R vs. Clock_Encoder_24Mhz:R)
*******************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 12511p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -4230
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24926
-------------------------------------   ----- 
End-of-path arrival time (ps)           24926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q                                    macrocell64     1250   1250  12511  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/main_0                macrocell2      8695   9945  12511  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  13295  12511  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   6501  19796  12511  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  24926  12511  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  24926  12511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (SPIM_IntClock:R vs. SPIM_IntClock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 478826p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -8480
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             491520

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12694
-------------------------------------   ----- 
End-of-path arrival time (ps)           12694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q            macrocell98     1250   1250  478826  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell7  11444  12694  478826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1


5.5::Critical Path Report for (UART_PCB_LOG_IntClock:R vs. UART_PCB_LOG_IntClock:R)
***********************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065879p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -5360
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12094
-------------------------------------   ----- 
End-of-path arrival time (ps)           12094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q            macrocell111   1250   1250  1065879  RISE       1
\UART_PCB_LOG:BUART:rx_counter_load\/main_1  macrocell31    5176   6426  1065879  RISE       1
\UART_PCB_LOG:BUART:rx_counter_load\/q       macrocell31    3350   9776  1065879  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/load   count7cell     2318  12094  1065879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7781p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9583
-------------------------------------   ---- 
End-of-path arrival time (ps)           9583
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                             synccell         1020   1020   7781  RISE       1
\UART_PCB_LOG:BUART:rx_postpoll\/main_2         macrocell32      2911   3931   7781  RISE       1
\UART_PCB_LOG:BUART:rx_postpoll\/q              macrocell32      3350   7281   7781  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2302   9583   7781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_T_Z_Select:Sync:ctrl_reg\/control_0
Path End       : \QuadDec_TZ:bQuadDec:quad_A_delayed_0\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 11639p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_Encoder_24Mhz:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5684
-------------------------------------   ---- 
End-of-path arrival time (ps)           5684
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Encoder_T_Z_Select:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Encoder_T_Z_Select:Sync:ctrl_reg\/control_0   controlcell4   2050   2050  11639  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/main_1  macrocell36    3634   5684  11639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Encoder_T_Z_Select:Sync:ctrl_reg\/control_0
Path End       : \QuadDec_TZ:bQuadDec:quad_B_delayed_0\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 11639p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_Encoder_24Mhz:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5684
-------------------------------------   ---- 
End-of-path arrival time (ps)           5684
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Encoder_T_Z_Select:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Encoder_T_Z_Select:Sync:ctrl_reg\/control_0   controlcell4   2050   2050  11639  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_0\/main_1  macrocell39    3634   5684  11639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 12444p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4880
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                     synccell       1020   1020   7781  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_9  macrocell114   3860   4880  12444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 12511p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -4230
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24926
-------------------------------------   ----- 
End-of-path arrival time (ps)           24926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q                                    macrocell64     1250   1250  12511  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/main_0                macrocell2      8695   9945  12511  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  13295  12511  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   6501  19796  12511  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  24926  12511  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  24926  12511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 13365p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3958
-------------------------------------   ---- 
End-of-path arrival time (ps)           3958
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                      synccell       1020   1020   7781  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_10  macrocell111   2938   3958  13365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 13365p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3958
-------------------------------------   ---- 
End-of-path arrival time (ps)           3958
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                      synccell       1020   1020   7781  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_7  macrocell120   2938   3958  13365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:pollcount_1\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_1\/clock_0
Path slack     : 13393p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3931
-------------------------------------   ---- 
End-of-path arrival time (ps)           3931
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                      synccell       1020   1020   7781  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/main_4  macrocell117   2911   3931  13393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:pollcount_0\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_0\/clock_0
Path slack     : 13393p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3931
-------------------------------------   ---- 
End-of-path arrival time (ps)           3931
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                      synccell       1020   1020   7781  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/main_3  macrocell118   2911   3931  13393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_PCB_LOG:BUART:rx_last\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_last\/clock_0
Path slack     : 13393p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_PCB_LOG_IntClock:R#2)   20833
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3931
-------------------------------------   ---- 
End-of-path arrival time (ps)           3931
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                  synccell       1020   1020   7781  RISE       1
\UART_PCB_LOG:BUART:rx_last\/main_0  macrocell121   2911   3931  13393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_last\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 15175p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -4230
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22261
-------------------------------------   ----- 
End-of-path arrival time (ps)           22261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q                                    macrocell78     1250   1250  15175  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/main_0                macrocell9      9735  10985  15175  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  14335  15175  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2796  17131  15175  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  22261  15175  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  22261  15175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 15811p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19796
-------------------------------------   ----- 
End-of-path arrival time (ps)           19796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q                                    macrocell64     1250   1250  12511  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/main_0                macrocell2      8695   9945  12511  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  13295  12511  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   6501  19796  15811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1203\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 16663p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18944
-------------------------------------   ----- 
End-of-path arrival time (ps)           18944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1203\/q                                    macrocell61     1250   1250  13363  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      6725   7975  13363  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350  11325  13363  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   7619  18944  16663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 16820p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -4230
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20617
-------------------------------------   ----- 
End-of-path arrival time (ps)           20617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q                                    macrocell92     1250   1250  16820  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:reload\/main_0                macrocell16     8103   9353  16820  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:reload\/q                     macrocell16     3350  12703  16820  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2784  15487  16820  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  20617  16820  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  20617  16820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell6       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 18475p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17131
-------------------------------------   ----- 
End-of-path arrival time (ps)           17131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q                                    macrocell78     1250   1250  15175  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/main_0                macrocell9      9735  10985  15175  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  14335  15175  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2796  17131  18475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 18501p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17106
-------------------------------------   ----- 
End-of-path arrival time (ps)           17106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q                                    macrocell78     1250   1250  15175  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/main_0                macrocell9      9735  10985  15175  RISE       1
\QuadDec_X:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  14335  15175  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   2771  17106  18501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 18551p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17055
-------------------------------------   ----- 
End-of-path arrival time (ps)           17055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q                                    macrocell64     1250   1250  12511  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/main_0                macrocell2      8695   9945  12511  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  13295  12511  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   3761  17055  18551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1203\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 18565p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17042
-------------------------------------   ----- 
End-of-path arrival time (ps)           17042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1203\/q                                    macrocell61     1250   1250  13363  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      6725   7975  13363  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350  11325  13363  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   5717  17042  18565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Net_1251\/main_7
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 20027p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18130
-------------------------------------   ----- 
End-of-path arrival time (ps)           18130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q             macrocell78   1250   1250  15175  RISE       1
\QuadDec_X:Net_1251_split\/main_1  macrocell87  11230  12480  20027  RISE       1
\QuadDec_X:Net_1251_split\/q       macrocell87   3350  15830  20027  RISE       1
\QuadDec_X:Net_1251\/main_7        macrocell68   2299  18130  20027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20117p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15490
-------------------------------------   ----- 
End-of-path arrival time (ps)           15490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q                                    macrocell92     1250   1250  16820  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:reload\/main_0                macrocell16     8103   9353  16820  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:reload\/q                     macrocell16     3350  12703  16820  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell6   2787  15490  20117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell6       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 20120p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15487
-------------------------------------   ----- 
End-of-path arrival time (ps)           15487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q                                    macrocell92     1250   1250  16820  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:reload\/main_0                macrocell16     8103   9353  16820  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:reload\/q                     macrocell16     3350  12703  16820  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2784  15487  20120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1203\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 20249p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15358
-------------------------------------   ----- 
End-of-path arrival time (ps)           15358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1203\/q                                    macrocell89     1250   1250  16949  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:count_enable\/main_2          macrocell20     4109   5359  16949  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:count_enable\/q               macrocell20     3350   8709  16949  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell5   6649  15358  20249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1203\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20258p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15349
-------------------------------------   ----- 
End-of-path arrival time (ps)           15349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1203\/q                                    macrocell89     1250   1250  16949  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:count_enable\/main_2          macrocell20     4109   5359  16949  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:count_enable\/q               macrocell20     3350   8709  16949  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell6   6640  15349  20258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell6       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 21697p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19470
-------------------------------------   ----- 
End-of-path arrival time (ps)           19470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  21697  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  21697  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  21697  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:status_0\/main_0             macrocell3      6259   9889  21697  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350  13239  21697  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    6231  19470  21697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 21705p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19461
-------------------------------------   ----- 
End-of-path arrival time (ps)           19461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  18566  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  18566  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  18566  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:status_3\/main_0            macrocell19     4935   8435  21705  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:status_3\/q                 macrocell19     3350  11785  21705  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell5    7676  19461  21705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_X:Net_1203\/main_5
Capture Clock  : \QuadDec_X:Net_1203\/clock_0
Path slack     : 22620p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15536
-------------------------------------   ----- 
End-of-path arrival time (ps)           15536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_filt\/q  macrocell76   1250   1250  21522  RISE       1
\QuadDec_X:Net_1203_split\/main_2   macrocell1    8015   9265  22620  RISE       1
\QuadDec_X:Net_1203_split\/q        macrocell1    3350  12615  22620  RISE       1
\QuadDec_X:Net_1203\/main_5         macrocell75   2922  15536  22620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1251\/q
Path End       : \QuadDec_TZ:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_TZ:bQuadDec:Stsreg\/clock
Path slack     : 22849p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18317
-------------------------------------   ----- 
End-of-path arrival time (ps)           18317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1251\/q                macrocell54    1250   1250  22849  RISE       1
\QuadDec_TZ:Net_611\/main_1            macrocell8     7745   8995  22849  RISE       1
\QuadDec_TZ:Net_611\/q                 macrocell8     3350  12345  22849  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/status_1  statusicell2   5972  18317  22849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1203\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 23505p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12102
-------------------------------------   ----- 
End-of-path arrival time (ps)           12102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1203\/q                                    macrocell75     1250   1250  20778  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     3089   4339  20778  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   7689  20778  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   4413  12102  23505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:state_0\/clock_0
Path slack     : 23580p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14576
-------------------------------------   ----- 
End-of-path arrival time (ps)           14576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q               macrocell78   1250   1250  15175  RISE       1
\QuadDec_X:bQuadDec:state_0\/main_0  macrocell81  13326  14576  23580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:Net_1203\/main_5
Capture Clock  : \QuadDec_Y:Net_1203\/clock_0
Path slack     : 23619p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14537
-------------------------------------   ----- 
End-of-path arrival time (ps)           14537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q  macrocell90    1250   1250  23619  RISE       1
\QuadDec_Y:Net_1203_split\/main_2   macrocell104   7641   8891  23619  RISE       1
\QuadDec_Y:Net_1203_split\/q        macrocell104   3350  12241  23619  RISE       1
\QuadDec_Y:Net_1203\/main_5         macrocell89    2296  14537  23619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:Net_1251\/main_7
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 23662p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14495
-------------------------------------   ----- 
End-of-path arrival time (ps)           14495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q  macrocell90    1250   1250  23619  RISE       1
\QuadDec_Y:Net_1251_split\/main_2   macrocell119   7611   8861  23662  RISE       1
\QuadDec_Y:Net_1251_split\/q        macrocell119   3350  12211  23662  RISE       1
\QuadDec_Y:Net_1251\/main_7         macrocell82    2284  14495  23662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1203\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 24078p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11529
-------------------------------------   ----- 
End-of-path arrival time (ps)           11529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1203\/q                                    macrocell75     1250   1250  20778  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     3089   4339  20778  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   7689  20778  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   3840  11529  24078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_X:bQuadDec:state_0\/clock_0
Path slack     : 24105p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14052
-------------------------------------   ----- 
End-of-path arrival time (ps)           14052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q         macrocell79   1250   1250  21178  RISE       1
\QuadDec_X:bQuadDec:state_0\/main_3  macrocell81  12802  14052  24105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:Net_1251\/main_7
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 24690p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13467
-------------------------------------   ----- 
End-of-path arrival time (ps)           13467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q       macrocell65   1250   1250  24690  RISE       1
\QuadDec_TZ:Net_1251_split\/main_4  macrocell59   6629   7879  24690  RISE       1
\QuadDec_TZ:Net_1251_split\/q       macrocell59   3350  11229  24690  RISE       1
\QuadDec_TZ:Net_1251\/main_7        macrocell54   2238  13467  24690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:Net_1203\/main_5
Capture Clock  : \QuadDec_TZ:Net_1203\/clock_0
Path slack     : 24779p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13378
-------------------------------------   ----- 
End-of-path arrival time (ps)           13378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q             macrocell64   1250   1250  12511  RISE       1
\QuadDec_TZ:Net_1203_split\/main_0  macrocell73   5874   7124  24779  RISE       1
\QuadDec_TZ:Net_1203_split\/q       macrocell73   3350  10474  24779  RISE       1
\QuadDec_TZ:Net_1203\/main_5        macrocell61   2904  13378  24779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 25356p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15810
-------------------------------------   ----- 
End-of-path arrival time (ps)           15810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  19972  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  19972  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  19972  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:status_2\/main_0            macrocell18     2811   6201  25356  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:status_2\/q                 macrocell18     3350   9551  25356  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell5    6259  15810  25356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 25419p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15748
-------------------------------------   ----- 
End-of-path arrival time (ps)           15748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  19081  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  19081  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  19081  RISE       1
\QuadDec_X:Cnt16:CounterUDB:status_3\/main_0            macrocell12     6005   9505  25419  RISE       1
\QuadDec_X:Cnt16:CounterUDB:status_3\/q                 macrocell12     3350  12855  25419  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    2893  15748  25419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 25606p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15561
-------------------------------------   ----- 
End-of-path arrival time (ps)           15561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  25606  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  25606  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  25606  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:status_0\/main_0             macrocell17     6269   9899  25606  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:status_0\/q                  macrocell17     3350  13249  25606  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell5    2312  15561  25606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Net_1251\/main_1
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 25607p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12549
-------------------------------------   ----- 
End-of-path arrival time (ps)           12549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q       macrocell78   1250   1250  15175  RISE       1
\QuadDec_X:Net_1251\/main_1  macrocell68  11299  12549  25607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1251\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 25680p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9927
-------------------------------------   ---- 
End-of-path arrival time (ps)           9927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1251\/q                                    macrocell82     1250   1250  22380  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell5   8677   9927  25680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1251\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 25680p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9927
-------------------------------------   ---- 
End-of-path arrival time (ps)           9927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1251\/q                                    macrocell82     1250   1250  22380  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell6   8677   9927  25680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell6       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 25779p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15388
-------------------------------------   ----- 
End-of-path arrival time (ps)           15388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  25779  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  25779  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  25779  RISE       1
\QuadDec_X:Cnt16:CounterUDB:status_0\/main_0             macrocell10     2889   6519  25779  RISE       1
\QuadDec_X:Cnt16:CounterUDB:status_0\/q                  macrocell10     3350   9869  25779  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    5518  15388  25779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_X:bQuadDec:Stsreg\/clock
Path slack     : 25801p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15366
-------------------------------------   ----- 
End-of-path arrival time (ps)           15366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q          macrocell79    1250   1250  21178  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/status_3  statusicell4  14116  15366  25801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/clock                          statusicell4        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_X:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_X:bQuadDec:state_0\/clock_0
Path slack     : 25836p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12321
-------------------------------------   ----- 
End-of-path arrival time (ps)           12321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_filt\/q   macrocell76   1250   1250  21522  RISE       1
\QuadDec_X:bQuadDec:state_0\/main_1  macrocell81  11071  12321  25836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1251\/q
Path End       : \QuadDec_TZ:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_TZ:bQuadDec:Stsreg\/clock
Path slack     : 25884p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15283
-------------------------------------   ----- 
End-of-path arrival time (ps)           15283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1251\/q                macrocell54    1250   1250  22849  RISE       1
\QuadDec_TZ:Net_530\/main_1            macrocell7     7745   8995  25884  RISE       1
\QuadDec_TZ:Net_530\/q                 macrocell7     3350  12345  25884  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/status_0  statusicell2   2938  15283  25884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1251\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 26633p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8973
-------------------------------------   ---- 
End-of-path arrival time (ps)           8973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1251\/q                                    macrocell54     1250   1250  22849  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   7723   8973  26633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell2       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:Net_1251\/main_4
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 26777p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11380
-------------------------------------   ----- 
End-of-path arrival time (ps)           11380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q  macrocell79   1250   1250  21178  RISE       1
\QuadDec_X:Net_1251\/main_4   macrocell68  10130  11380  26777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1275\/q
Path End       : \QuadDec_Y:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_Y:bQuadDec:Stsreg\/clock
Path slack     : 26922p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14244
-------------------------------------   ----- 
End-of-path arrival time (ps)           14244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1275\/clock_0                               macrocell85         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1275\/q                macrocell85    1250   1250  26922  RISE       1
\QuadDec_Y:Net_611\/main_0            macrocell22    6747   7997  26922  RISE       1
\QuadDec_Y:Net_611\/q                 macrocell22    3350  11347  26922  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/status_1  statusicell6   2898  14244  26922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1275\/q
Path End       : \QuadDec_Y:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_Y:bQuadDec:Stsreg\/clock
Path slack     : 26923p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14244
-------------------------------------   ----- 
End-of-path arrival time (ps)           14244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1275\/clock_0                               macrocell85         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1275\/q                macrocell85    1250   1250  26922  RISE       1
\QuadDec_Y:Net_530\/main_0            macrocell21    6747   7997  26923  RISE       1
\QuadDec_Y:Net_530\/q                 macrocell21    3350  11347  26923  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/status_0  statusicell6   2897  14244  26923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 27175p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13992
-------------------------------------   ----- 
End-of-path arrival time (ps)           13992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  20156  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  20156  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  20156  RISE       1
\QuadDec_X:Cnt16:CounterUDB:status_2\/main_0            macrocell11     3575   6965  27175  RISE       1
\QuadDec_X:Cnt16:CounterUDB:status_2\/q                 macrocell11     3350  10315  27175  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    3677  13992  27175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 27327p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13840
-------------------------------------   ----- 
End-of-path arrival time (ps)           13840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  14297  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  14297  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  14297  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:status_3\/main_0            macrocell5      4673   8173  27327  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  11523  27327  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2317  13840  27327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 27376p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10781
-------------------------------------   ----- 
End-of-path arrival time (ps)           10781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  21697  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  21697  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  21697  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:prevCompare\/main_0          macrocell58     7151  10781  27376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell58         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_X:Net_1251\/main_2
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 27435p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10721
-------------------------------------   ----- 
End-of-path arrival time (ps)           10721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_filt\/q  macrocell76   1250   1250  21522  RISE       1
\QuadDec_X:Net_1251\/main_2         macrocell68   9471  10721  27435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1251\/q
Path End       : \QuadDec_X:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_X:bQuadDec:Stsreg\/clock
Path slack     : 27888p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13279
-------------------------------------   ----- 
End-of-path arrival time (ps)           13279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1251\/q                macrocell68    1250   1250  26924  RISE       1
\QuadDec_X:Net_530\/main_1            macrocell14    5022   6272  27888  RISE       1
\QuadDec_X:Net_530\/q                 macrocell14    3350   9622  27888  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/status_0  statusicell4   3657  13279  27888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/clock                          statusicell4        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1251\/q
Path End       : \QuadDec_X:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_X:bQuadDec:Stsreg\/clock
Path slack     : 27901p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13266
-------------------------------------   ----- 
End-of-path arrival time (ps)           13266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1251\/q                macrocell68    1250   1250  26924  RISE       1
\QuadDec_X:Net_611\/main_1            macrocell15    5022   6272  27901  RISE       1
\QuadDec_X:Net_611\/q                 macrocell15    3350   9622  27901  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/status_1  statusicell4   3644  13266  27901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/clock                          statusicell4        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_0\/q
Path End       : \QuadDec_X:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_X:bQuadDec:error\/clock_0
Path slack     : 28201p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9955
-------------------------------------   ---- 
End-of-path arrival time (ps)           9955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_0\/q     macrocell81   1250   1250  25332  RISE       1
\QuadDec_X:bQuadDec:error\/main_5  macrocell79   8705   9955  28201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_Y:bQuadDec:state_1\/clock_0
Path slack     : 28225p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9932
-------------------------------------   ---- 
End-of-path arrival time (ps)           9932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q   macrocell90   1250   1250  23619  RISE       1
\QuadDec_Y:bQuadDec:state_1\/main_1  macrocell94   8682   9932  28225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_Y:bQuadDec:error\/clock_0
Path slack     : 28234p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9922
-------------------------------------   ---- 
End-of-path arrival time (ps)           9922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q  macrocell90   1250   1250  23619  RISE       1
\QuadDec_Y:bQuadDec:error\/main_1   macrocell93   8672   9922  28234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Y:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 28258p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9899
-------------------------------------   ---- 
End-of-path arrival time (ps)           9899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  25606  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  25606  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  25606  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:prevCompare\/main_0          macrocell86     6269   9899  28258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell86         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 28652p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9505
-------------------------------------   ---- 
End-of-path arrival time (ps)           9505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  19081  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  19081  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  19081  RISE       1
\QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell70     6005   9505  28652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\/clock_0       macrocell70         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_X:bQuadDec:Stsreg\/clock
Path slack     : 29169p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11998
-------------------------------------   ----- 
End-of-path arrival time (ps)           11998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q                macrocell78    1250   1250  15175  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/status_2  statusicell4  10748  11998  29169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:Stsreg\/clock                          statusicell4        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:Net_1203\/main_0
Capture Clock  : \QuadDec_Y:Net_1203\/clock_0
Path slack     : 29283p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8874
-------------------------------------   ---- 
End-of-path arrival time (ps)           8874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q  macrocell90   1250   1250  23619  RISE       1
\QuadDec_Y:Net_1203\/main_0         macrocell89   7624   8874  29283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_Y:bQuadDec:state_0\/clock_0
Path slack     : 29283p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8874
-------------------------------------   ---- 
End-of-path arrival time (ps)           8874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q   macrocell90   1250   1250  23619  RISE       1
\QuadDec_Y:bQuadDec:state_0\/main_1  macrocell95   7624   8874  29283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:Net_1251\/main_2
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 29309p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8847
-------------------------------------   ---- 
End-of-path arrival time (ps)           8847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q  macrocell90   1250   1250  23619  RISE       1
\QuadDec_Y:Net_1251\/main_2         macrocell82   7597   8847  29309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1251\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 29338p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6268
-------------------------------------   ---- 
End-of-path arrival time (ps)           6268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1251\/q                                    macrocell68     1250   1250  26924  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   5018   6268  29338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell4       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_1\/q
Path End       : \QuadDec_X:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_X:bQuadDec:error\/clock_0
Path slack     : 29368p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8789
-------------------------------------   ---- 
End-of-path arrival time (ps)           8789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_1\/q     macrocell80   1250   1250  25486  RISE       1
\QuadDec_X:bQuadDec:error\/main_4  macrocell79   7539   8789  29368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29536p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11630
-------------------------------------   ----- 
End-of-path arrival time (ps)           11630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  16478  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  16478  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  16478  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:status_2\/main_0            macrocell4      2588   5978  29536  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350   9328  29536  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2303  11630  29536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_X:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_X:bQuadDec:state_0\/clock_0
Path slack     : 29697p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8460
-------------------------------------   ---- 
End-of-path arrival time (ps)           8460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_filt\/q   macrocell77   1250   1250  24976  RISE       1
\QuadDec_X:bQuadDec:state_0\/main_2  macrocell81   7210   8460  29697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 29721p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8435
-------------------------------------   ---- 
End-of-path arrival time (ps)           8435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  18566  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  18566  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  18566  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell84     4935   8435  29721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\/clock_0       macrocell84         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:Net_1251\/main_4
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 29754p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8403
-------------------------------------   ---- 
End-of-path arrival time (ps)           8403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q  macrocell65   1250   1250  24690  RISE       1
\QuadDec_TZ:Net_1251\/main_4   macrocell54   7153   8403  29754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_TZ:bQuadDec:state_1\/clock_0
Path slack     : 29754p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8403
-------------------------------------   ---- 
End-of-path arrival time (ps)           8403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q         macrocell65   1250   1250  24690  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/main_3  macrocell66   7153   8403  29754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_X:Net_1203\/main_0
Capture Clock  : \QuadDec_X:Net_1203\/clock_0
Path slack     : 29812p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8345
-------------------------------------   ---- 
End-of-path arrival time (ps)           8345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_filt\/q  macrocell76   1250   1250  21522  RISE       1
\QuadDec_X:Net_1203\/main_0         macrocell75   7095   8345  29812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_X:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_X:bQuadDec:state_1\/clock_0
Path slack     : 29812p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8345
-------------------------------------   ---- 
End-of-path arrival time (ps)           8345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_filt\/q   macrocell76   1250   1250  21522  RISE       1
\QuadDec_X:bQuadDec:state_1\/main_1  macrocell80   7095   8345  29812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_X:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_X:bQuadDec:error\/clock_0
Path slack     : 29812p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8344
-------------------------------------   ---- 
End-of-path arrival time (ps)           8344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_filt\/q  macrocell77   1250   1250  24976  RISE       1
\QuadDec_X:bQuadDec:error\/main_2   macrocell79   7094   8344  29812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:Net_1203\/main_2
Capture Clock  : \QuadDec_X:Net_1203\/clock_0
Path slack     : 29839p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8318
-------------------------------------   ---- 
End-of-path arrival time (ps)           8318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q  macrocell79   1250   1250  21178  RISE       1
\QuadDec_X:Net_1203\/main_2   macrocell75   7068   8318  29839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_X:bQuadDec:state_1\/clock_0
Path slack     : 29839p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8318
-------------------------------------   ---- 
End-of-path arrival time (ps)           8318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q         macrocell79   1250   1250  21178  RISE       1
\QuadDec_X:bQuadDec:state_1\/main_3  macrocell80   7068   8318  29839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:Net_1260\/main_1
Capture Clock  : \QuadDec_X:Net_1260\/clock_0
Path slack     : 29856p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8301
-------------------------------------   ---- 
End-of-path arrival time (ps)           8301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q  macrocell79   1250   1250  21178  RISE       1
\QuadDec_X:Net_1260\/main_1   macrocell78   7051   8301  29856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1251\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 29883p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1251\/q                                    macrocell54     1250   1250  22849  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   4473   5723  29883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 29984p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8173
-------------------------------------   ---- 
End-of-path arrival time (ps)           8173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  14297  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  14297  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  14297  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell56     4673   8173  29984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell56         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TZ:Net_1275\/main_0
Capture Clock  : \QuadDec_TZ:Net_1275\/clock_0
Path slack     : 29984p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8173
-------------------------------------   ---- 
End-of-path arrival time (ps)           8173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  14297  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  14297  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  14297  RISE       1
\QuadDec_TZ:Net_1275\/main_0                             macrocell57     4673   8173  29984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1275\/clock_0                              macrocell57         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Y:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 30123p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8034
-------------------------------------   ---- 
End-of-path arrival time (ps)           8034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_0\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_delayed_0\/q       macrocell51   1250   1250  30123  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_1\/main_0  macrocell52   6784   8034  30123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_1\/clock_0              macrocell52         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Y:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:quad_B_filt\/clock_0
Path slack     : 30123p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8034
-------------------------------------   ---- 
End-of-path arrival time (ps)           8034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_0\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_delayed_0\/q  macrocell51   1250   1250  30123  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/main_0  macrocell91   6784   8034  30123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:error\/clock_0
Path slack     : 30166p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7991
-------------------------------------   ---- 
End-of-path arrival time (ps)           7991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q             macrocell78   1250   1250  15175  RISE       1
\QuadDec_X:bQuadDec:error\/main_0  macrocell79   6741   7991  30166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_1\/q
Path End       : \QuadDec_X:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_X:bQuadDec:state_0\/clock_0
Path slack     : 30391p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7766
-------------------------------------   ---- 
End-of-path arrival time (ps)           7766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_1\/q       macrocell80   1250   1250  25486  RISE       1
\QuadDec_X:bQuadDec:state_0\/main_4  macrocell81   6516   7766  30391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_0\/q
Path End       : \QuadDec_X:Net_1203\/main_4
Capture Clock  : \QuadDec_X:Net_1203\/clock_0
Path slack     : 30452p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7705
-------------------------------------   ---- 
End-of-path arrival time (ps)           7705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_0\/q  macrocell81   1250   1250  25332  RISE       1
\QuadDec_X:Net_1203\/main_4     macrocell75   6455   7705  30452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_0\/q
Path End       : \QuadDec_X:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_X:bQuadDec:state_1\/clock_0
Path slack     : 30452p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7705
-------------------------------------   ---- 
End-of-path arrival time (ps)           7705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_0\/q       macrocell81   1250   1250  25332  RISE       1
\QuadDec_X:bQuadDec:state_1\/main_5  macrocell80   6455   7705  30452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_0\/q
Path End       : \QuadDec_X:Net_1260\/main_3
Capture Clock  : \QuadDec_X:Net_1260\/clock_0
Path slack     : 30472p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7684
-------------------------------------   ---- 
End-of-path arrival time (ps)           7684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_0\/q  macrocell81   1250   1250  25332  RISE       1
\QuadDec_X:Net_1260\/main_3     macrocell78   6434   7684  30472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:error\/clock_0
Path slack     : 30478p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7679
-------------------------------------   ---- 
End-of-path arrival time (ps)           7679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q             macrocell64   1250   1250  12511  RISE       1
\QuadDec_TZ:bQuadDec:error\/main_0  macrocell65   6429   7679  30478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:state_0\/clock_0
Path slack     : 30478p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7679
-------------------------------------   ---- 
End-of-path arrival time (ps)           7679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q               macrocell64   1250   1250  12511  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/main_0  macrocell67   6429   7679  30478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Y:Net_1275\/main_0
Capture Clock  : \QuadDec_Y:Net_1275\/clock_0
Path slack     : 30550p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7607
-------------------------------------   ---- 
End-of-path arrival time (ps)           7607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  18566  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  18566  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  18566  RISE       1
\QuadDec_Y:Net_1275\/main_0                             macrocell85     4107   7607  30550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1275\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1251\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 30578p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -6060
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5028
-------------------------------------   ---- 
End-of-path arrival time (ps)           5028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1251\/q                                    macrocell68     1250   1250  26924  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   3778   5028  30578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_X:Net_1251\/main_3
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 30615p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7542
-------------------------------------   ---- 
End-of-path arrival time (ps)           7542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_filt\/q  macrocell77   1250   1250  24976  RISE       1
\QuadDec_X:Net_1251\/main_3         macrocell68   6292   7542  30615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:Net_1203\/main_2
Capture Clock  : \QuadDec_TZ:Net_1203\/clock_0
Path slack     : 30647p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7509
-------------------------------------   ---- 
End-of-path arrival time (ps)           7509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q  macrocell65   1250   1250  24690  RISE       1
\QuadDec_TZ:Net_1203\/main_2   macrocell61   6259   7509  30647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1251\/q
Path End       : \QuadDec_Y:Net_1251\/main_0
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 30652p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7505
-------------------------------------   ---- 
End-of-path arrival time (ps)           7505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1251\/q       macrocell82   1250   1250  22380  RISE       1
\QuadDec_Y:Net_1251\/main_0  macrocell82   6255   7505  30652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:Net_1260\/main_1
Capture Clock  : \QuadDec_TZ:Net_1260\/clock_0
Path slack     : 30683p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7474
-------------------------------------   ---- 
End-of-path arrival time (ps)           7474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q  macrocell65   1250   1250  24690  RISE       1
\QuadDec_TZ:Net_1260\/main_1   macrocell64   6224   7474  30683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_0\/q
Path End       : \QuadDec_Y:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_Y:bQuadDec:state_1\/clock_0
Path slack     : 30695p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7461
-------------------------------------   ---- 
End-of-path arrival time (ps)           7461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_0\/q       macrocell95   1250   1250  26843  RISE       1
\QuadDec_Y:bQuadDec:state_1\/main_5  macrocell94   6211   7461  30695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_0\/q
Path End       : \QuadDec_Y:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_Y:bQuadDec:error\/clock_0
Path slack     : 30703p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7453
-------------------------------------   ---- 
End-of-path arrival time (ps)           7453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_0\/q     macrocell95   1250   1250  26843  RISE       1
\QuadDec_Y:bQuadDec:error\/main_5  macrocell93   6203   7453  30703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30786p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10381
-------------------------------------   ----- 
End-of-path arrival time (ps)           10381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  18566  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  18566  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  18566  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell5    6881  10381  30786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:state_1\/clock_0
Path slack     : 31027p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7130
-------------------------------------   ---- 
End-of-path arrival time (ps)           7130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q               macrocell92   1250   1250  16820  RISE       1
\QuadDec_Y:bQuadDec:state_1\/main_0  macrocell94   5880   7130  31027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:error\/clock_0
Path slack     : 31040p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q             macrocell92   1250   1250  16820  RISE       1
\QuadDec_Y:bQuadDec:error\/main_0  macrocell93   5867   7117  31040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_X:Net_1275\/main_0
Capture Clock  : \QuadDec_X:Net_1275\/clock_0
Path slack     : 31078p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7079
-------------------------------------   ---- 
End-of-path arrival time (ps)           7079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  19081  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  19081  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  19081  RISE       1
\QuadDec_X:Net_1275\/main_0                             macrocell71     3579   7079  31078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1275\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_1\/q
Path End       : \QuadDec_X:Net_1251\/main_5
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 31123p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7034
-------------------------------------   ---- 
End-of-path arrival time (ps)           7034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_1\/q  macrocell80   1250   1250  25486  RISE       1
\QuadDec_X:Net_1251\/main_5     macrocell68   5784   7034  31123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31147p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Recovery time                                                            0
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10519
-------------------------------------   ----- 
End-of-path arrival time (ps)           10519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q                             macrocell64    1250   1250  12511  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   9269  10519  31147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 31205p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6952
-------------------------------------   ---- 
End-of-path arrival time (ps)           6952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  20156  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  20156  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  20156  RISE       1
\QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell69     3562   6952  31205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\/clock_0        macrocell69         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 31279p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6878
-------------------------------------   ---- 
End-of-path arrival time (ps)           6878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  16478  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  16478  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  16478  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell55     3488   6878  31279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell55         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31306p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9861
-------------------------------------   ---- 
End-of-path arrival time (ps)           9861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  19081  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  19081  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  19081  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    6361   9861  31306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_TZ:bQuadDec:Stsreg\/clock
Path slack     : 31375p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9791
-------------------------------------   ---- 
End-of-path arrival time (ps)           9791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q                macrocell64    1250   1250  12511  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/status_2  statusicell2   8541   9791  31375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Y:Net_1251\/main_3
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 31417p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6740
-------------------------------------   ---- 
End-of-path arrival time (ps)           6740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_filt\/q  macrocell91   1250   1250  26343  RISE       1
\QuadDec_Y:Net_1251\/main_3         macrocell82   5490   6740  31417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31542p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9625
-------------------------------------   ---- 
End-of-path arrival time (ps)           9625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  14297  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  14297  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  14297  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    6125   9625  31542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell1        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_1\/q
Path End       : \QuadDec_Y:Net_1203\/main_3
Capture Clock  : \QuadDec_Y:Net_1203\/clock_0
Path slack     : 31578p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6579
-------------------------------------   ---- 
End-of-path arrival time (ps)           6579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_1\/q  macrocell94   1250   1250  26484  RISE       1
\QuadDec_Y:Net_1203\/main_3     macrocell89   5329   6579  31578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_1\/q
Path End       : \QuadDec_Y:Net_1260\/main_2
Capture Clock  : \QuadDec_Y:Net_1260\/clock_0
Path slack     : 31578p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6579
-------------------------------------   ---- 
End-of-path arrival time (ps)           6579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_1\/q  macrocell94   1250   1250  26484  RISE       1
\QuadDec_Y:Net_1260\/main_2     macrocell92   5329   6579  31578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_1\/q
Path End       : \QuadDec_Y:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_Y:bQuadDec:state_0\/clock_0
Path slack     : 31578p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6579
-------------------------------------   ---- 
End-of-path arrival time (ps)           6579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_1\/q       macrocell94   1250   1250  26484  RISE       1
\QuadDec_Y:bQuadDec:state_0\/main_4  macrocell95   5329   6579  31578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_X:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 31638p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  25779  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  25779  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  25779  RISE       1
\QuadDec_X:Cnt16:CounterUDB:prevCompare\/main_0          macrocell72     2889   6519  31638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell72         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_0\/q
Path End       : \QuadDec_Y:Net_1251\/main_6
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 31795p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6362
-------------------------------------   ---- 
End-of-path arrival time (ps)           6362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_0\/q  macrocell95   1250   1250  26843  RISE       1
\QuadDec_Y:Net_1251\/main_6     macrocell82   5112   6362  31795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_0\/q
Path End       : \QuadDec_Y:Net_1203\/main_4
Capture Clock  : \QuadDec_Y:Net_1203\/clock_0
Path slack     : 31797p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6360
-------------------------------------   ---- 
End-of-path arrival time (ps)           6360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_0\/q  macrocell95   1250   1250  26843  RISE       1
\QuadDec_Y:Net_1203\/main_4     macrocell89   5110   6360  31797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_0\/q
Path End       : \QuadDec_Y:Net_1260\/main_3
Capture Clock  : \QuadDec_Y:Net_1260\/clock_0
Path slack     : 31797p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6360
-------------------------------------   ---- 
End-of-path arrival time (ps)           6360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_0\/q  macrocell95   1250   1250  26843  RISE       1
\QuadDec_Y:Net_1260\/main_3     macrocell92   5110   6360  31797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_0\/q
Path End       : \QuadDec_Y:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_Y:bQuadDec:state_0\/clock_0
Path slack     : 31797p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6360
-------------------------------------   ---- 
End-of-path arrival time (ps)           6360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_0\/q       macrocell95   1250   1250  26843  RISE       1
\QuadDec_Y:bQuadDec:state_0\/main_5  macrocell95   5110   6360  31797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_TZ:bQuadDec:Stsreg\/clock
Path slack     : 31874p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9293
-------------------------------------   ---- 
End-of-path arrival time (ps)           9293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q          macrocell65    1250   1250  24690  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/status_3  statusicell2   8043   9293  31874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:Stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1251\/q
Path End       : \QuadDec_X:Net_1251\/main_0
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 31885p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6272
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1251\/q       macrocell68   1250   1250  26924  RISE       1
\QuadDec_X:Net_1251\/main_0  macrocell68   5022   6272  31885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 31945p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6212
-------------------------------------   ---- 
End-of-path arrival time (ps)           6212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  19972  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  19972  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  19972  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell83     2822   6212  31945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\/clock_0        macrocell83         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Y:Net_1275\/main_1
Capture Clock  : \QuadDec_Y:Net_1275\/clock_0
Path slack     : 31956p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6201
-------------------------------------   ---- 
End-of-path arrival time (ps)           6201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  19972  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  19972  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  19972  RISE       1
\QuadDec_Y:Net_1275\/main_1                             macrocell85     2811   6201  31956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1275\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:Net_1251\/main_2
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 32017p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6140
-------------------------------------   ---- 
End-of-path arrival time (ps)           6140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q  macrocell62   1250   1250  26656  RISE       1
\QuadDec_TZ:Net_1251\/main_2         macrocell54   4890   6140  32017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:state_1\/clock_0
Path slack     : 32017p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6140
-------------------------------------   ---- 
End-of-path arrival time (ps)           6140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q   macrocell62   1250   1250  26656  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/main_1  macrocell66   4890   6140  32017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:Net_1203\/main_1
Capture Clock  : \QuadDec_TZ:Net_1203\/clock_0
Path slack     : 32059p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6097
-------------------------------------   ---- 
End-of-path arrival time (ps)           6097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q  macrocell63   1250   1250  26722  RISE       1
\QuadDec_TZ:Net_1203\/main_1         macrocell61   4847   6097  32059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_1\/q
Path End       : \QuadDec_TZ:Net_1203\/main_3
Capture Clock  : \QuadDec_TZ:Net_1203\/clock_0
Path slack     : 32102p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6055
-------------------------------------   ---- 
End-of-path arrival time (ps)           6055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_1\/q  macrocell66   1250   1250  26764  RISE       1
\QuadDec_TZ:Net_1203\/main_3     macrocell61   4805   6055  32102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_X:Net_1275\/main_1
Capture Clock  : \QuadDec_X:Net_1275\/clock_0
Path slack     : 32153p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6004
-------------------------------------   ---- 
End-of-path arrival time (ps)           6004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  20156  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  20156  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  20156  RISE       1
\QuadDec_X:Net_1275\/main_1                             macrocell71     2614   6004  32153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1275\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_TZ:Net_1275\/main_1
Capture Clock  : \QuadDec_TZ:Net_1275\/clock_0
Path slack     : 32166p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5991
-------------------------------------   ---- 
End-of-path arrival time (ps)           5991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  16478  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  16478  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  16478  RISE       1
\QuadDec_TZ:Net_1275\/main_1                             macrocell57     2601   5991  32166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1275\/clock_0                              macrocell57         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1203\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 32235p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5922
-------------------------------------   ---- 
End-of-path arrival time (ps)           5922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1203\/q                              macrocell89   1250   1250  16949  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell88   4672   5922  32235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:count_stored_i\/clock_0        macrocell88         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:Net_1203\/main_2
Capture Clock  : \QuadDec_Y:Net_1203\/clock_0
Path slack     : 32255p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5902
-------------------------------------   ---- 
End-of-path arrival time (ps)           5902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q  macrocell93   1250   1250  26610  RISE       1
\QuadDec_Y:Net_1203\/main_2   macrocell89   4652   5902  32255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:Net_1260\/main_1
Capture Clock  : \QuadDec_Y:Net_1260\/clock_0
Path slack     : 32255p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5902
-------------------------------------   ---- 
End-of-path arrival time (ps)           5902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q  macrocell93   1250   1250  26610  RISE       1
\QuadDec_Y:Net_1260\/main_1   macrocell92   4652   5902  32255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_Y:bQuadDec:state_0\/clock_0
Path slack     : 32255p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5902
-------------------------------------   ---- 
End-of-path arrival time (ps)           5902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q         macrocell93   1250   1250  26610  RISE       1
\QuadDec_Y:bQuadDec:state_0\/main_3  macrocell95   4652   5902  32255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_TZ:bQuadDec:error\/clock_0
Path slack     : 32272p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q       macrocell65   1250   1250  24690  RISE       1
\QuadDec_TZ:bQuadDec:error\/main_3  macrocell65   4635   5885  32272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:error\/q
Path End       : \QuadDec_TZ:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_TZ:bQuadDec:state_0\/clock_0
Path slack     : 32272p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:error\/q         macrocell65   1250   1250  24690  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/main_3  macrocell67   4635   5885  32272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_1\/q
Path End       : \QuadDec_X:Net_1260\/main_2
Capture Clock  : \QuadDec_X:Net_1260\/clock_0
Path slack     : 32324p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5833
-------------------------------------   ---- 
End-of-path arrival time (ps)           5833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_1\/q  macrocell80   1250   1250  25486  RISE       1
\QuadDec_X:Net_1260\/main_2     macrocell78   4583   5833  32324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:Net_1251\/main_4
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 32371p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q  macrocell93   1250   1250  26610  RISE       1
\QuadDec_Y:Net_1251\/main_4   macrocell82   4535   5785  32371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Y:Net_1203\/main_1
Capture Clock  : \QuadDec_Y:Net_1203\/clock_0
Path slack     : 32416p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5740
-------------------------------------   ---- 
End-of-path arrival time (ps)           5740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_filt\/q  macrocell91   1250   1250  26343  RISE       1
\QuadDec_Y:Net_1203\/main_1         macrocell89   4490   5740  32416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1203\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Y:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_Y:bQuadDec:state_0\/clock_0
Path slack     : 32416p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5740
-------------------------------------   ---- 
End-of-path arrival time (ps)           5740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_filt\/q   macrocell91   1250   1250  26343  RISE       1
\QuadDec_Y:bQuadDec:state_0\/main_2  macrocell95   4490   5740  32416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_Y:bQuadDec:state_1\/clock_0
Path slack     : 32469p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q         macrocell93   1250   1250  26610  RISE       1
\QuadDec_Y:bQuadDec:state_1\/main_3  macrocell94   4437   5687  32469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_1\/q
Path End       : \QuadDec_Y:Net_1251\/main_5
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 32594p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_1\/q  macrocell94   1250   1250  26484  RISE       1
\QuadDec_Y:Net_1251\/main_5     macrocell82   4312   5562  32594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_X:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_X:bQuadDec:quad_B_filt\/clock_0
Path slack     : 32639p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_filt\/q       macrocell77   1250   1250  24976  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/main_3  macrocell77   4268   5518  32639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_X:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:quad_A_filt\/clock_0
Path slack     : 32775p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_0\/clock_0              macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_delayed_0\/q  macrocell42   1250   1250  32775  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/main_0  macrocell76   4131   5381  32775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_1\/q
Path End       : \QuadDec_X:Net_1203\/main_3
Capture Clock  : \QuadDec_X:Net_1203\/clock_0
Path slack     : 32840p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5317
-------------------------------------   ---- 
End-of-path arrival time (ps)           5317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_1\/q  macrocell80   1250   1250  25486  RISE       1
\QuadDec_X:Net_1203\/main_3     macrocell75   4067   5317  32840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_1\/q
Path End       : \QuadDec_X:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_X:bQuadDec:state_1\/clock_0
Path slack     : 32840p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5317
-------------------------------------   ---- 
End-of-path arrival time (ps)           5317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_1\/q       macrocell80   1250   1250  25486  RISE       1
\QuadDec_X:bQuadDec:state_1\/main_4  macrocell80   4067   5317  32840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:Net_1260\/main_0
Capture Clock  : \QuadDec_TZ:Net_1260\/clock_0
Path slack     : 32885p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q       macrocell64   1250   1250  12511  RISE       1
\QuadDec_TZ:Net_1260\/main_0  macrocell64   4022   5272  32885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:Net_1251\/main_1
Capture Clock  : \QuadDec_Y:Net_1251\/clock_0
Path slack     : 32893p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5264
-------------------------------------   ---- 
End-of-path arrival time (ps)           5264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q       macrocell92   1250   1250  16820  RISE       1
\QuadDec_Y:Net_1251\/main_1  macrocell82   4014   5264  32893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1251\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:Net_1260\/main_0
Capture Clock  : \QuadDec_Y:Net_1260\/clock_0
Path slack     : 32896p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q       macrocell92   1250   1250  16820  RISE       1
\QuadDec_Y:Net_1260\/main_0  macrocell92   4010   5260  32896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:state_0\/clock_0
Path slack     : 32896p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q               macrocell92   1250   1250  16820  RISE       1
\QuadDec_Y:bQuadDec:state_0\/main_0  macrocell95   4010   5260  32896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:Net_1251\/main_1
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 32904p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q       macrocell64   1250   1250  12511  RISE       1
\QuadDec_TZ:Net_1251\/main_1  macrocell54   4003   5253  32904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1260\/q
Path End       : \QuadDec_TZ:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:state_1\/clock_0
Path slack     : 32904p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1260\/q               macrocell64   1250   1250  12511  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/main_0  macrocell66   4003   5253  32904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:error\/clock_0
Path slack     : 32918p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q  macrocell62   1250   1250  26656  RISE       1
\QuadDec_TZ:bQuadDec:error\/main_1   macrocell65   3989   5239  32918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:state_0\/clock_0
Path slack     : 32918p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q   macrocell62   1250   1250  26656  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/main_1  macrocell67   3989   5239  32918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_TZ:bQuadDec:error\/clock_0
Path slack     : 32954p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5202
-------------------------------------   ---- 
End-of-path arrival time (ps)           5202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q  macrocell63   1250   1250  26722  RISE       1
\QuadDec_TZ:bQuadDec:error\/main_2   macrocell65   3952   5202  32954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_TZ:bQuadDec:state_0\/clock_0
Path slack     : 32954p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5202
-------------------------------------   ---- 
End-of-path arrival time (ps)           5202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q   macrocell63   1250   1250  26722  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/main_2  macrocell67   3952   5202  32954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_1\/q
Path End       : \QuadDec_TZ:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_TZ:bQuadDec:error\/clock_0
Path slack     : 32995p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           5162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_1\/q     macrocell66   1250   1250  26764  RISE       1
\QuadDec_TZ:bQuadDec:error\/main_4  macrocell65   3912   5162  32995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_1\/q
Path End       : \QuadDec_TZ:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_TZ:bQuadDec:state_0\/clock_0
Path slack     : 32995p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           5162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_1\/q       macrocell66   1250   1250  26764  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/main_4  macrocell67   3912   5162  32995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_0\/q
Path End       : \QuadDec_TZ:Net_1251\/main_6
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 33057p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5099
-------------------------------------   ---- 
End-of-path arrival time (ps)           5099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_0\/q  macrocell67   1250   1250  27482  RISE       1
\QuadDec_TZ:Net_1251\/main_6     macrocell54   3849   5099  33057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_0\/q
Path End       : \QuadDec_TZ:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_TZ:bQuadDec:state_1\/clock_0
Path slack     : 33057p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5099
-------------------------------------   ---- 
End-of-path arrival time (ps)           5099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_0\/q       macrocell67   1250   1250  27482  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/main_5  macrocell66   3849   5099  33057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_0\/q
Path End       : \QuadDec_TZ:Net_1260\/main_3
Capture Clock  : \QuadDec_TZ:Net_1260\/clock_0
Path slack     : 33067p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_0\/q  macrocell67   1250   1250  27482  RISE       1
\QuadDec_TZ:Net_1260\/main_3     macrocell64   3840   5090  33067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:state_1\/clock_0
Path slack     : 33119p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q               macrocell78   1250   1250  15175  RISE       1
\QuadDec_X:bQuadDec:state_1\/main_0  macrocell80   3788   5038  33119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Net_1260\/main_0
Capture Clock  : \QuadDec_X:Net_1260\/clock_0
Path slack     : 33132p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q       macrocell78   1250   1250  15175  RISE       1
\QuadDec_X:Net_1260\/main_0  macrocell78   3775   5025  33132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_X:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_X:bQuadDec:quad_A_filt\/clock_0
Path slack     : 33146p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_filt\/q       macrocell76   1250   1250  21522  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/main_3  macrocell76   3760   5010  33146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0
Path slack     : 33147p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/q  macrocell36   1250   1250  33147  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/main_0  macrocell62   3759   5009  33147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_X:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_X:bQuadDec:error\/clock_0
Path slack     : 33152p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_filt\/q  macrocell76   1250   1250  21522  RISE       1
\QuadDec_X:bQuadDec:error\/main_1   macrocell79   3755   5005  33152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 33161p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4996
-------------------------------------   ---- 
End-of-path arrival time (ps)           4996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_delayed_0\/q       macrocell36   1250   1250  33147  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_1\/main_0  macrocell37   3746   4996  33161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_X:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 33233p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_1\/clock_0              macrocell43         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_delayed_1\/q       macrocell43   1250   1250  33233  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_2\/main_0  macrocell44   3674   4924  33233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_2\/clock_0              macrocell44         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_X:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_X:bQuadDec:quad_A_filt\/clock_0
Path slack     : 33233p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_1\/clock_0              macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_delayed_1\/q  macrocell43   1250   1250  33233  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/main_1  macrocell76   3674   4924  33233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_X:Net_1203\/main_1
Capture Clock  : \QuadDec_X:Net_1203\/clock_0
Path slack     : 33294p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_filt\/q  macrocell77   1250   1250  24976  RISE       1
\QuadDec_X:Net_1203\/main_1         macrocell75   3613   4863  33294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_X:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_X:bQuadDec:state_1\/clock_0
Path slack     : 33294p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_filt\/q   macrocell77   1250   1250  24976  RISE       1
\QuadDec_X:bQuadDec:state_1\/main_2  macrocell80   3613   4863  33294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_1\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_Y:bQuadDec:error\/clock_0
Path slack     : 33322p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q       macrocell93   1250   1250  26610  RISE       1
\QuadDec_Y:bQuadDec:error\/main_3  macrocell93   3585   4835  33322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_0\/q
Path End       : \QuadDec_X:Net_1251\/main_6
Capture Clock  : \QuadDec_X:Net_1251\/clock_0
Path slack     : 33371p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_0\/q  macrocell81   1250   1250  25332  RISE       1
\QuadDec_X:Net_1251\/main_6     macrocell68   3536   4786  33371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1251\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_0\/q
Path End       : \QuadDec_TZ:Net_1203\/main_4
Capture Clock  : \QuadDec_TZ:Net_1203\/clock_0
Path slack     : 33394p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_0\/q  macrocell67   1250   1250  27482  RISE       1
\QuadDec_TZ:Net_1203\/main_4     macrocell61   3513   4763  33394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1203\/q
Path End       : \QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 33456p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4701
-------------------------------------   ---- 
End-of-path arrival time (ps)           4701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1203\/q                              macrocell61   1250   1250  13363  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell60   3451   4701  33456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell60         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Y:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_Y:bQuadDec:quad_A_filt\/clock_0
Path slack     : 33480p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_filt\/q       macrocell90   1250   1250  23619  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/main_3  macrocell90   3427   4677  33480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:error\/q
Path End       : \QuadDec_X:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_X:bQuadDec:error\/clock_0
Path slack     : 33483p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:error\/q       macrocell79   1250   1250  21178  RISE       1
\QuadDec_X:bQuadDec:error\/main_3  macrocell79   3424   4674  33483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:error\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1203\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 33818p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1203\/clock_0                               macrocell75         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1203\/q                              macrocell75   1250   1250  20778  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell74   3089   4339  33818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:count_stored_i\/clock_0        macrocell74         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0
Path slack     : 33901p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q       macrocell63   1250   1250  26722  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/main_3  macrocell63   3006   4256  33901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:Net_1251\/main_3
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 33902p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q  macrocell63   1250   1250  26722  RISE       1
\QuadDec_TZ:Net_1251\/main_3         macrocell54   3005   4255  33902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_TZ:bQuadDec:state_1\/clock_0
Path slack     : 33902p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_filt\/q   macrocell63   1250   1250  26722  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/main_2  macrocell66   3005   4255  33902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34007p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q       macrocell62   1250   1250  26656  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/main_3  macrocell62   2900   4150  34007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_TZ:Net_1203\/main_0
Capture Clock  : \QuadDec_TZ:Net_1203\/clock_0
Path slack     : 34008p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_filt\/q  macrocell62   1250   1250  26656  RISE       1
\QuadDec_TZ:Net_1203\/main_0         macrocell61   2899   4149  34008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1203\/clock_0                              macrocell61         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_1\/q
Path End       : \QuadDec_TZ:Net_1260\/main_2
Capture Clock  : \QuadDec_TZ:Net_1260\/clock_0
Path slack     : 34073p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           4084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_1\/q  macrocell66   1250   1250  26764  RISE       1
\QuadDec_TZ:Net_1260\/main_2     macrocell64   2834   4084  34073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1260\/clock_0                              macrocell64         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_1\/q
Path End       : \QuadDec_TZ:Net_1251\/main_5
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 34083p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4073
-------------------------------------   ---- 
End-of-path arrival time (ps)           4073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_1\/q  macrocell66   1250   1250  26764  RISE       1
\QuadDec_TZ:Net_1251\/main_5     macrocell54   2823   4073  34083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_1\/q
Path End       : \QuadDec_TZ:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_TZ:bQuadDec:state_1\/clock_0
Path slack     : 34083p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4073
-------------------------------------   ---- 
End-of-path arrival time (ps)           4073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_1\/q       macrocell66   1250   1250  26764  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/main_4  macrocell66   2823   4073  34083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_1\/clock_0                      macrocell66         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Y:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_Y:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34118p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_filt\/q       macrocell91   1250   1250  26343  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/main_3  macrocell91   2789   4039  34118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Y:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_Y:bQuadDec:state_1\/clock_0
Path slack     : 34118p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_filt\/q   macrocell91   1250   1250  26343  RISE       1
\QuadDec_Y:bQuadDec:state_1\/main_2  macrocell94   2789   4039  34118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Y:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_Y:bQuadDec:error\/clock_0
Path slack     : 34136p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_filt\/q  macrocell91   1250   1250  26343  RISE       1
\QuadDec_Y:bQuadDec:error\/main_2   macrocell93   2771   4021  34136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:Net_1260\/q
Path End       : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 34230p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Recovery time                                                            0
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7437
-------------------------------------   ---- 
End-of-path arrival time (ps)           7437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Net_1260\/clock_0                               macrocell78         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_X:Net_1260\/q                             macrocell78    1250   1250  15175  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   6187   7437  34230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:Net_1251\/q
Path End       : \QuadDec_TZ:Net_1251\/main_0
Capture Clock  : \QuadDec_TZ:Net_1251\/clock_0
Path slack     : 34234p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3922
-------------------------------------   ---- 
End-of-path arrival time (ps)           3922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:Net_1251\/q       macrocell54   1250   1250  22849  RISE       1
\QuadDec_TZ:Net_1251\/main_0  macrocell54   2672   3922  34234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:Net_1251\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_X:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 34275p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_0\/clock_0              macrocell42         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_delayed_0\/q       macrocell42   1250   1250  32775  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_1\/main_0  macrocell43   2632   3882  34275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_1\/clock_0              macrocell43         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:state_0\/q
Path End       : \QuadDec_X:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_X:bQuadDec:state_0\/clock_0
Path slack     : 34286p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:state_0\/q       macrocell81   1250   1250  25332  RISE       1
\QuadDec_X:bQuadDec:state_0\/main_5  macrocell81   2620   3870  34286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:state_0\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_0\/q
Path End       : \QuadDec_TZ:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_TZ:bQuadDec:error\/clock_0
Path slack     : 34289p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_0\/q     macrocell67   1250   1250  27482  RISE       1
\QuadDec_TZ:bQuadDec:error\/main_5  macrocell65   2618   3868  34289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:error\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:state_0\/q
Path End       : \QuadDec_TZ:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_TZ:bQuadDec:state_0\/clock_0
Path slack     : 34289p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:state_0\/q       macrocell67   1250   1250  27482  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/main_5  macrocell67   2618   3868  34289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_1\/q
Path End       : \QuadDec_Y:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_Y:bQuadDec:error\/clock_0
Path slack     : 34300p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_1\/q     macrocell94   1250   1250  26484  RISE       1
\QuadDec_Y:bQuadDec:error\/main_4  macrocell93   2607   3857  34300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:state_1\/q
Path End       : \QuadDec_Y:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_Y:bQuadDec:state_1\/clock_0
Path slack     : 34303p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:state_1\/q       macrocell94   1250   1250  26484  RISE       1
\QuadDec_Y:bQuadDec:state_1\/main_4  macrocell94   2604   3854  34303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:state_1\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34314p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_delayed_1\/q  macrocell37   1250   1250  34314  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/main_1  macrocell62   2593   3843  34314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 34319p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_delayed_1\/q       macrocell37   1250   1250  34314  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_2\/main_0  macrocell38   2587   3837  34319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_2\/clock_0             macrocell38         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_Y:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_Y:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34597p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_2\/clock_0              macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_delayed_2\/q  macrocell53   1250   1250  34597  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/main_2  macrocell91   2310   3560  34597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_X:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 34598p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_0\/clock_0              macrocell45         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_delayed_0\/q       macrocell45   1250   1250  34598  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_1\/main_0  macrocell46   2308   3558  34598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_1\/clock_0              macrocell46         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_X:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34598p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_0\/clock_0              macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_delayed_0\/q  macrocell45   1250   1250  34598  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/main_0  macrocell77   2308   3558  34598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_X:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_X:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 34600p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_1\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_delayed_1\/q       macrocell46   1250   1250  34600  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_2\/main_0  macrocell47   2307   3557  34600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_2\/clock_0              macrocell47         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_X:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_X:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34600p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_1\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_delayed_1\/q  macrocell46   1250   1250  34600  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/main_1  macrocell77   2307   3557  34600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_X:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_X:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34601p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_delayed_2\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_B_delayed_2\/q  macrocell47   1250   1250  34601  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/main_2  macrocell77   2305   3555  34601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_B_filt\/clock_0                   macrocell77         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_Y:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_Y:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34601p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_2\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_delayed_2\/q  macrocell50   1250   1250  34601  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/main_2  macrocell90   2305   3555  34601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Y:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 34603p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_1\/clock_0              macrocell52         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_delayed_1\/q       macrocell52   1250   1250  34603  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_2\/main_0  macrocell53   2304   3554  34603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_2\/clock_0              macrocell53         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Y:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_Y:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34603p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_delayed_1\/clock_0              macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_B_delayed_1\/q  macrocell52   1250   1250  34603  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/main_1  macrocell91   2304   3554  34603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_B_filt\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Y:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 34603p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_1\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_delayed_1\/q       macrocell49   1250   1250  34603  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_2\/main_0  macrocell50   2303   3553  34603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_2\/clock_0              macrocell50         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Y:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_Y:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34603p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_1\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_delayed_1\/q  macrocell49   1250   1250  34603  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/main_1  macrocell90   2303   3553  34603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Y:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 34606p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_0\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_delayed_0\/q       macrocell48   1250   1250  34606  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_1\/main_0  macrocell49   2301   3551  34606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_1\/clock_0              macrocell49         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Y:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_Y:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34606p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_delayed_0\/clock_0              macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:quad_A_delayed_0\/q  macrocell48   1250   1250  34606  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/main_0  macrocell90   2301   3551  34606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:quad_A_filt\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_X:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_X:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_X:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34609p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_delayed_2\/clock_0              macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_X:bQuadDec:quad_A_delayed_2\/q  macrocell44   1250   1250  34609  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/main_2  macrocell76   2298   3548  34609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_X:bQuadDec:quad_A_filt\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0
Path slack     : 34621p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_delayed_2\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_A_delayed_2\/q  macrocell38   1250   1250  34621  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/main_2  macrocell62   2285   3535  34621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_A_filt\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34658p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_2\/clock_0             macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_delayed_2\/q  macrocell41   1250   1250  34658  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/main_2  macrocell63   2249   3499  34658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 34664p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_delayed_1\/q       macrocell40   1250   1250  34664  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_2\/main_0  macrocell41   2243   3493  34664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_2\/clock_0             macrocell41         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34664p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_delayed_1\/q  macrocell40   1250   1250  34664  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/main_1  macrocell63   2243   3493  34664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 34668p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_delayed_0\/q       macrocell39   1250   1250  34668  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_1\/main_0  macrocell40   2238   3488  34668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_TZ:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_TZ:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0
Path slack     : 34668p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_TZ:bQuadDec:quad_B_delayed_0\/q  macrocell39   1250   1250  34668  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/main_0  macrocell63   2238   3488  34668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_TZ:bQuadDec:quad_B_filt\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:bQuadDec:error\/q
Path End       : \QuadDec_Y:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_Y:bQuadDec:Stsreg\/clock
Path slack     : 34907p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6260
-------------------------------------   ---- 
End-of-path arrival time (ps)           6260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:error\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:bQuadDec:error\/q          macrocell93    1250   1250  26610  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/status_3  statusicell6   5010   6260  34907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_Y:bQuadDec:Stsreg\/clock
Path slack     : 35002p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Setup time                                                            -500
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6164
-------------------------------------   ---- 
End-of-path arrival time (ps)           6164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q                macrocell92    1250   1250  16820  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/status_2  statusicell6   4914   6164  35002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Y:Net_1260\/q
Path End       : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 35471p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (Clock_Encoder_24Mhz:R#1 vs. Clock_Encoder_24Mhz:R#2)   41667
- Recovery time                                                            0
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6196
-------------------------------------   ---- 
End-of-path arrival time (ps)           6196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Net_1260\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Y:Net_1260\/q                             macrocell92    1250   1250  16820  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell5   4946   6196  35471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 478826p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -8480
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             491520

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12694
-------------------------------------   ----- 
End-of-path arrival time (ps)           12694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q            macrocell98     1250   1250  478826  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell7  11444  12694  478826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 478861p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -8480
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             491520

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12659
-------------------------------------   ----- 
End-of-path arrival time (ps)           12659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q            macrocell99     1250   1250  478861  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell7  11409  12659  478861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 479693p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16797
-------------------------------------   ----- 
End-of-path arrival time (ps)           16797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q          macrocell99    1250   1250  478861  RISE       1
\SPIM:BSPIM:cnt_enable\/main_1  macrocell103  15547  16797  479693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 480653p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2850
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16497
-------------------------------------   ----- 
End-of-path arrival time (ps)           16497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2   count7cell      1940   1940  480653  RISE       1
\SPIM:BSPIM:load_rx_data\/main_2  macrocell23     3577   5517  480653  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell23     3350   8867  480653  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell7   7630  16497  480653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 481023p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15467
-------------------------------------   ----- 
End-of-path arrival time (ps)           15467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell99    1250   1250  478861  RISE       1
\SPIM:BSPIM:state_0\/main_1  macrocell100  14217  15467  481023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 481023p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15467
-------------------------------------   ----- 
End-of-path arrival time (ps)           15467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q         macrocell99    1250   1250  478861  RISE       1
\SPIM:BSPIM:load_cond\/main_1  macrocell102  14217  15467  481023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_6749/main_2
Capture Clock  : Net_6749/clock_0
Path slack     : 481591p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14899
-------------------------------------   ----- 
End-of-path arrival time (ps)           14899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell99   1250   1250  478861  RISE       1
Net_6749/main_2         macrocell97  13649  14899  481591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6749/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 481791p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -8480
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9729
-------------------------------------   ---- 
End-of-path arrival time (ps)           9729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q            macrocell100    1250   1250  481791  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell7   8479   9729  481791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 482024p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17476
-------------------------------------   ----- 
End-of-path arrival time (ps)           17476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell7   3580   3580  482024  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5          macrocell26     8242  11822  482024  RISE       1
\SPIM:BSPIM:rx_status_6\/q               macrocell26     3350  15172  482024  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6           statusicell8    2304  17476  482024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell8        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 482296p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14194
-------------------------------------   ----- 
End-of-path arrival time (ps)           14194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  482296  RISE       1
\SPIM:BSPIM:state_2\/main_8              macrocell98    10614  14194  482296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 482296p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14194
-------------------------------------   ----- 
End-of-path arrival time (ps)           14194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  482296  RISE       1
\SPIM:BSPIM:state_1\/main_8              macrocell99    10614  14194  482296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 483419p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16081
-------------------------------------   ----- 
End-of-path arrival time (ps)           16081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q           macrocell100   1250   1250  481791  RISE       1
\SPIM:BSPIM:tx_status_0\/main_2  macrocell24    8578   9828  483419  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell24    3350  13178  483419  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell7   2902  16081  483419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell7        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_6749/main_4
Capture Clock  : Net_6749/clock_0
Path slack     : 483856p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12634
-------------------------------------   ----- 
End-of-path arrival time (ps)           12634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                        model name     delay     AT   slack  edge  Fanout
------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell7   5360   5360  483856  RISE       1
Net_6749/main_4                 macrocell97     7274  12634  483856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6749/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 484863p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11627
-------------------------------------   ----- 
End-of-path arrival time (ps)           11627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell98    1250   1250  478826  RISE       1
\SPIM:BSPIM:state_0\/main_0  macrocell100  10377  11627  484863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 484863p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11627
-------------------------------------   ----- 
End-of-path arrival time (ps)           11627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q         macrocell98    1250   1250  478826  RISE       1
\SPIM:BSPIM:load_cond\/main_0  macrocell102  10377  11627  484863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 485197p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14303
-------------------------------------   ----- 
End-of-path arrival time (ps)           14303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2   count7cell     1940   1940  480653  RISE       1
\SPIM:BSPIM:load_rx_data\/main_2  macrocell23    3577   5517  480653  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell23    3350   8867  480653  RISE       1
\SPIM:BSPIM:TxStsReg\/status_3    statusicell7   5436  14303  485197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell7        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_6749/main_1
Capture Clock  : Net_6749/clock_0
Path slack     : 485411p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11079
-------------------------------------   ----- 
End-of-path arrival time (ps)           11079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell98   1250   1250  478826  RISE       1
Net_6749/main_1         macrocell97   9829  11079  485411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6749/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_0\/main_8
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 485648p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10842
-------------------------------------   ----- 
End-of-path arrival time (ps)           10842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  482296  RISE       1
\SPIM:BSPIM:state_0\/main_8              macrocell100    7262  10842  485648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_6050/main_2
Capture Clock  : Net_6050/clock_0
Path slack     : 486643p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9847
-------------------------------------   ---- 
End-of-path arrival time (ps)           9847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell100   1250   1250  481791  RISE       1
Net_6050/main_2         macrocell96    8597   9847  486643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6050/clock_0                                           macrocell96         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 486643p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9847
-------------------------------------   ---- 
End-of-path arrival time (ps)           9847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell100   1250   1250  481791  RISE       1
\SPIM:BSPIM:state_2\/main_2  macrocell98    8597   9847  486643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 486643p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9847
-------------------------------------   ---- 
End-of-path arrival time (ps)           9847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell100   1250   1250  481791  RISE       1
\SPIM:BSPIM:state_1\/main_2  macrocell99    8597   9847  486643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_9517/main_2
Capture Clock  : Net_9517/clock_0
Path slack     : 486662p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9828
-------------------------------------   ---- 
End-of-path arrival time (ps)           9828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell100   1250   1250  481791  RISE       1
Net_9517/main_2         macrocell101   8578   9828  486662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9517/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 487063p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9427
-------------------------------------   ---- 
End-of-path arrival time (ps)           9427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q          macrocell100   1250   1250  481791  RISE       1
\SPIM:BSPIM:cnt_enable\/main_2  macrocell103   8177   9427  487063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 487302p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9188
-------------------------------------   ---- 
End-of-path arrival time (ps)           9188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q          macrocell98    1250   1250  478826  RISE       1
\SPIM:BSPIM:cnt_enable\/main_0  macrocell103   7938   9188  487302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_6050/main_0
Capture Clock  : Net_6050/clock_0
Path slack     : 488943p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7547
-------------------------------------   ---- 
End-of-path arrival time (ps)           7547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell98   1250   1250  478826  RISE       1
Net_6050/main_0         macrocell96   6297   7547  488943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6050/clock_0                                           macrocell96         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 488943p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7547
-------------------------------------   ---- 
End-of-path arrival time (ps)           7547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell98   1250   1250  478826  RISE       1
\SPIM:BSPIM:state_2\/main_0  macrocell98   6297   7547  488943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 488943p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7547
-------------------------------------   ---- 
End-of-path arrival time (ps)           7547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell98   1250   1250  478826  RISE       1
\SPIM:BSPIM:state_1\/main_0  macrocell99   6297   7547  488943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 489189p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7301
-------------------------------------   ---- 
End-of-path arrival time (ps)           7301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  481304  RISE       1
\SPIM:BSPIM:state_0\/main_3      macrocell100   5361   7301  489189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 489189p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7301
-------------------------------------   ---- 
End-of-path arrival time (ps)           7301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  481304  RISE       1
\SPIM:BSPIM:load_cond\/main_3    macrocell102   5361   7301  489189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 490189p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6301
-------------------------------------   ---- 
End-of-path arrival time (ps)           6301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  481309  RISE       1
\SPIM:BSPIM:state_2\/main_4      macrocell98   4361   6301  490189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 490189p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6301
-------------------------------------   ---- 
End-of-path arrival time (ps)           6301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  481309  RISE       1
\SPIM:BSPIM:state_1\/main_4      macrocell99   4361   6301  490189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_0\/main_5
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 490227p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6263
-------------------------------------   ---- 
End-of-path arrival time (ps)           6263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  480653  RISE       1
\SPIM:BSPIM:state_0\/main_5      macrocell100   4323   6263  490227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 490227p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6263
-------------------------------------   ---- 
End-of-path arrival time (ps)           6263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  480653  RISE       1
\SPIM:BSPIM:load_cond\/main_5    macrocell102   4323   6263  490227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 490460p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6030
-------------------------------------   ---- 
End-of-path arrival time (ps)           6030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell100   1250   1250  481791  RISE       1
\SPIM:BSPIM:state_0\/main_2  macrocell100   4780   6030  490460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 490460p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6030
-------------------------------------   ---- 
End-of-path arrival time (ps)           6030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q         macrocell100   1250   1250  481791  RISE       1
\SPIM:BSPIM:load_cond\/main_2  macrocell102   4780   6030  490460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_9517/main_0
Capture Clock  : Net_9517/clock_0
Path slack     : 490503p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell98    1250   1250  478826  RISE       1
Net_9517/main_0         macrocell101   4737   5987  490503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9517/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_0\/main_6
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 490554p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  480984  RISE       1
\SPIM:BSPIM:state_0\/main_6      macrocell100   3996   5936  490554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 490554p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  480984  RISE       1
\SPIM:BSPIM:load_cond\/main_6    macrocell102   3996   5936  490554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_0\/main_7
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 490695p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5795
-------------------------------------   ---- 
End-of-path arrival time (ps)           5795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  481304  RISE       1
\SPIM:BSPIM:state_0\/main_7      macrocell100   3855   5795  490695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 490695p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5795
-------------------------------------   ---- 
End-of-path arrival time (ps)           5795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  481304  RISE       1
\SPIM:BSPIM:load_cond\/main_7    macrocell102   3855   5795  490695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_0\/main_4
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 490698p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  481309  RISE       1
\SPIM:BSPIM:state_0\/main_4      macrocell100   3852   5792  490698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 490698p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  481309  RISE       1
\SPIM:BSPIM:load_cond\/main_4    macrocell102   3852   5792  490698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_6050/main_1
Capture Clock  : Net_6050/clock_0
Path slack     : 490956p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5534
-------------------------------------   ---- 
End-of-path arrival time (ps)           5534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell99   1250   1250  478861  RISE       1
Net_6050/main_1         macrocell96   4284   5534  490956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6050/clock_0                                           macrocell96         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 490956p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5534
-------------------------------------   ---- 
End-of-path arrival time (ps)           5534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell99   1250   1250  478861  RISE       1
\SPIM:BSPIM:state_2\/main_1  macrocell98   4284   5534  490956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 490956p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5534
-------------------------------------   ---- 
End-of-path arrival time (ps)           5534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell99   1250   1250  478861  RISE       1
\SPIM:BSPIM:state_1\/main_1  macrocell99   4284   5534  490956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 490973p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  480653  RISE       1
\SPIM:BSPIM:cnt_enable\/main_5   macrocell103   3577   5517  490973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 491008p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  480653  RISE       1
\SPIM:BSPIM:state_2\/main_5      macrocell98   3542   5482  491008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 491008p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  480653  RISE       1
\SPIM:BSPIM:state_1\/main_5      macrocell99   3542   5482  491008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM:BSPIM:BitCounter\/clock
Path slack     : 491284p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -4060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell103   1250   1250  491284  RISE       1
\SPIM:BSPIM:BitCounter\/enable  count7cell     3406   4656  491284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 491305p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5185
-------------------------------------   ---- 
End-of-path arrival time (ps)           5185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  480984  RISE       1
\SPIM:BSPIM:cnt_enable\/main_6   macrocell103   3245   5185  491305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 491332p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  480984  RISE       1
\SPIM:BSPIM:state_2\/main_6      macrocell98   3218   5158  491332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 491332p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  480984  RISE       1
\SPIM:BSPIM:state_1\/main_6      macrocell99   3218   5158  491332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6749/q
Path End       : Net_6749/main_0
Capture Clock  : Net_6749/clock_0
Path slack     : 491439p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6749/clock_0                                           macrocell97         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_6749/q       macrocell97   1250   1250  491439  RISE       1
Net_6749/main_0  macrocell97   3801   5051  491439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6749/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 491624p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  481304  RISE       1
\SPIM:BSPIM:cnt_enable\/main_7   macrocell103   2926   4866  491624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 491625p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  481304  RISE       1
\SPIM:BSPIM:cnt_enable\/main_3   macrocell103   2925   4865  491625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 491630p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  481309  RISE       1
\SPIM:BSPIM:cnt_enable\/main_4   macrocell103   2920   4860  491630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 491643p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  481304  RISE       1
\SPIM:BSPIM:state_2\/main_7      macrocell98   2907   4847  491643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 491643p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  481304  RISE       1
\SPIM:BSPIM:state_1\/main_7      macrocell99   2907   4847  491643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 491652p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  481304  RISE       1
\SPIM:BSPIM:state_2\/main_3      macrocell98   2898   4838  491652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 491652p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  481304  RISE       1
\SPIM:BSPIM:state_1\/main_3      macrocell99   2898   4838  491652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_9517/main_1
Capture Clock  : Net_9517/clock_0
Path slack     : 491653p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell99         0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell99    1250   1250  478861  RISE       1
Net_9517/main_1         macrocell101   3587   4837  491653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9517/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_6749/main_3
Capture Clock  : Net_6749/clock_0
Path slack     : 491945p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4545
-------------------------------------   ---- 
End-of-path arrival time (ps)           4545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell100   1250   1250  481791  RISE       1
Net_6749/main_3         macrocell97    3295   4545  491945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_6749/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 492623p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell103   1250   1250  491284  RISE       1
\SPIM:BSPIM:cnt_enable\/main_8  macrocell103   2617   3867  492623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:load_cond\/q
Path End       : \SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 492919p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:load_cond\/q       macrocell102   1250   1250  492919  RISE       1
\SPIM:BSPIM:load_cond\/main_8  macrocell102   2321   3571  492919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell102        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_9517/q
Path End       : Net_9517/main_3
Capture Clock  : Net_9517/clock_0
Path slack     : 492952p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9517/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
Net_9517/q       macrocell101   1250   1250  492952  RISE       1
Net_9517/main_3  macrocell101   2288   3538  492952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_9517/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065879p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -5360
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12094
-------------------------------------   ----- 
End-of-path arrival time (ps)           12094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q            macrocell111   1250   1250  1065879  RISE       1
\UART_PCB_LOG:BUART:rx_counter_load\/main_1  macrocell31    5176   6426  1065879  RISE       1
\UART_PCB_LOG:BUART:rx_counter_load\/q       macrocell31    3350   9776  1065879  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/load   count7cell     2318  12094  1065879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065922p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6190
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11222
-------------------------------------   ----- 
End-of-path arrival time (ps)           11222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_2\/q                      macrocell108    1250   1250  1065922  RISE       1
\UART_PCB_LOG:BUART:counter_load_not\/main_3           macrocell28     3700   4950  1065922  RISE       1
\UART_PCB_LOG:BUART:counter_load_not\/q                macrocell28     3350   8300  1065922  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2921  11222  1065922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PCB_LOG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_PCB_LOG:BUART:sTX:TxSts\/clock
Path slack     : 1068890p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13944
-------------------------------------   ----- 
End-of-path arrival time (ps)           13944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  1068890  RISE       1
\UART_PCB_LOG:BUART:tx_status_0\/main_3                 macrocell29     4690   8270  1068890  RISE       1
\UART_PCB_LOG:BUART:tx_status_0\/q                      macrocell29     3350  11620  1068890  RISE       1
\UART_PCB_LOG:BUART:sTX:TxSts\/status_0                 statusicell9    2323  13944  1068890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxSts\/clock                       statusicell9        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_load_fifo\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1069243p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13591
-------------------------------------   ----- 
End-of-path arrival time (ps)           13591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_load_fifo\/q      macrocell112    1250   1250  1069243  RISE       1
\UART_PCB_LOG:BUART:rx_status_4\/main_0  macrocell33     5312   6562  1069243  RISE       1
\UART_PCB_LOG:BUART:rx_status_4\/q       macrocell33     3350   9912  1069243  RISE       1
\UART_PCB_LOG:BUART:sRX:RxSts\/status_4  statusicell10   3678  13591  1069243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxSts\/clock                       statusicell10       0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069387p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7936
-------------------------------------   ---- 
End-of-path arrival time (ps)           7936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q         macrocell110     1250   1250  1068192  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell10   6686   7936  1069387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_load_fifo\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070361p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3130
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9843
-------------------------------------   ---- 
End-of-path arrival time (ps)           9843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_load_fifo\/q            macrocell112     1250   1250  1069243  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell10   8593   9843  1070361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070459p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6864
-------------------------------------   ---- 
End-of-path arrival time (ps)           6864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_bitclk_enable\/q          macrocell115     1250   1250  1070459  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell10   5614   6864  1070459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1071235p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8588
-------------------------------------   ---- 
End-of-path arrival time (ps)           8588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_last\/clock_0                       macrocell121        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_last\/q          macrocell121   1250   1250  1071235  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_8  macrocell114   7338   8588  1071235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071535p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5789
-------------------------------------   ---- 
End-of-path arrival time (ps)           5789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1066218  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell8   5599   5789  1071535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock                datapathcell8       0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PCB_LOG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1071553p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8270
-------------------------------------   ---- 
End-of-path arrival time (ps)           8270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  1068890  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/main_3                  macrocell107    4690   8270  1071553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071613p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q                macrocell111     1250   1250  1065879  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell10   4460   5710  1071613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1072256p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7567
-------------------------------------   ---- 
End-of-path arrival time (ps)           7567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q       macrocell107   1250   1250  1066426  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/main_1  macrocell106   6317   7567  1072256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1072256p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7567
-------------------------------------   ---- 
End-of-path arrival time (ps)           7567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q       macrocell107   1250   1250  1066426  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/main_1  macrocell108   6317   7567  1072256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1072256p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7567
-------------------------------------   ---- 
End-of-path arrival time (ps)           7567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q      macrocell107   1250   1250  1066426  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/main_1  macrocell109   6317   7567  1072256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072399p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4925
-------------------------------------   ---- 
End-of-path arrival time (ps)           4925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q                macrocell106    1250   1250  1065949  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   3675   4925  1072399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock                datapathcell8       0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_PCB_LOG:BUART:txn\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1072539p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7284
-------------------------------------   ---- 
End-of-path arrival time (ps)           7284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   4370   4370  1072539  RISE       1
\UART_PCB_LOG:BUART:txn\/main_3                macrocell105    2914   7284  1072539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072592p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q                macrocell107    1250   1250  1066426  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   3481   4731  1072592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\/clock                datapathcell8       0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PCB_LOG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1072693p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7130
-------------------------------------   ---- 
End-of-path arrival time (ps)           7130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1066218  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/main_2               macrocell106    6940   7130  1072693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PCB_LOG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1072693p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7130
-------------------------------------   ---- 
End-of-path arrival time (ps)           7130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1066218  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/main_2               macrocell108    6940   7130  1072693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PCB_LOG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1072693p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7130
-------------------------------------   ---- 
End-of-path arrival time (ps)           7130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1066218  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/main_2                macrocell109    6940   7130  1072693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:txn\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1072821p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7003
-------------------------------------   ---- 
End-of-path arrival time (ps)           7003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q  macrocell107   1250   1250  1066426  RISE       1
\UART_PCB_LOG:BUART:txn\/main_2    macrocell105   5753   7003  1072821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1072872p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6952
-------------------------------------   ---- 
End-of-path arrival time (ps)           6952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1072872  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_6         macrocell111   5012   6952  1072872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1072872p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6952
-------------------------------------   ---- 
End-of-path arrival time (ps)           6952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1072872  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_6       macrocell112   5012   6952  1072872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PCB_LOG:BUART:pollcount_1\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1073175p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6649
-------------------------------------   ---- 
End-of-path arrival time (ps)           6649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1073175  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/main_1        macrocell117   4709   6649  1073175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PCB_LOG:BUART:pollcount_0\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1073175p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6649
-------------------------------------   ---- 
End-of-path arrival time (ps)           6649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1073175  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/main_1        macrocell118   4709   6649  1073175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PCB_LOG:BUART:pollcount_1\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1073190p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6633
-------------------------------------   ---- 
End-of-path arrival time (ps)           6633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1073190  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/main_0        macrocell117   4693   6633  1073190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PCB_LOG:BUART:pollcount_0\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1073190p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6633
-------------------------------------   ---- 
End-of-path arrival time (ps)           6633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1073190  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/main_0        macrocell118   4693   6633  1073190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PCB_LOG:BUART:txn\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1073294p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6529
-------------------------------------   ---- 
End-of-path arrival time (ps)           6529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  1073294  RISE       1
\UART_PCB_LOG:BUART:txn\/main_5                      macrocell105    6339   6529  1073294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1073316p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6507
-------------------------------------   ---- 
End-of-path arrival time (ps)           6507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_0\/q      macrocell118   1250   1250  1069781  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_9  macrocell111   5257   6507  1073316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1073316p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6507
-------------------------------------   ---- 
End-of-path arrival time (ps)           6507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_0\/q       macrocell118   1250   1250  1069781  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_6  macrocell120   5257   6507  1073316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1073398p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q       macrocell111   1250   1250  1065879  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_1  macrocell113   5176   6426  1073398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1073398p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q       macrocell111   1250   1250  1065879  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_1  macrocell114   5176   6426  1073398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1073640p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6183
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  1070459  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_2   macrocell111   4933   6183  1073640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1073640p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6183
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_bitclk_enable\/q   macrocell115   1250   1250  1070459  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_2  macrocell112   4933   6183  1073640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1073640p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6183
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  1070459  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_2  macrocell120   4933   6183  1073640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074491p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1074491  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_5         macrocell111   3392   5332  1074491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074491p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1074491  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_5       macrocell112   3392   5332  1074491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_1\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074624p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_1\/q      macrocell117   1250   1250  1070665  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_8  macrocell111   3949   5199  1074624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_1\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1074624p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_1\/q       macrocell117   1250   1250  1070665  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_5  macrocell120   3949   5199  1074624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074681p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1074681  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_7         macrocell111   3203   5143  1074681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074681p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1074681  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_7       macrocell112   3203   5143  1074681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PCB_LOG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1074689p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5134
-------------------------------------   ---- 
End-of-path arrival time (ps)           5134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  1073294  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/main_4               macrocell106    4944   5134  1074689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PCB_LOG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074689p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5134
-------------------------------------   ---- 
End-of-path arrival time (ps)           5134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  1073294  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/main_4               macrocell108    4944   5134  1074689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074775p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1072872  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_6         macrocell113   3108   5048  1074775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074775p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1072872  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_6         macrocell114   3108   5048  1074775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074796p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5028
-------------------------------------   ---- 
End-of-path arrival time (ps)           5028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  1068192  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_0    macrocell111   3778   5028  1074796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074796p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5028
-------------------------------------   ---- 
End-of-path arrival time (ps)           5028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  1068192  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_0  macrocell112   3778   5028  1074796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074796p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5028
-------------------------------------   ---- 
End-of-path arrival time (ps)           5028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q        macrocell110   1250   1250  1068192  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_0  macrocell116   3778   5028  1074796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0            macrocell116        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1074796p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5028
-------------------------------------   ---- 
End-of-path arrival time (ps)           5028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  1068192  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_0   macrocell120   3778   5028  1074796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1074873p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_2\/q       macrocell108   1250   1250  1065922  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/main_4  macrocell107   3700   4950  1074873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1074901p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q       macrocell106   1250   1250  1065949  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/main_0  macrocell107   3673   4923  1074901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_bitclk\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075066p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_bitclk\/q        macrocell109   1250   1250  1075066  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/main_5  macrocell107   3507   4757  1075066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PCB_LOG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075169p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1066218  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/main_2               macrocell107    4464   4654  1075169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075259p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1074491  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_5         macrocell113   2624   4564  1075259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075259p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1074491  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_5         macrocell114   2624   4564  1075259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075353p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q       macrocell114   1250   1250  1068751  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_4  macrocell111   3220   4470  1075353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075353p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q         macrocell114   1250   1250  1068751  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_4  macrocell112   3220   4470  1075353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075353p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q               macrocell114   1250   1250  1068751  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_3  macrocell116   3220   4470  1075353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0            macrocell116        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075353p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q        macrocell114   1250   1250  1068751  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_4  macrocell120   3220   4470  1075353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075359p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q       macrocell113   1250   1250  1068756  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_3  macrocell111   3215   4465  1075359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075359p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q         macrocell113   1250   1250  1068756  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_3  macrocell112   3215   4465  1075359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075359p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q               macrocell113   1250   1250  1068756  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_2  macrocell116   3215   4465  1075359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0            macrocell116        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075359p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q        macrocell113   1250   1250  1068756  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_3  macrocell120   3215   4465  1075359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075377p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_0\/q       macrocell107   1250   1250  1066426  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/main_1  macrocell107   3196   4446  1075377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_0\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_0\/q
Path End       : \UART_PCB_LOG:BUART:pollcount_1\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1075393p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_0\/q       macrocell118   1250   1250  1069781  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/main_3  macrocell117   3180   4430  1075393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_0\/q
Path End       : \UART_PCB_LOG:BUART:pollcount_0\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1075393p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_0\/q       macrocell118   1250   1250  1069781  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/main_2  macrocell118   3180   4430  1075393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_0\/clock_0                   macrocell118        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PCB_LOG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075543p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4280
-------------------------------------   ---- 
End-of-path arrival time (ps)           4280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1073175  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/main_1   macrocell115   2340   4280  1075543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_PCB_LOG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075558p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  1075558  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/main_2   macrocell115   2325   4265  1075558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075561p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1074681  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_7         macrocell113   2322   4262  1075561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075561p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1074681  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_7         macrocell114   2322   4262  1075561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PCB_LOG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075564p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1073190  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/main_0   macrocell115   2320   4260  1075564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075643p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q       macrocell111   1250   1250  1065879  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/main_1  macrocell111   2931   4181  1075643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075643p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q         macrocell111   1250   1250  1065879  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/main_1  macrocell112   2931   4181  1075643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_load_fifo\/clock_0                  macrocell112        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075643p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q               macrocell111   1250   1250  1065879  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/main_1  macrocell116   2931   4181  1075643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_stop1_reg\/clock_0            macrocell116        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_0\/q
Path End       : \UART_PCB_LOG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075643p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_0\/clock_0                    macrocell111        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_0\/q        macrocell111   1250   1250  1065879  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/main_1  macrocell120   2931   4181  1075643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075711p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4113
-------------------------------------   ---- 
End-of-path arrival time (ps)           4113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  1068192  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_0    macrocell113   2863   4113  1075711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075711p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4113
-------------------------------------   ---- 
End-of-path arrival time (ps)           4113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/clock_0             macrocell110        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  1068192  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_0    macrocell114   2863   4113  1075711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075785p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_2\/q       macrocell108   1250   1250  1065922  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/main_3  macrocell106   2789   4039  1075785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075785p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_2\/q       macrocell108   1250   1250  1065922  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/main_3  macrocell108   2789   4039  1075785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1075785p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_2\/q      macrocell108   1250   1250  1065922  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/main_3  macrocell109   2789   4039  1075785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:txn\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1075786p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_2\/q  macrocell108   1250   1250  1065922  RISE       1
\UART_PCB_LOG:BUART:txn\/main_4    macrocell105   2787   4037  1075786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075950p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  1070459  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_2   macrocell113   2624   3874  1075950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075950p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_bitclk_enable\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  1070459  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_2   macrocell114   2624   3874  1075950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_bitclk\/q
Path End       : \UART_PCB_LOG:BUART:txn\/main_6
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1075981p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_bitclk\/q  macrocell109   1250   1250  1075066  RISE       1
\UART_PCB_LOG:BUART:txn\/main_6   macrocell105   2592   3842  1075981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_bitclk\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075984p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_bitclk\/q        macrocell109   1250   1250  1075066  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/main_5  macrocell106   2589   3839  1075984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_bitclk\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075984p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_bitclk\/q        macrocell109   1250   1250  1075066  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/main_5  macrocell108   2589   3839  1075984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:txn\/main_1
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1075988p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q  macrocell106   1250   1250  1065949  RISE       1
\UART_PCB_LOG:BUART:txn\/main_1    macrocell105   2585   3835  1075988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075994p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q       macrocell106   1250   1250  1065949  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/main_0  macrocell106   2579   3829  1075994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075994p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q       macrocell106   1250   1250  1065949  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/main_0  macrocell108   2579   3829  1075994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_2\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:tx_state_1\/q
Path End       : \UART_PCB_LOG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1075994p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_state_1\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:tx_state_1\/q      macrocell106   1250   1250  1065949  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/main_0  macrocell109   2579   3829  1075994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:tx_bitclk\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1076269p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q       macrocell114   1250   1250  1068751  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_4  macrocell113   2304   3554  1076269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_2\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1076269p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_2\/q       macrocell114   1250   1250  1068751  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_4  macrocell114   2304   3554  1076269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q       macrocell113   1250   1250  1068756  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/main_3  macrocell113   2299   3549  1076274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_state_3\/q
Path End       : \UART_PCB_LOG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_PCB_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_3\/clock_0                    macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_state_3\/q       macrocell113   1250   1250  1068756  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/main_3  macrocell114   2299   3549  1076274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_state_2\/clock_0                    macrocell114        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:pollcount_1\/q
Path End       : \UART_PCB_LOG:BUART:pollcount_1\/main_2
Capture Clock  : \UART_PCB_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:pollcount_1\/q       macrocell117   1250   1250  1070665  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/main_2  macrocell117   2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:pollcount_1\/clock_0                   macrocell117        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:txn\/q
Path End       : \UART_PCB_LOG:BUART:txn\/main_0
Capture Clock  : \UART_PCB_LOG:BUART:txn\/clock_0
Path slack     : 1076279p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:txn\/q       macrocell105   1250   1250  1076279  RISE       1
\UART_PCB_LOG:BUART:txn\/main_0  macrocell105   2295   3545  1076279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:txn\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PCB_LOG:BUART:rx_status_3\/q
Path End       : \UART_PCB_LOG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_PCB_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1077158p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_PCB_LOG_IntClock:R#1 vs. UART_PCB_LOG_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:rx_status_3\/clock_0                   macrocell120        0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PCB_LOG:BUART:rx_status_3\/q       macrocell120    1250   1250  1077158  RISE       1
\UART_PCB_LOG:BUART:sRX:RxSts\/status_3  statusicell10   4425   5675  1077158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PCB_LOG:BUART:sRX:RxSts\/clock                       statusicell10       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

