// Seed: 2437859415
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output tri0  id_0,
    output uwire id_1,
    input  uwire id_2,
    input  tri1  id_3
);
  parameter id_5 = -1'b0;
  parameter id_6 = -1'b0;
  logic id_7;
  assign id_0 = id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_5,
      id_6,
      id_6
  );
endmodule
