#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jun 15 07:58:38 2023
# Process ID: 26232
# Current directory: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7264 D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.xpr
# Log file: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/vivado.log
# Journal file: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_acc_cordic_ip_0_1' generated file not found 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_cordic_ip_0_1/design_acc_cordic_ip_0_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_acc_cordic_ip_0_1' generated file not found 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_cordic_ip_0_1/design_acc_cordic_ip_0_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_acc_cordic_ip_0_1' generated file not found 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_cordic_ip_0_1/design_acc_cordic_ip_0_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_acc_cordic_ip_0_1' generated file not found 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_cordic_ip_0_1/design_acc_cordic_ip_0_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_acc_cordic_ip_0_1' generated file not found 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_cordic_ip_0_1/design_acc_cordic_ip_0_1_sim_netlist.vhdl'. Please regenerate to continue.
update_compile_order -fileset sources_1
open_bd_design {D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:cordic_ip:1.0 - cordic_ip_0
Successfully read diagram <design_acc> from BD file <D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 906.898 ; gain = 131.648
reset_run design_acc_cordic_ip_0_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu Jun 15 07:59:08 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
[Thu Jun 15 07:59:08 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
open_bd_design {D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd}
reset_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
export_ip_user_files -of_objects  [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
make_wrapper -files [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -top
INFO: [BD 41-1662] The design 'design_acc.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
INFO: [BD 41-1662] The design 'design_acc.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1768.375 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_acc_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_processing_system7_0_0, cache-ID = 79ba3a4b03c573a4; cache size = 5.579 MB.
catch { config_ip_cache -export [get_ips -all design_acc_rst_ps7_0_100M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_rst_ps7_0_100M_0, cache-ID = 88610bbbed9890f8; cache size = 5.579 MB.
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 5.579 MB.
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
[Thu Jun 15 08:12:38 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run design_acc_cordic_ip_0_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu Jun 15 08:12:50 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
[Thu Jun 15 08:12:50 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
set_property core_revision 22 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd'
INFO: [IP_Flow 19-3422] Upgraded design_acc_cordic_ip_0_1 (cordic_ip_v1.0 1.0) from revision 21 to revision 22
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 5.579 MB.
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
[Thu Jun 15 08:23:59 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu Jun 15 08:24:09 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
[Thu Jun 15 08:24:09 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
set_property core_revision 23 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd'
INFO: [IP_Flow 19-3422] Upgraded design_acc_cordic_ip_0_1 (cordic_ip_v1.0 1.0) from revision 22 to revision 23
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 5.579 MB.
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
[Thu Jun 15 08:27:55 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run design_acc_cordic_ip_0_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu Jun 15 08:28:13 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
[Thu Jun 15 08:28:13 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/synth_1/runme.log
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
close [ open D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/ip/cordic_ip_0/BWT_func_modules.v w ]
add_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/ip/cordic_ip_0/BWT_func_modules.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property core_revision 24 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:cordic_ip:1.0 [get_ips  design_acc_cordic_ip_0_1] -log ip_upgrade.log
Upgrading 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd'
INFO: [IP_Flow 19-3422] Upgraded design_acc_cordic_ip_0_1 (cordic_ip_v1.0 1.0) from revision 23 to revision 24
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_acc_cordic_ip_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
Wrote  : <D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT_cordic\BWT_cordic.srcs\sources_1\bd\design_acc\design_acc.bd> 
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 5.579 MB.
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
[Thu Jun 15 08:40:06 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run design_acc_cordic_ip_0_1_synth_1
reset_run synth_1
report_ip_status -name ip_status 
reset_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
export_ip_user_files -of_objects  [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
generate_target all [get_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
INFO: [BD 41-1662] The design 'design_acc.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/sim/design_acc.v
VHDL Output written to : D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hdl/design_acc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_auto_pc_0/design_acc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc.hwh
Generated Block Design Tcl file D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/hw_handoff/design_acc_bd.tcl
Generated Hardware Definition File D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/synth/design_acc.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1768.375 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_acc_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_processing_system7_0_0, cache-ID = 79ba3a4b03c573a4; cache size = 5.579 MB.
catch { config_ip_cache -export [get_ips -all design_acc_rst_ps7_0_100M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_rst_ps7_0_100M_0, cache-ID = 88610bbbed9890f8; cache size = 5.579 MB.
catch { config_ip_cache -export [get_ips -all design_acc_cordic_ip_0_1] }
catch { config_ip_cache -export [get_ips -all design_acc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_acc_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 5.579 MB.
export_ip_user_files -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd]
launch_runs -jobs 20 design_acc_cordic_ip_0_1_synth_1
[Thu Jun 15 08:41:23 2023] Launched design_acc_cordic_ip_0_1_synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/design_acc.bd] -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/sim_scripts -ip_user_files_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files -ipstatic_source_dir D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/modelsim} {questa=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/questa} {riviera=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/riviera} {activehdl=D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name cordic_ip_v1_0_project -directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.tmp/cordic_ip_v1_0_project d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
update_compile_order -fileset sources_1
set_property top BWT_step [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 20
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
[Thu Jun 15 08:45:16 2023] Launched synth_1...
Run output will be captured here: d:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project/cordic_ip_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 20
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
[Thu Jun 15 08:46:25 2023] Launched synth_1...
Run output will be captured here: d:/agh_magisterskie/sdup/projekt/sdup_bwt_transformata/bwt_cordic/bwt_cordic.tmp/cordic_ip_v1_0_project/cordic_ip_v1_0_project.runs/synth_1/runme.log
set_property top cordic_ip_v1_0 [current_fileset]
update_compile_order -fileset sources_1
set_property core_revision 25 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
