[GRF_PMU1, GRF]
@ = 0x0FD58A000, 0x00002000

SOC_CON0 = 0x0000 ; System control register 0
> 11, 1, FORCE_JTAG_UART ; Enable GPIO0b5 and GPIO0b6 switch to JTAG function if uart2_rx low last for a specified period of time.
= 0, DISABLE
= 1, ENABLE

> 9, 1, CLK_SPLL_LS_SEL ; Path selection for SPLL clock output.
= 0, NORMAL
= 1, THROUGH_LEVEL_SHIFT_CELL

> 8, 1, SDMMC_DET_MASKED_PIN_SEL ; Polarity selection for sdmmc_det_masked_pin.
= 0, LOW_ACTIVE
= 1, HIGH_ACTIVE

> 6, 1, I2S1_8CH_MCLKOUT_OE ; Output enable for i2s1_8ch_mclkout.
= 0, DISABLE
= 1, ENABLE

> 5, 1, WAKEUP_TIMER_SEL ; Select PMU_TIMER interrupt as PMU wake up source.
= 0, INT_0 ; PMU_TIMER interrupt 0 selected
= 1, INT_1 ; PMU_TIMER interrupt 1 selected

> 4, 1, CLK_CPLL_LS_SEL ; Path selection for CPLL clock output.
= 0, NORMAL
= 1, THROUGH_LEVEL_SHIFT_CELL

> 3, 1, PMU_PWR_IDLEREQ ; Enable PD_PMU1 idle request by software.
= 0, DISABLE
= 1, ENABLE

> 2, 1, PMUWDT_PAUSE ; PMU_WDT wdt pause enable. It is used to freeze the watchdog counter during pause mode
= 0, DISABLE
= 1, ENABLE

> 1, 1, UART0_CTS_INV ; Polarity selection for uart0_cts.
= 0, LOW_ACTIVE
= 1, HIGH_ACTIVE

> 0, 1, UART0_RTS_INV ; Polarity selection for uart0_rts.
= 0, LOW_ACTIVE
= 1, HIGH_ACTIVE

SOC_CON1 = 0x0004 ; System control register 1
> 0, 16, RESET_WIDTH ; The chip output reset width, equals to reset_width*256.

SOC_CON2 = 0x0008 ; System control register 2
> 15, 1, PWR3_SLEEP_SFTENA ; Enable pwr3_sleep by software.
= 0, DISABLE
= 1, ENABLE

> 12, 3, PWR3_SLEEP_IOUT_SEL ; Source selection for pwr3_sleep. Default: Controlled by pwr3_sleep_sftena
= 1, VD_NPU ; VD_NPU power off request
= 2, VD_GPU ; VD_GPU power off request
= 3, VD_BIGCORE0 ; VD_BIGCORE0 power off request
= 4, VD_BIGCORE1 ; VD_BIGCORE1 power off request
= 5, VD_DSU ; VD_DSU power off request
= 6, VD_VCODEC ; VD_VCODEC power off request
= 7, VD_DDR ; VD_DDR power off request

> 11, 1, PWR2_SLEEP_SFTENA ; Enable pwr2_sleep by software.
= 0, DISABLE
= 1, ENABLE

> 8, 3, PWR2_SLEEP_IOUT_SEL ; Source selection for pwr2_sleep. Default: Controlled by pwr2_sleep_sftena
= 1, VD_NPU ; VD_NPU power off request
= 2, VD_GPU ; VD_GPU power off request
= 3, VD_BIGCORE0 ; VD_BIGCORE0 power off request
= 4, VD_BIGCORE1 ; VD_BIGCORE1 power off request
= 5, VD_DSU ; VD_DSU power off request
= 6, VD_VCODEC ; VD_VCODEC power off request
= 7, VD_DDR ; VD_DDR power off request

> 7, 1, PWR1_SLEEP_SFTENA ; Enable pwr1_sleep by software.
= 0, DISABLE
= 1, ENABLE

> 4, 3, PWR1_SLEEP_IOUT_SEL ; Source selection for pwr1_sleep. Default: Controlled by pwr1_sleep_sftena
= 1, VD_NPU ; VD_NPU power off request
= 2, VD_GPU ; VD_GPU power off request
= 3, VD_BIGCORE0 ; VD_BIGCORE0 power off request
= 4, VD_BIGCORE1 ; VD_BIGCORE1 power off request
= 5, VD_DSU ; VD_DSU power off request
= 6, VD_VCODEC ; VD_VCODEC power off request
= 7, VD_DDR ; VD_DDR power off request

> 3, 1, PWR0_SLEEP_SFTENA ; Enable pwr0_sleep by software.
= 0, DISABLE
= 1, ENABLE

> 0, 3, PWR0_SLEEP_IOUT_SEL ; Source selection for pwr0_sleep. Default: Controlled by pwr0_sleep_sftena
= 1, VD_NPU ; VD_NPU power off request
= 2, VD_GPU ; VD_GPU power off request
= 3, VD_BIGCORE0 ; VD_BIGCORE0 power off request
= 4, VD_BIGCORE1 ; VD_BIGCORE1 power off request
= 5, VD_DSU ; VD_DSU power off request
= 6, VD_VCODEC ; VD_VCODEC power off request
= 7, VD_DDR ; VD_DDR power off request

SOC_CON3 = 0x000C ; System control register 3
> 4, 1, WDT_RESET_TRIGGER_EN ; Enable WDT reset trigger for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 0, 1, TSADC_SHUT_RESET_TRIGGER_EN ; Enable TSADC shut reset trigger for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

SOC_CON4 = 0x0010 ; System control register 4
> 15, 1, DDRIO_CH3_RSTIOV_ENTER_ENA ; Enable DDR IO enter retention mode through RSTIOV by hardware for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 14, 1, DDRIO_CH2_RSTIOV_ENTER_ENA ; Enable DDR IO enter retention mode through RSTIOV by hardware for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 13, 1, DDRIO_CH1_RSTIOV_ENTER_ENA ; Enable DDR IO enter retention mode through RSTIOV by hardware for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 12, 1, DDRIO_CH0_RSTIOV_ENTER_ENA ; Enable DDR IO enter retention mode through RSTIOV by hardware for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 3, 1, DDRIO_CH3_RET_ENTER_ENA ; Enable DDR IO enter retention mode through RETON/RETOFF or RSTIOV by hardware for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 2, 1, DDRIO_CH2_RET_ENTER_ENA ; Enable DDR IO enter retention mode through RETON/RETOFF or RSTIOV by hardware for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 1, 1, DDRIO_CH1_RET_ENTER_ENA ; Enable DDR IO enter retention mode through RETON/RETOFF or RSTIOV by hardware for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 0, 1, DDRIO_CH0_RET_ENTER_ENA ; Enable DDR IO enter retention mode through RETON/RETOFF or RSTIOV by hardware for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

SOC_CON5 = 0x0014 ; System control register 5
> 15, 1, DDRIO_CH3_RSTIOV_ENTER_SFTENA ; Enable DDR IO enter retention mode through RSTIOV by software for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 14, 1, DDRIO_CH2_RSTIOV_ENTER_SFTENA ; Enable DDR IO enter retention mode through RSTIOV by software for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 13, 1, DDRIO_CH1_RSTIOV_ENTER_SFTENA ; Enable DDR IO enter retention mode through RSTIOV by software for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 12, 1, DDRIO_CH0_RSTIOV_ENTER_SFTENA ; Enable DDR IO enter retention mode through RSTIOV by software for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 3, 1, DDRIO_CH3_RETON_ENTER_SFTENA ; Enable DDR IO enter retention mode through RETON/RETOFF by software for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 2, 1, DDRIO_CH2_RETON_ENTER_SFTENA ; Enable DDR IO enter retention mode through RETON/RETOFF by software for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 1, 1, DDRIO_CH1_RETON_ENTER_SFTENA ; Enable DDR IO enter retention mode through RETON/RETOFF by software for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 0, 1, DDRIO_CH0_RETON_ENTER_SFTENA ; Enable DDR IO enter retention mode through RETON/RETOFF by software for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

SOC_CON6 = 0x0018 ; System control register 6
> 15, 1, DDRCH3_UPCTL_C_SYSREQ_SFTENA ; Enable for DDRC hardware low-power clock request by software.
= 0, DISABLE
= 1, ENABLE

> 14, 1, DDRCH2_UPCTL_C_SYSREQ_SFTENA ; Enable for DDRC hardware low-power clock request by software.
= 0, DISABLE
= 1, ENABLE

> 13, 1, DDRCH1_UPCTL_C_SYSREQ_SFTENA ; Enable for DDRC hardware low-power clock request by software.
= 0, DISABLE
= 1, ENABLE

> 12, 1, DDRCH0_UPCTL_C_SYSREQ_SFTENA ; Enable for DDRC hardware low-power clock request by software.
= 0, DISABLE
= 1, ENABLE

> 11, 1, DDRC_CH3_C_GATING_EN ; Enable DDRCTRL's core-clock auto clock gating for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 10, 1, DDRC_CH2_C_GATING_EN ; Enable DDRCTRL's core-clock auto clock gating for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 9, 1, DDRC_CH1_C_GATING_EN ; Enable DDRCTRL's core-clock auto clock gating for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 8, 1, DDRC_CH0_C_GATING_EN ; Enable DDRCTRL's core-clock auto clock gating for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 7, 1, DDRCH3_SREF_C_ENTER_EN ; Enable DDR self-refresh mode for core-clock domain by hardware for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 6, 1, DDRCH2_SREF_C_ENTER_EN ; Enable DDR self-refresh mode for core-clock domain by hardware for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 5, 1, DDRCH1_SREF_C_ENTER_EN ; Enable DDR self-refresh mode for core-clock domain by hardware for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 4, 1, DDRCH0_SREF_C_ENTER_EN ; Enable DDR self-refresh mode for core-clock domain by hardware for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 3, 1, DDRIO_CH3_RET_EXIT_ENA ; Enable DDR IO exit retention mode through RETON/RETOFF or RSTIOV by hardware for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 2, 1, DDRIO_CH2_RET_EXIT_ENA ; Enable DDR IO exit retention mode through RETON/RETOFF or RSTIOV by hardware for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 1, 1, DDRIO_CH1_RET_EXIT_ENA ; Enable DDR IO exit retention mode through RETON/RETOFF or RSTIOV by hardware for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 0, 1, DDRIO_CH0_RET_EXIT_ENA ; Enable DDR IO exit retention mode through RETON/RETOFF or RSTIOV by hardware for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

SOC_CON7 = 0x001C ; System control register 7
> 15, 1, PRESETN_PMU_PWM_HOLD_ENA ; Enable reset hold for presetn_pmu_pwm.
= 0, DISABLE
= 1, ENABLE

> 14, 1, PRESETN_PMU1_BIU_HOLD_ENA ; Enable reset hold for presetn_pmu1_biu.
= 0, DISABLE
= 1, ENABLE

> 13, 1, PRESETN_PMU1_IOC_HOLD_ENA ; Enable reset hold for presetn_pmu1_ioc.
= 0, DISABLE
= 1, ENABLE

> 12, 1, PRESETN_PMU1_GRF_HOLD_ENA ; Enable reset hold for presetn_pmu1_grf.
= 0, DISABLE
= 1, ENABLE

> 11, 1, PRESETN_I2C0_HOLD_ENA ; Enable reset hold for presetn_i2c0.
= 0, DISABLE
= 1, ENABLE

> 10, 1, PRESETN_PMU1_CRU_HOLD_ENA ; Enable reset hold for presetn_pmu1_cru.
= 0, DISABLE
= 1, ENABLE

> 9, 1, MRESETN_MIPI_DCPHY1_HOLD_ENA ; Enable reset hold for mresetn_mipi_dcphy1.
= 0, DISABLE
= 1, ENABLE

> 8, 1, MRESETN_MIPI_DCPHY0_HOLD_ENA ; Enable reset hold for mresetn_mipi_dcphy0.
= 0, DISABLE
= 1, ENABLE
> 7, 1, MRESETN_I2S1_8CH_TX_HOLD_ENA ; Enable reset hold for mresetn_i2s1_8ch_tx.
= 0, DISABLE
= 1, ENABLE

> 6, 1, MRESETN_I2S1_8CH_RX_HOLD_ENA ; Enable reset hold for mresetn_i2s1_8ch_rx.
= 0, DISABLE
= 1, ENABLE

> 5, 1, HRESETN_VAD_HOLD_ENA ; Enable reset hold for hresetn_vad.
= 0, DISABLE
= 1, ENABLE

> 4, 1, HRESETN_PMU_MCU_BIU_HOLD_ENA ; Enable reset hold for hresetn_pmu_mcu_biu.
= 0, DISABLE
= 1, ENABLE

> 3, 1, HRESETN_PMU_BIU_HOLD_ENA ; Enable reset hold for hresetn_pmu_biu.
= 0, DISABLE
= 1, ENABLE

> 2, 1, HRESETN_PDM0_HOLD_ENA ; Enable reset hold for hresetn_pdm0.
= 0, DISABLE
= 1, ENABLE

> 1, 1, HRESETN_I2S1_8CH_HOLD_ENA ; Enable reset hold for hresetn_i2s1_8ch.
= 0, DISABLE
= 1, ENABLE

> 0, 1, FRESETN_PMU_MCU_HOLD_ENA ; Enable reset hold for fresetn_pmu_mcu.
= 0, DISABLE
= 1, ENABLE

SOC_CON8 = 0x0020 ; System control register 8
> 15, 1, RESETN_PDM0_HOLD_ENA ; Enable reset hold for resetn_pdm0.
= 0, DISABLE
= 1, ENABLE

> 14, 1, RESETN_OTGPHY_U3_1_HOLD_ENA ; Enable reset hold for resetn_otgphy_u3_1.
= 0, DISABLE
= 1, ENABLE

> 13, 1, RESETN_OTGPHY_U3_0_HOLD_ENA ; Enable reset hold for resetn_otgphy_u3_0.
= 0, DISABLE
= 1, ENABLE

> 12, 1, RESETN_OTGPHY_U2_1_HOLD_ENA ; Enable reset hold for resetn_otgphy_u2_1.
= 0, DISABLE
= 1, ENABLE

> 11, 1, RESETN_OTGPHY_U2_0_HOLD_ENA ; Enable reset hold for resetn_otgphy_u2_0.
= 0, DISABLE
= 1, ENABLE

> 10, 1, RESETN_I2C0_HOLD_ENA ; Enable reset hold for resetn_i2c0.
= 0, DISABLE
= 1, ENABLE

> 9, 1, RESETN_HDPTX1_LANE_HOLD_ENA ; Enable reset hold for resetn_hdptx1_lane.
= 0, DISABLE
= 1, ENABLE

> 8, 1, RESETN_HDPTX1_INIT_HOLD_ENA ; Enable reset hold for resetn_hdptx1_init.
= 0, DISABLE
= 1, ENABLE

> 7, 1, RESETN_HDPTX1_CMN_HOLD_ENA ; Enable reset hold for resetn_hdptx1_cmn.
= 0, DISABLE
= 1, ENABLE

> 6, 1, RESETN_HDPTX0_LANE_HOLD_ENA ; Enable reset hold for resetn_hdptx0_lane.
= 0, DISABLE
= 1, ENABLE

> 5, 1, RESETN_HDPTX0_INIT_HOLD_ENA ; Enable reset hold for resetn_hdptx0_init.
= 0, DISABLE
= 1, ENABLE

> 4, 1, RESETN_HDPTX0_CMN_HOLD_ENA ; Enable reset hold for resetn_hdptx0_cmn.
= 0, DISABLE
= 1, ENABLE

> 3, 1, RESETN_DDR_FAIL_SAFE_HOLD_ENA ; Enable reset hold for resetn_ddr_fail_safe.
= 0, DISABLE
= 1, ENABLE

> 2, 1, PRESETN_UART0_HOLD_ENA ; Enable reset hold for presetn_uart0.
= 0, DISABLE
= 1, ENABLE

> 1, 1, PRESETN_PMU_WDT_HOLD_ENA ; Enable reset hold for presetn_pmu_wdt.
= 0, DISABLE
= 1, ENABLE

> 0, 1, PRESETN_PMU_TIMER_HOLD_ENA ; Enable reset hold for presetn_pmu_timer.
= 0, DISABLE
= 1, ENABLE

SOC_CON9 = 0x0024 ; System control register 9
> 7, 1, TRESETN_PMU_WDT_HOLD_ENA ; Enable reset hold for tresetn_pmu_wdt.
= 0, DISABLE
= 1, ENABLE

> 6, 1, TRESETN_PMU_MCU_JTAG_HOLD_ENA ; Enable reset hold for tresetn_pmu_mcu_jtag.
= 0, DISABLE
= 1, ENABLE

> 5, 1, SRESETN_UART0_HOLD_ENA ; Enable reset hold for sresetn_uart0.
= 0, DISABLE
= 1, ENABLE

> 4, 1, SRESETN_MIPI_DCPHY1_HOLD_ENA ; Enable reset hold for sresetn_mipi_dcphy1.
= 0, DISABLE
= 1, ENABLE

> 3, 1, SRESETN_MIPI_DCPHY0_HOLD_ENA ; Enable reset hold for sresetn_mipi_dcphy0.
= 0, DISABLE
= 1, ENABLE

> 2, 1, RESETN_PMU_TIMER1_HOLD_ENA ; Enable reset hold for resetn_pmu_timer1.
= 0, DISABLE
= 1, ENABLE

> 1, 1, RESETN_PMU_TIMER0_HOLD_ENA ; Enable reset hold for resetn_pmu_timer0.
= 0, DISABLE
= 1, ENABLE

> 0, 1, RESETN_PMU_PWM_HOLD_ENA ; Enable reset hold for resetn_pmu_pwm.
= 0, DISABLE
= 1, ENABLE

SOC_CON10 = 0x0028 ; System control register 10
> 12, 4, UPCTL_A_SYSREQ_SFTENA ; Enable for AXI hardware low-power clock request by software.
= 0, DISABLE
= 1, ENABLE

> 8, 4, DDRC_A_GATING_EN ; Enable DDRCTRL's AXI-clock auto clock gating for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

> 4, 4, SREF_A_ENTER_EN ; Enable DDR self-refresh mode for AXI-clock domain by hardware for DDR fail safe.
= 0, DISABLE
= 1, ENABLE

SOC_CON11 = 0x002C ; System control register 11
> 0, 32, UART2RX_LOW_DLY ; uart2_rx low count.

BIU_CON = 0x0050 ; BIU interface control register
> 3, 1, IDLE_REQ_TOP_SFTENA ; Enable sending idle request to BIU_TOP by software.
= 0, DISABLE
= 1, ENABLE

> 2, 1, IDLE_REQ_BUS_SFTENA ; Enable sending idle request to BIU_BUS by software.
= 0, DISABLE
= 1, ENABLE

BIU_STS = 0x0054 ; BIU interface status register
> 6, 1, IDLE_ACK_TOP, RO ; BIU_TOP idle acknowledge state.
= 0, NAK
= 1, ACK

> 5, 1, IDLE_TOP, RO ; BIU_TOP idle state.
= 0, NOT_IDLE
= 1, IDLE

> 4, 1, IDLE_ACK_BUS, RO ; BIU_BUS idle acknowledge state.
= 0, NAK
= 1, ACK

> 3, 1, IDLE_BUS, RO ; BIU_BUS idle state.
= 0, NOT_IDLE
= 1, IDLE

> 2, 1, PMU_BIU_PWRACTIVE, RO ; Power active status for BIU_PMU.
= 0, INACTIVE
= 1, ACTIVE

> 1, 1, VAD_NOPENDINGTRANS, RO ; No pending transfer status for VAD.
= 0, INACTIVE
= 1, ACTIVE

> 0, 1, PMU_MCU_NOPENDINGTRANS, RO ; No pending transfer status for PMU_MCU.
= 0, INACTIVE
= 1, ACTIVE

SOC_STS = 0x0060 ; System status register
> 13, 1, PMIC_INT, RO ; PMIC interrupt status.
= 0, INACTIVE
= 1, ACTIVE

> 12, 1, PMU1SGRF_CRC_CHK_RST_REQ, RO ; PMU1SGRF CRC check reset status. It is set to 1 if CRC check error.
= 0, INACTIVE
= 1, ACTIVE

> 11, 1, PMU0SGRF_CRC_CHK_RST_REQ, RO ; PMU0SGRF CRC check reset status. It is set to 1 if CRC check error.
= 0, INACTIVE
= 1, ACTIVE

> 10, 1, PMU_MCU_DEEPSLEEP, RO ; PMU_MCU deep sleep status.
= 0, INACTIVE
= 1, ACTIVE

> 9, 1, PMU_MCU_SLEEPING, RO ; PMU_MCU sleeping status.
= 0, INACTIVE
= 1, ACTIVE

> 8, 1, PMU_MCU_LOCKUP, RO ; PMU_MCU lock up status.
= 0, INACTIVE
= 1, ACTIVE

> 7, 1, PMU_MCU_HALTED, RO ; PMU_MCU halt status.
= 0, INACTIVE
= 1, ACTIVE

> 6, 1, PMU_MCU_CACHE_FLUSH_ACK, RO ; PMU_MCU cache flush acknowledge.
= 0, NAK
= 1, ACK

> 5, 1, PMU_MCU_TXEV, RO ; PMU_MCU TXEV status.
= 0, INACTIVE
= 1, ACTIVE

> 4, 1, VAD_DIG_MIC_STS, RO ; VAD digital mic status.
= 0, INACTIVE
= 1, ACTIVE

> 3, 1, PMU_TIMER1_EN_STATUS, RO ; PMU_TIMER1 enable status.
= 0, DISABLE
= 1, ENABLE

> 2, 1, PMU_TIMER0_EN_STATUS, RO ; PMU_TIMER0 enable status.
= 0, DISABLE
= 1, ENABLE

> 1, 1, PMU_WDT_SYS_RSTN, RO ; PMU_WDT reset request status.
= 0, ACTIVE
= 1, INACTIVE

> 0, 1, OSC_CHK_RST_REQ, RO ; OSC_CHK reset request status.
= 0, INACTIVE
= 1, ACTIVE

MEM_CON0 = 0x0080 ; Memory interface control register 0
> 0, 16, PMU1_MEM_CFG_HDSPRA ; Interface configuration for HDSPRA type memory in PD_PMU1. Bit[0]: TEST1 Bit[1]: TEST_RNM Bit[4:2]: RM Bit[5]: WMD Bit[7]: LS Bit[11:10]: WPULSE Bit[13:12]: RA Other bits: Reserved

MEM_CON1 = 0x0084 ; Memory interface control register 1
> 0, 16, MEM_CFG_HDSPRF ; Interface configuration for HDSPRF type memory in PD_PMU1. Bit[0]: TEST1 Bit[1]: TEST_RNM Bit[4:2]: RM Bit[5]: WMD Bit[7]: LS Bit[11:10]: WPULSE Bit[13:12]: RA Other bits: Reserved

MEM_CON2 = 0x0088 ; Memory interface control register 2
> 0, 16, MEM_CFG_HSDPRA_L16 ; Lower 16 bits of interface configuration for HSDPRA type memory. Bit[0]: TEST1A Bit[1]: TEST_RNMA Bit[4:2]: RMA Bit[5]: WMDA Bit[7]: LS Bit[11:10]: WPULSE Bit[13:12]: RA Bit[15:14]: WA

MEM_CON3 = 0x008C ; Memory interface control register 3
> 0, 9, MEM_CFG_HSDPRA_H9 ; Higher 9 bits of interface configuration for HSDPRA type memory. Bit[0]: TEST1B Bit[1]: TEST_RNMB Bit[4:2]: RMB Bit[5]: WMDB Other bits: Reserved

OS_REG0 = 0x0200 ; Operation system register 0
OS_REG1 = 0x0204 ; Operation system register 1
OS_REG2 = 0x0208 ; Operation system register 2
OS_REG3 = 0x020C ; Operation system register 3
OS_REG4 = 0x0210 ; Operation system register 4
OS_REG5 = 0x0214 ; Operation system register 5
OS_REG6 = 0x0218 ; Operation system register 6
OS_REG7 = 0x021C ; Operation system register 7

RST_STS = 0x0230 ; System reset status register
> 6, 1, DDRIO_CH3_RET_FAILSAFE_STS, RO ; DDRIO channel 3 retention status under DDR fail safe condition.
= 0, INACTIVE
= 1, ACTIVE

> 5, 1, DDRIO_CH2_RET_FAILSAFE_STS, RO ; DDRIO channel 2 retention status under DDR fail safe condition.
= 0, INACTIVE
= 1, ACTIVE

> 4, 1, DDRIO_CH1_RET_FAILSAFE_STS, RO ; DDRIO channel 1 retention status under DDR fail safe condition.
= 0, INACTIVE
= 1, ACTIVE

> 3, 1, DDRIO_CH0_RET_FAILSAFE_STS, RO ; DDRIO channel 0 retention status under DDR fail safe condition.
= 0, INACTIVE
= 1, ACTIVE

> 2, 1, TSADC_SHUT_STS, RO ; TSADC shut status.
= 0, INACTIVE
= 1, ACTIVE

> 1, 1, WDT_RESET_STS, RO ; WDT reset status.
= 0, INACTIVE
= 1, ACTIVE

> 0, 1, FIRST_RESET_STS, RO ; First reset status.
= 0, INACTIVE
= 1, ACTIVE

RST_CLR = 0x0234 ; System reset status clear register
> 6, 1, DDRIO_CH3_RET_FAILSAFE_CLR, WO ; Enable clear for DDRIO channel 3 retention status under DDR fail safe condition.
= 0, DISABLE
= 1, ENABLE

> 5, 1, DDRIO_CH2_RET_FAILSAFE_CLR, WO ; Enable clear for DDRIO channel 2 retention status under DDR fail safe condition.
= 0, DISABLE
= 1, ENABLE

> 4, 1, DDRIO_CH1_RET_FAILSAFE_CLR, WO ; Enable clear for DDRIO channel 1 retention status under DDR fail safe condition.
= 0, DISABLE
= 1, ENABLE

> 3, 1, DDRIO_CH0_RET_FAILSAFE_CLR, WO ; Enable clear for DDRIO channel 0 retention status under DDR fail safe condition.
= 0, DISABLE
= 1, ENABLE

> 2, 1, TSADC_RESET_CLR, WO ; Enable clear for TSADC shut status.
= 0, DISABLE
= 1, ENABLE

> 1, 1, WDT_RESET_CLR, WO ; Enable clear for WDT reset status.
= 0, DISABLE
= 1, ENABLE

> 0, 1, FIRST_RESET_CLR, WO ; Enable clear for first reset status.
= 0, DISABLE
= 1, ENABLE


SD_DETECT_CON = 0x0380 ; SDMMC detect control register
> 1, 1, SD_DETECT_FALL_EN ; Enable SDMMC detect pin falling edge interrupt.
= 0, DISABLE
= 1, ENABLE

> 0, 1, SD_DETECT_RISE_EN ; Enable SDMMC detect pin rising edge interrupt.
= 0, DISABLE
= 1, ENABLE

SD_DETECT_STS = 0x0390 ; SDMMC detect status register
> 1, 1, SD_DETECT_FALL_STS, RO ; SDMMC detect pin falling edge status.
= 0, INACTIVE
= 1, ACTIVE

> 0, 1, SD_DETECT_RISE_STS, RO ; SDMMC detect pin rising edge status.
= 0, INACTIVE
= 1, ACTIVE

SD_DETECT_CLR = 0x03A0 ; SDMMC detect clear register
> 1, 1, SD_DETECT_FALL_CLR, WO ; Enable clear for SDMMC detect pin falling edge interrupt.
= 0, DISABLE
= 1, ENABLE

> 0, 1, SD_DETECT_RISE_CLR, WO ; Enable clear for SDMMC detect pin rising edge interrupt.
= 0, DISABLE
= 1, ENABLE

SD_DETECT_CNT = 0x03B0 ; SDMMC detect count register
> 0, 22, SD_DET_CNT ; SDMMC detect count

