{"vcs1":{"timestamp_begin":1748084631.067349058, "rt":5.15, "ut":5.29, "st":0.26}}
{"vcselab":{"timestamp_begin":1748084636.266000107, "rt":0.21, "ut":0.13, "st":0.04}}
{"link":{"timestamp_begin":1748084636.511692980, "rt":0.28, "ut":0.20, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1748084630.711438781}
{"VCS_COMP_START_TIME": 1748084630.711438781}
{"VCS_COMP_END_TIME": 1748084636.880113971}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -debug_access+all -kdb -timescale=1ns/100ps -Mdir=./build/csrc -o ./build/simv -l ./build/comp.log ./rtl/SPI_Master.v ./rtl/SPI_Slave.v ./rtl/SPI_top.v ./tb/tb_SPI.sv"}
{"vcs1": {"peak_mem": 451568}}
{"vcselab": {"peak_mem": 161900}}
