C:/lscc/radiant/2024.2/questasim/win64/VisualizerRls/bin/viscom.exe -nolock -quiet -jmem_size 393216 work.key_decode_testbench -quiet -auto_acc_if_foreign -work work -L iCE40UP +acc -allow_unnamed -o _opt -id 1-00be43e571f3-68c8a873-2cd-326c +__design_bin_path+C:/Users/wchan/Documents/GitHub/e155Lab3/fpga/sim +__betafsm