// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="wrapped_mmult_hw,hls_ip_2017_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.735000,HLS_SYN_LAT=364,HLS_SYN_TPT=272,HLS_SYN_MEM=4,HLS_SYN_DSP=7,HLS_SYN_FF=1996,HLS_SYN_LUT=3016}" *)

module wrapped_mmult_hw (
        ap_clk,
        ap_rst_n,
        in_stream_TDATA,
        in_stream_TKEEP,
        in_stream_TSTRB,
        in_stream_TUSER,
        in_stream_TLAST,
        in_stream_TID,
        in_stream_TDEST,
        out_stream_TDATA,
        out_stream_TKEEP,
        out_stream_TSTRB,
        out_stream_TUSER,
        out_stream_TLAST,
        out_stream_TID,
        out_stream_TDEST,
        in_stream_TVALID,
        in_stream_TREADY,
        out_stream_TVALID,
        out_stream_TREADY
);


input   ap_clk;
input   ap_rst_n;
input  [31:0] in_stream_TDATA;
input  [3:0] in_stream_TKEEP;
input  [3:0] in_stream_TSTRB;
input  [3:0] in_stream_TUSER;
input  [0:0] in_stream_TLAST;
input  [4:0] in_stream_TID;
input  [4:0] in_stream_TDEST;
output  [31:0] out_stream_TDATA;
output  [3:0] out_stream_TKEEP;
output  [3:0] out_stream_TSTRB;
output  [3:0] out_stream_TUSER;
output  [0:0] out_stream_TLAST;
output  [4:0] out_stream_TID;
output  [4:0] out_stream_TDEST;
input   in_stream_TVALID;
output   in_stream_TREADY;
output   out_stream_TVALID;
input   out_stream_TREADY;

reg    ap_rst_n_inv;
wire   [31:0] dato_V_i_q0;
wire   [31:0] dato_V_t_q0;
wire   [31:0] X_MAT_0_i_q0;
wire   [31:0] X_MAT_0_t_q0;
wire   [31:0] X_OUT_0_i_q0;
wire   [31:0] X_OUT_0_t_q0;
wire    read_data_U0_ap_start;
wire    read_data_U0_ap_done;
wire    read_data_U0_ap_continue;
wire    read_data_U0_ap_idle;
wire    read_data_U0_ap_ready;
wire    read_data_U0_in_stream_TREADY;
wire   [1:0] read_data_U0_buf_V_address0;
wire    read_data_U0_buf_V_ce0;
wire    read_data_U0_buf_V_we0;
wire   [31:0] read_data_U0_buf_V_d0;
wire    ap_channel_done_dato_V;
wire    read_data_U0_buf_V_full_n;
wire    Block_preheader117_U0_ap_start;
wire    Block_preheader117_U0_ap_done;
wire    Block_preheader117_U0_ap_continue;
wire    Block_preheader117_U0_ap_idle;
wire    Block_preheader117_U0_ap_ready;
wire   [1:0] Block_preheader117_U0_dato_V_address0;
wire    Block_preheader117_U0_dato_V_ce0;
wire   [2:0] Block_preheader117_U0_X_MAT_0_address0;
wire    Block_preheader117_U0_X_MAT_0_ce0;
wire    Block_preheader117_U0_X_MAT_0_we0;
wire   [31:0] Block_preheader117_U0_X_MAT_0_d0;
wire   [2:0] Block_preheader117_U0_X_MAT_0_address1;
wire    Block_preheader117_U0_X_MAT_0_ce1;
wire    Block_preheader117_U0_X_MAT_0_we1;
wire   [31:0] Block_preheader117_U0_X_MAT_0_d1;
wire    ap_channel_done_X_MAT_0;
wire    Block_preheader117_U0_X_MAT_0_full_n;
wire    Loop_L1_proc_U0_ap_start;
wire    Loop_L1_proc_U0_ap_done;
wire    Loop_L1_proc_U0_ap_continue;
wire    Loop_L1_proc_U0_ap_idle;
wire    Loop_L1_proc_U0_ap_ready;
wire   [1:0] Loop_L1_proc_U0_X_OUT_0_address0;
wire    Loop_L1_proc_U0_X_OUT_0_ce0;
wire    Loop_L1_proc_U0_X_OUT_0_we0;
wire   [31:0] Loop_L1_proc_U0_X_OUT_0_d0;
wire   [2:0] Loop_L1_proc_U0_X_MAT_0_address0;
wire    Loop_L1_proc_U0_X_MAT_0_ce0;
wire    ap_channel_done_X_OUT_0;
wire    Loop_L1_proc_U0_X_OUT_0_full_n;
wire    Loop_3_proc_U0_ap_start;
wire    Loop_3_proc_U0_ap_done;
wire    Loop_3_proc_U0_ap_continue;
wire    Loop_3_proc_U0_ap_idle;
wire    Loop_3_proc_U0_ap_ready;
wire   [1:0] Loop_3_proc_U0_X_OUT_0_address0;
wire    Loop_3_proc_U0_X_OUT_0_ce0;
wire   [31:0] Loop_3_proc_U0_out_stream_TDATA;
wire    Loop_3_proc_U0_out_stream_TVALID;
wire   [3:0] Loop_3_proc_U0_out_stream_TKEEP;
wire   [3:0] Loop_3_proc_U0_out_stream_TSTRB;
wire   [3:0] Loop_3_proc_U0_out_stream_TUSER;
wire   [0:0] Loop_3_proc_U0_out_stream_TLAST;
wire   [4:0] Loop_3_proc_U0_out_stream_TID;
wire   [4:0] Loop_3_proc_U0_out_stream_TDEST;
wire    ap_sync_continue;
wire    dato_V_i_full_n;
wire    dato_V_t_empty_n;
wire    X_MAT_0_i_full_n;
wire    X_MAT_0_t_empty_n;
wire    X_OUT_0_i_full_n;
wire    X_OUT_0_t_empty_n;
wire    read_data_U0_start_full_n;
wire    read_data_U0_start_write;
wire    Block_preheader117_U0_start_full_n;
wire    Block_preheader117_U0_start_write;
wire    Loop_L1_proc_U0_start_full_n;
wire    Loop_L1_proc_U0_start_write;
wire    Loop_3_proc_U0_start_full_n;
wire    Loop_3_proc_U0_start_write;

wrapped_mmult_hw_g8j #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
dato_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(read_data_U0_buf_V_address0),
    .i_ce0(read_data_U0_buf_V_ce0),
    .i_we0(read_data_U0_buf_V_we0),
    .i_d0(read_data_U0_buf_V_d0),
    .i_q0(dato_V_i_q0),
    .t_address0(Block_preheader117_U0_dato_V_address0),
    .t_ce0(Block_preheader117_U0_dato_V_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(dato_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(dato_V_i_full_n),
    .i_write(read_data_U0_ap_done),
    .t_empty_n(dato_V_t_empty_n),
    .t_read(Block_preheader117_U0_ap_ready)
);

wrapped_mmult_hw_hbi #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
X_MAT_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Block_preheader117_U0_X_MAT_0_address0),
    .i_ce0(Block_preheader117_U0_X_MAT_0_ce0),
    .i_we0(Block_preheader117_U0_X_MAT_0_we0),
    .i_d0(Block_preheader117_U0_X_MAT_0_d0),
    .i_q0(X_MAT_0_i_q0),
    .i_address1(Block_preheader117_U0_X_MAT_0_address1),
    .i_ce1(Block_preheader117_U0_X_MAT_0_ce1),
    .i_we1(Block_preheader117_U0_X_MAT_0_we1),
    .i_d1(Block_preheader117_U0_X_MAT_0_d1),
    .t_address0(Loop_L1_proc_U0_X_MAT_0_address0),
    .t_ce0(Loop_L1_proc_U0_X_MAT_0_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(X_MAT_0_t_q0),
    .t_address1(3'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(X_MAT_0_i_full_n),
    .i_write(Block_preheader117_U0_ap_done),
    .t_empty_n(X_MAT_0_t_empty_n),
    .t_read(Loop_L1_proc_U0_ap_ready)
);

wrapped_mmult_hw_ibs #(
    .DataWidth( 32 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
X_OUT_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_L1_proc_U0_X_OUT_0_address0),
    .i_ce0(Loop_L1_proc_U0_X_OUT_0_ce0),
    .i_we0(Loop_L1_proc_U0_X_OUT_0_we0),
    .i_d0(Loop_L1_proc_U0_X_OUT_0_d0),
    .i_q0(X_OUT_0_i_q0),
    .t_address0(Loop_3_proc_U0_X_OUT_0_address0),
    .t_ce0(Loop_3_proc_U0_X_OUT_0_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(X_OUT_0_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(X_OUT_0_i_full_n),
    .i_write(Loop_L1_proc_U0_ap_done),
    .t_empty_n(X_OUT_0_t_empty_n),
    .t_read(Loop_3_proc_U0_ap_ready)
);

read_data read_data_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(read_data_U0_ap_start),
    .ap_done(read_data_U0_ap_done),
    .ap_continue(read_data_U0_ap_continue),
    .ap_idle(read_data_U0_ap_idle),
    .ap_ready(read_data_U0_ap_ready),
    .in_stream_TDATA(in_stream_TDATA),
    .in_stream_TVALID(in_stream_TVALID),
    .in_stream_TREADY(read_data_U0_in_stream_TREADY),
    .in_stream_TKEEP(in_stream_TKEEP),
    .in_stream_TSTRB(in_stream_TSTRB),
    .in_stream_TUSER(in_stream_TUSER),
    .in_stream_TLAST(in_stream_TLAST),
    .in_stream_TID(in_stream_TID),
    .in_stream_TDEST(in_stream_TDEST),
    .buf_V_address0(read_data_U0_buf_V_address0),
    .buf_V_ce0(read_data_U0_buf_V_ce0),
    .buf_V_we0(read_data_U0_buf_V_we0),
    .buf_V_d0(read_data_U0_buf_V_d0)
);

Block_preheader117_s Block_preheader117_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_preheader117_U0_ap_start),
    .ap_done(Block_preheader117_U0_ap_done),
    .ap_continue(Block_preheader117_U0_ap_continue),
    .ap_idle(Block_preheader117_U0_ap_idle),
    .ap_ready(Block_preheader117_U0_ap_ready),
    .dato_V_address0(Block_preheader117_U0_dato_V_address0),
    .dato_V_ce0(Block_preheader117_U0_dato_V_ce0),
    .dato_V_q0(dato_V_t_q0),
    .X_MAT_0_address0(Block_preheader117_U0_X_MAT_0_address0),
    .X_MAT_0_ce0(Block_preheader117_U0_X_MAT_0_ce0),
    .X_MAT_0_we0(Block_preheader117_U0_X_MAT_0_we0),
    .X_MAT_0_d0(Block_preheader117_U0_X_MAT_0_d0),
    .X_MAT_0_q0(X_MAT_0_i_q0),
    .X_MAT_0_address1(Block_preheader117_U0_X_MAT_0_address1),
    .X_MAT_0_ce1(Block_preheader117_U0_X_MAT_0_ce1),
    .X_MAT_0_we1(Block_preheader117_U0_X_MAT_0_we1),
    .X_MAT_0_d1(Block_preheader117_U0_X_MAT_0_d1)
);

Loop_L1_proc Loop_L1_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_L1_proc_U0_ap_start),
    .ap_done(Loop_L1_proc_U0_ap_done),
    .ap_continue(Loop_L1_proc_U0_ap_continue),
    .ap_idle(Loop_L1_proc_U0_ap_idle),
    .ap_ready(Loop_L1_proc_U0_ap_ready),
    .X_OUT_0_address0(Loop_L1_proc_U0_X_OUT_0_address0),
    .X_OUT_0_ce0(Loop_L1_proc_U0_X_OUT_0_ce0),
    .X_OUT_0_we0(Loop_L1_proc_U0_X_OUT_0_we0),
    .X_OUT_0_d0(Loop_L1_proc_U0_X_OUT_0_d0),
    .X_MAT_0_address0(Loop_L1_proc_U0_X_MAT_0_address0),
    .X_MAT_0_ce0(Loop_L1_proc_U0_X_MAT_0_ce0),
    .X_MAT_0_q0(X_MAT_0_t_q0)
);

Loop_3_proc Loop_3_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_3_proc_U0_ap_start),
    .ap_done(Loop_3_proc_U0_ap_done),
    .ap_continue(Loop_3_proc_U0_ap_continue),
    .ap_idle(Loop_3_proc_U0_ap_idle),
    .ap_ready(Loop_3_proc_U0_ap_ready),
    .X_OUT_0_address0(Loop_3_proc_U0_X_OUT_0_address0),
    .X_OUT_0_ce0(Loop_3_proc_U0_X_OUT_0_ce0),
    .X_OUT_0_q0(X_OUT_0_t_q0),
    .out_stream_TDATA(Loop_3_proc_U0_out_stream_TDATA),
    .out_stream_TVALID(Loop_3_proc_U0_out_stream_TVALID),
    .out_stream_TREADY(out_stream_TREADY),
    .out_stream_TKEEP(Loop_3_proc_U0_out_stream_TKEEP),
    .out_stream_TSTRB(Loop_3_proc_U0_out_stream_TSTRB),
    .out_stream_TUSER(Loop_3_proc_U0_out_stream_TUSER),
    .out_stream_TLAST(Loop_3_proc_U0_out_stream_TLAST),
    .out_stream_TID(Loop_3_proc_U0_out_stream_TID),
    .out_stream_TDEST(Loop_3_proc_U0_out_stream_TDEST)
);

assign Block_preheader117_U0_X_MAT_0_full_n = X_MAT_0_i_full_n;

assign Block_preheader117_U0_ap_continue = X_MAT_0_i_full_n;

assign Block_preheader117_U0_ap_start = dato_V_t_empty_n;

assign Block_preheader117_U0_start_full_n = 1'b0;

assign Block_preheader117_U0_start_write = 1'b0;

assign Loop_3_proc_U0_ap_continue = 1'b1;

assign Loop_3_proc_U0_ap_start = X_OUT_0_t_empty_n;

assign Loop_3_proc_U0_start_full_n = 1'b0;

assign Loop_3_proc_U0_start_write = 1'b0;

assign Loop_L1_proc_U0_X_OUT_0_full_n = X_OUT_0_i_full_n;

assign Loop_L1_proc_U0_ap_continue = X_OUT_0_i_full_n;

assign Loop_L1_proc_U0_ap_start = X_MAT_0_t_empty_n;

assign Loop_L1_proc_U0_start_full_n = 1'b0;

assign Loop_L1_proc_U0_start_write = 1'b0;

assign ap_channel_done_X_MAT_0 = Block_preheader117_U0_ap_done;

assign ap_channel_done_X_OUT_0 = Loop_L1_proc_U0_ap_done;

assign ap_channel_done_dato_V = read_data_U0_ap_done;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = 1'b0;

assign in_stream_TREADY = read_data_U0_in_stream_TREADY;

assign out_stream_TDATA = Loop_3_proc_U0_out_stream_TDATA;

assign out_stream_TDEST = Loop_3_proc_U0_out_stream_TDEST;

assign out_stream_TID = Loop_3_proc_U0_out_stream_TID;

assign out_stream_TKEEP = Loop_3_proc_U0_out_stream_TKEEP;

assign out_stream_TLAST = Loop_3_proc_U0_out_stream_TLAST;

assign out_stream_TSTRB = Loop_3_proc_U0_out_stream_TSTRB;

assign out_stream_TUSER = Loop_3_proc_U0_out_stream_TUSER;

assign out_stream_TVALID = Loop_3_proc_U0_out_stream_TVALID;

assign read_data_U0_ap_continue = dato_V_i_full_n;

assign read_data_U0_ap_start = 1'b1;

assign read_data_U0_buf_V_full_n = dato_V_i_full_n;

assign read_data_U0_start_full_n = 1'b0;

assign read_data_U0_start_write = 1'b0;

endmodule //wrapped_mmult_hw
