{"vcs1":{"timestamp_begin":1731071166.026246980, "rt":1.82, "ut":0.46, "st":0.29}}
{"vcselab":{"timestamp_begin":1731071167.930551906, "rt":1.48, "ut":0.25, "st":0.23}}
{"link":{"timestamp_begin":1731071169.492316559, "rt":0.38, "ut":0.14, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731071165.265338643}
{"VCS_COMP_START_TIME": 1731071165.265338643}
{"VCS_COMP_END_TIME": 1731071171.589088014}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330456}}
{"stitch_vcselab": {"peak_mem": 231536}}
