#!/bin/bash

echo "üîß Corre√ß√£o Final - Compatibilidade Verilator"
echo "=============================================="
echo ""

# Verificar se estamos no diret√≥rio correto
if [ ! -f ".gitattributes" ]; then
    echo "‚ùå Execute este script na raiz do projeto"
    exit 1
fi

echo "üìã Aplicando corre√ß√£o final para Verilator..."
echo ""

# Substituir testbench por vers√£o totalmente compat√≠vel
echo "1. Criando testbench compat√≠vel com Verilator..."

cat > sobel_test/sobel_compute_tb_simple.sv << 'EOF'
/*
 * Testbench para Sobel Compute Engine
 * TOTALMENTE COMPAT√çVEL COM VERILATOR
 */

`timescale 1ns/1ps

module sobel_compute_tb_simple;

    // ========================================
    // SINAIS DO DUT
    // ========================================
    
    logic        clk;
    logic        rst_n;
    logic        valid_in;
    logic [71:0] pixels_3x3;
    logic        valid_out;
    logic [15:0] gradient_x;
    logic        enable;
    logic        busy;

    // ========================================
    // INSTANCIA√á√ÉO DO DUT
    // ========================================
    
    sobel_compute_engine dut (
        .clk(clk),
        .rst_n(rst_n),
        .valid_in(valid_in),
        .pixels_3x3(pixels_3x3),
        .valid_out(valid_out),
        .gradient_x(gradient_x),
        .enable(enable),
        .busy(busy)
    );

    // ========================================
    // VARI√ÅVEIS DE CONTROLE
    // ========================================
    
    integer cycle_count = 0;
    integer test_phase = 0;
    logic test_running = 0;

    // ========================================
    // GERA√á√ÉO DE CLOCK
    // ========================================
    
    always #10 clk = ~clk;

    // ========================================
    // DADOS DE TESTE
    // ========================================
    
    // Teste 1: Borda vertical n√≠tida
    logic [71:0] test_case_1 = {8'd0, 8'd0, 8'd255, 8'd0, 8'd0, 8'd255, 8'd0, 8'd0, 8'd255};
    logic [15:0] expected_1 = 16'd765;
    
    // Teste 2: Gradiente suave 
    logic [71:0] test_case_2 = {8'd10, 8'd20, 8'd30, 8'd40, 8'd50, 8'd60, 8'd70, 8'd80, 8'd90};
    logic [15:0] expected_2 = 16'd80;

    // ========================================
    // M√ÅQUINA DE ESTADOS DO TESTE
    // ========================================
    
    typedef enum logic [3:0] {
        INIT,
        RESET,
        SETUP,
        TEST1_SEND,
        TEST1_WAIT,
        TEST1_CHECK,
        TEST2_SEND,
        TEST2_WAIT, 
        TEST2_CHECK,
        FINISH
    } test_state_t;
    
    test_state_t state = INIT;
    integer wait_counter = 0;

    // ========================================
    // SEQU√äNCIA PRINCIPAL DE TESTE
    // ========================================
    
    always_ff @(posedge clk) begin
        case (state)
            INIT: begin
                rst_n <= 0;
                enable <= 0;
                valid_in <= 0;
                pixels_3x3 <= 72'h0;
                test_phase <= 0;
                wait_counter <= 0;
                state <= RESET;
                
                $display("========================================");
                $display("TESTE SIMPLIFICADO DO SOBEL COMPUTE ENGINE");
                $display("========================================");
            end
            
            RESET: begin
                if (wait_counter < 5) begin
                    wait_counter <= wait_counter + 1;
                end else begin
                    rst_n <= 1;
                    enable <= 1;
                    wait_counter <= 0;
                    state <= SETUP;
                    $display("Reset liberado, engine habilitado");
                end
            end
            
            SETUP: begin
                if (wait_counter < 2) begin
                    wait_counter <= wait_counter + 1;
                end else begin
                    wait_counter <= 0;
                    state <= TEST1_SEND;
                end
            end
            
            TEST1_SEND: begin
                $display("=== Teste 1: Borda Vertical ===");
                $display("Input: [0,0,255; 0,0,255; 0,0,255]");
                $display("Esperado: %0d", expected_1);
                
                pixels_3x3 <= test_case_1;
                valid_in <= 1;
                test_phase <= 1;
                state <= TEST1_WAIT;
            end
            
            TEST1_WAIT: begin
                valid_in <= 0;
                if (valid_out) begin
                    state <= TEST1_CHECK;
                end else if (wait_counter > 100) begin
                    $display("TIMEOUT no teste 1!");
                    state <= FINISH;
                end else begin
                    wait_counter <= wait_counter + 1;
                end
            end
            
            TEST1_CHECK: begin
                $display("Resultado obtido: %0d", $signed(gradient_x));
                
                if (gradient_x == expected_1) begin
                    $display("‚úì TESTE 1 PASSOU!");
                end else begin
                    $display("‚úó TESTE 1 FALHOU! Esperado: %0d, Obtido: %0d", 
                            expected_1, gradient_x);
                end
                
                wait_counter <= 0;
                state <= TEST2_SEND;
            end
            
            TEST2_SEND: begin
                if (wait_counter < 3) begin
                    wait_counter <= wait_counter + 1;
                end else begin
                    $display("=== Teste 2: Gradiente Suave ===");
                    $display("Input: [10,20,30; 40,50,60; 70,80,90]");
                    $display("Esperado: %0d", expected_2);
                    
                    pixels_3x3 <= test_case_2;
                    valid_in <= 1;
                    test_phase <= 2;
                    wait_counter <= 0;
                    state <= TEST2_WAIT;
                end
            end
            
            TEST2_WAIT: begin
                valid_in <= 0;
                if (valid_out) begin
                    state <= TEST2_CHECK;
                end else if (wait_counter > 100) begin
                    $display("TIMEOUT no teste 2!");
                    state <= FINISH;
                end else begin
                    wait_counter <= wait_counter + 1;
                end
            end
            
            TEST2_CHECK: begin
                $display("Resultado obtido: %0d", $signed(gradient_x));
                
                if (gradient_x == expected_2) begin
                    $display("‚úì TESTE 2 PASSOU!");
                end else begin
                    $display("‚úó TESTE 2 FALHOU! Esperado: %0d, Obtido: %0d", 
                            expected_2, gradient_x);
                end
                
                wait_counter <= 0;
                state <= FINISH;
            end
            
            FINISH: begin
                if (wait_counter < 5) begin
                    wait_counter <= wait_counter + 1;
                end else begin
                    $display("========================================");
                    $display("TESTE CONCLU√çDO!");
                    $display("========================================");
                    test_running <= 0;
                    $finish;
                end
            end
            
            default: begin
                state <= FINISH;
            end
        endcase
    end

    // ========================================
    // INICIALIZA√á√ÉO
    // ========================================
    
    initial begin
        clk = 0;
        test_running = 1;
    end

    // ========================================
    // TIMEOUT DE SEGURAN√áA
    // ========================================
    
    initial begin
        #50000;  // 50¬µs timeout
        $display("TIMEOUT GERAL - For√ßando finaliza√ß√£o");
        $finish;
    end

endmodule
EOF

echo "‚úÖ Testbench substitu√≠do por vers√£o compat√≠vel"

# Verificar sintaxe
echo "2. Verificando sintaxe do novo testbench..."
cd sobel_test

if verilator --lint-only sobel_compute_tb_simple.sv sobel_compute_engine.sv 2>/dev/null; then
    echo "‚úÖ Sintaxe verificada: OK"
else
    echo "‚ùå Ainda h√° problemas de sintaxe"
    echo "Executando verifica√ß√£o detalhada..."
    verilator --lint-only sobel_compute_tb_simple.sv sobel_compute_engine.sv
fi

cd ..

echo ""
echo "3. Testando compila√ß√£o completa..."
cd sobel_test

# Limpar arquivos antigos
rm -rf obj_dir

# Tentar compila√ß√£o simples (apenas RTL, sem testbench por enquanto)
if verilator --cc sobel_compute_engine.sv 2>/dev/null; then
    echo "‚úÖ sobel_compute_engine.sv compila OK"
else
    echo "‚ùå Problema no sobel_compute_engine.sv"
fi

# Tentar compila√ß√£o do testbench
if verilator --cc sobel_compute_tb_simple.sv sobel_compute_engine.sv 2>/dev/null; then
    echo "‚úÖ Testbench compila OK"
else
    echo "‚ùå Problema no testbench"
    echo "Detalhes do erro:"
    verilator --cc sobel_compute_tb_simple.sv sobel_compute_engine.sv
fi

cd ..

echo ""
echo "üéØ CORRE√á√ÉO APLICADA!"
echo ""
echo "Pr√≥ximos passos:"
echo "1. Execute: ./run_projeto3.sh"
echo "2. Se ainda houver erros, verifique:"
echo "   - results/hardware_build.log"
echo "   - Vers√£o do Verilator: $(verilator --version | head -1)"
echo ""
echo "Vers√£o do testbench:"
echo "- ‚úÖ Sem wait statements"  
echo "- ‚úÖ Sem m√∫ltiplos @(posedge clk)"
echo "- ‚úÖ Apenas m√°quina de estados"
echo "- ‚úÖ Uma l√≥gica always_ff"