--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml memory_top.twx memory_top.ncd -o memory_top.twr
memory_top.pcf -ucf memory_top.ucf

Design file:              memory_top.ncd
Physical constraint file: memory_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btnu        |    2.752(R)|      SLOW  |   -1.646(R)|      FAST  |clk_BUFGP         |   0.000|
sw<0>       |    0.814(R)|      FAST  |    0.034(R)|      SLOW  |clk_BUFGP         |   0.000|
sw<1>       |    1.036(R)|      FAST  |   -0.250(R)|      SLOW  |clk_BUFGP         |   0.000|
sw<2>       |    1.058(R)|      FAST  |   -0.269(R)|      SLOW  |clk_BUFGP         |   0.000|
sw<3>       |    1.020(R)|      FAST  |   -0.213(R)|      SLOW  |clk_BUFGP         |   0.000|
sw<4>       |    0.676(R)|      FAST  |    0.241(R)|      SLOW  |clk_BUFGP         |   0.000|
sw<5>       |    0.635(R)|      FAST  |    0.266(R)|      SLOW  |clk_BUFGP         |   0.000|
sw<6>       |    0.620(R)|      FAST  |    0.291(R)|      SLOW  |clk_BUFGP         |   0.000|
sw<7>       |    0.753(R)|      FAST  |    0.129(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led<0>      |         8.549(R)|      SLOW  |         4.866(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>      |         8.549(R)|      SLOW  |         4.866(R)|      FAST  |clk_BUFGP         |   0.000|
led<2>      |         8.540(R)|      SLOW  |         4.885(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>      |         8.540(R)|      SLOW  |         4.885(R)|      FAST  |clk_BUFGP         |   0.000|
led<4>      |         9.102(R)|      SLOW  |         5.142(R)|      FAST  |clk_BUFGP         |   0.000|
led<5>      |         8.763(R)|      SLOW  |         4.948(R)|      FAST  |clk_BUFGP         |   0.000|
led<6>      |         9.016(R)|      SLOW  |         5.125(R)|      FAST  |clk_BUFGP         |   0.000|
ram_addr<0> |         8.409(R)|      SLOW  |         4.736(R)|      FAST  |clk_BUFGP         |   0.000|
ram_addr<1> |         8.573(R)|      SLOW  |         4.834(R)|      FAST  |clk_BUFGP         |   0.000|
ram_addr<2> |         8.618(R)|      SLOW  |         4.849(R)|      FAST  |clk_BUFGP         |   0.000|
ram_addr<3> |         8.235(R)|      SLOW  |         4.628(R)|      FAST  |clk_BUFGP         |   0.000|
ram_addr<4> |         8.692(R)|      SLOW  |         4.915(R)|      FAST  |clk_BUFGP         |   0.000|
ram_addr<7> |         8.879(R)|      SLOW  |         5.056(R)|      FAST  |clk_BUFGP         |   0.000|
ram_adv     |         8.214(R)|      SLOW  |         4.623(R)|      FAST  |clk_BUFGP         |   0.000|
ram_ce      |         8.602(R)|      SLOW  |         4.848(R)|      FAST  |clk_BUFGP         |   0.000|
ram_cre     |         8.032(R)|      SLOW  |         4.499(R)|      FAST  |clk_BUFGP         |   0.000|
ram_data<0> |         7.909(R)|      SLOW  |         4.321(R)|      FAST  |clk_BUFGP         |   0.000|
ram_data<1> |         7.660(R)|      SLOW  |         4.136(R)|      FAST  |clk_BUFGP         |   0.000|
ram_data<2> |         7.843(R)|      SLOW  |         4.226(R)|      FAST  |clk_BUFGP         |   0.000|
ram_data<3> |         7.658(R)|      SLOW  |         4.136(R)|      FAST  |clk_BUFGP         |   0.000|
ram_lb      |         8.699(R)|      SLOW  |         4.906(R)|      FAST  |clk_BUFGP         |   0.000|
ram_oe      |         8.195(R)|      SLOW  |         4.617(R)|      FAST  |clk_BUFGP         |   0.000|
ram_ub      |         8.495(R)|      SLOW  |         4.799(R)|      FAST  |clk_BUFGP         |   0.000|
ram_we      |         8.449(R)|      SLOW  |         4.755(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.564|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 14 16:42:22 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



