{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1399257746200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1399257746202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  4 22:42:26 2014 " "Processing started: Sun May  4 22:42:26 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1399257746202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1399257746202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FinalProject -c internal_stage_fixed " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FinalProject -c internal_stage_fixed" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1399257746202 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "internal_stage_fixed_7_1200mv_85c_slow.vho /afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/simulation/modelsim/ simulation " "Generated file internal_stage_fixed_7_1200mv_85c_slow.vho in folder \"/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1399257746615 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "internal_stage_fixed_7_1200mv_0c_slow.vho /afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/simulation/modelsim/ simulation " "Generated file internal_stage_fixed_7_1200mv_0c_slow.vho in folder \"/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1399257746683 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "internal_stage_fixed_min_1200mv_0c_fast.vho /afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/simulation/modelsim/ simulation " "Generated file internal_stage_fixed_min_1200mv_0c_fast.vho in folder \"/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1399257746753 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "internal_stage_fixed.vho /afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/simulation/modelsim/ simulation " "Generated file internal_stage_fixed.vho in folder \"/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1399257746820 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "internal_stage_fixed_7_1200mv_85c_vhd_slow.sdo /afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/simulation/modelsim/ simulation " "Generated file internal_stage_fixed_7_1200mv_85c_vhd_slow.sdo in folder \"/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1399257746884 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "internal_stage_fixed_7_1200mv_0c_vhd_slow.sdo /afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/simulation/modelsim/ simulation " "Generated file internal_stage_fixed_7_1200mv_0c_vhd_slow.sdo in folder \"/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1399257746948 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "internal_stage_fixed_min_1200mv_0c_vhd_fast.sdo /afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/simulation/modelsim/ simulation " "Generated file internal_stage_fixed_min_1200mv_0c_vhd_fast.sdo in folder \"/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1399257747002 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "internal_stage_fixed_vhd.sdo /afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/simulation/modelsim/ simulation " "Generated file internal_stage_fixed_vhd.sdo in folder \"/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1399257747058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1399257747152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  4 22:42:27 2014 " "Processing ended: Sun May  4 22:42:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1399257747152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1399257747152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1399257747152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1399257747152 ""}
