Analysis & Synthesis report for Trabalho_Final
Wed Feb 23 16:54:23 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |device|statemachine:sm2|state
 10. State Machine - |device|statemachine:sm1|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ram_mem:ram|altsyncram:ram_rtl_0|altsyncram_ll91:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |device
 17. Parameter Settings for User Entity Instance: TX:transmitter
 18. Parameter Settings for User Entity Instance: TX:transmitter|counter:bit_counter
 19. Parameter Settings for User Entity Instance: TX:transmitter|PISO_register:register
 20. Parameter Settings for User Entity Instance: counter:rom_counter
 21. Parameter Settings for User Entity Instance: rom_mem:rom
 22. Parameter Settings for User Entity Instance: RX:receiver
 23. Parameter Settings for User Entity Instance: RX:receiver|counter:cnt
 24. Parameter Settings for User Entity Instance: RX:receiver|SIPO_register:register
 25. Parameter Settings for User Entity Instance: ram_mem:ram
 26. Parameter Settings for User Entity Instance: counter:ram_counter
 27. Parameter Settings for User Entity Instance: statemachine:sm1
 28. Parameter Settings for User Entity Instance: statemachine:sm2
 29. Parameter Settings for Inferred Entity Instance: ram_mem:ram|altsyncram:ram_rtl_0
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "counter:ram_counter"
 32. Port Connectivity Checks: "RX:receiver|JK_FF:FF2"
 33. Port Connectivity Checks: "RX:receiver|D_FF:FF1"
 34. Port Connectivity Checks: "RX:receiver|counter:cnt"
 35. Port Connectivity Checks: "counter:rom_counter"
 36. Port Connectivity Checks: "TX:transmitter|JK_FF:FF2"
 37. Port Connectivity Checks: "TX:transmitter|D_FF:FF1"
 38. Port Connectivity Checks: "TX:transmitter|PISO_register:register"
 39. Port Connectivity Checks: "TX:transmitter|counter:bit_counter"
 40. Port Connectivity Checks: "TX:transmitter"
 41. Post-Synthesis Netlist Statistics for Top Partition
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb 23 16:54:23 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Trabalho_Final                              ;
; Top-level Entity Name              ; device                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 106                                         ;
;     Total combinational functions  ; 88                                          ;
;     Dedicated logic registers      ; 84                                          ;
; Total registers                    ; 84                                          ;
; Total pins                         ; 46                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 128                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; device             ; Trabalho_Final     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                             ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                 ; Library ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; statemachine.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/statemachine.v                                  ;         ;
; TX.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/TX.v                                            ;         ;
; SIPO_register.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/SIPO_register.v                                 ;         ;
; RX.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/RX.v                                            ;         ;
; rom_mem.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/rom_mem.v                                       ;         ;
; ram_mem.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/ram_mem.v                                       ;         ;
; PISO_register.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/PISO_register.v                                 ;         ;
; JK_FF.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/JK_FF.v                                         ;         ;
; D_FF.v                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/D_FF.v                                          ;         ;
; device.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/device.v                                        ;         ;
; counter.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/counter.v                                       ;         ;
; numbers.txt                                     ; yes             ; Auto-Found File                                       ; C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/numbers.txt                                     ;         ;
; altsyncram.tdf                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                        ;         ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                 ;         ;
; lpm_mux.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                           ;         ;
; lpm_decode.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                        ;         ;
; aglobal181.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                        ;         ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                         ;         ;
; altrom.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                            ;         ;
; altram.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                            ;         ;
; altdpram.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                          ;         ;
; db/altsyncram_ll91.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/db/altsyncram_ll91.tdf                          ;         ;
; db/trabalho_final.ram0_ram_mem_a36008ad.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/db/trabalho_final.ram0_ram_mem_a36008ad.hdl.mif ;         ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 106       ;
;                                             ;           ;
; Total combinational functions               ; 88        ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 31        ;
;     -- 3 input functions                    ; 5         ;
;     -- <=2 input functions                  ; 52        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 51        ;
;     -- arithmetic mode                      ; 37        ;
;                                             ;           ;
; Total registers                             ; 84        ;
;     -- Dedicated logic registers            ; 84        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 46        ;
; Total memory bits                           ; 128       ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 82        ;
; Total fan-out                               ; 669       ;
; Average fan-out                             ; 2.46      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                     ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+-----------------+--------------+
; |device                                   ; 88 (0)              ; 84 (8)                    ; 128         ; 0            ; 0       ; 0         ; 46   ; 0            ; |device                                                                 ; device          ; work         ;
;    |RX:receiver|                          ; 13 (0)              ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|RX:receiver                                                     ; RX              ; work         ;
;       |D_FF:FF1|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|RX:receiver|D_FF:FF1                                            ; D_FF            ; work         ;
;       |JK_FF:FF2|                         ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|RX:receiver|JK_FF:FF2                                           ; JK_FF           ; work         ;
;       |SIPO_register:register|            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|RX:receiver|SIPO_register:register                              ; SIPO_register   ; work         ;
;       |counter:cnt|                       ; 12 (12)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|RX:receiver|counter:cnt                                         ; counter         ; work         ;
;    |TX:transmitter|                       ; 17 (1)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|TX:transmitter                                                  ; TX              ; work         ;
;       |D_FF:FF1|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|TX:transmitter|D_FF:FF1                                         ; D_FF            ; work         ;
;       |JK_FF:FF2|                         ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|TX:transmitter|JK_FF:FF2                                        ; JK_FF           ; work         ;
;       |PISO_register:register|            ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|TX:transmitter|PISO_register:register                           ; PISO_register   ; work         ;
;       |counter:bit_counter|               ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|TX:transmitter|counter:bit_counter                              ; counter         ; work         ;
;    |counter:ram_counter|                  ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|counter:ram_counter                                             ; counter         ; work         ;
;    |counter:rom_counter|                  ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|counter:rom_counter                                             ; counter         ; work         ;
;    |ram_mem:ram|                          ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|ram_mem:ram                                                     ; ram_mem         ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|ram_mem:ram|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_ll91:auto_generated| ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|ram_mem:ram|altsyncram:ram_rtl_0|altsyncram_ll91:auto_generated ; altsyncram_ll91 ; work         ;
;    |rom_mem:rom|                          ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|rom_mem:rom                                                     ; rom_mem         ; work         ;
;    |statemachine:sm1|                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|statemachine:sm1                                                ; statemachine    ; work         ;
;    |statemachine:sm2|                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |device|statemachine:sm2                                                ; statemachine    ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                     ;
+----------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------+
; Name                                                                       ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                             ;
+----------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------+
; ram_mem:ram|altsyncram:ram_rtl_0|altsyncram_ll91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 16           ; 8            ; --           ; --           ; 128  ; db/Trabalho_Final.ram0_ram_mem_a36008ad.hdl.mif ;
+----------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------+
; State Machine - |device|statemachine:sm2|state ;
+----------+----------+----------+---------------+
; Name     ; state.S0 ; state.S2 ; state.S1      ;
+----------+----------+----------+---------------+
; state.S0 ; 0        ; 0        ; 0             ;
; state.S1 ; 1        ; 0        ; 1             ;
; state.S2 ; 1        ; 1        ; 0             ;
+----------+----------+----------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------+
; State Machine - |device|statemachine:sm1|state ;
+----------+----------+----------+---------------+
; Name     ; state.S0 ; state.S2 ; state.S1      ;
+----------+----------+----------+---------------+
; state.S0 ; 0        ; 0        ; 0             ;
; state.S1 ; 1        ; 0        ; 1             ;
; state.S2 ; 1        ; 1        ; 0             ;
+----------+----------+----------+---------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; statemachine:sm2|state.S2             ; Lost fanout        ;
; statemachine:sm1|state.S2             ; Lost fanout        ;
; Total Number of Removed Registers = 2 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 84    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 58    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 60    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions              ;
+----------------------------+-----------------------+------+
; Register Name              ; Megafunction          ; Type ;
+----------------------------+-----------------------+------+
; ram_mem:ram|addr_reg[0..3] ; ram_mem:ram|ram_rtl_0 ; RAM  ;
+----------------------------+-----------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |device|TX:transmitter|PISO_register:register|piso_reg[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for ram_mem:ram|altsyncram:ram_rtl_0|altsyncram_ll91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |device ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                ;
; ADDR_WIDTH     ; 4     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:transmitter ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                     ;
; ADDR_WIDTH     ; 4     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:transmitter|counter:bit_counter ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; Nbits          ; 4     ; Signed Integer                                         ;
; MAXC           ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:transmitter|PISO_register:register ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; Nbits          ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:rom_counter ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; Nbits          ; 16    ; Signed Integer                          ;
; MAXC           ; 16    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_mem:rom ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                  ;
; ADDR_WIDTH     ; 4     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: RX:receiver ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                  ;
; ADDR_WIDTH     ; 4     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RX:receiver|counter:cnt ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; Nbits          ; 8     ; Signed Integer                              ;
; MAXC           ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RX:receiver|SIPO_register:register ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; Nbits          ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_mem:ram ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                  ;
; ADDR_WIDTH     ; 4     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:ram_counter ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; Nbits          ; 16    ; Signed Integer                          ;
; MAXC           ; 16    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: statemachine:sm1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; S0             ; 00    ; Unsigned Binary                      ;
; S1             ; 01    ; Unsigned Binary                      ;
; S2             ; 10    ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: statemachine:sm2 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; S0             ; 00    ; Unsigned Binary                      ;
; S1             ; 01    ; Unsigned Binary                      ;
; S2             ; 10    ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_mem:ram|altsyncram:ram_rtl_0                     ;
+------------------------------------+-------------------------------------------------+----------------+
; Parameter Name                     ; Value                                           ; Type           ;
+------------------------------------+-------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                     ; Untyped        ;
; WIDTH_A                            ; 8                                               ; Untyped        ;
; WIDTHAD_A                          ; 4                                               ; Untyped        ;
; NUMWORDS_A                         ; 16                                              ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WIDTH_B                            ; 1                                               ; Untyped        ;
; WIDTHAD_B                          ; 1                                               ; Untyped        ;
; NUMWORDS_B                         ; 1                                               ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; INIT_FILE                          ; db/Trabalho_Final.ram0_ram_mem_a36008ad.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ll91                                 ; Untyped        ;
+------------------------------------+-------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                             ;
+-------------------------------------------+----------------------------------+
; Name                                      ; Value                            ;
+-------------------------------------------+----------------------------------+
; Number of entity instances                ; 1                                ;
; Entity Instance                           ; ram_mem:ram|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                      ;
;     -- WIDTH_A                            ; 8                                ;
;     -- NUMWORDS_A                         ; 16                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                     ;
;     -- WIDTH_B                            ; 1                                ;
;     -- NUMWORDS_B                         ; 1                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ;
+-------------------------------------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counter:ram_counter"                                                                                                   ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (4 bits) it drives; bit(s) "Q[15..4]" have no fanouts ;
; tc   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "RX:receiver|JK_FF:FF2" ;
+-------+-------+----------+------------------------+
; Port  ; Type  ; Severity ; Details                ;
+-------+-------+----------+------------------------+
; j     ; Input ; Info     ; Stuck at VCC           ;
; clr_n ; Input ; Info     ; Stuck at VCC           ;
+-------+-------+----------+------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "RX:receiver|D_FF:FF1" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; d    ; Input ; Info     ; Stuck at VCC           ;
+------+-------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RX:receiver|counter:cnt"                                                                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counter:rom_counter"                                                                                                   ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (4 bits) it drives; bit(s) "Q[15..4]" have no fanouts ;
; tc   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "TX:transmitter|JK_FF:FF2" ;
+-------+-------+----------+---------------------------+
; Port  ; Type  ; Severity ; Details                   ;
+-------+-------+----------+---------------------------+
; j     ; Input ; Info     ; Stuck at VCC              ;
; clr_n ; Input ; Info     ; Stuck at VCC              ;
+-------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "TX:transmitter|D_FF:FF1" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; d    ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "TX:transmitter|PISO_register:register" ;
+-------+-------+----------+----------------------------------------+
; Port  ; Type  ; Severity ; Details                                ;
+-------+-------+----------+----------------------------------------+
; clr_n ; Input ; Info     ; Stuck at VCC                           ;
+-------+-------+----------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TX:transmitter|counter:bit_counter"                                                                                                                                   ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (8 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TX:transmitter"                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "Q[7..4]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 46                          ;
; cycloneiii_ff         ; 84                          ;
;     CLR               ; 6                           ;
;     ENA               ; 8                           ;
;     ENA CLR           ; 52                          ;
;     plain             ; 18                          ;
; cycloneiii_lcell_comb ; 88                          ;
;     arith             ; 37                          ;
;         2 data inputs ; 37                          ;
;     normal            ; 51                          ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 31                          ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.79                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Feb 23 16:54:07 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Trabalho_Final -c Trabalho_Final
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file statemachine.v
    Info (12023): Found entity 1: statemachine File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/statemachine.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tx.v
    Info (12023): Found entity 1: TX File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/TX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sipo_register.v
    Info (12023): Found entity 1: SIPO_register File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/SIPO_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rx.v
    Info (12023): Found entity 1: RX File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/RX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_mem.v
    Info (12023): Found entity 1: rom_mem File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/rom_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_mem.v
    Info (12023): Found entity 1: ram_mem File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/ram_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file piso_register.v
    Info (12023): Found entity 1: PISO_register File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/PISO_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file jk_ff.v
    Info (12023): Found entity 1: JK_FF File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/JK_FF.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_ff.v
    Info (12023): Found entity 1: D_FF File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/D_FF.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file device_tb.v
    Info (12023): Found entity 1: device_tb File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/device_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file device.v
    Info (12023): Found entity 1: device File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/device.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/counter.v Line: 1
Info (12127): Elaborating entity "device" for the top level hierarchy
Info (12128): Elaborating entity "TX" for hierarchy "TX:transmitter" File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/device.v Line: 49
Info (12128): Elaborating entity "counter" for hierarchy "TX:transmitter|counter:bit_counter" File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/TX.v Line: 27
Info (12128): Elaborating entity "PISO_register" for hierarchy "TX:transmitter|PISO_register:register" File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/TX.v Line: 38
Info (12128): Elaborating entity "D_FF" for hierarchy "TX:transmitter|D_FF:FF1" File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/TX.v Line: 45
Info (12128): Elaborating entity "JK_FF" for hierarchy "TX:transmitter|JK_FF:FF2" File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/TX.v Line: 52
Info (12128): Elaborating entity "counter" for hierarchy "counter:rom_counter" File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/device.v Line: 60
Info (12128): Elaborating entity "rom_mem" for hierarchy "rom_mem:rom" File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/device.v Line: 69
Warning (10030): Net "rom.data_a" at rom_mem.v(11) has no driver or initial value, using a default initial value '0' File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/rom_mem.v Line: 11
Warning (10030): Net "rom.waddr_a" at rom_mem.v(11) has no driver or initial value, using a default initial value '0' File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/rom_mem.v Line: 11
Warning (10030): Net "rom.we_a" at rom_mem.v(11) has no driver or initial value, using a default initial value '0' File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/rom_mem.v Line: 11
Info (12128): Elaborating entity "RX" for hierarchy "RX:receiver" File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/device.v Line: 80
Info (12128): Elaborating entity "counter" for hierarchy "RX:receiver|counter:cnt" File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/RX.v Line: 22
Info (12128): Elaborating entity "SIPO_register" for hierarchy "RX:receiver|SIPO_register:register" File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/RX.v Line: 32
Info (12128): Elaborating entity "ram_mem" for hierarchy "ram_mem:ram" File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/device.v Line: 91
Info (12128): Elaborating entity "statemachine" for hierarchy "statemachine:sm1" File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/device.v Line: 112
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "rom_mem:rom|rom" is uninferred due to inappropriate RAM size File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/rom_mem.v Line: 11
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram_mem:ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Trabalho_Final.ram0_ram_mem_a36008ad.hdl.mif
Info (12130): Elaborated megafunction instantiation "ram_mem:ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "ram_mem:ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Trabalho_Final.ram0_ram_mem_a36008ad.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ll91.tdf
    Info (12023): Found entity 1: altsyncram_ll91 File: C:/Users/Henrique/Desktop/Trabalho_Final-20220223T011117Z-001/Trabalho_Final/db/altsyncram_ll91.tdf Line: 27
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 160 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 43 output pins
    Info (21061): Implemented 106 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4780 megabytes
    Info: Processing ended: Wed Feb 23 16:54:23 2022
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:36


