__design_bin_path=D:/verilog-labs/17-subtractor-4/simulation/questa
opt_data_elab=D:/verilog-labs/17-subtractor-4/simulation/questa/rtl_work/@_opt
