<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a693ea309e276f3e165fe52aa37d0b35d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3af336813334d88b08ae777aef7007b9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8ecc4cddec73453288b72f6dd367d532"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:a8ecc4cddec73453288b72f6dd367d532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc3105bd5e00c99cdbb2d86c6896be9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:adc3105bd5e00c99cdbb2d86c6896be9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../d8/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d310_1_1_0d320.html#adc3105bd5e00c99cdbb2d86c6896be9a">More...</a><br /></td></tr>
<tr class="separator:adc3105bd5e00c99cdbb2d86c6896be9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ceb4c1cb43071ffd91ff9a57f2a85bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:a3ceb4c1cb43071ffd91ff9a57f2a85bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../d8/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d310_1_1_0d320.html#a3ceb4c1cb43071ffd91ff9a57f2a85bc">More...</a><br /></td></tr>
<tr class="separator:a3ceb4c1cb43071ffd91ff9a57f2a85bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa869fe8e2abeb9b78f5fcbfca588efa1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:aa869fe8e2abeb9b78f5fcbfca588efa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../d8/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d310_1_1_0d320.html#aa869fe8e2abeb9b78f5fcbfca588efa1">More...</a><br /></td></tr>
<tr class="separator:aa869fe8e2abeb9b78f5fcbfca588efa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b2ec342e7bb0b61f2cfb88e361b2aa0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a3b2ec342e7bb0b61f2cfb88e361b2aa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d310_1_1_0d320.html#a3b2ec342e7bb0b61f2cfb88e361b2aa0">More...</a><br /></td></tr>
<tr class="separator:a3b2ec342e7bb0b61f2cfb88e361b2aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a663902717f95aaac9e82b6103066bd12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:a663902717f95aaac9e82b6103066bd12"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../d8/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d310_1_1_0d320.html#a663902717f95aaac9e82b6103066bd12">More...</a><br /></td></tr>
<tr class="separator:a663902717f95aaac9e82b6103066bd12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a323015844855f0a432b7e2b139acb440"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:a323015844855f0a432b7e2b139acb440"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../d8/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d310_1_1_0d320.html#a323015844855f0a432b7e2b139acb440">More...</a><br /></td></tr>
<tr class="separator:a323015844855f0a432b7e2b139acb440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a931d4d39862ef24274f8e0e83e4fe8be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a931d4d39862ef24274f8e0e83e4fe8be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d310_1_1_0d320.html#a931d4d39862ef24274f8e0e83e4fe8be">More...</a><br /></td></tr>
<tr class="separator:a931d4d39862ef24274f8e0e83e4fe8be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42029f9141cdc5b92a8f8e584080807b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:a42029f9141cdc5b92a8f8e584080807b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../d8/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d310_1_1_0d320.html#a42029f9141cdc5b92a8f8e584080807b">More...</a><br /></td></tr>
<tr class="separator:a42029f9141cdc5b92a8f8e584080807b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1273b56889893406c0a71e583c2f0027"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:a1273b56889893406c0a71e583c2f0027"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../d8/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d310_1_1_0d320.html#a1273b56889893406c0a71e583c2f0027">More...</a><br /></td></tr>
<tr class="separator:a1273b56889893406c0a71e583c2f0027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5971c66b62fa7600465799cdc847c11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:af5971c66b62fa7600465799cdc847c11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../d8/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d310_1_1_0d320.html#af5971c66b62fa7600465799cdc847c11">More...</a><br /></td></tr>
<tr class="separator:af5971c66b62fa7600465799cdc847c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab66db63d28e4e57044b2dada2a6f62ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:ab66db63d28e4e57044b2dada2a6f62ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d310_1_1_0d320.html#ab66db63d28e4e57044b2dada2a6f62ed">More...</a><br /></td></tr>
<tr class="separator:ab66db63d28e4e57044b2dada2a6f62ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f612b44983529831083574503a26714"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:a5f612b44983529831083574503a26714"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../d8/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d310_1_1_0d320.html#a5f612b44983529831083574503a26714">More...</a><br /></td></tr>
<tr class="separator:a5f612b44983529831083574503a26714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2299921385afce1bc7fb255c6d78d18b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:a2299921385afce1bc7fb255c6d78d18b"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../d8/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d310_1_1_0d320.html#a2299921385afce1bc7fb255c6d78d18b">More...</a><br /></td></tr>
<tr class="separator:a2299921385afce1bc7fb255c6d78d18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61ebbc6b4b6bd2d3ef279f7392cb3f41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:a61ebbc6b4b6bd2d3ef279f7392cb3f41"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../d8/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d310_1_1_0d320.html#a61ebbc6b4b6bd2d3ef279f7392cb3f41">More...</a><br /></td></tr>
<tr class="separator:a61ebbc6b4b6bd2d3ef279f7392cb3f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67369e753a1b4aea8b9eb20874aaf591"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a67369e753a1b4aea8b9eb20874aaf591"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d310_1_1_0d320.html#a67369e753a1b4aea8b9eb20874aaf591">More...</a><br /></td></tr>
<tr class="separator:a67369e753a1b4aea8b9eb20874aaf591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a416ff9cbe60b9f98e59b79823a2eff91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:a416ff9cbe60b9f98e59b79823a2eff91"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../d8/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d310_1_1_0d320.html#a416ff9cbe60b9f98e59b79823a2eff91">More...</a><br /></td></tr>
<tr class="separator:a416ff9cbe60b9f98e59b79823a2eff91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf5500bca93ec159cb83dae1d85a56dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:aaf5500bca93ec159cb83dae1d85a56dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../d8/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d310_1_1_0d320.html#aaf5500bca93ec159cb83dae1d85a56dc">More...</a><br /></td></tr>
<tr class="separator:aaf5500bca93ec159cb83dae1d85a56dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e5a74a85aba7d73997bfa6c62f3c08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:a18e5a74a85aba7d73997bfa6c62f3c08"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../d8/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d310_1_1_0d320.html#a18e5a74a85aba7d73997bfa6c62f3c08">More...</a><br /></td></tr>
<tr class="separator:a18e5a74a85aba7d73997bfa6c62f3c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e4cce95296626210678fcf4c6bc23ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:a4e4cce95296626210678fcf4c6bc23ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d310_1_1_0d320.html#a4e4cce95296626210678fcf4c6bc23ef">More...</a><br /></td></tr>
<tr class="separator:a4e4cce95296626210678fcf4c6bc23ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5e73900b067ce5eae14e7f90aaaa9e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:ab5e73900b067ce5eae14e7f90aaaa9e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../d8/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d310_1_1_0d320.html#ab5e73900b067ce5eae14e7f90aaaa9e9">More...</a><br /></td></tr>
<tr class="separator:ab5e73900b067ce5eae14e7f90aaaa9e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28b586c086b3b7ab3a9639d736862115"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:a28b586c086b3b7ab3a9639d736862115"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../d8/d12/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d310_1_1_0d320.html#a28b586c086b3b7ab3a9639d736862115">More...</a><br /></td></tr>
<tr class="separator:a28b586c086b3b7ab3a9639d736862115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3af336813334d88b08ae777aef7007b9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3af336813334d88b08ae777aef7007b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70a09341f87305af2134b7e273bcda14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a70a09341f87305af2134b7e273bcda14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a693ea309e276f3e165fe52aa37d0b35d"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a693ea309e276f3e165fe52aa37d0b35d">EAX</a></td></tr>
<tr class="separator:a693ea309e276f3e165fe52aa37d0b35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac11541b48cea6cdf5995417ec362766"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa03194346ad9b0aa603b05493669d4f0"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aeb74b23a1aeb903f9f8f5e98b9265d13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:aeb74b23a1aeb903f9f8f5e98b9265d13"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../d9/dd4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d315_1_1_0d341.html#aeb74b23a1aeb903f9f8f5e98b9265d13">More...</a><br /></td></tr>
<tr class="separator:aeb74b23a1aeb903f9f8f5e98b9265d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85f22fd7ada7cc1fa4374b557da62db3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:a85f22fd7ada7cc1fa4374b557da62db3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/dd4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d315_1_1_0d341.html#a85f22fd7ada7cc1fa4374b557da62db3">More...</a><br /></td></tr>
<tr class="separator:a85f22fd7ada7cc1fa4374b557da62db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa03194346ad9b0aa603b05493669d4f0"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa03194346ad9b0aa603b05493669d4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1739fd03cc49424b913af336945b7687"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a1739fd03cc49424b913af336945b7687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac11541b48cea6cdf5995417ec362766"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aac11541b48cea6cdf5995417ec362766">EBX</a></td></tr>
<tr class="separator:aac11541b48cea6cdf5995417ec362766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0e78938be2435241f116179d6370869"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a55ed85c956aa9803b8d0ba6d1f63a4df"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:abf074fe331c51a5b8c1e955f1729065c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:abf074fe331c51a5b8c1e955f1729065c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/d1e/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d316_1_1_0d347.html#abf074fe331c51a5b8c1e955f1729065c">More...</a><br /></td></tr>
<tr class="separator:abf074fe331c51a5b8c1e955f1729065c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ed85c956aa9803b8d0ba6d1f63a4df"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a55ed85c956aa9803b8d0ba6d1f63a4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a901fe648f02ef93b487c40764206ba23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a901fe648f02ef93b487c40764206ba23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0e78938be2435241f116179d6370869"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aa0e78938be2435241f116179d6370869">ECX</a></td></tr>
<tr class="separator:aa0e78938be2435241f116179d6370869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0df88762d3ba62b0692aacc27344a86"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac143d4b04268fb7b48335db4ea0a28ef"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:acdee5c02aeb5609ad5cc0b19a21ee0fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:acdee5c02aeb5609ad5cc0b19a21ee0fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d318_1_1_0d352.html#acdee5c02aeb5609ad5cc0b19a21ee0fb">More...</a><br /></td></tr>
<tr class="separator:acdee5c02aeb5609ad5cc0b19a21ee0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a943bcfdde04f148444704e824f89e104"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:a943bcfdde04f148444704e824f89e104"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../d8/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d318_1_1_0d352.html#a943bcfdde04f148444704e824f89e104">More...</a><br /></td></tr>
<tr class="separator:a943bcfdde04f148444704e824f89e104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec7a3d1428532e72afcd157aa7e3e2e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:aec7a3d1428532e72afcd157aa7e3e2e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../d8/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d318_1_1_0d352.html#aec7a3d1428532e72afcd157aa7e3e2e7">More...</a><br /></td></tr>
<tr class="separator:aec7a3d1428532e72afcd157aa7e3e2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d46d2aee9e71a98f9c7076bd512a2f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:a1d46d2aee9e71a98f9c7076bd512a2f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d318_1_1_0d352.html#a1d46d2aee9e71a98f9c7076bd512a2f0">More...</a><br /></td></tr>
<tr class="separator:a1d46d2aee9e71a98f9c7076bd512a2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b5df0efa504d0a9ceb15cd3c743ffc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:a1b5df0efa504d0a9ceb15cd3c743ffc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../d8/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d318_1_1_0d352.html#a1b5df0efa504d0a9ceb15cd3c743ffc1">More...</a><br /></td></tr>
<tr class="separator:a1b5df0efa504d0a9ceb15cd3c743ffc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e16c5300caf0a2ee43f970e9dbbe50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:ac2e16c5300caf0a2ee43f970e9dbbe50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d318_1_1_0d352.html#ac2e16c5300caf0a2ee43f970e9dbbe50">More...</a><br /></td></tr>
<tr class="separator:ac2e16c5300caf0a2ee43f970e9dbbe50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac143d4b04268fb7b48335db4ea0a28ef"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac143d4b04268fb7b48335db4ea0a28ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab411d77d3af5bbd2d66e03e675e39f0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ab411d77d3af5bbd2d66e03e675e39f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0df88762d3ba62b0692aacc27344a86"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae0df88762d3ba62b0692aacc27344a86">EDX</a></td></tr>
<tr class="separator:ae0df88762d3ba62b0692aacc27344a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00721">721</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">723</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                {</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a693ea309e276f3e165fe52aa37d0b35d">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aac11541b48cea6cdf5995417ec362766">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aa0e78938be2435241f116179d6370869">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae0df88762d3ba62b0692aacc27344a86">EDX</a>.raw)</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a693ea309e276f3e165fe52aa37d0b35d"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a693ea309e276f3e165fe52aa37d0b35d">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@310 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_aa0e78938be2435241f116179d6370869"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aa0e78938be2435241f116179d6370869">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@316 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_aac11541b48cea6cdf5995417ec362766"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aac11541b48cea6cdf5995417ec362766">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@315 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_ae0df88762d3ba62b0692aacc27344a86"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae0df88762d3ba62b0692aacc27344a86">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@318 EDX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a693ea309e276f3e165fe52aa37d0b35d">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aac11541b48cea6cdf5995417ec362766">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aa0e78938be2435241f116179d6370869">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae0df88762d3ba62b0692aacc27344a86">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a693ea309e276f3e165fe52aa37d0b35d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a693ea309e276f3e165fe52aa37d0b35d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="aac11541b48cea6cdf5995417ec362766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac11541b48cea6cdf5995417ec362766">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="aa0e78938be2435241f116179d6370869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0e78938be2435241f116179d6370869">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="ae0df88762d3ba62b0692aacc27344a86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0df88762d3ba62b0692aacc27344a86">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
