{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717553877602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717553877603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 23:17:57 2024 " "Processing started: Tue Jun 04 23:17:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717553877603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553877603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tarefa2 -c tarefa2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tarefa2 -c tarefa2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553877603 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717553878451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717553878451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717553897039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "multiplexador.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/multiplexador.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717553897042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/ula.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717553897045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/counter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717553897048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/registrador.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717553897052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file demultiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexador " "Found entity 1: demultiplexador" {  } { { "demultiplexador.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/demultiplexador.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717553897055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717553897058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897058 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717553897107 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clock testbench.v(12) " "Verilog HDL warning at testbench.v(12): assignments to clock create a combinational loop" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 12 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1717553897108 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(14) " "Verilog HDL warning at testbench.v(14): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 14 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1717553897108 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(15) " "Verilog HDL warning at testbench.v(15): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 15 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1717553897108 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(34) " "Verilog HDL warning at testbench.v(34): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 34 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1717553897108 "|testbench"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "cout testbench.v(19) " "Verilog HDL warning at testbench.v(19): initial value for variable cout should be constant" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 19 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1717553897109 "|testbench"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cout testbench.v(5) " "Output port \"cout\" at testbench.v(5) has no driver" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717553897109 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:p " "Elaborating entity \"processor\" for hierarchy \"processor:p\"" {  } { { "testbench.v" "p" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717553897110 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iin processor.v(57) " "Verilog HDL Always Construct warning at processor.v(57): variable \"iin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717553897114 "|testbench|processor:p"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iin processor.v(58) " "Verilog HDL Always Construct warning at processor.v(58): variable \"iin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717553897114 "|testbench|processor:p"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode processor.v(65) " "Verilog HDL Always Construct warning at processor.v(65): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717553897114 "|testbench|processor:p"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode processor.v(69) " "Verilog HDL Always Construct warning at processor.v(69): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717553897115 "|testbench|processor:p"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iin processor.v(71) " "Verilog HDL Always Construct warning at processor.v(71): variable \"iin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717553897115 "|testbench|processor:p"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode processor.v(74) " "Verilog HDL Always Construct warning at processor.v(74): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717553897115 "|testbench|processor:p"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iin processor.v(74) " "Verilog HDL Always Construct warning at processor.v(74): variable \"iin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717553897115 "|testbench|processor:p"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iin processor.v(79) " "Verilog HDL Always Construct warning at processor.v(79): variable \"iin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717553897116 "|testbench|processor:p"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode processor.v(89) " "Verilog HDL Always Construct warning at processor.v(89): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717553897116 "|testbench|processor:p"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outMulti processor.v(89) " "Verilog HDL Always Construct warning at processor.v(89): variable \"outMulti\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717553897116 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRe processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"rRe\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717553897116 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rSelect processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"rSelect\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717553897117 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r7e processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"r7e\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717553897117 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r6e processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"r6e\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717553897117 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r5e processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"r5e\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717553897117 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r4e processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"r4e\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717553897117 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r3e processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"r3e\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717553897117 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r2e processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"r2e\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717553897117 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r1e processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"r1e\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717553897117 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r0e processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"r0e\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717553897117 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bus processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"bus\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717553897118 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clearCont processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"clearCont\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717553897118 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rAe processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"rAe\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717553897118 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "immeSelect processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"immeSelect\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717553897118 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"op\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717553897118 "|testbench|processor:p"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opcode processor.v(43) " "Verilog HDL Always Construct warning at processor.v(43): inferring latch(es) for variable \"opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717553897118 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[0\] processor.v(43) " "Inferred latch for \"opcode\[0\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897120 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[1\] processor.v(43) " "Inferred latch for \"opcode\[1\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897120 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[2\] processor.v(43) " "Inferred latch for \"opcode\[2\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897120 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] processor.v(43) " "Inferred latch for \"op\[0\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897121 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] processor.v(43) " "Inferred latch for \"op\[1\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897121 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] processor.v(43) " "Inferred latch for \"op\[2\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897121 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immeSelect processor.v(43) " "Inferred latch for \"immeSelect\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897121 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rAe processor.v(43) " "Inferred latch for \"rAe\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897121 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clearCont processor.v(43) " "Inferred latch for \"clearCont\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897121 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[0\] processor.v(43) " "Inferred latch for \"bus\[0\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897122 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[1\] processor.v(43) " "Inferred latch for \"bus\[1\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897122 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[2\] processor.v(43) " "Inferred latch for \"bus\[2\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897122 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[3\] processor.v(43) " "Inferred latch for \"bus\[3\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897122 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[4\] processor.v(43) " "Inferred latch for \"bus\[4\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897122 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[5\] processor.v(43) " "Inferred latch for \"bus\[5\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897122 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[6\] processor.v(43) " "Inferred latch for \"bus\[6\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897123 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[7\] processor.v(43) " "Inferred latch for \"bus\[7\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897123 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[8\] processor.v(43) " "Inferred latch for \"bus\[8\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897123 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[9\] processor.v(43) " "Inferred latch for \"bus\[9\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897123 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[10\] processor.v(43) " "Inferred latch for \"bus\[10\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897123 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[11\] processor.v(43) " "Inferred latch for \"bus\[11\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897123 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[12\] processor.v(43) " "Inferred latch for \"bus\[12\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897123 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[13\] processor.v(43) " "Inferred latch for \"bus\[13\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897123 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[14\] processor.v(43) " "Inferred latch for \"bus\[14\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897123 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus\[15\] processor.v(43) " "Inferred latch for \"bus\[15\]\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897123 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0e processor.v(43) " "Inferred latch for \"r0e\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897124 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1e processor.v(43) " "Inferred latch for \"r1e\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897124 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2e processor.v(43) " "Inferred latch for \"r2e\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897124 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3e processor.v(43) " "Inferred latch for \"r3e\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897124 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4e processor.v(43) " "Inferred latch for \"r4e\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897124 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5e processor.v(43) " "Inferred latch for \"r5e\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897124 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6e processor.v(43) " "Inferred latch for \"r6e\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897124 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7e processor.v(43) " "Inferred latch for \"r7e\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897124 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rSelect processor.v(43) " "Inferred latch for \"rSelect\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897124 "|testbench|processor:p"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRe processor.v(43) " "Inferred latch for \"rRe\" at processor.v(43)" {  } { { "processor.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897125 "|testbench|processor:p"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador processor:p\|registrador:re0 " "Elaborating entity \"registrador\" for hierarchy \"processor:p\|registrador:re0\"" {  } { { "processor.v" "re0" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717553897149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula processor:p\|ula:u1 " "Elaborating entity \"ula\" for hierarchy \"processor:p\|ula:u1\"" {  } { { "processor.v" "u1" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717553897155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter processor:p\|counter:c1 " "Elaborating entity \"counter\" for hierarchy \"processor:p\|counter:c1\"" {  } { { "processor.v" "c1" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717553897157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador processor:p\|multiplexador:m1 " "Elaborating entity \"multiplexador\" for hierarchy \"processor:p\|multiplexador:m1\"" {  } { { "processor.v" "m1" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/processor.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717553897159 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[0\] GND " "Pin \"cout\[0\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717553897644 "|testbench|cout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[1\] GND " "Pin \"cout\[1\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717553897644 "|testbench|cout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[2\] GND " "Pin \"cout\[2\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717553897644 "|testbench|cout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[3\] GND " "Pin \"cout\[3\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717553897644 "|testbench|cout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[4\] GND " "Pin \"cout\[4\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717553897644 "|testbench|cout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[5\] GND " "Pin \"cout\[5\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717553897644 "|testbench|cout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[6\] GND " "Pin \"cout\[6\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717553897644 "|testbench|cout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[7\] GND " "Pin \"cout\[7\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717553897644 "|testbench|cout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[8\] GND " "Pin \"cout\[8\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717553897644 "|testbench|cout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[9\] GND " "Pin \"cout\[9\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717553897644 "|testbench|cout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[10\] GND " "Pin \"cout\[10\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717553897644 "|testbench|cout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[11\] GND " "Pin \"cout\[11\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717553897644 "|testbench|cout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[12\] GND " "Pin \"cout\[12\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717553897644 "|testbench|cout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[13\] GND " "Pin \"cout\[13\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717553897644 "|testbench|cout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[14\] GND " "Pin \"cout\[14\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717553897644 "|testbench|cout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[15\] GND " "Pin \"cout\[15\]\" is stuck at GND" {  } { { "testbench.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/testbench.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717553897644 "|testbench|cout[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717553897644 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717553897859 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717553897859 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717553897915 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717553897915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717553897915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717553897945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 04 23:18:17 2024 " "Processing ended: Tue Jun 04 23:18:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717553897945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717553897945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717553897945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717553897945 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1717553899430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717553899431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 23:18:18 2024 " "Processing started: Tue Jun 04 23:18:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717553899431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1717553899431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tarefa2 -c tarefa2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tarefa2 -c tarefa2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1717553899431 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1717553899641 ""}
{ "Info" "0" "" "Project  = tarefa2" {  } {  } 0 0 "Project  = tarefa2" 0 0 "Fitter" 0 0 1717553899641 ""}
{ "Info" "0" "" "Revision = tarefa2" {  } {  } 0 0 "Revision = tarefa2" 0 0 "Fitter" 0 0 1717553899641 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1717553899702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1717553899703 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "tarefa2 EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design tarefa2" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1717553899840 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1717553899900 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1717553899900 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717553900035 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1717553900046 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717553900308 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717553900308 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717553900308 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1717553900308 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717553900310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717553900310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717553900310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717553900310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717553900310 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1717553900310 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1717553900312 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 16 " "No exact pin location assignment(s) for 16 pins of 16 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1717553900597 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tarefa2.sdc " "Synopsys Design Constraints File file not found: 'tarefa2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1717553900706 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717553900707 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1717553900707 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1717553900707 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1717553900708 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1717553900708 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1717553900709 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1717553900711 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717553900711 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717553900711 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717553900712 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717553900712 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1717553900712 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1717553900712 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1717553900712 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1717553900712 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1717553900713 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1717553900713 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 0 16 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1717553900714 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1717553900714 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1717553900714 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717553900715 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717553900715 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717553900715 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717553900715 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717553900715 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717553900715 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717553900715 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1717553900715 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1717553900715 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1717553900715 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717553900726 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1717553900731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1717553901444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717553901475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1717553901491 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1717553901638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717553901638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1717553901941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1717553902470 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1717553902470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1717553902498 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1717553902498 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1717553902498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717553902502 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1717553902657 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717553902663 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717553902832 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717553902832 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717553903291 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717553903938 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/output_files/tarefa2.fit.smsg " "Generated suppressed messages file C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/output_files/tarefa2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1717553904279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5476 " "Peak virtual memory: 5476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717553904672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 04 23:18:24 2024 " "Processing ended: Tue Jun 04 23:18:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717553904672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717553904672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717553904672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717553904672 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1717553906011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717553906012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 23:18:25 2024 " "Processing started: Tue Jun 04 23:18:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717553906012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1717553906012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tarefa2 -c tarefa2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tarefa2 -c tarefa2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1717553906012 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1717553906430 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1717553906715 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1717553906734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717553906876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 04 23:18:26 2024 " "Processing ended: Tue Jun 04 23:18:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717553906876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717553906876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717553906876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1717553906876 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1717553907530 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1717553908474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717553908474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 23:18:27 2024 " "Processing started: Tue Jun 04 23:18:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717553908474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1717553908474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tarefa2 -c tarefa2 " "Command: quartus_sta tarefa2 -c tarefa2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1717553908475 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1717553908658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1717553908892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1717553908892 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1717553908948 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1717553908948 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tarefa2.sdc " "Synopsys Design Constraints File file not found: 'tarefa2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1717553909121 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1717553909121 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1717553909121 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1717553909122 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1717553909122 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1717553909122 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1717553909122 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1717553909130 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1717553909132 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717553909134 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717553909145 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717553909148 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717553909152 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717553909159 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717553909162 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1717553909168 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1717553909192 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1717553909559 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1717553909589 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1717553909589 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1717553909589 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1717553909589 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717553909591 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717553909599 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717553909603 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717553909608 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717553909612 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717553909615 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1717553909620 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1717553909705 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1717553909705 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1717553909705 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1717553909705 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717553909709 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717553909713 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717553909717 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717553909721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717553909723 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717553910144 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717553910144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717553910201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 04 23:18:30 2024 " "Processing ended: Tue Jun 04 23:18:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717553910201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717553910201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717553910201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1717553910201 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1717553911437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717553911437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 23:18:31 2024 " "Processing started: Tue Jun 04 23:18:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717553911437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1717553911437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off tarefa2 -c tarefa2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off tarefa2 -c tarefa2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1717553911437 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1717553912118 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tarefa2.vo C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/simulation/modelsim/ simulation " "Generated file tarefa2.vo in folder \"C:/Users/Rodrigo/Documents/GitHub/Interface-Hardware-Software/Processador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1717553912165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717553912198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 04 23:18:32 2024 " "Processing ended: Tue Jun 04 23:18:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717553912198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717553912198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717553912198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1717553912198 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 63 s " "Quartus Prime Full Compilation was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1717553912833 ""}
