--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.662ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y10.YQ      Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X56Y10.BX      net (fanout=2)        0.829   ftop/clkN210/unlock2
    SLICE_X56Y10.CLK     Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (0.833ns logic, 0.829ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.535ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.055 - 0.069)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y11.YQ      Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X56Y10.G4      net (fanout=1)        0.340   ftop/clkN210/locked_d
    SLICE_X56Y10.CLK     Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.535ns (1.195ns logic, 0.340ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.069 - 0.055)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y11.YQ      Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X56Y10.G4      net (fanout=1)        0.272   ftop/clkN210/locked_d
    SLICE_X56Y10.CLK     Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (0.869ns logic, 0.272ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y10.YQ      Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X56Y10.BX      net (fanout=2)        0.663   ftop/clkN210/unlock2
    SLICE_X56Y10.CLK     Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.579ns logic, 0.663ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X56Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X56Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X56Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X56Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X56Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X56Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X81Y62.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X81Y62.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X81Y62.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X57Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X57Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X57Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13664 paths analyzed, 1969 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.953ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.824ns (Levels of Logic = 5)
  Clock Path Skew:      -0.129ns (0.496 - 0.625)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_19 to ftop/gbe0/gmac/txfun_inF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y188.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_19
    SLICE_X89Y193.F2     net (fanout=5)        0.857   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
    SLICE_X89Y193.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X89Y192.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X89Y192.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X87Y192.F2     net (fanout=3)        0.393   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X87Y192.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y192.G1     net (fanout=7)        0.502   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y192.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N4
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X80Y187.G2     net (fanout=40)       1.395   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X80Y187.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N18
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<36>_SW0
    SLICE_X81Y186.SR     net (fanout=1)        0.982   ftop/gbe0/gmac/txfun_inF/N20
    SLICE_X81Y186.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<36>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                      7.824ns (3.695ns logic, 4.129ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_1 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.782ns (Levels of Logic = 4)
  Clock Path Skew:      -0.116ns (0.496 - 0.612)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_1 to ftop/gbe0/gmac/txfun_inF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y193.XQ     Tcko                  0.521   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_1
    SLICE_X89Y192.BY     net (fanout=14)       1.168   ftop/gbe0/gmac/txfun_ptr<1>
    SLICE_X89Y192.Y      Tbyy                  0.649   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X87Y192.F2     net (fanout=3)        0.393   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X87Y192.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y192.G1     net (fanout=7)        0.502   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y192.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N4
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X80Y187.G2     net (fanout=40)       1.395   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X80Y187.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N18
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<36>_SW0
    SLICE_X81Y186.SR     net (fanout=1)        0.982   ftop/gbe0/gmac/txfun_inF/N20
    SLICE_X81Y186.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<36>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                      7.782ns (3.342ns logic, 4.440ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.827ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.256 - 0.304)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_19 to ftop/gbe0/gmac/txfun_inF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y188.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_19
    SLICE_X89Y193.F2     net (fanout=5)        0.857   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
    SLICE_X89Y193.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X89Y192.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X89Y192.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X87Y192.F2     net (fanout=3)        0.393   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X87Y192.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X87Y195.G1     net (fanout=7)        0.642   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X87Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X88Y190.F4     net (fanout=40)       1.290   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X88Y190.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N74
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<11>_SW0
    SLICE_X89Y190.SR     net (fanout=1)        0.965   ftop/gbe0/gmac/txfun_inF/N74
    SLICE_X89Y190.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<11>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      7.827ns (3.680ns logic, 4.147ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_1 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.785ns (Levels of Logic = 4)
  Clock Path Skew:      -0.084ns (0.528 - 0.612)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_1 to ftop/gbe0/gmac/txfun_inF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y193.XQ     Tcko                  0.521   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_1
    SLICE_X89Y192.BY     net (fanout=14)       1.168   ftop/gbe0/gmac/txfun_ptr<1>
    SLICE_X89Y192.Y      Tbyy                  0.649   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X87Y192.F2     net (fanout=3)        0.393   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X87Y192.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X87Y195.G1     net (fanout=7)        0.642   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X87Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X88Y190.F4     net (fanout=40)       1.290   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X88Y190.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N74
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<11>_SW0
    SLICE_X89Y190.SR     net (fanout=1)        0.965   ftop/gbe0/gmac/txfun_inF/N74
    SLICE_X89Y190.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<11>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      7.785ns (3.327ns logic, 4.458ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_lenCnt_value_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.685ns (Levels of Logic = 4)
  Clock Path Skew:      -0.122ns (0.570 - 0.692)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_lenCnt_value_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X104Y176.G1    net (fanout=4)        0.895   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X107Y179.G2    net (fanout=17)       1.212   ftop/gbe0/gmac/gmac/N29
    SLICE_X107Y179.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_EN_add
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>111
    SLICE_X106Y172.G1    net (fanout=3)        0.585   ftop/gbe0/gmac/gmac/N36
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN_SW0
    SLICE_X106Y172.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN_SW0/O
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
    SLICE_X99Y162.CE     net (fanout=7)        1.888   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
    SLICE_X99Y162.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<9>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_9
    -------------------------------------------------  ---------------------------
    Total                                      7.685ns (3.070ns logic, 4.615ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.685ns (Levels of Logic = 4)
  Clock Path Skew:      -0.122ns (0.570 - 0.692)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X104Y176.G1    net (fanout=4)        0.895   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X107Y179.G2    net (fanout=17)       1.212   ftop/gbe0/gmac/gmac/N29
    SLICE_X107Y179.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_EN_add
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>111
    SLICE_X106Y172.G1    net (fanout=3)        0.585   ftop/gbe0/gmac/gmac/N36
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN_SW0
    SLICE_X106Y172.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN_SW0/O
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
    SLICE_X99Y162.CE     net (fanout=7)        1.888   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
    SLICE_X99Y162.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<9>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8
    -------------------------------------------------  ---------------------------
    Total                                      7.685ns (3.070ns logic, 4.615ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.575ns (Levels of Logic = 3)
  Clock Path Skew:      -0.202ns (0.570 - 0.772)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y171.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X108Y182.G4    net (fanout=21)       1.213   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X108Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_11
    SLICE_X106Y172.G2    net (fanout=56)       1.855   ftop/gbe0/gmac/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_1
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN_SW0
    SLICE_X106Y172.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN_SW0/O
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
    SLICE_X99Y162.CE     net (fanout=7)        1.888   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
    SLICE_X99Y162.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<9>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8
    -------------------------------------------------  ---------------------------
    Total                                      7.575ns (2.584ns logic, 4.991ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_lenCnt_value_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.575ns (Levels of Logic = 3)
  Clock Path Skew:      -0.202ns (0.570 - 0.772)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_lenCnt_value_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y171.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X108Y182.G4    net (fanout=21)       1.213   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X108Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_11
    SLICE_X106Y172.G2    net (fanout=56)       1.855   ftop/gbe0/gmac/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_1
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN_SW0
    SLICE_X106Y172.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN_SW0/O
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
    SLICE_X99Y162.CE     net (fanout=7)        1.888   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
    SLICE_X99Y162.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<9>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_9
    -------------------------------------------------  ---------------------------
    Total                                      7.575ns (2.584ns logic, 4.991ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_1 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.663ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.523 - 0.612)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_1 to ftop/gbe0/gmac/txfun_inF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y193.XQ     Tcko                  0.521   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_1
    SLICE_X89Y192.BY     net (fanout=14)       1.168   ftop/gbe0/gmac/txfun_ptr<1>
    SLICE_X89Y192.Y      Tbyy                  0.649   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X87Y192.F2     net (fanout=3)        0.393   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X87Y192.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X87Y195.G1     net (fanout=7)        0.642   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X87Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X90Y187.G3     net (fanout=40)       1.141   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X90Y187.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N48
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<30>_SW0
    SLICE_X91Y187.SR     net (fanout=1)        0.977   ftop/gbe0/gmac/txfun_inF/N32
    SLICE_X91Y187.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<30>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                      7.663ns (3.342ns logic, 4.321ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.705ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.014 - 0.026)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_19 to ftop/gbe0/gmac/txfun_inF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y188.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_19
    SLICE_X89Y193.F2     net (fanout=5)        0.857   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
    SLICE_X89Y193.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X89Y192.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X89Y192.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X87Y192.F2     net (fanout=3)        0.393   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X87Y192.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X87Y195.G1     net (fanout=7)        0.642   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X87Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X90Y187.G3     net (fanout=40)       1.141   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X90Y187.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N48
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<30>_SW0
    SLICE_X91Y187.SR     net (fanout=1)        0.977   ftop/gbe0/gmac/txfun_inF/N32
    SLICE_X91Y187.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<30>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                      7.705ns (3.695ns logic, 4.010ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.588ns (Levels of Logic = 5)
  Clock Path Skew:      -0.129ns (0.496 - 0.625)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_19 to ftop/gbe0/gmac/txfun_inF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y188.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_19
    SLICE_X89Y193.F2     net (fanout=5)        0.857   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
    SLICE_X89Y193.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X89Y192.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X89Y192.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X87Y192.F2     net (fanout=3)        0.393   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X87Y192.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X87Y195.G1     net (fanout=7)        0.642   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X87Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X83Y194.F2     net (fanout=40)       1.109   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X83Y194.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N70
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<13>_SW0
    SLICE_X82Y194.SR     net (fanout=1)        0.946   ftop/gbe0/gmac/txfun_inF/N70
    SLICE_X82Y194.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<13>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      7.588ns (3.641ns logic, 3.947ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.571ns (Levels of Logic = 5)
  Clock Path Skew:      -0.136ns (0.489 - 0.625)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_19 to ftop/gbe0/gmac/txfun_inF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y188.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_19
    SLICE_X89Y193.F2     net (fanout=5)        0.857   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
    SLICE_X89Y193.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X89Y192.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X89Y192.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X87Y192.F2     net (fanout=3)        0.393   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X87Y192.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X87Y195.G1     net (fanout=7)        0.642   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X87Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X83Y196.G4     net (fanout=40)       1.037   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X83Y196.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N64
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<6>_SW0
    SLICE_X82Y197.SR     net (fanout=1)        1.002   ftop/gbe0/gmac/txfun_inF/N6
    SLICE_X82Y197.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<6>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.571ns (3.640ns logic, 3.931ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.594ns (Levels of Logic = 5)
  Clock Path Skew:      -0.111ns (0.496 - 0.607)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y195.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X89Y193.G4     net (fanout=5)        0.627   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X89Y193.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X89Y192.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X89Y192.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X87Y192.F2     net (fanout=3)        0.393   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X87Y192.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y192.G1     net (fanout=7)        0.502   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y192.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N4
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X80Y187.G2     net (fanout=40)       1.395   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X80Y187.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N18
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<36>_SW0
    SLICE_X81Y186.SR     net (fanout=1)        0.982   ftop/gbe0/gmac/txfun_inF/N20
    SLICE_X81Y186.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<36>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                      7.594ns (3.695ns logic, 3.899ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_29 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.564ns (Levels of Logic = 5)
  Clock Path Skew:      -0.121ns (0.496 - 0.617)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_29 to ftop/gbe0/gmac/txfun_inF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y192.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_29
    SLICE_X89Y192.G4     net (fanout=5)        0.669   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
    SLICE_X89Y192.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y192.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y192.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X87Y192.F2     net (fanout=3)        0.393   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X87Y192.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y192.G1     net (fanout=7)        0.502   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y192.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N4
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X80Y187.G2     net (fanout=40)       1.395   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X80Y187.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N18
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<36>_SW0
    SLICE_X81Y186.SR     net (fanout=1)        0.982   ftop/gbe0/gmac/txfun_inF/N20
    SLICE_X81Y186.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<36>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                      7.564ns (3.623ns logic, 3.941ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.624ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.391 - 0.451)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y171.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X105Y177.G2    net (fanout=21)       1.094   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X105Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N48
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X106Y180.G1    net (fanout=16)       1.112   ftop/gbe0/gmac/gmac/N38
    SLICE_X106Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW6
    SLICE_X106Y180.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW6/O
    SLICE_X106Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X108Y190.G1    net (fanout=9)        0.938   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X108Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X108Y190.F1    net (fanout=5)        0.799   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X108Y190.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<17>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.624ns (3.646ns logic, 3.978ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.554ns (Levels of Logic = 5)
  Clock Path Skew:      -0.129ns (0.496 - 0.625)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_19 to ftop/gbe0/gmac/txfun_inF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y188.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_19
    SLICE_X89Y193.F2     net (fanout=5)        0.857   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
    SLICE_X89Y193.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X89Y192.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X89Y192.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X87Y192.F2     net (fanout=3)        0.393   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X87Y192.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y192.G1     net (fanout=7)        0.502   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y192.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N4
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X80Y187.F1     net (fanout=40)       1.181   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X80Y187.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N18
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<37>_SW0
    SLICE_X80Y186.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N18
    SLICE_X80Y186.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<37>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                      7.554ns (3.680ns logic, 3.874ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.597ns (Levels of Logic = 5)
  Clock Path Skew:      -0.079ns (0.528 - 0.607)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y195.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X89Y193.G4     net (fanout=5)        0.627   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X89Y193.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X89Y192.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X89Y192.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X87Y192.F2     net (fanout=3)        0.393   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X87Y192.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X87Y195.G1     net (fanout=7)        0.642   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X87Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X88Y190.F4     net (fanout=40)       1.290   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X88Y190.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N74
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<11>_SW0
    SLICE_X89Y190.SR     net (fanout=1)        0.965   ftop/gbe0/gmac/txfun_inF/N74
    SLICE_X89Y190.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<11>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      7.597ns (3.680ns logic, 3.917ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_1 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.546ns (Levels of Logic = 4)
  Clock Path Skew:      -0.116ns (0.496 - 0.612)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_1 to ftop/gbe0/gmac/txfun_inF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y193.XQ     Tcko                  0.521   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_1
    SLICE_X89Y192.BY     net (fanout=14)       1.168   ftop/gbe0/gmac/txfun_ptr<1>
    SLICE_X89Y192.Y      Tbyy                  0.649   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X87Y192.F2     net (fanout=3)        0.393   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X87Y192.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X87Y195.G1     net (fanout=7)        0.642   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X87Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X83Y194.F2     net (fanout=40)       1.109   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X83Y194.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N70
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<13>_SW0
    SLICE_X82Y194.SR     net (fanout=1)        0.946   ftop/gbe0/gmac/txfun_inF/N70
    SLICE_X82Y194.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<13>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      7.546ns (3.288ns logic, 4.258ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.560ns (Levels of Logic = 5)
  Clock Path Skew:      -0.097ns (0.496 - 0.593)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y186.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X89Y192.G2     net (fanout=5)        0.665   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X89Y192.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y192.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y192.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X87Y192.F2     net (fanout=3)        0.393   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X87Y192.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y192.G1     net (fanout=7)        0.502   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X85Y192.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N4
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X80Y187.G2     net (fanout=40)       1.395   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X80Y187.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N18
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<36>_SW0
    SLICE_X81Y186.SR     net (fanout=1)        0.982   ftop/gbe0/gmac/txfun_inF/N20
    SLICE_X81Y186.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<36>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                      7.560ns (3.623ns logic, 3.937ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_29 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.567ns (Levels of Logic = 5)
  Clock Path Skew:      -0.089ns (0.528 - 0.617)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_29 to ftop/gbe0/gmac/txfun_inF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y192.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_29
    SLICE_X89Y192.G4     net (fanout=5)        0.669   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
    SLICE_X89Y192.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y192.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X89Y192.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X87Y192.F2     net (fanout=3)        0.393   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X87Y192.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X87Y195.G1     net (fanout=7)        0.642   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X87Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X88Y190.F4     net (fanout=40)       1.290   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X88Y190.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N74
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<11>_SW0
    SLICE_X89Y190.SR     net (fanout=1)        0.965   ftop/gbe0/gmac/txfun_inF/N74
    SLICE_X89Y190.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<11>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      7.567ns (3.608ns logic, 3.959ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.695ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.090ns (0.361 - 0.271)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y52.XQ      Tcko                  0.396   ftop/gbe0/gmac/rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_3
    SLICE_X98Y53.BX      net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<3>
    SLICE_X98Y53.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.695ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_11 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (0.456 - 0.377)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_11 to ftop/gbe0/gmac/rxfun_sr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y34.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<11>
                                                       ftop/gbe0/gmac/rxfun_sr_11
    SLICE_X105Y34.BX     net (fanout=3)        0.316   ftop/gbe0/gmac/rxfun_sr<11>
    SLICE_X105Y34.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<21>
                                                       ftop/gbe0/gmac/rxfun_sr_21
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.715ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.781ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.293 - 0.227)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_1 to ftop/gbe0/gmac/txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y197.XQ     Tcko                  0.417   ftop/gbe0/gmac/txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_1
    SLICE_X77Y197.BX     net (fanout=1)        0.302   ftop/gbe0/gmac/txF/dSyncReg1<1>
    SLICE_X77Y197.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.781ns (0.479ns logic, 0.302ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.718ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_13 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (0.433 - 0.377)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_13 to ftop/gbe0/gmac/rxfun_sr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y32.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<13>
                                                       ftop/gbe0/gmac/rxfun_sr_13
    SLICE_X103Y32.BX     net (fanout=3)        0.316   ftop/gbe0/gmac/rxfun_sr<13>
    SLICE_X103Y32.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<23>
                                                       ftop/gbe0/gmac/rxfun_sr_23
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.723ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_31 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.767ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.118 - 0.074)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_31 to ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y48.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_31
    SLICE_X106Y45.BY     net (fanout=2)        0.478   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
    SLICE_X106Y45.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<31>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.767ns (0.289ns logic, 0.478ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.724ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_31 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.118 - 0.074)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_31 to ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y48.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_31
    SLICE_X106Y45.BY     net (fanout=2)        0.478   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
    SLICE_X106Y45.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<31>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.290ns logic, 0.478ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.728ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.409 - 0.342)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y158.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1
    SLICE_X100Y159.BX    net (fanout=1)        0.297   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X100Y159.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.498ns logic, 0.297ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.740ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.032 - 0.027)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y72.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1
    SLICE_X103Y73.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
    SLICE_X103Y73.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.747ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_27 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.805ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.427 - 0.369)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_27 to ftop/gbe0/gmac/rxfun_outF/data1_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y33.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<27>
                                                       ftop/gbe0/gmac/rxfun_sr_27
    SLICE_X101Y30.BX     net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_sr<27>
    SLICE_X101Y30.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<7>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.805ns (0.479ns logic, 0.326ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.756ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_1 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.792ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.459 - 0.423)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_1 to ftop/gbe0/gmac/rxfun_outF/data1_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y49.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_inF_D_OUT<1>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_1
    SLICE_X109Y47.BX     net (fanout=4)        0.311   ftop/gbe0/gmac/rxfun_inF_D_OUT<1>
    SLICE_X109Y47.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<31>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      0.792ns (0.481ns logic, 0.311ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.029 - 0.025)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y158.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    SLICE_X99Y159.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X99Y159.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.090ns (0.361 - 0.271)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_2 to ftop/gbe0/gmac/rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y52.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_2
    SLICE_X98Y53.BY      net (fanout=1)        0.298   ftop/gbe0/gmac/rxF/sSyncReg1<2>
    SLICE_X98Y53.CLK     Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.556ns logic, 0.298ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_21 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.067 - 0.057)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_21 to ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y34.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<21>
                                                       ftop/gbe0/gmac/rxfun_sr_21
    SLICE_X105Y35.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/rxfun_sr<21>
    SLICE_X105Y35.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<1>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_5 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.877ns (Levels of Logic = 0)
  Clock Path Skew:      0.112ns (0.472 - 0.360)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_5 to ftop/gbe0/gmac/rxfun_outF/data1_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y52.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_inF_D_OUT<5>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_5
    SLICE_X107Y51.BX     net (fanout=4)        0.338   ftop/gbe0/gmac/rxfun_inF_D_OUT<5>
    SLICE_X107Y51.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<35>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_35
    -------------------------------------------------  ---------------------------
    Total                                      0.877ns (0.539ns logic, 0.338ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y54.XQ      Tcko                  0.417   ftop/gbe0/gmac/rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_1
    SLICE_X99Y55.BX      net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<1>
    SLICE_X99Y55.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.783ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.030 - 0.017)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y52.XQ      Tcko                  0.396   ftop/gbe0/gmac/rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr1_3
    SLICE_X99Y50.BX      net (fanout=4)        0.325   ftop/gbe0/gmac/rxF/sGEnqPtr1<3>
    SLICE_X99Y50.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.783ns (0.458ns logic, 0.325ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxOper/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxOper/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.424 - 0.351)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxOper/dSyncReg1 to ftop/gbe0/gmac/rxOper/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y152.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxOper/dSyncReg1
                                                       ftop/gbe0/gmac/rxOper/dSyncReg1
    SLICE_X111Y153.BY    net (fanout=1)        0.305   ftop/gbe0/gmac/rxOper/dSyncReg1
    SLICE_X111Y153.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxOper_dD_OUT
                                                       ftop/gbe0/gmac/rxOper/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.541ns logic, 0.305ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/full_reg (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/empty_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.792ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.121 - 0.102)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/full_reg to ftop/gbe0/gmac/rxfun_outF/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y42.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_outF_FULL_N
                                                       ftop/gbe0/gmac/rxfun_outF/full_reg
    SLICE_X105Y43.BX     net (fanout=6)        0.314   ftop/gbe0/gmac/rxfun_outF_FULL_N
    SLICE_X105Y43.CLK    Tckdi       (-Th)    -0.082   ftop/gbe0/gmac/rxfun_outF_EMPTY_N
                                                       ftop/gbe0/gmac/rxfun_outF/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.792ns (0.478ns logic, 0.314ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.017 - 0.014)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_3 to ftop/gbe0/gmac/txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y196.XQ     Tcko                  0.396   ftop/gbe0/gmac/txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_3
    SLICE_X76Y197.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/txF/dSyncReg1<3>
    SLICE_X76Y197.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.468 - 0.456)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_9 to ftop/gbe0/gmac/rxfun_sr_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y42.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<9>
                                                       ftop/gbe0/gmac/rxfun_sr_9
    SLICE_X109Y43.BX     net (fanout=3)        0.316   ftop/gbe0/gmac/rxfun_sr<9>
    SLICE_X109Y43.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<19>
                                                       ftop/gbe0/gmac/rxfun_sr_19
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_5/SR
  Location pin: SLICE_X96Y151.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_5/SR
  Location pin: SLICE_X96Y151.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1/SR
  Location pin: SLICE_X100Y159.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1/SR
  Location pin: SLICE_X100Y159.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_0/SR
  Location pin: SLICE_X100Y159.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_0/SR
  Location pin: SLICE_X100Y159.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_1/SR
  Location pin: SLICE_X98Y54.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_1/SR
  Location pin: SLICE_X98Y54.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_0/SR
  Location pin: SLICE_X98Y54.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_0/SR
  Location pin: SLICE_X98Y54.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X98Y155.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X98Y155.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X98Y155.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X98Y155.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5/SR
  Location pin: SLICE_X100Y167.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5/SR
  Location pin: SLICE_X100Y167.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_1/SR
  Location pin: SLICE_X78Y192.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_1/SR
  Location pin: SLICE_X78Y192.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_0/SR
  Location pin: SLICE_X78Y192.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_0/SR
  Location pin: SLICE_X78Y192.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2537 paths analyzed, 478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.565ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.371ns (Levels of Logic = 3)
  Clock Path Skew:      -0.194ns (0.615 - 0.809)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y98.F1     net (fanout=20)       1.163   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.G2     net (fanout=2)        0.353   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y102.F3    net (fanout=34)       0.787   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y102.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X94Y91.CE      net (fanout=17)       1.499   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X94Y91.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.371ns (2.569ns logic, 3.802ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.371ns (Levels of Logic = 3)
  Clock Path Skew:      -0.194ns (0.615 - 0.809)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y98.F1     net (fanout=20)       1.163   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.G2     net (fanout=2)        0.353   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y102.F3    net (fanout=34)       0.787   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y102.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X94Y91.CE      net (fanout=17)       1.499   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X94Y91.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      6.371ns (2.569ns logic, 3.802ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.393ns (Levels of Logic = 4)
  Clock Path Skew:      -0.160ns (0.690 - 0.850)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y104.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X102Y102.G2    net (fanout=5)        1.159   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X102Y102.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X107Y110.G4    net (fanout=25)       1.061   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X107Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X107Y110.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X107Y110.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X105Y109.F2    net (fanout=2)        0.388   ftop/gbe0/gmac/gmac/N30
    SLICE_X105Y109.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X104Y101.CE    net (fanout=1)        0.712   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X104Y101.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.393ns (3.052ns logic, 3.341ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.232ns (Levels of Logic = 4)
  Clock Path Skew:      -0.189ns (0.261 - 0.450)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y100.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X102Y98.G1     net (fanout=4)        0.474   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X102Y98.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y98.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.G2     net (fanout=2)        0.353   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y102.F3    net (fanout=34)       0.787   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y102.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X94Y91.CE      net (fanout=17)       1.499   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X94Y91.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      6.232ns (3.084ns logic, 3.148ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.232ns (Levels of Logic = 4)
  Clock Path Skew:      -0.189ns (0.261 - 0.450)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y100.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X102Y98.G1     net (fanout=4)        0.474   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X102Y98.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y98.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.G2     net (fanout=2)        0.353   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y102.F3    net (fanout=34)       0.787   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y102.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X94Y91.CE      net (fanout=17)       1.499   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X94Y91.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.232ns (3.084ns logic, 3.148ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.224ns (Levels of Logic = 4)
  Clock Path Skew:      -0.189ns (0.261 - 0.450)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y100.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y98.G2     net (fanout=2)        0.365   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y98.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y98.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.G2     net (fanout=2)        0.353   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y102.F3    net (fanout=34)       0.787   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y102.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X94Y91.CE      net (fanout=17)       1.499   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X94Y91.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      6.224ns (3.185ns logic, 3.039ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.224ns (Levels of Logic = 4)
  Clock Path Skew:      -0.189ns (0.261 - 0.450)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y100.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y98.G2     net (fanout=2)        0.365   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y98.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y98.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.G2     net (fanout=2)        0.353   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y102.F3    net (fanout=34)       0.787   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y102.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X94Y91.CE      net (fanout=17)       1.499   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X94Y91.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.224ns (3.185ns logic, 3.039ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.146ns (Levels of Logic = 3)
  Clock Path Skew:      -0.194ns (0.615 - 0.809)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y98.F1     net (fanout=20)       1.163   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.G2     net (fanout=2)        0.353   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y102.F3    net (fanout=34)       0.787   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y102.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X95Y91.CE      net (fanout=17)       1.274   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X95Y91.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      6.146ns (2.569ns logic, 3.577ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.146ns (Levels of Logic = 3)
  Clock Path Skew:      -0.194ns (0.615 - 0.809)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y98.F1     net (fanout=20)       1.163   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.G2     net (fanout=2)        0.353   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y102.F3    net (fanout=34)       0.787   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y102.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X95Y91.CE      net (fanout=17)       1.274   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X95Y91.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      6.146ns (2.569ns logic, 3.577ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.141ns (Levels of Logic = 3)
  Clock Path Skew:      -0.169ns (0.640 - 0.809)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y98.F1     net (fanout=20)       1.163   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.G2     net (fanout=2)        0.353   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y102.F3    net (fanout=34)       0.787   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y102.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y91.CE      net (fanout=17)       1.269   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y91.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      6.141ns (2.569ns logic, 3.572ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.141ns (Levels of Logic = 3)
  Clock Path Skew:      -0.169ns (0.640 - 0.809)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y98.F1     net (fanout=20)       1.163   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.G2     net (fanout=2)        0.353   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y102.F3    net (fanout=34)       0.787   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y102.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y91.CE      net (fanout=17)       1.269   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y91.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      6.141ns (2.569ns logic, 3.572ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.176ns (Levels of Logic = 4)
  Clock Path Skew:      -0.119ns (0.690 - 0.809)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y102.G1    net (fanout=20)       0.942   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y102.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X107Y110.G4    net (fanout=25)       1.061   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X107Y110.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X107Y110.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X107Y110.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X105Y109.F2    net (fanout=2)        0.388   ftop/gbe0/gmac/gmac/N30
    SLICE_X105Y109.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X104Y101.CE    net (fanout=1)        0.712   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X104Y101.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.176ns (3.052ns logic, 3.124ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.124ns (Levels of Logic = 3)
  Clock Path Skew:      -0.169ns (0.640 - 0.809)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y98.F1     net (fanout=20)       1.163   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.G2     net (fanout=2)        0.353   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y102.F3    net (fanout=34)       0.787   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y102.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y90.CE      net (fanout=17)       1.252   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y90.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      6.124ns (2.569ns logic, 3.555ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.124ns (Levels of Logic = 3)
  Clock Path Skew:      -0.169ns (0.640 - 0.809)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y98.F1     net (fanout=20)       1.163   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.G2     net (fanout=2)        0.353   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y102.F3    net (fanout=34)       0.787   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y102.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y90.CE      net (fanout=17)       1.252   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y90.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      6.124ns (2.569ns logic, 3.555ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.128ns (Levels of Logic = 3)
  Clock Path Skew:      -0.158ns (0.651 - 0.809)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y98.F1     net (fanout=20)       1.163   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.G2     net (fanout=2)        0.353   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y102.F3    net (fanout=34)       0.787   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y102.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y92.CE      net (fanout=17)       1.256   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y92.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.128ns (2.569ns logic, 3.559ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.128ns (Levels of Logic = 3)
  Clock Path Skew:      -0.158ns (0.651 - 0.809)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y98.F1     net (fanout=20)       1.163   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.G2     net (fanout=2)        0.353   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y102.F3    net (fanout=34)       0.787   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y102.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y92.CE      net (fanout=17)       1.256   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y92.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.128ns (2.569ns logic, 3.559ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.123ns (Levels of Logic = 3)
  Clock Path Skew:      -0.159ns (0.650 - 0.809)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y98.F1     net (fanout=20)       1.163   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.G2     net (fanout=2)        0.353   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y102.F3    net (fanout=34)       0.787   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y102.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X99Y91.CE      net (fanout=17)       1.251   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X99Y91.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      6.123ns (2.569ns logic, 3.554ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.123ns (Levels of Logic = 3)
  Clock Path Skew:      -0.159ns (0.650 - 0.809)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y98.F1     net (fanout=20)       1.163   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.G2     net (fanout=2)        0.353   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y102.F3    net (fanout=34)       0.787   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y102.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X99Y91.CE      net (fanout=17)       1.251   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X99Y91.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31
    -------------------------------------------------  ---------------------------
    Total                                      6.123ns (2.569ns logic, 3.554ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.130ns (Levels of Logic = 3)
  Clock Path Skew:      -0.151ns (0.658 - 0.809)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y98.F1     net (fanout=20)       1.163   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.G2     net (fanout=2)        0.353   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y102.F3    net (fanout=34)       0.787   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y102.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y94.CE      net (fanout=17)       1.258   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y94.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      6.130ns (2.569ns logic, 3.561ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.130ns (Levels of Logic = 3)
  Clock Path Skew:      -0.151ns (0.658 - 0.809)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y118.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y98.F1     net (fanout=20)       1.163   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y98.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.G2     net (fanout=2)        0.353   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y96.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y102.F3    net (fanout=34)       0.787   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y102.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y94.CE      net (fanout=17)       1.258   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y94.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      6.130ns (2.569ns logic, 3.561ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.756ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.364 - 0.325)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y79.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X98Y79.BX      net (fanout=1)        0.297   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X98Y79.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.498ns logic, 0.297ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 1)
  Clock Path Skew:      0.136ns (0.454 - 0.318)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y83.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X102Y76.G3     net (fanout=13)       0.491   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X102Y76.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.418ns logic, 0.491ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 1)
  Clock Path Skew:      0.136ns (0.454 - 0.318)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y83.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X102Y77.G3     net (fanout=13)       0.491   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X102Y77.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.418ns logic, 0.491ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 1)
  Clock Path Skew:      0.136ns (0.454 - 0.318)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y83.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X102Y77.G3     net (fanout=13)       0.491   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X102Y77.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.418ns logic, 0.491ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 1)
  Clock Path Skew:      0.136ns (0.454 - 0.318)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y83.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X102Y76.G3     net (fanout=13)       0.491   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X102Y76.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.418ns logic, 0.491ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 1)
  Clock Path Skew:      0.126ns (0.444 - 0.318)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y83.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X102Y79.G3     net (fanout=13)       0.491   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X102Y79.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.418ns logic, 0.491ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 1)
  Clock Path Skew:      0.126ns (0.444 - 0.318)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y83.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X102Y79.G3     net (fanout=13)       0.491   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X102Y79.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.418ns logic, 0.491ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.802ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.024 - 0.020)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y81.XQ      Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X98Y80.BX      net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X98Y80.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.068 - 0.058)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y79.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_35
    SLICE_X102Y78.BX     net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
    SLICE_X102Y78.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.498ns logic, 0.318ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.916ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (0.410 - 0.318)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y82.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X103Y83.BX     net (fanout=7)        0.377   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X103Y83.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.916ns (0.539ns logic, 0.377ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.825ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.903ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (0.396 - 0.318)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y83.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y81.G3     net (fanout=13)       0.485   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y81.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.903ns (0.418ns logic, 0.485ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.825ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.903ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (0.396 - 0.318)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y83.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y81.G3     net (fanout=13)       0.485   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y81.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.903ns (0.418ns logic, 0.485ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.828ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.043 - 0.036)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y94.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    SLICE_X100Y95.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
    SLICE_X100Y95.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.519ns logic, 0.316ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.830ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.364 - 0.325)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y79.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X98Y79.BY      net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X98Y79.CLK     Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.832ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.047 - 0.050)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y97.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    SLICE_X102Y94.BX     net (fanout=2)        0.310   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
    SLICE_X102Y94.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.519ns logic, 0.310ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.846ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.884ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.408 - 0.370)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y97.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_14
    SLICE_X100Y97.BY     net (fanout=2)        0.328   ftop/gbe0/gmac/gmac/rxRS_rxPipe<14>
    SLICE_X100Y97.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.556ns logic, 0.328ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.868ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.004 - 0.003)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y119.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X104Y118.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X104Y118.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.903ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.058 - 0.049)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y101.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X101Y100.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X101Y100.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.910ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.957ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (0.396 - 0.349)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y83.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X104Y81.G1     net (fanout=10)       0.539   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X104Y81.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.957ns (0.418ns logic, 0.539ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.910ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.957ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (0.396 - 0.349)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y83.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X104Y81.G1     net (fanout=10)       0.539   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X104Y81.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.957ns (0.418ns logic, 0.539ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X96Y83.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X96Y83.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X96Y83.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X96Y83.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X98Y83.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X98Y83.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X98Y80.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X98Y80.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X98Y80.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X98Y80.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X98Y79.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X98Y79.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X98Y79.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X98Y79.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X98Y81.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X98Y81.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X98Y81.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X98Y81.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X100Y82.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X100Y82.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.545ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.749ns (Levels of Logic = 0)
  Clock Path Skew:      -4.796ns (-1.389 - 3.407)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y62.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X73Y62.SR      net (fanout=3)        0.792   ftop/clkN210/rstInD
    SLICE_X73Y62.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.749ns (0.957ns logic, 0.792ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      4.692ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.343ns (Levels of Logic = 0)
  Clock Path Skew:      -3.349ns (-0.624 - 2.725)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y62.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X73Y62.SR      net (fanout=3)        0.634   ftop/clkN210/rstInD
    SLICE_X73Y62.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.343ns (0.709ns logic, 0.634ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X73Y62.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X73Y62.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X73Y62.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 660985 paths analyzed, 16082 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.086ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_6 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.166ns (Levels of Logic = 8)
  Clock Path Skew:      0.080ns (0.446 - 0.366)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_6 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y107.XQ     Tcko                  0.495   ftop/cp/cpReq<6>
                                                       ftop/cp/cpReq_6
    SLICE_X28Y138.G3     net (fanout=104)      3.450   ftop/cp/cpReq<6>
    SLICE_X28Y138.Y      Tilo                  0.616   ftop/cp/N110
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543_cmp_eq00121
    SLICE_X31Y104.F4     net (fanout=11)       1.426   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543_cmp_eq0012
    SLICE_X31Y104.X      Tilo                  0.562   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X29Y104.G2     net (fanout=1)        0.339   ftop/cp/N269
    SLICE_X29Y104.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y100.G2     net (fanout=2)        0.322   ftop/cp/N85
    SLICE_X29Y100.Y      Tilo                  0.561   ftop/cp/wci_respF_1_or00005
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F2
    SLICE_X33Y109.F1     net (fanout=4)        0.897   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X33Y109.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X39Y122.G1     net (fanout=8)        1.525   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X39Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X43Y138.G1     net (fanout=7)        1.667   ftop/cp/cpRespF_ENQ
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X51Y130.F1     net (fanout=40)       1.619   ftop/cp/cpRespF/d0h
    SLICE_X51Y130.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X51Y131.SR     net (fanout=1)        0.983   ftop/cp/cpRespF/N26
    SLICE_X51Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     18.166ns (5.938ns logic, 12.228ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.096ns (Levels of Logic = 9)
  Clock Path Skew:      0.053ns (0.446 - 0.393)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y104.YQ     Tcko                  0.596   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X28Y102.G3     net (fanout=31)       1.507   ftop/cp/cpReq<36>
    SLICE_X28Y102.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X28Y102.F2     net (fanout=8)        0.546   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X28Y102.X      Tilo                  0.601   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X29Y98.G2      net (fanout=7)        0.566   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X29Y98.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X29Y81.G1      net (fanout=10)       1.474   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X29Y81.Y       Tilo                  0.561   ftop/cp/wci_respF_1_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X33Y108.F3     net (fanout=9)        2.001   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X33Y108.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X39Y122.G1     net (fanout=8)        1.525   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X39Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X43Y138.G1     net (fanout=7)        1.667   ftop/cp/cpRespF_ENQ
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X51Y130.F1     net (fanout=40)       1.619   ftop/cp/cpRespF/d0h
    SLICE_X51Y130.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X51Y131.SR     net (fanout=1)        0.983   ftop/cp/cpRespF/N26
    SLICE_X51Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     18.096ns (6.208ns logic, 11.888ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.042ns (Levels of Logic = 11)
  Clock Path Skew:      0.053ns (0.446 - 0.393)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y104.YQ     Tcko                  0.596   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X28Y102.G3     net (fanout=31)       1.507   ftop/cp/cpReq<36>
    SLICE_X28Y102.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X28Y102.F2     net (fanout=8)        0.546   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X28Y102.X      Tilo                  0.601   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X29Y98.G2      net (fanout=7)        0.566   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X29Y98.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X28Y85.G1      net (fanout=10)       1.689   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X28Y85.Y       Tilo                  0.616   ftop/cp/MUX_wci_respF_1_enq_1__SEL_7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F
    SLICE_X33Y106.F3     net (fanout=4)        1.417   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F
    SLICE_X33Y106.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<0>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<0>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X39Y122.G1     net (fanout=8)        1.525   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X39Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X43Y138.G1     net (fanout=7)        1.667   ftop/cp/cpRespF_ENQ
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X51Y130.F1     net (fanout=40)       1.619   ftop/cp/cpRespF/d0h
    SLICE_X51Y130.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X51Y131.SR     net (fanout=1)        0.983   ftop/cp/cpRespF/N26
    SLICE_X51Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     18.042ns (6.523ns logic, 11.519ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.020ns (Levels of Logic = 11)
  Clock Path Skew:      0.053ns (0.446 - 0.393)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y104.YQ     Tcko                  0.596   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X28Y102.G3     net (fanout=31)       1.507   ftop/cp/cpReq<36>
    SLICE_X28Y102.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X28Y102.F2     net (fanout=8)        0.546   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X28Y102.X      Tilo                  0.601   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X29Y98.G2      net (fanout=7)        0.566   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X29Y98.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X29Y80.G3      net (fanout=10)       1.147   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X29Y80.Y       Tilo                  0.561   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X33Y106.F4     net (fanout=16)       1.992   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X33Y106.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<0>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<0>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X39Y122.G1     net (fanout=8)        1.525   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X39Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X43Y138.G1     net (fanout=7)        1.667   ftop/cp/cpRespF_ENQ
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X51Y130.F1     net (fanout=40)       1.619   ftop/cp/cpRespF/d0h
    SLICE_X51Y130.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X51Y131.SR     net (fanout=1)        0.983   ftop/cp/cpRespF/N26
    SLICE_X51Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     18.020ns (6.468ns logic, 11.552ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_6 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.002ns (Levels of Logic = 8)
  Clock Path Skew:      0.068ns (0.683 - 0.615)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_6 to ftop/cp/cpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y107.XQ     Tcko                  0.495   ftop/cp/cpReq<6>
                                                       ftop/cp/cpReq_6
    SLICE_X28Y138.G3     net (fanout=104)      3.450   ftop/cp/cpReq<6>
    SLICE_X28Y138.Y      Tilo                  0.616   ftop/cp/N110
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543_cmp_eq00121
    SLICE_X31Y104.F4     net (fanout=11)       1.426   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543_cmp_eq0012
    SLICE_X31Y104.X      Tilo                  0.562   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X29Y104.G2     net (fanout=1)        0.339   ftop/cp/N269
    SLICE_X29Y104.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y100.G2     net (fanout=2)        0.322   ftop/cp/N85
    SLICE_X29Y100.Y      Tilo                  0.561   ftop/cp/wci_respF_1_or00005
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F2
    SLICE_X33Y109.F1     net (fanout=4)        0.897   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X33Y109.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X39Y122.G1     net (fanout=8)        1.525   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X39Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X43Y138.G1     net (fanout=7)        1.667   ftop/cp/cpRespF_ENQ
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X46Y146.F2     net (fanout=40)       1.429   ftop/cp/cpRespF/d0h
    SLICE_X46Y146.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<14>
                                                       ftop/cp/cpRespF/data0_reg_or0000<14>_SW0
    SLICE_X46Y147.SR     net (fanout=1)        0.970   ftop/cp/cpRespF/N68
    SLICE_X46Y147.CLK    Tsrck                 0.433   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     18.002ns (5.977ns logic, 12.025ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_6 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.958ns (Levels of Logic = 8)
  Clock Path Skew:      0.053ns (0.668 - 0.615)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_6 to ftop/cp/cpRespF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y107.XQ     Tcko                  0.495   ftop/cp/cpReq<6>
                                                       ftop/cp/cpReq_6
    SLICE_X28Y138.G3     net (fanout=104)      3.450   ftop/cp/cpReq<6>
    SLICE_X28Y138.Y      Tilo                  0.616   ftop/cp/N110
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543_cmp_eq00121
    SLICE_X31Y104.F4     net (fanout=11)       1.426   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543_cmp_eq0012
    SLICE_X31Y104.X      Tilo                  0.562   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X29Y104.G2     net (fanout=1)        0.339   ftop/cp/N269
    SLICE_X29Y104.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y100.G2     net (fanout=2)        0.322   ftop/cp/N85
    SLICE_X29Y100.Y      Tilo                  0.561   ftop/cp/wci_respF_1_or00005
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F2
    SLICE_X33Y109.F1     net (fanout=4)        0.897   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X33Y109.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X39Y122.G1     net (fanout=8)        1.525   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X39Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X43Y138.G1     net (fanout=7)        1.667   ftop/cp/cpRespF_ENQ
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X46Y149.F4     net (fanout=40)       1.416   ftop/cp/cpRespF/d0h
    SLICE_X46Y149.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<11>
                                                       ftop/cp/cpRespF/data0_reg_or0000<11>_SW0
    SLICE_X46Y148.SR     net (fanout=1)        0.939   ftop/cp/cpRespF/N74
    SLICE_X46Y148.CLK    Tsrck                 0.433   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     17.958ns (5.977ns logic, 11.981ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.932ns (Levels of Logic = 9)
  Clock Path Skew:      0.041ns (0.683 - 0.642)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y104.YQ     Tcko                  0.596   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X28Y102.G3     net (fanout=31)       1.507   ftop/cp/cpReq<36>
    SLICE_X28Y102.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X28Y102.F2     net (fanout=8)        0.546   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X28Y102.X      Tilo                  0.601   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X29Y98.G2      net (fanout=7)        0.566   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X29Y98.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X29Y81.G1      net (fanout=10)       1.474   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X29Y81.Y       Tilo                  0.561   ftop/cp/wci_respF_1_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X33Y108.F3     net (fanout=9)        2.001   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X33Y108.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X39Y122.G1     net (fanout=8)        1.525   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X39Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X43Y138.G1     net (fanout=7)        1.667   ftop/cp/cpRespF_ENQ
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X46Y146.F2     net (fanout=40)       1.429   ftop/cp/cpRespF/d0h
    SLICE_X46Y146.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<14>
                                                       ftop/cp/cpRespF/data0_reg_or0000<14>_SW0
    SLICE_X46Y147.SR     net (fanout=1)        0.970   ftop/cp/cpRespF/N68
    SLICE_X46Y147.CLK    Tsrck                 0.433   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     17.932ns (6.247ns logic, 11.685ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.888ns (Levels of Logic = 9)
  Clock Path Skew:      0.026ns (0.668 - 0.642)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y104.YQ     Tcko                  0.596   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X28Y102.G3     net (fanout=31)       1.507   ftop/cp/cpReq<36>
    SLICE_X28Y102.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X28Y102.F2     net (fanout=8)        0.546   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X28Y102.X      Tilo                  0.601   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X29Y98.G2      net (fanout=7)        0.566   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X29Y98.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X29Y81.G1      net (fanout=10)       1.474   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X29Y81.Y       Tilo                  0.561   ftop/cp/wci_respF_1_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X33Y108.F3     net (fanout=9)        2.001   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X33Y108.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X39Y122.G1     net (fanout=8)        1.525   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X39Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X43Y138.G1     net (fanout=7)        1.667   ftop/cp/cpRespF_ENQ
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X46Y149.F4     net (fanout=40)       1.416   ftop/cp/cpRespF/d0h
    SLICE_X46Y149.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<11>
                                                       ftop/cp/cpRespF/data0_reg_or0000<11>_SW0
    SLICE_X46Y148.SR     net (fanout=1)        0.939   ftop/cp/cpRespF/N74
    SLICE_X46Y148.CLK    Tsrck                 0.433   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     17.888ns (6.247ns logic, 11.641ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_6 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.938ns (Levels of Logic = 11)
  Clock Path Skew:      0.080ns (0.446 - 0.366)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_6 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y107.XQ     Tcko                  0.495   ftop/cp/cpReq<6>
                                                       ftop/cp/cpReq_6
    SLICE_X28Y138.G3     net (fanout=104)      3.450   ftop/cp/cpReq<6>
    SLICE_X28Y138.Y      Tilo                  0.616   ftop/cp/N110
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543_cmp_eq00121
    SLICE_X31Y104.F4     net (fanout=11)       1.426   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543_cmp_eq0012
    SLICE_X31Y104.X      Tilo                  0.562   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X29Y104.G2     net (fanout=1)        0.339   ftop/cp/N269
    SLICE_X29Y104.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y104.F3     net (fanout=2)        0.031   ftop/cp/N85
    SLICE_X29Y104.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X33Y106.G2     net (fanout=3)        0.586   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X33Y106.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X39Y122.G1     net (fanout=8)        1.525   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X39Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X43Y138.G1     net (fanout=7)        1.667   ftop/cp/cpRespF_ENQ
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X51Y130.F1     net (fanout=40)       1.619   ftop/cp/cpRespF/d0h
    SLICE_X51Y130.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X51Y131.SR     net (fanout=1)        0.983   ftop/cp/cpRespF/N26
    SLICE_X51Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     17.938ns (6.312ns logic, 11.626ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.878ns (Levels of Logic = 11)
  Clock Path Skew:      0.041ns (0.683 - 0.642)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y104.YQ     Tcko                  0.596   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X28Y102.G3     net (fanout=31)       1.507   ftop/cp/cpReq<36>
    SLICE_X28Y102.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X28Y102.F2     net (fanout=8)        0.546   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X28Y102.X      Tilo                  0.601   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X29Y98.G2      net (fanout=7)        0.566   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X29Y98.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X28Y85.G1      net (fanout=10)       1.689   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X28Y85.Y       Tilo                  0.616   ftop/cp/MUX_wci_respF_1_enq_1__SEL_7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F
    SLICE_X33Y106.F3     net (fanout=4)        1.417   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F
    SLICE_X33Y106.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<0>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<0>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X39Y122.G1     net (fanout=8)        1.525   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X39Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X43Y138.G1     net (fanout=7)        1.667   ftop/cp/cpRespF_ENQ
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X46Y146.F2     net (fanout=40)       1.429   ftop/cp/cpRespF/d0h
    SLICE_X46Y146.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<14>
                                                       ftop/cp/cpRespF/data0_reg_or0000<14>_SW0
    SLICE_X46Y147.SR     net (fanout=1)        0.970   ftop/cp/cpRespF/N68
    SLICE_X46Y147.CLK    Tsrck                 0.433   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     17.878ns (6.562ns logic, 11.316ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.774ns (Levels of Logic = 9)
  Clock Path Skew:      -0.044ns (0.800 - 0.844)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y101.YQ     Tcko                  0.596   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X31Y102.G2     net (fanout=8)        1.355   ftop/cp/cpReq<24>
    SLICE_X31Y102.Y      Tilo                  0.561   ftop/cp/_theResult_____1__h19479<3>
                                                       ftop/cp/Msub_wn___1__h20268_xor<3>11
    SLICE_X30Y102.F2     net (fanout=2)        0.072   ftop/cp/wn___1__h20268<3>
    SLICE_X30Y102.X      Tilo                  0.601   ftop/cp/_theResult_____1__h19497<3>
                                                       ftop/cp/_theResult_____1__h19497<3>1
    SLICE_X26Y98.G2      net (fanout=8)        1.678   ftop/cp/_theResult_____1__h19497<3>
    SLICE_X26Y98.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X26Y98.F4      net (fanout=11)       0.124   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X26Y98.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T1
    SLICE_X20Y101.G4     net (fanout=17)       0.863   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
    SLICE_X20Y101.Y      Tilo                  0.616   ftop/cp/wci_reqF_q_0_EN
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_211
    SLICE_X33Y109.G4     net (fanout=9)        1.171   ftop/cp/N40
    SLICE_X33Y109.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X39Y122.G1     net (fanout=8)        1.525   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X39Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X43Y138.G1     net (fanout=7)        1.667   ftop/cp/cpRespF_ENQ
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X51Y130.F1     net (fanout=40)       1.619   ftop/cp/cpRespF/d0h
    SLICE_X51Y130.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X51Y131.SR     net (fanout=1)        0.983   ftop/cp/cpRespF/N26
    SLICE_X51Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     17.774ns (6.717ns logic, 11.057ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.856ns (Levels of Logic = 11)
  Clock Path Skew:      0.041ns (0.683 - 0.642)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y104.YQ     Tcko                  0.596   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X28Y102.G3     net (fanout=31)       1.507   ftop/cp/cpReq<36>
    SLICE_X28Y102.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X28Y102.F2     net (fanout=8)        0.546   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X28Y102.X      Tilo                  0.601   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X29Y98.G2      net (fanout=7)        0.566   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X29Y98.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X29Y80.G3      net (fanout=10)       1.147   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X29Y80.Y       Tilo                  0.561   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X33Y106.F4     net (fanout=16)       1.992   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X33Y106.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<0>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<0>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X39Y122.G1     net (fanout=8)        1.525   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X39Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X43Y138.G1     net (fanout=7)        1.667   ftop/cp/cpRespF_ENQ
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X46Y146.F2     net (fanout=40)       1.429   ftop/cp/cpRespF/d0h
    SLICE_X46Y146.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<14>
                                                       ftop/cp/cpRespF/data0_reg_or0000<14>_SW0
    SLICE_X46Y147.SR     net (fanout=1)        0.970   ftop/cp/cpRespF/N68
    SLICE_X46Y147.CLK    Tsrck                 0.433   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     17.856ns (6.507ns logic, 11.349ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.834ns (Levels of Logic = 11)
  Clock Path Skew:      0.026ns (0.668 - 0.642)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y104.YQ     Tcko                  0.596   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X28Y102.G3     net (fanout=31)       1.507   ftop/cp/cpReq<36>
    SLICE_X28Y102.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X28Y102.F2     net (fanout=8)        0.546   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X28Y102.X      Tilo                  0.601   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X29Y98.G2      net (fanout=7)        0.566   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X29Y98.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X28Y85.G1      net (fanout=10)       1.689   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X28Y85.Y       Tilo                  0.616   ftop/cp/MUX_wci_respF_1_enq_1__SEL_7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F
    SLICE_X33Y106.F3     net (fanout=4)        1.417   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F
    SLICE_X33Y106.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<0>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<0>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X39Y122.G1     net (fanout=8)        1.525   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X39Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X43Y138.G1     net (fanout=7)        1.667   ftop/cp/cpRespF_ENQ
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X46Y149.F4     net (fanout=40)       1.416   ftop/cp/cpRespF/d0h
    SLICE_X46Y149.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<11>
                                                       ftop/cp/cpRespF/data0_reg_or0000<11>_SW0
    SLICE_X46Y148.SR     net (fanout=1)        0.939   ftop/cp/cpRespF/N74
    SLICE_X46Y148.CLK    Tsrck                 0.433   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     17.834ns (6.562ns logic, 11.272ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.859ns (Levels of Logic = 11)
  Clock Path Skew:      0.053ns (0.446 - 0.393)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y104.YQ     Tcko                  0.596   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X28Y102.G3     net (fanout=31)       1.507   ftop/cp/cpReq<36>
    SLICE_X28Y102.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X28Y102.F2     net (fanout=8)        0.546   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X28Y102.X      Tilo                  0.601   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X29Y98.G2      net (fanout=7)        0.566   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X29Y98.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X30Y81.G1      net (fanout=10)       1.233   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X30Y81.Y       Tilo                  0.616   ftop/cp/wci_reqF_1_q_0<38>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T1
    SLICE_X33Y106.G1     net (fanout=17)       1.707   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T
    SLICE_X33Y106.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X39Y122.G1     net (fanout=8)        1.525   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X39Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X43Y138.G1     net (fanout=7)        1.667   ftop/cp/cpRespF_ENQ
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X51Y130.F1     net (fanout=40)       1.619   ftop/cp/cpRespF/d0h
    SLICE_X51Y130.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X51Y131.SR     net (fanout=1)        0.983   ftop/cp/cpRespF/N26
    SLICE_X51Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     17.859ns (6.506ns logic, 11.353ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.812ns (Levels of Logic = 11)
  Clock Path Skew:      0.026ns (0.668 - 0.642)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y104.YQ     Tcko                  0.596   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X28Y102.G3     net (fanout=31)       1.507   ftop/cp/cpReq<36>
    SLICE_X28Y102.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X28Y102.F2     net (fanout=8)        0.546   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X28Y102.X      Tilo                  0.601   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X29Y98.G2      net (fanout=7)        0.566   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X29Y98.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X29Y80.G3      net (fanout=10)       1.147   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X29Y80.Y       Tilo                  0.561   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X33Y106.F4     net (fanout=16)       1.992   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X33Y106.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<0>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<0>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X39Y122.G1     net (fanout=8)        1.525   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X39Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X43Y138.G1     net (fanout=7)        1.667   ftop/cp/cpRespF_ENQ
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X46Y149.F4     net (fanout=40)       1.416   ftop/cp/cpRespF/d0h
    SLICE_X46Y149.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<11>
                                                       ftop/cp/cpRespF/data0_reg_or0000<11>_SW0
    SLICE_X46Y148.SR     net (fanout=1)        0.939   ftop/cp/cpRespF/N74
    SLICE_X46Y148.CLK    Tsrck                 0.433   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     17.812ns (6.507ns logic, 11.305ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_6 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.833ns (Levels of Logic = 8)
  Clock Path Skew:      0.065ns (0.431 - 0.366)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_6 to ftop/cp/cpRespF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y107.XQ     Tcko                  0.495   ftop/cp/cpReq<6>
                                                       ftop/cp/cpReq_6
    SLICE_X28Y138.G3     net (fanout=104)      3.450   ftop/cp/cpReq<6>
    SLICE_X28Y138.Y      Tilo                  0.616   ftop/cp/N110
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543_cmp_eq00121
    SLICE_X31Y104.F4     net (fanout=11)       1.426   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543_cmp_eq0012
    SLICE_X31Y104.X      Tilo                  0.562   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X29Y104.G2     net (fanout=1)        0.339   ftop/cp/N269
    SLICE_X29Y104.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y100.G2     net (fanout=2)        0.322   ftop/cp/N85
    SLICE_X29Y100.Y      Tilo                  0.561   ftop/cp/wci_respF_1_or00005
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F2
    SLICE_X33Y109.F1     net (fanout=4)        0.897   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X33Y109.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X39Y122.G1     net (fanout=8)        1.525   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X39Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X43Y138.G1     net (fanout=7)        1.667   ftop/cp/cpRespF_ENQ
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X41Y128.F4     net (fanout=40)       1.166   ftop/cp/cpRespF/d0h
    SLICE_X41Y128.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<25>
                                                       ftop/cp/cpRespF/data0_reg_or0000<25>_SW0
    SLICE_X40Y128.SR     net (fanout=1)        1.103   ftop/cp/cpRespF/N44
    SLICE_X40Y128.CLK    Tsrck                 0.433   ftop/cp_server_response_get<25>
                                                       ftop/cp/cpRespF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                     17.833ns (5.938ns logic, 11.895ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.690ns (Levels of Logic = 9)
  Clock Path Skew:      -0.046ns (0.800 - 0.846)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y102.YQ     Tcko                  0.596   ftop/cp/cpReq<12>
                                                       ftop/cp/cpReq_20
    SLICE_X30Y102.G2     net (fanout=9)        1.232   ftop/cp/cpReq<20>
    SLICE_X30Y102.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h19497<3>
                                                       ftop/cp/Msub_wn__h19478_xor<3>11
    SLICE_X30Y102.F4     net (fanout=2)        0.056   ftop/cp/wn__h19478<3>
    SLICE_X30Y102.X      Tilo                  0.601   ftop/cp/_theResult_____1__h19497<3>
                                                       ftop/cp/_theResult_____1__h19497<3>1
    SLICE_X26Y98.G2      net (fanout=8)        1.678   ftop/cp/_theResult_____1__h19497<3>
    SLICE_X26Y98.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X26Y98.F4      net (fanout=11)       0.124   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X26Y98.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T1
    SLICE_X20Y101.G4     net (fanout=17)       0.863   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
    SLICE_X20Y101.Y      Tilo                  0.616   ftop/cp/wci_reqF_q_0_EN
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_211
    SLICE_X33Y109.G4     net (fanout=9)        1.171   ftop/cp/N40
    SLICE_X33Y109.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X39Y122.G1     net (fanout=8)        1.525   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X39Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X43Y138.G1     net (fanout=7)        1.667   ftop/cp/cpRespF_ENQ
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X51Y130.F1     net (fanout=40)       1.619   ftop/cp/cpRespF/d0h
    SLICE_X51Y130.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X51Y131.SR     net (fanout=1)        0.983   ftop/cp/cpRespF/N26
    SLICE_X51Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     17.690ns (6.772ns logic, 10.918ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_6 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.726ns (Levels of Logic = 8)
  Clock Path Skew:      -0.007ns (0.776 - 0.783)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_6 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y107.XQ     Tcko                  0.495   ftop/cp/cpReq<6>
                                                       ftop/cp/cpReq_6
    SLICE_X28Y138.G3     net (fanout=104)      3.450   ftop/cp/cpReq<6>
    SLICE_X28Y138.Y      Tilo                  0.616   ftop/cp/N110
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543_cmp_eq00121
    SLICE_X31Y104.F4     net (fanout=11)       1.426   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543_cmp_eq0012
    SLICE_X31Y104.X      Tilo                  0.562   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X29Y104.G2     net (fanout=1)        0.339   ftop/cp/N269
    SLICE_X29Y104.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y100.G2     net (fanout=2)        0.322   ftop/cp/N85
    SLICE_X29Y100.Y      Tilo                  0.561   ftop/cp/wci_respF_1_or00005
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F2
    SLICE_X33Y109.F1     net (fanout=4)        0.897   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X33Y109.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X39Y122.G1     net (fanout=8)        1.525   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X39Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X43Y138.G1     net (fanout=7)        1.667   ftop/cp/cpRespF_ENQ
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X52Y129.F3     net (fanout=40)       1.881   ftop/cp/cpRespF/d0h
    SLICE_X52Y129.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X53Y128.SR     net (fanout=1)        0.242   ftop/cp/cpRespF/N22
    SLICE_X53Y128.CLK    Tsrck                 0.433   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     17.726ns (5.977ns logic, 11.749ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.763ns (Levels of Logic = 9)
  Clock Path Skew:      0.038ns (0.431 - 0.393)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y104.YQ     Tcko                  0.596   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X28Y102.G3     net (fanout=31)       1.507   ftop/cp/cpReq<36>
    SLICE_X28Y102.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X28Y102.F2     net (fanout=8)        0.546   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X28Y102.X      Tilo                  0.601   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X29Y98.G2      net (fanout=7)        0.566   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X29Y98.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X29Y81.G1      net (fanout=10)       1.474   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X29Y81.Y       Tilo                  0.561   ftop/cp/wci_respF_1_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X33Y108.F3     net (fanout=9)        2.001   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X33Y108.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X39Y122.G1     net (fanout=8)        1.525   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X39Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X43Y138.G1     net (fanout=7)        1.667   ftop/cp/cpRespF_ENQ
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X41Y128.F4     net (fanout=40)       1.166   ftop/cp/cpRespF/d0h
    SLICE_X41Y128.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<25>
                                                       ftop/cp/cpRespF/data0_reg_or0000<25>_SW0
    SLICE_X40Y128.SR     net (fanout=1)        1.103   ftop/cp/cpRespF/N44
    SLICE_X40Y128.CLK    Tsrck                 0.433   ftop/cp_server_response_get<25>
                                                       ftop/cp/cpRespF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                     17.763ns (6.208ns logic, 11.555ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_6 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.774ns (Levels of Logic = 11)
  Clock Path Skew:      0.068ns (0.683 - 0.615)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_6 to ftop/cp/cpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y107.XQ     Tcko                  0.495   ftop/cp/cpReq<6>
                                                       ftop/cp/cpReq_6
    SLICE_X28Y138.G3     net (fanout=104)      3.450   ftop/cp/cpReq<6>
    SLICE_X28Y138.Y      Tilo                  0.616   ftop/cp/N110
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543_cmp_eq00121
    SLICE_X31Y104.F4     net (fanout=11)       1.426   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543_cmp_eq0012
    SLICE_X31Y104.X      Tilo                  0.562   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X29Y104.G2     net (fanout=1)        0.339   ftop/cp/N269
    SLICE_X29Y104.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y104.F3     net (fanout=2)        0.031   ftop/cp/N85
    SLICE_X29Y104.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X33Y106.G2     net (fanout=3)        0.586   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X33Y106.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X39Y122.G1     net (fanout=8)        1.525   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X39Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X43Y138.G1     net (fanout=7)        1.667   ftop/cp/cpRespF_ENQ
    SLICE_X43Y138.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X46Y146.F2     net (fanout=40)       1.429   ftop/cp/cpRespF/d0h
    SLICE_X46Y146.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<14>
                                                       ftop/cp/cpRespF/data0_reg_or0000<14>_SW0
    SLICE_X46Y147.SR     net (fanout=1)        0.970   ftop/cp/cpRespF/N68
    SLICE_X46Y147.CLK    Tsrck                 0.433   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     17.774ns (6.351ns logic, 11.423ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_26 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem59.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.120ns (0.790 - 0.670)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_26 to ftop/cp/timeServ_setRefF/Mram_fifoMem59.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y169.YQ     Tcko                  0.419   ftop/cp/td<27>
                                                       ftop/cp/td_26
    SLICE_X10Y167.BY     net (fanout=2)        0.295   ftop/cp/td<26>
    SLICE_X10Y167.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<58>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem59.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.289ns logic, 0.295ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_26 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem59.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.120ns (0.790 - 0.670)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_26 to ftop/cp/timeServ_setRefF/Mram_fifoMem59.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y169.YQ     Tcko                  0.419   ftop/cp/td<27>
                                                       ftop/cp/td_26
    SLICE_X10Y167.BY     net (fanout=2)        0.295   ftop/cp/td<26>
    SLICE_X10Y167.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<58>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem59.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.290ns logic, 0.295ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_20 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem53.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.649ns (Levels of Logic = 1)
  Clock Path Skew:      0.161ns (0.788 - 0.627)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_20 to ftop/cp/timeServ_setRefF/Mram_fifoMem53.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y167.YQ     Tcko                  0.419   ftop/cp/td<21>
                                                       ftop/cp/td_20
    SLICE_X10Y168.BY     net (fanout=2)        0.360   ftop/cp/td<20>
    SLICE_X10Y168.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<52>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem53.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.649ns (0.289ns logic, 0.360ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_20 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem53.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.650ns (Levels of Logic = 1)
  Clock Path Skew:      0.161ns (0.788 - 0.627)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_20 to ftop/cp/timeServ_setRefF/Mram_fifoMem53.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y167.YQ     Tcko                  0.419   ftop/cp/td<21>
                                                       ftop/cp/td_20
    SLICE_X10Y168.BY     net (fanout=2)        0.360   ftop/cp/td<20>
    SLICE_X10Y168.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<52>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem53.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.650ns (0.290ns logic, 0.360ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_27 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (0.795 - 0.695)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_27 to ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y105.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<27>
                                                       ftop/cp/wci_reqF_q_0_27
    SLICE_X8Y103.BY      net (fanout=2)        0.330   ftop/cp_wci_Vm_7_MData<27>
    SLICE_X8Y103.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.266ns logic, 0.330ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_27 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (0.795 - 0.695)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_27 to ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y105.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<27>
                                                       ftop/cp/wci_reqF_q_0_27
    SLICE_X8Y103.BY      net (fanout=2)        0.330   ftop/cp_wci_Vm_7_MData<27>
    SLICE_X8Y103.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.267ns logic, 0.330ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_6 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.647 - 0.564)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_6 to ftop/pwrk/wci_wslv_reqF/Mram_arr7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y73.YQ      Tcko                  0.419   ftop/cp_wci_Vm_7_MData<7>
                                                       ftop/cp/wci_reqF_q_0_6
    SLICE_X14Y70.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_7_MData<6>
    SLICE_X14Y70.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.289ns logic, 0.295ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_6 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.647 - 0.564)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_6 to ftop/pwrk/wci_wslv_reqF/Mram_arr7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y73.YQ      Tcko                  0.419   ftop/cp_wci_Vm_7_MData<7>
                                                       ftop/cp/wci_reqF_q_0_6
    SLICE_X14Y70.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_7_MData<6>
    SLICE_X14Y70.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.290ns logic, 0.295ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_17 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.628ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.439 - 0.331)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_17 to ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y164.XQ     Tcko                  0.417   ftop/cp/td<17>
                                                       ftop/cp/td_17
    SLICE_X12Y165.BY     net (fanout=2)        0.341   ftop/cp/td<17>
    SLICE_X12Y165.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<49>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (0.287ns logic, 0.341ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_20 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr21.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.376 - 0.296)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_20 to ftop/gbewrk/wci_wslv_reqF/Mram_arr21.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y53.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<21>
                                                       ftop/cp/wci_reqF_1_q_0_20
    SLICE_X34Y53.BY      net (fanout=2)        0.312   ftop/cp_wci_Vm_9_MData<20>
    SLICE_X34Y53.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<20>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr21.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.289ns logic, 0.312ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_17 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.439 - 0.331)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_17 to ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y164.XQ     Tcko                  0.417   ftop/cp/td<17>
                                                       ftop/cp/td_17
    SLICE_X12Y165.BY     net (fanout=2)        0.341   ftop/cp/td<17>
    SLICE_X12Y165.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<49>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem50.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.288ns logic, 0.341ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_20 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr21.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.376 - 0.296)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_20 to ftop/gbewrk/wci_wslv_reqF/Mram_arr21.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y53.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<21>
                                                       ftop/cp/wci_reqF_1_q_0_20
    SLICE_X34Y53.BY      net (fanout=2)        0.312   ftop/cp_wci_Vm_9_MData<20>
    SLICE_X34Y53.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<20>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr21.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.290ns logic, 0.312ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_14 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.393 - 0.302)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_14 to ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<15>
                                                       ftop/cp/wci_reqF_1_q_0_14
    SLICE_X34Y51.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<14>
    SLICE_X34Y51.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_14 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.393 - 0.302)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_14 to ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<15>
                                                       ftop/cp/wci_reqF_1_q_0_14
    SLICE_X34Y51.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<14>
    SLICE_X34Y51.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_31 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.493 - 0.403)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_31 to ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y95.XQ       Tcko                  0.417   ftop/cp_wci_Vm_7_MData<31>
                                                       ftop/cp/wci_reqF_q_0_31
    SLICE_X0Y94.BY       net (fanout=2)        0.344   ftop/cp_wci_Vm_7_MData<31>
    SLICE_X0Y94.CLK      Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.287ns logic, 0.344ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_25 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.394 - 0.322)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_25 to ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y168.XQ     Tcko                  0.417   ftop/cp/td<25>
                                                       ftop/cp/td_25
    SLICE_X14Y169.BY     net (fanout=2)        0.326   ftop/cp/td<25>
    SLICE_X14Y169.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<57>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.287ns logic, 0.326ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_31 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.493 - 0.403)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_31 to ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y95.XQ       Tcko                  0.417   ftop/cp_wci_Vm_7_MData<31>
                                                       ftop/cp/wci_reqF_q_0_31
    SLICE_X0Y94.BY       net (fanout=2)        0.344   ftop/cp_wci_Vm_7_MData<31>
    SLICE_X0Y94.CLK      Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.288ns logic, 0.344ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_25 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.394 - 0.322)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_25 to ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y168.XQ     Tcko                  0.417   ftop/cp/td<25>
                                                       ftop/cp/td_25
    SLICE_X14Y169.BY     net (fanout=2)        0.326   ftop/cp/td<25>
    SLICE_X14Y169.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<57>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem58.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.288ns logic, 0.326ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_16 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr17.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.642ns (Levels of Logic = 1)
  Clock Path Skew:      0.094ns (0.689 - 0.595)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_16 to ftop/pwrk/wci_wslv_reqF/Mram_arr17.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y73.YQ      Tcko                  0.477   ftop/cp_wci_Vm_7_MData<17>
                                                       ftop/cp/wci_reqF_q_0_16
    SLICE_X12Y71.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_7_MData<16>
    SLICE_X12Y71.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<16>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr17.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.642ns (0.347ns logic, 0.295ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_16 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr17.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.643ns (Levels of Logic = 1)
  Clock Path Skew:      0.094ns (0.689 - 0.595)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_16 to ftop/pwrk/wci_wslv_reqF/Mram_arr17.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y73.YQ      Tcko                  0.477   ftop/cp_wci_Vm_7_MData<17>
                                                       ftop/cp/wci_reqF_q_0_16
    SLICE_X12Y71.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_7_MData<16>
    SLICE_X12Y71.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<16>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr17.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.643ns (0.348ns logic, 0.295ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_4/SR
  Location pin: SLICE_X74Y196.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr_4/SR
  Location pin: SLICE_X74Y196.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_3/SR
  Location pin: SLICE_X8Y44.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_3/SR
  Location pin: SLICE_X8Y44.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_2/SR
  Location pin: SLICE_X8Y44.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_2/SR
  Location pin: SLICE_X8Y44.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_5/SR
  Location pin: SLICE_X8Y45.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_5/SR
  Location pin: SLICE_X8Y45.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_4/SR
  Location pin: SLICE_X8Y45.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_4/SR
  Location pin: SLICE_X8Y45.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_7/SR
  Location pin: SLICE_X6Y49.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_7/SR
  Location pin: SLICE_X6Y49.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_6/SR
  Location pin: SLICE_X6Y49.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_6/SR
  Location pin: SLICE_X6Y49.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<9>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_9/SR
  Location pin: SLICE_X6Y56.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<9>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_9/SR
  Location pin: SLICE_X6Y56.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<9>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_8/SR
  Location pin: SLICE_X6Y56.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<9>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_8/SR
  Location pin: SLICE_X6Y56.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X96Y42.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X96Y42.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.043ns|            0|            0|            2|       660986|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      6.545ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     18.086ns|          N/A|            0|            0|       660985|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.565|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.953|         |    3.573|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   18.086|         |         |         |
sys0_clkp      |   18.086|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   18.086|         |         |         |
sys0_clkp      |   18.086|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 677189 paths, 0 nets, and 31740 connections

Design statistics:
   Minimum period:  18.086ns{1}   (Maximum frequency:  55.291MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 10 10:19:00 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 595 MB



