 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : UART_TOP
Version: K-2015.06
Date   : Fri Jul 26 03:52:36 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: P_DATA[6] (input port clocked by MASTER_CLK)
  Endpoint: Tx_OUT (output port clocked by MASTER_CLK)
  Path Group: INOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.17    2604.17 r
  P_DATA[6] (in)                           0.34    2604.51 r
  serial/P_DATA[6] (serializer)            0.00    2604.51 r
  serial/U7/Y (MX4XLM)                     0.76    2605.27 r
  serial/U13/Y (MX2X2M)                    0.44    2605.71 r
  serial/U12/Y (NOR2BX2M)                  0.54    2606.25 r
  serial/ser_data (serializer)             0.00    2606.25 r
  MUX/ser_data (MUX)                       0.00    2606.25 r
  MUX/U3/Y (AOI211X4M)                     0.30    2606.56 f
  MUX/U4/Y (INVX8M)                        0.85    2607.41 r
  MUX/Tx_OUT (MUX)                         0.00    2607.41 r
  Tx_OUT (out)                             0.00    2607.41 r
  data arrival time                                2607.41

  clock MASTER_CLK (rise edge)          8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.25    8680.31
  output external delay                -2604.17    6076.14
  data required time                               6076.14
  -----------------------------------------------------------
  data required time                               6076.14
  data arrival time                               -2607.41
  -----------------------------------------------------------
  slack (MET)                                      3468.73


  Startpoint: party_en (input port clocked by MASTER_CLK)
  Endpoint: FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 f
  party_en (in)                                           0.10    2604.27 f
  FSM/party_en (FSM)                                      0.00    2604.27 f
  FSM/U14/Y (NAND3BXLM)                                   0.86    2605.13 f
  FSM/U13/Y (AOI2B1X1M)                                   0.83    2605.97 r
  FSM/current_state_reg[2]/D (DFFRQX1M)                   0.00    2605.97 r
  data arrival time                                               2605.97

  clock MASTER_CLK (rise edge)                         8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.25    8680.31
  FSM/current_state_reg[2]/CK (DFFRQX1M)                  0.00    8680.31 r
  library setup time                                     -0.42    8679.88
  data required time                                              8679.88
  --------------------------------------------------------------------------
  data required time                                              8679.88
  data arrival time                                              -2605.97
  --------------------------------------------------------------------------
  slack (MET)                                                     6073.92


  Startpoint: data_valid (input port clocked by MASTER_CLK)
  Endpoint: FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 r
  data_valid (in)                                         0.34    2604.51 r
  FSM/data_valid (FSM)                                    0.00    2604.51 r
  FSM/U6/Y (OAI21X2M)                                     0.33    2604.84 f
  FSM/U5/Y (AOI21X2M)                                     0.53    2605.36 r
  FSM/current_state_reg[0]/D (DFFRX4M)                    0.00    2605.36 r
  data arrival time                                               2605.36

  clock MASTER_CLK (rise edge)                         8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.25    8680.31
  FSM/current_state_reg[0]/CK (DFFRX4M)                   0.00    8680.31 r
  library setup time                                     -0.30    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                              -2605.36
  --------------------------------------------------------------------------
  slack (MET)                                                     6074.64


  Startpoint: FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: serial/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[2]/CK (DFFRQX1M)                  0.00       0.00 r
  FSM/current_state_reg[2]/Q (DFFRQX1M)                   0.68       0.68 f
  FSM/U9/Y (INVXLM)                                       0.57       1.25 r
  FSM/U10/Y (INVX4M)                                      0.51       1.76 f
  FSM/U3/Y (NOR3X6M)                                      0.83       2.59 r
  FSM/ser_en (FSM)                                        0.00       2.59 r
  serial/ser_en (serializer)                              0.00       2.59 r
  serial/U10/Y (INVX2M)                                   0.70       3.29 f
  serial/U11/Y (NOR2X2M)                                  0.89       4.18 r
  serial/U8/Y (AND2X1M)                                   0.48       4.66 r
  serial/U15/Y (OAI21X2M)                                 0.28       4.94 f
  serial/counter_reg[2]/D (DFFRX1M)                       0.00       4.94 f
  data arrival time                                                  4.94

  clock MASTER_CLK (rise edge)                         8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.25    8680.31
  serial/counter_reg[2]/CK (DFFRX1M)                      0.00    8680.31 r
  library setup time                                     -0.20    8680.11
  data required time                                              8680.11
  --------------------------------------------------------------------------
  data required time                                              8680.11
  data arrival time                                                 -4.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.17


  Startpoint: FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: serial/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[2]/CK (DFFRQX1M)                  0.00       0.00 r
  FSM/current_state_reg[2]/Q (DFFRQX1M)                   0.68       0.68 f
  FSM/U9/Y (INVXLM)                                       0.57       1.25 r
  FSM/U10/Y (INVX4M)                                      0.51       1.76 f
  FSM/U3/Y (NOR3X6M)                                      0.83       2.59 r
  FSM/ser_en (FSM)                                        0.00       2.59 r
  serial/ser_en (serializer)                              0.00       2.59 r
  serial/U10/Y (INVX2M)                                   0.70       3.29 f
  serial/U11/Y (NOR2X2M)                                  0.89       4.18 r
  serial/U4/Y (OAI32X2M)                                  0.44       4.62 f
  serial/counter_reg[1]/D (DFFRX4M)                       0.00       4.62 f
  data arrival time                                                  4.62

  clock MASTER_CLK (rise edge)                         8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.25    8680.31
  serial/counter_reg[1]/CK (DFFRX4M)                      0.00    8680.31 r
  library setup time                                     -0.22    8680.09
  data required time                                              8680.09
  --------------------------------------------------------------------------
  data required time                                              8680.09
  data arrival time                                                 -4.62
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.47


  Startpoint: serial/counter_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  serial/counter_reg[2]/CK (DFFRX1M)                      0.00       0.00 r
  serial/counter_reg[2]/Q (DFFRX1M)                       1.02       1.02 r
  serial/U5/Y (INVX2M)                                    0.56       1.58 f
  serial/U9/Y (NOR3X4M)                                   0.75       2.33 r
  serial/ser_done (serializer)                            0.00       2.33 r
  FSM/ser_done (FSM)                                      0.00       2.33 r
  FSM/U14/Y (NAND3BXLM)                                   0.85       3.18 f
  FSM/U13/Y (AOI2B1X1M)                                   0.83       4.01 r
  FSM/current_state_reg[2]/D (DFFRQX1M)                   0.00       4.01 r
  data arrival time                                                  4.01

  clock MASTER_CLK (rise edge)                         8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.25    8680.31
  FSM/current_state_reg[2]/CK (DFFRQX1M)                  0.00    8680.31 r
  library setup time                                     -0.42    8679.88
  data required time                                              8679.88
  --------------------------------------------------------------------------
  data required time                                              8679.88
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.87


  Startpoint: FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: serial/counter_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[2]/CK (DFFRQX1M)                  0.00       0.00 r
  FSM/current_state_reg[2]/Q (DFFRQX1M)                   0.68       0.68 f
  FSM/U9/Y (INVXLM)                                       0.57       1.25 r
  FSM/U10/Y (INVX4M)                                      0.51       1.76 f
  FSM/U3/Y (NOR3X6M)                                      0.83       2.59 r
  FSM/ser_en (FSM)                                        0.00       2.59 r
  serial/ser_en (serializer)                              0.00       2.59 r
  serial/U10/Y (INVX2M)                                   0.70       3.29 f
  serial/U14/Y (XNOR2X2M)                                 0.49       3.78 r
  serial/counter_reg[0]/D (DFFRX2M)                       0.00       3.78 r
  data arrival time                                                  3.78

  clock MASTER_CLK (rise edge)                         8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.25    8680.31
  serial/counter_reg[0]/CK (DFFRX2M)                      0.00    8680.31 r
  library setup time                                     -0.32    8679.99
  data required time                                              8679.99
  --------------------------------------------------------------------------
  data required time                                              8679.99
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.21


  Startpoint: FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[2]/CK (DFFRQX1M)                  0.00       0.00 r
  FSM/current_state_reg[2]/Q (DFFRQX1M)                   0.68       0.68 f
  FSM/U9/Y (INVXLM)                                       0.57       1.25 r
  FSM/U10/Y (INVX4M)                                      0.51       1.76 f
  FSM/U3/Y (NOR3X6M)                                      0.83       2.59 r
  FSM/U16/Y (OAI21BX1M)                                   0.44       3.03 r
  FSM/current_state_reg[1]/D (DFFRX4M)                    0.00       3.03 r
  data arrival time                                                  3.03

  clock MASTER_CLK (rise edge)                         8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.25    8680.31
  FSM/current_state_reg[1]/CK (DFFRX4M)                   0.00    8680.31 r
  library setup time                                     -0.33    8679.97
  data required time                                              8679.97
  --------------------------------------------------------------------------
  data required time                                              8679.97
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.94


  Startpoint: serial/counter_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  serial/counter_reg[2]/CK (DFFRX1M)                      0.00       0.00 r
  serial/counter_reg[2]/Q (DFFRX1M)                       1.02       1.02 r
  serial/U5/Y (INVX2M)                                    0.56       1.58 f
  serial/U9/Y (NOR3X4M)                                   0.75       2.33 r
  serial/ser_done (serializer)                            0.00       2.33 r
  FSM/ser_done (FSM)                                      0.00       2.33 r
  FSM/U15/Y (OR2X1M)                                      0.46       2.79 r
  FSM/U5/Y (AOI21X2M)                                     0.30       3.09 f
  FSM/current_state_reg[0]/D (DFFRX4M)                    0.00       3.09 f
  data arrival time                                                  3.09

  clock MASTER_CLK (rise edge)                         8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.25    8680.31
  FSM/current_state_reg[0]/CK (DFFRX4M)                   0.00    8680.31 r
  library setup time                                     -0.20    8680.11
  data required time                                              8680.11
  --------------------------------------------------------------------------
  data required time                                              8680.11
  data arrival time                                                 -3.09
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.02


  Startpoint: FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: Tx_OUT (output port clocked by MASTER_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[2]/CK (DFFRQX1M)                  0.00       0.00 r
  FSM/current_state_reg[2]/Q (DFFRQX1M)                   0.68       0.68 f
  FSM/U9/Y (INVXLM)                                       0.57       1.25 r
  FSM/U10/Y (INVX4M)                                      0.51       1.76 f
  FSM/U3/Y (NOR3X6M)                                      0.83       2.59 r
  FSM/ser_en (FSM)                                        0.00       2.59 r
  serial/ser_en (serializer)                              0.00       2.59 r
  serial/U10/Y (INVX2M)                                   0.70       3.29 f
  serial/U12/Y (NOR2BX2M)                                 0.59       3.89 r
  serial/ser_data (serializer)                            0.00       3.89 r
  MUX/ser_data (MUX)                                      0.00       3.89 r
  MUX/U3/Y (AOI211X4M)                                    0.30       4.19 f
  MUX/U4/Y (INVX8M)                                       0.85       5.04 r
  MUX/Tx_OUT (MUX)                                        0.00       5.04 r
  Tx_OUT (out)                                            0.00       5.04 r
  data arrival time                                                  5.04

  clock MASTER_CLK (rise edge)                         8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.25    8680.31
  output external delay                               -2604.17    6076.14
  data required time                                              6076.14
  --------------------------------------------------------------------------
  data required time                                              6076.14
  data arrival time                                                 -5.04
  --------------------------------------------------------------------------
  slack (MET)                                                     6071.10


  Startpoint: FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: busy (output port clocked by MASTER_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[2]/CK (DFFRQX1M)                  0.00       0.00 r
  FSM/current_state_reg[2]/Q (DFFRQX1M)                   0.68       0.68 f
  FSM/U9/Y (INVXLM)                                       0.57       1.25 r
  FSM/U10/Y (INVX4M)                                      0.51       1.76 f
  FSM/U4/Y (AO22X1M)                                      0.93       2.69 f
  FSM/U11/Y (INVX8M)                                      0.95       3.64 r
  FSM/busy (FSM)                                          0.00       3.64 r
  busy (out)                                              0.00       3.64 r
  data arrival time                                                  3.64

  clock MASTER_CLK (rise edge)                         8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.25    8680.31
  output external delay                               -2604.17    6076.14
  data required time                                              6076.14
  --------------------------------------------------------------------------
  data required time                                              6076.14
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                     6072.50


1
