============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 22 2023  10:19:40 pm
  Module:                 fsm_1101
  Technology library:     NangateOpenCellLibrary revision 1.0
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                    Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk)                   launch                                     0 R 
(constraint.sdc_line_8)       ext delay                      +8000    8000 F 
x                             in port            2 16.8 6000    +0    8000 F 
fopt31/A                                                       +82    8082   
fopt31/ZN                     INV_X8             1  1.9  705 +1100    9182 R 
g28/A1                                                         +11    9193   
g28/ZN                        NOR2_X1            1  1.3  116   +16    9209 F 
y                        <<<  interconnect               116    +8    9217 F 
                              out port                          +0    9217 F 
(constraint.sdc_line_15)      ext delay                      +3000   12217 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock mygen_clk)             capture                                    0 R 
-----------------------------------------------------------------------------
Cost Group   : 'mygen_clk' (path_group 'mygen_clk')
Timing slack :  -12217ps (TIMING VIOLATION)
Start-point  : x
End-point    : y

